{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734045440704 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734045440705 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734045440705 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734045440705 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734045440705 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734045440705 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734045440705 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734045440705 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734045440705 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734045440705 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734045440705 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734045440705 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734045440705 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734045440705 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734045440705 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734045440705 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 17:17:20 2024 " "Processing started: Thu Dec 12 17:17:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734045440705 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1734045440705 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1734045440705 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1734045441084 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1734045441503 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1734045441503 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1734045441525 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1734045441525 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "The Timing Analyzer is analyzing 15 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1734045442380 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1734045442915 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1734045443167 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1734045443194 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1734045443767 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1734045443767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.675 " "Worst-case setup slack is -1.675" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734045443771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734045443771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.675             -25.512 iCLK  " "   -1.675             -25.512 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734045443771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734045443771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.334 " "Worst-case hold slack is 0.334" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734045443868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734045443868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 iCLK  " "    0.334               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734045443868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734045443868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.420 " "Worst-case recovery slack is 3.420" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734045443890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734045443890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.420               0.000 iCLK  " "    3.420               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734045443890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734045443890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.993 " "Worst-case removal slack is 2.993" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734045443912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734045443912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.993               0.000 iCLK  " "    2.993               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734045443912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734045443912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.622 " "Worst-case minimum pulse width slack is 9.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734045443929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734045443929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.622               0.000 iCLK  " "    9.622               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734045443929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734045443929 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734045444790 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734045444790 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734045444790 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734045444790 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.494 ns " "Worst Case Available Settling Time: 19.494 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734045444790 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734045444790 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734045444790 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.675 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.675" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444920 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734045444920 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -1.675 (VIOLATED) " "Path #1: Setup slack is -1.675 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:7:REGI\|s_Q " "From Node    : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:7:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg2:31:REGI\|s_Q " "To Node      : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg2:31:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      3.125  R        clock network delay " "     3.125      3.125  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.357      0.232     uTco  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:7:REGI\|s_Q " "     3.357      0.232     uTco  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:7:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.357      0.000 FF  CELL  g_NBITREG_PC\|\\G_NBit_Reg0:7:REGI\|s_Q\|q " "     3.357      0.000 FF  CELL  g_NBITREG_PC\|\\G_NBit_Reg0:7:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.705      0.348 FF    IC  s_IMemAddr\[7\]~4\|datad " "     3.705      0.348 FF    IC  s_IMemAddr\[7\]~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.830      0.125 FF  CELL  s_IMemAddr\[7\]~4\|combout " "     3.830      0.125 FF  CELL  s_IMemAddr\[7\]~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.452      2.622 FF    IC  IMem\|ram~36972\|dataa " "     6.452      2.622 FF    IC  IMem\|ram~36972\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.864      0.412 FR  CELL  IMem\|ram~36972\|combout " "     6.864      0.412 FR  CELL  IMem\|ram~36972\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.098      0.234 RR    IC  IMem\|ram~36973\|datab " "     7.098      0.234 RR    IC  IMem\|ram~36973\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.516      0.418 RR  CELL  IMem\|ram~36973\|combout " "     7.516      0.418 RR  CELL  IMem\|ram~36973\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.910      1.394 RR    IC  IMem\|ram~36974\|dataa " "     8.910      1.394 RR    IC  IMem\|ram~36974\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.249      0.339 RR  CELL  IMem\|ram~36974\|combout " "     9.249      0.339 RR  CELL  IMem\|ram~36974\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.224      0.975 RR    IC  IMem\|ram~36975\|datac " "    10.224      0.975 RR    IC  IMem\|ram~36975\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.511      0.287 RR  CELL  IMem\|ram~36975\|combout " "    10.511      0.287 RR  CELL  IMem\|ram~36975\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.716      0.205 RR    IC  IMem\|ram~36986\|datad " "    10.716      0.205 RR    IC  IMem\|ram~36986\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.871      0.155 RR  CELL  IMem\|ram~36986\|combout " "    10.871      0.155 RR  CELL  IMem\|ram~36986\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.074      0.203 RR    IC  IMem\|ram~37029\|datad " "    11.074      0.203 RR    IC  IMem\|ram~37029\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.229      0.155 RR  CELL  IMem\|ram~37029\|combout " "    11.229      0.155 RR  CELL  IMem\|ram~37029\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.433      0.204 RR    IC  IMem\|ram~37072\|datad " "    11.433      0.204 RR    IC  IMem\|ram~37072\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.588      0.155 RR  CELL  IMem\|ram~37072\|combout " "    11.588      0.155 RR  CELL  IMem\|ram~37072\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.214      1.626 RR    IC  IMem\|ram~37584\|datab " "    13.214      1.626 RR    IC  IMem\|ram~37584\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.616      0.402 RR  CELL  IMem\|ram~37584\|combout " "    13.616      0.402 RR  CELL  IMem\|ram~37584\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.840      0.224 RR    IC  g_NBITADDER_PC\|\\G_NBit_Adder:3:ADDERI\|g_OR\|o_F~0\|datac " "    13.840      0.224 RR    IC  g_NBITADDER_PC\|\\G_NBit_Adder:3:ADDERI\|g_OR\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.127      0.287 RR  CELL  g_NBITADDER_PC\|\\G_NBit_Adder:3:ADDERI\|g_OR\|o_F~0\|combout " "    14.127      0.287 RR  CELL  g_NBITADDER_PC\|\\G_NBit_Adder:3:ADDERI\|g_OR\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.235      1.108 RR    IC  g_NBITADDER_PC\|\\G_NBit_Adder:5:ADDERI\|g_OR\|o_F~2\|datac " "    15.235      1.108 RR    IC  g_NBITADDER_PC\|\\G_NBit_Adder:5:ADDERI\|g_OR\|o_F~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.520      0.285 RR  CELL  g_NBITADDER_PC\|\\G_NBit_Adder:5:ADDERI\|g_OR\|o_F~2\|combout " "    15.520      0.285 RR  CELL  g_NBITADDER_PC\|\\G_NBit_Adder:5:ADDERI\|g_OR\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.732      0.212 RR    IC  g_NBITADDER_PC\|\\G_NBit_Adder:6:ADDERI\|g_OR\|o_F~0\|datad " "    15.732      0.212 RR    IC  g_NBITADDER_PC\|\\G_NBit_Adder:6:ADDERI\|g_OR\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.887      0.155 RR  CELL  g_NBITADDER_PC\|\\G_NBit_Adder:6:ADDERI\|g_OR\|o_F~0\|combout " "    15.887      0.155 RR  CELL  g_NBITADDER_PC\|\\G_NBit_Adder:6:ADDERI\|g_OR\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.123      0.236 RR    IC  g_NBITADDER_PC\|\\G_NBit_Adder:8:ADDERI\|g_OR\|o_F~2\|datad " "    16.123      0.236 RR    IC  g_NBITADDER_PC\|\\G_NBit_Adder:8:ADDERI\|g_OR\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.278      0.155 RR  CELL  g_NBITADDER_PC\|\\G_NBit_Adder:8:ADDERI\|g_OR\|o_F~2\|combout " "    16.278      0.155 RR  CELL  g_NBITADDER_PC\|\\G_NBit_Adder:8:ADDERI\|g_OR\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.504      0.226 RR    IC  g_NBITADDER_PC\|\\G_NBit_Adder:9:ADDERI\|g_OR\|o_F~0\|datad " "    16.504      0.226 RR    IC  g_NBITADDER_PC\|\\G_NBit_Adder:9:ADDERI\|g_OR\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.659      0.155 RR  CELL  g_NBITADDER_PC\|\\G_NBit_Adder:9:ADDERI\|g_OR\|o_F~0\|combout " "    16.659      0.155 RR  CELL  g_NBITADDER_PC\|\\G_NBit_Adder:9:ADDERI\|g_OR\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.881      0.222 RR    IC  g_NBITADDER_PC\|\\G_NBit_Adder:11:ADDERI\|g_OR\|o_F~2\|datad " "    16.881      0.222 RR    IC  g_NBITADDER_PC\|\\G_NBit_Adder:11:ADDERI\|g_OR\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.036      0.155 RR  CELL  g_NBITADDER_PC\|\\G_NBit_Adder:11:ADDERI\|g_OR\|o_F~2\|combout " "    17.036      0.155 RR  CELL  g_NBITADDER_PC\|\\G_NBit_Adder:11:ADDERI\|g_OR\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.262      0.226 RR    IC  g_NBITADDER_PC\|\\G_NBit_Adder:14:ADDERI\|g_OR\|o_F~2\|datad " "    17.262      0.226 RR    IC  g_NBITADDER_PC\|\\G_NBit_Adder:14:ADDERI\|g_OR\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.417      0.155 RR  CELL  g_NBITADDER_PC\|\\G_NBit_Adder:14:ADDERI\|g_OR\|o_F~2\|combout " "    17.417      0.155 RR  CELL  g_NBITADDER_PC\|\\G_NBit_Adder:14:ADDERI\|g_OR\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.104      0.687 RR    IC  g_NBITADDER_PC\|\\G_NBit_Adder:14:ADDERI\|g_OR\|o_F~3\|datad " "    18.104      0.687 RR    IC  g_NBITADDER_PC\|\\G_NBit_Adder:14:ADDERI\|g_OR\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.259      0.155 RR  CELL  g_NBITADDER_PC\|\\G_NBit_Adder:14:ADDERI\|g_OR\|o_F~3\|combout " "    18.259      0.155 RR  CELL  g_NBITADDER_PC\|\\G_NBit_Adder:14:ADDERI\|g_OR\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.473      0.214 RR    IC  g_NBITADDER_PC\|\\G_NBit_Adder:15:ADDERI\|g_OR\|o_F~0\|datad " "    18.473      0.214 RR    IC  g_NBITADDER_PC\|\\G_NBit_Adder:15:ADDERI\|g_OR\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.628      0.155 RR  CELL  g_NBITADDER_PC\|\\G_NBit_Adder:15:ADDERI\|g_OR\|o_F~0\|combout " "    18.628      0.155 RR  CELL  g_NBITADDER_PC\|\\G_NBit_Adder:15:ADDERI\|g_OR\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.839      0.211 RR    IC  g_NBITADDER_PC\|\\G_NBit_Adder:16:ADDERI\|g_OR\|o_F~0\|datad " "    18.839      0.211 RR    IC  g_NBITADDER_PC\|\\G_NBit_Adder:16:ADDERI\|g_OR\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.994      0.155 RR  CELL  g_NBITADDER_PC\|\\G_NBit_Adder:16:ADDERI\|g_OR\|o_F~0\|combout " "    18.994      0.155 RR  CELL  g_NBITADDER_PC\|\\G_NBit_Adder:16:ADDERI\|g_OR\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.213      0.219 RR    IC  g_NBITADDER_PC\|\\G_NBit_Adder:17:ADDERI\|g_OR\|o_F~0\|datad " "    19.213      0.219 RR    IC  g_NBITADDER_PC\|\\G_NBit_Adder:17:ADDERI\|g_OR\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.368      0.155 RR  CELL  g_NBITADDER_PC\|\\G_NBit_Adder:17:ADDERI\|g_OR\|o_F~0\|combout " "    19.368      0.155 RR  CELL  g_NBITADDER_PC\|\\G_NBit_Adder:17:ADDERI\|g_OR\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.794      0.426 RR    IC  g_NBITADDER_PC\|\\G_NBit_Adder:19:ADDERI\|g_OR\|o_F~0\|datad " "    19.794      0.426 RR    IC  g_NBITADDER_PC\|\\G_NBit_Adder:19:ADDERI\|g_OR\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.949      0.155 RR  CELL  g_NBITADDER_PC\|\\G_NBit_Adder:19:ADDERI\|g_OR\|o_F~0\|combout " "    19.949      0.155 RR  CELL  g_NBITADDER_PC\|\\G_NBit_Adder:19:ADDERI\|g_OR\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.159      0.210 RR    IC  g_NBITADDER_PC\|\\G_NBit_Adder:21:ADDERI\|g_OR\|o_F~0\|datad " "    20.159      0.210 RR    IC  g_NBITADDER_PC\|\\G_NBit_Adder:21:ADDERI\|g_OR\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.314      0.155 RR  CELL  g_NBITADDER_PC\|\\G_NBit_Adder:21:ADDERI\|g_OR\|o_F~0\|combout " "    20.314      0.155 RR  CELL  g_NBITADDER_PC\|\\G_NBit_Adder:21:ADDERI\|g_OR\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.526      0.212 RR    IC  g_NBITADDER_PC\|\\G_NBit_Adder:23:ADDERI\|g_OR\|o_F~0\|datad " "    20.526      0.212 RR    IC  g_NBITADDER_PC\|\\G_NBit_Adder:23:ADDERI\|g_OR\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.681      0.155 RR  CELL  g_NBITADDER_PC\|\\G_NBit_Adder:23:ADDERI\|g_OR\|o_F~0\|combout " "    20.681      0.155 RR  CELL  g_NBITADDER_PC\|\\G_NBit_Adder:23:ADDERI\|g_OR\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.104      0.423 RR    IC  g_NBITMUX_BrnchCheckMUX\|\\G_NBit_MUX:24:MUXI\|g_Or\|o_F~0\|datad " "    21.104      0.423 RR    IC  g_NBITMUX_BrnchCheckMUX\|\\G_NBit_MUX:24:MUXI\|g_Or\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.259      0.155 RR  CELL  g_NBITMUX_BrnchCheckMUX\|\\G_NBit_MUX:24:MUXI\|g_Or\|o_F~0\|combout " "    21.259      0.155 RR  CELL  g_NBITMUX_BrnchCheckMUX\|\\G_NBit_MUX:24:MUXI\|g_Or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.972      0.713 RR    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:25:ADDERI\|g_ADD2\|o_F\|dataa " "    21.972      0.713 RR    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:25:ADDERI\|g_ADD2\|o_F\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.330      0.358 RR  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:25:ADDERI\|g_ADD2\|o_F\|combout " "    22.330      0.358 RR  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:25:ADDERI\|g_ADD2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.557      0.227 RR    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:27:ADDERI\|g_ADD2\|o_F\|datad " "    22.557      0.227 RR    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:27:ADDERI\|g_ADD2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.712      0.155 RR  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:27:ADDERI\|g_ADD2\|o_F\|combout " "    22.712      0.155 RR  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:27:ADDERI\|g_ADD2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.755      1.043 RR    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:29:ADDERI\|g_ADD2\|o_F\|datad " "    23.755      1.043 RR    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:29:ADDERI\|g_ADD2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.910      0.155 RR  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:29:ADDERI\|g_ADD2\|o_F\|combout " "    23.910      0.155 RR  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:29:ADDERI\|g_ADD2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.113      0.203 RR    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:31:ADDERI\|g_XOR2\|o_F\|datad " "    24.113      0.203 RR    IC  g_NBITADDER_PC2\|\\G_NBit_Adder:31:ADDERI\|g_XOR2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.268      0.155 RR  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:31:ADDERI\|g_XOR2\|o_F\|combout " "    24.268      0.155 RR  CELL  g_NBITADDER_PC2\|\\G_NBit_Adder:31:ADDERI\|g_XOR2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.472      0.204 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~0\|datad " "    24.472      0.204 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.627      0.155 RR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~0\|combout " "    24.627      0.155 RR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.831      0.204 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~2\|datad " "    24.831      0.204 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.970      0.139 RF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~2\|combout " "    24.970      0.139 RF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.970      0.000 FF    IC  g_NBITREG_PC\|\\G_NBit_Reg2:31:REGI\|s_Q\|d " "    24.970      0.000 FF    IC  g_NBITREG_PC\|\\G_NBit_Reg2:31:REGI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.074      0.104 FF  CELL  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg2:31:REGI\|s_Q " "    25.074      0.104 FF  CELL  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg2:31:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.393      3.393  R        clock network delay " "    23.393      3.393  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.401      0.008           clock pessimism removed " "    23.401      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.381     -0.020           clock uncertainty " "    23.381     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.399      0.018     uTsu  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg2:31:REGI\|s_Q " "    23.399      0.018     uTsu  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg2:31:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    25.074 " "Data Arrival Time  :    25.074" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.399 " "Data Required Time :    23.399" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -1.675 (VIOLATED) " "Slack              :    -1.675 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444921 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734045444921 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.334 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.334" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444992 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734045444992 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.334  " "Path #1: Hold slack is 0.334 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:12:REGI\|s_Q " "From Node    : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:12:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.965      2.965  R        clock network delay " "     2.965      2.965  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.197      0.232     uTco  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:12:REGI\|s_Q " "     3.197      0.232     uTco  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:12:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.197      0.000 RR  CELL  EXMEM_Pipeline_Red\|\\G_NBit_RegRdDtaB:12:REGI\|s_Q\|q " "     3.197      0.000 RR  CELL  EXMEM_Pipeline_Red\|\\G_NBit_RegRdDtaB:12:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.907      0.710 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a8\|portadatain\[4\] " "     3.907      0.710 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a8\|portadatain\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.979      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0 " "     3.979      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.455      3.455  R        clock network delay " "     3.455      3.455  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.423     -0.032           clock pessimism removed " "     3.423     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.423      0.000           clock uncertainty " "     3.423      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.645      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0 " "     3.645      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.979 " "Data Arrival Time  :     3.979" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.645 " "Data Required Time :     3.645" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.334  " "Slack              :     0.334 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045444992 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734045444992 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.420 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.420" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445006 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734045445006 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 3.420  " "Path #1: Recovery slack is 3.420 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : hazardDetectionUnit:hazard_Detection\|o_Stall " "From Node    : hazardDetectionUnit:hazard_Detection\|o_Stall" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegA:5:REGI\|s_Q " "To Node      : reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegA:5:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.579      3.579  F        clock network delay " "    13.579      3.579  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.811      0.232     uTco  hazardDetectionUnit:hazard_Detection\|o_Stall " "    13.811      0.232     uTco  hazardDetectionUnit:hazard_Detection\|o_Stall" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.811      0.000 FF  CELL  hazard_Detection\|o_Stall\|q " "    13.811      0.000 FF  CELL  hazard_Detection\|o_Stall\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.221      0.410 FF    IC  comb~0\|dataa " "    14.221      0.410 FF    IC  comb~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.574      0.353 FF  CELL  comb~0\|combout " "    14.574      0.353 FF  CELL  comb~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.802      0.228 FF    IC  comb~1\|datad " "    14.802      0.228 FF    IC  comb~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.927      0.125 FF  CELL  comb~1\|combout " "    14.927      0.125 FF  CELL  comb~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.836      1.909 FF    IC  comb~1clkctrl\|inclk\[0\] " "    16.836      1.909 FF    IC  comb~1clkctrl\|inclk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.836      0.000 FF  CELL  comb~1clkctrl\|outclk " "    16.836      0.000 FF  CELL  comb~1clkctrl\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.781      1.945 FF    IC  IDEX_Pipeline_Reg\|\\G_NBit_RegA:5:REGI\|s_Q\|clrn " "    18.781      1.945 FF    IC  IDEX_Pipeline_Reg\|\\G_NBit_RegA:5:REGI\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.562      0.781 FR  CELL  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegA:5:REGI\|s_Q " "    19.562      0.781 FR  CELL  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegA:5:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.952      2.952  R        clock network delay " "    22.952      2.952  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.984      0.032           clock pessimism removed " "    22.984      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.964     -0.020           clock uncertainty " "    22.964     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.982      0.018     uTsu  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegA:5:REGI\|s_Q " "    22.982      0.018     uTsu  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegA:5:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    19.562 " "Data Arrival Time  :    19.562" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.982 " "Data Required Time :    22.982" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.420  " "Slack              :     3.420 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445006 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734045445006 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.993 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.993" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445020 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734045445020 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 2.993  " "Path #1: Removal slack is 2.993 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : hazardDetectionUnit:hazard_Detection\|dffg:FlushIFIDwaitcycle\|s_Q " "From Node    : hazardDetectionUnit:hazard_Detection\|dffg:FlushIFIDwaitcycle\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegInstr:21:REGI\|s_Q " "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegInstr:21:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.951      2.951  R        clock network delay " "     2.951      2.951  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.183      0.232     uTco  hazardDetectionUnit:hazard_Detection\|dffg:FlushIFIDwaitcycle\|s_Q " "     3.183      0.232     uTco  hazardDetectionUnit:hazard_Detection\|dffg:FlushIFIDwaitcycle\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.183      0.000 RR  CELL  hazard_Detection\|FlushIFIDwaitcycle\|s_Q\|q " "     3.183      0.000 RR  CELL  hazard_Detection\|FlushIFIDwaitcycle\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.478      0.295 RR    IC  comb~2\|datab " "     3.478      0.295 RR    IC  comb~2\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.809      0.331 RR  CELL  comb~2\|combout " "     3.809      0.331 RR  CELL  comb~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.003      0.194 RR    IC  comb~4\|datac " "     4.003      0.194 RR    IC  comb~4\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.277      0.274 RR  CELL  comb~4\|combout " "     4.277      0.274 RR  CELL  comb~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.481      1.204 RR    IC  IFID_Pipeline_Reg\|\\G_NBit_RegInstr:21:REGI\|s_Q\|clrn " "     5.481      1.204 RR    IC  IFID_Pipeline_Reg\|\\G_NBit_RegInstr:21:REGI\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.210      0.729 RF  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegInstr:21:REGI\|s_Q " "     6.210      0.729 RF  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegInstr:21:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.063      3.063  R        clock network delay " "     3.063      3.063  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.031     -0.032           clock pessimism removed " "     3.031     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.031      0.000           clock uncertainty " "     3.031      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.217      0.186      uTh  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegInstr:21:REGI\|s_Q " "     3.217      0.186      uTh  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegInstr:21:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.210 " "Data Arrival Time  :     6.210" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.217 " "Data Required Time :     3.217" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.993  " "Slack              :     2.993 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045445020 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734045445020 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1734045445020 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1734045445065 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1734045446694 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1734045447807 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1734045447807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.220 " "Worst-case setup slack is -0.220" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734045447810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734045447810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.220              -0.854 iCLK  " "   -0.220              -0.854 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734045447810 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734045447810 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.333 " "Worst-case hold slack is 0.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734045447897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734045447897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 iCLK  " "    0.333               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734045447897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734045447897 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.120 " "Worst-case recovery slack is 4.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734045447913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734045447913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.120               0.000 iCLK  " "    4.120               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734045447913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734045447913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.753 " "Worst-case removal slack is 2.753" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734045447928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734045447928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.753               0.000 iCLK  " "    2.753               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734045447928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734045447928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.645 " "Worst-case minimum pulse width slack is 9.645" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734045447943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734045447943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.645               0.000 iCLK  " "    9.645               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734045447943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734045447943 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734045448789 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734045448789 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734045448789 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734045448789 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 20.949 ns " "Worst Case Available Settling Time: 20.949 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734045448789 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734045448789 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734045448789 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.220 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.220" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448921 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448921 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734045448921 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -0.220 (VIOLATED) " "Path #1: Setup slack is -0.220 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : regFile:g_REGFILE\|reg_N:\\G_N_Reg:5:REGI\|dffg:\\G_NBit_Reg:6:REGI\|s_Q " "From Node    : regFile:g_REGFILE\|reg_N:\\G_N_Reg:5:REGI\|dffg:\\G_NBit_Reg:6:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:5:REGI\|s_Q " "To Node      : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:5:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.806      2.806  F        clock network delay " "    12.806      2.806  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.019      0.213     uTco  regFile:g_REGFILE\|reg_N:\\G_N_Reg:5:REGI\|dffg:\\G_NBit_Reg:6:REGI\|s_Q " "    13.019      0.213     uTco  regFile:g_REGFILE\|reg_N:\\G_N_Reg:5:REGI\|dffg:\\G_NBit_Reg:6:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.019      0.000 RR  CELL  g_REGFILE\|\\G_N_Reg:5:REGI\|\\G_NBit_Reg:6:REGI\|s_Q\|q " "    13.019      0.000 RR  CELL  g_REGFILE\|\\G_N_Reg:5:REGI\|\\G_NBit_Reg:6:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.427      0.408 RR    IC  g_REGFILE\|g_MUX_RS\|Mux25~12\|datad " "    13.427      0.408 RR    IC  g_REGFILE\|g_MUX_RS\|Mux25~12\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.571      0.144 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux25~12\|combout " "    13.571      0.144 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux25~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.923      0.352 RR    IC  g_REGFILE\|g_MUX_RS\|Mux25~13\|datad " "    13.923      0.352 RR    IC  g_REGFILE\|g_MUX_RS\|Mux25~13\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.067      0.144 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux25~13\|combout " "    14.067      0.144 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux25~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.953      0.886 RR    IC  g_REGFILE\|g_MUX_RS\|Mux25~14\|datad " "    14.953      0.886 RR    IC  g_REGFILE\|g_MUX_RS\|Mux25~14\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.097      0.144 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux25~14\|combout " "    15.097      0.144 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux25~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.285      0.188 RR    IC  g_REGFILE\|g_MUX_RS\|Mux25~15\|datad " "    15.285      0.188 RR    IC  g_REGFILE\|g_MUX_RS\|Mux25~15\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.429      0.144 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux25~15\|combout " "    15.429      0.144 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux25~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.107      0.678 RR    IC  g_REGFILE\|g_MUX_RS\|Mux25~16\|datad " "    16.107      0.678 RR    IC  g_REGFILE\|g_MUX_RS\|Mux25~16\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.251      0.144 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux25~16\|combout " "    16.251      0.144 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux25~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.436      0.185 RR    IC  g_REGFILE\|g_MUX_RS\|Mux25~19\|datac " "    16.436      0.185 RR    IC  g_REGFILE\|g_MUX_RS\|Mux25~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.701      0.265 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux25~19\|combout " "    16.701      0.265 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux25~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.890      0.189 RR    IC  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:6:MUXI\|g_Or\|o_F~1\|datad " "    16.890      0.189 RR    IC  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:6:MUXI\|g_Or\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.034      0.144 RR  CELL  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:6:MUXI\|g_Or\|o_F~1\|combout " "    17.034      0.144 RR  CELL  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:6:MUXI\|g_Or\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.241      0.207 RR    IC  e_equalityModule\|Equal0~17\|datac " "    17.241      0.207 RR    IC  e_equalityModule\|Equal0~17\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.506      0.265 RR  CELL  e_equalityModule\|Equal0~17\|combout " "    17.506      0.265 RR  CELL  e_equalityModule\|Equal0~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.176      0.670 RR    IC  e_equalityModule\|Equal0~19\|dataa " "    18.176      0.670 RR    IC  e_equalityModule\|Equal0~19\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.568      0.392 RF  CELL  e_equalityModule\|Equal0~19\|combout " "    18.568      0.392 RF  CELL  e_equalityModule\|Equal0~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.130      0.562 FF    IC  e_equalityModule\|Equal0~31\|datab " "    19.130      0.562 FF    IC  e_equalityModule\|Equal0~31\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.439      0.309 FF  CELL  e_equalityModule\|Equal0~31\|combout " "    19.439      0.309 FF  CELL  e_equalityModule\|Equal0~31\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.662      0.223 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:22:MUXI\|g_Or\|o_F~2\|datac " "    19.662      0.223 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:22:MUXI\|g_Or\|o_F~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.914      0.252 FF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:22:MUXI\|g_Or\|o_F~2\|combout " "    19.914      0.252 FF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:22:MUXI\|g_Or\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.144      0.230 FF    IC  g_NBITREG_PC\|\\G_NBit_Reg0:2:REGI\|s_Q~0\|datad " "    20.144      0.230 FF    IC  g_NBITREG_PC\|\\G_NBit_Reg0:2:REGI\|s_Q~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.278      0.134 FR  CELL  g_NBITREG_PC\|\\G_NBit_Reg0:2:REGI\|s_Q~0\|combout " "    20.278      0.134 FR  CELL  g_NBITREG_PC\|\\G_NBit_Reg0:2:REGI\|s_Q~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.384      2.106 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:5:MUXI\|g_Or\|o_F~3\|datad " "    22.384      2.106 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:5:MUXI\|g_Or\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.528      0.144 RR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:5:MUXI\|g_Or\|o_F~3\|combout " "    22.528      0.144 RR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:5:MUXI\|g_Or\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.717      0.189 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:5:MUXI\|g_Or\|o_F~4\|datad " "    22.717      0.189 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:5:MUXI\|g_Or\|o_F~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.861      0.144 RR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:5:MUXI\|g_Or\|o_F~4\|combout " "    22.861      0.144 RR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:5:MUXI\|g_Or\|o_F~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.861      0.000 RR    IC  g_NBITREG_PC\|\\G_NBit_Reg0:5:REGI\|s_Q\|d " "    22.861      0.000 RR    IC  g_NBITREG_PC\|\\G_NBit_Reg0:5:REGI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.941      0.080 RR  CELL  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:5:REGI\|s_Q " "    22.941      0.080 RR  CELL  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:5:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.715      2.715  R        clock network delay " "    22.715      2.715  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.722      0.007           clock pessimism removed " "    22.722      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.702     -0.020           clock uncertainty " "    22.702     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.721      0.019     uTsu  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:5:REGI\|s_Q " "    22.721      0.019     uTsu  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:5:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    22.941 " "Data Arrival Time  :    22.941" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.721 " "Data Required Time :    22.721" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.220 (VIOLATED) " "Slack              :    -0.220 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448922 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734045448922 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.333 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.333" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448994 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734045448994 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.333  " "Path #1: Hold slack is 0.333 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:12:REGI\|s_Q " "From Node    : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:12:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.694      2.694  R        clock network delay " "     2.694      2.694  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.907      0.213     uTco  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:12:REGI\|s_Q " "     2.907      0.213     uTco  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:12:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.907      0.000 FF  CELL  EXMEM_Pipeline_Red\|\\G_NBit_RegRdDtaB:12:REGI\|s_Q\|q " "     2.907      0.000 FF  CELL  EXMEM_Pipeline_Red\|\\G_NBit_RegRdDtaB:12:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.557      0.650 FF    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a8\|portadatain\[4\] " "     3.557      0.650 FF    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a8\|portadatain\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.636      0.079 FF  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0 " "     3.636      0.079 FF  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.130      3.130  R        clock network delay " "     3.130      3.130  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.102     -0.028           clock pessimism removed " "     3.102     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.102      0.000           clock uncertainty " "     3.102      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.303      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0 " "     3.303      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.636 " "Data Arrival Time  :     3.636" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.303 " "Data Required Time :     3.303" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.333  " "Slack              :     0.333 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045448994 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734045448994 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.120 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.120" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449008 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734045449008 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 4.120  " "Path #1: Recovery slack is 4.120 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : hazardDetectionUnit:hazard_Detection\|o_Stall " "From Node    : hazardDetectionUnit:hazard_Detection\|o_Stall" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegA:5:REGI\|s_Q " "To Node      : reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegA:5:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.214      3.214  F        clock network delay " "    13.214      3.214  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.427      0.213     uTco  hazardDetectionUnit:hazard_Detection\|o_Stall " "    13.427      0.213     uTco  hazardDetectionUnit:hazard_Detection\|o_Stall" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.427      0.000 RR  CELL  hazard_Detection\|o_Stall\|q " "    13.427      0.000 RR  CELL  hazard_Detection\|o_Stall\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.719      0.292 RR    IC  comb~0\|dataa " "    13.719      0.292 RR    IC  comb~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.026      0.307 RR  CELL  comb~0\|combout " "    14.026      0.307 RR  CELL  comb~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.214      0.188 RR    IC  comb~1\|datad " "    14.214      0.188 RR    IC  comb~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.358      0.144 RR  CELL  comb~1\|combout " "    14.358      0.144 RR  CELL  comb~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.168      1.810 RR    IC  comb~1clkctrl\|inclk\[0\] " "    16.168      1.810 RR    IC  comb~1clkctrl\|inclk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.168      0.000 RR  CELL  comb~1clkctrl\|outclk " "    16.168      0.000 RR  CELL  comb~1clkctrl\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.897      1.729 RR    IC  IDEX_Pipeline_Reg\|\\G_NBit_RegA:5:REGI\|s_Q\|clrn " "    17.897      1.729 RR    IC  IDEX_Pipeline_Reg\|\\G_NBit_RegA:5:REGI\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.587      0.690 RF  CELL  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegA:5:REGI\|s_Q " "    18.587      0.690 RF  CELL  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegA:5:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.680      2.680  R        clock network delay " "    22.680      2.680  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.708      0.028           clock pessimism removed " "    22.708      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.688     -0.020           clock uncertainty " "    22.688     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.707      0.019     uTsu  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegA:5:REGI\|s_Q " "    22.707      0.019     uTsu  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegA:5:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    18.587 " "Data Arrival Time  :    18.587" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.707 " "Data Required Time :    22.707" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.120  " "Slack              :     4.120 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449008 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734045449008 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.753 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.753" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449021 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734045449021 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 2.753  " "Path #1: Removal slack is 2.753 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : hazardDetectionUnit:hazard_Detection\|dffg:FlushIFIDwaitcycle\|s_Q " "From Node    : hazardDetectionUnit:hazard_Detection\|dffg:FlushIFIDwaitcycle\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegInstr:21:REGI\|s_Q " "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegInstr:21:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.679      2.679  R        clock network delay " "     2.679      2.679  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.892      0.213     uTco  hazardDetectionUnit:hazard_Detection\|dffg:FlushIFIDwaitcycle\|s_Q " "     2.892      0.213     uTco  hazardDetectionUnit:hazard_Detection\|dffg:FlushIFIDwaitcycle\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.892      0.000 FF  CELL  hazard_Detection\|FlushIFIDwaitcycle\|s_Q\|q " "     2.892      0.000 FF  CELL  hazard_Detection\|FlushIFIDwaitcycle\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.231      0.339 FF    IC  comb~2\|datab " "     3.231      0.339 FF    IC  comb~2\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.527      0.296 FF  CELL  comb~2\|combout " "     3.527      0.296 FF  CELL  comb~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.731      0.204 FF    IC  comb~4\|datac " "     3.731      0.204 FF    IC  comb~4\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.972      0.241 FF  CELL  comb~4\|combout " "     3.972      0.241 FF  CELL  comb~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.011      1.039 FF    IC  IFID_Pipeline_Reg\|\\G_NBit_RegInstr:21:REGI\|s_Q\|clrn " "     5.011      1.039 FF    IC  IFID_Pipeline_Reg\|\\G_NBit_RegInstr:21:REGI\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.674      0.663 FR  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegInstr:21:REGI\|s_Q " "     5.674      0.663 FR  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegInstr:21:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.778      2.778  R        clock network delay " "     2.778      2.778  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.750     -0.028           clock pessimism removed " "     2.750     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.750      0.000           clock uncertainty " "     2.750      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.921      0.171      uTh  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegInstr:21:REGI\|s_Q " "     2.921      0.171      uTh  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegInstr:21:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.674 " "Data Arrival Time  :     5.674" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.921 " "Data Required Time :     2.921" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.753  " "Slack              :     2.753 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045449022 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734045449022 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1734045449022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.911 " "Worst-case setup slack is 3.911" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734045449643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734045449643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.911               0.000 iCLK  " "    3.911               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734045449643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734045449643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.127 " "Worst-case hold slack is 0.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734045449729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734045449729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 iCLK  " "    0.127               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734045449729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734045449729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.168 " "Worst-case recovery slack is 6.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734045449747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734045449747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.168               0.000 iCLK  " "    6.168               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734045449747 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734045449747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.405 " "Worst-case removal slack is 1.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734045449762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734045449762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.405               0.000 iCLK  " "    1.405               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734045449762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734045449762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.371 " "Worst-case minimum pulse width slack is 9.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734045449778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734045449778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.371               0.000 iCLK  " "    9.371               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734045449778 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734045449778 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734045450708 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734045450708 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734045450708 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734045450708 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 25.676 ns " "Worst Case Available Settling Time: 25.676 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734045450708 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734045450708 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734045450708 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.911 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.911" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734045450841 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.911  " "Path #1: Setup slack is 3.911 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : regFile:g_REGFILE\|reg_N:\\G_N_Reg:5:REGI\|dffg:\\G_NBit_Reg:14:REGI\|s_Q " "From Node    : regFile:g_REGFILE\|reg_N:\\G_N_Reg:5:REGI\|dffg:\\G_NBit_Reg:14:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:3:REGI\|s_Q " "To Node      : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:3:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.980      1.980  F        clock network delay " "    11.980      1.980  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.085      0.105     uTco  regFile:g_REGFILE\|reg_N:\\G_N_Reg:5:REGI\|dffg:\\G_NBit_Reg:14:REGI\|s_Q " "    12.085      0.105     uTco  regFile:g_REGFILE\|reg_N:\\G_N_Reg:5:REGI\|dffg:\\G_NBit_Reg:14:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.085      0.000 FF  CELL  g_REGFILE\|\\G_N_Reg:5:REGI\|\\G_NBit_Reg:14:REGI\|s_Q\|q " "    12.085      0.000 FF  CELL  g_REGFILE\|\\G_N_Reg:5:REGI\|\\G_NBit_Reg:14:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.241      0.156 FF    IC  g_REGFILE\|g_MUX_RS\|Mux17~12\|datac " "    12.241      0.156 FF    IC  g_REGFILE\|g_MUX_RS\|Mux17~12\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.374      0.133 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux17~12\|combout " "    12.374      0.133 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux17~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.737      0.363 FF    IC  g_REGFILE\|g_MUX_RS\|Mux17~13\|datad " "    12.737      0.363 FF    IC  g_REGFILE\|g_MUX_RS\|Mux17~13\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.800      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux17~13\|combout " "    12.800      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux17~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.908      0.108 FF    IC  g_REGFILE\|g_MUX_RS\|Mux17~14\|datad " "    12.908      0.108 FF    IC  g_REGFILE\|g_MUX_RS\|Mux17~14\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.971      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux17~14\|combout " "    12.971      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux17~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.481      0.510 FF    IC  g_REGFILE\|g_MUX_RS\|Mux17~15\|datad " "    13.481      0.510 FF    IC  g_REGFILE\|g_MUX_RS\|Mux17~15\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.544      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux17~15\|combout " "    13.544      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux17~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.057      0.513 FF    IC  g_REGFILE\|g_MUX_RS\|Mux17~16\|datad " "    14.057      0.513 FF    IC  g_REGFILE\|g_MUX_RS\|Mux17~16\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.120      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux17~16\|combout " "    14.120      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux17~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.227      0.107 FF    IC  g_REGFILE\|g_MUX_RS\|Mux17~19\|datad " "    14.227      0.107 FF    IC  g_REGFILE\|g_MUX_RS\|Mux17~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.290      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux17~19\|combout " "    14.290      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux17~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.809      0.519 FF    IC  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:14:MUXI\|g_Or\|o_F~1\|datad " "    14.809      0.519 FF    IC  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:14:MUXI\|g_Or\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.872      0.063 FF  CELL  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:14:MUXI\|g_Or\|o_F~1\|combout " "    14.872      0.063 FF  CELL  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:14:MUXI\|g_Or\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.993      0.121 FF    IC  e_equalityModule\|Equal0~28\|datad " "    14.993      0.121 FF    IC  e_equalityModule\|Equal0~28\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.065      0.072 FR  CELL  e_equalityModule\|Equal0~28\|combout " "    15.065      0.072 FR  CELL  e_equalityModule\|Equal0~28\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.156      0.091 RR    IC  e_equalityModule\|Equal0~30\|datad " "    15.156      0.091 RR    IC  e_equalityModule\|Equal0~30\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.222      0.066 RF  CELL  e_equalityModule\|Equal0~30\|combout " "    15.222      0.066 RF  CELL  e_equalityModule\|Equal0~30\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.463      0.241 FF    IC  e_equalityModule\|Equal0~31\|dataa " "    15.463      0.241 FF    IC  e_equalityModule\|Equal0~31\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.636      0.173 FF  CELL  e_equalityModule\|Equal0~31\|combout " "    15.636      0.173 FF  CELL  e_equalityModule\|Equal0~31\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.756      0.120 FF    IC  BrnchMux\|g_Or\|o_F~0\|datac " "    15.756      0.120 FF    IC  BrnchMux\|g_Or\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.875      0.119 FR  CELL  BrnchMux\|g_Or\|o_F~0\|combout " "    15.875      0.119 FR  CELL  BrnchMux\|g_Or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.984      0.109 RR    IC  comb~6\|datac " "    15.984      0.109 RR    IC  comb~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.108      0.124 RF  CELL  comb~6\|combout " "    16.108      0.124 RF  CELL  comb~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.496      1.388 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:3:MUXI\|g_Or\|o_F~4\|datac " "    17.496      1.388 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:3:MUXI\|g_Or\|o_F~4\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.629      0.133 FF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:3:MUXI\|g_Or\|o_F~4\|combout " "    17.629      0.133 FF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:3:MUXI\|g_Or\|o_F~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.629      0.000 FF    IC  g_NBITREG_PC\|\\G_NBit_Reg0:3:REGI\|s_Q\|d " "    17.629      0.000 FF    IC  g_NBITREG_PC\|\\G_NBit_Reg0:3:REGI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.679      0.050 FF  CELL  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:3:REGI\|s_Q " "    17.679      0.050 FF  CELL  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:3:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.599      1.599  R        clock network delay " "    21.599      1.599  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.603      0.004           clock pessimism removed " "    21.603      0.004           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.583     -0.020           clock uncertainty " "    21.583     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.590      0.007     uTsu  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:3:REGI\|s_Q " "    21.590      0.007     uTsu  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:3:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    17.679 " "Data Arrival Time  :    17.679" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.590 " "Data Required Time :    21.590" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.911  " "Slack              :     3.911 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450841 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734045450841 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.127 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.127" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450914 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734045450914 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.127  " "Path #1: Hold slack is 0.127 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:12:REGI\|s_Q " "From Node    : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:12:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.580      1.580  R        clock network delay " "     1.580      1.580  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.685      0.105     uTco  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:12:REGI\|s_Q " "     1.685      0.105     uTco  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:12:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.685      0.000 RR  CELL  EXMEM_Pipeline_Red\|\\G_NBit_RegRdDtaB:12:REGI\|s_Q\|q " "     1.685      0.000 RR  CELL  EXMEM_Pipeline_Red\|\\G_NBit_RegRdDtaB:12:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.015      0.330 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a8\|portadatain\[4\] " "     2.015      0.330 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a8\|portadatain\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.051      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0 " "     2.051      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.840      1.840  R        clock network delay " "     1.840      1.840  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.820     -0.020           clock pessimism removed " "     1.820     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.820      0.000           clock uncertainty " "     1.820      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.924      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0 " "     1.924      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.051 " "Data Arrival Time  :     2.051" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.924 " "Data Required Time :     1.924" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.127  " "Slack              :     0.127 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450914 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734045450914 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.168 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.168" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450928 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734045450928 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 6.168  " "Path #1: Recovery slack is 6.168 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : hazardDetectionUnit:hazard_Detection\|o_Stall " "From Node    : hazardDetectionUnit:hazard_Detection\|o_Stall" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegPC:28:REGI\|s_Q " "To Node      : reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegPC:28:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.242      2.242  F        clock network delay " "    12.242      2.242  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.347      0.105     uTco  hazardDetectionUnit:hazard_Detection\|o_Stall " "    12.347      0.105     uTco  hazardDetectionUnit:hazard_Detection\|o_Stall" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.347      0.000 FF  CELL  hazard_Detection\|o_Stall\|q " "    12.347      0.000 FF  CELL  hazard_Detection\|o_Stall\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.548      0.201 FF    IC  comb~0\|dataa " "    12.548      0.201 FF    IC  comb~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.721      0.173 FF  CELL  comb~0\|combout " "    12.721      0.173 FF  CELL  comb~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.829      0.108 FF    IC  comb~1\|datad " "    12.829      0.108 FF    IC  comb~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.892      0.063 FF  CELL  comb~1\|combout " "    12.892      0.063 FF  CELL  comb~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.924      1.032 FF    IC  comb~1clkctrl\|inclk\[0\] " "    13.924      1.032 FF    IC  comb~1clkctrl\|inclk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.924      0.000 FF  CELL  comb~1clkctrl\|outclk " "    13.924      0.000 FF  CELL  comb~1clkctrl\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.023      1.099 FF    IC  IDEX_Pipeline_Reg\|\\G_NBit_RegPC:28:REGI\|s_Q\|clrn " "    15.023      1.099 FF    IC  IDEX_Pipeline_Reg\|\\G_NBit_RegPC:28:REGI\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.414      0.391 FR  CELL  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegPC:28:REGI\|s_Q " "    15.414      0.391 FR  CELL  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegPC:28:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.576      1.576  R        clock network delay " "    21.576      1.576  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.595      0.019           clock pessimism removed " "    21.595      0.019           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.575     -0.020           clock uncertainty " "    21.575     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.582      0.007     uTsu  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegPC:28:REGI\|s_Q " "    21.582      0.007     uTsu  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegPC:28:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.414 " "Data Arrival Time  :    15.414" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.582 " "Data Required Time :    21.582" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.168  " "Slack              :     6.168 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450928 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734045450928 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.405 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.405" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450941 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734045450941 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.405  " "Path #1: Removal slack is 1.405 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : hazardDetectionUnit:hazard_Detection\|dffg:FlushIFIDwaitcycle\|s_Q " "From Node    : hazardDetectionUnit:hazard_Detection\|dffg:FlushIFIDwaitcycle\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegInstr:21:REGI\|s_Q " "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegInstr:21:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.566      1.566  R        clock network delay " "     1.566      1.566  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.671      0.105     uTco  hazardDetectionUnit:hazard_Detection\|dffg:FlushIFIDwaitcycle\|s_Q " "     1.671      0.105     uTco  hazardDetectionUnit:hazard_Detection\|dffg:FlushIFIDwaitcycle\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.671      0.000 RR  CELL  hazard_Detection\|FlushIFIDwaitcycle\|s_Q\|q " "     1.671      0.000 RR  CELL  hazard_Detection\|FlushIFIDwaitcycle\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.807      0.136 RR    IC  comb~2\|datab " "     1.807      0.136 RR    IC  comb~2\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.962      0.155 RR  CELL  comb~2\|combout " "     1.962      0.155 RR  CELL  comb~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.048      0.086 RR    IC  comb~4\|datac " "     2.048      0.086 RR    IC  comb~4\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.173      0.125 RR  CELL  comb~4\|combout " "     2.173      0.125 RR  CELL  comb~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.732      0.559 RR    IC  IFID_Pipeline_Reg\|\\G_NBit_RegInstr:21:REGI\|s_Q\|clrn " "     2.732      0.559 RR    IC  IFID_Pipeline_Reg\|\\G_NBit_RegInstr:21:REGI\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.098      0.366 RF  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegInstr:21:REGI\|s_Q " "     3.098      0.366 RF  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegInstr:21:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.629      1.629  R        clock network delay " "     1.629      1.629  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.609     -0.020           clock pessimism removed " "     1.609     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.609      0.000           clock uncertainty " "     1.609      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.693      0.084      uTh  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegInstr:21:REGI\|s_Q " "     1.693      0.084      uTh  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegInstr:21:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.098 " "Data Arrival Time  :     3.098" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.693 " "Data Required Time :     1.693" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.405  " "Slack              :     1.405 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734045450941 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734045450941 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1734045452313 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1734045453419 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1415 " "Peak virtual memory: 1415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734045453592 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 17:17:33 2024 " "Processing ended: Thu Dec 12 17:17:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734045453592 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734045453592 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734045453592 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1734045453592 ""}
