// Seed: 3591736436
module module_0;
  assign id_1 = id_1[1][1 : 1];
endmodule
module module_1;
  wire id_2, id_3;
  assign id_3 = id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri0 id_0,
    output tri id_1,
    input wand id_2,
    output wire id_3,
    input wor id_4
    , id_20,
    output wor id_5,
    input tri1 void id_6,
    input tri0 id_7,
    output wand id_8,
    input uwire id_9,
    input tri0 id_10,
    output supply1 id_11,
    input wand id_12,
    input wand id_13,
    input supply0 id_14,
    inout tri1 id_15,
    input wire id_16,
    input wor id_17,
    output supply1 id_18
);
endmodule
module module_3 (
    inout tri0 id_0,
    output tri1 id_1,
    output wand id_2,
    output tri0 id_3,
    input tri0 id_4,
    output tri0 id_5,
    input wor id_6,
    input tri id_7,
    output wor id_8,
    input uwire id_9,
    input wand id_10,
    output tri1 id_11,
    input wire id_12,
    inout supply0 id_13,
    input tri0 id_14,
    output logic id_15,
    input supply1 id_16,
    input uwire id_17
    , id_21, id_22,
    input tri0 id_18,
    output tri id_19
);
  always begin : LABEL_0
    id_15 <= 1'b0;
  end
  wire id_23;
  assign id_11 = 1'h0;
  module_2 modCall_1 (
      id_0,
      id_11,
      id_13,
      id_3,
      id_4,
      id_0,
      id_13,
      id_17,
      id_19,
      id_9,
      id_14,
      id_8,
      id_7,
      id_14,
      id_6,
      id_0,
      id_10,
      id_18,
      id_2
  );
  assign modCall_1.type_10 = 0;
endmodule
