# **4 Cortex-M7 peripherals**

## **4.1 About the Cortex-M7 peripherals**

The address map of the *Private peripheral bus* (PPB) is:

**Table 39. Core peripheral register regions** 

| Address                | Core peripheral                      | Description           |
|------------------------|--------------------------------------|-----------------------|
| 0xE000E008-0xE000E00F  | System control block                 | Table 50 on page 192  |
| 0xE000E010-0xE000E01F  | System timer                         | Table 71 on page 213  |
| 0xE000E100-0xE000E4EF  | Nested Vectored Interrupt Controller | Table 40 on page 184  |
| 0xE000ED00-0xE000ED3F  | System control block                 | Table 50 on page 192  |
| 0xE000ED78- 0xE000ED84 | Processor features                   | Table 77 on page 217  |
| 0xE000ED90-0xE000EDB8  | Memory Protection Unit               | Table 84 on page 222  |
| 0xE000EF00-0xE000EF03  | Nested Vectored Interrupt Controller | Table 40 on page 184  |
| 0xE000EF30-0xE000EF44  | Floating-Point Unit                  | Table 94 on page 233  |
| 0xE000EF50-0xE000EF78  | Cache maintenance operations         | Table 100 on page 240 |
| 0xE000EF90-0xE000EFA8  | Access control                       | Table 104 on page 245 |

#### In the register descriptions:

• the register *type* is described as follows:

**RW** Read and write.

**RO** Read-only. **WO** Write-only.

• the *required privilege* gives the privilege level required to access the register, as follows:

### **Privileged**

Only privileged software can access the register.

#### **Unprivileged**

Both unprivileged and privileged software can access the register.

Attempting to access a privileged register from unprivileged software results in a BusFault.

![](_page_0_Picture_17.jpeg)

PM0253 Rev 5 183/254