/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Rows */
.set Rows__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set Rows__0__MASK, 0x01
.set Rows__0__PC, CYREG_PRT2_PC0
.set Rows__0__PORT, 2
.set Rows__0__SHIFT, 0
.set Rows__1__INTTYPE, CYREG_PICU2_INTTYPE1
.set Rows__1__MASK, 0x02
.set Rows__1__PC, CYREG_PRT2_PC1
.set Rows__1__PORT, 2
.set Rows__1__SHIFT, 1
.set Rows__2__INTTYPE, CYREG_PICU2_INTTYPE2
.set Rows__2__MASK, 0x04
.set Rows__2__PC, CYREG_PRT2_PC2
.set Rows__2__PORT, 2
.set Rows__2__SHIFT, 2
.set Rows__3__INTTYPE, CYREG_PICU2_INTTYPE3
.set Rows__3__MASK, 0x08
.set Rows__3__PC, CYREG_PRT2_PC3
.set Rows__3__PORT, 2
.set Rows__3__SHIFT, 3
.set Rows__AG, CYREG_PRT2_AG
.set Rows__AMUX, CYREG_PRT2_AMUX
.set Rows__BIE, CYREG_PRT2_BIE
.set Rows__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Rows__BYP, CYREG_PRT2_BYP
.set Rows__CTL, CYREG_PRT2_CTL
.set Rows__DM0, CYREG_PRT2_DM0
.set Rows__DM1, CYREG_PRT2_DM1
.set Rows__DM2, CYREG_PRT2_DM2
.set Rows__DR, CYREG_PRT2_DR
.set Rows__INP_DIS, CYREG_PRT2_INP_DIS
.set Rows__INTSTAT, CYREG_PICU2_INTSTAT
.set Rows__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Rows__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Rows__LCD_EN, CYREG_PRT2_LCD_EN
.set Rows__MASK, 0x0F
.set Rows__PORT, 2
.set Rows__PRT, CYREG_PRT2_PRT
.set Rows__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Rows__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Rows__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Rows__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Rows__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Rows__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Rows__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Rows__PS, CYREG_PRT2_PS
.set Rows__SHIFT, 0
.set Rows__SLW, CYREG_PRT2_SLW
.set Rows__SNAP, CYREG_PICU2_SNAP

/* KeyPad */
.set KeyPad__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set KeyPad__0__MASK, 0x01
.set KeyPad__0__PC, CYREG_PRT0_PC0
.set KeyPad__0__PORT, 0
.set KeyPad__0__SHIFT, 0
.set KeyPad__1__INTTYPE, CYREG_PICU0_INTTYPE1
.set KeyPad__1__MASK, 0x02
.set KeyPad__1__PC, CYREG_PRT0_PC1
.set KeyPad__1__PORT, 0
.set KeyPad__1__SHIFT, 1
.set KeyPad__2__INTTYPE, CYREG_PICU0_INTTYPE2
.set KeyPad__2__MASK, 0x04
.set KeyPad__2__PC, CYREG_PRT0_PC2
.set KeyPad__2__PORT, 0
.set KeyPad__2__SHIFT, 2
.set KeyPad__3__INTTYPE, CYREG_PICU0_INTTYPE3
.set KeyPad__3__MASK, 0x08
.set KeyPad__3__PC, CYREG_PRT0_PC3
.set KeyPad__3__PORT, 0
.set KeyPad__3__SHIFT, 3
.set KeyPad__4__INTTYPE, CYREG_PICU0_INTTYPE4
.set KeyPad__4__MASK, 0x10
.set KeyPad__4__PC, CYREG_PRT0_PC4
.set KeyPad__4__PORT, 0
.set KeyPad__4__SHIFT, 4
.set KeyPad__5__INTTYPE, CYREG_PICU0_INTTYPE5
.set KeyPad__5__MASK, 0x20
.set KeyPad__5__PC, CYREG_PRT0_PC5
.set KeyPad__5__PORT, 0
.set KeyPad__5__SHIFT, 5
.set KeyPad__6__INTTYPE, CYREG_PICU0_INTTYPE6
.set KeyPad__6__MASK, 0x40
.set KeyPad__6__PC, CYREG_PRT0_PC6
.set KeyPad__6__PORT, 0
.set KeyPad__6__SHIFT, 6
.set KeyPad__7__INTTYPE, CYREG_PICU0_INTTYPE7
.set KeyPad__7__MASK, 0x80
.set KeyPad__7__PC, CYREG_PRT0_PC7
.set KeyPad__7__PORT, 0
.set KeyPad__7__SHIFT, 7
.set KeyPad__AG, CYREG_PRT0_AG
.set KeyPad__AMUX, CYREG_PRT0_AMUX
.set KeyPad__BIE, CYREG_PRT0_BIE
.set KeyPad__BIT_MASK, CYREG_PRT0_BIT_MASK
.set KeyPad__BYP, CYREG_PRT0_BYP
.set KeyPad__CTL, CYREG_PRT0_CTL
.set KeyPad__DM0, CYREG_PRT0_DM0
.set KeyPad__DM1, CYREG_PRT0_DM1
.set KeyPad__DM2, CYREG_PRT0_DM2
.set KeyPad__DR, CYREG_PRT0_DR
.set KeyPad__INP_DIS, CYREG_PRT0_INP_DIS
.set KeyPad__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set KeyPad__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set KeyPad__LCD_EN, CYREG_PRT0_LCD_EN
.set KeyPad__MASK, 0xFF
.set KeyPad__PORT, 0
.set KeyPad__PRT, CYREG_PRT0_PRT
.set KeyPad__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set KeyPad__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set KeyPad__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set KeyPad__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set KeyPad__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set KeyPad__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set KeyPad__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set KeyPad__PS, CYREG_PRT0_PS
.set KeyPad__SHIFT, 0
.set KeyPad__SLW, CYREG_PRT0_SLW

/* UART_1 */
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB08_CTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB08_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB08_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB08_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB08_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB08_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB08_ST
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set UART_1_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB08_A0
.set UART_1_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB08_A1
.set UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set UART_1_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB08_D0
.set UART_1_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB08_D1
.set UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set UART_1_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB08_F0
.set UART_1_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB08_F1
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set UART_1_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_1_BUART_sRX_RxSts__3__POS, 3
.set UART_1_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_1_BUART_sRX_RxSts__4__POS, 4
.set UART_1_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_1_BUART_sRX_RxSts__5__POS, 5
.set UART_1_BUART_sRX_RxSts__MASK, 0x38
.set UART_1_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB08_MSK
.set UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_1_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB08_ST
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB10_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB10_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB10_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB10_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB10_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB10_F1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set UART_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB09_A0
.set UART_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB09_A1
.set UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set UART_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB09_D0
.set UART_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB09_D1
.set UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set UART_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB09_F0
.set UART_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB09_F1
.set UART_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_1_BUART_sTX_TxSts__0__POS, 0
.set UART_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_1_BUART_sTX_TxSts__1__POS, 1
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set UART_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_1_BUART_sTX_TxSts__2__POS, 2
.set UART_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_1_BUART_sTX_TxSts__3__POS, 3
.set UART_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_1_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB09_MSK
.set UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB09_ST
.set UART_1_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set UART_1_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set UART_1_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set UART_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_1_IntClock__INDEX, 0x00
.set UART_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_1_IntClock__PM_ACT_MSK, 0x01
.set UART_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_1_IntClock__PM_STBY_MSK, 0x01

/* Columns */
.set Columns__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set Columns__0__MASK, 0x04
.set Columns__0__PC, CYREG_PRT1_PC2
.set Columns__0__PORT, 1
.set Columns__0__SHIFT, 2
.set Columns__1__INTTYPE, CYREG_PICU1_INTTYPE3
.set Columns__1__MASK, 0x08
.set Columns__1__PC, CYREG_PRT1_PC3
.set Columns__1__PORT, 1
.set Columns__1__SHIFT, 3
.set Columns__2__INTTYPE, CYREG_PICU1_INTTYPE4
.set Columns__2__MASK, 0x10
.set Columns__2__PC, CYREG_PRT1_PC4
.set Columns__2__PORT, 1
.set Columns__2__SHIFT, 4
.set Columns__3__INTTYPE, CYREG_PICU1_INTTYPE5
.set Columns__3__MASK, 0x20
.set Columns__3__PC, CYREG_PRT1_PC5
.set Columns__3__PORT, 1
.set Columns__3__SHIFT, 5
.set Columns__AG, CYREG_PRT1_AG
.set Columns__AMUX, CYREG_PRT1_AMUX
.set Columns__BIE, CYREG_PRT1_BIE
.set Columns__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Columns__BYP, CYREG_PRT1_BYP
.set Columns__CTL, CYREG_PRT1_CTL
.set Columns__DM0, CYREG_PRT1_DM0
.set Columns__DM1, CYREG_PRT1_DM1
.set Columns__DM2, CYREG_PRT1_DM2
.set Columns__DR, CYREG_PRT1_DR
.set Columns__INP_DIS, CYREG_PRT1_INP_DIS
.set Columns__INTSTAT, CYREG_PICU1_INTSTAT
.set Columns__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Columns__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Columns__LCD_EN, CYREG_PRT1_LCD_EN
.set Columns__MASK, 0x3C
.set Columns__PORT, 1
.set Columns__PRT, CYREG_PRT1_PRT
.set Columns__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Columns__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Columns__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Columns__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Columns__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Columns__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Columns__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Columns__PS, CYREG_PRT1_PS
.set Columns__SHIFT, 2
.set Columns__SLW, CYREG_PRT1_SLW
.set Columns__SNAP, CYREG_PICU1_SNAP

/* Rx_12_6 */
.set Rx_12_6__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx_12_6__0__MASK, 0x40
.set Rx_12_6__0__PC, CYREG_PRT12_PC6
.set Rx_12_6__0__PORT, 12
.set Rx_12_6__0__SHIFT, 6
.set Rx_12_6__AG, CYREG_PRT12_AG
.set Rx_12_6__BIE, CYREG_PRT12_BIE
.set Rx_12_6__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_12_6__BYP, CYREG_PRT12_BYP
.set Rx_12_6__DM0, CYREG_PRT12_DM0
.set Rx_12_6__DM1, CYREG_PRT12_DM1
.set Rx_12_6__DM2, CYREG_PRT12_DM2
.set Rx_12_6__DR, CYREG_PRT12_DR
.set Rx_12_6__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_12_6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_12_6__MASK, 0x40
.set Rx_12_6__PORT, 12
.set Rx_12_6__PRT, CYREG_PRT12_PRT
.set Rx_12_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_12_6__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_12_6__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_12_6__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_12_6__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_12_6__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_12_6__PS, CYREG_PRT12_PS
.set Rx_12_6__SHIFT, 6
.set Rx_12_6__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_12_6__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_12_6__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_12_6__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_12_6__SLW, CYREG_PRT12_SLW

/* Tx_12_7 */
.set Tx_12_7__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx_12_7__0__MASK, 0x80
.set Tx_12_7__0__PC, CYREG_PRT12_PC7
.set Tx_12_7__0__PORT, 12
.set Tx_12_7__0__SHIFT, 7
.set Tx_12_7__AG, CYREG_PRT12_AG
.set Tx_12_7__BIE, CYREG_PRT12_BIE
.set Tx_12_7__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_12_7__BYP, CYREG_PRT12_BYP
.set Tx_12_7__DM0, CYREG_PRT12_DM0
.set Tx_12_7__DM1, CYREG_PRT12_DM1
.set Tx_12_7__DM2, CYREG_PRT12_DM2
.set Tx_12_7__DR, CYREG_PRT12_DR
.set Tx_12_7__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_12_7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_12_7__MASK, 0x80
.set Tx_12_7__PORT, 12
.set Tx_12_7__PRT, CYREG_PRT12_PRT
.set Tx_12_7__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_12_7__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_12_7__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_12_7__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_12_7__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_12_7__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_12_7__PS, CYREG_PRT12_PS
.set Tx_12_7__SHIFT, 7
.set Tx_12_7__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_12_7__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_12_7__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_12_7__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_12_7__SLW, CYREG_PRT12_SLW

/* isr_rows */
.set isr_rows__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_rows__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_rows__INTC_MASK, 0x40
.set isr_rows__INTC_NUMBER, 6
.set isr_rows__INTC_PRIOR_NUM, 7
.set isr_rows__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set isr_rows__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_rows__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_columns */
.set isr_columns__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_columns__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_columns__INTC_MASK, 0x20
.set isr_columns__INTC_NUMBER, 5
.set isr_columns__INTC_PRIOR_NUM, 7
.set isr_columns__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set isr_columns__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_columns__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Notification */
.set Notification__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set Notification__0__MASK, 0x40
.set Notification__0__PC, CYREG_PRT1_PC6
.set Notification__0__PORT, 1
.set Notification__0__SHIFT, 6
.set Notification__AG, CYREG_PRT1_AG
.set Notification__AMUX, CYREG_PRT1_AMUX
.set Notification__BIE, CYREG_PRT1_BIE
.set Notification__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Notification__BYP, CYREG_PRT1_BYP
.set Notification__CTL, CYREG_PRT1_CTL
.set Notification__DM0, CYREG_PRT1_DM0
.set Notification__DM1, CYREG_PRT1_DM1
.set Notification__DM2, CYREG_PRT1_DM2
.set Notification__DR, CYREG_PRT1_DR
.set Notification__INP_DIS, CYREG_PRT1_INP_DIS
.set Notification__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Notification__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Notification__LCD_EN, CYREG_PRT1_LCD_EN
.set Notification__MASK, 0x40
.set Notification__PORT, 1
.set Notification__PRT, CYREG_PRT1_PRT
.set Notification__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Notification__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Notification__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Notification__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Notification__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Notification__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Notification__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Notification__PS, CYREG_PRT1_PS
.set Notification__SHIFT, 6
.set Notification__SLW, CYREG_PRT1_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000000
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set CyScBoostClk__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set CyScBoostClk__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set CyScBoostClk__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set CyScBoostClk__CFG2_SRC_SEL_MASK, 0x07
.set CyScBoostClk__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set CyScBoostClk__CFG3_PHASE_DLY_MASK, 0x0F
.set CyScBoostClk__INDEX, 0x00
.set CyScBoostClk__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set CyScBoostClk__PM_ACT_MSK, 0x01
.set CyScBoostClk__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set CyScBoostClk__PM_STBY_MSK, 0x01
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
