{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1448245489482 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1448245489483 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 23 09:24:49 2015 " "Processing started: Mon Nov 23 09:24:49 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1448245489483 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1448245489483 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off t_vga_v1 -c t_vga_v1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off t_vga_v1 -c t_vga_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1448245489483 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1448245491915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/t_vga_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/t_vga_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1 " "Found entity 1: t_vga_v1" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_irq_mapper " "Found entity 1: t_vga_v1_irq_mapper" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_irq_mapper.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file t_vga_v1/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492122 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_rsp_xbar_mux " "Found entity 1: t_vga_v1_rsp_xbar_mux" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_rsp_xbar_mux.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_rsp_xbar_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_rsp_xbar_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_rsp_xbar_demux_004 " "Found entity 1: t_vga_v1_rsp_xbar_demux_004" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_rsp_xbar_demux_004.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_rsp_xbar_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_rsp_xbar_demux_003 " "Found entity 1: t_vga_v1_rsp_xbar_demux_003" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_rsp_xbar_demux_003.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_rsp_xbar_demux " "Found entity 1: t_vga_v1_rsp_xbar_demux" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_rsp_xbar_demux.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_cmd_xbar_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_cmd_xbar_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_cmd_xbar_mux_004 " "Found entity 1: t_vga_v1_cmd_xbar_mux_004" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cmd_xbar_mux_004.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cmd_xbar_mux_004.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_cmd_xbar_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_cmd_xbar_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_cmd_xbar_mux_003 " "Found entity 1: t_vga_v1_cmd_xbar_mux_003" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cmd_xbar_mux_003.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cmd_xbar_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_cmd_xbar_mux " "Found entity 1: t_vga_v1_cmd_xbar_mux" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cmd_xbar_mux.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_cmd_xbar_demux_002 " "Found entity 1: t_vga_v1_cmd_xbar_demux_002" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cmd_xbar_demux_002.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_cmd_xbar_demux " "Found entity 1: t_vga_v1_cmd_xbar_demux" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cmd_xbar_demux.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "t_vga_v1/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "t_vga_v1/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file t_vga_v1/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492163 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492163 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492163 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492163 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492163 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492163 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492163 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel t_vga_v1_id_router_004.sv(48) " "Verilog HDL Declaration information at t_vga_v1_id_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_id_router_004.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_id_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1448245492166 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel t_vga_v1_id_router_004.sv(49) " "Verilog HDL Declaration information at t_vga_v1_id_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_id_router_004.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_id_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1448245492166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_id_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_id_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_id_router_004_default_decode " "Found entity 1: t_vga_v1_id_router_004_default_decode" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_id_router_004.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_id_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492167 ""} { "Info" "ISGN_ENTITY_NAME" "2 t_vga_v1_id_router_004 " "Found entity 2: t_vga_v1_id_router_004" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_id_router_004.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_id_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492167 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel t_vga_v1_id_router_003.sv(48) " "Verilog HDL Declaration information at t_vga_v1_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_id_router_003.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1448245492169 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel t_vga_v1_id_router_003.sv(49) " "Verilog HDL Declaration information at t_vga_v1_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_id_router_003.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1448245492169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_id_router_003_default_decode " "Found entity 1: t_vga_v1_id_router_003_default_decode" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_id_router_003.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492170 ""} { "Info" "ISGN_ENTITY_NAME" "2 t_vga_v1_id_router_003 " "Found entity 2: t_vga_v1_id_router_003" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_id_router_003.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492170 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel t_vga_v1_id_router.sv(48) " "Verilog HDL Declaration information at t_vga_v1_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_id_router.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1448245492172 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel t_vga_v1_id_router.sv(49) " "Verilog HDL Declaration information at t_vga_v1_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_id_router.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1448245492173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_id_router_default_decode " "Found entity 1: t_vga_v1_id_router_default_decode" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_id_router.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492173 ""} { "Info" "ISGN_ENTITY_NAME" "2 t_vga_v1_id_router " "Found entity 2: t_vga_v1_id_router" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_id_router.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492173 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel t_vga_v1_addr_router_002.sv(48) " "Verilog HDL Declaration information at t_vga_v1_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_addr_router_002.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1448245492176 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel t_vga_v1_addr_router_002.sv(49) " "Verilog HDL Declaration information at t_vga_v1_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_addr_router_002.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1448245492176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_addr_router_002_default_decode " "Found entity 1: t_vga_v1_addr_router_002_default_decode" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_addr_router_002.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492177 ""} { "Info" "ISGN_ENTITY_NAME" "2 t_vga_v1_addr_router_002 " "Found entity 2: t_vga_v1_addr_router_002" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_addr_router_002.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492177 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel t_vga_v1_addr_router.sv(48) " "Verilog HDL Declaration information at t_vga_v1_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_addr_router.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1448245492179 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel t_vga_v1_addr_router.sv(49) " "Verilog HDL Declaration information at t_vga_v1_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_addr_router.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1448245492179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_addr_router_default_decode " "Found entity 1: t_vga_v1_addr_router_default_decode" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_addr_router.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492180 ""} { "Info" "ISGN_ENTITY_NAME" "2 t_vga_v1_addr_router " "Found entity 2: t_vga_v1_addr_router" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_addr_router.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "t_vga_v1/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_sysid " "Found entity 1: t_vga_v1_sysid" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_sysid.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_data2nios.v 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_data2nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_data2nios " "Found entity 1: t_vga_v1_data2nios" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_data2nios.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_data2nios.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_clk2nios.v 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_clk2nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_clk2nios " "Found entity 1: t_vga_v1_clk2nios" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_clk2nios.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_clk2nios.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_reset " "Found entity 1: t_vga_v1_reset" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_reset.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_reset.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_image1.v 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_image1.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_image1 " "Found entity 1: t_vga_v1_image1" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_image1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_image1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_LEDS " "Found entity 1: t_vga_v1_LEDS" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_LEDS.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_LEDS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_SW " "Found entity 1: t_vga_v1_SW" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_SW.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_SW.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/altera_up_flash_memory_ip_core_avalon_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/altera_up_flash_memory_ip_core_avalon_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_Flash_Memory_IP_Core_Avalon_Interface-rtl " "Found design unit 1: Altera_UP_Flash_Memory_IP_Core_Avalon_Interface-rtl" {  } { { "t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492778 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Flash_Memory_IP_Core_Avalon_Interface " "Found entity 1: Altera_UP_Flash_Memory_IP_Core_Avalon_Interface" {  } { { "t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/altera_up_flash_memory_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/altera_up_flash_memory_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_Flash_Memory_Controller-rtl " "Found design unit 1: Altera_UP_Flash_Memory_Controller-rtl" {  } { { "t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492782 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Flash_Memory_Controller " "Found entity 1: Altera_UP_Flash_Memory_Controller" {  } { { "t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/altera_up_flash_memory_ip_core_standalone.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/altera_up_flash_memory_ip_core_standalone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_Flash_Memory_UP_Core_Standalone-rtl " "Found design unit 1: Altera_UP_Flash_Memory_UP_Core_Standalone-rtl" {  } { { "t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492785 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Flash_Memory_UP_Core_Standalone " "Found entity 1: Altera_UP_Flash_Memory_UP_Core_Standalone" {  } { { "t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/altera_up_flash_memory_user_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/altera_up_flash_memory_user_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_Flash_Memory_User_Interface-rtl " "Found design unit 1: Altera_UP_Flash_Memory_User_Interface-rtl" {  } { { "t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_User_Interface.vhd" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_User_Interface.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492789 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Flash_Memory_User_Interface " "Found entity 1: Altera_UP_Flash_Memory_User_Interface" {  } { { "t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_User_Interface.vhd" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_User_Interface.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_ram_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_ram_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_ram_onchip_memory " "Found entity 1: t_vga_v1_ram_onchip_memory" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_ram_onchip_memory.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_ram_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_sdram_controller_input_efifo_module " "Found entity 1: t_vga_v1_sdram_controller_input_efifo_module" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_sdram_controller.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_sdram_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492797 ""} { "Info" "ISGN_ENTITY_NAME" "2 t_vga_v1_sdram_controller " "Found entity 2: t_vga_v1_sdram_controller" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_sdram_controller.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_sdram_controller.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_sram_512.v 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_sram_512.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_sram_512 " "Found entity 1: t_vga_v1_sram_512" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_sram_512.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_sram_512.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_video_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_video_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_video_rgb_resampler " "Found entity 1: t_vga_v1_video_rgb_resampler" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_video_rgb_resampler.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_video_rgb_resampler.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_fifo_dual_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_fifo_dual_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_FIFO_dual_clock " "Found entity 1: t_vga_v1_FIFO_dual_clock" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_pixel_buffer " "Found entity 1: t_vga_v1_pixel_buffer" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "t_vga_v1/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_vga_controller " "Found entity 1: t_vga_v1_vga_controller" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_vga_controller.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_vga_controller.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_jtag_uart_0_sim_scfifo_w " "Found entity 1: t_vga_v1_jtag_uart_0_sim_scfifo_w" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492820 ""} { "Info" "ISGN_ENTITY_NAME" "2 t_vga_v1_jtag_uart_0_scfifo_w " "Found entity 2: t_vga_v1_jtag_uart_0_scfifo_w" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492820 ""} { "Info" "ISGN_ENTITY_NAME" "3 t_vga_v1_jtag_uart_0_sim_scfifo_r " "Found entity 3: t_vga_v1_jtag_uart_0_sim_scfifo_r" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492820 ""} { "Info" "ISGN_ENTITY_NAME" "4 t_vga_v1_jtag_uart_0_scfifo_r " "Found entity 4: t_vga_v1_jtag_uart_0_scfifo_r" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492820 ""} { "Info" "ISGN_ENTITY_NAME" "5 t_vga_v1_jtag_uart_0 " "Found entity 5: t_vga_v1_jtag_uart_0" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_up_clocks.v 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_up_clocks.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_up_clocks " "Found entity 1: t_vga_v1_up_clocks" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_up_clocks.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_up_clocks.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v 21 21 " "Found 21 design units, including 21 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_cpu_v1_register_bank_a_module " "Found entity 1: t_vga_v1_cpu_v1_register_bank_a_module" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492845 ""} { "Info" "ISGN_ENTITY_NAME" "2 t_vga_v1_cpu_v1_register_bank_b_module " "Found entity 2: t_vga_v1_cpu_v1_register_bank_b_module" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492845 ""} { "Info" "ISGN_ENTITY_NAME" "3 t_vga_v1_cpu_v1_nios2_oci_debug " "Found entity 3: t_vga_v1_cpu_v1_nios2_oci_debug" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492845 ""} { "Info" "ISGN_ENTITY_NAME" "4 t_vga_v1_cpu_v1_ociram_sp_ram_module " "Found entity 4: t_vga_v1_cpu_v1_ociram_sp_ram_module" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492845 ""} { "Info" "ISGN_ENTITY_NAME" "5 t_vga_v1_cpu_v1_nios2_ocimem " "Found entity 5: t_vga_v1_cpu_v1_nios2_ocimem" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492845 ""} { "Info" "ISGN_ENTITY_NAME" "6 t_vga_v1_cpu_v1_nios2_avalon_reg " "Found entity 6: t_vga_v1_cpu_v1_nios2_avalon_reg" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492845 ""} { "Info" "ISGN_ENTITY_NAME" "7 t_vga_v1_cpu_v1_nios2_oci_break " "Found entity 7: t_vga_v1_cpu_v1_nios2_oci_break" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492845 ""} { "Info" "ISGN_ENTITY_NAME" "8 t_vga_v1_cpu_v1_nios2_oci_xbrk " "Found entity 8: t_vga_v1_cpu_v1_nios2_oci_xbrk" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492845 ""} { "Info" "ISGN_ENTITY_NAME" "9 t_vga_v1_cpu_v1_nios2_oci_dbrk " "Found entity 9: t_vga_v1_cpu_v1_nios2_oci_dbrk" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492845 ""} { "Info" "ISGN_ENTITY_NAME" "10 t_vga_v1_cpu_v1_nios2_oci_itrace " "Found entity 10: t_vga_v1_cpu_v1_nios2_oci_itrace" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492845 ""} { "Info" "ISGN_ENTITY_NAME" "11 t_vga_v1_cpu_v1_nios2_oci_td_mode " "Found entity 11: t_vga_v1_cpu_v1_nios2_oci_td_mode" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492845 ""} { "Info" "ISGN_ENTITY_NAME" "12 t_vga_v1_cpu_v1_nios2_oci_dtrace " "Found entity 12: t_vga_v1_cpu_v1_nios2_oci_dtrace" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492845 ""} { "Info" "ISGN_ENTITY_NAME" "13 t_vga_v1_cpu_v1_nios2_oci_compute_tm_count " "Found entity 13: t_vga_v1_cpu_v1_nios2_oci_compute_tm_count" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492845 ""} { "Info" "ISGN_ENTITY_NAME" "14 t_vga_v1_cpu_v1_nios2_oci_fifowp_inc " "Found entity 14: t_vga_v1_cpu_v1_nios2_oci_fifowp_inc" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492845 ""} { "Info" "ISGN_ENTITY_NAME" "15 t_vga_v1_cpu_v1_nios2_oci_fifocount_inc " "Found entity 15: t_vga_v1_cpu_v1_nios2_oci_fifocount_inc" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492845 ""} { "Info" "ISGN_ENTITY_NAME" "16 t_vga_v1_cpu_v1_nios2_oci_fifo " "Found entity 16: t_vga_v1_cpu_v1_nios2_oci_fifo" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492845 ""} { "Info" "ISGN_ENTITY_NAME" "17 t_vga_v1_cpu_v1_nios2_oci_pib " "Found entity 17: t_vga_v1_cpu_v1_nios2_oci_pib" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492845 ""} { "Info" "ISGN_ENTITY_NAME" "18 t_vga_v1_cpu_v1_nios2_oci_im " "Found entity 18: t_vga_v1_cpu_v1_nios2_oci_im" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492845 ""} { "Info" "ISGN_ENTITY_NAME" "19 t_vga_v1_cpu_v1_nios2_performance_monitors " "Found entity 19: t_vga_v1_cpu_v1_nios2_performance_monitors" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492845 ""} { "Info" "ISGN_ENTITY_NAME" "20 t_vga_v1_cpu_v1_nios2_oci " "Found entity 20: t_vga_v1_cpu_v1_nios2_oci" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492845 ""} { "Info" "ISGN_ENTITY_NAME" "21 t_vga_v1_cpu_v1 " "Found entity 21: t_vga_v1_cpu_v1" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_cpu_v1_jtag_debug_module_sysclk " "Found entity 1: t_vga_v1_cpu_v1_jtag_debug_module_sysclk" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_jtag_debug_module_sysclk.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_cpu_v1_jtag_debug_module_tck " "Found entity 1: t_vga_v1_cpu_v1_jtag_debug_module_tck" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_jtag_debug_module_tck.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_cpu_v1_jtag_debug_module_wrapper " "Found entity 1: t_vga_v1_cpu_v1_jtag_debug_module_wrapper" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_jtag_debug_module_wrapper.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_cpu_v1_oci_test_bench " "Found entity 1: t_vga_v1_cpu_v1_oci_test_bench" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_oci_test_bench.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_vga_v1_cpu_v1_test_bench " "Found entity 1: t_vga_v1_cpu_v1_test_bench" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_test_bench.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detec.v 1 1 " "Found 1 design units, including 1 entities, in source file edge_detec.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detec " "Found entity 1: edge_detec" {  } { { "edge_detec.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/edge_detec.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter_medium.v 1 1 " "Found 1 design units, including 1 entities, in source file filter_medium.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter_medium " "Found entity 1: filter_medium" {  } { { "filter_medium.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/filter_medium.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threshold.v 1 1 " "Found 1 design units, including 1 entities, in source file threshold.v" { { "Info" "ISGN_ENTITY_NAME" "1 threshold " "Found entity 1: threshold" {  } { { "threshold.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/threshold.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delta_frame.v 1 1 " "Found 1 design units, including 1 entities, in source file delta_frame.v" { { "Info" "ISGN_ENTITY_NAME" "1 delta_frame " "Found entity 1: delta_frame" {  } { { "delta_frame.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/delta_frame.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_v1 " "Found entity 1: vga_v1" {  } { { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245492938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245492938 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "t_vga_v1_cpu_v1.v(1567) " "Verilog HDL or VHDL warning at t_vga_v1_cpu_v1.v(1567): conditional expression evaluates to a constant" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1448245492957 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "t_vga_v1_cpu_v1.v(1569) " "Verilog HDL or VHDL warning at t_vga_v1_cpu_v1.v(1569): conditional expression evaluates to a constant" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1448245492957 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "t_vga_v1_cpu_v1.v(1725) " "Verilog HDL or VHDL warning at t_vga_v1_cpu_v1.v(1725): conditional expression evaluates to a constant" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1448245492958 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "t_vga_v1_cpu_v1.v(2553) " "Verilog HDL or VHDL warning at t_vga_v1_cpu_v1.v(2553): conditional expression evaluates to a constant" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1448245492962 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "t_vga_v1_sdram_controller.v(316) " "Verilog HDL or VHDL warning at t_vga_v1_sdram_controller.v(316): conditional expression evaluates to a constant" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_sdram_controller.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_sdram_controller.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1448245492973 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "t_vga_v1_sdram_controller.v(326) " "Verilog HDL or VHDL warning at t_vga_v1_sdram_controller.v(326): conditional expression evaluates to a constant" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_sdram_controller.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_sdram_controller.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1448245492973 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "t_vga_v1_sdram_controller.v(336) " "Verilog HDL or VHDL warning at t_vga_v1_sdram_controller.v(336): conditional expression evaluates to a constant" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_sdram_controller.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_sdram_controller.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1448245492973 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "t_vga_v1_sdram_controller.v(680) " "Verilog HDL or VHDL warning at t_vga_v1_sdram_controller.v(680): conditional expression evaluates to a constant" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_sdram_controller.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_sdram_controller.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1448245492976 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1448245493205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_v1 vga_v1:VGACtrl " "Elaborating entity \"vga_v1\" for hierarchy \"vga_v1:VGACtrl\"" {  } { { "top_module.v" "VGACtrl" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245493334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1 vga_v1:VGACtrl\|t_vga_v1:VGAController " "Elaborating entity \"t_vga_v1\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\"" {  } { { "vga_v1.v" "VGAController" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245493351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1 " "Elaborating entity \"t_vga_v1_cpu_v1\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "cpu_v1" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245494532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1_test_bench vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_test_bench:the_t_vga_v1_cpu_v1_test_bench " "Elaborating entity \"t_vga_v1_cpu_v1_test_bench\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_test_bench:the_t_vga_v1_cpu_v1_test_bench\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "the_t_vga_v1_cpu_v1_test_bench" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245494679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1_register_bank_a_module vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_register_bank_a_module:t_vga_v1_cpu_v1_register_bank_a " "Elaborating entity \"t_vga_v1_cpu_v1_register_bank_a_module\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_register_bank_a_module:t_vga_v1_cpu_v1_register_bank_a\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "t_vga_v1_cpu_v1_register_bank_a" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245494699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_register_bank_a_module:t_vga_v1_cpu_v1_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_register_bank_a_module:t_vga_v1_cpu_v1_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "the_altsyncram" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245496810 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_register_bank_a_module:t_vga_v1_cpu_v1_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_register_bank_a_module:t_vga_v1_cpu_v1_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448245496833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_register_bank_a_module:t_vga_v1_cpu_v1_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_register_bank_a_module:t_vga_v1_cpu_v1_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245496833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file t_vga_v1_cpu_v1_rf_ram_a.mif " "Parameter \"init_file\" = \"t_vga_v1_cpu_v1_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245496833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245496833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245496833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245496833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245496833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245496833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245496833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245496833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245496833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245496833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245496833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245496833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245496833 ""}  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448245496833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cag1 " "Found entity 1: altsyncram_cag1" {  } { { "db/altsyncram_cag1.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_cag1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245497110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245497110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cag1 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_register_bank_a_module:t_vga_v1_cpu_v1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_cag1:auto_generated " "Elaborating entity \"altsyncram_cag1\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_register_bank_a_module:t_vga_v1_cpu_v1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_cag1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245497112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1_register_bank_b_module vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_register_bank_b_module:t_vga_v1_cpu_v1_register_bank_b " "Elaborating entity \"t_vga_v1_cpu_v1_register_bank_b_module\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_register_bank_b_module:t_vga_v1_cpu_v1_register_bank_b\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "t_vga_v1_cpu_v1_register_bank_b" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245497549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_register_bank_b_module:t_vga_v1_cpu_v1_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_register_bank_b_module:t_vga_v1_cpu_v1_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "the_altsyncram" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245497659 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_register_bank_b_module:t_vga_v1_cpu_v1_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_register_bank_b_module:t_vga_v1_cpu_v1_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448245497673 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_register_bank_b_module:t_vga_v1_cpu_v1_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_register_bank_b_module:t_vga_v1_cpu_v1_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245497674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file t_vga_v1_cpu_v1_rf_ram_b.mif " "Parameter \"init_file\" = \"t_vga_v1_cpu_v1_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245497674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245497674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245497674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245497674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245497674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245497674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245497674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245497674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245497674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245497674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245497674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245497674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245497674 ""}  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448245497674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dag1 " "Found entity 1: altsyncram_dag1" {  } { { "db/altsyncram_dag1.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_dag1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245497742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245497742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dag1 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_register_bank_b_module:t_vga_v1_cpu_v1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_dag1:auto_generated " "Elaborating entity \"altsyncram_dag1\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_register_bank_b_module:t_vga_v1_cpu_v1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_dag1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245497744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1_nios2_oci vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci " "Elaborating entity \"t_vga_v1_cpu_v1_nios2_oci\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "the_t_vga_v1_cpu_v1_nios2_oci" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245497908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1_nios2_oci_debug vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_debug:the_t_vga_v1_cpu_v1_nios2_oci_debug " "Elaborating entity \"t_vga_v1_cpu_v1_nios2_oci_debug\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_debug:the_t_vga_v1_cpu_v1_nios2_oci_debug\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "the_t_vga_v1_cpu_v1_nios2_oci_debug" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245497952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_debug:the_t_vga_v1_cpu_v1_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_debug:the_t_vga_v1_cpu_v1_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "the_altera_std_synchronizer" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245498031 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_debug:the_t_vga_v1_cpu_v1_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_debug:the_t_vga_v1_cpu_v1_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448245498037 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_debug:the_t_vga_v1_cpu_v1_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_debug:the_t_vga_v1_cpu_v1_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245498037 ""}  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448245498037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1_nios2_ocimem vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_ocimem:the_t_vga_v1_cpu_v1_nios2_ocimem " "Elaborating entity \"t_vga_v1_cpu_v1_nios2_ocimem\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_ocimem:the_t_vga_v1_cpu_v1_nios2_ocimem\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "the_t_vga_v1_cpu_v1_nios2_ocimem" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245498043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1_ociram_sp_ram_module vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_ocimem:the_t_vga_v1_cpu_v1_nios2_ocimem\|t_vga_v1_cpu_v1_ociram_sp_ram_module:t_vga_v1_cpu_v1_ociram_sp_ram " "Elaborating entity \"t_vga_v1_cpu_v1_ociram_sp_ram_module\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_ocimem:the_t_vga_v1_cpu_v1_nios2_ocimem\|t_vga_v1_cpu_v1_ociram_sp_ram_module:t_vga_v1_cpu_v1_ociram_sp_ram\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "t_vga_v1_cpu_v1_ociram_sp_ram" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245498069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_ocimem:the_t_vga_v1_cpu_v1_nios2_ocimem\|t_vga_v1_cpu_v1_ociram_sp_ram_module:t_vga_v1_cpu_v1_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_ocimem:the_t_vga_v1_cpu_v1_nios2_ocimem\|t_vga_v1_cpu_v1_ociram_sp_ram_module:t_vga_v1_cpu_v1_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "the_altsyncram" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245498136 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_ocimem:the_t_vga_v1_cpu_v1_nios2_ocimem\|t_vga_v1_cpu_v1_ociram_sp_ram_module:t_vga_v1_cpu_v1_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_ocimem:the_t_vga_v1_cpu_v1_nios2_ocimem\|t_vga_v1_cpu_v1_ociram_sp_ram_module:t_vga_v1_cpu_v1_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448245498150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_ocimem:the_t_vga_v1_cpu_v1_nios2_ocimem\|t_vga_v1_cpu_v1_ociram_sp_ram_module:t_vga_v1_cpu_v1_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_ocimem:the_t_vga_v1_cpu_v1_nios2_ocimem\|t_vga_v1_cpu_v1_ociram_sp_ram_module:t_vga_v1_cpu_v1_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file t_vga_v1_cpu_v1_ociram_default_contents.mif " "Parameter \"init_file\" = \"t_vga_v1_cpu_v1_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245498151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245498151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245498151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245498151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245498151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245498151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245498151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245498151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245498151 ""}  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448245498151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gn71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gn71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gn71 " "Found entity 1: altsyncram_gn71" {  } { { "db/altsyncram_gn71.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_gn71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245498219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245498219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gn71 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_ocimem:the_t_vga_v1_cpu_v1_nios2_ocimem\|t_vga_v1_cpu_v1_ociram_sp_ram_module:t_vga_v1_cpu_v1_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_gn71:auto_generated " "Elaborating entity \"altsyncram_gn71\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_ocimem:the_t_vga_v1_cpu_v1_nios2_ocimem\|t_vga_v1_cpu_v1_ociram_sp_ram_module:t_vga_v1_cpu_v1_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_gn71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245498222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1_nios2_avalon_reg vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_avalon_reg:the_t_vga_v1_cpu_v1_nios2_avalon_reg " "Elaborating entity \"t_vga_v1_cpu_v1_nios2_avalon_reg\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_avalon_reg:the_t_vga_v1_cpu_v1_nios2_avalon_reg\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "the_t_vga_v1_cpu_v1_nios2_avalon_reg" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245498402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1_nios2_oci_break vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_break:the_t_vga_v1_cpu_v1_nios2_oci_break " "Elaborating entity \"t_vga_v1_cpu_v1_nios2_oci_break\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_break:the_t_vga_v1_cpu_v1_nios2_oci_break\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "the_t_vga_v1_cpu_v1_nios2_oci_break" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245498421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1_nios2_oci_xbrk vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_xbrk:the_t_vga_v1_cpu_v1_nios2_oci_xbrk " "Elaborating entity \"t_vga_v1_cpu_v1_nios2_oci_xbrk\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_xbrk:the_t_vga_v1_cpu_v1_nios2_oci_xbrk\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "the_t_vga_v1_cpu_v1_nios2_oci_xbrk" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245498455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1_nios2_oci_dbrk vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_dbrk:the_t_vga_v1_cpu_v1_nios2_oci_dbrk " "Elaborating entity \"t_vga_v1_cpu_v1_nios2_oci_dbrk\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_dbrk:the_t_vga_v1_cpu_v1_nios2_oci_dbrk\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "the_t_vga_v1_cpu_v1_nios2_oci_dbrk" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245498468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1_nios2_oci_itrace vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_itrace:the_t_vga_v1_cpu_v1_nios2_oci_itrace " "Elaborating entity \"t_vga_v1_cpu_v1_nios2_oci_itrace\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_itrace:the_t_vga_v1_cpu_v1_nios2_oci_itrace\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "the_t_vga_v1_cpu_v1_nios2_oci_itrace" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245498481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1_nios2_oci_dtrace vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_dtrace:the_t_vga_v1_cpu_v1_nios2_oci_dtrace " "Elaborating entity \"t_vga_v1_cpu_v1_nios2_oci_dtrace\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_dtrace:the_t_vga_v1_cpu_v1_nios2_oci_dtrace\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "the_t_vga_v1_cpu_v1_nios2_oci_dtrace" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245498503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1_nios2_oci_td_mode vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_dtrace:the_t_vga_v1_cpu_v1_nios2_oci_dtrace\|t_vga_v1_cpu_v1_nios2_oci_td_mode:t_vga_v1_cpu_v1_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"t_vga_v1_cpu_v1_nios2_oci_td_mode\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_dtrace:the_t_vga_v1_cpu_v1_nios2_oci_dtrace\|t_vga_v1_cpu_v1_nios2_oci_td_mode:t_vga_v1_cpu_v1_nios2_oci_trc_ctrl_td_mode\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "t_vga_v1_cpu_v1_nios2_oci_trc_ctrl_td_mode" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245498521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1_nios2_oci_fifo vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_fifo:the_t_vga_v1_cpu_v1_nios2_oci_fifo " "Elaborating entity \"t_vga_v1_cpu_v1_nios2_oci_fifo\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_fifo:the_t_vga_v1_cpu_v1_nios2_oci_fifo\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "the_t_vga_v1_cpu_v1_nios2_oci_fifo" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245498531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1_nios2_oci_compute_tm_count vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_fifo:the_t_vga_v1_cpu_v1_nios2_oci_fifo\|t_vga_v1_cpu_v1_nios2_oci_compute_tm_count:t_vga_v1_cpu_v1_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"t_vga_v1_cpu_v1_nios2_oci_compute_tm_count\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_fifo:the_t_vga_v1_cpu_v1_nios2_oci_fifo\|t_vga_v1_cpu_v1_nios2_oci_compute_tm_count:t_vga_v1_cpu_v1_nios2_oci_compute_tm_count_tm_count\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "t_vga_v1_cpu_v1_nios2_oci_compute_tm_count_tm_count" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245498595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1_nios2_oci_fifowp_inc vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_fifo:the_t_vga_v1_cpu_v1_nios2_oci_fifo\|t_vga_v1_cpu_v1_nios2_oci_fifowp_inc:t_vga_v1_cpu_v1_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"t_vga_v1_cpu_v1_nios2_oci_fifowp_inc\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_fifo:the_t_vga_v1_cpu_v1_nios2_oci_fifo\|t_vga_v1_cpu_v1_nios2_oci_fifowp_inc:t_vga_v1_cpu_v1_nios2_oci_fifowp_inc_fifowp\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "t_vga_v1_cpu_v1_nios2_oci_fifowp_inc_fifowp" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245498604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1_nios2_oci_fifocount_inc vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_fifo:the_t_vga_v1_cpu_v1_nios2_oci_fifo\|t_vga_v1_cpu_v1_nios2_oci_fifocount_inc:t_vga_v1_cpu_v1_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"t_vga_v1_cpu_v1_nios2_oci_fifocount_inc\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_fifo:the_t_vga_v1_cpu_v1_nios2_oci_fifo\|t_vga_v1_cpu_v1_nios2_oci_fifocount_inc:t_vga_v1_cpu_v1_nios2_oci_fifocount_inc_fifocount\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "t_vga_v1_cpu_v1_nios2_oci_fifocount_inc_fifocount" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245498613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1_oci_test_bench vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_fifo:the_t_vga_v1_cpu_v1_nios2_oci_fifo\|t_vga_v1_cpu_v1_oci_test_bench:the_t_vga_v1_cpu_v1_oci_test_bench " "Elaborating entity \"t_vga_v1_cpu_v1_oci_test_bench\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_fifo:the_t_vga_v1_cpu_v1_nios2_oci_fifo\|t_vga_v1_cpu_v1_oci_test_bench:the_t_vga_v1_cpu_v1_oci_test_bench\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "the_t_vga_v1_cpu_v1_oci_test_bench" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245498622 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "t_vga_v1_cpu_v1_oci_test_bench " "Entity \"t_vga_v1_cpu_v1_oci_test_bench\" contains only dangling pins" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "the_t_vga_v1_cpu_v1_oci_test_bench" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 2075 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1448245498624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1_nios2_oci_pib vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_pib:the_t_vga_v1_cpu_v1_nios2_oci_pib " "Elaborating entity \"t_vga_v1_cpu_v1_nios2_oci_pib\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_pib:the_t_vga_v1_cpu_v1_nios2_oci_pib\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "the_t_vga_v1_cpu_v1_nios2_oci_pib" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245498632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1_nios2_oci_im vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_im:the_t_vga_v1_cpu_v1_nios2_oci_im " "Elaborating entity \"t_vga_v1_cpu_v1_nios2_oci_im\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_nios2_oci_im:the_t_vga_v1_cpu_v1_nios2_oci_im\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "the_t_vga_v1_cpu_v1_nios2_oci_im" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245498644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1_jtag_debug_module_wrapper vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper " "Elaborating entity \"t_vga_v1_cpu_v1_jtag_debug_module_wrapper\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245498659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1_jtag_debug_module_tck vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper\|t_vga_v1_cpu_v1_jtag_debug_module_tck:the_t_vga_v1_cpu_v1_jtag_debug_module_tck " "Elaborating entity \"t_vga_v1_cpu_v1_jtag_debug_module_tck\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper\|t_vga_v1_cpu_v1_jtag_debug_module_tck:the_t_vga_v1_cpu_v1_jtag_debug_module_tck\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_jtag_debug_module_wrapper.v" "the_t_vga_v1_cpu_v1_jtag_debug_module_tck" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245498676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cpu_v1_jtag_debug_module_sysclk vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper\|t_vga_v1_cpu_v1_jtag_debug_module_sysclk:the_t_vga_v1_cpu_v1_jtag_debug_module_sysclk " "Elaborating entity \"t_vga_v1_cpu_v1_jtag_debug_module_sysclk\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper\|t_vga_v1_cpu_v1_jtag_debug_module_sysclk:the_t_vga_v1_cpu_v1_jtag_debug_module_sysclk\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_jtag_debug_module_wrapper.v" "the_t_vga_v1_cpu_v1_jtag_debug_module_sysclk" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245498706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:t_vga_v1_cpu_v1_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:t_vga_v1_cpu_v1_jtag_debug_module_phy\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_jtag_debug_module_wrapper.v" "t_vga_v1_cpu_v1_jtag_debug_module_phy" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245498797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:t_vga_v1_cpu_v1_jtag_debug_module_phy " "Elaborated megafunction instantiation \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:t_vga_v1_cpu_v1_jtag_debug_module_phy\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_jtag_debug_module_wrapper.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448245498803 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:t_vga_v1_cpu_v1_jtag_debug_module_phy " "Instantiated megafunction \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:t_vga_v1_cpu_v1_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245498804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245498804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245498804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245498804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245498804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245498804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245498804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245498804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245498804 ""}  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_jtag_debug_module_wrapper.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448245498804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:t_vga_v1_cpu_v1_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:t_vga_v1_cpu_v1_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245498806 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:t_vga_v1_cpu_v1_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:t_vga_v1_cpu_v1_jtag_debug_module_phy " "Elaborated megafunction instantiation \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:t_vga_v1_cpu_v1_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cpu_v1:cpu_v1\|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci\|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:t_vga_v1_cpu_v1_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_jtag_debug_module_wrapper.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245498814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_up_clocks vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_up_clocks:up_clocks " "Elaborating entity \"t_vga_v1_up_clocks\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_up_clocks:up_clocks\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "up_clocks" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245498820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_up_clocks:up_clocks\|altpll:DE_Clock_Generator_System " "Elaborating entity \"altpll\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_up_clocks:up_clocks\|altpll:DE_Clock_Generator_System\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_up_clocks.v" "DE_Clock_Generator_System" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_up_clocks.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245499885 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_up_clocks:up_clocks\|altpll:DE_Clock_Generator_System " "Elaborated megafunction instantiation \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_up_clocks:up_clocks\|altpll:DE_Clock_Generator_System\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_up_clocks.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_up_clocks.v" 163 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448245500103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_up_clocks:up_clocks\|altpll:DE_Clock_Generator_System " "Instantiated megafunction \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_up_clocks:up_clocks\|altpll:DE_Clock_Generator_System\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 20000 " "Parameter \"clk2_phase_shift\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500104 ""}  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_up_clocks.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_up_clocks.v" 163 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448245500104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_jtag_uart_0 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"t_vga_v1_jtag_uart_0\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "jtag_uart_0" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_jtag_uart_0_scfifo_w vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w " "Elaborating entity \"t_vga_v1_jtag_uart_0_scfifo_w\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" "the_t_vga_v1_jtag_uart_0_scfifo_w" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" "wfifo" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500848 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448245500866 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500866 ""}  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448245500866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245500956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245500956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245500981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245500981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245500986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245501006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245501006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245501008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245501083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245501083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245501086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245501230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245501230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245501232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245501310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245501310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245501313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245501405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245501405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245501408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_jtag_uart_0_scfifo_r vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|t_vga_v1_jtag_uart_0_scfifo_r:the_t_vga_v1_jtag_uart_0_scfifo_r " "Elaborating entity \"t_vga_v1_jtag_uart_0_scfifo_r\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|t_vga_v1_jtag_uart_0_scfifo_r:the_t_vga_v1_jtag_uart_0_scfifo_r\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" "the_t_vga_v1_jtag_uart_0_scfifo_r" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245501431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:t_vga_v1_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:t_vga_v1_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" "t_vga_v1_jtag_uart_0_alt_jtag_atlantic" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245501680 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:t_vga_v1_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:t_vga_v1_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448245501702 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:t_vga_v1_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:t_vga_v1_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245501703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245501703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245501703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245501703 ""}  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448245501703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_vga_controller vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_vga_controller:vga_controller " "Elaborating entity \"t_vga_v1_vga_controller\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_vga_controller:vga_controller\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "vga_controller" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245501735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_vga_controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_vga_controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_vga_controller.v" "VGA_Timing" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_vga_controller.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245501748 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(218) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(218): truncated value with size 32 to match size of target (10)" {  } { { "t_vga_v1/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448245501749 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(219) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(219): truncated value with size 32 to match size of target (10)" {  } { { "t_vga_v1/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448245501750 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_pixel_buffer vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer " "Elaborating entity \"t_vga_v1_pixel_buffer\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "pixel_buffer" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245501765 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 t_vga_v1_pixel_buffer.v(253) " "Verilog HDL assignment warning at t_vga_v1_pixel_buffer.v(253): truncated value with size 32 to match size of target (16)" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448245501767 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 t_vga_v1_pixel_buffer.v(254) " "Verilog HDL assignment warning at t_vga_v1_pixel_buffer.v(254): truncated value with size 32 to match size of target (16)" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448245501768 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 t_vga_v1_pixel_buffer.v(259) " "Verilog HDL assignment warning at t_vga_v1_pixel_buffer.v(259): truncated value with size 32 to match size of target (16)" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448245501768 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 t_vga_v1_pixel_buffer.v(338) " "Verilog HDL assignment warning at t_vga_v1_pixel_buffer.v(338): truncated value with size 32 to match size of target (19)" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448245501770 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" "Image_Buffer" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245501940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448245501947 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer " "Instantiated megafunction \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245501947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245501947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245501947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245501947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245501947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245501947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245501947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245501947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245501947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245501947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245501947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245501947 ""}  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448245501947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_vv91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_vv91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_vv91 " "Found entity 1: scfifo_vv91" {  } { { "db/scfifo_vv91.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/scfifo_vv91.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245502007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245502007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_vv91 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated " "Elaborating entity \"scfifo_vv91\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245502010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_kn31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_kn31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_kn31 " "Found entity 1: a_dpfifo_kn31" {  } { { "db/a_dpfifo_kn31.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/a_dpfifo_kn31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245502032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245502032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_kn31 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo " "Elaborating entity \"a_dpfifo_kn31\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\"" {  } { { "db/scfifo_vv91.tdf" "dpfifo" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/scfifo_vv91.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245502035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jc81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jc81 " "Found entity 1: altsyncram_jc81" {  } { { "db/altsyncram_jc81.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_jc81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245502110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245502110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jc81 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|altsyncram_jc81:FIFOram " "Elaborating entity \"altsyncram_jc81\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|altsyncram_jc81:FIFOram\"" {  } { { "db/a_dpfifo_kn31.tdf" "FIFOram" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/a_dpfifo_kn31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245502113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2o8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2o8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2o8 " "Found entity 1: cmpr_2o8" {  } { { "db/cmpr_2o8.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/cmpr_2o8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245502196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245502196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2o8 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cmpr_2o8:almost_full_comparer " "Elaborating entity \"cmpr_2o8\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cmpr_2o8:almost_full_comparer\"" {  } { { "db/a_dpfifo_kn31.tdf" "almost_full_comparer" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/a_dpfifo_kn31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245502199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2o8 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cmpr_2o8:three_comparison " "Elaborating entity \"cmpr_2o8\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cmpr_2o8:three_comparison\"" {  } { { "db/a_dpfifo_kn31.tdf" "three_comparison" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/a_dpfifo_kn31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245502207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d5b " "Found entity 1: cntr_d5b" {  } { { "db/cntr_d5b.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/cntr_d5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245502283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245502283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d5b vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cntr_d5b:rd_ptr_msb " "Elaborating entity \"cntr_d5b\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cntr_d5b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_kn31.tdf" "rd_ptr_msb" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/a_dpfifo_kn31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245502286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q57 " "Found entity 1: cntr_q57" {  } { { "db/cntr_q57.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/cntr_q57.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245502354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245502354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_q57 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cntr_q57:usedw_counter " "Elaborating entity \"cntr_q57\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cntr_q57:usedw_counter\"" {  } { { "db/a_dpfifo_kn31.tdf" "usedw_counter" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/a_dpfifo_kn31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245502359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_e5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e5b " "Found entity 1: cntr_e5b" {  } { { "db/cntr_e5b.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/cntr_e5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245502430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245502430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_e5b vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cntr_e5b:wr_ptr " "Elaborating entity \"cntr_e5b\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cntr_e5b:wr_ptr\"" {  } { { "db/a_dpfifo_kn31.tdf" "wr_ptr" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/a_dpfifo_kn31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245502433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_FIFO_dual_clock vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock " "Elaborating entity \"t_vga_v1_FIFO_dual_clock\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "fifo_dual_clock" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245502446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" "Data_FIFO" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245503208 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" 174 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448245503216 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO " "Instantiated megafunction \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245503216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245503216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245503216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245503216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245503216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245503216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245503216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245503216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245503216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245503216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245503216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245503216 ""}  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" 174 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448245503216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_5oj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_5oj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_5oj1 " "Found entity 1: dcfifo_5oj1" {  } { { "db/dcfifo_5oj1.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 46 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245503311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245503311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_5oj1 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated " "Elaborating entity \"dcfifo_5oj1\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245503313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_bcb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_bcb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_bcb " "Found entity 1: a_gray2bin_bcb" {  } { { "db/a_gray2bin_bcb.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/a_gray2bin_bcb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245503358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245503358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_bcb vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_gray2bin_bcb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_bcb\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_gray2bin_bcb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_5oj1.tdf" "wrptr_g_gray2bin" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245503363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_f86.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_f86.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_f86 " "Found entity 1: a_graycounter_f86" {  } { { "db/a_graycounter_f86.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/a_graycounter_f86.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245503471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245503471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_f86 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_f86:rdptr_g1p " "Elaborating entity \"a_graycounter_f86\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_f86:rdptr_g1p\"" {  } { { "db/dcfifo_5oj1.tdf" "rdptr_g1p" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245503475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_41c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_41c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_41c " "Found entity 1: a_graycounter_41c" {  } { { "db/a_graycounter_41c.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/a_graycounter_41c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245503565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245503565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_41c vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_41c:wrptr_g1p " "Elaborating entity \"a_graycounter_41c\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_41c:wrptr_g1p\"" {  } { { "db/dcfifo_5oj1.tdf" "wrptr_g1p" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245503568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_31c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_31c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_31c " "Found entity 1: a_graycounter_31c" {  } { { "db/a_graycounter_31c.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/a_graycounter_31c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245503658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245503658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_31c vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_31c:wrptr_gp " "Elaborating entity \"a_graycounter_31c\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_31c:wrptr_gp\"" {  } { { "db/dcfifo_5oj1.tdf" "wrptr_gp" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245503660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ku.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ku.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ku " "Found entity 1: altsyncram_7ku" {  } { { "db/altsyncram_7ku.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_7ku.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245503746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245503746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ku vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram " "Elaborating entity \"altsyncram_7ku\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\"" {  } { { "db/dcfifo_5oj1.tdf" "fifo_ram" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245503749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c2e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_c2e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c2e " "Found entity 1: dffpipe_c2e" {  } { { "db/dffpipe_c2e.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dffpipe_c2e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245503813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245503813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c2e vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_c2e:rdaclr " "Elaborating entity \"dffpipe_c2e\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_c2e:rdaclr\"" {  } { { "db/dcfifo_5oj1.tdf" "rdaclr" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245503816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_7u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_7u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_7u7 " "Found entity 1: alt_synch_pipe_7u7" {  } { { "db/alt_synch_pipe_7u7.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/alt_synch_pipe_7u7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245503833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245503833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_7u7 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp " "Elaborating entity \"alt_synch_pipe_7u7\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\"" {  } { { "db/dcfifo_5oj1.tdf" "rs_dgwp" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245503835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245503852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245503852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\|dffpipe_1v8:dffpipe16 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\|dffpipe_1v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_7u7.tdf" "dffpipe16" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/alt_synch_pipe_7u7.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245503855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245503874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245503874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_5oj1.tdf" "ws_brp" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245503877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8u7 " "Found entity 1: alt_synch_pipe_8u7" {  } { { "db/alt_synch_pipe_8u7.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/alt_synch_pipe_8u7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245503900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245503900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8u7 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp " "Elaborating entity \"alt_synch_pipe_8u7\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\"" {  } { { "db/dcfifo_5oj1.tdf" "ws_dgrp" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245503903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dffpipe_2v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245503921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245503921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe20 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe20\"" {  } { { "db/alt_synch_pipe_8u7.tdf" "dffpipe20" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/alt_synch_pipe_8u7.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245503923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o16.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o16.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o16 " "Found entity 1: cmpr_o16" {  } { { "db/cmpr_o16.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/cmpr_o16.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245503988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245503988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o16 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|cmpr_o16:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_o16\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|cmpr_o16:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_5oj1.tdf" "rdempty_eq_comp1_lsb" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245503990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1u7 " "Found entity 1: mux_1u7" {  } { { "db/mux_1u7.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/mux_1u7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245504141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245504141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1u7 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_1u7\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_5oj1.tdf" "rdemp_eq_comp_lsb_mux" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 98 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245504143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_video_rgb_resampler vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_video_rgb_resampler:video_rgb_resampler " "Elaborating entity \"t_vga_v1_video_rgb_resampler\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_video_rgb_resampler:video_rgb_resampler\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "video_rgb_resampler" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245504173 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a t_vga_v1_video_rgb_resampler.v(125) " "Verilog HDL or VHDL warning at t_vga_v1_video_rgb_resampler.v(125): object \"a\" assigned a value but never read" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_video_rgb_resampler.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_video_rgb_resampler.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1448245504174 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_video_rgb_resampler:video_rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_sram_512 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_sram_512:sram_512 " "Elaborating entity \"t_vga_v1_sram_512\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_sram_512:sram_512\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "sram_512" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245504191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_sdram_controller vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_sdram_controller:sdram_controller " "Elaborating entity \"t_vga_v1_sdram_controller\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_sdram_controller:sdram_controller\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "sdram_controller" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245504207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_sdram_controller_input_efifo_module vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_sdram_controller:sdram_controller\|t_vga_v1_sdram_controller_input_efifo_module:the_t_vga_v1_sdram_controller_input_efifo_module " "Elaborating entity \"t_vga_v1_sdram_controller_input_efifo_module\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_sdram_controller:sdram_controller\|t_vga_v1_sdram_controller_input_efifo_module:the_t_vga_v1_sdram_controller_input_efifo_module\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_sdram_controller.v" "the_t_vga_v1_sdram_controller_input_efifo_module" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_sdram_controller.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245504321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_ram_onchip_memory vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_ram_onchip_memory:ram_onchip_memory " "Elaborating entity \"t_vga_v1_ram_onchip_memory\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_ram_onchip_memory:ram_onchip_memory\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "ram_onchip_memory" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245504346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_ram_onchip_memory:ram_onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_ram_onchip_memory:ram_onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_ram_onchip_memory.v" "the_altsyncram" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_ram_onchip_memory.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245504431 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_ram_onchip_memory:ram_onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_ram_onchip_memory:ram_onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_ram_onchip_memory.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_ram_onchip_memory.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448245504451 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_ram_onchip_memory:ram_onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_ram_onchip_memory:ram_onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245504452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file t_vga_v1_ram_onchip_memory.hex " "Parameter \"init_file\" = \"t_vga_v1_ram_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245504452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245504452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245504452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245504452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245504452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245504452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245504452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245504452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245504452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245504452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245504452 ""}  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_ram_onchip_memory.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_ram_onchip_memory.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448245504452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_86d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_86d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_86d1 " "Found entity 1: altsyncram_86d1" {  } { { "db/altsyncram_86d1.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_86d1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245504546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245504546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_86d1 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_ram_onchip_memory:ram_onchip_memory\|altsyncram:the_altsyncram\|altsyncram_86d1:auto_generated " "Elaborating entity \"altsyncram_86d1\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_ram_onchip_memory:ram_onchip_memory\|altsyncram:the_altsyncram\|altsyncram_86d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245504550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/decode_1oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245505137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245505137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_ram_onchip_memory:ram_onchip_memory\|altsyncram:the_altsyncram\|altsyncram_86d1:auto_generated\|decode_1oa:decode3 " "Elaborating entity \"decode_1oa\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_ram_onchip_memory:ram_onchip_memory\|altsyncram:the_altsyncram\|altsyncram_86d1:auto_generated\|decode_1oa:decode3\"" {  } { { "db/altsyncram_86d1.tdf" "decode3" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_86d1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245505139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ujb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ujb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ujb " "Found entity 1: mux_ujb" {  } { { "db/mux_ujb.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/mux_ujb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448245505206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448245505206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ujb vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_ram_onchip_memory:ram_onchip_memory\|altsyncram:the_altsyncram\|altsyncram_86d1:auto_generated\|mux_ujb:mux2 " "Elaborating entity \"mux_ujb\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_ram_onchip_memory:ram_onchip_memory\|altsyncram:the_altsyncram\|altsyncram_86d1:auto_generated\|mux_ujb:mux2\"" {  } { { "db/altsyncram_86d1.tdf" "mux2" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_86d1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245505208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Flash_Memory_IP_Core_Avalon_Interface vga_v1:VGACtrl\|t_vga_v1:VGAController\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory " "Elaborating entity \"Altera_UP_Flash_Memory_IP_Core_Avalon_Interface\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "flash_memory" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245505338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Flash_Memory_UP_Core_Standalone vga_v1:VGACtrl\|t_vga_v1:VGAController\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface " "Elaborating entity \"Altera_UP_Flash_Memory_UP_Core_Standalone\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\"" {  } { { "t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd" "flash_mem_interface" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245505375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Flash_Memory_User_Interface vga_v1:VGACtrl\|t_vga_v1:VGAController\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\|Altera_UP_Flash_Memory_User_Interface:ui " "Elaborating entity \"Altera_UP_Flash_Memory_User_Interface\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\|Altera_UP_Flash_Memory_User_Interface:ui\"" {  } { { "t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" "ui" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245505391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Flash_Memory_Controller vga_v1:VGACtrl\|t_vga_v1:VGAController\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\|Altera_UP_Flash_Memory_Controller:fm " "Elaborating entity \"Altera_UP_Flash_Memory_Controller\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\|Altera_UP_Flash_Memory_Controller:fm\"" {  } { { "t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" "fm" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245505426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_SW vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_SW:sw " "Elaborating entity \"t_vga_v1_SW\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_SW:sw\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "sw" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245505450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_LEDS vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_LEDS:leds " "Elaborating entity \"t_vga_v1_LEDS\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_LEDS:leds\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "leds" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245505459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_image1 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_image1:image1 " "Elaborating entity \"t_vga_v1_image1\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_image1:image1\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "image1" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245505467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_reset vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_reset:reset " "Elaborating entity \"t_vga_v1_reset\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_reset:reset\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "reset" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245505477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_clk2nios vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_clk2nios:clk2nios " "Elaborating entity \"t_vga_v1_clk2nios\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_clk2nios:clk2nios\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "clk2nios" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245505485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_data2nios vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_data2nios:data2nios " "Elaborating entity \"t_vga_v1_data2nios\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_data2nios:data2nios\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "data2nios" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245505495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_sysid vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_sysid:sysid " "Elaborating entity \"t_vga_v1_sysid\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_sysid:sysid\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "sysid" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245505504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_master_translator:cpu_v1_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_master_translator:cpu_v1_instruction_master_translator\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "cpu_v1_instruction_master_translator" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245505511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_master_translator:cpu_v1_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_master_translator:cpu_v1_data_master_translator\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "cpu_v1_data_master_translator" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245505535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_master_translator:pixel_buffer_avalon_pixel_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_master_translator:pixel_buffer_avalon_pixel_dma_master_translator\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "pixel_buffer_avalon_pixel_dma_master_translator" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245505556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_translator:cpu_v1_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_translator:cpu_v1_jtag_debug_module_translator\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "cpu_v1_jtag_debug_module_translator" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245505571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 2062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245505592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_translator:pixel_buffer_avalon_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_translator:pixel_buffer_avalon_control_slave_translator\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "pixel_buffer_avalon_control_slave_translator" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 2128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245505613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_translator:sram_512_avalon_sram_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_translator:sram_512_avalon_sram_slave_translator\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "sram_512_avalon_sram_slave_translator" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 2194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245505632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_translator:sdram_controller_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_translator:sdram_controller_s1_translator\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "sdram_controller_s1_translator" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 2260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245505650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_translator:ram_onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_translator:ram_onchip_memory_s1_translator\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "ram_onchip_memory_s1_translator" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 2326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245505669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_translator:flash_memory_flash_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_translator:flash_memory_flash_data_translator\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "flash_memory_flash_data_translator" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 2392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245505688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_translator:flash_memory_flash_erase_control_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_translator:flash_memory_flash_erase_control_translator\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "flash_memory_flash_erase_control_translator" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 2458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245505710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_translator:sw_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_translator:sw_s1_translator\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "sw_s1_translator" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 2524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245505731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "sysid_control_slave_translator" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 3052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245505774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_master_agent:cpu_v1_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_master_agent:cpu_v1_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "cpu_v1_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 3132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245505795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_master_agent:cpu_v1_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_master_agent:cpu_v1_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "cpu_v1_data_master_translator_avalon_universal_master_0_agent" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 3212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245505821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_master_agent:pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_master_agent:pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 3292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245505846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_agent:cpu_v1_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_agent:cpu_v1_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "cpu_v1_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 3373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245505864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_agent:cpu_v1_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_agent:cpu_v1_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245505893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_avalon_sc_fifo:cpu_v1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_avalon_sc_fifo:cpu_v1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "cpu_v1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 3414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245505915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_agent:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_agent:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 3739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245505982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_agent:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_slave_agent:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245506007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_avalon_sc_fifo:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_avalon_sc_fifo:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 3780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245506029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_avalon_sc_fifo:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_avalon_sc_fifo:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 3821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245506080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 3943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245506114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 3984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245506224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_addr_router vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_addr_router:addr_router " "Elaborating entity \"t_vga_v1_addr_router\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_addr_router:addr_router\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "addr_router" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 5464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245506346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_addr_router_default_decode vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_addr_router:addr_router\|t_vga_v1_addr_router_default_decode:the_default_decode " "Elaborating entity \"t_vga_v1_addr_router_default_decode\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_addr_router:addr_router\|t_vga_v1_addr_router_default_decode:the_default_decode\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_addr_router.sv" "the_default_decode" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_addr_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245506411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_addr_router_002 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_addr_router_002:addr_router_002 " "Elaborating entity \"t_vga_v1_addr_router_002\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_addr_router_002:addr_router_002\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "addr_router_002" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 5496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245506427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_addr_router_002_default_decode vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_addr_router_002:addr_router_002\|t_vga_v1_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"t_vga_v1_addr_router_002_default_decode\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_addr_router_002:addr_router_002\|t_vga_v1_addr_router_002_default_decode:the_default_decode\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_addr_router_002.sv" "the_default_decode" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_addr_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245506455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_id_router vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_id_router:id_router " "Elaborating entity \"t_vga_v1_id_router\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_id_router:id_router\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "id_router" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 5512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245506462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_id_router_default_decode vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_id_router:id_router\|t_vga_v1_id_router_default_decode:the_default_decode " "Elaborating entity \"t_vga_v1_id_router_default_decode\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_id_router:id_router\|t_vga_v1_id_router_default_decode:the_default_decode\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_id_router.sv" "the_default_decode" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245506475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_id_router_003 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_id_router_003:id_router_003 " "Elaborating entity \"t_vga_v1_id_router_003\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_id_router_003:id_router_003\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "id_router_003" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 5560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245506491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_id_router_003_default_decode vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_id_router_003:id_router_003\|t_vga_v1_id_router_003_default_decode:the_default_decode " "Elaborating entity \"t_vga_v1_id_router_003_default_decode\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_id_router_003:id_router_003\|t_vga_v1_id_router_003_default_decode:the_default_decode\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_id_router_003.sv" "the_default_decode" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_id_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245506506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_id_router_004 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_id_router_004:id_router_004 " "Elaborating entity \"t_vga_v1_id_router_004\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_id_router_004:id_router_004\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "id_router_004" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 5576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245506514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_id_router_004_default_decode vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_id_router_004:id_router_004\|t_vga_v1_id_router_004_default_decode:the_default_decode " "Elaborating entity \"t_vga_v1_id_router_004_default_decode\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_id_router_004:id_router_004\|t_vga_v1_id_router_004_default_decode:the_default_decode\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_id_router_004.sv" "the_default_decode" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_id_router_004.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245506528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "burst_adapter" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 5816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245506590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245506605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_reset_controller:rst_controller\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "rst_controller" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 5891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245506620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "t_vga_v1/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245506631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_reset_controller:rst_controller_001\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "rst_controller_001" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 5918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245506638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_reset_controller:rst_controller_002\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "rst_controller_002" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 5945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245506649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cmd_xbar_demux vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"t_vga_v1_cmd_xbar_demux\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "cmd_xbar_demux" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 6085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245506663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cmd_xbar_demux_002 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cmd_xbar_demux_002:cmd_xbar_demux_002 " "Elaborating entity \"t_vga_v1_cmd_xbar_demux_002\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cmd_xbar_demux_002:cmd_xbar_demux_002\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "cmd_xbar_demux_002" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 6215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245506708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cmd_xbar_mux vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"t_vga_v1_cmd_xbar_mux\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "cmd_xbar_mux" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 6238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245506717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cmd_xbar_mux.sv" "arb" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245506743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245506754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cmd_xbar_mux_003 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cmd_xbar_mux_003:cmd_xbar_mux_003 " "Elaborating entity \"t_vga_v1_cmd_xbar_mux_003\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cmd_xbar_mux_003:cmd_xbar_mux_003\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "cmd_xbar_mux_003" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 6313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245506778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_cmd_xbar_mux_003.sv" "arb" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cmd_xbar_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245506807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245506817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_cmd_xbar_mux_004 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cmd_xbar_mux_004:cmd_xbar_mux_004 " "Elaborating entity \"t_vga_v1_cmd_xbar_mux_004\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_cmd_xbar_mux_004:cmd_xbar_mux_004\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "cmd_xbar_mux_004" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 6336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245506825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_rsp_xbar_demux vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"t_vga_v1_rsp_xbar_demux\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "rsp_xbar_demux" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 6635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245506977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_rsp_xbar_demux_003 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_rsp_xbar_demux_003:rsp_xbar_demux_003 " "Elaborating entity \"t_vga_v1_rsp_xbar_demux_003\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_rsp_xbar_demux_003:rsp_xbar_demux_003\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "rsp_xbar_demux_003" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 6710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245506992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_rsp_xbar_demux_004 vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_rsp_xbar_demux_004:rsp_xbar_demux_004 " "Elaborating entity \"t_vga_v1_rsp_xbar_demux_004\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_rsp_xbar_demux_004:rsp_xbar_demux_004\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "rsp_xbar_demux_004" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 6733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245507006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_rsp_xbar_mux vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"t_vga_v1_rsp_xbar_mux\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "rsp_xbar_mux" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 7122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245507031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_rsp_xbar_mux.sv" "arb" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_rsp_xbar_mux.sv" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245507157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245507170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_width_adapter:width_adapter\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "width_adapter" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 7293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245507189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_width_adapter:width_adapter_004 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_width_adapter:width_adapter_004\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "width_adapter_004" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 7525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245507245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_width_adapter:width_adapter_004\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_width_adapter:width_adapter_004\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_width_adapter.sv" 921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245507302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_width_adapter:width_adapter_005 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_width_adapter:width_adapter_005\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "width_adapter_005" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 7583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245507324 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1448245507337 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter_005"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1448245507339 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter_005"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1448245507339 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter_005"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "t_vga_v1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1448245507360 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter_005"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_width_adapter:width_adapter_007 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_merlin_width_adapter:width_adapter_007\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "width_adapter_007" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 7699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245507409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_vga_v1_irq_mapper vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_irq_mapper:irq_mapper " "Elaborating entity \"t_vga_v1_irq_mapper\" for hierarchy \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_irq_mapper:irq_mapper\"" {  } { { "t_vga_v1/synthesis/t_vga_v1.v" "irq_mapper" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 7822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245507456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delta_frame delta_frame:DeltaFrame " "Elaborating entity \"delta_frame\" for hierarchy \"delta_frame:DeltaFrame\"" {  } { { "top_module.v" "DeltaFrame" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245507465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threshold threshold:ThresHold " "Elaborating entity \"threshold\" for hierarchy \"threshold:ThresHold\"" {  } { { "top_module.v" "ThresHold" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245507473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "filter_medium filter_medium:FilterMedian " "Elaborating entity \"filter_medium\" for hierarchy \"filter_medium:FilterMedian\"" {  } { { "top_module.v" "FilterMedian" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245507481 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_raw_reg filter_medium.v(57) " "Verilog HDL Always Construct warning at filter_medium.v(57): inferring latch(es) for variable \"data_raw_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "filter_medium.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/filter_medium.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1448245507483 "|top_module|filter_medium:FilterMedian"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_raw_reg\[0\] filter_medium.v(57) " "Inferred latch for \"data_raw_reg\[0\]\" at filter_medium.v(57)" {  } { { "filter_medium.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/filter_medium.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448245507485 "|top_module|filter_medium:FilterMedian"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_raw_reg\[1\] filter_medium.v(57) " "Inferred latch for \"data_raw_reg\[1\]\" at filter_medium.v(57)" {  } { { "filter_medium.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/filter_medium.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448245507485 "|top_module|filter_medium:FilterMedian"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_raw_reg\[2\] filter_medium.v(57) " "Inferred latch for \"data_raw_reg\[2\]\" at filter_medium.v(57)" {  } { { "filter_medium.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/filter_medium.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448245507485 "|top_module|filter_medium:FilterMedian"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_raw_reg\[3\] filter_medium.v(57) " "Inferred latch for \"data_raw_reg\[3\]\" at filter_medium.v(57)" {  } { { "filter_medium.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/filter_medium.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448245507485 "|top_module|filter_medium:FilterMedian"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_raw_reg\[4\] filter_medium.v(57) " "Inferred latch for \"data_raw_reg\[4\]\" at filter_medium.v(57)" {  } { { "filter_medium.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/filter_medium.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448245507486 "|top_module|filter_medium:FilterMedian"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_raw_reg\[5\] filter_medium.v(57) " "Inferred latch for \"data_raw_reg\[5\]\" at filter_medium.v(57)" {  } { { "filter_medium.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/filter_medium.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448245507486 "|top_module|filter_medium:FilterMedian"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_raw_reg\[6\] filter_medium.v(57) " "Inferred latch for \"data_raw_reg\[6\]\" at filter_medium.v(57)" {  } { { "filter_medium.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/filter_medium.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448245507486 "|top_module|filter_medium:FilterMedian"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_raw_reg\[7\] filter_medium.v(57) " "Inferred latch for \"data_raw_reg\[7\]\" at filter_medium.v(57)" {  } { { "filter_medium.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/filter_medium.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448245507486 "|top_module|filter_medium:FilterMedian"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detec edge_detec:EdgeDetection " "Elaborating entity \"edge_detec\" for hierarchy \"edge_detec:EdgeDetection\"" {  } { { "top_module.v" "EdgeDetection" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245507517 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adder_2 edge_detec.v(39) " "Verilog HDL Always Construct warning at edge_detec.v(39): inferring latch(es) for variable \"adder_2\", which holds its previous value in one or more paths through the always construct" {  } { { "edge_detec.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/edge_detec.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1448245507519 "|top_module|edge_detec:EdgeDetection"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_raw_reg edge_detec.v(39) " "Verilog HDL Always Construct warning at edge_detec.v(39): inferring latch(es) for variable \"data_raw_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "edge_detec.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/edge_detec.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1448245507519 "|top_module|edge_detec:EdgeDetection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_raw_reg\[0\] edge_detec.v(39) " "Inferred latch for \"data_raw_reg\[0\]\" at edge_detec.v(39)" {  } { { "edge_detec.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/edge_detec.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448245507520 "|top_module|edge_detec:EdgeDetection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_raw_reg\[1\] edge_detec.v(39) " "Inferred latch for \"data_raw_reg\[1\]\" at edge_detec.v(39)" {  } { { "edge_detec.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/edge_detec.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448245507520 "|top_module|edge_detec:EdgeDetection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_raw_reg\[2\] edge_detec.v(39) " "Inferred latch for \"data_raw_reg\[2\]\" at edge_detec.v(39)" {  } { { "edge_detec.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/edge_detec.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448245507520 "|top_module|edge_detec:EdgeDetection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_raw_reg\[3\] edge_detec.v(39) " "Inferred latch for \"data_raw_reg\[3\]\" at edge_detec.v(39)" {  } { { "edge_detec.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/edge_detec.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448245507520 "|top_module|edge_detec:EdgeDetection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_raw_reg\[4\] edge_detec.v(39) " "Inferred latch for \"data_raw_reg\[4\]\" at edge_detec.v(39)" {  } { { "edge_detec.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/edge_detec.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448245507520 "|top_module|edge_detec:EdgeDetection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_raw_reg\[5\] edge_detec.v(39) " "Inferred latch for \"data_raw_reg\[5\]\" at edge_detec.v(39)" {  } { { "edge_detec.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/edge_detec.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448245507521 "|top_module|edge_detec:EdgeDetection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_raw_reg\[6\] edge_detec.v(39) " "Inferred latch for \"data_raw_reg\[6\]\" at edge_detec.v(39)" {  } { { "edge_detec.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/edge_detec.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448245507521 "|top_module|edge_detec:EdgeDetection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_raw_reg\[7\] edge_detec.v(39) " "Inferred latch for \"data_raw_reg\[7\]\" at edge_detec.v(39)" {  } { { "edge_detec.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/edge_detec.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448245507521 "|top_module|edge_detec:EdgeDetection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_2 edge_detec.v(39) " "Inferred latch for \"adder_2\" at edge_detec.v(39)" {  } { { "edge_detec.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/edge_detec.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448245507521 "|top_module|edge_detec:EdgeDetection"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_System 3 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_System\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_up_clocks.v" "DE_Clock_Generator_System" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_up_clocks.v" 163 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1448245510962 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_up_clocks:up_clocks|altpll:DE_Clock_Generator_System"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|altsyncram_jc81:FIFOram\|q_b\[0\] " "Synthesized away node \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|altsyncram_jc81:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_jc81.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_jc81.tdf" 37 2 0 } } { "db/a_dpfifo_kn31.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/a_dpfifo_kn31.tdf" 45 2 0 } } { "db/scfifo_vv91.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/scfifo_vv91.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" 396 0 0 } } { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1543 0 0 } } { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } } { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448245512973 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|altsyncram_jc81:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|altsyncram_jc81:FIFOram\|q_b\[1\] " "Synthesized away node \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|altsyncram_jc81:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_jc81.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_jc81.tdf" 67 2 0 } } { "db/a_dpfifo_kn31.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/a_dpfifo_kn31.tdf" 45 2 0 } } { "db/scfifo_vv91.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/scfifo_vv91.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" 396 0 0 } } { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1543 0 0 } } { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } } { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448245512973 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|altsyncram_jc81:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|altsyncram_jc81:FIFOram\|q_b\[2\] " "Synthesized away node \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|altsyncram_jc81:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_jc81.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_jc81.tdf" 97 2 0 } } { "db/a_dpfifo_kn31.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/a_dpfifo_kn31.tdf" 45 2 0 } } { "db/scfifo_vv91.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/scfifo_vv91.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" 396 0 0 } } { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1543 0 0 } } { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } } { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448245512973 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|altsyncram_jc81:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|altsyncram_jc81:FIFOram\|q_b\[3\] " "Synthesized away node \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|altsyncram_jc81:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_jc81.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_jc81.tdf" 127 2 0 } } { "db/a_dpfifo_kn31.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/a_dpfifo_kn31.tdf" 45 2 0 } } { "db/scfifo_vv91.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/scfifo_vv91.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" 396 0 0 } } { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1543 0 0 } } { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } } { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448245512973 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|altsyncram_jc81:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|altsyncram_jc81:FIFOram\|q_b\[9\] " "Synthesized away node \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_pixel_buffer:pixel_buffer\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|altsyncram_jc81:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_jc81.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_jc81.tdf" 307 2 0 } } { "db/a_dpfifo_kn31.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/a_dpfifo_kn31.tdf" 45 2 0 } } { "db/scfifo_vv91.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/scfifo_vv91.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_pixel_buffer.v" 396 0 0 } } { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1543 0 0 } } { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } } { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448245512973 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|altsyncram_jc81:FIFOram|ram_block1a9"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1448245512973 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1448245512973 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[1\] " "Synthesized away node \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_7ku.tdf" 68 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" 174 0 0 } } { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1560 0 0 } } { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } } { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448245512974 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[2\] " "Synthesized away node \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_7ku.tdf" 97 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" 174 0 0 } } { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1560 0 0 } } { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } } { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448245512974 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[3\] " "Synthesized away node \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_7ku.tdf" 126 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" 174 0 0 } } { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1560 0 0 } } { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } } { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448245512974 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[4\] " "Synthesized away node \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_7ku.tdf" 155 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" 174 0 0 } } { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1560 0 0 } } { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } } { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448245512974 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[5\] " "Synthesized away node \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_7ku.tdf" 184 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" 174 0 0 } } { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1560 0 0 } } { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } } { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448245512974 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[6\] " "Synthesized away node \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_7ku.tdf" 213 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" 174 0 0 } } { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1560 0 0 } } { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } } { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448245512974 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[7\] " "Synthesized away node \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_7ku.tdf" 242 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" 174 0 0 } } { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1560 0 0 } } { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } } { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448245512974 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[12\] " "Synthesized away node \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_7ku.tdf" 387 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" 174 0 0 } } { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1560 0 0 } } { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } } { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448245512974 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[13\] " "Synthesized away node \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_7ku.tdf" 416 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" 174 0 0 } } { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1560 0 0 } } { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } } { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448245512974 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[14\] " "Synthesized away node \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_7ku.tdf" 445 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" 174 0 0 } } { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1560 0 0 } } { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } } { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448245512974 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[15\] " "Synthesized away node \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_7ku.tdf" 474 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" 174 0 0 } } { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1560 0 0 } } { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } } { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448245512974 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[16\] " "Synthesized away node \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_7ku.tdf" 503 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" 174 0 0 } } { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1560 0 0 } } { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } } { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448245512974 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[17\] " "Synthesized away node \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_7ku.tdf" 532 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" 174 0 0 } } { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1560 0 0 } } { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } } { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448245512974 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[22\] " "Synthesized away node \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_7ku.tdf" 677 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" 174 0 0 } } { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1560 0 0 } } { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } } { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448245512974 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[23\] " "Synthesized away node \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_7ku.tdf" 706 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" 174 0 0 } } { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1560 0 0 } } { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } } { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448245512974 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[24\] " "Synthesized away node \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_7ku.tdf" 735 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" 174 0 0 } } { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1560 0 0 } } { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } } { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448245512974 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[25\] " "Synthesized away node \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_7ku.tdf" 764 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" 174 0 0 } } { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1560 0 0 } } { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } } { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448245512974 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[26\] " "Synthesized away node \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_7ku.tdf" 793 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" 174 0 0 } } { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1560 0 0 } } { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } } { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448245512974 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[27\] " "Synthesized away node \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|t_vga_v1_FIFO_dual_clock:fifo_dual_clock\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/altsyncram_7ku.tdf" 822 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_FIFO_dual_clock.v" 174 0 0 } } { "t_vga_v1/synthesis/t_vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/t_vga_v1.v" 1560 0 0 } } { "vga_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/vga_v1.v" 98 0 0 } } { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448245512974 "|top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a27"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1448245512974 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1448245512974 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem " "RAM logic \"vga_v1:VGACtrl\|t_vga_v1:VGAController\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "t_vga_v1/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1448245516638 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1448245516638 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1448245524782 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "edge_detec:EdgeDetection\|data_raw_reg\[7\] edge_detec:EdgeDetection\|data_raw_reg\[4\] " "Duplicate LATCH primitive \"edge_detec:EdgeDetection\|data_raw_reg\[7\]\" merged with LATCH primitive \"edge_detec:EdgeDetection\|data_raw_reg\[4\]\"" {  } { { "edge_detec.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/edge_detec.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245525361 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "edge_detec:EdgeDetection\|data_raw_reg\[6\] edge_detec:EdgeDetection\|data_raw_reg\[4\] " "Duplicate LATCH primitive \"edge_detec:EdgeDetection\|data_raw_reg\[6\]\" merged with LATCH primitive \"edge_detec:EdgeDetection\|data_raw_reg\[4\]\"" {  } { { "edge_detec.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/edge_detec.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245525361 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "edge_detec:EdgeDetection\|data_raw_reg\[5\] edge_detec:EdgeDetection\|data_raw_reg\[4\] " "Duplicate LATCH primitive \"edge_detec:EdgeDetection\|data_raw_reg\[5\]\" merged with LATCH primitive \"edge_detec:EdgeDetection\|data_raw_reg\[4\]\"" {  } { { "edge_detec.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/edge_detec.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245525361 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "edge_detec:EdgeDetection\|data_raw_reg\[3\] edge_detec:EdgeDetection\|data_raw_reg\[4\] " "Duplicate LATCH primitive \"edge_detec:EdgeDetection\|data_raw_reg\[3\]\" merged with LATCH primitive \"edge_detec:EdgeDetection\|data_raw_reg\[4\]\"" {  } { { "edge_detec.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/edge_detec.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245525361 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "edge_detec:EdgeDetection\|data_raw_reg\[2\] edge_detec:EdgeDetection\|data_raw_reg\[4\] " "Duplicate LATCH primitive \"edge_detec:EdgeDetection\|data_raw_reg\[2\]\" merged with LATCH primitive \"edge_detec:EdgeDetection\|data_raw_reg\[4\]\"" {  } { { "edge_detec.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/edge_detec.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245525361 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "edge_detec:EdgeDetection\|data_raw_reg\[1\] edge_detec:EdgeDetection\|data_raw_reg\[4\] " "Duplicate LATCH primitive \"edge_detec:EdgeDetection\|data_raw_reg\[1\]\" merged with LATCH primitive \"edge_detec:EdgeDetection\|data_raw_reg\[4\]\"" {  } { { "edge_detec.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/edge_detec.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245525361 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "edge_detec:EdgeDetection\|data_raw_reg\[0\] edge_detec:EdgeDetection\|data_raw_reg\[4\] " "Duplicate LATCH primitive \"edge_detec:EdgeDetection\|data_raw_reg\[0\]\" merged with LATCH primitive \"edge_detec:EdgeDetection\|data_raw_reg\[4\]\"" {  } { { "edge_detec.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/edge_detec.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245525361 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "filter_medium:FilterMedian\|data_raw_reg\[7\] filter_medium:FilterMedian\|data_raw_reg\[4\] " "Duplicate LATCH primitive \"filter_medium:FilterMedian\|data_raw_reg\[7\]\" merged with LATCH primitive \"filter_medium:FilterMedian\|data_raw_reg\[4\]\"" {  } { { "filter_medium.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/filter_medium.v" 57 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245525361 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "filter_medium:FilterMedian\|data_raw_reg\[6\] filter_medium:FilterMedian\|data_raw_reg\[4\] " "Duplicate LATCH primitive \"filter_medium:FilterMedian\|data_raw_reg\[6\]\" merged with LATCH primitive \"filter_medium:FilterMedian\|data_raw_reg\[4\]\"" {  } { { "filter_medium.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/filter_medium.v" 57 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245525361 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "filter_medium:FilterMedian\|data_raw_reg\[5\] filter_medium:FilterMedian\|data_raw_reg\[4\] " "Duplicate LATCH primitive \"filter_medium:FilterMedian\|data_raw_reg\[5\]\" merged with LATCH primitive \"filter_medium:FilterMedian\|data_raw_reg\[4\]\"" {  } { { "filter_medium.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/filter_medium.v" 57 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245525361 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "filter_medium:FilterMedian\|data_raw_reg\[3\] filter_medium:FilterMedian\|data_raw_reg\[4\] " "Duplicate LATCH primitive \"filter_medium:FilterMedian\|data_raw_reg\[3\]\" merged with LATCH primitive \"filter_medium:FilterMedian\|data_raw_reg\[4\]\"" {  } { { "filter_medium.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/filter_medium.v" 57 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245525361 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "filter_medium:FilterMedian\|data_raw_reg\[2\] filter_medium:FilterMedian\|data_raw_reg\[4\] " "Duplicate LATCH primitive \"filter_medium:FilterMedian\|data_raw_reg\[2\]\" merged with LATCH primitive \"filter_medium:FilterMedian\|data_raw_reg\[4\]\"" {  } { { "filter_medium.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/filter_medium.v" 57 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245525361 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "filter_medium:FilterMedian\|data_raw_reg\[1\] filter_medium:FilterMedian\|data_raw_reg\[4\] " "Duplicate LATCH primitive \"filter_medium:FilterMedian\|data_raw_reg\[1\]\" merged with LATCH primitive \"filter_medium:FilterMedian\|data_raw_reg\[4\]\"" {  } { { "filter_medium.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/filter_medium.v" 57 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245525361 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "filter_medium:FilterMedian\|data_raw_reg\[0\] filter_medium:FilterMedian\|data_raw_reg\[4\] " "Duplicate LATCH primitive \"filter_medium:FilterMedian\|data_raw_reg\[0\]\" merged with LATCH primitive \"filter_medium:FilterMedian\|data_raw_reg\[4\]\"" {  } { { "filter_medium.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/filter_medium.v" 57 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448245525361 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1448245525361 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "t_vga_v1/synthesis/submodules/t_vga_v1_sdram_controller.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_sdram_controller.v" 440 -1 0 } } { "t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" 141 -1 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 3167 -1 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_sdram_controller.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_sdram_controller.v" 354 -1 0 } } { "t_vga_v1/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "t_vga_v1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "t_vga_v1/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" 348 -1 0 } } { "t_vga_v1/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_sdram_controller.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_sdram_controller.v" 304 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 3740 -1 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_jtag_uart_0.v" 393 -1 0 } } { "t_vga_v1/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/t_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.v" 599 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "db/a_graycounter_f86.tdf" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/db/a_graycounter_f86.tdf" 37 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1448245525428 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1448245525429 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "top_module.v" "" { Text "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/top_module.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1448245529723 "|top_module|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1448245529723 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "511 " "511 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1448245534207 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1448245534782 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1448245534782 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1448245534878 "|top_module|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1448245534878 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Prj/ICSo/Tuyen/tuyen_vga_v1/output_files/t_vga_v1.map.smsg " "Generated suppressed messages file D:/Prj/ICSo/Tuyen/tuyen_vga_v1/output_files/t_vga_v1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1448245535851 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1448245538032 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448245538032 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5477 " "Implemented 5477 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1448245541354 ""} { "Info" "ICUT_CUT_TM_OPINS" "89 " "Implemented 89 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1448245541354 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "40 " "Implemented 40 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1448245541354 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5144 " "Implemented 5144 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1448245541354 ""} { "Info" "ICUT_CUT_TM_RAMS" "194 " "Implemented 194 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1448245541354 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1448245541354 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1448245541354 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "510 " "Peak virtual memory: 510 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1448245541491 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 23 09:25:41 2015 " "Processing ended: Mon Nov 23 09:25:41 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1448245541491 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1448245541491 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1448245541491 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1448245541491 ""}
