LIBRARY WORK;LIBRARY std;
LIBRARY IEEE;USE IEEE.STD_LOGIC_1164.ALL;USE IEEE.numeric_bit.ALL;USE IEEE.std_logic_arith.all;USE IEEE.numeric_std.all;USE IEEE.std_logic_signed.all;

entity Adder_Subtracter is
    Port ( A : in  STD_LOGIC_VECTOR (3 downto 0);
           B : in  STD_LOGIC_VECTOR (3 downto 0);
           M : in  STD_LOGIC; 
           Sum : out  STD_LOGIC_VECTOR (3 downto 0);
           cout: out  STD_LOGIC);
end entity  Adder_Subtracter;

architecture structural of Adder_Subtracter is

COMPONENT Adder_Subtracter_1bit IS
Port ( A,B,mode : in STD_LOGIC;
 cout,sum : out  STD_LOGIC);
END COMPONENT Adder_Subtracter_1bit;
FOR ALL: Adder_Subtracter_1bit USE ENTITY WORK.Adder_Subtracter_1bit (Adder_Subtracter_1bit);

signal CARRy : STD_LOGIC_VECTOR (2 downto 0);

begin   

bit3:Adder_Subtracter_1bit
PORT MAP(A(3),B(3),M,CARRY (2),Sum(3));
bit2:Adder_Subtracter_1bit
PORT MAP(A(2),B(2),CARRY (2),CARRY (1),Sum(2));
bit1:Adder_Subtracter_1bit
PORT MAP(A(1),B(1),CARRY (1),CARRY (0),Sum(1));
bit0:Adder_Subtracter_1bit
PORT MAP(A(0),B(0),CARRY (0),cout,Sum(0));

end architecture structural;
