// Auto-generated kernels for ggml_vec_swiglu_f32 on sg2044
// RVV Version: rvv_1.0
// Generated by VectorWeaver

#include "ggml_vec_swiglu_f32_kernels.h"

#if defined(__riscv_v) || defined(__riscv_xtheadvector)
#include <riscv_vector.h>
#endif



/*
 * -----------------------------------------------------------------------------
 * Config: TuningConfig(use_intrinsics=True, unroll_factor=1, pipeline_style='serial', use_widening=False, prefetch_distance=0, accumulator_strategy='f32', lmul_strategy='full', use_fused_macc=False, block_batch_size=1)
 * -----------------------------------------------------------------------------
 */


#if defined(__riscv_v)
// Generated function: ggml_vec_swiglu_f32_rvv_intrinsics
// Config: TuningConfig(use_intrinsics=True, unroll_factor=1, pipeline_style='serial', use_widening=False, prefetch_distance=0, accumulator_strategy='f32', lmul_strategy='full', use_fused_macc=False, block_batch_size=1)
// Target: RVV 1.0
void ggml_vec_swiglu_f32_rvv_intrinsics(const int n, float * y, const float * x, const float * g) {
    int i = 0;
    for (; i < n; ) {
        size_t vl = __riscv_vsetvl_e32m1(n - i);
        vfloat32m1_t vx = __riscv_vle32_v_f32m1(x + i, vl);
        vfloat32m1_t vg = __riscv_vle32_v_f32m1(g + i, vl);
        vfloat32m1_t vneg_x = __riscv_vfneg_v_f32m1(vx, vl);
        vfloat32m1_t vz_clamped = __riscv_vfmax_vf_f32m1(vneg_x, -87.3f, vl);
        vz_clamped = __riscv_vfmin_vf_f32m1(vz_clamped, 88.7f, vl);
        const float exp_alpha_f = 12102203.0f;
        const int32_t exp_bias_i  = 1065353216;
        vfloat32m1_t vscaled_z = __riscv_vfmul_vf_f32m1(vz_clamped, exp_alpha_f, vl);
        vint32m1_t vint_z = __riscv_vfcvt_x_f_v_i32m1(vscaled_z, vl);
        vint32m1_t vexp_int = __riscv_vadd_vx_i32m1(vint_z, exp_bias_i, vl);
        vfloat32m1_t vexp_val = __riscv_vreinterpret_v_i32m1_f32m1(vexp_int);
        const float one_f = 1.0f;
        vfloat32m1_t vden = __riscv_vfadd_vf_f32m1(vexp_val, one_f, vl);
        vfloat32m1_t vsilu = __riscv_vfdiv_vv_f32m1(vx, vden, vl);
        // Multiply by gate
        vfloat32m1_t vy = __riscv_vfmul_vv_f32m1(vsilu, vg, vl);
        __riscv_vse32_v_f32m1(y + i, vy, vl);
        i += vl;
    }
}
#endif


/*
 * -----------------------------------------------------------------------------
 * Config: TuningConfig(use_intrinsics=False, unroll_factor=1, pipeline_style='serial', use_widening=False, prefetch_distance=0, accumulator_strategy='f32', lmul_strategy='full', use_fused_macc=False, block_batch_size=1)
 * -----------------------------------------------------------------------------
 */


#if defined(__RVV_ASM_STD) || defined(__riscv_v)

// Helper for tail processing - RVV 1.0 版本
static inline void process_swiglu_tail_asm_fast_ggml_vec_swiglu_f32_baseline(float* y, const float* x, const float* g, size_t vl) {
    const float exp_alpha_f = 12102203.0f;
    const int32_t exp_bias_i  = 1065353216;
    const float one_f = 1.0f;
    asm volatile (
        "vsetvli x0, %[vl], e32, m1, ta, ma\n\t"
        "vle32.v v8, (%[x_ptr])\n\t"
        "vle32.v v11, (%[g_ptr])\n\t"
        "vfneg.v v9, v8\n\t"
        "vfmax.vf v9, v9, %[clamp_min]\n\t"
        "vfmin.vf v9, v9, %[clamp_max]\n\t"
        "vfmul.vf v9, v9, %[exp_alpha]\n\t"
        "vfcvt.x.f.v v10, v9\n\t"
        "vadd.vx v10, v10, %[exp_bias]\n\t"
        "vfadd.vf v9, v10, %[one]\n\t"
        "vfdiv.vv v8, v8, v9\n\t"
        // Multiply by gate
        "vfmul.vv v8, v8, v11\n\t"
        "vse32.v v8, (%[y_ptr])\n\t"
        : : [x_ptr] "r"(x), [g_ptr] "r"(g), [y_ptr] "r"(y), [vl] "r"(vl),
          [clamp_min] "f"(-87.3f), [clamp_max] "f"(88.7f),
          [exp_alpha] "f"(exp_alpha_f), [exp_bias] "r"(exp_bias_i), [one] "f"(one_f)
        : "t0", "memory", "v8", "v9", "v10", "v11"
    );
}

// Generated function: ggml_vec_swiglu_f32_baseline
// Config: TuningConfig(use_intrinsics=False, unroll_factor=1, pipeline_style='serial', use_widening=False, prefetch_distance=0, accumulator_strategy='f32', lmul_strategy='full', use_fused_macc=False, block_batch_size=1)
// Target: RVV 1.0
void ggml_vec_swiglu_f32_baseline(const int n, float * y, const float * x, const float * g) {
    int i = 0;
    const float exp_alpha_f = 12102203.0f;
    const int32_t exp_bias_i  = 1065353216;
    const float one_f = 1.0f;
    
    while (i < n) {
        size_t vl = __riscv_vsetvl_e32m1(n - i);
        
        // Check if we can process `ur` full chunks
        bool can_unroll = true;
        for (int j=1; j < 1; ++j) {
            if (vl * j >= (size_t)(n-i)) {
                can_unroll = false;
                break;
            }
        }
        
        // If unroll_factor is 1, we can't unroll, so this block is effectively disabled.
        // We add a `false` condition to make the C++ compiler optimize it away.
        if (false) {
            size_t vl_bytes = vl * 4;
            asm volatile (
                    // --- Load one chunk (x and g) ---
                    "vsetvli x0, %[vl], e32, m1, ta, ma\n\t"
                    "vle32.v v8, (%[x_ptr])\n\t"
                    "vle32.v v11, (%[g_ptr])\n\t"
                    "add %[x_ptr], %[x_ptr], %[vl_bytes]\n\t"
                    "add %[g_ptr], %[g_ptr], %[vl_bytes]\n\t"

                    // --- Compute silu for one chunk ---
                    "vsetvli x0, %[vl], e32, m1, ta, ma\n\t"
                    "vfneg.v v9, v8\n\t"
                    "vfmax.vf v9, v9, %[clamp_min]\n\t"
                    "vfmin.vf v9, v9, %[clamp_max]\n\t"
                    "vfmul.vf v9, v9, %[exp_alpha]\n\t"
                    "vfcvt.x.f.v v10, v9\n\t"
                    "vadd.vx v10, v10, %[exp_bias]\n\t"
                    "vfadd.vf v9, v10, %[one]\n\t"
                    "vfdiv.vv v8, v8, v9\n\t"
                    // Multiply by gate
                    "vfmul.vv v8, v8, v11\n\t"

                    // --- Store one chunk ---
                    "vsetvli x0, %[vl], e32, m1, ta, ma\n\t"
                    "vse32.v v8, (%[y_ptr])\n\t"
                    "add %[y_ptr], %[y_ptr], %[vl_bytes]\n\t"


                : [x_ptr] "+r"(x), [g_ptr] "+r"(g), [y_ptr] "+r"(y)
                : [vl] "r"(vl), [vl_bytes] "r"(vl_bytes),
                  [clamp_min] "f"(-87.3f), [clamp_max] "f"(88.7f),
                  [exp_alpha] "f"(exp_alpha_f), [exp_bias] "r"(exp_bias_i), [one] "f"(one_f)
                : "memory", "t0", "v10", "v11", "v8", "v9"            );
            i += vl * 1;
        } else {
            // Process remaining tail or single chunk
            process_swiglu_tail_asm_fast_ggml_vec_swiglu_f32_baseline(y + i, x + i, g + i, vl);
            i += vl;
        }
    }
}
#endif


/*
 * -----------------------------------------------------------------------------
 * Config: TuningConfig(use_intrinsics=False, unroll_factor=2, pipeline_style='serial', use_widening=False, prefetch_distance=0, accumulator_strategy='f32', lmul_strategy='full', use_fused_macc=False, block_batch_size=1)
 * -----------------------------------------------------------------------------
 */


#if defined(__RVV_ASM_STD) || defined(__riscv_v)

// Helper for tail processing - RVV 1.0 版本
static inline void process_swiglu_tail_asm_fast_ggml_vec_swiglu_f32_asm_unroll2(float* y, const float* x, const float* g, size_t vl) {
    const float exp_alpha_f = 12102203.0f;
    const int32_t exp_bias_i  = 1065353216;
    const float one_f = 1.0f;
    asm volatile (
        "vsetvli x0, %[vl], e32, m1, ta, ma\n\t"
        "vle32.v v8, (%[x_ptr])\n\t"
        "vle32.v v11, (%[g_ptr])\n\t"
        "vfneg.v v9, v8\n\t"
        "vfmax.vf v9, v9, %[clamp_min]\n\t"
        "vfmin.vf v9, v9, %[clamp_max]\n\t"
        "vfmul.vf v9, v9, %[exp_alpha]\n\t"
        "vfcvt.x.f.v v10, v9\n\t"
        "vadd.vx v10, v10, %[exp_bias]\n\t"
        "vfadd.vf v9, v10, %[one]\n\t"
        "vfdiv.vv v8, v8, v9\n\t"
        // Multiply by gate
        "vfmul.vv v8, v8, v11\n\t"
        "vse32.v v8, (%[y_ptr])\n\t"
        : : [x_ptr] "r"(x), [g_ptr] "r"(g), [y_ptr] "r"(y), [vl] "r"(vl),
          [clamp_min] "f"(-87.3f), [clamp_max] "f"(88.7f),
          [exp_alpha] "f"(exp_alpha_f), [exp_bias] "r"(exp_bias_i), [one] "f"(one_f)
        : "t0", "memory", "v8", "v9", "v10", "v11"
    );
}

// Generated function: ggml_vec_swiglu_f32_asm_unroll2
// Config: TuningConfig(use_intrinsics=False, unroll_factor=2, pipeline_style='serial', use_widening=False, prefetch_distance=0, accumulator_strategy='f32', lmul_strategy='full', use_fused_macc=False, block_batch_size=1)
// Target: RVV 1.0
void ggml_vec_swiglu_f32_asm_unroll2(const int n, float * y, const float * x, const float * g) {
    int i = 0;
    const float exp_alpha_f = 12102203.0f;
    const int32_t exp_bias_i  = 1065353216;
    const float one_f = 1.0f;
    
    while (i < n) {
        size_t vl = __riscv_vsetvl_e32m1(n - i);
        
        // Check if we can process `ur` full chunks
        bool can_unroll = true;
        for (int j=1; j < 2; ++j) {
            if (vl * j >= (size_t)(n-i)) {
                can_unroll = false;
                break;
            }
        }
        
        if (can_unroll) {
            size_t vl_bytes = vl * 4;
            asm volatile (
                    // --- Load one chunk (x and g) ---
                    "vsetvli x0, %[vl], e32, m1, ta, ma\n\t"
                    "vle32.v v8, (%[x_ptr])\n\t"
                    "vle32.v v11, (%[g_ptr])\n\t"
                    "add %[x_ptr], %[x_ptr], %[vl_bytes]\n\t"
                    "add %[g_ptr], %[g_ptr], %[vl_bytes]\n\t"

                    // --- Compute silu for one chunk ---
                    "vsetvli x0, %[vl], e32, m1, ta, ma\n\t"
                    "vfneg.v v9, v8\n\t"
                    "vfmax.vf v9, v9, %[clamp_min]\n\t"
                    "vfmin.vf v9, v9, %[clamp_max]\n\t"
                    "vfmul.vf v9, v9, %[exp_alpha]\n\t"
                    "vfcvt.x.f.v v10, v9\n\t"
                    "vadd.vx v10, v10, %[exp_bias]\n\t"
                    "vfadd.vf v9, v10, %[one]\n\t"
                    "vfdiv.vv v8, v8, v9\n\t"
                    // Multiply by gate
                    "vfmul.vv v8, v8, v11\n\t"

                    // --- Store one chunk ---
                    "vsetvli x0, %[vl], e32, m1, ta, ma\n\t"
                    "vse32.v v8, (%[y_ptr])\n\t"
                    "add %[y_ptr], %[y_ptr], %[vl_bytes]\n\t"

                    // --- Load one chunk (x and g) ---
                    "vsetvli x0, %[vl], e32, m1, ta, ma\n\t"
                    "vle32.v v12, (%[x_ptr])\n\t"
                    "vle32.v v15, (%[g_ptr])\n\t"
                    "add %[x_ptr], %[x_ptr], %[vl_bytes]\n\t"
                    "add %[g_ptr], %[g_ptr], %[vl_bytes]\n\t"

                    // --- Compute silu for one chunk ---
                    "vsetvli x0, %[vl], e32, m1, ta, ma\n\t"
                    "vfneg.v v13, v12\n\t"
                    "vfmax.vf v13, v13, %[clamp_min]\n\t"
                    "vfmin.vf v13, v13, %[clamp_max]\n\t"
                    "vfmul.vf v13, v13, %[exp_alpha]\n\t"
                    "vfcvt.x.f.v v14, v13\n\t"
                    "vadd.vx v14, v14, %[exp_bias]\n\t"
                    "vfadd.vf v13, v14, %[one]\n\t"
                    "vfdiv.vv v12, v12, v13\n\t"
                    // Multiply by gate
                    "vfmul.vv v12, v12, v15\n\t"

                    // --- Store one chunk ---
                    "vsetvli x0, %[vl], e32, m1, ta, ma\n\t"
                    "vse32.v v12, (%[y_ptr])\n\t"
                    "add %[y_ptr], %[y_ptr], %[vl_bytes]\n\t"


                : [x_ptr] "+r"(x), [g_ptr] "+r"(g), [y_ptr] "+r"(y)
                : [vl] "r"(vl), [vl_bytes] "r"(vl_bytes),
                  [clamp_min] "f"(-87.3f), [clamp_max] "f"(88.7f),
                  [exp_alpha] "f"(exp_alpha_f), [exp_bias] "r"(exp_bias_i), [one] "f"(one_f)
                : "memory", "t0", "v10", "v11", "v12", "v13", "v14", "v15", "v8", "v9"            );
            i += vl * 2;
        } else {
            // Process remaining tail or single chunk
            process_swiglu_tail_asm_fast_ggml_vec_swiglu_f32_asm_unroll2(y + i, x + i, g + i, vl);
            i += vl;
        }
    }
}
#endif


/*
 * -----------------------------------------------------------------------------
 * Config: TuningConfig(use_intrinsics=False, unroll_factor=2, pipeline_style='interleaved', use_widening=False, prefetch_distance=0, accumulator_strategy='f32', lmul_strategy='full', use_fused_macc=False, block_batch_size=1)
 * -----------------------------------------------------------------------------
 */


#if defined(__RVV_ASM_STD) || defined(__riscv_v)

// Helper for tail processing - RVV 1.0 版本
static inline void process_swiglu_tail_asm_fast_ggml_vec_swiglu_f32_asm_unroll2_interleaved(float* y, const float* x, const float* g, size_t vl) {
    const float exp_alpha_f = 12102203.0f;
    const int32_t exp_bias_i  = 1065353216;
    const float one_f = 1.0f;
    asm volatile (
        "vsetvli x0, %[vl], e32, m1, ta, ma\n\t"
        "vle32.v v8, (%[x_ptr])\n\t"
        "vle32.v v11, (%[g_ptr])\n\t"
        "vfneg.v v9, v8\n\t"
        "vfmax.vf v9, v9, %[clamp_min]\n\t"
        "vfmin.vf v9, v9, %[clamp_max]\n\t"
        "vfmul.vf v9, v9, %[exp_alpha]\n\t"
        "vfcvt.x.f.v v10, v9\n\t"
        "vadd.vx v10, v10, %[exp_bias]\n\t"
        "vfadd.vf v9, v10, %[one]\n\t"
        "vfdiv.vv v8, v8, v9\n\t"
        // Multiply by gate
        "vfmul.vv v8, v8, v11\n\t"
        "vse32.v v8, (%[y_ptr])\n\t"
        : : [x_ptr] "r"(x), [g_ptr] "r"(g), [y_ptr] "r"(y), [vl] "r"(vl),
          [clamp_min] "f"(-87.3f), [clamp_max] "f"(88.7f),
          [exp_alpha] "f"(exp_alpha_f), [exp_bias] "r"(exp_bias_i), [one] "f"(one_f)
        : "t0", "memory", "v8", "v9", "v10", "v11"
    );
}

// Generated function: ggml_vec_swiglu_f32_asm_unroll2_interleaved
// Config: TuningConfig(use_intrinsics=False, unroll_factor=2, pipeline_style='interleaved', use_widening=False, prefetch_distance=0, accumulator_strategy='f32', lmul_strategy='full', use_fused_macc=False, block_batch_size=1)
// Target: RVV 1.0
void ggml_vec_swiglu_f32_asm_unroll2_interleaved(const int n, float * y, const float * x, const float * g) {
    int i = 0;
    const float exp_alpha_f = 12102203.0f;
    const int32_t exp_bias_i  = 1065353216;
    const float one_f = 1.0f;
    
    while (i < n) {
        size_t vl = __riscv_vsetvl_e32m1(n - i);
        
        // Check if we can process `ur` full chunks
        bool can_unroll = true;
        for (int j=1; j < 2; ++j) {
            if (vl * j >= (size_t)(n-i)) {
                can_unroll = false;
                break;
            }
        }
        
        if (can_unroll) {
            size_t vl_bytes = vl * 4;
            asm volatile (
                    // --- Load all chunks (x and g) ---
                    "vsetvli x0, %[vl], e32, m1, ta, ma\n\t"
                    "vle32.v v8, (%[x_ptr])\n\t"
                    "vle32.v v11, (%[g_ptr])\n\t"
                    "add %[x_ptr], %[x_ptr], %[vl_bytes]\n\t"
                    "add %[g_ptr], %[g_ptr], %[vl_bytes]\n\t"
                    "vsetvli x0, %[vl], e32, m1, ta, ma\n\t"
                    "vle32.v v12, (%[x_ptr])\n\t"
                    "vle32.v v15, (%[g_ptr])\n\t"
                    "add %[x_ptr], %[x_ptr], %[vl_bytes]\n\t"
                    "add %[g_ptr], %[g_ptr], %[vl_bytes]\n\t"
                    
                    // --- Compute silu for all chunks ---
                    "vsetvli x0, %[vl], e32, m1, ta, ma\n\t"
                    "vfneg.v v9, v8\n\t"
                    "vfmax.vf v9, v9, %[clamp_min]\n\t"
                    "vfmin.vf v9, v9, %[clamp_max]\n\t"
                    "vfmul.vf v9, v9, %[exp_alpha]\n\t"
                    "vfcvt.x.f.v v10, v9\n\t"
                    "vadd.vx v10, v10, %[exp_bias]\n\t"
                    "vfadd.vf v9, v10, %[one]\n\t"
                    "vfdiv.vv v8, v8, v9\n\t"
                    // Multiply by gate
                    "vfmul.vv v8, v8, v11\n\t"
                    "vsetvli x0, %[vl], e32, m1, ta, ma\n\t"
                    "vfneg.v v13, v12\n\t"
                    "vfmax.vf v13, v13, %[clamp_min]\n\t"
                    "vfmin.vf v13, v13, %[clamp_max]\n\t"
                    "vfmul.vf v13, v13, %[exp_alpha]\n\t"
                    "vfcvt.x.f.v v14, v13\n\t"
                    "vadd.vx v14, v14, %[exp_bias]\n\t"
                    "vfadd.vf v13, v14, %[one]\n\t"
                    "vfdiv.vv v12, v12, v13\n\t"
                    // Multiply by gate
                    "vfmul.vv v12, v12, v15\n\t"
                    
                    // --- Store all chunks ---
                    "vsetvli x0, %[vl], e32, m1, ta, ma\n\t"
                    "vse32.v v8, (%[y_ptr])\n\t"
                    "add %[y_ptr], %[y_ptr], %[vl_bytes]\n\t"
                    "vsetvli x0, %[vl], e32, m1, ta, ma\n\t"
                    "vse32.v v12, (%[y_ptr])\n\t"
                    "add %[y_ptr], %[y_ptr], %[vl_bytes]\n\t"

                : [x_ptr] "+r"(x), [g_ptr] "+r"(g), [y_ptr] "+r"(y)
                : [vl] "r"(vl), [vl_bytes] "r"(vl_bytes),
                  [clamp_min] "f"(-87.3f), [clamp_max] "f"(88.7f),
                  [exp_alpha] "f"(exp_alpha_f), [exp_bias] "r"(exp_bias_i), [one] "f"(one_f)
                : "memory", "t0", "v10", "v11", "v12", "v13", "v14", "v15", "v8", "v9"            );
            i += vl * 2;
        } else {
            // Process remaining tail or single chunk
            process_swiglu_tail_asm_fast_ggml_vec_swiglu_f32_asm_unroll2_interleaved(y + i, x + i, g + i, vl);
            i += vl;
        }
    }
}
#endif


/*
 * -----------------------------------------------------------------------------
 * Config: TuningConfig(use_intrinsics=False, unroll_factor=4, pipeline_style='serial', use_widening=False, prefetch_distance=0, accumulator_strategy='f32', lmul_strategy='full', use_fused_macc=False, block_batch_size=1)
 * -----------------------------------------------------------------------------
 */


#if defined(__RVV_ASM_STD) || defined(__riscv_v)

// Helper for tail processing - RVV 1.0 版本
static inline void process_swiglu_tail_asm_fast_ggml_vec_swiglu_f32_asm_unroll4(float* y, const float* x, const float* g, size_t vl) {
    const float exp_alpha_f = 12102203.0f;
    const int32_t exp_bias_i  = 1065353216;
    const float one_f = 1.0f;
    asm volatile (
        "vsetvli x0, %[vl], e32, m1, ta, ma\n\t"
        "vle32.v v8, (%[x_ptr])\n\t"
        "vle32.v v11, (%[g_ptr])\n\t"
        "vfneg.v v9, v8\n\t"
        "vfmax.vf v9, v9, %[clamp_min]\n\t"
        "vfmin.vf v9, v9, %[clamp_max]\n\t"
        "vfmul.vf v9, v9, %[exp_alpha]\n\t"
        "vfcvt.x.f.v v10, v9\n\t"
        "vadd.vx v10, v10, %[exp_bias]\n\t"
        "vfadd.vf v9, v10, %[one]\n\t"
        "vfdiv.vv v8, v8, v9\n\t"
        // Multiply by gate
        "vfmul.vv v8, v8, v11\n\t"
        "vse32.v v8, (%[y_ptr])\n\t"
        : : [x_ptr] "r"(x), [g_ptr] "r"(g), [y_ptr] "r"(y), [vl] "r"(vl),
          [clamp_min] "f"(-87.3f), [clamp_max] "f"(88.7f),
          [exp_alpha] "f"(exp_alpha_f), [exp_bias] "r"(exp_bias_i), [one] "f"(one_f)
        : "t0", "memory", "v8", "v9", "v10", "v11"
    );
}

// Generated function: ggml_vec_swiglu_f32_asm_unroll4
// Config: TuningConfig(use_intrinsics=False, unroll_factor=4, pipeline_style='serial', use_widening=False, prefetch_distance=0, accumulator_strategy='f32', lmul_strategy='full', use_fused_macc=False, block_batch_size=1)
// Target: RVV 1.0
void ggml_vec_swiglu_f32_asm_unroll4(const int n, float * y, const float * x, const float * g) {
    int i = 0;
    const float exp_alpha_f = 12102203.0f;
    const int32_t exp_bias_i  = 1065353216;
    const float one_f = 1.0f;
    
    while (i < n) {
        size_t vl = __riscv_vsetvl_e32m1(n - i);
        
        // Check if we can process `ur` full chunks
        bool can_unroll = true;
        for (int j=1; j < 4; ++j) {
            if (vl * j >= (size_t)(n-i)) {
                can_unroll = false;
                break;
            }
        }
        
        if (can_unroll) {
            size_t vl_bytes = vl * 4;
            asm volatile (
                    // --- Load one chunk (x and g) ---
                    "vsetvli x0, %[vl], e32, m1, ta, ma\n\t"
                    "vle32.v v8, (%[x_ptr])\n\t"
                    "vle32.v v11, (%[g_ptr])\n\t"
                    "add %[x_ptr], %[x_ptr], %[vl_bytes]\n\t"
                    "add %[g_ptr], %[g_ptr], %[vl_bytes]\n\t"

                    // --- Compute silu for one chunk ---
                    "vsetvli x0, %[vl], e32, m1, ta, ma\n\t"
                    "vfneg.v v9, v8\n\t"
                    "vfmax.vf v9, v9, %[clamp_min]\n\t"
                    "vfmin.vf v9, v9, %[clamp_max]\n\t"
                    "vfmul.vf v9, v9, %[exp_alpha]\n\t"
                    "vfcvt.x.f.v v10, v9\n\t"
                    "vadd.vx v10, v10, %[exp_bias]\n\t"
                    "vfadd.vf v9, v10, %[one]\n\t"
                    "vfdiv.vv v8, v8, v9\n\t"
                    // Multiply by gate
                    "vfmul.vv v8, v8, v11\n\t"

                    // --- Store one chunk ---
                    "vsetvli x0, %[vl], e32, m1, ta, ma\n\t"
                    "vse32.v v8, (%[y_ptr])\n\t"
                    "add %[y_ptr], %[y_ptr], %[vl_bytes]\n\t"

                    // --- Load one chunk (x and g) ---
                    "vsetvli x0, %[vl], e32, m1, ta, ma\n\t"
                    "vle32.v v12, (%[x_ptr])\n\t"
                    "vle32.v v15, (%[g_ptr])\n\t"
                    "add %[x_ptr], %[x_ptr], %[vl_bytes]\n\t"
                    "add %[g_ptr], %[g_ptr], %[vl_bytes]\n\t"

                    // --- Compute silu for one chunk ---
                    "vsetvli x0, %[vl], e32, m1, ta, ma\n\t"
                    "vfneg.v v13, v12\n\t"
                    "vfmax.vf v13, v13, %[clamp_min]\n\t"
                    "vfmin.vf v13, v13, %[clamp_max]\n\t"
                    "vfmul.vf v13, v13, %[exp_alpha]\n\t"
                    "vfcvt.x.f.v v14, v13\n\t"
                    "vadd.vx v14, v14, %[exp_bias]\n\t"
                    "vfadd.vf v13, v14, %[one]\n\t"
                    "vfdiv.vv v12, v12, v13\n\t"
                    // Multiply by gate
                    "vfmul.vv v12, v12, v15\n\t"

                    // --- Store one chunk ---
                    "vsetvli x0, %[vl], e32, m1, ta, ma\n\t"
                    "vse32.v v12, (%[y_ptr])\n\t"
                    "add %[y_ptr], %[y_ptr], %[vl_bytes]\n\t"

                    // --- Load one chunk (x and g) ---
                    "vsetvli x0, %[vl], e32, m1, ta, ma\n\t"
                    "vle32.v v16, (%[x_ptr])\n\t"
                    "vle32.v v19, (%[g_ptr])\n\t"
                    "add %[x_ptr], %[x_ptr], %[vl_bytes]\n\t"
                    "add %[g_ptr], %[g_ptr], %[vl_bytes]\n\t"

                    // --- Compute silu for one chunk ---
                    "vsetvli x0, %[vl], e32, m1, ta, ma\n\t"
                    "vfneg.v v17, v16\n\t"
                    "vfmax.vf v17, v17, %[clamp_min]\n\t"
                    "vfmin.vf v17, v17, %[clamp_max]\n\t"
                    "vfmul.vf v17, v17, %[exp_alpha]\n\t"
                    "vfcvt.x.f.v v18, v17\n\t"
                    "vadd.vx v18, v18, %[exp_bias]\n\t"
                    "vfadd.vf v17, v18, %[one]\n\t"
                    "vfdiv.vv v16, v16, v17\n\t"
                    // Multiply by gate
                    "vfmul.vv v16, v16, v19\n\t"

                    // --- Store one chunk ---
                    "vsetvli x0, %[vl], e32, m1, ta, ma\n\t"
                    "vse32.v v16, (%[y_ptr])\n\t"
                    "add %[y_ptr], %[y_ptr], %[vl_bytes]\n\t"

                    // --- Load one chunk (x and g) ---
                    "vsetvli x0, %[vl], e32, m1, ta, ma\n\t"
                    "vle32.v v20, (%[x_ptr])\n\t"
                    "vle32.v v23, (%[g_ptr])\n\t"
                    "add %[x_ptr], %[x_ptr], %[vl_bytes]\n\t"
                    "add %[g_ptr], %[g_ptr], %[vl_bytes]\n\t"

                    // --- Compute silu for one chunk ---
                    "vsetvli x0, %[vl], e32, m1, ta, ma\n\t"
                    "vfneg.v v21, v20\n\t"
                    "vfmax.vf v21, v21, %[clamp_min]\n\t"
                    "vfmin.vf v21, v21, %[clamp_max]\n\t"
                    "vfmul.vf v21, v21, %[exp_alpha]\n\t"
                    "vfcvt.x.f.v v22, v21\n\t"
                    "vadd.vx v22, v22, %[exp_bias]\n\t"
                    "vfadd.vf v21, v22, %[one]\n\t"
                    "vfdiv.vv v20, v20, v21\n\t"
                    // Multiply by gate
                    "vfmul.vv v20, v20, v23\n\t"

                    // --- Store one chunk ---
                    "vsetvli x0, %[vl], e32, m1, ta, ma\n\t"
                    "vse32.v v20, (%[y_ptr])\n\t"
                    "add %[y_ptr], %[y_ptr], %[vl_bytes]\n\t"


                : [x_ptr] "+r"(x), [g_ptr] "+r"(g), [y_ptr] "+r"(y)
                : [vl] "r"(vl), [vl_bytes] "r"(vl_bytes),
                  [clamp_min] "f"(-87.3f), [clamp_max] "f"(88.7f),
                  [exp_alpha] "f"(exp_alpha_f), [exp_bias] "r"(exp_bias_i), [one] "f"(one_f)
                : "memory", "t0", "v10", "v11", "v12", "v13", "v14", "v15", "v16", "v17", "v18", "v19", "v20", "v21", "v22", "v23", "v8", "v9"            );
            i += vl * 4;
        } else {
            // Process remaining tail or single chunk
            process_swiglu_tail_asm_fast_ggml_vec_swiglu_f32_asm_unroll4(y + i, x + i, g + i, vl);
            i += vl;
        }
    }
}
#endif


/*
 * -----------------------------------------------------------------------------
 * Config: TuningConfig(use_intrinsics=False, unroll_factor=4, pipeline_style='interleaved', use_widening=False, prefetch_distance=0, accumulator_strategy='f32', lmul_strategy='full', use_fused_macc=False, block_batch_size=1)
 * -----------------------------------------------------------------------------
 */


#if defined(__RVV_ASM_STD) || defined(__riscv_v)

// Helper for tail processing - RVV 1.0 版本
static inline void process_swiglu_tail_asm_fast_ggml_vec_swiglu_f32_asm_unroll4_interleaved(float* y, const float* x, const float* g, size_t vl) {
    const float exp_alpha_f = 12102203.0f;
    const int32_t exp_bias_i  = 1065353216;
    const float one_f = 1.0f;
    asm volatile (
        "vsetvli x0, %[vl], e32, m1, ta, ma\n\t"
        "vle32.v v8, (%[x_ptr])\n\t"
        "vle32.v v11, (%[g_ptr])\n\t"
        "vfneg.v v9, v8\n\t"
        "vfmax.vf v9, v9, %[clamp_min]\n\t"
        "vfmin.vf v9, v9, %[clamp_max]\n\t"
        "vfmul.vf v9, v9, %[exp_alpha]\n\t"
        "vfcvt.x.f.v v10, v9\n\t"
        "vadd.vx v10, v10, %[exp_bias]\n\t"
        "vfadd.vf v9, v10, %[one]\n\t"
        "vfdiv.vv v8, v8, v9\n\t"
        // Multiply by gate
        "vfmul.vv v8, v8, v11\n\t"
        "vse32.v v8, (%[y_ptr])\n\t"
        : : [x_ptr] "r"(x), [g_ptr] "r"(g), [y_ptr] "r"(y), [vl] "r"(vl),
          [clamp_min] "f"(-87.3f), [clamp_max] "f"(88.7f),
          [exp_alpha] "f"(exp_alpha_f), [exp_bias] "r"(exp_bias_i), [one] "f"(one_f)
        : "t0", "memory", "v8", "v9", "v10", "v11"
    );
}

// Generated function: ggml_vec_swiglu_f32_asm_unroll4_interleaved
// Config: TuningConfig(use_intrinsics=False, unroll_factor=4, pipeline_style='interleaved', use_widening=False, prefetch_distance=0, accumulator_strategy='f32', lmul_strategy='full', use_fused_macc=False, block_batch_size=1)
// Target: RVV 1.0
void ggml_vec_swiglu_f32_asm_unroll4_interleaved(const int n, float * y, const float * x, const float * g) {
    int i = 0;
    const float exp_alpha_f = 12102203.0f;
    const int32_t exp_bias_i  = 1065353216;
    const float one_f = 1.0f;
    
    while (i < n) {
        size_t vl = __riscv_vsetvl_e32m1(n - i);
        
        // Check if we can process `ur` full chunks
        bool can_unroll = true;
        for (int j=1; j < 4; ++j) {
            if (vl * j >= (size_t)(n-i)) {
                can_unroll = false;
                break;
            }
        }
        
        if (can_unroll) {
            size_t vl_bytes = vl * 4;
            asm volatile (
                    // --- Load all chunks (x and g) ---
                    "vsetvli x0, %[vl], e32, m1, ta, ma\n\t"
                    "vle32.v v8, (%[x_ptr])\n\t"
                    "vle32.v v11, (%[g_ptr])\n\t"
                    "add %[x_ptr], %[x_ptr], %[vl_bytes]\n\t"
                    "add %[g_ptr], %[g_ptr], %[vl_bytes]\n\t"
                    "vsetvli x0, %[vl], e32, m1, ta, ma\n\t"
                    "vle32.v v12, (%[x_ptr])\n\t"
                    "vle32.v v15, (%[g_ptr])\n\t"
                    "add %[x_ptr], %[x_ptr], %[vl_bytes]\n\t"
                    "add %[g_ptr], %[g_ptr], %[vl_bytes]\n\t"
                    "vsetvli x0, %[vl], e32, m1, ta, ma\n\t"
                    "vle32.v v16, (%[x_ptr])\n\t"
                    "vle32.v v19, (%[g_ptr])\n\t"
                    "add %[x_ptr], %[x_ptr], %[vl_bytes]\n\t"
                    "add %[g_ptr], %[g_ptr], %[vl_bytes]\n\t"
                    "vsetvli x0, %[vl], e32, m1, ta, ma\n\t"
                    "vle32.v v20, (%[x_ptr])\n\t"
                    "vle32.v v23, (%[g_ptr])\n\t"
                    "add %[x_ptr], %[x_ptr], %[vl_bytes]\n\t"
                    "add %[g_ptr], %[g_ptr], %[vl_bytes]\n\t"
                    
                    // --- Compute silu for all chunks ---
                    "vsetvli x0, %[vl], e32, m1, ta, ma\n\t"
                    "vfneg.v v9, v8\n\t"
                    "vfmax.vf v9, v9, %[clamp_min]\n\t"
                    "vfmin.vf v9, v9, %[clamp_max]\n\t"
                    "vfmul.vf v9, v9, %[exp_alpha]\n\t"
                    "vfcvt.x.f.v v10, v9\n\t"
                    "vadd.vx v10, v10, %[exp_bias]\n\t"
                    "vfadd.vf v9, v10, %[one]\n\t"
                    "vfdiv.vv v8, v8, v9\n\t"
                    // Multiply by gate
                    "vfmul.vv v8, v8, v11\n\t"
                    "vsetvli x0, %[vl], e32, m1, ta, ma\n\t"
                    "vfneg.v v13, v12\n\t"
                    "vfmax.vf v13, v13, %[clamp_min]\n\t"
                    "vfmin.vf v13, v13, %[clamp_max]\n\t"
                    "vfmul.vf v13, v13, %[exp_alpha]\n\t"
                    "vfcvt.x.f.v v14, v13\n\t"
                    "vadd.vx v14, v14, %[exp_bias]\n\t"
                    "vfadd.vf v13, v14, %[one]\n\t"
                    "vfdiv.vv v12, v12, v13\n\t"
                    // Multiply by gate
                    "vfmul.vv v12, v12, v15\n\t"
                    "vsetvli x0, %[vl], e32, m1, ta, ma\n\t"
                    "vfneg.v v17, v16\n\t"
                    "vfmax.vf v17, v17, %[clamp_min]\n\t"
                    "vfmin.vf v17, v17, %[clamp_max]\n\t"
                    "vfmul.vf v17, v17, %[exp_alpha]\n\t"
                    "vfcvt.x.f.v v18, v17\n\t"
                    "vadd.vx v18, v18, %[exp_bias]\n\t"
                    "vfadd.vf v17, v18, %[one]\n\t"
                    "vfdiv.vv v16, v16, v17\n\t"
                    // Multiply by gate
                    "vfmul.vv v16, v16, v19\n\t"
                    "vsetvli x0, %[vl], e32, m1, ta, ma\n\t"
                    "vfneg.v v21, v20\n\t"
                    "vfmax.vf v21, v21, %[clamp_min]\n\t"
                    "vfmin.vf v21, v21, %[clamp_max]\n\t"
                    "vfmul.vf v21, v21, %[exp_alpha]\n\t"
                    "vfcvt.x.f.v v22, v21\n\t"
                    "vadd.vx v22, v22, %[exp_bias]\n\t"
                    "vfadd.vf v21, v22, %[one]\n\t"
                    "vfdiv.vv v20, v20, v21\n\t"
                    // Multiply by gate
                    "vfmul.vv v20, v20, v23\n\t"
                    
                    // --- Store all chunks ---
                    "vsetvli x0, %[vl], e32, m1, ta, ma\n\t"
                    "vse32.v v8, (%[y_ptr])\n\t"
                    "add %[y_ptr], %[y_ptr], %[vl_bytes]\n\t"
                    "vsetvli x0, %[vl], e32, m1, ta, ma\n\t"
                    "vse32.v v12, (%[y_ptr])\n\t"
                    "add %[y_ptr], %[y_ptr], %[vl_bytes]\n\t"
                    "vsetvli x0, %[vl], e32, m1, ta, ma\n\t"
                    "vse32.v v16, (%[y_ptr])\n\t"
                    "add %[y_ptr], %[y_ptr], %[vl_bytes]\n\t"
                    "vsetvli x0, %[vl], e32, m1, ta, ma\n\t"
                    "vse32.v v20, (%[y_ptr])\n\t"
                    "add %[y_ptr], %[y_ptr], %[vl_bytes]\n\t"

                : [x_ptr] "+r"(x), [g_ptr] "+r"(g), [y_ptr] "+r"(y)
                : [vl] "r"(vl), [vl_bytes] "r"(vl_bytes),
                  [clamp_min] "f"(-87.3f), [clamp_max] "f"(88.7f),
                  [exp_alpha] "f"(exp_alpha_f), [exp_bias] "r"(exp_bias_i), [one] "f"(one_f)
                : "memory", "t0", "v10", "v11", "v12", "v13", "v14", "v15", "v16", "v17", "v18", "v19", "v20", "v21", "v22", "v23", "v8", "v9"            );
            i += vl * 4;
        } else {
            // Process remaining tail or single chunk
            process_swiglu_tail_asm_fast_ggml_vec_swiglu_f32_asm_unroll4_interleaved(y + i, x + i, g + i, vl);
            i += vl;
        }
    }
}
#endif
