Analysis & Synthesis report for vgaController
Wed Oct 05 15:29:53 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |vga|videoGenerador:vG|controlTOP:control|Mover:move|estadoActual
  9. State Machine - |vga|videoGenerador:vG|controlTOP:control|Turnos:turno|estadoActual
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: videoGenerador:vG|controlTOP:control|Turnos:turno|buttonBouncer:bouncer
 15. Parameter Settings for User Entity Instance: videoGenerador:vG|controlTOP:control|Mover:move|buttonBouncer:bouncer
 16. Port Connectivity Checks: "videoGenerador:vG|controlTOP:control|mux_9a1:comb_3"
 17. Port Connectivity Checks: "videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla8"
 18. Port Connectivity Checks: "videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla8"
 19. Port Connectivity Checks: "videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla7"
 20. Port Connectivity Checks: "videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla7"
 21. Port Connectivity Checks: "videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla6"
 22. Port Connectivity Checks: "videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla6"
 23. Port Connectivity Checks: "videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla5"
 24. Port Connectivity Checks: "videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla5"
 25. Port Connectivity Checks: "videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla4"
 26. Port Connectivity Checks: "videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla4"
 27. Port Connectivity Checks: "videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla3"
 28. Port Connectivity Checks: "videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla3"
 29. Port Connectivity Checks: "videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla2"
 30. Port Connectivity Checks: "videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla2"
 31. Port Connectivity Checks: "videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla1"
 32. Port Connectivity Checks: "videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla1"
 33. Port Connectivity Checks: "videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0|sprite_Circle:Jugador2"
 34. Port Connectivity Checks: "videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"
 35. Port Connectivity Checks: "videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla0"
 36. Port Connectivity Checks: "videoGenerador:vG|controlTOP:control|rectgen:seleccionador"
 37. Port Connectivity Checks: "videoGenerador:vG|controlTOP:control|Turnos:turno"
 38. Post-Synthesis Netlist Statistics for Top Partition
 39. Elapsed Time Per Partition
 40. Analysis & Synthesis Messages
 41. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Oct 05 15:29:52 2022       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; vgaController                               ;
; Top-level Entity Name           ; vga                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 40                                          ;
; Total pins                      ; 42                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; vga                ; vgaController      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                           ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                       ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------+---------+
; contadorXY.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/contadorXY.sv       ;         ;
; controladorVGA.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controladorVGA.sv   ;         ;
; rectgen.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv          ;         ;
; videoGenerador.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/videoGenerador.sv   ;         ;
; vga.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv              ;         ;
; divisorClk.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/divisorClk.sv       ;         ;
; lineas.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/lineas.sv           ;         ;
; muxSeleccionador.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv ;         ;
; deco.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv             ;         ;
; regfile1x24b.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/regfile1x24b.sv     ;         ;
; controlTOP.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv       ;         ;
; mux_9a1.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv          ;         ;
; pos_edge_det2.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/pos_edge_det2.sv    ;         ;
; spriteCircle.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spriteCircle.sv     ;         ;
; ROM_Circle.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_Circle.sv       ;         ;
; spritePosition.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition.sv   ;         ;
; ROM_X.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv            ;         ;
; sprite_X.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/sprite_X.sv         ;         ;
; Turnos.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/Turnos.sv           ;         ;
; buttonBouncer.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/buttonBouncer.sv    ;         ;
; Mover.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/Mover.sv            ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                   ;
+---------------------------------------------+-------------------------------------------------+
; Resource                                    ; Usage                                           ;
+---------------------------------------------+-------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 151                                             ;
;                                             ;                                                 ;
; Combinational ALUT usage for logic          ; 224                                             ;
;     -- 7 input functions                    ; 0                                               ;
;     -- 6 input functions                    ; 77                                              ;
;     -- 5 input functions                    ; 49                                              ;
;     -- 4 input functions                    ; 47                                              ;
;     -- <=3 input functions                  ; 51                                              ;
;                                             ;                                                 ;
; Dedicated logic registers                   ; 40                                              ;
;                                             ;                                                 ;
; I/O pins                                    ; 42                                              ;
;                                             ;                                                 ;
; Total DSP Blocks                            ; 0                                               ;
;                                             ;                                                 ;
; Maximum fan-out node                        ; controladorVGA:cntVGA|contadorXY:CXY|cuentaY[4] ;
; Maximum fan-out                             ; 64                                              ;
; Total fan-out                               ; 1236                                            ;
; Average fan-out                             ; 3.55                                            ;
+---------------------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                 ;
+------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node               ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                           ; Entity Name      ; Library Name ;
+------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------+------------------+--------------+
; |vga                                     ; 224 (0)             ; 40 (0)                    ; 0                 ; 0          ; 42   ; 0            ; |vga                                                                                                          ; vga              ; work         ;
;    |controladorVGA:cntVGA|               ; 33 (9)              ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |vga|controladorVGA:cntVGA                                                                                    ; controladorVGA   ; work         ;
;       |contadorXY:CXY|                   ; 24 (24)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |vga|controladorVGA:cntVGA|contadorXY:CXY                                                                     ; contadorXY       ; work         ;
;    |divisorClk:dv|                       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|divisorClk:dv                                                                                            ; divisorClk       ; work         ;
;    |videoGenerador:vG|                   ; 190 (0)             ; 18 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGenerador:vG                                                                                        ; videoGenerador   ; work         ;
;       |controlTOP:control|               ; 190 (0)             ; 18 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGenerador:vG|controlTOP:control                                                                     ; controlTOP       ; work         ;
;          |Turnos:turno|                  ; 14 (1)              ; 16 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGenerador:vG|controlTOP:control|Turnos:turno                                                        ; Turnos           ; work         ;
;             |buttonBouncer:bouncer|      ; 13 (13)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGenerador:vG|controlTOP:control|Turnos:turno|buttonBouncer:bouncer                                  ; buttonBouncer    ; work         ;
;          |lineas:CuatroLineas|           ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGenerador:vG|controlTOP:control|lineas:CuatroLineas                                                 ; lineas           ; work         ;
;          |muxSeleccionador:casilla0|     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0                                           ; muxSeleccionador ; work         ;
;          |muxSeleccionador:casilla1|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla1                                           ; muxSeleccionador ; work         ;
;          |muxSeleccionador:casilla2|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla2                                           ; muxSeleccionador ; work         ;
;          |muxSeleccionador:casilla3|     ; 6 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla3                                           ; muxSeleccionador ; work         ;
;             |sprite_X:Jugador1|          ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla3|sprite_X:Jugador1                         ; sprite_X         ; work         ;
;                |spritePosition:position| ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla3|sprite_X:Jugador1|spritePosition:position ; spritePosition   ; work         ;
;          |muxSeleccionador:casilla4|     ; 7 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla4                                           ; muxSeleccionador ; work         ;
;             |sprite_X:Jugador1|          ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla4|sprite_X:Jugador1                         ; sprite_X         ; work         ;
;                |spritePosition:position| ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla4|sprite_X:Jugador1|spritePosition:position ; spritePosition   ; work         ;
;          |muxSeleccionador:casilla5|     ; 32 (2)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla5                                           ; muxSeleccionador ; work         ;
;             |sprite_X:Jugador1|          ; 30 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla5|sprite_X:Jugador1                         ; sprite_X         ; work         ;
;                |ROM_X:rom|               ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla5|sprite_X:Jugador1|ROM_X:rom               ; ROM_X            ; work         ;
;                |spritePosition:position| ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla5|sprite_X:Jugador1|spritePosition:position ; spritePosition   ; work         ;
;          |muxSeleccionador:casilla6|     ; 6 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla6                                           ; muxSeleccionador ; work         ;
;             |sprite_X:Jugador1|          ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla6|sprite_X:Jugador1                         ; sprite_X         ; work         ;
;                |spritePosition:position| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla6|sprite_X:Jugador1|spritePosition:position ; spritePosition   ; work         ;
;          |muxSeleccionador:casilla7|     ; 7 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla7                                           ; muxSeleccionador ; work         ;
;             |sprite_X:Jugador1|          ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla7|sprite_X:Jugador1                         ; sprite_X         ; work         ;
;                |spritePosition:position| ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla7|sprite_X:Jugador1|spritePosition:position ; spritePosition   ; work         ;
;          |muxSeleccionador:casilla8|     ; 96 (1)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla8                                           ; muxSeleccionador ; work         ;
;             |sprite_X:Jugador1|          ; 95 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla8|sprite_X:Jugador1                         ; sprite_X         ; work         ;
;                |ROM_X:rom|               ; 55 (55)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla8|sprite_X:Jugador1|ROM_X:rom               ; ROM_X            ; work         ;
;                |spritePosition:position| ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla8|sprite_X:Jugador1|spritePosition:position ; spritePosition   ; work         ;
;          |mux_9a1:comb_3|                ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGenerador:vG|controlTOP:control|mux_9a1:comb_3                                                      ; mux_9a1          ; work         ;
;          |rectgen:seleccionador|         ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador                                               ; rectgen          ; work         ;
;          |regfile1x24b:memoria_Casilla0| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla0                                       ; regfile1x24b     ; work         ;
;          |regfile1x24b:memoria_Casilla8| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla8                                       ; regfile1x24b     ; work         ;
+------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |vga|videoGenerador:vG|controlTOP:control|Mover:move|estadoActual                                                                                                                     ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; estadoActual.0111 ; estadoActual.0110 ; estadoActual.0101 ; estadoActual.0100 ; estadoActual.0011 ; estadoActual.0010 ; estadoActual.0001 ; estadoActual.0000 ; estadoActual.1000 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; estadoActual.0000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; estadoActual.0001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ; 0                 ;
; estadoActual.0010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ; 0                 ;
; estadoActual.0011 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ; 0                 ;
; estadoActual.0100 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ;
; estadoActual.0101 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ;
; estadoActual.0110 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ;
; estadoActual.0111 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ;
; estadoActual.1000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |vga|videoGenerador:vG|controlTOP:control|Turnos:turno|estadoActual ;
+----------------+--------------------------------------------------------------------+
; Name           ; estadoActual.1                                                     ;
+----------------+--------------------------------------------------------------------+
; estadoActual.0 ; 0                                                                  ;
; estadoActual.1 ; 1                                                                  ;
+----------------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                          ;
+---------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; Register name                                                                               ; Reason for Removal                                                            ;
+---------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla8|regfile[0][1]            ; Stuck at GND due to stuck port data_in                                        ;
; videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla8|jugador1                 ; Stuck at GND due to stuck port data_in                                        ;
; videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla7|regfile[0][1]            ; Stuck at GND due to stuck port data_in                                        ;
; videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla7|jugador1                 ; Stuck at GND due to stuck port data_in                                        ;
; videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla6|regfile[0][1]            ; Stuck at GND due to stuck port data_in                                        ;
; videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla6|jugador1                 ; Stuck at GND due to stuck port data_in                                        ;
; videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla5|regfile[0][1]            ; Stuck at GND due to stuck port data_in                                        ;
; videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla5|jugador1                 ; Stuck at GND due to stuck port data_in                                        ;
; videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla4|regfile[0][1]            ; Stuck at GND due to stuck port data_in                                        ;
; videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla4|jugador1                 ; Stuck at GND due to stuck port data_in                                        ;
; videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla3|regfile[0][1]            ; Stuck at GND due to stuck port data_in                                        ;
; videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla3|jugador1                 ; Stuck at GND due to stuck port data_in                                        ;
; videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla2|regfile[0][1]            ; Stuck at GND due to stuck port data_in                                        ;
; videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla2|jugador1                 ; Stuck at GND due to stuck port data_in                                        ;
; videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla1|regfile[0][1]            ; Stuck at GND due to stuck port data_in                                        ;
; videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla1|jugador1                 ; Stuck at GND due to stuck port data_in                                        ;
; videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla0|regfile[0][1]            ; Stuck at GND due to stuck port data_in                                        ;
; videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla0|jugador1                 ; Stuck at GND due to stuck port data_in                                        ;
; videoGenerador:vG|controlTOP:control|Mover:move|buttonBouncer:bouncer|DFF1                  ; Stuck at GND due to stuck port clear                                          ;
; videoGenerador:vG|controlTOP:control|Mover:move|buttonBouncer:bouncer|DFF2                  ; Stuck at GND due to stuck port clear                                          ;
; videoGenerador:vG|controlTOP:control|Mover:move|buttonBouncer:bouncer|delay_reg             ; Stuck at GND due to stuck port clear                                          ;
; videoGenerador:vG|controlTOP:control|Mover:move|buttonBouncer:bouncer|delaycount_reg[0..10] ; Stuck at GND due to stuck port clear                                          ;
; videoGenerador:vG|controlTOP:control|Mover:move|buttonBouncer:bouncer|DB_out                ; Lost fanout                                                                   ;
; videoGenerador:vG|controlTOP:control|Mover:move|estadoActual~4                              ; Lost fanout                                                                   ;
; videoGenerador:vG|controlTOP:control|Mover:move|estadoActual~5                              ; Lost fanout                                                                   ;
; videoGenerador:vG|controlTOP:control|Mover:move|estadoActual~6                              ; Lost fanout                                                                   ;
; videoGenerador:vG|controlTOP:control|Mover:move|estadoActual.0000                           ; Lost fanout                                                                   ;
; videoGenerador:vG|controlTOP:control|Mover:move|estadoActual.0010                           ; Merged with videoGenerador:vG|controlTOP:control|Mover:move|estadoActual.0001 ;
; videoGenerador:vG|controlTOP:control|Mover:move|estadoActual.0011                           ; Merged with videoGenerador:vG|controlTOP:control|Mover:move|estadoActual.0001 ;
; videoGenerador:vG|controlTOP:control|Mover:move|estadoActual.0100                           ; Merged with videoGenerador:vG|controlTOP:control|Mover:move|estadoActual.0001 ;
; videoGenerador:vG|controlTOP:control|Mover:move|estadoActual.0101                           ; Merged with videoGenerador:vG|controlTOP:control|Mover:move|estadoActual.0001 ;
; videoGenerador:vG|controlTOP:control|Mover:move|estadoActual.0110                           ; Merged with videoGenerador:vG|controlTOP:control|Mover:move|estadoActual.0001 ;
; videoGenerador:vG|controlTOP:control|Mover:move|estadoActual.0111                           ; Merged with videoGenerador:vG|controlTOP:control|Mover:move|estadoActual.0001 ;
; videoGenerador:vG|controlTOP:control|Mover:move|estadoActual.1000                           ; Merged with videoGenerador:vG|controlTOP:control|Mover:move|estadoActual.0001 ;
; videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla7|regfile[0][0]            ; Stuck at GND due to stuck port clock_enable                                   ;
; videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla6|regfile[0][0]            ; Stuck at GND due to stuck port clock_enable                                   ;
; videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla5|regfile[0][0]            ; Stuck at GND due to stuck port clock_enable                                   ;
; videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla4|regfile[0][0]            ; Stuck at GND due to stuck port clock_enable                                   ;
; videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla3|regfile[0][0]            ; Stuck at GND due to stuck port clock_enable                                   ;
; videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla2|regfile[0][0]            ; Stuck at GND due to stuck port clock_enable                                   ;
; videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla1|regfile[0][0]            ; Stuck at GND due to stuck port clock_enable                                   ;
; videoGenerador:vG|controlTOP:control|Mover:move|estadoActual.0001                           ; Stuck at GND due to stuck port data_in                                        ;
; Total Number of Removed Registers = 52                                                      ;                                                                               ;
+---------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                              ;
+----------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------+
; Register name                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                                    ;
+----------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------+
; videoGenerador:vG|controlTOP:control|Mover:move|buttonBouncer:bouncer|DFF1       ; Stuck at GND              ; videoGenerador:vG|controlTOP:control|Mover:move|buttonBouncer:bouncer|delaycount_reg[10], ;
;                                                                                  ; due to stuck port clear   ; videoGenerador:vG|controlTOP:control|Mover:move|buttonBouncer:bouncer|delaycount_reg[9],  ;
;                                                                                  ;                           ; videoGenerador:vG|controlTOP:control|Mover:move|buttonBouncer:bouncer|delaycount_reg[8],  ;
;                                                                                  ;                           ; videoGenerador:vG|controlTOP:control|Mover:move|buttonBouncer:bouncer|delaycount_reg[7],  ;
;                                                                                  ;                           ; videoGenerador:vG|controlTOP:control|Mover:move|buttonBouncer:bouncer|delaycount_reg[6],  ;
;                                                                                  ;                           ; videoGenerador:vG|controlTOP:control|Mover:move|buttonBouncer:bouncer|delaycount_reg[5],  ;
;                                                                                  ;                           ; videoGenerador:vG|controlTOP:control|Mover:move|buttonBouncer:bouncer|delaycount_reg[4],  ;
;                                                                                  ;                           ; videoGenerador:vG|controlTOP:control|Mover:move|buttonBouncer:bouncer|delaycount_reg[3],  ;
;                                                                                  ;                           ; videoGenerador:vG|controlTOP:control|Mover:move|buttonBouncer:bouncer|delaycount_reg[2],  ;
;                                                                                  ;                           ; videoGenerador:vG|controlTOP:control|Mover:move|buttonBouncer:bouncer|delaycount_reg[1],  ;
;                                                                                  ;                           ; videoGenerador:vG|controlTOP:control|Mover:move|buttonBouncer:bouncer|delaycount_reg[0]   ;
; videoGenerador:vG|controlTOP:control|Mover:move|buttonBouncer:bouncer|delay_reg  ; Stuck at GND              ; videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla7|regfile[0][0],         ;
;                                                                                  ; due to stuck port clear   ; videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla6|regfile[0][0],         ;
;                                                                                  ;                           ; videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla5|regfile[0][0],         ;
;                                                                                  ;                           ; videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla4|regfile[0][0],         ;
;                                                                                  ;                           ; videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla3|regfile[0][0],         ;
;                                                                                  ;                           ; videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla2|regfile[0][0],         ;
;                                                                                  ;                           ; videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla1|regfile[0][0]          ;
; videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla8|regfile[0][1] ; Stuck at GND              ; videoGenerador:vG|controlTOP:control|Mover:move|buttonBouncer:bouncer|DB_out              ;
;                                                                                  ; due to stuck port data_in ;                                                                                           ;
+----------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 40    ;
; Number of registers using Synchronous Clear  ; 31    ;
; Number of registers using Synchronous Load   ; 11    ;
; Number of registers using Asynchronous Clear ; 15    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 10    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla5|sprite_X:Jugador1|spritePosition:position|Mux0 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla8|sprite_X:Jugador1|spritePosition:position|Mux0 ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla8|sprite_X:Jugador1|spritePosition:position|Mux0 ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla5|sprite_X:Jugador1|spritePosition:position|Mux0 ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla6|sprite_X:Jugador1|spritePosition:position|Mux0 ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla4|sprite_X:Jugador1|spritePosition:position|Mux0 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videoGenerador:vG|controlTOP:control|Turnos:turno|buttonBouncer:bouncer ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; N              ; 11    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videoGenerador:vG|controlTOP:control|Mover:move|buttonBouncer:bouncer ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; N              ; 11    ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGenerador:vG|controlTOP:control|mux_9a1:comb_3"                                                                                              ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                          ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; lineas ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "lineas[23..1]" will be connected to GND. ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla8"                                                                                                                          ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; posX       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; posX[8..5] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posX[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posX[9]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posX[4]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posX[1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posX[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posY       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; posY[8..7] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posY[6..5] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posY[3..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posY[9]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posY[4]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla8"                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; jugador2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla7"                                                                                                                          ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; posX       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; posX[5..1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posX[7..6] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posX[9]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posX[8]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posX[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posY       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; posY[8..7] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posY[6..5] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posY[3..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posY[9]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posY[4]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla7"                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; jugador2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla6"                                                                                                                          ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; posX       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; posX[6..5] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posX[9..7] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posX[4]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posX[3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posX[2]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posX[1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posX[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posY       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; posY[8..7] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posY[6..5] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posY[3..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posY[9]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posY[4]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla6"                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; jugador2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla5"                                                                                                                          ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; posX       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; posX[8..5] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posX[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posX[9]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posX[4]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posX[1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posX[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posY       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; posY[7..4] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posY[9..8] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posY[3..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla5"                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; jugador2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla4"                                                                                                                          ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; posX       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; posX[5..1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posX[7..6] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posX[9]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posX[8]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posX[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posY       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; posY[7..4] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posY[9..8] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posY[3..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla4"                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; jugador2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla3"                                                                                                                          ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; posX       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; posX[6..5] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posX[9..7] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posX[4]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posX[3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posX[2]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posX[1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posX[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posY       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; posY[7..4] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posY[9..8] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posY[3..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla3"                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; jugador2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla2"                                                                                                                          ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; posX       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; posX[8..5] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posX[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posX[9]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posX[4]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posX[1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posX[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posY       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; posY[9..7] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posY[3..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posY[6]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posY[5]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posY[4]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla2"                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; jugador2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla1"                                                                                                                          ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; posX       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; posX[5..1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posX[7..6] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posX[9]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posX[8]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posX[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posY       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; posY[9..7] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posY[3..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posY[6]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posY[5]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posY[4]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla1"                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; jugador2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0|sprite_Circle:Jugador2" ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; RGB     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; visible ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"                                                                                                                          ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; posX       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; posX[6..5] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posX[9..7] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posX[4]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posX[3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posX[2]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posX[1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posX[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posY       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; posY[9..7] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posY[3..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posY[6]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posY[5]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posY[4]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla0"                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; jugador2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGenerador:vG|controlTOP:control|rectgen:seleccionador"                                                                                                                               ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; left[9..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; top         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top[9..8]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; top[6..2]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; top[7]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; top[1]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; top[0]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; right       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; right[5..4] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; right[9..8] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; right[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; right[7]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; right[6]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; right[3]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; right[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; bot         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bot[3..2]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; bot[9..8]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; bot[6..4]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; bot[1..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; bot[7]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGenerador:vG|controlTOP:control|Turnos:turno"                                                                                                                      ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                               ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; salida ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 40                          ;
;     CLR               ; 4                           ;
;     CLR SCLR SLD      ; 11                          ;
;     ENA SCLR          ; 10                          ;
;     SCLR              ; 10                          ;
;     plain             ; 5                           ;
; arriav_lcell_comb     ; 227                         ;
;     arith             ; 31                          ;
;         1 data inputs ; 31                          ;
;     normal            ; 196                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 4                           ;
;         3 data inputs ; 15                          ;
;         4 data inputs ; 47                          ;
;         5 data inputs ; 49                          ;
;         6 data inputs ; 77                          ;
; boundary_port         ; 42                          ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 6.23                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Oct 05 15:29:31 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vgaController -c vgaController
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file contadorxy.sv
    Info (12023): Found entity 1: contadorXY File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/contadorXY.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file controladorvga.sv
    Info (12023): Found entity 1: controladorVGA File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controladorVGA.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file chargenrom.sv
    Info (12023): Found entity 1: chargenrom File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/chargenrom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rectgen.sv
    Info (12023): Found entity 1: rectgen File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file videogenerador.sv
    Info (12023): Found entity 1: videoGenerador File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/videoGenerador.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file divisorclock.sv
    Info (12023): Found entity 1: divisorClock File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/divisorClock.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga.sv
    Info (12023): Found entity 1: vga File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file divisorclk.sv
    Info (12023): Found entity 1: divisorClk File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/divisorClk.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file botonmove.sv
    Info (12023): Found entity 1: botonMove File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/botonMove.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file debounce.sv
    Info (12023): Found entity 1: deBounce File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deBounce.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file clock_enable.sv
    Info (12023): Found entity 1: clock_enable File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/clock_enable.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file dff_enable.sv
    Info (12023): Found entity 1: Dff_enable File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/Dff_enable.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file square.sv
    Info (12023): Found entity 1: square File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/square.sv Line: 1
Warning (10090): Verilog HDL syntax warning at mux4a1.sv(9): extra block comment delimiter characters /* within block comment File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux4a1.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file mux4a1.sv
    Info (12023): Found entity 1: mux4a1 File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux4a1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lineas.sv
    Info (12023): Found entity 1: lineas File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/lineas.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sleep.sv
    Info (12023): Found entity 1: sleep File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/sleep.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file contadorpushbutton.sv
    Info (12023): Found entity 1: contadorPushButton File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/contadorPushButton.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file deco_sprite.sv
    Info (12023): Found entity 1: deco_sprite File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco_sprite.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file addressgen.sv
    Info (12023): Found entity 1: addressGen File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/addressGen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file visiblelogic.sv
    Info (12023): Found entity 1: visibleLogic File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/visibleLogic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sprite_top.sv
    Info (12023): Found entity 1: sprite_top File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/sprite_top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sprite_rom.v
    Info (12023): Found entity 1: sprite_rom File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/sprite_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sprite_rick.sv
    Info (12023): Found entity 1: sprite_Rick File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/sprite_Rick.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file deco_rick.sv
    Info (12023): Found entity 1: deco_Rick File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco_Rick.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rick_rom.v
    Info (12023): Found entity 1: rick_rom File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rick_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom_morty.v
    Info (12023): Found entity 1: rom_morty File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rom_morty.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file deco_morty.sv
    Info (12023): Found entity 1: deco_Morty File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco_Morty.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sprite_morty.sv
    Info (12023): Found entity 1: sprite_Morty File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/sprite_Morty.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file contadorpushbuttonseleccionador.sv
    Info (12023): Found entity 1: contadorPushButtonSeleccionador File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/contadorPushButtonSeleccionador.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file muxseleccionador.sv
    Info (12023): Found entity 1: muxSeleccionador File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file deco.sv
    Info (12023): Found entity 1: deco File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile1x24b.sv
    Info (12023): Found entity 1: regfile1x24b File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/regfile1x24b.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file controltop.sv
    Info (12023): Found entity 1: controlTOP File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_9a1.sv
    Info (12023): Found entity 1: mux_9a1 File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pos_edge_det.sv
    Info (12023): Found entity 1: pos_edge_det File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/pos_edge_det.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file contadorwrite.sv
    Info (12023): Found entity 1: contadorWrite File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/contadorWrite.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pos_edge_det2.sv
    Info (12023): Found entity 1: pos_edge_det2 File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/pos_edge_det2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verificar_gane.sv
    Info (12023): Found entity 1: verificar_gane File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/verificar_gane.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file maquina_estado.sv
    Info (12023): Found entity 1: Maquina_Estado File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/Maquina_Estado.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file logica_salida.sv
    Info (12023): Found entity 1: logica_salida File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/logica_salida.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file logica_juego.sv
    Info (12023): Found entity 1: logica_juego File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/logica_juego.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file jugadavalida.sv
    Info (12023): Found entity 1: jugadaValida File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/jugadaValida.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ff.sv
    Info (12023): Found entity 1: FF File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/FF.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file estado_siguiente.sv
    Info (12023): Found entity 1: estado_siguiente File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/estado_siguiente.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_gano.sv
    Info (12023): Found entity 1: mux_gano File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_gano.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spritecircle.sv
    Info (12023): Found entity 1: sprite_Circle File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spriteCircle.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom_circle.sv
    Info (12023): Found entity 1: ROM_Circle File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_Circle.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spriteposition.sv
    Info (12023): Found entity 1: spritePosition File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom_x.sv
    Info (12023): Found entity 1: ROM_X File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sprite_x.sv
    Info (12023): Found entity 1: sprite_X File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/sprite_X.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file turnos.sv
    Info (12023): Found entity 1: Turnos File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/Turnos.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file buttonbouncer.sv
    Info (12023): Found entity 1: buttonBouncer File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/buttonBouncer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mover.sv
    Info (12023): Found entity 1: Mover File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/Mover.sv Line: 7
Warning (10236): Verilog HDL Implicit Net warning at controlTOP.sv(29): created implicit net for "rst" File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv Line: 29
Warning (10236): Verilog HDL Implicit Net warning at controlTOP.sv(31): created implicit net for "level_out" File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv Line: 31
Warning (10236): Verilog HDL Implicit Net warning at controlTOP.sv(33): created implicit net for "boton3" File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv Line: 33
Warning (10236): Verilog HDL Implicit Net warning at controlTOP.sv(39): created implicit net for "cero" File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv Line: 39
Warning (10236): Verilog HDL Implicit Net warning at controlTOP.sv(39): created implicit net for "uno" File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv Line: 39
Warning (10236): Verilog HDL Implicit Net warning at controlTOP.sv(39): created implicit net for "dos" File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv Line: 39
Warning (10236): Verilog HDL Implicit Net warning at controlTOP.sv(39): created implicit net for "tres" File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv Line: 39
Warning (10236): Verilog HDL Implicit Net warning at controlTOP.sv(39): created implicit net for "cuatro" File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv Line: 39
Warning (10236): Verilog HDL Implicit Net warning at controlTOP.sv(39): created implicit net for "cinco" File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv Line: 39
Warning (10236): Verilog HDL Implicit Net warning at controlTOP.sv(39): created implicit net for "seis" File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv Line: 39
Warning (10236): Verilog HDL Implicit Net warning at controlTOP.sv(39): created implicit net for "siete" File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv Line: 39
Warning (10236): Verilog HDL Implicit Net warning at controlTOP.sv(39): created implicit net for "ocho" File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv Line: 39
Warning (10236): Verilog HDL Implicit Net warning at controlTOP.sv(45): created implicit net for "jugador20" File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv Line: 45
Warning (10236): Verilog HDL Implicit Net warning at controlTOP.sv(55): created implicit net for "jugador21" File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv Line: 55
Warning (10236): Verilog HDL Implicit Net warning at controlTOP.sv(62): created implicit net for "jugador22" File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv Line: 62
Warning (10236): Verilog HDL Implicit Net warning at controlTOP.sv(69): created implicit net for "jugador23" File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv Line: 69
Warning (10236): Verilog HDL Implicit Net warning at controlTOP.sv(76): created implicit net for "jugador24" File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv Line: 76
Warning (10236): Verilog HDL Implicit Net warning at controlTOP.sv(84): created implicit net for "jugador25" File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv Line: 84
Warning (10236): Verilog HDL Implicit Net warning at controlTOP.sv(92): created implicit net for "jugador26" File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv Line: 92
Warning (10236): Verilog HDL Implicit Net warning at controlTOP.sv(100): created implicit net for "jugador27" File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv Line: 100
Warning (10236): Verilog HDL Implicit Net warning at controlTOP.sv(107): created implicit net for "jugador28" File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv Line: 107
Warning (10236): Verilog HDL Implicit Net warning at controlTOP.sv(112): created implicit net for "visblelineas" File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv Line: 112
Warning (10236): Verilog HDL Implicit Net warning at controlTOP.sv(117): created implicit net for "lineas" File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv Line: 117
Warning (10236): Verilog HDL Implicit Net warning at spritePosition.sv(9): created implicit net for "sq_on" File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition.sv Line: 9
Warning (10236): Verilog HDL Implicit Net warning at Turnos.sv(3): created implicit net for "level_out" File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/Turnos.sv Line: 3
Warning (10236): Verilog HDL Implicit Net warning at Mover.sv(8): created implicit net for "level_out" File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/Mover.sv Line: 8
Critical Warning (10846): Verilog HDL Instantiation warning at controlTOP.sv(120): instance has no name File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv Line: 120
Info (12127): Elaborating entity "vga" for the top level hierarchy
Info (12128): Elaborating entity "divisorClk" for hierarchy "divisorClk:dv" File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv Line: 19
Info (12128): Elaborating entity "controladorVGA" for hierarchy "controladorVGA:cntVGA" File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv Line: 22
Info (12128): Elaborating entity "contadorXY" for hierarchy "controladorVGA:cntVGA|contadorXY:CXY" File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controladorVGA.sv Line: 7
Info (12128): Elaborating entity "videoGenerador" for hierarchy "videoGenerador:vG" File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv Line: 27
Info (12128): Elaborating entity "controlTOP" for hierarchy "videoGenerador:vG|controlTOP:control" File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/videoGenerador.sv Line: 17
Info (12128): Elaborating entity "Turnos" for hierarchy "videoGenerador:vG|controlTOP:control|Turnos:turno" File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv Line: 28
Info (12128): Elaborating entity "buttonBouncer" for hierarchy "videoGenerador:vG|controlTOP:control|Turnos:turno|buttonBouncer:bouncer" File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/Turnos.sv Line: 3
Warning (10230): Verilog HDL assignment warning at buttonBouncer.sv(59): truncated value with size 32 to match size of target (11) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/buttonBouncer.sv Line: 59
Info (12128): Elaborating entity "Mover" for hierarchy "videoGenerador:vG|controlTOP:control|Mover:move" File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv Line: 29
Info (12128): Elaborating entity "pos_edge_det2" for hierarchy "videoGenerador:vG|controlTOP:control|pos_edge_det2:write" File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv Line: 31
Info (12128): Elaborating entity "rectgen" for hierarchy "videoGenerador:vG|controlTOP:control|rectgen:seleccionador" File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv Line: 33
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(30): variable "cuentaX" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 30
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(30): variable "left" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 30
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(30): variable "right" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 30
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(30): variable "cuentaY" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 30
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(30): variable "top" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 30
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(30): variable "bot" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 30
Warning (10230): Verilog HDL assignment warning at rectgen.sv(30): truncated value with size 32 to match size of target (1) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 30
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(35): variable "cuentaX" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 35
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(35): variable "left" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 35
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(35): variable "right" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 35
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(35): variable "cuentaY" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 35
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(35): variable "top" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 35
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(35): variable "bot" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 35
Warning (10230): Verilog HDL assignment warning at rectgen.sv(35): truncated value with size 32 to match size of target (1) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 35
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(40): variable "cuentaX" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 40
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(40): variable "left" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 40
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(40): variable "right" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 40
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(40): variable "cuentaY" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 40
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(40): variable "top" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 40
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(40): variable "bot" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 40
Warning (10230): Verilog HDL assignment warning at rectgen.sv(40): truncated value with size 32 to match size of target (1) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 40
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(45): variable "cuentaX" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 45
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(45): variable "left" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 45
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(45): variable "right" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 45
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(45): variable "cuentaY" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 45
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(45): variable "top" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 45
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(45): variable "bot" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 45
Warning (10230): Verilog HDL assignment warning at rectgen.sv(45): truncated value with size 32 to match size of target (1) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 45
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(50): variable "cuentaX" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 50
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(50): variable "left" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 50
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(50): variable "right" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 50
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(50): variable "cuentaY" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 50
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(50): variable "top" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 50
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(50): variable "bot" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 50
Warning (10230): Verilog HDL assignment warning at rectgen.sv(50): truncated value with size 32 to match size of target (1) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 50
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(55): variable "cuentaX" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 55
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(55): variable "left" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 55
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(55): variable "right" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 55
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(55): variable "cuentaY" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 55
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(55): variable "top" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 55
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(55): variable "bot" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 55
Warning (10230): Verilog HDL assignment warning at rectgen.sv(55): truncated value with size 32 to match size of target (1) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 55
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(62): variable "cuentaX" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 62
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(62): variable "left" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 62
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(62): variable "right" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 62
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(62): variable "cuentaY" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 62
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(62): variable "top" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 62
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(62): variable "bot" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 62
Warning (10230): Verilog HDL assignment warning at rectgen.sv(62): truncated value with size 32 to match size of target (1) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 62
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(67): variable "cuentaX" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 67
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(67): variable "left" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 67
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(67): variable "right" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 67
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(67): variable "cuentaY" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 67
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(67): variable "top" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 67
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(67): variable "bot" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 67
Warning (10230): Verilog HDL assignment warning at rectgen.sv(67): truncated value with size 32 to match size of target (1) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 67
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(72): variable "cuentaX" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 72
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(72): variable "left" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 72
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(72): variable "right" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 72
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(72): variable "cuentaY" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 72
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(72): variable "top" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 72
Warning (10235): Verilog HDL Always Construct warning at rectgen.sv(72): variable "bot" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 72
Warning (10230): Verilog HDL assignment warning at rectgen.sv(72): truncated value with size 32 to match size of target (1) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 72
Warning (10240): Verilog HDL Always Construct warning at rectgen.sv(27): inferring latch(es) for variable "temp", which holds its previous value in one or more paths through the always construct File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 27
Info (10041): Inferred latch for "temp" at rectgen.sv(27) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 27
Info (12128): Elaborating entity "deco" for hierarchy "videoGenerador:vG|controlTOP:control|deco:decodificador" File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv Line: 39
Warning (10235): Verilog HDL Always Construct warning at deco.sv(6): variable "posicion_input" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv Line: 6
Warning (10240): Verilog HDL Always Construct warning at deco.sv(5): inferring latch(es) for variable "cero", which holds its previous value in one or more paths through the always construct File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv Line: 5
Warning (10240): Verilog HDL Always Construct warning at deco.sv(5): inferring latch(es) for variable "uno", which holds its previous value in one or more paths through the always construct File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv Line: 5
Warning (10240): Verilog HDL Always Construct warning at deco.sv(5): inferring latch(es) for variable "dos", which holds its previous value in one or more paths through the always construct File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv Line: 5
Warning (10240): Verilog HDL Always Construct warning at deco.sv(5): inferring latch(es) for variable "tres", which holds its previous value in one or more paths through the always construct File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv Line: 5
Warning (10240): Verilog HDL Always Construct warning at deco.sv(5): inferring latch(es) for variable "cuatro", which holds its previous value in one or more paths through the always construct File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv Line: 5
Warning (10240): Verilog HDL Always Construct warning at deco.sv(5): inferring latch(es) for variable "cinco", which holds its previous value in one or more paths through the always construct File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv Line: 5
Warning (10240): Verilog HDL Always Construct warning at deco.sv(5): inferring latch(es) for variable "seis", which holds its previous value in one or more paths through the always construct File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv Line: 5
Warning (10240): Verilog HDL Always Construct warning at deco.sv(5): inferring latch(es) for variable "siete", which holds its previous value in one or more paths through the always construct File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv Line: 5
Warning (10240): Verilog HDL Always Construct warning at deco.sv(5): inferring latch(es) for variable "ocho", which holds its previous value in one or more paths through the always construct File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv Line: 5
Info (10041): Inferred latch for "ocho" at deco.sv(5) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv Line: 5
Info (10041): Inferred latch for "siete" at deco.sv(5) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv Line: 5
Info (10041): Inferred latch for "seis" at deco.sv(5) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv Line: 5
Info (10041): Inferred latch for "cinco" at deco.sv(5) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv Line: 5
Info (10041): Inferred latch for "cuatro" at deco.sv(5) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv Line: 5
Info (10041): Inferred latch for "tres" at deco.sv(5) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv Line: 5
Info (10041): Inferred latch for "dos" at deco.sv(5) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv Line: 5
Info (10041): Inferred latch for "uno" at deco.sv(5) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv Line: 5
Info (10041): Inferred latch for "cero" at deco.sv(5) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/deco.sv Line: 5
Info (12128): Elaborating entity "regfile1x24b" for hierarchy "videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla0" File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv Line: 45
Warning (10230): Verilog HDL assignment warning at regfile1x24b.sv(20): truncated value with size 16 to match size of target (2) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/regfile1x24b.sv Line: 20
Warning (10855): Verilog HDL warning at regfile1x24b.sv(22): initial value for variable regfile should be constant File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/regfile1x24b.sv Line: 22
Warning (10230): Verilog HDL assignment warning at regfile1x24b.sv(69): truncated value with size 2 to match size of target (1) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/regfile1x24b.sv Line: 69
Info (12128): Elaborating entity "muxSeleccionador" for hierarchy "videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0" File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv Line: 49
Warning (10272): Verilog HDL Case Statement warning at muxSeleccionador.sv(20): case item expression covers a value already covered by a previous case item File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv Line: 20
Warning (10240): Verilog HDL Always Construct warning at muxSeleccionador.sv(15): inferring latch(es) for variable "rgb", which holds its previous value in one or more paths through the always construct File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv Line: 15
Info (10041): Inferred latch for "rgb[0]" at muxSeleccionador.sv(15) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv Line: 15
Info (10041): Inferred latch for "rgb[1]" at muxSeleccionador.sv(15) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv Line: 15
Info (10041): Inferred latch for "rgb[2]" at muxSeleccionador.sv(15) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv Line: 15
Info (10041): Inferred latch for "rgb[3]" at muxSeleccionador.sv(15) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv Line: 15
Info (10041): Inferred latch for "rgb[4]" at muxSeleccionador.sv(15) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv Line: 15
Info (10041): Inferred latch for "rgb[5]" at muxSeleccionador.sv(15) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv Line: 15
Info (10041): Inferred latch for "rgb[6]" at muxSeleccionador.sv(15) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv Line: 15
Info (10041): Inferred latch for "rgb[7]" at muxSeleccionador.sv(15) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv Line: 15
Info (10041): Inferred latch for "rgb[8]" at muxSeleccionador.sv(15) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv Line: 15
Info (10041): Inferred latch for "rgb[9]" at muxSeleccionador.sv(15) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv Line: 15
Info (10041): Inferred latch for "rgb[10]" at muxSeleccionador.sv(15) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv Line: 15
Info (10041): Inferred latch for "rgb[11]" at muxSeleccionador.sv(15) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv Line: 15
Info (10041): Inferred latch for "rgb[12]" at muxSeleccionador.sv(15) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv Line: 15
Info (10041): Inferred latch for "rgb[13]" at muxSeleccionador.sv(15) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv Line: 15
Info (10041): Inferred latch for "rgb[14]" at muxSeleccionador.sv(15) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv Line: 15
Info (10041): Inferred latch for "rgb[15]" at muxSeleccionador.sv(15) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv Line: 15
Info (10041): Inferred latch for "rgb[16]" at muxSeleccionador.sv(15) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv Line: 15
Info (10041): Inferred latch for "rgb[17]" at muxSeleccionador.sv(15) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv Line: 15
Info (10041): Inferred latch for "rgb[18]" at muxSeleccionador.sv(15) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv Line: 15
Info (10041): Inferred latch for "rgb[19]" at muxSeleccionador.sv(15) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv Line: 15
Info (10041): Inferred latch for "rgb[20]" at muxSeleccionador.sv(15) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv Line: 15
Info (10041): Inferred latch for "rgb[21]" at muxSeleccionador.sv(15) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv Line: 15
Info (10041): Inferred latch for "rgb[22]" at muxSeleccionador.sv(15) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv Line: 15
Info (10041): Inferred latch for "rgb[23]" at muxSeleccionador.sv(15) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv Line: 15
Info (12128): Elaborating entity "sprite_X" for hierarchy "videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0|sprite_X:Jugador1" File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv Line: 10
Info (12128): Elaborating entity "ROM_X" for hierarchy "videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0|sprite_X:Jugador1|ROM_X:rom" File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/sprite_X.sv Line: 8
Info (12128): Elaborating entity "spritePosition" for hierarchy "videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0|sprite_X:Jugador1|spritePosition:position" File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/sprite_X.sv Line: 9
Warning (10230): Verilog HDL assignment warning at spritePosition.sv(5): truncated value with size 32 to match size of target (10) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition.sv Line: 5
Warning (10230): Verilog HDL assignment warning at spritePosition.sv(6): truncated value with size 32 to match size of target (10) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition.sv Line: 6
Warning (10230): Verilog HDL assignment warning at spritePosition.sv(7): truncated value with size 32 to match size of target (10) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition.sv Line: 7
Warning (10230): Verilog HDL assignment warning at spritePosition.sv(8): truncated value with size 32 to match size of target (10) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition.sv Line: 8
Info (12128): Elaborating entity "sprite_Circle" for hierarchy "videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0|sprite_Circle:Jugador2" File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv Line: 12
Info (12128): Elaborating entity "ROM_Circle" for hierarchy "videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0|sprite_Circle:Jugador2|ROM_Circle:rom" File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spriteCircle.sv Line: 8
Info (12128): Elaborating entity "lineas" for hierarchy "videoGenerador:vG|controlTOP:control|lineas:CuatroLineas" File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv Line: 112
Warning (10230): Verilog HDL assignment warning at lineas.sv(4): truncated value with size 32 to match size of target (1) File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/lineas.sv Line: 4
Info (12128): Elaborating entity "mux_9a1" for hierarchy "videoGenerador:vG|controlTOP:control|mux_9a1:comb_3" File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv Line: 120
Warning (10235): Verilog HDL Always Construct warning at mux_9a1.sv(14): variable "rgb8" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv Line: 14
Warning (10235): Verilog HDL Always Construct warning at mux_9a1.sv(15): variable "rgb7" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv Line: 15
Warning (10235): Verilog HDL Always Construct warning at mux_9a1.sv(16): variable "rgb6" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv Line: 16
Warning (10235): Verilog HDL Always Construct warning at mux_9a1.sv(17): variable "rgb5" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv Line: 17
Warning (10235): Verilog HDL Always Construct warning at mux_9a1.sv(18): variable "rgb4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv Line: 18
Warning (10235): Verilog HDL Always Construct warning at mux_9a1.sv(19): variable "rgb3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv Line: 19
Warning (10235): Verilog HDL Always Construct warning at mux_9a1.sv(20): variable "rgb2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv Line: 20
Warning (10235): Verilog HDL Always Construct warning at mux_9a1.sv(21): variable "rgb1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv Line: 21
Warning (10235): Verilog HDL Always Construct warning at mux_9a1.sv(22): variable "rgb0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv Line: 22
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "videoGenerador:vG|controlTOP:control|contador_seleccionador[1]" is missing source, defaulting to GND File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv Line: 8
Info (276014): Found 9 instances of uninferred RAM logic
    Info (276004): RAM logic "videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla8|sprite_X:Jugador1|ROM_X:rom|Ram0" is uninferred due to inappropriate RAM size File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv Line: 3
    Info (276004): RAM logic "videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla7|sprite_X:Jugador1|ROM_X:rom|Ram0" is uninferred due to inappropriate RAM size File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv Line: 3
    Info (276004): RAM logic "videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla6|sprite_X:Jugador1|ROM_X:rom|Ram0" is uninferred due to inappropriate RAM size File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv Line: 3
    Info (276004): RAM logic "videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla5|sprite_X:Jugador1|ROM_X:rom|Ram0" is uninferred due to inappropriate RAM size File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv Line: 3
    Info (276004): RAM logic "videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla4|sprite_X:Jugador1|ROM_X:rom|Ram0" is uninferred due to inappropriate RAM size File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv Line: 3
    Info (276004): RAM logic "videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla3|sprite_X:Jugador1|ROM_X:rom|Ram0" is uninferred due to inappropriate RAM size File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv Line: 3
    Info (276004): RAM logic "videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla2|sprite_X:Jugador1|ROM_X:rom|Ram0" is uninferred due to inappropriate RAM size File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv Line: 3
    Info (276004): RAM logic "videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla1|sprite_X:Jugador1|ROM_X:rom|Ram0" is uninferred due to inappropriate RAM size File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv Line: 3
    Info (276004): RAM logic "videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0|sprite_X:Jugador1|ROM_X:rom|Ram0" is uninferred due to inappropriate RAM size File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv Line: 3
Warning (14026): LATCH primitive "videoGenerador:vG|controlTOP:control|rectgen:seleccionador|temp" is permanently enabled File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv Line: 27
Warning (12241): 12 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "jugador10" is stuck at GND File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv Line: 6
    Warning (13410): Pin "jugador11" is stuck at GND File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv Line: 6
    Warning (13410): Pin "jugador12" is stuck at GND File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv Line: 6
    Warning (13410): Pin "jugador13" is stuck at GND File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv Line: 6
    Warning (13410): Pin "jugador14" is stuck at GND File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv Line: 6
    Warning (13410): Pin "jugador15" is stuck at GND File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv Line: 6
    Warning (13410): Pin "jugador16" is stuck at GND File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv Line: 6
    Warning (13410): Pin "jugador17" is stuck at GND File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv Line: 6
    Warning (13410): Pin "jugador18" is stuck at GND File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv Line: 6
Info (286030): Timing-Driven Synthesis is running
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/output_files/vgaController.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "boton" File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv Line: 2
Info (21057): Implemented 282 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 38 output pins
    Info (21061): Implemented 240 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 139 warnings
    Info: Peak virtual memory: 4825 megabytes
    Info: Processing ended: Wed Oct 05 15:29:53 2022
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:51


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/output_files/vgaController.map.smsg.


