{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711503917094 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711503917095 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711503917095 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711503917095 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711503917095 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711503917095 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711503917095 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711503917095 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711503917095 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711503917095 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711503917095 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711503917095 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711503917095 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711503917095 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711503917095 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711503917095 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 26 20:45:16 2024 " "Processing started: Tue Mar 26 20:45:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711503917095 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711503917095 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711503917095 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711503917463 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711503917463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-mixed " "Found design unit 1: ALU-mixed" {  } { { "../../proj/src/ALU.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ALU.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928146 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../proj/src/ALU.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ALU.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711503928146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-structure " "Found design unit 1: Adder-structure" {  } { { "../../proj/src/Adder.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Adder.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928148 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "../../proj/src/Adder.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Adder.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711503928148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/AdderSubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/AdderSubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AdderSubtractor-Structural " "Found design unit 1: AdderSubtractor-Structural" {  } { { "../../proj/src/AdderSubtractor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/AdderSubtractor.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928149 ""} { "Info" "ISGN_ENTITY_NAME" "1 AdderSubtractor " "Found entity 1: AdderSubtractor" {  } { { "../../proj/src/AdderSubtractor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/AdderSubtractor.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711503928149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/BarrelShifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/BarrelShifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BarrelShifter-behavior " "Found design unit 1: BarrelShifter-behavior" {  } { { "../../proj/src/BarrelShifter.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/BarrelShifter.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928151 ""} { "Info" "ISGN_ENTITY_NAME" "1 BarrelShifter " "Found entity 1: BarrelShifter" {  } { { "../../proj/src/BarrelShifter.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/BarrelShifter.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711503928151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ByteDecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ByteDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ByteDecoder-Behavioral " "Found design unit 1: ByteDecoder-Behavioral" {  } { { "../../proj/src/ByteDecoder.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ByteDecoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928153 ""} { "Info" "ISGN_ENTITY_NAME" "1 ByteDecoder " "Found entity 1: ByteDecoder" {  } { { "../../proj/src/ByteDecoder.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ByteDecoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711503928153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ByteShifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ByteShifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ByteShifter-behavior " "Found design unit 1: ByteShifter-behavior" {  } { { "../../proj/src/ByteShifter.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ByteShifter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928154 ""} { "Info" "ISGN_ENTITY_NAME" "1 ByteShifter " "Found entity 1: ByteShifter" {  } { { "../../proj/src/ByteShifter.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ByteShifter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711503928154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ControlDecoderLogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ControlDecoderLogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlDecoderLogic-sel_when " "Found design unit 1: ControlDecoderLogic-sel_when" {  } { { "../../proj/src/ControlDecoderLogic.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ControlDecoderLogic.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928156 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlDecoderLogic " "Found entity 1: ControlDecoderLogic" {  } { { "../../proj/src/ControlDecoderLogic.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ControlDecoderLogic.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711503928156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-structure " "Found design unit 1: Controller-structure" {  } { { "../../proj/src/Controller.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Controller.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928157 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "../../proj/src/Controller.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Controller.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711503928157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MIPS_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MIPS_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_types " "Found design unit 1: MIPS_types" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MIPS_types.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928159 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MIPS_types-body " "Found design unit 2: MIPS_types-body" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MIPS_types.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711503928159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/OnesComplementor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/OnesComplementor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OnesComplementor-Structural " "Found design unit 1: OnesComplementor-Structural" {  } { { "../../proj/src/OnesComplementor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/OnesComplementor.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928160 ""} { "Info" "ISGN_ENTITY_NAME" "1 OnesComplementor " "Found entity 1: OnesComplementor" {  } { { "../../proj/src/OnesComplementor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/OnesComplementor.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711503928160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/RippleCarryAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/RippleCarryAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RippleCarryAdder-Structural " "Found design unit 1: RippleCarryAdder-Structural" {  } { { "../../proj/src/RippleCarryAdder.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/RippleCarryAdder.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928162 ""} { "Info" "ISGN_ENTITY_NAME" "1 RippleCarryAdder " "Found entity 1: RippleCarryAdder" {  } { { "../../proj/src/RippleCarryAdder.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/RippleCarryAdder.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711503928162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter-behavior " "Found design unit 1: Shifter-behavior" {  } { { "../../proj/src/Shifter.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Shifter.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928164 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "../../proj/src/Shifter.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Shifter.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711503928164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_Processor-structure " "Found design unit 1: MIPS_Processor-structure" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928166 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711503928166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928167 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711503928167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/WordDecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/WordDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WordDecoder-Behavioral " "Found design unit 1: WordDecoder-Behavioral" {  } { { "../../proj/src/WordDecoder.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/WordDecoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928169 ""} { "Info" "ISGN_ENTITY_NAME" "1 WordDecoder " "Found entity 1: WordDecoder" {  } { { "../../proj/src/WordDecoder.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/WordDecoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711503928169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/WordShifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/WordShifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WordShifter-behavior " "Found design unit 1: WordShifter-behavior" {  } { { "../../proj/src/WordShifter.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/WordShifter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928171 ""} { "Info" "ISGN_ENTITY_NAME" "1 WordShifter " "Found entity 1: WordShifter" {  } { { "../../proj/src/WordShifter.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/WordShifter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711503928171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2-dataflow " "Found design unit 1: andg2-dataflow" {  } { { "../../proj/src/andg2.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/andg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928173 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2 " "Found entity 1: andg2" {  } { { "../../proj/src/andg2.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/andg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711503928173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/andg_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/andg_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg_N-structure " "Found design unit 1: andg_N-structure" {  } { { "../../proj/src/andg_N.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/andg_N.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928174 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg_N " "Found entity 1: andg_N" {  } { { "../../proj/src/andg_N.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/andg_N.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711503928174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/decoder5_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/decoder5_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder5_32-mixed " "Found design unit 1: decoder5_32-mixed" {  } { { "../../proj/src/decoder5_32.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/decoder5_32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928176 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder5_32 " "Found entity 1: decoder5_32" {  } { { "../../proj/src/decoder5_32.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/decoder5_32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711503928176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg-mixed " "Found design unit 1: dffg-mixed" {  } { { "../../proj/src/dffg.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/dffg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928177 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg " "Found entity 1: dffg" {  } { { "../../proj/src/dffg.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/dffg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711503928177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/dffg_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/dffg_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg_N-structural " "Found design unit 1: dffg_N-structural" {  } { { "../../proj/src/dffg_N.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/dffg_N.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928179 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg_N " "Found entity 1: dffg_N" {  } { { "../../proj/src/dffg_N.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/dffg_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711503928179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/extender16t32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/extender16t32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extender16t32-dataflow " "Found design unit 1: extender16t32-dataflow" {  } { { "../../proj/src/extender16t32.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/extender16t32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928180 ""} { "Info" "ISGN_ENTITY_NAME" "1 extender16t32 " "Found entity 1: extender16t32" {  } { { "../../proj/src/extender16t32.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/extender16t32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711503928180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/fetchLogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/fetchLogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetchLogic-structural " "Found design unit 1: fetchLogic-structural" {  } { { "../../proj/src/fetchLogic.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/fetchLogic.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928182 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetchLogic " "Found entity 1: fetchLogic" {  } { { "../../proj/src/fetchLogic.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/fetchLogic.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711503928182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/invg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/invg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg-dataflow " "Found design unit 1: invg-dataflow" {  } { { "../../proj/src/invg.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/invg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928183 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg " "Found entity 1: invg" {  } { { "../../proj/src/invg.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/invg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711503928183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1-structure " "Found design unit 1: mux2t1-structure" {  } { { "../../proj/src/mux2t1.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928185 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1 " "Found entity 1: mux2t1" {  } { { "../../proj/src/mux2t1.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711503928185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_N-structural " "Found design unit 1: mux2t1_N-structural" {  } { { "../../proj/src/mux2t1_N.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928187 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_N " "Found entity 1: mux2t1_N" {  } { { "../../proj/src/mux2t1_N.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711503928187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux32t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux32t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32t1-dataflow " "Found design unit 1: mux32t1-dataflow" {  } { { "../../proj/src/mux32t1.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux32t1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928188 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32t1 " "Found entity 1: mux32t1" {  } { { "../../proj/src/mux32t1.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux32t1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711503928188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux4t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux4t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4t1_N-Dataflow " "Found design unit 1: mux4t1_N-Dataflow" {  } { { "../../proj/src/mux4t1_N.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux4t1_N.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928190 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4t1_N " "Found entity 1: mux4t1_N" {  } { { "../../proj/src/mux4t1_N.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux4t1_N.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711503928190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux8t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux8t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8t1_N-Dataflow " "Found design unit 1: mux8t1_N-Dataflow" {  } { { "../../proj/src/mux8t1_N.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux8t1_N.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928191 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8t1_N " "Found entity 1: mux8t1_N" {  } { { "../../proj/src/mux8t1_N.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux8t1_N.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711503928191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/norg_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/norg_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 norg_N-structure " "Found design unit 1: norg_N-structure" {  } { { "../../proj/src/norg_N.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/norg_N.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928193 ""} { "Info" "ISGN_ENTITY_NAME" "1 norg_N " "Found entity 1: norg_N" {  } { { "../../proj/src/norg_N.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/norg_N.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711503928193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2-dataflow " "Found design unit 1: org2-dataflow" {  } { { "../../proj/src/org2.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/org2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928194 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2 " "Found entity 1: org2" {  } { { "../../proj/src/org2.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/org2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711503928194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/org_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/org_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org_N-structure " "Found design unit 1: org_N-structure" {  } { { "../../proj/src/org_N.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/org_N.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928196 ""} { "Info" "ISGN_ENTITY_NAME" "1 org_N " "Found entity 1: org_N" {  } { { "../../proj/src/org_N.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/org_N.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711503928196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/pc_dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/pc_dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_dffg-mixed " "Found design unit 1: pc_dffg-mixed" {  } { { "../../proj/src/pc_dffg.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/pc_dffg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928197 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_dffg " "Found entity 1: pc_dffg" {  } { { "../../proj/src/pc_dffg.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/pc_dffg.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711503928197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-structural " "Found design unit 1: reg-structural" {  } { { "../../proj/src/reg.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/reg.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928198 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "../../proj/src/reg.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/reg.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711503928198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/xorg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/xorg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg2-dataflow " "Found design unit 1: xorg2-dataflow" {  } { { "../../proj/src/xorg2.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/xorg2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928200 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg2 " "Found entity 1: xorg2" {  } { { "../../proj/src/xorg2.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/xorg2.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711503928200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/xorg_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/xorg_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg_N-structure " "Found design unit 1: xorg_N-structure" {  } { { "../../proj/src/xorg_N.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/xorg_N.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928202 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg_N " "Found entity 1: xorg_N" {  } { { "../../proj/src/xorg_N.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/xorg_N.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711503928202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711503928202 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711503928392 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt MIPS_Processor.vhd(50) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(50): object \"s_Halt\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711503928394 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Ovfl MIPS_Processor.vhd(53) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(53): object \"s_Ovfl\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711503928394 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_ALU_Carry MIPS_Processor.vhd(202) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(202): object \"s_ALU_Carry\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711503928394 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_ALU_Zero MIPS_Processor.vhd(203) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(203): object \"s_ALU_Zero\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 203 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711503928394 "|MIPS_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "IMem" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711503928422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetchLogic fetchLogic:fetch " "Elaborating entity \"fetchLogic\" for hierarchy \"fetchLogic:fetch\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "fetch" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711503928437 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_add0_carry fetchLogic.vhd(87) " "Verilog HDL or VHDL warning at fetchLogic.vhd(87): object \"s_add0_carry\" assigned a value but never read" {  } { { "../../proj/src/fetchLogic.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/fetchLogic.vhd" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711503928438 "|MIPS_Processor|fetchLogic:fetch"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_add1_carry fetchLogic.vhd(88) " "Verilog HDL or VHDL warning at fetchLogic.vhd(88): object \"s_add1_carry\" assigned a value but never read" {  } { { "../../proj/src/fetchLogic.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/fetchLogic.vhd" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711503928438 "|MIPS_Processor|fetchLogic:fetch"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_add0_overflow fetchLogic.vhd(89) " "Verilog HDL or VHDL warning at fetchLogic.vhd(89): object \"s_add0_overflow\" assigned a value but never read" {  } { { "../../proj/src/fetchLogic.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/fetchLogic.vhd" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711503928438 "|MIPS_Processor|fetchLogic:fetch"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_add1_overflow fetchLogic.vhd(90) " "Verilog HDL or VHDL warning at fetchLogic.vhd(90): object \"s_add1_overflow\" assigned a value but never read" {  } { { "../../proj/src/fetchLogic.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/fetchLogic.vhd" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711503928438 "|MIPS_Processor|fetchLogic:fetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RippleCarryAdder fetchLogic:fetch\|RippleCarryAdder:add0 " "Elaborating entity \"RippleCarryAdder\" for hierarchy \"fetchLogic:fetch\|RippleCarryAdder:add0\"" {  } { { "../../proj/src/fetchLogic.vhd" "add0" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/fetchLogic.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711503928452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder fetchLogic:fetch\|RippleCarryAdder:add0\|Adder:\\Gen_Adders:0:FullAdder " "Elaborating entity \"Adder\" for hierarchy \"fetchLogic:fetch\|RippleCarryAdder:add0\|Adder:\\Gen_Adders:0:FullAdder\"" {  } { { "../../proj/src/RippleCarryAdder.vhd" "\\Gen_Adders:0:FullAdder" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/RippleCarryAdder.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711503928463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorg2 fetchLogic:fetch\|RippleCarryAdder:add0\|Adder:\\Gen_Adders:0:FullAdder\|xorg2:Xor0 " "Elaborating entity \"xorg2\" for hierarchy \"fetchLogic:fetch\|RippleCarryAdder:add0\|Adder:\\Gen_Adders:0:FullAdder\|xorg2:Xor0\"" {  } { { "../../proj/src/Adder.vhd" "Xor0" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Adder.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711503928468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg2 fetchLogic:fetch\|RippleCarryAdder:add0\|Adder:\\Gen_Adders:0:FullAdder\|andg2:and0 " "Elaborating entity \"andg2\" for hierarchy \"fetchLogic:fetch\|RippleCarryAdder:add0\|Adder:\\Gen_Adders:0:FullAdder\|andg2:and0\"" {  } { { "../../proj/src/Adder.vhd" "and0" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Adder.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711503928473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org2 fetchLogic:fetch\|RippleCarryAdder:add0\|Adder:\\Gen_Adders:0:FullAdder\|org2:or0 " "Elaborating entity \"org2\" for hierarchy \"fetchLogic:fetch\|RippleCarryAdder:add0\|Adder:\\Gen_Adders:0:FullAdder\|org2:or0\"" {  } { { "../../proj/src/Adder.vhd" "or0" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Adder.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711503928479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N fetchLogic:fetch\|mux2t1_N:mux2 " "Elaborating entity \"mux2t1_N\" for hierarchy \"fetchLogic:fetch\|mux2t1_N:mux2\"" {  } { { "../../proj/src/fetchLogic.vhd" "mux2" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/fetchLogic.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711503928665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1 fetchLogic:fetch\|mux2t1_N:mux2\|mux2t1:\\G_NBit_MUX:0:MUXI " "Elaborating entity \"mux2t1\" for hierarchy \"fetchLogic:fetch\|mux2t1_N:mux2\|mux2t1:\\G_NBit_MUX:0:MUXI\"" {  } { { "../../proj/src/mux2t1_N.vhd" "\\G_NBit_MUX:0:MUXI" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711503928675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invg fetchLogic:fetch\|mux2t1_N:mux2\|mux2t1:\\G_NBit_MUX:0:MUXI\|invg:not_1 " "Elaborating entity \"invg\" for hierarchy \"fetchLogic:fetch\|mux2t1_N:mux2\|mux2t1:\\G_NBit_MUX:0:MUXI\|invg:not_1\"" {  } { { "../../proj/src/mux2t1.vhd" "not_1" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711503928679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_dffg fetchLogic:fetch\|pc_dffg:pc " "Elaborating entity \"pc_dffg\" for hierarchy \"fetchLogic:fetch\|pc_dffg:pc\"" {  } { { "../../proj/src/fetchLogic.vhd" "pc" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/fetchLogic.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711503928910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:control " "Elaborating entity \"Controller\" for hierarchy \"Controller:control\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "control" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711503928920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlDecoderLogic Controller:control\|ControlDecoderLogic:ControllerDecoder_0 " "Elaborating entity \"ControlDecoderLogic\" for hierarchy \"Controller:control\|ControlDecoderLogic:ControllerDecoder_0\"" {  } { { "../../proj/src/Controller.vhd" "ControllerDecoder_0" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Controller.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711503928926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4t1_N mux4t1_N:mux0 " "Elaborating entity \"mux4t1_N\" for hierarchy \"mux4t1_N:mux0\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "mux0" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711503928938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N mux2t1_N:mux6 " "Elaborating entity \"mux2t1_N\" for hierarchy \"mux2t1_N:mux6\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "mux6" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711503928943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:regist " "Elaborating entity \"reg\" for hierarchy \"reg:regist\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "regist" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711503929020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5_32 reg:regist\|decoder5_32:decoder " "Elaborating entity \"decoder5_32\" for hierarchy \"reg:regist\|decoder5_32:decoder\"" {  } { { "../../proj/src/reg.vhd" "decoder" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/reg.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711503929103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg_N reg:regist\|dffg_N:dffg_0 " "Elaborating entity \"dffg_N\" for hierarchy \"reg:regist\|dffg_N:dffg_0\"" {  } { { "../../proj/src/reg.vhd" "dffg_0" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/reg.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711503929125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg reg:regist\|dffg_N:dffg_0\|dffg:\\Nbit_dffg:0:DFFGG " "Elaborating entity \"dffg\" for hierarchy \"reg:regist\|dffg_N:dffg_0\|dffg:\\Nbit_dffg:0:DFFGG\"" {  } { { "../../proj/src/dffg_N.vhd" "\\Nbit_dffg:0:DFFGG" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/dffg_N.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711503929135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32t1 reg:regist\|mux32t1:rt_bus " "Elaborating entity \"mux32t1\" for hierarchy \"reg:regist\|mux32t1:rt_bus\"" {  } { { "../../proj/src/reg.vhd" "rt_bus" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/reg.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711503929579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extender16t32 extender16t32:ext " "Elaborating entity \"extender16t32\" for hierarchy \"extender16t32:ext\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "ext" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711503929604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU0 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU0\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "ALU0" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711503929752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderSubtractor ALU:ALU0\|AdderSubtractor:addsub " "Elaborating entity \"AdderSubtractor\" for hierarchy \"ALU:ALU0\|AdderSubtractor:addsub\"" {  } { { "../../proj/src/ALU.vhd" "addsub" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ALU.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711503929773 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w_adder0Overflow AdderSubtractor.vhd(74) " "VHDL Signal Declaration warning at AdderSubtractor.vhd(74): used implicit default value for signal \"w_adder0Overflow\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../proj/src/AdderSubtractor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/AdderSubtractor.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1711503929774 "|MIPS_Processor|ALU:ALU0|AdderSubtractor:addsub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnesComplementor ALU:ALU0\|AdderSubtractor:addsub\|OnesComplementor:Complementor0 " "Elaborating entity \"OnesComplementor\" for hierarchy \"ALU:ALU0\|AdderSubtractor:addsub\|OnesComplementor:Complementor0\"" {  } { { "../../proj/src/AdderSubtractor.vhd" "Complementor0" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/AdderSubtractor.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711503929986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg_N ALU:ALU0\|andg_N:and_32 " "Elaborating entity \"andg_N\" for hierarchy \"ALU:ALU0\|andg_N:and_32\"" {  } { { "../../proj/src/ALU.vhd" "and_32" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ALU.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711503930200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org_N ALU:ALU0\|org_N:or_32 " "Elaborating entity \"org_N\" for hierarchy \"ALU:ALU0\|org_N:or_32\"" {  } { { "../../proj/src/ALU.vhd" "or_32" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ALU.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711503930224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorg_N ALU:ALU0\|xorg_N:xor_32 " "Elaborating entity \"xorg_N\" for hierarchy \"ALU:ALU0\|xorg_N:xor_32\"" {  } { { "../../proj/src/ALU.vhd" "xor_32" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ALU.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711503930249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "norg_N ALU:ALU0\|norg_N:nor_32 " "Elaborating entity \"norg_N\" for hierarchy \"ALU:ALU0\|norg_N:nor_32\"" {  } { { "../../proj/src/ALU.vhd" "nor_32" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ALU.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711503930275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter ALU:ALU0\|Shifter:shift " "Elaborating entity \"Shifter\" for hierarchy \"ALU:ALU0\|Shifter:shift\"" {  } { { "../../proj/src/ALU.vhd" "shift" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ALU.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711503930307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BarrelShifter ALU:ALU0\|Shifter:shift\|BarrelShifter:ShiftOperation " "Elaborating entity \"BarrelShifter\" for hierarchy \"ALU:ALU0\|Shifter:shift\|BarrelShifter:ShiftOperation\"" {  } { { "../../proj/src/Shifter.vhd" "ShiftOperation" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Shifter.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711503930410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8t1_N ALU:ALU0\|mux8t1_N:mux " "Elaborating entity \"mux8t1_N\" for hierarchy \"ALU:ALU0\|mux8t1_N:mux\"" {  } { { "../../proj/src/ALU.vhd" "mux" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ALU.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711503931001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ByteShifter ByteShifter:ByteShifter0 " "Elaborating entity \"ByteShifter\" for hierarchy \"ByteShifter:ByteShifter0\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "ByteShifter0" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711503931014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ByteDecoder ByteShifter:ByteShifter0\|ByteDecoder:ByteDecoder_inst " "Elaborating entity \"ByteDecoder\" for hierarchy \"ByteShifter:ByteShifter0\|ByteDecoder:ByteDecoder_inst\"" {  } { { "../../proj/src/ByteShifter.vhd" "ByteDecoder_inst" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ByteShifter.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711503931022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WordShifter WordShifter:WordShifter0 " "Elaborating entity \"WordShifter\" for hierarchy \"WordShifter:WordShifter0\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "WordShifter0" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711503932292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WordDecoder WordShifter:WordShifter0\|WordDecoder:WordDecoder_inst " "Elaborating entity \"WordDecoder\" for hierarchy \"WordShifter:WordShifter0\|WordDecoder:WordDecoder_inst\"" {  } { { "../../proj/src/WordShifter.vhd" "WordDecoder_inst" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/WordShifter.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711503932301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4t1_N mux4t1_N:mux4 " "Elaborating entity \"mux4t1_N\" for hierarchy \"mux4t1_N:mux4\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "mux4" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711503933584 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:IMem\|ram " "RAM logic \"mem:IMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../proj/src/TopLevel/mem.vhd" "ram" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1711503937260 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:DMem\|ram " "RAM logic \"mem:DMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../proj/src/TopLevel/mem.vhd" "ram" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1711503937260 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1711503937260 ""}
{ "Warning" "WINFER_UNCONVERTED_LARGE_RAM" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276002 "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1711503937989 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../proj/src/pc_dffg.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/pc_dffg.vhd" 47 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1711504082194 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1711504082195 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711504214706 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711504311483 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711504311483 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[0\] " "No output dependent on input pin \"iInstAddr\[0\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711504319275 "|MIPS_Processor|iInstAddr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[1\] " "No output dependent on input pin \"iInstAddr\[1\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711504319275 "|MIPS_Processor|iInstAddr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[12\] " "No output dependent on input pin \"iInstAddr\[12\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711504319275 "|MIPS_Processor|iInstAddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[13\] " "No output dependent on input pin \"iInstAddr\[13\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711504319275 "|MIPS_Processor|iInstAddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[14\] " "No output dependent on input pin \"iInstAddr\[14\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711504319275 "|MIPS_Processor|iInstAddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[15\] " "No output dependent on input pin \"iInstAddr\[15\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711504319275 "|MIPS_Processor|iInstAddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[16\] " "No output dependent on input pin \"iInstAddr\[16\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711504319275 "|MIPS_Processor|iInstAddr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[17\] " "No output dependent on input pin \"iInstAddr\[17\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711504319275 "|MIPS_Processor|iInstAddr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[18\] " "No output dependent on input pin \"iInstAddr\[18\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711504319275 "|MIPS_Processor|iInstAddr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[19\] " "No output dependent on input pin \"iInstAddr\[19\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711504319275 "|MIPS_Processor|iInstAddr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[20\] " "No output dependent on input pin \"iInstAddr\[20\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711504319275 "|MIPS_Processor|iInstAddr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[21\] " "No output dependent on input pin \"iInstAddr\[21\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711504319275 "|MIPS_Processor|iInstAddr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[22\] " "No output dependent on input pin \"iInstAddr\[22\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711504319275 "|MIPS_Processor|iInstAddr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[23\] " "No output dependent on input pin \"iInstAddr\[23\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711504319275 "|MIPS_Processor|iInstAddr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[24\] " "No output dependent on input pin \"iInstAddr\[24\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711504319275 "|MIPS_Processor|iInstAddr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[25\] " "No output dependent on input pin \"iInstAddr\[25\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711504319275 "|MIPS_Processor|iInstAddr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[26\] " "No output dependent on input pin \"iInstAddr\[26\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711504319275 "|MIPS_Processor|iInstAddr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[27\] " "No output dependent on input pin \"iInstAddr\[27\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711504319275 "|MIPS_Processor|iInstAddr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[28\] " "No output dependent on input pin \"iInstAddr\[28\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711504319275 "|MIPS_Processor|iInstAddr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[29\] " "No output dependent on input pin \"iInstAddr\[29\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711504319275 "|MIPS_Processor|iInstAddr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[30\] " "No output dependent on input pin \"iInstAddr\[30\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711504319275 "|MIPS_Processor|iInstAddr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[31\] " "No output dependent on input pin \"iInstAddr\[31\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711504319275 "|MIPS_Processor|iInstAddr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1711504319275 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "114724 " "Implemented 114724 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711504319276 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711504319276 ""} { "Info" "ICUT_CUT_TM_LCELLS" "114625 " "Implemented 114625 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711504319276 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711504319276 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1206 " "Peak virtual memory: 1206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711504319452 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 26 20:51:59 2024 " "Processing ended: Tue Mar 26 20:51:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711504319452 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:43 " "Elapsed time: 00:06:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711504319452 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:46 " "Total CPU time (on all processors): 00:06:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711504319452 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711504319452 ""}
