#! /usr/local/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18f3e580 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18f3e710 .scope module, "testbench" "testbench" 3 3;
 .timescale -9 -12;
v0x18f94770_0 .var "address", 7 0;
v0x18f94850_0 .var "clk", 0 0;
v0x18f94920_0 .net "hit", 0 0, v0x18f93990_0;  1 drivers
v0x18f94a20_0 .net "rdata", 7 0, v0x18f94020_0;  1 drivers
v0x18f94af0_0 .net "ready", 0 0, v0x18f94100_0;  1 drivers
v0x18f94b90_0 .var "req_valid", 0 0;
v0x18f94c60_0 .var "req_write", 0 0;
v0x18f94d30_0 .var "rst", 0 0;
v0x18f94e00_0 .var "wdata", 7 0;
E_0x18f55040 .event posedge, v0x18f938d0_0;
S_0x18f6e990 .scope task, "send_read" "send_read" 3 87, 3 87 0, S_0x18f3e710;
 .timescale -9 -12;
v0x18f6fe00_0 .var "addr", 7 0;
TD_testbench.send_read ;
    %load/vec4 v0x18f6fe00_0;
    %store/vec4 v0x18f94770_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18f94c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18f94b90_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18f94b90_0, 0, 1;
    %end;
S_0x18f92cf0 .scope task, "send_write" "send_write" 3 76, 3 76 0, S_0x18f3e710;
 .timescale -9 -12;
v0x18f92ef0_0 .var "addr", 7 0;
v0x18f92fd0_0 .var "data", 7 0;
TD_testbench.send_write ;
    %load/vec4 v0x18f92ef0_0;
    %store/vec4 v0x18f94770_0, 0, 8;
    %load/vec4 v0x18f92fd0_0;
    %store/vec4 v0x18f94e00_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18f94c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18f94b90_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18f94b90_0, 0, 1;
    %end;
S_0x18f930b0 .scope module, "uut" "cache" 3 15, 4 3 0, S_0x18f3e710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "address";
    .port_info 3 /INPUT 1 "req_valid";
    .port_info 4 /INPUT 1 "req_write";
    .port_info 5 /INPUT 8 "wdata";
    .port_info 6 /OUTPUT 8 "rdata";
    .port_info 7 /OUTPUT 1 "hit";
    .port_info 8 /OUTPUT 1 "ready";
v0x18f93450_0 .net "address", 7 0, v0x18f94770_0;  1 drivers
v0x18f93550_0 .var "allocated", 0 0;
v0x18f93610 .array "cache_data", 3 0, 7 0;
v0x18f936e0 .array "cache_tags", 3 0, 1 0;
v0x18f937a0_0 .var "cache_valid", 3 0;
v0x18f938d0_0 .net "clk", 0 0, v0x18f94850_0;  1 drivers
v0x18f93990_0 .var "hit", 0 0;
v0x18f93a50_0 .var/i "i", 31 0;
v0x18f93b30_0 .net "index", 1 0, L_0x18f94f60;  1 drivers
v0x18f93ca0 .array "mshr_addr", 1 0, 7 0;
v0x18f93d60 .array "mshr_data", 1 0, 7 0;
v0x18f93e20 .array "mshr_timer", 1 0, 2 0;
v0x18f93ee0 .array "mshr_valid", 1 0, 0 0;
v0x18f93f80 .array "mshr_write", 1 0, 0 0;
v0x18f94020_0 .var "rdata", 7 0;
v0x18f94100_0 .var "ready", 0 0;
v0x18f941c0_0 .net "req_valid", 0 0, v0x18f94b90_0;  1 drivers
v0x18f94370_0 .net "req_write", 0 0, v0x18f94c60_0;  1 drivers
v0x18f94410_0 .net "rst", 0 0, v0x18f94d30_0;  1 drivers
v0x18f944b0_0 .net "tag", 1 0, L_0x18f95030;  1 drivers
v0x18f94570_0 .net "wdata", 7 0, v0x18f94e00_0;  1 drivers
E_0x18f933f0 .event posedge, v0x18f94410_0, v0x18f938d0_0;
L_0x18f94f60 .part v0x18f94770_0, 0, 2;
L_0x18f95030 .part v0x18f94770_0, 2, 2;
    .scope S_0x18f930b0;
T_2 ;
    %wait E_0x18f933f0;
    %load/vec4 v0x18f94410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x18f937a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18f93990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18f94100_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x18f94020_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18f93a50_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x18f93a50_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x18f93a50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x18f93ee0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %ix/getv/s 3, v0x18f93a50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x18f93e20, 0, 4;
    %load/vec4 v0x18f93a50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x18f93a50_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18f93990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18f94100_0, 0;
    %load/vec4 v0x18f941c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x18f937a0_0;
    %load/vec4 v0x18f93b30_0;
    %part/u 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.8, 9;
    %load/vec4 v0x18f93b30_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x18f936e0, 4;
    %load/vec4 v0x18f944b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18f93990_0, 0;
    %load/vec4 v0x18f94370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %load/vec4 v0x18f94570_0;
    %load/vec4 v0x18f93b30_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x18f93610, 0, 4;
    %jmp T_2.10;
T_2.9 ;
    %load/vec4 v0x18f93b30_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x18f93610, 4;
    %assign/vec4 v0x18f94020_0, 0;
T_2.10 ;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18f93990_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18f93550_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18f93a50_0, 0, 32;
T_2.11 ;
    %load/vec4 v0x18f93a50_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_2.12, 5;
    %ix/getv/s 4, v0x18f93a50_0;
    %load/vec4a v0x18f93ee0, 4;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.15, 9;
    %load/vec4 v0x18f93550_0;
    %nor/r;
    %and;
T_2.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.13, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 3, v0x18f93a50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x18f93ee0, 0, 4;
    %load/vec4 v0x18f93450_0;
    %ix/getv/s 3, v0x18f93a50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x18f93ca0, 0, 4;
    %load/vec4 v0x18f94570_0;
    %ix/getv/s 3, v0x18f93a50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x18f93d60, 0, 4;
    %load/vec4 v0x18f94370_0;
    %ix/getv/s 3, v0x18f93a50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x18f93f80, 0, 4;
    %pushi/vec4 4, 0, 3;
    %ix/getv/s 3, v0x18f93a50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x18f93e20, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18f94100_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18f93550_0, 0, 1;
T_2.13 ;
    %load/vec4 v0x18f93a50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x18f93a50_0, 0, 32;
    %jmp T_2.11;
T_2.12 ;
T_2.7 ;
T_2.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18f93a50_0, 0, 32;
T_2.16 ;
    %load/vec4 v0x18f93a50_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_2.17, 5;
    %ix/getv/s 4, v0x18f93a50_0;
    %load/vec4a v0x18f93ee0, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.18, 8;
    %ix/getv/s 4, v0x18f93a50_0;
    %load/vec4a v0x18f93e20, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.20, 5;
    %ix/getv/s 4, v0x18f93a50_0;
    %load/vec4a v0x18f93e20, 4;
    %subi 1, 0, 3;
    %ix/getv/s 3, v0x18f93a50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x18f93e20, 0, 4;
    %jmp T_2.21;
T_2.20 ;
    %ix/getv/s 4, v0x18f93a50_0;
    %load/vec4a v0x18f93ca0, 4;
    %parti/s 2, 2, 3;
    %ix/getv/s 4, v0x18f93a50_0;
    %load/vec4a v0x18f93ca0, 4;
    %parti/s 2, 0, 2;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x18f936e0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 6, v0x18f93a50_0;
    %load/vec4a v0x18f93ca0, 6;
    %parti/s 2, 0, 2;
    %ix/vec4 4;
    %assign/vec4/off/d v0x18f937a0_0, 4, 5;
    %ix/getv/s 4, v0x18f93a50_0;
    %load/vec4a v0x18f93f80, 4;
    %flag_set/vec4 8;
    %jmp/0 T_2.22, 8;
    %ix/getv/s 4, v0x18f93a50_0;
    %load/vec4a v0x18f93d60, 4;
    %jmp/1 T_2.23, 8;
T_2.22 ; End of true expr.
    %pushi/vec4 170, 0, 8;
    %jmp/0 T_2.23, 8;
 ; End of false expr.
    %blend;
T_2.23;
    %ix/getv/s 4, v0x18f93a50_0;
    %load/vec4a v0x18f93ca0, 4;
    %parti/s 2, 0, 2;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x18f93610, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x18f93a50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x18f93ee0, 0, 4;
T_2.21 ;
T_2.18 ;
    %load/vec4 v0x18f93a50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x18f93a50_0, 0, 32;
    %jmp T_2.16;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x18f3e710;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18f94850_0, 0, 1;
T_3.0 ;
    %delay 5000, 0;
    %load/vec4 v0x18f94850_0;
    %inv;
    %store/vec4 v0x18f94850_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x18f3e710;
T_4 ;
    %vpi_call/w 3 35 "$display", "Time\011Addr\011Hit\011Ready\011RData" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18f94d30_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x18f94770_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18f94b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18f94c60_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x18f94e00_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18f94d30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x18f92ef0_0, 0, 8;
    %pushi/vec4 222, 0, 8;
    %store/vec4 v0x18f92fd0_0, 0, 8;
    %fork TD_testbench.send_write, S_0x18f92cf0;
    %join;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x18f6fe00_0, 0, 8;
    %fork TD_testbench.send_read, S_0x18f6e990;
    %join;
    %delay 50000, 0;
    %vpi_call/w 3 52 "$display", "\012--- Testing MSHR Full Condition ---" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x18f6fe00_0, 0, 8;
    %fork TD_testbench.send_read, S_0x18f6e990;
    %join;
    %delay 10000, 0;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x18f6fe00_0, 0, 8;
    %fork TD_testbench.send_read, S_0x18f6e990;
    %join;
    %delay 10000, 0;
    %pushi/vec4 48, 0, 8;
    %store/vec4 v0x18f6fe00_0, 0, 8;
    %fork TD_testbench.send_read, S_0x18f6e990;
    %join;
    %delay 50000, 0;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x18f6fe00_0, 0, 8;
    %fork TD_testbench.send_read, S_0x18f6e990;
    %join;
    %delay 10000, 0;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x18f6fe00_0, 0, 8;
    %fork TD_testbench.send_read, S_0x18f6e990;
    %join;
    %delay 50000, 0;
    %vpi_call/w 3 64 "$display", "\012--- Back-to-Back Write-Then-Read (Before Fill) ---" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x18f92ef0_0, 0, 8;
    %pushi/vec4 190, 0, 8;
    %store/vec4 v0x18f92fd0_0, 0, 8;
    %fork TD_testbench.send_write, S_0x18f92cf0;
    %join;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x18f6fe00_0, 0, 8;
    %fork TD_testbench.send_read, S_0x18f6e990;
    %join;
    %delay 50000, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x18f6fe00_0, 0, 8;
    %fork TD_testbench.send_read, S_0x18f6e990;
    %join;
    %delay 50000, 0;
    %vpi_call/w 3 72 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x18f3e710;
T_5 ;
    %wait E_0x18f55040;
    %vpi_call/w 3 99 "$display", "%4t\011%2h\011%b\011%b\011%2h", $time, v0x18f94770_0, v0x18f94920_0, v0x18f94af0_0, v0x18f94a20_0 {0 0 0};
    %jmp T_5;
    .thread T_5;
    .scope S_0x18f3e710;
T_6 ;
    %vpi_call/w 3 104 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 3 105 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x18f3e710 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "testbench.sv";
    "design.sv";
