Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/ghrd_barebones_template/soc_system.qsys --block-symbol-file --output-directory=/home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/ghrd_barebones_template/soc_system --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading ghrd_barebones_template/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 21.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 21.1]
Progress: Parameterizing module hps_0
Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 21.1]
Progress: Parameterizing module mm_bridge_0
Progress: Adding read_ram_0 [read_ram 1.0]
Progress: Parameterizing module read_ram_0
Progress: Adding trigger_32bit_0 [trigger_32bit 1.0]
Progress: Parameterizing module trigger_32bit_0
Progress: Adding var_a [altera_avalon_pio 21.1]
Progress: Parameterizing module var_a
Progress: Adding var_b [avalon_slave_bus32 1.0]
Progress: Parameterizing module var_b
Progress: Adding var_ret [altera_avalon_pio 21.1]
Progress: Parameterizing module var_ret
Progress: Adding write_ram_0 [write_ram 1.0]
Progress: Parameterizing module write_ram_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: soc_system.var_ret: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/ghrd_barebones_template/soc_system.qsys --synthesis=VERILOG --output-directory=/home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/ghrd_barebones_template/soc_system/synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading ghrd_barebones_template/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 21.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 21.1]
Progress: Parameterizing module hps_0
Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 21.1]
Progress: Parameterizing module mm_bridge_0
Progress: Adding read_ram_0 [read_ram 1.0]
Progress: Parameterizing module read_ram_0
Progress: Adding trigger_32bit_0 [trigger_32bit 1.0]
Progress: Parameterizing module trigger_32bit_0
Progress: Adding var_a [altera_avalon_pio 21.1]
Progress: Parameterizing module var_a
Progress: Adding var_b [avalon_slave_bus32 1.0]
Progress: Parameterizing module var_b
Progress: Adding var_ret [altera_avalon_pio 21.1]
Progress: Parameterizing module var_ret
Progress: Adding write_ram_0 [write_ram 1.0]
Progress: Parameterizing module write_ram_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: soc_system.var_ret: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: Interconnect is inserted between master hps_0.h2f_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon.
Info: Interconnect is inserted between master read_ram_0.m0 and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide.
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: mm_bridge_0: "soc_system" instantiated altera_avalon_mm_bridge "mm_bridge_0"
Info: read_ram_0: "soc_system" instantiated read_ram "read_ram_0"
Info: trigger_32bit_0: "soc_system" instantiated trigger_32bit "trigger_32bit_0"
Info: var_a: Starting RTL generation for module 'soc_system_var_a'
Info: var_a:   Generation command is [exec /home/jm/intelFPGA_lite/21.1/quartus/linux64/perl/bin/perl -I /home/jm/intelFPGA_lite/21.1/quartus/linux64/perl/lib -I /home/jm/intelFPGA_lite/21.1/quartus/sopc_builder/bin/europa -I /home/jm/intelFPGA_lite/21.1/quartus/sopc_builder/bin -I /home/jm/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jm/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/jm/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_var_a --dir=/tmp/alt9320_2408652358719024489.dir/0049_var_a_gen/ --quartus_dir=/home/jm/intelFPGA_lite/21.1/quartus --verilog --config=/tmp/alt9320_2408652358719024489.dir/0049_var_a_gen//soc_system_var_a_component_configuration.pl  --do_build_sim=0  ]
Info: var_a: Done RTL generation for module 'soc_system_var_a'
Info: var_a: "soc_system" instantiated altera_avalon_pio "var_a"
Info: var_b: "soc_system" instantiated avalon_slave_bus32 "var_b"
Info: var_ret: Starting RTL generation for module 'soc_system_var_ret'
Info: var_ret:   Generation command is [exec /home/jm/intelFPGA_lite/21.1/quartus/linux64/perl/bin/perl -I /home/jm/intelFPGA_lite/21.1/quartus/linux64/perl/lib -I /home/jm/intelFPGA_lite/21.1/quartus/sopc_builder/bin/europa -I /home/jm/intelFPGA_lite/21.1/quartus/sopc_builder/bin -I /home/jm/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/jm/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/jm/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_var_ret --dir=/tmp/alt9320_2408652358719024489.dir/0051_var_ret_gen/ --quartus_dir=/home/jm/intelFPGA_lite/21.1/quartus --verilog --config=/tmp/alt9320_2408652358719024489.dir/0051_var_ret_gen//soc_system_var_ret_component_configuration.pl  --do_build_sim=0  ]
Info: var_ret: Done RTL generation for module 'soc_system_var_ret'
Info: var_ret: "soc_system" instantiated altera_avalon_pio "var_ret"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_2: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: mm_bridge_0_s0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "mm_bridge_0_s0_translator"
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: mm_bridge_0_s0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "mm_bridge_0_s0_agent"
Info: mm_bridge_0_s0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "mm_bridge_0_s0_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: mm_bridge_0_s0_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "mm_bridge_0_s0_burst_adapter"
Info: Reusing file /home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/ghrd_barebones_template/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/ghrd_barebones_template/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: mm_bridge_0_s0_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "mm_bridge_0_s0_rsp_width_adapter"
Info: Reusing file /home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/ghrd_barebones_template/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/ghrd_barebones_template/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: read_ram_0_m0_translator: "mm_interconnect_1" instantiated altera_merlin_master_translator "read_ram_0_m0_translator"
Info: read_ram_0_m0_agent: "mm_interconnect_1" instantiated altera_merlin_master_agent "read_ram_0_m0_agent"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/ghrd_barebones_template/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/ghrd_barebones_template/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_2" instantiated altera_merlin_router "router_001"
Info: mm_bridge_0_m0_limiter: "mm_interconnect_2" instantiated altera_merlin_traffic_limiter "mm_bridge_0_m0_limiter"
Info: Reusing file /home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/ghrd_barebones_template/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file /home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/ghrd_barebones_template/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/ghrd_barebones_template/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/ghrd_barebones_template/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 45 modules, 102 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
