Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Jun 28 17:54:20 2020
| Host         : SERVE-COD running 64-bit Ubuntu 18.04 LTS
| Command      : report_utilization -hierarchical -file /home/ucas/prj5-dnn-XinyiYuan/hardware/scripts/../vivado_out/synth_rpt/synth_util_hier.rpt
| Design       : mips_cpu_fpga
| Device       : xczu2egsfva625-1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+--------------+
|                                                    Instance                                                   |                                  Module                                  | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | URAM | DSP48 Blocks |
+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+--------------+
| mips_cpu_fpga                                                                                                 |                                                                    (top) |      14216 |      13817 |     146 |  253 | 19432 |     25 |      4 |    0 |           11 |
|   (mips_cpu_fpga)                                                                                             |                                                                    (top) |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|   u_axi_lite_slave                                                                                            |                                                              axi_lite_if |         19 |         19 |       0 |    0 |    14 |      0 |      0 |    0 |            0 |
|   u_dnn_acc_top                                                                                               |                                                              dnn_acc_top |       5657 |       5586 |      66 |    5 |  7189 |     25 |      4 |    0 |            8 |
|     (u_dnn_acc_top)                                                                                           |                                                              dnn_acc_top |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|     accelerator                                                                                               |                                                          dnn_accelerator |       5374 |       5303 |      66 |    5 |  7096 |     25 |      2 |    0 |            8 |
|       (accelerator)                                                                                           |                                                          dnn_accelerator |          2 |          2 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|       PU_GEN[0].u_PU                                                                                          |                                                                       PU |       2352 |       2344 |       8 |    0 |  3851 |     16 |      0 |    0 |            8 |
|         (PU_GEN[0].u_PU)                                                                                      |                                                                       PU |        403 |        403 |       0 |    0 |    50 |      0 |      0 |    0 |            0 |
|         PE_GENBLK[0].u_PE                                                                                     |                                                                    PE__1 |        168 |        168 |       0 |    0 |   313 |      1 |      0 |    0 |            1 |
|           (PE_GENBLK[0].u_PE)                                                                                 |                                                                    PE__1 |         70 |         70 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           MACC_pe                                                                                             |                                                                  macc__1 |         81 |         81 |       0 |    0 |   136 |      0 |      0 |    0 |            1 |
|           PE_BUFFER_GENBLK[0].pe_buffer                                                                       |                                                                   ram__8 |          1 |          1 |       0 |    0 |    54 |      1 |      0 |    0 |            0 |
|           ReLU                                                                                                |                                                            activation__1 |         16 |         16 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|           buf_rd_bank_delay                                                                                   |                                              register__parameterized2__1 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|           fifo_out_delay                                                                                      |                                              register__parameterized1__1 |          0 |          0 |       0 |    0 |    96 |      0 |      0 |    0 |            0 |
|           macc_en_delay                                                                                       |                                             register__parameterized0__12 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|           src_2_delay                                                                                         |                                                              register__4 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|         PE_GENBLK[1].u_PE                                                                                     |                                                                    PE__2 |        168 |        168 |       0 |    0 |   313 |      1 |      0 |    0 |            1 |
|           (PE_GENBLK[1].u_PE)                                                                                 |                                                                    PE__2 |         70 |         70 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           MACC_pe                                                                                             |                                                                  macc__2 |         81 |         81 |       0 |    0 |   136 |      0 |      0 |    0 |            1 |
|           PE_BUFFER_GENBLK[0].pe_buffer                                                                       |                                                                  ram__10 |          1 |          1 |       0 |    0 |    54 |      1 |      0 |    0 |            0 |
|           ReLU                                                                                                |                                                            activation__2 |         16 |         16 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|           buf_rd_bank_delay                                                                                   |                                              register__parameterized2__2 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|           fifo_out_delay                                                                                      |                                              register__parameterized1__2 |          0 |          0 |       0 |    0 |    96 |      0 |      0 |    0 |            0 |
|           macc_en_delay                                                                                       |                                             register__parameterized0__13 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|           src_2_delay                                                                                         |                                                              register__5 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|         PE_GENBLK[2].u_PE                                                                                     |                                                                    PE__3 |        168 |        168 |       0 |    0 |   313 |      1 |      0 |    0 |            1 |
|           (PE_GENBLK[2].u_PE)                                                                                 |                                                                    PE__3 |         70 |         70 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           MACC_pe                                                                                             |                                                                  macc__3 |         81 |         81 |       0 |    0 |   136 |      0 |      0 |    0 |            1 |
|           PE_BUFFER_GENBLK[0].pe_buffer                                                                       |                                                                  ram__12 |          1 |          1 |       0 |    0 |    54 |      1 |      0 |    0 |            0 |
|           ReLU                                                                                                |                                                            activation__3 |         16 |         16 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|           buf_rd_bank_delay                                                                                   |                                              register__parameterized2__3 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|           fifo_out_delay                                                                                      |                                              register__parameterized1__3 |          0 |          0 |       0 |    0 |    96 |      0 |      0 |    0 |            0 |
|           macc_en_delay                                                                                       |                                             register__parameterized0__14 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|           src_2_delay                                                                                         |                                                              register__6 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|         PE_GENBLK[3].u_PE                                                                                     |                                                                    PE__4 |        168 |        168 |       0 |    0 |   313 |      1 |      0 |    0 |            1 |
|           (PE_GENBLK[3].u_PE)                                                                                 |                                                                    PE__4 |         70 |         70 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           MACC_pe                                                                                             |                                                                  macc__4 |         81 |         81 |       0 |    0 |   136 |      0 |      0 |    0 |            1 |
|           PE_BUFFER_GENBLK[0].pe_buffer                                                                       |                                                                  ram__14 |          1 |          1 |       0 |    0 |    54 |      1 |      0 |    0 |            0 |
|           ReLU                                                                                                |                                                            activation__4 |         16 |         16 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|           buf_rd_bank_delay                                                                                   |                                              register__parameterized2__4 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|           fifo_out_delay                                                                                      |                                              register__parameterized1__4 |          0 |          0 |       0 |    0 |    96 |      0 |      0 |    0 |            0 |
|           macc_en_delay                                                                                       |                                             register__parameterized0__15 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|           src_2_delay                                                                                         |                                                              register__7 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|         PE_GENBLK[4].u_PE                                                                                     |                                                                    PE__5 |        168 |        168 |       0 |    0 |   313 |      1 |      0 |    0 |            1 |
|           (PE_GENBLK[4].u_PE)                                                                                 |                                                                    PE__5 |         70 |         70 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           MACC_pe                                                                                             |                                                                  macc__5 |         81 |         81 |       0 |    0 |   136 |      0 |      0 |    0 |            1 |
|           PE_BUFFER_GENBLK[0].pe_buffer                                                                       |                                                                  ram__16 |          1 |          1 |       0 |    0 |    54 |      1 |      0 |    0 |            0 |
|           ReLU                                                                                                |                                                            activation__5 |         16 |         16 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|           buf_rd_bank_delay                                                                                   |                                              register__parameterized2__5 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|           fifo_out_delay                                                                                      |                                              register__parameterized1__5 |          0 |          0 |       0 |    0 |    96 |      0 |      0 |    0 |            0 |
|           macc_en_delay                                                                                       |                                             register__parameterized0__16 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|           src_2_delay                                                                                         |                                                              register__8 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|         PE_GENBLK[5].u_PE                                                                                     |                                                                    PE__6 |        168 |        168 |       0 |    0 |   313 |      1 |      0 |    0 |            1 |
|           (PE_GENBLK[5].u_PE)                                                                                 |                                                                    PE__6 |         70 |         70 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           MACC_pe                                                                                             |                                                                  macc__6 |         81 |         81 |       0 |    0 |   136 |      0 |      0 |    0 |            1 |
|           PE_BUFFER_GENBLK[0].pe_buffer                                                                       |                                                                  ram__18 |          1 |          1 |       0 |    0 |    54 |      1 |      0 |    0 |            0 |
|           ReLU                                                                                                |                                                            activation__6 |         16 |         16 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|           buf_rd_bank_delay                                                                                   |                                              register__parameterized2__6 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|           fifo_out_delay                                                                                      |                                              register__parameterized1__6 |          0 |          0 |       0 |    0 |    96 |      0 |      0 |    0 |            0 |
|           macc_en_delay                                                                                       |                                             register__parameterized0__17 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|           src_2_delay                                                                                         |                                                              register__9 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|         PE_GENBLK[6].u_PE                                                                                     |                                                                    PE__7 |        168 |        168 |       0 |    0 |   313 |      1 |      0 |    0 |            1 |
|           (PE_GENBLK[6].u_PE)                                                                                 |                                                                    PE__7 |         70 |         70 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           MACC_pe                                                                                             |                                                                  macc__7 |         81 |         81 |       0 |    0 |   136 |      0 |      0 |    0 |            1 |
|           PE_BUFFER_GENBLK[0].pe_buffer                                                                       |                                                                  ram__20 |          1 |          1 |       0 |    0 |    54 |      1 |      0 |    0 |            0 |
|           ReLU                                                                                                |                                                            activation__7 |         16 |         16 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|           buf_rd_bank_delay                                                                                   |                                              register__parameterized2__7 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|           fifo_out_delay                                                                                      |                                              register__parameterized1__7 |          0 |          0 |       0 |    0 |    96 |      0 |      0 |    0 |            0 |
|           macc_en_delay                                                                                       |                                             register__parameterized0__18 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|           src_2_delay                                                                                         |                                                             register__10 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|         PE_GENBLK[7].u_PE                                                                                     |                                                                       PE |        168 |        168 |       0 |    0 |   313 |      1 |      0 |    0 |            1 |
|           (PE_GENBLK[7].u_PE)                                                                                 |                                                                       PE |         70 |         70 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           MACC_pe                                                                                             |                                                                     macc |         81 |         81 |       0 |    0 |   136 |      0 |      0 |    0 |            1 |
|           PE_BUFFER_GENBLK[0].pe_buffer                                                                       |                                                                      ram |          1 |          1 |       0 |    0 |    54 |      1 |      0 |    0 |            0 |
|           ReLU                                                                                                |                                                               activation |         16 |         16 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|           buf_rd_bank_delay                                                                                   |                                                 register__parameterized2 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|           fifo_out_delay                                                                                      |                                                 register__parameterized1 |          0 |          0 |       0 |    0 |    96 |      0 |      0 |    0 |            0 |
|           macc_en_delay                                                                                       |                                              register__parameterized0__1 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|           src_2_delay                                                                                         |                                                              register__1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|         neuron_delay                                                                                          |                                                register__parameterized10 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|         out_sel_delay                                                                                         |                                              register__parameterized6__4 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|         packer                                                                                                |                                                           data_packer__1 |          1 |          1 |       0 |    0 |   130 |      0 |      0 |    0 |            0 |
|         pe_neuron_bias_delay                                                                                  |                                              register__parameterized6__5 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|         pe_neuron_sel_delay                                                                                   |                                                 register__parameterized9 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|         pool_DUT                                                                                              |                                                                  pooling |        359 |        359 |       0 |    0 |   485 |      3 |      0 |    0 |            0 |
|           (pool_DUT)                                                                                          |                                                                  pooling |        305 |        305 |       0 |    0 |   218 |      0 |      0 |    0 |            0 |
|           comp_in_2_delay                                                                                     |                                             register__parameterized10__1 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|           max_kw2_delay1                                                                                      |                                             register__parameterized10__2 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|           max_kw2_delay2                                                                                      |                                             register__parameterized10__3 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|           max_kw3_delay1                                                                                      |                                             register__parameterized10__4 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|           pool_fifo                                                                                           |                                                     fifo__parameterized2 |         22 |         22 |       0 |    0 |    16 |      2 |      0 |    0 |            0 |
|           row_fifo                                                                                            |                                                     fifo__parameterized3 |         24 |         24 |       0 |    0 |    22 |      1 |      0 |    0 |            0 |
|           row_fifo_out_delay                                                                                  |                                                register__parameterized12 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |    0 |            0 |
|           sipo_output                                                                                         |                                                                  sipo__2 |          8 |          8 |       0 |    0 |   133 |      0 |      0 |    0 |            0 |
|             (sipo_output)                                                                                     |                                                                  sipo__2 |          7 |          7 |       0 |    0 |   132 |      0 |      0 |    0 |            0 |
|             push_delay                                                                                        |                                             register__parameterized11__2 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|         pool_cfg_delay                                                                                        |                                                 register__parameterized5 |          0 |          0 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|         pool_ctrl_delay                                                                                       |                                                 register__parameterized8 |          0 |          0 |       0 |    0 |    27 |      0 |      0 |    0 |            0 |
|         pool_input_data_fifo                                                                                  |                                                     fifo__parameterized1 |         17 |         17 |       0 |    0 |    13 |      2 |      0 |    0 |            0 |
|         pu_ctrl_delay                                                                                         |                                                 register__parameterized4 |          0 |          0 |       0 |    0 |   102 |      0 |      0 |    0 |            0 |
|         pu_vg_data_delay                                                                                      |                                                 register__parameterized3 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |    0 |            0 |
|         src_1_sel_delay                                                                                       |                                              register__parameterized0__4 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|         src_2_sel_delay                                                                                       |                                              register__parameterized0__5 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|         u_serdes                                                                                              |                                                                   serdes |        209 |        201 |       8 |    0 |   302 |      2 |      0 |    0 |            0 |
|           (u_serdes)                                                                                          |                                                                   serdes |        149 |        149 |       0 |    0 |   135 |      0 |      0 |    0 |            0 |
|           cfg_fifo                                                                                            |                                                     fifo__parameterized5 |         29 |         21 |       8 |    0 |    20 |      0 |      0 |    0 |            0 |
|           data_fifo                                                                                           |                                                     fifo__parameterized4 |         12 |         12 |       0 |    0 |    10 |      2 |      0 |    0 |            0 |
|           serializer_counter                                                                                  |                                                             counter__100 |         11 |         11 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|           sipo_output                                                                                         |                                                                  sipo__1 |          8 |          8 |       0 |    0 |   133 |      0 |      0 |    0 |            0 |
|             (sipo_output)                                                                                     |                                                                  sipo__1 |          7 |          7 |       0 |    0 |   132 |      0 |      0 |    0 |            0 |
|             push_delay                                                                                        |                                             register__parameterized11__1 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|         u_wb                                                                                                  |                                                            weight_buffer |         17 |         17 |       0 |    0 |    26 |      1 |      0 |    0 |            0 |
|         vg_mask_delay                                                                                         |                                                 register__parameterized7 |          0 |          0 |       0 |    0 |    24 |      0 |      0 |    0 |            0 |
|         wb_read_addr_delay                                                                                    |                                              register__parameterized5__1 |          0 |          0 |       0 |    0 |    21 |      0 |      0 |    0 |            0 |
|         wb_read_req_delay                                                                                     |                                              register__parameterized0__2 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|       mem_ctrl_top                                                                                            |                                                       mem_controller_top |       1893 |       1837 |      56 |    0 |  1352 |      9 |      2 |    0 |            0 |
|         (mem_ctrl_top)                                                                                        |                                                       mem_controller_top |          7 |          7 |       0 |    0 |    67 |      0 |      0 |    0 |            0 |
|         OUTPUT_BUFFER_GEN[0].d_unpacker                                                                       |                                                            data_unpacker |         68 |         68 |       0 |    0 |   131 |      0 |      0 |    0 |            0 |
|         OUTPUT_BUFFER_GEN[0].outbuf_iwidth                                                                    |                                                     fifo__parameterized7 |         24 |         24 |       0 |    0 |    22 |      2 |      0 |    0 |            0 |
|         OUTPUT_BUFFER_GEN[0].outbuf_owidth                                                                    |                                                                fifo_fwft |         21 |         21 |       0 |    0 |    17 |      1 |      0 |    0 |            0 |
|           (OUTPUT_BUFFER_GEN[0].outbuf_owidth)                                                                |                                                                fifo_fwft |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|           fifo_buffer                                                                                         |                                                     fifo__parameterized8 |         20 |         20 |       0 |    0 |    16 |      1 |      0 |    0 |            0 |
|         STREAM_PU_GEN[0].packer                                                                               |                                                              data_packer |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|         STREAM_PU_GEN[0].stream_pu                                                                            |                                                     fifo__parameterized6 |          9 |          9 |       0 |    0 |     7 |      0 |      0 |    0 |            0 |
|         axi_rd_buffer                                                                                         |                                                    fifo__parameterized12 |         21 |         21 |       0 |    0 |    19 |      1 |      0 |    0 |            0 |
|         buffer_read                                                                                           |                                                    fifo__parameterized14 |         33 |         33 |       0 |    0 |    31 |      2 |      0 |    0 |            0 |
|         packer                                                                                                |                                                           data_packer__2 |          1 |          1 |       0 |    0 |   130 |      0 |      0 |    0 |            0 |
|         stream_fifo                                                                                           |                                                    fifo__parameterized13 |         28 |         28 |       0 |    0 |    25 |      2 |      0 |    0 |            0 |
|         u_axim                                                                                                |                                                       axi_master_wrapper |        470 |        414 |      56 |    0 |   400 |      1 |      0 |    0 |            0 |
|           (u_axim)                                                                                            |                                                       axi_master_wrapper |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|           AXI_GEN[0].u_axim                                                                                   |                                                               axi_master |        469 |        413 |      56 |    0 |   399 |      1 |      0 |    0 |            0 |
|             (AXI_GEN[0].u_axim)                                                                               |                                                               axi_master |        289 |        289 |       0 |    0 |   254 |      0 |      0 |    0 |            0 |
|             WBURST_COUNTER_GEN[0].wburst_C                                                                    |                                                           wburst_counter |         48 |         48 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|             awchannel_req_buf                                                                                 |                                                    fifo__parameterized11 |         25 |         17 |       8 |    0 |    18 |      0 |      0 |    0 |            0 |
|             pu_obuf_rd_counter                                                                                |                                                                  counter |         10 |         10 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|             rd_req_buf                                                                                        |                                                     fifo__parameterized9 |         48 |          8 |      40 |    0 |    71 |      0 |      0 |    0 |            0 |
|             wchannel_req_buf                                                                                  |                                                fifo_fwft__parameterized0 |         27 |         19 |       8 |    0 |    18 |      0 |      0 |    0 |            0 |
|               (wchannel_req_buf)                                                                              |                                                fifo_fwft__parameterized0 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|               fifo_buffer                                                                                     |                                                    fifo__parameterized10 |         25 |         17 |       8 |    0 |    17 |      0 |      0 |    0 |            0 |
|             write_buf                                                                                         |                                                             fifo_fwft__1 |         22 |         22 |       0 |    0 |    17 |      1 |      0 |    0 |            0 |
|               (write_buf)                                                                                     |                                                             fifo_fwft__1 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|               fifo_buffer                                                                                     |                                                  fifo__parameterized8__1 |         20 |         20 |       0 |    0 |    16 |      1 |      0 |    0 |            0 |
|         u_buffer_counter                                                                                      |                                                      buffer_read_counter |        157 |        157 |       0 |    0 |    57 |      0 |      1 |    0 |            0 |
|           (u_buffer_counter)                                                                                  |                                                      buffer_read_counter |         16 |         16 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|           read_info_fifo                                                                                      |                                                    fifo__parameterized15 |         25 |         25 |       0 |    0 |    22 |      0 |      1 |    0 |            0 |
|           rvalid_counter                                                                                      |                                               counter__parameterized0__2 |        116 |        116 |       0 |    0 |    32 |      0 |      0 |    0 |            0 |
|         u_mem_ctrl                                                                                            |                                                           mem_controller |        899 |        899 |       0 |    0 |   387 |      0 |      0 |    0 |            0 |
|           (u_mem_ctrl)                                                                                        |                                                           mem_controller |        315 |        315 |       0 |    0 |   217 |      0 |      0 |    0 |            0 |
|           _all_reads_done_d                                                                                   |                                                                 register |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           _read_idx_inc_d                                                                                     |                                                             register__12 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|           buffer_read_counter                                                                                 |                                               counter__parameterized0__3 |        116 |        116 |       0 |    0 |    32 |      0 |      0 |    0 |            0 |
|           read_idx_counter                                                                                    |                                               counter__parameterized1__5 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|           stream_read_loop_0                                                                                  |                                               counter__parameterized0__4 |        116 |        116 |       0 |    0 |    32 |      0 |      0 |    0 |            0 |
|           stream_read_loop_1                                                                                  |                                               counter__parameterized0__5 |        116 |        116 |       0 |    0 |    32 |      0 |      0 |    0 |            0 |
|           stream_read_loop_2                                                                                  |                                               counter__parameterized0__6 |        116 |        116 |       0 |    0 |    32 |      0 |      0 |    0 |            0 |
|           stream_write_counter                                                                                |                                                  counter__parameterized0 |        116 |        116 |       0 |    0 |    32 |      0 |      0 |    0 |            0 |
|           write_idx_counter                                                                                   |                                                  counter__parameterized1 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|         u_read_info                                                                                           |                                                                read_info |        154 |        154 |       0 |    0 |    57 |      0 |      1 |    0 |            0 |
|           (u_read_info)                                                                                       |                                                                read_info |         17 |         17 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|           read_info_fifo                                                                                      |                                                    fifo__parameterized16 |         21 |         21 |       0 |    0 |    16 |      0 |      1 |    0 |            0 |
|           rvalid_counter                                                                                      |                                               counter__parameterized0__1 |        116 |        116 |       0 |    0 |    32 |      0 |      0 |    0 |            0 |
|       u_controller                                                                                            |                                                            PU_controller |        912 |        905 |       2 |    5 |   593 |      0 |      0 |    0 |            0 |
|         (u_controller)                                                                                        |                                                            PU_controller |        547 |        547 |       0 |    0 |   264 |      0 |      0 |    0 |            0 |
|         FC_neuron_idx_counter                                                                                 |                                               counter__parameterized3__4 |         22 |         22 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|         _pool_ctrl_fifo_rden                                                                                  |                                             register__parameterized0__10 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|         _pool_ctrl_fifo_rden_d                                                                                |                                             register__parameterized6__12 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|         _pool_in_row_start_delay                                                                              |                                             register__parameterized6__15 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|         _pool_write_req                                                                                       |                                             register__parameterized0__11 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|         activation_en_delay                                                                                   |                                             register__parameterized17__2 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |            0 |
|         conv_stride_counter                                                                                   |                                               counter__parameterized1__1 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|         ic_counter                                                                                            |                                               counter__parameterized4__1 |         43 |         43 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|         ic_inc_delay                                                                                          |                                                register__parameterized15 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|         ih_counter                                                                                            |                                               counter__parameterized3__2 |         25 |         25 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|         ih_inc_delay                                                                                          |                                              register__parameterized6__7 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|         ih_is_max_delay                                                                                       |                                             register__parameterized24__4 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|         iw_counter                                                                                            |                                               counter__parameterized3__1 |         19 |         19 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|         iw_inc_delay                                                                                          |                                              register__parameterized6__8 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|         kernel_size_switch_delay                                                                              |                                             register__parameterized6__17 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|         ks_sw_delay                                                                                           |                                             register__parameterized24__5 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|         kw_counter                                                                                            |                                                             counter__101 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         l_counter                                                                                             |                                               counter__parameterized3__3 |         22 |         22 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|         l_inc_delay                                                                                           |                                             register__parameterized15__1 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|         nextfm_delay                                                                                          |                                              register__parameterized6__6 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|         oc_counter                                                                                            |                                                  counter__parameterized4 |         38 |         38 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|         out_sel_delay                                                                                         |                                             register__parameterized16__4 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|         p_counter                                                                                             |                                               counter__parameterized3__7 |         21 |         21 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|         pe_buf_rd_addr_bank_cnt                                                                               |                                               counter__parameterized1__4 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|         pe_buf_rd_addr_cnt                                                                                    |                                               counter__parameterized3__6 |         30 |         30 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|         pe_buf_wr_addr_bank_cnt                                                                               |                                               counter__parameterized1__3 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|         pe_buf_wr_addr_cnt                                                                                    |                                               counter__parameterized3__5 |         30 |         30 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|         pe_enable_delay                                                                                       |                                              register__parameterized0__7 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|         pe_fifo_pop_delay                                                                                     |                                             register__parameterized6__10 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|         pe_fifo_push_delay                                                                                    |                                             register__parameterized16__1 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|         pe_flush_delay                                                                                        |                                              register__parameterized0__8 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|         pe_neuron_bias_delay                                                                                  |                                                register__parameterized21 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|         pe_neuron_sel_delay                                                                                   |                                                register__parameterized20 |          5 |          2 |       0 |    3 |     9 |      0 |      0 |    0 |            0 |
|         pe_op_code_delay                                                                                      |                                                register__parameterized18 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|         pe_sel_counter                                                                                        |                                               counter__parameterized1__2 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|         pe_write_mask_delay                                                                                   |                                                register__parameterized22 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|         pe_write_valid_delay                                                                                  |                                             register__parameterized17__1 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |            0 |
|         pool_ctrl_fifo                                                                                        |                                                    fifo__parameterized17 |         19 |         17 |       2 |    0 |    14 |      0 |      0 |    0 |            0 |
|         pool_endrow_delay                                                                                     |                                                register__parameterized16 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|         pool_ih_count_delay                                                                                   |                                                register__parameterized23 |          0 |          0 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|         pool_ih_counter                                                                                       |                                                  counter__parameterized3 |         21 |         21 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|         pool_in_row_last_delay                                                                                |                                             register__parameterized6__16 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|         pool_in_shift_delay                                                                                   |                                                              register__3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|         pool_in_shift_main_delay                                                                              |                                             register__parameterized6__14 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|         pool_iw_counter                                                                                       |                                               counter__parameterized3__9 |         21 |         21 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|         pool_pad_delay                                                                                        |                                                 register__parameterized6 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|         pool_pad_row_delay                                                                                    |                                             register__parameterized6__20 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|         pool_valid_delay                                                                                      |                                             register__parameterized24__3 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|         pu_serdes_count_delay                                                                                 |                                                register__parameterized19 |          3 |          1 |       0 |    2 |    10 |      0 |      0 |    0 |            0 |
|         row_fifo_mux_sel_delay                                                                                |                                             register__parameterized24__2 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|         row_fifo_pop_delay                                                                                    |                                                             register__11 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|         row_fifo_push_delay                                                                                   |                                             register__parameterized24__1 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|         scratch_sw_rd_delay                                                                                   |                                             register__parameterized16__3 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|         scratch_sw_wr_delay                                                                                   |                                             register__parameterized6__11 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|         src_1_sel_delay                                                                                       |                                             register__parameterized16__5 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|         stride_counter                                                                                        |                                               counter__parameterized3__8 |         18 |         18 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|         wr_addr_clear_delay                                                                                   |                                                register__parameterized17 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |            0 |
|       vecgen                                                                                                  |                                                                vectorgen |        215 |        215 |       0 |    0 |  1299 |      0 |      0 |    0 |            0 |
|     u_dnn_acc_axi_wrapper                                                                                     |                                                      dnn_acc_axi_wrapper |        281 |        281 |       0 |    0 |    91 |      0 |      2 |    0 |            0 |
|       (u_dnn_acc_axi_wrapper)                                                                                 |                                                      dnn_acc_axi_wrapper |        277 |        277 |       0 |    0 |    91 |      0 |      0 |    0 |            0 |
|       arlen_fifo                                                                                              |                                                    axlen_fifo__xdcDup__1 |          2 |          2 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|         (arlen_fifo)                                                                                          |                                                    axlen_fifo__xdcDup__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         U0                                                                                                    |                                                   fifo_generator_v13_1_4 |          2 |          2 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|           (U0)                                                                                                |                                                   fifo_generator_v13_1_4 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           inst_fifo_gen                                                                                       |                                             fifo_generator_v13_1_4_synth |          2 |          2 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|             (inst_fifo_gen)                                                                                   |                                             fifo_generator_v13_1_4_synth |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             gconvfifo.rf                                                                                      |                                                       fifo_generator_top |          2 |          2 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|               (gconvfifo.rf)                                                                                  |                                                       fifo_generator_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               gbi.bi                                                                                          |                                           fifo_generator_v13_1_4_builtin |          2 |          2 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|                 (gbi.bi)                                                                                      |                                           fifo_generator_v13_1_4_builtin |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 v8_fifo.fblk                                                                                  |                                                              builtin_top |          2 |          2 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|                   (v8_fifo.fblk)                                                                              |                                                              builtin_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   rst_val_sym.gextw_sym[1].inst_extd                                                          |                                                         builtin_extdepth |          2 |          2 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|                     (rst_val_sym.gextw_sym[1].inst_extd)                                                      |                                                         builtin_extdepth |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     gonep.inst_prim                                                                           |                                                             builtin_prim |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|       awlen_fifo                                                                                              |                                                               axlen_fifo |          2 |          2 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|         (awlen_fifo)                                                                                          |                                                               axlen_fifo |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         U0                                                                                                    |                                                fifo_generator_v13_1_4__2 |          2 |          2 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|           (U0)                                                                                                |                                                fifo_generator_v13_1_4__2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           inst_fifo_gen                                                                                       |                                          fifo_generator_v13_1_4_synth__2 |          2 |          2 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|             (inst_fifo_gen)                                                                                   |                                          fifo_generator_v13_1_4_synth__2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             gconvfifo.rf                                                                                      |                                                    fifo_generator_top__2 |          2 |          2 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|               (gconvfifo.rf)                                                                                  |                                                    fifo_generator_top__2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               gbi.bi                                                                                          |                                        fifo_generator_v13_1_4_builtin__2 |          2 |          2 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|                 (gbi.bi)                                                                                      |                                        fifo_generator_v13_1_4_builtin__2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 v8_fifo.fblk                                                                                  |                                                           builtin_top__2 |          2 |          2 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|                   (v8_fifo.fblk)                                                                              |                                                           builtin_top__2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   rst_val_sym.gextw_sym[1].inst_extd                                                          |                                                      builtin_extdepth__2 |          2 |          2 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|                     (rst_val_sym.gextw_sym[1].inst_extd)                                                      |                                                      builtin_extdepth__2 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     gonep.inst_prim                                                                           |                                                          builtin_prim__2 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |            0 |
|   u_mips_cpu_top                                                                                              |                                                             mips_cpu_top |       2087 |       2087 |       0 |    0 |  1285 |      0 |      0 |    0 |            3 |
|     (u_mips_cpu_top)                                                                                          |                                                             mips_cpu_top |        143 |        143 |       0 |    0 |    74 |      0 |      0 |    0 |            0 |
|     u_mips_cpu                                                                                                |                                                                 mips_cpu |       1944 |       1944 |       0 |    0 |  1211 |      0 |      0 |    0 |            3 |
|       (u_mips_cpu)                                                                                            |                                                                 mips_cpu |        984 |        984 |       0 |    0 |   202 |      0 |      0 |    0 |            3 |
|       alu1                                                                                                    |                                                                   alu__1 |         31 |         31 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       alu2                                                                                                    |                                                                      alu |        310 |        310 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       reg_file1                                                                                               |                                                                 reg_file |        619 |        619 |       0 |    0 |  1009 |      0 |      0 |    0 |            0 |
|   u_zynq_soc_wrapper                                                                                          |                                                            mpsoc_wrapper |       6451 |       6123 |      80 |  248 | 10942 |      0 |      0 |    0 |            0 |
|     (u_zynq_soc_wrapper)                                                                                      |                                                            mpsoc_wrapper |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|     mpsoc_i                                                                                                   |                                                                    mpsoc |       6451 |       6123 |      80 |  248 | 10942 |      0 |      0 |    0 |            0 |
|       (mpsoc_i)                                                                                               |                                                                    mpsoc |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       arm_axi_ic                                                                                              |                                                       mpsoc_arm_axi_ic_0 |        500 |        423 |       0 |   77 |   662 |      0 |      0 |    0 |            0 |
|         (arm_axi_ic)                                                                                          |                                                       mpsoc_arm_axi_ic_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         s00_couplers                                                                                          |                                                  s00_couplers_imp_EUWRR2 |        500 |        423 |       0 |   77 |   662 |      0 |      0 |    0 |            0 |
|           (s00_couplers)                                                                                      |                                                  s00_couplers_imp_EUWRR2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           auto_pc                                                                                             |                                                          mpsoc_auto_pc_0 |        500 |        423 |       0 |   77 |   662 |      0 |      0 |    0 |            0 |
|             (auto_pc)                                                                                         |                                                          mpsoc_auto_pc_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             inst                                                                                              |                    axi_protocol_converter_v2_1_18_axi_protocol_converter |        500 |        423 |       0 |   77 |   662 |      0 |      0 |    0 |            0 |
|               (inst)                                                                                          |                    axi_protocol_converter_v2_1_18_axi_protocol_converter |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                                            |                                       axi_protocol_converter_v2_1_18_b2s |        500 |        423 |       0 |   77 |   662 |      0 |      0 |    0 |            0 |
|                 (gen_axilite.gen_b2s_conv.axilite_b2s)                                                        |                                       axi_protocol_converter_v2_1_18_b2s |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                 RD.ar_channel_0                                                                               |                            axi_protocol_converter_v2_1_18_b2s_ar_channel |        133 |        133 |       0 |    0 |    85 |      0 |      0 |    0 |            0 |
|                   (RD.ar_channel_0)                                                                           |                            axi_protocol_converter_v2_1_18_b2s_ar_channel |          3 |          3 |       0 |    0 |    16 |      0 |      0 |    0 |            0 |
|                   ar_cmd_fsm_0                                                                                |                            axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   cmd_translator_0                                                                            |                     axi_protocol_converter_v2_1_18_b2s_cmd_translator__1 |        126 |        126 |       0 |    0 |    67 |      0 |      0 |    0 |            0 |
|                     (cmd_translator_0)                                                                        |                     axi_protocol_converter_v2_1_18_b2s_cmd_translator__1 |         15 |         15 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|                     incr_cmd_0                                                                                |                           axi_protocol_converter_v2_1_18_b2s_incr_cmd__1 |         50 |         50 |       0 |    0 |    22 |      0 |      0 |    0 |            0 |
|                     wrap_cmd_0                                                                                |                           axi_protocol_converter_v2_1_18_b2s_wrap_cmd__1 |         61 |         61 |       0 |    0 |    42 |      0 |      0 |    0 |            0 |
|                 RD.r_channel_0                                                                                |                             axi_protocol_converter_v2_1_18_b2s_r_channel |         68 |         17 |       0 |   51 |    28 |      0 |      0 |    0 |            0 |
|                   (RD.r_channel_0)                                                                            |                             axi_protocol_converter_v2_1_18_b2s_r_channel |          3 |          3 |       0 |    0 |    18 |      0 |      0 |    0 |            0 |
|                   rd_data_fifo_0                                                                              |           axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1 |         41 |          7 |       0 |   34 |     5 |      0 |      0 |    0 |            0 |
|                   transaction_fifo_0                                                                          |           axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2 |         24 |          7 |       0 |   17 |     5 |      0 |      0 |    0 |            0 |
|                 SI_REG                                                                                        |                            axi_register_slice_v2_1_18_axi_register_slice |        120 |        120 |       0 |    0 |   438 |      0 |      0 |    0 |            0 |
|                   (SI_REG)                                                                                    |                            axi_register_slice_v2_1_18_axi_register_slice |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   ar.ar_pipe                                                                                  |                           axi_register_slice_v2_1_18_axic_register_slice |         39 |         39 |       0 |    0 |   146 |      0 |      0 |    0 |            0 |
|                   aw.aw_pipe                                                                                  |                        axi_register_slice_v2_1_18_axic_register_slice__1 |         39 |         39 |       0 |    0 |   146 |      0 |      0 |    0 |            0 |
|                   b.b_pipe                                                                                    |           axi_register_slice_v2_1_18_axic_register_slice__parameterized1 |         12 |         12 |       0 |    0 |    40 |      0 |      0 |    0 |            0 |
|                   r.r_pipe                                                                                    |           axi_register_slice_v2_1_18_axic_register_slice__parameterized2 |         29 |         29 |       0 |    0 |   106 |      0 |      0 |    0 |            0 |
|                 WR.aw_channel_0                                                                               |                            axi_protocol_converter_v2_1_18_b2s_aw_channel |        131 |        131 |       0 |    0 |    93 |      0 |      0 |    0 |            0 |
|                   (WR.aw_channel_0)                                                                           |                            axi_protocol_converter_v2_1_18_b2s_aw_channel |          1 |          1 |       0 |    0 |    24 |      0 |      0 |    0 |            0 |
|                   aw_cmd_fsm_0                                                                                |                            axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   cmd_translator_0                                                                            |                        axi_protocol_converter_v2_1_18_b2s_cmd_translator |        126 |        126 |       0 |    0 |    67 |      0 |      0 |    0 |            0 |
|                     (cmd_translator_0)                                                                        |                        axi_protocol_converter_v2_1_18_b2s_cmd_translator |         15 |         15 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|                     incr_cmd_0                                                                                |                              axi_protocol_converter_v2_1_18_b2s_incr_cmd |         51 |         51 |       0 |    0 |    22 |      0 |      0 |    0 |            0 |
|                     wrap_cmd_0                                                                                |                              axi_protocol_converter_v2_1_18_b2s_wrap_cmd |         60 |         60 |       0 |    0 |    42 |      0 |      0 |    0 |            0 |
|                 WR.b_channel_0                                                                                |                             axi_protocol_converter_v2_1_18_b2s_b_channel |         47 |         21 |       0 |   26 |    17 |      0 |      0 |    0 |            0 |
|                   (WR.b_channel_0)                                                                            |                             axi_protocol_converter_v2_1_18_b2s_b_channel |         15 |         15 |       0 |    0 |    13 |      0 |      0 |    0 |            0 |
|                   bid_fifo_0                                                                                  |                           axi_protocol_converter_v2_1_18_b2s_simple_fifo |         27 |          3 |       0 |   24 |     2 |      0 |      0 |    0 |            0 |
|                   bresp_fifo_0                                                                                |           axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0 |          5 |          3 |       0 |    2 |     2 |      0 |      0 |    0 |            0 |
|       axi4_gpio_ic                                                                                            |                                                     mpsoc_axi4_gpio_ic_0 |        421 |        421 |       0 |    0 |   139 |      0 |      0 |    0 |            0 |
|         xbar                                                                                                  |                                                             mpsoc_xbar_1 |        421 |        421 |       0 |    0 |   139 |      0 |      0 |    0 |            0 |
|           (xbar)                                                                                              |                                                             mpsoc_xbar_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           inst                                                                                                |                                        axi_crossbar_v2_1_19_axi_crossbar |        421 |        421 |       0 |    0 |   139 |      0 |      0 |    0 |            0 |
|             (inst)                                                                                            |                                        axi_crossbar_v2_1_19_axi_crossbar |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             gen_sasd.crossbar_sasd_0                                                                          |                                       axi_crossbar_v2_1_19_crossbar_sasd |        421 |        421 |       0 |    0 |   139 |      0 |      0 |    0 |            0 |
|               (gen_sasd.crossbar_sasd_0)                                                                      |                                       axi_crossbar_v2_1_19_crossbar_sasd |         44 |         44 |       0 |    0 |    15 |      0 |      0 |    0 |            0 |
|               addr_arbiter_inst                                                                               |                                   axi_crossbar_v2_1_19_addr_arbiter_sasd |         44 |         44 |       0 |    0 |    41 |      0 |      0 |    0 |            0 |
|               gen_addr_decoder.addr_decoder_inst                                                              |                                        axi_crossbar_v2_1_19_addr_decoder |         68 |         68 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 (gen_addr_decoder.addr_decoder_inst)                                                          |                                        axi_crossbar_v2_1_19_addr_decoder |          5 |          5 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator       |                              generic_baseblocks_v2_1_0_comparator_static |          7 |          7 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   (gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator)   |                              generic_baseblocks_v2_1_0_comparator_static |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   LUT_LEVEL[2].compare_inst                                                                   |                                  generic_baseblocks_v2_1_0_carry_and__48 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   LUT_LEVEL[3].compare_inst                                                                   |                                  generic_baseblocks_v2_1_0_carry_and__49 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   LUT_LEVEL[4].compare_inst                                                                   |                                  generic_baseblocks_v2_1_0_carry_and__50 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator       |              generic_baseblocks_v2_1_0_comparator_static__parameterized0 |          7 |          7 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   (gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator)   |              generic_baseblocks_v2_1_0_comparator_static__parameterized0 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   LUT_LEVEL[2].compare_inst                                                                   |                                  generic_baseblocks_v2_1_0_carry_and__43 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   LUT_LEVEL[3].compare_inst                                                                   |                                  generic_baseblocks_v2_1_0_carry_and__44 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   LUT_LEVEL[4].compare_inst                                                                   |                                  generic_baseblocks_v2_1_0_carry_and__45 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator       |              generic_baseblocks_v2_1_0_comparator_static__parameterized1 |          7 |          7 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   (gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator)   |              generic_baseblocks_v2_1_0_comparator_static__parameterized1 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   LUT_LEVEL[2].compare_inst                                                                   |                                  generic_baseblocks_v2_1_0_carry_and__38 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   LUT_LEVEL[3].compare_inst                                                                   |                                  generic_baseblocks_v2_1_0_carry_and__39 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   LUT_LEVEL[4].compare_inst                                                                   |                                  generic_baseblocks_v2_1_0_carry_and__40 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 gen_target[3].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator       |              generic_baseblocks_v2_1_0_comparator_static__parameterized2 |          7 |          7 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   (gen_target[3].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator)   |              generic_baseblocks_v2_1_0_comparator_static__parameterized2 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   LUT_LEVEL[2].compare_inst                                                                   |                                  generic_baseblocks_v2_1_0_carry_and__33 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   LUT_LEVEL[3].compare_inst                                                                   |                                  generic_baseblocks_v2_1_0_carry_and__34 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   LUT_LEVEL[4].compare_inst                                                                   |                                  generic_baseblocks_v2_1_0_carry_and__35 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator       |              generic_baseblocks_v2_1_0_comparator_static__parameterized3 |          7 |          7 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   (gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator)   |              generic_baseblocks_v2_1_0_comparator_static__parameterized3 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   LUT_LEVEL[2].compare_inst                                                                   |                                  generic_baseblocks_v2_1_0_carry_and__28 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   LUT_LEVEL[3].compare_inst                                                                   |                                  generic_baseblocks_v2_1_0_carry_and__29 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   LUT_LEVEL[4].compare_inst                                                                   |                                  generic_baseblocks_v2_1_0_carry_and__30 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 gen_target[5].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator       |              generic_baseblocks_v2_1_0_comparator_static__parameterized4 |          7 |          7 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   (gen_target[5].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator)   |              generic_baseblocks_v2_1_0_comparator_static__parameterized4 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   LUT_LEVEL[2].compare_inst                                                                   |                                  generic_baseblocks_v2_1_0_carry_and__23 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   LUT_LEVEL[3].compare_inst                                                                   |                                  generic_baseblocks_v2_1_0_carry_and__24 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   LUT_LEVEL[4].compare_inst                                                                   |                                  generic_baseblocks_v2_1_0_carry_and__25 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 gen_target[6].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator       |              generic_baseblocks_v2_1_0_comparator_static__parameterized5 |          7 |          7 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   (gen_target[6].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator)   |              generic_baseblocks_v2_1_0_comparator_static__parameterized5 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   LUT_LEVEL[2].compare_inst                                                                   |                                  generic_baseblocks_v2_1_0_carry_and__18 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   LUT_LEVEL[3].compare_inst                                                                   |                                  generic_baseblocks_v2_1_0_carry_and__19 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   LUT_LEVEL[4].compare_inst                                                                   |                                  generic_baseblocks_v2_1_0_carry_and__20 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 gen_target[7].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator       |              generic_baseblocks_v2_1_0_comparator_static__parameterized6 |          7 |          7 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   (gen_target[7].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator)   |              generic_baseblocks_v2_1_0_comparator_static__parameterized6 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   LUT_LEVEL[2].compare_inst                                                                   |                                  generic_baseblocks_v2_1_0_carry_and__13 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   LUT_LEVEL[3].compare_inst                                                                   |                                  generic_baseblocks_v2_1_0_carry_and__14 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   LUT_LEVEL[4].compare_inst                                                                   |                                  generic_baseblocks_v2_1_0_carry_and__15 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 gen_target[8].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator       |              generic_baseblocks_v2_1_0_comparator_static__parameterized7 |          7 |          7 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   (gen_target[8].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator)   |              generic_baseblocks_v2_1_0_comparator_static__parameterized7 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   LUT_LEVEL[2].compare_inst                                                                   |                                   generic_baseblocks_v2_1_0_carry_and__8 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   LUT_LEVEL[3].compare_inst                                                                   |                                   generic_baseblocks_v2_1_0_carry_and__9 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   LUT_LEVEL[4].compare_inst                                                                   |                                  generic_baseblocks_v2_1_0_carry_and__10 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               gen_decerr.decerr_slave_inst                                                                    |                                        axi_crossbar_v2_1_19_decerr_slave |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               mi_arready_mux_inst                                                                             |                                     generic_baseblocks_v2_1_0_mux_enc__2 |          6 |          6 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               mi_awready_mux_inst                                                                             |                                     generic_baseblocks_v2_1_0_mux_enc__1 |          6 |          6 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               mi_bmesg_mux_inst                                                                               |                        generic_baseblocks_v2_1_0_mux_enc__parameterized2 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               mi_bvalid_mux_inst                                                                              |                                        generic_baseblocks_v2_1_0_mux_enc |          6 |          6 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               mi_rmesg_mux_inst                                                                               |                        generic_baseblocks_v2_1_0_mux_enc__parameterized1 |        189 |        189 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               mi_rvalid_mux_inst                                                                              |                                     generic_baseblocks_v2_1_0_mux_enc__4 |          6 |          6 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               mi_wready_mux_inst                                                                              |                                     generic_baseblocks_v2_1_0_mux_enc__3 |          6 |          6 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               reg_slice_r                                                                                     |           axi_register_slice_v2_1_18_axic_register_slice__parameterized7 |         21 |         21 |       0 |    0 |    74 |      0 |      0 |    0 |            0 |
|               si_bready_mux_inst                                                                              |                        generic_baseblocks_v2_1_0_mux_enc__parameterized0 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               si_rready_mux_inst                                                                              |                     generic_baseblocks_v2_1_0_mux_enc__parameterized0__1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               splitter_ar                                                                                     |                            axi_crossbar_v2_1_19_splitter__parameterized0 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|               splitter_aw                                                                                     |                                            axi_crossbar_v2_1_19_splitter |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|       axi_gpio_0                                                                                              |                                                       mpsoc_axi_gpio_0_0 |        134 |        134 |       0 |    0 |   607 |      0 |      0 |    0 |            0 |
|         U0                                                                                                    |                                                                 axi_gpio |        134 |        134 |       0 |    0 |   607 |      0 |      0 |    0 |            0 |
|           (U0)                                                                                                |                                                                 axi_gpio |          2 |          2 |       0 |    0 |    35 |      0 |      0 |    0 |            0 |
|           AXI_LITE_IPIF_I                                                                                     |                                                            axi_lite_ipif |         30 |         30 |       0 |    0 |    58 |      0 |      0 |    0 |            0 |
|             (AXI_LITE_IPIF_I)                                                                                 |                                                            axi_lite_ipif |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             I_SLAVE_ATTACHMENT                                                                                |                                                         slave_attachment |         30 |         30 |       0 |    0 |    58 |      0 |      0 |    0 |            0 |
|               (I_SLAVE_ATTACHMENT)                                                                            |                                                         slave_attachment |         21 |         21 |       0 |    0 |    52 |      0 |      0 |    0 |            0 |
|               I_DECODER                                                                                       |                                                          address_decoder |          9 |          9 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|                 (I_DECODER)                                                                                   |                                                          address_decoder |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |                                                                pselect_f |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |                                                pselect_f__parameterized0 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |                                                pselect_f__parameterized1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |                                                pselect_f__parameterized2 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gpio_core_1                                                                                         |                                                                GPIO_Core |        102 |        102 |       0 |    0 |   514 |      0 |      0 |    0 |            0 |
|             (gpio_core_1)                                                                                     |                                                                GPIO_Core |        102 |        102 |       0 |    0 |   258 |      0 |      0 |    0 |            0 |
|             Dual.INPUT_DOUBLE_REGS4                                                                           |                                                              cdc_sync__1 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |    0 |            0 |
|             Dual.INPUT_DOUBLE_REGS5                                                                           |                                                                 cdc_sync |          0 |          0 |       0 |    0 |   128 |      0 |      0 |    0 |            0 |
|       axi_gpio_1                                                                                              |                                                       mpsoc_axi_gpio_1_0 |        134 |        134 |       0 |    0 |   607 |      0 |      0 |    0 |            0 |
|         U0                                                                                                    |                                                              axi_gpio__7 |        134 |        134 |       0 |    0 |   607 |      0 |      0 |    0 |            0 |
|           (U0)                                                                                                |                                                              axi_gpio__7 |          2 |          2 |       0 |    0 |    35 |      0 |      0 |    0 |            0 |
|           AXI_LITE_IPIF_I                                                                                     |                                                         axi_lite_ipif__8 |         30 |         30 |       0 |    0 |    58 |      0 |      0 |    0 |            0 |
|             (AXI_LITE_IPIF_I)                                                                                 |                                                         axi_lite_ipif__8 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             I_SLAVE_ATTACHMENT                                                                                |                                                      slave_attachment__8 |         30 |         30 |       0 |    0 |    58 |      0 |      0 |    0 |            0 |
|               (I_SLAVE_ATTACHMENT)                                                                            |                                                      slave_attachment__8 |         21 |         21 |       0 |    0 |    52 |      0 |      0 |    0 |            0 |
|               I_DECODER                                                                                       |                                                       address_decoder__8 |          9 |          9 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|                 (I_DECODER)                                                                                   |                                                       address_decoder__8 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |                                                             pselect_f__9 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |                                             pselect_f__parameterized0__9 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |                                             pselect_f__parameterized1__9 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |                                             pselect_f__parameterized2__9 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gpio_core_1                                                                                         |                                                             GPIO_Core__7 |        102 |        102 |       0 |    0 |   514 |      0 |      0 |    0 |            0 |
|             (gpio_core_1)                                                                                     |                                                             GPIO_Core__7 |        102 |        102 |       0 |    0 |   258 |      0 |      0 |    0 |            0 |
|             Dual.INPUT_DOUBLE_REGS4                                                                           |                                                             cdc_sync__15 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |    0 |            0 |
|             Dual.INPUT_DOUBLE_REGS5                                                                           |                                                             cdc_sync__14 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |    0 |            0 |
|       axi_gpio_2                                                                                              |                                                       mpsoc_axi_gpio_2_0 |        134 |        134 |       0 |    0 |   607 |      0 |      0 |    0 |            0 |
|         U0                                                                                                    |                                                              axi_gpio__6 |        134 |        134 |       0 |    0 |   607 |      0 |      0 |    0 |            0 |
|           (U0)                                                                                                |                                                              axi_gpio__6 |          2 |          2 |       0 |    0 |    35 |      0 |      0 |    0 |            0 |
|           AXI_LITE_IPIF_I                                                                                     |                                                         axi_lite_ipif__7 |         30 |         30 |       0 |    0 |    58 |      0 |      0 |    0 |            0 |
|             (AXI_LITE_IPIF_I)                                                                                 |                                                         axi_lite_ipif__7 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             I_SLAVE_ATTACHMENT                                                                                |                                                      slave_attachment__7 |         30 |         30 |       0 |    0 |    58 |      0 |      0 |    0 |            0 |
|               (I_SLAVE_ATTACHMENT)                                                                            |                                                      slave_attachment__7 |         21 |         21 |       0 |    0 |    52 |      0 |      0 |    0 |            0 |
|               I_DECODER                                                                                       |                                                       address_decoder__7 |          9 |          9 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|                 (I_DECODER)                                                                                   |                                                       address_decoder__7 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |                                                             pselect_f__8 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |                                             pselect_f__parameterized0__8 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |                                             pselect_f__parameterized1__8 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |                                             pselect_f__parameterized2__8 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gpio_core_1                                                                                         |                                                             GPIO_Core__6 |        102 |        102 |       0 |    0 |   514 |      0 |      0 |    0 |            0 |
|             (gpio_core_1)                                                                                     |                                                             GPIO_Core__6 |        102 |        102 |       0 |    0 |   258 |      0 |      0 |    0 |            0 |
|             Dual.INPUT_DOUBLE_REGS4                                                                           |                                                             cdc_sync__13 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |    0 |            0 |
|             Dual.INPUT_DOUBLE_REGS5                                                                           |                                                             cdc_sync__12 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |    0 |            0 |
|       axi_gpio_3                                                                                              |                                                       mpsoc_axi_gpio_3_0 |        134 |        134 |       0 |    0 |   607 |      0 |      0 |    0 |            0 |
|         U0                                                                                                    |                                                              axi_gpio__5 |        134 |        134 |       0 |    0 |   607 |      0 |      0 |    0 |            0 |
|           (U0)                                                                                                |                                                              axi_gpio__5 |          2 |          2 |       0 |    0 |    35 |      0 |      0 |    0 |            0 |
|           AXI_LITE_IPIF_I                                                                                     |                                                         axi_lite_ipif__6 |         30 |         30 |       0 |    0 |    58 |      0 |      0 |    0 |            0 |
|             (AXI_LITE_IPIF_I)                                                                                 |                                                         axi_lite_ipif__6 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             I_SLAVE_ATTACHMENT                                                                                |                                                      slave_attachment__6 |         30 |         30 |       0 |    0 |    58 |      0 |      0 |    0 |            0 |
|               (I_SLAVE_ATTACHMENT)                                                                            |                                                      slave_attachment__6 |         21 |         21 |       0 |    0 |    52 |      0 |      0 |    0 |            0 |
|               I_DECODER                                                                                       |                                                       address_decoder__6 |          9 |          9 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|                 (I_DECODER)                                                                                   |                                                       address_decoder__6 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |                                                             pselect_f__7 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |                                             pselect_f__parameterized0__7 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |                                             pselect_f__parameterized1__7 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |                                             pselect_f__parameterized2__7 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gpio_core_1                                                                                         |                                                             GPIO_Core__5 |        102 |        102 |       0 |    0 |   514 |      0 |      0 |    0 |            0 |
|             (gpio_core_1)                                                                                     |                                                             GPIO_Core__5 |        102 |        102 |       0 |    0 |   258 |      0 |      0 |    0 |            0 |
|             Dual.INPUT_DOUBLE_REGS4                                                                           |                                                             cdc_sync__11 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |    0 |            0 |
|             Dual.INPUT_DOUBLE_REGS5                                                                           |                                                             cdc_sync__10 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |    0 |            0 |
|       axi_gpio_4                                                                                              |                                                       mpsoc_axi_gpio_4_0 |        134 |        134 |       0 |    0 |   607 |      0 |      0 |    0 |            0 |
|         U0                                                                                                    |                                                              axi_gpio__4 |        134 |        134 |       0 |    0 |   607 |      0 |      0 |    0 |            0 |
|           (U0)                                                                                                |                                                              axi_gpio__4 |          2 |          2 |       0 |    0 |    35 |      0 |      0 |    0 |            0 |
|           AXI_LITE_IPIF_I                                                                                     |                                                         axi_lite_ipif__5 |         30 |         30 |       0 |    0 |    58 |      0 |      0 |    0 |            0 |
|             (AXI_LITE_IPIF_I)                                                                                 |                                                         axi_lite_ipif__5 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             I_SLAVE_ATTACHMENT                                                                                |                                                      slave_attachment__5 |         30 |         30 |       0 |    0 |    58 |      0 |      0 |    0 |            0 |
|               (I_SLAVE_ATTACHMENT)                                                                            |                                                      slave_attachment__5 |         21 |         21 |       0 |    0 |    52 |      0 |      0 |    0 |            0 |
|               I_DECODER                                                                                       |                                                       address_decoder__5 |          9 |          9 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|                 (I_DECODER)                                                                                   |                                                       address_decoder__5 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |                                                             pselect_f__6 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |                                             pselect_f__parameterized0__6 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |                                             pselect_f__parameterized1__6 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |                                             pselect_f__parameterized2__6 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gpio_core_1                                                                                         |                                                             GPIO_Core__4 |        102 |        102 |       0 |    0 |   514 |      0 |      0 |    0 |            0 |
|             (gpio_core_1)                                                                                     |                                                             GPIO_Core__4 |        102 |        102 |       0 |    0 |   258 |      0 |      0 |    0 |            0 |
|             Dual.INPUT_DOUBLE_REGS4                                                                           |                                                              cdc_sync__9 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |    0 |            0 |
|             Dual.INPUT_DOUBLE_REGS5                                                                           |                                                              cdc_sync__8 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |    0 |            0 |
|       axi_gpio_5                                                                                              |                                                       mpsoc_axi_gpio_5_0 |        134 |        134 |       0 |    0 |   607 |      0 |      0 |    0 |            0 |
|         U0                                                                                                    |                                                              axi_gpio__3 |        134 |        134 |       0 |    0 |   607 |      0 |      0 |    0 |            0 |
|           (U0)                                                                                                |                                                              axi_gpio__3 |          2 |          2 |       0 |    0 |    35 |      0 |      0 |    0 |            0 |
|           AXI_LITE_IPIF_I                                                                                     |                                                         axi_lite_ipif__4 |         30 |         30 |       0 |    0 |    58 |      0 |      0 |    0 |            0 |
|             (AXI_LITE_IPIF_I)                                                                                 |                                                         axi_lite_ipif__4 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             I_SLAVE_ATTACHMENT                                                                                |                                                      slave_attachment__4 |         30 |         30 |       0 |    0 |    58 |      0 |      0 |    0 |            0 |
|               (I_SLAVE_ATTACHMENT)                                                                            |                                                      slave_attachment__4 |         21 |         21 |       0 |    0 |    52 |      0 |      0 |    0 |            0 |
|               I_DECODER                                                                                       |                                                       address_decoder__4 |          9 |          9 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|                 (I_DECODER)                                                                                   |                                                       address_decoder__4 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |                                                             pselect_f__5 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |                                             pselect_f__parameterized0__5 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |                                             pselect_f__parameterized1__5 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |                                             pselect_f__parameterized2__5 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gpio_core_1                                                                                         |                                                             GPIO_Core__3 |        102 |        102 |       0 |    0 |   514 |      0 |      0 |    0 |            0 |
|             (gpio_core_1)                                                                                     |                                                             GPIO_Core__3 |        102 |        102 |       0 |    0 |   258 |      0 |      0 |    0 |            0 |
|             Dual.INPUT_DOUBLE_REGS4                                                                           |                                                              cdc_sync__7 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |    0 |            0 |
|             Dual.INPUT_DOUBLE_REGS5                                                                           |                                                              cdc_sync__6 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |    0 |            0 |
|       axi_gpio_6                                                                                              |                                                       mpsoc_axi_gpio_6_0 |        134 |        134 |       0 |    0 |   607 |      0 |      0 |    0 |            0 |
|         U0                                                                                                    |                                                              axi_gpio__2 |        134 |        134 |       0 |    0 |   607 |      0 |      0 |    0 |            0 |
|           (U0)                                                                                                |                                                              axi_gpio__2 |          2 |          2 |       0 |    0 |    35 |      0 |      0 |    0 |            0 |
|           AXI_LITE_IPIF_I                                                                                     |                                                         axi_lite_ipif__3 |         30 |         30 |       0 |    0 |    58 |      0 |      0 |    0 |            0 |
|             (AXI_LITE_IPIF_I)                                                                                 |                                                         axi_lite_ipif__3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             I_SLAVE_ATTACHMENT                                                                                |                                                      slave_attachment__3 |         30 |         30 |       0 |    0 |    58 |      0 |      0 |    0 |            0 |
|               (I_SLAVE_ATTACHMENT)                                                                            |                                                      slave_attachment__3 |         21 |         21 |       0 |    0 |    52 |      0 |      0 |    0 |            0 |
|               I_DECODER                                                                                       |                                                       address_decoder__3 |          9 |          9 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|                 (I_DECODER)                                                                                   |                                                       address_decoder__3 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |                                                             pselect_f__4 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |                                             pselect_f__parameterized0__4 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |                                             pselect_f__parameterized1__4 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |                                             pselect_f__parameterized2__4 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gpio_core_1                                                                                         |                                                             GPIO_Core__2 |        102 |        102 |       0 |    0 |   514 |      0 |      0 |    0 |            0 |
|             (gpio_core_1)                                                                                     |                                                             GPIO_Core__2 |        102 |        102 |       0 |    0 |   258 |      0 |      0 |    0 |            0 |
|             Dual.INPUT_DOUBLE_REGS4                                                                           |                                                              cdc_sync__5 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |    0 |            0 |
|             Dual.INPUT_DOUBLE_REGS5                                                                           |                                                              cdc_sync__4 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |    0 |            0 |
|       axi_gpio_7                                                                                              |                                                       mpsoc_axi_gpio_7_0 |        134 |        134 |       0 |    0 |   607 |      0 |      0 |    0 |            0 |
|         U0                                                                                                    |                                                              axi_gpio__1 |        134 |        134 |       0 |    0 |   607 |      0 |      0 |    0 |            0 |
|           (U0)                                                                                                |                                                              axi_gpio__1 |          2 |          2 |       0 |    0 |    35 |      0 |      0 |    0 |            0 |
|           AXI_LITE_IPIF_I                                                                                     |                                                         axi_lite_ipif__2 |         30 |         30 |       0 |    0 |    58 |      0 |      0 |    0 |            0 |
|             (AXI_LITE_IPIF_I)                                                                                 |                                                         axi_lite_ipif__2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             I_SLAVE_ATTACHMENT                                                                                |                                                      slave_attachment__2 |         30 |         30 |       0 |    0 |    58 |      0 |      0 |    0 |            0 |
|               (I_SLAVE_ATTACHMENT)                                                                            |                                                      slave_attachment__2 |         21 |         21 |       0 |    0 |    52 |      0 |      0 |    0 |            0 |
|               I_DECODER                                                                                       |                                                       address_decoder__2 |          9 |          9 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|                 (I_DECODER)                                                                                   |                                                       address_decoder__2 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |                                                             pselect_f__3 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |                                             pselect_f__parameterized0__3 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |                                             pselect_f__parameterized1__3 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |                                             pselect_f__parameterized2__3 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gpio_core_1                                                                                         |                                                             GPIO_Core__1 |        102 |        102 |       0 |    0 |   514 |      0 |      0 |    0 |            0 |
|             (gpio_core_1)                                                                                     |                                                             GPIO_Core__1 |        102 |        102 |       0 |    0 |   258 |      0 |      0 |    0 |            0 |
|             Dual.INPUT_DOUBLE_REGS4                                                                           |                                                              cdc_sync__3 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |    0 |            0 |
|             Dual.INPUT_DOUBLE_REGS5                                                                           |                                                              cdc_sync__2 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |    0 |            0 |
|       axi_gpio_dnn                                                                                            |                                                     mpsoc_axi_gpio_dnn_0 |         42 |         42 |       0 |    0 |    46 |      0 |      0 |    0 |            0 |
|         (axi_gpio_dnn)                                                                                        |                                                     mpsoc_axi_gpio_dnn_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         U0                                                                                                    |                                                 axi_gpio__parameterized2 |         42 |         42 |       0 |    0 |    46 |      0 |      0 |    0 |            0 |
|           (U0)                                                                                                |                                                 axi_gpio__parameterized2 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|           AXI_LITE_IPIF_I                                                                                     |                                                         axi_lite_ipif__1 |         30 |         30 |       0 |    0 |    28 |      0 |      0 |    0 |            0 |
|             (AXI_LITE_IPIF_I)                                                                                 |                                                         axi_lite_ipif__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             I_SLAVE_ATTACHMENT                                                                                |                                                      slave_attachment__1 |         30 |         30 |       0 |    0 |    28 |      0 |      0 |    0 |            0 |
|               (I_SLAVE_ATTACHMENT)                                                                            |                                                      slave_attachment__1 |         21 |         21 |       0 |    0 |    22 |      0 |      0 |    0 |            0 |
|               I_DECODER                                                                                       |                                                       address_decoder__1 |          9 |          9 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|                 (I_DECODER)                                                                                   |                                                       address_decoder__1 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |                                                             pselect_f__2 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |                                             pselect_f__parameterized0__2 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |                                             pselect_f__parameterized1__2 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |                                             pselect_f__parameterized2__2 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           gpio_core_1                                                                                         |                                                GPIO_Core__parameterized0 |         10 |         10 |       0 |    0 |    13 |      0 |      0 |    0 |            0 |
|             (gpio_core_1)                                                                                     |                                                GPIO_Core__parameterized0 |         10 |         10 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|             Dual.INPUT_DOUBLE_REGS5                                                                           |                                                 cdc_sync__parameterized0 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|       axi_uart                                                                                                |                                                         mpsoc_axi_uart_0 |         99 |         83 |       0 |   16 |   122 |      0 |      0 |    0 |            0 |
|         U0                                                                                                    |                                                             axi_uartlite |         99 |         83 |       0 |   16 |   122 |      0 |      0 |    0 |            0 |
|           (U0)                                                                                                |                                                             axi_uartlite |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           AXI_LITE_IPIF_I                                                                                     |                                            axi_lite_ipif__parameterized0 |         22 |         22 |       0 |    0 |    26 |      0 |      0 |    0 |            0 |
|             (AXI_LITE_IPIF_I)                                                                                 |                                            axi_lite_ipif__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             I_SLAVE_ATTACHMENT                                                                                |                                         slave_attachment__parameterized0 |         22 |         22 |       0 |    0 |    26 |      0 |      0 |    0 |            0 |
|               (I_SLAVE_ATTACHMENT)                                                                            |                                         slave_attachment__parameterized0 |         12 |         12 |       0 |    0 |    21 |      0 |      0 |    0 |            0 |
|               I_DECODER                                                                                       |                                          address_decoder__parameterized0 |         10 |         10 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|                 (I_DECODER)                                                                                   |                                          address_decoder__parameterized0 |          6 |          6 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |                                                             pselect_f__1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |                                             pselect_f__parameterized0__1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |                                             pselect_f__parameterized1__1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |                                             pselect_f__parameterized2__1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           UARTLITE_CORE_I                                                                                     |                                                            uartlite_core |         76 |         60 |       0 |   16 |    96 |      0 |      0 |    0 |            0 |
|             (UARTLITE_CORE_I)                                                                                 |                                                            uartlite_core |         16 |         16 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|             BAUD_RATE_I                                                                                       |                                                                 baudrate |          6 |          6 |       0 |    0 |     7 |      0 |      0 |    0 |            0 |
|             UARTLITE_RX_I                                                                                     |                                                              uartlite_rx |         29 |         21 |       0 |    8 |    49 |      0 |      0 |    0 |            0 |
|               (UARTLITE_RX_I)                                                                                 |                                                              uartlite_rx |         16 |         16 |       0 |    0 |    39 |      0 |      0 |    0 |            0 |
|               INPUT_DOUBLE_REGS3                                                                              |                                                 cdc_sync__parameterized1 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|               SRL_FIFO_I                                                                                      |                                                               srl_fifo_f |         13 |          5 |       0 |    8 |     6 |      0 |      0 |    0 |            0 |
|                 (SRL_FIFO_I)                                                                                  |                                                               srl_fifo_f |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_SRL_FIFO_RBU_F                                                                              |                                                           srl_fifo_rbu_f |         13 |          5 |       0 |    8 |     6 |      0 |      0 |    0 |            0 |
|                   (I_SRL_FIFO_RBU_F)                                                                          |                                                           srl_fifo_rbu_f |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                   CNTR_INCR_DECR_ADDN_F_I                                                                     |                                                    cntr_incr_decr_addn_f |          4 |          4 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|                   DYNSHREG_F_I                                                                                |                                                               dynshreg_f |          8 |          0 |       0 |    8 |     0 |      0 |      0 |    0 |            0 |
|             UARTLITE_TX_I                                                                                     |                                                              uartlite_tx |         25 |         17 |       0 |    8 |    31 |      0 |      0 |    0 |            0 |
|               (UARTLITE_TX_I)                                                                                 |                                                              uartlite_tx |         12 |         12 |       0 |    0 |    25 |      0 |      0 |    0 |            0 |
|               SRL_FIFO_I                                                                                      |                                                            srl_fifo_f__1 |         13 |          5 |       0 |    8 |     6 |      0 |      0 |    0 |            0 |
|                 (SRL_FIFO_I)                                                                                  |                                                            srl_fifo_f__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 I_SRL_FIFO_RBU_F                                                                              |                                                        srl_fifo_rbu_f__1 |         13 |          5 |       0 |    8 |     6 |      0 |      0 |    0 |            0 |
|                   (I_SRL_FIFO_RBU_F)                                                                          |                                                        srl_fifo_rbu_f__1 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                   CNTR_INCR_DECR_ADDN_F_I                                                                     |                                                 cntr_incr_decr_addn_f__1 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|                   DYNSHREG_F_I                                                                                |                                                            dynshreg_f__1 |          8 |          0 |       0 |    8 |     0 |      0 |      0 |    0 |            0 |
|       mips_axi_ic                                                                                             |                                                      mpsoc_mips_axi_ic_0 |       4000 |       3766 |      80 |  154 |  5076 |      0 |      0 |    0 |            0 |
|         (mips_axi_ic)                                                                                         |                                                      mpsoc_mips_axi_ic_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         m01_couplers                                                                                          |                                                  m01_couplers_imp_8669UB |       1115 |       1030 |      40 |   45 |  1194 |      0 |      0 |    0 |            0 |
|           auto_ds                                                                                             |                                                          mpsoc_auto_ds_0 |        687 |        647 |      40 |    0 |   740 |      0 |      0 |    0 |            0 |
|             (auto_ds)                                                                                         |                                                          mpsoc_auto_ds_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             inst                                                                                              |                              axi_dwidth_converter_v2_1_18_top__xdcDup__1 |        687 |        647 |      40 |    0 |   740 |      0 |      0 |    0 |            0 |
|               (inst)                                                                                          |                              axi_dwidth_converter_v2_1_18_top__xdcDup__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                           |                    axi_dwidth_converter_v2_1_18_axi_downsizer__xdcDup__1 |        687 |        647 |      40 |    0 |   740 |      0 |      0 |    0 |            0 |
|                 (gen_downsizer.gen_simple_downsizer.axi_downsizer_inst)                                       |                    axi_dwidth_converter_v2_1_18_axi_downsizer__xdcDup__1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 USE_READ.read_addr_inst                                                                       |      axi_dwidth_converter_v2_1_18_a_downsizer__parameterized0__xdcDup__1 |        250 |        234 |      16 |    0 |   293 |      0 |      0 |    0 |            0 |
|                   (USE_READ.read_addr_inst)                                                                   |      axi_dwidth_converter_v2_1_18_a_downsizer__parameterized0__xdcDup__1 |        203 |        203 |       0 |    0 |   205 |      0 |      0 |    0 |            0 |
|                   cmd_queue                                                                                   |               axi_data_fifo_v2_1_17_axic_fifo__parameterized0__xdcDup__2 |         47 |         31 |      16 |    0 |    88 |      0 |      0 |    0 |            0 |
|                     (cmd_queue)                                                                               |               axi_data_fifo_v2_1_17_axic_fifo__parameterized0__xdcDup__2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     inst                                                                                      |                axi_data_fifo_v2_1_17_fifo_gen__parameterized0__xdcDup__2 |         47 |         31 |      16 |    0 |    88 |      0 |      0 |    0 |            0 |
|                       (inst)                                                                                  |                axi_data_fifo_v2_1_17_fifo_gen__parameterized0__xdcDup__2 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                       fifo_gen_inst                                                                           |                        fifo_generator_v13_2_3__parameterized0__xdcDup__2 |         45 |         29 |      16 |    0 |    88 |      0 |      0 |    0 |            0 |
|                         (fifo_gen_inst)                                                                       |                        fifo_generator_v13_2_3__parameterized0__xdcDup__2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                         inst_fifo_gen                                                                         |                  fifo_generator_v13_2_3_synth__parameterized0__xdcDup__2 |         45 |         29 |      16 |    0 |    88 |      0 |      0 |    0 |            0 |
|                           (inst_fifo_gen)                                                                     |                  fifo_generator_v13_2_3_synth__parameterized0__xdcDup__2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           gconvfifo.rf                                                                        |                            fifo_generator_top__parameterized0__xdcDup__2 |         45 |         29 |      16 |    0 |    88 |      0 |      0 |    0 |            0 |
|                             (gconvfifo.rf)                                                                    |                            fifo_generator_top__parameterized0__xdcDup__2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             grf.rf                                                                            |                        fifo_generator_ramfifo__parameterized0__xdcDup__2 |         45 |         29 |      16 |    0 |    88 |      0 |      0 |    0 |            0 |
|                               (grf.rf)                                                                        |                        fifo_generator_ramfifo__parameterized0__xdcDup__2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                               gntv_or_sync_fifo.gl0.rd                                                        |                                                              rd_logic__7 |         15 |         15 |       0 |    0 |    20 |      0 |      0 |    0 |            0 |
|                                 (gntv_or_sync_fifo.gl0.rd)                                                    |                                                              rd_logic__7 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                                 gr1.gr1_int.rfwft                                                             |                                                               rd_fwft__7 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|                                 grss.rsts                                                                     |                                                    rd_status_flags_ss__7 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                                   (grss.rsts)                                                                 |                                                    rd_status_flags_ss__7 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                                   c1                                                                          |                                                              compare__24 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                                   c2                                                                          |                                                              compare__23 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                                 rpntr                                                                         |                                                           rd_bin_cntr__7 |          3 |          3 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|                               gntv_or_sync_fifo.gl0.wr                                                        |                                                              wr_logic__7 |         11 |         11 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|                                 (gntv_or_sync_fifo.gl0.wr)                                                    |                                                              wr_logic__7 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                                 gwss.wsts                                                                     |                                                    wr_status_flags_ss__7 |          7 |          7 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                                   (gwss.wsts)                                                                 |                                                    wr_status_flags_ss__7 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                                   c0                                                                          |                                                              compare__14 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                                   c1                                                                          |                                                              compare__13 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                                 wpntr                                                                         |                                                           wr_bin_cntr__7 |          3 |          3 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|                               gntv_or_sync_fifo.mem                                                           |                                                memory__parameterized0__6 |         18 |          2 |      16 |    0 |    52 |      0 |      0 |    0 |            0 |
|                                 (gntv_or_sync_fifo.mem)                                                       |                                                memory__parameterized0__6 |          2 |          2 |       0 |    0 |    26 |      0 |      0 |    0 |            0 |
|                                 gdm.dm_gen.dm                                                                 |                                                  dmem__parameterized0__6 |         16 |          0 |      16 |    0 |    26 |      0 |      0 |    0 |            0 |
|                               rstblk                                                                          |                                             reset_blk_ramfifo__xdcDup__3 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                                 (rstblk)                                                                      |                                             reset_blk_ramfifo__xdcDup__3 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                           |                                                     xpm_cdc_async_rst__9 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                 USE_READ.read_data_inst                                                                       |                                 axi_dwidth_converter_v2_1_18_r_downsizer |         72 |         72 |       0 |    0 |    78 |      0 |      0 |    0 |            0 |
|                 USE_WRITE.USE_SPLIT.write_resp_inst                                                           |                                 axi_dwidth_converter_v2_1_18_b_downsizer |         22 |         22 |       0 |    0 |    11 |      0 |      0 |    0 |            0 |
|                 USE_WRITE.write_addr_inst                                                                     |                      axi_dwidth_converter_v2_1_18_a_downsizer__xdcDup__1 |        292 |        268 |      24 |    0 |   346 |      0 |      0 |    0 |            0 |
|                   (USE_WRITE.write_addr_inst)                                                                 |                      axi_dwidth_converter_v2_1_18_a_downsizer__xdcDup__1 |        206 |        206 |       0 |    0 |   206 |      0 |      0 |    0 |            0 |
|                   USE_B_CHANNEL.cmd_b_queue                                                                   |                               axi_data_fifo_v2_1_17_axic_fifo__xdcDup__1 |         39 |         31 |       8 |    0 |    54 |      0 |      0 |    0 |            0 |
|                     (USE_B_CHANNEL.cmd_b_queue)                                                               |                               axi_data_fifo_v2_1_17_axic_fifo__xdcDup__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     inst                                                                                      |                                axi_data_fifo_v2_1_17_fifo_gen__xdcDup__1 |         39 |         31 |       8 |    0 |    54 |      0 |      0 |    0 |            0 |
|                       (inst)                                                                                  |                                axi_data_fifo_v2_1_17_fifo_gen__xdcDup__1 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                       fifo_gen_inst                                                                           |                                        fifo_generator_v13_2_3__xdcDup__1 |         37 |         29 |       8 |    0 |    54 |      0 |      0 |    0 |            0 |
|                         (fifo_gen_inst)                                                                       |                                        fifo_generator_v13_2_3__xdcDup__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                         inst_fifo_gen                                                                         |                                  fifo_generator_v13_2_3_synth__xdcDup__1 |         37 |         29 |       8 |    0 |    54 |      0 |      0 |    0 |            0 |
|                           (inst_fifo_gen)                                                                     |                                  fifo_generator_v13_2_3_synth__xdcDup__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           gconvfifo.rf                                                                        |                                            fifo_generator_top__xdcDup__1 |         37 |         29 |       8 |    0 |    54 |      0 |      0 |    0 |            0 |
|                             (gconvfifo.rf)                                                                    |                                            fifo_generator_top__xdcDup__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             grf.rf                                                                            |                                        fifo_generator_ramfifo__xdcDup__1 |         37 |         29 |       8 |    0 |    54 |      0 |      0 |    0 |            0 |
|                               (grf.rf)                                                                        |                                        fifo_generator_ramfifo__xdcDup__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                               gntv_or_sync_fifo.gl0.rd                                                        |                                                                 rd_logic |         15 |         15 |       0 |    0 |    20 |      0 |      0 |    0 |            0 |
|                                 (gntv_or_sync_fifo.gl0.rd)                                                    |                                                                 rd_logic |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                                 gr1.gr1_int.rfwft                                                             |                                                                  rd_fwft |          7 |          7 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|                                 grss.rsts                                                                     |                                                       rd_status_flags_ss |          5 |          5 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                                   (grss.rsts)                                                                 |                                                       rd_status_flags_ss |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                                   c1                                                                          |                                                               compare__6 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                                   c2                                                                          |                                                                  compare |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                                 rpntr                                                                         |                                                              rd_bin_cntr |          3 |          3 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|                               gntv_or_sync_fifo.gl0.wr                                                        |                                                                 wr_logic |         11 |         11 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|                                 (gntv_or_sync_fifo.gl0.wr)                                                    |                                                                 wr_logic |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                                 gwss.wsts                                                                     |                                                       wr_status_flags_ss |          7 |          7 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                                   (gwss.wsts)                                                                 |                                                       wr_status_flags_ss |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                                   c0                                                                          |                                                               compare__4 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                                   c1                                                                          |                                                               compare__5 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                                 wpntr                                                                         |                                                              wr_bin_cntr |          3 |          3 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|                               gntv_or_sync_fifo.mem                                                           |                                                                   memory |         10 |          2 |       8 |    0 |    18 |      0 |      0 |    0 |            0 |
|                                 (gntv_or_sync_fifo.mem)                                                       |                                                                   memory |          2 |          2 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|                                 gdm.dm_gen.dm                                                                 |                                                                     dmem |          8 |          0 |       8 |    0 |     9 |      0 |      0 |    0 |            0 |
|                               rstblk                                                                          |                                             reset_blk_ramfifo__xdcDup__1 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                                 (rstblk)                                                                      |                                             reset_blk_ramfifo__xdcDup__1 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                           |                                                        xpm_cdc_async_rst |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   cmd_queue                                                                                   |               axi_data_fifo_v2_1_17_axic_fifo__parameterized0__xdcDup__1 |         47 |         31 |      16 |    0 |    86 |      0 |      0 |    0 |            0 |
|                     (cmd_queue)                                                                               |               axi_data_fifo_v2_1_17_axic_fifo__parameterized0__xdcDup__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     inst                                                                                      |                axi_data_fifo_v2_1_17_fifo_gen__parameterized0__xdcDup__1 |         47 |         31 |      16 |    0 |    86 |      0 |      0 |    0 |            0 |
|                       (inst)                                                                                  |                axi_data_fifo_v2_1_17_fifo_gen__parameterized0__xdcDup__1 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                       fifo_gen_inst                                                                           |                        fifo_generator_v13_2_3__parameterized0__xdcDup__1 |         45 |         29 |      16 |    0 |    86 |      0 |      0 |    0 |            0 |
|                         (fifo_gen_inst)                                                                       |                        fifo_generator_v13_2_3__parameterized0__xdcDup__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                         inst_fifo_gen                                                                         |                  fifo_generator_v13_2_3_synth__parameterized0__xdcDup__1 |         45 |         29 |      16 |    0 |    86 |      0 |      0 |    0 |            0 |
|                           (inst_fifo_gen)                                                                     |                  fifo_generator_v13_2_3_synth__parameterized0__xdcDup__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           gconvfifo.rf                                                                        |                            fifo_generator_top__parameterized0__xdcDup__1 |         45 |         29 |      16 |    0 |    86 |      0 |      0 |    0 |            0 |
|                             (gconvfifo.rf)                                                                    |                            fifo_generator_top__parameterized0__xdcDup__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             grf.rf                                                                            |                        fifo_generator_ramfifo__parameterized0__xdcDup__1 |         45 |         29 |      16 |    0 |    86 |      0 |      0 |    0 |            0 |
|                               (grf.rf)                                                                        |                        fifo_generator_ramfifo__parameterized0__xdcDup__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                               gntv_or_sync_fifo.gl0.rd                                                        |                                                              rd_logic__8 |         15 |         15 |       0 |    0 |    20 |      0 |      0 |    0 |            0 |
|                                 (gntv_or_sync_fifo.gl0.rd)                                                    |                                                              rd_logic__8 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                                 gr1.gr1_int.rfwft                                                             |                                                               rd_fwft__8 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|                                 grss.rsts                                                                     |                                                    rd_status_flags_ss__8 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                                   (grss.rsts)                                                                 |                                                    rd_status_flags_ss__8 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                                   c1                                                                          |                                                              compare__26 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                                   c2                                                                          |                                                              compare__25 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                                 rpntr                                                                         |                                                           rd_bin_cntr__8 |          3 |          3 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|                               gntv_or_sync_fifo.gl0.wr                                                        |                                                              wr_logic__8 |         11 |         11 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|                                 (gntv_or_sync_fifo.gl0.wr)                                                    |                                                              wr_logic__8 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                                 gwss.wsts                                                                     |                                                    wr_status_flags_ss__8 |          7 |          7 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                                   (gwss.wsts)                                                                 |                                                    wr_status_flags_ss__8 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                                   c0                                                                          |                                                              compare__16 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                                   c1                                                                          |                                                              compare__15 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                                 wpntr                                                                         |                                                           wr_bin_cntr__8 |          3 |          3 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|                               gntv_or_sync_fifo.mem                                                           |                                                   memory__parameterized0 |         18 |          2 |      16 |    0 |    50 |      0 |      0 |    0 |            0 |
|                                 (gntv_or_sync_fifo.mem)                                                       |                                                   memory__parameterized0 |          2 |          2 |       0 |    0 |    25 |      0 |      0 |    0 |            0 |
|                                 gdm.dm_gen.dm                                                                 |                                                     dmem__parameterized0 |         16 |          0 |      16 |    0 |    25 |      0 |      0 |    0 |            0 |
|                               rstblk                                                                          |                                             reset_blk_ramfifo__xdcDup__2 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                                 (rstblk)                                                                      |                                             reset_blk_ramfifo__xdcDup__2 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                           |                                                    xpm_cdc_async_rst__10 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                 USE_WRITE.write_data_inst                                                                     |                                 axi_dwidth_converter_v2_1_18_w_downsizer |         50 |         50 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|           auto_pc                                                                                             |                                                          mpsoc_auto_pc_1 |        428 |        383 |       0 |   45 |   454 |      0 |      0 |    0 |            0 |
|             (auto_pc)                                                                                         |                                                          mpsoc_auto_pc_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             inst                                                                                              |    axi_protocol_converter_v2_1_18_axi_protocol_converter__parameterized0 |        428 |        383 |       0 |   45 |   454 |      0 |      0 |    0 |            0 |
|               (inst)                                                                                          |    axi_protocol_converter_v2_1_18_axi_protocol_converter__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                                            |                       axi_protocol_converter_v2_1_18_b2s__parameterized0 |        428 |        383 |       0 |   45 |   454 |      0 |      0 |    0 |            0 |
|                 (gen_axilite.gen_b2s_conv.axilite_b2s)                                                        |                       axi_protocol_converter_v2_1_18_b2s__parameterized0 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                 RD.ar_channel_0                                                                               |            axi_protocol_converter_v2_1_18_b2s_ar_channel__parameterized0 |        133 |        133 |       0 |    0 |    69 |      0 |      0 |    0 |            0 |
|                   (RD.ar_channel_0)                                                                           |            axi_protocol_converter_v2_1_18_b2s_ar_channel__parameterized0 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   ar_cmd_fsm_0                                                                                |                         axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm__1 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   cmd_translator_0                                                                            |     axi_protocol_converter_v2_1_18_b2s_cmd_translator__parameterized0__1 |        126 |        126 |       0 |    0 |    67 |      0 |      0 |    0 |            0 |
|                     (cmd_translator_0)                                                                        |     axi_protocol_converter_v2_1_18_b2s_cmd_translator__parameterized0__1 |         15 |         15 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|                     incr_cmd_0                                                                                |           axi_protocol_converter_v2_1_18_b2s_incr_cmd__parameterized0__1 |         50 |         50 |       0 |    0 |    22 |      0 |      0 |    0 |            0 |
|                     wrap_cmd_0                                                                                |           axi_protocol_converter_v2_1_18_b2s_wrap_cmd__parameterized0__1 |         61 |         61 |       0 |    0 |    42 |      0 |      0 |    0 |            0 |
|                 RD.r_channel_0                                                                                |             axi_protocol_converter_v2_1_18_b2s_r_channel__parameterized0 |         52 |         17 |       0 |   35 |    12 |      0 |      0 |    0 |            0 |
|                   (RD.r_channel_0)                                                                            |             axi_protocol_converter_v2_1_18_b2s_r_channel__parameterized0 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   rd_data_fifo_0                                                                              |        axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1__1 |         41 |          7 |       0 |   34 |     5 |      0 |      0 |    0 |            0 |
|                   transaction_fifo_0                                                                          |           axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized4 |          8 |          7 |       0 |    1 |     5 |      0 |      0 |    0 |            0 |
|                 SI_REG                                                                                        |            axi_register_slice_v2_1_18_axi_register_slice__parameterized1 |         80 |         80 |       0 |    0 |   278 |      0 |      0 |    0 |            0 |
|                   (SI_REG)                                                                                    |            axi_register_slice_v2_1_18_axi_register_slice__parameterized1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   ar.ar_pipe                                                                                  |           axi_register_slice_v2_1_18_axic_register_slice__parameterized8 |         27 |         27 |       0 |    0 |    98 |      0 |      0 |    0 |            0 |
|                   aw.aw_pipe                                                                                  |        axi_register_slice_v2_1_18_axic_register_slice__parameterized8__1 |         27 |         27 |       0 |    0 |    98 |      0 |      0 |    0 |            0 |
|                   b.b_pipe                                                                                    |           axi_register_slice_v2_1_18_axic_register_slice__parameterized9 |          4 |          4 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|                   r.r_pipe                                                                                    |          axi_register_slice_v2_1_18_axic_register_slice__parameterized10 |         21 |         21 |       0 |    0 |    74 |      0 |      0 |    0 |            0 |
|                 WR.aw_channel_0                                                                               |            axi_protocol_converter_v2_1_18_b2s_aw_channel__parameterized0 |        131 |        131 |       0 |    0 |    77 |      0 |      0 |    0 |            0 |
|                   (WR.aw_channel_0)                                                                           |            axi_protocol_converter_v2_1_18_b2s_aw_channel__parameterized0 |          1 |          1 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|                   aw_cmd_fsm_0                                                                                |                         axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm__1 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   cmd_translator_0                                                                            |        axi_protocol_converter_v2_1_18_b2s_cmd_translator__parameterized0 |        126 |        126 |       0 |    0 |    67 |      0 |      0 |    0 |            0 |
|                     (cmd_translator_0)                                                                        |        axi_protocol_converter_v2_1_18_b2s_cmd_translator__parameterized0 |         15 |         15 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|                     incr_cmd_0                                                                                |              axi_protocol_converter_v2_1_18_b2s_incr_cmd__parameterized0 |         50 |         50 |       0 |    0 |    22 |      0 |      0 |    0 |            0 |
|                     wrap_cmd_0                                                                                |              axi_protocol_converter_v2_1_18_b2s_wrap_cmd__parameterized0 |         61 |         61 |       0 |    0 |    42 |      0 |      0 |    0 |            0 |
|                 WR.b_channel_0                                                                                |             axi_protocol_converter_v2_1_18_b2s_b_channel__parameterized0 |         31 |         21 |       0 |   10 |    17 |      0 |      0 |    0 |            0 |
|                   (WR.b_channel_0)                                                                            |             axi_protocol_converter_v2_1_18_b2s_b_channel__parameterized0 |         15 |         15 |       0 |    0 |    13 |      0 |      0 |    0 |            0 |
|                   bid_fifo_0                                                                                  |           axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized3 |         11 |          3 |       0 |    8 |     2 |      0 |      0 |    0 |            0 |
|                   bresp_fifo_0                                                                                |        axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0__1 |          5 |          3 |       0 |    2 |     2 |      0 |      0 |    0 |            0 |
|         m02_couplers                                                                                          |                                                  m02_couplers_imp_3CF3FU |       1117 |       1032 |      40 |   45 |  1194 |      0 |      0 |    0 |            0 |
|           auto_ds                                                                                             |                                                          mpsoc_auto_ds_1 |        687 |        647 |      40 |    0 |   740 |      0 |      0 |    0 |            0 |
|             (auto_ds)                                                                                         |                                                          mpsoc_auto_ds_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             inst                                                                                              |                                         axi_dwidth_converter_v2_1_18_top |        687 |        647 |      40 |    0 |   740 |      0 |      0 |    0 |            0 |
|               (inst)                                                                                          |                                         axi_dwidth_converter_v2_1_18_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                           |                               axi_dwidth_converter_v2_1_18_axi_downsizer |        687 |        647 |      40 |    0 |   740 |      0 |      0 |    0 |            0 |
|                 (gen_downsizer.gen_simple_downsizer.axi_downsizer_inst)                                       |                               axi_dwidth_converter_v2_1_18_axi_downsizer |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 USE_READ.read_addr_inst                                                                       |                 axi_dwidth_converter_v2_1_18_a_downsizer__parameterized0 |        250 |        234 |      16 |    0 |   293 |      0 |      0 |    0 |            0 |
|                   (USE_READ.read_addr_inst)                                                                   |                 axi_dwidth_converter_v2_1_18_a_downsizer__parameterized0 |        203 |        203 |       0 |    0 |   205 |      0 |      0 |    0 |            0 |
|                   cmd_queue                                                                                   |                          axi_data_fifo_v2_1_17_axic_fifo__parameterized0 |         47 |         31 |      16 |    0 |    88 |      0 |      0 |    0 |            0 |
|                     (cmd_queue)                                                                               |                          axi_data_fifo_v2_1_17_axic_fifo__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     inst                                                                                      |                           axi_data_fifo_v2_1_17_fifo_gen__parameterized0 |         47 |         31 |      16 |    0 |    88 |      0 |      0 |    0 |            0 |
|                       (inst)                                                                                  |                           axi_data_fifo_v2_1_17_fifo_gen__parameterized0 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                       fifo_gen_inst                                                                           |                                   fifo_generator_v13_2_3__parameterized0 |         45 |         29 |      16 |    0 |    88 |      0 |      0 |    0 |            0 |
|                         (fifo_gen_inst)                                                                       |                                   fifo_generator_v13_2_3__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                         inst_fifo_gen                                                                         |                             fifo_generator_v13_2_3_synth__parameterized0 |         45 |         29 |      16 |    0 |    88 |      0 |      0 |    0 |            0 |
|                           (inst_fifo_gen)                                                                     |                             fifo_generator_v13_2_3_synth__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           gconvfifo.rf                                                                        |                                       fifo_generator_top__parameterized0 |         45 |         29 |      16 |    0 |    88 |      0 |      0 |    0 |            0 |
|                             (gconvfifo.rf)                                                                    |                                       fifo_generator_top__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             grf.rf                                                                            |                                   fifo_generator_ramfifo__parameterized0 |         45 |         29 |      16 |    0 |    88 |      0 |      0 |    0 |            0 |
|                               (grf.rf)                                                                        |                                   fifo_generator_ramfifo__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                               gntv_or_sync_fifo.gl0.rd                                                        |                                                              rd_logic__4 |         15 |         15 |       0 |    0 |    20 |      0 |      0 |    0 |            0 |
|                                 (gntv_or_sync_fifo.gl0.rd)                                                    |                                                              rd_logic__4 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                                 gr1.gr1_int.rfwft                                                             |                                                               rd_fwft__4 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|                                 grss.rsts                                                                     |                                                    rd_status_flags_ss__4 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                                   (grss.rsts)                                                                 |                                                    rd_status_flags_ss__4 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                                   c1                                                                          |                                                              compare__18 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                                   c2                                                                          |                                                              compare__17 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                                 rpntr                                                                         |                                                           rd_bin_cntr__4 |          3 |          3 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|                               gntv_or_sync_fifo.gl0.wr                                                        |                                                              wr_logic__4 |         11 |         11 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|                                 (gntv_or_sync_fifo.gl0.wr)                                                    |                                                              wr_logic__4 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                                 gwss.wsts                                                                     |                                                    wr_status_flags_ss__4 |          7 |          7 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                                   (gwss.wsts)                                                                 |                                                    wr_status_flags_ss__4 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                                   c0                                                                          |                                                               compare__8 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                                   c1                                                                          |                                                               compare__7 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                                 wpntr                                                                         |                                                           wr_bin_cntr__4 |          3 |          3 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|                               gntv_or_sync_fifo.mem                                                           |                                                memory__parameterized0__4 |         18 |          2 |      16 |    0 |    52 |      0 |      0 |    0 |            0 |
|                                 (gntv_or_sync_fifo.mem)                                                       |                                                memory__parameterized0__4 |          2 |          2 |       0 |    0 |    26 |      0 |      0 |    0 |            0 |
|                                 gdm.dm_gen.dm                                                                 |                                                  dmem__parameterized0__4 |         16 |          0 |      16 |    0 |    26 |      0 |      0 |    0 |            0 |
|                               rstblk                                                                          |                                                        reset_blk_ramfifo |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                                 (rstblk)                                                                      |                                                        reset_blk_ramfifo |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                           |                                                     xpm_cdc_async_rst__6 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                 USE_READ.read_data_inst                                                                       |                              axi_dwidth_converter_v2_1_18_r_downsizer__2 |         72 |         72 |       0 |    0 |    78 |      0 |      0 |    0 |            0 |
|                 USE_WRITE.USE_SPLIT.write_resp_inst                                                           |                              axi_dwidth_converter_v2_1_18_b_downsizer__2 |         22 |         22 |       0 |    0 |    11 |      0 |      0 |    0 |            0 |
|                 USE_WRITE.write_addr_inst                                                                     |                                 axi_dwidth_converter_v2_1_18_a_downsizer |        292 |        268 |      24 |    0 |   346 |      0 |      0 |    0 |            0 |
|                   (USE_WRITE.write_addr_inst)                                                                 |                                 axi_dwidth_converter_v2_1_18_a_downsizer |        206 |        206 |       0 |    0 |   206 |      0 |      0 |    0 |            0 |
|                   USE_B_CHANNEL.cmd_b_queue                                                                   |                                          axi_data_fifo_v2_1_17_axic_fifo |         39 |         31 |       8 |    0 |    54 |      0 |      0 |    0 |            0 |
|                     (USE_B_CHANNEL.cmd_b_queue)                                                               |                                          axi_data_fifo_v2_1_17_axic_fifo |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     inst                                                                                      |                                           axi_data_fifo_v2_1_17_fifo_gen |         39 |         31 |       8 |    0 |    54 |      0 |      0 |    0 |            0 |
|                       (inst)                                                                                  |                                           axi_data_fifo_v2_1_17_fifo_gen |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                       fifo_gen_inst                                                                           |                                                   fifo_generator_v13_2_3 |         37 |         29 |       8 |    0 |    54 |      0 |      0 |    0 |            0 |
|                         (fifo_gen_inst)                                                                       |                                                   fifo_generator_v13_2_3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                         inst_fifo_gen                                                                         |                                             fifo_generator_v13_2_3_synth |         37 |         29 |       8 |    0 |    54 |      0 |      0 |    0 |            0 |
|                           (inst_fifo_gen)                                                                     |                                             fifo_generator_v13_2_3_synth |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           gconvfifo.rf                                                                        |                                                       fifo_generator_top |         37 |         29 |       8 |    0 |    54 |      0 |      0 |    0 |            0 |
|                             (gconvfifo.rf)                                                                    |                                                       fifo_generator_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             grf.rf                                                                            |                                                   fifo_generator_ramfifo |         37 |         29 |       8 |    0 |    54 |      0 |      0 |    0 |            0 |
|                               (grf.rf)                                                                        |                                                   fifo_generator_ramfifo |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                               gntv_or_sync_fifo.gl0.rd                                                        |                                                              rd_logic__6 |         15 |         15 |       0 |    0 |    20 |      0 |      0 |    0 |            0 |
|                                 (gntv_or_sync_fifo.gl0.rd)                                                    |                                                              rd_logic__6 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                                 gr1.gr1_int.rfwft                                                             |                                                               rd_fwft__6 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|                                 grss.rsts                                                                     |                                                    rd_status_flags_ss__6 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                                   (grss.rsts)                                                                 |                                                    rd_status_flags_ss__6 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                                   c1                                                                          |                                                              compare__22 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                                   c2                                                                          |                                                              compare__21 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                                 rpntr                                                                         |                                                           rd_bin_cntr__6 |          3 |          3 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|                               gntv_or_sync_fifo.gl0.wr                                                        |                                                              wr_logic__6 |         11 |         11 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|                                 (gntv_or_sync_fifo.gl0.wr)                                                    |                                                              wr_logic__6 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                                 gwss.wsts                                                                     |                                                    wr_status_flags_ss__6 |          7 |          7 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                                   (gwss.wsts)                                                                 |                                                    wr_status_flags_ss__6 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                                   c0                                                                          |                                                              compare__12 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                                   c1                                                                          |                                                              compare__11 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                                 wpntr                                                                         |                                                           wr_bin_cntr__6 |          3 |          3 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|                               gntv_or_sync_fifo.mem                                                           |                                                                memory__2 |         10 |          2 |       8 |    0 |    18 |      0 |      0 |    0 |            0 |
|                                 (gntv_or_sync_fifo.mem)                                                       |                                                                memory__2 |          2 |          2 |       0 |    0 |     9 |      0 |      0 |    0 |            0 |
|                                 gdm.dm_gen.dm                                                                 |                                                                  dmem__2 |          8 |          0 |       8 |    0 |     9 |      0 |      0 |    0 |            0 |
|                               rstblk                                                                          |                                             reset_blk_ramfifo__xdcDup__4 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                                 (rstblk)                                                                      |                                             reset_blk_ramfifo__xdcDup__4 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                           |                                                     xpm_cdc_async_rst__8 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   cmd_queue                                                                                   |               axi_data_fifo_v2_1_17_axic_fifo__parameterized0__xdcDup__3 |         47 |         31 |      16 |    0 |    86 |      0 |      0 |    0 |            0 |
|                     (cmd_queue)                                                                               |               axi_data_fifo_v2_1_17_axic_fifo__parameterized0__xdcDup__3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     inst                                                                                      |                axi_data_fifo_v2_1_17_fifo_gen__parameterized0__xdcDup__3 |         47 |         31 |      16 |    0 |    86 |      0 |      0 |    0 |            0 |
|                       (inst)                                                                                  |                axi_data_fifo_v2_1_17_fifo_gen__parameterized0__xdcDup__3 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                       fifo_gen_inst                                                                           |                        fifo_generator_v13_2_3__parameterized0__xdcDup__3 |         45 |         29 |      16 |    0 |    86 |      0 |      0 |    0 |            0 |
|                         (fifo_gen_inst)                                                                       |                        fifo_generator_v13_2_3__parameterized0__xdcDup__3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                         inst_fifo_gen                                                                         |                  fifo_generator_v13_2_3_synth__parameterized0__xdcDup__3 |         45 |         29 |      16 |    0 |    86 |      0 |      0 |    0 |            0 |
|                           (inst_fifo_gen)                                                                     |                  fifo_generator_v13_2_3_synth__parameterized0__xdcDup__3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                           gconvfifo.rf                                                                        |                            fifo_generator_top__parameterized0__xdcDup__3 |         45 |         29 |      16 |    0 |    86 |      0 |      0 |    0 |            0 |
|                             (gconvfifo.rf)                                                                    |                            fifo_generator_top__parameterized0__xdcDup__3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                             grf.rf                                                                            |                        fifo_generator_ramfifo__parameterized0__xdcDup__3 |         45 |         29 |      16 |    0 |    86 |      0 |      0 |    0 |            0 |
|                               (grf.rf)                                                                        |                        fifo_generator_ramfifo__parameterized0__xdcDup__3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                               gntv_or_sync_fifo.gl0.rd                                                        |                                                              rd_logic__5 |         15 |         15 |       0 |    0 |    20 |      0 |      0 |    0 |            0 |
|                                 (gntv_or_sync_fifo.gl0.rd)                                                    |                                                              rd_logic__5 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                                 gr1.gr1_int.rfwft                                                             |                                                               rd_fwft__5 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|                                 grss.rsts                                                                     |                                                    rd_status_flags_ss__5 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                                   (grss.rsts)                                                                 |                                                    rd_status_flags_ss__5 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                                   c1                                                                          |                                                              compare__20 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                                   c2                                                                          |                                                              compare__19 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                                 rpntr                                                                         |                                                           rd_bin_cntr__5 |          3 |          3 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|                               gntv_or_sync_fifo.gl0.wr                                                        |                                                              wr_logic__5 |         11 |         11 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|                                 (gntv_or_sync_fifo.gl0.wr)                                                    |                                                              wr_logic__5 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                                 gwss.wsts                                                                     |                                                    wr_status_flags_ss__5 |          7 |          7 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                                   (gwss.wsts)                                                                 |                                                    wr_status_flags_ss__5 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                                   c0                                                                          |                                                              compare__10 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                                   c1                                                                          |                                                               compare__9 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                                 wpntr                                                                         |                                                           wr_bin_cntr__5 |          3 |          3 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|                               gntv_or_sync_fifo.mem                                                           |                                                memory__parameterized0__5 |         18 |          2 |      16 |    0 |    50 |      0 |      0 |    0 |            0 |
|                                 (gntv_or_sync_fifo.mem)                                                       |                                                memory__parameterized0__5 |          2 |          2 |       0 |    0 |    25 |      0 |      0 |    0 |            0 |
|                                 gdm.dm_gen.dm                                                                 |                                                  dmem__parameterized0__5 |         16 |          0 |      16 |    0 |    25 |      0 |      0 |    0 |            0 |
|                               rstblk                                                                          |                                             reset_blk_ramfifo__xdcDup__5 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                                 (rstblk)                                                                      |                                             reset_blk_ramfifo__xdcDup__5 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                           |                                                     xpm_cdc_async_rst__7 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                 USE_WRITE.write_data_inst                                                                     |                              axi_dwidth_converter_v2_1_18_w_downsizer__2 |         50 |         50 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|           auto_pc                                                                                             |                                                          mpsoc_auto_pc_2 |        430 |        385 |       0 |   45 |   454 |      0 |      0 |    0 |            0 |
|             (auto_pc)                                                                                         |                                                          mpsoc_auto_pc_2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             inst                                                                                              | axi_protocol_converter_v2_1_18_axi_protocol_converter__parameterized0__1 |        430 |        385 |       0 |   45 |   454 |      0 |      0 |    0 |            0 |
|               (inst)                                                                                          | axi_protocol_converter_v2_1_18_axi_protocol_converter__parameterized0__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                                            |                    axi_protocol_converter_v2_1_18_b2s__parameterized0__1 |        430 |        385 |       0 |   45 |   454 |      0 |      0 |    0 |            0 |
|                 (gen_axilite.gen_b2s_conv.axilite_b2s)                                                        |                    axi_protocol_converter_v2_1_18_b2s__parameterized0__1 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                 RD.ar_channel_0                                                                               |         axi_protocol_converter_v2_1_18_b2s_ar_channel__parameterized0__1 |        134 |        134 |       0 |    0 |    69 |      0 |      0 |    0 |            0 |
|                   (RD.ar_channel_0)                                                                           |         axi_protocol_converter_v2_1_18_b2s_ar_channel__parameterized0__1 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   ar_cmd_fsm_0                                                                                |                         axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm__2 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   cmd_translator_0                                                                            |     axi_protocol_converter_v2_1_18_b2s_cmd_translator__parameterized0__2 |        127 |        127 |       0 |    0 |    67 |      0 |      0 |    0 |            0 |
|                     (cmd_translator_0)                                                                        |     axi_protocol_converter_v2_1_18_b2s_cmd_translator__parameterized0__2 |         15 |         15 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|                     incr_cmd_0                                                                                |           axi_protocol_converter_v2_1_18_b2s_incr_cmd__parameterized0__2 |         51 |         51 |       0 |    0 |    22 |      0 |      0 |    0 |            0 |
|                     wrap_cmd_0                                                                                |           axi_protocol_converter_v2_1_18_b2s_wrap_cmd__parameterized0__2 |         61 |         61 |       0 |    0 |    42 |      0 |      0 |    0 |            0 |
|                 RD.r_channel_0                                                                                |          axi_protocol_converter_v2_1_18_b2s_r_channel__parameterized0__1 |         52 |         17 |       0 |   35 |    12 |      0 |      0 |    0 |            0 |
|                   (RD.r_channel_0)                                                                            |          axi_protocol_converter_v2_1_18_b2s_r_channel__parameterized0__1 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   rd_data_fifo_0                                                                              |        axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1__2 |         41 |          7 |       0 |   34 |     5 |      0 |      0 |    0 |            0 |
|                   transaction_fifo_0                                                                          |        axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized4__1 |          8 |          7 |       0 |    1 |     5 |      0 |      0 |    0 |            0 |
|                 SI_REG                                                                                        |         axi_register_slice_v2_1_18_axi_register_slice__parameterized1__1 |         80 |         80 |       0 |    0 |   278 |      0 |      0 |    0 |            0 |
|                   (SI_REG)                                                                                    |         axi_register_slice_v2_1_18_axi_register_slice__parameterized1__1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   ar.ar_pipe                                                                                  |        axi_register_slice_v2_1_18_axic_register_slice__parameterized8__2 |         27 |         27 |       0 |    0 |    98 |      0 |      0 |    0 |            0 |
|                   aw.aw_pipe                                                                                  |        axi_register_slice_v2_1_18_axic_register_slice__parameterized8__3 |         27 |         27 |       0 |    0 |    98 |      0 |      0 |    0 |            0 |
|                   b.b_pipe                                                                                    |        axi_register_slice_v2_1_18_axic_register_slice__parameterized9__1 |          4 |          4 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|                   r.r_pipe                                                                                    |       axi_register_slice_v2_1_18_axic_register_slice__parameterized10__1 |         21 |         21 |       0 |    0 |    74 |      0 |      0 |    0 |            0 |
|                 WR.aw_channel_0                                                                               |         axi_protocol_converter_v2_1_18_b2s_aw_channel__parameterized0__1 |        132 |        132 |       0 |    0 |    77 |      0 |      0 |    0 |            0 |
|                   (WR.aw_channel_0)                                                                           |         axi_protocol_converter_v2_1_18_b2s_aw_channel__parameterized0__1 |          1 |          1 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|                   aw_cmd_fsm_0                                                                                |                         axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm__2 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|                   cmd_translator_0                                                                            |     axi_protocol_converter_v2_1_18_b2s_cmd_translator__parameterized0__3 |        127 |        127 |       0 |    0 |    67 |      0 |      0 |    0 |            0 |
|                     (cmd_translator_0)                                                                        |     axi_protocol_converter_v2_1_18_b2s_cmd_translator__parameterized0__3 |         15 |         15 |       0 |    0 |     3 |      0 |      0 |    0 |            0 |
|                     incr_cmd_0                                                                                |           axi_protocol_converter_v2_1_18_b2s_incr_cmd__parameterized0__3 |         51 |         51 |       0 |    0 |    22 |      0 |      0 |    0 |            0 |
|                     wrap_cmd_0                                                                                |           axi_protocol_converter_v2_1_18_b2s_wrap_cmd__parameterized0__3 |         61 |         61 |       0 |    0 |    42 |      0 |      0 |    0 |            0 |
|                 WR.b_channel_0                                                                                |          axi_protocol_converter_v2_1_18_b2s_b_channel__parameterized0__1 |         31 |         21 |       0 |   10 |    17 |      0 |      0 |    0 |            0 |
|                   (WR.b_channel_0)                                                                            |          axi_protocol_converter_v2_1_18_b2s_b_channel__parameterized0__1 |         15 |         15 |       0 |    0 |    13 |      0 |      0 |    0 |            0 |
|                   bid_fifo_0                                                                                  |        axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized3__1 |         11 |          3 |       0 |    8 |     2 |      0 |      0 |    0 |            0 |
|                   bresp_fifo_0                                                                                |        axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0__2 |          5 |          3 |       0 |    2 |     2 |      0 |      0 |    0 |            0 |
|         s00_couplers                                                                                          |                                                 s00_couplers_imp_1VF6DZK |        599 |        543 |       0 |   56 |  1194 |      0 |      0 |    0 |            0 |
|           auto_pc                                                                                             |                                                          mpsoc_auto_pc_3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           auto_rs                                                                                             |                                                          mpsoc_auto_rs_0 |         53 |         53 |       0 |    0 |   293 |      0 |      0 |    0 |            0 |
|             (auto_rs)                                                                                         |                                                          mpsoc_auto_rs_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             inst                                                                                              |            axi_register_slice_v2_1_18_axi_register_slice__parameterized3 |         53 |         53 |       0 |    0 |   293 |      0 |      0 |    0 |            0 |
|               (inst)                                                                                          |            axi_register_slice_v2_1_18_axi_register_slice__parameterized3 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               ar.ar_pipe                                                                                      |          axi_register_slice_v2_1_18_axic_register_slice__parameterized12 |          3 |          3 |       0 |    0 |    66 |      0 |      0 |    0 |            0 |
|               aw.aw_pipe                                                                                      |       axi_register_slice_v2_1_18_axic_register_slice__parameterized12__5 |          3 |          3 |       0 |    0 |    66 |      0 |      0 |    0 |            0 |
|               b.b_pipe                                                                                        |          axi_register_slice_v2_1_18_axic_register_slice__parameterized14 |          3 |          3 |       0 |    0 |     7 |      0 |      0 |    0 |            0 |
|               r.r_pipe                                                                                        |          axi_register_slice_v2_1_18_axic_register_slice__parameterized15 |         21 |         21 |       0 |    0 |    76 |      0 |      0 |    0 |            0 |
|               w.w_pipe                                                                                        |          axi_register_slice_v2_1_18_axic_register_slice__parameterized13 |         22 |         22 |       0 |    0 |    78 |      0 |      0 |    0 |            0 |
|           auto_rs_w                                                                                           |                                                        mpsoc_auto_rs_w_0 |         41 |         41 |       0 |    0 |   150 |      0 |      0 |    0 |            0 |
|             (auto_rs_w)                                                                                       |                                                        mpsoc_auto_rs_w_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             inst                                                                                              |            axi_register_slice_v2_1_18_axi_register_slice__parameterized4 |         41 |         41 |       0 |    0 |   150 |      0 |      0 |    0 |            0 |
|               (inst)                                                                                          |            axi_register_slice_v2_1_18_axi_register_slice__parameterized4 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               w.w_pipe                                                                                        |          axi_register_slice_v2_1_18_axic_register_slice__parameterized17 |         40 |         40 |       0 |    0 |   150 |      0 |      0 |    0 |            0 |
|           auto_us                                                                                             |                                                          mpsoc_auto_us_0 |        489 |        433 |       0 |   56 |   589 |      0 |      0 |    0 |            0 |
|             (auto_us)                                                                                         |                                                          mpsoc_auto_us_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             inst                                                                                              |                         axi_dwidth_converter_v2_1_18_top__parameterized0 |        489 |        433 |       0 |   56 |   589 |      0 |      0 |    0 |            0 |
|               (inst)                                                                                          |                         axi_dwidth_converter_v2_1_18_top__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                   |                                 axi_dwidth_converter_v2_1_18_axi_upsizer |        489 |        433 |       0 |   56 |   589 |      0 |      0 |    0 |            0 |
|                 (gen_upsizer.gen_full_upsizer.axi_upsizer_inst)                                               |                                 axi_dwidth_converter_v2_1_18_axi_upsizer |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                        |            axi_register_slice_v2_1_18_axi_register_slice__parameterized5 |         38 |         38 |       0 |    0 |   138 |      0 |      0 |    0 |            0 |
|                   (USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst)                                    |            axi_register_slice_v2_1_18_axi_register_slice__parameterized5 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   r.r_pipe                                                                                    |          axi_register_slice_v2_1_18_axic_register_slice__parameterized20 |         37 |         37 |       0 |    0 |   138 |      0 |      0 |    0 |            0 |
|                 USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                                |                                   axi_dwidth_converter_v2_1_18_r_upsizer |         68 |         68 |       0 |    0 |    84 |      0 |      0 |    0 |            0 |
|                 USE_READ.read_addr_inst                                                                       |                   axi_dwidth_converter_v2_1_18_a_upsizer__parameterized0 |        132 |        104 |       0 |   28 |    37 |      0 |      0 |    0 |            0 |
|                   (USE_READ.read_addr_inst)                                                                   |                   axi_dwidth_converter_v2_1_18_a_upsizer__parameterized0 |         92 |         92 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                   GEN_CMD_QUEUE.cmd_queue                                                                     |                                generic_baseblocks_v2_1_0_command_fifo__1 |         40 |         12 |       0 |   28 |    36 |      0 |      0 |    0 |            0 |
|                 USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                              |                                   axi_dwidth_converter_v2_1_18_w_upsizer |        136 |        136 |       0 |    0 |   163 |      0 |      0 |    0 |            0 |
|                 USE_WRITE.write_addr_inst                                                                     |                                   axi_dwidth_converter_v2_1_18_a_upsizer |        107 |         79 |       0 |   28 |    37 |      0 |      0 |    0 |            0 |
|                   (USE_WRITE.write_addr_inst)                                                                 |                                   axi_dwidth_converter_v2_1_18_a_upsizer |         67 |         67 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|                   GEN_CMD_QUEUE.cmd_queue                                                                     |                                   generic_baseblocks_v2_1_0_command_fifo |         40 |         12 |       0 |   28 |    36 |      0 |      0 |    0 |            0 |
|                 si_register_slice_inst                                                                        |            axi_register_slice_v2_1_18_axi_register_slice__parameterized6 |          7 |          7 |       0 |    0 |   130 |      0 |      0 |    0 |            0 |
|                   (si_register_slice_inst)                                                                    |            axi_register_slice_v2_1_18_axi_register_slice__parameterized6 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   ar.ar_pipe                                                                                  |       axi_register_slice_v2_1_18_axic_register_slice__parameterized12__2 |          3 |          3 |       0 |    0 |    65 |      0 |      0 |    0 |            0 |
|                   aw.aw_pipe                                                                                  |       axi_register_slice_v2_1_18_axic_register_slice__parameterized12__1 |          3 |          3 |       0 |    0 |    65 |      0 |      0 |    0 |            0 |
|           s00_regslice                                                                                        |                                                     mpsoc_s00_regslice_0 |         16 |         16 |       0 |    0 |   162 |      0 |      0 |    0 |            0 |
|             (s00_regslice)                                                                                    |                                                     mpsoc_s00_regslice_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             inst                                                                                              |            axi_register_slice_v2_1_18_axi_register_slice__parameterized7 |         16 |         16 |       0 |    0 |   162 |      0 |      0 |    0 |            0 |
|               (inst)                                                                                          |            axi_register_slice_v2_1_18_axi_register_slice__parameterized7 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               ar.ar_pipe                                                                                      |          axi_register_slice_v2_1_18_axic_register_slice__parameterized21 |          3 |          3 |       0 |    0 |    39 |      0 |      0 |    0 |            0 |
|               aw.aw_pipe                                                                                      |       axi_register_slice_v2_1_18_axic_register_slice__parameterized21__1 |          3 |          3 |       0 |    0 |    39 |      0 |      0 |    0 |            0 |
|               b.b_pipe                                                                                        |          axi_register_slice_v2_1_18_axic_register_slice__parameterized23 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|               r.r_pipe                                                                                        |          axi_register_slice_v2_1_18_axic_register_slice__parameterized24 |          3 |          3 |       0 |    0 |    38 |      0 |      0 |    0 |            0 |
|               w.w_pipe                                                                                        |          axi_register_slice_v2_1_18_axic_register_slice__parameterized22 |          3 |          3 |       0 |    0 |    40 |      0 |      0 |    0 |            0 |
|         s00_mmu                                                                                               |                                                          mpsoc_s00_mmu_0 |         87 |         87 |       0 |    0 |   109 |      0 |      0 |    0 |            0 |
|           (s00_mmu)                                                                                           |                                                          mpsoc_s00_mmu_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           inst                                                                                                |                                                      axi_mmu_v2_1_16_top |         87 |         87 |       0 |    0 |   109 |      0 |      0 |    0 |            0 |
|             (inst)                                                                                            |                                                      axi_mmu_v2_1_16_top |         63 |         63 |       0 |    0 |    25 |      0 |      0 |    0 |            0 |
|             decerr_slave_inst                                                                                 |                                             axi_mmu_v2_1_16_decerr_slave |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|             gen_read.read_decoder                                                                             |                                             axi_mmu_v2_1_16_addr_decoder |          6 |          6 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             gen_write.write_decoder                                                                           |                                          axi_mmu_v2_1_16_addr_decoder__1 |          7 |          7 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             register_slice_inst                                                                               |            axi_register_slice_v2_1_18_axi_register_slice__parameterized8 |          7 |          7 |       0 |    0 |    80 |      0 |      0 |    0 |            0 |
|               (register_slice_inst)                                                                           |            axi_register_slice_v2_1_18_axi_register_slice__parameterized8 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               ar.ar_pipe                                                                                      |       axi_register_slice_v2_1_18_axic_register_slice__parameterized22__2 |          3 |          3 |       0 |    0 |    40 |      0 |      0 |    0 |            0 |
|               aw.aw_pipe                                                                                      |       axi_register_slice_v2_1_18_axic_register_slice__parameterized22__1 |          3 |          3 |       0 |    0 |    40 |      0 |      0 |    0 |            0 |
|         s01_couplers                                                                                          |                                                  s01_couplers_imp_KTEB3S |         88 |         88 |       0 |    0 |   436 |      0 |      0 |    0 |            0 |
|           (s01_couplers)                                                                                      |                                                  s01_couplers_imp_KTEB3S |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           s01_regslice                                                                                        |                                                     mpsoc_s01_regslice_0 |         88 |         88 |       0 |    0 |   436 |      0 |      0 |    0 |            0 |
|             (s01_regslice)                                                                                    |                                                     mpsoc_s01_regslice_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             inst                                                                                              |            axi_register_slice_v2_1_18_axi_register_slice__parameterized9 |         88 |         88 |       0 |    0 |   436 |      0 |      0 |    0 |            0 |
|               (inst)                                                                                          |            axi_register_slice_v2_1_18_axi_register_slice__parameterized9 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               ar.ar_pipe                                                                                      |          axi_register_slice_v2_1_18_axic_register_slice__parameterized28 |          3 |          3 |       0 |    0 |    67 |      0 |      0 |    0 |            0 |
|               aw.aw_pipe                                                                                      |       axi_register_slice_v2_1_18_axic_register_slice__parameterized28__1 |          3 |          3 |       0 |    0 |    67 |      0 |      0 |    0 |            0 |
|               b.b_pipe                                                                                        |          axi_register_slice_v2_1_18_axic_register_slice__parameterized30 |          3 |          3 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|               r.r_pipe                                                                                        |          axi_register_slice_v2_1_18_axic_register_slice__parameterized31 |         38 |         38 |       0 |    0 |   142 |      0 |      0 |    0 |            0 |
|               w.w_pipe                                                                                        |          axi_register_slice_v2_1_18_axic_register_slice__parameterized29 |         40 |         40 |       0 |    0 |   152 |      0 |      0 |    0 |            0 |
|         s01_mmu                                                                                               |                                                          mpsoc_s01_mmu_0 |        116 |        116 |       0 |    0 |   172 |      0 |      0 |    0 |            0 |
|           (s01_mmu)                                                                                           |                                                          mpsoc_s01_mmu_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           inst                                                                                                |                                      axi_mmu_v2_1_16_top__parameterized0 |        116 |        116 |       0 |    0 |   172 |      0 |      0 |    0 |            0 |
|             (inst)                                                                                            |                                      axi_mmu_v2_1_16_top__parameterized0 |         82 |         82 |       0 |    0 |    25 |      0 |      0 |    0 |            0 |
|             decerr_slave_inst                                                                                 |                             axi_mmu_v2_1_16_decerr_slave__parameterized0 |         25 |         25 |       0 |    0 |    19 |      0 |      0 |    0 |            0 |
|             gen_read.read_decoder                                                                             |                             axi_mmu_v2_1_16_addr_decoder__parameterized0 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             gen_write.write_decoder                                                                           |                          axi_mmu_v2_1_16_addr_decoder__parameterized0__1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             register_slice_inst                                                                               |           axi_register_slice_v2_1_18_axi_register_slice__parameterized10 |          7 |          7 |       0 |    0 |   128 |      0 |      0 |    0 |            0 |
|               (register_slice_inst)                                                                           |           axi_register_slice_v2_1_18_axi_register_slice__parameterized10 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               ar.ar_pipe                                                                                      |          axi_register_slice_v2_1_18_axic_register_slice__parameterized32 |          3 |          3 |       0 |    0 |    64 |      0 |      0 |    0 |            0 |
|               aw.aw_pipe                                                                                      |       axi_register_slice_v2_1_18_axic_register_slice__parameterized32__1 |          3 |          3 |       0 |    0 |    64 |      0 |      0 |    0 |            0 |
|         xbar                                                                                                  |                                                             mpsoc_xbar_0 |        878 |        870 |       0 |    8 |   777 |      0 |      0 |    0 |            0 |
|           (xbar)                                                                                              |                                                             mpsoc_xbar_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           inst                                                                                                |                        axi_crossbar_v2_1_19_axi_crossbar__parameterized0 |        878 |        870 |       0 |    8 |   777 |      0 |      0 |    0 |            0 |
|             (inst)                                                                                            |                        axi_crossbar_v2_1_19_axi_crossbar__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             gen_samd.crossbar_samd                                                                            |                                            axi_crossbar_v2_1_19_crossbar |        878 |        870 |       0 |    8 |   777 |      0 |      0 |    0 |            0 |
|               (gen_samd.crossbar_samd)                                                                        |                                            axi_crossbar_v2_1_19_crossbar |         50 |         50 |       0 |    0 |    21 |      0 |      0 |    0 |            0 |
|               addr_arbiter_ar                                                                                 |                                        axi_crossbar_v2_1_19_addr_arbiter |         53 |         53 |       0 |    0 |    79 |      0 |      0 |    0 |            0 |
|                 (addr_arbiter_ar)                                                                             |                                        axi_crossbar_v2_1_19_addr_arbiter |         19 |         19 |       0 |    0 |    79 |      0 |      0 |    0 |            0 |
|                 gen_arbiter.mux_mesg                                                                          |                        generic_baseblocks_v2_1_0_mux_enc__parameterized6 |         32 |         32 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 gen_arbiter.si_amesg_mux_inst                                                                 |                        generic_baseblocks_v2_1_0_mux_enc__parameterized7 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               addr_arbiter_aw                                                                                 |                                     axi_crossbar_v2_1_19_addr_arbiter__1 |         53 |         53 |       0 |    0 |    79 |      0 |      0 |    0 |            0 |
|                 (addr_arbiter_aw)                                                                             |                                     axi_crossbar_v2_1_19_addr_arbiter__1 |         19 |         19 |       0 |    0 |    79 |      0 |      0 |    0 |            0 |
|                 gen_arbiter.mux_mesg                                                                          |                     generic_baseblocks_v2_1_0_mux_enc__parameterized6__1 |         32 |         32 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 gen_arbiter.si_amesg_mux_inst                                                                 |                     generic_baseblocks_v2_1_0_mux_enc__parameterized7__1 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               gen_decerr_slave.decerr_slave_inst                                                              |                        axi_crossbar_v2_1_19_decerr_slave__parameterized0 |         24 |         24 |       0 |    0 |    21 |      0 |      0 |    0 |            0 |
|               gen_master_slots[0].gen_mi_read.gen_rid_decoder.rid_decoder_inst                                |                     axi_crossbar_v2_1_19_addr_decoder__parameterized2__1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               gen_master_slots[0].gen_mi_write.gen_bid_decoder.bid_decoder_inst                               |                     axi_crossbar_v2_1_19_addr_decoder__parameterized2__2 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               gen_master_slots[0].gen_mi_write.wdata_mux_w                                                    |                                           axi_crossbar_v2_1_19_wdata_mux |         51 |         50 |       0 |    1 |    10 |      0 |      0 |    0 |            0 |
|                 (gen_master_slots[0].gen_mi_write.wdata_mux_w)                                                |                                           axi_crossbar_v2_1_19_wdata_mux |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 gen_wmux.mux_w                                                                                |                        generic_baseblocks_v2_1_0_mux_enc__parameterized5 |         36 |         36 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 gen_wmux.wmux_aw_fifo                                                                         |                  axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized1 |         12 |         11 |       0 |    1 |    10 |      0 |      0 |    0 |            0 |
|                   (gen_wmux.wmux_aw_fifo)                                                                     |                  axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized1 |         11 |         11 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                              |                       axi_data_fifo_v2_1_17_ndeep_srl__parameterized1__1 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |            0 |
|               gen_master_slots[0].reg_slice_mi                                                                |        axi_register_slice_v2_1_18_axi_register_slice__parameterized11__1 |         42 |         42 |       0 |    0 |   150 |      0 |      0 |    0 |            0 |
|                 (gen_master_slots[0].reg_slice_mi)                                                            |        axi_register_slice_v2_1_18_axi_register_slice__parameterized11__1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 b.b_pipe                                                                                      |       axi_register_slice_v2_1_18_axic_register_slice__parameterized38__1 |          3 |          3 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|                 r.r_pipe                                                                                      |       axi_register_slice_v2_1_18_axic_register_slice__parameterized39__1 |         38 |         38 |       0 |    0 |   142 |      0 |      0 |    0 |            0 |
|               gen_master_slots[1].gen_mi_write.wdata_mux_w                                                    |                        axi_crossbar_v2_1_19_wdata_mux__parameterized0__1 |         49 |         48 |       0 |    1 |     8 |      0 |      0 |    0 |            0 |
|                 (gen_master_slots[1].gen_mi_write.wdata_mux_w)                                                |                        axi_crossbar_v2_1_19_wdata_mux__parameterized0__1 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 gen_wmux.mux_w                                                                                |                     generic_baseblocks_v2_1_0_mux_enc__parameterized5__3 |         36 |         36 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 gen_wmux.wmux_aw_fifo                                                                         |               axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized2__1 |         10 |          9 |       0 |    1 |     8 |      0 |      0 |    0 |            0 |
|                   (gen_wmux.wmux_aw_fifo)                                                                     |               axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized2__1 |          9 |          9 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                              |                                      axi_data_fifo_v2_1_17_ndeep_srl__29 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |            0 |
|               gen_master_slots[1].reg_slice_mi                                                                |        axi_register_slice_v2_1_18_axi_register_slice__parameterized11__2 |         41 |         41 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|                 (gen_master_slots[1].reg_slice_mi)                                                            |        axi_register_slice_v2_1_18_axi_register_slice__parameterized11__2 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 b.b_pipe                                                                                      |       axi_register_slice_v2_1_18_axic_register_slice__parameterized38__2 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|                 r.r_pipe                                                                                      |       axi_register_slice_v2_1_18_axic_register_slice__parameterized39__2 |         37 |         37 |       0 |    0 |   138 |      0 |      0 |    0 |            0 |
|               gen_master_slots[2].gen_mi_write.wdata_mux_w                                                    |                           axi_crossbar_v2_1_19_wdata_mux__parameterized0 |         49 |         48 |       0 |    1 |     8 |      0 |      0 |    0 |            0 |
|                 (gen_master_slots[2].gen_mi_write.wdata_mux_w)                                                |                           axi_crossbar_v2_1_19_wdata_mux__parameterized0 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 gen_wmux.mux_w                                                                                |                     generic_baseblocks_v2_1_0_mux_enc__parameterized5__2 |         36 |         36 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 gen_wmux.wmux_aw_fifo                                                                         |                  axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized2 |         10 |          9 |       0 |    1 |     8 |      0 |      0 |    0 |            0 |
|                   (gen_wmux.wmux_aw_fifo)                                                                     |                  axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized2 |          9 |          9 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                              |                                      axi_data_fifo_v2_1_17_ndeep_srl__10 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |            0 |
|               gen_master_slots[2].reg_slice_mi                                                                |        axi_register_slice_v2_1_18_axi_register_slice__parameterized11__3 |         41 |         41 |       0 |    0 |   144 |      0 |      0 |    0 |            0 |
|                 (gen_master_slots[2].reg_slice_mi)                                                            |        axi_register_slice_v2_1_18_axi_register_slice__parameterized11__3 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 b.b_pipe                                                                                      |       axi_register_slice_v2_1_18_axic_register_slice__parameterized38__3 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|                 r.r_pipe                                                                                      |       axi_register_slice_v2_1_18_axic_register_slice__parameterized39__3 |         37 |         37 |       0 |    0 |   138 |      0 |      0 |    0 |            0 |
|               gen_master_slots[3].gen_mi_read.gen_rid_decoder.rid_decoder_inst                                |                     axi_crossbar_v2_1_19_addr_decoder__parameterized2__3 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               gen_master_slots[3].gen_mi_write.gen_bid_decoder.bid_decoder_inst                               |                        axi_crossbar_v2_1_19_addr_decoder__parameterized2 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               gen_master_slots[3].gen_mi_write.wdata_mux_w                                                    |                           axi_crossbar_v2_1_19_wdata_mux__parameterized1 |         13 |         12 |       0 |    1 |     8 |      0 |      0 |    0 |            0 |
|                 (gen_master_slots[3].gen_mi_write.wdata_mux_w)                                                |                           axi_crossbar_v2_1_19_wdata_mux__parameterized1 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 gen_wmux.wmux_aw_fifo                                                                         |                  axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized3 |         10 |          9 |       0 |    1 |     8 |      0 |      0 |    0 |            0 |
|                   (gen_wmux.wmux_aw_fifo)                                                                     |                  axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized3 |          9 |          9 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                              |                                       axi_data_fifo_v2_1_17_ndeep_srl__1 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |            0 |
|               gen_master_slots[3].reg_slice_mi                                                                |           axi_register_slice_v2_1_18_axi_register_slice__parameterized11 |         10 |         10 |       0 |    0 |    17 |      0 |      0 |    0 |            0 |
|                 (gen_master_slots[3].reg_slice_mi)                                                            |           axi_register_slice_v2_1_18_axi_register_slice__parameterized11 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 b.b_pipe                                                                                      |          axi_register_slice_v2_1_18_axic_register_slice__parameterized38 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|                 r.r_pipe                                                                                      |          axi_register_slice_v2_1_18_axic_register_slice__parameterized39 |          6 |          6 |       0 |    0 |    11 |      0 |      0 |    0 |            0 |
|               gen_slave_slots[0].gen_si_read.si_transactor_ar                                                 |                                       axi_crossbar_v2_1_19_si_transactor |        157 |        157 |       0 |    0 |     7 |      0 |      0 |    0 |            0 |
|                 (gen_slave_slots[0].gen_si_read.si_transactor_ar)                                             |                                       axi_crossbar_v2_1_19_si_transactor |         12 |         12 |       0 |    0 |     7 |      0 |      0 |    0 |            0 |
|                 gen_addr_decoder.addr_decoder_inst                                                            |                        axi_crossbar_v2_1_19_addr_decoder__parameterized0 |         78 |         78 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   (gen_addr_decoder.addr_decoder_inst)                                                        |                        axi_crossbar_v2_1_19_addr_decoder__parameterized0 |          7 |          7 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator     |              generic_baseblocks_v2_1_0_comparator_static__parameterized8 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator     |              generic_baseblocks_v2_1_0_comparator_static__parameterized9 |          7 |          7 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     (gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator) |              generic_baseblocks_v2_1_0_comparator_static__parameterized9 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[2].compare_inst                                                                 |                                  generic_baseblocks_v2_1_0_carry_and__53 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[3].compare_inst                                                                 |                                  generic_baseblocks_v2_1_0_carry_and__54 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[4].compare_inst                                                                 |                                      generic_baseblocks_v2_1_0_carry_and |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator     |                           generic_baseblocks_v2_1_0_comparator_static__1 |          7 |          7 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     (gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator) |                           generic_baseblocks_v2_1_0_comparator_static__1 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[2].compare_inst                                                                 |                                 generic_baseblocks_v2_1_0_carry_and__107 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[3].compare_inst                                                                 |                                 generic_baseblocks_v2_1_0_carry_and__106 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[4].compare_inst                                                                 |                                 generic_baseblocks_v2_1_0_carry_and__105 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   gen_target[2].gen_region[1].gen_comparator_static.gen_addr_range.addr_decode_comparator     |           generic_baseblocks_v2_1_0_comparator_static__parameterized0__1 |          7 |          7 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     (gen_target[2].gen_region[1].gen_comparator_static.gen_addr_range.addr_decode_comparator) |           generic_baseblocks_v2_1_0_comparator_static__parameterized0__1 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[2].compare_inst                                                                 |                                 generic_baseblocks_v2_1_0_carry_and__102 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[3].compare_inst                                                                 |                                 generic_baseblocks_v2_1_0_carry_and__101 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[4].compare_inst                                                                 |                                 generic_baseblocks_v2_1_0_carry_and__100 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   gen_target[2].gen_region[2].gen_comparator_static.gen_addr_range.addr_decode_comparator     |           generic_baseblocks_v2_1_0_comparator_static__parameterized1__1 |          7 |          7 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     (gen_target[2].gen_region[2].gen_comparator_static.gen_addr_range.addr_decode_comparator) |           generic_baseblocks_v2_1_0_comparator_static__parameterized1__1 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[2].compare_inst                                                                 |                                  generic_baseblocks_v2_1_0_carry_and__97 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[3].compare_inst                                                                 |                                  generic_baseblocks_v2_1_0_carry_and__96 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[4].compare_inst                                                                 |                                  generic_baseblocks_v2_1_0_carry_and__95 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   gen_target[2].gen_region[3].gen_comparator_static.gen_addr_range.addr_decode_comparator     |           generic_baseblocks_v2_1_0_comparator_static__parameterized2__1 |          7 |          7 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     (gen_target[2].gen_region[3].gen_comparator_static.gen_addr_range.addr_decode_comparator) |           generic_baseblocks_v2_1_0_comparator_static__parameterized2__1 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[2].compare_inst                                                                 |                                  generic_baseblocks_v2_1_0_carry_and__92 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[3].compare_inst                                                                 |                                  generic_baseblocks_v2_1_0_carry_and__91 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[4].compare_inst                                                                 |                                  generic_baseblocks_v2_1_0_carry_and__90 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   gen_target[2].gen_region[4].gen_comparator_static.gen_addr_range.addr_decode_comparator     |           generic_baseblocks_v2_1_0_comparator_static__parameterized3__1 |          7 |          7 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     (gen_target[2].gen_region[4].gen_comparator_static.gen_addr_range.addr_decode_comparator) |           generic_baseblocks_v2_1_0_comparator_static__parameterized3__1 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[2].compare_inst                                                                 |                                  generic_baseblocks_v2_1_0_carry_and__87 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[3].compare_inst                                                                 |                                  generic_baseblocks_v2_1_0_carry_and__86 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[4].compare_inst                                                                 |                                  generic_baseblocks_v2_1_0_carry_and__85 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   gen_target[2].gen_region[5].gen_comparator_static.gen_addr_range.addr_decode_comparator     |           generic_baseblocks_v2_1_0_comparator_static__parameterized4__1 |          7 |          7 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     (gen_target[2].gen_region[5].gen_comparator_static.gen_addr_range.addr_decode_comparator) |           generic_baseblocks_v2_1_0_comparator_static__parameterized4__1 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[2].compare_inst                                                                 |                                  generic_baseblocks_v2_1_0_carry_and__82 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[3].compare_inst                                                                 |                                  generic_baseblocks_v2_1_0_carry_and__81 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[4].compare_inst                                                                 |                                  generic_baseblocks_v2_1_0_carry_and__80 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   gen_target[2].gen_region[6].gen_comparator_static.gen_addr_range.addr_decode_comparator     |           generic_baseblocks_v2_1_0_comparator_static__parameterized5__1 |          7 |          7 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     (gen_target[2].gen_region[6].gen_comparator_static.gen_addr_range.addr_decode_comparator) |           generic_baseblocks_v2_1_0_comparator_static__parameterized5__1 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[2].compare_inst                                                                 |                                  generic_baseblocks_v2_1_0_carry_and__77 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[3].compare_inst                                                                 |                                  generic_baseblocks_v2_1_0_carry_and__76 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[4].compare_inst                                                                 |                                  generic_baseblocks_v2_1_0_carry_and__75 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   gen_target[2].gen_region[7].gen_comparator_static.gen_addr_range.addr_decode_comparator     |           generic_baseblocks_v2_1_0_comparator_static__parameterized6__1 |          7 |          7 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     (gen_target[2].gen_region[7].gen_comparator_static.gen_addr_range.addr_decode_comparator) |           generic_baseblocks_v2_1_0_comparator_static__parameterized6__1 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[2].compare_inst                                                                 |                                  generic_baseblocks_v2_1_0_carry_and__72 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[3].compare_inst                                                                 |                                  generic_baseblocks_v2_1_0_carry_and__71 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[4].compare_inst                                                                 |                                  generic_baseblocks_v2_1_0_carry_and__70 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   gen_target[2].gen_region[8].gen_comparator_static.gen_addr_range.addr_decode_comparator     |           generic_baseblocks_v2_1_0_comparator_static__parameterized7__1 |          7 |          7 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     (gen_target[2].gen_region[8].gen_comparator_static.gen_addr_range.addr_decode_comparator) |           generic_baseblocks_v2_1_0_comparator_static__parameterized7__1 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[2].compare_inst                                                                 |                                  generic_baseblocks_v2_1_0_carry_and__67 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[3].compare_inst                                                                 |                                  generic_baseblocks_v2_1_0_carry_and__66 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[4].compare_inst                                                                 |                                  generic_baseblocks_v2_1_0_carry_and__65 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 gen_single_issue.mux_resp_single_issue                                                        |                        generic_baseblocks_v2_1_0_mux_enc__parameterized3 |         67 |         67 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               gen_slave_slots[0].gen_si_write.si_transactor_aw                                                |                       axi_crossbar_v2_1_19_si_transactor__parameterized0 |         91 |         91 |       0 |    0 |     7 |      0 |      0 |    0 |            0 |
|                 (gen_slave_slots[0].gen_si_write.si_transactor_aw)                                            |                       axi_crossbar_v2_1_19_si_transactor__parameterized0 |         11 |         11 |       0 |    0 |     7 |      0 |      0 |    0 |            0 |
|                 gen_addr_decoder.addr_decoder_inst                                                            |                     axi_crossbar_v2_1_19_addr_decoder__parameterized0__1 |         78 |         78 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   (gen_addr_decoder.addr_decoder_inst)                                                        |                     axi_crossbar_v2_1_19_addr_decoder__parameterized0__1 |          7 |          7 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator     |           generic_baseblocks_v2_1_0_comparator_static__parameterized8__3 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator     |           generic_baseblocks_v2_1_0_comparator_static__parameterized9__1 |          7 |          7 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     (gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator) |           generic_baseblocks_v2_1_0_comparator_static__parameterized9__1 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[2].compare_inst                                                                 |                                 generic_baseblocks_v2_1_0_carry_and__157 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[3].compare_inst                                                                 |                                 generic_baseblocks_v2_1_0_carry_and__156 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[4].compare_inst                                                                 |                                 generic_baseblocks_v2_1_0_carry_and__155 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator     |                           generic_baseblocks_v2_1_0_comparator_static__2 |          7 |          7 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     (gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator) |                           generic_baseblocks_v2_1_0_comparator_static__2 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[2].compare_inst                                                                 |                                 generic_baseblocks_v2_1_0_carry_and__152 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[3].compare_inst                                                                 |                                 generic_baseblocks_v2_1_0_carry_and__151 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[4].compare_inst                                                                 |                                 generic_baseblocks_v2_1_0_carry_and__150 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   gen_target[2].gen_region[1].gen_comparator_static.gen_addr_range.addr_decode_comparator     |           generic_baseblocks_v2_1_0_comparator_static__parameterized0__2 |          7 |          7 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     (gen_target[2].gen_region[1].gen_comparator_static.gen_addr_range.addr_decode_comparator) |           generic_baseblocks_v2_1_0_comparator_static__parameterized0__2 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[2].compare_inst                                                                 |                                 generic_baseblocks_v2_1_0_carry_and__147 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[3].compare_inst                                                                 |                                 generic_baseblocks_v2_1_0_carry_and__146 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[4].compare_inst                                                                 |                                 generic_baseblocks_v2_1_0_carry_and__145 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   gen_target[2].gen_region[2].gen_comparator_static.gen_addr_range.addr_decode_comparator     |           generic_baseblocks_v2_1_0_comparator_static__parameterized1__2 |          7 |          7 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     (gen_target[2].gen_region[2].gen_comparator_static.gen_addr_range.addr_decode_comparator) |           generic_baseblocks_v2_1_0_comparator_static__parameterized1__2 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[2].compare_inst                                                                 |                                 generic_baseblocks_v2_1_0_carry_and__142 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[3].compare_inst                                                                 |                                 generic_baseblocks_v2_1_0_carry_and__141 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[4].compare_inst                                                                 |                                 generic_baseblocks_v2_1_0_carry_and__140 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   gen_target[2].gen_region[3].gen_comparator_static.gen_addr_range.addr_decode_comparator     |           generic_baseblocks_v2_1_0_comparator_static__parameterized2__2 |          7 |          7 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     (gen_target[2].gen_region[3].gen_comparator_static.gen_addr_range.addr_decode_comparator) |           generic_baseblocks_v2_1_0_comparator_static__parameterized2__2 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[2].compare_inst                                                                 |                                 generic_baseblocks_v2_1_0_carry_and__137 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[3].compare_inst                                                                 |                                 generic_baseblocks_v2_1_0_carry_and__136 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[4].compare_inst                                                                 |                                 generic_baseblocks_v2_1_0_carry_and__135 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   gen_target[2].gen_region[4].gen_comparator_static.gen_addr_range.addr_decode_comparator     |           generic_baseblocks_v2_1_0_comparator_static__parameterized3__2 |          7 |          7 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     (gen_target[2].gen_region[4].gen_comparator_static.gen_addr_range.addr_decode_comparator) |           generic_baseblocks_v2_1_0_comparator_static__parameterized3__2 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[2].compare_inst                                                                 |                                 generic_baseblocks_v2_1_0_carry_and__132 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[3].compare_inst                                                                 |                                 generic_baseblocks_v2_1_0_carry_and__131 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[4].compare_inst                                                                 |                                 generic_baseblocks_v2_1_0_carry_and__130 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   gen_target[2].gen_region[5].gen_comparator_static.gen_addr_range.addr_decode_comparator     |           generic_baseblocks_v2_1_0_comparator_static__parameterized4__2 |          7 |          7 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     (gen_target[2].gen_region[5].gen_comparator_static.gen_addr_range.addr_decode_comparator) |           generic_baseblocks_v2_1_0_comparator_static__parameterized4__2 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[2].compare_inst                                                                 |                                 generic_baseblocks_v2_1_0_carry_and__127 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[3].compare_inst                                                                 |                                 generic_baseblocks_v2_1_0_carry_and__126 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[4].compare_inst                                                                 |                                 generic_baseblocks_v2_1_0_carry_and__125 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   gen_target[2].gen_region[6].gen_comparator_static.gen_addr_range.addr_decode_comparator     |           generic_baseblocks_v2_1_0_comparator_static__parameterized5__2 |          7 |          7 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     (gen_target[2].gen_region[6].gen_comparator_static.gen_addr_range.addr_decode_comparator) |           generic_baseblocks_v2_1_0_comparator_static__parameterized5__2 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[2].compare_inst                                                                 |                                 generic_baseblocks_v2_1_0_carry_and__122 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[3].compare_inst                                                                 |                                 generic_baseblocks_v2_1_0_carry_and__121 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[4].compare_inst                                                                 |                                 generic_baseblocks_v2_1_0_carry_and__120 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   gen_target[2].gen_region[7].gen_comparator_static.gen_addr_range.addr_decode_comparator     |           generic_baseblocks_v2_1_0_comparator_static__parameterized6__2 |          7 |          7 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     (gen_target[2].gen_region[7].gen_comparator_static.gen_addr_range.addr_decode_comparator) |           generic_baseblocks_v2_1_0_comparator_static__parameterized6__2 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[2].compare_inst                                                                 |                                 generic_baseblocks_v2_1_0_carry_and__117 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[3].compare_inst                                                                 |                                 generic_baseblocks_v2_1_0_carry_and__116 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[4].compare_inst                                                                 |                                 generic_baseblocks_v2_1_0_carry_and__115 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   gen_target[2].gen_region[8].gen_comparator_static.gen_addr_range.addr_decode_comparator     |           generic_baseblocks_v2_1_0_comparator_static__parameterized7__2 |          7 |          7 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     (gen_target[2].gen_region[8].gen_comparator_static.gen_addr_range.addr_decode_comparator) |           generic_baseblocks_v2_1_0_comparator_static__parameterized7__2 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[2].compare_inst                                                                 |                                 generic_baseblocks_v2_1_0_carry_and__112 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[3].compare_inst                                                                 |                                 generic_baseblocks_v2_1_0_carry_and__111 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                     LUT_LEVEL[4].compare_inst                                                                 |                                 generic_baseblocks_v2_1_0_carry_and__110 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 gen_single_issue.mux_resp_single_issue                                                        |                        generic_baseblocks_v2_1_0_mux_enc__parameterized4 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               gen_slave_slots[0].gen_si_write.splitter_aw_si                                                  |                         axi_crossbar_v2_1_19_splitter__parameterized0__2 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|               gen_slave_slots[0].gen_si_write.wdata_router_w                                                  |                                        axi_crossbar_v2_1_19_wdata_router |         19 |         17 |       0 |    2 |    10 |      0 |      0 |    0 |            0 |
|                 (gen_slave_slots[0].gen_si_write.wdata_router_w)                                              |                                        axi_crossbar_v2_1_19_wdata_router |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 wrouter_aw_fifo                                                                               |                                  axi_data_fifo_v2_1_17_axic_reg_srl_fifo |         15 |         13 |       0 |    2 |    10 |      0 |      0 |    0 |            0 |
|                   (wrouter_aw_fifo)                                                                           |                                  axi_data_fifo_v2_1_17_axic_reg_srl_fifo |         13 |         13 |       0 |    0 |    10 |      0 |      0 |    0 |            0 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                              |                                      axi_data_fifo_v2_1_17_ndeep_srl__19 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |            0 |
|                   gen_srls[0].gen_rep[1].srl_nx1                                                              |                                      axi_data_fifo_v2_1_17_ndeep_srl__20 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |            0 |
|               gen_slave_slots[1].gen_si_read.si_transactor_ar                                                 |                       axi_crossbar_v2_1_19_si_transactor__parameterized1 |         65 |         65 |       0 |    0 |    23 |      0 |      0 |    0 |            0 |
|                 (gen_slave_slots[1].gen_si_read.si_transactor_ar)                                             |                       axi_crossbar_v2_1_19_si_transactor__parameterized1 |         25 |         25 |       0 |    0 |    19 |      0 |      0 |    0 |            0 |
|                 gen_addr_decoder.addr_decoder_inst                                                            |                        axi_crossbar_v2_1_19_addr_decoder__parameterized1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   (gen_addr_decoder.addr_decoder_inst)                                                        |                        axi_crossbar_v2_1_19_addr_decoder__parameterized1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator     |           generic_baseblocks_v2_1_0_comparator_static__parameterized8__1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 gen_multi_thread.arbiter_resp_inst                                                            |                                        axi_crossbar_v2_1_19_arbiter_resp |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_multi_thread.mux_resp_multi_thread                                                        |                     generic_baseblocks_v2_1_0_mux_enc__parameterized3__1 |         34 |         34 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               gen_slave_slots[1].gen_si_write.si_transactor_aw                                                |                       axi_crossbar_v2_1_19_si_transactor__parameterized2 |         34 |         34 |       0 |    0 |    23 |      0 |      0 |    0 |            0 |
|                 (gen_slave_slots[1].gen_si_write.si_transactor_aw)                                            |                       axi_crossbar_v2_1_19_si_transactor__parameterized2 |         26 |         26 |       0 |    0 |    19 |      0 |      0 |    0 |            0 |
|                 gen_addr_decoder.addr_decoder_inst                                                            |                     axi_crossbar_v2_1_19_addr_decoder__parameterized1__1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   (gen_addr_decoder.addr_decoder_inst)                                                        |                     axi_crossbar_v2_1_19_addr_decoder__parameterized1__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                   gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator     |           generic_baseblocks_v2_1_0_comparator_static__parameterized8__2 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 gen_multi_thread.arbiter_resp_inst                                                            |                                     axi_crossbar_v2_1_19_arbiter_resp__1 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|                 gen_multi_thread.mux_resp_multi_thread                                                        |                     generic_baseblocks_v2_1_0_mux_enc__parameterized4__1 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|               gen_slave_slots[1].gen_si_write.splitter_aw_si                                                  |                         axi_crossbar_v2_1_19_splitter__parameterized0__3 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|               gen_slave_slots[1].gen_si_write.wdata_router_w                                                  |                        axi_crossbar_v2_1_19_wdata_router__parameterized0 |         20 |         18 |       0 |    2 |    12 |      0 |      0 |    0 |            0 |
|                 (gen_slave_slots[1].gen_si_write.wdata_router_w)                                              |                        axi_crossbar_v2_1_19_wdata_router__parameterized0 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|                 wrouter_aw_fifo                                                                               |                  axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized0 |         16 |         14 |       0 |    2 |    12 |      0 |      0 |    0 |            0 |
|                   (wrouter_aw_fifo)                                                                           |                  axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized0 |         14 |         14 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                              |                      axi_data_fifo_v2_1_17_ndeep_srl__parameterized1__10 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |            0 |
|                   gen_srls[0].gen_rep[1].srl_nx1                                                              |                      axi_data_fifo_v2_1_17_ndeep_srl__parameterized1__11 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |            0 |
|               splitter_aw_mi                                                                                  |                         axi_crossbar_v2_1_19_splitter__parameterized0__1 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |            0 |
|       rst_zynq_mpsoc_99M                                                                                      |                                               mpsoc_rst_zynq_mpsoc_99M_0 |         21 |         20 |       0 |    1 |    40 |      0 |      0 |    0 |            0 |
|         U0                                                                                                    |                                                           proc_sys_reset |         21 |         20 |       0 |    1 |    40 |      0 |      0 |    0 |            0 |
|           (U0)                                                                                                |                                                           proc_sys_reset |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|           EXT_LPF                                                                                             |                                                                      lpf |          6 |          5 |       0 |    1 |    17 |      0 |      0 |    0 |            0 |
|             (EXT_LPF)                                                                                         |                                                                      lpf |          6 |          5 |       0 |    1 |     9 |      0 |      0 |    0 |            0 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                                                         |                                                 cdc_sync__parameterized2 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                                         |                                              cdc_sync__parameterized2__1 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|           SEQ                                                                                                 |                                                             sequence_psr |         13 |         13 |       0 |    0 |    18 |      0 |      0 |    0 |            0 |
|             (SEQ)                                                                                             |                                                             sequence_psr |          8 |          8 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|             SEQ_COUNTER                                                                                       |                                                                  upcnt_n |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |            0 |
|       zynq_mpsoc                                                                                              |                                                       mpsoc_zynq_mpsoc_0 |        296 |        296 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
|         (zynq_mpsoc)                                                                                          |                                                       mpsoc_zynq_mpsoc_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         inst                                                                                                  |                                   zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e |        296 |        296 |       0 |    0 |     1 |      0 |      0 |    0 |            0 |
+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+--------------+


