// Seed: 4291195200
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  assign id_4 = -1'b0;
  wire id_5;
endmodule
module module_1 #(
    parameter id_4 = 32'd42,
    parameter id_5 = 32'd36
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    _id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire _id_5;
  inout wire _id_4;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_6
  );
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic [id_5 : id_4] id_8;
endmodule
