{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/gmun/Downloads/2Bits1op/runs/SARSA_VENTAJA_e4/tmp/6a1fb30ee01d431488578ce0759af72c.lib ",
   "modules": {
      "\\SARSA_VENTAJA_e4": {
         "num_wires":         7,
         "num_wire_bits":     12,
         "num_pub_wires":     3,
         "num_pub_wire_bits": 8,
         "num_ports":         3,
         "num_port_bits":     8,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         8,
         "num_cells_by_type": {
            "$_ANDNOT_": 3,
            "$_AND_": 1,
            "$_NAND_": 2,
            "$_ORNOT_": 1,
            "$_OR_": 1
         }
      }
   },
      "design": {
         "num_wires":         7,
         "num_wire_bits":     12,
         "num_pub_wires":     3,
         "num_pub_wire_bits": 8,
         "num_ports":         3,
         "num_port_bits":     8,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         8,
         "num_cells_by_type": {
            "$_ANDNOT_": 3,
            "$_AND_": 1,
            "$_NAND_": 2,
            "$_ORNOT_": 1,
            "$_OR_": 1
         }
      }
}

