<?xml version='1.0' encoding='UTF-8'?>
<DOC><DOCNO> DOE1-27-0252 </DOCNO><TEXT>While significant progress has been made in developing efficient algorithmsfor vector machines, the same cannot be said of parallel processors whichprovide concurrency and vectorization along with a complex memory system.The three aspects of these architectures must be addressed simultaneouslyand are often contradictory; increasing vector length may destroy datalocality and thereby lead to inefficient use of the hierarchical memorysystem. In this paper, we consider the tradeoffs involved in designingalgorithms for such architectures and present some results for a singlecluster of the CEDAR machine. 22 refs., 14 figs.</TEXT></DOC>