package madd

import chisel3._
import chisel3.util._
import chisel3.stage.{ChiselStage, ChiselGeneratorAnnotation}
import common.CurrentCycle

class MatrixAddition3(M: Int, N: Int)
    extends Module
    with CurrentCycle {
  val io = IO(new MatrixAddition3IO(M, N))

  io.in.ready := false.B

  io.out.bits := DontCare
  io.out.valid := false.B

  val regA = Reg(SInt(32.W))
  val regB = Reg(SInt(32.W))

  val regLoadEnabled = RegInit(true.B)
  val regComputeEnabled = RegInit(false.B)
  val regStoreEnabled = RegInit(false.B)

  val regOut = Reg(Vec(M * N, SInt(32.W)))

  val i = Counter(M)
  val j = Counter(N)

  io.in.ready := regLoadEnabled

  when(io.in.fire()) {
    regA := io.in.bits.a
    regB := io.in.bits.b
    regComputeEnabled := true.B
  }.otherwise {
    regComputeEnabled := false.B
  }

  when(regComputeEnabled) {
    regOut(i.value * N.U + j.value) := regA + regB

    when(j.inc()) {
      when(i.inc()) {
        regLoadEnabled := false.B
        regStoreEnabled := true.B
      }
    }
  }

  when(regStoreEnabled) {
    io.out.bits := regOut
    io.out.valid := true.B
  }

  chisel3.printf(
    p"[$currentCycle] io.in.fire(): ${io.in.fire()}, regA: $regA, regB: $regB, regLoadEnabled: $regLoadEnabled, regComputeEnabled: $regComputeEnabled, regStoreEnabled: $regStoreEnabled, regOut: $regOut, i: ${i.value}, j: ${j.value}, io.out.fire(): ${io.out.fire()}\n"
  )
}

object MatrixAddition3 extends App {
  (new ChiselStage).execute(
    Array("-X", "verilog", "-td", "source/"),
    Seq(
      ChiselGeneratorAnnotation(() => new MatrixAddition3(3, 2))
    )
  )
}