

================================================================
== Vitis HLS Report for 'max_pooling'
================================================================
* Date:           Sun Jan 17 13:42:01 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        cnn_hls_pynq
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.107 ns|     2.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      793|      793|  7.930 us|  7.930 us|  793|  793|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- pool_for_rows_pool_for_cols  |      791|      791|        12|          4|          1|   196|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    376|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    132|    -|
|Register         |        -|    -|     415|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     415|    540|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |             Instance            |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U63  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                            |                             |        0|   0|  0|   0|    0|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_83_p2                  |         +|   0|  0|  15|           8|           1|
    |and_ln28_1_fu_211_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln28_2_fu_217_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln28_3_fu_299_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln28_4_fu_305_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln28_5_fu_385_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln28_6_fu_391_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln28_fu_128_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state13_pp0_stage3_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0   |       and|   0|  0|   2|           1|           1|
    |icmp_ln15_fu_89_p2                 |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln28_10_fu_334_p2             |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln28_11_fu_340_p2             |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln28_12_fu_367_p2             |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln28_13_fu_373_p2             |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln28_1_fu_118_p2              |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln28_2_fu_175_p2              |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln28_3_fu_181_p2              |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln28_4_fu_193_p2              |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln28_5_fu_199_p2              |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln28_6_fu_263_p2              |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln28_7_fu_269_p2              |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln28_8_fu_281_p2              |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln28_9_fu_287_p2              |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln28_fu_112_p2                |      icmp|   0|  0|  11|           8|           2|
    |ap_block_pp0_stage3_00001          |        or|   0|  0|   2|           1|           1|
    |or_ln28_1_fu_187_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln28_2_fu_205_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln28_3_fu_275_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln28_4_fu_293_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln28_5_fu_363_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln28_6_fu_379_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln28_fu_124_p2                  |        or|   0|  0|   2|           1|           1|
    |select_ln28_1_fu_223_p3            |    select|   0|  0|  32|           1|          32|
    |select_ln28_2_fu_311_p3            |    select|   0|  0|  32|           1|          32|
    |select_ln28_3_fu_397_p3            |    select|   0|  0|  32|           1|          32|
    |select_ln28_fu_133_p3              |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 376|         257|         178|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  37|          7|    1|          7|
    |ap_enable_reg_pp0_iter2                 |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_71_p4  |   9|          2|    8|         16|
    |conv_to_pool_stream_V_blk_n             |   9|          2|    1|          2|
    |grp_fu_78_p0                            |  25|          5|   32|        160|
    |grp_fu_78_p1                            |  25|          5|   32|        160|
    |indvar_flatten_reg_67                   |   9|          2|    8|         16|
    |pool_to_flat_stream_V_blk_n             |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 132|         27|   84|        365|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------+----+----+-----+-----------+
    |                        Name                        | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------+----+----+-----+-----------+
    |add_ln15_reg_403                                    |   8|   0|    8|          0|
    |ap_CS_fsm                                           |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                             |   1|   0|    1|          0|
    |conv_to_pool_stream_V_read_1_reg_419                |  32|   0|   32|          0|
    |conv_to_pool_stream_V_read_2_reg_441                |  32|   0|   32|          0|
    |conv_to_pool_stream_V_read_2_reg_441_pp0_iter1_reg  |  32|   0|   32|          0|
    |conv_to_pool_stream_V_read_3_reg_455                |  32|   0|   32|          0|
    |conv_to_pool_stream_V_read_3_reg_455_pp0_iter2_reg  |  32|   0|   32|          0|
    |conv_to_pool_stream_V_read_reg_412                  |  32|   0|   32|          0|
    |icmp_ln15_reg_408                                   |   1|   0|    1|          0|
    |icmp_ln28_10_reg_476                                |   1|   0|    1|          0|
    |icmp_ln28_11_reg_481                                |   1|   0|    1|          0|
    |icmp_ln28_1_reg_431                                 |   1|   0|    1|          0|
    |icmp_ln28_reg_426                                   |   1|   0|    1|          0|
    |indvar_flatten_reg_67                               |   8|   0|    8|          0|
    |select_ln28_1_reg_462                               |  32|   0|   32|          0|
    |select_ln28_2_reg_469                               |  32|   0|   32|          0|
    |select_ln28_3_reg_486                               |  32|   0|   32|          0|
    |select_ln28_reg_448                                 |  32|   0|   32|          0|
    |tmp_1_reg_436                                       |   1|   0|    1|          0|
    |icmp_ln15_reg_408                                   |  64|  32|    1|          0|
    +----------------------------------------------------+----+----+-----+-----------+
    |Total                                               | 415|  32|  352|          0|
    +----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|            max_pooling|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|            max_pooling|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|            max_pooling|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|            max_pooling|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|            max_pooling|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|            max_pooling|  return value|
|conv_to_pool_stream_V_dout     |   in|   32|     ap_fifo|  conv_to_pool_stream_V|       pointer|
|conv_to_pool_stream_V_empty_n  |   in|    1|     ap_fifo|  conv_to_pool_stream_V|       pointer|
|conv_to_pool_stream_V_read     |  out|    1|     ap_fifo|  conv_to_pool_stream_V|       pointer|
|pool_to_flat_stream_V_din      |  out|   32|     ap_fifo|  pool_to_flat_stream_V|       pointer|
|pool_to_flat_stream_V_full_n   |   in|    1|     ap_fifo|  pool_to_flat_stream_V|       pointer|
|pool_to_flat_stream_V_write    |  out|    1|     ap_fifo|  pool_to_flat_stream_V|       pointer|
+-------------------------------+-----+-----+------------+-----------------------+--------------+

