<profile>

<section name = "Vivado HLS Report for 'dut_dense_mlp'" level="0">
<item name = "Date">Fri Dec  9 22:57:43 2022
</item>
<item name = "Version">2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)</item>
<item name = "Project">mlp_more.prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.63, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1695, 1695, 1695, 1695, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- LOOP_DENSE_MLP_0">1694, 1694, 847, -, -, 2, no</column>
<column name=" + LOOP_DENSE_MLP_1">840, 840, 10, -, -, 84, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 62</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 5, 348, 711</column>
<column name="Memory">1, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 136</column>
<column name="Register">-, -, 149, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">~0, 2, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="dut_fadd_32ns_32ns_32_5_full_dsp_U98">dut_fadd_32ns_32ns_32_5_full_dsp, 0, 2, 205, 390</column>
<column name="dut_fmul_32ns_32ns_32_4_max_dsp_U99">dut_fmul_32ns_32ns_32_4_max_dsp, 0, 3, 143, 321</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="fc3_weight_U">dut_dense_mlp_fc3_weight, 1, 0, 0, 168, 32, 1, 5376</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="m_2_fu_174_p2">+, 0, 0, 7, 7, 1</column>
<column name="n_1_fu_158_p2">+, 0, 0, 2, 2, 1</column>
<column name="next_mul_fu_146_p2">+, 0, 0, 8, 8, 7</column>
<column name="w_index_fu_180_p2">+, 0, 0, 8, 8, 8</column>
<column name="exitcond1_fu_152_p2">icmp, 0, 0, 2, 2, 3</column>
<column name="exitcond_fu_168_p2">icmp, 0, 0, 3, 7, 7</column>
<column name="bias_load_phi_fu_200_p3">select, 0, 0, 32, 1, 30</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">15, 18, 1, 18</column>
<column name="grp_fu_135_p0">32, 3, 32, 96</column>
<column name="grp_fu_135_p1">32, 3, 32, 96</column>
<column name="m_reg_124">7, 2, 7, 14</column>
<column name="n_reg_88">2, 2, 2, 4</column>
<column name="output_0_address0">8, 3, 8, 24</column>
<column name="phi_mul_reg_100">8, 2, 8, 16</column>
<column name="sum_reg_112">32, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">17, 0, 17, 0</column>
<column name="biased_reg_295">32, 0, 32, 0</column>
<column name="m_2_reg_255">7, 0, 7, 0</column>
<column name="m_reg_124">7, 0, 7, 0</column>
<column name="n_1_reg_247">2, 0, 2, 0</column>
<column name="n_reg_88">2, 0, 2, 0</column>
<column name="next_mul_reg_239">8, 0, 8, 0</column>
<column name="output_0_addr_reg_300">2, 0, 8, 6</column>
<column name="phi_mul_reg_100">8, 0, 8, 0</column>
<column name="sum_reg_112">32, 0, 32, 0</column>
<column name="tmp_14_reg_285">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dut_dense_mlp, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dut_dense_mlp, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dut_dense_mlp, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dut_dense_mlp, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dut_dense_mlp, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dut_dense_mlp, return value</column>
<column name="input_0_address0">out, 8, ap_memory, input_0, array</column>
<column name="input_0_ce0">out, 1, ap_memory, input_0, array</column>
<column name="input_0_q0">in, 128, ap_memory, input_0, array</column>
<column name="output_0_address0">out, 8, ap_memory, output_0, array</column>
<column name="output_0_ce0">out, 1, ap_memory, output_0, array</column>
<column name="output_0_we0">out, 1, ap_memory, output_0, array</column>
<column name="output_0_d0">out, 128, ap_memory, output_0, array</column>
<column name="output_0_q0">in, 128, ap_memory, output_0, array</column>
</table>
</item>
</section>
</profile>
