name: au50
manufacturer: Xilinx
fpga: xcu50-fsvh2104-2-e 
family: alveo
board: xilinx.com:au50:part0:1.3
config_voltage: 1.8
cfgbvs: GND
backend_target: vivado
mmbus_architecture: AXI4-Lite
mmbus_base_address: 0x00000000
# How to address each 32-bit (i.e. 4 indicates byte-addressable)
mmbus_address_alignment: 4
sources: []
constraints:
  - au50.xdc
onehundredgbe:
  refclk_freq_str: "156.25"
  cmac_loc:
    - CMACE4_X0Y7  # QSFP1 (qsfp0) is routed to X1Y48 to X1Y51 GTY QUAD 231
    - CMACE4_X0Y8  # QSFP2 (qsfp1) is routed to X1Y52 to X1Y55 GTY QUAD 232
provides:
  - sys_clk
  - sys_clk90
  - sys_clk180
  - sys_clk270
  - adc_clk
  - adc_clk90
  - adc_clk180
  - adc_clk270
pins:
  led:
    iostd: LVCMOS18
    loc:
       - E18
       - E16
       - F17
       - F15
       - E15
       - E17
