// Seed: 2965250172
module module_0;
  logic [7:0] id_1;
  assign module_1.id_0 = 0;
  assign id_1[-1] = id_1;
  logic id_2;
  ;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    input tri  id_2,
    input tri1 id_3,
    input tri  id_4
);
  parameter id_6 = {{(-1) {-1}} {1}};
  wire id_7;
  module_0 modCall_1 ();
  uwire id_8 = -1;
  parameter id_9 = id_6;
  parameter id_10 = id_6[1];
  assign id_8 = 1'b0 > -1;
  wire id_11;
endmodule
