

================================================================
== Vitis HLS Report for 'matmul_kernel'
================================================================
* Date:           Mon Sep 15 01:28:03 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.274 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   590612|   590612|  2.362 ms|  2.362 ms|  590612|  590612|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------+-----------------+---------+---------+----------+----------+--------+--------+----------+
        |                           |                 |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline |
        |          Instance         |      Module     |   min   |   max   |    min   |    max   |   min  |   max  |   Type   |
        +---------------------------+-----------------+---------+---------+----------+----------+--------+--------+----------+
        |grp_kernel_matmul_1_fu_60  |kernel_matmul_1  |   590611|   590611|  2.362 ms|  2.362 ms|  590602|  590602|  dataflow|
        +---------------------------+-----------------+---------+---------+----------+----------+--------+--------+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %weights" [llama_hls_top.cpp:433]   --->   Operation 3 'read' 'weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [2/2] (0.00ns)   --->   "%call_ln442 = call void @kernel_matmul.1, i32 %input_0, i32 %input_1, i32 %input_2, i32 %input_3, i32 %gmem3, i64 %weights_read, i32 %output_0, i32 %output_1, i32 %output_2, i32 %output_3, i32 %vector_stream, i32 %matrix_stream, i32 %result_stream, i32 %compute_matmul_stream_stream_float_0_stream_float_0_int_int_vec_local_3, i32 %compute_matmul_stream_stream_float_0_stream_float_0_int_int_vec_local_2, i32 %compute_matmul_stream_stream_float_0_stream_float_0_int_int_vec_local_1, i32 %compute_matmul_stream_stream_float_0_stream_float_0_int_int_vec_local" [llama_hls_top.cpp:442]   --->   Operation 4 'call' 'call_ln442' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_49, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_19, void @empty_14, void @empty_48, i32 16, i32 16, i32 16, i32 16, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/2] (0.00ns)   --->   "%call_ln442 = call void @kernel_matmul.1, i32 %input_0, i32 %input_1, i32 %input_2, i32 %input_3, i32 %gmem3, i64 %weights_read, i32 %output_0, i32 %output_1, i32 %output_2, i32 %output_3, i32 %vector_stream, i32 %matrix_stream, i32 %result_stream, i32 %compute_matmul_stream_stream_float_0_stream_float_0_int_int_vec_local_3, i32 %compute_matmul_stream_stream_float_0_stream_float_0_int_int_vec_local_2, i32 %compute_matmul_stream_stream_float_0_stream_float_0_int_int_vec_local_1, i32 %compute_matmul_stream_stream_float_0_stream_float_0_int_int_vec_local" [llama_hls_top.cpp:442]   --->   Operation 6 'call' 'call_ln442' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%ret_ln443 = ret" [llama_hls_top.cpp:443]   --->   Operation 7 'ret' 'ret_ln443' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ gmem3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vector_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ matrix_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ result_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ compute_matmul_stream_stream_float_0_stream_float_0_int_int_vec_local_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ compute_matmul_stream_stream_float_0_stream_float_0_int_int_vec_local_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ compute_matmul_stream_stream_float_0_stream_float_0_int_int_vec_local_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ compute_matmul_stream_stream_float_0_stream_float_0_int_int_vec_local]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
weights_read      (read         ) [ 001]
specinterface_ln0 (specinterface) [ 000]
call_ln442        (call         ) [ 000]
ret_ln443         (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gmem3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem3"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="vector_stream">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vector_stream"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="matrix_stream">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_stream"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="result_stream">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_stream"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="compute_matmul_stream_stream_float_0_stream_float_0_int_int_vec_local_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_matmul_stream_stream_float_0_stream_float_0_int_int_vec_local_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="compute_matmul_stream_stream_float_0_stream_float_0_int_int_vec_local_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_matmul_stream_stream_float_0_stream_float_0_int_int_vec_local_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="compute_matmul_stream_stream_float_0_stream_float_0_int_int_vec_local_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_matmul_stream_stream_float_0_stream_float_0_int_int_vec_local_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="compute_matmul_stream_stream_float_0_stream_float_0_int_int_vec_local">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_matmul_stream_stream_float_0_stream_float_0_int_int_vec_local"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_matmul.1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_49"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="weights_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="64" slack="0"/>
<pin id="56" dir="0" index="1" bw="64" slack="0"/>
<pin id="57" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_kernel_matmul_1_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="0" index="2" bw="32" slack="0"/>
<pin id="64" dir="0" index="3" bw="32" slack="0"/>
<pin id="65" dir="0" index="4" bw="32" slack="0"/>
<pin id="66" dir="0" index="5" bw="32" slack="0"/>
<pin id="67" dir="0" index="6" bw="64" slack="0"/>
<pin id="68" dir="0" index="7" bw="32" slack="0"/>
<pin id="69" dir="0" index="8" bw="32" slack="0"/>
<pin id="70" dir="0" index="9" bw="32" slack="0"/>
<pin id="71" dir="0" index="10" bw="32" slack="0"/>
<pin id="72" dir="0" index="11" bw="32" slack="0"/>
<pin id="73" dir="0" index="12" bw="32" slack="0"/>
<pin id="74" dir="0" index="13" bw="32" slack="0"/>
<pin id="75" dir="0" index="14" bw="32" slack="0"/>
<pin id="76" dir="0" index="15" bw="32" slack="0"/>
<pin id="77" dir="0" index="16" bw="32" slack="0"/>
<pin id="78" dir="0" index="17" bw="32" slack="0"/>
<pin id="79" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln442/1 "/>
</bind>
</comp>

<comp id="98" class="1005" name="weights_read_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="1"/>
<pin id="100" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="weights_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="34" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="10" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="80"><net_src comp="36" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="60" pin=3"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="60" pin=4"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="60" pin=5"/></net>

<net id="86"><net_src comp="54" pin="2"/><net_sink comp="60" pin=6"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="60" pin=7"/></net>

<net id="88"><net_src comp="14" pin="0"/><net_sink comp="60" pin=8"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="60" pin=9"/></net>

<net id="90"><net_src comp="18" pin="0"/><net_sink comp="60" pin=10"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="60" pin=11"/></net>

<net id="92"><net_src comp="22" pin="0"/><net_sink comp="60" pin=12"/></net>

<net id="93"><net_src comp="24" pin="0"/><net_sink comp="60" pin=13"/></net>

<net id="94"><net_src comp="26" pin="0"/><net_sink comp="60" pin=14"/></net>

<net id="95"><net_src comp="28" pin="0"/><net_sink comp="60" pin=15"/></net>

<net id="96"><net_src comp="30" pin="0"/><net_sink comp="60" pin=16"/></net>

<net id="97"><net_src comp="32" pin="0"/><net_sink comp="60" pin=17"/></net>

<net id="101"><net_src comp="54" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="60" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_0 | {1 2 }
	Port: output_1 | {1 2 }
	Port: output_2 | {1 2 }
	Port: output_3 | {1 2 }
	Port: vector_stream | {1 2 }
	Port: matrix_stream | {1 2 }
	Port: result_stream | {1 2 }
	Port: compute_matmul_stream_stream_float_0_stream_float_0_int_int_vec_local_3 | {1 2 }
	Port: compute_matmul_stream_stream_float_0_stream_float_0_int_int_vec_local_2 | {1 2 }
	Port: compute_matmul_stream_stream_float_0_stream_float_0_int_int_vec_local_1 | {1 2 }
	Port: compute_matmul_stream_stream_float_0_stream_float_0_int_int_vec_local | {1 2 }
 - Input state : 
	Port: matmul_kernel : input_0 | {1 2 }
	Port: matmul_kernel : input_1 | {1 2 }
	Port: matmul_kernel : input_2 | {1 2 }
	Port: matmul_kernel : input_3 | {1 2 }
	Port: matmul_kernel : gmem3 | {1 2 }
	Port: matmul_kernel : weights | {1 }
	Port: matmul_kernel : vector_stream | {1 2 }
	Port: matmul_kernel : matrix_stream | {1 2 }
	Port: matmul_kernel : result_stream | {1 2 }
	Port: matmul_kernel : compute_matmul_stream_stream_float_0_stream_float_0_int_int_vec_local_3 | {1 2 }
	Port: matmul_kernel : compute_matmul_stream_stream_float_0_stream_float_0_int_int_vec_local_2 | {1 2 }
	Port: matmul_kernel : compute_matmul_stream_stream_float_0_stream_float_0_int_int_vec_local_1 | {1 2 }
	Port: matmul_kernel : compute_matmul_stream_stream_float_0_stream_float_0_int_int_vec_local | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|---------|
|   call   | grp_kernel_matmul_1_fu_60 |    1    |  4.603  |   525   |   573   |
|----------|---------------------------|---------|---------|---------|---------|
|   read   |  weights_read_read_fu_54  |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|   Total  |                           |    1    |  4.603  |   525   |   573   |
|----------|---------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|weights_read_reg_98|   64   |
+-------------------+--------+
|       Total       |   64   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------||---------|
| grp_kernel_matmul_1_fu_60 |  p6  |   2  |  64  |   128  ||    0    ||    63   |
|---------------------------|------|------|------|--------||---------||---------||---------|
|           Total           |      |      |      |   128  ||   0.46  ||    0    ||    63   |
|---------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    4   |   525  |   573  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    0   |   63   |
|  Register |    -   |    -   |   64   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    5   |   589  |   636  |
+-----------+--------+--------+--------+--------+
