Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f162542c9d804efeba44b60f874ace47 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_tb2_behav xil_defaultlib.CPU_tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'jump_sel' [D:/self_learning/RISC-V-RV32I-CPU/risc_v_cpu2/risc_v_cpu2.srcs/sources_1/new/ctrl_path.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 14 for port 'addra' [D:/self_learning/RISC-V-RV32I-CPU/risc_v_cpu2/risc_v_cpu2.srcs/sources_1/new/PC.v:78]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 14 for port 'addrb' [D:/self_learning/RISC-V-RV32I-CPU/risc_v_cpu2/risc_v_cpu2.srcs/sources_1/new/PC.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rd_wren' [D:/self_learning/RISC-V-RV32I-CPU/risc_v_cpu2/risc_v_cpu2.srcs/sources_1/new/data_path.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 14 for port 'addra' [D:/self_learning/RISC-V-RV32I-CPU/risc_v_cpu2/risc_v_cpu2.srcs/sources_1/new/data_path.v:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [D:/self_learning/RISC-V-RV32I-CPU/risc_v_cpu2/risc_v_cpu2.srcs/sources_1/new/data_path.v:136]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.branch_jump
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.ctrl_path
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.inst_blkmem
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_blkmem
Compiling module xil_defaultlib.data_path
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_tb2
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb2_behav
