Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date              : Sat Jul 19 16:56:21 2025
| Host              : DESKTOP-INFKKCG running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file Shrinking_Layer_timing_summary_routed.rpt -pb Shrinking_Layer_timing_summary_routed.pb -rpx Shrinking_Layer_timing_summary_routed.rpx -warn_on_violation
| Design            : Shrinking_Layer
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                  Violations  
---------  --------  -----------------------------------------------------------  ----------  
NTCN-11    Warning   CLOCK_DEDICATED_ROUTE net not driven by global clock buffer  1           
TIMING-18  Warning   Missing input or output delay                                230         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (131)
6. checking no_output_delay (99)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (131)
--------------------------------
 There are 131 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (99)
--------------------------------
 There are 99 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.846        0.000                      0                 8720        0.009        0.000                      0                 8720        1.124        0.000                       0                  4418  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
ref_clk  {0.000 1.666}        3.333           300.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ref_clk             0.846        0.000                      0                 8720        0.009        0.000                      0                 8720        1.124        0.000                       0                  4418  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      ref_clk       


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ref_clk                     
(none)                      ref_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ref_clk
  To Clock:  ref_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.846ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.846ns  (required time - arrival time)
  Source:                 Convolution_inst/parallel_kernel_number[8].Adder_Tree_inst/Adder_inst_3/C_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            quant_scale_multiplication[8].Quantization/reg_p_lo_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 1.056ns (44.221%)  route 1.332ns (55.779%))
  Logic Levels:           9  (CARRY8=6 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.512ns = ( 6.845 - 3.333 ) 
    Source Clock Delay      (SCD):    4.675ns
    Clock Pessimism Removal (CPR):    1.075ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.564ns (routing 1.618ns, distribution 0.946ns)
  Clock Net Delay (Destination): 2.278ns (routing 1.468ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.030     1.030 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.030    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.030 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.053     2.083    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     2.111 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.564     4.675    Convolution_inst/parallel_kernel_number[8].Adder_Tree_inst/Adder_inst_3/axi_clk_IBUF_BUFG
    SLICE_X52Y151        FDRE                                         r  Convolution_inst/parallel_kernel_number[8].Adder_Tree_inst/Adder_inst_3/C_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y151        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     4.751 f  Convolution_inst/parallel_kernel_number[8].Adder_Tree_inst/Adder_inst_3/C_reg_reg[21]/Q
                         net (fo=134, routed)         0.399     5.151    Convolution_inst/parallel_kernel_number[8].Adder_Tree_inst/Adder_inst_3/Q[21]
    SLICE_X51Y147        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     5.275 r  Convolution_inst/parallel_kernel_number[8].Adder_Tree_inst/Adder_inst_3/reg_p_lo[22]_i_136__5/O
                         net (fo=1, routed)           0.009     5.284    quant_scale_multiplication[8].Quantization/reg_p_lo[22]_i_104_1[0]
    SLICE_X51Y147        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     5.474 r  quant_scale_multiplication[8].Quantization/reg_p_lo_reg[22]_i_105/CO[7]
                         net (fo=1, routed)           0.026     5.500    quant_scale_multiplication[8].Quantization/reg_p_lo_reg[22]_i_105_n_0
    SLICE_X51Y148        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     5.576 r  quant_scale_multiplication[8].Quantization/reg_p_lo_reg[22]_i_55/O[1]
                         net (fo=3, routed)           0.250     5.825    quant_scale_multiplication[8].Quantization/reg_p_lo_reg[22]_i_55_n_14
    SLICE_X50Y147        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     5.950 r  quant_scale_multiplication[8].Quantization/reg_p_lo[22]_i_63/O
                         net (fo=1, routed)           0.016     5.966    quant_scale_multiplication[8].Quantization/reg_p_lo[22]_i_63_n_0
    SLICE_X50Y147        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     6.156 r  quant_scale_multiplication[8].Quantization/reg_p_lo_reg[22]_i_36/CO[7]
                         net (fo=1, routed)           0.026     6.182    quant_scale_multiplication[8].Quantization/reg_p_lo_reg[22]_i_36_n_0
    SLICE_X50Y148        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     6.258 r  quant_scale_multiplication[8].Quantization/reg_p_lo_reg[23]_i_9/O[1]
                         net (fo=3, routed)           0.174     6.432    quant_scale_multiplication[8].Quantization/reg_p_lo_reg[23]_i_9_n_14
    SLICE_X51Y146        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     6.520 r  quant_scale_multiplication[8].Quantization/reg_p_lo[22]_i_4/O
                         net (fo=1, routed)           0.381     6.901    quant_scale_multiplication[8].Quantization/reg_p_lo[22]_i_4_n_0
    SLICE_X51Y145        CARRY8 (Prop_CARRY8_SLICEL_DI[6]_CO[7])
                                                      0.055     6.956 r  quant_scale_multiplication[8].Quantization/reg_p_lo_reg[22]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.982    quant_scale_multiplication[8].Quantization/reg_p_lo_reg[22]_i_1_n_0
    SLICE_X51Y146        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.038 r  quant_scale_multiplication[8].Quantization/reg_p_lo_reg[23]_i_3/O[0]
                         net (fo=1, routed)           0.025     7.063    quant_scale_multiplication[8].Quantization/p_lo[23]
    SLICE_X51Y146        FDRE                                         r  quant_scale_multiplication[8].Quantization/reg_p_lo_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    C13                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.523     3.856 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.856    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.856 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.687     4.543    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.567 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.278     6.845    quant_scale_multiplication[8].Quantization/axi_clk_IBUF_BUFG
    SLICE_X51Y146        FDRE                                         r  quant_scale_multiplication[8].Quantization/reg_p_lo_reg[23]/C
                         clock pessimism              1.075     7.920    
                         clock uncertainty           -0.035     7.885    
    SLICE_X51Y146        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     7.910    quant_scale_multiplication[8].Quantization/reg_p_lo_reg[23]
  -------------------------------------------------------------------
                         required time                          7.910    
                         arrival time                          -7.063    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 AXIS_REGISTER_inst/S_AXIS_READY_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/mul_data_reg_reg/DSP_OUTPUT_INST/CEP
                            (rising edge-triggered cell DSP_OUTPUT clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.131ns (6.075%)  route 2.025ns (93.925%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.526ns = ( 6.859 - 3.333 ) 
    Source Clock Delay      (SCD):    4.632ns
    Clock Pessimism Removal (CPR):    1.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.521ns (routing 1.618ns, distribution 0.903ns)
  Clock Net Delay (Destination): 2.292ns (routing 1.468ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.030     1.030 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.030    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.030 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.053     2.083    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     2.111 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.521     4.632    AXIS_REGISTER_inst/axi_clk_IBUF_BUFG
    SLICE_X53Y109        FDRE                                         r  AXIS_REGISTER_inst/S_AXIS_READY_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y109        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     4.710 r  AXIS_REGISTER_inst/S_AXIS_READY_REG_reg/Q
                         net (fo=102, routed)         0.345     5.055    AXIS_REGISTER_inst/s_axis_tready_OBUF
    SLICE_X56Y125        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     5.108 r  AXIS_REGISTER_inst/valid_reg_i_1/O
                         net (fo=247, routed)         1.680     6.789    Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/mul_data_reg_reg/CEP
    DSP48E2_X7Y27        DSP_OUTPUT                                   r  Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/mul_data_reg_reg/DSP_OUTPUT_INST/CEP
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    C13                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.523     3.856 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.856    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.856 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.687     4.543    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.567 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.292     6.859    Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/mul_data_reg_reg/CLK
    DSP48E2_X7Y27        DSP_OUTPUT                                   r  Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/mul_data_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              1.071     7.930    
                         clock uncertainty           -0.035     7.894    
    DSP48E2_X7Y27        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_CEP)
                                                     -0.218     7.676    Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/mul_data_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.676    
                         arrival time                          -6.789    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.892ns  (required time - arrival time)
  Source:                 AXIS_REGISTER_inst/S_AXIS_READY_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/mul_data_reg_reg/DSP_OUTPUT_INST/CEP
                            (rising edge-triggered cell DSP_OUTPUT clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.131ns (6.059%)  route 2.031ns (93.941%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.537ns = ( 6.870 - 3.333 ) 
    Source Clock Delay      (SCD):    4.632ns
    Clock Pessimism Removal (CPR):    1.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.521ns (routing 1.618ns, distribution 0.903ns)
  Clock Net Delay (Destination): 2.303ns (routing 1.468ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.030     1.030 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.030    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.030 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.053     2.083    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     2.111 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.521     4.632    AXIS_REGISTER_inst/axi_clk_IBUF_BUFG
    SLICE_X53Y109        FDRE                                         r  AXIS_REGISTER_inst/S_AXIS_READY_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y109        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     4.710 r  AXIS_REGISTER_inst/S_AXIS_READY_REG_reg/Q
                         net (fo=102, routed)         0.345     5.055    AXIS_REGISTER_inst/s_axis_tready_OBUF
    SLICE_X56Y125        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     5.108 r  AXIS_REGISTER_inst/valid_reg_i_1/O
                         net (fo=247, routed)         1.686     6.795    Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/mul_data_reg_reg/CEP
    DSP48E2_X7Y26        DSP_OUTPUT                                   r  Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/mul_data_reg_reg/DSP_OUTPUT_INST/CEP
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    C13                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.523     3.856 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.856    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.856 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.687     4.543    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.567 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.303     6.870    Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/mul_data_reg_reg/CLK
    DSP48E2_X7Y26        DSP_OUTPUT                                   r  Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/mul_data_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              1.071     7.940    
                         clock uncertainty           -0.035     7.905    
    DSP48E2_X7Y26        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_CEP)
                                                     -0.218     7.687    Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/mul_data_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.687    
                         arrival time                          -6.795    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 Convolution_inst/parallel_kernel_number[8].Adder_Tree_inst/Adder_inst_3/C_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            quant_scale_multiplication[8].Quantization/reg_p_lo_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.341ns  (logic 1.034ns (44.169%)  route 1.307ns (55.831%))
  Logic Levels:           8  (CARRY8=5 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.520ns = ( 6.853 - 3.333 ) 
    Source Clock Delay      (SCD):    4.675ns
    Clock Pessimism Removal (CPR):    1.075ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.564ns (routing 1.618ns, distribution 0.946ns)
  Clock Net Delay (Destination): 2.286ns (routing 1.468ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.030     1.030 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.030    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.030 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.053     2.083    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     2.111 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.564     4.675    Convolution_inst/parallel_kernel_number[8].Adder_Tree_inst/Adder_inst_3/axi_clk_IBUF_BUFG
    SLICE_X52Y151        FDRE                                         r  Convolution_inst/parallel_kernel_number[8].Adder_Tree_inst/Adder_inst_3/C_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y151        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     4.751 f  Convolution_inst/parallel_kernel_number[8].Adder_Tree_inst/Adder_inst_3/C_reg_reg[21]/Q
                         net (fo=134, routed)         0.399     5.151    Convolution_inst/parallel_kernel_number[8].Adder_Tree_inst/Adder_inst_3/Q[21]
    SLICE_X51Y147        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     5.275 r  Convolution_inst/parallel_kernel_number[8].Adder_Tree_inst/Adder_inst_3/reg_p_lo[22]_i_136__5/O
                         net (fo=1, routed)           0.009     5.284    quant_scale_multiplication[8].Quantization/reg_p_lo[22]_i_104_1[0]
    SLICE_X51Y147        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     5.474 r  quant_scale_multiplication[8].Quantization/reg_p_lo_reg[22]_i_105/CO[7]
                         net (fo=1, routed)           0.026     5.500    quant_scale_multiplication[8].Quantization/reg_p_lo_reg[22]_i_105_n_0
    SLICE_X51Y148        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     5.576 r  quant_scale_multiplication[8].Quantization/reg_p_lo_reg[22]_i_55/O[1]
                         net (fo=3, routed)           0.250     5.825    quant_scale_multiplication[8].Quantization/reg_p_lo_reg[22]_i_55_n_14
    SLICE_X50Y147        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     5.950 r  quant_scale_multiplication[8].Quantization/reg_p_lo[22]_i_63/O
                         net (fo=1, routed)           0.016     5.966    quant_scale_multiplication[8].Quantization/reg_p_lo[22]_i_63_n_0
    SLICE_X50Y147        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     6.156 r  quant_scale_multiplication[8].Quantization/reg_p_lo_reg[22]_i_36/CO[7]
                         net (fo=1, routed)           0.026     6.182    quant_scale_multiplication[8].Quantization/reg_p_lo_reg[22]_i_36_n_0
    SLICE_X50Y148        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     6.258 r  quant_scale_multiplication[8].Quantization/reg_p_lo_reg[23]_i_9/O[1]
                         net (fo=3, routed)           0.174     6.432    quant_scale_multiplication[8].Quantization/reg_p_lo_reg[23]_i_9_n_14
    SLICE_X51Y146        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     6.520 r  quant_scale_multiplication[8].Quantization/reg_p_lo[22]_i_4/O
                         net (fo=1, routed)           0.381     6.901    quant_scale_multiplication[8].Quantization/reg_p_lo[22]_i_4_n_0
    SLICE_X51Y145        CARRY8 (Prop_CARRY8_SLICEL_DI[6]_O[7])
                                                      0.089     6.990 r  quant_scale_multiplication[8].Quantization/reg_p_lo_reg[22]_i_1/O[7]
                         net (fo=1, routed)           0.026     7.016    quant_scale_multiplication[8].Quantization/p_lo[22]
    SLICE_X51Y145        FDRE                                         r  quant_scale_multiplication[8].Quantization/reg_p_lo_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    C13                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.523     3.856 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.856    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.856 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.687     4.543    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.567 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.286     6.853    quant_scale_multiplication[8].Quantization/axi_clk_IBUF_BUFG
    SLICE_X51Y145        FDRE                                         r  quant_scale_multiplication[8].Quantization/reg_p_lo_reg[22]/C
                         clock pessimism              1.075     7.928    
                         clock uncertainty           -0.035     7.892    
    SLICE_X51Y145        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     7.917    quant_scale_multiplication[8].Quantization/reg_p_lo_reg[22]
  -------------------------------------------------------------------
                         required time                          7.917    
                         arrival time                          -7.016    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.921ns  (required time - arrival time)
  Source:                 AXIS_REGISTER_inst/S_AXIS_READY_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/mul_data_reg_reg/DSP_OUTPUT_INST/CEP
                            (rising edge-triggered cell DSP_OUTPUT clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 0.131ns (6.234%)  route 1.970ns (93.766%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.504ns = ( 6.837 - 3.333 ) 
    Source Clock Delay      (SCD):    4.632ns
    Clock Pessimism Removal (CPR):    1.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.521ns (routing 1.618ns, distribution 0.903ns)
  Clock Net Delay (Destination): 2.270ns (routing 1.468ns, distribution 0.802ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.030     1.030 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.030    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.030 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.053     2.083    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     2.111 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.521     4.632    AXIS_REGISTER_inst/axi_clk_IBUF_BUFG
    SLICE_X53Y109        FDRE                                         r  AXIS_REGISTER_inst/S_AXIS_READY_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y109        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     4.710 r  AXIS_REGISTER_inst/S_AXIS_READY_REG_reg/Q
                         net (fo=102, routed)         0.345     5.055    AXIS_REGISTER_inst/s_axis_tready_OBUF
    SLICE_X56Y125        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     5.108 r  AXIS_REGISTER_inst/valid_reg_i_1/O
                         net (fo=247, routed)         1.626     6.734    Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/mul_data_reg_reg/CEP
    DSP48E2_X7Y37        DSP_OUTPUT                                   r  Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/mul_data_reg_reg/DSP_OUTPUT_INST/CEP
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    C13                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.523     3.856 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.856    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.856 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.687     4.543    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.567 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.270     6.837    Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/mul_data_reg_reg/CLK
    DSP48E2_X7Y37        DSP_OUTPUT                                   r  Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/mul_data_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              1.071     7.908    
                         clock uncertainty           -0.035     7.873    
    DSP48E2_X7Y37        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_CEP)
                                                     -0.218     7.655    Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/mul_data_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.655    
                         arrival time                          -6.734    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 Convolution_inst/parallel_kernel_number[8].Adder_Tree_inst/Adder_inst_3/C_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            quant_scale_multiplication[8].Quantization/reg_p_lo_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 1.096ns (47.453%)  route 1.214ns (52.547%))
  Logic Levels:           7  (CARRY8=4 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.520ns = ( 6.853 - 3.333 ) 
    Source Clock Delay      (SCD):    4.675ns
    Clock Pessimism Removal (CPR):    1.075ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.564ns (routing 1.618ns, distribution 0.946ns)
  Clock Net Delay (Destination): 2.286ns (routing 1.468ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.030     1.030 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.030    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.030 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.053     2.083    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     2.111 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.564     4.675    Convolution_inst/parallel_kernel_number[8].Adder_Tree_inst/Adder_inst_3/axi_clk_IBUF_BUFG
    SLICE_X52Y151        FDRE                                         r  Convolution_inst/parallel_kernel_number[8].Adder_Tree_inst/Adder_inst_3/C_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y151        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     4.751 f  Convolution_inst/parallel_kernel_number[8].Adder_Tree_inst/Adder_inst_3/C_reg_reg[21]/Q
                         net (fo=134, routed)         0.399     5.151    Convolution_inst/parallel_kernel_number[8].Adder_Tree_inst/Adder_inst_3/Q[21]
    SLICE_X51Y147        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     5.275 r  Convolution_inst/parallel_kernel_number[8].Adder_Tree_inst/Adder_inst_3/reg_p_lo[22]_i_136__5/O
                         net (fo=1, routed)           0.009     5.284    quant_scale_multiplication[8].Quantization/reg_p_lo[22]_i_104_1[0]
    SLICE_X51Y147        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     5.474 r  quant_scale_multiplication[8].Quantization/reg_p_lo_reg[22]_i_105/CO[7]
                         net (fo=1, routed)           0.026     5.500    quant_scale_multiplication[8].Quantization/reg_p_lo_reg[22]_i_105_n_0
    SLICE_X51Y148        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     5.576 r  quant_scale_multiplication[8].Quantization/reg_p_lo_reg[22]_i_55/O[1]
                         net (fo=3, routed)           0.250     5.825    quant_scale_multiplication[8].Quantization/reg_p_lo_reg[22]_i_55_n_14
    SLICE_X50Y147        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     5.950 r  quant_scale_multiplication[8].Quantization/reg_p_lo[22]_i_63/O
                         net (fo=1, routed)           0.016     5.966    quant_scale_multiplication[8].Quantization/reg_p_lo[22]_i_63_n_0
    SLICE_X50Y147        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     6.203 r  quant_scale_multiplication[8].Quantization/reg_p_lo_reg[22]_i_36/O[5]
                         net (fo=3, routed)           0.138     6.341    quant_scale_multiplication[8].Quantization/reg_p_lo_reg[22]_i_36_n_10
    SLICE_X50Y145        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     6.429 r  quant_scale_multiplication[8].Quantization/reg_p_lo[22]_i_8/O
                         net (fo=1, routed)           0.351     6.780    quant_scale_multiplication[8].Quantization/reg_p_lo[22]_i_8_n_0
    SLICE_X51Y145        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[5])
                                                      0.180     6.960 r  quant_scale_multiplication[8].Quantization/reg_p_lo_reg[22]_i_1/O[5]
                         net (fo=1, routed)           0.025     6.985    quant_scale_multiplication[8].Quantization/p_lo[20]
    SLICE_X51Y145        FDRE                                         r  quant_scale_multiplication[8].Quantization/reg_p_lo_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    C13                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.523     3.856 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.856    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.856 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.687     4.543    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.567 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.286     6.853    quant_scale_multiplication[8].Quantization/axi_clk_IBUF_BUFG
    SLICE_X51Y145        FDRE                                         r  quant_scale_multiplication[8].Quantization/reg_p_lo_reg[20]/C
                         clock pessimism              1.075     7.928    
                         clock uncertainty           -0.035     7.892    
    SLICE_X51Y145        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     7.917    quant_scale_multiplication[8].Quantization/reg_p_lo_reg[20]
  -------------------------------------------------------------------
                         required time                          7.917    
                         arrival time                          -6.985    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.943ns  (required time - arrival time)
  Source:                 Convolution_inst/parallel_kernel_number[8].Adder_Tree_inst/Adder_inst_3/C_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            quant_scale_multiplication[8].Quantization/reg_p_lo_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 1.084ns (47.158%)  route 1.215ns (52.842%))
  Logic Levels:           7  (CARRY8=4 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.520ns = ( 6.853 - 3.333 ) 
    Source Clock Delay      (SCD):    4.675ns
    Clock Pessimism Removal (CPR):    1.075ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.564ns (routing 1.618ns, distribution 0.946ns)
  Clock Net Delay (Destination): 2.286ns (routing 1.468ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.030     1.030 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.030    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.030 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.053     2.083    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     2.111 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.564     4.675    Convolution_inst/parallel_kernel_number[8].Adder_Tree_inst/Adder_inst_3/axi_clk_IBUF_BUFG
    SLICE_X52Y151        FDRE                                         r  Convolution_inst/parallel_kernel_number[8].Adder_Tree_inst/Adder_inst_3/C_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y151        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     4.751 f  Convolution_inst/parallel_kernel_number[8].Adder_Tree_inst/Adder_inst_3/C_reg_reg[21]/Q
                         net (fo=134, routed)         0.399     5.151    Convolution_inst/parallel_kernel_number[8].Adder_Tree_inst/Adder_inst_3/Q[21]
    SLICE_X51Y147        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     5.275 r  Convolution_inst/parallel_kernel_number[8].Adder_Tree_inst/Adder_inst_3/reg_p_lo[22]_i_136__5/O
                         net (fo=1, routed)           0.009     5.284    quant_scale_multiplication[8].Quantization/reg_p_lo[22]_i_104_1[0]
    SLICE_X51Y147        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     5.474 r  quant_scale_multiplication[8].Quantization/reg_p_lo_reg[22]_i_105/CO[7]
                         net (fo=1, routed)           0.026     5.500    quant_scale_multiplication[8].Quantization/reg_p_lo_reg[22]_i_105_n_0
    SLICE_X51Y148        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     5.576 r  quant_scale_multiplication[8].Quantization/reg_p_lo_reg[22]_i_55/O[1]
                         net (fo=3, routed)           0.250     5.825    quant_scale_multiplication[8].Quantization/reg_p_lo_reg[22]_i_55_n_14
    SLICE_X50Y147        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     5.950 r  quant_scale_multiplication[8].Quantization/reg_p_lo[22]_i_63/O
                         net (fo=1, routed)           0.016     5.966    quant_scale_multiplication[8].Quantization/reg_p_lo[22]_i_63_n_0
    SLICE_X50Y147        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     6.203 r  quant_scale_multiplication[8].Quantization/reg_p_lo_reg[22]_i_36/O[5]
                         net (fo=3, routed)           0.138     6.341    quant_scale_multiplication[8].Quantization/reg_p_lo_reg[22]_i_36_n_10
    SLICE_X50Y145        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     6.429 r  quant_scale_multiplication[8].Quantization/reg_p_lo[22]_i_8/O
                         net (fo=1, routed)           0.351     6.780    quant_scale_multiplication[8].Quantization/reg_p_lo[22]_i_8_n_0
    SLICE_X51Y145        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[6])
                                                      0.168     6.948 r  quant_scale_multiplication[8].Quantization/reg_p_lo_reg[22]_i_1/O[6]
                         net (fo=1, routed)           0.026     6.974    quant_scale_multiplication[8].Quantization/p_lo[21]
    SLICE_X51Y145        FDRE                                         r  quant_scale_multiplication[8].Quantization/reg_p_lo_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    C13                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.523     3.856 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.856    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.856 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.687     4.543    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.567 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.286     6.853    quant_scale_multiplication[8].Quantization/axi_clk_IBUF_BUFG
    SLICE_X51Y145        FDRE                                         r  quant_scale_multiplication[8].Quantization/reg_p_lo_reg[21]/C
                         clock pessimism              1.075     7.928    
                         clock uncertainty           -0.035     7.892    
    SLICE_X51Y145        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     7.917    quant_scale_multiplication[8].Quantization/reg_p_lo_reg[21]
  -------------------------------------------------------------------
                         required time                          7.917    
                         arrival time                          -6.974    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.946ns  (required time - arrival time)
  Source:                 Convolution_inst/parallel_kernel_number[0].Adder_Tree_inst/Adder_inst_3/C_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            quant_scale_multiplication[0].Quantization/reg_p_lo_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 1.062ns (46.530%)  route 1.220ns (53.470%))
  Logic Levels:           8  (CARRY8=5 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.553ns = ( 6.886 - 3.333 ) 
    Source Clock Delay      (SCD):    4.722ns
    Clock Pessimism Removal (CPR):    1.074ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.611ns (routing 1.618ns, distribution 0.993ns)
  Clock Net Delay (Destination): 2.319ns (routing 1.468ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.030     1.030 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.030    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.030 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.053     2.083    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     2.111 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.611     4.722    Convolution_inst/parallel_kernel_number[0].Adder_Tree_inst/Adder_inst_3/axi_clk_IBUF_BUFG
    SLICE_X41Y140        FDRE                                         r  Convolution_inst/parallel_kernel_number[0].Adder_Tree_inst/Adder_inst_3/C_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y140        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     4.798 f  Convolution_inst/parallel_kernel_number[0].Adder_Tree_inst/Adder_inst_3/C_reg_reg[21]/Q
                         net (fo=134, routed)         0.561     5.359    Convolution_inst/parallel_kernel_number[0].Adder_Tree_inst/Adder_inst_3/Q[21]
    SLICE_X45Y135        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     5.507 r  Convolution_inst/parallel_kernel_number[0].Adder_Tree_inst/Adder_inst_3/reg_p_lo[22]_i_120__8/O
                         net (fo=1, routed)           0.009     5.516    quant_scale_multiplication[0].Quantization/reg_p_lo[22]_i_64__8[1]
    SLICE_X45Y135        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     5.749 r  quant_scale_multiplication[0].Quantization/reg_p_lo_reg[22]_i_55/O[5]
                         net (fo=3, routed)           0.147     5.896    quant_scale_multiplication[0].Quantization/reg_p_lo_reg[22]_i_55_n_10
    SLICE_X44Y135        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     6.044 r  quant_scale_multiplication[0].Quantization/reg_p_lo[22]_i_59/O
                         net (fo=1, routed)           0.022     6.066    quant_scale_multiplication[0].Quantization/reg_p_lo[22]_i_59_n_0
    SLICE_X44Y135        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     6.225 r  quant_scale_multiplication[0].Quantization/reg_p_lo_reg[22]_i_36/CO[7]
                         net (fo=1, routed)           0.026     6.251    quant_scale_multiplication[0].Quantization/reg_p_lo_reg[22]_i_36_n_0
    SLICE_X44Y136        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.307 r  quant_scale_multiplication[0].Quantization/reg_p_lo_reg[23]_i_5/O[0]
                         net (fo=3, routed)           0.181     6.488    quant_scale_multiplication[0].Quantization/reg_p_lo_reg[23]_i_5_n_15
    SLICE_X44Y133        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     6.586 r  quant_scale_multiplication[0].Quantization/reg_p_lo[22]_i_5/O
                         net (fo=1, routed)           0.223     6.809    quant_scale_multiplication[0].Quantization/reg_p_lo[22]_i_5_n_0
    SLICE_X44Y132        CARRY8 (Prop_CARRY8_SLICEM_DI[5]_CO[7])
                                                      0.088     6.897 r  quant_scale_multiplication[0].Quantization/reg_p_lo_reg[22]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.923    quant_scale_multiplication[0].Quantization/reg_p_lo_reg[22]_i_1_n_0
    SLICE_X44Y133        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.979 r  quant_scale_multiplication[0].Quantization/reg_p_lo_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.025     7.004    quant_scale_multiplication[0].Quantization/p_lo[23]
    SLICE_X44Y133        FDRE                                         r  quant_scale_multiplication[0].Quantization/reg_p_lo_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    C13                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.523     3.856 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.856    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.856 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.687     4.543    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.567 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.319     6.886    quant_scale_multiplication[0].Quantization/axi_clk_IBUF_BUFG
    SLICE_X44Y133        FDRE                                         r  quant_scale_multiplication[0].Quantization/reg_p_lo_reg[23]/C
                         clock pessimism              1.074     7.960    
                         clock uncertainty           -0.035     7.925    
    SLICE_X44Y133        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     7.950    quant_scale_multiplication[0].Quantization/reg_p_lo_reg[23]
  -------------------------------------------------------------------
                         required time                          7.950    
                         arrival time                          -7.004    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.946ns  (required time - arrival time)
  Source:                 AXIS_REGISTER_inst/S_AXIS_READY_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/mul_data_reg_reg/DSP_OUTPUT_INST/CEP
                            (rising edge-triggered cell DSP_OUTPUT clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 0.131ns (6.289%)  route 1.952ns (93.711%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.512ns = ( 6.845 - 3.333 ) 
    Source Clock Delay      (SCD):    4.632ns
    Clock Pessimism Removal (CPR):    1.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.521ns (routing 1.618ns, distribution 0.903ns)
  Clock Net Delay (Destination): 2.277ns (routing 1.468ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.030     1.030 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.030    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.030 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.053     2.083    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     2.111 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.521     4.632    AXIS_REGISTER_inst/axi_clk_IBUF_BUFG
    SLICE_X53Y109        FDRE                                         r  AXIS_REGISTER_inst/S_AXIS_READY_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y109        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     4.710 r  AXIS_REGISTER_inst/S_AXIS_READY_REG_reg/Q
                         net (fo=102, routed)         0.345     5.055    AXIS_REGISTER_inst/s_axis_tready_OBUF
    SLICE_X56Y125        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     5.108 r  AXIS_REGISTER_inst/valid_reg_i_1/O
                         net (fo=247, routed)         1.607     6.715    Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/mul_data_reg_reg/CEP
    DSP48E2_X7Y36        DSP_OUTPUT                                   r  Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/mul_data_reg_reg/DSP_OUTPUT_INST/CEP
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    C13                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.523     3.856 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.856    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.856 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.687     4.543    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.567 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.277     6.845    Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/mul_data_reg_reg/CLK
    DSP48E2_X7Y36        DSP_OUTPUT                                   r  Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/mul_data_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              1.071     7.915    
                         clock uncertainty           -0.035     7.880    
    DSP48E2_X7Y36        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_CEP)
                                                     -0.218     7.662    Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/mul_data_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.662    
                         arrival time                          -6.715    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 Convolution_inst/parallel_kernel_number[5].Adder_Tree_inst/Adder_inst_3/C_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            quant_scale_multiplication[5].Quantization/reg_p_lo_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 1.018ns (43.736%)  route 1.310ns (56.264%))
  Logic Levels:           9  (CARRY8=6 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.479ns = ( 6.812 - 3.333 ) 
    Source Clock Delay      (SCD):    4.634ns
    Clock Pessimism Removal (CPR):    1.119ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.523ns (routing 1.618ns, distribution 0.905ns)
  Clock Net Delay (Destination): 2.245ns (routing 1.468ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.030     1.030 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.030    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.030 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.053     2.083    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     2.111 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.523     4.634    Convolution_inst/parallel_kernel_number[5].Adder_Tree_inst/Adder_inst_3/axi_clk_IBUF_BUFG
    SLICE_X48Y95         FDRE                                         r  Convolution_inst/parallel_kernel_number[5].Adder_Tree_inst/Adder_inst_3/C_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     4.713 f  Convolution_inst/parallel_kernel_number[5].Adder_Tree_inst/Adder_inst_3/C_reg_reg[21]/Q
                         net (fo=134, routed)         0.413     5.126    quant_scale_multiplication[5].Quantization/o_conv_data[21]
    SLICE_X46Y94         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     5.249 r  quant_scale_multiplication[5].Quantization/reg_p_lo[22]_i_134/O
                         net (fo=1, routed)           0.021     5.270    quant_scale_multiplication[5].Quantization/reg_p_lo[22]_i_134_n_0
    SLICE_X46Y94         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     5.431 r  quant_scale_multiplication[5].Quantization/reg_p_lo_reg[22]_i_105/CO[7]
                         net (fo=1, routed)           0.026     5.457    quant_scale_multiplication[5].Quantization/reg_p_lo_reg[22]_i_105_n_0
    SLICE_X46Y95         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.533 r  quant_scale_multiplication[5].Quantization/reg_p_lo_reg[22]_i_55/O[1]
                         net (fo=3, routed)           0.244     5.777    quant_scale_multiplication[5].Quantization/reg_p_lo_reg[22]_i_55_n_14
    SLICE_X47Y95         LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     5.925 r  quant_scale_multiplication[5].Quantization/reg_p_lo[22]_i_63/O
                         net (fo=1, routed)           0.009     5.934    quant_scale_multiplication[5].Quantization/reg_p_lo[22]_i_63_n_0
    SLICE_X47Y95         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     6.120 r  quant_scale_multiplication[5].Quantization/reg_p_lo_reg[22]_i_36/CO[7]
                         net (fo=1, routed)           0.026     6.146    quant_scale_multiplication[5].Quantization/reg_p_lo_reg[22]_i_36_n_0
    SLICE_X47Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.202 r  quant_scale_multiplication[5].Quantization/reg_p_lo_reg[23]_i_5/O[0]
                         net (fo=3, routed)           0.360     6.562    quant_scale_multiplication[5].Quantization/reg_p_lo_reg[23]_i_5_n_15
    SLICE_X48Y99         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     6.612 r  quant_scale_multiplication[5].Quantization/reg_p_lo[22]_i_5/O
                         net (fo=1, routed)           0.160     6.772    quant_scale_multiplication[5].Quantization/reg_p_lo[22]_i_5_n_0
    SLICE_X48Y98         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     6.855 r  quant_scale_multiplication[5].Quantization/reg_p_lo_reg[22]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.881    quant_scale_multiplication[5].Quantization/reg_p_lo_reg[22]_i_1_n_0
    SLICE_X48Y99         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.937 r  quant_scale_multiplication[5].Quantization/reg_p_lo_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.025     6.962    quant_scale_multiplication[5].Quantization/p_lo[23]
    SLICE_X48Y99         FDRE                                         r  quant_scale_multiplication[5].Quantization/reg_p_lo_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    C13                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.523     3.856 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.856    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.856 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.687     4.543    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.567 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.245     6.812    quant_scale_multiplication[5].Quantization/axi_clk_IBUF_BUFG
    SLICE_X48Y99         FDRE                                         r  quant_scale_multiplication[5].Quantization/reg_p_lo_reg[23]/C
                         clock pessimism              1.119     7.932    
                         clock uncertainty           -0.035     7.896    
    SLICE_X48Y99         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     7.921    quant_scale_multiplication[5].Quantization/reg_p_lo_reg[23]
  -------------------------------------------------------------------
                         required time                          7.921    
                         arrival time                          -6.962    
  -------------------------------------------------------------------
                         slack                                  0.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.061ns (28.507%)  route 0.153ns (71.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    1.073ns
  Clock Net Delay (Source):      2.265ns (routing 1.468ns, distribution 0.797ns)
  Clock Net Delay (Destination): 2.655ns (routing 1.618ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.523     0.523 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.523    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.523 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.687     1.210    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.234 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.265     3.500    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s_aclk
    SLICE_X49Y116        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y116        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     3.561 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=7, routed)           0.153     3.713    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/POR_A
    RAMB36_X6Y23         RAMB36E2                                     r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.030     1.030 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.030    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.030 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.053     2.083    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     2.111 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.655     4.766    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X6Y23         RAMB36E2                                     r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -1.073     3.693    
    RAMB36_X6Y23         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                      0.011     3.704    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.704    
                         arrival time                           3.713    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 quant_scale_multiplication[5].Quantization/p_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            AXIS_REGISTER_inst/TEMP_M_AXIS_DATA_REG_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.058ns (42.029%)  route 0.080ns (57.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.673ns
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    1.118ns
  Clock Net Delay (Source):      2.262ns (routing 1.468ns, distribution 0.794ns)
  Clock Net Delay (Destination): 2.562ns (routing 1.618ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.523     0.523 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.523    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.523 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.687     1.210    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.234 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.262     3.496    quant_scale_multiplication[5].Quantization/axi_clk_IBUF_BUFG
    SLICE_X48Y114        FDRE                                         r  quant_scale_multiplication[5].Quantization/p_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     3.554 r  quant_scale_multiplication[5].Quantization/p_reg[23]/Q
                         net (fo=2, routed)           0.080     3.634    AXIS_REGISTER_inst/D[47]
    SLICE_X48Y116        FDRE                                         r  AXIS_REGISTER_inst/TEMP_M_AXIS_DATA_REG_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.030     1.030 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.030    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.030 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.053     2.083    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     2.111 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.562     4.673    AXIS_REGISTER_inst/axi_clk_IBUF_BUFG
    SLICE_X48Y116        FDRE                                         r  AXIS_REGISTER_inst/TEMP_M_AXIS_DATA_REG_reg[47]/C
                         clock pessimism             -1.118     3.555    
    SLICE_X48Y116        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     3.615    AXIS_REGISTER_inst/TEMP_M_AXIS_DATA_REG_reg[47]
  -------------------------------------------------------------------
                         required time                         -3.615    
                         arrival time                           3.634    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 quant_scale_multiplication[0].Quantization/p_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            AXIS_REGISTER_inst/TEMP_M_AXIS_DATA_REG_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.059ns (34.503%)  route 0.112ns (65.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.709ns
    Source Clock Delay      (SCD):    3.545ns
    Clock Pessimism Removal (CPR):    1.074ns
  Clock Net Delay (Source):      2.311ns (routing 1.468ns, distribution 0.843ns)
  Clock Net Delay (Destination): 2.597ns (routing 1.618ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.523     0.523 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.523    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.523 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.687     1.210    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.234 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.311     3.545    quant_scale_multiplication[0].Quantization/axi_clk_IBUF_BUFG
    SLICE_X45Y130        FDRE                                         r  quant_scale_multiplication[0].Quantization/p_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y130        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.604 r  quant_scale_multiplication[0].Quantization/p_reg[17]/Q
                         net (fo=2, routed)           0.112     3.716    AXIS_REGISTER_inst/D[1]
    SLICE_X47Y128        FDRE                                         r  AXIS_REGISTER_inst/TEMP_M_AXIS_DATA_REG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.030     1.030 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.030    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.030 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.053     2.083    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     2.111 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.597     4.709    AXIS_REGISTER_inst/axi_clk_IBUF_BUFG
    SLICE_X47Y128        FDRE                                         r  AXIS_REGISTER_inst/TEMP_M_AXIS_DATA_REG_reg[1]/C
                         clock pessimism             -1.074     3.634    
    SLICE_X47Y128        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.696    AXIS_REGISTER_inst/TEMP_M_AXIS_DATA_REG_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.696    
                         arrival time                           3.716    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/mul_data_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Convolution_inst/parallel_kernel_number[1].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/C_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.117ns (45.673%)  route 0.139ns (54.327%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.697ns
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    1.027ns
  Clock Net Delay (Source):      2.262ns (routing 1.468ns, distribution 0.794ns)
  Clock Net Delay (Destination): 2.585ns (routing 1.618ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.523     0.523 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.523    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.523 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.687     1.210    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.234 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.262     3.496    Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/axi_clk_IBUF_BUFG
    SLICE_X51Y117        FDRE                                         r  Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/mul_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y117        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     3.555 r  Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/mul_data_reg_reg[6]/Q
                         net (fo=4, routed)           0.129     3.684    Convolution_inst/parallel_kernel_number[1].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/o_PE_data[1]_4[2]
    SLICE_X52Y120        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_O[3])
                                                      0.058     3.742 r  Convolution_inst/parallel_kernel_number[1].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/C_reg0_carry/O[3]
                         net (fo=1, routed)           0.010     3.752    Convolution_inst/parallel_kernel_number[1].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/C_reg0_carry_n_12
    SLICE_X52Y120        FDRE                                         r  Convolution_inst/parallel_kernel_number[1].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/C_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.030     1.030 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.030    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.030 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.053     2.083    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     2.111 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.585     4.697    Convolution_inst/parallel_kernel_number[1].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/axi_clk_IBUF_BUFG
    SLICE_X52Y120        FDRE                                         r  Convolution_inst/parallel_kernel_number[1].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/C_reg_reg[7]/C
                         clock pessimism             -1.027     3.670    
    SLICE_X52Y120        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     3.730    Convolution_inst/parallel_kernel_number[1].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/C_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.730    
                         arrival time                           3.752    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.061ns (17.658%)  route 0.284ns (82.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    1.027ns
  Clock Net Delay (Source):      2.265ns (routing 1.468ns, distribution 0.797ns)
  Clock Net Delay (Destination): 2.726ns (routing 1.618ns, distribution 1.108ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.523     0.523 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.523    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.523 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.687     1.210    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.234 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.265     3.500    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s_aclk
    SLICE_X49Y116        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y116        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     3.561 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=7, routed)           0.284     3.845    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/POR_A
    RAMB36_X6Y24         RAMB36E2                                     r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.030     1.030 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.030    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.030 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.053     2.083    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     2.111 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.726     4.837    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X6Y24         RAMB36E2                                     r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -1.027     3.810    
    RAMB36_X6Y24         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                      0.011     3.821    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.821    
                         arrival time                           3.845    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 Convolution_inst/parallel_kernel_number[0].Adder_Tree_inst/fisrt_part[1].Adder_inst_0/C_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Convolution_inst/parallel_kernel_number[0].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.105ns (55.414%)  route 0.084ns (44.586%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.733ns
    Source Clock Delay      (SCD):    3.554ns
    Clock Pessimism Removal (CPR):    1.074ns
  Clock Net Delay (Source):      2.320ns (routing 1.468ns, distribution 0.852ns)
  Clock Net Delay (Destination): 2.622ns (routing 1.618ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.523     0.523 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.523    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.523 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.687     1.210    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.234 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.320     3.554    Convolution_inst/parallel_kernel_number[0].Adder_Tree_inst/fisrt_part[1].Adder_inst_0/axi_clk_IBUF_BUFG
    SLICE_X43Y135        FDRE                                         r  Convolution_inst/parallel_kernel_number[0].Adder_Tree_inst/fisrt_part[1].Adder_inst_0/C_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     3.611 r  Convolution_inst/parallel_kernel_number[0].Adder_Tree_inst/fisrt_part[1].Adder_inst_0/C_reg_reg[5]/Q
                         net (fo=2, routed)           0.063     3.675    Convolution_inst/parallel_kernel_number[0].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[19]_0[5]
    SLICE_X42Y135        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     3.697 r  Convolution_inst/parallel_kernel_number[0].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg[7]_i_4/O
                         net (fo=1, routed)           0.011     3.708    Convolution_inst/parallel_kernel_number[0].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg[7]_i_4_n_0
    SLICE_X42Y135        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.026     3.734 r  Convolution_inst/parallel_kernel_number[0].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[7]_i_1/O[5]
                         net (fo=1, routed)           0.010     3.744    Convolution_inst/parallel_kernel_number[0].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[7]_i_1_n_10
    SLICE_X42Y135        FDRE                                         r  Convolution_inst/parallel_kernel_number[0].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.030     1.030 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.030    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.030 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.053     2.083    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     2.111 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.622     4.733    Convolution_inst/parallel_kernel_number[0].Adder_Tree_inst/second_part[1].Adder_inst_1/axi_clk_IBUF_BUFG
    SLICE_X42Y135        FDRE                                         r  Convolution_inst/parallel_kernel_number[0].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[5]/C
                         clock pessimism             -1.074     3.659    
    SLICE_X42Y135        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     3.719    Convolution_inst/parallel_kernel_number[0].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.719    
                         arrival time                           3.744    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 Convolution_inst/parallel_kernel_number[3].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/C_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Convolution_inst/parallel_kernel_number[3].Adder_Tree_inst/second_part[2].Adder_inst_1/C_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.108ns (56.385%)  route 0.084ns (43.615%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.702ns
    Source Clock Delay      (SCD):    3.521ns
    Clock Pessimism Removal (CPR):    1.075ns
  Clock Net Delay (Source):      2.287ns (routing 1.468ns, distribution 0.819ns)
  Clock Net Delay (Destination): 2.591ns (routing 1.618ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.523     0.523 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.523    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.523 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.687     1.210    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.234 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.287     3.521    Convolution_inst/parallel_kernel_number[3].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/axi_clk_IBUF_BUFG
    SLICE_X55Y170        FDRE                                         r  Convolution_inst/parallel_kernel_number[3].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/C_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y170        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     3.579 r  Convolution_inst/parallel_kernel_number[3].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/C_reg_reg[7]/Q
                         net (fo=2, routed)           0.064     3.642    Convolution_inst/parallel_kernel_number[3].Adder_Tree_inst/second_part[2].Adder_inst_1/Q[7]
    SLICE_X54Y170        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     3.665 r  Convolution_inst/parallel_kernel_number[3].Adder_Tree_inst/second_part[2].Adder_inst_1/C_reg[7]_i_2/O
                         net (fo=1, routed)           0.010     3.675    Convolution_inst/parallel_kernel_number[3].Adder_Tree_inst/second_part[2].Adder_inst_1/C_reg[7]_i_2_n_0
    SLICE_X54Y170        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.027     3.702 r  Convolution_inst/parallel_kernel_number[3].Adder_Tree_inst/second_part[2].Adder_inst_1/C_reg_reg[7]_i_1/O[7]
                         net (fo=1, routed)           0.010     3.712    Convolution_inst/parallel_kernel_number[3].Adder_Tree_inst/second_part[2].Adder_inst_1/C_reg_reg[7]_i_1_n_8
    SLICE_X54Y170        FDRE                                         r  Convolution_inst/parallel_kernel_number[3].Adder_Tree_inst/second_part[2].Adder_inst_1/C_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.030     1.030 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.030    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.030 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.053     2.083    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     2.111 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.591     4.702    Convolution_inst/parallel_kernel_number[3].Adder_Tree_inst/second_part[2].Adder_inst_1/axi_clk_IBUF_BUFG
    SLICE_X54Y170        FDRE                                         r  Convolution_inst/parallel_kernel_number[3].Adder_Tree_inst/second_part[2].Adder_inst_1/C_reg_reg[7]/C
                         clock pessimism             -1.075     3.628    
    SLICE_X54Y170        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     3.688    Convolution_inst/parallel_kernel_number[3].Adder_Tree_inst/second_part[2].Adder_inst_1/C_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.688    
                         arrival time                           3.712    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 Convolution_inst/parallel_kernel_number[10].Adder_Tree_inst/fisrt_part[0].Adder_inst_0/C_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Convolution_inst/parallel_kernel_number[10].Adder_Tree_inst/second_part[0].Adder_inst_1/C_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.105ns (55.988%)  route 0.083ns (44.012%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.658ns
    Source Clock Delay      (SCD):    3.486ns
    Clock Pessimism Removal (CPR):    1.071ns
  Clock Net Delay (Source):      2.252ns (routing 1.468ns, distribution 0.784ns)
  Clock Net Delay (Destination): 2.547ns (routing 1.618ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.523     0.523 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.523    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.523 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.687     1.210    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.234 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.252     3.486    Convolution_inst/parallel_kernel_number[10].Adder_Tree_inst/fisrt_part[0].Adder_inst_0/axi_clk_IBUF_BUFG
    SLICE_X52Y110        FDRE                                         r  Convolution_inst/parallel_kernel_number[10].Adder_Tree_inst/fisrt_part[0].Adder_inst_0/C_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     3.544 r  Convolution_inst/parallel_kernel_number[10].Adder_Tree_inst/fisrt_part[0].Adder_inst_0/C_reg_reg[9]/Q
                         net (fo=2, routed)           0.073     3.616    Convolution_inst/parallel_kernel_number[10].Adder_Tree_inst/second_part[0].Adder_inst_1/C_reg_reg[19]_0[9]
    SLICE_X51Y110        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[2])
                                                      0.047     3.663 r  Convolution_inst/parallel_kernel_number[10].Adder_Tree_inst/second_part[0].Adder_inst_1/C_reg_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.010     3.673    Convolution_inst/parallel_kernel_number[10].Adder_Tree_inst/second_part[0].Adder_inst_1/C_reg_reg[15]_i_1_n_13
    SLICE_X51Y110        FDRE                                         r  Convolution_inst/parallel_kernel_number[10].Adder_Tree_inst/second_part[0].Adder_inst_1/C_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.030     1.030 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.030    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.030 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.053     2.083    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     2.111 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.547     4.658    Convolution_inst/parallel_kernel_number[10].Adder_Tree_inst/second_part[0].Adder_inst_1/axi_clk_IBUF_BUFG
    SLICE_X51Y110        FDRE                                         r  Convolution_inst/parallel_kernel_number[10].Adder_Tree_inst/second_part[0].Adder_inst_1/C_reg_reg[10]/C
                         clock pessimism             -1.071     3.588    
    SLICE_X51Y110        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     3.648    Convolution_inst/parallel_kernel_number[10].Adder_Tree_inst/second_part[0].Adder_inst_1/C_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.648    
                         arrival time                           3.673    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 Convolution_inst/parallel_kernel_number[6].Adder_Tree_inst/third_part[0].Adder_inst_2/C_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Convolution_inst/parallel_kernel_number[6].Adder_Tree_inst/Adder_inst_3/C_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.111ns (57.519%)  route 0.082ns (42.481%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.686ns
    Source Clock Delay      (SCD):    3.509ns
    Clock Pessimism Removal (CPR):    1.070ns
  Clock Net Delay (Source):      2.275ns (routing 1.468ns, distribution 0.807ns)
  Clock Net Delay (Destination): 2.575ns (routing 1.618ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.523     0.523 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.523    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.523 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.687     1.210    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.234 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.275     3.509    Convolution_inst/parallel_kernel_number[6].Adder_Tree_inst/third_part[0].Adder_inst_2/axi_clk_IBUF_BUFG
    SLICE_X43Y114        FDRE                                         r  Convolution_inst/parallel_kernel_number[6].Adder_Tree_inst/third_part[0].Adder_inst_2/C_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y114        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     3.567 r  Convolution_inst/parallel_kernel_number[6].Adder_Tree_inst/third_part[0].Adder_inst_2/C_reg_reg[14]/Q
                         net (fo=2, routed)           0.072     3.639    Convolution_inst/parallel_kernel_number[6].Adder_Tree_inst/Adder_inst_3/C_reg_reg[21]_2[14]
    SLICE_X42Y114        CARRY8 (Prop_CARRY8_SLICEL_DI[6]_O[7])
                                                      0.053     3.692 r  Convolution_inst/parallel_kernel_number[6].Adder_Tree_inst/Adder_inst_3/C_reg_reg[15]_i_1/O[7]
                         net (fo=1, routed)           0.010     3.702    Convolution_inst/parallel_kernel_number[6].Adder_Tree_inst/Adder_inst_3/C_reg_reg[15]_i_1_n_8
    SLICE_X42Y114        FDRE                                         r  Convolution_inst/parallel_kernel_number[6].Adder_Tree_inst/Adder_inst_3/C_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.030     1.030 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.030    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.030 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.053     2.083    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     2.111 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.575     4.686    Convolution_inst/parallel_kernel_number[6].Adder_Tree_inst/Adder_inst_3/axi_clk_IBUF_BUFG
    SLICE_X42Y114        FDRE                                         r  Convolution_inst/parallel_kernel_number[6].Adder_Tree_inst/Adder_inst_3/C_reg_reg[15]/C
                         clock pessimism             -1.070     3.616    
    SLICE_X42Y114        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     3.676    Convolution_inst/parallel_kernel_number[6].Adder_Tree_inst/Adder_inst_3/C_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.676    
                         arrival time                           3.702    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 Convolution_inst/parallel_kernel_number[6].Adder_Tree_inst/third_part[0].Adder_inst_2/C_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Convolution_inst/parallel_kernel_number[6].Adder_Tree_inst/Adder_inst_3/C_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.105ns (55.988%)  route 0.083ns (44.012%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.681ns
    Source Clock Delay      (SCD):    3.510ns
    Clock Pessimism Removal (CPR):    1.070ns
  Clock Net Delay (Source):      2.276ns (routing 1.468ns, distribution 0.808ns)
  Clock Net Delay (Destination): 2.570ns (routing 1.618ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.523     0.523 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.523    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.523 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.687     1.210    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.234 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.276     3.510    Convolution_inst/parallel_kernel_number[6].Adder_Tree_inst/third_part[0].Adder_inst_2/axi_clk_IBUF_BUFG
    SLICE_X43Y114        FDRE                                         r  Convolution_inst/parallel_kernel_number[6].Adder_Tree_inst/third_part[0].Adder_inst_2/C_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y114        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     3.568 r  Convolution_inst/parallel_kernel_number[6].Adder_Tree_inst/third_part[0].Adder_inst_2/C_reg_reg[9]/Q
                         net (fo=2, routed)           0.073     3.640    Convolution_inst/parallel_kernel_number[6].Adder_Tree_inst/Adder_inst_3/C_reg_reg[21]_2[9]
    SLICE_X42Y114        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[2])
                                                      0.047     3.687 r  Convolution_inst/parallel_kernel_number[6].Adder_Tree_inst/Adder_inst_3/C_reg_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.010     3.697    Convolution_inst/parallel_kernel_number[6].Adder_Tree_inst/Adder_inst_3/C_reg_reg[15]_i_1_n_13
    SLICE_X42Y114        FDRE                                         r  Convolution_inst/parallel_kernel_number[6].Adder_Tree_inst/Adder_inst_3/C_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.030     1.030 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.030    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.030 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.053     2.083    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     2.111 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.570     4.681    Convolution_inst/parallel_kernel_number[6].Adder_Tree_inst/Adder_inst_3/axi_clk_IBUF_BUFG
    SLICE_X42Y114        FDRE                                         r  Convolution_inst/parallel_kernel_number[6].Adder_Tree_inst/Adder_inst_3/C_reg_reg[10]/C
                         clock pessimism             -1.070     3.611    
    SLICE_X42Y114        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     3.671    Convolution_inst/parallel_kernel_number[6].Adder_Tree_inst/Adder_inst_3/C_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.671    
                         arrival time                           3.697    
  -------------------------------------------------------------------
                         slack                                  0.026    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ref_clk
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { axi_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.333       1.978      RAMB36_X6Y25      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         3.333       1.978      RAMB36_X6Y25      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.333       1.978      RAMB36_X6Y23      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         3.333       1.978      RAMB36_X6Y23      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.333       1.978      RAMB36_X6Y24      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         3.333       1.978      RAMB36_X6Y24      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         3.333       2.043      BUFGCE_HDIO_X0Y8  axi_clk_IBUF_BUFG_inst/I
Min Period        n/a     SRL16E/CLK          n/a            1.064         3.333       2.269      SLICE_X49Y116     out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Min Period        n/a     DSP_OUTPUT/CLK      n/a            0.650         3.333       2.683      DSP48E2_X7Y59     Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/mul_data_reg_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK      n/a            0.650         3.333       2.683      DSP48E2_X8Y60     Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/mul_data_reg_reg/DSP_OUTPUT_INST/CLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.667       1.125      RAMB36_X6Y25      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB36_X6Y25      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.667       1.125      RAMB36_X6Y25      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.666       1.124      RAMB36_X6Y25      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB36_X6Y23      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.667       1.125      RAMB36_X6Y23      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.667       1.125      RAMB36_X6Y23      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.667       1.125      RAMB36_X6Y23      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.667       1.125      RAMB36_X6Y24      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB36_X6Y24      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB36_X6Y25      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB36_X6Y25      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.666       1.124      RAMB36_X6Y25      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.666       1.124      RAMB36_X6Y25      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB36_X6Y23      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB36_X6Y23      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.666       1.124      RAMB36_X6Y23      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.666       1.124      RAMB36_X6Y23      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB36_X6Y24      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB36_X6Y24      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ref_clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.387ns  (logic 1.169ns (21.698%)  route 4.219ns (78.302%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        3.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.260ns (routing 1.468ns, distribution 0.792ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D12                                               0.000     0.000 f  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    D12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.017     1.017 f  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.017    axi_reset_n_IBUF_inst/OUT
    D12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.017 f  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4056, routed)        4.163     5.179    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aresetn
    SLICE_X49Y117        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     5.331 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst_i_1/O
                         net (fo=1, routed)           0.056     5.387    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X49Y117        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.523     0.523 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.523    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.523 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.687     1.210    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.234 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.260     3.494    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X49Y117        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.590ns  (logic 0.412ns (15.907%)  route 2.178ns (84.093%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        3.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.587ns (routing 1.001ns, distribution 0.586ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D12                                               0.000     0.000 f  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    D12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.351     0.351 f  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.351    axi_reset_n_IBUF_inst/OUT
    D12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.351 f  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4056, routed)        2.158     2.509    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aresetn
    SLICE_X49Y117        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061     2.570 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst_i_1/O
                         net (fo=1, routed)           0.020     2.590    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X49Y117        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.652     0.652 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.652    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.652 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.751     1.403    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.422 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        1.587     3.010    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X49Y117        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ref_clk
  To Clock:  

Max Delay            99 Endpoints
Min Delay            99 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 widthCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            EOL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.581ns  (logic 2.617ns (46.897%)  route 2.964ns (53.103%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.486ns (routing 1.618ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.030     1.030 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.030    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.030 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.053     2.083    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     2.111 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.486     4.597    axi_clk_IBUF_BUFG
    SLICE_X83Y97         FDRE                                         r  widthCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y97         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     4.677 r  widthCounter_reg[0]/Q
                         net (fo=8, routed)           0.257     4.935    widthCounter_reg_n_0_[0]
    SLICE_X83Y97         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     5.034 r  EOL_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.152     5.186    EOL_OBUF_inst_i_2_n_0
    SLICE_X83Y98         LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     5.322 r  EOL_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.554     7.876    EOL_OBUF
    E13                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.302    10.179 r  EOL_OBUF_inst/O
                         net (fo=0)                   0.000    10.179    EOL
    E13                                                               r  EOL (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AXIS_REGISTER_inst/S_AXIS_READY_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            s_axis_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.466ns  (logic 2.382ns (43.576%)  route 3.084ns (56.424%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.521ns (routing 1.618ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.030     1.030 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.030    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.030 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.053     2.083    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     2.111 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.521     4.632    AXIS_REGISTER_inst/axi_clk_IBUF_BUFG
    SLICE_X53Y109        FDRE                                         r  AXIS_REGISTER_inst/S_AXIS_READY_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y109        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     4.710 r  AXIS_REGISTER_inst/S_AXIS_READY_REG_reg/Q
                         net (fo=102, routed)         3.084     7.794    s_axis_tready_OBUF
    E12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.304    10.098 r  s_axis_tready_OBUF_inst/O
                         net (fo=0)                   0.000    10.098    s_axis_tready
    E12                                                               r  s_axis_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDSE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.752ns  (logic 2.484ns (52.266%)  route 2.268ns (47.734%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.540ns (routing 1.618ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.030     1.030 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.030    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.030 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.053     2.083    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     2.111 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.540     4.651    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X48Y119        FDSE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y119        FDSE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     4.732 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=1, routed)           0.212     4.944    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i
    SLICE_X50Y117        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     5.045 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tvalid_INST_0/O
                         net (fo=2, routed)           2.056     7.102    m_axis_tvalid_OBUF
    AL13                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.302     9.404 r  m_axis_tvalid_OBUF_inst/O
                         net (fo=0)                   0.000     9.404    m_axis_tvalid
    AL13                                                              r  m_axis_tvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[93]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[93]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.615ns  (logic 2.383ns (51.639%)  route 2.232ns (48.361%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.554ns (routing 1.618ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.030     1.030 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.030    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.030 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.053     2.083    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     2.111 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.554     4.665    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X51Y117        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y117        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.744 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[93]/Q
                         net (fo=1, routed)           2.232     6.976    m_axis_tdata_OBUF[93]
    AL12                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.304     9.281 r  m_axis_tdata_OBUF[93]_inst/O
                         net (fo=0)                   0.000     9.281    m_axis_tdata[93]
    AL12                                                              r  m_axis_tdata[93] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[92]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[92]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.635ns  (logic 2.384ns (51.439%)  route 2.251ns (48.561%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.528ns (routing 1.618ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.030     1.030 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.030    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.030 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.053     2.083    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     2.111 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.528     4.639    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X48Y115        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y115        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     4.720 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[92]/Q
                         net (fo=1, routed)           2.251     6.971    m_axis_tdata_OBUF[92]
    AK13                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.303     9.275 r  m_axis_tdata_OBUF[92]_inst/O
                         net (fo=0)                   0.000     9.275    m_axis_tdata[92]
    AK13                                                              r  m_axis_tdata[92] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[94]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.339ns  (logic 2.383ns (54.917%)  route 1.956ns (45.083%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.552ns (routing 1.618ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.030     1.030 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.030    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.030 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.053     2.083    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     2.111 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.552     4.663    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X51Y111        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     4.744 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[94]/Q
                         net (fo=1, routed)           1.956     6.700    m_axis_tdata_OBUF[94]
    AK15                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.302     9.002 r  m_axis_tdata_OBUF[94]_inst/O
                         net (fo=0)                   0.000     9.002    m_axis_tdata[94]
    AK15                                                              r  m_axis_tdata[94] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[83]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.255ns  (logic 2.349ns (55.209%)  route 1.906ns (44.791%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.552ns (routing 1.618ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.030     1.030 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.030    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.030 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.053     2.083    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     2.111 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.552     4.663    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X51Y111        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     4.742 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[83]/Q
                         net (fo=1, routed)           1.906     6.648    m_axis_tdata_OBUF[83]
    AG15                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.270     8.919 r  m_axis_tdata_OBUF[83]_inst/O
                         net (fo=0)                   0.000     8.919    m_axis_tdata[83]
    AG15                                                              r  m_axis_tdata[83] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[95]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.234ns  (logic 2.382ns (56.255%)  route 1.852ns (43.745%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.554ns (routing 1.618ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.030     1.030 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.030    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.030 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.053     2.083    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     2.111 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.554     4.665    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X51Y117        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y117        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     4.745 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[95]/Q
                         net (fo=1, routed)           1.852     6.597    m_axis_tdata_OBUF[95]
    AK14                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.302     8.899 r  m_axis_tdata_OBUF[95]_inst/O
                         net (fo=0)                   0.000     8.899    m_axis_tdata[95]
    AK14                                                              r  m_axis_tdata[95] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[84]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[84]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.194ns  (logic 2.358ns (56.226%)  route 1.836ns (43.774%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.550ns (routing 1.618ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.030     1.030 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.030    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.030 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.053     2.083    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     2.111 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.550     4.661    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X49Y118        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y118        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     4.738 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[84]/Q
                         net (fo=1, routed)           1.836     6.574    m_axis_tdata_OBUF[84]
    AG14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.281     8.856 r  m_axis_tdata_OBUF[84]_inst/O
                         net (fo=0)                   0.000     8.856    m_axis_tdata[84]
    AG14                                                              r  m_axis_tdata[84] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[88]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[88]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.155ns  (logic 2.353ns (56.629%)  route 1.802ns (43.371%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.580ns (routing 1.618ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.030     1.030 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.030    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.030 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.053     2.083    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     2.111 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.580     4.692    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X53Y120        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y120        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.768 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[88]/Q
                         net (fo=1, routed)           1.802     6.570    m_axis_tdata_OBUF[88]
    AJ15                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.277     8.847 r  m_axis_tdata_OBUF[88]_inst/O
                         net (fo=0)                   0.000     8.847    m_axis_tdata[88]
    AJ15                                                              r  m_axis_tdata[88] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.290ns  (logic 0.437ns (33.886%)  route 0.853ns (66.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.405ns (routing 0.890ns, distribution 0.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.364     0.364 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.364    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.364 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.513     0.877    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.894 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        1.405     2.299    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X49Y118        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y118        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.337 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/Q
                         net (fo=1, routed)           0.853     3.190    m_axis_tdata_OBUF[0]
    AE2                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.399     3.590 r  m_axis_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.590    m_axis_tdata[0]
    AE2                                                               r  m_axis_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.287ns  (logic 0.437ns (33.955%)  route 0.850ns (66.045%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.425ns (routing 0.890ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.364     0.364 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.364    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.364 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.513     0.877    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.894 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        1.425     2.319    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X53Y120        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y120        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.358 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[2]/Q
                         net (fo=1, routed)           0.850     3.208    m_axis_tdata_OBUF[2]
    AD2                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.398     3.606 r  m_axis_tdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.606    m_axis_tdata[2]
    AD2                                                               r  m_axis_tdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.323ns  (logic 0.420ns (31.733%)  route 0.903ns (68.267%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.405ns (routing 0.890ns, distribution 0.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.364     0.364 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.364    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.364 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.513     0.877    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.894 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        1.405     2.299    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X49Y118        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y118        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.336 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/Q
                         net (fo=1, routed)           0.903     3.239    m_axis_tdata_OBUF[13]
    AE4                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.383     3.622 r  m_axis_tdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.622    m_axis_tdata[13]
    AE4                                                               r  m_axis_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.308ns  (logic 0.436ns (33.334%)  route 0.872ns (66.666%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.425ns (routing 0.890ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.364     0.364 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.364    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.364 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.513     0.877    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.894 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        1.425     2.319    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X53Y120        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y120        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.357 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/Q
                         net (fo=1, routed)           0.872     3.229    m_axis_tdata_OBUF[1]
    AE1                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.398     3.627 r  m_axis_tdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.627    m_axis_tdata[1]
    AE1                                                               r  m_axis_tdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.334ns  (logic 0.441ns (33.080%)  route 0.893ns (66.920%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.406ns (routing 0.890ns, distribution 0.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.364     0.364 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.364    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.364 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.513     0.877    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.894 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        1.406     2.300    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X49Y118        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y118        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.341 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8]/Q
                         net (fo=1, routed)           0.893     3.234    m_axis_tdata_OBUF[8]
    AG3                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.400     3.635 r  m_axis_tdata_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.635    m_axis_tdata[8]
    AG3                                                               r  m_axis_tdata[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.329ns  (logic 0.461ns (34.696%)  route 0.868ns (65.304%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.422ns (routing 0.890ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.364     0.364 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.364    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.364 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.513     0.877    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.894 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        1.422     2.316    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X55Y127        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y127        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     2.355 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/Q
                         net (fo=1, routed)           0.868     3.223    m_axis_tdata_OBUF[5]
    AJ1                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.422     3.645 r  m_axis_tdata_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.645    m_axis_tdata[5]
    AJ1                                                               r  m_axis_tdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.348ns  (logic 0.429ns (31.818%)  route 0.919ns (68.182%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.405ns (routing 0.890ns, distribution 0.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.364     0.364 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.364    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.364 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.513     0.877    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.894 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        1.405     2.299    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X49Y118        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y118        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     2.338 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]/Q
                         net (fo=1, routed)           0.919     3.257    m_axis_tdata_OBUF[20]
    AG5                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.390     3.647 r  m_axis_tdata_OBUF[20]_inst/O
                         net (fo=0)                   0.000     3.647    m_axis_tdata[20]
    AG5                                                               r  m_axis_tdata[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.350ns  (logic 0.463ns (34.278%)  route 0.887ns (65.722%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.406ns (routing 0.890ns, distribution 0.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.364     0.364 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.364    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.364 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.513     0.877    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.894 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        1.406     2.300    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X49Y118        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y118        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     2.340 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]/Q
                         net (fo=1, routed)           0.887     3.227    m_axis_tdata_OBUF[4]
    AH1                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.423     3.650 r  m_axis_tdata_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.650    m_axis_tdata[4]
    AH1                                                               r  m_axis_tdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.364ns  (logic 0.464ns (34.035%)  route 0.900ns (65.965%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.405ns (routing 0.890ns, distribution 0.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.364     0.364 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.364    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.364 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.513     0.877    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.894 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        1.405     2.299    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X49Y118        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y118        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.338 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]/Q
                         net (fo=1, routed)           0.900     3.238    m_axis_tdata_OBUF[11]
    AJ2                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.425     3.664 r  m_axis_tdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.664    m_axis_tdata[11]
    AJ2                                                               r  m_axis_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.366ns  (logic 0.464ns (33.946%)  route 0.902ns (66.054%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.408ns (routing 0.890ns, distribution 0.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.364     0.364 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.364    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.364 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.513     0.877    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.894 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        1.408     2.302    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X51Y119        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y119        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.341 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/Q
                         net (fo=1, routed)           0.902     3.243    m_axis_tdata_OBUF[10]
    AH2                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.425     3.667 r  m_axis_tdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.667    m_axis_tdata[10]
    AH2                                                               r  m_axis_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ref_clk

Max Delay          4372 Endpoints
Min Delay          4372 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            AXIS_REGISTER_inst/TEMP_M_AXIS_DATA_REG_reg[68]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.557ns  (logic 1.120ns (17.080%)  route 5.437ns (82.920%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        3.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.540ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.306ns (routing 1.468ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D12                                               0.000     0.000 r  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    D12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.017     1.017 r  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.017    axi_reset_n_IBUF_inst/OUT
    D12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.017 r  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4056, routed)        4.183     5.199    AXIS_REGISTER_inst/axi_reset_n_IBUF
    SLICE_X50Y113        LUT4 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.103     5.302 r  AXIS_REGISTER_inst/TEMP_M_AXIS_DATA_REG[95]_i_1/O
                         net (fo=96, routed)          1.255     6.557    AXIS_REGISTER_inst/TEMP_M_AXIS_DATA_REG_0
    SLICE_X48Y131        FDRE                                         r  AXIS_REGISTER_inst/TEMP_M_AXIS_DATA_REG_reg[68]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.523     0.523 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.523    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.523 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.687     1.210    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.234 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.306     3.540    AXIS_REGISTER_inst/axi_clk_IBUF_BUFG
    SLICE_X48Y131        FDRE                                         r  AXIS_REGISTER_inst/TEMP_M_AXIS_DATA_REG_reg[68]/C

Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            AXIS_REGISTER_inst/TEMP_M_AXIS_DATA_REG_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.542ns  (logic 1.120ns (17.119%)  route 5.422ns (82.881%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        3.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.538ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.304ns (routing 1.468ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D12                                               0.000     0.000 r  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    D12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.017     1.017 r  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.017    axi_reset_n_IBUF_inst/OUT
    D12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.017 r  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4056, routed)        4.183     5.199    AXIS_REGISTER_inst/axi_reset_n_IBUF
    SLICE_X50Y113        LUT4 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.103     5.302 r  AXIS_REGISTER_inst/TEMP_M_AXIS_DATA_REG[95]_i_1/O
                         net (fo=96, routed)          1.240     6.542    AXIS_REGISTER_inst/TEMP_M_AXIS_DATA_REG_0
    SLICE_X48Y131        FDRE                                         r  AXIS_REGISTER_inst/TEMP_M_AXIS_DATA_REG_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.523     0.523 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.523    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.523 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.687     1.210    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.234 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.304     3.538    AXIS_REGISTER_inst/axi_clk_IBUF_BUFG
    SLICE_X48Y131        FDRE                                         r  AXIS_REGISTER_inst/TEMP_M_AXIS_DATA_REG_reg[30]/C

Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            AXIS_REGISTER_inst/TEMP_M_AXIS_DATA_REG_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.541ns  (logic 1.120ns (17.121%)  route 5.421ns (82.879%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        3.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.538ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.304ns (routing 1.468ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D12                                               0.000     0.000 r  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    D12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.017     1.017 r  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.017    axi_reset_n_IBUF_inst/OUT
    D12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.017 r  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4056, routed)        4.183     5.199    AXIS_REGISTER_inst/axi_reset_n_IBUF
    SLICE_X50Y113        LUT4 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.103     5.302 r  AXIS_REGISTER_inst/TEMP_M_AXIS_DATA_REG[95]_i_1/O
                         net (fo=96, routed)          1.239     6.541    AXIS_REGISTER_inst/TEMP_M_AXIS_DATA_REG_0
    SLICE_X48Y131        FDRE                                         r  AXIS_REGISTER_inst/TEMP_M_AXIS_DATA_REG_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.523     0.523 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.523    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.523 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.687     1.210    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.234 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.304     3.538    AXIS_REGISTER_inst/axi_clk_IBUF_BUFG
    SLICE_X48Y131        FDRE                                         r  AXIS_REGISTER_inst/TEMP_M_AXIS_DATA_REG_reg[28]/C

Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            AXIS_REGISTER_inst/M_AXIS_DATA_REG_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.504ns  (logic 1.106ns (17.005%)  route 5.398ns (82.995%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        3.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.328ns (routing 1.468ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D12                                               0.000     0.000 r  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    D12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.017     1.017 r  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.017    axi_reset_n_IBUF_inst/OUT
    D12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.017 r  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4056, routed)        4.183     5.199    AXIS_REGISTER_inst/axi_reset_n_IBUF
    SLICE_X50Y113        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     5.288 r  AXIS_REGISTER_inst/M_AXIS_DATA_REG[95]_i_1/O
                         net (fo=96, routed)          1.215     6.504    AXIS_REGISTER_inst/M_AXIS_DATA_REG
    SLICE_X46Y129        FDRE                                         r  AXIS_REGISTER_inst/M_AXIS_DATA_REG_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.523     0.523 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.523    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.523 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.687     1.210    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.234 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.328     3.563    AXIS_REGISTER_inst/axi_clk_IBUF_BUFG
    SLICE_X46Y129        FDRE                                         r  AXIS_REGISTER_inst/M_AXIS_DATA_REG_reg[17]/C

Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            AXIS_REGISTER_inst/M_AXIS_DATA_REG_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.499ns  (logic 1.106ns (17.019%)  route 5.393ns (82.981%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        3.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.321ns (routing 1.468ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D12                                               0.000     0.000 r  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    D12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.017     1.017 r  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.017    axi_reset_n_IBUF_inst/OUT
    D12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.017 r  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4056, routed)        4.183     5.199    AXIS_REGISTER_inst/axi_reset_n_IBUF
    SLICE_X50Y113        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     5.288 r  AXIS_REGISTER_inst/M_AXIS_DATA_REG[95]_i_1/O
                         net (fo=96, routed)          1.210     6.499    AXIS_REGISTER_inst/M_AXIS_DATA_REG
    SLICE_X47Y129        FDRE                                         r  AXIS_REGISTER_inst/M_AXIS_DATA_REG_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.523     0.523 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.523    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.523 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.687     1.210    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.234 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.321     3.556    AXIS_REGISTER_inst/axi_clk_IBUF_BUFG
    SLICE_X47Y129        FDRE                                         r  AXIS_REGISTER_inst/M_AXIS_DATA_REG_reg[24]/C

Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            AXIS_REGISTER_inst/M_AXIS_DATA_REG_reg[64]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.499ns  (logic 1.106ns (17.019%)  route 5.393ns (82.981%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        3.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.321ns (routing 1.468ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D12                                               0.000     0.000 r  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    D12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.017     1.017 r  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.017    axi_reset_n_IBUF_inst/OUT
    D12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.017 r  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4056, routed)        4.183     5.199    AXIS_REGISTER_inst/axi_reset_n_IBUF
    SLICE_X50Y113        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     5.288 r  AXIS_REGISTER_inst/M_AXIS_DATA_REG[95]_i_1/O
                         net (fo=96, routed)          1.210     6.499    AXIS_REGISTER_inst/M_AXIS_DATA_REG
    SLICE_X47Y129        FDRE                                         r  AXIS_REGISTER_inst/M_AXIS_DATA_REG_reg[64]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.523     0.523 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.523    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.523 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.687     1.210    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.234 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.321     3.556    AXIS_REGISTER_inst/axi_clk_IBUF_BUFG
    SLICE_X47Y129        FDRE                                         r  AXIS_REGISTER_inst/M_AXIS_DATA_REG_reg[64]/C

Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            AXIS_REGISTER_inst/M_AXIS_DATA_REG_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.465ns  (logic 1.106ns (17.106%)  route 5.359ns (82.894%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        3.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.312ns (routing 1.468ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D12                                               0.000     0.000 r  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    D12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.017     1.017 r  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.017    axi_reset_n_IBUF_inst/OUT
    D12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.017 r  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4056, routed)        4.183     5.199    AXIS_REGISTER_inst/axi_reset_n_IBUF
    SLICE_X50Y113        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     5.288 r  AXIS_REGISTER_inst/M_AXIS_DATA_REG[95]_i_1/O
                         net (fo=96, routed)          1.177     6.465    AXIS_REGISTER_inst/M_AXIS_DATA_REG
    SLICE_X47Y128        FDRE                                         r  AXIS_REGISTER_inst/M_AXIS_DATA_REG_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.523     0.523 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.523    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.523 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.687     1.210    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.234 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.312     3.546    AXIS_REGISTER_inst/axi_clk_IBUF_BUFG
    SLICE_X47Y128        FDRE                                         r  AXIS_REGISTER_inst/M_AXIS_DATA_REG_reg[10]/C

Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            AXIS_REGISTER_inst/M_AXIS_DATA_REG_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.465ns  (logic 1.106ns (17.106%)  route 5.359ns (82.894%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        3.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.312ns (routing 1.468ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D12                                               0.000     0.000 r  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    D12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.017     1.017 r  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.017    axi_reset_n_IBUF_inst/OUT
    D12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.017 r  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4056, routed)        4.183     5.199    AXIS_REGISTER_inst/axi_reset_n_IBUF
    SLICE_X50Y113        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     5.288 r  AXIS_REGISTER_inst/M_AXIS_DATA_REG[95]_i_1/O
                         net (fo=96, routed)          1.177     6.465    AXIS_REGISTER_inst/M_AXIS_DATA_REG
    SLICE_X47Y128        FDRE                                         r  AXIS_REGISTER_inst/M_AXIS_DATA_REG_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.523     0.523 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.523    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.523 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.687     1.210    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.234 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.312     3.546    AXIS_REGISTER_inst/axi_clk_IBUF_BUFG
    SLICE_X47Y128        FDRE                                         r  AXIS_REGISTER_inst/M_AXIS_DATA_REG_reg[1]/C

Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            AXIS_REGISTER_inst/M_AXIS_DATA_REG_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.440ns  (logic 1.106ns (17.174%)  route 5.334ns (82.826%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        3.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.323ns (routing 1.468ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D12                                               0.000     0.000 r  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    D12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.017     1.017 r  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.017    axi_reset_n_IBUF_inst/OUT
    D12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.017 r  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4056, routed)        4.183     5.199    AXIS_REGISTER_inst/axi_reset_n_IBUF
    SLICE_X50Y113        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     5.288 r  AXIS_REGISTER_inst/M_AXIS_DATA_REG[95]_i_1/O
                         net (fo=96, routed)          1.151     6.440    AXIS_REGISTER_inst/M_AXIS_DATA_REG
    SLICE_X47Y129        FDRE                                         r  AXIS_REGISTER_inst/M_AXIS_DATA_REG_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.523     0.523 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.523    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.523 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.687     1.210    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.234 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.323     3.558    AXIS_REGISTER_inst/axi_clk_IBUF_BUFG
    SLICE_X47Y129        FDRE                                         r  AXIS_REGISTER_inst/M_AXIS_DATA_REG_reg[27]/C

Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            AXIS_REGISTER_inst/M_AXIS_DATA_REG_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.440ns  (logic 1.106ns (17.174%)  route 5.334ns (82.826%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        3.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.323ns (routing 1.468ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D12                                               0.000     0.000 r  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    D12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.017     1.017 r  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.017    axi_reset_n_IBUF_inst/OUT
    D12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.017 r  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4056, routed)        4.183     5.199    AXIS_REGISTER_inst/axi_reset_n_IBUF
    SLICE_X50Y113        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     5.288 r  AXIS_REGISTER_inst/M_AXIS_DATA_REG[95]_i_1/O
                         net (fo=96, routed)          1.151     6.440    AXIS_REGISTER_inst/M_AXIS_DATA_REG
    SLICE_X47Y129        FDRE                                         r  AXIS_REGISTER_inst/M_AXIS_DATA_REG_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.523     0.523 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.523    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.523 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.687     1.210    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.234 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        2.323     3.558    AXIS_REGISTER_inst/axi_clk_IBUF_BUFG
    SLICE_X47Y129        FDRE                                         r  AXIS_REGISTER_inst/M_AXIS_DATA_REG_reg[31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axis_tdata[111]
                            (input port)
  Destination:            Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/mul_data_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.972ns  (logic 0.135ns (13.835%)  route 0.838ns (86.165%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.614ns (routing 1.001ns, distribution 0.613ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC6                                               0.000     0.000 r  s_axis_tdata[111] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata_IBUF[111]_inst/I
    AC6                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.135     0.135 r  s_axis_tdata_IBUF[111]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.135    s_axis_tdata_IBUF[111]_inst/OUT
    AC6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.135 r  s_axis_tdata_IBUF[111]_inst/IBUFCTRL_INST/O
                         net (fo=9, routed)           0.838     0.972    Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/s_axis_tdata_IBUF[7]
    SLICE_X48Y132        FDRE                                         r  Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/mul_data_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.652     0.652 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.652    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.652 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.751     1.403    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.422 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        1.614     3.036    Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/axi_clk_IBUF_BUFG
    SLICE_X48Y132        FDRE                                         r  Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/mul_data_reg_reg[10]/C

Slack:                    inf
  Source:                 s_axis_tdata[108]
                            (input port)
  Destination:            Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/mul_data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.977ns  (logic 0.109ns (11.149%)  route 0.868ns (88.851%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.613ns (routing 1.001ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB8                                               0.000     0.000 r  s_axis_tdata[108] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata_IBUF[108]_inst/I
    AB8                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.109     0.109 r  s_axis_tdata_IBUF[108]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.109    s_axis_tdata_IBUF[108]_inst/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.109 r  s_axis_tdata_IBUF[108]_inst/IBUFCTRL_INST/O
                         net (fo=9, routed)           0.868     0.977    Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/s_axis_tdata_IBUF[4]
    SLICE_X52Y129        FDRE                                         r  Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/mul_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.652     0.652 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.652    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.652 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.751     1.403    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.422 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        1.613     3.035    Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/axi_clk_IBUF_BUFG
    SLICE_X52Y129        FDRE                                         r  Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/mul_data_reg_reg[7]/C

Slack:                    inf
  Source:                 s_axis_tdata[107]
                            (input port)
  Destination:            Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/mul_data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.980ns  (logic 0.129ns (13.200%)  route 0.851ns (86.800%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.608ns (routing 1.001ns, distribution 0.607ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  s_axis_tdata[107] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata_IBUF[107]_inst/I
    W6                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.129     0.129 r  s_axis_tdata_IBUF[107]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.129    s_axis_tdata_IBUF[107]_inst/OUT
    W6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.129 r  s_axis_tdata_IBUF[107]_inst/IBUFCTRL_INST/O
                         net (fo=9, routed)           0.851     0.980    Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/s_axis_tdata_IBUF[3]
    SLICE_X53Y129        FDRE                                         r  Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/mul_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.652     0.652 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.652    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.652 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.751     1.403    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.422 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        1.608     3.030    Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/axi_clk_IBUF_BUFG
    SLICE_X53Y129        FDRE                                         r  Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/mul_data_reg_reg[6]/C

Slack:                    inf
  Source:                 s_axis_tdata[106]
                            (input port)
  Destination:            Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/mul_data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.136ns (13.696%)  route 0.858ns (86.304%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.613ns (routing 1.001ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W7                                                0.000     0.000 r  s_axis_tdata[106] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata_IBUF[106]_inst/I
    W7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.136     0.136 r  s_axis_tdata_IBUF[106]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.136    s_axis_tdata_IBUF[106]_inst/OUT
    W7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.136 r  s_axis_tdata_IBUF[106]_inst/IBUFCTRL_INST/O
                         net (fo=9, routed)           0.858     0.994    Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/s_axis_tdata_IBUF[2]
    SLICE_X52Y129        FDRE                                         r  Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/mul_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.652     0.652 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.652    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.652 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.751     1.403    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.422 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        1.613     3.035    Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/axi_clk_IBUF_BUFG
    SLICE_X52Y129        FDRE                                         r  Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/mul_data_reg_reg[5]/C

Slack:                    inf
  Source:                 s_axis_tdata[105]
                            (input port)
  Destination:            Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/mul_data_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.998ns  (logic 0.133ns (13.351%)  route 0.865ns (86.649%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.614ns (routing 1.001ns, distribution 0.613ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB5                                               0.000     0.000 r  s_axis_tdata[105] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata_IBUF[105]_inst/I
    AB5                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.133     0.133 r  s_axis_tdata_IBUF[105]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.133    s_axis_tdata_IBUF[105]_inst/OUT
    AB5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.133 r  s_axis_tdata_IBUF[105]_inst/IBUFCTRL_INST/O
                         net (fo=9, routed)           0.865     0.998    Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/s_axis_tdata_IBUF[1]
    SLICE_X48Y132        FDRE                                         r  Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/mul_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.652     0.652 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.652    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.652 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.751     1.403    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.422 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        1.614     3.036    Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/axi_clk_IBUF_BUFG
    SLICE_X48Y132        FDRE                                         r  Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/mul_data_reg_reg[4]/C

Slack:                    inf
  Source:                 s_axis_tdata[110]
                            (input port)
  Destination:            Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/mul_data_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.133ns (13.360%)  route 0.865ns (86.640%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.613ns (routing 1.001ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC7                                               0.000     0.000 r  s_axis_tdata[110] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata_IBUF[110]_inst/I
    AC7                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.133     0.133 r  s_axis_tdata_IBUF[110]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.133    s_axis_tdata_IBUF[110]_inst/OUT
    AC7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.133 r  s_axis_tdata_IBUF[110]_inst/IBUFCTRL_INST/O
                         net (fo=9, routed)           0.865     0.999    Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/s_axis_tdata_IBUF[6]
    SLICE_X52Y129        FDRE                                         r  Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/mul_data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.652     0.652 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.652    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.652 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.751     1.403    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.422 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        1.613     3.035    Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/axi_clk_IBUF_BUFG
    SLICE_X52Y129        FDRE                                         r  Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/mul_data_reg_reg[9]/C

Slack:                    inf
  Source:                 s_axis_tdata[109]
                            (input port)
  Destination:            Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/mul_data_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.003ns  (logic 0.117ns (11.702%)  route 0.886ns (88.298%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.613ns (routing 1.001ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC8                                               0.000     0.000 r  s_axis_tdata[109] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata_IBUF[109]_inst/I
    AC8                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.117     0.117 r  s_axis_tdata_IBUF[109]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.117    s_axis_tdata_IBUF[109]_inst/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.117 r  s_axis_tdata_IBUF[109]_inst/IBUFCTRL_INST/O
                         net (fo=9, routed)           0.886     1.003    Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/s_axis_tdata_IBUF[5]
    SLICE_X52Y129        FDRE                                         r  Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/mul_data_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.652     0.652 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.652    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.652 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.751     1.403    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.422 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        1.613     3.035    Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/axi_clk_IBUF_BUFG
    SLICE_X52Y129        FDRE                                         r  Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/mul_data_reg_reg[8]/C

Slack:                    inf
  Source:                 s_axis_tdata[104]
                            (input port)
  Destination:            Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/mul_data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.054ns  (logic 0.134ns (12.698%)  route 0.920ns (87.302%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.614ns (routing 1.001ns, distribution 0.613ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB6                                               0.000     0.000 r  s_axis_tdata[104] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata_IBUF[104]_inst/I
    AB6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.134     0.134 r  s_axis_tdata_IBUF[104]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.134    s_axis_tdata_IBUF[104]_inst/OUT
    AB6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.134 r  s_axis_tdata_IBUF[104]_inst/IBUFCTRL_INST/O
                         net (fo=9, routed)           0.920     1.054    Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/s_axis_tdata_IBUF[0]
    SLICE_X48Y132        FDRE                                         r  Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/mul_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.652     0.652 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.652    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.652 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.751     1.403    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.422 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        1.614     3.036    Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/axi_clk_IBUF_BUFG
    SLICE_X48Y132        FDRE                                         r  Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/mul_data_reg_reg[3]/C

Slack:                    inf
  Source:                 s_axis_tdata[79]
                            (input port)
  Destination:            Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/mul_data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.063ns  (logic 0.158ns (14.853%)  route 0.905ns (85.147%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.601ns (routing 1.001ns, distribution 0.600ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V1                                                0.000     0.000 r  s_axis_tdata[79] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata_IBUF[79]_inst/I
    V1                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.158     0.158 r  s_axis_tdata_IBUF[79]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.158    s_axis_tdata_IBUF[79]_inst/OUT
    V1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.158 r  s_axis_tdata_IBUF[79]_inst/IBUFCTRL_INST/O
                         net (fo=10, routed)          0.905     1.063    Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/s_axis_tdata_IBUF[7]
    SLICE_X54Y139        FDRE                                         r  Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/mul_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.652     0.652 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.652    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.652 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.751     1.403    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.422 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        1.601     3.023    Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/axi_clk_IBUF_BUFG
    SLICE_X54Y139        FDRE                                         r  Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/mul_data_reg_reg[7]/C

Slack:                    inf
  Source:                 s_axis_tdata[51]
                            (input port)
  Destination:            Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/mul_data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.103ns  (logic 0.145ns (13.142%)  route 0.958ns (86.858%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.622ns (routing 1.001ns, distribution 0.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W10                                               0.000     0.000 r  s_axis_tdata[51] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata_IBUF[51]_inst/I
    W10                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.145     0.145 r  s_axis_tdata_IBUF[51]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.145    s_axis_tdata_IBUF[51]_inst/OUT
    W10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.145 r  s_axis_tdata_IBUF[51]_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          0.958     1.103    Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/s_axis_tdata_IBUF[3]
    SLICE_X39Y169        FDRE                                         r  Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/mul_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    C13                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.652     0.652 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.652    axi_clk_IBUF_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.652 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.751     1.403    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.422 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=5247, routed)        1.622     3.044    Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/axi_clk_IBUF_BUFG
    SLICE_X39Y169        FDRE                                         r  Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/mul_data_reg_reg[6]/C





