Test case 208

Optimisations:
  Iverilog: 
  Verilator: -fno-localize -O3
  CXXRTL: -O1
  CXXSLG: -O0
  Xcelium: 
  CXXSLG_SV2V: -O4

Inputs:
  inj_select_a_1755301683136_508 = 0
  rst = 0
  bus_in = 115dbcd2
  clk = 0

Mismatched outputs:
  bus_out:
    Verilator=11010010000000000101110100010001
    Iverilog=11010010101111000101110100010001
    CXXRTL=11010010101111000101110100010001
    CXXSLG=11010010101111000101110100010001
    CXXSLG_SV2V=11010010101111000101110100010001
    Xcelium=11010010101111000101110100010001
