$date
	Thu Oct 20 10:58:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q5_tb $end
$var wire 1 ! Z $end
$var wire 4 " Y [0:3] $end
$var reg 16 # W [0:15] $end
$scope module q5 $end
$var wire 16 $ W [0:15] $end
$var reg 4 % Y [0:3] $end
$var reg 1 ! Z $end
$var integer 32 & k [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000 &
b0 %
b1000000000000000 $
b1000000000000000 #
b0 "
1!
$end
#10
b1 "
b1 %
b10000 &
1!
b100000000000000 #
b100000000000000 $
#20
b10 "
b10 %
b10000 &
1!
b10000000000000 #
b10000000000000 $
#30
b11 "
b11 %
b10000 &
1!
b1000000000000 #
b1000000000000 $
#40
b100 "
b100 %
b10000 &
1!
b100000000000 #
b100000000000 $
#50
b101 "
b101 %
b10000 &
1!
b10000000000 #
b10000000000 $
#60
b110 "
b110 %
b10000 &
1!
b1000000000 #
b1000000000 $
#70
b111 "
b111 %
b10000 &
1!
b100000000 #
b100000000 $
#80
b1000 "
b1000 %
b10000 &
1!
b10000000 #
b10000000 $
#90
b1001 "
b1001 %
b10000 &
1!
b1000000 #
b1000000 $
#100
b1010 "
b1010 %
b10000 &
1!
b100000 #
b100000 $
#110
b1011 "
b1011 %
b10000 &
1!
b10000 #
b10000 $
#120
b1100 "
b1100 %
b10000 &
1!
b1000 #
b1000 $
#130
b1101 "
b1101 %
b10000 &
1!
b100 #
b100 $
#140
b1110 "
b1110 %
b10000 &
1!
b10 #
b10 $
#150
b1111 "
b1111 %
b10000 &
1!
b1 #
b1 $
#160
