//-------------------------------------------------------
//-   ROIC Param Set Main                                
//-------------------------------------------------------


//#ifndef _PARAM_CONFIGSET_ROIC_H_
//#define _PARAM_CONFIGSET_ROIC_H_

//-------------------------------------------------------
//-   ROIC_SETTING                                       
//-------------------------------------------------------
#define PARAMSET_ROIC_INTERFACE_CFG_tg_clk_on                                 (1)
#define PARAMSET_ROIC_INTERFACE_CFG_cfclk_on                                  (0)

// SPI Setting
#define PARAMSET_ROIC_INTERFACE_CFG_spis_chksum_opt                           (0)
#define PARAMSET_ROIC_INTERFACE_CFG_spis_irq_en                               (0) 

// TLVDS Setting
#define PARAMSET_ROIC_INTERFACE_CFG_tlvds_chksum_inv                          (0)
#define PARAMSET_ROIC_INTERFACE_CFG_tlvds_irq_en                              (0)
#define PARAMSET_ROIC_INTERFACE_CFG_tlvds_sclk_on                             (0)
#define PARAMSET_ROIC_INTERFACE_CFG_tlvds_sclk_to_data                        (0)
#define PARAMSET_ROIC_INTERFACE_CFG_tlvds_op_case                             (0)

// Raw addr Control:wcerr
#define PARAMSET_ROIC_INTERFACE_CFG_rbuf_addr_bit_md0                         (1) // 0 : 11bit , 2, {11bit adc, 0} 3 : {11bit adc, 1} 
#define PARAMSET_ROIC_INTERFACE_CFG_rbuf_addr_bit_md1                         (1) // 0 : 11bit , 2, {11bit adc, 0} 3 : {11bit adc, 1} 


// SPI & TST_OUT Pad Condtrol

#define PARAMSET_ROIC_SPIS_PAD_CTL_miso_ds                                    (1)
#define PARAMSET_ROIC_SPIS_PAD_CTL_miso_dout                                  (0)
#define PARAMSET_ROIC_SPIS_PAD_CTL_miso_func                                  (0)
#define PARAMSET_ROIC_SPIS_PAD_CTL_mosi_ds                                    (1)
#define PARAMSET_ROIC_SPIS_PAD_CTL_mosi_dout                                  (0)
#define PARAMSET_ROIC_SPIS_PAD_CTL_mosi_func                                  (0)
#define PARAMSET_ROIC_SPIS_PAD_CTL_tst_out0_out                               (0)
#define PARAMSET_ROIC_SPIS_PAD_CTL_tst_out0_oe                                (0)
#define PARAMSET_ROIC_SPIS_PAD_CTL_tst_out0_ds                                (0)
#define PARAMSET_ROIC_SPIS_PAD_CTL_tst_out0_func                              (0)
#define PARAMSET_ROIC_SPIS_PAD_CTL_tst_out0_sel0                              (0)
#define PARAMSET_ROIC_SPIS_PAD_CTL_tst_out0_sel1                              (0)
#define PARAMSET_ROIC_SPIS_PAD_CTL_tst_out0_func2                             (0)
#define PARAMSET_ROIC_SPIS_PAD_CTL_tst_out0_test                              (0)
#define PARAMSET_ROIC_SPIS_PAD_CTL_tst_out1_out                               (0)
#define PARAMSET_ROIC_SPIS_PAD_CTL_tst_out1_oe                                (0)
#define PARAMSET_ROIC_SPIS_PAD_CTL_tst_out1_ds                                (0)
#define PARAMSET_ROIC_SPIS_PAD_CTL_tst_out1_func                              (0)
#define PARAMSET_ROIC_SPIS_PAD_CTL_tst_out1_sel0                              (0)
#define PARAMSET_ROIC_SPIS_PAD_CTL_tst_out1_sel1                              (0)
#define PARAMSET_ROIC_SPIS_PAD_CTL_tst_out1_func2                             (0)
#define PARAMSET_ROIC_SPIS_PAD_CTL_tst_out1_test                              (0)

// TLVDS Option 

#define PARAMSET_ROIC_LVDS_PHY_CTL_tlvds_vod_ctrl                             (8)
#define PARAMSET_ROIC_LVDS_PHY_CTL_tlvds_vocm_ctrl                            (1)
#define PARAMSET_ROIC_LVDS_PHY_CTL_tlvds_rx_bcon                              (1)
#define PARAMSET_ROIC_LVDS_PHY_CTL_tlvds_rext_en                              (1)
#define PARAMSET_ROIC_LVDS_PHY_CTL_tlvds_vocm_sel                             (0)
#define PARAMSET_ROIC_LVDS_PHY_CTL_pdb_tlvds_bias                             (0)
#define PARAMSET_ROIC_LVDS_PHY_CTL_pdb_tlvds_mcsn_ctl                         (0)
#define PARAMSET_ROIC_LVDS_PHY_CTL_pdb_tlvds_mclk_ctl                         (0)
#define PARAMSET_ROIC_LVDS_PHY_CTL_pdb_tlvds_mdat_ctl                         (0)
#define PARAMSET_ROIC_LVDS_PHY_CTL_pdb_tlvds_sclk_ctl                         (0)
#define PARAMSET_ROIC_LVDS_PHY_CTL_pdb_tlvds_sdat_ctl                         (0)
#define PARAMSET_ROIC_LVDS_PHY_CTL_pdb_tlvds_eclk                             (0)
#define PARAMSET_ROIC_LVDS_PHY_CTL_pdb_tlvds_pwm_tx_ctl                   (0)
#define PARAMSET_ROIC_LVDS_PHY_CTL_eclk_sel                                      (0)
#define PARAMSET_ROIC_LVDS_PHY_CTL_pwm_tx_sel                                 (0)
#define PARAMSET_ROIC_LVDS_PHY_CTL_tlvds_sclk_en_ctl                          (2)
#define PARAMSET_ROIC_LVDS_PHY_CTL_tlvds_sdat_en_ctl                          (2)
#define PARAMSET_ROIC_LVDS_PHY_CTL_tlvds_pattern_en                           (0)

// Reset Control

#define PARAMSET_ROIC_SYS_CFG_reset_one_write_en                              (0)
#define PARAMSET_ROIC_SYS_CFG_sw_reset                                        (0)
#define PARAMSET_ROIC_SYS_CFG_tg_reset                                        (0)
#define PARAMSET_ROIC_SYS_CFG_buf_reset                                       (0)
#define PARAMSET_ROIC_SYS_CFG_chksum_clr                                      (0)
#define PARAMSET_ROIC_SYS_CFG_tsync_pwm_fault_clr                             (0)
#define PARAMSET_ROIC_SYS_CFG_defend_option                                   (0)

// Source Control

#define PARAMSET_ROIC_SDIC_CFG_sd_rocen                                       (0) // Source Control Enable : 0 --> 1 --> 0
#define PARAMSET_ROIC_SDIC_CFG_sd_off_ctl                                       (0) // SD OFF    - 0: stuck, 1: tsync start ~  마지막 adc done 까지, 2:  tg_tsync 
#define PARAMSET_ROIC_SDIC_CFG_sd_float_0_ctl                                 (0) // SD Float0 - 0: stuck, 1: tsync start ~  마지막 adc done 까지, 2:  tg_tsync 
#define PARAMSET_ROIC_SDIC_CFG_sd_float_1_ctl                                 (0) // SD Float1 - 0: stuck, 1: tsync start ~  마지막 adc done 까지, 2:  tg_tsync 
#define PARAMSET_ROIC_SDIC_CFG_sd_gnd_0_ctl                                   (0) // SD GND0   - 0: stuck, 1: tsync start ~  마지막 adc done 까지, 2:  tg_tsync 
#define PARAMSET_ROIC_SDIC_CFG_sd_gnd_1_ctl                                   (0) // SD GND1   - 0: stuck, 1: tsync start ~  마지막 adc done 까지, 2:  tg_tsync 


// Mux Channel Control

#define PARAMSET_ROIC_CH_MUX_NUM_ch_tot_num                                   (31) // Total Channel - Setting 31 (30 channel + 1)
#define PARAMSET_ROIC_CH_MUX_NUM_roic_tsync_num                               (1)  // LHB Number : VB - 1, 8 LHB - 8, 16 LHB - 16, 32 LHB (only Idle) - 32
#define PARAMSET_ROIC_CH_MUX_NUM_mux_st_num                                   (1)  // Muxs On Start (Default - 1)

#define PARAMSET_ROIC_LHB_MUX_CTL_md0_tot_mux_num                             (9)  // Mode0 (Finger) total mux - 9 (10 Mux - 1)
#define PARAMSET_ROIC_LHB_MUX_CTL_md1_tot_mux_num                             (1)  // Mode1 (All mux Short) total mux - 1 (2 mux - 1)
#define PARAMSET_ROIC_LHB_MUX_CTL_md0_lhb_mux_num                             (9)  // VB mode - 1 LHB @ 10 MUX (Setting 9 (10-1)), 1 LHB @ 3 MUX (Setting 2 (3-1)) 
#define PARAMSET_ROIC_LHB_MUX_CTL_md1_lhb_mux_num                             (1)  // 1 LHB @ 1 MUX (Setting 0 (1-1)), 1 LHB @ 2 MUX (Setting 2 (1-1)) 
#define PARAMSET_ROIC_LHB_MUX_CTL_md0_freq_sel                                  (0)  // MD0 Select Freq - 0: Freq1, 1 : Freq2
#define PARAMSET_ROIC_LHB_MUX_CTL_md1_freq_sel                                  (1)  // MD0 Select Freq - 0: Freq1, 1 : Freq2
#define PARAMSET_ROIC_LHB_MUX_CTL_nd_freq_sel                                    (1)  // MD0 Select Freq - 0: Freq1, 1 : Freq2

// LGD 27 Inch QHD
// Pre 3, Set 1, Active 10ea @ 91kHz (FREQ1)
// Pre 3, Set 1, Active 12ea @133kHz (FREQ2)

#define PARAMSET_ROIC_MD_PWM_CTL_md0_pwm_dum_num                              (3)  // MD0 Pwm Dummy Number N (Max 31) << 4 = Pre(3) + Set(1)
#define PARAMSET_ROIC_MD_PWM_CTL_md0_pwm_act_num                              (9)  // MD0 Pwm Act Number N = ACT PWM Number - 1 (Max 31) << 8 = 9ea - 1
#define PARAMSET_ROIC_MD_PWM_CTL_md0_pwm_mgap_num                             (1)  // MD0 Pwm Mgap Number N (Max 31) - 1
#define PARAMSET_ROIC_MD_PWM_CTL_md1_pwm_dum_num                              (4)  // MD1 Pwm Dummy Number N (Max 31) << 4 = Pre(3) + Set(1)
#define PARAMSET_ROIC_MD_PWM_CTL_md1_pwm_act_num                              (10) // MD1 Pwm Act Number N = ACT PWM Number - 1 (Max 31) << 10 = 11ea - 1
#define PARAMSET_ROIC_MD_PWM_CTL_md1_pwm_mgap_num                             (1)  // MD1 Pwm Mgap Number N (Max 31)

#define PARAMSET_ROIC_MD0_MUX_CFG_00_md0_mux_00                               (0) // MD0 mux1 Order - 0 : MUX1 Sel
#define PARAMSET_ROIC_MD0_MUX_CFG_00_md0_mux_01                               (1) // MD0 mux2 Order - 1 : MUX2 Sel 
#define PARAMSET_ROIC_MD0_MUX_CFG_00_md0_mux_02                               (2) // MD0 mux3 Order - 2 : MUX3 Sel
#define PARAMSET_ROIC_MD0_MUX_CFG_00_md0_mux_03                               (3) // MD0 mux4 Order - 3 : MUX4 Sel 
#define PARAMSET_ROIC_MD0_MUX_CFG_00_md0_mux_04                               (4) // MD0 mux5 Order - 4 : MUX5 Sel 
#define PARAMSET_ROIC_MD0_MUX_CFG_00_md0_mux_05                               (5) // MD0 mux6 Order - 5 : MUX6 Sel 
#define PARAMSET_ROIC_MD0_MUX_CFG_00_md0_mux_06                               (6) // MD0 mux7 Order - 6 : MUX7 Sel 
#define PARAMSET_ROIC_MD0_MUX_CFG_00_md0_mux_07                               (7) // MD0 mux8 Order - 7 : MUX8 Sel 

#define PARAMSET_ROIC_MD0_MUX_CFG_01_md0_mux_08                               (8)  // MD0 mux9 Order  - 7 : MUX9 Sel
#define PARAMSET_ROIC_MD0_MUX_CFG_01_md0_mux_09                               (9)  // MD0 mux10 Order - 7 : MUX10 Sel
#define PARAMSET_ROIC_MD0_MUX_CFG_01_md0_mux_10                               (10) // MD0 mux11 Order - Not Use
#define PARAMSET_ROIC_MD0_MUX_CFG_01_md0_mux_11                               (0)  // MD0 mux12 Order - Not Use
#define PARAMSET_ROIC_MD0_MUX_CFG_01_md0_mux_12                               (0)  // MD0 mux13 Order - Not Use
#define PARAMSET_ROIC_MD0_MUX_CFG_01_md0_mux_13                               (0)  // MD0 mux14 Order - Not Use
#define PARAMSET_ROIC_MD0_MUX_CFG_01_md1_mux_00                               (12) // MD1 mux Order - Odd Mux
#define PARAMSET_ROIC_MD0_MUX_CFG_01_md1_mux_01                               (13) // MD1 mux Order - Even Mux


// MD0(0) - Finger, MD1(1) - Mux Short, MD3(0) - Dummy
#define PARAMSET_ROIC_DEFA_LHB_MCFG00_lhb_mode01                              (0) // LHB00
#define PARAMSET_ROIC_DEFA_LHB_MCFG00_lhb_mode02                              (0) // LHB00
#define PARAMSET_ROIC_DEFA_LHB_MCFG00_lhb_mode03                              (0) // LHB00
#define PARAMSET_ROIC_DEFA_LHB_MCFG00_lhb_mode04                              (0) // LHB00
#define PARAMSET_ROIC_DEFA_LHB_MCFG00_lhb_mode05                              (0) // LHB00
#define PARAMSET_ROIC_DEFA_LHB_MCFG00_lhb_mode06                              (0) // LHB00
#define PARAMSET_ROIC_DEFA_LHB_MCFG00_lhb_mode07                              (0) // LHB00
#define PARAMSET_ROIC_DEFA_LHB_MCFG00_lhb_mode08                              (0) // LHB00
#define PARAMSET_ROIC_DEFA_LHB_MCFG00_lhb_mode09                              (0) // LHB00
#define PARAMSET_ROIC_DEFA_LHB_MCFG00_lhb_mode10                              (0) // LHB00
#define PARAMSET_ROIC_DEFA_LHB_MCFG00_lhb_mode11                              (0) // LHB00
#define PARAMSET_ROIC_DEFA_LHB_MCFG00_lhb_mode12                              (0) // LHB00
#define PARAMSET_ROIC_DEFA_LHB_MCFG00_lhb_mode13                              (0) // LHB00
#define PARAMSET_ROIC_DEFA_LHB_MCFG00_lhb_mode14                              (0) // LHB00
#define PARAMSET_ROIC_DEFA_LHB_MCFG00_lhb_mode15                              (0) // LHB00
#define PARAMSET_ROIC_DEFA_LHB_MCFG00_lhb_mode16                              (0) // LHB00

// Mux Delay Option setting : 0 ~ 3 (0ns ~ 83.3 * 4)
#define PARAMSET_ROIC_PWM_MUX_DLY_PRD_pwm_mux1_dly                            (0)
#define PARAMSET_ROIC_PWM_MUX_DLY_PRD_pwm_mux2_dly                            (0)
#define PARAMSET_ROIC_PWM_MUX_DLY_PRD_pwm_mux3_dly                            (0)
#define PARAMSET_ROIC_PWM_MUX_DLY_PRD_pwm_mux4_dly                            (0)
#define PARAMSET_ROIC_PWM_MUX_DLY_PRD_pwm_mux5_dly                            (0)
#define PARAMSET_ROIC_PWM_MUX_DLY_PRD_pwm_mux6_dly                            (0)
#define PARAMSET_ROIC_PWM_MUX_DLY_PRD_pwm_mux7_dly                            (0)
#define PARAMSET_ROIC_PWM_MUX_DLY_PRD_pwm_mux8_dly                            (0)
#define PARAMSET_ROIC_PWM_MUX_DLY_PRD_pwm_mux9_dly                            (0)
#define PARAMSET_ROIC_PWM_MUX_DLY_PRD_pwm_mux10_dly                          (0)
#define PARAMSET_ROIC_PWM_MUX_DLY_PRD_pwm_mux11_dly                           (0)


// Pre 3, Set 1, Active 10ea @ 91kHz (FREQ1)
// Freq1 - 50KHz ~ 150KHz
// Freq2 - 87KHz ~ 150KHz

#define PARAMSET_ROIC_PWM_PRD_f1_pwm_prd                                           (58) // Freq1 (91K)
#define PARAMSET_ROIC_PWM_PRD_f2_pwm_prd                                           (38) // Freq2 (133K)
#define PARAMSET_ROIC_PWM_PRD_nd_pwm_prd_margin                                (0)

// PRE Setting
#define PARAMSET_ROIC_AFE_SIG_CTL_cvc1_drv_init                                 (1)
#define PARAMSET_ROIC_AFE_SIG_CTL_cvc1_rstp_dum_en                         (1)
#define PARAMSET_ROIC_AFE_SIG_CTL_vcr_dum_en                                  (1)
#define PARAMSET_ROIC_AFE_SIG_CTL_vcr_inv_en                                     (1)
#define PARAMSET_ROIC_AFE_SIG_CTL_phtcr_dum_en                                (1)
#define PARAMSET_ROIC_AFE_SIG_CTL_cvc1_drv_rstp_dly                           (7)


// Freq1 Setting - 50KHz ~ 150KHz
#define PARAMSET_ROIC_F1_CVC1_DRV_CTL1_f1_cvc1_drv_rise_num                   (1)
#define PARAMSET_ROIC_F1_CVC1_DRV_CTL1_f1_cvc1_drv_fall_num                   (1)
#define PARAMSET_ROIC_F1_CVC1_DRV_CTL1_f1_cvc1_drv_d_rise_num              (41)
#define PARAMSET_ROIC_F1_CVC1_DRV_CTL1_f1_cvc1_drv_d_fall_num                 (53)

#define PARAMSET_ROIC_F1_PHTCR_VCR_CTL_f1_phtcr_rise_num                      (38)
#define PARAMSET_ROIC_F1_PHTCR_VCR_CTL_f1_phtcr_fall_num                        (30)
#define PARAMSET_ROIC_F1_PHTCR_VCR_CTL_f1_smop_prd                                 (3)
#define PARAMSET_ROIC_F1_PHTCR_VCR_CTL_f1_cr_repeat_num                         (0)
#define PARAMSET_ROIC_F1_PHTCR_VCR_CTL_f1_vcr_num                                 (34)

#define PARAMSET_ROIC_F1_RSTP_PHT_CTL_f1_rstp_rise_num                        (56)
#define PARAMSET_ROIC_F1_RSTP_PHT_CTL_f1_rstp_fall_num                        (45)

// INT Setting

#define PARAMSET_ROIC_F1_RSTI_CTL_f1_rsti_rise_num                            (2)
#define PARAMSET_ROIC_F1_RSTI_CTL_f1_rsti_fall_num1                           (54)
#define PARAMSET_ROIC_F1_RSTI_CTL_f1_rsti_fall_num2                           (54)

#define PARAMSET_ROIC_F1_PHTH_CTL_f1_phth0_rise_num                           (34)
#define PARAMSET_ROIC_F1_PHTH_CTL_f1_phth0_fall_num                           (4)
#define PARAMSET_ROIC_F1_PHTH_CTL_f1_phth1_rise_num                           (4)
#define PARAMSET_ROIC_F1_PHTH_CTL_f1_phth1_fall_num                           (34)

// S&H Setting

#define PARAMSET_ROIC_F1_RSTP_PHT_CTL_f1_pht0_rise_num                        (15)
#define PARAMSET_ROIC_F1_RSTP_PHT_CTL_f1_pht0_fall_num                        (5)


// Freq 2 - 87KHz ~ 150KHz 

#define PARAMSET_ROIC_F2_CVC1_DRV_CTL1_f2_cvc1_drv_rise_num                   (1)
#define PARAMSET_ROIC_F2_CVC1_DRV_CTL1_f2_cvc1_drv_fall_num                   (1)
#define PARAMSET_ROIC_F2_CVC1_DRV_CTL1_f2_cvc1_drv_d_rise_num                 (22)
#define PARAMSET_ROIC_F2_CVC1_DRV_CTL1_f2_cvc1_drv_d_fall_num                 (34)

#define PARAMSET_ROIC_F2_PHTCR_VCR_CTL_f2_phtcr_rise_num                      (31)
#define PARAMSET_ROIC_F2_PHTCR_VCR_CTL_f2_phtcr_fall_num                      (20)
#define PARAMSET_ROIC_F2_PHTCR_VCR_CTL_f2_smop_prd                            (3)
#define PARAMSET_ROIC_F2_PHTCR_VCR_CTL_f2_cr_repeat_num                       (0)
#define PARAMSET_ROIC_F2_PHTCR_VCR_CTL_f2_vcr_num                             (27)

#define PARAMSET_ROIC_F2_RSTP_PHT_CTL_f2_rstp_rise_num                        (36)
#define PARAMSET_ROIC_F2_RSTP_PHT_CTL_f2_rstp_fall_num                        (24)

#define PARAMSET_ROIC_F2_PHTH_CTL_f2_phth0_rise_num                           (18)
#define PARAMSET_ROIC_F2_PHTH_CTL_f2_phth0_fall_num                           (5)
#define PARAMSET_ROIC_F2_PHTH_CTL_f2_phth1_rise_num                           (5)
#define PARAMSET_ROIC_F2_PHTH_CTL_f2_phth1_fall_num                           (18)

#define PARAMSET_ROIC_F2_RSTI_CTL_f2_rsti_rise_num                            (2)
#define PARAMSET_ROIC_F2_RSTI_CTL_f2_rsti_fall_num1                           (36)
#define PARAMSET_ROIC_F2_RSTI_CTL_f2_rsti_fall_num2                           (36)

#define PARAMSET_ROIC_PHT_CTL_pht_prd                                         (6)
#define PARAMSET_ROIC_PHT_CTL_pht_opt_inv                                     (1)
#define PARAMSET_ROIC_PHT_CTL_pht_end_time                                    (20)
#define PARAMSET_ROIC_PHT_CTL_pre_pht_sel                                     (0)
#define PARAMSET_ROIC_PHT_CTL_pht_act_pwm_num                                 (0)
#define PARAMSET_ROIC_PHT_CTL_pht_act_pwr_num                                 (0)

#define PARAMSET_ROIC_F2_RSTP_PHT_CTL_f2_pht0_rise_num                        (15)
#define PARAMSET_ROIC_F2_RSTP_PHT_CTL_f2_pht0_fall_num                        (5)

// ADC Control - 750 Khz

#define PARAMSET_ROIC_ADC_CTL1_adc_clk_prd                                    (0)
#define PARAMSET_ROIC_ADC_CTL1_adc_clk_opt                                    (2)
#define PARAMSET_ROIC_ADC_CTL1_adc_clk_pol                                    (0)
#define PARAMSET_ROIC_ADC_CTL1_adc_clk_spt                                    (0)
#define PARAMSET_ROIC_ADC_CTL1_adc_in_pos                                     (14)
#define PARAMSET_ROIC_ADC_CTL1_adc_st_num                                     (2)
#define PARAMSET_ROIC_ADC_CTL1_adc_clk_num                                    (6)
#define PARAMSET_ROIC_ADC_CTL1_adc_clk_st_num                                 (12)
#define PARAMSET_ROIC_ADC_CTL1_adc_clk_ctl_opt                                (0)

#define PARAMSET_ROIC_ADC_CTL2_adc_skip_num                                   (1)
#define PARAMSET_ROIC_ADC_CTL2_adc_sgap_num                                   (20)
#define PARAMSET_ROIC_ADC_CTL2_adc_act_num                                    (15)
#define PARAMSET_ROIC_ADC_CTL2_adc_sm_prd                                     (11)
#define PARAMSET_ROIC_ADC_CTL2_adc_margin                                     (2)

#define PARAMSET_ROIC_ADC_CTL3_cmfb_init_en                                   (1)
#define PARAMSET_ROIC_ADC_CTL3_cmfb_init_fall_num                             (19)
#define PARAMSET_ROIC_ADC_CTL3_adc_rstb_rise_num                              (20)
#define PARAMSET_ROIC_ADC_CTL3_pht2_rise_num                                  (12)
#define PARAMSET_ROIC_ADC_CTL3_pht2_fall_num                                  (2)
#define PARAMSET_ROIC_ADC_CTL3_adc_eoc_ctl_en                                 (1)
#define PARAMSET_ROIC_ADC_CTL3_adc_sm_eoc_prd                                 (11)

//-----------------------------------------------------------------------------------
// ROIC R0 Control
//-----------------------------------------------------------------------------------
#define PARAMSET_ROIC_TEST_MUX_CTL_qcnt_vcom_th_en                            (0)

#define PARAMSET_ROIC_R0_AFE_CFG_r0_buf_cfclk_on                              (1)
#define PARAMSET_ROIC_R0_AFE_CFG_r0_buf_clk_on                                (1)
#define PARAMSET_ROIC_R0_AFE_CFG_r0_cfclk_on                                  (0)

// Ch PDB Control
#define PARAMSET_ROIC_R0_CH_EN_r0_ch_dum_drv_en                               (0)
#define PARAMSET_ROIC_R0_CH_EN_r0_ch_en_int                                    (0x3F)
#define PARAMSET_ROIC_R0_CH_EN_r0_ch_en_hvc                                   (0x1FF)

// Buffer Control
#define PARAMSET_ROIC_R0_BUF_OPT_r0_double_buf_en                             (1)
#define PARAMSET_ROIC_R0_BUF_OPT_r0_buf_test_mode                             (0)
#define PARAMSET_ROIC_R0_BUF_OPT_r0_buf_cnt_ctl_en                            (0)
#define PARAMSET_ROIC_R0_BUF_OPT_r0_buf_cnt_skip_sel                          (1)
#define PARAMSET_ROIC_R0_BUF_OPT_r0_buf_cnt_num                               (0)
#define PARAMSET_ROIC_R0_BUF_OPT_r0_buf_auto_clr                              (0) // Auto Clr Option @ TSYNC


// VCOMR Control

#define PARAMSET_ROIC_R0_VCOMR_OPT_r0_display_vcomr                           (0)
#define PARAMSET_ROIC_R0_VCOMR_OPT_r0_touch_f_vcomr                           (0)
#define PARAMSET_ROIC_R0_VCOMR_OPT_r0_stuck_vcomr                             (0)
#define PARAMSET_ROIC_R0_VCOMR_OPT_r0_stuck_vcomr_level                       (0)
#define PARAMSET_ROIC_R0_VCOMR_OPT_r0_tsync_opt                                  (0)

// MUXS Stuck

#define PARAMSET_ROIC_R0_MUX_CTL1_r0_mux_s_stuck_en                           (0)
#define PARAMSET_ROIC_R0_MUX_CTL1_r0_mux_int_stuck_val                        (31) // (31)
#define PARAMSET_ROIC_R0_MUX_CTL1_r0_mux_s_stuck_val                          (0)
#define PARAMSET_ROIC_R0_MUX_CTL1_r0_mux_f_ctl_en                               (0)
#define PARAMSET_ROIC_R0_MUX_CTL1_r0_muxf_inv                                      (0)
#define PARAMSET_ROIC_R0_MUX_CTL1_r0_mux_f_stuck_en                           (0)
#define PARAMSET_ROIC_R0_MUX_CTL1_r0_mux_nd_bit_en                            (2047)


// ADC IN 
#define PARAMSET_ROIC_R0_ADC_IN_CTL_r0_adc_in                                 (1)
#define PARAMSET_ROIC_R0_ADC_IN_CTL_r0_adc_op_opt                             (0)
#define PARAMSET_ROIC_R0_ADC_IN_CTL_r0_adc_in_stuck_en                        (0)


// ETC
#define PARAMSET_ROIC_R0_AFE_SENSE_CTL_r0_adc_ref_sel                         (3)
#define PARAMSET_ROIC_R0_AFE_SENSE_CTL_r0_cvc1_comp                           (1)
#define PARAMSET_ROIC_R0_AFE_SENSE_CTL_r0_int_ref                             (4)
#define PARAMSET_ROIC_R0_AFE_SENSE_CTL_r0_sha_ref                             (4)

// Gain Setting
#define PARAMSET_ROIC_R0_AFE_SENSE_CTL_r0_cvc1_gc                             (3)
#define PARAMSET_ROIC_R0_AFE_SENSE_CTL_r0_cvc2_gc                             (2)
#define PARAMSET_ROIC_R0_AFE_SENSE_CTL_r0_int_gc                                (3)
#define PARAMSET_ROIC_R0_AFE_SENSE_CTL_r0_int_half                               (0)

// Bcon Setting
#define PARAMSET_ROIC_R0_AFE_SENSE_CTL_r0_hv_cvc1_bcon                        (3)
#define PARAMSET_ROIC_R0_AFE_SENSE_CTL_r0_hv_cvc2_bcon                        (3)
#define PARAMSET_ROIC_R0_AFE_SENSE_CTL_r0_lv_int_bcon                           (0)
#define PARAMSET_ROIC_R0_AFE_SENSE_CTL_r0_lv_sha_bcon                         (1)
#define PARAMSET_ROIC_R0_AFE_SENSE_CTL_r0_ref_bcon                              (0)
#define PARAMSET_ROIC_R0_AFE_SENSE_CTL_r0_lv_adc_ref_bcon                     (1)
#define PARAMSET_ROIC_R0_AFE_SENSE_CTL_r0_lv_sha_buf_bcon                     (1)

// PDB Control
#define PARAMSET_ROIC_R0_PDB_CTL_r0_pdb_hvbias                                (1) // AFE PRE_AMP BIAS Power down    - 0 : Power down , 1: Active
#define PARAMSET_ROIC_R0_PDB_CTL_r0_pdb_hvc                                   (1) // AFE PRE_AMP Power down         -0 : Power down , 1: Active 
#define PARAMSET_ROIC_R0_PDB_CTL_r0_pdb_lvbias                                (1) // INT AMP & SHA AMP BIAS Power Down - 0 : Power Down, 1 : Normal
#define PARAMSET_ROIC_R0_PDB_CTL_r0_pdb_int                                   (1) // INT AMP & SHA AMP Power Down - 0 : Power Down, 1 : Normal
#define PARAMSET_ROIC_R0_PDB_CTL_r0_pdb_sha                                   (1) // SHA AMP Power Down - 0 : Power Down, 1 : Normal
#define PARAMSET_ROIC_R0_PDB_CTL_r0_pdb_sha_buf                               (1) // SHA AMP Power Down - 0 : Power Down, 1 : Normal
#define PARAMSET_ROIC_R0_PDB_CTL_r0_bgr_en                                    (1) // BGR TOP Enable/Disable - 0 : Disable, 1 : Enable
#define PARAMSET_ROIC_R0_PDB_CTL_r0_bias_en                                   (1) // BIAS Enable/Disable - 0 : Disable, 1 : Enable
#define PARAMSET_ROIC_R0_PDB_CTL_r0_pdb_adc_ref                               (1) // ADC Enable - 0: Power down, 1: Enable (wake up time : ~10us)
#define PARAMSET_ROIC_R0_PDB_CTL_r0_stuck_hvbias                              (0) // hvbias power struck. - 0: stuck, 1: tsync start ~ mux done, 2: tsync start~ adc done, 3: tsync
#define PARAMSET_ROIC_R0_PDB_CTL_r0_stuck_hvc                                 (0) // hvc power struck. - 0: stuck, 1: tsync start ~ mux done, 2: tsync start ~ adc done, 3: tsync
#define PARAMSET_ROIC_R0_PDB_CTL_r0_stuck_lvbias                              (0) // lvbias power struck. - 0: stuck,  1: tsync start ~ adc done, 2: tsync
#define PARAMSET_ROIC_R0_PDB_CTL_r0_stuck_int                                 (0) // int power struck. - 0: stuck,  1: tsync start ~ adc done, 2: tsync
#define PARAMSET_ROIC_R0_PDB_CTL_r0_stuck_sha                                 (0) // sha power struck. - 0: stuck, 1: pht operation 구간, 2: tsync start ~ adc done, 3: tsync
#define PARAMSET_ROIC_R0_PDB_CTL_r0_stuck_sha_buf                             (0) // sha buf power struck. - 0: stuck, 1: pht operation 구간, 2: tsync start ~ adc done, 3: tsync
#define PARAMSET_ROIC_R0_PDB_CTL_r0_stuck_bgr_en                              (0) // BGR power struck. - 0: stuck, 1: tsync // Don't touch
#define PARAMSET_ROIC_R0_PDB_CTL_r0_stuck_bias_en                             (0) // BIAS_EN power struck. - 0: stuck, 1: tsync // Don't touch
#define PARAMSET_ROIC_R0_PDB_CTL_r0_stuck_adc_ref                             (0) // ADC power struck. - 0: stuck, 1: adc operation 구간, 2: tsync start ~ adc done, 3: tsync


// AFE Control Signal Stuck Option 
#define PARAMSET_ROIC_R0_TG_STUCK_r0_stuck_cvc1_drv                           (0) // 0 : Normal, 1 : stuck 0, 2 : stuck 1
#define PARAMSET_ROIC_R0_TG_STUCK_r0_stuck_cvc1_drv_d                         (0) // 0 : Normal, 1 : stuck 0, 2 : stuck 1
#define PARAMSET_ROIC_R0_TG_STUCK_r0_stuck_rstp                               (0) // 0 : Normal, 1 : stuck 0, 2 : stuck 1
#define PARAMSET_ROIC_R0_TG_STUCK_r0_stuck_phtcr                              (0) // 0 : Normal, 1 : stuck 0, 2 : stuck 1
#define PARAMSET_ROIC_R0_TG_STUCK_r0_stuck_vcr                                (0) // 0 : Normal, 1 : stuck 0, 2 : stuck 1
#define PARAMSET_ROIC_R0_TG_STUCK_r0_stuck_rsti                               (0) // 0 : Normal, 1 : stuck 0, 2 : stuck 1
#define PARAMSET_ROIC_R0_TG_STUCK_r0_stuck_phth0                              (0) // 0 : Normal, 1 : stuck 0, 2 : stuck 1
#define PARAMSET_ROIC_R0_TG_STUCK_r0_stuck_phth1                              (0) // 0 : Normal, 1 : stuck 0, 2 : stuck 1
#define PARAMSET_ROIC_R0_TG_STUCK_r0_stuck_pht0                               (0) // 0 : Normal, 1 : stuck 0, 2 : stuck 1
#define PARAMSET_ROIC_R0_TG_STUCK_r0_stuck_pht1                               (0) // 0 : Normal, 1 : stuck 0, 2 : stuck 1
#define PARAMSET_ROIC_R0_TG_STUCK_r0_stuck_pht2                               (0) // 0 : Normal, 1 : stuck 0, 2 : stuck 1
#define PARAMSET_ROIC_R0_TG_STUCK_r0_stuck_pht3                               (0) // 0 : Normal, 1 : stuck 0, 2 : stuck 1
#define PARAMSET_ROIC_R0_TG_STUCK_r0_stuck_cmfb_init                          (0) // 0 : Normal, 1 : stuck 0, 2 : stuck 1
#define PARAMSET_ROIC_R0_TG_STUCK_r0_stuck_adc_rstb                           (0) // 0 : Normal, 1 : stuck 0, 2 : stuck 1
#define PARAMSET_ROIC_R0_TG_STUCK_r0_stuck_vcr_en_odd                         (1) // MUST ON
#define PARAMSET_ROIC_R0_TG_STUCK_r0_stuck_vcr_en_even                        (1) // MUST ON

// Test mode Setting
#define PARAMSET_ROIC_R0_TEST_MODE_CTL_r0_tm_mon_en                           (0)
#define PARAMSET_ROIC_R0_TEST_MODE_CTL_r0_tm_mon_s                            (0)
#define PARAMSET_ROIC_R0_TEST_MODE_CTL_r0_tm_ps_ev                            (0)
#define PARAMSET_ROIC_R0_TEST_MODE_CTL_r0_tm_ps_od                            (0)
#define PARAMSET_ROIC_R0_TEST_MODE_CTL_r0_test_adc                            (0)
#define PARAMSET_ROIC_R0_TEST_MODE_CTL_r0_tm_cr                               (0)
// Reserve Setting
#define PARAMSET_ROIC_R0_RESERVE_r0_reserve                                   (0)

//-----------------------------------------------------------------------------------
// ROIC R0 Control
//-----------------------------------------------------------------------------------


#define PARAMSET_ROIC_R1_AFE_CFG_r1_buf_cfclk_on                              (1)
#define PARAMSET_ROIC_R1_AFE_CFG_r1_buf_clk_on                                (1)
#define PARAMSET_ROIC_R1_AFE_CFG_r1_cfclk_on                                  (0)

// Ch PDB Control
#define PARAMSET_ROIC_R1_CH_EN_r1_ch_dum_drv_en                               (0)
#define PARAMSET_ROIC_R1_CH_EN_r1_ch_en_int                                     (0x3F)
#define PARAMSET_ROIC_R1_CH_EN_r1_ch_en_hvc                                   (0x1FF)

// Buffer Control
#define PARAMSET_ROIC_R1_BUF_OPT_r1_double_buf_en                             (1)
#define PARAMSET_ROIC_R1_BUF_OPT_r1_buf_test_mode                             (0)
#define PARAMSET_ROIC_R1_BUF_OPT_r1_buf_cnt_ctl_en                            (0)
#define PARAMSET_ROIC_R1_BUF_OPT_r1_buf_cnt_skip_sel                          (1)
#define PARAMSET_ROIC_R1_BUF_OPT_r1_buf_cnt_num                               (0)
#define PARAMSET_ROIC_R1_BUF_OPT_r1_buf_auto_clr                              (0) // Auto Clr Option @ TSYNC

// VCOMR Control

#define PARAMSET_ROIC_R1_VCOMR_OPT_r1_display_vcomr                           (0)
#define PARAMSET_ROIC_R1_VCOMR_OPT_r1_touch_f_vcomr                           (0)
#define PARAMSET_ROIC_R1_VCOMR_OPT_r1_stuck_vcomr                             (0)
#define PARAMSET_ROIC_R1_VCOMR_OPT_r1_stuck_vcomr_level                       (0)
#define PARAMSET_ROIC_R1_VCOMR_OPT_r1_tsync_opt                               (0)

// MUXS Stuck

#define PARAMSET_ROIC_R1_MUX_CTL1_r1_mux_s_stuck_en                           (0)
#define PARAMSET_ROIC_R1_MUX_CTL1_r1_mux_int_stuck_val                        (31)
#define PARAMSET_ROIC_R1_MUX_CTL1_r1_mux_s_stuck_val                          (0)
#define PARAMSET_ROIC_R1_MUX_CTL1_r1_mux_f_ctl_en                               (0)
#define PARAMSET_ROIC_R1_MUX_CTL1_r1_muxf_inv                                      (0)
#define PARAMSET_ROIC_R1_MUX_CTL1_r1_mux_f_stuck_en                           (0)
#define PARAMSET_ROIC_R1_MUX_CTL1_r1_mux_nd_bit_en                            (2047)

// ADC IN 

#define PARAMSET_ROIC_R1_ADC_IN_CTL_r1_adc_in                                       (1)
#define PARAMSET_ROIC_R1_ADC_IN_CTL_r1_adc_op_opt                               (0)
#define PARAMSET_ROIC_R1_ADC_IN_CTL_r1_adc_in_stuck_en                       (0)

// ETC
#define PARAMSET_ROIC_R1_AFE_SENSE_CTL_r1_adc_ref_sel                         (3)
#define PARAMSET_ROIC_R1_AFE_SENSE_CTL_r1_cvc1_comp                         (1)
#define PARAMSET_ROIC_R1_AFE_SENSE_CTL_r1_int_ref                                  (4)
#define PARAMSET_ROIC_R1_AFE_SENSE_CTL_r1_sha_ref                               (4)
// Gain Setting
#define PARAMSET_ROIC_R1_AFE_SENSE_CTL_r1_cvc1_gc                             (3)
#define PARAMSET_ROIC_R1_AFE_SENSE_CTL_r1_cvc2_gc                             (2)
#define PARAMSET_ROIC_R1_AFE_SENSE_CTL_r1_int_gc                                 (3)
#define PARAMSET_ROIC_R1_AFE_SENSE_CTL_r1_int_half                               (0)
// Bcon Setting
#define PARAMSET_ROIC_R1_AFE_SENSE_CTL_r1_hv_cvc1_bcon                        (3)
#define PARAMSET_ROIC_R1_AFE_SENSE_CTL_r1_hv_cvc2_bcon                        (3)
#define PARAMSET_ROIC_R1_AFE_SENSE_CTL_r1_lv_int_bcon                            (0)
#define PARAMSET_ROIC_R1_AFE_SENSE_CTL_r1_lv_sha_bcon                          (1)
#define PARAMSET_ROIC_R1_AFE_SENSE_CTL_r1_ref_bcon                                (0)
#define PARAMSET_ROIC_R1_AFE_SENSE_CTL_r1_lv_adc_ref_bcon                     (1)
#define PARAMSET_ROIC_R1_AFE_SENSE_CTL_r1_lv_sha_buf_bcon                     (1)

// PDB Control
#define PARAMSET_ROIC_R1_PDB_CTL_r1_pdb_hvbias                                (1) // AFE PRE_AMP BIAS Power down    - 0 : Power down , 1: Active
#define PARAMSET_ROIC_R1_PDB_CTL_r1_pdb_hvc                                   (1) // AFE PRE_AMP Power down         -0 : Power down , 1: Active 
#define PARAMSET_ROIC_R1_PDB_CTL_r1_pdb_lvbias                                (1) // INT AMP & SHA AMP BIAS Power Down - 0 : Power Down, 1 : Normal
#define PARAMSET_ROIC_R1_PDB_CTL_r1_pdb_int                                   (1) // INT AMP & SHA AMP Power Down - 0 : Power Down, 1 : Normal
#define PARAMSET_ROIC_R1_PDB_CTL_r1_pdb_sha                                   (1) // SHA AMP Power Down - 0 : Power Down, 1 : Normal
#define PARAMSET_ROIC_R1_PDB_CTL_r1_pdb_sha_buf                               (1) // SHA AMP Power Down - 0 : Power Down, 1 : Normal
#define PARAMSET_ROIC_R1_PDB_CTL_r1_bgr_en                                    (1) // BGR TOP Enable/Disable - 0 : Disable, 1 : Enable
#define PARAMSET_ROIC_R1_PDB_CTL_r1_bias_en                                   (1) // BIAS Enable/Disable - 0 : Disable, 1 : Enable
#define PARAMSET_ROIC_R1_PDB_CTL_r1_pdb_adc_ref                               (1) // ADC Enable - 0: Power down, 1: Enable (wake up time : ~10us)
#define PARAMSET_ROIC_R1_PDB_CTL_r1_stuck_hvbias                              (0) // hvbias power struck. - 0: stuck, 1: tsync start ~ mux done, 2: tsync ~ adc done, 3: tsync
#define PARAMSET_ROIC_R1_PDB_CTL_r1_stuck_hvc                                 (0) // hvc power struck. - 0: stuck, 1: tsync start ~ mux done, 2: tsync ~ adc done, 3: tsync
#define PARAMSET_ROIC_R1_PDB_CTL_r1_stuck_lvbias                              (0) // lvbias power struck. - 0: stuck, 1: tsync start ~ adc done,,  2: tsync
#define PARAMSET_ROIC_R1_PDB_CTL_r1_stuck_int                                   (0) // int power struck. - 0: stuck,  1: tsync start ~ adc done,2: tsync
#define PARAMSET_ROIC_R1_PDB_CTL_r1_stuck_sha                                 (0) // sha power struck. - 0: stuck, 1: pht operation 구간, 2: tsync start ~ adc done, 3: tsync
#define PARAMSET_ROIC_R1_PDB_CTL_r1_stuck_sha_buf                             (0) // sha buf power struck. - 0: stuck, 1: pht operation 구간, 2: tsync start ~ adc done, 3: tsync
#define PARAMSET_ROIC_R1_PDB_CTL_r1_stuck_bgr_en                              (0) // BGR power struck. - 0: stuck, 1: tsync - Dont Touch!!
#define PARAMSET_ROIC_R1_PDB_CTL_r1_stuck_bias_en                             (0) // BIAS_EN power struck. - 0: stuck, 1: tsync - Dont Touch!!
#define PARAMSET_ROIC_R1_PDB_CTL_r1_stuck_adc_ref                             (0) // ADC power struck. - 0: stuck, 1: adc operation 구간, 2: tsync start ~ adc done, 3: tsync

// AFE Control Signal Stuck Option 
#define PARAMSET_ROIC_R1_TG_STUCK_r1_stuck_cvc1_drv                           (0) // 0 : Normal, 1 : stuck 0, 2 : stuck 1
#define PARAMSET_ROIC_R1_TG_STUCK_r1_stuck_cvc1_drv_d                         (0) // 0 : Normal, 1 : stuck 0, 2 : stuck 1
#define PARAMSET_ROIC_R1_TG_STUCK_r1_stuck_rstp                               (0) // 0 : Normal, 1 : stuck 0, 2 : stuck 1
#define PARAMSET_ROIC_R1_TG_STUCK_r1_stuck_phtcr                              (0) // 0 : Normal, 1 : stuck 0, 2 : stuck 1
#define PARAMSET_ROIC_R1_TG_STUCK_r1_stuck_vcr                                (0) // 0 : Normal, 1 : stuck 0, 2 : stuck 1
#define PARAMSET_ROIC_R1_TG_STUCK_r1_stuck_rsti                               (0) // 0 : Normal, 1 : stuck 0, 2 : stuck 1
#define PARAMSET_ROIC_R1_TG_STUCK_r1_stuck_phth0                              (0) // 0 : Normal, 1 : stuck 0, 2 : stuck 1
#define PARAMSET_ROIC_R1_TG_STUCK_r1_stuck_phth1                              (0) // 0 : Normal, 1 : stuck 0, 2 : stuck 1
#define PARAMSET_ROIC_R1_TG_STUCK_r1_stuck_pht0                               (0) // 0 : Normal, 1 : stuck 0, 2 : stuck 1
#define PARAMSET_ROIC_R1_TG_STUCK_r1_stuck_pht1                               (0) // 0 : Normal, 1 : stuck 0, 2 : stuck 1
#define PARAMSET_ROIC_R1_TG_STUCK_r1_stuck_pht2                               (0) // 0 : Normal, 1 : stuck 0, 2 : stuck 1
#define PARAMSET_ROIC_R1_TG_STUCK_r1_stuck_pht3                               (0) // 0 : Normal, 1 : stuck 0, 2 : stuck 1
#define PARAMSET_ROIC_R1_TG_STUCK_r1_stuck_cmfb_init                          (0) // 0 : Normal, 1 : stuck 0, 2 : stuck 1
#define PARAMSET_ROIC_R1_TG_STUCK_r1_stuck_adc_rstb                           (0) // 0 : Normal, 1 : stuck 0, 2 : stuck 1
#define PARAMSET_ROIC_R1_TG_STUCK_r1_stuck_vcr_en_odd                         (1) // MUST ON
#define PARAMSET_ROIC_R1_TG_STUCK_r1_stuck_vcr_en_even                        (1) // MUST ON

// Test Option 
#define PARAMSET_ROIC_R1_TEST_MODE_CTL_r1_tm_mon_en                           (0)
#define PARAMSET_ROIC_R1_TEST_MODE_CTL_r1_tm_mon_s                            (0)
#define PARAMSET_ROIC_R1_TEST_MODE_CTL_r1_tm_ps_ev                            (0)
#define PARAMSET_ROIC_R1_TEST_MODE_CTL_r1_tm_ps_od                            (0)
#define PARAMSET_ROIC_R1_TEST_MODE_CTL_r1_test_adc                            (0)
#define PARAMSET_ROIC_R1_TEST_MODE_CTL_r1_tm_cr                               (0)

// Reserve Setting
#define PARAMSET_ROIC_R1_RESERVE_r1_reserve                                   (0)

// ETC Option 
#define PARAMSET_ROIC_SPI_WRITE_DEFEND_spi_write_defend                       (0x000000FF)
#define PARAMSET_ROIC_MON_CFCLK_ON_mon_cfclk_on                               (0x00000001)

//-------------------------------------------------------
//-   CR Tune Setting                                    
//-------------------------------------------------------
//-------------------------------------------------------
//-   CR Tune Setting                                    
//-------------------------------------------------------
// r0_cr_rg_mux1
#define PARAMSET_ROIC_0_R0_CR_RG_MUX1_r0_cr_mux1_r1g1               (5) //(10)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX1_r0_cr_mux1_r1g2               (5) //(10)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX1_r0_cr_mux1_r1g3               (5) //(10)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX1_r0_cr_mux1_r2g1               (5) //(10)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX1_r0_cr_mux1_r2g2               (5) //(10)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX1_r0_cr_mux1_r2g3               (5) //(10)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX1_r0_cr_mux1_r1g1               (5) //(10)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX1_r0_cr_mux1_r1g2               (5) //(10)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX1_r0_cr_mux1_r1g3               (5) //(10)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX1_r0_cr_mux1_r2g1               (5) //(10)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX1_r0_cr_mux1_r2g2               (5) //(10)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX1_r0_cr_mux1_r2g3               (5) //(10)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX1_r0_cr_mux1_r1g1               (5) //(10)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX1_r0_cr_mux1_r1g2               (5) //(10)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX1_r0_cr_mux1_r1g3               (5) //(10)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX1_r0_cr_mux1_r2g1               (5) //(10)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX1_r0_cr_mux1_r2g2               (5) //(10)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX1_r0_cr_mux1_r2g3               (5) //(10)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX1_r0_cr_mux1_r1g1               (5) //(10)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX1_r0_cr_mux1_r1g2               (5) //(10)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX1_r0_cr_mux1_r1g3               (5) //(10)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX1_r0_cr_mux1_r2g1               (5) //(10)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX1_r0_cr_mux1_r2g2               (5) //(10)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX1_r0_cr_mux1_r2g3               (5) //(10)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX1_r0_cr_mux1_r1g1               (5) //(10)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX1_r0_cr_mux1_r1g2               (5) //(10)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX1_r0_cr_mux1_r1g3               (5) //(10)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX1_r0_cr_mux1_r2g1               (5) //(10)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX1_r0_cr_mux1_r2g2               (5) //(10)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX1_r0_cr_mux1_r2g3               (5) //(10)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX1_r0_cr_mux1_r1g1               (5) //(10)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX1_r0_cr_mux1_r1g2               (5) //(10)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX1_r0_cr_mux1_r1g3               (5) //(10)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX1_r0_cr_mux1_r2g1               (5) //(10)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX1_r0_cr_mux1_r2g2               (5) //(10)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX1_r0_cr_mux1_r2g3               (5) //(10)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX1_r0_cr_mux1_r1g1               (5) //(10)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX1_r0_cr_mux1_r1g2               (5) //(10)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX1_r0_cr_mux1_r1g3               (5) //(10)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX1_r0_cr_mux1_r2g1               (5) //(10)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX1_r0_cr_mux1_r2g2               (5) //(10)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX1_r0_cr_mux1_r2g3               (5) //(10)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX1_r0_cr_mux1_r1g1               (5) //(10)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX1_r0_cr_mux1_r1g2               (5) //(10)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX1_r0_cr_mux1_r1g3               (5) //(10)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX1_r0_cr_mux1_r2g1               (5) //(10)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX1_r0_cr_mux1_r2g2               (5) //(10)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX1_r0_cr_mux1_r2g3               (5) //(10)

// r0_cr_rg_mux2
#define PARAMSET_ROIC_0_R0_CR_RG_MUX2_r0_cr_mux2_r1g1               (0) //(5)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX2_r0_cr_mux2_r1g2               (0) //(5)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX2_r0_cr_mux2_r1g3               (0) //(5)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX2_r0_cr_mux2_r2g1               (0) //(5)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX2_r0_cr_mux2_r2g2               (0) //(5)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX2_r0_cr_mux2_r2g3               (0) //(5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX2_r0_cr_mux2_r1g1               (0) //(5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX2_r0_cr_mux2_r1g2               (0) //(5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX2_r0_cr_mux2_r1g3               (0) //(5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX2_r0_cr_mux2_r2g1               (0) //(5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX2_r0_cr_mux2_r2g2               (0) //(5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX2_r0_cr_mux2_r2g3               (0) //(5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX2_r0_cr_mux2_r1g1               (0) //(5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX2_r0_cr_mux2_r1g2               (0) //(5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX2_r0_cr_mux2_r1g3               (0) //(5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX2_r0_cr_mux2_r2g1               (0) //(5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX2_r0_cr_mux2_r2g2               (0) //(5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX2_r0_cr_mux2_r2g3               (0) //(5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX2_r0_cr_mux2_r1g1               (0) //(5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX2_r0_cr_mux2_r1g2               (0) //(5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX2_r0_cr_mux2_r1g3               (0) //(5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX2_r0_cr_mux2_r2g1               (0) //(5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX2_r0_cr_mux2_r2g2               (0) //(5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX2_r0_cr_mux2_r2g3               (0) //(5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX2_r0_cr_mux2_r1g1               (0) //(5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX2_r0_cr_mux2_r1g2               (0) //(5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX2_r0_cr_mux2_r1g3               (0) //(5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX2_r0_cr_mux2_r2g1               (0) //(5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX2_r0_cr_mux2_r2g2               (0) //(5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX2_r0_cr_mux2_r2g3               (0) //(5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX2_r0_cr_mux2_r1g1               (0) //(5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX2_r0_cr_mux2_r1g2               (0) //(5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX2_r0_cr_mux2_r1g3               (0) //(5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX2_r0_cr_mux2_r2g1               (0) //(5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX2_r0_cr_mux2_r2g2               (0) //(5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX2_r0_cr_mux2_r2g3               (0) //(5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX2_r0_cr_mux2_r1g1               (0) //(5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX2_r0_cr_mux2_r1g2               (0) //(5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX2_r0_cr_mux2_r1g3               (0) //(5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX2_r0_cr_mux2_r2g1               (0) //(5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX2_r0_cr_mux2_r2g2               (0) //(5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX2_r0_cr_mux2_r2g3               (0) //(5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX2_r0_cr_mux2_r1g1               (0) //(5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX2_r0_cr_mux2_r1g2               (0) //(5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX2_r0_cr_mux2_r1g3               (0) //(5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX2_r0_cr_mux2_r2g1               (0) //(5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX2_r0_cr_mux2_r2g2               (0) //(5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX2_r0_cr_mux2_r2g3               (0) //(5)

// r0_cr_rg_mux3
#define PARAMSET_ROIC_0_R0_CR_RG_MUX3_r0_cr_mux3_r1g1               (0) //(5)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX3_r0_cr_mux3_r1g2               (0) //(5)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX3_r0_cr_mux3_r1g3               (0) //(5)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX3_r0_cr_mux3_r2g1               (0) //(5)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX3_r0_cr_mux3_r2g2               (0) //(5)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX3_r0_cr_mux3_r2g3               (0) //(5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX3_r0_cr_mux3_r1g1               (0) //(5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX3_r0_cr_mux3_r1g2               (0) //(5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX3_r0_cr_mux3_r1g3               (0) //(5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX3_r0_cr_mux3_r2g1               (0) //(5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX3_r0_cr_mux3_r2g2               (0) //(5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX3_r0_cr_mux3_r2g3               (0) //(5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX3_r0_cr_mux3_r1g1               (0) //(5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX3_r0_cr_mux3_r1g2               (0) //(5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX3_r0_cr_mux3_r1g3               (0) //(5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX3_r0_cr_mux3_r2g1               (0) //(5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX3_r0_cr_mux3_r2g2               (0) //(5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX3_r0_cr_mux3_r2g3               (0) //(5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX3_r0_cr_mux3_r1g1               (0) //(5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX3_r0_cr_mux3_r1g2               (0) //(5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX3_r0_cr_mux3_r1g3               (0) //(5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX3_r0_cr_mux3_r2g1               (0) //(5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX3_r0_cr_mux3_r2g2               (0) //(5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX3_r0_cr_mux3_r2g3               (0) //(5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX3_r0_cr_mux3_r1g1               (0) //(5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX3_r0_cr_mux3_r1g2               (0) //(5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX3_r0_cr_mux3_r1g3               (0) //(5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX3_r0_cr_mux3_r2g1               (0) //(5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX3_r0_cr_mux3_r2g2               (0) //(5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX3_r0_cr_mux3_r2g3               (0) //(5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX3_r0_cr_mux3_r1g1               (0) //(5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX3_r0_cr_mux3_r1g2               (0) //(5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX3_r0_cr_mux3_r1g3               (0) //(5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX3_r0_cr_mux3_r2g1               (0) //(5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX3_r0_cr_mux3_r2g2               (0) //(5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX3_r0_cr_mux3_r2g3               (0) //(5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX3_r0_cr_mux3_r1g1               (0) //(5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX3_r0_cr_mux3_r1g2               (0) //(5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX3_r0_cr_mux3_r1g3               (0) //(5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX3_r0_cr_mux3_r2g1               (0) //(5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX3_r0_cr_mux3_r2g2               (0) //(5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX3_r0_cr_mux3_r2g3               (0) //(5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX3_r0_cr_mux3_r1g1               (0) //(5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX3_r0_cr_mux3_r1g2               (0) //(5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX3_r0_cr_mux3_r1g3               (0) //(5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX3_r0_cr_mux3_r2g1               (0) //(5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX3_r0_cr_mux3_r2g2               (0) //(5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX3_r0_cr_mux3_r2g3               (0) //(5)

// r0_cr_rg_mux4
#define PARAMSET_ROIC_0_R0_CR_RG_MUX4_r0_cr_mux4_r1g1               (0) //(5)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX4_r0_cr_mux4_r1g2               (0) //(5)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX4_r0_cr_mux4_r1g3               (0) //(5)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX4_r0_cr_mux4_r2g1               (0) //(5)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX4_r0_cr_mux4_r2g2               (0) //(5)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX4_r0_cr_mux4_r2g3               (0) //(5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX4_r0_cr_mux4_r1g1               (0) //(5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX4_r0_cr_mux4_r1g2               (0) //(5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX4_r0_cr_mux4_r1g3               (0) //(5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX4_r0_cr_mux4_r2g1               (0) //(5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX4_r0_cr_mux4_r2g2               (0) //(5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX4_r0_cr_mux4_r2g3               (0) //(5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX4_r0_cr_mux4_r1g1               (0) //(5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX4_r0_cr_mux4_r1g2               (0) //(5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX4_r0_cr_mux4_r1g3               (0) //(5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX4_r0_cr_mux4_r2g1               (0) //(5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX4_r0_cr_mux4_r2g2               (0) //(5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX4_r0_cr_mux4_r2g3               (0) //(5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX4_r0_cr_mux4_r1g1               (0) //(5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX4_r0_cr_mux4_r1g2               (0) //(5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX4_r0_cr_mux4_r1g3               (0) //(5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX4_r0_cr_mux4_r2g1               (0) //(5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX4_r0_cr_mux4_r2g2               (0) //(5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX4_r0_cr_mux4_r2g3               (0) //(5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX4_r0_cr_mux4_r1g1               (0) //(5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX4_r0_cr_mux4_r1g2               (0) //(5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX4_r0_cr_mux4_r1g3               (0) //(5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX4_r0_cr_mux4_r2g1               (0) //(5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX4_r0_cr_mux4_r2g2               (0) //(5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX4_r0_cr_mux4_r2g3               (0) //(5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX4_r0_cr_mux4_r1g1               (0) //(5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX4_r0_cr_mux4_r1g2               (0) //(5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX4_r0_cr_mux4_r1g3               (0) //(5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX4_r0_cr_mux4_r2g1               (0) //(5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX4_r0_cr_mux4_r2g2               (0) //(5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX4_r0_cr_mux4_r2g3               (0) //(5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX4_r0_cr_mux4_r1g1               (0) //(5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX4_r0_cr_mux4_r1g2               (0) //(5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX4_r0_cr_mux4_r1g3               (0) //(5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX4_r0_cr_mux4_r2g1               (0) //(5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX4_r0_cr_mux4_r2g2               (0) //(5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX4_r0_cr_mux4_r2g3               (0) //(5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX4_r0_cr_mux4_r1g1               (0) //(5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX4_r0_cr_mux4_r1g2               (0) //(5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX4_r0_cr_mux4_r1g3               (0) //(5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX4_r0_cr_mux4_r2g1               (0) //(5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX4_r0_cr_mux4_r2g2               (0) //(5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX4_r0_cr_mux4_r2g3               (0) //(5)

// r0_cr_rg_mux5
#define PARAMSET_ROIC_0_R0_CR_RG_MUX5_r0_cr_mux5_r1g1               (0) //(5)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX5_r0_cr_mux5_r1g2               (0) //(5)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX5_r0_cr_mux5_r1g3               (0) //(5)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX5_r0_cr_mux5_r2g1               (0) //(5)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX5_r0_cr_mux5_r2g2               (0) //(5)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX5_r0_cr_mux5_r2g3               (0) //(5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX5_r0_cr_mux5_r1g1               (0) //(5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX5_r0_cr_mux5_r1g2               (0) //(5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX5_r0_cr_mux5_r1g3               (0) //(5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX5_r0_cr_mux5_r2g1               (0) //(5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX5_r0_cr_mux5_r2g2               (0) //(5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX5_r0_cr_mux5_r2g3               (0) //(5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX5_r0_cr_mux5_r1g1               (0) //(5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX5_r0_cr_mux5_r1g2               (0) //(5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX5_r0_cr_mux5_r1g3               (0) //(5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX5_r0_cr_mux5_r2g1               (0) //(5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX5_r0_cr_mux5_r2g2               (0) //(5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX5_r0_cr_mux5_r2g3               (0) //(5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX5_r0_cr_mux5_r1g1               (0) //(5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX5_r0_cr_mux5_r1g2               (0) //(5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX5_r0_cr_mux5_r1g3               (0) //(5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX5_r0_cr_mux5_r2g1               (0) //(5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX5_r0_cr_mux5_r2g2               (0) //(5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX5_r0_cr_mux5_r2g3               (0) //(5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX5_r0_cr_mux5_r1g1               (0) //(5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX5_r0_cr_mux5_r1g2               (0) //(5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX5_r0_cr_mux5_r1g3               (0) //(5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX5_r0_cr_mux5_r2g1               (0) //(5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX5_r0_cr_mux5_r2g2               (0) //(5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX5_r0_cr_mux5_r2g3               (0) //(5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX5_r0_cr_mux5_r1g1               (0) //(5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX5_r0_cr_mux5_r1g2               (0) //(5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX5_r0_cr_mux5_r1g3               (0) //(5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX5_r0_cr_mux5_r2g1               (0) //(5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX5_r0_cr_mux5_r2g2               (0) //(5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX5_r0_cr_mux5_r2g3               (0) //(5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX5_r0_cr_mux5_r1g1               (0) //(5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX5_r0_cr_mux5_r1g2               (0) //(5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX5_r0_cr_mux5_r1g3               (0) //(5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX5_r0_cr_mux5_r2g1               (0) //(5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX5_r0_cr_mux5_r2g2               (0) //(5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX5_r0_cr_mux5_r2g3               (0) //(5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX5_r0_cr_mux5_r1g1               (0) //(5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX5_r0_cr_mux5_r1g2               (0) //(5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX5_r0_cr_mux5_r1g3               (0) //(5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX5_r0_cr_mux5_r2g1               (0) //(5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX5_r0_cr_mux5_r2g2               (0) //(5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX5_r0_cr_mux5_r2g3               (0) //(5)

// r0_cr_rg_mux6
#define PARAMSET_ROIC_0_R0_CR_RG_MUX6_r0_cr_mux6_r1g1               (0) //(5)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX6_r0_cr_mux6_r1g2               (0) //(5)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX6_r0_cr_mux6_r1g3               (0) //(5)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX6_r0_cr_mux6_r2g1               (0) //(5)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX6_r0_cr_mux6_r2g2               (0) //(5)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX6_r0_cr_mux6_r2g3               (0) //(5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX6_r0_cr_mux6_r1g1               (0) //(5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX6_r0_cr_mux6_r1g2               (0) //(5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX6_r0_cr_mux6_r1g3               (0) //(5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX6_r0_cr_mux6_r2g1               (0) //(5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX6_r0_cr_mux6_r2g2               (0) //(5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX6_r0_cr_mux6_r2g3               (0) //(5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX6_r0_cr_mux6_r1g1               (0) //(5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX6_r0_cr_mux6_r1g2               (0) //(5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX6_r0_cr_mux6_r1g3               (0) //(5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX6_r0_cr_mux6_r2g1               (0) //(5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX6_r0_cr_mux6_r2g2               (0) //(5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX6_r0_cr_mux6_r2g3               (0) //(5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX6_r0_cr_mux6_r1g1               (0) //(5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX6_r0_cr_mux6_r1g2               (0) //(5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX6_r0_cr_mux6_r1g3               (0) //(5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX6_r0_cr_mux6_r2g1               (0) //(5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX6_r0_cr_mux6_r2g2               (0) //(5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX6_r0_cr_mux6_r2g3               (0) //(5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX6_r0_cr_mux6_r1g1               (0) //(5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX6_r0_cr_mux6_r1g2               (0) //(5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX6_r0_cr_mux6_r1g3               (0) //(5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX6_r0_cr_mux6_r2g1               (0) //(5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX6_r0_cr_mux6_r2g2               (0) //(5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX6_r0_cr_mux6_r2g3               (0) //(5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX6_r0_cr_mux6_r1g1               (0) //(5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX6_r0_cr_mux6_r1g2               (0) //(5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX6_r0_cr_mux6_r1g3               (0) //(5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX6_r0_cr_mux6_r2g1               (0) //(5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX6_r0_cr_mux6_r2g2               (0) //(5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX6_r0_cr_mux6_r2g3               (0) //(5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX6_r0_cr_mux6_r1g1               (0) //(5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX6_r0_cr_mux6_r1g2               (0) //(5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX6_r0_cr_mux6_r1g3               (0) //(5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX6_r0_cr_mux6_r2g1               (0) //(5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX6_r0_cr_mux6_r2g2               (0) //(5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX6_r0_cr_mux6_r2g3               (0) //(5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX6_r0_cr_mux6_r1g1               (0) //(5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX6_r0_cr_mux6_r1g2               (0) //(5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX6_r0_cr_mux6_r1g3               (0) //(5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX6_r0_cr_mux6_r2g1               (0) //(5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX6_r0_cr_mux6_r2g2               (0) //(5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX6_r0_cr_mux6_r2g3               (0) //(5)

// r0_cr_rg_mux7
#define PARAMSET_ROIC_0_R0_CR_RG_MUX7_r0_cr_mux7_r1g1               (0) //(5)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX7_r0_cr_mux7_r1g2               (0) //(5)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX7_r0_cr_mux7_r1g3               (0) //(5)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX7_r0_cr_mux7_r2g1               (0) //(5)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX7_r0_cr_mux7_r2g2               (0) //(5)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX7_r0_cr_mux7_r2g3               (0) //(5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX7_r0_cr_mux7_r1g1               (0) //(5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX7_r0_cr_mux7_r1g2               (0) //(5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX7_r0_cr_mux7_r1g3               (0) //(5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX7_r0_cr_mux7_r2g1               (0) //(5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX7_r0_cr_mux7_r2g2               (0) //(5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX7_r0_cr_mux7_r2g3               (0) //(5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX7_r0_cr_mux7_r1g1               (0) //(5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX7_r0_cr_mux7_r1g2               (0) //(5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX7_r0_cr_mux7_r1g3               (0) //(5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX7_r0_cr_mux7_r2g1               (0) //(5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX7_r0_cr_mux7_r2g2               (0) //(5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX7_r0_cr_mux7_r2g3               (0) //(5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX7_r0_cr_mux7_r1g1               (0) //(5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX7_r0_cr_mux7_r1g2               (0) //(5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX7_r0_cr_mux7_r1g3               (0) //(5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX7_r0_cr_mux7_r2g1               (0) //(5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX7_r0_cr_mux7_r2g2               (0) //(5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX7_r0_cr_mux7_r2g3               (0) //(5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX7_r0_cr_mux7_r1g1               (0) //(5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX7_r0_cr_mux7_r1g2               (0) //(5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX7_r0_cr_mux7_r1g3               (0) //(5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX7_r0_cr_mux7_r2g1               (0) //(5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX7_r0_cr_mux7_r2g2               (0) //(5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX7_r0_cr_mux7_r2g3               (0) //(5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX7_r0_cr_mux7_r1g1               (0) //(5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX7_r0_cr_mux7_r1g2               (0) //(5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX7_r0_cr_mux7_r1g3               (0) //(5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX7_r0_cr_mux7_r2g1               (0) //(5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX7_r0_cr_mux7_r2g2               (0) //(5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX7_r0_cr_mux7_r2g3               (0) //(5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX7_r0_cr_mux7_r1g1               (0) //(5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX7_r0_cr_mux7_r1g2               (0) //(5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX7_r0_cr_mux7_r1g3               (0) //(5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX7_r0_cr_mux7_r2g1               (0) //(5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX7_r0_cr_mux7_r2g2               (0) //(5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX7_r0_cr_mux7_r2g3               (0) //(5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX7_r0_cr_mux7_r1g1               (0) //(5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX7_r0_cr_mux7_r1g2               (0) //(5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX7_r0_cr_mux7_r1g3               (0) //(5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX7_r0_cr_mux7_r2g1               (0) //(5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX7_r0_cr_mux7_r2g2               (0) //(5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX7_r0_cr_mux7_r2g3               (0) //(5)

// r0_cr_rg_mux8
#define PARAMSET_ROIC_0_R0_CR_RG_MUX8_r0_cr_mux8_r1g1               (0) //(5)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX8_r0_cr_mux8_r1g2               (0) //(5)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX8_r0_cr_mux8_r1g3               (0) //(5)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX8_r0_cr_mux8_r2g1               (0) //(5)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX8_r0_cr_mux8_r2g2               (0) //(5)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX8_r0_cr_mux8_r2g3               (0) //(5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX8_r0_cr_mux8_r1g1               (0) //(5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX8_r0_cr_mux8_r1g2               (0) //(5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX8_r0_cr_mux8_r1g3               (0) //(5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX8_r0_cr_mux8_r2g1               (0) //(5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX8_r0_cr_mux8_r2g2               (0) //(5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX8_r0_cr_mux8_r2g3               (0) //(5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX8_r0_cr_mux8_r1g1               (0) //(5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX8_r0_cr_mux8_r1g2               (0) //(5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX8_r0_cr_mux8_r1g3               (0) //(5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX8_r0_cr_mux8_r2g1               (0) //(5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX8_r0_cr_mux8_r2g2               (0) //(5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX8_r0_cr_mux8_r2g3               (0) //(5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX8_r0_cr_mux8_r1g1               (0) //(5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX8_r0_cr_mux8_r1g2               (0) //(5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX8_r0_cr_mux8_r1g3               (0) //(5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX8_r0_cr_mux8_r2g1               (0) //(5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX8_r0_cr_mux8_r2g2               (0) //(5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX8_r0_cr_mux8_r2g3               (0) //(5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX8_r0_cr_mux8_r1g1               (0) //(5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX8_r0_cr_mux8_r1g2               (0) //(5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX8_r0_cr_mux8_r1g3               (0) //(5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX8_r0_cr_mux8_r2g1               (0) //(5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX8_r0_cr_mux8_r2g2               (0) //(5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX8_r0_cr_mux8_r2g3               (0) //(5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX8_r0_cr_mux8_r1g1               (0) //(5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX8_r0_cr_mux8_r1g2               (0) //(5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX8_r0_cr_mux8_r1g3               (0) //(5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX8_r0_cr_mux8_r2g1               (0) //(5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX8_r0_cr_mux8_r2g2               (0) //(5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX8_r0_cr_mux8_r2g3               (0) //(5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX8_r0_cr_mux8_r1g1               (0) //(5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX8_r0_cr_mux8_r1g2               (0) //(5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX8_r0_cr_mux8_r1g3               (0) //(5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX8_r0_cr_mux8_r2g1               (0) //(5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX8_r0_cr_mux8_r2g2               (0) //(5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX8_r0_cr_mux8_r2g3               (0) //(5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX8_r0_cr_mux8_r1g1               (0) //(5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX8_r0_cr_mux8_r1g2               (0) //(5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX8_r0_cr_mux8_r1g3               (0) //(5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX8_r0_cr_mux8_r2g1               (0) //(5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX8_r0_cr_mux8_r2g2               (0) //(5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX8_r0_cr_mux8_r2g3               (0) //(5)

// r0_cr_rg_mux9
#define PARAMSET_ROIC_0_R0_CR_RG_MUX9_r0_cr_mux9_r1g1               (0) //(5)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX9_r0_cr_mux9_r1g2               (0) //(5)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX9_r0_cr_mux9_r1g3               (0) //(5)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX9_r0_cr_mux9_r2g1               (0) //(5)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX9_r0_cr_mux9_r2g2               (0) //(5)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX9_r0_cr_mux9_r2g3               (0) //(5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX9_r0_cr_mux9_r1g1               (0) //(5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX9_r0_cr_mux9_r1g2               (0) //(5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX9_r0_cr_mux9_r1g3               (0) //(5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX9_r0_cr_mux9_r2g1               (0) //(5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX9_r0_cr_mux9_r2g2               (0) //(5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX9_r0_cr_mux9_r2g3               (0) //(5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX9_r0_cr_mux9_r1g1               (0) //(5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX9_r0_cr_mux9_r1g2               (0) //(5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX9_r0_cr_mux9_r1g3               (0) //(5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX9_r0_cr_mux9_r2g1               (0) //(5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX9_r0_cr_mux9_r2g2               (0) //(5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX9_r0_cr_mux9_r2g3               (0) //(5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX9_r0_cr_mux9_r1g1               (0) //(5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX9_r0_cr_mux9_r1g2               (0) //(5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX9_r0_cr_mux9_r1g3               (0) //(5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX9_r0_cr_mux9_r2g1               (0) //(5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX9_r0_cr_mux9_r2g2               (0) //(5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX9_r0_cr_mux9_r2g3               (0) //(5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX9_r0_cr_mux9_r1g1               (0) //(5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX9_r0_cr_mux9_r1g2               (0) //(5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX9_r0_cr_mux9_r1g3               (0) //(5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX9_r0_cr_mux9_r2g1               (0) //(5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX9_r0_cr_mux9_r2g2               (0) //(5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX9_r0_cr_mux9_r2g3               (0) //(5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX9_r0_cr_mux9_r1g1               (0) //(5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX9_r0_cr_mux9_r1g2               (0) //(5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX9_r0_cr_mux9_r1g3               (0) //(5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX9_r0_cr_mux9_r2g1               (0) //(5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX9_r0_cr_mux9_r2g2               (0) //(5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX9_r0_cr_mux9_r2g3               (0) //(5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX9_r0_cr_mux9_r1g1               (0) //(5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX9_r0_cr_mux9_r1g2               (0) //(5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX9_r0_cr_mux9_r1g3               (0) //(5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX9_r0_cr_mux9_r2g1               (0) //(5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX9_r0_cr_mux9_r2g2               (0) //(5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX9_r0_cr_mux9_r2g3               (0) //(5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX9_r0_cr_mux9_r1g1               (0) //(5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX9_r0_cr_mux9_r1g2               (0) //(5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX9_r0_cr_mux9_r1g3               (0) //(5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX9_r0_cr_mux9_r2g1               (0) //(5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX9_r0_cr_mux9_r2g2               (0) //(5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX9_r0_cr_mux9_r2g3               (0) //(5)

// r0_cr_rg_mux10
#define PARAMSET_ROIC_0_R0_CR_RG_MUX10_r0_cr_mux10_r1g1            (0) // (5)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX10_r0_cr_mux10_r1g2            (0) // (5)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX10_r0_cr_mux10_r1g3            (0) // (5)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX10_r0_cr_mux10_r2g1            (0) // (5)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX10_r0_cr_mux10_r2g2            (0) // (5)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX10_r0_cr_mux10_r2g3            (0) // (5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX10_r0_cr_mux10_r1g1            (0) // (5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX10_r0_cr_mux10_r1g2            (0) // (5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX10_r0_cr_mux10_r1g3            (0) // (5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX10_r0_cr_mux10_r2g1            (0) // (5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX10_r0_cr_mux10_r2g2            (0) // (5)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX10_r0_cr_mux10_r2g3            (0) // (5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX10_r0_cr_mux10_r1g1            (0) // (5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX10_r0_cr_mux10_r1g2            (0) // (5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX10_r0_cr_mux10_r1g3            (0) // (5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX10_r0_cr_mux10_r2g1            (0) // (5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX10_r0_cr_mux10_r2g2            (0) // (5)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX10_r0_cr_mux10_r2g3            (0) // (5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX10_r0_cr_mux10_r1g1            (0) // (5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX10_r0_cr_mux10_r1g2            (0) // (5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX10_r0_cr_mux10_r1g3            (0) // (5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX10_r0_cr_mux10_r2g1            (0) // (5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX10_r0_cr_mux10_r2g2            (0) // (5)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX10_r0_cr_mux10_r2g3            (0) // (5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX10_r0_cr_mux10_r1g1            (0) // (5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX10_r0_cr_mux10_r1g2            (0) // (5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX10_r0_cr_mux10_r1g3            (0) // (5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX10_r0_cr_mux10_r2g1            (0) // (5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX10_r0_cr_mux10_r2g2            (0) // (5)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX10_r0_cr_mux10_r2g3            (0) // (5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX10_r0_cr_mux10_r1g1            (0) // (5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX10_r0_cr_mux10_r1g2            (0) // (5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX10_r0_cr_mux10_r1g3            (0) // (5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX10_r0_cr_mux10_r2g1            (0) // (5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX10_r0_cr_mux10_r2g2            (0) // (5)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX10_r0_cr_mux10_r2g3            (0) // (5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX10_r0_cr_mux10_r1g1            (0) // (5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX10_r0_cr_mux10_r1g2            (0) // (5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX10_r0_cr_mux10_r1g3            (0) // (5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX10_r0_cr_mux10_r2g1            (0) // (5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX10_r0_cr_mux10_r2g2            (0) // (5)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX10_r0_cr_mux10_r2g3            (0) // (5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX10_r0_cr_mux10_r1g1            (0) // (5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX10_r0_cr_mux10_r1g2            (0) // (5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX10_r0_cr_mux10_r1g3            (0) // (5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX10_r0_cr_mux10_r2g1            (0) // (5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX10_r0_cr_mux10_r2g2            (0) // (5)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX10_r0_cr_mux10_r2g3            (0) // (5)

// r0_cr_rg_mux11
#define PARAMSET_ROIC_0_R0_CR_RG_MUX11_r0_cr_mux11_r1g1             (0)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX11_r0_cr_mux11_r1g2             (0)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX11_r0_cr_mux11_r1g3             (0)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX11_r0_cr_mux11_r2g1             (0)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX11_r0_cr_mux11_r2g2             (0)
#define PARAMSET_ROIC_0_R0_CR_RG_MUX11_r0_cr_mux11_r2g3             (0)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX11_r0_cr_mux11_r1g1             (0)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX11_r0_cr_mux11_r1g2             (0)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX11_r0_cr_mux11_r1g3             (0)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX11_r0_cr_mux11_r2g1             (0)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX11_r0_cr_mux11_r2g2             (0)
#define PARAMSET_ROIC_1_R0_CR_RG_MUX11_r0_cr_mux11_r2g3             (0)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX11_r0_cr_mux11_r1g1             (0)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX11_r0_cr_mux11_r1g2             (0)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX11_r0_cr_mux11_r1g3             (0)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX11_r0_cr_mux11_r2g1             (0)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX11_r0_cr_mux11_r2g2             (0)
#define PARAMSET_ROIC_2_R0_CR_RG_MUX11_r0_cr_mux11_r2g3             (0)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX11_r0_cr_mux11_r1g1             (0)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX11_r0_cr_mux11_r1g2             (0)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX11_r0_cr_mux11_r1g3             (0)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX11_r0_cr_mux11_r2g1             (0)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX11_r0_cr_mux11_r2g2             (0)
#define PARAMSET_ROIC_3_R0_CR_RG_MUX11_r0_cr_mux11_r2g3             (0)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX11_r0_cr_mux11_r1g1             (0)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX11_r0_cr_mux11_r1g2             (0)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX11_r0_cr_mux11_r1g3             (0)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX11_r0_cr_mux11_r2g1             (0)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX11_r0_cr_mux11_r2g2             (0)
#define PARAMSET_ROIC_4_R0_CR_RG_MUX11_r0_cr_mux11_r2g3             (0)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX11_r0_cr_mux11_r1g1             (0)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX11_r0_cr_mux11_r1g2             (0)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX11_r0_cr_mux11_r1g3             (0)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX11_r0_cr_mux11_r2g1             (0)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX11_r0_cr_mux11_r2g2             (0)
#define PARAMSET_ROIC_5_R0_CR_RG_MUX11_r0_cr_mux11_r2g3             (0)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX11_r0_cr_mux11_r1g1             (0)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX11_r0_cr_mux11_r1g2             (0)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX11_r0_cr_mux11_r1g3             (0)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX11_r0_cr_mux11_r2g1             (0)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX11_r0_cr_mux11_r2g2             (0)
#define PARAMSET_ROIC_6_R0_CR_RG_MUX11_r0_cr_mux11_r2g3             (0)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX11_r0_cr_mux11_r1g1             (0)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX11_r0_cr_mux11_r1g2             (0)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX11_r0_cr_mux11_r1g3             (0)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX11_r0_cr_mux11_r2g1             (0)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX11_r0_cr_mux11_r2g2             (0)
#define PARAMSET_ROIC_7_R0_CR_RG_MUX11_r0_cr_mux11_r2g3             (0)

// r0_cr_r1g_muxe
#define PARAMSET_ROIC_0_R0_CR_R1G_MUXE_r0_cr_muxe_r1g1              (0)
#define PARAMSET_ROIC_0_R0_CR_R1G_MUXE_r0_cr_muxe_r1g2              (0)
#define PARAMSET_ROIC_0_R0_CR_R1G_MUXE_r0_cr_muxe_r1g3              (0)
#define PARAMSET_ROIC_0_R0_CR_R1G_MUXE_r0_cr_muxe_r2g1              (0)
#define PARAMSET_ROIC_0_R0_CR_R1G_MUXE_r0_cr_muxe_r2g2              (0)
#define PARAMSET_ROIC_0_R0_CR_R1G_MUXE_r0_cr_muxe_r2g3              (0)
#define PARAMSET_ROIC_1_R0_CR_R1G_MUXE_r0_cr_muxe_r1g1              (0)
#define PARAMSET_ROIC_1_R0_CR_R1G_MUXE_r0_cr_muxe_r1g2              (0)
#define PARAMSET_ROIC_1_R0_CR_R1G_MUXE_r0_cr_muxe_r1g3              (0)
#define PARAMSET_ROIC_1_R0_CR_R1G_MUXE_r0_cr_muxe_r2g1              (0)
#define PARAMSET_ROIC_1_R0_CR_R1G_MUXE_r0_cr_muxe_r2g2              (0)
#define PARAMSET_ROIC_1_R0_CR_R1G_MUXE_r0_cr_muxe_r2g3              (0)
#define PARAMSET_ROIC_2_R0_CR_R1G_MUXE_r0_cr_muxe_r1g1              (0)
#define PARAMSET_ROIC_2_R0_CR_R1G_MUXE_r0_cr_muxe_r1g2              (0)
#define PARAMSET_ROIC_2_R0_CR_R1G_MUXE_r0_cr_muxe_r1g3              (0)
#define PARAMSET_ROIC_2_R0_CR_R1G_MUXE_r0_cr_muxe_r2g1              (0)
#define PARAMSET_ROIC_2_R0_CR_R1G_MUXE_r0_cr_muxe_r2g2              (0)
#define PARAMSET_ROIC_2_R0_CR_R1G_MUXE_r0_cr_muxe_r2g3              (0)
#define PARAMSET_ROIC_3_R0_CR_R1G_MUXE_r0_cr_muxe_r1g1              (0)
#define PARAMSET_ROIC_3_R0_CR_R1G_MUXE_r0_cr_muxe_r1g2              (0)
#define PARAMSET_ROIC_3_R0_CR_R1G_MUXE_r0_cr_muxe_r1g3              (0)
#define PARAMSET_ROIC_3_R0_CR_R1G_MUXE_r0_cr_muxe_r2g1              (0)
#define PARAMSET_ROIC_3_R0_CR_R1G_MUXE_r0_cr_muxe_r2g2              (0)
#define PARAMSET_ROIC_3_R0_CR_R1G_MUXE_r0_cr_muxe_r2g3              (0)
#define PARAMSET_ROIC_4_R0_CR_R1G_MUXE_r0_cr_muxe_r1g1              (0)
#define PARAMSET_ROIC_4_R0_CR_R1G_MUXE_r0_cr_muxe_r1g2              (0)
#define PARAMSET_ROIC_4_R0_CR_R1G_MUXE_r0_cr_muxe_r1g3              (0)
#define PARAMSET_ROIC_4_R0_CR_R1G_MUXE_r0_cr_muxe_r2g1              (0)
#define PARAMSET_ROIC_4_R0_CR_R1G_MUXE_r0_cr_muxe_r2g2              (0)
#define PARAMSET_ROIC_4_R0_CR_R1G_MUXE_r0_cr_muxe_r2g3              (0)
#define PARAMSET_ROIC_5_R0_CR_R1G_MUXE_r0_cr_muxe_r1g1              (0)
#define PARAMSET_ROIC_5_R0_CR_R1G_MUXE_r0_cr_muxe_r1g2              (0)
#define PARAMSET_ROIC_5_R0_CR_R1G_MUXE_r0_cr_muxe_r1g3              (0)
#define PARAMSET_ROIC_5_R0_CR_R1G_MUXE_r0_cr_muxe_r2g1              (0)
#define PARAMSET_ROIC_5_R0_CR_R1G_MUXE_r0_cr_muxe_r2g2              (0)
#define PARAMSET_ROIC_5_R0_CR_R1G_MUXE_r0_cr_muxe_r2g3              (0)
#define PARAMSET_ROIC_6_R0_CR_R1G_MUXE_r0_cr_muxe_r1g1              (0)
#define PARAMSET_ROIC_6_R0_CR_R1G_MUXE_r0_cr_muxe_r1g2              (0)
#define PARAMSET_ROIC_6_R0_CR_R1G_MUXE_r0_cr_muxe_r1g3              (0)
#define PARAMSET_ROIC_6_R0_CR_R1G_MUXE_r0_cr_muxe_r2g1              (0)
#define PARAMSET_ROIC_6_R0_CR_R1G_MUXE_r0_cr_muxe_r2g2              (0)
#define PARAMSET_ROIC_6_R0_CR_R1G_MUXE_r0_cr_muxe_r2g3              (0)
#define PARAMSET_ROIC_7_R0_CR_R1G_MUXE_r0_cr_muxe_r1g1              (0)
#define PARAMSET_ROIC_7_R0_CR_R1G_MUXE_r0_cr_muxe_r1g2              (0)
#define PARAMSET_ROIC_7_R0_CR_R1G_MUXE_r0_cr_muxe_r1g3              (0)
#define PARAMSET_ROIC_7_R0_CR_R1G_MUXE_r0_cr_muxe_r2g1              (0)
#define PARAMSET_ROIC_7_R0_CR_R1G_MUXE_r0_cr_muxe_r2g2              (0)
#define PARAMSET_ROIC_7_R0_CR_R1G_MUXE_r0_cr_muxe_r2g3              (0)

// r0_cr_r1g_muxo
#define PARAMSET_ROIC_0_R0_CR_R1G_MUXO_r0_cr_muxo_r1g1              (0)
#define PARAMSET_ROIC_0_R0_CR_R1G_MUXO_r0_cr_muxo_r1g2              (0)
#define PARAMSET_ROIC_0_R0_CR_R1G_MUXO_r0_cr_muxo_r1g3              (0)
#define PARAMSET_ROIC_0_R0_CR_R1G_MUXO_r0_cr_muxo_r2g1              (0)
#define PARAMSET_ROIC_0_R0_CR_R1G_MUXO_r0_cr_muxo_r2g2              (0)
#define PARAMSET_ROIC_0_R0_CR_R1G_MUXO_r0_cr_muxo_r2g3              (0)
#define PARAMSET_ROIC_1_R0_CR_R1G_MUXO_r0_cr_muxo_r1g1              (0)
#define PARAMSET_ROIC_1_R0_CR_R1G_MUXO_r0_cr_muxo_r1g2              (0)
#define PARAMSET_ROIC_1_R0_CR_R1G_MUXO_r0_cr_muxo_r1g3              (0)
#define PARAMSET_ROIC_1_R0_CR_R1G_MUXO_r0_cr_muxo_r2g1              (0)
#define PARAMSET_ROIC_1_R0_CR_R1G_MUXO_r0_cr_muxo_r2g2              (0)
#define PARAMSET_ROIC_1_R0_CR_R1G_MUXO_r0_cr_muxo_r2g3              (0)
#define PARAMSET_ROIC_2_R0_CR_R1G_MUXO_r0_cr_muxo_r1g1              (0)
#define PARAMSET_ROIC_2_R0_CR_R1G_MUXO_r0_cr_muxo_r1g2              (0)
#define PARAMSET_ROIC_2_R0_CR_R1G_MUXO_r0_cr_muxo_r1g3              (0)
#define PARAMSET_ROIC_2_R0_CR_R1G_MUXO_r0_cr_muxo_r2g1              (0)
#define PARAMSET_ROIC_2_R0_CR_R1G_MUXO_r0_cr_muxo_r2g2              (0)
#define PARAMSET_ROIC_2_R0_CR_R1G_MUXO_r0_cr_muxo_r2g3              (0)
#define PARAMSET_ROIC_3_R0_CR_R1G_MUXO_r0_cr_muxo_r1g1              (0)
#define PARAMSET_ROIC_3_R0_CR_R1G_MUXO_r0_cr_muxo_r1g2              (0)
#define PARAMSET_ROIC_3_R0_CR_R1G_MUXO_r0_cr_muxo_r1g3              (0)
#define PARAMSET_ROIC_3_R0_CR_R1G_MUXO_r0_cr_muxo_r2g1              (0)
#define PARAMSET_ROIC_3_R0_CR_R1G_MUXO_r0_cr_muxo_r2g2              (0)
#define PARAMSET_ROIC_3_R0_CR_R1G_MUXO_r0_cr_muxo_r2g3              (0)
#define PARAMSET_ROIC_4_R0_CR_R1G_MUXO_r0_cr_muxo_r1g1              (0)
#define PARAMSET_ROIC_4_R0_CR_R1G_MUXO_r0_cr_muxo_r1g2              (0)
#define PARAMSET_ROIC_4_R0_CR_R1G_MUXO_r0_cr_muxo_r1g3              (0)
#define PARAMSET_ROIC_4_R0_CR_R1G_MUXO_r0_cr_muxo_r2g1              (0)
#define PARAMSET_ROIC_4_R0_CR_R1G_MUXO_r0_cr_muxo_r2g2              (0)
#define PARAMSET_ROIC_4_R0_CR_R1G_MUXO_r0_cr_muxo_r2g3              (0)
#define PARAMSET_ROIC_5_R0_CR_R1G_MUXO_r0_cr_muxo_r1g1              (0)
#define PARAMSET_ROIC_5_R0_CR_R1G_MUXO_r0_cr_muxo_r1g2              (0)
#define PARAMSET_ROIC_5_R0_CR_R1G_MUXO_r0_cr_muxo_r1g3              (0)
#define PARAMSET_ROIC_5_R0_CR_R1G_MUXO_r0_cr_muxo_r2g1              (0)
#define PARAMSET_ROIC_5_R0_CR_R1G_MUXO_r0_cr_muxo_r2g2              (0)
#define PARAMSET_ROIC_5_R0_CR_R1G_MUXO_r0_cr_muxo_r2g3              (0)
#define PARAMSET_ROIC_6_R0_CR_R1G_MUXO_r0_cr_muxo_r1g1              (0)
#define PARAMSET_ROIC_6_R0_CR_R1G_MUXO_r0_cr_muxo_r1g2              (0)
#define PARAMSET_ROIC_6_R0_CR_R1G_MUXO_r0_cr_muxo_r1g3              (0)
#define PARAMSET_ROIC_6_R0_CR_R1G_MUXO_r0_cr_muxo_r2g1              (0)
#define PARAMSET_ROIC_6_R0_CR_R1G_MUXO_r0_cr_muxo_r2g2              (0)
#define PARAMSET_ROIC_6_R0_CR_R1G_MUXO_r0_cr_muxo_r2g3              (0)
#define PARAMSET_ROIC_7_R0_CR_R1G_MUXO_r0_cr_muxo_r1g1              (0)
#define PARAMSET_ROIC_7_R0_CR_R1G_MUXO_r0_cr_muxo_r1g2              (0)
#define PARAMSET_ROIC_7_R0_CR_R1G_MUXO_r0_cr_muxo_r1g3              (0)
#define PARAMSET_ROIC_7_R0_CR_R1G_MUXO_r0_cr_muxo_r2g1              (0)
#define PARAMSET_ROIC_7_R0_CR_R1G_MUXO_r0_cr_muxo_r2g2              (0)
#define PARAMSET_ROIC_7_R0_CR_R1G_MUXO_r0_cr_muxo_r2g3              (0)


// Global Tune
// r0_cr_gtune1 
#define PARAMSET_ROIC_0_R0_CR_GTUNE1_r0_mux1_gtune                  (1)
#define PARAMSET_ROIC_0_R0_CR_GTUNE1_r0_mux2_gtune                  (1)
#define PARAMSET_ROIC_0_R0_CR_GTUNE1_r0_mux3_gtune                  (1)
#define PARAMSET_ROIC_0_R0_CR_GTUNE1_r0_mux4_gtune                  (1)
#define PARAMSET_ROIC_0_R0_CR_GTUNE1_r0_mux5_gtune                  (1)
#define PARAMSET_ROIC_0_R0_CR_GTUNE1_r0_mux6_gtune                  (1)
#define PARAMSET_ROIC_0_R0_CR_GTUNE1_r0_mux7_gtune                  (1)
#define PARAMSET_ROIC_0_R0_CR_GTUNE1_r0_mux8_gtune                  (1)
#define PARAMSET_ROIC_0_R0_CR_GTUNE1_r0_mux9_gtune                  (1)
#define PARAMSET_ROIC_0_R0_CR_GTUNE1_r0_mux10_gtune                (1)
                                                                                                                  
#define PARAMSET_ROIC_1_R0_CR_GTUNE1_r0_mux1_gtune                  (1)
#define PARAMSET_ROIC_1_R0_CR_GTUNE1_r0_mux2_gtune                  (1)
#define PARAMSET_ROIC_1_R0_CR_GTUNE1_r0_mux3_gtune                  (1)
#define PARAMSET_ROIC_1_R0_CR_GTUNE1_r0_mux4_gtune                  (1)
#define PARAMSET_ROIC_1_R0_CR_GTUNE1_r0_mux5_gtune                  (1)
#define PARAMSET_ROIC_1_R0_CR_GTUNE1_r0_mux6_gtune                  (1)
#define PARAMSET_ROIC_1_R0_CR_GTUNE1_r0_mux7_gtune                  (1)
#define PARAMSET_ROIC_1_R0_CR_GTUNE1_r0_mux8_gtune                  (1)
#define PARAMSET_ROIC_1_R0_CR_GTUNE1_r0_mux9_gtune                  (1)
#define PARAMSET_ROIC_1_R0_CR_GTUNE1_r0_mux10_gtune                (1)
                                                                                                                  
#define PARAMSET_ROIC_2_R0_CR_GTUNE1_r0_mux1_gtune                  (1)
#define PARAMSET_ROIC_2_R0_CR_GTUNE1_r0_mux2_gtune                  (1)
#define PARAMSET_ROIC_2_R0_CR_GTUNE1_r0_mux3_gtune                  (1)
#define PARAMSET_ROIC_2_R0_CR_GTUNE1_r0_mux4_gtune                  (1)
#define PARAMSET_ROIC_2_R0_CR_GTUNE1_r0_mux5_gtune                  (1)
#define PARAMSET_ROIC_2_R0_CR_GTUNE1_r0_mux6_gtune                  (1)
#define PARAMSET_ROIC_2_R0_CR_GTUNE1_r0_mux7_gtune                  (1)
#define PARAMSET_ROIC_2_R0_CR_GTUNE1_r0_mux8_gtune                  (1)
#define PARAMSET_ROIC_2_R0_CR_GTUNE1_r0_mux9_gtune                  (1)
#define PARAMSET_ROIC_2_R0_CR_GTUNE1_r0_mux10_gtune                (1)
                                                                                                                  
#define PARAMSET_ROIC_3_R0_CR_GTUNE1_r0_mux1_gtune                  (1)
#define PARAMSET_ROIC_3_R0_CR_GTUNE1_r0_mux2_gtune                  (1)
#define PARAMSET_ROIC_3_R0_CR_GTUNE1_r0_mux3_gtune                  (1)
#define PARAMSET_ROIC_3_R0_CR_GTUNE1_r0_mux4_gtune                  (1)
#define PARAMSET_ROIC_3_R0_CR_GTUNE1_r0_mux5_gtune                  (1)
#define PARAMSET_ROIC_3_R0_CR_GTUNE1_r0_mux6_gtune                  (1)
#define PARAMSET_ROIC_3_R0_CR_GTUNE1_r0_mux7_gtune                  (1)
#define PARAMSET_ROIC_3_R0_CR_GTUNE1_r0_mux8_gtune                  (1)
#define PARAMSET_ROIC_3_R0_CR_GTUNE1_r0_mux9_gtune                  (1)
#define PARAMSET_ROIC_3_R0_CR_GTUNE1_r0_mux10_gtune                (1)
                                                                                                                  
#define PARAMSET_ROIC_4_R0_CR_GTUNE1_r0_mux1_gtune                  (1)
#define PARAMSET_ROIC_4_R0_CR_GTUNE1_r0_mux2_gtune                  (1)
#define PARAMSET_ROIC_4_R0_CR_GTUNE1_r0_mux3_gtune                  (1)
#define PARAMSET_ROIC_4_R0_CR_GTUNE1_r0_mux4_gtune                  (1)
#define PARAMSET_ROIC_4_R0_CR_GTUNE1_r0_mux5_gtune                  (1)
#define PARAMSET_ROIC_4_R0_CR_GTUNE1_r0_mux6_gtune                  (1)
#define PARAMSET_ROIC_4_R0_CR_GTUNE1_r0_mux7_gtune                  (1)
#define PARAMSET_ROIC_4_R0_CR_GTUNE1_r0_mux8_gtune                  (1)
#define PARAMSET_ROIC_4_R0_CR_GTUNE1_r0_mux9_gtune                  (1)
#define PARAMSET_ROIC_4_R0_CR_GTUNE1_r0_mux10_gtune                (1)
                                                                                                                  
#define PARAMSET_ROIC_5_R0_CR_GTUNE1_r0_mux1_gtune                  (1)
#define PARAMSET_ROIC_5_R0_CR_GTUNE1_r0_mux2_gtune                  (1)
#define PARAMSET_ROIC_5_R0_CR_GTUNE1_r0_mux3_gtune                  (1)
#define PARAMSET_ROIC_5_R0_CR_GTUNE1_r0_mux4_gtune                  (1)
#define PARAMSET_ROIC_5_R0_CR_GTUNE1_r0_mux5_gtune                  (1)
#define PARAMSET_ROIC_5_R0_CR_GTUNE1_r0_mux6_gtune                  (1)
#define PARAMSET_ROIC_5_R0_CR_GTUNE1_r0_mux7_gtune                  (1)
#define PARAMSET_ROIC_5_R0_CR_GTUNE1_r0_mux8_gtune                  (1)
#define PARAMSET_ROIC_5_R0_CR_GTUNE1_r0_mux9_gtune                  (1)
#define PARAMSET_ROIC_5_R0_CR_GTUNE1_r0_mux10_gtune                (1)
                                                                                                                  
#define PARAMSET_ROIC_6_R0_CR_GTUNE1_r0_mux1_gtune                  (1)
#define PARAMSET_ROIC_6_R0_CR_GTUNE1_r0_mux2_gtune                  (1)
#define PARAMSET_ROIC_6_R0_CR_GTUNE1_r0_mux3_gtune                  (1)
#define PARAMSET_ROIC_6_R0_CR_GTUNE1_r0_mux4_gtune                  (1)
#define PARAMSET_ROIC_6_R0_CR_GTUNE1_r0_mux5_gtune                  (1)
#define PARAMSET_ROIC_6_R0_CR_GTUNE1_r0_mux6_gtune                  (1)
#define PARAMSET_ROIC_6_R0_CR_GTUNE1_r0_mux7_gtune                  (1)
#define PARAMSET_ROIC_6_R0_CR_GTUNE1_r0_mux8_gtune                  (1)
#define PARAMSET_ROIC_6_R0_CR_GTUNE1_r0_mux9_gtune                  (1)
#define PARAMSET_ROIC_6_R0_CR_GTUNE1_r0_mux10_gtune                (1)
                                                                                                                  
#define PARAMSET_ROIC_7_R0_CR_GTUNE1_r0_mux1_gtune                  (1)
#define PARAMSET_ROIC_7_R0_CR_GTUNE1_r0_mux2_gtune                  (1)
#define PARAMSET_ROIC_7_R0_CR_GTUNE1_r0_mux3_gtune                  (1)
#define PARAMSET_ROIC_7_R0_CR_GTUNE1_r0_mux4_gtune                  (1)
#define PARAMSET_ROIC_7_R0_CR_GTUNE1_r0_mux5_gtune                  (1)
#define PARAMSET_ROIC_7_R0_CR_GTUNE1_r0_mux6_gtune                  (1)
#define PARAMSET_ROIC_7_R0_CR_GTUNE1_r0_mux7_gtune                  (1)
#define PARAMSET_ROIC_7_R0_CR_GTUNE1_r0_mux8_gtune                  (1)
#define PARAMSET_ROIC_7_R0_CR_GTUNE1_r0_mux9_gtune                  (1)
#define PARAMSET_ROIC_7_R0_CR_GTUNE1_r0_mux10_gtune                (1)

// r0_cr_gtune2
#define PARAMSET_ROIC_0_R0_CR_GTUNE2_r0_mux11_gtune                 (0)
#define PARAMSET_ROIC_0_R0_CR_GTUNE2_r0_muxeo_gtune                 (0)
#define PARAMSET_ROIC_1_R0_CR_GTUNE2_r0_mux11_gtune                 (0)
#define PARAMSET_ROIC_1_R0_CR_GTUNE2_r0_muxeo_gtune                 (0)
#define PARAMSET_ROIC_2_R0_CR_GTUNE2_r0_mux11_gtune                 (0)
#define PARAMSET_ROIC_2_R0_CR_GTUNE2_r0_muxeo_gtune                 (0)
#define PARAMSET_ROIC_3_R0_CR_GTUNE2_r0_mux11_gtune                 (0)
#define PARAMSET_ROIC_3_R0_CR_GTUNE2_r0_muxeo_gtune                 (0)
#define PARAMSET_ROIC_4_R0_CR_GTUNE2_r0_mux11_gtune                 (0)
#define PARAMSET_ROIC_4_R0_CR_GTUNE2_r0_muxeo_gtune                 (0)
#define PARAMSET_ROIC_5_R0_CR_GTUNE2_r0_mux11_gtune                 (0)
#define PARAMSET_ROIC_5_R0_CR_GTUNE2_r0_muxeo_gtune                 (0)
#define PARAMSET_ROIC_6_R0_CR_GTUNE2_r0_mux11_gtune                 (0)
#define PARAMSET_ROIC_6_R0_CR_GTUNE2_r0_muxeo_gtune                 (0)
#define PARAMSET_ROIC_7_R0_CR_GTUNE2_r0_mux11_gtune                 (0)
#define PARAMSET_ROIC_7_R0_CR_GTUNE2_r0_muxeo_gtune                 (0)

// r0_tune_group_sel1
#define PARAMSET_ROIC_0_R0_TUNE_GROUP_SEL1_r0_cr_mux1_row2_gsel     (0)
#define PARAMSET_ROIC_0_R0_TUNE_GROUP_SEL1_r0_cr_mux1_row3_gsel     (0)
#define PARAMSET_ROIC_0_R0_TUNE_GROUP_SEL1_r0_cr_mux1_row4_gsel     (1)
#define PARAMSET_ROIC_0_R0_TUNE_GROUP_SEL1_r0_cr_mux2_row2_gsel     (0)
#define PARAMSET_ROIC_0_R0_TUNE_GROUP_SEL1_r0_cr_mux2_row3_gsel     (0)
#define PARAMSET_ROIC_0_R0_TUNE_GROUP_SEL1_r0_cr_mux2_row4_gsel     (1)
#define PARAMSET_ROIC_0_R0_TUNE_GROUP_SEL1_r0_cr_mux3_row2_gsel     (0)
#define PARAMSET_ROIC_0_R0_TUNE_GROUP_SEL1_r0_cr_mux3_row3_gsel     (0)
#define PARAMSET_ROIC_0_R0_TUNE_GROUP_SEL1_r0_cr_mux3_row4_gsel     (1)
#define PARAMSET_ROIC_0_R0_TUNE_GROUP_SEL1_r0_cr_mux4_row2_gsel     (0)
#define PARAMSET_ROIC_0_R0_TUNE_GROUP_SEL1_r0_cr_mux4_row3_gsel     (0)
#define PARAMSET_ROIC_0_R0_TUNE_GROUP_SEL1_r0_cr_mux4_row4_gsel     (1)
#define PARAMSET_ROIC_0_R0_TUNE_GROUP_SEL1_r0_cr_mux5_row2_gsel     (0)
#define PARAMSET_ROIC_0_R0_TUNE_GROUP_SEL1_r0_cr_mux5_row3_gsel     (0)
#define PARAMSET_ROIC_0_R0_TUNE_GROUP_SEL1_r0_cr_mux5_row4_gsel     (1)
#define PARAMSET_ROIC_0_R0_TUNE_GROUP_SEL1_r0_cr_mux6_row2_gsel     (0)
#define PARAMSET_ROIC_0_R0_TUNE_GROUP_SEL1_r0_cr_mux6_row3_gsel     (0)
#define PARAMSET_ROIC_0_R0_TUNE_GROUP_SEL1_r0_cr_mux6_row4_gsel     (1)
#define PARAMSET_ROIC_0_R0_TUNE_GROUP_SEL2_r0_cr_mux7_row2_gsel     (0)
#define PARAMSET_ROIC_0_R0_TUNE_GROUP_SEL2_r0_cr_mux7_row3_gsel     (0)
#define PARAMSET_ROIC_0_R0_TUNE_GROUP_SEL2_r0_cr_mux7_row4_gsel     (1)
#define PARAMSET_ROIC_0_R0_TUNE_GROUP_SEL2_r0_cr_mux8_row2_gsel     (0)
#define PARAMSET_ROIC_0_R0_TUNE_GROUP_SEL2_r0_cr_mux8_row3_gsel     (0)
#define PARAMSET_ROIC_0_R0_TUNE_GROUP_SEL2_r0_cr_mux8_row4_gsel     (1)
#define PARAMSET_ROIC_0_R0_TUNE_GROUP_SEL2_r0_cr_mux9_row2_gsel     (0)
#define PARAMSET_ROIC_0_R0_TUNE_GROUP_SEL2_r0_cr_mux9_row3_gsel     (0)
#define PARAMSET_ROIC_0_R0_TUNE_GROUP_SEL2_r0_cr_mux9_row4_gsel     (1)
#define PARAMSET_ROIC_0_R0_TUNE_GROUP_SEL2_r0_cr_mux10_row2_gsel    (0)
#define PARAMSET_ROIC_0_R0_TUNE_GROUP_SEL2_r0_cr_mux10_row3_gsel    (0)
#define PARAMSET_ROIC_0_R0_TUNE_GROUP_SEL2_r0_cr_mux10_row4_gsel    (1)
#define PARAMSET_ROIC_0_R0_TUNE_GROUP_SEL2_r0_cr_mux11_row2_gsel    (0)
#define PARAMSET_ROIC_0_R0_TUNE_GROUP_SEL2_r0_cr_mux11_row3_gsel    (0)
#define PARAMSET_ROIC_0_R0_TUNE_GROUP_SEL2_r0_cr_mux11_row4_gsel    (1)
#define PARAMSET_ROIC_0_R0_TUNE_GROUP_SEL2_r0_cr_muxeo_row2_gsel    (0)
#define PARAMSET_ROIC_0_R0_TUNE_GROUP_SEL2_r0_cr_muxeo_row3_gsel    (0)
#define PARAMSET_ROIC_0_R0_TUNE_GROUP_SEL2_r0_cr_muxeo_row4_gsel    (1)


#define PARAMSET_ROIC_1_R0_TUNE_GROUP_SEL1_r0_cr_mux1_row2_gsel     (0)
#define PARAMSET_ROIC_1_R0_TUNE_GROUP_SEL1_r0_cr_mux1_row3_gsel     (0)
#define PARAMSET_ROIC_1_R0_TUNE_GROUP_SEL1_r0_cr_mux1_row4_gsel     (1)
#define PARAMSET_ROIC_1_R0_TUNE_GROUP_SEL1_r0_cr_mux2_row2_gsel     (0)
#define PARAMSET_ROIC_1_R0_TUNE_GROUP_SEL1_r0_cr_mux2_row3_gsel     (0)
#define PARAMSET_ROIC_1_R0_TUNE_GROUP_SEL1_r0_cr_mux2_row4_gsel     (1)
#define PARAMSET_ROIC_1_R0_TUNE_GROUP_SEL1_r0_cr_mux3_row2_gsel     (0)
#define PARAMSET_ROIC_1_R0_TUNE_GROUP_SEL1_r0_cr_mux3_row3_gsel     (0)
#define PARAMSET_ROIC_1_R0_TUNE_GROUP_SEL1_r0_cr_mux3_row4_gsel     (1)
#define PARAMSET_ROIC_1_R0_TUNE_GROUP_SEL1_r0_cr_mux4_row2_gsel     (0)
#define PARAMSET_ROIC_1_R0_TUNE_GROUP_SEL1_r0_cr_mux4_row3_gsel     (0)
#define PARAMSET_ROIC_1_R0_TUNE_GROUP_SEL1_r0_cr_mux4_row4_gsel     (1)
#define PARAMSET_ROIC_1_R0_TUNE_GROUP_SEL1_r0_cr_mux5_row2_gsel     (0)
#define PARAMSET_ROIC_1_R0_TUNE_GROUP_SEL1_r0_cr_mux5_row3_gsel     (0)
#define PARAMSET_ROIC_1_R0_TUNE_GROUP_SEL1_r0_cr_mux5_row4_gsel     (1)
#define PARAMSET_ROIC_1_R0_TUNE_GROUP_SEL1_r0_cr_mux6_row2_gsel     (0)
#define PARAMSET_ROIC_1_R0_TUNE_GROUP_SEL1_r0_cr_mux6_row3_gsel     (0)
#define PARAMSET_ROIC_1_R0_TUNE_GROUP_SEL1_r0_cr_mux6_row4_gsel     (1)
#define PARAMSET_ROIC_1_R0_TUNE_GROUP_SEL2_r0_cr_mux7_row2_gsel     (0)
#define PARAMSET_ROIC_1_R0_TUNE_GROUP_SEL2_r0_cr_mux7_row3_gsel     (0)
#define PARAMSET_ROIC_1_R0_TUNE_GROUP_SEL2_r0_cr_mux7_row4_gsel     (1)
#define PARAMSET_ROIC_1_R0_TUNE_GROUP_SEL2_r0_cr_mux8_row2_gsel     (0)
#define PARAMSET_ROIC_1_R0_TUNE_GROUP_SEL2_r0_cr_mux8_row3_gsel     (0)
#define PARAMSET_ROIC_1_R0_TUNE_GROUP_SEL2_r0_cr_mux8_row4_gsel     (1)
#define PARAMSET_ROIC_1_R0_TUNE_GROUP_SEL2_r0_cr_mux9_row2_gsel     (0)
#define PARAMSET_ROIC_1_R0_TUNE_GROUP_SEL2_r0_cr_mux9_row3_gsel     (0)
#define PARAMSET_ROIC_1_R0_TUNE_GROUP_SEL2_r0_cr_mux9_row4_gsel     (1)
#define PARAMSET_ROIC_1_R0_TUNE_GROUP_SEL2_r0_cr_mux10_row2_gsel    (0)
#define PARAMSET_ROIC_1_R0_TUNE_GROUP_SEL2_r0_cr_mux10_row3_gsel    (0)
#define PARAMSET_ROIC_1_R0_TUNE_GROUP_SEL2_r0_cr_mux10_row4_gsel    (1)
#define PARAMSET_ROIC_1_R0_TUNE_GROUP_SEL2_r0_cr_mux11_row2_gsel    (0)
#define PARAMSET_ROIC_1_R0_TUNE_GROUP_SEL2_r0_cr_mux11_row3_gsel    (0)
#define PARAMSET_ROIC_1_R0_TUNE_GROUP_SEL2_r0_cr_mux11_row4_gsel    (1)
#define PARAMSET_ROIC_1_R0_TUNE_GROUP_SEL2_r0_cr_muxeo_row2_gsel    (0)
#define PARAMSET_ROIC_1_R0_TUNE_GROUP_SEL2_r0_cr_muxeo_row3_gsel    (0)
#define PARAMSET_ROIC_1_R0_TUNE_GROUP_SEL2_r0_cr_muxeo_row4_gsel    (1)


#define PARAMSET_ROIC_2_R0_TUNE_GROUP_SEL1_r0_cr_mux1_row2_gsel     (0)
#define PARAMSET_ROIC_2_R0_TUNE_GROUP_SEL1_r0_cr_mux1_row3_gsel     (0)
#define PARAMSET_ROIC_2_R0_TUNE_GROUP_SEL1_r0_cr_mux1_row4_gsel     (1)
#define PARAMSET_ROIC_2_R0_TUNE_GROUP_SEL1_r0_cr_mux2_row2_gsel     (0)
#define PARAMSET_ROIC_2_R0_TUNE_GROUP_SEL1_r0_cr_mux2_row3_gsel     (0)
#define PARAMSET_ROIC_2_R0_TUNE_GROUP_SEL1_r0_cr_mux2_row4_gsel     (1)
#define PARAMSET_ROIC_2_R0_TUNE_GROUP_SEL1_r0_cr_mux3_row2_gsel     (0)
#define PARAMSET_ROIC_2_R0_TUNE_GROUP_SEL1_r0_cr_mux3_row3_gsel     (0)
#define PARAMSET_ROIC_2_R0_TUNE_GROUP_SEL1_r0_cr_mux3_row4_gsel     (1)
#define PARAMSET_ROIC_2_R0_TUNE_GROUP_SEL1_r0_cr_mux4_row2_gsel     (0)
#define PARAMSET_ROIC_2_R0_TUNE_GROUP_SEL1_r0_cr_mux4_row3_gsel     (0)
#define PARAMSET_ROIC_2_R0_TUNE_GROUP_SEL1_r0_cr_mux4_row4_gsel     (1)
#define PARAMSET_ROIC_2_R0_TUNE_GROUP_SEL1_r0_cr_mux5_row2_gsel     (0)
#define PARAMSET_ROIC_2_R0_TUNE_GROUP_SEL1_r0_cr_mux5_row3_gsel     (0)
#define PARAMSET_ROIC_2_R0_TUNE_GROUP_SEL1_r0_cr_mux5_row4_gsel     (1)
#define PARAMSET_ROIC_2_R0_TUNE_GROUP_SEL1_r0_cr_mux6_row2_gsel     (0)
#define PARAMSET_ROIC_2_R0_TUNE_GROUP_SEL1_r0_cr_mux6_row3_gsel     (0)
#define PARAMSET_ROIC_2_R0_TUNE_GROUP_SEL1_r0_cr_mux6_row4_gsel     (1)
#define PARAMSET_ROIC_2_R0_TUNE_GROUP_SEL2_r0_cr_mux7_row2_gsel     (0)
#define PARAMSET_ROIC_2_R0_TUNE_GROUP_SEL2_r0_cr_mux7_row3_gsel     (0)
#define PARAMSET_ROIC_2_R0_TUNE_GROUP_SEL2_r0_cr_mux7_row4_gsel     (1)
#define PARAMSET_ROIC_2_R0_TUNE_GROUP_SEL2_r0_cr_mux8_row2_gsel     (0)
#define PARAMSET_ROIC_2_R0_TUNE_GROUP_SEL2_r0_cr_mux8_row3_gsel     (0)
#define PARAMSET_ROIC_2_R0_TUNE_GROUP_SEL2_r0_cr_mux8_row4_gsel     (1)
#define PARAMSET_ROIC_2_R0_TUNE_GROUP_SEL2_r0_cr_mux9_row2_gsel     (0)
#define PARAMSET_ROIC_2_R0_TUNE_GROUP_SEL2_r0_cr_mux9_row3_gsel     (0)
#define PARAMSET_ROIC_2_R0_TUNE_GROUP_SEL2_r0_cr_mux9_row4_gsel     (1)
#define PARAMSET_ROIC_2_R0_TUNE_GROUP_SEL2_r0_cr_mux10_row2_gsel    (0)
#define PARAMSET_ROIC_2_R0_TUNE_GROUP_SEL2_r0_cr_mux10_row3_gsel    (0)
#define PARAMSET_ROIC_2_R0_TUNE_GROUP_SEL2_r0_cr_mux10_row4_gsel    (1)
#define PARAMSET_ROIC_2_R0_TUNE_GROUP_SEL2_r0_cr_mux11_row2_gsel    (0)
#define PARAMSET_ROIC_2_R0_TUNE_GROUP_SEL2_r0_cr_mux11_row3_gsel    (0)
#define PARAMSET_ROIC_2_R0_TUNE_GROUP_SEL2_r0_cr_mux11_row4_gsel    (1)
#define PARAMSET_ROIC_2_R0_TUNE_GROUP_SEL2_r0_cr_muxeo_row2_gsel    (0)
#define PARAMSET_ROIC_2_R0_TUNE_GROUP_SEL2_r0_cr_muxeo_row3_gsel    (0)
#define PARAMSET_ROIC_2_R0_TUNE_GROUP_SEL2_r0_cr_muxeo_row4_gsel    (1)

#define PARAMSET_ROIC_3_R0_TUNE_GROUP_SEL1_r0_cr_mux1_row2_gsel     (0)
#define PARAMSET_ROIC_3_R0_TUNE_GROUP_SEL1_r0_cr_mux1_row3_gsel     (0)
#define PARAMSET_ROIC_3_R0_TUNE_GROUP_SEL1_r0_cr_mux1_row4_gsel     (1)
#define PARAMSET_ROIC_3_R0_TUNE_GROUP_SEL1_r0_cr_mux2_row2_gsel     (0)
#define PARAMSET_ROIC_3_R0_TUNE_GROUP_SEL1_r0_cr_mux2_row3_gsel     (0)
#define PARAMSET_ROIC_3_R0_TUNE_GROUP_SEL1_r0_cr_mux2_row4_gsel     (1)
#define PARAMSET_ROIC_3_R0_TUNE_GROUP_SEL1_r0_cr_mux3_row2_gsel     (0)
#define PARAMSET_ROIC_3_R0_TUNE_GROUP_SEL1_r0_cr_mux3_row3_gsel     (0)
#define PARAMSET_ROIC_3_R0_TUNE_GROUP_SEL1_r0_cr_mux3_row4_gsel     (1)
#define PARAMSET_ROIC_3_R0_TUNE_GROUP_SEL1_r0_cr_mux4_row2_gsel     (0)
#define PARAMSET_ROIC_3_R0_TUNE_GROUP_SEL1_r0_cr_mux4_row3_gsel     (0)
#define PARAMSET_ROIC_3_R0_TUNE_GROUP_SEL1_r0_cr_mux4_row4_gsel     (1)
#define PARAMSET_ROIC_3_R0_TUNE_GROUP_SEL1_r0_cr_mux5_row2_gsel     (0)
#define PARAMSET_ROIC_3_R0_TUNE_GROUP_SEL1_r0_cr_mux5_row3_gsel     (0)
#define PARAMSET_ROIC_3_R0_TUNE_GROUP_SEL1_r0_cr_mux5_row4_gsel     (1)
#define PARAMSET_ROIC_3_R0_TUNE_GROUP_SEL1_r0_cr_mux6_row2_gsel     (0)
#define PARAMSET_ROIC_3_R0_TUNE_GROUP_SEL1_r0_cr_mux6_row3_gsel     (0)
#define PARAMSET_ROIC_3_R0_TUNE_GROUP_SEL1_r0_cr_mux6_row4_gsel     (1)
#define PARAMSET_ROIC_3_R0_TUNE_GROUP_SEL2_r0_cr_mux7_row2_gsel     (0)
#define PARAMSET_ROIC_3_R0_TUNE_GROUP_SEL2_r0_cr_mux7_row3_gsel     (0)
#define PARAMSET_ROIC_3_R0_TUNE_GROUP_SEL2_r0_cr_mux7_row4_gsel     (1)
#define PARAMSET_ROIC_3_R0_TUNE_GROUP_SEL2_r0_cr_mux8_row2_gsel     (0)
#define PARAMSET_ROIC_3_R0_TUNE_GROUP_SEL2_r0_cr_mux8_row3_gsel     (0)
#define PARAMSET_ROIC_3_R0_TUNE_GROUP_SEL2_r0_cr_mux8_row4_gsel     (1)
#define PARAMSET_ROIC_3_R0_TUNE_GROUP_SEL2_r0_cr_mux9_row2_gsel     (0)
#define PARAMSET_ROIC_3_R0_TUNE_GROUP_SEL2_r0_cr_mux9_row3_gsel     (0)
#define PARAMSET_ROIC_3_R0_TUNE_GROUP_SEL2_r0_cr_mux9_row4_gsel     (1)
#define PARAMSET_ROIC_3_R0_TUNE_GROUP_SEL2_r0_cr_mux10_row2_gsel    (0)
#define PARAMSET_ROIC_3_R0_TUNE_GROUP_SEL2_r0_cr_mux10_row3_gsel    (0)
#define PARAMSET_ROIC_3_R0_TUNE_GROUP_SEL2_r0_cr_mux10_row4_gsel    (1)
#define PARAMSET_ROIC_3_R0_TUNE_GROUP_SEL2_r0_cr_mux11_row2_gsel    (0)
#define PARAMSET_ROIC_3_R0_TUNE_GROUP_SEL2_r0_cr_mux11_row3_gsel    (0)
#define PARAMSET_ROIC_3_R0_TUNE_GROUP_SEL2_r0_cr_mux11_row4_gsel    (1)
#define PARAMSET_ROIC_3_R0_TUNE_GROUP_SEL2_r0_cr_muxeo_row2_gsel    (0)
#define PARAMSET_ROIC_3_R0_TUNE_GROUP_SEL2_r0_cr_muxeo_row3_gsel    (0)
#define PARAMSET_ROIC_3_R0_TUNE_GROUP_SEL2_r0_cr_muxeo_row4_gsel    (1)


#define PARAMSET_ROIC_4_R0_TUNE_GROUP_SEL1_r0_cr_mux1_row2_gsel     (0)
#define PARAMSET_ROIC_4_R0_TUNE_GROUP_SEL1_r0_cr_mux1_row3_gsel     (0)
#define PARAMSET_ROIC_4_R0_TUNE_GROUP_SEL1_r0_cr_mux1_row4_gsel     (1)
#define PARAMSET_ROIC_4_R0_TUNE_GROUP_SEL1_r0_cr_mux2_row2_gsel     (0)
#define PARAMSET_ROIC_4_R0_TUNE_GROUP_SEL1_r0_cr_mux2_row3_gsel     (0)
#define PARAMSET_ROIC_4_R0_TUNE_GROUP_SEL1_r0_cr_mux2_row4_gsel     (1)
#define PARAMSET_ROIC_4_R0_TUNE_GROUP_SEL1_r0_cr_mux3_row2_gsel     (0)
#define PARAMSET_ROIC_4_R0_TUNE_GROUP_SEL1_r0_cr_mux3_row3_gsel     (0)
#define PARAMSET_ROIC_4_R0_TUNE_GROUP_SEL1_r0_cr_mux3_row4_gsel     (1)
#define PARAMSET_ROIC_4_R0_TUNE_GROUP_SEL1_r0_cr_mux4_row2_gsel     (0)
#define PARAMSET_ROIC_4_R0_TUNE_GROUP_SEL1_r0_cr_mux4_row3_gsel     (0)
#define PARAMSET_ROIC_4_R0_TUNE_GROUP_SEL1_r0_cr_mux4_row4_gsel     (1)
#define PARAMSET_ROIC_4_R0_TUNE_GROUP_SEL1_r0_cr_mux5_row2_gsel     (0)
#define PARAMSET_ROIC_4_R0_TUNE_GROUP_SEL1_r0_cr_mux5_row3_gsel     (0)
#define PARAMSET_ROIC_4_R0_TUNE_GROUP_SEL1_r0_cr_mux5_row4_gsel     (1)
#define PARAMSET_ROIC_4_R0_TUNE_GROUP_SEL1_r0_cr_mux6_row2_gsel     (0)
#define PARAMSET_ROIC_4_R0_TUNE_GROUP_SEL1_r0_cr_mux6_row3_gsel     (0)
#define PARAMSET_ROIC_4_R0_TUNE_GROUP_SEL1_r0_cr_mux6_row4_gsel     (1)
#define PARAMSET_ROIC_4_R0_TUNE_GROUP_SEL2_r0_cr_mux7_row2_gsel     (0)
#define PARAMSET_ROIC_4_R0_TUNE_GROUP_SEL2_r0_cr_mux7_row3_gsel     (0)
#define PARAMSET_ROIC_4_R0_TUNE_GROUP_SEL2_r0_cr_mux7_row4_gsel     (1)
#define PARAMSET_ROIC_4_R0_TUNE_GROUP_SEL2_r0_cr_mux8_row2_gsel     (0)
#define PARAMSET_ROIC_4_R0_TUNE_GROUP_SEL2_r0_cr_mux8_row3_gsel     (0)
#define PARAMSET_ROIC_4_R0_TUNE_GROUP_SEL2_r0_cr_mux8_row4_gsel     (1)
#define PARAMSET_ROIC_4_R0_TUNE_GROUP_SEL2_r0_cr_mux9_row2_gsel     (0)
#define PARAMSET_ROIC_4_R0_TUNE_GROUP_SEL2_r0_cr_mux9_row3_gsel     (0)
#define PARAMSET_ROIC_4_R0_TUNE_GROUP_SEL2_r0_cr_mux9_row4_gsel     (1)
#define PARAMSET_ROIC_4_R0_TUNE_GROUP_SEL2_r0_cr_mux10_row2_gsel    (0)
#define PARAMSET_ROIC_4_R0_TUNE_GROUP_SEL2_r0_cr_mux10_row3_gsel    (0)
#define PARAMSET_ROIC_4_R0_TUNE_GROUP_SEL2_r0_cr_mux10_row4_gsel    (1)
#define PARAMSET_ROIC_4_R0_TUNE_GROUP_SEL2_r0_cr_mux11_row2_gsel    (0)
#define PARAMSET_ROIC_4_R0_TUNE_GROUP_SEL2_r0_cr_mux11_row3_gsel    (0)
#define PARAMSET_ROIC_4_R0_TUNE_GROUP_SEL2_r0_cr_mux11_row4_gsel    (1)
#define PARAMSET_ROIC_4_R0_TUNE_GROUP_SEL2_r0_cr_muxeo_row2_gsel    (0)
#define PARAMSET_ROIC_4_R0_TUNE_GROUP_SEL2_r0_cr_muxeo_row3_gsel    (0)
#define PARAMSET_ROIC_4_R0_TUNE_GROUP_SEL2_r0_cr_muxeo_row4_gsel    (1)



#define PARAMSET_ROIC_5_R0_TUNE_GROUP_SEL1_r0_cr_mux1_row2_gsel     (0)
#define PARAMSET_ROIC_5_R0_TUNE_GROUP_SEL1_r0_cr_mux1_row3_gsel     (0)
#define PARAMSET_ROIC_5_R0_TUNE_GROUP_SEL1_r0_cr_mux1_row4_gsel     (1)
#define PARAMSET_ROIC_5_R0_TUNE_GROUP_SEL1_r0_cr_mux2_row2_gsel     (0)
#define PARAMSET_ROIC_5_R0_TUNE_GROUP_SEL1_r0_cr_mux2_row3_gsel     (0)
#define PARAMSET_ROIC_5_R0_TUNE_GROUP_SEL1_r0_cr_mux2_row4_gsel     (1)
#define PARAMSET_ROIC_5_R0_TUNE_GROUP_SEL1_r0_cr_mux3_row2_gsel     (0)
#define PARAMSET_ROIC_5_R0_TUNE_GROUP_SEL1_r0_cr_mux3_row3_gsel     (0)
#define PARAMSET_ROIC_5_R0_TUNE_GROUP_SEL1_r0_cr_mux3_row4_gsel     (1)
#define PARAMSET_ROIC_5_R0_TUNE_GROUP_SEL1_r0_cr_mux4_row2_gsel     (0)
#define PARAMSET_ROIC_5_R0_TUNE_GROUP_SEL1_r0_cr_mux4_row3_gsel     (0)
#define PARAMSET_ROIC_5_R0_TUNE_GROUP_SEL1_r0_cr_mux4_row4_gsel     (1)
#define PARAMSET_ROIC_5_R0_TUNE_GROUP_SEL1_r0_cr_mux5_row2_gsel     (0)
#define PARAMSET_ROIC_5_R0_TUNE_GROUP_SEL1_r0_cr_mux5_row3_gsel     (0)
#define PARAMSET_ROIC_5_R0_TUNE_GROUP_SEL1_r0_cr_mux5_row4_gsel     (1)
#define PARAMSET_ROIC_5_R0_TUNE_GROUP_SEL1_r0_cr_mux6_row2_gsel     (0)
#define PARAMSET_ROIC_5_R0_TUNE_GROUP_SEL1_r0_cr_mux6_row3_gsel     (0)
#define PARAMSET_ROIC_5_R0_TUNE_GROUP_SEL1_r0_cr_mux6_row4_gsel     (1)
#define PARAMSET_ROIC_5_R0_TUNE_GROUP_SEL2_r0_cr_mux7_row2_gsel     (0)
#define PARAMSET_ROIC_5_R0_TUNE_GROUP_SEL2_r0_cr_mux7_row3_gsel     (0)
#define PARAMSET_ROIC_5_R0_TUNE_GROUP_SEL2_r0_cr_mux7_row4_gsel     (1)
#define PARAMSET_ROIC_5_R0_TUNE_GROUP_SEL2_r0_cr_mux8_row2_gsel     (0)
#define PARAMSET_ROIC_5_R0_TUNE_GROUP_SEL2_r0_cr_mux8_row3_gsel     (0)
#define PARAMSET_ROIC_5_R0_TUNE_GROUP_SEL2_r0_cr_mux8_row4_gsel     (1)
#define PARAMSET_ROIC_5_R0_TUNE_GROUP_SEL2_r0_cr_mux9_row2_gsel     (0)
#define PARAMSET_ROIC_5_R0_TUNE_GROUP_SEL2_r0_cr_mux9_row3_gsel     (0)
#define PARAMSET_ROIC_5_R0_TUNE_GROUP_SEL2_r0_cr_mux9_row4_gsel     (1)
#define PARAMSET_ROIC_5_R0_TUNE_GROUP_SEL2_r0_cr_mux10_row2_gsel    (0)
#define PARAMSET_ROIC_5_R0_TUNE_GROUP_SEL2_r0_cr_mux10_row3_gsel    (0)
#define PARAMSET_ROIC_5_R0_TUNE_GROUP_SEL2_r0_cr_mux10_row4_gsel    (1)
#define PARAMSET_ROIC_5_R0_TUNE_GROUP_SEL2_r0_cr_mux11_row2_gsel    (0)
#define PARAMSET_ROIC_5_R0_TUNE_GROUP_SEL2_r0_cr_mux11_row3_gsel    (0)
#define PARAMSET_ROIC_5_R0_TUNE_GROUP_SEL2_r0_cr_mux11_row4_gsel    (1)
#define PARAMSET_ROIC_5_R0_TUNE_GROUP_SEL2_r0_cr_muxeo_row2_gsel    (0)
#define PARAMSET_ROIC_5_R0_TUNE_GROUP_SEL2_r0_cr_muxeo_row3_gsel    (0)
#define PARAMSET_ROIC_5_R0_TUNE_GROUP_SEL2_r0_cr_muxeo_row4_gsel    (1)



#define PARAMSET_ROIC_6_R0_TUNE_GROUP_SEL1_r0_cr_mux1_row2_gsel     (0)
#define PARAMSET_ROIC_6_R0_TUNE_GROUP_SEL1_r0_cr_mux1_row3_gsel     (0)
#define PARAMSET_ROIC_6_R0_TUNE_GROUP_SEL1_r0_cr_mux1_row4_gsel     (1)
#define PARAMSET_ROIC_6_R0_TUNE_GROUP_SEL1_r0_cr_mux2_row2_gsel     (0)
#define PARAMSET_ROIC_6_R0_TUNE_GROUP_SEL1_r0_cr_mux2_row3_gsel     (0)
#define PARAMSET_ROIC_6_R0_TUNE_GROUP_SEL1_r0_cr_mux2_row4_gsel     (1)
#define PARAMSET_ROIC_6_R0_TUNE_GROUP_SEL1_r0_cr_mux3_row2_gsel     (0)
#define PARAMSET_ROIC_6_R0_TUNE_GROUP_SEL1_r0_cr_mux3_row3_gsel     (0)
#define PARAMSET_ROIC_6_R0_TUNE_GROUP_SEL1_r0_cr_mux3_row4_gsel     (1)
#define PARAMSET_ROIC_6_R0_TUNE_GROUP_SEL1_r0_cr_mux4_row2_gsel     (0)
#define PARAMSET_ROIC_6_R0_TUNE_GROUP_SEL1_r0_cr_mux4_row3_gsel     (0)
#define PARAMSET_ROIC_6_R0_TUNE_GROUP_SEL1_r0_cr_mux4_row4_gsel     (1)
#define PARAMSET_ROIC_6_R0_TUNE_GROUP_SEL1_r0_cr_mux5_row2_gsel     (0)
#define PARAMSET_ROIC_6_R0_TUNE_GROUP_SEL1_r0_cr_mux5_row3_gsel     (0)
#define PARAMSET_ROIC_6_R0_TUNE_GROUP_SEL1_r0_cr_mux5_row4_gsel     (1)
#define PARAMSET_ROIC_6_R0_TUNE_GROUP_SEL1_r0_cr_mux6_row2_gsel     (0)
#define PARAMSET_ROIC_6_R0_TUNE_GROUP_SEL1_r0_cr_mux6_row3_gsel     (0)
#define PARAMSET_ROIC_6_R0_TUNE_GROUP_SEL1_r0_cr_mux6_row4_gsel     (1)
#define PARAMSET_ROIC_6_R0_TUNE_GROUP_SEL2_r0_cr_mux7_row2_gsel     (0)
#define PARAMSET_ROIC_6_R0_TUNE_GROUP_SEL2_r0_cr_mux7_row3_gsel     (0)
#define PARAMSET_ROIC_6_R0_TUNE_GROUP_SEL2_r0_cr_mux7_row4_gsel     (1)
#define PARAMSET_ROIC_6_R0_TUNE_GROUP_SEL2_r0_cr_mux8_row2_gsel     (0)
#define PARAMSET_ROIC_6_R0_TUNE_GROUP_SEL2_r0_cr_mux8_row3_gsel     (0)
#define PARAMSET_ROIC_6_R0_TUNE_GROUP_SEL2_r0_cr_mux8_row4_gsel     (1)
#define PARAMSET_ROIC_6_R0_TUNE_GROUP_SEL2_r0_cr_mux9_row2_gsel     (0)
#define PARAMSET_ROIC_6_R0_TUNE_GROUP_SEL2_r0_cr_mux9_row3_gsel     (0)
#define PARAMSET_ROIC_6_R0_TUNE_GROUP_SEL2_r0_cr_mux9_row4_gsel     (1)
#define PARAMSET_ROIC_6_R0_TUNE_GROUP_SEL2_r0_cr_mux10_row2_gsel    (0)
#define PARAMSET_ROIC_6_R0_TUNE_GROUP_SEL2_r0_cr_mux10_row3_gsel    (0)
#define PARAMSET_ROIC_6_R0_TUNE_GROUP_SEL2_r0_cr_mux10_row4_gsel    (1)
#define PARAMSET_ROIC_6_R0_TUNE_GROUP_SEL2_r0_cr_mux11_row2_gsel    (0)
#define PARAMSET_ROIC_6_R0_TUNE_GROUP_SEL2_r0_cr_mux11_row3_gsel    (0)
#define PARAMSET_ROIC_6_R0_TUNE_GROUP_SEL2_r0_cr_mux11_row4_gsel    (1)
#define PARAMSET_ROIC_6_R0_TUNE_GROUP_SEL2_r0_cr_muxeo_row2_gsel    (0)
#define PARAMSET_ROIC_6_R0_TUNE_GROUP_SEL2_r0_cr_muxeo_row3_gsel    (0)
#define PARAMSET_ROIC_6_R0_TUNE_GROUP_SEL2_r0_cr_muxeo_row4_gsel    (1)


#define PARAMSET_ROIC_7_R0_TUNE_GROUP_SEL1_r0_cr_mux1_row2_gsel     (0)
#define PARAMSET_ROIC_7_R0_TUNE_GROUP_SEL1_r0_cr_mux1_row3_gsel     (0)
#define PARAMSET_ROIC_7_R0_TUNE_GROUP_SEL1_r0_cr_mux1_row4_gsel     (1)
#define PARAMSET_ROIC_7_R0_TUNE_GROUP_SEL1_r0_cr_mux2_row2_gsel     (0)
#define PARAMSET_ROIC_7_R0_TUNE_GROUP_SEL1_r0_cr_mux2_row3_gsel     (0)
#define PARAMSET_ROIC_7_R0_TUNE_GROUP_SEL1_r0_cr_mux2_row4_gsel     (1)
#define PARAMSET_ROIC_7_R0_TUNE_GROUP_SEL1_r0_cr_mux3_row2_gsel     (0)
#define PARAMSET_ROIC_7_R0_TUNE_GROUP_SEL1_r0_cr_mux3_row3_gsel     (0)
#define PARAMSET_ROIC_7_R0_TUNE_GROUP_SEL1_r0_cr_mux3_row4_gsel     (1)
#define PARAMSET_ROIC_7_R0_TUNE_GROUP_SEL1_r0_cr_mux4_row2_gsel     (0)
#define PARAMSET_ROIC_7_R0_TUNE_GROUP_SEL1_r0_cr_mux4_row3_gsel     (0)
#define PARAMSET_ROIC_7_R0_TUNE_GROUP_SEL1_r0_cr_mux4_row4_gsel     (1)
#define PARAMSET_ROIC_7_R0_TUNE_GROUP_SEL1_r0_cr_mux5_row2_gsel     (0)
#define PARAMSET_ROIC_7_R0_TUNE_GROUP_SEL1_r0_cr_mux5_row3_gsel     (0)
#define PARAMSET_ROIC_7_R0_TUNE_GROUP_SEL1_r0_cr_mux5_row4_gsel     (1)
#define PARAMSET_ROIC_7_R0_TUNE_GROUP_SEL1_r0_cr_mux6_row2_gsel     (0)
#define PARAMSET_ROIC_7_R0_TUNE_GROUP_SEL1_r0_cr_mux6_row3_gsel     (0)
#define PARAMSET_ROIC_7_R0_TUNE_GROUP_SEL1_r0_cr_mux6_row4_gsel     (1)
#define PARAMSET_ROIC_7_R0_TUNE_GROUP_SEL2_r0_cr_mux7_row2_gsel     (0)
#define PARAMSET_ROIC_7_R0_TUNE_GROUP_SEL2_r0_cr_mux7_row3_gsel     (0)
#define PARAMSET_ROIC_7_R0_TUNE_GROUP_SEL2_r0_cr_mux7_row4_gsel     (1)
#define PARAMSET_ROIC_7_R0_TUNE_GROUP_SEL2_r0_cr_mux8_row2_gsel     (0)
#define PARAMSET_ROIC_7_R0_TUNE_GROUP_SEL2_r0_cr_mux8_row3_gsel     (0)
#define PARAMSET_ROIC_7_R0_TUNE_GROUP_SEL2_r0_cr_mux8_row4_gsel     (1)
#define PARAMSET_ROIC_7_R0_TUNE_GROUP_SEL2_r0_cr_mux9_row2_gsel     (0)
#define PARAMSET_ROIC_7_R0_TUNE_GROUP_SEL2_r0_cr_mux9_row3_gsel     (0)
#define PARAMSET_ROIC_7_R0_TUNE_GROUP_SEL2_r0_cr_mux9_row4_gsel     (1)
#define PARAMSET_ROIC_7_R0_TUNE_GROUP_SEL2_r0_cr_mux10_row2_gsel    (0)
#define PARAMSET_ROIC_7_R0_TUNE_GROUP_SEL2_r0_cr_mux10_row3_gsel    (0)
#define PARAMSET_ROIC_7_R0_TUNE_GROUP_SEL2_r0_cr_mux10_row4_gsel    (1)
#define PARAMSET_ROIC_7_R0_TUNE_GROUP_SEL2_r0_cr_mux11_row2_gsel    (0)
#define PARAMSET_ROIC_7_R0_TUNE_GROUP_SEL2_r0_cr_mux11_row3_gsel    (0)
#define PARAMSET_ROIC_7_R0_TUNE_GROUP_SEL2_r0_cr_mux11_row4_gsel    (1)
#define PARAMSET_ROIC_7_R0_TUNE_GROUP_SEL2_r0_cr_muxeo_row2_gsel    (0)
#define PARAMSET_ROIC_7_R0_TUNE_GROUP_SEL2_r0_cr_muxeo_row3_gsel    (0)
#define PARAMSET_ROIC_7_R0_TUNE_GROUP_SEL2_r0_cr_muxeo_row4_gsel    (1)


// r0_tune_group_sel3
#define PARAMSET_ROIC_0_R0_TUNE_GROUP_SEL3_r0_cr_col2_gsel          (1)
#define PARAMSET_ROIC_0_R0_TUNE_GROUP_SEL3_r0_cr_col3_gsel          (1)
#define PARAMSET_ROIC_0_R0_TUNE_GROUP_SEL3_r0_cr_col4_gsel          (1)
#define PARAMSET_ROIC_1_R0_TUNE_GROUP_SEL3_r0_cr_col2_gsel          (1)
#define PARAMSET_ROIC_1_R0_TUNE_GROUP_SEL3_r0_cr_col3_gsel          (1)
#define PARAMSET_ROIC_1_R0_TUNE_GROUP_SEL3_r0_cr_col4_gsel          (1)
#define PARAMSET_ROIC_2_R0_TUNE_GROUP_SEL3_r0_cr_col2_gsel          (1)
#define PARAMSET_ROIC_2_R0_TUNE_GROUP_SEL3_r0_cr_col3_gsel          (1)
#define PARAMSET_ROIC_2_R0_TUNE_GROUP_SEL3_r0_cr_col4_gsel          (1)
#define PARAMSET_ROIC_3_R0_TUNE_GROUP_SEL3_r0_cr_col2_gsel          (1)
#define PARAMSET_ROIC_3_R0_TUNE_GROUP_SEL3_r0_cr_col3_gsel          (1)
#define PARAMSET_ROIC_3_R0_TUNE_GROUP_SEL3_r0_cr_col4_gsel          (1)
#define PARAMSET_ROIC_4_R0_TUNE_GROUP_SEL3_r0_cr_col2_gsel          (1)
#define PARAMSET_ROIC_4_R0_TUNE_GROUP_SEL3_r0_cr_col3_gsel          (1)
#define PARAMSET_ROIC_4_R0_TUNE_GROUP_SEL3_r0_cr_col4_gsel          (1)
#define PARAMSET_ROIC_5_R0_TUNE_GROUP_SEL3_r0_cr_col2_gsel          (1)
#define PARAMSET_ROIC_5_R0_TUNE_GROUP_SEL3_r0_cr_col3_gsel          (1)
#define PARAMSET_ROIC_5_R0_TUNE_GROUP_SEL3_r0_cr_col4_gsel          (1)
#define PARAMSET_ROIC_6_R0_TUNE_GROUP_SEL3_r0_cr_col2_gsel          (1)
#define PARAMSET_ROIC_6_R0_TUNE_GROUP_SEL3_r0_cr_col3_gsel          (1)
#define PARAMSET_ROIC_6_R0_TUNE_GROUP_SEL3_r0_cr_col4_gsel          (1)
#define PARAMSET_ROIC_7_R0_TUNE_GROUP_SEL3_r0_cr_col2_gsel          (1)
#define PARAMSET_ROIC_7_R0_TUNE_GROUP_SEL3_r0_cr_col3_gsel          (1)
#define PARAMSET_ROIC_7_R0_TUNE_GROUP_SEL3_r0_cr_col4_gsel          (1)

//-------------------------------------------------------
//-   CR Tune Setting                                    
//-------------------------------------------------------
// r1_cr_rg_mux1
#define PARAMSET_ROIC_0_R1_CR_RG_MUX1_r1_cr_mux1_r1g1               (5) // (10)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX1_r1_cr_mux1_r1g2               (5) // (10)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX1_r1_cr_mux1_r1g3               (5) // (10)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX1_r1_cr_mux1_r2g1               (5) // (10)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX1_r1_cr_mux1_r2g2               (5) // (10)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX1_r1_cr_mux1_r2g3               (5) // (10)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX1_r1_cr_mux1_r1g1               (5) // (10)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX1_r1_cr_mux1_r1g2               (5) // (10)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX1_r1_cr_mux1_r1g3               (5) // (10)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX1_r1_cr_mux1_r2g1               (5) // (10)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX1_r1_cr_mux1_r2g2               (5) // (10)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX1_r1_cr_mux1_r2g3               (5) // (10)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX1_r1_cr_mux1_r1g1               (5) // (10)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX1_r1_cr_mux1_r1g2               (5) // (10)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX1_r1_cr_mux1_r1g3               (5) // (10)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX1_r1_cr_mux1_r2g1               (5) // (10)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX1_r1_cr_mux1_r2g2               (5) // (10)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX1_r1_cr_mux1_r2g3               (5) // (10)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX1_r1_cr_mux1_r1g1               (5) // (10)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX1_r1_cr_mux1_r1g2               (5) // (10)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX1_r1_cr_mux1_r1g3               (5) // (10)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX1_r1_cr_mux1_r2g1               (5) // (10)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX1_r1_cr_mux1_r2g2               (5) // (10)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX1_r1_cr_mux1_r2g3               (5) // (10)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX1_r1_cr_mux1_r1g1               (5) // (10)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX1_r1_cr_mux1_r1g2               (5) // (10)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX1_r1_cr_mux1_r1g3               (5) // (10)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX1_r1_cr_mux1_r2g1               (5) // (10)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX1_r1_cr_mux1_r2g2               (5) // (10)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX1_r1_cr_mux1_r2g3               (5) // (10)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX1_r1_cr_mux1_r1g1               (5) // (10)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX1_r1_cr_mux1_r1g2               (5) // (10)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX1_r1_cr_mux1_r1g3               (5) // (10)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX1_r1_cr_mux1_r2g1               (5) // (10)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX1_r1_cr_mux1_r2g2               (5) // (10)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX1_r1_cr_mux1_r2g3               (5) // (10)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX1_r1_cr_mux1_r1g1               (5) // (10)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX1_r1_cr_mux1_r1g2               (5) // (10)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX1_r1_cr_mux1_r1g3               (5) // (10)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX1_r1_cr_mux1_r2g1               (5) // (10)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX1_r1_cr_mux1_r2g2               (5) // (10)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX1_r1_cr_mux1_r2g3               (5) // (10)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX1_r1_cr_mux1_r1g1               (5) // (10)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX1_r1_cr_mux1_r1g2               (5) // (10)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX1_r1_cr_mux1_r1g3               (5) // (10)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX1_r1_cr_mux1_r2g1               (5) // (10)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX1_r1_cr_mux1_r2g2               (5) // (10)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX1_r1_cr_mux1_r2g3               (5) // (10)

// r1_cr_rg_mux2
#define PARAMSET_ROIC_0_R1_CR_RG_MUX2_r1_cr_mux2_r1g1               (0) //(5)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX2_r1_cr_mux2_r1g2               (0) //(5)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX2_r1_cr_mux2_r1g3               (0) //(5)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX2_r1_cr_mux2_r2g1               (0) //(5)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX2_r1_cr_mux2_r2g2               (0) //(5)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX2_r1_cr_mux2_r2g3               (0) //(5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX2_r1_cr_mux2_r1g1               (0) //(5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX2_r1_cr_mux2_r1g2               (0) //(5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX2_r1_cr_mux2_r1g3               (0) //(5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX2_r1_cr_mux2_r2g1               (0) //(5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX2_r1_cr_mux2_r2g2               (0) //(5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX2_r1_cr_mux2_r2g3               (0) //(5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX2_r1_cr_mux2_r1g1               (0) //(5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX2_r1_cr_mux2_r1g2               (0) //(5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX2_r1_cr_mux2_r1g3               (0) //(5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX2_r1_cr_mux2_r2g1               (0) //(5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX2_r1_cr_mux2_r2g2               (0) //(5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX2_r1_cr_mux2_r2g3               (0) //(5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX2_r1_cr_mux2_r1g1               (0) //(5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX2_r1_cr_mux2_r1g2               (0) //(5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX2_r1_cr_mux2_r1g3               (0) //(5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX2_r1_cr_mux2_r2g1               (0) //(5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX2_r1_cr_mux2_r2g2               (0) //(5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX2_r1_cr_mux2_r2g3               (0) //(5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX2_r1_cr_mux2_r1g1               (0) //(5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX2_r1_cr_mux2_r1g2               (0) //(5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX2_r1_cr_mux2_r1g3               (0) //(5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX2_r1_cr_mux2_r2g1               (0) //(5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX2_r1_cr_mux2_r2g2               (0) //(5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX2_r1_cr_mux2_r2g3               (0) //(5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX2_r1_cr_mux2_r1g1               (0) //(5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX2_r1_cr_mux2_r1g2               (0) //(5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX2_r1_cr_mux2_r1g3               (0) //(5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX2_r1_cr_mux2_r2g1               (0) //(5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX2_r1_cr_mux2_r2g2               (0) //(5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX2_r1_cr_mux2_r2g3               (0) //(5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX2_r1_cr_mux2_r1g1               (0) //(5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX2_r1_cr_mux2_r1g2               (0) //(5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX2_r1_cr_mux2_r1g3               (0) //(5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX2_r1_cr_mux2_r2g1               (0) //(5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX2_r1_cr_mux2_r2g2               (0) //(5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX2_r1_cr_mux2_r2g3               (0) //(5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX2_r1_cr_mux2_r1g1               (0) //(5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX2_r1_cr_mux2_r1g2               (0) //(5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX2_r1_cr_mux2_r1g3               (0) //(5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX2_r1_cr_mux2_r2g1               (0) //(5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX2_r1_cr_mux2_r2g2               (0) //(5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX2_r1_cr_mux2_r2g3               (0) //(5)

// r1_cr_rg_mux3
#define PARAMSET_ROIC_0_R1_CR_RG_MUX3_r1_cr_mux3_r1g1              (0) // (5)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX3_r1_cr_mux3_r1g2              (0) // (5)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX3_r1_cr_mux3_r1g3              (0) // (5)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX3_r1_cr_mux3_r2g1              (0) // (5)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX3_r1_cr_mux3_r2g2              (0) // (5)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX3_r1_cr_mux3_r2g3              (0) // (5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX3_r1_cr_mux3_r1g1              (0) // (5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX3_r1_cr_mux3_r1g2              (0) // (5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX3_r1_cr_mux3_r1g3              (0) // (5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX3_r1_cr_mux3_r2g1              (0) // (5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX3_r1_cr_mux3_r2g2              (0) // (5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX3_r1_cr_mux3_r2g3              (0) // (5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX3_r1_cr_mux3_r1g1              (0) // (5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX3_r1_cr_mux3_r1g2              (0) // (5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX3_r1_cr_mux3_r1g3              (0) // (5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX3_r1_cr_mux3_r2g1              (0) // (5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX3_r1_cr_mux3_r2g2              (0) // (5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX3_r1_cr_mux3_r2g3              (0) // (5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX3_r1_cr_mux3_r1g1              (0) // (5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX3_r1_cr_mux3_r1g2              (0) // (5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX3_r1_cr_mux3_r1g3              (0) // (5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX3_r1_cr_mux3_r2g1              (0) // (5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX3_r1_cr_mux3_r2g2              (0) // (5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX3_r1_cr_mux3_r2g3              (0) // (5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX3_r1_cr_mux3_r1g1              (0) // (5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX3_r1_cr_mux3_r1g2              (0) // (5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX3_r1_cr_mux3_r1g3              (0) // (5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX3_r1_cr_mux3_r2g1              (0) // (5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX3_r1_cr_mux3_r2g2              (0) // (5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX3_r1_cr_mux3_r2g3              (0) // (5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX3_r1_cr_mux3_r1g1              (0) // (5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX3_r1_cr_mux3_r1g2              (0) // (5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX3_r1_cr_mux3_r1g3              (0) // (5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX3_r1_cr_mux3_r2g1              (0) // (5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX3_r1_cr_mux3_r2g2              (0) // (5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX3_r1_cr_mux3_r2g3              (0) // (5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX3_r1_cr_mux3_r1g1              (0) // (5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX3_r1_cr_mux3_r1g2              (0) // (5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX3_r1_cr_mux3_r1g3              (0) // (5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX3_r1_cr_mux3_r2g1              (0) // (5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX3_r1_cr_mux3_r2g2              (0) // (5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX3_r1_cr_mux3_r2g3              (0) // (5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX3_r1_cr_mux3_r1g1              (0) // (5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX3_r1_cr_mux3_r1g2              (0) // (5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX3_r1_cr_mux3_r1g3              (0) // (5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX3_r1_cr_mux3_r2g1              (0) // (5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX3_r1_cr_mux3_r2g2              (0) // (5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX3_r1_cr_mux3_r2g3              (0) // (5)

// r1_cr_rg_mux4
#define PARAMSET_ROIC_0_R1_CR_RG_MUX4_r1_cr_mux4_r1g1               (0) //(5)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX4_r1_cr_mux4_r1g2               (0) //(5)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX4_r1_cr_mux4_r1g3               (0) //(5)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX4_r1_cr_mux4_r2g1               (0) //(5)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX4_r1_cr_mux4_r2g2               (0) //(5)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX4_r1_cr_mux4_r2g3               (0) //(5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX4_r1_cr_mux4_r1g1               (0) //(5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX4_r1_cr_mux4_r1g2               (0) //(5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX4_r1_cr_mux4_r1g3               (0) //(5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX4_r1_cr_mux4_r2g1               (0) //(5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX4_r1_cr_mux4_r2g2               (0) //(5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX4_r1_cr_mux4_r2g3               (0) //(5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX4_r1_cr_mux4_r1g1               (0) //(5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX4_r1_cr_mux4_r1g2               (0) //(5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX4_r1_cr_mux4_r1g3               (0) //(5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX4_r1_cr_mux4_r2g1               (0) //(5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX4_r1_cr_mux4_r2g2               (0) //(5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX4_r1_cr_mux4_r2g3               (0) //(5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX4_r1_cr_mux4_r1g1               (0) //(5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX4_r1_cr_mux4_r1g2               (0) //(5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX4_r1_cr_mux4_r1g3               (0) //(5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX4_r1_cr_mux4_r2g1               (0) //(5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX4_r1_cr_mux4_r2g2               (0) //(5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX4_r1_cr_mux4_r2g3               (0) //(5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX4_r1_cr_mux4_r1g1               (0) //(5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX4_r1_cr_mux4_r1g2               (0) //(5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX4_r1_cr_mux4_r1g3               (0) //(5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX4_r1_cr_mux4_r2g1               (0) //(5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX4_r1_cr_mux4_r2g2               (0) //(5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX4_r1_cr_mux4_r2g3               (0) //(5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX4_r1_cr_mux4_r1g1               (0) //(5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX4_r1_cr_mux4_r1g2               (0) //(5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX4_r1_cr_mux4_r1g3               (0) //(5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX4_r1_cr_mux4_r2g1               (0) //(5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX4_r1_cr_mux4_r2g2               (0) //(5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX4_r1_cr_mux4_r2g3               (0) //(5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX4_r1_cr_mux4_r1g1               (0) //(5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX4_r1_cr_mux4_r1g2               (0) //(5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX4_r1_cr_mux4_r1g3               (0) //(5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX4_r1_cr_mux4_r2g1               (0) //(5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX4_r1_cr_mux4_r2g2               (0) //(5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX4_r1_cr_mux4_r2g3               (0) //(5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX4_r1_cr_mux4_r1g1               (0) //(5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX4_r1_cr_mux4_r1g2               (0) //(5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX4_r1_cr_mux4_r1g3               (0) //(5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX4_r1_cr_mux4_r2g1               (0) //(5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX4_r1_cr_mux4_r2g2               (0) //(5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX4_r1_cr_mux4_r2g3               (0) //(5)

// r1_cr_rg_mux5
#define PARAMSET_ROIC_0_R1_CR_RG_MUX5_r1_cr_mux5_r1g1               (0) //(5)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX5_r1_cr_mux5_r1g2               (0) //(5)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX5_r1_cr_mux5_r1g3               (0) //(5)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX5_r1_cr_mux5_r2g1               (0) //(5)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX5_r1_cr_mux5_r2g2               (0) //(5)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX5_r1_cr_mux5_r2g3               (0) //(5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX5_r1_cr_mux5_r1g1               (0) //(5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX5_r1_cr_mux5_r1g2               (0) //(5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX5_r1_cr_mux5_r1g3               (0) //(5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX5_r1_cr_mux5_r2g1               (0) //(5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX5_r1_cr_mux5_r2g2               (0) //(5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX5_r1_cr_mux5_r2g3               (0) //(5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX5_r1_cr_mux5_r1g1               (0) //(5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX5_r1_cr_mux5_r1g2               (0) //(5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX5_r1_cr_mux5_r1g3               (0) //(5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX5_r1_cr_mux5_r2g1               (0) //(5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX5_r1_cr_mux5_r2g2               (0) //(5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX5_r1_cr_mux5_r2g3               (0) //(5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX5_r1_cr_mux5_r1g1               (0) //(5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX5_r1_cr_mux5_r1g2               (0) //(5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX5_r1_cr_mux5_r1g3               (0) //(5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX5_r1_cr_mux5_r2g1               (0) //(5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX5_r1_cr_mux5_r2g2               (0) //(5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX5_r1_cr_mux5_r2g3               (0) //(5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX5_r1_cr_mux5_r1g1               (0) //(5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX5_r1_cr_mux5_r1g2               (0) //(5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX5_r1_cr_mux5_r1g3               (0) //(5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX5_r1_cr_mux5_r2g1               (0) //(5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX5_r1_cr_mux5_r2g2               (0) //(5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX5_r1_cr_mux5_r2g3               (0) //(5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX5_r1_cr_mux5_r1g1               (0) //(5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX5_r1_cr_mux5_r1g2               (0) //(5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX5_r1_cr_mux5_r1g3               (0) //(5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX5_r1_cr_mux5_r2g1               (0) //(5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX5_r1_cr_mux5_r2g2               (0) //(5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX5_r1_cr_mux5_r2g3               (0) //(5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX5_r1_cr_mux5_r1g1               (0) //(5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX5_r1_cr_mux5_r1g2               (0) //(5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX5_r1_cr_mux5_r1g3               (0) //(5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX5_r1_cr_mux5_r2g1               (0) //(5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX5_r1_cr_mux5_r2g2               (0) //(5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX5_r1_cr_mux5_r2g3               (0) //(5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX5_r1_cr_mux5_r1g1               (0) //(5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX5_r1_cr_mux5_r1g2               (0) //(5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX5_r1_cr_mux5_r1g3               (0) //(5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX5_r1_cr_mux5_r2g1               (0) //(5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX5_r1_cr_mux5_r2g2               (0) //(5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX5_r1_cr_mux5_r2g3               (0) //(5)

// r1_cr_rg_mux6
#define PARAMSET_ROIC_0_R1_CR_RG_MUX6_r1_cr_mux6_r1g1               (0) //(5)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX6_r1_cr_mux6_r1g2               (0) //(5)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX6_r1_cr_mux6_r1g3               (0) //(5)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX6_r1_cr_mux6_r2g1               (0) //(5)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX6_r1_cr_mux6_r2g2               (0) //(5)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX6_r1_cr_mux6_r2g3               (0) //(5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX6_r1_cr_mux6_r1g1               (0) //(5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX6_r1_cr_mux6_r1g2               (0) //(5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX6_r1_cr_mux6_r1g3               (0) //(5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX6_r1_cr_mux6_r2g1               (0) //(5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX6_r1_cr_mux6_r2g2               (0) //(5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX6_r1_cr_mux6_r2g3               (0) //(5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX6_r1_cr_mux6_r1g1               (0) //(5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX6_r1_cr_mux6_r1g2               (0) //(5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX6_r1_cr_mux6_r1g3               (0) //(5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX6_r1_cr_mux6_r2g1               (0) //(5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX6_r1_cr_mux6_r2g2               (0) //(5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX6_r1_cr_mux6_r2g3               (0) //(5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX6_r1_cr_mux6_r1g1               (0) //(5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX6_r1_cr_mux6_r1g2               (0) //(5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX6_r1_cr_mux6_r1g3               (0) //(5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX6_r1_cr_mux6_r2g1               (0) //(5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX6_r1_cr_mux6_r2g2               (0) //(5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX6_r1_cr_mux6_r2g3               (0) //(5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX6_r1_cr_mux6_r1g1               (0) //(5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX6_r1_cr_mux6_r1g2               (0) //(5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX6_r1_cr_mux6_r1g3               (0) //(5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX6_r1_cr_mux6_r2g1               (0) //(5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX6_r1_cr_mux6_r2g2               (0) //(5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX6_r1_cr_mux6_r2g3               (0) //(5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX6_r1_cr_mux6_r1g1               (0) //(5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX6_r1_cr_mux6_r1g2               (0) //(5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX6_r1_cr_mux6_r1g3               (0) //(5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX6_r1_cr_mux6_r2g1               (0) //(5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX6_r1_cr_mux6_r2g2               (0) //(5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX6_r1_cr_mux6_r2g3               (0) //(5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX6_r1_cr_mux6_r1g1               (0) //(5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX6_r1_cr_mux6_r1g2               (0) //(5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX6_r1_cr_mux6_r1g3               (0) //(5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX6_r1_cr_mux6_r2g1               (0) //(5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX6_r1_cr_mux6_r2g2               (0) //(5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX6_r1_cr_mux6_r2g3               (0) //(5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX6_r1_cr_mux6_r1g1               (0) //(5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX6_r1_cr_mux6_r1g2               (0) //(5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX6_r1_cr_mux6_r1g3               (0) //(5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX6_r1_cr_mux6_r2g1               (0) //(5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX6_r1_cr_mux6_r2g2               (0) //(5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX6_r1_cr_mux6_r2g3               (0) //(5)

// r1_cr_rg_mux7
#define PARAMSET_ROIC_0_R1_CR_RG_MUX7_r1_cr_mux7_r1g1               (0) //(5)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX7_r1_cr_mux7_r1g2               (0) //(5)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX7_r1_cr_mux7_r1g3               (0) //(5)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX7_r1_cr_mux7_r2g1               (0) //(5)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX7_r1_cr_mux7_r2g2               (0) //(5)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX7_r1_cr_mux7_r2g3               (0) //(5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX7_r1_cr_mux7_r1g1               (0) //(5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX7_r1_cr_mux7_r1g2               (0) //(5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX7_r1_cr_mux7_r1g3               (0) //(5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX7_r1_cr_mux7_r2g1               (0) //(5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX7_r1_cr_mux7_r2g2               (0) //(5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX7_r1_cr_mux7_r2g3               (0) //(5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX7_r1_cr_mux7_r1g1               (0) //(5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX7_r1_cr_mux7_r1g2               (0) //(5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX7_r1_cr_mux7_r1g3               (0) //(5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX7_r1_cr_mux7_r2g1               (0) //(5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX7_r1_cr_mux7_r2g2               (0) //(5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX7_r1_cr_mux7_r2g3               (0) //(5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX7_r1_cr_mux7_r1g1               (0) //(5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX7_r1_cr_mux7_r1g2               (0) //(5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX7_r1_cr_mux7_r1g3               (0) //(5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX7_r1_cr_mux7_r2g1               (0) //(5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX7_r1_cr_mux7_r2g2               (0) //(5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX7_r1_cr_mux7_r2g3               (0) //(5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX7_r1_cr_mux7_r1g1               (0) //(5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX7_r1_cr_mux7_r1g2               (0) //(5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX7_r1_cr_mux7_r1g3               (0) //(5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX7_r1_cr_mux7_r2g1               (0) //(5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX7_r1_cr_mux7_r2g2               (0) //(5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX7_r1_cr_mux7_r2g3               (0) //(5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX7_r1_cr_mux7_r1g1               (0) //(5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX7_r1_cr_mux7_r1g2               (0) //(5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX7_r1_cr_mux7_r1g3               (0) //(5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX7_r1_cr_mux7_r2g1               (0) //(5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX7_r1_cr_mux7_r2g2               (0) //(5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX7_r1_cr_mux7_r2g3               (0) //(5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX7_r1_cr_mux7_r1g1               (0) //(5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX7_r1_cr_mux7_r1g2               (0) //(5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX7_r1_cr_mux7_r1g3               (0) //(5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX7_r1_cr_mux7_r2g1               (0) //(5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX7_r1_cr_mux7_r2g2               (0) //(5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX7_r1_cr_mux7_r2g3               (0) //(5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX7_r1_cr_mux7_r1g1               (0) //(5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX7_r1_cr_mux7_r1g2               (0) //(5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX7_r1_cr_mux7_r1g3               (0) //(5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX7_r1_cr_mux7_r2g1               (0) //(5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX7_r1_cr_mux7_r2g2               (0) //(5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX7_r1_cr_mux7_r2g3               (0) //(5)

// r1_cr_rg_mux8
#define PARAMSET_ROIC_0_R1_CR_RG_MUX8_r1_cr_mux8_r1g1               (0) //(5)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX8_r1_cr_mux8_r1g2               (0) //(5)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX8_r1_cr_mux8_r1g3               (0) //(5)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX8_r1_cr_mux8_r2g1               (0) //(5)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX8_r1_cr_mux8_r2g2               (0) //(5)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX8_r1_cr_mux8_r2g3               (0) //(5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX8_r1_cr_mux8_r1g1               (0) //(5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX8_r1_cr_mux8_r1g2               (0) //(5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX8_r1_cr_mux8_r1g3               (0) //(5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX8_r1_cr_mux8_r2g1               (0) //(5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX8_r1_cr_mux8_r2g2               (0) //(5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX8_r1_cr_mux8_r2g3               (0) //(5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX8_r1_cr_mux8_r1g1               (0) //(5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX8_r1_cr_mux8_r1g2               (0) //(5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX8_r1_cr_mux8_r1g3               (0) //(5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX8_r1_cr_mux8_r2g1               (0) //(5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX8_r1_cr_mux8_r2g2               (0) //(5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX8_r1_cr_mux8_r2g3               (0) //(5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX8_r1_cr_mux8_r1g1               (0) //(5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX8_r1_cr_mux8_r1g2               (0) //(5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX8_r1_cr_mux8_r1g3               (0) //(5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX8_r1_cr_mux8_r2g1               (0) //(5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX8_r1_cr_mux8_r2g2               (0) //(5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX8_r1_cr_mux8_r2g3               (0) //(5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX8_r1_cr_mux8_r1g1               (0) //(5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX8_r1_cr_mux8_r1g2               (0) //(5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX8_r1_cr_mux8_r1g3               (0) //(5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX8_r1_cr_mux8_r2g1               (0) //(5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX8_r1_cr_mux8_r2g2               (0) //(5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX8_r1_cr_mux8_r2g3               (0) //(5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX8_r1_cr_mux8_r1g1               (0) //(5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX8_r1_cr_mux8_r1g2               (0) //(5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX8_r1_cr_mux8_r1g3               (0) //(5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX8_r1_cr_mux8_r2g1               (0) //(5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX8_r1_cr_mux8_r2g2               (0) //(5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX8_r1_cr_mux8_r2g3               (0) //(5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX8_r1_cr_mux8_r1g1               (0) //(5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX8_r1_cr_mux8_r1g2               (0) //(5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX8_r1_cr_mux8_r1g3               (0) //(5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX8_r1_cr_mux8_r2g1               (0) //(5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX8_r1_cr_mux8_r2g2               (0) //(5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX8_r1_cr_mux8_r2g3               (0) //(5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX8_r1_cr_mux8_r1g1               (0) //(5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX8_r1_cr_mux8_r1g2               (0) //(5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX8_r1_cr_mux8_r1g3               (0) //(5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX8_r1_cr_mux8_r2g1               (0) //(5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX8_r1_cr_mux8_r2g2               (0) //(5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX8_r1_cr_mux8_r2g3               (0) //(5)

// r1_cr_rg_mux9
#define PARAMSET_ROIC_0_R1_CR_RG_MUX9_r1_cr_mux9_r1g1               (0) //(5)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX9_r1_cr_mux9_r1g2               (0) //(5)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX9_r1_cr_mux9_r1g3               (0) //(5)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX9_r1_cr_mux9_r2g1               (0) //(5)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX9_r1_cr_mux9_r2g2               (0) //(5)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX9_r1_cr_mux9_r2g3               (0) //(5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX9_r1_cr_mux9_r1g1               (0) //(5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX9_r1_cr_mux9_r1g2               (0) //(5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX9_r1_cr_mux9_r1g3               (0) //(5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX9_r1_cr_mux9_r2g1               (0) //(5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX9_r1_cr_mux9_r2g2               (0) //(5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX9_r1_cr_mux9_r2g3               (0) //(5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX9_r1_cr_mux9_r1g1               (0) //(5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX9_r1_cr_mux9_r1g2               (0) //(5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX9_r1_cr_mux9_r1g3               (0) //(5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX9_r1_cr_mux9_r2g1               (0) //(5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX9_r1_cr_mux9_r2g2               (0) //(5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX9_r1_cr_mux9_r2g3               (0) //(5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX9_r1_cr_mux9_r1g1               (0) //(5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX9_r1_cr_mux9_r1g2               (0) //(5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX9_r1_cr_mux9_r1g3               (0) //(5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX9_r1_cr_mux9_r2g1               (0) //(5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX9_r1_cr_mux9_r2g2               (0) //(5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX9_r1_cr_mux9_r2g3               (0) //(5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX9_r1_cr_mux9_r1g1               (0) //(5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX9_r1_cr_mux9_r1g2               (0) //(5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX9_r1_cr_mux9_r1g3               (0) //(5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX9_r1_cr_mux9_r2g1               (0) //(5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX9_r1_cr_mux9_r2g2               (0) //(5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX9_r1_cr_mux9_r2g3               (0) //(5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX9_r1_cr_mux9_r1g1               (0) //(5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX9_r1_cr_mux9_r1g2               (0) //(5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX9_r1_cr_mux9_r1g3               (0) //(5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX9_r1_cr_mux9_r2g1               (0) //(5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX9_r1_cr_mux9_r2g2               (0) //(5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX9_r1_cr_mux9_r2g3               (0) //(5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX9_r1_cr_mux9_r1g1               (0) //(5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX9_r1_cr_mux9_r1g2               (0) //(5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX9_r1_cr_mux9_r1g3               (0) //(5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX9_r1_cr_mux9_r2g1               (0) //(5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX9_r1_cr_mux9_r2g2               (0) //(5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX9_r1_cr_mux9_r2g3               (0) //(5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX9_r1_cr_mux9_r1g1               (0) //(5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX9_r1_cr_mux9_r1g2               (0) //(5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX9_r1_cr_mux9_r1g3               (0) //(5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX9_r1_cr_mux9_r2g1               (0) //(5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX9_r1_cr_mux9_r2g2               (0) //(5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX9_r1_cr_mux9_r2g3               (0) //(5)

// r1_cr_rg_mux10
#define PARAMSET_ROIC_0_R1_CR_RG_MUX10_r1_cr_mux10_r1g1             (0) //(5)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX10_r1_cr_mux10_r1g2             (0) //(5)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX10_r1_cr_mux10_r1g3             (0) //(5)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX10_r1_cr_mux10_r2g1             (0) //(5)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX10_r1_cr_mux10_r2g2             (0) //(5)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX10_r1_cr_mux10_r2g3             (0) //(5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX10_r1_cr_mux10_r1g1             (0) //(5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX10_r1_cr_mux10_r1g2             (0) //(5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX10_r1_cr_mux10_r1g3             (0) //(5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX10_r1_cr_mux10_r2g1             (0) //(5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX10_r1_cr_mux10_r2g2             (0) //(5)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX10_r1_cr_mux10_r2g3             (0) //(5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX10_r1_cr_mux10_r1g1             (0) //(5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX10_r1_cr_mux10_r1g2             (0) //(5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX10_r1_cr_mux10_r1g3             (0) //(5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX10_r1_cr_mux10_r2g1             (0) //(5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX10_r1_cr_mux10_r2g2             (0) //(5)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX10_r1_cr_mux10_r2g3             (0) //(5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX10_r1_cr_mux10_r1g1             (0) //(5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX10_r1_cr_mux10_r1g2             (0) //(5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX10_r1_cr_mux10_r1g3             (0) //(5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX10_r1_cr_mux10_r2g1             (0) //(5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX10_r1_cr_mux10_r2g2             (0) //(5)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX10_r1_cr_mux10_r2g3             (0) //(5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX10_r1_cr_mux10_r1g1             (0) //(5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX10_r1_cr_mux10_r1g2             (0) //(5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX10_r1_cr_mux10_r1g3             (0) //(5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX10_r1_cr_mux10_r2g1             (0) //(5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX10_r1_cr_mux10_r2g2             (0) //(5)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX10_r1_cr_mux10_r2g3             (0) //(5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX10_r1_cr_mux10_r1g1             (0) //(5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX10_r1_cr_mux10_r1g2             (0) //(5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX10_r1_cr_mux10_r1g3             (0) //(5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX10_r1_cr_mux10_r2g1             (0) //(5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX10_r1_cr_mux10_r2g2             (0) //(5)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX10_r1_cr_mux10_r2g3             (0) //(5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX10_r1_cr_mux10_r1g1             (0) //(5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX10_r1_cr_mux10_r1g2             (0) //(5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX10_r1_cr_mux10_r1g3             (0) //(5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX10_r1_cr_mux10_r2g1             (0) //(5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX10_r1_cr_mux10_r2g2             (0) //(5)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX10_r1_cr_mux10_r2g3             (0) //(5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX10_r1_cr_mux10_r1g1             (0) //(5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX10_r1_cr_mux10_r1g2             (0) //(5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX10_r1_cr_mux10_r1g3             (0) //(5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX10_r1_cr_mux10_r2g1             (0) //(5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX10_r1_cr_mux10_r2g2             (0) //(5)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX10_r1_cr_mux10_r2g3             (0) //(5)

// r1_cr_rg_mux11
#define PARAMSET_ROIC_0_R1_CR_RG_MUX11_r1_cr_mux11_r1g1             (0)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX11_r1_cr_mux11_r1g2             (0)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX11_r1_cr_mux11_r1g3             (0)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX11_r1_cr_mux11_r2g1             (0)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX11_r1_cr_mux11_r2g2             (0)
#define PARAMSET_ROIC_0_R1_CR_RG_MUX11_r1_cr_mux11_r2g3             (0)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX11_r1_cr_mux11_r1g1             (0)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX11_r1_cr_mux11_r1g2             (0)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX11_r1_cr_mux11_r1g3             (0)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX11_r1_cr_mux11_r2g1             (0)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX11_r1_cr_mux11_r2g2             (0)
#define PARAMSET_ROIC_1_R1_CR_RG_MUX11_r1_cr_mux11_r2g3             (0)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX11_r1_cr_mux11_r1g1             (0)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX11_r1_cr_mux11_r1g2             (0)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX11_r1_cr_mux11_r1g3             (0)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX11_r1_cr_mux11_r2g1             (0)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX11_r1_cr_mux11_r2g2             (0)
#define PARAMSET_ROIC_2_R1_CR_RG_MUX11_r1_cr_mux11_r2g3             (0)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX11_r1_cr_mux11_r1g1             (0)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX11_r1_cr_mux11_r1g2             (0)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX11_r1_cr_mux11_r1g3             (0)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX11_r1_cr_mux11_r2g1             (0)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX11_r1_cr_mux11_r2g2             (0)
#define PARAMSET_ROIC_3_R1_CR_RG_MUX11_r1_cr_mux11_r2g3             (0)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX11_r1_cr_mux11_r1g1             (0)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX11_r1_cr_mux11_r1g2             (0)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX11_r1_cr_mux11_r1g3             (0)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX11_r1_cr_mux11_r2g1             (0)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX11_r1_cr_mux11_r2g2             (0)
#define PARAMSET_ROIC_4_R1_CR_RG_MUX11_r1_cr_mux11_r2g3             (0)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX11_r1_cr_mux11_r1g1             (0)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX11_r1_cr_mux11_r1g2             (0)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX11_r1_cr_mux11_r1g3             (0)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX11_r1_cr_mux11_r2g1             (0)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX11_r1_cr_mux11_r2g2             (0)
#define PARAMSET_ROIC_5_R1_CR_RG_MUX11_r1_cr_mux11_r2g3             (0)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX11_r1_cr_mux11_r1g1             (0)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX11_r1_cr_mux11_r1g2             (0)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX11_r1_cr_mux11_r1g3             (0)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX11_r1_cr_mux11_r2g1             (0)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX11_r1_cr_mux11_r2g2             (0)
#define PARAMSET_ROIC_6_R1_CR_RG_MUX11_r1_cr_mux11_r2g3             (0)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX11_r1_cr_mux11_r1g1             (0)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX11_r1_cr_mux11_r1g2             (0)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX11_r1_cr_mux11_r1g3             (0)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX11_r1_cr_mux11_r2g1             (0)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX11_r1_cr_mux11_r2g2             (0)
#define PARAMSET_ROIC_7_R1_CR_RG_MUX11_r1_cr_mux11_r2g3             (0)

// r1_cr_r1g_muxe
#define PARAMSET_ROIC_0_R1_CR_R1G_MUXE_r1_cr_muxe_r1g1              (0)
#define PARAMSET_ROIC_0_R1_CR_R1G_MUXE_r1_cr_muxe_r1g2              (0)
#define PARAMSET_ROIC_0_R1_CR_R1G_MUXE_r1_cr_muxe_r1g3              (0)
#define PARAMSET_ROIC_0_R1_CR_R1G_MUXE_r1_cr_muxe_r2g1              (0)
#define PARAMSET_ROIC_0_R1_CR_R1G_MUXE_r1_cr_muxe_r2g2              (0)
#define PARAMSET_ROIC_0_R1_CR_R1G_MUXE_r1_cr_muxe_r2g3              (0)
#define PARAMSET_ROIC_1_R1_CR_R1G_MUXE_r1_cr_muxe_r1g1              (0)
#define PARAMSET_ROIC_1_R1_CR_R1G_MUXE_r1_cr_muxe_r1g2              (0)
#define PARAMSET_ROIC_1_R1_CR_R1G_MUXE_r1_cr_muxe_r1g3              (0)
#define PARAMSET_ROIC_1_R1_CR_R1G_MUXE_r1_cr_muxe_r2g1              (0)
#define PARAMSET_ROIC_1_R1_CR_R1G_MUXE_r1_cr_muxe_r2g2              (0)
#define PARAMSET_ROIC_1_R1_CR_R1G_MUXE_r1_cr_muxe_r2g3              (0)
#define PARAMSET_ROIC_2_R1_CR_R1G_MUXE_r1_cr_muxe_r1g1              (0)
#define PARAMSET_ROIC_2_R1_CR_R1G_MUXE_r1_cr_muxe_r1g2              (0)
#define PARAMSET_ROIC_2_R1_CR_R1G_MUXE_r1_cr_muxe_r1g3              (0)
#define PARAMSET_ROIC_2_R1_CR_R1G_MUXE_r1_cr_muxe_r2g1              (0)
#define PARAMSET_ROIC_2_R1_CR_R1G_MUXE_r1_cr_muxe_r2g2              (0)
#define PARAMSET_ROIC_2_R1_CR_R1G_MUXE_r1_cr_muxe_r2g3              (0)
#define PARAMSET_ROIC_3_R1_CR_R1G_MUXE_r1_cr_muxe_r1g1              (0)
#define PARAMSET_ROIC_3_R1_CR_R1G_MUXE_r1_cr_muxe_r1g2              (0)
#define PARAMSET_ROIC_3_R1_CR_R1G_MUXE_r1_cr_muxe_r1g3              (0)
#define PARAMSET_ROIC_3_R1_CR_R1G_MUXE_r1_cr_muxe_r2g1              (0)
#define PARAMSET_ROIC_3_R1_CR_R1G_MUXE_r1_cr_muxe_r2g2              (0)
#define PARAMSET_ROIC_3_R1_CR_R1G_MUXE_r1_cr_muxe_r2g3              (0)
#define PARAMSET_ROIC_4_R1_CR_R1G_MUXE_r1_cr_muxe_r1g1              (0)
#define PARAMSET_ROIC_4_R1_CR_R1G_MUXE_r1_cr_muxe_r1g2              (0)
#define PARAMSET_ROIC_4_R1_CR_R1G_MUXE_r1_cr_muxe_r1g3              (0)
#define PARAMSET_ROIC_4_R1_CR_R1G_MUXE_r1_cr_muxe_r2g1              (0)
#define PARAMSET_ROIC_4_R1_CR_R1G_MUXE_r1_cr_muxe_r2g2              (0)
#define PARAMSET_ROIC_4_R1_CR_R1G_MUXE_r1_cr_muxe_r2g3              (0)
#define PARAMSET_ROIC_5_R1_CR_R1G_MUXE_r1_cr_muxe_r1g1              (0)
#define PARAMSET_ROIC_5_R1_CR_R1G_MUXE_r1_cr_muxe_r1g2              (0)
#define PARAMSET_ROIC_5_R1_CR_R1G_MUXE_r1_cr_muxe_r1g3              (0)
#define PARAMSET_ROIC_5_R1_CR_R1G_MUXE_r1_cr_muxe_r2g1              (0)
#define PARAMSET_ROIC_5_R1_CR_R1G_MUXE_r1_cr_muxe_r2g2              (0)
#define PARAMSET_ROIC_5_R1_CR_R1G_MUXE_r1_cr_muxe_r2g3              (0)
#define PARAMSET_ROIC_6_R1_CR_R1G_MUXE_r1_cr_muxe_r1g1              (0)
#define PARAMSET_ROIC_6_R1_CR_R1G_MUXE_r1_cr_muxe_r1g2              (0)
#define PARAMSET_ROIC_6_R1_CR_R1G_MUXE_r1_cr_muxe_r1g3              (0)
#define PARAMSET_ROIC_6_R1_CR_R1G_MUXE_r1_cr_muxe_r2g1              (0)
#define PARAMSET_ROIC_6_R1_CR_R1G_MUXE_r1_cr_muxe_r2g2              (0)
#define PARAMSET_ROIC_6_R1_CR_R1G_MUXE_r1_cr_muxe_r2g3              (0)
#define PARAMSET_ROIC_7_R1_CR_R1G_MUXE_r1_cr_muxe_r1g1              (0)
#define PARAMSET_ROIC_7_R1_CR_R1G_MUXE_r1_cr_muxe_r1g2              (0)
#define PARAMSET_ROIC_7_R1_CR_R1G_MUXE_r1_cr_muxe_r1g3              (0)
#define PARAMSET_ROIC_7_R1_CR_R1G_MUXE_r1_cr_muxe_r2g1              (0)
#define PARAMSET_ROIC_7_R1_CR_R1G_MUXE_r1_cr_muxe_r2g2              (0)
#define PARAMSET_ROIC_7_R1_CR_R1G_MUXE_r1_cr_muxe_r2g3              (0)

// r1_cr_r1g_muxo
#define PARAMSET_ROIC_0_R1_CR_R1G_MUXO_r1_cr_muxo_r1g1              (0)
#define PARAMSET_ROIC_0_R1_CR_R1G_MUXO_r1_cr_muxo_r1g2              (0)
#define PARAMSET_ROIC_0_R1_CR_R1G_MUXO_r1_cr_muxo_r1g3              (0)
#define PARAMSET_ROIC_0_R1_CR_R1G_MUXO_r1_cr_muxo_r2g1              (0)
#define PARAMSET_ROIC_0_R1_CR_R1G_MUXO_r1_cr_muxo_r2g2              (0)
#define PARAMSET_ROIC_0_R1_CR_R1G_MUXO_r1_cr_muxo_r2g3              (0)
#define PARAMSET_ROIC_1_R1_CR_R1G_MUXO_r1_cr_muxo_r1g1              (0)
#define PARAMSET_ROIC_1_R1_CR_R1G_MUXO_r1_cr_muxo_r1g2              (0)
#define PARAMSET_ROIC_1_R1_CR_R1G_MUXO_r1_cr_muxo_r1g3              (0)
#define PARAMSET_ROIC_1_R1_CR_R1G_MUXO_r1_cr_muxo_r2g1              (0)
#define PARAMSET_ROIC_1_R1_CR_R1G_MUXO_r1_cr_muxo_r2g2              (0)
#define PARAMSET_ROIC_1_R1_CR_R1G_MUXO_r1_cr_muxo_r2g3              (0)
#define PARAMSET_ROIC_2_R1_CR_R1G_MUXO_r1_cr_muxo_r1g1              (0)
#define PARAMSET_ROIC_2_R1_CR_R1G_MUXO_r1_cr_muxo_r1g2              (0)
#define PARAMSET_ROIC_2_R1_CR_R1G_MUXO_r1_cr_muxo_r1g3              (0)
#define PARAMSET_ROIC_2_R1_CR_R1G_MUXO_r1_cr_muxo_r2g1              (0)
#define PARAMSET_ROIC_2_R1_CR_R1G_MUXO_r1_cr_muxo_r2g2              (0)
#define PARAMSET_ROIC_2_R1_CR_R1G_MUXO_r1_cr_muxo_r2g3              (0)
#define PARAMSET_ROIC_3_R1_CR_R1G_MUXO_r1_cr_muxo_r1g1              (0)
#define PARAMSET_ROIC_3_R1_CR_R1G_MUXO_r1_cr_muxo_r1g2              (0)
#define PARAMSET_ROIC_3_R1_CR_R1G_MUXO_r1_cr_muxo_r1g3              (0)
#define PARAMSET_ROIC_3_R1_CR_R1G_MUXO_r1_cr_muxo_r2g1              (0)
#define PARAMSET_ROIC_3_R1_CR_R1G_MUXO_r1_cr_muxo_r2g2              (0)
#define PARAMSET_ROIC_3_R1_CR_R1G_MUXO_r1_cr_muxo_r2g3              (0)
#define PARAMSET_ROIC_4_R1_CR_R1G_MUXO_r1_cr_muxo_r1g1              (0)
#define PARAMSET_ROIC_4_R1_CR_R1G_MUXO_r1_cr_muxo_r1g2              (0)
#define PARAMSET_ROIC_4_R1_CR_R1G_MUXO_r1_cr_muxo_r1g3              (0)
#define PARAMSET_ROIC_4_R1_CR_R1G_MUXO_r1_cr_muxo_r2g1              (0)
#define PARAMSET_ROIC_4_R1_CR_R1G_MUXO_r1_cr_muxo_r2g2              (0)
#define PARAMSET_ROIC_4_R1_CR_R1G_MUXO_r1_cr_muxo_r2g3              (0)
#define PARAMSET_ROIC_5_R1_CR_R1G_MUXO_r1_cr_muxo_r1g1              (0)
#define PARAMSET_ROIC_5_R1_CR_R1G_MUXO_r1_cr_muxo_r1g2              (0)
#define PARAMSET_ROIC_5_R1_CR_R1G_MUXO_r1_cr_muxo_r1g3              (0)
#define PARAMSET_ROIC_5_R1_CR_R1G_MUXO_r1_cr_muxo_r2g1              (0)
#define PARAMSET_ROIC_5_R1_CR_R1G_MUXO_r1_cr_muxo_r2g2              (0)
#define PARAMSET_ROIC_5_R1_CR_R1G_MUXO_r1_cr_muxo_r2g3              (0)
#define PARAMSET_ROIC_6_R1_CR_R1G_MUXO_r1_cr_muxo_r1g1              (0)
#define PARAMSET_ROIC_6_R1_CR_R1G_MUXO_r1_cr_muxo_r1g2              (0)
#define PARAMSET_ROIC_6_R1_CR_R1G_MUXO_r1_cr_muxo_r1g3              (0)
#define PARAMSET_ROIC_6_R1_CR_R1G_MUXO_r1_cr_muxo_r2g1              (0)
#define PARAMSET_ROIC_6_R1_CR_R1G_MUXO_r1_cr_muxo_r2g2              (0)
#define PARAMSET_ROIC_6_R1_CR_R1G_MUXO_r1_cr_muxo_r2g3              (0)
#define PARAMSET_ROIC_7_R1_CR_R1G_MUXO_r1_cr_muxo_r1g1              (0)
#define PARAMSET_ROIC_7_R1_CR_R1G_MUXO_r1_cr_muxo_r1g2              (0)
#define PARAMSET_ROIC_7_R1_CR_R1G_MUXO_r1_cr_muxo_r1g3              (0)
#define PARAMSET_ROIC_7_R1_CR_R1G_MUXO_r1_cr_muxo_r2g1              (0)
#define PARAMSET_ROIC_7_R1_CR_R1G_MUXO_r1_cr_muxo_r2g2              (0)
#define PARAMSET_ROIC_7_R1_CR_R1G_MUXO_r1_cr_muxo_r2g3              (0)

// r1_cr_gtune1
#define PARAMSET_ROIC_0_R1_CR_GTUNE1_r1_mux1_gtune                  (1)
#define PARAMSET_ROIC_0_R1_CR_GTUNE1_r1_mux2_gtune                  (1)
#define PARAMSET_ROIC_0_R1_CR_GTUNE1_r1_mux3_gtune                  (1)
#define PARAMSET_ROIC_0_R1_CR_GTUNE1_r1_mux4_gtune                  (1)
#define PARAMSET_ROIC_0_R1_CR_GTUNE1_r1_mux5_gtune                  (1)
#define PARAMSET_ROIC_0_R1_CR_GTUNE1_r1_mux6_gtune                  (1)
#define PARAMSET_ROIC_0_R1_CR_GTUNE1_r1_mux7_gtune                  (1)
#define PARAMSET_ROIC_0_R1_CR_GTUNE1_r1_mux8_gtune                  (1)
#define PARAMSET_ROIC_0_R1_CR_GTUNE1_r1_mux9_gtune                  (1)
#define PARAMSET_ROIC_0_R1_CR_GTUNE1_r1_mux10_gtune                (1)
                                                                                                                  
#define PARAMSET_ROIC_1_R1_CR_GTUNE1_r1_mux1_gtune                  (1)
#define PARAMSET_ROIC_1_R1_CR_GTUNE1_r1_mux2_gtune                  (1)
#define PARAMSET_ROIC_1_R1_CR_GTUNE1_r1_mux3_gtune                  (1)
#define PARAMSET_ROIC_1_R1_CR_GTUNE1_r1_mux4_gtune                  (1)
#define PARAMSET_ROIC_1_R1_CR_GTUNE1_r1_mux5_gtune                  (1)
#define PARAMSET_ROIC_1_R1_CR_GTUNE1_r1_mux6_gtune                  (1)
#define PARAMSET_ROIC_1_R1_CR_GTUNE1_r1_mux7_gtune                  (1)
#define PARAMSET_ROIC_1_R1_CR_GTUNE1_r1_mux8_gtune                  (1)
#define PARAMSET_ROIC_1_R1_CR_GTUNE1_r1_mux9_gtune                  (1)
#define PARAMSET_ROIC_1_R1_CR_GTUNE1_r1_mux10_gtune                (1)
                                                                                                                  
#define PARAMSET_ROIC_2_R1_CR_GTUNE1_r1_mux1_gtune                  (1)
#define PARAMSET_ROIC_2_R1_CR_GTUNE1_r1_mux2_gtune                  (1)
#define PARAMSET_ROIC_2_R1_CR_GTUNE1_r1_mux3_gtune                  (1)
#define PARAMSET_ROIC_2_R1_CR_GTUNE1_r1_mux4_gtune                  (1)
#define PARAMSET_ROIC_2_R1_CR_GTUNE1_r1_mux5_gtune                  (1)
#define PARAMSET_ROIC_2_R1_CR_GTUNE1_r1_mux6_gtune                  (1)
#define PARAMSET_ROIC_2_R1_CR_GTUNE1_r1_mux7_gtune                  (1)
#define PARAMSET_ROIC_2_R1_CR_GTUNE1_r1_mux8_gtune                  (1)
#define PARAMSET_ROIC_2_R1_CR_GTUNE1_r1_mux9_gtune                  (1)
#define PARAMSET_ROIC_2_R1_CR_GTUNE1_r1_mux10_gtune                (1)
                                                                                                                  
#define PARAMSET_ROIC_3_R1_CR_GTUNE1_r1_mux1_gtune                  (1)
#define PARAMSET_ROIC_3_R1_CR_GTUNE1_r1_mux2_gtune                  (1)
#define PARAMSET_ROIC_3_R1_CR_GTUNE1_r1_mux3_gtune                  (1)
#define PARAMSET_ROIC_3_R1_CR_GTUNE1_r1_mux4_gtune                  (1)
#define PARAMSET_ROIC_3_R1_CR_GTUNE1_r1_mux5_gtune                  (1)
#define PARAMSET_ROIC_3_R1_CR_GTUNE1_r1_mux6_gtune                  (1)
#define PARAMSET_ROIC_3_R1_CR_GTUNE1_r1_mux7_gtune                  (1)
#define PARAMSET_ROIC_3_R1_CR_GTUNE1_r1_mux8_gtune                  (1)
#define PARAMSET_ROIC_3_R1_CR_GTUNE1_r1_mux9_gtune                  (1)
#define PARAMSET_ROIC_3_R1_CR_GTUNE1_r1_mux10_gtune                (1)
                                                                                                                  
#define PARAMSET_ROIC_4_R1_CR_GTUNE1_r1_mux1_gtune                  (1)
#define PARAMSET_ROIC_4_R1_CR_GTUNE1_r1_mux2_gtune                  (1)
#define PARAMSET_ROIC_4_R1_CR_GTUNE1_r1_mux3_gtune                  (1)
#define PARAMSET_ROIC_4_R1_CR_GTUNE1_r1_mux4_gtune                  (1)
#define PARAMSET_ROIC_4_R1_CR_GTUNE1_r1_mux5_gtune                  (1)
#define PARAMSET_ROIC_4_R1_CR_GTUNE1_r1_mux6_gtune                  (1)
#define PARAMSET_ROIC_4_R1_CR_GTUNE1_r1_mux7_gtune                  (1)
#define PARAMSET_ROIC_4_R1_CR_GTUNE1_r1_mux8_gtune                  (1)
#define PARAMSET_ROIC_4_R1_CR_GTUNE1_r1_mux9_gtune                  (1)
#define PARAMSET_ROIC_4_R1_CR_GTUNE1_r1_mux10_gtune                (1)
                                                                                                                  
#define PARAMSET_ROIC_5_R1_CR_GTUNE1_r1_mux1_gtune                  (1)
#define PARAMSET_ROIC_5_R1_CR_GTUNE1_r1_mux2_gtune                  (1)
#define PARAMSET_ROIC_5_R1_CR_GTUNE1_r1_mux3_gtune                  (1)
#define PARAMSET_ROIC_5_R1_CR_GTUNE1_r1_mux4_gtune                  (1)
#define PARAMSET_ROIC_5_R1_CR_GTUNE1_r1_mux5_gtune                  (1)
#define PARAMSET_ROIC_5_R1_CR_GTUNE1_r1_mux6_gtune                  (1)
#define PARAMSET_ROIC_5_R1_CR_GTUNE1_r1_mux7_gtune                  (1)
#define PARAMSET_ROIC_5_R1_CR_GTUNE1_r1_mux8_gtune                  (1)
#define PARAMSET_ROIC_5_R1_CR_GTUNE1_r1_mux9_gtune                  (1)
#define PARAMSET_ROIC_5_R1_CR_GTUNE1_r1_mux10_gtune                (1)
                                                                                                                  
#define PARAMSET_ROIC_6_R1_CR_GTUNE1_r1_mux1_gtune                  (1)
#define PARAMSET_ROIC_6_R1_CR_GTUNE1_r1_mux2_gtune                  (1)
#define PARAMSET_ROIC_6_R1_CR_GTUNE1_r1_mux3_gtune                  (1)
#define PARAMSET_ROIC_6_R1_CR_GTUNE1_r1_mux4_gtune                  (1)
#define PARAMSET_ROIC_6_R1_CR_GTUNE1_r1_mux5_gtune                  (1)
#define PARAMSET_ROIC_6_R1_CR_GTUNE1_r1_mux6_gtune                  (1)
#define PARAMSET_ROIC_6_R1_CR_GTUNE1_r1_mux7_gtune                  (1)
#define PARAMSET_ROIC_6_R1_CR_GTUNE1_r1_mux8_gtune                  (1)
#define PARAMSET_ROIC_6_R1_CR_GTUNE1_r1_mux9_gtune                  (1)
#define PARAMSET_ROIC_6_R1_CR_GTUNE1_r1_mux10_gtune                (1)
                                                                                                                  
#define PARAMSET_ROIC_7_R1_CR_GTUNE1_r1_mux1_gtune                  (1)
#define PARAMSET_ROIC_7_R1_CR_GTUNE1_r1_mux2_gtune                  (1)
#define PARAMSET_ROIC_7_R1_CR_GTUNE1_r1_mux3_gtune                  (1)
#define PARAMSET_ROIC_7_R1_CR_GTUNE1_r1_mux4_gtune                  (1)
#define PARAMSET_ROIC_7_R1_CR_GTUNE1_r1_mux5_gtune                  (1)
#define PARAMSET_ROIC_7_R1_CR_GTUNE1_r1_mux6_gtune                  (1)
#define PARAMSET_ROIC_7_R1_CR_GTUNE1_r1_mux7_gtune                  (1)
#define PARAMSET_ROIC_7_R1_CR_GTUNE1_r1_mux8_gtune                  (1)
#define PARAMSET_ROIC_7_R1_CR_GTUNE1_r1_mux9_gtune                  (1)
#define PARAMSET_ROIC_7_R1_CR_GTUNE1_r1_mux10_gtune                (1)

// r1_cr_gtune2
#define PARAMSET_ROIC_0_R1_CR_GTUNE2_r1_mux11_gtune                 (0)
#define PARAMSET_ROIC_0_R1_CR_GTUNE2_r1_muxeo_gtune                 (0)
#define PARAMSET_ROIC_1_R1_CR_GTUNE2_r1_mux11_gtune                 (0)
#define PARAMSET_ROIC_1_R1_CR_GTUNE2_r1_muxeo_gtune                 (0)
#define PARAMSET_ROIC_2_R1_CR_GTUNE2_r1_mux11_gtune                 (0)
#define PARAMSET_ROIC_2_R1_CR_GTUNE2_r1_muxeo_gtune                 (0)
#define PARAMSET_ROIC_3_R1_CR_GTUNE2_r1_mux11_gtune                 (0)
#define PARAMSET_ROIC_3_R1_CR_GTUNE2_r1_muxeo_gtune                 (0)
#define PARAMSET_ROIC_4_R1_CR_GTUNE2_r1_mux11_gtune                 (0)
#define PARAMSET_ROIC_4_R1_CR_GTUNE2_r1_muxeo_gtune                 (0)
#define PARAMSET_ROIC_5_R1_CR_GTUNE2_r1_mux11_gtune                 (0)
#define PARAMSET_ROIC_5_R1_CR_GTUNE2_r1_muxeo_gtune                 (0)
#define PARAMSET_ROIC_6_R1_CR_GTUNE2_r1_mux11_gtune                 (0)
#define PARAMSET_ROIC_6_R1_CR_GTUNE2_r1_muxeo_gtune                 (0)
#define PARAMSET_ROIC_7_R1_CR_GTUNE2_r1_mux11_gtune                 (0)
#define PARAMSET_ROIC_7_R1_CR_GTUNE2_r1_muxeo_gtune                 (0)

// r1_tune_group_sel

// SRIC_0
#define PARAMSET_ROIC_0_R1_TUNE_GROUP_SEL1_r1_cr_mux1_row2_gsel     (0)
#define PARAMSET_ROIC_0_R1_TUNE_GROUP_SEL1_r1_cr_mux1_row3_gsel     (0)
#define PARAMSET_ROIC_0_R1_TUNE_GROUP_SEL1_r1_cr_mux1_row4_gsel     (1)
#define PARAMSET_ROIC_0_R1_TUNE_GROUP_SEL1_r1_cr_mux2_row2_gsel     (0)
#define PARAMSET_ROIC_0_R1_TUNE_GROUP_SEL1_r1_cr_mux2_row3_gsel     (0)
#define PARAMSET_ROIC_0_R1_TUNE_GROUP_SEL1_r1_cr_mux2_row4_gsel     (1)
#define PARAMSET_ROIC_0_R1_TUNE_GROUP_SEL1_r1_cr_mux3_row2_gsel     (0)
#define PARAMSET_ROIC_0_R1_TUNE_GROUP_SEL1_r1_cr_mux3_row3_gsel     (0)
#define PARAMSET_ROIC_0_R1_TUNE_GROUP_SEL1_r1_cr_mux3_row4_gsel     (1)
#define PARAMSET_ROIC_0_R1_TUNE_GROUP_SEL1_r1_cr_mux4_row2_gsel     (0)
#define PARAMSET_ROIC_0_R1_TUNE_GROUP_SEL1_r1_cr_mux4_row3_gsel     (0)
#define PARAMSET_ROIC_0_R1_TUNE_GROUP_SEL1_r1_cr_mux4_row4_gsel     (1)
#define PARAMSET_ROIC_0_R1_TUNE_GROUP_SEL1_r1_cr_mux5_row2_gsel     (0)
#define PARAMSET_ROIC_0_R1_TUNE_GROUP_SEL1_r1_cr_mux5_row3_gsel     (0)
#define PARAMSET_ROIC_0_R1_TUNE_GROUP_SEL1_r1_cr_mux5_row4_gsel     (1)
#define PARAMSET_ROIC_0_R1_TUNE_GROUP_SEL1_r1_cr_mux6_row2_gsel     (0)
#define PARAMSET_ROIC_0_R1_TUNE_GROUP_SEL1_r1_cr_mux6_row3_gsel     (0)
#define PARAMSET_ROIC_0_R1_TUNE_GROUP_SEL1_r1_cr_mux6_row4_gsel     (1)
#define PARAMSET_ROIC_0_R1_TUNE_GROUP_SEL2_r1_cr_mux7_row2_gsel     (0)
#define PARAMSET_ROIC_0_R1_TUNE_GROUP_SEL2_r1_cr_mux7_row3_gsel     (0)
#define PARAMSET_ROIC_0_R1_TUNE_GROUP_SEL2_r1_cr_mux7_row4_gsel     (1)
#define PARAMSET_ROIC_0_R1_TUNE_GROUP_SEL2_r1_cr_mux8_row2_gsel     (0)
#define PARAMSET_ROIC_0_R1_TUNE_GROUP_SEL2_r1_cr_mux8_row3_gsel     (0)
#define PARAMSET_ROIC_0_R1_TUNE_GROUP_SEL2_r1_cr_mux8_row4_gsel     (1)
#define PARAMSET_ROIC_0_R1_TUNE_GROUP_SEL2_r1_cr_mux9_row2_gsel     (0)
#define PARAMSET_ROIC_0_R1_TUNE_GROUP_SEL2_r1_cr_mux9_row3_gsel     (0)
#define PARAMSET_ROIC_0_R1_TUNE_GROUP_SEL2_r1_cr_mux9_row4_gsel     (1)
#define PARAMSET_ROIC_0_R1_TUNE_GROUP_SEL2_r1_cr_mux10_row2_gsel    (0)
#define PARAMSET_ROIC_0_R1_TUNE_GROUP_SEL2_r1_cr_mux10_row3_gsel    (0)
#define PARAMSET_ROIC_0_R1_TUNE_GROUP_SEL2_r1_cr_mux10_row4_gsel    (1)
#define PARAMSET_ROIC_0_R1_TUNE_GROUP_SEL2_r1_cr_mux11_row2_gsel    (0)
#define PARAMSET_ROIC_0_R1_TUNE_GROUP_SEL2_r1_cr_mux11_row3_gsel    (0)
#define PARAMSET_ROIC_0_R1_TUNE_GROUP_SEL2_r1_cr_mux11_row4_gsel    (1)
#define PARAMSET_ROIC_0_R1_TUNE_GROUP_SEL2_r1_cr_muxeo_row2_gsel    (0)
#define PARAMSET_ROIC_0_R1_TUNE_GROUP_SEL2_r1_cr_muxeo_row3_gsel    (0)
#define PARAMSET_ROIC_0_R1_TUNE_GROUP_SEL2_r1_cr_muxeo_row4_gsel    (1)

// SRIC_1

#define PARAMSET_ROIC_1_R1_TUNE_GROUP_SEL1_r1_cr_mux1_row2_gsel     (0)
#define PARAMSET_ROIC_1_R1_TUNE_GROUP_SEL1_r1_cr_mux1_row3_gsel     (0)
#define PARAMSET_ROIC_1_R1_TUNE_GROUP_SEL1_r1_cr_mux1_row4_gsel     (1)
#define PARAMSET_ROIC_1_R1_TUNE_GROUP_SEL1_r1_cr_mux2_row2_gsel     (0)
#define PARAMSET_ROIC_1_R1_TUNE_GROUP_SEL1_r1_cr_mux2_row3_gsel     (0)
#define PARAMSET_ROIC_1_R1_TUNE_GROUP_SEL1_r1_cr_mux2_row4_gsel     (1)
#define PARAMSET_ROIC_1_R1_TUNE_GROUP_SEL1_r1_cr_mux3_row2_gsel     (0)
#define PARAMSET_ROIC_1_R1_TUNE_GROUP_SEL1_r1_cr_mux3_row3_gsel     (0)
#define PARAMSET_ROIC_1_R1_TUNE_GROUP_SEL1_r1_cr_mux3_row4_gsel     (1)
#define PARAMSET_ROIC_1_R1_TUNE_GROUP_SEL1_r1_cr_mux4_row2_gsel     (0)
#define PARAMSET_ROIC_1_R1_TUNE_GROUP_SEL1_r1_cr_mux4_row3_gsel     (0)
#define PARAMSET_ROIC_1_R1_TUNE_GROUP_SEL1_r1_cr_mux4_row4_gsel     (1)
#define PARAMSET_ROIC_1_R1_TUNE_GROUP_SEL1_r1_cr_mux5_row2_gsel     (0)
#define PARAMSET_ROIC_1_R1_TUNE_GROUP_SEL1_r1_cr_mux5_row3_gsel     (0)
#define PARAMSET_ROIC_1_R1_TUNE_GROUP_SEL1_r1_cr_mux5_row4_gsel     (1)
#define PARAMSET_ROIC_1_R1_TUNE_GROUP_SEL1_r1_cr_mux6_row2_gsel     (0)
#define PARAMSET_ROIC_1_R1_TUNE_GROUP_SEL1_r1_cr_mux6_row3_gsel     (0)
#define PARAMSET_ROIC_1_R1_TUNE_GROUP_SEL1_r1_cr_mux6_row4_gsel     (1)
#define PARAMSET_ROIC_1_R1_TUNE_GROUP_SEL2_r1_cr_mux7_row2_gsel     (0)
#define PARAMSET_ROIC_1_R1_TUNE_GROUP_SEL2_r1_cr_mux7_row3_gsel     (0)
#define PARAMSET_ROIC_1_R1_TUNE_GROUP_SEL2_r1_cr_mux7_row4_gsel     (1)
#define PARAMSET_ROIC_1_R1_TUNE_GROUP_SEL2_r1_cr_mux8_row2_gsel     (0)
#define PARAMSET_ROIC_1_R1_TUNE_GROUP_SEL2_r1_cr_mux8_row3_gsel     (0)
#define PARAMSET_ROIC_1_R1_TUNE_GROUP_SEL2_r1_cr_mux8_row4_gsel     (1)
#define PARAMSET_ROIC_1_R1_TUNE_GROUP_SEL2_r1_cr_mux9_row2_gsel     (0)
#define PARAMSET_ROIC_1_R1_TUNE_GROUP_SEL2_r1_cr_mux9_row3_gsel     (0)
#define PARAMSET_ROIC_1_R1_TUNE_GROUP_SEL2_r1_cr_mux9_row4_gsel     (1)
#define PARAMSET_ROIC_1_R1_TUNE_GROUP_SEL2_r1_cr_mux10_row2_gsel    (0)
#define PARAMSET_ROIC_1_R1_TUNE_GROUP_SEL2_r1_cr_mux10_row3_gsel    (0)
#define PARAMSET_ROIC_1_R1_TUNE_GROUP_SEL2_r1_cr_mux10_row4_gsel    (1)
#define PARAMSET_ROIC_1_R1_TUNE_GROUP_SEL2_r1_cr_mux11_row2_gsel    (0)
#define PARAMSET_ROIC_1_R1_TUNE_GROUP_SEL2_r1_cr_mux11_row3_gsel    (0)
#define PARAMSET_ROIC_1_R1_TUNE_GROUP_SEL2_r1_cr_mux11_row4_gsel    (1)
#define PARAMSET_ROIC_1_R1_TUNE_GROUP_SEL2_r1_cr_muxeo_row2_gsel    (0)
#define PARAMSET_ROIC_1_R1_TUNE_GROUP_SEL2_r1_cr_muxeo_row3_gsel    (0)
#define PARAMSET_ROIC_1_R1_TUNE_GROUP_SEL2_r1_cr_muxeo_row4_gsel    (1)

// SRIC_2

#define PARAMSET_ROIC_2_R1_TUNE_GROUP_SEL1_r1_cr_mux1_row2_gsel     (0)
#define PARAMSET_ROIC_2_R1_TUNE_GROUP_SEL1_r1_cr_mux1_row3_gsel     (0)
#define PARAMSET_ROIC_2_R1_TUNE_GROUP_SEL1_r1_cr_mux1_row4_gsel     (1)
#define PARAMSET_ROIC_2_R1_TUNE_GROUP_SEL1_r1_cr_mux2_row2_gsel     (0)
#define PARAMSET_ROIC_2_R1_TUNE_GROUP_SEL1_r1_cr_mux2_row3_gsel     (0)
#define PARAMSET_ROIC_2_R1_TUNE_GROUP_SEL1_r1_cr_mux2_row4_gsel     (1)
#define PARAMSET_ROIC_2_R1_TUNE_GROUP_SEL1_r1_cr_mux3_row2_gsel     (0)
#define PARAMSET_ROIC_2_R1_TUNE_GROUP_SEL1_r1_cr_mux3_row3_gsel     (0)
#define PARAMSET_ROIC_2_R1_TUNE_GROUP_SEL1_r1_cr_mux3_row4_gsel     (1)
#define PARAMSET_ROIC_2_R1_TUNE_GROUP_SEL1_r1_cr_mux4_row2_gsel     (0)
#define PARAMSET_ROIC_2_R1_TUNE_GROUP_SEL1_r1_cr_mux4_row3_gsel     (0)
#define PARAMSET_ROIC_2_R1_TUNE_GROUP_SEL1_r1_cr_mux4_row4_gsel     (1)
#define PARAMSET_ROIC_2_R1_TUNE_GROUP_SEL1_r1_cr_mux5_row2_gsel     (0)
#define PARAMSET_ROIC_2_R1_TUNE_GROUP_SEL1_r1_cr_mux5_row3_gsel     (0)
#define PARAMSET_ROIC_2_R1_TUNE_GROUP_SEL1_r1_cr_mux5_row4_gsel     (1)
#define PARAMSET_ROIC_2_R1_TUNE_GROUP_SEL1_r1_cr_mux6_row2_gsel     (0)
#define PARAMSET_ROIC_2_R1_TUNE_GROUP_SEL1_r1_cr_mux6_row3_gsel     (0)
#define PARAMSET_ROIC_2_R1_TUNE_GROUP_SEL1_r1_cr_mux6_row4_gsel     (1)
#define PARAMSET_ROIC_2_R1_TUNE_GROUP_SEL2_r1_cr_mux7_row2_gsel     (0)
#define PARAMSET_ROIC_2_R1_TUNE_GROUP_SEL2_r1_cr_mux7_row3_gsel     (0)
#define PARAMSET_ROIC_2_R1_TUNE_GROUP_SEL2_r1_cr_mux7_row4_gsel     (1)
#define PARAMSET_ROIC_2_R1_TUNE_GROUP_SEL2_r1_cr_mux8_row2_gsel     (0)
#define PARAMSET_ROIC_2_R1_TUNE_GROUP_SEL2_r1_cr_mux8_row3_gsel     (0)
#define PARAMSET_ROIC_2_R1_TUNE_GROUP_SEL2_r1_cr_mux8_row4_gsel     (1)
#define PARAMSET_ROIC_2_R1_TUNE_GROUP_SEL2_r1_cr_mux9_row2_gsel     (0)
#define PARAMSET_ROIC_2_R1_TUNE_GROUP_SEL2_r1_cr_mux9_row3_gsel     (0)
#define PARAMSET_ROIC_2_R1_TUNE_GROUP_SEL2_r1_cr_mux9_row4_gsel     (1)
#define PARAMSET_ROIC_2_R1_TUNE_GROUP_SEL2_r1_cr_mux10_row2_gsel    (0)
#define PARAMSET_ROIC_2_R1_TUNE_GROUP_SEL2_r1_cr_mux10_row3_gsel    (0)
#define PARAMSET_ROIC_2_R1_TUNE_GROUP_SEL2_r1_cr_mux10_row4_gsel    (1)
#define PARAMSET_ROIC_2_R1_TUNE_GROUP_SEL2_r1_cr_mux11_row2_gsel    (0)
#define PARAMSET_ROIC_2_R1_TUNE_GROUP_SEL2_r1_cr_mux11_row3_gsel    (0)
#define PARAMSET_ROIC_2_R1_TUNE_GROUP_SEL2_r1_cr_mux11_row4_gsel    (1)
#define PARAMSET_ROIC_2_R1_TUNE_GROUP_SEL2_r1_cr_muxeo_row2_gsel    (0)
#define PARAMSET_ROIC_2_R1_TUNE_GROUP_SEL2_r1_cr_muxeo_row3_gsel    (0)
#define PARAMSET_ROIC_2_R1_TUNE_GROUP_SEL2_r1_cr_muxeo_row4_gsel    (1)

// SRIC_3


#define PARAMSET_ROIC_3_R1_TUNE_GROUP_SEL1_r1_cr_mux1_row2_gsel     (0)
#define PARAMSET_ROIC_3_R1_TUNE_GROUP_SEL1_r1_cr_mux1_row3_gsel     (0)
#define PARAMSET_ROIC_3_R1_TUNE_GROUP_SEL1_r1_cr_mux1_row4_gsel     (1)
#define PARAMSET_ROIC_3_R1_TUNE_GROUP_SEL1_r1_cr_mux2_row2_gsel     (0)
#define PARAMSET_ROIC_3_R1_TUNE_GROUP_SEL1_r1_cr_mux2_row3_gsel     (0)
#define PARAMSET_ROIC_3_R1_TUNE_GROUP_SEL1_r1_cr_mux2_row4_gsel     (1)
#define PARAMSET_ROIC_3_R1_TUNE_GROUP_SEL1_r1_cr_mux3_row2_gsel     (0)
#define PARAMSET_ROIC_3_R1_TUNE_GROUP_SEL1_r1_cr_mux3_row3_gsel     (0)
#define PARAMSET_ROIC_3_R1_TUNE_GROUP_SEL1_r1_cr_mux3_row4_gsel     (1)
#define PARAMSET_ROIC_3_R1_TUNE_GROUP_SEL1_r1_cr_mux4_row2_gsel     (0)
#define PARAMSET_ROIC_3_R1_TUNE_GROUP_SEL1_r1_cr_mux4_row3_gsel     (0)
#define PARAMSET_ROIC_3_R1_TUNE_GROUP_SEL1_r1_cr_mux4_row4_gsel     (1)
#define PARAMSET_ROIC_3_R1_TUNE_GROUP_SEL1_r1_cr_mux5_row2_gsel     (0)
#define PARAMSET_ROIC_3_R1_TUNE_GROUP_SEL1_r1_cr_mux5_row3_gsel     (0)
#define PARAMSET_ROIC_3_R1_TUNE_GROUP_SEL1_r1_cr_mux5_row4_gsel     (1)
#define PARAMSET_ROIC_3_R1_TUNE_GROUP_SEL1_r1_cr_mux6_row2_gsel     (0)
#define PARAMSET_ROIC_3_R1_TUNE_GROUP_SEL1_r1_cr_mux6_row3_gsel     (0)
#define PARAMSET_ROIC_3_R1_TUNE_GROUP_SEL1_r1_cr_mux6_row4_gsel     (1)
#define PARAMSET_ROIC_3_R1_TUNE_GROUP_SEL2_r1_cr_mux7_row2_gsel     (0)
#define PARAMSET_ROIC_3_R1_TUNE_GROUP_SEL2_r1_cr_mux7_row3_gsel     (0)
#define PARAMSET_ROIC_3_R1_TUNE_GROUP_SEL2_r1_cr_mux7_row4_gsel     (1)
#define PARAMSET_ROIC_3_R1_TUNE_GROUP_SEL2_r1_cr_mux8_row2_gsel     (0)
#define PARAMSET_ROIC_3_R1_TUNE_GROUP_SEL2_r1_cr_mux8_row3_gsel     (0)
#define PARAMSET_ROIC_3_R1_TUNE_GROUP_SEL2_r1_cr_mux8_row4_gsel     (1)
#define PARAMSET_ROIC_3_R1_TUNE_GROUP_SEL2_r1_cr_mux9_row2_gsel     (0)
#define PARAMSET_ROIC_3_R1_TUNE_GROUP_SEL2_r1_cr_mux9_row3_gsel     (0)
#define PARAMSET_ROIC_3_R1_TUNE_GROUP_SEL2_r1_cr_mux9_row4_gsel     (1)
#define PARAMSET_ROIC_3_R1_TUNE_GROUP_SEL2_r1_cr_mux10_row2_gsel    (0)
#define PARAMSET_ROIC_3_R1_TUNE_GROUP_SEL2_r1_cr_mux10_row3_gsel    (0)
#define PARAMSET_ROIC_3_R1_TUNE_GROUP_SEL2_r1_cr_mux10_row4_gsel    (1)
#define PARAMSET_ROIC_3_R1_TUNE_GROUP_SEL2_r1_cr_mux11_row2_gsel    (0)
#define PARAMSET_ROIC_3_R1_TUNE_GROUP_SEL2_r1_cr_mux11_row3_gsel    (0)
#define PARAMSET_ROIC_3_R1_TUNE_GROUP_SEL2_r1_cr_mux11_row4_gsel    (1)
#define PARAMSET_ROIC_3_R1_TUNE_GROUP_SEL2_r1_cr_muxeo_row2_gsel    (0)
#define PARAMSET_ROIC_3_R1_TUNE_GROUP_SEL2_r1_cr_muxeo_row3_gsel    (0)
#define PARAMSET_ROIC_3_R1_TUNE_GROUP_SEL2_r1_cr_muxeo_row4_gsel    (1)

// SRIC_4

#define PARAMSET_ROIC_4_R1_TUNE_GROUP_SEL1_r1_cr_mux1_row2_gsel     (0)
#define PARAMSET_ROIC_4_R1_TUNE_GROUP_SEL1_r1_cr_mux1_row3_gsel     (0)
#define PARAMSET_ROIC_4_R1_TUNE_GROUP_SEL1_r1_cr_mux1_row4_gsel     (1)
#define PARAMSET_ROIC_4_R1_TUNE_GROUP_SEL1_r1_cr_mux2_row2_gsel     (0)
#define PARAMSET_ROIC_4_R1_TUNE_GROUP_SEL1_r1_cr_mux2_row3_gsel     (0)
#define PARAMSET_ROIC_4_R1_TUNE_GROUP_SEL1_r1_cr_mux2_row4_gsel     (1)
#define PARAMSET_ROIC_4_R1_TUNE_GROUP_SEL1_r1_cr_mux3_row2_gsel     (0)
#define PARAMSET_ROIC_4_R1_TUNE_GROUP_SEL1_r1_cr_mux3_row3_gsel     (0)
#define PARAMSET_ROIC_4_R1_TUNE_GROUP_SEL1_r1_cr_mux3_row4_gsel     (1)
#define PARAMSET_ROIC_4_R1_TUNE_GROUP_SEL1_r1_cr_mux4_row2_gsel     (0)
#define PARAMSET_ROIC_4_R1_TUNE_GROUP_SEL1_r1_cr_mux4_row3_gsel     (0)
#define PARAMSET_ROIC_4_R1_TUNE_GROUP_SEL1_r1_cr_mux4_row4_gsel     (1)
#define PARAMSET_ROIC_4_R1_TUNE_GROUP_SEL1_r1_cr_mux5_row2_gsel     (0)
#define PARAMSET_ROIC_4_R1_TUNE_GROUP_SEL1_r1_cr_mux5_row3_gsel     (0)
#define PARAMSET_ROIC_4_R1_TUNE_GROUP_SEL1_r1_cr_mux5_row4_gsel     (1)
#define PARAMSET_ROIC_4_R1_TUNE_GROUP_SEL1_r1_cr_mux6_row2_gsel     (0)
#define PARAMSET_ROIC_4_R1_TUNE_GROUP_SEL1_r1_cr_mux6_row3_gsel     (0)
#define PARAMSET_ROIC_4_R1_TUNE_GROUP_SEL1_r1_cr_mux6_row4_gsel     (1)
#define PARAMSET_ROIC_4_R1_TUNE_GROUP_SEL2_r1_cr_mux7_row2_gsel     (0)
#define PARAMSET_ROIC_4_R1_TUNE_GROUP_SEL2_r1_cr_mux7_row3_gsel     (0)
#define PARAMSET_ROIC_4_R1_TUNE_GROUP_SEL2_r1_cr_mux7_row4_gsel     (1)
#define PARAMSET_ROIC_4_R1_TUNE_GROUP_SEL2_r1_cr_mux8_row2_gsel     (0)
#define PARAMSET_ROIC_4_R1_TUNE_GROUP_SEL2_r1_cr_mux8_row3_gsel     (0)
#define PARAMSET_ROIC_4_R1_TUNE_GROUP_SEL2_r1_cr_mux8_row4_gsel     (1)
#define PARAMSET_ROIC_4_R1_TUNE_GROUP_SEL2_r1_cr_mux9_row2_gsel     (0)
#define PARAMSET_ROIC_4_R1_TUNE_GROUP_SEL2_r1_cr_mux9_row3_gsel     (0)
#define PARAMSET_ROIC_4_R1_TUNE_GROUP_SEL2_r1_cr_mux9_row4_gsel     (1)
#define PARAMSET_ROIC_4_R1_TUNE_GROUP_SEL2_r1_cr_mux10_row2_gsel    (0)
#define PARAMSET_ROIC_4_R1_TUNE_GROUP_SEL2_r1_cr_mux10_row3_gsel    (0)
#define PARAMSET_ROIC_4_R1_TUNE_GROUP_SEL2_r1_cr_mux10_row4_gsel    (1)
#define PARAMSET_ROIC_4_R1_TUNE_GROUP_SEL2_r1_cr_mux11_row2_gsel    (0)
#define PARAMSET_ROIC_4_R1_TUNE_GROUP_SEL2_r1_cr_mux11_row3_gsel    (0)
#define PARAMSET_ROIC_4_R1_TUNE_GROUP_SEL2_r1_cr_mux11_row4_gsel    (1)
#define PARAMSET_ROIC_4_R1_TUNE_GROUP_SEL2_r1_cr_muxeo_row2_gsel    (0)
#define PARAMSET_ROIC_4_R1_TUNE_GROUP_SEL2_r1_cr_muxeo_row3_gsel    (0)
#define PARAMSET_ROIC_4_R1_TUNE_GROUP_SEL2_r1_cr_muxeo_row4_gsel    (1)


// SRIC_5

#define PARAMSET_ROIC_5_R1_TUNE_GROUP_SEL1_r1_cr_mux1_row2_gsel     (0)
#define PARAMSET_ROIC_5_R1_TUNE_GROUP_SEL1_r1_cr_mux1_row3_gsel     (0)
#define PARAMSET_ROIC_5_R1_TUNE_GROUP_SEL1_r1_cr_mux1_row4_gsel     (1)
#define PARAMSET_ROIC_5_R1_TUNE_GROUP_SEL1_r1_cr_mux2_row2_gsel     (0)
#define PARAMSET_ROIC_5_R1_TUNE_GROUP_SEL1_r1_cr_mux2_row3_gsel     (0)
#define PARAMSET_ROIC_5_R1_TUNE_GROUP_SEL1_r1_cr_mux2_row4_gsel     (1)
#define PARAMSET_ROIC_5_R1_TUNE_GROUP_SEL1_r1_cr_mux3_row2_gsel     (0)
#define PARAMSET_ROIC_5_R1_TUNE_GROUP_SEL1_r1_cr_mux3_row3_gsel     (0)
#define PARAMSET_ROIC_5_R1_TUNE_GROUP_SEL1_r1_cr_mux3_row4_gsel     (1)
#define PARAMSET_ROIC_5_R1_TUNE_GROUP_SEL1_r1_cr_mux4_row2_gsel     (0)
#define PARAMSET_ROIC_5_R1_TUNE_GROUP_SEL1_r1_cr_mux4_row3_gsel     (0)
#define PARAMSET_ROIC_5_R1_TUNE_GROUP_SEL1_r1_cr_mux4_row4_gsel     (1)
#define PARAMSET_ROIC_5_R1_TUNE_GROUP_SEL1_r1_cr_mux5_row2_gsel     (0)
#define PARAMSET_ROIC_5_R1_TUNE_GROUP_SEL1_r1_cr_mux5_row3_gsel     (0)
#define PARAMSET_ROIC_5_R1_TUNE_GROUP_SEL1_r1_cr_mux5_row4_gsel     (1)
#define PARAMSET_ROIC_5_R1_TUNE_GROUP_SEL1_r1_cr_mux6_row2_gsel     (0)
#define PARAMSET_ROIC_5_R1_TUNE_GROUP_SEL1_r1_cr_mux6_row3_gsel     (0)
#define PARAMSET_ROIC_5_R1_TUNE_GROUP_SEL1_r1_cr_mux6_row4_gsel     (1)
#define PARAMSET_ROIC_5_R1_TUNE_GROUP_SEL2_r1_cr_mux7_row2_gsel     (0)
#define PARAMSET_ROIC_5_R1_TUNE_GROUP_SEL2_r1_cr_mux7_row3_gsel     (0)
#define PARAMSET_ROIC_5_R1_TUNE_GROUP_SEL2_r1_cr_mux7_row4_gsel     (1)
#define PARAMSET_ROIC_5_R1_TUNE_GROUP_SEL2_r1_cr_mux8_row2_gsel     (0)
#define PARAMSET_ROIC_5_R1_TUNE_GROUP_SEL2_r1_cr_mux8_row3_gsel     (0)
#define PARAMSET_ROIC_5_R1_TUNE_GROUP_SEL2_r1_cr_mux8_row4_gsel     (1)
#define PARAMSET_ROIC_5_R1_TUNE_GROUP_SEL2_r1_cr_mux9_row2_gsel     (0)
#define PARAMSET_ROIC_5_R1_TUNE_GROUP_SEL2_r1_cr_mux9_row3_gsel     (0)
#define PARAMSET_ROIC_5_R1_TUNE_GROUP_SEL2_r1_cr_mux9_row4_gsel     (1)
#define PARAMSET_ROIC_5_R1_TUNE_GROUP_SEL2_r1_cr_mux10_row2_gsel    (0)
#define PARAMSET_ROIC_5_R1_TUNE_GROUP_SEL2_r1_cr_mux10_row3_gsel    (0)
#define PARAMSET_ROIC_5_R1_TUNE_GROUP_SEL2_r1_cr_mux10_row4_gsel    (1)
#define PARAMSET_ROIC_5_R1_TUNE_GROUP_SEL2_r1_cr_mux11_row2_gsel    (0)
#define PARAMSET_ROIC_5_R1_TUNE_GROUP_SEL2_r1_cr_mux11_row3_gsel    (0)
#define PARAMSET_ROIC_5_R1_TUNE_GROUP_SEL2_r1_cr_mux11_row4_gsel    (1)
#define PARAMSET_ROIC_5_R1_TUNE_GROUP_SEL2_r1_cr_muxeo_row2_gsel    (0)
#define PARAMSET_ROIC_5_R1_TUNE_GROUP_SEL2_r1_cr_muxeo_row3_gsel    (0)
#define PARAMSET_ROIC_5_R1_TUNE_GROUP_SEL2_r1_cr_muxeo_row4_gsel    (1)

// SRIC_6


#define PARAMSET_ROIC_6_R1_TUNE_GROUP_SEL1_r1_cr_mux1_row2_gsel     (0)
#define PARAMSET_ROIC_6_R1_TUNE_GROUP_SEL1_r1_cr_mux1_row3_gsel     (0)
#define PARAMSET_ROIC_6_R1_TUNE_GROUP_SEL1_r1_cr_mux1_row4_gsel     (1)
#define PARAMSET_ROIC_6_R1_TUNE_GROUP_SEL1_r1_cr_mux2_row2_gsel     (0)
#define PARAMSET_ROIC_6_R1_TUNE_GROUP_SEL1_r1_cr_mux2_row3_gsel     (0)
#define PARAMSET_ROIC_6_R1_TUNE_GROUP_SEL1_r1_cr_mux2_row4_gsel     (1)
#define PARAMSET_ROIC_6_R1_TUNE_GROUP_SEL1_r1_cr_mux3_row2_gsel     (0)
#define PARAMSET_ROIC_6_R1_TUNE_GROUP_SEL1_r1_cr_mux3_row3_gsel     (0)
#define PARAMSET_ROIC_6_R1_TUNE_GROUP_SEL1_r1_cr_mux3_row4_gsel     (1)
#define PARAMSET_ROIC_6_R1_TUNE_GROUP_SEL1_r1_cr_mux4_row2_gsel     (0)
#define PARAMSET_ROIC_6_R1_TUNE_GROUP_SEL1_r1_cr_mux4_row3_gsel     (0)
#define PARAMSET_ROIC_6_R1_TUNE_GROUP_SEL1_r1_cr_mux4_row4_gsel     (1)
#define PARAMSET_ROIC_6_R1_TUNE_GROUP_SEL1_r1_cr_mux5_row2_gsel     (0)
#define PARAMSET_ROIC_6_R1_TUNE_GROUP_SEL1_r1_cr_mux5_row3_gsel     (0)
#define PARAMSET_ROIC_6_R1_TUNE_GROUP_SEL1_r1_cr_mux5_row4_gsel     (1)
#define PARAMSET_ROIC_6_R1_TUNE_GROUP_SEL1_r1_cr_mux6_row2_gsel     (0)
#define PARAMSET_ROIC_6_R1_TUNE_GROUP_SEL1_r1_cr_mux6_row3_gsel     (0)
#define PARAMSET_ROIC_6_R1_TUNE_GROUP_SEL1_r1_cr_mux6_row4_gsel     (1)
#define PARAMSET_ROIC_6_R1_TUNE_GROUP_SEL2_r1_cr_mux7_row2_gsel     (0)
#define PARAMSET_ROIC_6_R1_TUNE_GROUP_SEL2_r1_cr_mux7_row3_gsel     (0)
#define PARAMSET_ROIC_6_R1_TUNE_GROUP_SEL2_r1_cr_mux7_row4_gsel     (1)
#define PARAMSET_ROIC_6_R1_TUNE_GROUP_SEL2_r1_cr_mux8_row2_gsel     (0)
#define PARAMSET_ROIC_6_R1_TUNE_GROUP_SEL2_r1_cr_mux8_row3_gsel     (0)
#define PARAMSET_ROIC_6_R1_TUNE_GROUP_SEL2_r1_cr_mux8_row4_gsel     (1)
#define PARAMSET_ROIC_6_R1_TUNE_GROUP_SEL2_r1_cr_mux9_row2_gsel     (0)
#define PARAMSET_ROIC_6_R1_TUNE_GROUP_SEL2_r1_cr_mux9_row3_gsel     (0)
#define PARAMSET_ROIC_6_R1_TUNE_GROUP_SEL2_r1_cr_mux9_row4_gsel     (1)
#define PARAMSET_ROIC_6_R1_TUNE_GROUP_SEL2_r1_cr_mux10_row2_gsel    (0)
#define PARAMSET_ROIC_6_R1_TUNE_GROUP_SEL2_r1_cr_mux10_row3_gsel    (0)
#define PARAMSET_ROIC_6_R1_TUNE_GROUP_SEL2_r1_cr_mux10_row4_gsel    (1)
#define PARAMSET_ROIC_6_R1_TUNE_GROUP_SEL2_r1_cr_mux11_row2_gsel    (0)
#define PARAMSET_ROIC_6_R1_TUNE_GROUP_SEL2_r1_cr_mux11_row3_gsel    (0)
#define PARAMSET_ROIC_6_R1_TUNE_GROUP_SEL2_r1_cr_mux11_row4_gsel    (1)
#define PARAMSET_ROIC_6_R1_TUNE_GROUP_SEL2_r1_cr_muxeo_row2_gsel    (0)
#define PARAMSET_ROIC_6_R1_TUNE_GROUP_SEL2_r1_cr_muxeo_row3_gsel    (0)
#define PARAMSET_ROIC_6_R1_TUNE_GROUP_SEL2_r1_cr_muxeo_row4_gsel    (1)





// SRIC_7


#define PARAMSET_ROIC_7_R1_TUNE_GROUP_SEL1_r1_cr_mux1_row2_gsel     (0)
#define PARAMSET_ROIC_7_R1_TUNE_GROUP_SEL1_r1_cr_mux1_row3_gsel     (0)
#define PARAMSET_ROIC_7_R1_TUNE_GROUP_SEL1_r1_cr_mux1_row4_gsel     (1)
#define PARAMSET_ROIC_7_R1_TUNE_GROUP_SEL1_r1_cr_mux2_row2_gsel     (0)
#define PARAMSET_ROIC_7_R1_TUNE_GROUP_SEL1_r1_cr_mux2_row3_gsel     (0)
#define PARAMSET_ROIC_7_R1_TUNE_GROUP_SEL1_r1_cr_mux2_row4_gsel     (1)
#define PARAMSET_ROIC_7_R1_TUNE_GROUP_SEL1_r1_cr_mux3_row2_gsel     (0)
#define PARAMSET_ROIC_7_R1_TUNE_GROUP_SEL1_r1_cr_mux3_row3_gsel     (0)
#define PARAMSET_ROIC_7_R1_TUNE_GROUP_SEL1_r1_cr_mux3_row4_gsel     (1)
#define PARAMSET_ROIC_7_R1_TUNE_GROUP_SEL1_r1_cr_mux4_row2_gsel     (0)
#define PARAMSET_ROIC_7_R1_TUNE_GROUP_SEL1_r1_cr_mux4_row3_gsel     (0)
#define PARAMSET_ROIC_7_R1_TUNE_GROUP_SEL1_r1_cr_mux4_row4_gsel     (1)
#define PARAMSET_ROIC_7_R1_TUNE_GROUP_SEL1_r1_cr_mux5_row2_gsel     (0)
#define PARAMSET_ROIC_7_R1_TUNE_GROUP_SEL1_r1_cr_mux5_row3_gsel     (0)
#define PARAMSET_ROIC_7_R1_TUNE_GROUP_SEL1_r1_cr_mux5_row4_gsel     (1)
#define PARAMSET_ROIC_7_R1_TUNE_GROUP_SEL1_r1_cr_mux6_row2_gsel     (0)
#define PARAMSET_ROIC_7_R1_TUNE_GROUP_SEL1_r1_cr_mux6_row3_gsel     (0)
#define PARAMSET_ROIC_7_R1_TUNE_GROUP_SEL1_r1_cr_mux6_row4_gsel     (1)
#define PARAMSET_ROIC_7_R1_TUNE_GROUP_SEL2_r1_cr_mux7_row2_gsel     (0)
#define PARAMSET_ROIC_7_R1_TUNE_GROUP_SEL2_r1_cr_mux7_row3_gsel     (0)
#define PARAMSET_ROIC_7_R1_TUNE_GROUP_SEL2_r1_cr_mux7_row4_gsel     (1)
#define PARAMSET_ROIC_7_R1_TUNE_GROUP_SEL2_r1_cr_mux8_row2_gsel     (0)
#define PARAMSET_ROIC_7_R1_TUNE_GROUP_SEL2_r1_cr_mux8_row3_gsel     (0)
#define PARAMSET_ROIC_7_R1_TUNE_GROUP_SEL2_r1_cr_mux8_row4_gsel     (1)
#define PARAMSET_ROIC_7_R1_TUNE_GROUP_SEL2_r1_cr_mux9_row2_gsel     (0)
#define PARAMSET_ROIC_7_R1_TUNE_GROUP_SEL2_r1_cr_mux9_row3_gsel     (0)
#define PARAMSET_ROIC_7_R1_TUNE_GROUP_SEL2_r1_cr_mux9_row4_gsel     (1)
#define PARAMSET_ROIC_7_R1_TUNE_GROUP_SEL2_r1_cr_mux10_row2_gsel    (0)
#define PARAMSET_ROIC_7_R1_TUNE_GROUP_SEL2_r1_cr_mux10_row3_gsel    (0)
#define PARAMSET_ROIC_7_R1_TUNE_GROUP_SEL2_r1_cr_mux10_row4_gsel    (1)
#define PARAMSET_ROIC_7_R1_TUNE_GROUP_SEL2_r1_cr_mux11_row2_gsel    (0)
#define PARAMSET_ROIC_7_R1_TUNE_GROUP_SEL2_r1_cr_mux11_row3_gsel    (0)
#define PARAMSET_ROIC_7_R1_TUNE_GROUP_SEL2_r1_cr_mux11_row4_gsel    (1)
#define PARAMSET_ROIC_7_R1_TUNE_GROUP_SEL2_r1_cr_muxeo_row2_gsel    (0)
#define PARAMSET_ROIC_7_R1_TUNE_GROUP_SEL2_r1_cr_muxeo_row3_gsel    (0)
#define PARAMSET_ROIC_7_R1_TUNE_GROUP_SEL2_r1_cr_muxeo_row4_gsel    (1)

// r1_tune_group_sel3 (0 - Sel Col1, 1 - Sel Gol2, 2, Sel Col - 3)

#define PARAMSET_ROIC_0_R1_TUNE_GROUP_SEL3_r1_cr_col2_gsel          (1)
#define PARAMSET_ROIC_0_R1_TUNE_GROUP_SEL3_r1_cr_col3_gsel          (1)
#define PARAMSET_ROIC_0_R1_TUNE_GROUP_SEL3_r1_cr_col4_gsel          (1)

#define PARAMSET_ROIC_1_R1_TUNE_GROUP_SEL3_r1_cr_col2_gsel          (1)
#define PARAMSET_ROIC_1_R1_TUNE_GROUP_SEL3_r1_cr_col3_gsel          (1)
#define PARAMSET_ROIC_1_R1_TUNE_GROUP_SEL3_r1_cr_col4_gsel          (1)

#define PARAMSET_ROIC_2_R1_TUNE_GROUP_SEL3_r1_cr_col2_gsel          (1)
#define PARAMSET_ROIC_2_R1_TUNE_GROUP_SEL3_r1_cr_col3_gsel          (1)
#define PARAMSET_ROIC_2_R1_TUNE_GROUP_SEL3_r1_cr_col4_gsel          (1)

#define PARAMSET_ROIC_3_R1_TUNE_GROUP_SEL3_r1_cr_col2_gsel          (1)
#define PARAMSET_ROIC_3_R1_TUNE_GROUP_SEL3_r1_cr_col3_gsel          (1)
#define PARAMSET_ROIC_3_R1_TUNE_GROUP_SEL3_r1_cr_col4_gsel          (1)

#define PARAMSET_ROIC_4_R1_TUNE_GROUP_SEL3_r1_cr_col2_gsel          (1)
#define PARAMSET_ROIC_4_R1_TUNE_GROUP_SEL3_r1_cr_col3_gsel          (1)
#define PARAMSET_ROIC_4_R1_TUNE_GROUP_SEL3_r1_cr_col4_gsel          (1)

#define PARAMSET_ROIC_5_R1_TUNE_GROUP_SEL3_r1_cr_col2_gsel          (1)
#define PARAMSET_ROIC_5_R1_TUNE_GROUP_SEL3_r1_cr_col3_gsel          (1)
#define PARAMSET_ROIC_5_R1_TUNE_GROUP_SEL3_r1_cr_col4_gsel          (1)

#define PARAMSET_ROIC_6_R1_TUNE_GROUP_SEL3_r1_cr_col2_gsel          (1)
#define PARAMSET_ROIC_6_R1_TUNE_GROUP_SEL3_r1_cr_col3_gsel          (1)
#define PARAMSET_ROIC_6_R1_TUNE_GROUP_SEL3_r1_cr_col4_gsel          (1)

#define PARAMSET_ROIC_7_R1_TUNE_GROUP_SEL3_r1_cr_col2_gsel          (1)
#define PARAMSET_ROIC_7_R1_TUNE_GROUP_SEL3_r1_cr_col3_gsel          (1)
#define PARAMSET_ROIC_7_R1_TUNE_GROUP_SEL3_r1_cr_col4_gsel          (1)
