{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679512150735 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679512150736 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 22 16:09:10 2023 " "Processing started: Wed Mar 22 16:09:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679512150736 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1679512150736 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off WHEN-ELSE-SR -c WHEN-ELSE-SR " "Command: quartus_eda --read_settings_files=off --write_settings_files=off WHEN-ELSE-SR -c WHEN-ELSE-SR" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1679512150736 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1679512152180 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "WHEN-ELSE-SR_6_1200mv_85c_slow.vho /home/marcos/Documentos/Logica-Reconfiguravel/Aula-05/WHEN-ELSE-SR/simulation/modelsim/ simulation " "Generated file WHEN-ELSE-SR_6_1200mv_85c_slow.vho in folder \"/home/marcos/Documentos/Logica-Reconfiguravel/Aula-05/WHEN-ELSE-SR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1679512152468 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "WHEN-ELSE-SR_6_1200mv_0c_slow.vho /home/marcos/Documentos/Logica-Reconfiguravel/Aula-05/WHEN-ELSE-SR/simulation/modelsim/ simulation " "Generated file WHEN-ELSE-SR_6_1200mv_0c_slow.vho in folder \"/home/marcos/Documentos/Logica-Reconfiguravel/Aula-05/WHEN-ELSE-SR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1679512152496 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "WHEN-ELSE-SR_min_1200mv_0c_fast.vho /home/marcos/Documentos/Logica-Reconfiguravel/Aula-05/WHEN-ELSE-SR/simulation/modelsim/ simulation " "Generated file WHEN-ELSE-SR_min_1200mv_0c_fast.vho in folder \"/home/marcos/Documentos/Logica-Reconfiguravel/Aula-05/WHEN-ELSE-SR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1679512152521 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "WHEN-ELSE-SR.vho /home/marcos/Documentos/Logica-Reconfiguravel/Aula-05/WHEN-ELSE-SR/simulation/modelsim/ simulation " "Generated file WHEN-ELSE-SR.vho in folder \"/home/marcos/Documentos/Logica-Reconfiguravel/Aula-05/WHEN-ELSE-SR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1679512152547 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "WHEN-ELSE-SR_6_1200mv_85c_vhd_slow.sdo /home/marcos/Documentos/Logica-Reconfiguravel/Aula-05/WHEN-ELSE-SR/simulation/modelsim/ simulation " "Generated file WHEN-ELSE-SR_6_1200mv_85c_vhd_slow.sdo in folder \"/home/marcos/Documentos/Logica-Reconfiguravel/Aula-05/WHEN-ELSE-SR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1679512152571 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "WHEN-ELSE-SR_6_1200mv_0c_vhd_slow.sdo /home/marcos/Documentos/Logica-Reconfiguravel/Aula-05/WHEN-ELSE-SR/simulation/modelsim/ simulation " "Generated file WHEN-ELSE-SR_6_1200mv_0c_vhd_slow.sdo in folder \"/home/marcos/Documentos/Logica-Reconfiguravel/Aula-05/WHEN-ELSE-SR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1679512152593 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "WHEN-ELSE-SR_min_1200mv_0c_vhd_fast.sdo /home/marcos/Documentos/Logica-Reconfiguravel/Aula-05/WHEN-ELSE-SR/simulation/modelsim/ simulation " "Generated file WHEN-ELSE-SR_min_1200mv_0c_vhd_fast.sdo in folder \"/home/marcos/Documentos/Logica-Reconfiguravel/Aula-05/WHEN-ELSE-SR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1679512152615 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "WHEN-ELSE-SR_vhd.sdo /home/marcos/Documentos/Logica-Reconfiguravel/Aula-05/WHEN-ELSE-SR/simulation/modelsim/ simulation " "Generated file WHEN-ELSE-SR_vhd.sdo in folder \"/home/marcos/Documentos/Logica-Reconfiguravel/Aula-05/WHEN-ELSE-SR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1679512152637 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1022 " "Peak virtual memory: 1022 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679512152673 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 22 16:09:12 2023 " "Processing ended: Wed Mar 22 16:09:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679512152673 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679512152673 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679512152673 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1679512152673 ""}
