set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_0/ram_dscConCacheNM}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_1/ram_dscCacheNM}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/genblk1.genblk1.UI_ram_wrapper_2/ram_dscCacheM}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/BYTE_CNT_RAM/genblk1.genblk1.LI_ram_wrapper_bd/ram_bd}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/CONFIG_RAM/genblk1.genblk1.LI_ram_wrapper_bd/ram_bd}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/DEST_ADDR_RAM/genblk1.genblk1.LI_ram_wrapper_bd/ram_bd}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/NEXT_DSCRPTR_RAM/genblk1.genblk1.LI_ram_wrapper_bd/ram_bd}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/SRC_ADDR_RAM/genblk1.genblk1.LI_ram_wrapper_bd/ram_bd}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.INT_0_FIFO/genblk1.genblk1.LI_ram_wrapper_fifo_0/ram_fifo_0}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/genblk1.genblk1.UI_ram_wrapper_cache0/ram_cache}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/genblk1.genblk1.UI_ram_wrapper_cache1/ram_cache}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/ram/mem[66:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/genblk1[0].ram/mem[32:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[0].ram/mem[35:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[1].ram/mem[35:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/genblk1[0].ram/mem[24:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/genblk1[0].ram/mem[7:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/genblk1.DPRam/mem[42:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/genblk1.DPRam/mem[16:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem[36:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/genblk1.DPRam/mem[16:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/genblk1[0].ram/mem[45:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/genblk1[0].ram/mem[9:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/genblk1[0].ram/mem[45:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem[8:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem[8:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/genblk1.DPRam/mem[2:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem[8:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem[8:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem[4:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem[4:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
