src/macsim.cc:148: (I=0  C=0):  initialize knobs
number of cores8
src/macsim.cc:394: (I=0  C=0):  initialize simulation
src/memory.cc:1330: (I=0  C=0):  Memory system(no_cache) has been initialized.
error: in fn int confio_t::applyConfiguration(attr_value_t*) in ../common/ioutil/confio.C:470: error: "g_DRAM_SIZE_PER_CONTROLLER" not found. unable to set value.
error: in fn int confio_t::applyConfiguration(attr_value_t*) in ../common/ioutil/confio.C:470: error: "g_PF_NUM_STREAMS" not found. unable to set value.
error: in fn int confio_t::applyConfiguration(attr_value_t*) in ../common/ioutil/confio.C:470: error: "g_PF_TRAIN" not found. unable to set value.
Ruby Timing Mode
Creating event queue...
Creating event queue done
Creating system...
  Processors: 8
CONTROL_MESSAGE_SIZE=8
DATA_MESSAGE_SIZE=32
Creating system done
Ruby initialization complete

================ Begin System Configuration Print ================

Ruby Configuration
------------------
protocol: Fusion
compiled_at: 23:48:51, Nov 21 2014
RUBY_DEBUG: false
hostname: cs-amoeba-n4
g_RANDOM_SEED: 1
g_YAO_DRIVER: 2
g_DEADLOCK_THRESHOLD: 500000
RANDOMIZATION: false
g_SYNTHETIC_DRIVER: false
g_DETERMINISTIC_DRIVER: false
g_FILTERING_ENABLED: false
g_DISTRIBUTED_PERSISTENT_ENABLED: true
g_DYNAMIC_TIMEOUT_ENABLED: true
g_RETRY_THRESHOLD: 1
g_FIXED_TIMEOUT_LATENCY: 300
g_trace_warmup_length: 1000000
g_bash_bandwidth_adaptive_threshold: 0.75
g_tester_length: 0
g_synthetic_locks: 2048
g_deterministic_addrs: 1
g_SpecifiedGenerator: DetermInvGenerator
g_callback_counter: 0
g_NUM_COMPLETIONS_BEFORE_PASS: 0
g_NUM_SMT_THREADS: 1
g_think_time: 5
g_hold_time: 5
g_wait_time: 5
PROTOCOL_DEBUG_TRACE: true
DEBUG_FILTER_STRING: lq
DEBUG_VERBOSITY_STRING: high
DEBUG_START_TIME: 1
DEBUG_OUTPUT_FILENAME: /dev/null
SIMICS_RUBY_MULTIPLIER: 4
OPAL_RUBY_MULTIPLIER: 1
TRANSACTION_TRACE_ENABLED: true
USER_MODE_DATA_ONLY: false
PROFILE_HOT_LINES: false
PROFILE_ALL_INSTRUCTIONS: false
PRINT_INSTRUCTION_TRACE: false
g_DEBUG_CYCLE: 0
BLOCK_STC: false
PERFECT_MEMORY_SYSTEM: false
PERFECT_MEMORY_SYSTEM_LATENCY: 0
DATA_BLOCK: false
REMOVE_SINGLE_CYCLE_DCACHE_FAST_PATH: true
g_SIMICS: false
L1_CACHE_ASSOC: 8
L1_CACHE_NUM_SETS_BITS: 8
L2_CACHE_ASSOC: 16
L2_CACHE_NUM_SETS_BITS: 14
L2_DIRECTORY_ASSOC: 8
L2_DIRECTORY_NUM_SETS_BITS: 9
L1T_CACHE_NUM_SETS_BITS: 2
L1T_CACHE_ASSOC: 32
L2T_CACHE_NUM_SETS_BITS: 16
L2T_CACHE_ASSOC: 32
g_MEMORY_SIZE_BYTES: 281474976710656
g_DATA_BLOCK_BYTES: 32
g_PAGE_SIZE_BYTES: 4096
g_REPLACEMENT_POLICY: LRU
g_DATA_MESSAGE_SIZE: 32
g_NUM_PROCESSORS: 8
g_NUM_L2_BANKS: 4
g_NUM_MEMORIES: 4
g_PROCS_PER_CHIP: 8
g_PROC_NUM_ACC: 2
g_DMA_PROC: 1
g_NUM_ACCS: 8
g_ACCS_PER_CHIP: 8
g_NUM_L2T_BANKS: 4
g_NUM_CHIPS: 1
g_NUM_CHIP_BITS: 0
g_MEMORY_SIZE_BITS: 48
g_DATA_BLOCK_BITS: 5
g_PAGE_SIZE_BITS: 12
g_NUM_PROCESSORS_BITS: 3
g_PROCS_PER_CHIP_BITS: 3
g_NUM_L2_BANKS_BITS: 2
g_NUM_L2_BANKS_PER_CHIP_BITS: 2
g_NUM_L2_BANKS_PER_CHIP: 4
g_NUM_MEMORIES_BITS: 2
g_NUM_MEMORIES_PER_CHIP: 4
g_MEMORY_MODULE_BITS: 41
g_MEMORY_MODULE_BLOCKS: 2199023255552
g_NUM_ACCS_BITS: 3
g_ACCS_PER_CHIP_BITS: 3
g_NUM_L2T_BANKS_BITS: 2
g_NUM_L2T_BANKS_PER_CHIP_BITS: 2
g_NUM_L2T_BANKS_PER_CHIP: 4
MAP_L2BANKS_TO_LOWEST_BITS: false
L1_to_L2_MSG_LATENCY: 2
L1_to_L2_DATA_LATENCY: 2
L2_to_L1_MSG_LATENCY: 2
L2_to_L1_DATA_LATENCY: 8
L2T_to_L1T_DATA_LATENCY: 4
L2_to_MEM_MSG_LATENCY: 100
L2_to_MEM_DATA_LATENCY: 100
MEM_to_L2_MSG_LATENCY: 200
MEM_to_L2_DATA_LATENCY: 200
DIRECTORY_CACHE_LATENCY: 6
NULL_LATENCY: 1
ISSUE_LATENCY: 2
CACHE_RESPONSE_LATENCY: 12
L2_RESPONSE_LATENCY: 6
L2_TAG_LATENCY: 6
L1_RESPONSE_LATENCY: 3
MEMORY_RESPONSE_LATENCY_MINUS_2: 1
DIRECTORY_LATENCY: 80
NETWORK_LINK_LATENCY: 1
COPY_HEAD_LATENCY: 4
ON_CHIP_LINK_LATENCY: 1
RECYCLE_LATENCY: 10
L2_RECYCLE_LATENCY: 5
TIMER_LATENCY: 10000
TBE_RESPONSE_LATENCY: 1
PERIODIC_TIMER_WAKEUPS: true
PROFILE_EXCEPTIONS: false
PROFILE_XACT: true
PROFILE_NONXACT: false
XACT_DEBUG: true
XACT_DEBUG_LEVEL: 1
XACT_MEMORY: false
XACT_ENABLE_TOURMALINE: false
XACT_NUM_CURRENT: 0
XACT_LAST_UPDATE: 0
XACT_ISOLATION_CHECK: false
PERFECT_FILTER: true
READ_WRITE_FILTER: Perfect_
PERFECT_VIRTUAL_FILTER: true
VIRTUAL_READ_WRITE_FILTER: Perfect_
PERFECT_SUMMARY_FILTER: true
SUMMARY_READ_WRITE_FILTER: Perfect_
XACT_EAGER_CD: true
XACT_LAZY_VM: false
XACT_CONFLICT_RES: BASE
XACT_VISUALIZER: false
XACT_COMMIT_TOKEN_LATENCY: 0
XACT_NO_BACKOFF: false
XACT_LOG_BUFFER_SIZE: 0
XACT_STORE_PREDICTOR_HISTORY: 256
XACT_STORE_PREDICTOR_ENTRIES: 256
XACT_STORE_PREDICTOR_THRESHOLD: 4
XACT_FIRST_ACCESS_COST: 0
XACT_FIRST_PAGE_ACCESS_COST: 0
ENABLE_MAGIC_WAITING: false
ENABLE_WATCHPOINT: false
XACT_ENABLE_VIRTUALIZATION_LOGTM_SE: false
ATMTP_ENABLED: false
ATMTP_ABORT_ON_NON_XACT_INST: false
ATMTP_ALLOW_SAVE_RESTORE_IN_XACT: false
ATMTP_XACT_MAX_STORES: 32
ATMTP_DEBUG_LEVEL: 0
L1_REQUEST_LATENCY: 2
L2_REQUEST_LATENCY: 4
SINGLE_ACCESS_L2_BANKS: true
SEQUENCER_TO_CONTROLLER_LATENCY: 4
L1CACHE_TRANSITIONS_PER_RUBY_CYCLE: 32
L2CACHE_TRANSITIONS_PER_RUBY_CYCLE: 32
DIRECTORY_TRANSITIONS_PER_RUBY_CYCLE: 32
g_SEQUENCER_OUTSTANDING_REQUESTS: 16
NUMBER_OF_TBES: 128
NUMBER_OF_L1_TBES: 128
NUMBER_OF_L2_TBES: 256
FINITE_BUFFERING: false
FINITE_BUFFER_SIZE: 3
PROCESSOR_BUFFER_SIZE: 10
PROTOCOL_BUFFER_SIZE: 32
TSO: false
g_NETWORK_TOPOLOGY: ACC_NETWORK
g_CACHE_DESIGN: FUSION
g_endpoint_bandwidth: 10000
g_adaptive_routing: false
NUMBER_OF_VIRTUAL_NETWORKS: 8
FAN_OUT_DEGREE: 4
g_PRINT_TOPOLOGY: true
g_PROCS_PER_CLUSTER: 4
XACT_LENGTH: 0
XACT_SIZE: 0
ABORT_RETRY_TIME: 0
g_GARNET_NETWORK: true
g_DETAIL_NETWORK: true
g_NETWORK_TESTING: false
g_FLIT_SIZE: 8
g_NUM_PIPE_STAGES: 4
g_VCS_PER_CLASS: 4
g_BUFFER_SIZE: 4
MEM_BUS_CYCLE_MULTIPLIER: 10
BANKS_PER_RANK: 8
RANKS_PER_DIMM: 2
DIMMS_PER_CHANNEL: 2
BANK_BIT_0: 8
RANK_BIT_0: 11
DIMM_BIT_0: 12
BANK_QUEUE_SIZE: 12
BANK_BUSY_TIME: 11
RANK_RANK_DELAY: 1
READ_WRITE_DELAY: 2
BASIC_BUS_BUSY_TIME: 2
MEM_CTL_LATENCY: 12
REFRESH_PERIOD: 1560
TFAW: 0
MEM_RANDOM_ARBITRATE: 0
MEM_FIXED_DELAY: 0
g_GMEM_SKIP_L1D: false
WRITES_STALL_AT_MSHR: true
CL_FIXED_LEASE: 1000
CL_PREDICTOR_TYPE: 0
CL_PREDICTOR_TYPE_FIXED: 0
CL_PREDICTOR_TYPE_GLOBAL: 1
CL_PREDICTOR_TYPE_PERL2: 2
CL_PREDICTOR_TYPE_PCFIXED: 3
CL_PREDICTOR_TYPE_PCADAPTIVE: 4
CL_PREDICTOR_TYPE_ADDRFIXED: 5
CL_PREDICTOR_TYPE_ORACLE: 6
CL_PREDICTOR_TYPE_PCSAMPLER: 7
CL_PRED_GLOBAL_WRITEUNEXPIRED_PENALTY: 0
CL_PRED_GLOBAL_L2EVICT_PENALTY: 0
CL_PRED_GLOBAL_EXPIREHIT_CREDIT: 0
CL_PRED_PERL2_WRITEUNEXPIRED_PENALTY: 0
CL_PRED_PERL2_L2EVICT_PENALTY: 0
CL_PRED_PERL2_EXPIREHIT_CREDIT: 0
CL_PRED_PCADAPTIVE_WRITEUNEXPIRED_PENALTY: 0
CL_PRED_PCADAPTIVE_L2EVICT_PENALTY: 0
CL_PRED_PCADAPTIVE_EXPIREHIT_CREDIT: 0
CL_PRED_PCFIXED_INFILE: DUMMY
CL_PRED_ADDRFIXED_INFILE: DUMMY
LIFETIME_PROFILER_PERPC_OUTMODE: 0
LIFETIME_PROFILER_PERPC_OUTFILE: DUMMY
LIFETIME_PROFILER_PERADDR_OUTMODE: 0
LIFETIME_PROFILER_PERADDR_OUTFILE: DUMMY
LIFETIMETRACE_ENABLED: false
LIFETIMETRACE_OUTFILE: DUMMY
BENCHMARK_CONTAINS_MEMBAR: false

Chip Config
-----------
Total_Chips: 1

L1TCache_mandatoryQueue numberPerChip: 8

L1TCache_sequencerT numberPerChip: 8
SequencerT: SequencerT - SC
  max_outstanding_requests: 16

L1TCache_L1_TBEs numberPerChip: 8
TBEs_per_TBETable: 128

L1TCache_L1DcacheMemory numberPerChip: 8
Cache config: L1TCache_0_L1D
  cache_associativity: 32
  num_cache_sets_bits: 2
  num_cache_sets: 4
  cache_set_size_bytes: 128
  cache_set_size_Kbytes: 0.125
  cache_set_size_Mbytes: 0.00012207
  cache_size_bytes: 4096
  cache_size_Kbytes: 4
  cache_size_Mbytes: 0.00390625

L2TCache_L2_TBEs numberPerChip: 4
TBEs_per_TBETable: 128

L2TCache_L2cacheMemory numberPerChip: 4
Cache config: L2TCache_0
  cache_associativity: 32
  num_cache_sets_bits: 16
  num_cache_sets: 65536
  cache_set_size_bytes: 2097152
  cache_set_size_Kbytes: 2048
  cache_set_size_Mbytes: 2
  cache_size_bytes: 67108864
  cache_size_Kbytes: 65536
  cache_size_Mbytes: 64

L2TCache_L2ExpireTriggerQueue numberPerChip: 4

L2Cache_L2_TBEs numberPerChip: 4
TBEs_per_TBETable: 128

L2Cache_L2cacheMemory numberPerChip: 4
Cache config: L2Cache_0
  cache_associativity: 16
  num_cache_sets_bits: 14
  num_cache_sets: 16384
  cache_set_size_bytes: 524288
  cache_set_size_Kbytes: 512
  cache_set_size_Mbytes: 0.5
  cache_size_bytes: 8388608
  cache_size_Kbytes: 8192
  cache_size_Mbytes: 8

L1Cache_L1_TBEs numberPerChip: 8
TBEs_per_TBETable: 128

L1Cache_L1IcacheMemory numberPerChip: 8
Cache config: L1Cache_0_L1I
  cache_associativity: 8
  num_cache_sets_bits: 8
  num_cache_sets: 256
  cache_set_size_bytes: 8192
  cache_set_size_Kbytes: 8
  cache_set_size_Mbytes: 0.0078125
  cache_size_bytes: 65536
  cache_size_Kbytes: 64
  cache_size_Mbytes: 0.0625

L1Cache_L1DcacheMemory numberPerChip: 8
Cache config: L1Cache_0_L1D
  cache_associativity: 8
  num_cache_sets_bits: 8
  num_cache_sets: 256
  cache_set_size_bytes: 8192
  cache_set_size_Kbytes: 8
  cache_set_size_Mbytes: 0.0078125
  cache_size_bytes: 65536
  cache_size_Kbytes: 64
  cache_size_Mbytes: 0.0625

L1Cache_mandatoryQueue numberPerChip: 8

L1Cache_sequencer numberPerChip: 8
sequencer: Sequencer - SC
  max_outstanding_requests: 16

Directory_directory numberPerChip: 4
Memory config:
  memory_bits: 48
  memory_size_bytes: 281474976710656
  memory_size_Kbytes: 2.74878e+11
  memory_size_Mbytes: 2.68435e+08
  memory_size_Gbytes: 262144
  module_bits: 41
  module_size_lines: 2199023255552
  module_size_bytes: 70368744177664
  module_size_Kbytes: 6.87195e+10
  module_size_Mbytes: 6.71089e+07


Network Configuration
---------------------
network: GarnetNetwork_d
topology: ACC_NETWORK

virtual_net_0: active, unordered
virtual_net_1: active, unordered
virtual_net_2: active, unordered
virtual_net_3: active, unordered
virtual_net_4: active, unordered
virtual_net_5: active, ordered
virtual_net_6: active, ordered
virtual_net_7: inactive

[Network Interface 0] - [inLink 53] - [outLink 0]
[Network Interface 1] - [inLink 54] - [outLink 1]
[Network Interface 2] - [inLink 55] - [outLink 2]
[Network Interface 3] - [inLink 56] - [outLink 3]
[Network Interface 4] - [inLink 57] - [outLink 4]
[Network Interface 5] - [inLink 58] - [outLink 5]
[Network Interface 6] - [inLink 59] - [outLink 6]
[Network Interface 7] - [inLink 60] - [outLink 7]
[Network Interface 8] - [inLink 61] - [outLink 8]
[Network Interface 9] - [inLink 62] - [outLink 9]
[Network Interface 10] - [inLink 63] - [outLink 10]
[Network Interface 11] - [inLink 64] - [outLink 11]
[Network Interface 12] - [inLink 28] - [outLink 12]
[Network Interface 13] - [inLink 33] - [outLink 13]
[Network Interface 14] - [inLink 38] - [outLink 14]
[Network Interface 15] - [inLink 43] - [outLink 15]
[Network Interface 16] - [inLink 29] - [outLink 16]
[Network Interface 17] - [inLink 34] - [outLink 17]
[Network Interface 18] - [inLink 39] - [outLink 18]
[Network Interface 19] - [inLink 44] - [outLink 19]
[Network Interface 20] - [inLink 30] - [outLink 20]
[Network Interface 21] - [inLink 35] - [outLink 21]
[Network Interface 22] - [inLink 40] - [outLink 22]
[Network Interface 23] - [inLink 45] - [outLink 23]
[Network Interface 24] - [inLink 31] - [outLink 24]
[Network Interface 25] - [inLink 36] - [outLink 25]
[Network Interface 26] - [inLink 41] - [outLink 26]
[Network Interface 27] - [inLink 46] - [outLink 27]
[Router 0] :: 
[inLink - 12 - 16 - 20 - 24 - 48 - ]
[outLink - 28 - 29 - 30 - 31 - 32 - ]
[Router 1] :: 
[inLink - 13 - 17 - 21 - 25 - 49 - ]
[outLink - 33 - 34 - 35 - 36 - 37 - ]
[Router 2] :: 
[inLink - 14 - 18 - 22 - 26 - 50 - ]
[outLink - 38 - 39 - 40 - 41 - 42 - ]
[Router 3] :: 
[inLink - 15 - 19 - 23 - 27 - 51 - ]
[outLink - 43 - 44 - 45 - 46 - 47 - ]
[Router 4] :: 
[inLink - 32 - 37 - 42 - 47 - 65 - ]
[outLink - 48 - 49 - 50 - 51 - 52 - ]
[Router 5] :: 
[inLink - 0 - 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 52 - ]
[outLink - 53 - 54 - 55 - 56 - 57 - 58 - 59 - 60 - 61 - 62 - 63 - 64 - 65 - ]
--- Begin Topology Print ---

Topology print ONLY indicates the _NETWORK_ latency between two machines
It does NOT include the latency within the machines

L1TCache-0 Network Latencies
  L1TCache-0 -> L1TCache-1 net_lat: 3
  L1TCache-0 -> L1TCache-2 net_lat: 3
  L1TCache-0 -> L1TCache-3 net_lat: 3
  L1TCache-0 -> L1TCache-4 net_lat: 3
  L1TCache-0 -> L1TCache-5 net_lat: 3
  L1TCache-0 -> L1TCache-6 net_lat: 3
  L1TCache-0 -> L1TCache-7 net_lat: 3
  L1TCache-0 -> L2TCache-0 net_lat: 3
  L1TCache-0 -> L2TCache-1 net_lat: 3
  L1TCache-0 -> L2TCache-2 net_lat: 3
  L1TCache-0 -> L2TCache-3 net_lat: 3
  L1TCache-0 -> L2Cache-0 net_lat: 18
  L1TCache-0 -> L2Cache-1 net_lat: 18
  L1TCache-0 -> L2Cache-2 net_lat: 18
  L1TCache-0 -> L2Cache-3 net_lat: 18
  L1TCache-0 -> L1Cache-0 net_lat: 18
  L1TCache-0 -> L1Cache-1 net_lat: 16
  L1TCache-0 -> L1Cache-2 net_lat: 18
  L1TCache-0 -> L1Cache-3 net_lat: 18
  L1TCache-0 -> L1Cache-4 net_lat: 18
  L1TCache-0 -> L1Cache-5 net_lat: 18
  L1TCache-0 -> L1Cache-6 net_lat: 18
  L1TCache-0 -> L1Cache-7 net_lat: 18
  L1TCache-0 -> Directory-0 net_lat: 16
  L1TCache-0 -> Directory-1 net_lat: 16
  L1TCache-0 -> Directory-2 net_lat: 16
  L1TCache-0 -> Directory-3 net_lat: 16

L1TCache-1 Network Latencies
  L1TCache-1 -> L1TCache-0 net_lat: 3
  L1TCache-1 -> L1TCache-2 net_lat: 3
  L1TCache-1 -> L1TCache-3 net_lat: 3
  L1TCache-1 -> L1TCache-4 net_lat: 3
  L1TCache-1 -> L1TCache-5 net_lat: 3
  L1TCache-1 -> L1TCache-6 net_lat: 3
  L1TCache-1 -> L1TCache-7 net_lat: 3
  L1TCache-1 -> L2TCache-0 net_lat: 3
  L1TCache-1 -> L2TCache-1 net_lat: 3
  L1TCache-1 -> L2TCache-2 net_lat: 3
  L1TCache-1 -> L2TCache-3 net_lat: 3
  L1TCache-1 -> L2Cache-0 net_lat: 18
  L1TCache-1 -> L2Cache-1 net_lat: 18
  L1TCache-1 -> L2Cache-2 net_lat: 18
  L1TCache-1 -> L2Cache-3 net_lat: 18
  L1TCache-1 -> L1Cache-0 net_lat: 18
  L1TCache-1 -> L1Cache-1 net_lat: 16
  L1TCache-1 -> L1Cache-2 net_lat: 18
  L1TCache-1 -> L1Cache-3 net_lat: 18
  L1TCache-1 -> L1Cache-4 net_lat: 18
  L1TCache-1 -> L1Cache-5 net_lat: 18
  L1TCache-1 -> L1Cache-6 net_lat: 18
  L1TCache-1 -> L1Cache-7 net_lat: 18
  L1TCache-1 -> Directory-0 net_lat: 16
  L1TCache-1 -> Directory-1 net_lat: 16
  L1TCache-1 -> Directory-2 net_lat: 16
  L1TCache-1 -> Directory-3 net_lat: 16

L1TCache-2 Network Latencies
  L1TCache-2 -> L1TCache-0 net_lat: 3
  L1TCache-2 -> L1TCache-1 net_lat: 3
  L1TCache-2 -> L1TCache-3 net_lat: 3
  L1TCache-2 -> L1TCache-4 net_lat: 3
  L1TCache-2 -> L1TCache-5 net_lat: 3
  L1TCache-2 -> L1TCache-6 net_lat: 3
  L1TCache-2 -> L1TCache-7 net_lat: 3
  L1TCache-2 -> L2TCache-0 net_lat: 3
  L1TCache-2 -> L2TCache-1 net_lat: 3
  L1TCache-2 -> L2TCache-2 net_lat: 3
  L1TCache-2 -> L2TCache-3 net_lat: 3
  L1TCache-2 -> L2Cache-0 net_lat: 18
  L1TCache-2 -> L2Cache-1 net_lat: 18
  L1TCache-2 -> L2Cache-2 net_lat: 18
  L1TCache-2 -> L2Cache-3 net_lat: 18
  L1TCache-2 -> L1Cache-0 net_lat: 18
  L1TCache-2 -> L1Cache-1 net_lat: 16
  L1TCache-2 -> L1Cache-2 net_lat: 18
  L1TCache-2 -> L1Cache-3 net_lat: 18
  L1TCache-2 -> L1Cache-4 net_lat: 18
  L1TCache-2 -> L1Cache-5 net_lat: 18
  L1TCache-2 -> L1Cache-6 net_lat: 18
  L1TCache-2 -> L1Cache-7 net_lat: 18
  L1TCache-2 -> Directory-0 net_lat: 16
  L1TCache-2 -> Directory-1 net_lat: 16
  L1TCache-2 -> Directory-2 net_lat: 16
  L1TCache-2 -> Directory-3 net_lat: 16

L1TCache-3 Network Latencies
  L1TCache-3 -> L1TCache-0 net_lat: 3
  L1TCache-3 -> L1TCache-1 net_lat: 3
  L1TCache-3 -> L1TCache-2 net_lat: 3
  L1TCache-3 -> L1TCache-4 net_lat: 3
  L1TCache-3 -> L1TCache-5 net_lat: 3
  L1TCache-3 -> L1TCache-6 net_lat: 3
  L1TCache-3 -> L1TCache-7 net_lat: 3
  L1TCache-3 -> L2TCache-0 net_lat: 3
  L1TCache-3 -> L2TCache-1 net_lat: 3
  L1TCache-3 -> L2TCache-2 net_lat: 3
  L1TCache-3 -> L2TCache-3 net_lat: 3
  L1TCache-3 -> L2Cache-0 net_lat: 18
  L1TCache-3 -> L2Cache-1 net_lat: 18
  L1TCache-3 -> L2Cache-2 net_lat: 18
  L1TCache-3 -> L2Cache-3 net_lat: 18
  L1TCache-3 -> L1Cache-0 net_lat: 18
  L1TCache-3 -> L1Cache-1 net_lat: 16
  L1TCache-3 -> L1Cache-2 net_lat: 18
  L1TCache-3 -> L1Cache-3 net_lat: 18
  L1TCache-3 -> L1Cache-4 net_lat: 18
  L1TCache-3 -> L1Cache-5 net_lat: 18
  L1TCache-3 -> L1Cache-6 net_lat: 18
  L1TCache-3 -> L1Cache-7 net_lat: 18
  L1TCache-3 -> Directory-0 net_lat: 16
  L1TCache-3 -> Directory-1 net_lat: 16
  L1TCache-3 -> Directory-2 net_lat: 16
  L1TCache-3 -> Directory-3 net_lat: 16

L1TCache-4 Network Latencies
  L1TCache-4 -> L1TCache-0 net_lat: 3
  L1TCache-4 -> L1TCache-1 net_lat: 3
  L1TCache-4 -> L1TCache-2 net_lat: 3
  L1TCache-4 -> L1TCache-3 net_lat: 3
  L1TCache-4 -> L1TCache-5 net_lat: 3
  L1TCache-4 -> L1TCache-6 net_lat: 3
  L1TCache-4 -> L1TCache-7 net_lat: 3
  L1TCache-4 -> L2TCache-0 net_lat: 3
  L1TCache-4 -> L2TCache-1 net_lat: 3
  L1TCache-4 -> L2TCache-2 net_lat: 3
  L1TCache-4 -> L2TCache-3 net_lat: 3
  L1TCache-4 -> L2Cache-0 net_lat: 18
  L1TCache-4 -> L2Cache-1 net_lat: 18
  L1TCache-4 -> L2Cache-2 net_lat: 18
  L1TCache-4 -> L2Cache-3 net_lat: 18
  L1TCache-4 -> L1Cache-0 net_lat: 18
  L1TCache-4 -> L1Cache-1 net_lat: 16
  L1TCache-4 -> L1Cache-2 net_lat: 18
  L1TCache-4 -> L1Cache-3 net_lat: 18
  L1TCache-4 -> L1Cache-4 net_lat: 18
  L1TCache-4 -> L1Cache-5 net_lat: 18
  L1TCache-4 -> L1Cache-6 net_lat: 18
  L1TCache-4 -> L1Cache-7 net_lat: 18
  L1TCache-4 -> Directory-0 net_lat: 16
  L1TCache-4 -> Directory-1 net_lat: 16
  L1TCache-4 -> Directory-2 net_lat: 16
  L1TCache-4 -> Directory-3 net_lat: 16

L1TCache-5 Network Latencies
  L1TCache-5 -> L1TCache-0 net_lat: 3
  L1TCache-5 -> L1TCache-1 net_lat: 3
  L1TCache-5 -> L1TCache-2 net_lat: 3
  L1TCache-5 -> L1TCache-3 net_lat: 3
  L1TCache-5 -> L1TCache-4 net_lat: 3
  L1TCache-5 -> L1TCache-6 net_lat: 3
  L1TCache-5 -> L1TCache-7 net_lat: 3
  L1TCache-5 -> L2TCache-0 net_lat: 3
  L1TCache-5 -> L2TCache-1 net_lat: 3
  L1TCache-5 -> L2TCache-2 net_lat: 3
  L1TCache-5 -> L2TCache-3 net_lat: 3
  L1TCache-5 -> L2Cache-0 net_lat: 18
  L1TCache-5 -> L2Cache-1 net_lat: 18
  L1TCache-5 -> L2Cache-2 net_lat: 18
  L1TCache-5 -> L2Cache-3 net_lat: 18
  L1TCache-5 -> L1Cache-0 net_lat: 18
  L1TCache-5 -> L1Cache-1 net_lat: 16
  L1TCache-5 -> L1Cache-2 net_lat: 18
  L1TCache-5 -> L1Cache-3 net_lat: 18
  L1TCache-5 -> L1Cache-4 net_lat: 18
  L1TCache-5 -> L1Cache-5 net_lat: 18
  L1TCache-5 -> L1Cache-6 net_lat: 18
  L1TCache-5 -> L1Cache-7 net_lat: 18
  L1TCache-5 -> Directory-0 net_lat: 16
  L1TCache-5 -> Directory-1 net_lat: 16
  L1TCache-5 -> Directory-2 net_lat: 16
  L1TCache-5 -> Directory-3 net_lat: 16

L1TCache-6 Network Latencies
  L1TCache-6 -> L1TCache-0 net_lat: 3
  L1TCache-6 -> L1TCache-1 net_lat: 3
  L1TCache-6 -> L1TCache-2 net_lat: 3
  L1TCache-6 -> L1TCache-3 net_lat: 3
  L1TCache-6 -> L1TCache-4 net_lat: 3
  L1TCache-6 -> L1TCache-5 net_lat: 3
  L1TCache-6 -> L1TCache-7 net_lat: 3
  L1TCache-6 -> L2TCache-0 net_lat: 3
  L1TCache-6 -> L2TCache-1 net_lat: 3
  L1TCache-6 -> L2TCache-2 net_lat: 3
  L1TCache-6 -> L2TCache-3 net_lat: 3
  L1TCache-6 -> L2Cache-0 net_lat: 18
  L1TCache-6 -> L2Cache-1 net_lat: 18
  L1TCache-6 -> L2Cache-2 net_lat: 18
  L1TCache-6 -> L2Cache-3 net_lat: 18
  L1TCache-6 -> L1Cache-0 net_lat: 18
  L1TCache-6 -> L1Cache-1 net_lat: 16
  L1TCache-6 -> L1Cache-2 net_lat: 18
  L1TCache-6 -> L1Cache-3 net_lat: 18
  L1TCache-6 -> L1Cache-4 net_lat: 18
  L1TCache-6 -> L1Cache-5 net_lat: 18
  L1TCache-6 -> L1Cache-6 net_lat: 18
  L1TCache-6 -> L1Cache-7 net_lat: 18
  L1TCache-6 -> Directory-0 net_lat: 16
  L1TCache-6 -> Directory-1 net_lat: 16
  L1TCache-6 -> Directory-2 net_lat: 16
  L1TCache-6 -> Directory-3 net_lat: 16

L1TCache-7 Network Latencies
  L1TCache-7 -> L1TCache-0 net_lat: 3
  L1TCache-7 -> L1TCache-1 net_lat: 3
  L1TCache-7 -> L1TCache-2 net_lat: 3
  L1TCache-7 -> L1TCache-3 net_lat: 3
  L1TCache-7 -> L1TCache-4 net_lat: 3
  L1TCache-7 -> L1TCache-5 net_lat: 3
  L1TCache-7 -> L1TCache-6 net_lat: 3
  L1TCache-7 -> L2TCache-0 net_lat: 3
  L1TCache-7 -> L2TCache-1 net_lat: 3
  L1TCache-7 -> L2TCache-2 net_lat: 3
  L1TCache-7 -> L2TCache-3 net_lat: 3
  L1TCache-7 -> L2Cache-0 net_lat: 18
  L1TCache-7 -> L2Cache-1 net_lat: 18
  L1TCache-7 -> L2Cache-2 net_lat: 18
  L1TCache-7 -> L2Cache-3 net_lat: 18
  L1TCache-7 -> L1Cache-0 net_lat: 18
  L1TCache-7 -> L1Cache-1 net_lat: 16
  L1TCache-7 -> L1Cache-2 net_lat: 18
  L1TCache-7 -> L1Cache-3 net_lat: 18
  L1TCache-7 -> L1Cache-4 net_lat: 18
  L1TCache-7 -> L1Cache-5 net_lat: 18
  L1TCache-7 -> L1Cache-6 net_lat: 18
  L1TCache-7 -> L1Cache-7 net_lat: 18
  L1TCache-7 -> Directory-0 net_lat: 16
  L1TCache-7 -> Directory-1 net_lat: 16
  L1TCache-7 -> Directory-2 net_lat: 16
  L1TCache-7 -> Directory-3 net_lat: 16

L2TCache-0 Network Latencies
  L2TCache-0 -> L1TCache-0 net_lat: 3
  L2TCache-0 -> L1TCache-1 net_lat: 3
  L2TCache-0 -> L1TCache-2 net_lat: 3
  L2TCache-0 -> L1TCache-3 net_lat: 3
  L2TCache-0 -> L1TCache-4 net_lat: 3
  L2TCache-0 -> L1TCache-5 net_lat: 3
  L2TCache-0 -> L1TCache-6 net_lat: 3
  L2TCache-0 -> L1TCache-7 net_lat: 3
  L2TCache-0 -> L2TCache-1 net_lat: 3
  L2TCache-0 -> L2TCache-2 net_lat: 3
  L2TCache-0 -> L2TCache-3 net_lat: 3
  L2TCache-0 -> L2Cache-0 net_lat: 18
  L2TCache-0 -> L2Cache-1 net_lat: 18
  L2TCache-0 -> L2Cache-2 net_lat: 18
  L2TCache-0 -> L2Cache-3 net_lat: 18
  L2TCache-0 -> L1Cache-0 net_lat: 18
  L2TCache-0 -> L1Cache-1 net_lat: 16
  L2TCache-0 -> L1Cache-2 net_lat: 18
  L2TCache-0 -> L1Cache-3 net_lat: 18
  L2TCache-0 -> L1Cache-4 net_lat: 18
  L2TCache-0 -> L1Cache-5 net_lat: 18
  L2TCache-0 -> L1Cache-6 net_lat: 18
  L2TCache-0 -> L1Cache-7 net_lat: 18
  L2TCache-0 -> Directory-0 net_lat: 16
  L2TCache-0 -> Directory-1 net_lat: 16
  L2TCache-0 -> Directory-2 net_lat: 16
  L2TCache-0 -> Directory-3 net_lat: 16

L2TCache-1 Network Latencies
  L2TCache-1 -> L1TCache-0 net_lat: 3
  L2TCache-1 -> L1TCache-1 net_lat: 3
  L2TCache-1 -> L1TCache-2 net_lat: 3
  L2TCache-1 -> L1TCache-3 net_lat: 3
  L2TCache-1 -> L1TCache-4 net_lat: 3
  L2TCache-1 -> L1TCache-5 net_lat: 3
  L2TCache-1 -> L1TCache-6 net_lat: 3
  L2TCache-1 -> L1TCache-7 net_lat: 3
  L2TCache-1 -> L2TCache-0 net_lat: 3
  L2TCache-1 -> L2TCache-2 net_lat: 3
  L2TCache-1 -> L2TCache-3 net_lat: 3
  L2TCache-1 -> L2Cache-0 net_lat: 18
  L2TCache-1 -> L2Cache-1 net_lat: 18
  L2TCache-1 -> L2Cache-2 net_lat: 18
  L2TCache-1 -> L2Cache-3 net_lat: 18
  L2TCache-1 -> L1Cache-0 net_lat: 18
  L2TCache-1 -> L1Cache-1 net_lat: 16
  L2TCache-1 -> L1Cache-2 net_lat: 18
  L2TCache-1 -> L1Cache-3 net_lat: 18
  L2TCache-1 -> L1Cache-4 net_lat: 18
  L2TCache-1 -> L1Cache-5 net_lat: 18
  L2TCache-1 -> L1Cache-6 net_lat: 18
  L2TCache-1 -> L1Cache-7 net_lat: 18
  L2TCache-1 -> Directory-0 net_lat: 16
  L2TCache-1 -> Directory-1 net_lat: 16
  L2TCache-1 -> Directory-2 net_lat: 16
  L2TCache-1 -> Directory-3 net_lat: 16

L2TCache-2 Network Latencies
  L2TCache-2 -> L1TCache-0 net_lat: 3
  L2TCache-2 -> L1TCache-1 net_lat: 3
  L2TCache-2 -> L1TCache-2 net_lat: 3
  L2TCache-2 -> L1TCache-3 net_lat: 3
  L2TCache-2 -> L1TCache-4 net_lat: 3
  L2TCache-2 -> L1TCache-5 net_lat: 3
  L2TCache-2 -> L1TCache-6 net_lat: 3
  L2TCache-2 -> L1TCache-7 net_lat: 3
  L2TCache-2 -> L2TCache-0 net_lat: 3
  L2TCache-2 -> L2TCache-1 net_lat: 3
  L2TCache-2 -> L2TCache-3 net_lat: 3
  L2TCache-2 -> L2Cache-0 net_lat: 18
  L2TCache-2 -> L2Cache-1 net_lat: 18
  L2TCache-2 -> L2Cache-2 net_lat: 18
  L2TCache-2 -> L2Cache-3 net_lat: 18
  L2TCache-2 -> L1Cache-0 net_lat: 18
  L2TCache-2 -> L1Cache-1 net_lat: 16
  L2TCache-2 -> L1Cache-2 net_lat: 18
  L2TCache-2 -> L1Cache-3 net_lat: 18
  L2TCache-2 -> L1Cache-4 net_lat: 18
  L2TCache-2 -> L1Cache-5 net_lat: 18
  L2TCache-2 -> L1Cache-6 net_lat: 18
  L2TCache-2 -> L1Cache-7 net_lat: 18
  L2TCache-2 -> Directory-0 net_lat: 16
  L2TCache-2 -> Directory-1 net_lat: 16
  L2TCache-2 -> Directory-2 net_lat: 16
  L2TCache-2 -> Directory-3 net_lat: 16

L2TCache-3 Network Latencies
  L2TCache-3 -> L1TCache-0 net_lat: 3
  L2TCache-3 -> L1TCache-1 net_lat: 3
  L2TCache-3 -> L1TCache-2 net_lat: 3
  L2TCache-3 -> L1TCache-3 net_lat: 3
  L2TCache-3 -> L1TCache-4 net_lat: 3
  L2TCache-3 -> L1TCache-5 net_lat: 3
  L2TCache-3 -> L1TCache-6 net_lat: 3
  L2TCache-3 -> L1TCache-7 net_lat: 3
  L2TCache-3 -> L2TCache-0 net_lat: 3
  L2TCache-3 -> L2TCache-1 net_lat: 3
  L2TCache-3 -> L2TCache-2 net_lat: 3
  L2TCache-3 -> L2Cache-0 net_lat: 18
  L2TCache-3 -> L2Cache-1 net_lat: 18
  L2TCache-3 -> L2Cache-2 net_lat: 18
  L2TCache-3 -> L2Cache-3 net_lat: 18
  L2TCache-3 -> L1Cache-0 net_lat: 18
  L2TCache-3 -> L1Cache-1 net_lat: 16
  L2TCache-3 -> L1Cache-2 net_lat: 18
  L2TCache-3 -> L1Cache-3 net_lat: 18
  L2TCache-3 -> L1Cache-4 net_lat: 18
  L2TCache-3 -> L1Cache-5 net_lat: 18
  L2TCache-3 -> L1Cache-6 net_lat: 18
  L2TCache-3 -> L1Cache-7 net_lat: 18
  L2TCache-3 -> Directory-0 net_lat: 16
  L2TCache-3 -> Directory-1 net_lat: 16
  L2TCache-3 -> Directory-2 net_lat: 16
  L2TCache-3 -> Directory-3 net_lat: 16

L2Cache-0 Network Latencies
  L2Cache-0 -> L1TCache-0 net_lat: 18
  L2Cache-0 -> L1TCache-1 net_lat: 18
  L2Cache-0 -> L1TCache-2 net_lat: 18
  L2Cache-0 -> L1TCache-3 net_lat: 18
  L2Cache-0 -> L1TCache-4 net_lat: 18
  L2Cache-0 -> L1TCache-5 net_lat: 18
  L2Cache-0 -> L1TCache-6 net_lat: 18
  L2Cache-0 -> L1TCache-7 net_lat: 18
  L2Cache-0 -> L2TCache-0 net_lat: 18
  L2Cache-0 -> L2TCache-1 net_lat: 18
  L2Cache-0 -> L2TCache-2 net_lat: 18
  L2Cache-0 -> L2TCache-3 net_lat: 18
  L2Cache-0 -> L2Cache-1 net_lat: 11
  L2Cache-0 -> L2Cache-2 net_lat: 11
  L2Cache-0 -> L2Cache-3 net_lat: 11
  L2Cache-0 -> L1Cache-0 net_lat: 7
  L2Cache-0 -> L1Cache-1 net_lat: 9
  L2Cache-0 -> L1Cache-2 net_lat: 11
  L2Cache-0 -> L1Cache-3 net_lat: 11
  L2Cache-0 -> L1Cache-4 net_lat: 7
  L2Cache-0 -> L1Cache-5 net_lat: 11
  L2Cache-0 -> L1Cache-6 net_lat: 11
  L2Cache-0 -> L1Cache-7 net_lat: 11
  L2Cache-0 -> Directory-0 net_lat: 5
  L2Cache-0 -> Directory-1 net_lat: 9
  L2Cache-0 -> Directory-2 net_lat: 9
  L2Cache-0 -> Directory-3 net_lat: 9

L2Cache-1 Network Latencies
  L2Cache-1 -> L1TCache-0 net_lat: 18
  L2Cache-1 -> L1TCache-1 net_lat: 18
  L2Cache-1 -> L1TCache-2 net_lat: 18
  L2Cache-1 -> L1TCache-3 net_lat: 18
  L2Cache-1 -> L1TCache-4 net_lat: 18
  L2Cache-1 -> L1TCache-5 net_lat: 18
  L2Cache-1 -> L1TCache-6 net_lat: 18
  L2Cache-1 -> L1TCache-7 net_lat: 18
  L2Cache-1 -> L2TCache-0 net_lat: 18
  L2Cache-1 -> L2TCache-1 net_lat: 18
  L2Cache-1 -> L2TCache-2 net_lat: 18
  L2Cache-1 -> L2TCache-3 net_lat: 18
  L2Cache-1 -> L2Cache-0 net_lat: 11
  L2Cache-1 -> L2Cache-2 net_lat: 11
  L2Cache-1 -> L2Cache-3 net_lat: 11
  L2Cache-1 -> L1Cache-0 net_lat: 11
  L2Cache-1 -> L1Cache-1 net_lat: 5
  L2Cache-1 -> L1Cache-2 net_lat: 11
  L2Cache-1 -> L1Cache-3 net_lat: 11
  L2Cache-1 -> L1Cache-4 net_lat: 11
  L2Cache-1 -> L1Cache-5 net_lat: 7
  L2Cache-1 -> L1Cache-6 net_lat: 11
  L2Cache-1 -> L1Cache-7 net_lat: 11
  L2Cache-1 -> Directory-0 net_lat: 9
  L2Cache-1 -> Directory-1 net_lat: 5
  L2Cache-1 -> Directory-2 net_lat: 9
  L2Cache-1 -> Directory-3 net_lat: 9

L2Cache-2 Network Latencies
  L2Cache-2 -> L1TCache-0 net_lat: 18
  L2Cache-2 -> L1TCache-1 net_lat: 18
  L2Cache-2 -> L1TCache-2 net_lat: 18
  L2Cache-2 -> L1TCache-3 net_lat: 18
  L2Cache-2 -> L1TCache-4 net_lat: 18
  L2Cache-2 -> L1TCache-5 net_lat: 18
  L2Cache-2 -> L1TCache-6 net_lat: 18
  L2Cache-2 -> L1TCache-7 net_lat: 18
  L2Cache-2 -> L2TCache-0 net_lat: 18
  L2Cache-2 -> L2TCache-1 net_lat: 18
  L2Cache-2 -> L2TCache-2 net_lat: 18
  L2Cache-2 -> L2TCache-3 net_lat: 18
  L2Cache-2 -> L2Cache-0 net_lat: 11
  L2Cache-2 -> L2Cache-1 net_lat: 11
  L2Cache-2 -> L2Cache-3 net_lat: 11
  L2Cache-2 -> L1Cache-0 net_lat: 11
  L2Cache-2 -> L1Cache-1 net_lat: 9
  L2Cache-2 -> L1Cache-2 net_lat: 7
  L2Cache-2 -> L1Cache-3 net_lat: 11
  L2Cache-2 -> L1Cache-4 net_lat: 11
  L2Cache-2 -> L1Cache-5 net_lat: 11
  L2Cache-2 -> L1Cache-6 net_lat: 7
  L2Cache-2 -> L1Cache-7 net_lat: 11
  L2Cache-2 -> Directory-0 net_lat: 9
  L2Cache-2 -> Directory-1 net_lat: 9
  L2Cache-2 -> Directory-2 net_lat: 5
  L2Cache-2 -> Directory-3 net_lat: 9

L2Cache-3 Network Latencies
  L2Cache-3 -> L1TCache-0 net_lat: 18
  L2Cache-3 -> L1TCache-1 net_lat: 18
  L2Cache-3 -> L1TCache-2 net_lat: 18
  L2Cache-3 -> L1TCache-3 net_lat: 18
  L2Cache-3 -> L1TCache-4 net_lat: 18
  L2Cache-3 -> L1TCache-5 net_lat: 18
  L2Cache-3 -> L1TCache-6 net_lat: 18
  L2Cache-3 -> L1TCache-7 net_lat: 18
  L2Cache-3 -> L2TCache-0 net_lat: 18
  L2Cache-3 -> L2TCache-1 net_lat: 18
  L2Cache-3 -> L2TCache-2 net_lat: 18
  L2Cache-3 -> L2TCache-3 net_lat: 18
  L2Cache-3 -> L2Cache-0 net_lat: 11
  L2Cache-3 -> L2Cache-1 net_lat: 11
  L2Cache-3 -> L2Cache-2 net_lat: 11
  L2Cache-3 -> L1Cache-0 net_lat: 11
  L2Cache-3 -> L1Cache-1 net_lat: 9
  L2Cache-3 -> L1Cache-2 net_lat: 11
  L2Cache-3 -> L1Cache-3 net_lat: 7
  L2Cache-3 -> L1Cache-4 net_lat: 11
  L2Cache-3 -> L1Cache-5 net_lat: 11
  L2Cache-3 -> L1Cache-6 net_lat: 11
  L2Cache-3 -> L1Cache-7 net_lat: 7
  L2Cache-3 -> Directory-0 net_lat: 9
  L2Cache-3 -> Directory-1 net_lat: 9
  L2Cache-3 -> Directory-2 net_lat: 9
  L2Cache-3 -> Directory-3 net_lat: 5

L1Cache-0 Network Latencies
  L1Cache-0 -> L1TCache-0 net_lat: 18
  L1Cache-0 -> L1TCache-1 net_lat: 18
  L1Cache-0 -> L1TCache-2 net_lat: 18
  L1Cache-0 -> L1TCache-3 net_lat: 18
  L1Cache-0 -> L1TCache-4 net_lat: 18
  L1Cache-0 -> L1TCache-5 net_lat: 18
  L1Cache-0 -> L1TCache-6 net_lat: 18
  L1Cache-0 -> L1TCache-7 net_lat: 18
  L1Cache-0 -> L2TCache-0 net_lat: 18
  L1Cache-0 -> L2TCache-1 net_lat: 18
  L1Cache-0 -> L2TCache-2 net_lat: 18
  L1Cache-0 -> L2TCache-3 net_lat: 18
  L1Cache-0 -> L2Cache-0 net_lat: 7
  L1Cache-0 -> L2Cache-1 net_lat: 11
  L1Cache-0 -> L2Cache-2 net_lat: 11
  L1Cache-0 -> L2Cache-3 net_lat: 11
  L1Cache-0 -> L1Cache-1 net_lat: 9
  L1Cache-0 -> L1Cache-2 net_lat: 11
  L1Cache-0 -> L1Cache-3 net_lat: 11
  L1Cache-0 -> L1Cache-4 net_lat: 7
  L1Cache-0 -> L1Cache-5 net_lat: 11
  L1Cache-0 -> L1Cache-6 net_lat: 11
  L1Cache-0 -> L1Cache-7 net_lat: 11
  L1Cache-0 -> Directory-0 net_lat: 5
  L1Cache-0 -> Directory-1 net_lat: 9
  L1Cache-0 -> Directory-2 net_lat: 9
  L1Cache-0 -> Directory-3 net_lat: 9

L1Cache-1 Network Latencies
  L1Cache-1 -> L1TCache-0 net_lat: 16
  L1Cache-1 -> L1TCache-1 net_lat: 16
  L1Cache-1 -> L1TCache-2 net_lat: 16
  L1Cache-1 -> L1TCache-3 net_lat: 16
  L1Cache-1 -> L1TCache-4 net_lat: 16
  L1Cache-1 -> L1TCache-5 net_lat: 16
  L1Cache-1 -> L1TCache-6 net_lat: 16
  L1Cache-1 -> L1TCache-7 net_lat: 16
  L1Cache-1 -> L2TCache-0 net_lat: 16
  L1Cache-1 -> L2TCache-1 net_lat: 16
  L1Cache-1 -> L2TCache-2 net_lat: 16
  L1Cache-1 -> L2TCache-3 net_lat: 16
  L1Cache-1 -> L2Cache-0 net_lat: 9
  L1Cache-1 -> L2Cache-1 net_lat: 5
  L1Cache-1 -> L2Cache-2 net_lat: 9
  L1Cache-1 -> L2Cache-3 net_lat: 9
  L1Cache-1 -> L1Cache-0 net_lat: 9
  L1Cache-1 -> L1Cache-2 net_lat: 9
  L1Cache-1 -> L1Cache-3 net_lat: 9
  L1Cache-1 -> L1Cache-4 net_lat: 9
  L1Cache-1 -> L1Cache-5 net_lat: 5
  L1Cache-1 -> L1Cache-6 net_lat: 9
  L1Cache-1 -> L1Cache-7 net_lat: 9
  L1Cache-1 -> Directory-0 net_lat: 7
  L1Cache-1 -> Directory-1 net_lat: 3
  L1Cache-1 -> Directory-2 net_lat: 7
  L1Cache-1 -> Directory-3 net_lat: 7

L1Cache-2 Network Latencies
  L1Cache-2 -> L1TCache-0 net_lat: 18
  L1Cache-2 -> L1TCache-1 net_lat: 18
  L1Cache-2 -> L1TCache-2 net_lat: 18
  L1Cache-2 -> L1TCache-3 net_lat: 18
  L1Cache-2 -> L1TCache-4 net_lat: 18
  L1Cache-2 -> L1TCache-5 net_lat: 18
  L1Cache-2 -> L1TCache-6 net_lat: 18
  L1Cache-2 -> L1TCache-7 net_lat: 18
  L1Cache-2 -> L2TCache-0 net_lat: 18
  L1Cache-2 -> L2TCache-1 net_lat: 18
  L1Cache-2 -> L2TCache-2 net_lat: 18
  L1Cache-2 -> L2TCache-3 net_lat: 18
  L1Cache-2 -> L2Cache-0 net_lat: 11
  L1Cache-2 -> L2Cache-1 net_lat: 11
  L1Cache-2 -> L2Cache-2 net_lat: 7
  L1Cache-2 -> L2Cache-3 net_lat: 11
  L1Cache-2 -> L1Cache-0 net_lat: 11
  L1Cache-2 -> L1Cache-1 net_lat: 9
  L1Cache-2 -> L1Cache-3 net_lat: 11
  L1Cache-2 -> L1Cache-4 net_lat: 11
  L1Cache-2 -> L1Cache-5 net_lat: 11
  L1Cache-2 -> L1Cache-6 net_lat: 7
  L1Cache-2 -> L1Cache-7 net_lat: 11
  L1Cache-2 -> Directory-0 net_lat: 9
  L1Cache-2 -> Directory-1 net_lat: 9
  L1Cache-2 -> Directory-2 net_lat: 5
  L1Cache-2 -> Directory-3 net_lat: 9

L1Cache-3 Network Latencies
  L1Cache-3 -> L1TCache-0 net_lat: 18
  L1Cache-3 -> L1TCache-1 net_lat: 18
  L1Cache-3 -> L1TCache-2 net_lat: 18
  L1Cache-3 -> L1TCache-3 net_lat: 18
  L1Cache-3 -> L1TCache-4 net_lat: 18
  L1Cache-3 -> L1TCache-5 net_lat: 18
  L1Cache-3 -> L1TCache-6 net_lat: 18
  L1Cache-3 -> L1TCache-7 net_lat: 18
  L1Cache-3 -> L2TCache-0 net_lat: 18
  L1Cache-3 -> L2TCache-1 net_lat: 18
  L1Cache-3 -> L2TCache-2 net_lat: 18
  L1Cache-3 -> L2TCache-3 net_lat: 18
  L1Cache-3 -> L2Cache-0 net_lat: 11
  L1Cache-3 -> L2Cache-1 net_lat: 11
  L1Cache-3 -> L2Cache-2 net_lat: 11
  L1Cache-3 -> L2Cache-3 net_lat: 7
  L1Cache-3 -> L1Cache-0 net_lat: 11
  L1Cache-3 -> L1Cache-1 net_lat: 9
  L1Cache-3 -> L1Cache-2 net_lat: 11
  L1Cache-3 -> L1Cache-4 net_lat: 11
  L1Cache-3 -> L1Cache-5 net_lat: 11
  L1Cache-3 -> L1Cache-6 net_lat: 11
  L1Cache-3 -> L1Cache-7 net_lat: 7
  L1Cache-3 -> Directory-0 net_lat: 9
  L1Cache-3 -> Directory-1 net_lat: 9
  L1Cache-3 -> Directory-2 net_lat: 9
  L1Cache-3 -> Directory-3 net_lat: 5

L1Cache-4 Network Latencies
  L1Cache-4 -> L1TCache-0 net_lat: 18
  L1Cache-4 -> L1TCache-1 net_lat: 18
  L1Cache-4 -> L1TCache-2 net_lat: 18
  L1Cache-4 -> L1TCache-3 net_lat: 18
  L1Cache-4 -> L1TCache-4 net_lat: 18
  L1Cache-4 -> L1TCache-5 net_lat: 18
  L1Cache-4 -> L1TCache-6 net_lat: 18
  L1Cache-4 -> L1TCache-7 net_lat: 18
  L1Cache-4 -> L2TCache-0 net_lat: 18
  L1Cache-4 -> L2TCache-1 net_lat: 18
  L1Cache-4 -> L2TCache-2 net_lat: 18
  L1Cache-4 -> L2TCache-3 net_lat: 18
  L1Cache-4 -> L2Cache-0 net_lat: 7
  L1Cache-4 -> L2Cache-1 net_lat: 11
  L1Cache-4 -> L2Cache-2 net_lat: 11
  L1Cache-4 -> L2Cache-3 net_lat: 11
  L1Cache-4 -> L1Cache-0 net_lat: 7
  L1Cache-4 -> L1Cache-1 net_lat: 9
  L1Cache-4 -> L1Cache-2 net_lat: 11
  L1Cache-4 -> L1Cache-3 net_lat: 11
  L1Cache-4 -> L1Cache-5 net_lat: 11
  L1Cache-4 -> L1Cache-6 net_lat: 11
  L1Cache-4 -> L1Cache-7 net_lat: 11
  L1Cache-4 -> Directory-0 net_lat: 5
  L1Cache-4 -> Directory-1 net_lat: 9
  L1Cache-4 -> Directory-2 net_lat: 9
  L1Cache-4 -> Directory-3 net_lat: 9

L1Cache-5 Network Latencies
  L1Cache-5 -> L1TCache-0 net_lat: 18
  L1Cache-5 -> L1TCache-1 net_lat: 18
  L1Cache-5 -> L1TCache-2 net_lat: 18
  L1Cache-5 -> L1TCache-3 net_lat: 18
  L1Cache-5 -> L1TCache-4 net_lat: 18
  L1Cache-5 -> L1TCache-5 net_lat: 18
  L1Cache-5 -> L1TCache-6 net_lat: 18
  L1Cache-5 -> L1TCache-7 net_lat: 18
  L1Cache-5 -> L2TCache-0 net_lat: 18
  L1Cache-5 -> L2TCache-1 net_lat: 18
  L1Cache-5 -> L2TCache-2 net_lat: 18
  L1Cache-5 -> L2TCache-3 net_lat: 18
  L1Cache-5 -> L2Cache-0 net_lat: 11
  L1Cache-5 -> L2Cache-1 net_lat: 7
  L1Cache-5 -> L2Cache-2 net_lat: 11
  L1Cache-5 -> L2Cache-3 net_lat: 11
  L1Cache-5 -> L1Cache-0 net_lat: 11
  L1Cache-5 -> L1Cache-1 net_lat: 5
  L1Cache-5 -> L1Cache-2 net_lat: 11
  L1Cache-5 -> L1Cache-3 net_lat: 11
  L1Cache-5 -> L1Cache-4 net_lat: 11
  L1Cache-5 -> L1Cache-6 net_lat: 11
  L1Cache-5 -> L1Cache-7 net_lat: 11
  L1Cache-5 -> Directory-0 net_lat: 9
  L1Cache-5 -> Directory-1 net_lat: 5
  L1Cache-5 -> Directory-2 net_lat: 9
  L1Cache-5 -> Directory-3 net_lat: 9

L1Cache-6 Network Latencies
  L1Cache-6 -> L1TCache-0 net_lat: 18
  L1Cache-6 -> L1TCache-1 net_lat: 18
  L1Cache-6 -> L1TCache-2 net_lat: 18
  L1Cache-6 -> L1TCache-3 net_lat: 18
  L1Cache-6 -> L1TCache-4 net_lat: 18
  L1Cache-6 -> L1TCache-5 net_lat: 18
  L1Cache-6 -> L1TCache-6 net_lat: 18
  L1Cache-6 -> L1TCache-7 net_lat: 18
  L1Cache-6 -> L2TCache-0 net_lat: 18
  L1Cache-6 -> L2TCache-1 net_lat: 18
  L1Cache-6 -> L2TCache-2 net_lat: 18
  L1Cache-6 -> L2TCache-3 net_lat: 18
  L1Cache-6 -> L2Cache-0 net_lat: 11
  L1Cache-6 -> L2Cache-1 net_lat: 11
  L1Cache-6 -> L2Cache-2 net_lat: 7
  L1Cache-6 -> L2Cache-3 net_lat: 11
  L1Cache-6 -> L1Cache-0 net_lat: 11
  L1Cache-6 -> L1Cache-1 net_lat: 9
  L1Cache-6 -> L1Cache-2 net_lat: 7
  L1Cache-6 -> L1Cache-3 net_lat: 11
  L1Cache-6 -> L1Cache-4 net_lat: 11
  L1Cache-6 -> L1Cache-5 net_lat: 11
  L1Cache-6 -> L1Cache-7 net_lat: 11
  L1Cache-6 -> Directory-0 net_lat: 9
  L1Cache-6 -> Directory-1 net_lat: 9
  L1Cache-6 -> Directory-2 net_lat: 5
  L1Cache-6 -> Directory-3 net_lat: 9

L1Cache-7 Network Latencies
  L1Cache-7 -> L1TCache-0 net_lat: 18
  L1Cache-7 -> L1TCache-1 net_lat: 18
  L1Cache-7 -> L1TCache-2 net_lat: 18
  L1Cache-7 -> L1TCache-3 net_lat: 18
  L1Cache-7 -> L1TCache-4 net_lat: 18
  L1Cache-7 -> L1TCache-5 net_lat: 18
  L1Cache-7 -> L1TCache-6 net_lat: 18
  L1Cache-7 -> L1TCache-7 net_lat: 18
  L1Cache-7 -> L2TCache-0 net_lat: 18
  L1Cache-7 -> L2TCache-1 net_lat: 18
  L1Cache-7 -> L2TCache-2 net_lat: 18
  L1Cache-7 -> L2TCache-3 net_lat: 18
  L1Cache-7 -> L2Cache-0 net_lat: 11
  L1Cache-7 -> L2Cache-1 net_lat: 11
  L1Cache-7 -> L2Cache-2 net_lat: 11
  L1Cache-7 -> L2Cache-3 net_lat: 7
  L1Cache-7 -> L1Cache-0 net_lat: 11
  L1Cache-7 -> L1Cache-1 net_lat: 9
  L1Cache-7 -> L1Cache-2 net_lat: 11
  L1Cache-7 -> L1Cache-3 net_lat: 7
  L1Cache-7 -> L1Cache-4 net_lat: 11
  L1Cache-7 -> L1Cache-5 net_lat: 11
  L1Cache-7 -> L1Cache-6 net_lat: 11
  L1Cache-7 -> Directory-0 net_lat: 9
  L1Cache-7 -> Directory-1 net_lat: 9
  L1Cache-7 -> Directory-2 net_lat: 9
  L1Cache-7 -> Directory-3 net_lat: 5

Directory-0 Network Latencies
  Directory-0 -> L1TCache-0 net_lat: 16
  Directory-0 -> L1TCache-1 net_lat: 16
  Directory-0 -> L1TCache-2 net_lat: 16
  Directory-0 -> L1TCache-3 net_lat: 16
  Directory-0 -> L1TCache-4 net_lat: 16
  Directory-0 -> L1TCache-5 net_lat: 16
  Directory-0 -> L1TCache-6 net_lat: 16
  Directory-0 -> L1TCache-7 net_lat: 16
  Directory-0 -> L2TCache-0 net_lat: 16
  Directory-0 -> L2TCache-1 net_lat: 16
  Directory-0 -> L2TCache-2 net_lat: 16
  Directory-0 -> L2TCache-3 net_lat: 16
  Directory-0 -> L2Cache-0 net_lat: 5
  Directory-0 -> L2Cache-1 net_lat: 9
  Directory-0 -> L2Cache-2 net_lat: 9
  Directory-0 -> L2Cache-3 net_lat: 9
  Directory-0 -> L1Cache-0 net_lat: 5
  Directory-0 -> L1Cache-1 net_lat: 7
  Directory-0 -> L1Cache-2 net_lat: 9
  Directory-0 -> L1Cache-3 net_lat: 9
  Directory-0 -> L1Cache-4 net_lat: 5
  Directory-0 -> L1Cache-5 net_lat: 9
  Directory-0 -> L1Cache-6 net_lat: 9
  Directory-0 -> L1Cache-7 net_lat: 9
  Directory-0 -> Directory-1 net_lat: 7
  Directory-0 -> Directory-2 net_lat: 7
  Directory-0 -> Directory-3 net_lat: 7

Directory-1 Network Latencies
  Directory-1 -> L1TCache-0 net_lat: 16
  Directory-1 -> L1TCache-1 net_lat: 16
  Directory-1 -> L1TCache-2 net_lat: 16
  Directory-1 -> L1TCache-3 net_lat: 16
  Directory-1 -> L1TCache-4 net_lat: 16
  Directory-1 -> L1TCache-5 net_lat: 16
  Directory-1 -> L1TCache-6 net_lat: 16
  Directory-1 -> L1TCache-7 net_lat: 16
  Directory-1 -> L2TCache-0 net_lat: 16
  Directory-1 -> L2TCache-1 net_lat: 16
  Directory-1 -> L2TCache-2 net_lat: 16
  Directory-1 -> L2TCache-3 net_lat: 16
  Directory-1 -> L2Cache-0 net_lat: 9
  Directory-1 -> L2Cache-1 net_lat: 5
  Directory-1 -> L2Cache-2 net_lat: 9
  Directory-1 -> L2Cache-3 net_lat: 9
  Directory-1 -> L1Cache-0 net_lat: 9
  Directory-1 -> L1Cache-1 net_lat: 3
  Directory-1 -> L1Cache-2 net_lat: 9
  Directory-1 -> L1Cache-3 net_lat: 9
  Directory-1 -> L1Cache-4 net_lat: 9
  Directory-1 -> L1Cache-5 net_lat: 5
  Directory-1 -> L1Cache-6 net_lat: 9
  Directory-1 -> L1Cache-7 net_lat: 9
  Directory-1 -> Directory-0 net_lat: 7
  Directory-1 -> Directory-2 net_lat: 7
  Directory-1 -> Directory-3 net_lat: 7

Directory-2 Network Latencies
  Directory-2 -> L1TCache-0 net_lat: 16
  Directory-2 -> L1TCache-1 net_lat: 16
  Directory-2 -> L1TCache-2 net_lat: 16
  Directory-2 -> L1TCache-3 net_lat: 16
  Directory-2 -> L1TCache-4 net_lat: 16
  Directory-2 -> L1TCache-5 net_lat: 16
  Directory-2 -> L1TCache-6 net_lat: 16
  Directory-2 -> L1TCache-7 net_lat: 16
  Directory-2 -> L2TCache-0 net_lat: 16
  Directory-2 -> L2TCache-1 net_lat: 16
  Directory-2 -> L2TCache-2 net_lat: 16
  Directory-2 -> L2TCache-3 net_lat: 16
  Directory-2 -> L2Cache-0 net_lat: 9
  Directory-2 -> L2Cache-1 net_lat: 9
  Directory-2 -> L2Cache-2 net_lat: 5
  Directory-2 -> L2Cache-3 net_lat: 9
  Directory-2 -> L1Cache-0 net_lat: 9
  Directory-2 -> L1Cache-1 net_lat: 7
  Directory-2 -> L1Cache-2 net_lat: 5
  Directory-2 -> L1Cache-3 net_lat: 9
  Directory-2 -> L1Cache-4 net_lat: 9
  Directory-2 -> L1Cache-5 net_lat: 9
  Directory-2 -> L1Cache-6 net_lat: 5
  Directory-2 -> L1Cache-7 net_lat: 9
  Directory-2 -> Directory-0 net_lat: 7
  Directory-2 -> Directory-1 net_lat: 7
  Directory-2 -> Directory-3 net_lat: 7

Directory-3 Network Latencies
  Directory-3 -> L1TCache-0 net_lat: 16
  Directory-3 -> L1TCache-1 net_lat: 16
  Directory-3 -> L1TCache-2 net_lat: 16
  Directory-3 -> L1TCache-3 net_lat: 16
  Directory-3 -> L1TCache-4 net_lat: 16
  Directory-3 -> L1TCache-5 net_lat: 16
  Directory-3 -> L1TCache-6 net_lat: 16
  Directory-3 -> L1TCache-7 net_lat: 16
  Directory-3 -> L2TCache-0 net_lat: 16
  Directory-3 -> L2TCache-1 net_lat: 16
  Directory-3 -> L2TCache-2 net_lat: 16
  Directory-3 -> L2TCache-3 net_lat: 16
  Directory-3 -> L2Cache-0 net_lat: 9
  Directory-3 -> L2Cache-1 net_lat: 9
  Directory-3 -> L2Cache-2 net_lat: 9
  Directory-3 -> L2Cache-3 net_lat: 5
  Directory-3 -> L1Cache-0 net_lat: 9
  Directory-3 -> L1Cache-1 net_lat: 7
  Directory-3 -> L1Cache-2 net_lat: 9
  Directory-3 -> L1Cache-3 net_lat: 5
  Directory-3 -> L1Cache-4 net_lat: 9
  Directory-3 -> L1Cache-5 net_lat: 9
  Directory-3 -> L1Cache-6 net_lat: 9
  Directory-3 -> L1Cache-7 net_lat: 5
  Directory-3 -> Directory-0 net_lat: 7
  Directory-3 -> Directory-1 net_lat: 7
  Directory-3 -> Directory-2 net_lat: 7

--- End Topology Print ---
O3sim_ruby_multiplier: 1


Profiler Configuration
----------------------
periodic_stats_period: 1000000
LifetimeTrace Configuration
----------------------
----------------------

================ End System Configuration Print ================

Testing clear stats...Done.
src/macsim.cc:315: (I=0  C=0):  initialize cores (1/7/0)
src/macsim.cc:637: (I=0  C=0):  Clock LCM           : 2
src/macsim.cc:638: (I=0  C=0):  CPU clock frequency : 2 GHz 1
src/macsim.cc:639: (I=0  C=0):  GPU clock frequency : 2 GHz 1
src/macsim.cc:640: (I=0  C=0):  L3  clock frequency : 2 GHz 1
src/macsim.cc:641: (I=0  C=0):  NOC clock frequency : 2 GHz 1
src/macsim.cc:642: (I=0  C=0):  MC  clock frequency : 2 GHz 1
src/macsim.cc:643: (I=0  C=0):  ACC  clock frequency : 2 GHz 1
src/process_manager.cc:434: (I=0  C=0):  setup_process:0 ../../../../Traces/small/b1/adpcm/trace.txt current_index:0 (1)
src/process_manager.cc:496: (I=0  C=0):  thread_count:8
src/trace_read.cc:1435: (I=0  C=2):  Core 0 got acc_segment_delim marker switching to : 2
src/core.cc:490: (I=0  C=2):  CPU Core Halt
src/trace_read.cc:1447: (I=0  C=2):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=0  C=29952):  DMA Done Activating 2
src/core.cc:424: (I=0  C=29952):  DMA halted after 29950 cycles
src/trace_read.cc:1447: (I=0  C=837320):  Core 2 got acc_window_delim marker
src/core.cc:449: (I=0  C=838924):  ACC 2 halted after 808972 cycles
src/trace_read.cc:1447: (I=0  C=838925):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=0  C=868054):  DMA Done Activating 2
src/core.cc:424: (I=0  C=868054):  DMA halted after 29130 cycles
src/trace_read.cc:1447: (I=0  C=1705998):  Core 2 got acc_window_delim marker
src/core.cc:449: (I=0  C=1707873):  ACC 2 halted after 839820 cycles
src/trace_read.cc:1447: (I=0  C=1707874):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=0  C=1736807):  DMA Done Activating 2
src/core.cc:424: (I=0  C=1736807):  DMA halted after 28934 cycles
src/trace_read.cc:1447: (I=0  C=2587060):  Core 2 got acc_window_delim marker
src/core.cc:449: (I=0  C=2589333):  ACC 2 halted after 852527 cycles
src/trace_read.cc:1447: (I=0  C=2589334):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=0  C=2618309):  DMA Done Activating 2
src/core.cc:424: (I=0  C=2618309):  DMA halted after 28976 cycles
src/trace_read.cc:1447: (I=0  C=3463139):  Core 2 got acc_window_delim marker
src/core.cc:449: (I=0  C=3464841):  ACC 2 halted after 846533 cycles
src/trace_read.cc:1447: (I=0  C=3464842):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=0  C=3494136):  DMA Done Activating 2
src/core.cc:424: (I=0  C=3494136):  DMA halted after 29295 cycles
src/trace_read.cc:1447: (I=0  C=4341386):  Core 2 got acc_window_delim marker
src/core.cc:449: (I=0  C=4343101):  ACC 2 halted after 848966 cycles
src/trace_read.cc:1447: (I=0  C=4343102):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=0  C=4372256):  DMA Done Activating 2
src/core.cc:424: (I=0  C=4372256):  DMA halted after 29155 cycles
src/trace_read.cc:1447: (I=0  C=5217589):  Core 2 got acc_window_delim marker
src/core.cc:449: (I=0  C=5219512):  ACC 2 halted after 847257 cycles
src/trace_read.cc:1447: (I=0  C=5219513):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=0  C=5248039):  DMA Done Activating 2
src/core.cc:424: (I=0  C=5248039):  DMA halted after 28527 cycles
src/trace_read.cc:1447: (I=0  C=6091836):  Core 2 got acc_window_delim marker
src/core.cc:449: (I=0  C=6093712):  ACC 2 halted after 845674 cycles
src/trace_read.cc:1447: (I=0  C=6093713):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=0  C=6104751):  DMA Done Activating 2
src/core.cc:424: (I=0  C=6104751):  DMA halted after 11039 cycles
src/trace_read.cc:1435: (I=0  C=6405939):  Core 2 got acc_segment_delim marker switching to : 0
src/core.cc:449: (I=0  C=6407228):  ACC 2 halted after 302478 cycles
src/trace_read.cc:1447: (I=0  C=6407229):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=0  C=6407427):  DMA Done Activating 0
src/core.cc:424: (I=0  C=6407427):  DMA halted after 199 cycles
src/trace_read.cc:1435: (I=56369  C=6582482):  Core 0 got acc_segment_delim marker switching to : 3
src/core.cc:490: (I=56369  C=6582482):  CPU Core Halt
src/trace_read.cc:1447: (I=56369  C=6582482):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=56369  C=6585548):  DMA Done Activating 3
src/core.cc:424: (I=56369  C=6585548):  DMA halted after 3067 cycles
src/trace_read.cc:1447: (I=56369  C=6804828):  Core 3 got acc_window_delim marker
src/core.cc:449: (I=56369  C=6805174):  ACC 3 halted after 219626 cycles
src/trace_read.cc:1447: (I=56369  C=6805175):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=56369  C=6808256):  DMA Done Activating 3
src/core.cc:424: (I=56369  C=6808256):  DMA halted after 3082 cycles
src/trace_read.cc:1447: (I=56369  C=6968352):  Core 3 got acc_window_delim marker
src/core.cc:449: (I=56369  C=6968704):  ACC 3 halted after 160449 cycles
src/trace_read.cc:1447: (I=56369  C=6968705):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=56369  C=6971174):  DMA Done Activating 3
src/core.cc:424: (I=56369  C=6971174):  DMA halted after 2470 cycles
src/trace_read.cc:1447: (I=56369  C=7132431):  Core 3 got acc_window_delim marker
src/core.cc:449: (I=56369  C=7132865):  ACC 3 halted after 161692 cycles
src/trace_read.cc:1447: (I=56369  C=7132866):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=56369  C=7135401):  DMA Done Activating 3
src/core.cc:424: (I=56369  C=7135401):  DMA halted after 2536 cycles
src/trace_read.cc:1447: (I=56369  C=7295064):  Core 3 got acc_window_delim marker
src/core.cc:449: (I=56369  C=7295586):  ACC 3 halted after 160186 cycles
src/trace_read.cc:1447: (I=56369  C=7295587):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=56369  C=7298046):  DMA Done Activating 3
src/core.cc:424: (I=56369  C=7298046):  DMA halted after 2460 cycles
src/trace_read.cc:1447: (I=56369  C=7460812):  Core 3 got acc_window_delim marker
src/core.cc:449: (I=56369  C=7461129):  ACC 3 halted after 163084 cycles
src/trace_read.cc:1447: (I=56369  C=7461130):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=56369  C=7463614):  DMA Done Activating 3
src/core.cc:424: (I=56369  C=7463614):  DMA halted after 2485 cycles
src/trace_read.cc:1447: (I=56369  C=7624843):  Core 3 got acc_window_delim marker
src/core.cc:449: (I=56369  C=7625222):  ACC 3 halted after 161609 cycles
src/trace_read.cc:1447: (I=56369  C=7625223):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=56369  C=7627714):  DMA Done Activating 3
src/core.cc:424: (I=56369  C=7627714):  DMA halted after 2492 cycles
src/trace_read.cc:1447: (I=56369  C=7788734):  Core 3 got acc_window_delim marker
src/core.cc:449: (I=56369  C=7789173):  ACC 3 halted after 161460 cycles
src/trace_read.cc:1447: (I=56369  C=7789174):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=56369  C=7790521):  DMA Done Activating 3
src/core.cc:424: (I=56369  C=7790521):  DMA halted after 1348 cycles
src/trace_read.cc:1435: (I=56369  C=7842565):  Core 3 got acc_segment_delim marker switching to : 0
src/core.cc:449: (I=56369  C=7842908):  ACC 3 halted after 52388 cycles
src/trace_read.cc:1447: (I=56369  C=7842909):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=56369  C=7843252):  DMA Done Activating 0
src/core.cc:424: (I=56369  C=7843252):  DMA halted after 344 cycles
src/trace_read.cc:1435: (I=56372  C=7843258):  Core 0 got acc_segment_delim marker switching to : 2
src/core.cc:490: (I=56395  C=7843421):  CPU Core Halt
src/trace_read.cc:1447: (I=56395  C=7843421):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=56395  C=7844454):  DMA Done Activating 2
src/core.cc:424: (I=56395  C=7844454):  DMA halted after 1034 cycles
src/trace_read.cc:1447: (I=56395  C=8177872):  Core 2 got acc_window_delim marker
src/core.cc:449: (I=56395  C=8178576):  ACC 2 halted after 334123 cycles
src/trace_read.cc:1447: (I=56395  C=8178577):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=56395  C=8179246):  DMA Done Activating 2
src/core.cc:424: (I=56395  C=8179246):  DMA halted after 670 cycles
** Heartbeat for core[2]:        insts:1000000     cycles:8218273     seconds:132   -- 0.12 IPC (0.12 IPC) -- 0.00 KIPS (7.58 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:1000000     cycles:8218273     seconds:132   -- 0.12 IPC (0.12 IPC) -- 0.00 KIPS (7.58 KIPS)
src/trace_read.cc:1447: (I=56395  C=8531070):  Core 2 got acc_window_delim marker
src/core.cc:449: (I=56395  C=8531719):  ACC 2 halted after 352474 cycles
src/trace_read.cc:1447: (I=56395  C=8531720):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=56395  C=8532320):  DMA Done Activating 2
src/core.cc:424: (I=56395  C=8532320):  DMA halted after 601 cycles
src/trace_read.cc:1447: (I=56395  C=8883766):  Core 2 got acc_window_delim marker
src/core.cc:449: (I=56395  C=8884358):  ACC 2 halted after 352039 cycles
src/trace_read.cc:1447: (I=56395  C=8884359):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=56395  C=8884959):  DMA Done Activating 2
src/core.cc:424: (I=56395  C=8884959):  DMA halted after 601 cycles
src/trace_read.cc:1447: (I=56395  C=9234485):  Core 2 got acc_window_delim marker
src/core.cc:449: (I=56395  C=9235070):  ACC 2 halted after 350112 cycles
src/trace_read.cc:1447: (I=56395  C=9235071):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=56395  C=9235673):  DMA Done Activating 2
src/core.cc:424: (I=56395  C=9235673):  DMA halted after 603 cycles
src/trace_read.cc:1447: (I=56395  C=9586211):  Core 2 got acc_window_delim marker
src/core.cc:449: (I=56395  C=9586966):  ACC 2 halted after 351294 cycles
src/trace_read.cc:1447: (I=56395  C=9586967):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=56395  C=9587567):  DMA Done Activating 2
src/core.cc:424: (I=56395  C=9587567):  DMA halted after 601 cycles
src/trace_read.cc:1447: (I=56395  C=9937729):  Core 2 got acc_window_delim marker
src/core.cc:449: (I=56395  C=9938344):  ACC 2 halted after 350778 cycles
src/trace_read.cc:1447: (I=56395  C=9938345):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=56395  C=9938945):  DMA Done Activating 2
src/core.cc:424: (I=56395  C=9938945):  DMA halted after 601 cycles
src/trace_read.cc:1447: (I=56395  C=10290527):  Core 2 got acc_window_delim marker
src/core.cc:449: (I=56395  C=10291143):  ACC 2 halted after 352199 cycles
src/trace_read.cc:1447: (I=56395  C=10291144):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=56395  C=10291446):  DMA Done Activating 2
src/core.cc:424: (I=56395  C=10291446):  DMA halted after 303 cycles
src/trace_read.cc:1435: (I=56395  C=10425492):  Core 2 got acc_segment_delim marker switching to : 0
src/core.cc:449: (I=56395  C=10425985):  ACC 2 halted after 134540 cycles
src/trace_read.cc:1447: (I=56395  C=10425986):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=56395  C=10426070):  DMA Done Activating 0
src/core.cc:424: (I=56395  C=10426070):  DMA halted after 85 cycles
src/trace_read.cc:1435: (I=112750  C=10600842):  Core 0 got acc_segment_delim marker switching to : 3
src/core.cc:490: (I=112750  C=10600842):  CPU Core Halt
src/trace_read.cc:1447: (I=112750  C=10600842):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=112750  C=10603512):  DMA Done Activating 3
src/core.cc:424: (I=112750  C=10603512):  DMA halted after 2671 cycles
src/trace_read.cc:1447: (I=112750  C=11104459):  Core 3 got acc_window_delim marker
src/core.cc:449: (I=112750  C=11106079):  ACC 3 halted after 502568 cycles
src/trace_read.cc:1447: (I=112750  C=11106080):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=112750  C=11109276):  DMA Done Activating 3
src/core.cc:424: (I=112750  C=11109276):  DMA halted after 3197 cycles
src/trace_read.cc:1447: (I=112750  C=11666671):  Core 3 got acc_window_delim marker
src/core.cc:449: (I=112750  C=11668115):  ACC 3 halted after 558840 cycles
src/trace_read.cc:1447: (I=112750  C=11668116):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=112750  C=11671685):  DMA Done Activating 3
src/core.cc:424: (I=112750  C=11671685):  DMA halted after 3570 cycles
src/trace_read.cc:1447: (I=112750  C=12237110):  Core 3 got acc_window_delim marker
src/core.cc:449: (I=112750  C=12238935):  ACC 3 halted after 567251 cycles
src/trace_read.cc:1447: (I=112750  C=12238936):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=112750  C=12242583):  DMA Done Activating 3
src/core.cc:424: (I=112750  C=12242583):  DMA halted after 3648 cycles
** Heartbeat for core[3]:        insts:1000000     cycles:12229570    seconds:199   -- 0.08 IPC (0.08 IPC) -- 0.00 KIPS (5.03 KIPS)
** Heartbeat for core[3]:  Thread:0      insts:1000000     cycles:12229570    seconds:199   -- 0.08 IPC (0.08 IPC) -- 0.00 KIPS (5.03 KIPS)
src/trace_read.cc:1447: (I=112750  C=12802822):  Core 3 got acc_window_delim marker
src/core.cc:449: (I=112750  C=12804481):  ACC 3 halted after 561899 cycles
src/trace_read.cc:1447: (I=112750  C=12804482):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=112750  C=12808004):  DMA Done Activating 3
src/core.cc:424: (I=112750  C=12808004):  DMA halted after 3523 cycles
src/trace_read.cc:1447: (I=112750  C=13372699):  Core 3 got acc_window_delim marker
src/core.cc:449: (I=112750  C=13374224):  ACC 3 halted after 566221 cycles
src/trace_read.cc:1447: (I=112750  C=13374225):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=112750  C=13377877):  DMA Done Activating 3
src/core.cc:424: (I=112750  C=13377877):  DMA halted after 3653 cycles
src/trace_read.cc:1447: (I=112750  C=13943768):  Core 3 got acc_window_delim marker
src/core.cc:449: (I=112750  C=13945271):  ACC 3 halted after 567395 cycles
src/trace_read.cc:1447: (I=112750  C=13945272):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=112750  C=13948761):  DMA Done Activating 3
src/core.cc:424: (I=112750  C=13948761):  DMA halted after 3490 cycles
src/trace_read.cc:1447: (I=112750  C=14515332):  Core 3 got acc_window_delim marker
src/core.cc:449: (I=112750  C=14517080):  ACC 3 halted after 568320 cycles
src/trace_read.cc:1447: (I=112750  C=14517081):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=112750  C=14519127):  DMA Done Activating 3
src/core.cc:424: (I=112750  C=14519127):  DMA halted after 2047 cycles
src/trace_read.cc:1435: (I=112750  C=14700357):  Core 3 got acc_segment_delim marker switching to : 0
src/core.cc:449: (I=112750  C=14702008):  ACC 3 halted after 182882 cycles
src/trace_read.cc:1447: (I=112750  C=14702009):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=112750  C=14702402):  DMA Done Activating 0
src/core.cc:424: (I=112750  C=14702402):  DMA halted after 394 cycles
src/trace_read.cc:1435: (I=112753  C=14702408):  Core 0 got acc_segment_delim marker switching to : 2
src/core.cc:490: (I=112775  C=14702570):  CPU Core Halt
src/trace_read.cc:1447: (I=112775  C=14702570):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=112775  C=14704689):  DMA Done Activating 2
src/core.cc:424: (I=112775  C=14704689):  DMA halted after 2120 cycles
src/trace_read.cc:1447: (I=112775  C=15037402):  Core 2 got acc_window_delim marker
src/core.cc:449: (I=112775  C=15037960):  ACC 2 halted after 333272 cycles
src/trace_read.cc:1447: (I=112775  C=15037961):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=112775  C=15038632):  DMA Done Activating 2
src/core.cc:424: (I=112775  C=15038632):  DMA halted after 672 cycles
src/trace_read.cc:1447: (I=112775  C=15391530):  Core 2 got acc_window_delim marker
src/core.cc:449: (I=112775  C=15392262):  ACC 2 halted after 353631 cycles
src/trace_read.cc:1447: (I=112775  C=15392263):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=112775  C=15392956):  DMA Done Activating 2
src/core.cc:424: (I=112775  C=15392956):  DMA halted after 694 cycles
src/trace_read.cc:1447: (I=112775  C=15746541):  Core 2 got acc_window_delim marker
src/core.cc:449: (I=112775  C=15747187):  ACC 2 halted after 354232 cycles
src/trace_read.cc:1447: (I=112775  C=15747188):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=112775  C=15747884):  DMA Done Activating 2
src/core.cc:424: (I=112775  C=15747884):  DMA halted after 697 cycles
** Heartbeat for core[2]:        insts:2000000     cycles:15458498    seconds:253   -- 0.14 IPC (0.13 IPC) -- 8.26 KIPS (7.91 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:2000000     cycles:15458498    seconds:253   -- 0.14 IPC (0.13 IPC) -- 8.26 KIPS (7.91 KIPS)
src/trace_read.cc:1447: (I=112775  C=16102368):  Core 2 got acc_window_delim marker
src/core.cc:449: (I=112775  C=16103244):  ACC 2 halted after 355361 cycles
src/trace_read.cc:1447: (I=112775  C=16103245):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=112775  C=16103937):  DMA Done Activating 2
src/core.cc:424: (I=112775  C=16103937):  DMA halted after 693 cycles
src/trace_read.cc:1447: (I=112775  C=16455903):  Core 2 got acc_window_delim marker
src/core.cc:449: (I=112775  C=16456573):  ACC 2 halted after 352637 cycles
src/trace_read.cc:1447: (I=112775  C=16456574):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=112775  C=16457268):  DMA Done Activating 2
src/core.cc:424: (I=112775  C=16457268):  DMA halted after 695 cycles
src/trace_read.cc:1447: (I=112775  C=16804786):  Core 2 got acc_window_delim marker
src/core.cc:449: (I=112775  C=16805463):  ACC 2 halted after 348196 cycles
src/trace_read.cc:1447: (I=112775  C=16805464):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=112775  C=16806155):  DMA Done Activating 2
src/core.cc:424: (I=112775  C=16806155):  DMA halted after 692 cycles
src/trace_read.cc:1447: (I=112775  C=17156452):  Core 2 got acc_window_delim marker
src/core.cc:449: (I=112775  C=17157158):  ACC 2 halted after 351004 cycles
src/trace_read.cc:1447: (I=112775  C=17157159):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=112775  C=17157554):  DMA Done Activating 2
src/core.cc:424: (I=112775  C=17157554):  DMA halted after 396 cycles
src/trace_read.cc:1435: (I=112775  C=17293738):  Core 2 got acc_segment_delim marker switching to : 0
src/core.cc:449: (I=112775  C=17294332):  ACC 2 halted after 136779 cycles
src/trace_read.cc:1447: (I=112775  C=17294333):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=112775  C=17294500):  DMA Done Activating 0
src/core.cc:424: (I=112775  C=17294500):  DMA halted after 168 cycles
src/trace_read.cc:1435: (I=169128  C=17469246):  Core 0 got acc_segment_delim marker switching to : 3
src/core.cc:490: (I=169128  C=17469246):  CPU Core Halt
src/trace_read.cc:1447: (I=169128  C=17469246):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=169128  C=17471253):  DMA Done Activating 3
src/core.cc:424: (I=169128  C=17471253):  DMA halted after 2008 cycles
src/trace_read.cc:1447: (I=169128  C=17983680):  Core 3 got acc_window_delim marker
src/core.cc:449: (I=169128  C=17985366):  ACC 3 halted after 514114 cycles
src/trace_read.cc:1447: (I=169128  C=17985367):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=169128  C=17988643):  DMA Done Activating 3
src/core.cc:424: (I=169128  C=17988643):  DMA halted after 3277 cycles
src/trace_read.cc:1447: (I=169128  C=18555715):  Core 3 got acc_window_delim marker
src/core.cc:449: (I=169128  C=18557244):  ACC 3 halted after 568602 cycles
src/trace_read.cc:1447: (I=169128  C=18557245):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=169128  C=18560348):  DMA Done Activating 3
src/core.cc:424: (I=169128  C=18560348):  DMA halted after 3104 cycles
src/trace_read.cc:1447: (I=169128  C=19128018):  Core 3 got acc_window_delim marker
src/core.cc:449: (I=169128  C=19129777):  ACC 3 halted after 569430 cycles
src/trace_read.cc:1447: (I=169128  C=19129778):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=169128  C=19133421):  DMA Done Activating 3
src/core.cc:424: (I=169128  C=19133421):  DMA halted after 3644 cycles
src/trace_read.cc:1447: (I=169128  C=19692165):  Core 3 got acc_window_delim marker
src/core.cc:449: (I=169128  C=19693575):  ACC 3 halted after 560155 cycles
src/trace_read.cc:1447: (I=169128  C=19693576):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=169128  C=19696817):  DMA Done Activating 3
src/core.cc:424: (I=169128  C=19696817):  DMA halted after 3242 cycles
src/trace_read.cc:1447: (I=169128  C=20261239):  Core 3 got acc_window_delim marker
src/core.cc:449: (I=169128  C=20263047):  ACC 3 halted after 566231 cycles
src/trace_read.cc:1447: (I=169128  C=20263048):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=169128  C=20266128):  DMA Done Activating 3
src/core.cc:424: (I=169128  C=20266128):  DMA halted after 3081 cycles
src/trace_read.cc:1447: (I=169128  C=20832097):  Core 3 got acc_window_delim marker
src/core.cc:449: (I=169128  C=20833549):  ACC 3 halted after 567422 cycles
src/trace_read.cc:1447: (I=169128  C=20833550):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=169128  C=20837162):  DMA Done Activating 3
src/core.cc:424: (I=169128  C=20837162):  DMA halted after 3613 cycles
src/trace_read.cc:1447: (I=169128  C=21397783):  Core 3 got acc_window_delim marker
src/core.cc:449: (I=169128  C=21399261):  ACC 3 halted after 562100 cycles
src/trace_read.cc:1447: (I=169128  C=21399262):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=169128  C=21401152):  DMA Done Activating 3
src/core.cc:424: (I=169128  C=21401152):  DMA halted after 1891 cycles
** Heartbeat for core[3]:        insts:2000000     cycles:20915021    seconds:347   -- 0.12 IPC (0.10 IPC) -- 6.76 KIPS (5.76 KIPS)
** Heartbeat for core[3]:  Thread:0      insts:2000000     cycles:20915021    seconds:347   -- 0.12 IPC (0.10 IPC) -- 6.76 KIPS (5.76 KIPS)
src/trace_read.cc:1435: (I=169128  C=21574643):  Core 3 got acc_segment_delim marker switching to : 0
src/core.cc:449: (I=169128  C=21576206):  ACC 3 halted after 175055 cycles
src/trace_read.cc:1447: (I=169128  C=21576207):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=169128  C=21576591):  DMA Done Activating 0
src/core.cc:424: (I=169128  C=21576591):  DMA halted after 385 cycles
src/trace_read.cc:1435: (I=169130  C=21576597):  Core 0 got acc_segment_delim marker switching to : 2
src/core.cc:490: (I=169152  C=21577238):  CPU Core Halt
src/trace_read.cc:1447: (I=169152  C=21577238):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=169152  C=21579341):  DMA Done Activating 2
src/core.cc:424: (I=169152  C=21579341):  DMA halted after 2104 cycles
src/trace_read.cc:1447: (I=169152  C=21904797):  Core 2 got acc_window_delim marker
src/core.cc:449: (I=169152  C=21905441):  ACC 2 halted after 326101 cycles
src/trace_read.cc:1447: (I=169152  C=21905442):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=169152  C=21906120):  DMA Done Activating 2
src/core.cc:424: (I=169152  C=21906120):  DMA halted after 679 cycles
src/trace_read.cc:1447: (I=169152  C=22250088):  Core 2 got acc_window_delim marker
src/core.cc:449: (I=169152  C=22250877):  ACC 2 halted after 344758 cycles
src/trace_read.cc:1447: (I=169152  C=22250878):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=169152  C=22251549):  DMA Done Activating 2
src/core.cc:424: (I=169152  C=22251549):  DMA halted after 672 cycles
src/trace_read.cc:1447: (I=169152  C=22595349):  Core 2 got acc_window_delim marker
src/core.cc:449: (I=169152  C=22596109):  ACC 2 halted after 344561 cycles
src/trace_read.cc:1447: (I=169152  C=22596110):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=169152  C=22596804):  DMA Done Activating 2
src/core.cc:424: (I=169152  C=22596804):  DMA halted after 695 cycles
src/trace_read.cc:1447: (I=169152  C=22945890):  Core 2 got acc_window_delim marker
src/core.cc:449: (I=169152  C=22946504):  ACC 2 halted after 349701 cycles
src/trace_read.cc:1447: (I=169152  C=22946505):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=169152  C=22947199):  DMA Done Activating 2
src/core.cc:424: (I=169152  C=22947199):  DMA halted after 695 cycles
** Heartbeat for core[2]:        insts:3000000     cycles:22694581    seconds:374   -- 0.14 IPC (0.13 IPC) -- 8.26 KIPS (8.02 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:3000000     cycles:22694581    seconds:374   -- 0.14 IPC (0.13 IPC) -- 8.26 KIPS (8.02 KIPS)
src/trace_read.cc:1447: (I=169152  C=23291297):  Core 2 got acc_window_delim marker
src/core.cc:449: (I=169152  C=23292053):  ACC 2 halted after 344855 cycles
src/trace_read.cc:1447: (I=169152  C=23292054):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=169152  C=23292726):  DMA Done Activating 2
src/core.cc:424: (I=169152  C=23292726):  DMA halted after 673 cycles
src/trace_read.cc:1447: (I=169152  C=23639098):  Core 2 got acc_window_delim marker
src/core.cc:449: (I=169152  C=23640060):  ACC 2 halted after 347335 cycles
src/trace_read.cc:1447: (I=169152  C=23640061):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=169152  C=23640760):  DMA Done Activating 2
src/core.cc:424: (I=169152  C=23640760):  DMA halted after 700 cycles
src/trace_read.cc:1447: (I=169152  C=23977909):  Core 2 got acc_window_delim marker
src/core.cc:449: (I=169152  C=23978782):  ACC 2 halted after 338023 cycles
src/trace_read.cc:1447: (I=169152  C=23978783):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=169152  C=23979223):  DMA Done Activating 2
src/core.cc:424: (I=169152  C=23979223):  DMA halted after 441 cycles
src/trace_read.cc:1435: (I=169152  C=24157344):  Core 2 got acc_segment_delim marker switching to : 0
src/core.cc:449: (I=169152  C=24157895):  ACC 2 halted after 178673 cycles
src/trace_read.cc:1447: (I=169152  C=24157896):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=169152  C=24158082):  DMA Done Activating 0
src/core.cc:424: (I=169152  C=24158082):  DMA halted after 187 cycles
src/trace_read.cc:1435: (I=225505  C=24332825):  Core 0 got acc_segment_delim marker switching to : 3
src/core.cc:490: (I=225505  C=24332825):  CPU Core Halt
src/trace_read.cc:1447: (I=225505  C=24332825):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=225505  C=24334659):  DMA Done Activating 3
src/core.cc:424: (I=225505  C=24334659):  DMA halted after 1835 cycles
src/trace_read.cc:1447: (I=225505  C=24847366):  Core 3 got acc_window_delim marker
src/core.cc:449: (I=225505  C=24849269):  ACC 3 halted after 514611 cycles
src/trace_read.cc:1447: (I=225505  C=24849270):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=225505  C=24852879):  DMA Done Activating 3
src/core.cc:424: (I=225505  C=24852879):  DMA halted after 3610 cycles
src/trace_read.cc:1447: (I=225505  C=25409982):  Core 3 got acc_window_delim marker
src/core.cc:449: (I=225505  C=25411351):  ACC 3 halted after 558473 cycles
src/trace_read.cc:1447: (I=225505  C=25411352):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=225505  C=25414561):  DMA Done Activating 3
src/core.cc:424: (I=225505  C=25414561):  DMA halted after 3210 cycles
src/trace_read.cc:1447: (I=225505  C=25973148):  Core 3 got acc_window_delim marker
src/core.cc:449: (I=225505  C=25974981):  ACC 3 halted after 560421 cycles
src/trace_read.cc:1447: (I=225505  C=25974982):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=225505  C=25978666):  DMA Done Activating 3
src/core.cc:424: (I=225505  C=25978666):  DMA halted after 3685 cycles
src/trace_read.cc:1447: (I=225505  C=26539781):  Core 3 got acc_window_delim marker
src/core.cc:449: (I=225505  C=26541616):  ACC 3 halted after 562951 cycles
src/trace_read.cc:1447: (I=225505  C=26541617):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=225505  C=26545100):  DMA Done Activating 3
src/core.cc:424: (I=225505  C=26545100):  DMA halted after 3484 cycles
src/trace_read.cc:1447: (I=225505  C=27104121):  Core 3 got acc_window_delim marker
src/core.cc:449: (I=225505  C=27105818):  ACC 3 halted after 560719 cycles
src/trace_read.cc:1447: (I=225505  C=27105819):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=225505  C=27109048):  DMA Done Activating 3
src/core.cc:424: (I=225505  C=27109048):  DMA halted after 3230 cycles
src/trace_read.cc:1447: (I=225505  C=27671994):  Core 3 got acc_window_delim marker
src/core.cc:449: (I=225505  C=27673721):  ACC 3 halted after 564674 cycles
src/trace_read.cc:1447: (I=225505  C=27673722):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=225505  C=27677040):  DMA Done Activating 3
src/core.cc:424: (I=225505  C=27677040):  DMA halted after 3319 cycles
src/trace_read.cc:1447: (I=225505  C=28234771):  Core 3 got acc_window_delim marker
src/core.cc:449: (I=225505  C=28236567):  ACC 3 halted after 559528 cycles
src/trace_read.cc:1447: (I=225505  C=28236568):  Core 1 got acc_window_delim marker
src/core.cc:420: (I=225505  C=28239143):  DMA Done Activating 3
src/core.cc:424: (I=225505  C=28239143):  DMA halted after 2576 cycles
src/trace_read.cc:1435: (I=225505  C=28441236):  Core 3 got acc_segment_delim marker switching to : 0
src/core.cc:449: (I=225505  C=28442458):  ACC 3 halted after 203316 cycles
src/trace_read.cc:1447: (I=225505  C=28442459):  Core 1 got acc_window_delim marker
**Core 1 Thread 0 Finished:   insts:7659        cycles:27742595    seconds:463   -- 0.00 IPC (0.00 IPC) --  N/A  KHz (0.02 KHz) 
src/core.cc:420: (I=225505  C=28442889):  DMA Done Activating 0
src/core.cc:424: (I=225505  C=28442889):  DMA halted after 431 cycles
**Core 1 Core_Total  Finished:   insts:7659        cycles:27742595    seconds:463   -- 0.00 IPC (0.00 IPC) --  N/A  KHz (0.02 KHz)
**Core 0 Thread 0 Finished:   insts:225516      cycles:28443568    seconds:463   -- 0.01 IPC (0.01 IPC) --  N/A  KHz (0.49 KHz) 
**Core 0 Core_Total  Finished:   insts:225516      cycles:28443568    seconds:463   -- 0.01 IPC (0.01 IPC) --  N/A  KHz (0.49 KHz)
Deleting system...
Deleting system done
Deleting event queue...
Deleting event queue done
src/macsim.cc:495: (I=225516  C=28443569):  finalize simulation
src/macsim.cc:501: (I=225516  C=28443569):  elapsed time:467.7 seconds
