================================================================================ 
Commit: f59896b0c6e15ba3f9277fd9bc72eab507fcd0b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:23:16 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Tue Jan 29 13:06:29 2019 -0800
Original commit date: Tue Jan 29 13:06:29 2019 -0800
Original commit hash: 4d660ac4c34622a1a029b6ac11642ae9522721e5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 2e0993bb2e7fa16a632cc863ef7418144fa156cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:23:15 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Tue Jan 29 12:55:09 2019 -0800
Original commit date: Tue Jan 29 12:55:09 2019 -0800
Original commit hash: 688ee40e1bf0f7664e0b807d0f00e8ea9634a9ee

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FspsUpd.h

================================================================================ 
Commit: 921a314bb35fff51efcafd63276249d88bc5a9b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:23:13 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL-U][ICL-Y][ICL-SDS] DPTF is not enabled by default in the BIOS

For ICL-U and ICL-Y, DPTF should be Enabled by default, with it disabled, DPTF cannot function.

Hsd-es-id: 1408577668
Original commit date: Tue Jan 29 10:44:44 2019 -0800
Change-Id: I05f6c0b7b327c61d17a34dc367c3dce72267d204
Original commit hash: 89715c1eeccd2e267ae532739048a3c1fa7a82a9

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
IceLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: bdd9317e1d56d2761f2afcba2f6a053173f0fcf5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:23:11 2019 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Jan 29 19:49:56 2019 +0000
Original commit date: Tue Jan 29 19:49:56 2019 +0000
Original commit hash: 48ff013bf7cc200a3c3847f55b249eb43cd15298

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e690a95b788867d5363ee85aeeabf369c7416cd2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:23:10 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL MRC] RMT - ReadTiming results need to be divided by 2 in Gear2

RdT results in RMT need to be divided by 2 if Gear2 is enabled

Original commit date: Mon Jan 21 12:01:52 2019 +0200
Change-Id: I95c5209bdb757386e457a3f81504d3604367db84
Original commit hash: d1e63a8f58cbd11da6ebc64328dacd7675b53af8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 718abf2f479ab2dc1a40abca21aeee0f3e7090ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:23:08 2019 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Jan 29 19:28:31 2019 +0000
Original commit date: Tue Jan 29 19:28:31 2019 +0000
Original commit hash: 156ab55340118c64e601492569cdd4572f680a71

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9947a0adb2fb924b09713cf9703a4e7cb073d112 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:23:07 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL MRC] Enable Read Amplifier Power - fixes

change centering from 2d to 1d t/v due to time of runing

Original commit date: Tue Jan 29 13:50:57 2019 +0200
Change-Id: I849da03c472c0274d02dc457e040440b46781ccb
Original commit hash: e73af772fa0011a03843a158080edf264bfc7a0a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 63b4955de12efe3d30a22734cea8e21278f9f89d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:23:06 2019 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Jan 29 19:19:57 2019 +0000
Original commit date: Tue Jan 29 19:19:57 2019 +0000
Original commit hash: 194f3762e1a67520de5e62d1a33639aea46b56e3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fe5603e9360624d0d79598d0b3a1bcd54ec92a9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:23:04 2019 -0800 
-------------------------------------------------------------------------------- 
Integrate ICL Dx Patch 0xC

Update ICL Dx with Patch 0xC

Hsd-es-id: <HSD-ES Number>
Original commit date: Tue Jan 29 10:24:52 2019 -0800
Change-Id: Ia785d40045e443f8c966d95ea254fcec91927a83
Original commit hash: 9136cfafb304a4f6fa2c3f10ce492f26699a10ac

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/OpenBoardPkg.fdf
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: e9d57430051b31a028783090c0884591461b235f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:23:02 2019 -0800 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg/Setup: ICL-U Added fix for VR TDC is disabled even when TDC current limit overrides are applied

Added variables in TDC configuration fields to reflect the appropriate status in UI  .

Original commit date: Fri Jan 18 11:36:35 2019 -0800
Change-Id: I8ca382c2eb0c434f502c04eb2098b7f14e17d4e3
Original commit hash: 9dd43ff7ba44518798af0eb561bbd6d27a46c309

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: 509f1dedc86da3b34c0539ed2855db9be1fb16a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:22:59 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL MRC][Increase default SAGV High point from 2133 to 2400]

Increase default SAGV High point from 2133/Gear1 to 2400/Gear1, for both LP4/DDR4.

Original commit date: Mon Jan 28 15:23:10 2019 -0800
Change-Id: I19957fe5b886dd3165ab77b90e5aa2c869b637a4
Original commit hash: f7874f86ccf1ab1cbd0738a0e294f3be16035cf8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: c2104e6e85644935d5c01eaf621ea7d6f1ad4541 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:22:58 2019 -0800 
-------------------------------------------------------------------------------- 
Revert "VMX detecting code behavior in case of SkipMpinit"

This reverts commit 95ac86739b1f6b18ba7f29c5a2ac8f471495716b.
ICL is in beta and will submit changes later.

Original commit date: Mon Jan 28 22:35:31 2019 -0700
Change-Id: I546a5b294eb8c4f55377a1eecc884097b677ff97
Original commit hash: f3038853aa631716978e952004bf4d874256bc73

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/FspInit/Pei/FspInit.c
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
IceLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuConfig.h
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
IceLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/Features.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/MiscFunctions.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PeiCpuPowerMgmtLib.inf
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
IceLakeSiliconPkg/SiInit/Pei/SiInit.c

================================================================================ 
Commit: b41549d7b97b002f17e72a2a7998479c3f2391b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:22:54 2019 -0800 
-------------------------------------------------------------------------------- 
Proceed TCSS D3 cold exit in CS exit flow before display on

Bring system out of TC cold in deep standby exit method

Original commit date: Wed Jan 23 16:23:41 2019 +0800
Change-Id: I3ecf397066af0c58fce8471ce3052118479426c1
Original commit hash: ca852cdfbc5fc1096dcb51d7bdddae8ccb5c1bf9

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssSsdt.asl

================================================================================ 
Commit: 13a008ae20281a69cf3e6a228b3824cbbdcc9a8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:22:50 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Tue Jan 29 00:43:49 2019 -0800
Original commit date: Tue Jan 29 00:43:49 2019 -0800
Original commit hash: 173b1bf2a1e5a538f4f490795957cd0f49df7b3d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 7eb7f9c5eb331180fb68da462f3a862326ac6118 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:22:49 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Tue Jan 29 00:23:58 2019 -0800
Original commit date: Tue Jan 29 00:23:58 2019 -0800
Original commit hash: 663aa2f17171c7ade8927c7cb28fa0293f610426

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: f2e8523c62ef4b5f3ef724d8c25cebfe73cb9acf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:22:48 2019 -0800 
-------------------------------------------------------------------------------- 
Enable RTD3 Hot/cold setup option in BIOS by default for ICL U/Y/UN/YN - Take3

Enable TCSS D3 Hot/Cold for Bx stepping, keep it disabled for Dx stepping only.

Hsd-es-id: 1408834692
Original commit date: Tue Jan 29 11:47:08 2019 +0800
Change-Id: I8ee32f075357e562a2615d5870a9b17b4de9f1a1
Original commit hash: 3a4df4482cc1769bd3a1492fbcbeca8e7ad10643

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
IceLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: a78dce5ad6199379493bb0419e8f2c18f7aa6c0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:22:45 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Mon Jan 28 23:47:45 2019 -0800
Original commit date: Mon Jan 28 23:47:45 2019 -0800
Original commit hash: 3292228c5a7bb4a942faf9e9f59dcc1ee5e5d146

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FspsUpd.h

================================================================================ 
Commit: d6141bd7706359651c92e1f3974a94ae5ce406a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:22:42 2019 -0800 
-------------------------------------------------------------------------------- 
IceLakeSiliconPkg: Revert back to FSP API mode as default.

FSP Dispatch mode S4 cycling sporadically became cold boot and to unblock
milestone release reverted back to API mode.

Hsd-es-id: 1606913012
Original commit date: Tue Jan 29 09:17:42 2019 +0800
Change-Id: I0f3c5b09dbe12d02649addcb3d3cad39cafaa76b
Original commit hash: f85dbad5e24915dcf4ee1759e40372607bcf4ee1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/IceLakeSiliconPkgConfig.dsc

================================================================================ 
Commit: 7b0c24a02423df043c9e69232cc9f7b34378eed9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:22:40 2019 -0800 
-------------------------------------------------------------------------------- 
VMX detecting code behavior in case of SkipMpinit

SkipMpInit moved from post-mem to pre-mem.

Original commit date: Fri Jan 11 12:29:17 2019 +0530
Change-Id: I0e14c91bc34692501c277ca9d5b2d624e79fed74
Original commit hash: 95ac86739b1f6b18ba7f29c5a2ac8f471495716b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/FspInit/Pei/FspInit.c
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
IceLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuConfig.h
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
IceLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/Features.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/MiscFunctions.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PeiCpuPowerMgmtLib.inf
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
IceLakeSiliconPkg/SiInit/Pei/SiInit.c

================================================================================ 
Commit: e91a7e02062921835fba62de33b8d89fd8d075e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:22:36 2019 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Jan 29 02:53:17 2019 +0000
Original commit date: Tue Jan 29 02:53:17 2019 +0000
Original commit hash: ebe95b04a592050df1ceab44a493d67d73a7d2b5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1ae840ea9e742f4e0484e2e168da1828dd934fa4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:22:33 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL MRC] Enable Read Amplifier Power

Add new ICL implementation for Read Amplifier Power
Increase PcdFlashFvRecovery2Size due to TC failure in EDK II Xcode Release build

Original commit date: Wed Dec 12 16:33:32 2018 +0200
Change-Id: I58f3ec9fa0519aed3d6f9e8dbd8f34fcf54d07a8
Original commit hash: 8dd79cfa06835a16e5150aad81b85484bb39e80e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/FlashMap/SIZE_100_UEFI_BOOT.fdf
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: c54b159fb81f850fb9610aa09b23d4deefe1def7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:22:31 2019 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Jan 29 02:20:24 2019 +0000
Original commit date: Tue Jan 29 02:20:24 2019 +0000
Original commit hash: 2e20953c0d7e424520646a9aaef20cda2b266b6b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 010d2deb26a7df945ca016cb9492be52768964b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:22:30 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL MRC][Rx/TxRankMuxDelay needs to account for PI Offset]

Issue:
  RMT shows low RcvEna margins sporadically, in LP4-3733
Root cause:
  Calculation of RxRankMuxDelay / TxRankMuxDelay / TxDqsRankMuxDelay is using the PI delay registers only, ignoring the PI offset in DataOffsetTrain register.
Solution:
  Use the total PI value in RankMuxDelay calculations, which is a sum of Delay and Offset registers.
  Adjust RxRankMuxDelay formula for LPDDR4 Gear2.

Original commit date: Tue Jan 22 20:47:39 2019 -0800
Change-Id: I3359080f8051c56fd94e260d60401c17d0bb3c96
Original commit hash: bc7df4884030247acabcd25c1180c8b1fd7210f1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: 50078385bbfe886c2ab4879d2f977a2cfc30c329 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:22:10 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Jan 28 00:30:17 2019 -0800
Original commit date: Mon Jan 28 00:30:17 2019 -0800
Original commit hash: 97352a3490ce43d739b5da66f1a731f912e38177

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: f9fa6e06e955554e889ce9b7458e5783eb28bb4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:22:09 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Mon Jan 28 00:22:39 2019 -0800
Original commit date: Mon Jan 28 00:22:39 2019 -0800
Original commit hash: 8983253815178aa6275acae33f2cc65a80794a57

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 3ce5101c805f1b85b22730f320f57c7510b617bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:22:08 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit WeeklyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Jan 28 00:15:18 2019 -0800
Original commit date: Mon Jan 28 00:15:18 2019 -0800
Original commit hash: 06c1c0c032c4f510f00e10b936a74ec71222e38c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 1de6ceea15313126fdcf6a405d15da7fa084133c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:22:04 2019 -0800 
-------------------------------------------------------------------------------- 
BpCommonPkg/HddPassword: Zero password memory before free it.

For security reason, zero password memory before free it.

Hsd-es-id: <HSD-ES bug id>
Tracker-link: <224032>
Attestation-link: IP_Plan_On_Code_Center/UDK Releases Container.pdf
Original commit date: Fri Jan 18 11:44:03 2019 +0800
Change-Id: I9c5c64ce05fd6aae9809a5b7cf85a335375393e9
Original commit hash: 2671defaef01e4e63f5bb91c4e01af12b20eb948

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Universal/HddPassword/Dxe/HddPasswordDxe.c

================================================================================ 
Commit: aae67a5e503e68001dd9353eb6957f9ce56d43b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:21:56 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sun Jan 27 00:22:09 2019 -0800
Original commit date: Sun Jan 27 00:22:09 2019 -0800
Original commit hash: 60277a76f996c1c77d7f0bdb73cf35cf31c44f31

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 00a7f30c89cf32d8a0279aec15b92e82ca70c359 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:21:55 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Sun Jan 27 00:15:18 2019 -0800
Original commit date: Sun Jan 27 00:15:18 2019 -0800
Original commit hash: f73438cd7f4e942a026bf74356c07316c65206bf

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 9fa4917880336db2ab0a6eed51741c6fdd2b9d85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:21:54 2019 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Jan 26 19:03:38 2019 +0000
Original commit date: Sat Jan 26 19:03:38 2019 +0000
Original commit hash: 515c800ef3145b67dcfb8ca35dd201b40460c1d5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a5e9cd0fc837fe1c9c2ec56f534e067c7077dab2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:21:51 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sat Jan 26 00:10:27 2019 -0800
Original commit date: Sat Jan 26 00:10:27 2019 -0800
Original commit hash: e52976ea6098d7906959b61dc6b8f413c6450828

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 0cb02e5012054c0cf3db29a962a516048f020eab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:21:49 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL MRC][Increase DDR4 tRDRD_dr from 6 to 7 in Gear1]

Need to increase DDR4 tRDRD_dr from 6 to 7 in Gear1, otherwise seeing failures at 2400/G1.

Original commit date: Wed Jan 23 23:53:49 2019 -0800
Change-Id: Icec856810ffee8aa73cbc0c9b4c592c3a3ae4caf
Original commit hash: 3fc0499528dbaec1f8b4c1132a73eae4b8aff530

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: 1bbe9fc5e25cd68de8bf7f46ca2ffbabfbd9c9ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:21:48 2019 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Jan 26 01:07:05 2019 +0000
Original commit date: Sat Jan 26 01:07:05 2019 +0000
Original commit hash: 634b2106d19dd9dc84da602c5b393fa94bc4b0cb

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b7cf8d7610e263cb6e334638b3e3c324dd246efc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:21:47 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL MRC][DataControl2.ForceBiasOn is set on LPDDR4]

Issue:
  DataControl2.ForceBiasOn is set on LPDDR4, this causes extra power consumption.
Root cause:
  It is set at the end of JWL FlyBy for QCLK greater than 1333, which is supposed to be for DDR4 only, but it's set on LP4 as well.
Solution:
  Clear ForceBiasOn on LP4 at the end of JWL FlyBy step.

Original commit date: Wed Jan 23 23:23:28 2019 -0800
Change-Id: If366503f388b39f254d43d0dc1627b8747128877
Original commit hash: ba41574b3cca7e60c1a7d6e239d157d274291775

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 05eed4d1274f5b0994f428a87773bb324a046aed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:21:43 2019 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Jan 25 23:37:22 2019 +0000
Original commit date: Fri Jan 25 23:37:22 2019 +0000
Original commit hash: b493ddd25a2da847008c5be6435d6862b1de6563

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9572e7c8eefd6beeb27638a21c9fbf92ec2f3640 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:21:41 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL MRC][DIMM_L/S_SIZE needs to round up for non-power of two LP4 sizes]

Issue:
  Memory failure during OS load when using 6Gb LPDDR4 devices.
Root cause:
  MAD_DIMM_CHx.DIMM_L_SIZE is set to 6, while MC expects a power of two number here. Same for DIMM_S_SIZE.
Solution:
  Round up DIMM_L/S_SIZE value to the nearest power of two when such devices are used.

Original commit date: Wed Jan 23 12:53:52 2019 -0800
Change-Id: I316a243bb686f35fdf0bb529e73072fba0b96c00
Original commit hash: 6623105c2f352330d4e8d2d05388f9d9b24c825f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c

================================================================================ 
Commit: 89913947f43a7b4a4d06918b5443ad240a4eca96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:21:33 2019 -0800 
-------------------------------------------------------------------------------- 
IceLakeSiliconPkg: ICL U D0 [security] : System is not booting after Warm reset with  BIOS v3023.01 on ICL U D0 QDF : Q3GJ(Prod)

USB2 PHY DFT_1 register bit mapping update

Hsd-es-id: 1606911905
Original commit date: Tue Jan 22 09:49:06 2019 -0800
Change-Id: Ife79df7e7dcd62d06ff1b9ddf963e8006ed6fea5
Original commit hash: d939bc78b69207e9852ce52e0b01f53c68cbae45

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Include/Register/RegsUsb.h
IceLakeSiliconPkg/Library/Private/PeiUsbInitLib/XhciInit.c

================================================================================ 
Commit: 0556dadb1ef72edd2a08e9949c30746661c81f6f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:21:32 2019 -0800 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Tcg2Smm: Verify HLK test "TPM 2.0 - Supplemental test" with FTPM is failing

Resolution:
  No interrupt support without dTPM 2.0

Impacted Platform: ICL/TGL

Hsd-es-id: 1606889992
Original commit date: Wed Jan 9 13:41:25 2019 +0800
Change-Id: Ife55fd9f2ba1d9494f95eb49d6f246b7373fb85e
Original commit hash: 367f913c07eeb549c78d1448ee3af662119696de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Override/RoyalParkCommonOverride.md
ClientCommonPkg/Universal/Tcg/Tcg2Config/Tcg2Config.vfr
ClientCommonPkg/Universal/Tcg/Tcg2Config/Tcg2ConfigDriver.c
ClientCommonPkg/Universal/Tcg/Tcg2Config/Tcg2ConfigDxe.inf
ClientCommonPkg/Universal/Tcg/Tcg2Config/Tcg2ConfigDxe.uni
ClientCommonPkg/Universal/Tcg/Tcg2Config/Tcg2ConfigDxeExtra.uni
ClientCommonPkg/Universal/Tcg/Tcg2Config/Tcg2ConfigImpl.c
ClientCommonPkg/Universal/Tcg/Tcg2Config/Tcg2ConfigImpl.h
ClientCommonPkg/Universal/Tcg/Tcg2Config/Tcg2ConfigNvData.h
ClientCommonPkg/Universal/Tcg/Tcg2Config/Tcg2ConfigPei.inf
ClientCommonPkg/Universal/Tcg/Tcg2Config/Tcg2ConfigPei.uni
ClientCommonPkg/Universal/Tcg/Tcg2Config/Tcg2ConfigPeiExtra.uni
ClientCommonPkg/Universal/Tcg/Tcg2Config/Tcg2ConfigPeim.c
ClientCommonPkg/Universal/Tcg/Tcg2Config/Tcg2ConfigStrings.uni
ClientCommonPkg/Universal/Tcg/Tcg2Config/TpmDetection.c
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 55dd2d4098c0e1cad38e6978cc8bc41b5b2144d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:21:27 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Fri Jan 25 00:31:03 2019 -0800
Original commit date: Fri Jan 25 00:31:03 2019 -0800
Original commit hash: ca7090cf4bc9517510217604d756303df9191d91

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 7bb4d4cf1b2dfb37bce8969f9fd1031d24b58c7d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:21:25 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Fri Jan 25 00:12:19 2019 -0800
Original commit date: Fri Jan 25 00:12:19 2019 -0800
Original commit hash: 23c0eb22665526f73994b7825e03a66f479cbcd7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 4311a1f50db7aff77077474cc63096b84cd1f35b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:21:22 2019 -0800 
-------------------------------------------------------------------------------- 
ICL-U SDS: Unable to find EFI Network option under PCH IO Configuration page to enable Wi-Fi Network.

Unable to find EFI Network option under PCH IO Configuration page to enable Wi-Fi Network.
Due to this option unavailability unable to open UEFI WiFi Configuration present in UEFI Device manager in BIOS settings.
If we try to open configuration page-It is going Back.

Hsd-es-id: 2206474935
Tracker-link: https://hsdes.intel.com/appstore/article/#/2206474935
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Mon Jan 21 08:22:24 2019 +0800
Change-Id: Ia816dee9b060bd8c1fcef6fd8a68ff4f8c649b52
Original commit hash: 76bc9a76ea864a6498b8cffda8d3ea10dc43e32e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 2bfeb3dc270955c26ef52855f23f05a009d05bf6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:21:19 2019 -0800 
-------------------------------------------------------------------------------- 
Integrate ICL Bx Patch 0x3A and Dx Patch 0xC

Update ICL Bx Patch 0x3A and Dx Patch 0xC

Hsd-es-id: <HSD-ES Number>
Original commit date: Thu Jan 24 11:19:17 2019 -0800
Change-Id: Ifeb6953795ba9bfef7c8389cefecc88357522a89
Original commit hash: 5c8c53c2b1910a80ca8f3c76bc3d8bc235154071

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/OpenBoardPkg.fdf
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: ffdab2106d88e3d30bcc7ad6fd2072edee00a202 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:21:18 2019 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Jan 24 21:27:31 2019 +0000
Original commit date: Thu Jan 24 21:27:31 2019 +0000
Original commit hash: 36a123b8aefa2a9e141e505c4a98fe49c0b550f7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7cc4fae0c9495fa49c7756990f195c0e6fbabed9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:21:17 2019 -0800 
-------------------------------------------------------------------------------- 
Trace Hub memory failed to be allocated for FSP dispatch mode.

Align EFI memory installation of Fsp dispatch mode to EDK.

Original commit date: Wed Jan 16 17:53:11 2019 +0800
Change-Id: Ie56743f9ace5313571ef1fc38d357602409c32e5
Original commit hash: 8b522a9766e2aa58764d20f202fdc4bced4207a8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakeSiliconPkg/Library/Private/PeiCpuAndPchTraceHubLib/PeiCpuAndPchTraceHubLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPreMem.c
IceLakeSiliconPkg/SiPkg.dec
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf

================================================================================ 
Commit: 5bc9cbc671dd2d987d31a1e8ba0d247571f84e05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:21:14 2019 -0800 
-------------------------------------------------------------------------------- 
Clean up the untagged overrides

Clean up override code that is different to edk2, some coding style look bad but it for edk2 sync

Original commit date: Tue Jan 22 11:36:57 2019 +0800
Change-Id: I5532c9f1bef8a9ecc5d45f1e18cb4f1f732fcbbd
Original commit hash: 8b00836ce78dfe07c6c094d6585642663f6cb1b2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Override/IntelFrameworkModulePkg/Csm/BiosThunk/VideoDxe/BiosVideo.c
ClientCommonPkg/Override/IntelFrameworkModulePkg/Csm/LegacyBiosDxe/LegacyBios.c
ClientCommonPkg/Override/IntelFrameworkModulePkg/Csm/LegacyBiosDxe/LegacyBiosInterface.h
ClientCommonPkg/Override/IntelFrameworkModulePkg/Csm/LegacyBiosDxe/Thunk.c
ClientSiliconPkg/Override/ClientSiliconPackageOverride.md
ClientSiliconPkg/Override/IntelFsp2Pkg/Include/Library/FspCommonLib.h
ClientSiliconPkg/Override/IntelFsp2Pkg/Library/BaseFspCommonLib/FspCommonLib.c
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/BootMode/BootMode.c
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/Dispatcher/Dispatcher.c
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/PeiMain/PeiMain.c
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/SecMain.c
IceLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/FspmWrapperPeim/FspmWrapperPeim.c
IceLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/FspsWrapperPeim/FspsWrapperPeim.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Ata/AtaAtapiPassThru/AtaAtapiPassThru.h
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/XhciDxe/XhciReg.h
IceLakePlatSamplePkg/Override/MdeModulePkg/Universal/SmbiosMeasurementDxe/SmbiosMeasurementDxe.c
IceLakePlatSamplePkg/Override/SecurityPkg/Library/TcgStorageOpalLib/TcgStorageOpalCore.c
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalDriver.c
IceLakePlatSamplePkg/Override/UefiCpuPkg/SecCore/SecMain.c

================================================================================ 
Commit: 95850c6bb6cc024cf2f71433734ac944afb46ac5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:20:58 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Thu Jan 24 00:28:17 2019 -0800
Original commit date: Thu Jan 24 00:28:17 2019 -0800
Original commit hash: 4e05222d7c9a8fa95893cf8303a338c88ce0c355

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 9da8d74d65858df9dc4bbb36a55e88c3dcabd505 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:20:56 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Thu Jan 24 00:17:15 2019 -0800
Original commit date: Thu Jan 24 00:17:15 2019 -0800
Original commit hash: c7cd647489e3556ccb65b31958b495f093869a2f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: b4319b7b9381f35539fb17f58c58bb9c6823583f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:20:36 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Wed Jan 23 00:27:06 2019 -0800
Original commit date: Wed Jan 23 00:27:06 2019 -0800
Original commit hash: d0da48cce617351bf7f58e184a97e0acdbae2633

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: c2e25c9010c2df0e5fab4bba474f8898eeeb5047 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:20:35 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Wed Jan 23 00:15:49 2019 -0800
Original commit date: Wed Jan 23 00:15:49 2019 -0800
Original commit hash: 320561435347dba62a39a1ebdb902027a7207fb6

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 434606b9233adb790c364203371fb9a821db000c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:20:24 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Tue Jan 22 11:33:53 2019 -0800
Original commit date: Tue Jan 22 11:33:53 2019 -0800
Original commit hash: 15ef37abd0b6af81329231740a384cbf6cd6a28b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 82aaeb589706e02de9e75b27a05a622db453923e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:20:23 2019 -0800 
-------------------------------------------------------------------------------- 
Revert "[ICL] Correction of Serial io devices S3 boot script stores"

This reverts commit 24fe366fe50fb3740eda89ed8bb7f13573a491ec.

Hsd-es-id: No-HSD

Original commit date: Tue Jan 22 11:10:02 2019 -0800
Change-Id: I860c884b2139e99589e19ceb6dc0a3c20aab7c92
Original commit hash: bc588d1e5e02244fd7997977ec45840885eb4c2d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Include/Private/Library/SerialIoPrivateLib.h
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2c.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpi.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUart.c
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchSerialIoDxe.c

================================================================================ 
Commit: de3d04ffee4cbb330393c235520c701835cc571f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:20:22 2019 -0800 
-------------------------------------------------------------------------------- 
Revert "[TXT][ACPI][ICL] Add dummy device in the ACPI namespace (SB scope) for the SINIT ACM to support Windows Update"

This reverts commit 186b5f6786b2f5d93308bb51cac4d0a4759e5f77.

Hsd-es-id: No-HSD

Original commit date: Tue Jan 22 11:16:10 2019 -0800
Change-Id: Ifa521eaa91d3856cf3a9b507c487f4d929e3ee30
Original commit hash: b7b2150d793225f562abbcea26a23b96d0b411e0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/AcpiTables.inf
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Acm.asl

================================================================================ 
Commit: 51dc10b4fead3228cd894d80d81d77359af9f3d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:20:18 2019 -0800 
-------------------------------------------------------------------------------- 
ICL Mintree: include CoreUefiBootInclude.fdf from MinPlatformPkg.

1. Include CoreUefiBootInclude.fdf directly from MinPlatformPkg.
2. Fix no screen issue while booting with PcdBootToShellOnly = TRUE configuration.

Hsd-es-id: N/A
Tracker-link: <http link to related tracker>
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx

Original commit date: Fri Jan 18 15:01:14 2019 -0800
Change-Id: I3cd884492442cefd1fc927911b504c81255f7777
Original commit hash: 9927c1608daae84093090a182c6c0aeb8df08140

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/OpenBoardPkg.dsc
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/OpenBoardPkg.fdf

================================================================================ 
Commit: 9152fff8a676942b6aefa7642b342c5555d21708 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:20:13 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Tue Jan 22 08:12:24 2019 -0800
Original commit date: Tue Jan 22 08:12:24 2019 -0800
Original commit hash: 7af530b79788c58c4861eaff2d1c2bee66e1c47a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf

================================================================================ 
Commit: d35c13dddac12293bb24f4ed1a62325a4acec771 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:20:09 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Tue Jan 22 02:31:08 2019 -0800
Original commit date: Tue Jan 22 02:31:08 2019 -0800
Original commit hash: b2c969770b83a59416094b00488558925ee917b1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 6b9d5339398703df1ea250de8c8cb536aaeb9e7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:20:08 2019 -0800 
-------------------------------------------------------------------------------- 
Enable RTD3 Hot/cold setup option in BIOS by default for ICL U/Y/UN/YN - Take2

1. TBT RTD3 - keep enabled by default only for B-step - U/Y/UN/YN.
2. TC Cold - keep it disabled for now on all SKU's and all steppings

Original commit date: Tue Jan 22 10:22:54 2019 +0800
Change-Id: I506b7fc792e600086c21508c51f9ecc41cde71df
Original commit hash: 0b96a4dfac12aba961219dbab392d51096bad39d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
IceLakeSiliconPkg/Tbt/Library/DxeITbtPolicyLib/DxeITbtPolicyLib.c
IceLakeSiliconPkg/Tbt/Library/DxeITbtPolicyLib/DxeITbtPolicyLib.inf

================================================================================ 
Commit: ff406acedb28b0e88afaf84d54c0e593b1e23e3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:20:06 2019 -0800 
-------------------------------------------------------------------------------- 
TCSS inconsistent between Intel setup UI defaults and silicon package policy defaults

Align policy default with SETUP.

Original commit date: Tue Jan 22 12:45:19 2019 +0800
Change-Id: I4ad66b2b9fe8d9e179196b2f4776ee97cb046107
Original commit hash: 69bad7abbc6fd6e980a5774f257761164c4c0695

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/TcssPeiPreMemConfig.h
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c

================================================================================ 
Commit: e11c72f3d6ff9cf9284d8f3a8eda74d18b1e92c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:20:03 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Tue Jan 22 00:34:50 2019 -0800
Original commit date: Tue Jan 22 00:34:50 2019 -0800
Original commit hash: c9fab858020bdf5e787d780cd8002aaa4849bf08

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Tbt/AcpiTables/ITbtNvs.asl
IceLakeSiliconPkg/Tbt/Include/Private/ITbtNvsAreaDef.h

================================================================================ 
Commit: 1f6bdb1635a51b5baa7f966109f3403e32ad6d06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:20:02 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Tue Jan 22 00:23:17 2019 -0800
Original commit date: Tue Jan 22 00:23:17 2019 -0800
Original commit hash: a4e999ea6d168a493bff6c2123267ebbd2ac2303

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 438762ea7ba5432761a8deae814ebd0d269d4e59 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:20:01 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Tue Jan 22 00:17:14 2019 -0800
Original commit date: Tue Jan 22 00:17:14 2019 -0800
Original commit hash: 776a3f38e60258726f9bbd50b21edb90c0400403

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 90f5094c14131279a13fa126a74c894b727eaa83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:19:59 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Tue Jan 22 00:06:47 2019 -0800
Original commit date: Tue Jan 22 00:06:47 2019 -0800
Original commit hash: 4cb51e0e2574a28eb48d4259b8ae646c9ef69068

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspPkg/Include/FspsUpd.h

================================================================================ 
Commit: 0f41b5ba9343ff3a2645f452cf186478aa14f6f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:19:58 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL] Correction of Serial io devices S3 boot script stores

Added function to get address of S3 boot script
Impacted: ICL platform.

Hsd-es-id: 1507015101
Tracker-link: https://hsdes.intel.com/appstore/article/#/1507015101
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Mon Jan 21 12:11:22 2019 +0530
Change-Id: I3f4a168396dcd1c329eebf54c78c5ca414e7db30
Original commit hash: 24fe366fe50fb3740eda89ed8bb7f13573a491ec

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Include/Private/Library/SerialIoPrivateLib.h
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2c.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpi.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUart.c
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchSerialIoDxe.c

================================================================================ 
Commit: f0f45ac37b5e207e8fd8aaacb266e602e41ad4ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:19:52 2019 -0800 
-------------------------------------------------------------------------------- 
[TXT][ACPI][ICL] Add dummy device in the ACPI namespace (SB scope) for the SINIT ACM to support Windows Update

Added a dummy ACPI device for ICL TXT SINIT ACM

Hsd-es-id: 1408735779
Tracker-link: https://hsdes.intel.com/appstore/article/#/1408735779
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Tue Dec 18 15:29:39 2018 -0800
Change-Id: Ie0bd47d01915e23bca86b44383da072c76c152ea
Original commit hash: 186b5f6786b2f5d93308bb51cac4d0a4759e5f77

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/AcpiTables.inf
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Acm.asl

================================================================================ 
Commit: de6edbab656d08dfd6a8a868c96c01e425c5fc23 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:19:51 2019 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Jan 21 19:20:29 2019 +0000
Original commit date: Mon Jan 21 19:20:29 2019 +0000
Original commit hash: ec35a760c9dbc28c2993dd105aa4819b3dab106b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7d318849cc8b2f02778dbe228c72344db4006805 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:19:50 2019 -0800 
-------------------------------------------------------------------------------- 
ICL-Daily[Y/ UN] -SUT hangs at" 0080" POST Code after flashing Latest Bios

Revert "Rx/TxRankMuxDelay needs to account for PI Offset"
This reverts commit 66e804ab1bee1d3473125b7228583650953627aa.

Original commit date: Mon Jan 21 11:17:43 2019 -0700
Change-Id: I34096be609361170dea9a7432891b2842dd898f3
Original commit hash: d30099f421db5aebf1d2323d04742e76090b40bd

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: c5b7c0a08cababfd1284e3ba4bec655d473c7b88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:19:47 2019 -0800 
-------------------------------------------------------------------------------- 
ICL: TBT BIOS: ACPI indication on IMR_VALID

1. Create _DSD method for TBT DMA devices to report the IMR status.
2. Create a restricted test item in SETUP to simulate the IMR corrupt case.

Original commit date: Wed Jan 16 17:42:21 2019 +0800
Change-Id: I9a7410d0576bb97332d4a84c9a49f97119a222ee
Original commit hash: 6f0e3f4a16651d0299e819889c29dc9dd55a3461

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
IceLakePlatSamplePkg/Setup/TbtSetup.hfr
IceLakePlatSamplePkg/Setup/TbtSetup.uni
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssDma.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssSsdt.asl
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiTcssInitLib/TcssInit.c
IceLakeSiliconPkg/Tbt/ITbtInit/Dxe/ITbtDxe.c
IceLakeSiliconPkg/Tbt/ITbtInit/Dxe/ITbtDxe.inf
IceLakeSiliconPkg/Tbt/Include/ConfigBlock/PeiITbtConfig.h
IceLakeSiliconPkg/Tbt/Library/PeiITbtPolicyLib/ITbtPrintPolicy.c
IceLakeSiliconPkg/Tbt/Library/PeiITbtPolicyLib/PeiITbtPolicyLib.c
IceLakeSiliconPkg/Tbt/Library/Private/PeiITbtInitLib/PeiITbtInitLib.c

================================================================================ 
Commit: 46f30ea9c91299a452b3e3127fc690fb0c3fe749 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:19:44 2019 -0800 
-------------------------------------------------------------------------------- 
Enable RTD3 Hot/cold setup option in BIOS by default for ICL U/Y/UN/YN

Original commit date: Fri Jan 18 11:02:07 2019 +0800
Change-Id: I2852161a6920ce248bdbd5c6671b930299239a2f
Original commit hash: b11f379411c1aff39e1a13f9be2703455036e8b0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakePlatSamplePkg/Setup/TbtSetup.hfr
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
IceLakeSiliconPkg/Tbt/Library/DxeITbtPolicyLib/DxeITbtPolicyLib.c

================================================================================ 
Commit: 5ce33c5885ccb1a8e693102eb4f105ff868f829f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:19:41 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit WeeklyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Jan 21 00:33:40 2019 -0800
Original commit date: Mon Jan 21 00:33:40 2019 -0800
Original commit hash: b6728625613ecd5cff304b87f0bcdf54d6594970

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 439face1d493200360dd23e4a598ac2720f7252d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:19:39 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Mon Jan 21 00:16:08 2019 -0800
Original commit date: Mon Jan 21 00:16:08 2019 -0800
Original commit hash: 0a6fc53095a42ad2c8639d17081ea47edfea90e5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 543ab84816c10a7b40f4aaf0e0aba61238af2ff0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:19:37 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Jan 21 00:10:31 2019 -0800
Original commit date: Mon Jan 21 00:10:31 2019 -0800
Original commit hash: 7956c6a0faaf5eb0d616d8970c83e989c74cd9cf

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: a59feb39bb73aacfe473987689d38c2527887c79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:19:28 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sun Jan 20 00:22:45 2019 -0800
Original commit date: Sun Jan 20 00:22:45 2019 -0800
Original commit hash: c6e4bf109b965b29daf1a4f8c2cdeed61ae11446

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 012260fe8a5cf0dda37cf4456e4e1e24be823046 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:19:27 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Sun Jan 20 00:15:17 2019 -0800
Original commit date: Sun Jan 20 00:15:17 2019 -0800
Original commit hash: efcc43f09f8651d7be7da68e88c0e627572e63a3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: ea8ac6ea6ee298772ca655b43b576bb84d6c1097 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:19:26 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit Clear WhiteSpace-Git CI Replace tab characters with two spaces and trim trailing white space

Sat Jan 19 16:10:22 2019 -0800
Original commit date: Sat Jan 19 16:10:22 2019 -0800
Original commit hash: 1a3cc0c7206821d4fec66d93ee10cc74d6b4f245

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 3126693b38415568e648b7e44e16786ab77df991 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:19:21 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sat Jan 19 00:28:33 2019 -0800
Original commit date: Sat Jan 19 00:28:33 2019 -0800
Original commit hash: cdba468fce0cdc88db58886f64cf9585af12c54d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 6e9eb56de8eedfe7c8e1f8d3df39098dd1372158 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:19:20 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Sat Jan 19 00:20:39 2019 -0800
Original commit date: Sat Jan 19 00:20:39 2019 -0800
Original commit hash: d1eb522b56a79af1995c16a7d435758eaa40d1b5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 1ce73fc927da8c6e4c4d3e6d4eee62c7e7ed1581 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:19:18 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Fri Jan 18 23:44:17 2019 -0800
Original commit date: Fri Jan 18 23:44:17 2019 -0800
Original commit hash: 1bd7e70e8141cac561ade5b19ef342e341a5adf0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspPkg/Include/FspsUpd.h

================================================================================ 
Commit: 47148734269f3ab1eccd1c84a3d91b16be8bdd6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:19:17 2019 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Jan 19 02:24:12 2019 +0000
Original commit date: Sat Jan 19 02:24:12 2019 +0000
Original commit hash: d268afc6c0c1b0089453d0be7d34c42728e6edc4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 68772ed08a38f512d9505e20b60da85691deab70 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:19:15 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL MRC][Rx/TxRankMuxDelay needs to account for PI Offset]

Issue:
  RMT shows low RcvEna margins sporadically, in LP4-3733
Root cause:
  Calculation of RxRankMuxDelay / TxRankMuxDelay / TxDqsRankMuxDelay is using the PI delay registers only, ignoring the PI offset in DataOffsetTrain register.
Solution:
  Use the total PI value in RankMuxDelay calculations, which is a sum of Delay and Offset registers.

Original commit date: Thu Jan 17 21:02:23 2019 -0800
Change-Id: I708ef9efcffe8611e8ceeafb2270347ab9c6cd75
Original commit hash: 66e804ab1bee1d3473125b7228583650953627aa

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: d1fe18cdfddf3b7d2174dfcd2ddac183eb3db21a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:19:14 2019 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Jan 19 02:14:46 2019 +0000
Original commit date: Sat Jan 19 02:14:46 2019 +0000
Original commit hash: 604134e8e0ccb9bfa60993123efe133523d86e49

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b274ecacf22028645c365113d8e1a37b6e397790 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:19:12 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL MRC][Add MRC support for the ICL Y LP4 RVP Respin with FAB_ID = 3]

Changes:
- Add MRC support for the new ICL-Y RVP respin board (FAB_ID = 3), BoardId = 0x16 and 0x17.
- Include the new DQS mapping table:
{ 0, 2, 1, 3, 4, 5, 6, 7 }, // Ch 0
{ 1, 2, 3, 0, 5, 4, 7, 6 }  // Ch 1

Original commit date: Mon Jan 14 16:47:08 2019 -0800
Change-Id: I24ab6afea95e967c96185d6a0bbfdc149a6da7b3
Original commit hash: ea627bc7866e91aadcd13efa840b15878f821665

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaConfigPreMem.h
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c
IceLakePlatSamplePkg/Include/PlatformBoardId.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PlatformBoardId.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.c

================================================================================ 
Commit: 6397897017a348c46b59d1f07a9f337a891d8287 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:19:10 2019 -0800 
-------------------------------------------------------------------------------- 
Assert seen at PC0096 when booting debug BIOS

Revert "ICL-U SDS: Unable to find EFI Network option under PCH IO Configuration page to enable Wi-Fi Network."
This reverts commit 0d50238f8ba402fc66ab6bab782e9047022f6d79.

Hsd-es-id: N/A
Original commit date: Fri Jan 18 17:30:31 2019 -0700
Change-Id: I524cbff0ea4462c7bc00626d4116fc762f0c80df
Original commit hash: 26c801b1011474de336099b9ece225c2676a196f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLibCsm.inf
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLibCsm.inf
IceLakePlatSamplePkg/PlatformPkg.dec
IceLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: b6767edd2ca38f9c81141d7cb7b908293f0866b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:19:05 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL] Modify NPK sequence to avoid hang in 9A22 sometimes.
  Enable MSE after all NPK's bar programming.

Original commit date: Thu Dec 13 16:14:37 2018 +0800
Change-Id: I1bc603aed5de16914811f248bd06e64742412323
Original commit hash: b29ce36fc3911c5669ad9c664649d2e627bcda8e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiCpuTraceHubLib/PeiCpuTraceHubLib.c

================================================================================ 
Commit: 1562c3992e12b5105afcd51fc26efffed3a31e81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:19:03 2019 -0800 
-------------------------------------------------------------------------------- 
ICL-U SDS: Unable to find EFI Network option under PCH IO Configuration page to enable Wi-Fi Network.

Unable to find EFI Network option under PCH IO Configuration page to enable Wi-Fi Network.
Due to this option unavailability unable to open UEFI WiFi Configuration present in UEFI Device manager in BIOS settings.
If we try to open configuration page-It is going Back.

Hsd-es-id: 2206474935
Tracker-link: https://hsdes.intel.com/appstore/article/#/2206474935
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Thu Dec 20 16:56:37 2018 +0800
Change-Id: I81bc7a2d8622667c4749f23b958d700c9e9c684c
Original commit hash: 0d50238f8ba402fc66ab6bab782e9047022f6d79

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLibCsm.inf
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLibCsm.inf
IceLakePlatSamplePkg/PlatformPkg.dec
IceLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 2875b916012c587fb7720ac5a3a79c9865caf603 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:19:00 2019 -0800 
-------------------------------------------------------------------------------- 
ClientCommonPkg: Clean up the untagged overrides

Hsd-es-id: 1507016607
Tracker-link: https://hsdes.intel.com/resource/1507016607
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

Original commit date: Fri Jan 11 20:42:49 2019 +0800
Change-Id: I2781aa5784f8bedbda1f9223a0ccf89ff8583115
Original commit hash: 5f4894025867f48a5702c5dcfcd3fcd96a371181

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Override/IntelFrameworkModulePkg/Csm/BiosThunk/VideoDxe/BiosVideo.h
ClientCommonPkg/Override/IntelFrameworkModulePkg/Csm/BiosThunk/VideoDxe/VideoDxe.inf
ClientCommonPkg/Override/IntelFrameworkModulePkg/Csm/LegacyBiosDxe/LegacyBda.c
ClientCommonPkg/Override/IntelFrameworkModulePkg/Csm/LegacyBiosDxe/LegacyBiosDxe.inf
ClientCommonPkg/Override/IntelFrameworkModulePkg/Csm/LegacyBiosDxe/LegacyBiosInterface.h
ClientCommonPkg/Override/IntelFrameworkModulePkg/Csm/LegacyBiosDxe/LegacyPci.c

================================================================================ 
Commit: dc24d2d5fcbc777fdd7a3222bc4cf9578696b017 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:18:58 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL] DPTF PCH FIVR RFI/EMI ACPI primitives are failing

DPTF primitives for PCH participant FIVR ACPI (RFC0/RFC1/SEMI) from esif shell all fail with ACPI Failure. Update Sub Command values for IPC FIVR CMD to use index instead of offset. Write to FIVR fuse was de-featured.

Hsd-es-id: 2201974166, 1408804854
Original commit date: Wed Jan 9 16:55:06 2019 -0800
Change-Id: I60ad3fd0d8a6fce4b6cb1bc3e996106e7307958d
Original commit hash: ad1b9e25f3d78e27c65d9735275570e306636263

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/PchpParticipant.asl

================================================================================ 
Commit: 0bc844f3c6040ffe53c4bbd4c5232face99da0c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:18:56 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL BIOS] Need to change CD Clock options exposed in BIOS based on the DSSM reference frequency.

BIOS should expose the CD clock values based on the reference frequency as per DSSM register 0x51004. https://gfxspecs.intel.com/Predator/Home/Index/7558. The bits 31:29 provide the reference frequency.

Original commit date: Thu Nov 29 00:02:18 2018 +0530
Change-Id: I5b16028555567c6d79573cedc1390c228e788299
Original commit hash: f7f6c3cb67a1bb2ee350748e9c483a01bd954c30

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Include/OemSetup.h
IceLakePlatSamplePkg/Setup/SaSetup.c
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakePlatSamplePkg/Setup/SaSetup.uni
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/GraphicsPeiConfig.h
IceLakeSiliconPkg/SystemAgent/Include/Register/SaRegsIgd.h
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsPmInit.c

================================================================================ 
Commit: 2d25ab6f0804ad38a5d3f0e4fe6f2910f3a82528 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:18:51 2019 -0800 
-------------------------------------------------------------------------------- 
ICL RC build failed by VisualStudio

UsbInitLib uses PeiService but included in a Dxe driver, causes build error.
Remove UsbInitLib from Dxe driver inf file, for API within the library is not called; Change UsbInitLib to be PEI Library instead of BASE.

Original commit date: Tue Jan 15 17:53:01 2019 +0800
Change-Id: I343564ad9b8a496a5cb6a731674f38f95096fa45
Original commit hash: 225316ab5d3677bca84c5840aa6d23e4d3174704

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakeOpenSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf
IceLakeSiliconPkg/Library/Private/PeiUsbInitLib/PeiUsbInitLib.inf
IceLakeSiliconPkg/Library/Private/PeiUsbInitLib/XdciInit.c
IceLakeSiliconPkg/Library/Private/PeiUsbInitLib/XhciInit.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibFspIcl.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibIcl.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspIcl.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf
IceLakeSiliconPkg/SiPkgCommonLib.dsc
IceLakeSiliconPkg/SiPkgPeiLib.dsc
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiTcssInitLib/PeiTcssInitLib.inf

================================================================================ 
Commit: 05e40178dde6b828a15e8dcd1d76895ad0044464 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:18:47 2019 -0800 
-------------------------------------------------------------------------------- 
Revise copy right for https://git-amr-7.devtools.intel.com/gerrit/#/c/36895/

Revise copy right year to 2019

Hsd-es-id: 2206469805
Tracker-link: https://hsdes.intel.com/appstore/article/#/2206469805
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Thu Jan 17 18:12:13 2019 +0800
Change-Id: I1ec7da960b63c837f07c78dd8ec78aeede4ffa43
Original commit hash: 0abf0e296106a6e446bda09b9208968fb174095d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Vir1Participant.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Vir2Participant.asl

================================================================================ 
Commit: cf579692632068d11252757fb5b3c1031b338dcf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:18:46 2019 -0800 
-------------------------------------------------------------------------------- 
Adding back Support for ICL C step

Modified the flash-map to integrate c-step microcode along with Do and D1 stepping
Added one flash block to microcode fv by taking one block from Fspmt FV

Hsd-es-id: 1408818345
Original commit date: Thu Jan 17 16:10:41 2019 +0530
Change-Id: I5de2be5aaf66526e59218e0636bec85a2ba6e94c
Original commit hash: bb14cc5093c28b83d3cc49628bef487f4bdad8fd

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/OpenBoardPkg.fdf
IceLakePlatSamplePkg/FlashMap/SIZE_100_FSP_WRAPPER.fdf
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 69c96f2d5eb91941a82906354c95035414a1d7c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:18:41 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Fri Jan 18 00:21:38 2019 -0800
Original commit date: Fri Jan 18 00:21:38 2019 -0800
Original commit hash: ba9a5297bebdca86ac6d11096ffdbfef6d8ade23

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 777d96665ea6253f0f70592c848909223ccabec1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:18:40 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Fri Jan 18 00:18:37 2019 -0800
Original commit date: Fri Jan 18 00:18:37 2019 -0800
Original commit hash: 7b77efba9cfd6d43d94d7e22137a333b2a0adaec

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: f24c528cc28d9dc99e660e415023fe32031300ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 8 09:18:30 2019 -0800 
-------------------------------------------------------------------------------- 
[ICX PO to Master]ServerSiliconPkg\Upi:  XptRemote prefetch should set
  ktiagctrl.xpt_prefetch_enable
  XptRemote prefetch should set ktiagctrl.xpt_prefetch_enable
  Hsd-es-id: 1408766726

Original commit date: Mon Jan 14 11:14:39 2019 -0600
Change-Id: I5bc94bc4091fae4a9f568742984dcdd8cb458cb1
Original commit hash: 8e3dc702ebb96eafa19028609aae12966eb94b3e

-------------------------------------------------------------------------------- 
[Changed Files]
BIOS_Verison_2122
BIOS_Version_3023_1
BIOS_Version_3034_01
SiC_Version_8.0.2F.50
