library ieee;
use ieee.std_logic_1164.all;

entity RegisterFile is
	port (
		clk		: in std_logic;
		we			: 
		rs1		:
		rs2		:
		rd			:
		data_in	:
		data_out	: out 

end entity;

architecture behavioral of RegisterFile is

begin

end architecture;