#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Feb 01 14:23:36 2017
# Process ID: 10652
# Current directory: E:/ECE532/IPs/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11184 E:\ECE532\IPs\ip_repo\edit_Fib_LFSR_v1_0.xpr
# Log file: E:/ECE532/IPs/ip_repo/vivado.log
# Journal file: E:/ECE532/IPs/ip_repo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/ECE532/IPs/ip_repo/edit_Fib_LFSR_v1_0.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/IPs/ip_repo/Fib_LFSR_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/IPs/ip_repo/Fibonacci_LFSR_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'e:/ECE532/IPs/ip_repo/fibonacci_LFSR_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/IPs/ip_repo/fibonacci_LFSR_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 782.973 ; gain = 128.848
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "E:/ECE532/IPs/ip_repo/Fib_LFSR_1.0/hdl/Fib_LFSR_v1_0_S00_AXI.v" into library work [E:/ECE532/IPs/ip_repo/Fib_LFSR_1.0/hdl/Fib_LFSR_v1_0_S00_AXI.v:1]
[Wed Feb 01 14:26:09 2017] Launched synth_1...
Run output will be captured here: E:/ECE532/IPs/ip_repo/edit_Fib_LFSR_v1_0.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "E:/ECE532/IPs/ip_repo/Fib_LFSR_1.0/hdl/Fib_LFSR_v1_0_S00_AXI.v" into library work [E:/ECE532/IPs/ip_repo/Fib_LFSR_1.0/hdl/Fib_LFSR_v1_0_S00_AXI.v:1]
[Wed Feb 01 14:27:45 2017] Launched synth_1...
Run output will be captured here: E:/ECE532/IPs/ip_repo/edit_Fib_LFSR_v1_0.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "E:/ECE532/IPs/ip_repo/Fib_LFSR_1.0/hdl/Fib_LFSR_v1_0_S00_AXI.v" into library work [E:/ECE532/IPs/ip_repo/Fib_LFSR_1.0/hdl/Fib_LFSR_v1_0_S00_AXI.v:1]
[Wed Feb 01 14:29:55 2017] Launched synth_1...
Run output will be captured here: E:/ECE532/IPs/ip_repo/edit_Fib_LFSR_v1_0.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "E:/ECE532/IPs/ip_repo/Fib_LFSR_1.0/hdl/Fib_LFSR_v1_0_S00_AXI.v" into library work [E:/ECE532/IPs/ip_repo/Fib_LFSR_1.0/hdl/Fib_LFSR_v1_0_S00_AXI.v:1]
[Wed Feb 01 14:30:25 2017] Launched synth_1...
Run output will be captured here: E:/ECE532/IPs/ip_repo/edit_Fib_LFSR_v1_0.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "E:/ECE532/IPs/ip_repo/Fib_LFSR_1.0/hdl/Fib_LFSR_v1_0_S00_AXI.v" into library work [E:/ECE532/IPs/ip_repo/Fib_LFSR_1.0/hdl/Fib_LFSR_v1_0_S00_AXI.v:1]
[Wed Feb 01 14:32:10 2017] Launched synth_1...
Run output will be captured here: E:/ECE532/IPs/ip_repo/edit_Fib_LFSR_v1_0.runs/synth_1/runme.log
ipx::open_ipxact_file E:/ECE532/IPs/ip_repo/Fib_LFSR_1.0/component.xml
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'E:/ECE532/IPs/ip_repo/edit_Fib_LFSR_v1_0.srcs/constrs_1/new/LED.xdc' is no longer found in the project sources. Please remove the packaging file if necessary.
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 9 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path e:/ECE532/IPs/ip_repo/Fib_LFSR_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/ECE532/IPs/ip_repo/Fib_LFSR_1.0'
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "E:/ECE532/IPs/ip_repo/Fib_LFSR_1.0/hdl/Fib_LFSR_v1_0_S00_AXI.v" into library work [E:/ECE532/IPs/ip_repo/Fib_LFSR_1.0/hdl/Fib_LFSR_v1_0_S00_AXI.v:1]
[Wed Feb 01 14:33:47 2017] Launched synth_1...
Run output will be captured here: E:/ECE532/IPs/ip_repo/edit_Fib_LFSR_v1_0.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "E:/ECE532/IPs/ip_repo/Fib_LFSR_1.0/hdl/Fib_LFSR_v1_0_S00_AXI.v" into library work [E:/ECE532/IPs/ip_repo/Fib_LFSR_1.0/hdl/Fib_LFSR_v1_0_S00_AXI.v:1]
[Wed Feb 01 14:34:49 2017] Launched synth_1...
Run output will be captured here: E:/ECE532/IPs/ip_repo/edit_Fib_LFSR_v1_0.runs/synth_1/runme.log
set_property core_revision 10 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path e:/ECE532/IPs/ip_repo/Fib_LFSR_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/ECE532/IPs/ip_repo/Fib_LFSR_1.0'
set_property core_revision 11 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path e:/ECE532/IPs/ip_repo/Fib_LFSR_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/ECE532/IPs/ip_repo/Fib_LFSR_1.0'
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "E:/ECE532/IPs/ip_repo/Fib_LFSR_1.0/hdl/Fib_LFSR_v1_0.v" into library work [E:/ECE532/IPs/ip_repo/Fib_LFSR_1.0/hdl/Fib_LFSR_v1_0.v:1]
[Wed Feb 01 14:43:54 2017] Launched synth_1...
Run output will be captured here: E:/ECE532/IPs/ip_repo/edit_Fib_LFSR_v1_0.runs/synth_1/runme.log
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 12 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path e:/ECE532/IPs/ip_repo/Fib_LFSR_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/ECE532/IPs/ip_repo/Fib_LFSR_1.0'
set_property core_revision 13 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path e:/ECE532/IPs/ip_repo/Fib_LFSR_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/ECE532/IPs/ip_repo/Fib_LFSR_1.0'
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 01 14:46:38 2017...
