// Seed: 4031220567
module module_0 ();
  logic [7:0] id_1;
  wire id_2;
  assign module_1.id_11 = 0;
  id_3(
      1, 1
  );
  assign id_1[1] = 1'b0;
  assign id_3 = id_3;
endmodule
module module_1 (
    output tri id_0,
    input wand id_1,
    output wand id_2,
    input tri0 id_3,
    output wire id_4,
    input wor id_5,
    output wor id_6,
    output tri1 id_7
    , id_20,
    input uwire id_8,
    output tri0 id_9,
    output supply1 id_10,
    input wand id_11,
    input wand id_12,
    output supply0 void id_13,
    input tri1 id_14,
    input wire id_15,
    input wor id_16,
    output wire id_17,
    input tri0 id_18
);
  module_0 modCall_1 ();
endmodule
