$date
	Mon Sep 20 15:24:14 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module circuit2_tb $end
$var wire 1 ! E $end
$var reg 1 " I $end
$var reg 1 # L $end
$var reg 1 $ M $end
$var reg 1 % R $end
$scope module wew $end
$var wire 1 ! E $end
$var wire 1 " I $end
$var wire 1 # L $end
$var wire 1 $ M $end
$var wire 1 % R $end
$var wire 1 & X $end
$var wire 1 ' Y $end
$var wire 1 ( Z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
1&
0%
0$
0#
0"
0!
$end
#20
1#
#40
1!
1(
1%
#60
0!
0(
0&
1$
#80
1"
#100
