{-# LANGUAGE DuplicateRecordFields #-}

module Binja.Types
  ( CSize (..),
    CBool (..),
    CInt (..),
    CUInt (..),
    CULLong (..),
    Word8,
    Word32,
    Word64,
    Int64,
    CChar,
    Ptr,
    FunPtr,
    nullFunPtr,
    nullPtr,
    CString,
    withCString,
    newCString,
    peekCString,
    GHC.ForeignPtr.ForeignPtr,
    (.&.),
    castWord32ToFloat,
    castWord64ToDouble,
    float2Double,
    newForeignPtr,
    pointerSize,
    peek,
    peekElemOff,
    alloca,
    castPtr,
    poke,
    peekArray,
    forM,
    when,
    finally,
    BNBinaryView,
    BNBinaryViewPtr,
    BNProgressFunction,
    BNProgressFunctionPtr,
    BNFunctionPtr,
    BNSymbolPtr,
    BNNameSpace,
    BNNameSpacePtr,
    BNStringRef (..),
    BNStringRefPtr,
    BNStringType (..),
    BNVariableSourceType (..),
    BNDataBufferPtr,
    BNReferenceSourcePtr,
    BNArchPtr,
    BNMlilFunctionPtr,
    BNMlilSSAFunctionPtr,
    BNLlilFunctionPtr,
    BNBasicBlockPtr,
    BNValueRangePtr,
    BNLookupTableEntryPtr,
    BNLowLevelILInstruction (..),
    BNLowLevelILOperation (..),
    BNMediumLevelILInstruction (..),
    BNMediumLevelILOperation (..),
    BNPossibleValueSet (..),
    BNVariable (..),
    BNSSAVariable (..),
    ILIntrinsic (..),
    TargetMap,
    Function (..),
    FunctionList (..),
    SymbolList (..),
    SymbolType (..),
    SymbolBinding (..),
    Symbol (..),
    BNRegisterValueType (..),
    BNReferenceSource (..),
    Binja.Types.alignmentS,
    getArch,
    getIntrinsic,
    CoreMediumLevelILInstruction (..),
    MediumLevelILSSAInstruction (..),
    Localcall (..),
    Constant (..),
    Comparison (..),
    Arithmetic (..),
    Terminal (..),
    Syscall (..),
    Tailcall (..),
    ControlFlow (..),
    Return (..),
    Load (..),
    Store (..),
    Memory (..),
    Carry (..),
    VariableInstruction (..),
    SetVar (..),
    RegisterStack (..),
    IntrinsicInstruction (..),
    MediumLevelILCallSsaRec (..),
    MediumLevelILCallOutputSsaRec (..),
    MediumLevelILCallOutputRec (..),
    MediumLevelILConstPtrRec (..),
    MediumLevelILNopRec (..),
    MediumLevelILRetRec (..),
    MediumLevelILVarSsaRec (..),
    MediumLevelILSetVarSsaRec (..),
    MediumLevelILJumpRec (..),
    MediumLevelILJumpToRec (..),
    MediumLevelILTailcallSsaRec (..),
    MediumLevelILImportRec (..),
    MediumLevelILAddressOfRec (..),
    MediumLevelILAddressOfFieldRec (..),
    MediumLevelILLoadSsaRec (..),
    MediumLevelILConstRec (..),
    MediumLevelILIfRec (..),
    MediumLevelILCmpERec (..),
    MediumLevelILCmpNeRec (..),
    MediumLevelILCmpSleRec (..),
    MediumLevelILCmpSltRec (..),
    MediumLevelILCmpUltRec (..),
    MediumLevelILCmpUleRec (..),
    MediumLevelILCmpSgeRec (..),
    MediumLevelILCmpUgeRec (..),
    MediumLevelILCmpSgtRec (..),
    MediumLevelILCmpUgtRec (..),
    MediumLevelILAndRec (..),
    MediumLevelILOrRec (..),
    MediumLevelILXorRec (..),
    MediumLevelILLslRec (..),
    MediumLevelILLsrRec (..),
    MediumLevelILAsrRec (..),
    MediumLevelILRolRec (..),
    MediumLevelILRorRec (..),
    MediumLevelILMulRec (..),
    MediumLevelILAdcRec (..),
    MediumLevelILSbbRec (..),
    MediumLevelILRlcRec (..),
    MediumLevelILRrcRec (..),
    MediumLevelILNoretRec (..),
    MediumLevelILStoreSsaRec (..),
    MediumLevelILSetVarAliasedRec (..),
    MediumLevelILSetVarSsaFieldRec (..),
    MediumLevelILSetVarFieldRec (..),
    MediumLevelILVarSsaFieldRec (..),
    MediumLevelILGotoRec (..),
    MediumLevelILAddRec (..),
    MediumLevelILSubRec (..),
    MediumLevelILMuluDpRec (..),
    MediumLevelILMulsDpRec (..),
    MediumLevelILDivuRec (..),
    MediumLevelILDivuDpRec (..),
    MediumLevelILDivsRec (..),
    MediumLevelILDivsDpRec (..),
    MediumLevelILModuRec (..),
    MediumLevelILModuDpRec (..),
    MediumLevelILModsRec (..),
    MediumLevelILModsDpRec (..),
    MediumLevelILNegRec (..),
    MediumLevelILNotRec (..),
    MediumLevelILCeilRec (..),
    MediumLevelILSxRec (..),
    MediumLevelILZxRec (..),
    MediumLevelILLowPartRec (..),
    MediumLevelILFsqrtRec (..),
    MediumLevelILFnegRec (..),
    MediumLevelILFabsRec (..),
    MediumLevelILFloatToIntRec (..),
    MediumLevelILIntToFloatRec (..),
    MediumLevelILFloatConvRec (..),
    MediumLevelILRoundToIntRec (..),
    MediumLevelILFloorRec (..),
    MediumLevelILFtruncRec (..),
    MediumLevelILIntrinsicSsaRec (..),
    MediumLevelILIntrinsicRec (..),
    MediumLevelILBoolToIntRec (..),
    MediumLevelILVarAliasedRec (..),
    MediumLevelILVarAliasedFieldRec (..),
    MediumLevelILSetVarAliasedFieldRec (..),
    MediumLevelILLoadStructSsaRec (..),
    MediumLevelILStoreStructSsaRec (..),
    MediumLevelILFcmpERec (..),
    MediumLevelILFcmpNeRec (..),
    MediumLevelILFcmpLtRec (..),
    MediumLevelILFcmpLeRec (..),
    MediumLevelILFcmpGeRec (..),
    MediumLevelILFcmpGtRec (..),
    MediumLevelILFcmpORec (..),
    MediumLevelILFcmpUoRec (..),
    MediumLevelILFaddRec (..),
    MediumLevelILFsubRec (..),
    MediumLevelILFmulRec (..),
    MediumLevelILFdivRec (..),
    MediumLevelILConstDataRec (..),
    MediumLevelILAddOverflowRec (..),
    MediumLevelILFloatConstRec (..),
    MediumLevelILTestBitRec (..),
    MediumLevelILSetVarSplitRec (..),
    MediumLevelILCallParamSsaRec (..),
    MediumLevelILCallParamRec (..),
    MediumLevelILSetVarRec (..),
    MediumLevelILAssertRec (..),
    MediumLevelILForceVerRec (..),
    MediumLevelILLoadRec (..),
    MediumLevelILLoadStructRec (..),
    MediumLevelILStoreRec (..),
    MediumLevelILStoreStructRec (..),
    MediumLevelILVarRec (..),
    MediumLevelILVarFieldRec (..),
    MediumLevelILVarSplitRec (..),
    MediumLevelILExternPtrRec (..),
    MediumLevelILRetHintRec (..),
    MediumLevelILCallRec (..),
    MediumLevelILBpRec (..),
    MediumLevelILTrapRec (..),
    MediumLevelILUndefRec (..),
    MediumLevelILUnimplRec (..),
    MediumLevelILUnimplMemRec (..),
    MediumLevelILSetVarSplitSsaRec (..),
    MediumLevelILVarSplitSsaRec (..),
    MediumLevelILAssertSsaRec (..),
    MediumLevelILForceVerSsaRec (..),
    MediumLevelILCallUntypedSsaRec (..),
    MediumLevelILCallUntypedRec (..),
    MediumLevelILSeparateParamListRec (..),
    MediumLevelILSharedParamSlotRec (..),
    MediumLevelILSyscallRec (..),
    MediumLevelILSyscallUntypedRec (..),
    MediumLevelILTailcallRec (..),
    MediumLevelILTailcallUntypedRec (..),
    MediumLevelILFreeVarSlotRec (..),
    MediumLevelILSyscallSsaRec (..),
    MediumLevelILSyscallUntypedSsaRec (..),
    MediumLevelILTailcallUntypedSsaRec (..),
    MediumLevelILMemoryIntrinsicOutputSsaRec (..),
    MediumLevelILMemoryIntrinsicSsaRec (..),
    MediumLevelILFreeVarSlotSsaRec (..),
    MediumLevelILVarPhiRec (..),
    MediumLevelILMemPhiRec (..),
  )
where

import Control.Exception (finally)
import Control.Monad (forM, when)
import Data.Bits ((.&.))
import Data.Int (Int64)
import Data.Word (Word32, Word64, Word8)
import Foreign
  ( Storable (alignment, peek, peekByteOff, poke, pokeByteOff, sizeOf),
    alloca,
    castPtr,
    peek,
    peekElemOff,
  )
import Foreign.C.String (CString, newCString, peekCString, withCString)
import Foreign.C.Types (CBool (..), CChar, CInt (..), CSize (..), CUInt (..), CULLong (..))
import Foreign.Concurrent (newForeignPtr)
import Foreign.Marshal.Array (peekArray)
import Foreign.Ptr (FunPtr, Ptr, nullFunPtr, nullPtr)
import GHC.Float (castWord32ToFloat, castWord64ToDouble, float2Double)
import GHC.ForeignPtr (ForeignPtr)

pointerSize :: Int
pointerSize = sizeOf (undefined :: Ptr ())

alignmentS :: Int
alignmentS = 8

-------------------------
-- BinaryView Types
-------------------------

data BNBinaryView

type BNBinaryViewPtr = Ptr BNBinaryView

-- | Type for the BNProgressFunction callback:
--   It is given a context pointer and two CSize values (e.g., current and total progress)
type BNProgressFunction = Ptr () -> CSize -> CSize -> IO CBool

type BNProgressFunctionPtr = FunPtr BNProgressFunction

data BNNameSpace

type BNNameSpacePtr = Ptr BNNameSpace

data BNFunction_

type BNFunctionPtr = Ptr BNFunction_

data BNSymbol_

type BNSymbolPtr = Ptr BNSymbol_

type BNStringRefPtr = Ptr BNStringRef

data BNDataBuffer_

type BNDataBufferPtr = Ptr BNDataBuffer_

data BNReferenceSource_

type BNReferenceSourcePtr = Ptr BNReferenceSource_

data BNArch_

type BNArchPtr = Ptr BNArch_

data BNMlilFunction_

type BNMlilFunctionPtr = Ptr BNMlilFunction_

data BNMlilSSAFunction_

type BNMlilSSAFunctionPtr = Ptr BNMlilSSAFunction_

data BNLlilFunction_

type BNLlilFunctionPtr = Ptr BNLlilFunction_

data BNValueRange_

type BNValueRangePtr = Ptr BNValueRange_

data BNLookupTableEntry_

type BNLookupTableEntryPtr = Ptr BNLookupTableEntry_

data BNBasicBlock_

type BNBasicBlockPtr = Ptr BNBasicBlock_

type TargetMap = [(CULLong, CULLong)]

data ILIntrinsic = ILIntrinsic
  { index :: !CSize,
    archHandle :: !BNArchPtr,
    arch :: Architecture,
    intrinsic :: Intrinsic
  }
  deriving (Show)

foreign import ccall unsafe "BNGetArchitectureName"
  c_BNGetArchitectureName ::
    BNArchPtr -> IO CString

getArch :: BNArchPtr -> IO Architecture
getArch arch' = do
  cStr <- c_BNGetArchitectureName arch'
  str <- peekCString cStr
  case str of
    "aarch64" -> return Arm64
    "x86_64" -> return X86
    _ -> error $ "Unimplemented architecture: " ++ str

getIntrinsic :: Architecture -> CSize -> IO Intrinsic
getIntrinsic arch' index' = do
  case arch' of
    Arm64 ->
      if index' < 54
        then return $ IntrinsicArm64 (toEnum $ fromIntegral index' :: Arm64Intrinsic)
        else return $ IntrinsicArmNeon (toEnum $ fromIntegral index' :: ArmNeonIntrinsic)
    X86 -> return $ IntrinsicX86 (toEnum $ fromIntegral index' :: X86Intrinsic)
    _ -> error $ "getIntrinsic: Unimplemented architecture: " ++ show arch'

data Architecture = Arm64 | X86
  deriving (Show)

data Intrinsic
  = IntrinsicArm64 Arm64Intrinsic
  | IntrinsicArmNeon ArmNeonIntrinsic
  | IntrinsicX86 X86Intrinsic
  deriving (Show)

data BNPossibleValueSet = BNPossibleValueSet
  { pvsRegisterValTy :: !BNRegisterValueType,
    psvValue :: !Int64,
    pvsOffset :: !Int64,
    pvsSize :: !CSize,
    pvsRanges :: !BNValueRangePtr,
    pvsValueSet :: !(Ptr CInt),
    pvsLookupTbl :: !BNLookupTableEntryPtr,
    pvsCount :: !CSize
  }
  deriving (Show)

instance Storable BNPossibleValueSet where
  sizeOf _ = 64
  alignment _ = Binja.Types.alignmentS
  peek ptr = do
    rvt <- toEnum . fromIntegral <$> (peekByteOff ptr 0 :: IO CInt)
    val <- peekByteOff ptr 8
    offset <- peekByteOff ptr 16
    size <- peekByteOff ptr 24
    ranges <- peekByteOff ptr 32
    valueSet <- peekByteOff ptr 40
    lookupTbl <- peekByteOff ptr 48
    count <- peekByteOff ptr 56
    return (BNPossibleValueSet rvt val offset size ranges valueSet lookupTbl count)
  poke ptr (BNPossibleValueSet rvt val offset size ranges valueSet lookupTbl count) = do
    pokeByteOff ptr 0 $ fromEnum rvt
    pokeByteOff ptr 8 val
    pokeByteOff ptr 16 offset
    pokeByteOff ptr 24 size
    pokeByteOff ptr 32 ranges
    pokeByteOff ptr 40 valueSet
    pokeByteOff ptr 48 lookupTbl
    pokeByteOff ptr 56 count

data Function = Function
  { funcAdvancedAnalysisRequests :: !Int,
    funcPtr :: !BNFunctionPtr,
    viewPtr :: !BNBinaryViewPtr
    -- , arch :: !BNArch
    -- , platform :: !BNPlatform
  }
  deriving (Eq, Show)

data BNStringRef = BNStringRef
  { bnType :: !BNStringType,
    bnStart :: !Word64,
    bnLength :: !CSize
  }
  deriving (Eq, Show)

instance Storable BNStringRef where
  sizeOf _ = 24
  alignment _ = Binja.Types.alignmentS
  peek ptr = do
    t <- toEnum . fromIntegral <$> (peekByteOff ptr 0 :: IO CInt)
    s <- peekByteOff ptr 8 :: IO Word64
    l <- peekByteOff ptr 16 :: IO CSize
    return (BNStringRef t s l)
  poke ptr (BNStringRef t s l) = do
    pokeByteOff ptr 0 $ fromEnum t
    pokeByteOff ptr 8 s
    pokeByteOff ptr 16 l

data BNVariable = BNVariable
  { varSourceType :: !BNVariableSourceType,
    varIndex :: !Word32,
    varStorage :: !Int64
  }
  deriving (Eq, Show)

instance Storable BNVariable where
  sizeOf _ = 16
  alignment _ = Binja.Types.alignmentS
  peek ptr = do
    t <- peekByteOff ptr 0 :: IO Word32
    r <- peekByteOff ptr 4 :: IO Word32
    s <- peekByteOff ptr 8 :: IO Int64
    return (BNVariable (toEnum $ fromIntegral t) r s)
  poke ptr (BNVariable t r s) = do
    pokeByteOff ptr 0 $ fromEnum t
    pokeByteOff ptr 4 r
    pokeByteOff ptr 8 s

data BNSSAVariable = BNSSAVariable
  { var :: BNVariable,
    version :: Int
  }
  deriving (Eq, Show)

data FunctionList = FunctionList
  { flArrayPtr :: !(ForeignPtr BNFunctionPtr),
    flCount :: !Int,
    flList :: ![BNFunctionPtr],
    flViewPtr :: !BNBinaryViewPtr
  }
  deriving (Eq, Show)

data SymbolList = SymbolList
  { slArrayPtr :: !(ForeignPtr BNSymbolPtr),
    slCount :: !Int,
    slList :: ![BNSymbolPtr],
    slViewPtr :: !BNBinaryViewPtr
  }
  deriving (Eq, Show)

data SymbolType
  = FunctionSymbol
  | ImportAddressSymbol
  | ImportedFunctionSymbol
  | DataSymbol
  | ImportedDataSymbol
  | ExternalSymbol
  | LibraryFunctionSymbol
  | SymbolicFunctionSymbol
  | LocalLabelSymbol
  deriving (Eq, Show, Enum)

data SymbolBinding = NoBinding | LocalBinding | GlobalBinding | WeakBinding
  deriving (Eq, Show, Enum)

data Symbol = Symbol
  { name :: String,
    ty :: SymbolType,
    binding :: SymbolBinding,
    address :: Word64,
    auto :: Bool
  }
  deriving (Show)

data BNStringType = AsciiString | Utf16String | Utf32String | Utf8String
  deriving (Eq, Show, Enum)

data BNVariableSourceType
  = StackVariableSourceType
  | RegisterVariableSourceType
  | FlagVariableSourceType
  deriving (Eq, Show, Enum)

data BNLowLevelILInstruction = BNLowLevelILInstruction
  { llOperation :: !Word32,
    llAttributes :: !Word32,
    llSize :: !CSize,
    llFlags :: !CUInt,
    llSourceOperand :: !CUInt,
    llOp0 :: !CULLong,
    llOp1 :: !CULLong,
    llOp2 :: !CULLong,
    llOp3 :: !CULLong,
    llAddress :: !CULLong
  }
  deriving (Eq, Show)

instance Storable BNLowLevelILInstruction where
  sizeOf _ = 64
  alignment _ = Binja.Types.alignmentS
  peek ptr = do
    op <- peekByteOff ptr 0
    attr <- peekByteOff ptr 4
    sz <- peekByteOff ptr 8
    flg <- peekByteOff ptr 16
    srcOp <- peekByteOff ptr 20
    o0 <- peekByteOff ptr 24
    o1 <- peekByteOff ptr 32
    o2 <- peekByteOff ptr 40
    o3 <- peekByteOff ptr 48
    addr <- peekByteOff ptr 56
    return (BNLowLevelILInstruction op attr sz flg srcOp o0 o1 o2 o3 addr)
  poke ptr (BNLowLevelILInstruction op attr sz flg srcOp o0 o1 o2 o3 addr) = do
    pokeByteOff ptr 0 op
    pokeByteOff ptr 4 attr
    pokeByteOff ptr 8 sz
    pokeByteOff ptr 16 flg
    pokeByteOff ptr 20 srcOp
    pokeByteOff ptr 24 o0
    pokeByteOff ptr 32 o1
    pokeByteOff ptr 40 o2
    pokeByteOff ptr 48 o3
    pokeByteOff ptr 56 addr

data BNLowLevelILOperation = LLIL_NOP | LLIL_SET_REG | LLIL_SET_REG_SPLIT | LLIL_SET_FLAG | LLIL_SET_REG_STACK_REL | LLIL_REG_STACK_PUSH | LLIL_ASSERT | LLIL_FORCE_VER | LLIL_LOAD | LLIL_STORE | LLIL_PUSH | LLIL_POP | LLIL_REG | LLIL_REG_SPLIT | LLIL_REG_STACK_REL | LLIL_REG_STACK_POP | LLIL_REG_STACK_FREE_REG | LLIL_REG_STACK_FREE_REL | LLIL_CONST | LLIL_CONST_PTR | LLIL_EXTERN_PTR | LLIL_FLOAT_CONST | LLIL_FLAG | LLIL_FLAG_BIT | LLIL_ADD | LLIL_ADC | LLIL_SUB | LLIL_SBB | LLIL_AND | LLIL_OR | LLIL_XOR | LLIL_LSL | LLIL_LSR | LLIL_ASR | LLIL_ROL | LLIL_RLC | LLIL_ROR | LLIL_RRC | LLIL_MUL | LLIL_MULU_DP | LLIL_MULS_DP | LLIL_DIVU | LLIL_DIVU_DP | LLIL_DIVS | LLIL_DIVS_DP | LLIL_MODU | LLIL_MODU_DP | LLIL_MODS | LLIL_MODS_DP | LLIL_NEG | LLIL_NOT | LLIL_SX | LLIL_ZX | LLIL_LOW_PART | LLIL_JUMP | LLIL_JUMP_TO | LLIL_CALL | LLIL_CALL_STACK_ADJUST | LLIL_TAILCALL | LLIL_RET | LLIL_NORET | LLIL_IF | LLIL_GOTO | LLIL_FLAG_COND | LLIL_FLAG_GROUP | LLIL_CMP_E | LLIL_CMP_NE | LLIL_CMP_SLT | LLIL_CMP_ULT | LLIL_CMP_SLE | LLIL_CMP_ULE | LLIL_CMP_SGE | LLIL_CMP_UGE | LLIL_CMP_SGT | LLIL_CMP_UGT | LLIL_TEST_BIT | LLIL_BOOL_TO_INT | LLIL_ADD_OVERFLOW | LLIL_SYSCALL | LLIL_BP | LLIL_TRAP | LLIL_INTRINSIC | LLIL_UNDEF | LLIL_UNIMPL | LLIL_UNIMPL_MEM | LLIL_FADD | LLIL_FSUB | LLIL_FMUL | LLIL_FDIV | LLIL_FSQRT | LLIL_FNEG | LLIL_FABS | LLIL_FLOAT_TO_INT | LLIL_INT_TO_FLOAT | LLIL_FLOAT_CONV | LLIL_ROUND_TO_INT | LLIL_FLOOR | LLIL_CEIL | LLIL_FTRUNC | LLIL_FCMP_E | LLIL_FCMP_NE | LLIL_FCMP_LT | LLIL_FCMP_LE | LLIL_FCMP_GE | LLIL_FCMP_GT | LLIL_FCMP_O | LLIL_FCMP_UO | LLIL_SET_REG_SSA | LLIL_SET_REG_SSA_PARTIAL | LLIL_SET_REG_SPLIT_SSA | LLIL_SET_REG_STACK_REL_SSA | LLIL_SET_REG_STACK_ABS_SSA | LLIL_REG_SPLIT_DEST_SSA | LLIL_REG_STACK_DEST_SSA | LLIL_REG_SSA | LLIL_REG_SSA_PARTIAL | LLIL_REG_SPLIT_SSA | LLIL_REG_STACK_REL_SSA | LLIL_REG_STACK_ABS_SSA | LLIL_REG_STACK_FREE_REL_SSA | LLIL_REG_STACK_FREE_ABS_SSA | LLIL_SET_FLAG_SSA | LLIL_ASSERT_SSA | LLIL_FORCE_VER_SSA | LLIL_FLAG_SSA | LLIL_FLAG_BIT_SSA | LLIL_CALL_SSA | LLIL_SYSCALL_SSA | LLIL_TAILCALL_SSA | LLIL_CALL_PARAM | LLIL_CALL_STACK_SSA | LLIL_CALL_OUTPUT_SSA | LLIL_SEPARATE_PARAM_LIST_SSA | LLIL_SHARED_PARAM_SLOT_SSA | LLIL_MEMORY_INTRINSIC_OUTPUT_SSA | LLIL_LOAD_SSA | LLIL_STORE_SSA | LLIL_INTRINSIC_SSA | LLIL_MEMORY_INTRINSIC_SSA | LLIL_REG_PHI | LLIL_REG_STACK_PHI | LLIL_FLAG_PHI | LLIL_MEM_PHI
  deriving (Eq, Show, Enum)

data BNMediumLevelILOperation = MLIL_NOP | MLIL_SET_VAR | MLIL_SET_VAR_FIELD | MLIL_SET_VAR_SPLIT | MLIL_ASSERT | MLIL_FORCE_VER | MLIL_LOAD | MLIL_LOAD_STRUCT | MLIL_STORE | MLIL_STORE_STRUCT | MLIL_VAR | MLIL_VAR_FIELD | MLIL_VAR_SPLIT | MLIL_ADDRESS_OF | MLIL_ADDRESS_OF_FIELD | MLIL_CONST | MLIL_CONST_DATA | MLIL_CONST_PTR | MLIL_EXTERN_PTR | MLIL_FLOAT_CONST | MLIL_IMPORT | MLIL_ADD | MLIL_ADC | MLIL_SUB | MLIL_SBB | MLIL_AND | MLIL_OR | MLIL_XOR | MLIL_LSL | MLIL_LSR | MLIL_ASR | MLIL_ROL | MLIL_RLC | MLIL_ROR | MLIL_RRC | MLIL_MUL | MLIL_MULU_DP | MLIL_MULS_DP | MLIL_DIVU | MLIL_DIVU_DP | MLIL_DIVS | MLIL_DIVS_DP | MLIL_MODU | MLIL_MODU_DP | MLIL_MODS | MLIL_MODS_DP | MLIL_NEG | MLIL_NOT | MLIL_SX | MLIL_ZX | MLIL_LOW_PART | MLIL_JUMP | MLIL_JUMP_TO | MLIL_RET_HINT | MLIL_CALL | MLIL_CALL_UNTYPED | MLIL_CALL_OUTPUT | MLIL_CALL_PARAM | MLIL_SEPARATE_PARAM_LIST | MLIL_SHARED_PARAM_SLOT | MLIL_RET | MLIL_NORET | MLIL_IF | MLIL_GOTO | MLIL_CMP_E | MLIL_CMP_NE | MLIL_CMP_SLT | MLIL_CMP_ULT | MLIL_CMP_SLE | MLIL_CMP_ULE | MLIL_CMP_SGE | MLIL_CMP_UGE | MLIL_CMP_SGT | MLIL_CMP_UGT | MLIL_TEST_BIT | MLIL_BOOL_TO_INT | MLIL_ADD_OVERFLOW | MLIL_SYSCALL | MLIL_SYSCALL_UNTYPED | MLIL_TAILCALL | MLIL_TAILCALL_UNTYPED | MLIL_INTRINSIC | MLIL_FREE_VAR_SLOT | MLIL_BP | MLIL_TRAP | MLIL_UNDEF | MLIL_UNIMPL | MLIL_UNIMPL_MEM | MLIL_FADD | MLIL_FSUB | MLIL_FMUL | MLIL_FDIV | MLIL_FSQRT | MLIL_FNEG | MLIL_FABS | MLIL_FLOAT_TO_INT | MLIL_INT_TO_FLOAT | MLIL_FLOAT_CONV | MLIL_ROUND_TO_INT | MLIL_FLOOR | MLIL_CEIL | MLIL_FTRUNC | MLIL_FCMP_E | MLIL_FCMP_NE | MLIL_FCMP_LT | MLIL_FCMP_LE | MLIL_FCMP_GE | MLIL_FCMP_GT | MLIL_FCMP_O | MLIL_FCMP_UO | MLIL_SET_VAR_SSA | MLIL_SET_VAR_SSA_FIELD | MLIL_SET_VAR_SPLIT_SSA | MLIL_SET_VAR_ALIASED | MLIL_SET_VAR_ALIASED_FIELD | MLIL_VAR_SSA | MLIL_VAR_SSA_FIELD | MLIL_VAR_ALIASED | MLIL_VAR_ALIASED_FIELD | MLIL_VAR_SPLIT_SSA | MLIL_ASSERT_SSA | MLIL_FORCE_VER_SSA | MLIL_CALL_SSA | MLIL_CALL_UNTYPED_SSA | MLIL_SYSCALL_SSA | MLIL_SYSCALL_UNTYPED_SSA | MLIL_TAILCALL_SSA | MLIL_TAILCALL_UNTYPED_SSA | MLIL_CALL_PARAM_SSA | MLIL_CALL_OUTPUT_SSA | MLIL_MEMORY_INTRINSIC_OUTPUT_SSA | MLIL_LOAD_SSA | MLIL_LOAD_STRUCT_SSA | MLIL_STORE_SSA | MLIL_STORE_STRUCT_SSA | MLIL_INTRINSIC_SSA | MLIL_MEMORY_INTRINSIC_SSA | MLIL_FREE_VAR_SLOT_SSA | MLIL_VAR_PHI | MLIL_MEM_PHI
  deriving (Eq, Show, Enum)

data BNMediumLevelILInstruction = BNMediumLevelILInstruction
  { mlOperation :: !BNMediumLevelILOperation,
    mlAttributes :: !Word32,
    mlSourceOperand :: !Word32,
    mlSize :: !CSize,
    mlOp0 :: !Word64,
    mlOp1 :: !Word64,
    mlOp2 :: !Word64,
    mlOp3 :: !Word64,
    mlOp4 :: !Word64,
    mlAddress :: !Word64
  }
  deriving (Eq, Show)

instance Storable BNMediumLevelILInstruction where
  sizeOf _ = 72
  alignment _ = Binja.Types.alignmentS
  peek ptr = do
    op <- peekByteOff ptr 0 :: IO Word32
    attr <- peekByteOff ptr 4 :: IO Word32
    srcOp <- peekByteOff ptr 8 :: IO Word32
    sz <- peekByteOff ptr 16 :: IO CSize
    o0 <- peekByteOff ptr 24 :: IO Word64
    o1 <- peekByteOff ptr 32 :: IO Word64
    o2 <- peekByteOff ptr 40 :: IO Word64
    o3 <- peekByteOff ptr 48 :: IO Word64
    o4 <- peekByteOff ptr 56 :: IO Word64
    addr <- peekByteOff ptr 64 :: IO Word64
    return (BNMediumLevelILInstruction (toEnum $ fromIntegral op) attr srcOp sz o0 o1 o2 o3 o4 addr)
  poke ptr (BNMediumLevelILInstruction op attr srcOp sz o0 o1 o2 o3 o4 addr) = do
    pokeByteOff ptr 0 $ fromEnum op
    pokeByteOff ptr 4 attr
    pokeByteOff ptr 8 srcOp
    pokeByteOff ptr 16 sz
    pokeByteOff ptr 24 o0
    pokeByteOff ptr 32 o1
    pokeByteOff ptr 40 o2
    pokeByteOff ptr 48 o3
    pokeByteOff ptr 56 o4
    pokeByteOff ptr 64 addr

data BNRegisterValueType
  = UndeterminedValue
  | EntryValue
  | ConstantValue
  | ConstantPointerValue
  | ExternalPointerValue
  | StackFrameOffset
  | ReturnAddressValue
  | ImportedAddressValue
  | SignedRangeValue
  | UnsignedRangeValue
  | LookupTableValue
  | InSetOfValues
  | NotInSetOfValues
  | ConstantDataValue
  | ConstantDataZeroExtendValue
  | ConstantDataSignExtendValue
  | ConstantDataAggregateValue
  deriving (Eq, Show)

instance Enum BNRegisterValueType where
  fromEnum UndeterminedValue = 0
  fromEnum EntryValue = 1
  fromEnum ConstantValue = 2
  fromEnum ConstantPointerValue = 3
  fromEnum ExternalPointerValue = 4
  fromEnum StackFrameOffset = 5
  fromEnum ReturnAddressValue = 6
  fromEnum ImportedAddressValue = 7
  fromEnum SignedRangeValue = 8
  fromEnum UnsignedRangeValue = 9
  fromEnum LookupTableValue = 10
  fromEnum InSetOfValues = 11
  fromEnum NotInSetOfValues = 12
  fromEnum ConstantDataValue = 0x8000
  fromEnum ConstantDataZeroExtendValue = 0x8001
  fromEnum ConstantDataSignExtendValue = 0x8002
  fromEnum ConstantDataAggregateValue = 0x8003

  toEnum 0x0000 = UndeterminedValue
  toEnum 0x0001 = EntryValue
  toEnum 0x0002 = ConstantValue
  toEnum 0x0003 = ConstantPointerValue
  toEnum 0x0004 = ExternalPointerValue
  toEnum 0x0005 = StackFrameOffset
  toEnum 0x0006 = ReturnAddressValue
  toEnum 0x0007 = ImportedAddressValue
  toEnum 0x0008 = SignedRangeValue
  toEnum 0x0009 = UnsignedRangeValue
  toEnum 0x000A = LookupTableValue
  toEnum 0x000B = InSetOfValues
  toEnum 0x000C = NotInSetOfValues
  toEnum 0x8000 = ConstantDataValue
  toEnum 0x8001 = ConstantDataZeroExtendValue
  toEnum 0x8002 = ConstantDataSignExtendValue
  toEnum 0x8003 = ConstantDataAggregateValue
  toEnum n = error $ "BNRegisterValueType.toEnum: invalid tag " ++ show n

instance Storable BNReferenceSource where
  sizeOf _ = 24
  alignment _ = Binja.Types.alignmentS
  peek ptr = do
    f <- peekByteOff ptr 0 :: IO BNFunctionPtr
    a <- peekByteOff ptr 8 :: IO BNArchPtr
    addr <- peekByteOff ptr 16 :: IO Word64
    return $ BNReferenceSource f a addr
  poke ptr (BNReferenceSource f a addr) = do
    pokeByteOff ptr 0 f
    pokeByteOff ptr 8 a
    pokeByteOff ptr 16 addr

data BNReferenceSource = BNReferenceSource
  { bnFunc :: !BNFunctionPtr,
    bnArch :: !BNArchPtr,
    bnAddr :: !Word64
  }
  deriving (Show, Eq)

data Arm64Intrinsic = ARM64_INTRIN_AUTDA | ARM64_INTRIN_AUTDB | ARM64_INTRIN_AUTIA | ARM64_INTRIN_AUTIB | ARM64_INTRIN_DC | ARM64_INTRIN_DMB | ARM64_INTRIN_DSB | ARM64_INTRIN_ESB | ARM64_INTRIN_HINT_BTI | ARM64_INTRIN_HINT_CSDB | ARM64_INTRIN_HINT_DGH | ARM64_INTRIN_HINT_TSB | ARM64_INTRIN_ISB | ARM64_INTRIN_MRS | ARM64_INTRIN_MSR | ARM64_INTRIN_PACDA | ARM64_INTRIN_PACDB | ARM64_INTRIN_PACGA | ARM64_INTRIN_PACIA | ARM64_INTRIN_PACIB | ARM64_INTRIN_PRFM | ARM64_INTRIN_PSBCSYNC | ARM64_INTRIN_SEV | ARM64_INTRIN_SEVL | ARM64_INTRIN_WFE | ARM64_INTRIN_WFI | ARM64_INTRIN_XPACD | ARM64_INTRIN_XPACI | ARM64_INTRIN_YIELD | ARM64_INTRIN_ERET | ARM64_INTRIN_CLZ | ARM64_INTRIN_CLREX | ARM64_INTRIN_REV | ARM64_INTRIN_RBIT | ARM64_INTRIN_AESD | ARM64_INTRIN_AESE | ARM64_INTRIN_AESIMC | ARM64_INTRIN_AESMC | ARM64_INTRIN_LDXR | ARM64_INTRIN_LDXRB | ARM64_INTRIN_LDXRH | ARM64_INTRIN_LDAXR | ARM64_INTRIN_LDAXRB | ARM64_INTRIN_LDAXRH | ARM64_INTRIN_STXR | ARM64_INTRIN_STXRB | ARM64_INTRIN_STXRH | ARM64_INTRIN_STLXR | ARM64_INTRIN_STLXRB | ARM64_INTRIN_STLXRH | ARM64_INTRIN_TLBI | ARM64_INTRIN_TLBI_REG | ARM64_INTRIN_AT | ARM64_INTRIN_NORMAL_END
  deriving (Show)

instance Enum Arm64Intrinsic where
  fromEnum ARM64_INTRIN_AUTDA = 0
  fromEnum ARM64_INTRIN_AUTDB = 1
  fromEnum ARM64_INTRIN_AUTIA = 2
  fromEnum ARM64_INTRIN_AUTIB = 3
  fromEnum ARM64_INTRIN_DC = 4
  fromEnum ARM64_INTRIN_DMB = 5
  fromEnum ARM64_INTRIN_DSB = 6
  fromEnum ARM64_INTRIN_ESB = 7
  fromEnum ARM64_INTRIN_HINT_BTI = 8
  fromEnum ARM64_INTRIN_HINT_CSDB = 9
  fromEnum ARM64_INTRIN_HINT_DGH = 10
  fromEnum ARM64_INTRIN_HINT_TSB = 11
  fromEnum ARM64_INTRIN_ISB = 12
  fromEnum ARM64_INTRIN_MRS = 13
  fromEnum ARM64_INTRIN_MSR = 14
  fromEnum ARM64_INTRIN_PACDA = 15
  fromEnum ARM64_INTRIN_PACDB = 16
  fromEnum ARM64_INTRIN_PACGA = 17
  fromEnum ARM64_INTRIN_PACIA = 18
  fromEnum ARM64_INTRIN_PACIB = 19
  fromEnum ARM64_INTRIN_PRFM = 20
  fromEnum ARM64_INTRIN_PSBCSYNC = 21
  fromEnum ARM64_INTRIN_SEV = 22
  fromEnum ARM64_INTRIN_SEVL = 23
  fromEnum ARM64_INTRIN_WFE = 24
  fromEnum ARM64_INTRIN_WFI = 25
  fromEnum ARM64_INTRIN_XPACD = 26
  fromEnum ARM64_INTRIN_XPACI = 27
  fromEnum ARM64_INTRIN_YIELD = 28
  fromEnum ARM64_INTRIN_ERET = 29
  fromEnum ARM64_INTRIN_CLZ = 30
  fromEnum ARM64_INTRIN_CLREX = 31
  fromEnum ARM64_INTRIN_REV = 32
  fromEnum ARM64_INTRIN_RBIT = 33
  fromEnum ARM64_INTRIN_AESD = 34
  fromEnum ARM64_INTRIN_AESE = 35
  fromEnum ARM64_INTRIN_AESIMC = 36
  fromEnum ARM64_INTRIN_AESMC = 37
  fromEnum ARM64_INTRIN_LDXR = 38
  fromEnum ARM64_INTRIN_LDXRB = 39
  fromEnum ARM64_INTRIN_LDXRH = 40
  fromEnum ARM64_INTRIN_LDAXR = 41
  fromEnum ARM64_INTRIN_LDAXRB = 42
  fromEnum ARM64_INTRIN_LDAXRH = 43
  fromEnum ARM64_INTRIN_STXR = 44
  fromEnum ARM64_INTRIN_STXRB = 45
  fromEnum ARM64_INTRIN_STXRH = 46
  fromEnum ARM64_INTRIN_STLXR = 47
  fromEnum ARM64_INTRIN_STLXRB = 48
  fromEnum ARM64_INTRIN_STLXRH = 49
  fromEnum ARM64_INTRIN_TLBI = 50
  fromEnum ARM64_INTRIN_TLBI_REG = 51
  fromEnum ARM64_INTRIN_AT = 52
  fromEnum ARM64_INTRIN_NORMAL_END = 53

  toEnum 0 = ARM64_INTRIN_AUTDA
  toEnum 1 = ARM64_INTRIN_AUTDB
  toEnum 2 = ARM64_INTRIN_AUTIA
  toEnum 3 = ARM64_INTRIN_AUTIB
  toEnum 4 = ARM64_INTRIN_DC
  toEnum 5 = ARM64_INTRIN_DMB
  toEnum 6 = ARM64_INTRIN_DSB
  toEnum 7 = ARM64_INTRIN_ESB
  toEnum 8 = ARM64_INTRIN_HINT_BTI
  toEnum 9 = ARM64_INTRIN_HINT_CSDB
  toEnum 10 = ARM64_INTRIN_HINT_DGH
  toEnum 11 = ARM64_INTRIN_HINT_TSB
  toEnum 12 = ARM64_INTRIN_ISB
  toEnum 13 = ARM64_INTRIN_MRS
  toEnum 14 = ARM64_INTRIN_MSR
  toEnum 15 = ARM64_INTRIN_PACDA
  toEnum 16 = ARM64_INTRIN_PACDB
  toEnum 17 = ARM64_INTRIN_PACGA
  toEnum 18 = ARM64_INTRIN_PACIA
  toEnum 19 = ARM64_INTRIN_PACIB
  toEnum 20 = ARM64_INTRIN_PRFM
  toEnum 21 = ARM64_INTRIN_PSBCSYNC
  toEnum 22 = ARM64_INTRIN_SEV
  toEnum 23 = ARM64_INTRIN_SEVL
  toEnum 24 = ARM64_INTRIN_WFE
  toEnum 25 = ARM64_INTRIN_WFI
  toEnum 26 = ARM64_INTRIN_XPACD
  toEnum 27 = ARM64_INTRIN_XPACI
  toEnum 28 = ARM64_INTRIN_YIELD
  toEnum 29 = ARM64_INTRIN_ERET
  toEnum 30 = ARM64_INTRIN_CLZ
  toEnum 31 = ARM64_INTRIN_CLREX
  toEnum 32 = ARM64_INTRIN_REV
  toEnum 33 = ARM64_INTRIN_RBIT
  toEnum 34 = ARM64_INTRIN_AESD
  toEnum 35 = ARM64_INTRIN_AESE
  toEnum 36 = ARM64_INTRIN_AESIMC
  toEnum 37 = ARM64_INTRIN_AESMC
  toEnum 38 = ARM64_INTRIN_LDXR
  toEnum 39 = ARM64_INTRIN_LDXRB
  toEnum 40 = ARM64_INTRIN_LDXRH
  toEnum 41 = ARM64_INTRIN_LDAXR
  toEnum 42 = ARM64_INTRIN_LDAXRB
  toEnum 43 = ARM64_INTRIN_LDAXRH
  toEnum 44 = ARM64_INTRIN_STXR
  toEnum 45 = ARM64_INTRIN_STXRB
  toEnum 46 = ARM64_INTRIN_STXRH
  toEnum 47 = ARM64_INTRIN_STLXR
  toEnum 48 = ARM64_INTRIN_STLXRB
  toEnum 49 = ARM64_INTRIN_STLXRH
  toEnum 50 = ARM64_INTRIN_TLBI
  toEnum 51 = ARM64_INTRIN_TLBI_REG
  toEnum 52 = ARM64_INTRIN_AT
  toEnum 53 = ARM64_INTRIN_NORMAL_END
  toEnum n = error $ "Arm64Intrinsic.toEnum: invalid tag " ++ show n

data ArmNeonIntrinsic = ARM64_INTRIN_VADD_S8 | ARM64_INTRIN_VADDQ_S8 | ARM64_INTRIN_VADD_S16 | ARM64_INTRIN_VADDQ_S16 | ARM64_INTRIN_VADD_S32 | ARM64_INTRIN_VADDQ_S32 | ARM64_INTRIN_VADD_S64 | ARM64_INTRIN_VADDQ_S64 | ARM64_INTRIN_VADD_U8 | ARM64_INTRIN_VADDQ_U8 | ARM64_INTRIN_VADD_U16 | ARM64_INTRIN_VADDQ_U16 | ARM64_INTRIN_VADD_U32 | ARM64_INTRIN_VADDQ_U32 | ARM64_INTRIN_VADD_U64 | ARM64_INTRIN_VADDQ_U64 | ARM64_INTRIN_VADD_F32 | ARM64_INTRIN_VADDQ_F32 | ARM64_INTRIN_VADD_F64 | ARM64_INTRIN_VADDQ_F64 | ARM64_INTRIN_VADDD_S64 | ARM64_INTRIN_VADDD_U64 | ARM64_INTRIN_VADDL_S8 | ARM64_INTRIN_VADDL_S16 | ARM64_INTRIN_VADDL_S32 | ARM64_INTRIN_VADDL_U8 | ARM64_INTRIN_VADDL_U16 | ARM64_INTRIN_VADDL_U32 | ARM64_INTRIN_VADDL_HIGH_S8 | ARM64_INTRIN_VADDL_HIGH_S16 | ARM64_INTRIN_VADDL_HIGH_S32 | ARM64_INTRIN_VADDL_HIGH_U8 | ARM64_INTRIN_VADDL_HIGH_U16 | ARM64_INTRIN_VADDL_HIGH_U32 | ARM64_INTRIN_VADDW_S8 | ARM64_INTRIN_VADDW_S16 | ARM64_INTRIN_VADDW_S32 | ARM64_INTRIN_VADDW_U8 | ARM64_INTRIN_VADDW_U16 | ARM64_INTRIN_VADDW_U32 | ARM64_INTRIN_VADDW_HIGH_S8 | ARM64_INTRIN_VADDW_HIGH_S16 | ARM64_INTRIN_VADDW_HIGH_S32 | ARM64_INTRIN_VADDW_HIGH_U8 | ARM64_INTRIN_VADDW_HIGH_U16 | ARM64_INTRIN_VADDW_HIGH_U32 | ARM64_INTRIN_VHADD_S8 | ARM64_INTRIN_VHADDQ_S8 | ARM64_INTRIN_VHADD_S16 | ARM64_INTRIN_VHADDQ_S16 | ARM64_INTRIN_VHADD_S32 | ARM64_INTRIN_VHADDQ_S32 | ARM64_INTRIN_VHADD_U8 | ARM64_INTRIN_VHADDQ_U8 | ARM64_INTRIN_VHADD_U16 | ARM64_INTRIN_VHADDQ_U16 | ARM64_INTRIN_VHADD_U32 | ARM64_INTRIN_VHADDQ_U32 | ARM64_INTRIN_VRHADD_S8 | ARM64_INTRIN_VRHADDQ_S8 | ARM64_INTRIN_VRHADD_S16 | ARM64_INTRIN_VRHADDQ_S16 | ARM64_INTRIN_VRHADD_S32 | ARM64_INTRIN_VRHADDQ_S32 | ARM64_INTRIN_VRHADD_U8 | ARM64_INTRIN_VRHADDQ_U8 | ARM64_INTRIN_VRHADD_U16 | ARM64_INTRIN_VRHADDQ_U16 | ARM64_INTRIN_VRHADD_U32 | ARM64_INTRIN_VRHADDQ_U32 | ARM64_INTRIN_VQADD_S8 | ARM64_INTRIN_VQADDQ_S8 | ARM64_INTRIN_VQADD_S16 | ARM64_INTRIN_VQADDQ_S16 | ARM64_INTRIN_VQADD_S32 | ARM64_INTRIN_VQADDQ_S32 | ARM64_INTRIN_VQADD_S64 | ARM64_INTRIN_VQADDQ_S64 | ARM64_INTRIN_VQADD_U8 | ARM64_INTRIN_VQADDQ_U8 | ARM64_INTRIN_VQADD_U16 | ARM64_INTRIN_VQADDQ_U16 | ARM64_INTRIN_VQADD_U32 | ARM64_INTRIN_VQADDQ_U32 | ARM64_INTRIN_VQADD_U64 | ARM64_INTRIN_VQADDQ_U64 | ARM64_INTRIN_VQADDB_S8 | ARM64_INTRIN_VQADDH_S16 | ARM64_INTRIN_VQADDS_S32 | ARM64_INTRIN_VQADDD_S64 | ARM64_INTRIN_VQADDB_U8 | ARM64_INTRIN_VQADDH_U16 | ARM64_INTRIN_VQADDS_U32 | ARM64_INTRIN_VQADDD_U64 | ARM64_INTRIN_VUQADD_S8 | ARM64_INTRIN_VUQADDQ_S8 | ARM64_INTRIN_VUQADD_S16 | ARM64_INTRIN_VUQADDQ_S16 | ARM64_INTRIN_VUQADD_S32 | ARM64_INTRIN_VUQADDQ_S32 | ARM64_INTRIN_VUQADD_S64 | ARM64_INTRIN_VUQADDQ_S64 | ARM64_INTRIN_VUQADDB_S8 | ARM64_INTRIN_VUQADDH_S16 | ARM64_INTRIN_VUQADDS_S32 | ARM64_INTRIN_VUQADDD_S64 | ARM64_INTRIN_VSQADD_U8 | ARM64_INTRIN_VSQADDQ_U8 | ARM64_INTRIN_VSQADD_U16 | ARM64_INTRIN_VSQADDQ_U16 | ARM64_INTRIN_VSQADD_U32 | ARM64_INTRIN_VSQADDQ_U32 | ARM64_INTRIN_VSQADD_U64 | ARM64_INTRIN_VSQADDQ_U64 | ARM64_INTRIN_VSQADDB_U8 | ARM64_INTRIN_VSQADDH_U16 | ARM64_INTRIN_VSQADDS_U32 | ARM64_INTRIN_VSQADDD_U64 | ARM64_INTRIN_VADDHN_S16 | ARM64_INTRIN_VADDHN_S32 | ARM64_INTRIN_VADDHN_S64 | ARM64_INTRIN_VADDHN_U16 | ARM64_INTRIN_VADDHN_U32 | ARM64_INTRIN_VADDHN_U64 | ARM64_INTRIN_VADDHN_HIGH_S16 | ARM64_INTRIN_VADDHN_HIGH_S32 | ARM64_INTRIN_VADDHN_HIGH_S64 | ARM64_INTRIN_VADDHN_HIGH_U16 | ARM64_INTRIN_VADDHN_HIGH_U32 | ARM64_INTRIN_VADDHN_HIGH_U64 | ARM64_INTRIN_VRADDHN_S16 | ARM64_INTRIN_VRADDHN_S32 | ARM64_INTRIN_VRADDHN_S64 | ARM64_INTRIN_VRADDHN_U16 | ARM64_INTRIN_VRADDHN_U32 | ARM64_INTRIN_VRADDHN_U64 | ARM64_INTRIN_VRADDHN_HIGH_S16 | ARM64_INTRIN_VRADDHN_HIGH_S32 | ARM64_INTRIN_VRADDHN_HIGH_S64 | ARM64_INTRIN_VRADDHN_HIGH_U16 | ARM64_INTRIN_VRADDHN_HIGH_U32 | ARM64_INTRIN_VRADDHN_HIGH_U64 | ARM64_INTRIN_VMUL_S8 | ARM64_INTRIN_VMULQ_S8 | ARM64_INTRIN_VMUL_S16 | ARM64_INTRIN_VMULQ_S16 | ARM64_INTRIN_VMUL_S32 | ARM64_INTRIN_VMULQ_S32 | ARM64_INTRIN_VMUL_U8 | ARM64_INTRIN_VMULQ_U8 | ARM64_INTRIN_VMUL_U16 | ARM64_INTRIN_VMULQ_U16 | ARM64_INTRIN_VMUL_U32 | ARM64_INTRIN_VMULQ_U32 | ARM64_INTRIN_VMUL_F32 | ARM64_INTRIN_VMULQ_F32 | ARM64_INTRIN_VMUL_P8 | ARM64_INTRIN_VMULQ_P8 | ARM64_INTRIN_VMUL_F64 | ARM64_INTRIN_VMULQ_F64 | ARM64_INTRIN_VMULX_F32 | ARM64_INTRIN_VMULXQ_F32 | ARM64_INTRIN_VMULX_F64 | ARM64_INTRIN_VMULXQ_F64 | ARM64_INTRIN_VMULXS_F32 | ARM64_INTRIN_VMULXD_F64 | ARM64_INTRIN_VMULX_LANE_F32 | ARM64_INTRIN_VMULXQ_LANE_F32 | ARM64_INTRIN_VMULX_LANE_F64 | ARM64_INTRIN_VMULXQ_LANE_F64 | ARM64_INTRIN_VMULXS_LANE_F32 | ARM64_INTRIN_VMULXD_LANE_F64 | ARM64_INTRIN_VMULX_LANEQ_F32 | ARM64_INTRIN_VMULXQ_LANEQ_F32 | ARM64_INTRIN_VMULX_LANEQ_F64 | ARM64_INTRIN_VMULXQ_LANEQ_F64 | ARM64_INTRIN_VMULXS_LANEQ_F32 | ARM64_INTRIN_VMULXD_LANEQ_F64 | ARM64_INTRIN_VDIV_F32 | ARM64_INTRIN_VDIVQ_F32 | ARM64_INTRIN_VDIV_F64 | ARM64_INTRIN_VDIVQ_F64 | ARM64_INTRIN_VMLA_S8 | ARM64_INTRIN_VMLAQ_S8 | ARM64_INTRIN_VMLA_S16 | ARM64_INTRIN_VMLAQ_S16 | ARM64_INTRIN_VMLA_S32 | ARM64_INTRIN_VMLAQ_S32 | ARM64_INTRIN_VMLA_U8 | ARM64_INTRIN_VMLAQ_U8 | ARM64_INTRIN_VMLA_U16 | ARM64_INTRIN_VMLAQ_U16 | ARM64_INTRIN_VMLA_U32 | ARM64_INTRIN_VMLAQ_U32 | ARM64_INTRIN_VMLA_F32 | ARM64_INTRIN_VMLAQ_F32 | ARM64_INTRIN_VMLA_F64 | ARM64_INTRIN_VMLAQ_F64 | ARM64_INTRIN_VMLAL_S8 | ARM64_INTRIN_VMLAL_S16 | ARM64_INTRIN_VMLAL_S32 | ARM64_INTRIN_VMLAL_U8 | ARM64_INTRIN_VMLAL_U16 | ARM64_INTRIN_VMLAL_U32 | ARM64_INTRIN_VMLAL_HIGH_S8 | ARM64_INTRIN_VMLAL_HIGH_S16 | ARM64_INTRIN_VMLAL_HIGH_S32 | ARM64_INTRIN_VMLAL_HIGH_U8 | ARM64_INTRIN_VMLAL_HIGH_U16 | ARM64_INTRIN_VMLAL_HIGH_U32 | ARM64_INTRIN_VMLS_S8 | ARM64_INTRIN_VMLSQ_S8 | ARM64_INTRIN_VMLS_S16 | ARM64_INTRIN_VMLSQ_S16 | ARM64_INTRIN_VMLS_S32 | ARM64_INTRIN_VMLSQ_S32 | ARM64_INTRIN_VMLS_U8 | ARM64_INTRIN_VMLSQ_U8 | ARM64_INTRIN_VMLS_U16 | ARM64_INTRIN_VMLSQ_U16 | ARM64_INTRIN_VMLS_U32 | ARM64_INTRIN_VMLSQ_U32 | ARM64_INTRIN_VMLS_F32 | ARM64_INTRIN_VMLSQ_F32 | ARM64_INTRIN_VMLS_F64 | ARM64_INTRIN_VMLSQ_F64 | ARM64_INTRIN_VMLSL_S8 | ARM64_INTRIN_VMLSL_S16 | ARM64_INTRIN_VMLSL_S32 | ARM64_INTRIN_VMLSL_U8 | ARM64_INTRIN_VMLSL_U16 | ARM64_INTRIN_VMLSL_U32 | ARM64_INTRIN_VMLSL_HIGH_S8 | ARM64_INTRIN_VMLSL_HIGH_S16 | ARM64_INTRIN_VMLSL_HIGH_S32 | ARM64_INTRIN_VMLSL_HIGH_U8 | ARM64_INTRIN_VMLSL_HIGH_U16 | ARM64_INTRIN_VMLSL_HIGH_U32 | ARM64_INTRIN_VFMA_F32 | ARM64_INTRIN_VFMAQ_F32 | ARM64_INTRIN_VFMA_F64 | ARM64_INTRIN_VFMAQ_F64 | ARM64_INTRIN_VFMA_LANE_F32 | ARM64_INTRIN_VFMAQ_LANE_F32 | ARM64_INTRIN_VFMA_LANE_F64 | ARM64_INTRIN_VFMAQ_LANE_F64 | ARM64_INTRIN_VFMAS_LANE_F32 | ARM64_INTRIN_VFMAD_LANE_F64 | ARM64_INTRIN_VFMA_LANEQ_F32 | ARM64_INTRIN_VFMAQ_LANEQ_F32 | ARM64_INTRIN_VFMA_LANEQ_F64 | ARM64_INTRIN_VFMAQ_LANEQ_F64 | ARM64_INTRIN_VFMAS_LANEQ_F32 | ARM64_INTRIN_VFMAD_LANEQ_F64 | ARM64_INTRIN_VFMS_F32 | ARM64_INTRIN_VFMSQ_F32 | ARM64_INTRIN_VFMS_F64 | ARM64_INTRIN_VFMSQ_F64 | ARM64_INTRIN_VFMS_LANE_F32 | ARM64_INTRIN_VFMSQ_LANE_F32 | ARM64_INTRIN_VFMS_LANE_F64 | ARM64_INTRIN_VFMSQ_LANE_F64 | ARM64_INTRIN_VFMSS_LANE_F32 | ARM64_INTRIN_VFMSD_LANE_F64 | ARM64_INTRIN_VFMS_LANEQ_F32 | ARM64_INTRIN_VFMSQ_LANEQ_F32 | ARM64_INTRIN_VFMS_LANEQ_F64 | ARM64_INTRIN_VFMSQ_LANEQ_F64 | ARM64_INTRIN_VFMSS_LANEQ_F32 | ARM64_INTRIN_VFMSD_LANEQ_F64 | ARM64_INTRIN_VQDMULH_S16 | ARM64_INTRIN_VQDMULHQ_S16 | ARM64_INTRIN_VQDMULH_S32 | ARM64_INTRIN_VQDMULHQ_S32 | ARM64_INTRIN_VQDMULHH_S16 | ARM64_INTRIN_VQDMULHS_S32 | ARM64_INTRIN_VQRDMULH_S16 | ARM64_INTRIN_VQRDMULHQ_S16 | ARM64_INTRIN_VQRDMULH_S32 | ARM64_INTRIN_VQRDMULHQ_S32 | ARM64_INTRIN_VQRDMULHH_S16 | ARM64_INTRIN_VQRDMULHS_S32 | ARM64_INTRIN_VQDMLAL_S16 | ARM64_INTRIN_VQDMLAL_S32 | ARM64_INTRIN_VQDMLALH_S16 | ARM64_INTRIN_VQDMLALS_S32 | ARM64_INTRIN_VQDMLAL_HIGH_S16 | ARM64_INTRIN_VQDMLAL_HIGH_S32 | ARM64_INTRIN_VQDMLSL_S16 | ARM64_INTRIN_VQDMLSL_S32 | ARM64_INTRIN_VQDMLSLH_S16 | ARM64_INTRIN_VQDMLSLS_S32 | ARM64_INTRIN_VQDMLSL_HIGH_S16 | ARM64_INTRIN_VQDMLSL_HIGH_S32 | ARM64_INTRIN_VMULL_S8 | ARM64_INTRIN_VMULL_S16 | ARM64_INTRIN_VMULL_S32 | ARM64_INTRIN_VMULL_U8 | ARM64_INTRIN_VMULL_U16 | ARM64_INTRIN_VMULL_U32 | ARM64_INTRIN_VMULL_P8 | ARM64_INTRIN_VMULL_HIGH_S8 | ARM64_INTRIN_VMULL_HIGH_S16 | ARM64_INTRIN_VMULL_HIGH_S32 | ARM64_INTRIN_VMULL_HIGH_U8 | ARM64_INTRIN_VMULL_HIGH_U16 | ARM64_INTRIN_VMULL_HIGH_U32 | ARM64_INTRIN_VMULL_HIGH_P8 | ARM64_INTRIN_VQDMULL_S16 | ARM64_INTRIN_VQDMULL_S32 | ARM64_INTRIN_VQDMULLH_S16 | ARM64_INTRIN_VQDMULLS_S32 | ARM64_INTRIN_VQDMULL_HIGH_S16 | ARM64_INTRIN_VQDMULL_HIGH_S32 | ARM64_INTRIN_VSUB_S8 | ARM64_INTRIN_VSUBQ_S8 | ARM64_INTRIN_VSUB_S16 | ARM64_INTRIN_VSUBQ_S16 | ARM64_INTRIN_VSUB_S32 | ARM64_INTRIN_VSUBQ_S32 | ARM64_INTRIN_VSUB_S64 | ARM64_INTRIN_VSUBQ_S64 | ARM64_INTRIN_VSUB_U8 | ARM64_INTRIN_VSUBQ_U8 | ARM64_INTRIN_VSUB_U16 | ARM64_INTRIN_VSUBQ_U16 | ARM64_INTRIN_VSUB_U32 | ARM64_INTRIN_VSUBQ_U32 | ARM64_INTRIN_VSUB_U64 | ARM64_INTRIN_VSUBQ_U64 | ARM64_INTRIN_VSUB_F32 | ARM64_INTRIN_VSUBQ_F32 | ARM64_INTRIN_VSUB_F64 | ARM64_INTRIN_VSUBQ_F64 | ARM64_INTRIN_VSUBD_S64 | ARM64_INTRIN_VSUBD_U64 | ARM64_INTRIN_VSUBL_S8 | ARM64_INTRIN_VSUBL_S16 | ARM64_INTRIN_VSUBL_S32 | ARM64_INTRIN_VSUBL_U8 | ARM64_INTRIN_VSUBL_U16 | ARM64_INTRIN_VSUBL_U32 | ARM64_INTRIN_VSUBL_HIGH_S8 | ARM64_INTRIN_VSUBL_HIGH_S16 | ARM64_INTRIN_VSUBL_HIGH_S32 | ARM64_INTRIN_VSUBL_HIGH_U8 | ARM64_INTRIN_VSUBL_HIGH_U16 | ARM64_INTRIN_VSUBL_HIGH_U32 | ARM64_INTRIN_VSUBW_S8 | ARM64_INTRIN_VSUBW_S16 | ARM64_INTRIN_VSUBW_S32 | ARM64_INTRIN_VSUBW_U8 | ARM64_INTRIN_VSUBW_U16 | ARM64_INTRIN_VSUBW_U32 | ARM64_INTRIN_VSUBW_HIGH_S8 | ARM64_INTRIN_VSUBW_HIGH_S16 | ARM64_INTRIN_VSUBW_HIGH_S32 | ARM64_INTRIN_VSUBW_HIGH_U8 | ARM64_INTRIN_VSUBW_HIGH_U16 | ARM64_INTRIN_VSUBW_HIGH_U32 | ARM64_INTRIN_VHSUB_S8 | ARM64_INTRIN_VHSUBQ_S8 | ARM64_INTRIN_VHSUB_S16 | ARM64_INTRIN_VHSUBQ_S16 | ARM64_INTRIN_VHSUB_S32 | ARM64_INTRIN_VHSUBQ_S32 | ARM64_INTRIN_VHSUB_U8 | ARM64_INTRIN_VHSUBQ_U8 | ARM64_INTRIN_VHSUB_U16 | ARM64_INTRIN_VHSUBQ_U16 | ARM64_INTRIN_VHSUB_U32 | ARM64_INTRIN_VHSUBQ_U32 | ARM64_INTRIN_VQSUB_S8 | ARM64_INTRIN_VQSUBQ_S8 | ARM64_INTRIN_VQSUB_S16 | ARM64_INTRIN_VQSUBQ_S16 | ARM64_INTRIN_VQSUB_S32 | ARM64_INTRIN_VQSUBQ_S32 | ARM64_INTRIN_VQSUB_S64 | ARM64_INTRIN_VQSUBQ_S64 | ARM64_INTRIN_VQSUB_U8 | ARM64_INTRIN_VQSUBQ_U8 | ARM64_INTRIN_VQSUB_U16 | ARM64_INTRIN_VQSUBQ_U16 | ARM64_INTRIN_VQSUB_U32 | ARM64_INTRIN_VQSUBQ_U32 | ARM64_INTRIN_VQSUB_U64 | ARM64_INTRIN_VQSUBQ_U64 | ARM64_INTRIN_VQSUBB_S8 | ARM64_INTRIN_VQSUBH_S16 | ARM64_INTRIN_VQSUBS_S32 | ARM64_INTRIN_VQSUBD_S64 | ARM64_INTRIN_VQSUBB_U8 | ARM64_INTRIN_VQSUBH_U16 | ARM64_INTRIN_VQSUBS_U32 | ARM64_INTRIN_VQSUBD_U64 | ARM64_INTRIN_VSUBHN_S16 | ARM64_INTRIN_VSUBHN_S32 | ARM64_INTRIN_VSUBHN_S64 | ARM64_INTRIN_VSUBHN_U16 | ARM64_INTRIN_VSUBHN_U32 | ARM64_INTRIN_VSUBHN_U64 | ARM64_INTRIN_VSUBHN_HIGH_S16 | ARM64_INTRIN_VSUBHN_HIGH_S32 | ARM64_INTRIN_VSUBHN_HIGH_S64 | ARM64_INTRIN_VSUBHN_HIGH_U16 | ARM64_INTRIN_VSUBHN_HIGH_U32 | ARM64_INTRIN_VSUBHN_HIGH_U64 | ARM64_INTRIN_VRSUBHN_S16 | ARM64_INTRIN_VRSUBHN_S32 | ARM64_INTRIN_VRSUBHN_S64 | ARM64_INTRIN_VRSUBHN_U16 | ARM64_INTRIN_VRSUBHN_U32 | ARM64_INTRIN_VRSUBHN_U64 | ARM64_INTRIN_VRSUBHN_HIGH_S16 | ARM64_INTRIN_VRSUBHN_HIGH_S32 | ARM64_INTRIN_VRSUBHN_HIGH_S64 | ARM64_INTRIN_VRSUBHN_HIGH_U16 | ARM64_INTRIN_VRSUBHN_HIGH_U32 | ARM64_INTRIN_VRSUBHN_HIGH_U64 | ARM64_INTRIN_VCEQ_S8 | ARM64_INTRIN_VCEQQ_S8 | ARM64_INTRIN_VCEQ_S16 | ARM64_INTRIN_VCEQQ_S16 | ARM64_INTRIN_VCEQ_S32 | ARM64_INTRIN_VCEQQ_S32 | ARM64_INTRIN_VCEQ_U8 | ARM64_INTRIN_VCEQQ_U8 | ARM64_INTRIN_VCEQ_U16 | ARM64_INTRIN_VCEQQ_U16 | ARM64_INTRIN_VCEQ_U32 | ARM64_INTRIN_VCEQQ_U32 | ARM64_INTRIN_VCEQ_F32 | ARM64_INTRIN_VCEQQ_F32 | ARM64_INTRIN_VCEQ_P8 | ARM64_INTRIN_VCEQQ_P8 | ARM64_INTRIN_VCEQ_S64 | ARM64_INTRIN_VCEQQ_S64 | ARM64_INTRIN_VCEQ_U64 | ARM64_INTRIN_VCEQQ_U64 | ARM64_INTRIN_VCEQ_P64 | ARM64_INTRIN_VCEQQ_P64 | ARM64_INTRIN_VCEQ_F64 | ARM64_INTRIN_VCEQQ_F64 | ARM64_INTRIN_VCEQD_S64 | ARM64_INTRIN_VCEQD_U64 | ARM64_INTRIN_VCEQS_F32 | ARM64_INTRIN_VCEQD_F64 | ARM64_INTRIN_VCEQZ_S8 | ARM64_INTRIN_VCEQZQ_S8 | ARM64_INTRIN_VCEQZ_S16 | ARM64_INTRIN_VCEQZQ_S16 | ARM64_INTRIN_VCEQZ_S32 | ARM64_INTRIN_VCEQZQ_S32 | ARM64_INTRIN_VCEQZ_U8 | ARM64_INTRIN_VCEQZQ_U8 | ARM64_INTRIN_VCEQZ_U16 | ARM64_INTRIN_VCEQZQ_U16 | ARM64_INTRIN_VCEQZ_U32 | ARM64_INTRIN_VCEQZQ_U32 | ARM64_INTRIN_VCEQZ_F32 | ARM64_INTRIN_VCEQZQ_F32 | ARM64_INTRIN_VCEQZ_P8 | ARM64_INTRIN_VCEQZQ_P8 | ARM64_INTRIN_VCEQZ_S64 | ARM64_INTRIN_VCEQZQ_S64 | ARM64_INTRIN_VCEQZ_U64 | ARM64_INTRIN_VCEQZQ_U64 | ARM64_INTRIN_VCEQZ_P64 | ARM64_INTRIN_VCEQZQ_P64 | ARM64_INTRIN_VCEQZ_F64 | ARM64_INTRIN_VCEQZQ_F64 | ARM64_INTRIN_VCEQZD_S64 | ARM64_INTRIN_VCEQZD_U64 | ARM64_INTRIN_VCEQZS_F32 | ARM64_INTRIN_VCEQZD_F64 | ARM64_INTRIN_VCGE_S8 | ARM64_INTRIN_VCGEQ_S8 | ARM64_INTRIN_VCGE_S16 | ARM64_INTRIN_VCGEQ_S16 | ARM64_INTRIN_VCGE_S32 | ARM64_INTRIN_VCGEQ_S32 | ARM64_INTRIN_VCGE_U8 | ARM64_INTRIN_VCGEQ_U8 | ARM64_INTRIN_VCGE_U16 | ARM64_INTRIN_VCGEQ_U16 | ARM64_INTRIN_VCGE_U32 | ARM64_INTRIN_VCGEQ_U32 | ARM64_INTRIN_VCGE_F32 | ARM64_INTRIN_VCGEQ_F32 | ARM64_INTRIN_VCGE_S64 | ARM64_INTRIN_VCGEQ_S64 | ARM64_INTRIN_VCGE_U64 | ARM64_INTRIN_VCGEQ_U64 | ARM64_INTRIN_VCGE_F64 | ARM64_INTRIN_VCGEQ_F64 | ARM64_INTRIN_VCGED_S64 | ARM64_INTRIN_VCGED_U64 | ARM64_INTRIN_VCGES_F32 | ARM64_INTRIN_VCGED_F64 | ARM64_INTRIN_VCGEZ_S8 | ARM64_INTRIN_VCGEZQ_S8 | ARM64_INTRIN_VCGEZ_S16 | ARM64_INTRIN_VCGEZQ_S16 | ARM64_INTRIN_VCGEZ_S32 | ARM64_INTRIN_VCGEZQ_S32 | ARM64_INTRIN_VCGEZ_S64 | ARM64_INTRIN_VCGEZQ_S64 | ARM64_INTRIN_VCGEZ_F32 | ARM64_INTRIN_VCGEZQ_F32 | ARM64_INTRIN_VCGEZ_F64 | ARM64_INTRIN_VCGEZQ_F64 | ARM64_INTRIN_VCGEZD_S64 | ARM64_INTRIN_VCGEZS_F32 | ARM64_INTRIN_VCGEZD_F64 | ARM64_INTRIN_VCLE_S8 | ARM64_INTRIN_VCLEQ_S8 | ARM64_INTRIN_VCLE_S16 | ARM64_INTRIN_VCLEQ_S16 | ARM64_INTRIN_VCLE_S32 | ARM64_INTRIN_VCLEQ_S32 | ARM64_INTRIN_VCLE_U8 | ARM64_INTRIN_VCLEQ_U8 | ARM64_INTRIN_VCLE_U16 | ARM64_INTRIN_VCLEQ_U16 | ARM64_INTRIN_VCLE_U32 | ARM64_INTRIN_VCLEQ_U32 | ARM64_INTRIN_VCLE_F32 | ARM64_INTRIN_VCLEQ_F32 | ARM64_INTRIN_VCLE_S64 | ARM64_INTRIN_VCLEQ_S64 | ARM64_INTRIN_VCLE_U64 | ARM64_INTRIN_VCLEQ_U64 | ARM64_INTRIN_VCLE_F64 | ARM64_INTRIN_VCLEQ_F64 | ARM64_INTRIN_VCLED_S64 | ARM64_INTRIN_VCLED_U64 | ARM64_INTRIN_VCLES_F32 | ARM64_INTRIN_VCLED_F64 | ARM64_INTRIN_VCLEZ_S8 | ARM64_INTRIN_VCLEZQ_S8 | ARM64_INTRIN_VCLEZ_S16 | ARM64_INTRIN_VCLEZQ_S16 | ARM64_INTRIN_VCLEZ_S32 | ARM64_INTRIN_VCLEZQ_S32 | ARM64_INTRIN_VCLEZ_S64 | ARM64_INTRIN_VCLEZQ_S64 | ARM64_INTRIN_VCLEZ_F32 | ARM64_INTRIN_VCLEZQ_F32 | ARM64_INTRIN_VCLEZ_F64 | ARM64_INTRIN_VCLEZQ_F64 | ARM64_INTRIN_VCLEZD_S64 | ARM64_INTRIN_VCLEZS_F32 | ARM64_INTRIN_VCLEZD_F64 | ARM64_INTRIN_VCGT_S8 | ARM64_INTRIN_VCGTQ_S8 | ARM64_INTRIN_VCGT_S16 | ARM64_INTRIN_VCGTQ_S16 | ARM64_INTRIN_VCGT_S32 | ARM64_INTRIN_VCGTQ_S32 | ARM64_INTRIN_VCGT_U8 | ARM64_INTRIN_VCGTQ_U8 | ARM64_INTRIN_VCGT_U16 | ARM64_INTRIN_VCGTQ_U16 | ARM64_INTRIN_VCGT_U32 | ARM64_INTRIN_VCGTQ_U32 | ARM64_INTRIN_VCGT_F32 | ARM64_INTRIN_VCGTQ_F32 | ARM64_INTRIN_VCGT_S64 | ARM64_INTRIN_VCGTQ_S64 | ARM64_INTRIN_VCGT_U64 | ARM64_INTRIN_VCGTQ_U64 | ARM64_INTRIN_VCGT_F64 | ARM64_INTRIN_VCGTQ_F64 | ARM64_INTRIN_VCGTD_S64 | ARM64_INTRIN_VCGTD_U64 | ARM64_INTRIN_VCGTS_F32 | ARM64_INTRIN_VCGTD_F64 | ARM64_INTRIN_VCGTZ_S8 | ARM64_INTRIN_VCGTZQ_S8 | ARM64_INTRIN_VCGTZ_S16 | ARM64_INTRIN_VCGTZQ_S16 | ARM64_INTRIN_VCGTZ_S32 | ARM64_INTRIN_VCGTZQ_S32 | ARM64_INTRIN_VCGTZ_S64 | ARM64_INTRIN_VCGTZQ_S64 | ARM64_INTRIN_VCGTZ_F32 | ARM64_INTRIN_VCGTZQ_F32 | ARM64_INTRIN_VCGTZ_F64 | ARM64_INTRIN_VCGTZQ_F64 | ARM64_INTRIN_VCGTZD_S64 | ARM64_INTRIN_VCGTZS_F32 | ARM64_INTRIN_VCGTZD_F64 | ARM64_INTRIN_VCLT_S8 | ARM64_INTRIN_VCLTQ_S8 | ARM64_INTRIN_VCLT_S16 | ARM64_INTRIN_VCLTQ_S16 | ARM64_INTRIN_VCLT_S32 | ARM64_INTRIN_VCLTQ_S32 | ARM64_INTRIN_VCLT_U8 | ARM64_INTRIN_VCLTQ_U8 | ARM64_INTRIN_VCLT_U16 | ARM64_INTRIN_VCLTQ_U16 | ARM64_INTRIN_VCLT_U32 | ARM64_INTRIN_VCLTQ_U32 | ARM64_INTRIN_VCLT_F32 | ARM64_INTRIN_VCLTQ_F32 | ARM64_INTRIN_VCLT_S64 | ARM64_INTRIN_VCLTQ_S64 | ARM64_INTRIN_VCLT_U64 | ARM64_INTRIN_VCLTQ_U64 | ARM64_INTRIN_VCLT_F64 | ARM64_INTRIN_VCLTQ_F64 | ARM64_INTRIN_VCLTD_S64 | ARM64_INTRIN_VCLTD_U64 | ARM64_INTRIN_VCLTS_F32 | ARM64_INTRIN_VCLTD_F64 | ARM64_INTRIN_VCLTZ_S8 | ARM64_INTRIN_VCLTZQ_S8 | ARM64_INTRIN_VCLTZ_S16 | ARM64_INTRIN_VCLTZQ_S16 | ARM64_INTRIN_VCLTZ_S32 | ARM64_INTRIN_VCLTZQ_S32 | ARM64_INTRIN_VCLTZ_S64 | ARM64_INTRIN_VCLTZQ_S64 | ARM64_INTRIN_VCLTZ_F32 | ARM64_INTRIN_VCLTZQ_F32 | ARM64_INTRIN_VCLTZ_F64 | ARM64_INTRIN_VCLTZQ_F64 | ARM64_INTRIN_VCLTZD_S64 | ARM64_INTRIN_VCLTZS_F32 | ARM64_INTRIN_VCLTZD_F64 | ARM64_INTRIN_VCAGE_F32 | ARM64_INTRIN_VCAGEQ_F32 | ARM64_INTRIN_VCAGE_F64 | ARM64_INTRIN_VCAGEQ_F64 | ARM64_INTRIN_VCAGES_F32 | ARM64_INTRIN_VCAGED_F64 | ARM64_INTRIN_VCALE_F32 | ARM64_INTRIN_VCALEQ_F32 | ARM64_INTRIN_VCALE_F64 | ARM64_INTRIN_VCALEQ_F64 | ARM64_INTRIN_VCALES_F32 | ARM64_INTRIN_VCALED_F64 | ARM64_INTRIN_VCAGT_F32 | ARM64_INTRIN_VCAGTQ_F32 | ARM64_INTRIN_VCAGT_F64 | ARM64_INTRIN_VCAGTQ_F64 | ARM64_INTRIN_VCAGTS_F32 | ARM64_INTRIN_VCAGTD_F64 | ARM64_INTRIN_VCALT_F32 | ARM64_INTRIN_VCALTQ_F32 | ARM64_INTRIN_VCALT_F64 | ARM64_INTRIN_VCALTQ_F64 | ARM64_INTRIN_VCALTS_F32 | ARM64_INTRIN_VCALTD_F64 | ARM64_INTRIN_VTST_S8 | ARM64_INTRIN_VTSTQ_S8 | ARM64_INTRIN_VTST_S16 | ARM64_INTRIN_VTSTQ_S16 | ARM64_INTRIN_VTST_S32 | ARM64_INTRIN_VTSTQ_S32 | ARM64_INTRIN_VTST_U8 | ARM64_INTRIN_VTSTQ_U8 | ARM64_INTRIN_VTST_U16 | ARM64_INTRIN_VTSTQ_U16 | ARM64_INTRIN_VTST_U32 | ARM64_INTRIN_VTSTQ_U32 | ARM64_INTRIN_VTST_P8 | ARM64_INTRIN_VTSTQ_P8 | ARM64_INTRIN_VTST_S64 | ARM64_INTRIN_VTSTQ_S64 | ARM64_INTRIN_VTST_U64 | ARM64_INTRIN_VTSTQ_U64 | ARM64_INTRIN_VTST_P64 | ARM64_INTRIN_VTSTQ_P64 | ARM64_INTRIN_VTSTD_S64 | ARM64_INTRIN_VTSTD_U64 | ARM64_INTRIN_VABD_S8 | ARM64_INTRIN_VABDQ_S8 | ARM64_INTRIN_VABD_S16 | ARM64_INTRIN_VABDQ_S16 | ARM64_INTRIN_VABD_S32 | ARM64_INTRIN_VABDQ_S32 | ARM64_INTRIN_VABD_U8 | ARM64_INTRIN_VABDQ_U8 | ARM64_INTRIN_VABD_U16 | ARM64_INTRIN_VABDQ_U16 | ARM64_INTRIN_VABD_U32 | ARM64_INTRIN_VABDQ_U32 | ARM64_INTRIN_VABD_F32 | ARM64_INTRIN_VABDQ_F32 | ARM64_INTRIN_VABD_F64 | ARM64_INTRIN_VABDQ_F64 | ARM64_INTRIN_VABDS_F32 | ARM64_INTRIN_VABDD_F64 | ARM64_INTRIN_VABDL_S8 | ARM64_INTRIN_VABDL_S16 | ARM64_INTRIN_VABDL_S32 | ARM64_INTRIN_VABDL_U8 | ARM64_INTRIN_VABDL_U16 | ARM64_INTRIN_VABDL_U32 | ARM64_INTRIN_VABDL_HIGH_S8 | ARM64_INTRIN_VABDL_HIGH_S16 | ARM64_INTRIN_VABDL_HIGH_S32 | ARM64_INTRIN_VABDL_HIGH_U8 | ARM64_INTRIN_VABDL_HIGH_U16 | ARM64_INTRIN_VABDL_HIGH_U32 | ARM64_INTRIN_VABA_S8 | ARM64_INTRIN_VABAQ_S8 | ARM64_INTRIN_VABA_S16 | ARM64_INTRIN_VABAQ_S16 | ARM64_INTRIN_VABA_S32 | ARM64_INTRIN_VABAQ_S32 | ARM64_INTRIN_VABA_U8 | ARM64_INTRIN_VABAQ_U8 | ARM64_INTRIN_VABA_U16 | ARM64_INTRIN_VABAQ_U16 | ARM64_INTRIN_VABA_U32 | ARM64_INTRIN_VABAQ_U32 | ARM64_INTRIN_VABAL_S8 | ARM64_INTRIN_VABAL_S16 | ARM64_INTRIN_VABAL_S32 | ARM64_INTRIN_VABAL_U8 | ARM64_INTRIN_VABAL_U16 | ARM64_INTRIN_VABAL_U32 | ARM64_INTRIN_VABAL_HIGH_S8 | ARM64_INTRIN_VABAL_HIGH_S16 | ARM64_INTRIN_VABAL_HIGH_S32 | ARM64_INTRIN_VABAL_HIGH_U8 | ARM64_INTRIN_VABAL_HIGH_U16 | ARM64_INTRIN_VABAL_HIGH_U32 | ARM64_INTRIN_VMAX_S8 | ARM64_INTRIN_VMAXQ_S8 | ARM64_INTRIN_VMAX_S16 | ARM64_INTRIN_VMAXQ_S16 | ARM64_INTRIN_VMAX_S32 | ARM64_INTRIN_VMAXQ_S32 | ARM64_INTRIN_VMAX_U8 | ARM64_INTRIN_VMAXQ_U8 | ARM64_INTRIN_VMAX_U16 | ARM64_INTRIN_VMAXQ_U16 | ARM64_INTRIN_VMAX_U32 | ARM64_INTRIN_VMAXQ_U32 | ARM64_INTRIN_VMAX_F32 | ARM64_INTRIN_VMAXQ_F32 | ARM64_INTRIN_VMAX_F64 | ARM64_INTRIN_VMAXQ_F64 | ARM64_INTRIN_VMIN_S8 | ARM64_INTRIN_VMINQ_S8 | ARM64_INTRIN_VMIN_S16 | ARM64_INTRIN_VMINQ_S16 | ARM64_INTRIN_VMIN_S32 | ARM64_INTRIN_VMINQ_S32 | ARM64_INTRIN_VMIN_U8 | ARM64_INTRIN_VMINQ_U8 | ARM64_INTRIN_VMIN_U16 | ARM64_INTRIN_VMINQ_U16 | ARM64_INTRIN_VMIN_U32 | ARM64_INTRIN_VMINQ_U32 | ARM64_INTRIN_VMIN_F32 | ARM64_INTRIN_VMINQ_F32 | ARM64_INTRIN_VMIN_F64 | ARM64_INTRIN_VMINQ_F64 | ARM64_INTRIN_VMAXNM_F32 | ARM64_INTRIN_VMAXNMQ_F32 | ARM64_INTRIN_VMAXNM_F64 | ARM64_INTRIN_VMAXNMQ_F64 | ARM64_INTRIN_VMINNM_F32 | ARM64_INTRIN_VMINNMQ_F32 | ARM64_INTRIN_VMINNM_F64 | ARM64_INTRIN_VMINNMQ_F64 | ARM64_INTRIN_VSHL_S8 | ARM64_INTRIN_VSHLQ_S8 | ARM64_INTRIN_VSHL_S16 | ARM64_INTRIN_VSHLQ_S16 | ARM64_INTRIN_VSHL_S32 | ARM64_INTRIN_VSHLQ_S32 | ARM64_INTRIN_VSHL_S64 | ARM64_INTRIN_VSHLQ_S64 | ARM64_INTRIN_VSHL_U8 | ARM64_INTRIN_VSHLQ_U8 | ARM64_INTRIN_VSHL_U16 | ARM64_INTRIN_VSHLQ_U16 | ARM64_INTRIN_VSHL_U32 | ARM64_INTRIN_VSHLQ_U32 | ARM64_INTRIN_VSHL_U64 | ARM64_INTRIN_VSHLQ_U64 | ARM64_INTRIN_VSHLD_S64 | ARM64_INTRIN_VSHLD_U64 | ARM64_INTRIN_VQSHL_S8 | ARM64_INTRIN_VQSHLQ_S8 | ARM64_INTRIN_VQSHL_S16 | ARM64_INTRIN_VQSHLQ_S16 | ARM64_INTRIN_VQSHL_S32 | ARM64_INTRIN_VQSHLQ_S32 | ARM64_INTRIN_VQSHL_S64 | ARM64_INTRIN_VQSHLQ_S64 | ARM64_INTRIN_VQSHL_U8 | ARM64_INTRIN_VQSHLQ_U8 | ARM64_INTRIN_VQSHL_U16 | ARM64_INTRIN_VQSHLQ_U16 | ARM64_INTRIN_VQSHL_U32 | ARM64_INTRIN_VQSHLQ_U32 | ARM64_INTRIN_VQSHL_U64 | ARM64_INTRIN_VQSHLQ_U64 | ARM64_INTRIN_VQSHLB_S8 | ARM64_INTRIN_VQSHLH_S16 | ARM64_INTRIN_VQSHLS_S32 | ARM64_INTRIN_VQSHLD_S64 | ARM64_INTRIN_VQSHLB_U8 | ARM64_INTRIN_VQSHLH_U16 | ARM64_INTRIN_VQSHLS_U32 | ARM64_INTRIN_VQSHLD_U64 | ARM64_INTRIN_VRSHL_S8 | ARM64_INTRIN_VRSHLQ_S8 | ARM64_INTRIN_VRSHL_S16 | ARM64_INTRIN_VRSHLQ_S16 | ARM64_INTRIN_VRSHL_S32 | ARM64_INTRIN_VRSHLQ_S32 | ARM64_INTRIN_VRSHL_S64 | ARM64_INTRIN_VRSHLQ_S64 | ARM64_INTRIN_VRSHL_U8 | ARM64_INTRIN_VRSHLQ_U8 | ARM64_INTRIN_VRSHL_U16 | ARM64_INTRIN_VRSHLQ_U16 | ARM64_INTRIN_VRSHL_U32 | ARM64_INTRIN_VRSHLQ_U32 | ARM64_INTRIN_VRSHL_U64 | ARM64_INTRIN_VRSHLQ_U64 | ARM64_INTRIN_VRSHLD_S64 | ARM64_INTRIN_VRSHLD_U64 | ARM64_INTRIN_VQRSHL_S8 | ARM64_INTRIN_VQRSHLQ_S8 | ARM64_INTRIN_VQRSHL_S16 | ARM64_INTRIN_VQRSHLQ_S16 | ARM64_INTRIN_VQRSHL_S32 | ARM64_INTRIN_VQRSHLQ_S32 | ARM64_INTRIN_VQRSHL_S64 | ARM64_INTRIN_VQRSHLQ_S64 | ARM64_INTRIN_VQRSHL_U8 | ARM64_INTRIN_VQRSHLQ_U8 | ARM64_INTRIN_VQRSHL_U16 | ARM64_INTRIN_VQRSHLQ_U16 | ARM64_INTRIN_VQRSHL_U32 | ARM64_INTRIN_VQRSHLQ_U32 | ARM64_INTRIN_VQRSHL_U64 | ARM64_INTRIN_VQRSHLQ_U64 | ARM64_INTRIN_VQRSHLB_S8 | ARM64_INTRIN_VQRSHLH_S16 | ARM64_INTRIN_VQRSHLS_S32 | ARM64_INTRIN_VQRSHLD_S64 | ARM64_INTRIN_VQRSHLB_U8 | ARM64_INTRIN_VQRSHLH_U16 | ARM64_INTRIN_VQRSHLS_U32 | ARM64_INTRIN_VQRSHLD_U64 | ARM64_INTRIN_VSHR_N_S8 | ARM64_INTRIN_VSHRQ_N_S8 | ARM64_INTRIN_VSHR_N_S16 | ARM64_INTRIN_VSHRQ_N_S16 | ARM64_INTRIN_VSHR_N_S32 | ARM64_INTRIN_VSHRQ_N_S32 | ARM64_INTRIN_VSHR_N_S64 | ARM64_INTRIN_VSHRQ_N_S64 | ARM64_INTRIN_VSHR_N_U8 | ARM64_INTRIN_VSHRQ_N_U8 | ARM64_INTRIN_VSHR_N_U16 | ARM64_INTRIN_VSHRQ_N_U16 | ARM64_INTRIN_VSHR_N_U32 | ARM64_INTRIN_VSHRQ_N_U32 | ARM64_INTRIN_VSHR_N_U64 | ARM64_INTRIN_VSHRQ_N_U64 | ARM64_INTRIN_VSHRD_N_S64 | ARM64_INTRIN_VSHRD_N_U64 | ARM64_INTRIN_VSHL_N_S8 | ARM64_INTRIN_VSHLQ_N_S8 | ARM64_INTRIN_VSHL_N_S16 | ARM64_INTRIN_VSHLQ_N_S16 | ARM64_INTRIN_VSHL_N_S32 | ARM64_INTRIN_VSHLQ_N_S32 | ARM64_INTRIN_VSHL_N_S64 | ARM64_INTRIN_VSHLQ_N_S64 | ARM64_INTRIN_VSHL_N_U8 | ARM64_INTRIN_VSHLQ_N_U8 | ARM64_INTRIN_VSHL_N_U16 | ARM64_INTRIN_VSHLQ_N_U16 | ARM64_INTRIN_VSHL_N_U32 | ARM64_INTRIN_VSHLQ_N_U32 | ARM64_INTRIN_VSHL_N_U64 | ARM64_INTRIN_VSHLQ_N_U64 | ARM64_INTRIN_VSHLD_N_S64 | ARM64_INTRIN_VSHLD_N_U64 | ARM64_INTRIN_VRSHR_N_S8 | ARM64_INTRIN_VRSHRQ_N_S8 | ARM64_INTRIN_VRSHR_N_S16 | ARM64_INTRIN_VRSHRQ_N_S16 | ARM64_INTRIN_VRSHR_N_S32 | ARM64_INTRIN_VRSHRQ_N_S32 | ARM64_INTRIN_VRSHR_N_S64 | ARM64_INTRIN_VRSHRQ_N_S64 | ARM64_INTRIN_VRSHR_N_U8 | ARM64_INTRIN_VRSHRQ_N_U8 | ARM64_INTRIN_VRSHR_N_U16 | ARM64_INTRIN_VRSHRQ_N_U16 | ARM64_INTRIN_VRSHR_N_U32 | ARM64_INTRIN_VRSHRQ_N_U32 | ARM64_INTRIN_VRSHR_N_U64 | ARM64_INTRIN_VRSHRQ_N_U64 | ARM64_INTRIN_VRSHRD_N_S64 | ARM64_INTRIN_VRSHRD_N_U64 | ARM64_INTRIN_VSRA_N_S8 | ARM64_INTRIN_VSRAQ_N_S8 | ARM64_INTRIN_VSRA_N_S16 | ARM64_INTRIN_VSRAQ_N_S16 | ARM64_INTRIN_VSRA_N_S32 | ARM64_INTRIN_VSRAQ_N_S32 | ARM64_INTRIN_VSRA_N_S64 | ARM64_INTRIN_VSRAQ_N_S64 | ARM64_INTRIN_VSRA_N_U8 | ARM64_INTRIN_VSRAQ_N_U8 | ARM64_INTRIN_VSRA_N_U16 | ARM64_INTRIN_VSRAQ_N_U16 | ARM64_INTRIN_VSRA_N_U32 | ARM64_INTRIN_VSRAQ_N_U32 | ARM64_INTRIN_VSRA_N_U64 | ARM64_INTRIN_VSRAQ_N_U64 | ARM64_INTRIN_VSRAD_N_S64 | ARM64_INTRIN_VSRAD_N_U64 | ARM64_INTRIN_VRSRA_N_S8 | ARM64_INTRIN_VRSRAQ_N_S8 | ARM64_INTRIN_VRSRA_N_S16 | ARM64_INTRIN_VRSRAQ_N_S16 | ARM64_INTRIN_VRSRA_N_S32 | ARM64_INTRIN_VRSRAQ_N_S32 | ARM64_INTRIN_VRSRA_N_S64 | ARM64_INTRIN_VRSRAQ_N_S64 | ARM64_INTRIN_VRSRA_N_U8 | ARM64_INTRIN_VRSRAQ_N_U8 | ARM64_INTRIN_VRSRA_N_U16 | ARM64_INTRIN_VRSRAQ_N_U16 | ARM64_INTRIN_VRSRA_N_U32 | ARM64_INTRIN_VRSRAQ_N_U32 | ARM64_INTRIN_VRSRA_N_U64 | ARM64_INTRIN_VRSRAQ_N_U64 | ARM64_INTRIN_VRSRAD_N_S64 | ARM64_INTRIN_VRSRAD_N_U64 | ARM64_INTRIN_VQSHL_N_S8 | ARM64_INTRIN_VQSHLQ_N_S8 | ARM64_INTRIN_VQSHL_N_S16 | ARM64_INTRIN_VQSHLQ_N_S16 | ARM64_INTRIN_VQSHL_N_S32 | ARM64_INTRIN_VQSHLQ_N_S32 | ARM64_INTRIN_VQSHL_N_S64 | ARM64_INTRIN_VQSHLQ_N_S64 | ARM64_INTRIN_VQSHL_N_U8 | ARM64_INTRIN_VQSHLQ_N_U8 | ARM64_INTRIN_VQSHL_N_U16 | ARM64_INTRIN_VQSHLQ_N_U16 | ARM64_INTRIN_VQSHL_N_U32 | ARM64_INTRIN_VQSHLQ_N_U32 | ARM64_INTRIN_VQSHL_N_U64 | ARM64_INTRIN_VQSHLQ_N_U64 | ARM64_INTRIN_VQSHLB_N_S8 | ARM64_INTRIN_VQSHLH_N_S16 | ARM64_INTRIN_VQSHLS_N_S32 | ARM64_INTRIN_VQSHLD_N_S64 | ARM64_INTRIN_VQSHLB_N_U8 | ARM64_INTRIN_VQSHLH_N_U16 | ARM64_INTRIN_VQSHLS_N_U32 | ARM64_INTRIN_VQSHLD_N_U64 | ARM64_INTRIN_VQSHLU_N_S8 | ARM64_INTRIN_VQSHLUQ_N_S8 | ARM64_INTRIN_VQSHLU_N_S16 | ARM64_INTRIN_VQSHLUQ_N_S16 | ARM64_INTRIN_VQSHLU_N_S32 | ARM64_INTRIN_VQSHLUQ_N_S32 | ARM64_INTRIN_VQSHLU_N_S64 | ARM64_INTRIN_VQSHLUQ_N_S64 | ARM64_INTRIN_VQSHLUB_N_S8 | ARM64_INTRIN_VQSHLUH_N_S16 | ARM64_INTRIN_VQSHLUS_N_S32 | ARM64_INTRIN_VQSHLUD_N_S64 | ARM64_INTRIN_VSHRN_N_S16 | ARM64_INTRIN_VSHRN_N_S32 | ARM64_INTRIN_VSHRN_N_S64 | ARM64_INTRIN_VSHRN_N_U16 | ARM64_INTRIN_VSHRN_N_U32 | ARM64_INTRIN_VSHRN_N_U64 | ARM64_INTRIN_VSHRN_HIGH_N_S16 | ARM64_INTRIN_VSHRN_HIGH_N_S32 | ARM64_INTRIN_VSHRN_HIGH_N_S64 | ARM64_INTRIN_VSHRN_HIGH_N_U16 | ARM64_INTRIN_VSHRN_HIGH_N_U32 | ARM64_INTRIN_VSHRN_HIGH_N_U64 | ARM64_INTRIN_VQSHRUN_N_S16 | ARM64_INTRIN_VQSHRUN_N_S32 | ARM64_INTRIN_VQSHRUN_N_S64 | ARM64_INTRIN_VQSHRUNH_N_S16 | ARM64_INTRIN_VQSHRUNS_N_S32 | ARM64_INTRIN_VQSHRUND_N_S64 | ARM64_INTRIN_VQSHRUN_HIGH_N_S16 | ARM64_INTRIN_VQSHRUN_HIGH_N_S32 | ARM64_INTRIN_VQSHRUN_HIGH_N_S64 | ARM64_INTRIN_VQRSHRUN_N_S16 | ARM64_INTRIN_VQRSHRUN_N_S32 | ARM64_INTRIN_VQRSHRUN_N_S64 | ARM64_INTRIN_VQRSHRUNH_N_S16 | ARM64_INTRIN_VQRSHRUNS_N_S32 | ARM64_INTRIN_VQRSHRUND_N_S64 | ARM64_INTRIN_VQRSHRUN_HIGH_N_S16 | ARM64_INTRIN_VQRSHRUN_HIGH_N_S32 | ARM64_INTRIN_VQRSHRUN_HIGH_N_S64 | ARM64_INTRIN_VQSHRN_N_S16 | ARM64_INTRIN_VQSHRN_N_S32 | ARM64_INTRIN_VQSHRN_N_S64 | ARM64_INTRIN_VQSHRN_N_U16 | ARM64_INTRIN_VQSHRN_N_U32 | ARM64_INTRIN_VQSHRN_N_U64 | ARM64_INTRIN_VQSHRNH_N_S16 | ARM64_INTRIN_VQSHRNS_N_S32 | ARM64_INTRIN_VQSHRND_N_S64 | ARM64_INTRIN_VQSHRNH_N_U16 | ARM64_INTRIN_VQSHRNS_N_U32 | ARM64_INTRIN_VQSHRND_N_U64 | ARM64_INTRIN_VQSHRN_HIGH_N_S16 | ARM64_INTRIN_VQSHRN_HIGH_N_S32 | ARM64_INTRIN_VQSHRN_HIGH_N_S64 | ARM64_INTRIN_VQSHRN_HIGH_N_U16 | ARM64_INTRIN_VQSHRN_HIGH_N_U32 | ARM64_INTRIN_VQSHRN_HIGH_N_U64 | ARM64_INTRIN_VRSHRN_N_S16 | ARM64_INTRIN_VRSHRN_N_S32 | ARM64_INTRIN_VRSHRN_N_S64 | ARM64_INTRIN_VRSHRN_N_U16 | ARM64_INTRIN_VRSHRN_N_U32 | ARM64_INTRIN_VRSHRN_N_U64 | ARM64_INTRIN_VRSHRN_HIGH_N_S16 | ARM64_INTRIN_VRSHRN_HIGH_N_S32 | ARM64_INTRIN_VRSHRN_HIGH_N_S64 | ARM64_INTRIN_VRSHRN_HIGH_N_U16 | ARM64_INTRIN_VRSHRN_HIGH_N_U32 | ARM64_INTRIN_VRSHRN_HIGH_N_U64 | ARM64_INTRIN_VQRSHRN_N_S16 | ARM64_INTRIN_VQRSHRN_N_S32 | ARM64_INTRIN_VQRSHRN_N_S64 | ARM64_INTRIN_VQRSHRN_N_U16 | ARM64_INTRIN_VQRSHRN_N_U32 | ARM64_INTRIN_VQRSHRN_N_U64 | ARM64_INTRIN_VQRSHRNH_N_S16 | ARM64_INTRIN_VQRSHRNS_N_S32 | ARM64_INTRIN_VQRSHRND_N_S64 | ARM64_INTRIN_VQRSHRNH_N_U16 | ARM64_INTRIN_VQRSHRNS_N_U32 | ARM64_INTRIN_VQRSHRND_N_U64 | ARM64_INTRIN_VQRSHRN_HIGH_N_S16 | ARM64_INTRIN_VQRSHRN_HIGH_N_S32 | ARM64_INTRIN_VQRSHRN_HIGH_N_S64 | ARM64_INTRIN_VQRSHRN_HIGH_N_U16 | ARM64_INTRIN_VQRSHRN_HIGH_N_U32 | ARM64_INTRIN_VQRSHRN_HIGH_N_U64 | ARM64_INTRIN_VSHLL_N_S8 | ARM64_INTRIN_VSHLL_N_S16 | ARM64_INTRIN_VSHLL_N_S32 | ARM64_INTRIN_VSHLL_N_U8 | ARM64_INTRIN_VSHLL_N_U16 | ARM64_INTRIN_VSHLL_N_U32 | ARM64_INTRIN_VSHLL_HIGH_N_S8 | ARM64_INTRIN_VSHLL_HIGH_N_S16 | ARM64_INTRIN_VSHLL_HIGH_N_S32 | ARM64_INTRIN_VSHLL_HIGH_N_U8 | ARM64_INTRIN_VSHLL_HIGH_N_U16 | ARM64_INTRIN_VSHLL_HIGH_N_U32 | ARM64_INTRIN_VSRI_N_S8 | ARM64_INTRIN_VSRIQ_N_S8 | ARM64_INTRIN_VSRI_N_S16 | ARM64_INTRIN_VSRIQ_N_S16 | ARM64_INTRIN_VSRI_N_S32 | ARM64_INTRIN_VSRIQ_N_S32 | ARM64_INTRIN_VSRI_N_S64 | ARM64_INTRIN_VSRIQ_N_S64 | ARM64_INTRIN_VSRI_N_U8 | ARM64_INTRIN_VSRIQ_N_U8 | ARM64_INTRIN_VSRI_N_U16 | ARM64_INTRIN_VSRIQ_N_U16 | ARM64_INTRIN_VSRI_N_U32 | ARM64_INTRIN_VSRIQ_N_U32 | ARM64_INTRIN_VSRI_N_U64 | ARM64_INTRIN_VSRIQ_N_U64 | ARM64_INTRIN_VSRI_N_P64 | ARM64_INTRIN_VSRIQ_N_P64 | ARM64_INTRIN_VSRI_N_P8 | ARM64_INTRIN_VSRIQ_N_P8 | ARM64_INTRIN_VSRI_N_P16 | ARM64_INTRIN_VSRIQ_N_P16 | ARM64_INTRIN_VSRID_N_S64 | ARM64_INTRIN_VSRID_N_U64 | ARM64_INTRIN_VSLI_N_S8 | ARM64_INTRIN_VSLIQ_N_S8 | ARM64_INTRIN_VSLI_N_S16 | ARM64_INTRIN_VSLIQ_N_S16 | ARM64_INTRIN_VSLI_N_S32 | ARM64_INTRIN_VSLIQ_N_S32 | ARM64_INTRIN_VSLI_N_S64 | ARM64_INTRIN_VSLIQ_N_S64 | ARM64_INTRIN_VSLI_N_U8 | ARM64_INTRIN_VSLIQ_N_U8 | ARM64_INTRIN_VSLI_N_U16 | ARM64_INTRIN_VSLIQ_N_U16 | ARM64_INTRIN_VSLI_N_U32 | ARM64_INTRIN_VSLIQ_N_U32 | ARM64_INTRIN_VSLI_N_U64 | ARM64_INTRIN_VSLIQ_N_U64 | ARM64_INTRIN_VSLI_N_P64 | ARM64_INTRIN_VSLIQ_N_P64 | ARM64_INTRIN_VSLI_N_P8 | ARM64_INTRIN_VSLIQ_N_P8 | ARM64_INTRIN_VSLI_N_P16 | ARM64_INTRIN_VSLIQ_N_P16 | ARM64_INTRIN_VSLID_N_S64 | ARM64_INTRIN_VSLID_N_U64 | ARM64_INTRIN_VCVT_S32_F32 | ARM64_INTRIN_VCVTQ_S32_F32 | ARM64_INTRIN_VCVT_U32_F32 | ARM64_INTRIN_VCVTQ_U32_F32 | ARM64_INTRIN_VCVTN_S32_F32 | ARM64_INTRIN_VCVTNQ_S32_F32 | ARM64_INTRIN_VCVTN_U32_F32 | ARM64_INTRIN_VCVTNQ_U32_F32 | ARM64_INTRIN_VCVTM_S32_F32 | ARM64_INTRIN_VCVTMQ_S32_F32 | ARM64_INTRIN_VCVTM_U32_F32 | ARM64_INTRIN_VCVTMQ_U32_F32 | ARM64_INTRIN_VCVTP_S32_F32 | ARM64_INTRIN_VCVTPQ_S32_F32 | ARM64_INTRIN_VCVTP_U32_F32 | ARM64_INTRIN_VCVTPQ_U32_F32 | ARM64_INTRIN_VCVTA_S32_F32 | ARM64_INTRIN_VCVTAQ_S32_F32 | ARM64_INTRIN_VCVTA_U32_F32 | ARM64_INTRIN_VCVTAQ_U32_F32 | ARM64_INTRIN_VCVTS_S32_F32 | ARM64_INTRIN_VCVTS_U32_F32 | ARM64_INTRIN_VCVTNS_S32_F32 | ARM64_INTRIN_VCVTNS_U32_F32 | ARM64_INTRIN_VCVTMS_S32_F32 | ARM64_INTRIN_VCVTMS_U32_F32 | ARM64_INTRIN_VCVTPS_S32_F32 | ARM64_INTRIN_VCVTPS_U32_F32 | ARM64_INTRIN_VCVTAS_S32_F32 | ARM64_INTRIN_VCVTAS_U32_F32 | ARM64_INTRIN_VCVT_S64_F64 | ARM64_INTRIN_VCVTQ_S64_F64 | ARM64_INTRIN_VCVT_U64_F64 | ARM64_INTRIN_VCVTQ_U64_F64 | ARM64_INTRIN_VCVTN_S64_F64 | ARM64_INTRIN_VCVTNQ_S64_F64 | ARM64_INTRIN_VCVTN_U64_F64 | ARM64_INTRIN_VCVTNQ_U64_F64 | ARM64_INTRIN_VCVTM_S64_F64 | ARM64_INTRIN_VCVTMQ_S64_F64 | ARM64_INTRIN_VCVTM_U64_F64 | ARM64_INTRIN_VCVTMQ_U64_F64 | ARM64_INTRIN_VCVTP_S64_F64 | ARM64_INTRIN_VCVTPQ_S64_F64 | ARM64_INTRIN_VCVTP_U64_F64 | ARM64_INTRIN_VCVTPQ_U64_F64 | ARM64_INTRIN_VCVTA_S64_F64 | ARM64_INTRIN_VCVTAQ_S64_F64 | ARM64_INTRIN_VCVTA_U64_F64 | ARM64_INTRIN_VCVTAQ_U64_F64 | ARM64_INTRIN_VCVTD_S64_F64 | ARM64_INTRIN_VCVTD_U64_F64 | ARM64_INTRIN_VCVTND_S64_F64 | ARM64_INTRIN_VCVTND_U64_F64 | ARM64_INTRIN_VCVTMD_S64_F64 | ARM64_INTRIN_VCVTMD_U64_F64 | ARM64_INTRIN_VCVTPD_S64_F64 | ARM64_INTRIN_VCVTPD_U64_F64 | ARM64_INTRIN_VCVTAD_S64_F64 | ARM64_INTRIN_VCVTAD_U64_F64 | ARM64_INTRIN_VCVT_N_S32_F32 | ARM64_INTRIN_VCVTQ_N_S32_F32 | ARM64_INTRIN_VCVT_N_U32_F32 | ARM64_INTRIN_VCVTQ_N_U32_F32 | ARM64_INTRIN_VCVTS_N_S32_F32 | ARM64_INTRIN_VCVTS_N_U32_F32 | ARM64_INTRIN_VCVT_N_S64_F64 | ARM64_INTRIN_VCVTQ_N_S64_F64 | ARM64_INTRIN_VCVT_N_U64_F64 | ARM64_INTRIN_VCVTH_N_F16_U32 | ARM64_INTRIN_VCVTH_N_F16_U64 | ARM64_INTRIN_VCVTS_N_F32_U32 | ARM64_INTRIN_VCVTS_N_F32_U64 | ARM64_INTRIN_VCVTD_N_F64_U32 | ARM64_INTRIN_VCVTD_N_F64_U64 | ARM64_INTRIN_VCVT_N_F64_U64 | ARM64_INTRIN_VCVTD_N_F64_F64 | ARM64_INTRIN_VCVTQ_N_U64_F64 | ARM64_INTRIN_VCVTD_N_S64_F64 | ARM64_INTRIN_VCVTD_N_U64_F64 | ARM64_INTRIN_VCVT_F32_S32 | ARM64_INTRIN_VCVTQ_F32_S32 | ARM64_INTRIN_VCVT_F32_U32 | ARM64_INTRIN_VCVTQ_F32_U32 | ARM64_INTRIN_VCVTS_F32_S32 | ARM64_INTRIN_VCVTS_F32_U32 | ARM64_INTRIN_VCVT_F64_S64 | ARM64_INTRIN_VCVTQ_F64_S64 | ARM64_INTRIN_VCVT_F64_U64 | ARM64_INTRIN_VCVT_F64_U32 | ARM64_INTRIN_VCVT_F32_U64 | ARM64_INTRIN_VCVTQ_F64_U64 | ARM64_INTRIN_VCVTD_F64_S64 | ARM64_INTRIN_VCVTD_F64_U64 | ARM64_INTRIN_VCVT_N_F32_S32 | ARM64_INTRIN_VCVTQ_N_F32_S32 | ARM64_INTRIN_VCVT_N_F32_U32 | ARM64_INTRIN_VCVTQ_N_F32_U32 | ARM64_INTRIN_VCVTS_N_F32_S32 | ARM64_INTRIN_VCVT_N_F64_S64 | ARM64_INTRIN_VCVTQ_N_F64_S64 | ARM64_INTRIN_VCVTQ_N_F64_U64 | ARM64_INTRIN_VCVTD_N_F64_S64 | ARM64_INTRIN_VCVT_F16_F32 | ARM64_INTRIN_VCVT_HIGH_F16_F32 | ARM64_INTRIN_VCVT_F32_F64 | ARM64_INTRIN_VCVT_HIGH_F32_F64 | ARM64_INTRIN_VCVT_F32_F16 | ARM64_INTRIN_VCVT_HIGH_F32_F16 | ARM64_INTRIN_VCVT_F64_F32 | ARM64_INTRIN_VCVT_HIGH_F64_F32 | ARM64_INTRIN_VCVTX_F32_F64 | ARM64_INTRIN_VCVTXD_F32_F64 | ARM64_INTRIN_VCVTX_HIGH_F32_F64 | ARM64_INTRIN_VRND_F32 | ARM64_INTRIN_VRNDQ_F32 | ARM64_INTRIN_VRND_F64 | ARM64_INTRIN_VRNDQ_F64 | ARM64_INTRIN_VRNDN_F32 | ARM64_INTRIN_VRNDNQ_F32 | ARM64_INTRIN_VRNDN_F64 | ARM64_INTRIN_VRNDNQ_F64 | ARM64_INTRIN_VRNDNS_F32 | ARM64_INTRIN_VRNDM_F32 | ARM64_INTRIN_VRNDMQ_F32 | ARM64_INTRIN_VRNDM_F64 | ARM64_INTRIN_VRNDMQ_F64 | ARM64_INTRIN_VRNDP_F32 | ARM64_INTRIN_VRNDPQ_F32 | ARM64_INTRIN_VRNDP_F64 | ARM64_INTRIN_VRNDPQ_F64 | ARM64_INTRIN_VRNDA_F32 | ARM64_INTRIN_VRNDAQ_F32 | ARM64_INTRIN_VRNDA_F64 | ARM64_INTRIN_VRNDAQ_F64 | ARM64_INTRIN_VRNDI_F32 | ARM64_INTRIN_VRNDIQ_F32 | ARM64_INTRIN_VRNDI_F64 | ARM64_INTRIN_VRNDIQ_F64 | ARM64_INTRIN_VRNDX_F32 | ARM64_INTRIN_VRNDXQ_F32 | ARM64_INTRIN_VRNDX_F64 | ARM64_INTRIN_VRNDXQ_F64 | ARM64_INTRIN_VMOVN_S16 | ARM64_INTRIN_VMOVN_S32 | ARM64_INTRIN_VMOVN_S64 | ARM64_INTRIN_VMOVN_U16 | ARM64_INTRIN_VMOVN_U32 | ARM64_INTRIN_VMOVN_U64 | ARM64_INTRIN_VMOVN_HIGH_S16 | ARM64_INTRIN_VMOVN_HIGH_S32 | ARM64_INTRIN_VMOVN_HIGH_S64 | ARM64_INTRIN_VMOVN_HIGH_U16 | ARM64_INTRIN_VMOVN_HIGH_U32 | ARM64_INTRIN_VMOVN_HIGH_U64 | ARM64_INTRIN_VMOVL_S8 | ARM64_INTRIN_VMOVL_S16 | ARM64_INTRIN_VMOVL_S32 | ARM64_INTRIN_VMOVL_U8 | ARM64_INTRIN_VMOVL_U16 | ARM64_INTRIN_VMOVL_U32 | ARM64_INTRIN_VMOVL_HIGH_S8 | ARM64_INTRIN_VMOVL_HIGH_S16 | ARM64_INTRIN_VMOVL_HIGH_S32 | ARM64_INTRIN_VMOVL_HIGH_U8 | ARM64_INTRIN_VMOVL_HIGH_U16 | ARM64_INTRIN_VMOVL_HIGH_U32 | ARM64_INTRIN_VQMOVN_S16 | ARM64_INTRIN_VQMOVN_S32 | ARM64_INTRIN_VQMOVN_S64 | ARM64_INTRIN_VQMOVN_U16 | ARM64_INTRIN_VQMOVN_U32 | ARM64_INTRIN_VQMOVN_U64 | ARM64_INTRIN_VQMOVNH_S16 | ARM64_INTRIN_VQMOVNS_S32 | ARM64_INTRIN_VQMOVND_S64 | ARM64_INTRIN_VQMOVNH_U16 | ARM64_INTRIN_VQMOVNS_U32 | ARM64_INTRIN_VQMOVND_U64 | ARM64_INTRIN_VQMOVN_HIGH_S16 | ARM64_INTRIN_VQMOVN_HIGH_S32 | ARM64_INTRIN_VQMOVN_HIGH_S64 | ARM64_INTRIN_VQMOVN_HIGH_U16 | ARM64_INTRIN_VQMOVN_HIGH_U32 | ARM64_INTRIN_VQMOVN_HIGH_U64 | ARM64_INTRIN_VQMOVUN_S16 | ARM64_INTRIN_VQMOVUN_S32 | ARM64_INTRIN_VQMOVUN_S64 | ARM64_INTRIN_VQMOVUNH_S16 | ARM64_INTRIN_VQMOVUNS_S32 | ARM64_INTRIN_VQMOVUND_S64 | ARM64_INTRIN_VQMOVUN_HIGH_S16 | ARM64_INTRIN_VQMOVUN_HIGH_S32 | ARM64_INTRIN_VQMOVUN_HIGH_S64 | ARM64_INTRIN_VMLA_LANE_S16 | ARM64_INTRIN_VMLAQ_LANE_S16 | ARM64_INTRIN_VMLA_LANE_S32 | ARM64_INTRIN_VMLAQ_LANE_S32 | ARM64_INTRIN_VMLA_LANE_U16 | ARM64_INTRIN_VMLAQ_LANE_U16 | ARM64_INTRIN_VMLA_LANE_U32 | ARM64_INTRIN_VMLAQ_LANE_U32 | ARM64_INTRIN_VMLA_LANE_F32 | ARM64_INTRIN_VMLAQ_LANE_F32 | ARM64_INTRIN_VMLA_LANEQ_S16 | ARM64_INTRIN_VMLAQ_LANEQ_S16 | ARM64_INTRIN_VMLA_LANEQ_S32 | ARM64_INTRIN_VMLAQ_LANEQ_S32 | ARM64_INTRIN_VMLA_LANEQ_U16 | ARM64_INTRIN_VMLAQ_LANEQ_U16 | ARM64_INTRIN_VMLA_LANEQ_U32 | ARM64_INTRIN_VMLAQ_LANEQ_U32 | ARM64_INTRIN_VMLA_LANEQ_F32 | ARM64_INTRIN_VMLAQ_LANEQ_F32 | ARM64_INTRIN_VMLAL_LANE_S16 | ARM64_INTRIN_VMLAL_LANE_S32 | ARM64_INTRIN_VMLAL_LANE_U16 | ARM64_INTRIN_VMLAL_LANE_U32 | ARM64_INTRIN_VMLAL_HIGH_LANE_S16 | ARM64_INTRIN_VMLAL_HIGH_LANE_S32 | ARM64_INTRIN_VMLAL_HIGH_LANE_U16 | ARM64_INTRIN_VMLAL_HIGH_LANE_U32 | ARM64_INTRIN_VMLAL_LANEQ_S16 | ARM64_INTRIN_VMLAL_LANEQ_S32 | ARM64_INTRIN_VMLAL_LANEQ_U16 | ARM64_INTRIN_VMLAL_LANEQ_U32 | ARM64_INTRIN_VMLAL_HIGH_LANEQ_S16 | ARM64_INTRIN_VMLAL_HIGH_LANEQ_S32 | ARM64_INTRIN_VMLAL_HIGH_LANEQ_U16 | ARM64_INTRIN_VMLAL_HIGH_LANEQ_U32 | ARM64_INTRIN_VQDMLAL_LANE_S16 | ARM64_INTRIN_VQDMLAL_LANE_S32 | ARM64_INTRIN_VQDMLALH_LANE_S16 | ARM64_INTRIN_VQDMLALS_LANE_S32 | ARM64_INTRIN_VQDMLAL_HIGH_LANE_S16 | ARM64_INTRIN_VQDMLAL_HIGH_LANE_S32 | ARM64_INTRIN_VQDMLAL_LANEQ_S16 | ARM64_INTRIN_VQDMLAL_LANEQ_S32 | ARM64_INTRIN_VQDMLALH_LANEQ_S16 | ARM64_INTRIN_VQDMLALS_LANEQ_S32 | ARM64_INTRIN_VQDMLAL_HIGH_LANEQ_S16 | ARM64_INTRIN_VQDMLAL_HIGH_LANEQ_S32 | ARM64_INTRIN_VMLS_LANE_S16 | ARM64_INTRIN_VMLSQ_LANE_S16 | ARM64_INTRIN_VMLS_LANE_S32 | ARM64_INTRIN_VMLSQ_LANE_S32 | ARM64_INTRIN_VMLS_LANE_U16 | ARM64_INTRIN_VMLSQ_LANE_U16 | ARM64_INTRIN_VMLS_LANE_U32 | ARM64_INTRIN_VMLSQ_LANE_U32 | ARM64_INTRIN_VMLS_LANE_F32 | ARM64_INTRIN_VMLSQ_LANE_F32 | ARM64_INTRIN_VMLS_LANEQ_S16 | ARM64_INTRIN_VMLSQ_LANEQ_S16 | ARM64_INTRIN_VMLS_LANEQ_S32 | ARM64_INTRIN_VMLSQ_LANEQ_S32 | ARM64_INTRIN_VMLS_LANEQ_U16 | ARM64_INTRIN_VMLSQ_LANEQ_U16 | ARM64_INTRIN_VMLS_LANEQ_U32 | ARM64_INTRIN_VMLSQ_LANEQ_U32 | ARM64_INTRIN_VMLS_LANEQ_F32 | ARM64_INTRIN_VMLSQ_LANEQ_F32 | ARM64_INTRIN_VMLSL_LANE_S16 | ARM64_INTRIN_VMLSL_LANE_S32 | ARM64_INTRIN_VMLSL_LANE_U16 | ARM64_INTRIN_VMLSL_LANE_U32 | ARM64_INTRIN_VMLSL_HIGH_LANE_S16 | ARM64_INTRIN_VMLSL_HIGH_LANE_S32 | ARM64_INTRIN_VMLSL_HIGH_LANE_U16 | ARM64_INTRIN_VMLSL_HIGH_LANE_U32 | ARM64_INTRIN_VMLSL_LANEQ_S16 | ARM64_INTRIN_VMLSL_LANEQ_S32 | ARM64_INTRIN_VMLSL_LANEQ_U16 | ARM64_INTRIN_VMLSL_LANEQ_U32 | ARM64_INTRIN_VMLSL_HIGH_LANEQ_S16 | ARM64_INTRIN_VMLSL_HIGH_LANEQ_S32 | ARM64_INTRIN_VMLSL_HIGH_LANEQ_U16 | ARM64_INTRIN_VMLSL_HIGH_LANEQ_U32 | ARM64_INTRIN_VQDMLSL_LANE_S16 | ARM64_INTRIN_VQDMLSL_LANE_S32 | ARM64_INTRIN_VQDMLSLH_LANE_S16 | ARM64_INTRIN_VQDMLSLS_LANE_S32 | ARM64_INTRIN_VQDMLSL_HIGH_LANE_S16 | ARM64_INTRIN_VQDMLSL_HIGH_LANE_S32 | ARM64_INTRIN_VQDMLSL_LANEQ_S16 | ARM64_INTRIN_VQDMLSL_LANEQ_S32 | ARM64_INTRIN_VQDMLSLH_LANEQ_S16 | ARM64_INTRIN_VQDMLSLS_LANEQ_S32 | ARM64_INTRIN_VQDMLSL_HIGH_LANEQ_S16 | ARM64_INTRIN_VQDMLSL_HIGH_LANEQ_S32 | ARM64_INTRIN_VMUL_N_S16 | ARM64_INTRIN_VMULQ_N_S16 | ARM64_INTRIN_VMUL_N_S32 | ARM64_INTRIN_VMULQ_N_S32 | ARM64_INTRIN_VMUL_N_U16 | ARM64_INTRIN_VMULQ_N_U16 | ARM64_INTRIN_VMUL_N_U32 | ARM64_INTRIN_VMULQ_N_U32 | ARM64_INTRIN_VMUL_N_F32 | ARM64_INTRIN_VMULQ_N_F32 | ARM64_INTRIN_VMUL_N_F64 | ARM64_INTRIN_VMULQ_N_F64 | ARM64_INTRIN_VMUL_LANE_S16 | ARM64_INTRIN_VMULQ_LANE_S16 | ARM64_INTRIN_VMUL_LANE_S32 | ARM64_INTRIN_VMULQ_LANE_S32 | ARM64_INTRIN_VMUL_LANE_U16 | ARM64_INTRIN_VMULQ_LANE_U16 | ARM64_INTRIN_VMUL_LANE_U32 | ARM64_INTRIN_VMULQ_LANE_U32 | ARM64_INTRIN_VMUL_LANE_F32 | ARM64_INTRIN_VMULQ_LANE_F32 | ARM64_INTRIN_VMUL_LANE_F64 | ARM64_INTRIN_VMULQ_LANE_F64 | ARM64_INTRIN_VMULS_LANE_F32 | ARM64_INTRIN_VMULD_LANE_F64 | ARM64_INTRIN_VMUL_LANEQ_S16 | ARM64_INTRIN_VMULQ_LANEQ_S16 | ARM64_INTRIN_VMUL_LANEQ_S32 | ARM64_INTRIN_VMULQ_LANEQ_S32 | ARM64_INTRIN_VMUL_LANEQ_U16 | ARM64_INTRIN_VMULQ_LANEQ_U16 | ARM64_INTRIN_VMUL_LANEQ_U32 | ARM64_INTRIN_VMULQ_LANEQ_U32 | ARM64_INTRIN_VMUL_LANEQ_F32 | ARM64_INTRIN_VMULQ_LANEQ_F32 | ARM64_INTRIN_VMUL_LANEQ_F64 | ARM64_INTRIN_VMULQ_LANEQ_F64 | ARM64_INTRIN_VMULS_LANEQ_F32 | ARM64_INTRIN_VMULD_LANEQ_F64 | ARM64_INTRIN_VMULL_N_S16 | ARM64_INTRIN_VMULL_N_S32 | ARM64_INTRIN_VMULL_N_U16 | ARM64_INTRIN_VMULL_N_U32 | ARM64_INTRIN_VMULL_HIGH_N_S16 | ARM64_INTRIN_VMULL_HIGH_N_S32 | ARM64_INTRIN_VMULL_HIGH_N_U16 | ARM64_INTRIN_VMULL_HIGH_N_U32 | ARM64_INTRIN_VMULL_LANE_S16 | ARM64_INTRIN_VMULL_LANE_S32 | ARM64_INTRIN_VMULL_LANE_U16 | ARM64_INTRIN_VMULL_LANE_U32 | ARM64_INTRIN_VMULL_HIGH_LANE_S16 | ARM64_INTRIN_VMULL_HIGH_LANE_S32 | ARM64_INTRIN_VMULL_HIGH_LANE_U16 | ARM64_INTRIN_VMULL_HIGH_LANE_U32 | ARM64_INTRIN_VMULL_LANEQ_S16 | ARM64_INTRIN_VMULL_LANEQ_S32 | ARM64_INTRIN_VMULL_LANEQ_U16 | ARM64_INTRIN_VMULL_LANEQ_U32 | ARM64_INTRIN_VMULL_HIGH_LANEQ_S16 | ARM64_INTRIN_VMULL_HIGH_LANEQ_S32 | ARM64_INTRIN_VMULL_HIGH_LANEQ_U16 | ARM64_INTRIN_VMULL_HIGH_LANEQ_U32 | ARM64_INTRIN_VQDMULL_N_S16 | ARM64_INTRIN_VQDMULL_N_S32 | ARM64_INTRIN_VQDMULL_HIGH_N_S16 | ARM64_INTRIN_VQDMULL_HIGH_N_S32 | ARM64_INTRIN_VQDMULL_LANE_S16 | ARM64_INTRIN_VQDMULL_LANE_S32 | ARM64_INTRIN_VQDMULLH_LANE_S16 | ARM64_INTRIN_VQDMULLS_LANE_S32 | ARM64_INTRIN_VQDMULL_HIGH_LANE_S16 | ARM64_INTRIN_VQDMULL_HIGH_LANE_S32 | ARM64_INTRIN_VQDMULL_LANEQ_S16 | ARM64_INTRIN_VQDMULL_LANEQ_S32 | ARM64_INTRIN_VQDMULLH_LANEQ_S16 | ARM64_INTRIN_VQDMULLS_LANEQ_S32 | ARM64_INTRIN_VQDMULL_HIGH_LANEQ_S16 | ARM64_INTRIN_VQDMULL_HIGH_LANEQ_S32 | ARM64_INTRIN_VQDMULH_N_S16 | ARM64_INTRIN_VQDMULHQ_N_S16 | ARM64_INTRIN_VQDMULH_N_S32 | ARM64_INTRIN_VQDMULHQ_N_S32 | ARM64_INTRIN_VQDMULH_LANE_S16 | ARM64_INTRIN_VQDMULHQ_LANE_S16 | ARM64_INTRIN_VQDMULH_LANE_S32 | ARM64_INTRIN_VQDMULHQ_LANE_S32 | ARM64_INTRIN_VQDMULHH_LANE_S16 | ARM64_INTRIN_VQDMULHS_LANE_S32 | ARM64_INTRIN_VQDMULH_LANEQ_S16 | ARM64_INTRIN_VQDMULHQ_LANEQ_S16 | ARM64_INTRIN_VQDMULH_LANEQ_S32 | ARM64_INTRIN_VQDMULHQ_LANEQ_S32 | ARM64_INTRIN_VQDMULHH_LANEQ_S16 | ARM64_INTRIN_VQDMULHS_LANEQ_S32 | ARM64_INTRIN_VQRDMULH_N_S16 | ARM64_INTRIN_VQRDMULHQ_N_S16 | ARM64_INTRIN_VQRDMULH_N_S32 | ARM64_INTRIN_VQRDMULHQ_N_S32 | ARM64_INTRIN_VQRDMULH_LANE_S16 | ARM64_INTRIN_VQRDMULHQ_LANE_S16 | ARM64_INTRIN_VQRDMULH_LANE_S32 | ARM64_INTRIN_VQRDMULHQ_LANE_S32 | ARM64_INTRIN_VQRDMULHH_LANE_S16 | ARM64_INTRIN_VQRDMULHS_LANE_S32 | ARM64_INTRIN_VQRDMULH_LANEQ_S16 | ARM64_INTRIN_VQRDMULHQ_LANEQ_S16 | ARM64_INTRIN_VQRDMULH_LANEQ_S32 | ARM64_INTRIN_VQRDMULHQ_LANEQ_S32 | ARM64_INTRIN_VQRDMULHH_LANEQ_S16 | ARM64_INTRIN_VQRDMULHS_LANEQ_S32 | ARM64_INTRIN_VMLA_N_S16 | ARM64_INTRIN_VMLAQ_N_S16 | ARM64_INTRIN_VMLA_N_S32 | ARM64_INTRIN_VMLAQ_N_S32 | ARM64_INTRIN_VMLA_N_U16 | ARM64_INTRIN_VMLAQ_N_U16 | ARM64_INTRIN_VMLA_N_U32 | ARM64_INTRIN_VMLAQ_N_U32 | ARM64_INTRIN_VMLA_N_F32 | ARM64_INTRIN_VMLAQ_N_F32 | ARM64_INTRIN_VMLAL_N_S16 | ARM64_INTRIN_VMLAL_N_S32 | ARM64_INTRIN_VMLAL_N_U16 | ARM64_INTRIN_VMLAL_N_U32 | ARM64_INTRIN_VMLAL_HIGH_N_S16 | ARM64_INTRIN_VMLAL_HIGH_N_S32 | ARM64_INTRIN_VMLAL_HIGH_N_U16 | ARM64_INTRIN_VMLAL_HIGH_N_U32 | ARM64_INTRIN_VQDMLAL_N_S16 | ARM64_INTRIN_VQDMLAL_N_S32 | ARM64_INTRIN_VQDMLAL_HIGH_N_S16 | ARM64_INTRIN_VQDMLAL_HIGH_N_S32 | ARM64_INTRIN_VMLS_N_S16 | ARM64_INTRIN_VMLSQ_N_S16 | ARM64_INTRIN_VMLS_N_S32 | ARM64_INTRIN_VMLSQ_N_S32 | ARM64_INTRIN_VMLS_N_U16 | ARM64_INTRIN_VMLSQ_N_U16 | ARM64_INTRIN_VMLS_N_U32 | ARM64_INTRIN_VMLSQ_N_U32 | ARM64_INTRIN_VMLS_N_F32 | ARM64_INTRIN_VMLSQ_N_F32 | ARM64_INTRIN_VMLSL_N_S16 | ARM64_INTRIN_VMLSL_N_S32 | ARM64_INTRIN_VMLSL_N_U16 | ARM64_INTRIN_VMLSL_N_U32 | ARM64_INTRIN_VMLSL_HIGH_N_S16 | ARM64_INTRIN_VMLSL_HIGH_N_S32 | ARM64_INTRIN_VMLSL_HIGH_N_U16 | ARM64_INTRIN_VMLSL_HIGH_N_U32 | ARM64_INTRIN_VQDMLSL_N_S16 | ARM64_INTRIN_VQDMLSL_N_S32 | ARM64_INTRIN_VQDMLSL_HIGH_N_S16 | ARM64_INTRIN_VQDMLSL_HIGH_N_S32 | ARM64_INTRIN_VABS_S8 | ARM64_INTRIN_VABSQ_S8 | ARM64_INTRIN_VABS_S16 | ARM64_INTRIN_VABSQ_S16 | ARM64_INTRIN_VABS_S32 | ARM64_INTRIN_VABSQ_S32 | ARM64_INTRIN_VABS_F32 | ARM64_INTRIN_VABSQ_F32 | ARM64_INTRIN_VABS_S64 | ARM64_INTRIN_VABSD_S64 | ARM64_INTRIN_VABSQ_S64 | ARM64_INTRIN_VABS_F64 | ARM64_INTRIN_VABSQ_F64 | ARM64_INTRIN_VQABS_S8 | ARM64_INTRIN_VQABSQ_S8 | ARM64_INTRIN_VQABS_S16 | ARM64_INTRIN_VQABSQ_S16 | ARM64_INTRIN_VQABS_S32 | ARM64_INTRIN_VQABSQ_S32 | ARM64_INTRIN_VQABS_S64 | ARM64_INTRIN_VQABSQ_S64 | ARM64_INTRIN_VQABSB_S8 | ARM64_INTRIN_VQABSH_S16 | ARM64_INTRIN_VQABSS_S32 | ARM64_INTRIN_VQABSD_S64 | ARM64_INTRIN_VNEG_S8 | ARM64_INTRIN_VNEGQ_S8 | ARM64_INTRIN_VNEG_S16 | ARM64_INTRIN_VNEGQ_S16 | ARM64_INTRIN_VNEG_S32 | ARM64_INTRIN_VNEGQ_S32 | ARM64_INTRIN_VNEG_F32 | ARM64_INTRIN_VNEGQ_F32 | ARM64_INTRIN_VNEG_S64 | ARM64_INTRIN_VNEGD_S64 | ARM64_INTRIN_VNEGQ_S64 | ARM64_INTRIN_VNEG_F64 | ARM64_INTRIN_VNEGQ_F64 | ARM64_INTRIN_VQNEG_S8 | ARM64_INTRIN_VQNEGQ_S8 | ARM64_INTRIN_VQNEG_S16 | ARM64_INTRIN_VQNEGQ_S16 | ARM64_INTRIN_VQNEG_S32 | ARM64_INTRIN_VQNEGQ_S32 | ARM64_INTRIN_VQNEG_S64 | ARM64_INTRIN_VQNEGQ_S64 | ARM64_INTRIN_VQNEGB_S8 | ARM64_INTRIN_VQNEGH_S16 | ARM64_INTRIN_VQNEGS_S32 | ARM64_INTRIN_VQNEGD_S64 | ARM64_INTRIN_VCLS_S8 | ARM64_INTRIN_VCLSQ_S8 | ARM64_INTRIN_VCLS_S16 | ARM64_INTRIN_VCLSQ_S16 | ARM64_INTRIN_VCLS_S32 | ARM64_INTRIN_VCLSQ_S32 | ARM64_INTRIN_VCLS_U8 | ARM64_INTRIN_VCLSQ_U8 | ARM64_INTRIN_VCLS_U16 | ARM64_INTRIN_VCLSQ_U16 | ARM64_INTRIN_VCLS_U32 | ARM64_INTRIN_VCLSQ_U32 | ARM64_INTRIN_VCLZ_S8 | ARM64_INTRIN_VCLZQ_S8 | ARM64_INTRIN_VCLZ_S16 | ARM64_INTRIN_VCLZQ_S16 | ARM64_INTRIN_VCLZ_S32 | ARM64_INTRIN_VCLZQ_S32 | ARM64_INTRIN_VCLZ_U8 | ARM64_INTRIN_VCLZQ_U8 | ARM64_INTRIN_VCLZ_U16 | ARM64_INTRIN_VCLZQ_U16 | ARM64_INTRIN_VCLZ_U32 | ARM64_INTRIN_VCLZQ_U32 | ARM64_INTRIN_VCNT_S8 | ARM64_INTRIN_VCNTQ_S8 | ARM64_INTRIN_VCNT_U8 | ARM64_INTRIN_VCNTQ_U8 | ARM64_INTRIN_VCNT_P8 | ARM64_INTRIN_VCNTQ_P8 | ARM64_INTRIN_VRECPE_U32 | ARM64_INTRIN_VRECPEQ_U32 | ARM64_INTRIN_VRECPE_F32 | ARM64_INTRIN_VRECPEQ_F32 | ARM64_INTRIN_VRECPE_F64 | ARM64_INTRIN_VRECPEQ_F64 | ARM64_INTRIN_VRECPES_F32 | ARM64_INTRIN_VRECPED_F64 | ARM64_INTRIN_VRECPS_F32 | ARM64_INTRIN_VRECPSQ_F32 | ARM64_INTRIN_VRECPS_F64 | ARM64_INTRIN_VRECPSQ_F64 | ARM64_INTRIN_VRECPSS_F32 | ARM64_INTRIN_VRECPSD_F64 | ARM64_INTRIN_VSQRT_F32 | ARM64_INTRIN_VSQRTQ_F32 | ARM64_INTRIN_VSQRT_F64 | ARM64_INTRIN_VSQRTQ_F64 | ARM64_INTRIN_VRSQRTE_U32 | ARM64_INTRIN_VRSQRTEQ_U32 | ARM64_INTRIN_VRSQRTE_F32 | ARM64_INTRIN_VRSQRTEQ_F32 | ARM64_INTRIN_VRSQRTE_F64 | ARM64_INTRIN_VRSQRTEQ_F64 | ARM64_INTRIN_VRSQRTES_F32 | ARM64_INTRIN_VRSQRTED_F64 | ARM64_INTRIN_VRSQRTS_F32 | ARM64_INTRIN_VRSQRTSQ_F32 | ARM64_INTRIN_VRSQRTS_F64 | ARM64_INTRIN_VRSQRTSQ_F64 | ARM64_INTRIN_VRSQRTSS_F32 | ARM64_INTRIN_VRSQRTSD_F64 | ARM64_INTRIN_VMVN_S8 | ARM64_INTRIN_VMVNQ_S8 | ARM64_INTRIN_VMVN_S16 | ARM64_INTRIN_VMVNQ_S16 | ARM64_INTRIN_VMVN_S32 | ARM64_INTRIN_VMVNQ_S32 | ARM64_INTRIN_VMVN_U8 | ARM64_INTRIN_VMVNQ_U8 | ARM64_INTRIN_VMVN_U16 | ARM64_INTRIN_VMVNQ_U16 | ARM64_INTRIN_VMVN_U32 | ARM64_INTRIN_VMVNQ_U32 | ARM64_INTRIN_VMVN_P8 | ARM64_INTRIN_VMVNQ_P8 | ARM64_INTRIN_VAND_S8 | ARM64_INTRIN_VANDQ_S8 | ARM64_INTRIN_VAND_S16 | ARM64_INTRIN_VANDQ_S16 | ARM64_INTRIN_VAND_S32 | ARM64_INTRIN_VANDQ_S32 | ARM64_INTRIN_VAND_S64 | ARM64_INTRIN_VANDQ_S64 | ARM64_INTRIN_VAND_U8 | ARM64_INTRIN_VANDQ_U8 | ARM64_INTRIN_VAND_U16 | ARM64_INTRIN_VANDQ_U16 | ARM64_INTRIN_VAND_U32 | ARM64_INTRIN_VANDQ_U32 | ARM64_INTRIN_VAND_U64 | ARM64_INTRIN_VANDQ_U64 | ARM64_INTRIN_VORR_S8 | ARM64_INTRIN_VORRQ_S8 | ARM64_INTRIN_VORR_S16 | ARM64_INTRIN_VORRQ_S16 | ARM64_INTRIN_VORR_S32 | ARM64_INTRIN_VORRQ_S32 | ARM64_INTRIN_VORR_S64 | ARM64_INTRIN_VORRQ_S64 | ARM64_INTRIN_VORR_U8 | ARM64_INTRIN_VORRQ_U8 | ARM64_INTRIN_VORR_U16 | ARM64_INTRIN_VORRQ_U16 | ARM64_INTRIN_VORR_U32 | ARM64_INTRIN_VORRQ_U32 | ARM64_INTRIN_VORR_U64 | ARM64_INTRIN_VORRQ_U64 | ARM64_INTRIN_VEOR_S8 | ARM64_INTRIN_VEORQ_S8 | ARM64_INTRIN_VEOR_S16 | ARM64_INTRIN_VEORQ_S16 | ARM64_INTRIN_VEOR_S32 | ARM64_INTRIN_VEORQ_S32 | ARM64_INTRIN_VEOR_S64 | ARM64_INTRIN_VEORQ_S64 | ARM64_INTRIN_VEOR_U8 | ARM64_INTRIN_VEORQ_U8 | ARM64_INTRIN_VEOR_U16 | ARM64_INTRIN_VEORQ_U16 | ARM64_INTRIN_VEOR_U32 | ARM64_INTRIN_VEORQ_U32 | ARM64_INTRIN_VEOR_U64 | ARM64_INTRIN_VEORQ_U64 | ARM64_INTRIN_VBIC_S8 | ARM64_INTRIN_VBICQ_S8 | ARM64_INTRIN_VBIC_S16 | ARM64_INTRIN_VBICQ_S16 | ARM64_INTRIN_VBIC_S32 | ARM64_INTRIN_VBICQ_S32 | ARM64_INTRIN_VBIC_S64 | ARM64_INTRIN_VBICQ_S64 | ARM64_INTRIN_VBIC_U8 | ARM64_INTRIN_VBICQ_U8 | ARM64_INTRIN_VBIC_U16 | ARM64_INTRIN_VBICQ_U16 | ARM64_INTRIN_VBIC_U32 | ARM64_INTRIN_VBICQ_U32 | ARM64_INTRIN_VBIC_U64 | ARM64_INTRIN_VBICQ_U64 | ARM64_INTRIN_VORN_S8 | ARM64_INTRIN_VORNQ_S8 | ARM64_INTRIN_VORN_S16 | ARM64_INTRIN_VORNQ_S16 | ARM64_INTRIN_VORN_S32 | ARM64_INTRIN_VORNQ_S32 | ARM64_INTRIN_VORN_S64 | ARM64_INTRIN_VORNQ_S64 | ARM64_INTRIN_VORN_U8 | ARM64_INTRIN_VORNQ_U8 | ARM64_INTRIN_VORN_U16 | ARM64_INTRIN_VORNQ_U16 | ARM64_INTRIN_VORN_U32 | ARM64_INTRIN_VORNQ_U32 | ARM64_INTRIN_VORN_U64 | ARM64_INTRIN_VORNQ_U64 | ARM64_INTRIN_VBSL_S8 | ARM64_INTRIN_VBSLQ_S8 | ARM64_INTRIN_VBSL_S16 | ARM64_INTRIN_VBSLQ_S16 | ARM64_INTRIN_VBSL_S32 | ARM64_INTRIN_VBSLQ_S32 | ARM64_INTRIN_VBSL_S64 | ARM64_INTRIN_VBSLQ_S64 | ARM64_INTRIN_VBSL_U8 | ARM64_INTRIN_VBSLQ_U8 | ARM64_INTRIN_VBSL_U16 | ARM64_INTRIN_VBSLQ_U16 | ARM64_INTRIN_VBSL_U32 | ARM64_INTRIN_VBSLQ_U32 | ARM64_INTRIN_VBSL_U64 | ARM64_INTRIN_VBSLQ_U64 | ARM64_INTRIN_VBSL_P64 | ARM64_INTRIN_VBSLQ_P64 | ARM64_INTRIN_VBSL_F32 | ARM64_INTRIN_VBSLQ_F32 | ARM64_INTRIN_VBSL_P8 | ARM64_INTRIN_VBSLQ_P8 | ARM64_INTRIN_VBSL_P16 | ARM64_INTRIN_VBSLQ_P16 | ARM64_INTRIN_VBSL_F64 | ARM64_INTRIN_VBSLQ_F64 | ARM64_INTRIN_VCOPY_LANE_S8 | ARM64_INTRIN_VCOPYQ_LANE_S8 | ARM64_INTRIN_VCOPY_LANE_S16 | ARM64_INTRIN_VCOPYQ_LANE_S16 | ARM64_INTRIN_VCOPY_LANE_S32 | ARM64_INTRIN_VCOPYQ_LANE_S32 | ARM64_INTRIN_VCOPY_LANE_S64 | ARM64_INTRIN_VCOPYQ_LANE_S64 | ARM64_INTRIN_VCOPY_LANE_U8 | ARM64_INTRIN_VCOPYQ_LANE_U8 | ARM64_INTRIN_VCOPY_LANE_U16 | ARM64_INTRIN_VCOPYQ_LANE_U16 | ARM64_INTRIN_VCOPY_LANE_U32 | ARM64_INTRIN_VCOPYQ_LANE_U32 | ARM64_INTRIN_VCOPY_LANE_U64 | ARM64_INTRIN_VCOPYQ_LANE_U64 | ARM64_INTRIN_VCOPY_LANE_P64 | ARM64_INTRIN_VCOPYQ_LANE_P64 | ARM64_INTRIN_VCOPY_LANE_F32 | ARM64_INTRIN_VCOPYQ_LANE_F32 | ARM64_INTRIN_VCOPY_LANE_F64 | ARM64_INTRIN_VCOPYQ_LANE_F64 | ARM64_INTRIN_VCOPY_LANE_P8 | ARM64_INTRIN_VCOPYQ_LANE_P8 | ARM64_INTRIN_VCOPY_LANE_P16 | ARM64_INTRIN_VCOPYQ_LANE_P16 | ARM64_INTRIN_VCOPY_LANEQ_S8 | ARM64_INTRIN_VCOPYQ_LANEQ_S8 | ARM64_INTRIN_VCOPY_LANEQ_S16 | ARM64_INTRIN_VCOPYQ_LANEQ_S16 | ARM64_INTRIN_VCOPY_LANEQ_S32 | ARM64_INTRIN_VCOPYQ_LANEQ_S32 | ARM64_INTRIN_VCOPY_LANEQ_S64 | ARM64_INTRIN_VCOPYQ_LANEQ_S64 | ARM64_INTRIN_VCOPY_LANEQ_U8 | ARM64_INTRIN_VCOPYQ_LANEQ_U8 | ARM64_INTRIN_VCOPY_LANEQ_U16 | ARM64_INTRIN_VCOPYQ_LANEQ_U16 | ARM64_INTRIN_VCOPY_LANEQ_U32 | ARM64_INTRIN_VCOPYQ_LANEQ_U32 | ARM64_INTRIN_VCOPY_LANEQ_U64 | ARM64_INTRIN_VCOPYQ_LANEQ_U64 | ARM64_INTRIN_VCOPY_LANEQ_P64 | ARM64_INTRIN_VCOPYQ_LANEQ_P64 | ARM64_INTRIN_VCOPY_LANEQ_F32 | ARM64_INTRIN_VCOPYQ_LANEQ_F32 | ARM64_INTRIN_VCOPY_LANEQ_F64 | ARM64_INTRIN_VCOPYQ_LANEQ_F64 | ARM64_INTRIN_VCOPY_LANEQ_P8 | ARM64_INTRIN_VCOPYQ_LANEQ_P8 | ARM64_INTRIN_VCOPY_LANEQ_P16 | ARM64_INTRIN_VCOPYQ_LANEQ_P16 | ARM64_INTRIN_VRBIT_S8 | ARM64_INTRIN_VRBITQ_S8 | ARM64_INTRIN_VRBIT_U8 | ARM64_INTRIN_VRBITQ_U8 | ARM64_INTRIN_VRBIT_P8 | ARM64_INTRIN_VRBITQ_P8 | ARM64_INTRIN_VCREATE_S8 | ARM64_INTRIN_VCREATE_S16 | ARM64_INTRIN_VCREATE_S32 | ARM64_INTRIN_VCREATE_S64 | ARM64_INTRIN_VCREATE_U8 | ARM64_INTRIN_VCREATE_U16 | ARM64_INTRIN_VCREATE_U32 | ARM64_INTRIN_VCREATE_U64 | ARM64_INTRIN_VCREATE_P64 | ARM64_INTRIN_VCREATE_F16 | ARM64_INTRIN_VCREATE_F32 | ARM64_INTRIN_VCREATE_P8 | ARM64_INTRIN_VCREATE_P16 | ARM64_INTRIN_VCREATE_F64 | ARM64_INTRIN_VDUP_N_S8 | ARM64_INTRIN_VDUPQ_N_S8 | ARM64_INTRIN_VDUP_N_S16 | ARM64_INTRIN_VDUPQ_N_S16 | ARM64_INTRIN_VDUP_N_S32 | ARM64_INTRIN_VDUPQ_N_S32 | ARM64_INTRIN_VDUP_N_S64 | ARM64_INTRIN_VDUPQ_N_S64 | ARM64_INTRIN_VDUP_N_U8 | ARM64_INTRIN_VDUPQ_N_U8 | ARM64_INTRIN_VDUP_N_U16 | ARM64_INTRIN_VDUPQ_N_U16 | ARM64_INTRIN_VDUP_N_U32 | ARM64_INTRIN_VDUPQ_N_U32 | ARM64_INTRIN_VDUP_N_U64 | ARM64_INTRIN_VDUPQ_N_U64 | ARM64_INTRIN_VDUP_N_P64 | ARM64_INTRIN_VDUPQ_N_P64 | ARM64_INTRIN_VDUP_N_F32 | ARM64_INTRIN_VDUPQ_N_F32 | ARM64_INTRIN_VDUP_N_P8 | ARM64_INTRIN_VDUPQ_N_P8 | ARM64_INTRIN_VDUP_N_P16 | ARM64_INTRIN_VDUPQ_N_P16 | ARM64_INTRIN_VDUP_N_F64 | ARM64_INTRIN_VDUPQ_N_F64 | ARM64_INTRIN_VMOV_N_S8 | ARM64_INTRIN_VMOVQ_N_S8 | ARM64_INTRIN_VMOV_N_S16 | ARM64_INTRIN_VMOVQ_N_S16 | ARM64_INTRIN_VMOV_N_S32 | ARM64_INTRIN_VMOVQ_N_S32 | ARM64_INTRIN_VMOV_N_S64 | ARM64_INTRIN_VMOVQ_N_S64 | ARM64_INTRIN_VMOV_N_U8 | ARM64_INTRIN_VMOVQ_N_U8 | ARM64_INTRIN_VMOV_N_U16 | ARM64_INTRIN_VMOVQ_N_U16 | ARM64_INTRIN_VMOV_N_U32 | ARM64_INTRIN_VMOVQ_N_U32 | ARM64_INTRIN_VMOV_N_U64 | ARM64_INTRIN_VMOVQ_N_U64 | ARM64_INTRIN_VMOV_N_F32 | ARM64_INTRIN_VMOVQ_N_F32 | ARM64_INTRIN_VMOV_N_P8 | ARM64_INTRIN_VMOVQ_N_P8 | ARM64_INTRIN_VMOV_N_P16 | ARM64_INTRIN_VMOVQ_N_P16 | ARM64_INTRIN_VMOV_N_F64 | ARM64_INTRIN_VMOVQ_N_F64 | ARM64_INTRIN_VDUP_LANE_S8 | ARM64_INTRIN_VDUPQ_LANE_S8 | ARM64_INTRIN_VDUP_LANE_S16 | ARM64_INTRIN_VDUPQ_LANE_S16 | ARM64_INTRIN_VDUP_LANE_S32 | ARM64_INTRIN_VDUPQ_LANE_S32 | ARM64_INTRIN_VDUP_LANE_S64 | ARM64_INTRIN_VDUPQ_LANE_S64 | ARM64_INTRIN_VDUP_LANE_U8 | ARM64_INTRIN_VDUPQ_LANE_U8 | ARM64_INTRIN_VDUP_LANE_U16 | ARM64_INTRIN_VDUPQ_LANE_U16 | ARM64_INTRIN_VDUP_LANE_U32 | ARM64_INTRIN_VDUPQ_LANE_U32 | ARM64_INTRIN_VDUP_LANE_U64 | ARM64_INTRIN_VDUPQ_LANE_U64 | ARM64_INTRIN_VDUP_LANE_P64 | ARM64_INTRIN_VDUPQ_LANE_P64 | ARM64_INTRIN_VDUP_LANE_F32 | ARM64_INTRIN_VDUPQ_LANE_F32 | ARM64_INTRIN_VDUP_LANE_P8 | ARM64_INTRIN_VDUPQ_LANE_P8 | ARM64_INTRIN_VDUP_LANE_P16 | ARM64_INTRIN_VDUPQ_LANE_P16 | ARM64_INTRIN_VDUP_LANE_F64 | ARM64_INTRIN_VDUPQ_LANE_F64 | ARM64_INTRIN_VDUP_LANEQ_S8 | ARM64_INTRIN_VDUPQ_LANEQ_S8 | ARM64_INTRIN_VDUP_LANEQ_S16 | ARM64_INTRIN_VDUPQ_LANEQ_S16 | ARM64_INTRIN_VDUP_LANEQ_S32 | ARM64_INTRIN_VDUPQ_LANEQ_S32 | ARM64_INTRIN_VDUP_LANEQ_S64 | ARM64_INTRIN_VDUPQ_LANEQ_S64 | ARM64_INTRIN_VDUP_LANEQ_U8 | ARM64_INTRIN_VDUPQ_LANEQ_U8 | ARM64_INTRIN_VDUP_LANEQ_U16 | ARM64_INTRIN_VDUPQ_LANEQ_U16 | ARM64_INTRIN_VDUP_LANEQ_U32 | ARM64_INTRIN_VDUPQ_LANEQ_U32 | ARM64_INTRIN_VDUP_LANEQ_U64 | ARM64_INTRIN_VDUPQ_LANEQ_U64 | ARM64_INTRIN_VDUP_LANEQ_P64 | ARM64_INTRIN_VDUPQ_LANEQ_P64 | ARM64_INTRIN_VDUP_LANEQ_F32 | ARM64_INTRIN_VDUPQ_LANEQ_F32 | ARM64_INTRIN_VDUP_LANEQ_P8 | ARM64_INTRIN_VDUPQ_LANEQ_P8 | ARM64_INTRIN_VDUP_LANEQ_P16 | ARM64_INTRIN_VDUPQ_LANEQ_P16 | ARM64_INTRIN_VDUP_LANEQ_F64 | ARM64_INTRIN_VDUPQ_LANEQ_F64 | ARM64_INTRIN_VCOMBINE_S8 | ARM64_INTRIN_VCOMBINE_S16 | ARM64_INTRIN_VCOMBINE_S32 | ARM64_INTRIN_VCOMBINE_S64 | ARM64_INTRIN_VCOMBINE_U8 | ARM64_INTRIN_VCOMBINE_U16 | ARM64_INTRIN_VCOMBINE_U32 | ARM64_INTRIN_VCOMBINE_U64 | ARM64_INTRIN_VCOMBINE_P64 | ARM64_INTRIN_VCOMBINE_F16 | ARM64_INTRIN_VCOMBINE_F32 | ARM64_INTRIN_VCOMBINE_P8 | ARM64_INTRIN_VCOMBINE_P16 | ARM64_INTRIN_VCOMBINE_F64 | ARM64_INTRIN_VGET_HIGH_S8 | ARM64_INTRIN_VGET_HIGH_S16 | ARM64_INTRIN_VGET_HIGH_S32 | ARM64_INTRIN_VGET_HIGH_S64 | ARM64_INTRIN_VGET_HIGH_U8 | ARM64_INTRIN_VGET_HIGH_U16 | ARM64_INTRIN_VGET_HIGH_U32 | ARM64_INTRIN_VGET_HIGH_U64 | ARM64_INTRIN_VGET_HIGH_P64 | ARM64_INTRIN_VGET_HIGH_F16 | ARM64_INTRIN_VGET_HIGH_F32 | ARM64_INTRIN_VGET_HIGH_P8 | ARM64_INTRIN_VGET_HIGH_P16 | ARM64_INTRIN_VGET_HIGH_F64 | ARM64_INTRIN_VGET_LOW_S8 | ARM64_INTRIN_VGET_LOW_S16 | ARM64_INTRIN_VGET_LOW_S32 | ARM64_INTRIN_VGET_LOW_S64 | ARM64_INTRIN_VGET_LOW_U8 | ARM64_INTRIN_VGET_LOW_U16 | ARM64_INTRIN_VGET_LOW_U32 | ARM64_INTRIN_VGET_LOW_U64 | ARM64_INTRIN_VGET_LOW_P64 | ARM64_INTRIN_VGET_LOW_F16 | ARM64_INTRIN_VGET_LOW_F32 | ARM64_INTRIN_VGET_LOW_P8 | ARM64_INTRIN_VGET_LOW_P16 | ARM64_INTRIN_VGET_LOW_F64 | ARM64_INTRIN_VDUPB_LANE_S8 | ARM64_INTRIN_VDUPH_LANE_S16 | ARM64_INTRIN_VDUPS_LANE_S32 | ARM64_INTRIN_VDUPD_LANE_S64 | ARM64_INTRIN_VDUPB_LANE_U8 | ARM64_INTRIN_VDUPH_LANE_U16 | ARM64_INTRIN_VDUPS_LANE_U32 | ARM64_INTRIN_VDUPD_LANE_U64 | ARM64_INTRIN_VDUPS_LANE_F32 | ARM64_INTRIN_VDUPD_LANE_F64 | ARM64_INTRIN_VDUPB_LANE_P8 | ARM64_INTRIN_VDUPH_LANE_P16 | ARM64_INTRIN_VDUPB_LANEQ_S8 | ARM64_INTRIN_VDUPH_LANEQ_S16 | ARM64_INTRIN_VDUPS_LANEQ_S32 | ARM64_INTRIN_VDUPD_LANEQ_S64 | ARM64_INTRIN_VDUPB_LANEQ_U8 | ARM64_INTRIN_VDUPH_LANEQ_U16 | ARM64_INTRIN_VDUPS_LANEQ_U32 | ARM64_INTRIN_VDUPD_LANEQ_U64 | ARM64_INTRIN_VDUPS_LANEQ_F32 | ARM64_INTRIN_VDUPD_LANEQ_F64 | ARM64_INTRIN_VDUPB_LANEQ_P8 | ARM64_INTRIN_VDUPH_LANEQ_P16 | ARM64_INTRIN_VLD1_S8 | ARM64_INTRIN_VLD1Q_S8 | ARM64_INTRIN_VLD1_S16 | ARM64_INTRIN_VLD1Q_S16 | ARM64_INTRIN_VLD1_S32 | ARM64_INTRIN_VLD1Q_S32 | ARM64_INTRIN_VLD1_S64 | ARM64_INTRIN_VLD1Q_S64 | ARM64_INTRIN_VLD1_U8 | ARM64_INTRIN_VLD1Q_U8 | ARM64_INTRIN_VLD1_U16 | ARM64_INTRIN_VLD1Q_U16 | ARM64_INTRIN_VLD1_U32 | ARM64_INTRIN_VLD1Q_U32 | ARM64_INTRIN_VLD1_U64 | ARM64_INTRIN_VLD1Q_U64 | ARM64_INTRIN_VLD1_P64 | ARM64_INTRIN_VLD1Q_P64 | ARM64_INTRIN_VLD1_F16 | ARM64_INTRIN_VLD1Q_F16 | ARM64_INTRIN_VLD1_F32 | ARM64_INTRIN_VLD1Q_F32 | ARM64_INTRIN_VLD1_P8 | ARM64_INTRIN_VLD1Q_P8 | ARM64_INTRIN_VLD1_P16 | ARM64_INTRIN_VLD1Q_P16 | ARM64_INTRIN_VLD1_F64 | ARM64_INTRIN_VLD1Q_F64 | ARM64_INTRIN_VLD1_LANE_S8 | ARM64_INTRIN_VLD1Q_LANE_S8 | ARM64_INTRIN_VLD1_LANE_S16 | ARM64_INTRIN_VLD1Q_LANE_S16 | ARM64_INTRIN_VLD1_LANE_S32 | ARM64_INTRIN_VLD1Q_LANE_S32 | ARM64_INTRIN_VLD1_LANE_S64 | ARM64_INTRIN_VLD1Q_LANE_S64 | ARM64_INTRIN_VLD1_LANE_U8 | ARM64_INTRIN_VLD1Q_LANE_U8 | ARM64_INTRIN_VLD1_LANE_U16 | ARM64_INTRIN_VLD1Q_LANE_U16 | ARM64_INTRIN_VLD1_LANE_U32 | ARM64_INTRIN_VLD1Q_LANE_U32 | ARM64_INTRIN_VLD1_LANE_U64 | ARM64_INTRIN_VLD1Q_LANE_U64 | ARM64_INTRIN_VLD1_LANE_P64 | ARM64_INTRIN_VLD1Q_LANE_P64 | ARM64_INTRIN_VLD1_LANE_F16 | ARM64_INTRIN_VLD1Q_LANE_F16 | ARM64_INTRIN_VLD1_LANE_F32 | ARM64_INTRIN_VLD1Q_LANE_F32 | ARM64_INTRIN_VLD1_LANE_P8 | ARM64_INTRIN_VLD1Q_LANE_P8 | ARM64_INTRIN_VLD1_LANE_P16 | ARM64_INTRIN_VLD1Q_LANE_P16 | ARM64_INTRIN_VLD1_LANE_F64 | ARM64_INTRIN_VLD1Q_LANE_F64 | ARM64_INTRIN_VLD1_DUP_S8 | ARM64_INTRIN_VLD1Q_DUP_S8 | ARM64_INTRIN_VLD1_DUP_S16 | ARM64_INTRIN_VLD1Q_DUP_S16 | ARM64_INTRIN_VLD1_DUP_S32 | ARM64_INTRIN_VLD1Q_DUP_S32 | ARM64_INTRIN_VLD1_DUP_S64 | ARM64_INTRIN_VLD1Q_DUP_S64 | ARM64_INTRIN_VLD1_DUP_U8 | ARM64_INTRIN_VLD1Q_DUP_U8 | ARM64_INTRIN_VLD1_DUP_U16 | ARM64_INTRIN_VLD1Q_DUP_U16 | ARM64_INTRIN_VLD1_DUP_U32 | ARM64_INTRIN_VLD1Q_DUP_U32 | ARM64_INTRIN_VLD1_DUP_U64 | ARM64_INTRIN_VLD1Q_DUP_U64 | ARM64_INTRIN_VLD1_DUP_P64 | ARM64_INTRIN_VLD1Q_DUP_P64 | ARM64_INTRIN_VLD1_DUP_F16 | ARM64_INTRIN_VLD1Q_DUP_F16 | ARM64_INTRIN_VLD1_DUP_F32 | ARM64_INTRIN_VLD1Q_DUP_F32 | ARM64_INTRIN_VLD1_DUP_P8 | ARM64_INTRIN_VLD1Q_DUP_P8 | ARM64_INTRIN_VLD1_DUP_P16 | ARM64_INTRIN_VLD1Q_DUP_P16 | ARM64_INTRIN_VLD1_DUP_F64 | ARM64_INTRIN_VLD1Q_DUP_F64 | ARM64_INTRIN_VST1_S8 | ARM64_INTRIN_VST1Q_S8 | ARM64_INTRIN_VST1_S16 | ARM64_INTRIN_VST1Q_S16 | ARM64_INTRIN_VST1_S32 | ARM64_INTRIN_VST1Q_S32 | ARM64_INTRIN_VST1_S64 | ARM64_INTRIN_VST1Q_S64 | ARM64_INTRIN_VST1_U8 | ARM64_INTRIN_VST1Q_U8 | ARM64_INTRIN_VST1_U16 | ARM64_INTRIN_VST1Q_U16 | ARM64_INTRIN_VST1_U32 | ARM64_INTRIN_VST1Q_U32 | ARM64_INTRIN_VST1_U64 | ARM64_INTRIN_VST1Q_U64 | ARM64_INTRIN_VST1_P64 | ARM64_INTRIN_VST1Q_P64 | ARM64_INTRIN_VST1_F16 | ARM64_INTRIN_VST1Q_F16 | ARM64_INTRIN_VST1_F32 | ARM64_INTRIN_VST1Q_F32 | ARM64_INTRIN_VST1_P8 | ARM64_INTRIN_VST1Q_P8 | ARM64_INTRIN_VST1_P16 | ARM64_INTRIN_VST1Q_P16 | ARM64_INTRIN_VST1_F64 | ARM64_INTRIN_VST1Q_F64 | ARM64_INTRIN_VST1_LANE_S8 | ARM64_INTRIN_VST1Q_LANE_S8 | ARM64_INTRIN_VST1_LANE_S16 | ARM64_INTRIN_VST1Q_LANE_S16 | ARM64_INTRIN_VST1_LANE_S32 | ARM64_INTRIN_VST1Q_LANE_S32 | ARM64_INTRIN_VST1_LANE_S64 | ARM64_INTRIN_VST1Q_LANE_S64 | ARM64_INTRIN_VST1_LANE_U8 | ARM64_INTRIN_VST1Q_LANE_U8 | ARM64_INTRIN_VST1_LANE_U16 | ARM64_INTRIN_VST1Q_LANE_U16 | ARM64_INTRIN_VST1_LANE_U32 | ARM64_INTRIN_VST1Q_LANE_U32 | ARM64_INTRIN_VST1_LANE_U64 | ARM64_INTRIN_VST1Q_LANE_U64 | ARM64_INTRIN_VST1_LANE_P64 | ARM64_INTRIN_VST1Q_LANE_P64 | ARM64_INTRIN_VST1_LANE_F16 | ARM64_INTRIN_VST1Q_LANE_F16 | ARM64_INTRIN_VST1_LANE_F32 | ARM64_INTRIN_VST1Q_LANE_F32 | ARM64_INTRIN_VST1_LANE_P8 | ARM64_INTRIN_VST1Q_LANE_P8 | ARM64_INTRIN_VST1_LANE_P16 | ARM64_INTRIN_VST1Q_LANE_P16 | ARM64_INTRIN_VST1_LANE_F64 | ARM64_INTRIN_VST1Q_LANE_F64 | ARM64_INTRIN_VLD2_S8 | ARM64_INTRIN_VLD2Q_S8 | ARM64_INTRIN_VLD2_S16 | ARM64_INTRIN_VLD2Q_S16 | ARM64_INTRIN_VLD2_S32 | ARM64_INTRIN_VLD2Q_S32 | ARM64_INTRIN_VLD2_U8 | ARM64_INTRIN_VLD2Q_U8 | ARM64_INTRIN_VLD2_U16 | ARM64_INTRIN_VLD2Q_U16 | ARM64_INTRIN_VLD2_U32 | ARM64_INTRIN_VLD2Q_U32 | ARM64_INTRIN_VLD2_F16 | ARM64_INTRIN_VLD2Q_F16 | ARM64_INTRIN_VLD2_F32 | ARM64_INTRIN_VLD2Q_F32 | ARM64_INTRIN_VLD2_P8 | ARM64_INTRIN_VLD2Q_P8 | ARM64_INTRIN_VLD2_P16 | ARM64_INTRIN_VLD2Q_P16 | ARM64_INTRIN_VLD2_S64 | ARM64_INTRIN_VLD2_U64 | ARM64_INTRIN_VLD2_P64 | ARM64_INTRIN_VLD2Q_S64 | ARM64_INTRIN_VLD2Q_U64 | ARM64_INTRIN_VLD2Q_P64 | ARM64_INTRIN_VLD2_F64 | ARM64_INTRIN_VLD2Q_F64 | ARM64_INTRIN_VLD3_S8 | ARM64_INTRIN_VLD3Q_S8 | ARM64_INTRIN_VLD3_S16 | ARM64_INTRIN_VLD3Q_S16 | ARM64_INTRIN_VLD3_S32 | ARM64_INTRIN_VLD3Q_S32 | ARM64_INTRIN_VLD3_U8 | ARM64_INTRIN_VLD3Q_U8 | ARM64_INTRIN_VLD3_U16 | ARM64_INTRIN_VLD3Q_U16 | ARM64_INTRIN_VLD3_U32 | ARM64_INTRIN_VLD3Q_U32 | ARM64_INTRIN_VLD3_F16 | ARM64_INTRIN_VLD3Q_F16 | ARM64_INTRIN_VLD3_F32 | ARM64_INTRIN_VLD3Q_F32 | ARM64_INTRIN_VLD3_P8 | ARM64_INTRIN_VLD3Q_P8 | ARM64_INTRIN_VLD3_P16 | ARM64_INTRIN_VLD3Q_P16 | ARM64_INTRIN_VLD3_S64 | ARM64_INTRIN_VLD3_U64 | ARM64_INTRIN_VLD3_P64 | ARM64_INTRIN_VLD3Q_S64 | ARM64_INTRIN_VLD3Q_U64 | ARM64_INTRIN_VLD3Q_P64 | ARM64_INTRIN_VLD3_F64 | ARM64_INTRIN_VLD3Q_F64 | ARM64_INTRIN_VLD4_S8 | ARM64_INTRIN_VLD4Q_S8 | ARM64_INTRIN_VLD4_S16 | ARM64_INTRIN_VLD4Q_S16 | ARM64_INTRIN_VLD4_S32 | ARM64_INTRIN_VLD4Q_S32 | ARM64_INTRIN_VLD4_U8 | ARM64_INTRIN_VLD4Q_U8 | ARM64_INTRIN_VLD4_U16 | ARM64_INTRIN_VLD4Q_U16 | ARM64_INTRIN_VLD4_U32 | ARM64_INTRIN_VLD4Q_U32 | ARM64_INTRIN_VLD4_F16 | ARM64_INTRIN_VLD4Q_F16 | ARM64_INTRIN_VLD4_F32 | ARM64_INTRIN_VLD4Q_F32 | ARM64_INTRIN_VLD4_P8 | ARM64_INTRIN_VLD4Q_P8 | ARM64_INTRIN_VLD4_P16 | ARM64_INTRIN_VLD4Q_P16 | ARM64_INTRIN_VLD4_S64 | ARM64_INTRIN_VLD4_U64 | ARM64_INTRIN_VLD4_P64 | ARM64_INTRIN_VLD4Q_S64 | ARM64_INTRIN_VLD4Q_U64 | ARM64_INTRIN_VLD4Q_P64 | ARM64_INTRIN_VLD4_F64 | ARM64_INTRIN_VLD4Q_F64 | ARM64_INTRIN_VLD2_DUP_S8 | ARM64_INTRIN_VLD2Q_DUP_S8 | ARM64_INTRIN_VLD2_DUP_S16 | ARM64_INTRIN_VLD2Q_DUP_S16 | ARM64_INTRIN_VLD2_DUP_S32 | ARM64_INTRIN_VLD2Q_DUP_S32 | ARM64_INTRIN_VLD2_DUP_U8 | ARM64_INTRIN_VLD2Q_DUP_U8 | ARM64_INTRIN_VLD2_DUP_U16 | ARM64_INTRIN_VLD2Q_DUP_U16 | ARM64_INTRIN_VLD2_DUP_U32 | ARM64_INTRIN_VLD2Q_DUP_U32 | ARM64_INTRIN_VLD2_DUP_F16 | ARM64_INTRIN_VLD2Q_DUP_F16 | ARM64_INTRIN_VLD2_DUP_F32 | ARM64_INTRIN_VLD2Q_DUP_F32 | ARM64_INTRIN_VLD2_DUP_P8 | ARM64_INTRIN_VLD2Q_DUP_P8 | ARM64_INTRIN_VLD2_DUP_P16 | ARM64_INTRIN_VLD2Q_DUP_P16 | ARM64_INTRIN_VLD2_DUP_S64 | ARM64_INTRIN_VLD2_DUP_U64 | ARM64_INTRIN_VLD2_DUP_P64 | ARM64_INTRIN_VLD2Q_DUP_S64 | ARM64_INTRIN_VLD2Q_DUP_U64 | ARM64_INTRIN_VLD2Q_DUP_P64 | ARM64_INTRIN_VLD2_DUP_F64 | ARM64_INTRIN_VLD2Q_DUP_F64 | ARM64_INTRIN_VLD3_DUP_S8 | ARM64_INTRIN_VLD3Q_DUP_S8 | ARM64_INTRIN_VLD3_DUP_S16 | ARM64_INTRIN_VLD3Q_DUP_S16 | ARM64_INTRIN_VLD3_DUP_S32 | ARM64_INTRIN_VLD3Q_DUP_S32 | ARM64_INTRIN_VLD3_DUP_U8 | ARM64_INTRIN_VLD3Q_DUP_U8 | ARM64_INTRIN_VLD3_DUP_U16 | ARM64_INTRIN_VLD3Q_DUP_U16 | ARM64_INTRIN_VLD3_DUP_U32 | ARM64_INTRIN_VLD3Q_DUP_U32 | ARM64_INTRIN_VLD3_DUP_F16 | ARM64_INTRIN_VLD3Q_DUP_F16 | ARM64_INTRIN_VLD3_DUP_F32 | ARM64_INTRIN_VLD3Q_DUP_F32 | ARM64_INTRIN_VLD3_DUP_P8 | ARM64_INTRIN_VLD3Q_DUP_P8 | ARM64_INTRIN_VLD3_DUP_P16 | ARM64_INTRIN_VLD3Q_DUP_P16 | ARM64_INTRIN_VLD3_DUP_S64 | ARM64_INTRIN_VLD3_DUP_U64 | ARM64_INTRIN_VLD3_DUP_P64 | ARM64_INTRIN_VLD3Q_DUP_S64 | ARM64_INTRIN_VLD3Q_DUP_U64 | ARM64_INTRIN_VLD3Q_DUP_P64 | ARM64_INTRIN_VLD3_DUP_F64 | ARM64_INTRIN_VLD3Q_DUP_F64 | ARM64_INTRIN_VLD4_DUP_S8 | ARM64_INTRIN_VLD4Q_DUP_S8 | ARM64_INTRIN_VLD4_DUP_S16 | ARM64_INTRIN_VLD4Q_DUP_S16 | ARM64_INTRIN_VLD4_DUP_S32 | ARM64_INTRIN_VLD4Q_DUP_S32 | ARM64_INTRIN_VLD4_DUP_U8 | ARM64_INTRIN_VLD4Q_DUP_U8 | ARM64_INTRIN_VLD4_DUP_U16 | ARM64_INTRIN_VLD4Q_DUP_U16 | ARM64_INTRIN_VLD4_DUP_U32 | ARM64_INTRIN_VLD4Q_DUP_U32 | ARM64_INTRIN_VLD4_DUP_F16 | ARM64_INTRIN_VLD4Q_DUP_F16 | ARM64_INTRIN_VLD4_DUP_F32 | ARM64_INTRIN_VLD4Q_DUP_F32 | ARM64_INTRIN_VLD4_DUP_P8 | ARM64_INTRIN_VLD4Q_DUP_P8 | ARM64_INTRIN_VLD4_DUP_P16 | ARM64_INTRIN_VLD4Q_DUP_P16 | ARM64_INTRIN_VLD4_DUP_S64 | ARM64_INTRIN_VLD4_DUP_U64 | ARM64_INTRIN_VLD4_DUP_P64 | ARM64_INTRIN_VLD4Q_DUP_S64 | ARM64_INTRIN_VLD4Q_DUP_U64 | ARM64_INTRIN_VLD4Q_DUP_P64 | ARM64_INTRIN_VLD4_DUP_F64 | ARM64_INTRIN_VLD4Q_DUP_F64 | ARM64_INTRIN_VST2_S8 | ARM64_INTRIN_VST2Q_S8 | ARM64_INTRIN_VST2_S16 | ARM64_INTRIN_VST2Q_S16 | ARM64_INTRIN_VST2_S32 | ARM64_INTRIN_VST2Q_S32 | ARM64_INTRIN_VST2_U8 | ARM64_INTRIN_VST2Q_U8 | ARM64_INTRIN_VST2_U16 | ARM64_INTRIN_VST2Q_U16 | ARM64_INTRIN_VST2_U32 | ARM64_INTRIN_VST2Q_U32 | ARM64_INTRIN_VST2_F16 | ARM64_INTRIN_VST2Q_F16 | ARM64_INTRIN_VST2_F32 | ARM64_INTRIN_VST2Q_F32 | ARM64_INTRIN_VST2_P8 | ARM64_INTRIN_VST2Q_P8 | ARM64_INTRIN_VST2_P16 | ARM64_INTRIN_VST2Q_P16 | ARM64_INTRIN_VST2_S64 | ARM64_INTRIN_VST2_U64 | ARM64_INTRIN_VST2_P64 | ARM64_INTRIN_VST2Q_S64 | ARM64_INTRIN_VST2Q_U64 | ARM64_INTRIN_VST2Q_P64 | ARM64_INTRIN_VST2_F64 | ARM64_INTRIN_VST2Q_F64 | ARM64_INTRIN_VST3_S8 | ARM64_INTRIN_VST3Q_S8 | ARM64_INTRIN_VST3_S16 | ARM64_INTRIN_VST3Q_S16 | ARM64_INTRIN_VST3_S32 | ARM64_INTRIN_VST3Q_S32 | ARM64_INTRIN_VST3_U8 | ARM64_INTRIN_VST3Q_U8 | ARM64_INTRIN_VST3_U16 | ARM64_INTRIN_VST3Q_U16 | ARM64_INTRIN_VST3_U32 | ARM64_INTRIN_VST3Q_U32 | ARM64_INTRIN_VST3_F16 | ARM64_INTRIN_VST3Q_F16 | ARM64_INTRIN_VST3_F32 | ARM64_INTRIN_VST3Q_F32 | ARM64_INTRIN_VST3_P8 | ARM64_INTRIN_VST3Q_P8 | ARM64_INTRIN_VST3_P16 | ARM64_INTRIN_VST3Q_P16 | ARM64_INTRIN_VST3_S64 | ARM64_INTRIN_VST3_U64 | ARM64_INTRIN_VST3_P64 | ARM64_INTRIN_VST3Q_S64 | ARM64_INTRIN_VST3Q_U64 | ARM64_INTRIN_VST3Q_P64 | ARM64_INTRIN_VST3_F64 | ARM64_INTRIN_VST3Q_F64 | ARM64_INTRIN_VST4_S8 | ARM64_INTRIN_VST4Q_S8 | ARM64_INTRIN_VST4_S16 | ARM64_INTRIN_VST4Q_S16 | ARM64_INTRIN_VST4_S32 | ARM64_INTRIN_VST4Q_S32 | ARM64_INTRIN_VST4_U8 | ARM64_INTRIN_VST4Q_U8 | ARM64_INTRIN_VST4_U16 | ARM64_INTRIN_VST4Q_U16 | ARM64_INTRIN_VST4_U32 | ARM64_INTRIN_VST4Q_U32 | ARM64_INTRIN_VST4_F16 | ARM64_INTRIN_VST4Q_F16 | ARM64_INTRIN_VST4_F32 | ARM64_INTRIN_VST4Q_F32 | ARM64_INTRIN_VST4_P8 | ARM64_INTRIN_VST4Q_P8 | ARM64_INTRIN_VST4_P16 | ARM64_INTRIN_VST4Q_P16 | ARM64_INTRIN_VST4_S64 | ARM64_INTRIN_VST4_U64 | ARM64_INTRIN_VST4_P64 | ARM64_INTRIN_VST4Q_S64 | ARM64_INTRIN_VST4Q_U64 | ARM64_INTRIN_VST4Q_P64 | ARM64_INTRIN_VST4_F64 | ARM64_INTRIN_VST4Q_F64 | ARM64_INTRIN_VLD2_LANE_S16 | ARM64_INTRIN_VLD2Q_LANE_S16 | ARM64_INTRIN_VLD2_LANE_S32 | ARM64_INTRIN_VLD2Q_LANE_S32 | ARM64_INTRIN_VLD2_LANE_U16 | ARM64_INTRIN_VLD2Q_LANE_U16 | ARM64_INTRIN_VLD2_LANE_U32 | ARM64_INTRIN_VLD2Q_LANE_U32 | ARM64_INTRIN_VLD2_LANE_F16 | ARM64_INTRIN_VLD2Q_LANE_F16 | ARM64_INTRIN_VLD2_LANE_F32 | ARM64_INTRIN_VLD2Q_LANE_F32 | ARM64_INTRIN_VLD2_LANE_P16 | ARM64_INTRIN_VLD2Q_LANE_P16 | ARM64_INTRIN_VLD2_LANE_S8 | ARM64_INTRIN_VLD2_LANE_U8 | ARM64_INTRIN_VLD2_LANE_P8 | ARM64_INTRIN_VLD2Q_LANE_S8 | ARM64_INTRIN_VLD2Q_LANE_U8 | ARM64_INTRIN_VLD2Q_LANE_P8 | ARM64_INTRIN_VLD2_LANE_S64 | ARM64_INTRIN_VLD2Q_LANE_S64 | ARM64_INTRIN_VLD2_LANE_U64 | ARM64_INTRIN_VLD2Q_LANE_U64 | ARM64_INTRIN_VLD2_LANE_P64 | ARM64_INTRIN_VLD2Q_LANE_P64 | ARM64_INTRIN_VLD2_LANE_F64 | ARM64_INTRIN_VLD2Q_LANE_F64 | ARM64_INTRIN_VLD3_LANE_S16 | ARM64_INTRIN_VLD3Q_LANE_S16 | ARM64_INTRIN_VLD3_LANE_S32 | ARM64_INTRIN_VLD3Q_LANE_S32 | ARM64_INTRIN_VLD3_LANE_U16 | ARM64_INTRIN_VLD3Q_LANE_U16 | ARM64_INTRIN_VLD3_LANE_U32 | ARM64_INTRIN_VLD3Q_LANE_U32 | ARM64_INTRIN_VLD3_LANE_F16 | ARM64_INTRIN_VLD3Q_LANE_F16 | ARM64_INTRIN_VLD3_LANE_F32 | ARM64_INTRIN_VLD3Q_LANE_F32 | ARM64_INTRIN_VLD3_LANE_P16 | ARM64_INTRIN_VLD3Q_LANE_P16 | ARM64_INTRIN_VLD3_LANE_S8 | ARM64_INTRIN_VLD3_LANE_U8 | ARM64_INTRIN_VLD3_LANE_P8 | ARM64_INTRIN_VLD3Q_LANE_S8 | ARM64_INTRIN_VLD3Q_LANE_U8 | ARM64_INTRIN_VLD3Q_LANE_P8 | ARM64_INTRIN_VLD3_LANE_S64 | ARM64_INTRIN_VLD3Q_LANE_S64 | ARM64_INTRIN_VLD3_LANE_U64 | ARM64_INTRIN_VLD3Q_LANE_U64 | ARM64_INTRIN_VLD3_LANE_P64 | ARM64_INTRIN_VLD3Q_LANE_P64 | ARM64_INTRIN_VLD3_LANE_F64 | ARM64_INTRIN_VLD3Q_LANE_F64 | ARM64_INTRIN_VLD4_LANE_S16 | ARM64_INTRIN_VLD4Q_LANE_S16 | ARM64_INTRIN_VLD4_LANE_S32 | ARM64_INTRIN_VLD4Q_LANE_S32 | ARM64_INTRIN_VLD4_LANE_U16 | ARM64_INTRIN_VLD4Q_LANE_U16 | ARM64_INTRIN_VLD4_LANE_U32 | ARM64_INTRIN_VLD4Q_LANE_U32 | ARM64_INTRIN_VLD4_LANE_F16 | ARM64_INTRIN_VLD4Q_LANE_F16 | ARM64_INTRIN_VLD4_LANE_F32 | ARM64_INTRIN_VLD4Q_LANE_F32 | ARM64_INTRIN_VLD4_LANE_P16 | ARM64_INTRIN_VLD4Q_LANE_P16 | ARM64_INTRIN_VLD4_LANE_S8 | ARM64_INTRIN_VLD4_LANE_U8 | ARM64_INTRIN_VLD4_LANE_P8 | ARM64_INTRIN_VLD4Q_LANE_S8 | ARM64_INTRIN_VLD4Q_LANE_U8 | ARM64_INTRIN_VLD4Q_LANE_P8 | ARM64_INTRIN_VLD4_LANE_S64 | ARM64_INTRIN_VLD4Q_LANE_S64 | ARM64_INTRIN_VLD4_LANE_U64 | ARM64_INTRIN_VLD4Q_LANE_U64 | ARM64_INTRIN_VLD4_LANE_P64 | ARM64_INTRIN_VLD4Q_LANE_P64 | ARM64_INTRIN_VLD4_LANE_F64 | ARM64_INTRIN_VLD4Q_LANE_F64 | ARM64_INTRIN_VST2_LANE_S8 | ARM64_INTRIN_VST2_LANE_U8 | ARM64_INTRIN_VST2_LANE_P8 | ARM64_INTRIN_VST3_LANE_S8 | ARM64_INTRIN_VST3_LANE_U8 | ARM64_INTRIN_VST3_LANE_P8 | ARM64_INTRIN_VST4_LANE_S8 | ARM64_INTRIN_VST4_LANE_U8 | ARM64_INTRIN_VST4_LANE_P8 | ARM64_INTRIN_VST2_LANE_S16 | ARM64_INTRIN_VST2Q_LANE_S16 | ARM64_INTRIN_VST2_LANE_S32 | ARM64_INTRIN_VST2Q_LANE_S32 | ARM64_INTRIN_VST2_LANE_U16 | ARM64_INTRIN_VST2Q_LANE_U16 | ARM64_INTRIN_VST2_LANE_U32 | ARM64_INTRIN_VST2Q_LANE_U32 | ARM64_INTRIN_VST2_LANE_F16 | ARM64_INTRIN_VST2Q_LANE_F16 | ARM64_INTRIN_VST2_LANE_F32 | ARM64_INTRIN_VST2Q_LANE_F32 | ARM64_INTRIN_VST2_LANE_P16 | ARM64_INTRIN_VST2Q_LANE_P16 | ARM64_INTRIN_VST2Q_LANE_S8 | ARM64_INTRIN_VST2Q_LANE_U8 | ARM64_INTRIN_VST2Q_LANE_P8 | ARM64_INTRIN_VST2_LANE_S64 | ARM64_INTRIN_VST2Q_LANE_S64 | ARM64_INTRIN_VST2_LANE_U64 | ARM64_INTRIN_VST2Q_LANE_U64 | ARM64_INTRIN_VST2_LANE_P64 | ARM64_INTRIN_VST2Q_LANE_P64 | ARM64_INTRIN_VST2_LANE_F64 | ARM64_INTRIN_VST2Q_LANE_F64 | ARM64_INTRIN_VST3_LANE_S16 | ARM64_INTRIN_VST3Q_LANE_S16 | ARM64_INTRIN_VST3_LANE_S32 | ARM64_INTRIN_VST3Q_LANE_S32 | ARM64_INTRIN_VST3_LANE_U16 | ARM64_INTRIN_VST3Q_LANE_U16 | ARM64_INTRIN_VST3_LANE_U32 | ARM64_INTRIN_VST3Q_LANE_U32 | ARM64_INTRIN_VST3_LANE_F16 | ARM64_INTRIN_VST3Q_LANE_F16 | ARM64_INTRIN_VST3_LANE_F32 | ARM64_INTRIN_VST3Q_LANE_F32 | ARM64_INTRIN_VST3_LANE_P16 | ARM64_INTRIN_VST3Q_LANE_P16 | ARM64_INTRIN_VST3Q_LANE_S8 | ARM64_INTRIN_VST3Q_LANE_U8 | ARM64_INTRIN_VST3Q_LANE_P8 | ARM64_INTRIN_VST3_LANE_S64 | ARM64_INTRIN_VST3Q_LANE_S64 | ARM64_INTRIN_VST3_LANE_U64 | ARM64_INTRIN_VST3Q_LANE_U64 | ARM64_INTRIN_VST3_LANE_P64 | ARM64_INTRIN_VST3Q_LANE_P64 | ARM64_INTRIN_VST3_LANE_F64 | ARM64_INTRIN_VST3Q_LANE_F64 | ARM64_INTRIN_VST4_LANE_S16 | ARM64_INTRIN_VST4Q_LANE_S16 | ARM64_INTRIN_VST4_LANE_S32 | ARM64_INTRIN_VST4Q_LANE_S32 | ARM64_INTRIN_VST4_LANE_U16 | ARM64_INTRIN_VST4Q_LANE_U16 | ARM64_INTRIN_VST4_LANE_U32 | ARM64_INTRIN_VST4Q_LANE_U32 | ARM64_INTRIN_VST4_LANE_F16 | ARM64_INTRIN_VST4Q_LANE_F16 | ARM64_INTRIN_VST4_LANE_F32 | ARM64_INTRIN_VST4Q_LANE_F32 | ARM64_INTRIN_VST4_LANE_P16 | ARM64_INTRIN_VST4Q_LANE_P16 | ARM64_INTRIN_VST4Q_LANE_S8 | ARM64_INTRIN_VST4Q_LANE_U8 | ARM64_INTRIN_VST4Q_LANE_P8 | ARM64_INTRIN_VST4_LANE_S64 | ARM64_INTRIN_VST4Q_LANE_S64 | ARM64_INTRIN_VST4_LANE_U64 | ARM64_INTRIN_VST4Q_LANE_U64 | ARM64_INTRIN_VST4_LANE_P64 | ARM64_INTRIN_VST4Q_LANE_P64 | ARM64_INTRIN_VST4_LANE_F64 | ARM64_INTRIN_VST4Q_LANE_F64 | ARM64_INTRIN_VST1_S8_X2 | ARM64_INTRIN_VST1Q_S8_X2 | ARM64_INTRIN_VST1_S16_X2 | ARM64_INTRIN_VST1Q_S16_X2 | ARM64_INTRIN_VST1_S32_X2 | ARM64_INTRIN_VST1Q_S32_X2 | ARM64_INTRIN_VST1_U8_X2 | ARM64_INTRIN_VST1Q_U8_X2 | ARM64_INTRIN_VST1_U16_X2 | ARM64_INTRIN_VST1Q_U16_X2 | ARM64_INTRIN_VST1_U32_X2 | ARM64_INTRIN_VST1Q_U32_X2 | ARM64_INTRIN_VST1_F16_X2 | ARM64_INTRIN_VST1Q_F16_X2 | ARM64_INTRIN_VST1_F32_X2 | ARM64_INTRIN_VST1Q_F32_X2 | ARM64_INTRIN_VST1_P8_X2 | ARM64_INTRIN_VST1Q_P8_X2 | ARM64_INTRIN_VST1_P16_X2 | ARM64_INTRIN_VST1Q_P16_X2 | ARM64_INTRIN_VST1_S64_X2 | ARM64_INTRIN_VST1_U64_X2 | ARM64_INTRIN_VST1_P64_X2 | ARM64_INTRIN_VST1Q_S64_X2 | ARM64_INTRIN_VST1Q_U64_X2 | ARM64_INTRIN_VST1Q_P64_X2 | ARM64_INTRIN_VST1_F64_X2 | ARM64_INTRIN_VST1Q_F64_X2 | ARM64_INTRIN_VST1_S8_X3 | ARM64_INTRIN_VST1Q_S8_X3 | ARM64_INTRIN_VST1_S16_X3 | ARM64_INTRIN_VST1Q_S16_X3 | ARM64_INTRIN_VST1_S32_X3 | ARM64_INTRIN_VST1Q_S32_X3 | ARM64_INTRIN_VST1_U8_X3 | ARM64_INTRIN_VST1Q_U8_X3 | ARM64_INTRIN_VST1_U16_X3 | ARM64_INTRIN_VST1Q_U16_X3 | ARM64_INTRIN_VST1_U32_X3 | ARM64_INTRIN_VST1Q_U32_X3 | ARM64_INTRIN_VST1_F16_X3 | ARM64_INTRIN_VST1Q_F16_X3 | ARM64_INTRIN_VST1_F32_X3 | ARM64_INTRIN_VST1Q_F32_X3 | ARM64_INTRIN_VST1_P8_X3 | ARM64_INTRIN_VST1Q_P8_X3 | ARM64_INTRIN_VST1_P16_X3 | ARM64_INTRIN_VST1Q_P16_X3 | ARM64_INTRIN_VST1_S64_X3 | ARM64_INTRIN_VST1_U64_X3 | ARM64_INTRIN_VST1_P64_X3 | ARM64_INTRIN_VST1Q_S64_X3 | ARM64_INTRIN_VST1Q_U64_X3 | ARM64_INTRIN_VST1Q_P64_X3 | ARM64_INTRIN_VST1_F64_X3 | ARM64_INTRIN_VST1Q_F64_X3 | ARM64_INTRIN_VST1_S8_X4 | ARM64_INTRIN_VST1Q_S8_X4 | ARM64_INTRIN_VST1_S16_X4 | ARM64_INTRIN_VST1Q_S16_X4 | ARM64_INTRIN_VST1_S32_X4 | ARM64_INTRIN_VST1Q_S32_X4 | ARM64_INTRIN_VST1_U8_X4 | ARM64_INTRIN_VST1Q_U8_X4 | ARM64_INTRIN_VST1_U16_X4 | ARM64_INTRIN_VST1Q_U16_X4 | ARM64_INTRIN_VST1_U32_X4 | ARM64_INTRIN_VST1Q_U32_X4 | ARM64_INTRIN_VST1_F16_X4 | ARM64_INTRIN_VST1Q_F16_X4 | ARM64_INTRIN_VST1_F32_X4 | ARM64_INTRIN_VST1Q_F32_X4 | ARM64_INTRIN_VST1_P8_X4 | ARM64_INTRIN_VST1Q_P8_X4 | ARM64_INTRIN_VST1_P16_X4 | ARM64_INTRIN_VST1Q_P16_X4 | ARM64_INTRIN_VST1_S64_X4 | ARM64_INTRIN_VST1_U64_X4 | ARM64_INTRIN_VST1_P64_X4 | ARM64_INTRIN_VST1Q_S64_X4 | ARM64_INTRIN_VST1Q_U64_X4 | ARM64_INTRIN_VST1Q_P64_X4 | ARM64_INTRIN_VST1_F64_X4 | ARM64_INTRIN_VST1Q_F64_X4 | ARM64_INTRIN_VLD1_S8_X2 | ARM64_INTRIN_VLD1Q_S8_X2 | ARM64_INTRIN_VLD1_S16_X2 | ARM64_INTRIN_VLD1Q_S16_X2 | ARM64_INTRIN_VLD1_S32_X2 | ARM64_INTRIN_VLD1Q_S32_X2 | ARM64_INTRIN_VLD1_U8_X2 | ARM64_INTRIN_VLD1Q_U8_X2 | ARM64_INTRIN_VLD1_U16_X2 | ARM64_INTRIN_VLD1Q_U16_X2 | ARM64_INTRIN_VLD1_U32_X2 | ARM64_INTRIN_VLD1Q_U32_X2 | ARM64_INTRIN_VLD1_F16_X2 | ARM64_INTRIN_VLD1Q_F16_X2 | ARM64_INTRIN_VLD1_F32_X2 | ARM64_INTRIN_VLD1Q_F32_X2 | ARM64_INTRIN_VLD1_P8_X2 | ARM64_INTRIN_VLD1Q_P8_X2 | ARM64_INTRIN_VLD1_P16_X2 | ARM64_INTRIN_VLD1Q_P16_X2 | ARM64_INTRIN_VLD1_S64_X2 | ARM64_INTRIN_VLD1_U64_X2 | ARM64_INTRIN_VLD1_P64_X2 | ARM64_INTRIN_VLD1Q_S64_X2 | ARM64_INTRIN_VLD1Q_U64_X2 | ARM64_INTRIN_VLD1Q_P64_X2 | ARM64_INTRIN_VLD1_F64_X2 | ARM64_INTRIN_VLD1Q_F64_X2 | ARM64_INTRIN_VLD1_S8_X3 | ARM64_INTRIN_VLD1Q_S8_X3 | ARM64_INTRIN_VLD1_S16_X3 | ARM64_INTRIN_VLD1Q_S16_X3 | ARM64_INTRIN_VLD1_S32_X3 | ARM64_INTRIN_VLD1Q_S32_X3 | ARM64_INTRIN_VLD1_U8_X3 | ARM64_INTRIN_VLD1Q_U8_X3 | ARM64_INTRIN_VLD1_U16_X3 | ARM64_INTRIN_VLD1Q_U16_X3 | ARM64_INTRIN_VLD1_U32_X3 | ARM64_INTRIN_VLD1Q_U32_X3 | ARM64_INTRIN_VLD1_F16_X3 | ARM64_INTRIN_VLD1Q_F16_X3 | ARM64_INTRIN_VLD1_F32_X3 | ARM64_INTRIN_VLD1Q_F32_X3 | ARM64_INTRIN_VLD1_P8_X3 | ARM64_INTRIN_VLD1Q_P8_X3 | ARM64_INTRIN_VLD1_P16_X3 | ARM64_INTRIN_VLD1Q_P16_X3 | ARM64_INTRIN_VLD1_S64_X3 | ARM64_INTRIN_VLD1_U64_X3 | ARM64_INTRIN_VLD1_P64_X3 | ARM64_INTRIN_VLD1Q_S64_X3 | ARM64_INTRIN_VLD1Q_U64_X3 | ARM64_INTRIN_VLD1Q_P64_X3 | ARM64_INTRIN_VLD1_F64_X3 | ARM64_INTRIN_VLD1Q_F64_X3 | ARM64_INTRIN_VLD1_S8_X4 | ARM64_INTRIN_VLD1Q_S8_X4 | ARM64_INTRIN_VLD1_S16_X4 | ARM64_INTRIN_VLD1Q_S16_X4 | ARM64_INTRIN_VLD1_S32_X4 | ARM64_INTRIN_VLD1Q_S32_X4 | ARM64_INTRIN_VLD1_U8_X4 | ARM64_INTRIN_VLD1Q_U8_X4 | ARM64_INTRIN_VLD1_U16_X4 | ARM64_INTRIN_VLD1Q_U16_X4 | ARM64_INTRIN_VLD1_U32_X4 | ARM64_INTRIN_VLD1Q_U32_X4 | ARM64_INTRIN_VLD1_F16_X4 | ARM64_INTRIN_VLD1Q_F16_X4 | ARM64_INTRIN_VLD1_F32_X4 | ARM64_INTRIN_VLD1Q_F32_X4 | ARM64_INTRIN_VLD1_P8_X4 | ARM64_INTRIN_VLD1Q_P8_X4 | ARM64_INTRIN_VLD1_P16_X4 | ARM64_INTRIN_VLD1Q_P16_X4 | ARM64_INTRIN_VLD1_S64_X4 | ARM64_INTRIN_VLD1_U64_X4 | ARM64_INTRIN_VLD1_P64_X4 | ARM64_INTRIN_VLD1Q_S64_X4 | ARM64_INTRIN_VLD1Q_U64_X4 | ARM64_INTRIN_VLD1Q_P64_X4 | ARM64_INTRIN_VLD1_F64_X4 | ARM64_INTRIN_VLD1Q_F64_X4 | ARM64_INTRIN_VPADD_S8 | ARM64_INTRIN_VPADD_S16 | ARM64_INTRIN_VPADD_S32 | ARM64_INTRIN_VPADD_U8 | ARM64_INTRIN_VPADD_U16 | ARM64_INTRIN_VPADD_U32 | ARM64_INTRIN_VPADD_F32 | ARM64_INTRIN_VPADDQ_S8 | ARM64_INTRIN_VPADDQ_S16 | ARM64_INTRIN_VPADDQ_S32 | ARM64_INTRIN_VPADDQ_S64 | ARM64_INTRIN_VPADDQ_U8 | ARM64_INTRIN_VPADDQ_U16 | ARM64_INTRIN_VPADDQ_U32 | ARM64_INTRIN_VPADDQ_U64 | ARM64_INTRIN_VPADDQ_F32 | ARM64_INTRIN_VPADDQ_F64 | ARM64_INTRIN_VPADDL_S8 | ARM64_INTRIN_VPADDLQ_S8 | ARM64_INTRIN_VPADDL_S16 | ARM64_INTRIN_VPADDLQ_S16 | ARM64_INTRIN_VPADDL_S32 | ARM64_INTRIN_VPADDLQ_S32 | ARM64_INTRIN_VPADDL_U8 | ARM64_INTRIN_VPADDLQ_U8 | ARM64_INTRIN_VPADDL_U16 | ARM64_INTRIN_VPADDLQ_U16 | ARM64_INTRIN_VPADDL_U32 | ARM64_INTRIN_VPADDLQ_U32 | ARM64_INTRIN_VPADAL_S8 | ARM64_INTRIN_VPADALQ_S8 | ARM64_INTRIN_VPADAL_S16 | ARM64_INTRIN_VPADALQ_S16 | ARM64_INTRIN_VPADAL_S32 | ARM64_INTRIN_VPADALQ_S32 | ARM64_INTRIN_VPADAL_U8 | ARM64_INTRIN_VPADALQ_U8 | ARM64_INTRIN_VPADAL_U16 | ARM64_INTRIN_VPADALQ_U16 | ARM64_INTRIN_VPADAL_U32 | ARM64_INTRIN_VPADALQ_U32 | ARM64_INTRIN_VPMAX_S8 | ARM64_INTRIN_VPMAX_S16 | ARM64_INTRIN_VPMAX_S32 | ARM64_INTRIN_VPMAX_U8 | ARM64_INTRIN_VPMAX_U16 | ARM64_INTRIN_VPMAX_U32 | ARM64_INTRIN_VPMAX_F32 | ARM64_INTRIN_VPMAXQ_S8 | ARM64_INTRIN_VPMAXQ_S16 | ARM64_INTRIN_VPMAXQ_S32 | ARM64_INTRIN_VPMAXQ_U8 | ARM64_INTRIN_VPMAXQ_U16 | ARM64_INTRIN_VPMAXQ_U32 | ARM64_INTRIN_VPMAXQ_F32 | ARM64_INTRIN_VPMAXQ_F64 | ARM64_INTRIN_VPMIN_S8 | ARM64_INTRIN_VPMIN_S16 | ARM64_INTRIN_VPMIN_S32 | ARM64_INTRIN_VPMIN_U8 | ARM64_INTRIN_VPMIN_U16 | ARM64_INTRIN_VPMIN_U32 | ARM64_INTRIN_VPMIN_F32 | ARM64_INTRIN_VPMINQ_S8 | ARM64_INTRIN_VPMINQ_S16 | ARM64_INTRIN_VPMINQ_S32 | ARM64_INTRIN_VPMINQ_U8 | ARM64_INTRIN_VPMINQ_U16 | ARM64_INTRIN_VPMINQ_U32 | ARM64_INTRIN_VPMINQ_F32 | ARM64_INTRIN_VPMINQ_F64 | ARM64_INTRIN_VPMAXNM_F32 | ARM64_INTRIN_VPMAXNMQ_F32 | ARM64_INTRIN_VPMAXNMQ_F64 | ARM64_INTRIN_VPMINNM_F32 | ARM64_INTRIN_VPMINNMQ_F32 | ARM64_INTRIN_VPMINNMQ_F64 | ARM64_INTRIN_VPADDD_S64 | ARM64_INTRIN_VPADDD_U64 | ARM64_INTRIN_VPADDS_F32 | ARM64_INTRIN_VPADDD_F64 | ARM64_INTRIN_VPMAXS_F32 | ARM64_INTRIN_VPMAXQD_F64 | ARM64_INTRIN_VPMINS_F32 | ARM64_INTRIN_VPMINQD_F64 | ARM64_INTRIN_VPMAXNMS_F32 | ARM64_INTRIN_VPMAXNMQD_F64 | ARM64_INTRIN_VPMINNMS_F32 | ARM64_INTRIN_VPMINNMQD_F64 | ARM64_INTRIN_VADDV_S8 | ARM64_INTRIN_VADDVQ_S8 | ARM64_INTRIN_VADDV_S16 | ARM64_INTRIN_VADDVQ_S16 | ARM64_INTRIN_VADDV_S32 | ARM64_INTRIN_VADDVQ_S32 | ARM64_INTRIN_VADDVQ_S64 | ARM64_INTRIN_VADDV_U8 | ARM64_INTRIN_VADDVQ_U8 | ARM64_INTRIN_VADDV_U16 | ARM64_INTRIN_VADDVQ_U16 | ARM64_INTRIN_VADDV_U32 | ARM64_INTRIN_VADDVQ_U32 | ARM64_INTRIN_VADDVQ_U64 | ARM64_INTRIN_VADDV_F32 | ARM64_INTRIN_VADDVQ_F32 | ARM64_INTRIN_VADDVQ_F64 | ARM64_INTRIN_VADDLV_S8 | ARM64_INTRIN_VADDLVQ_S8 | ARM64_INTRIN_VADDLV_S16 | ARM64_INTRIN_VADDLVQ_S16 | ARM64_INTRIN_VADDLV_S32 | ARM64_INTRIN_VADDLVQ_S32 | ARM64_INTRIN_VADDLV_U8 | ARM64_INTRIN_VADDLVQ_U8 | ARM64_INTRIN_VADDLV_U16 | ARM64_INTRIN_VADDLVQ_U16 | ARM64_INTRIN_VADDLV_U32 | ARM64_INTRIN_VADDLVQ_U32 | ARM64_INTRIN_VMAXV_S8 | ARM64_INTRIN_VMAXVQ_S8 | ARM64_INTRIN_VMAXV_S16 | ARM64_INTRIN_VMAXVQ_S16 | ARM64_INTRIN_VMAXV_S32 | ARM64_INTRIN_VMAXVQ_S32 | ARM64_INTRIN_VMAXV_U8 | ARM64_INTRIN_VMAXVQ_U8 | ARM64_INTRIN_VMAXV_U16 | ARM64_INTRIN_VMAXVQ_U16 | ARM64_INTRIN_VMAXV_U32 | ARM64_INTRIN_VMAXVQ_U32 | ARM64_INTRIN_VMAXV_F32 | ARM64_INTRIN_VMAXVQ_F32 | ARM64_INTRIN_VMAXVQ_F64 | ARM64_INTRIN_VMINV_S8 | ARM64_INTRIN_VMINVQ_S8 | ARM64_INTRIN_VMINV_S16 | ARM64_INTRIN_VMINVQ_S16 | ARM64_INTRIN_VMINV_S32 | ARM64_INTRIN_VMINVQ_S32 | ARM64_INTRIN_VMINV_U8 | ARM64_INTRIN_VMINVQ_U8 | ARM64_INTRIN_VMINV_U16 | ARM64_INTRIN_VMINVQ_U16 | ARM64_INTRIN_VMINV_U32 | ARM64_INTRIN_VMINVQ_U32 | ARM64_INTRIN_VMINV_F32 | ARM64_INTRIN_VMINVQ_F32 | ARM64_INTRIN_VMINVQ_F64 | ARM64_INTRIN_VMAXNMV_F32 | ARM64_INTRIN_VMAXNMVQ_F32 | ARM64_INTRIN_VMAXNMVQ_F64 | ARM64_INTRIN_VMINNMV_F32 | ARM64_INTRIN_VMINNMVQ_F32 | ARM64_INTRIN_VMINNMVQ_F64 | ARM64_INTRIN_VEXT_S8 | ARM64_INTRIN_VEXTQ_S8 | ARM64_INTRIN_VEXT_S16 | ARM64_INTRIN_VEXTQ_S16 | ARM64_INTRIN_VEXT_S32 | ARM64_INTRIN_VEXTQ_S32 | ARM64_INTRIN_VEXT_S64 | ARM64_INTRIN_VEXTQ_S64 | ARM64_INTRIN_VEXT_U8 | ARM64_INTRIN_VEXTQ_U8 | ARM64_INTRIN_VEXT_U16 | ARM64_INTRIN_VEXTQ_U16 | ARM64_INTRIN_VEXT_U32 | ARM64_INTRIN_VEXTQ_U32 | ARM64_INTRIN_VEXT_U64 | ARM64_INTRIN_VEXTQ_U64 | ARM64_INTRIN_VEXT_P64 | ARM64_INTRIN_VEXTQ_P64 | ARM64_INTRIN_VEXT_F32 | ARM64_INTRIN_VEXTQ_F32 | ARM64_INTRIN_VEXT_F64 | ARM64_INTRIN_VEXTQ_F64 | ARM64_INTRIN_VEXT_P8 | ARM64_INTRIN_VEXTQ_P8 | ARM64_INTRIN_VEXT_P16 | ARM64_INTRIN_VEXTQ_P16 | ARM64_INTRIN_VREV64_S8 | ARM64_INTRIN_VREV64Q_S8 | ARM64_INTRIN_VREV64_S16 | ARM64_INTRIN_VREV64Q_S16 | ARM64_INTRIN_VREV64_S32 | ARM64_INTRIN_VREV64Q_S32 | ARM64_INTRIN_VREV64_U8 | ARM64_INTRIN_VREV64Q_U8 | ARM64_INTRIN_VREV64_U16 | ARM64_INTRIN_VREV64Q_U16 | ARM64_INTRIN_VREV64_U32 | ARM64_INTRIN_VREV64Q_U32 | ARM64_INTRIN_VREV64_F32 | ARM64_INTRIN_VREV64Q_F32 | ARM64_INTRIN_VREV64_P8 | ARM64_INTRIN_VREV64Q_P8 | ARM64_INTRIN_VREV64_P16 | ARM64_INTRIN_VREV64Q_P16 | ARM64_INTRIN_VREV32_S8 | ARM64_INTRIN_VREV32Q_S8 | ARM64_INTRIN_VREV32_S16 | ARM64_INTRIN_VREV32Q_S16 | ARM64_INTRIN_VREV32_U8 | ARM64_INTRIN_VREV32Q_U8 | ARM64_INTRIN_VREV32_U16 | ARM64_INTRIN_VREV32Q_U16 | ARM64_INTRIN_VREV32_P8 | ARM64_INTRIN_VREV32Q_P8 | ARM64_INTRIN_VREV32_P16 | ARM64_INTRIN_VREV32Q_P16 | ARM64_INTRIN_VREV16_S8 | ARM64_INTRIN_VREV16Q_S8 | ARM64_INTRIN_VREV16_U8 | ARM64_INTRIN_VREV16Q_U8 | ARM64_INTRIN_VREV16_P8 | ARM64_INTRIN_VREV16Q_P8 | ARM64_INTRIN_VZIP1_S8 | ARM64_INTRIN_VZIP1Q_S8 | ARM64_INTRIN_VZIP1_S16 | ARM64_INTRIN_VZIP1Q_S16 | ARM64_INTRIN_VZIP1_S32 | ARM64_INTRIN_VZIP1Q_S32 | ARM64_INTRIN_VZIP1Q_S64 | ARM64_INTRIN_VZIP1_U8 | ARM64_INTRIN_VZIP1Q_U8 | ARM64_INTRIN_VZIP1_U16 | ARM64_INTRIN_VZIP1Q_U16 | ARM64_INTRIN_VZIP1_U32 | ARM64_INTRIN_VZIP1Q_U32 | ARM64_INTRIN_VZIP1Q_U64 | ARM64_INTRIN_VZIP1Q_P64 | ARM64_INTRIN_VZIP1_F32 | ARM64_INTRIN_VZIP1Q_F32 | ARM64_INTRIN_VZIP1Q_F64 | ARM64_INTRIN_VZIP1_P8 | ARM64_INTRIN_VZIP1Q_P8 | ARM64_INTRIN_VZIP1_P16 | ARM64_INTRIN_VZIP1Q_P16 | ARM64_INTRIN_VZIP2_S8 | ARM64_INTRIN_VZIP2Q_S8 | ARM64_INTRIN_VZIP2_S16 | ARM64_INTRIN_VZIP2Q_S16 | ARM64_INTRIN_VZIP2_S32 | ARM64_INTRIN_VZIP2Q_S32 | ARM64_INTRIN_VZIP2Q_S64 | ARM64_INTRIN_VZIP2_U8 | ARM64_INTRIN_VZIP2Q_U8 | ARM64_INTRIN_VZIP2_U16 | ARM64_INTRIN_VZIP2Q_U16 | ARM64_INTRIN_VZIP2_U32 | ARM64_INTRIN_VZIP2Q_U32 | ARM64_INTRIN_VZIP2Q_U64 | ARM64_INTRIN_VZIP2Q_P64 | ARM64_INTRIN_VZIP2_F32 | ARM64_INTRIN_VZIP2Q_F32 | ARM64_INTRIN_VZIP2Q_F64 | ARM64_INTRIN_VZIP2_P8 | ARM64_INTRIN_VZIP2Q_P8 | ARM64_INTRIN_VZIP2_P16 | ARM64_INTRIN_VZIP2Q_P16 | ARM64_INTRIN_VUZP1_S8 | ARM64_INTRIN_VUZP1Q_S8 | ARM64_INTRIN_VUZP1_S16 | ARM64_INTRIN_VUZP1Q_S16 | ARM64_INTRIN_VUZP1_S32 | ARM64_INTRIN_VUZP1Q_S32 | ARM64_INTRIN_VUZP1Q_S64 | ARM64_INTRIN_VUZP1_U8 | ARM64_INTRIN_VUZP1Q_U8 | ARM64_INTRIN_VUZP1_U16 | ARM64_INTRIN_VUZP1Q_U16 | ARM64_INTRIN_VUZP1_U32 | ARM64_INTRIN_VUZP1Q_U32 | ARM64_INTRIN_VUZP1Q_U64 | ARM64_INTRIN_VUZP1Q_P64 | ARM64_INTRIN_VUZP1_F32 | ARM64_INTRIN_VUZP1Q_F32 | ARM64_INTRIN_VUZP1Q_F64 | ARM64_INTRIN_VUZP1_P8 | ARM64_INTRIN_VUZP1Q_P8 | ARM64_INTRIN_VUZP1_P16 | ARM64_INTRIN_VUZP1Q_P16 | ARM64_INTRIN_VUZP2_S8 | ARM64_INTRIN_VUZP2Q_S8 | ARM64_INTRIN_VUZP2_S16 | ARM64_INTRIN_VUZP2Q_S16 | ARM64_INTRIN_VUZP2_S32 | ARM64_INTRIN_VUZP2Q_S32 | ARM64_INTRIN_VUZP2Q_S64 | ARM64_INTRIN_VUZP2_U8 | ARM64_INTRIN_VUZP2Q_U8 | ARM64_INTRIN_VUZP2_U16 | ARM64_INTRIN_VUZP2Q_U16 | ARM64_INTRIN_VUZP2_U32 | ARM64_INTRIN_VUZP2Q_U32 | ARM64_INTRIN_VUZP2Q_U64 | ARM64_INTRIN_VUZP2Q_P64 | ARM64_INTRIN_VUZP2_F32 | ARM64_INTRIN_VUZP2Q_F32 | ARM64_INTRIN_VUZP2Q_F64 | ARM64_INTRIN_VUZP2_P8 | ARM64_INTRIN_VUZP2Q_P8 | ARM64_INTRIN_VUZP2_P16 | ARM64_INTRIN_VUZP2Q_P16 | ARM64_INTRIN_VTRN1_S8 | ARM64_INTRIN_VTRN1Q_S8 | ARM64_INTRIN_VTRN1_S16 | ARM64_INTRIN_VTRN1Q_S16 | ARM64_INTRIN_VTRN1_S32 | ARM64_INTRIN_VTRN1Q_S32 | ARM64_INTRIN_VTRN1Q_S64 | ARM64_INTRIN_VTRN1_U8 | ARM64_INTRIN_VTRN1Q_U8 | ARM64_INTRIN_VTRN1_U16 | ARM64_INTRIN_VTRN1Q_U16 | ARM64_INTRIN_VTRN1_U32 | ARM64_INTRIN_VTRN1Q_U32 | ARM64_INTRIN_VTRN1Q_U64 | ARM64_INTRIN_VTRN1Q_P64 | ARM64_INTRIN_VTRN1_F32 | ARM64_INTRIN_VTRN1Q_F32 | ARM64_INTRIN_VTRN1Q_F64 | ARM64_INTRIN_VTRN1_P8 | ARM64_INTRIN_VTRN1Q_P8 | ARM64_INTRIN_VTRN1_P16 | ARM64_INTRIN_VTRN1Q_P16 | ARM64_INTRIN_VTRN2_S8 | ARM64_INTRIN_VTRN2Q_S8 | ARM64_INTRIN_VTRN2_S16 | ARM64_INTRIN_VTRN2Q_S16 | ARM64_INTRIN_VTRN2_S32 | ARM64_INTRIN_VTRN2Q_S32 | ARM64_INTRIN_VTRN2Q_S64 | ARM64_INTRIN_VTRN2_U8 | ARM64_INTRIN_VTRN2Q_U8 | ARM64_INTRIN_VTRN2_U16 | ARM64_INTRIN_VTRN2Q_U16 | ARM64_INTRIN_VTRN2_U32 | ARM64_INTRIN_VTRN2Q_U32 | ARM64_INTRIN_VTRN2Q_U64 | ARM64_INTRIN_VTRN2Q_P64 | ARM64_INTRIN_VTRN2_F32 | ARM64_INTRIN_VTRN2Q_F32 | ARM64_INTRIN_VTRN2Q_F64 | ARM64_INTRIN_VTRN2_P8 | ARM64_INTRIN_VTRN2Q_P8 | ARM64_INTRIN_VTRN2_P16 | ARM64_INTRIN_VTRN2Q_P16 | ARM64_INTRIN_VTBL1_S8 | ARM64_INTRIN_VTBL1_U8 | ARM64_INTRIN_VTBL1_P8 | ARM64_INTRIN_VTBX1_S8 | ARM64_INTRIN_VTBX1_U8 | ARM64_INTRIN_VTBX1_P8 | ARM64_INTRIN_VTBL2_S8 | ARM64_INTRIN_VTBL2_U8 | ARM64_INTRIN_VTBL2_P8 | ARM64_INTRIN_VTBL3_S8 | ARM64_INTRIN_VTBL3_U8 | ARM64_INTRIN_VTBL3_P8 | ARM64_INTRIN_VTBL4_S8 | ARM64_INTRIN_VTBL4_U8 | ARM64_INTRIN_VTBL4_P8 | ARM64_INTRIN_VTBX2_S8 | ARM64_INTRIN_VTBX2_U8 | ARM64_INTRIN_VTBX2_P8 | ARM64_INTRIN_VTBX3_S8 | ARM64_INTRIN_VTBX3_U8 | ARM64_INTRIN_VTBX3_P8 | ARM64_INTRIN_VTBX4_S8 | ARM64_INTRIN_VTBX4_U8 | ARM64_INTRIN_VTBX4_P8 | ARM64_INTRIN_VQTBL1_S8 | ARM64_INTRIN_VQTBL1Q_S8 | ARM64_INTRIN_VQTBL1_U8 | ARM64_INTRIN_VQTBL1Q_U8 | ARM64_INTRIN_VQTBL1_P8 | ARM64_INTRIN_VQTBL1Q_P8 | ARM64_INTRIN_VQTBX1_S8 | ARM64_INTRIN_VQTBX1Q_S8 | ARM64_INTRIN_VQTBX1_U8 | ARM64_INTRIN_VQTBX1Q_U8 | ARM64_INTRIN_VQTBX1_P8 | ARM64_INTRIN_VQTBX1Q_P8 | ARM64_INTRIN_VQTBL2_S8 | ARM64_INTRIN_VQTBL2Q_S8 | ARM64_INTRIN_VQTBL2_U8 | ARM64_INTRIN_VQTBL2Q_U8 | ARM64_INTRIN_VQTBL2_P8 | ARM64_INTRIN_VQTBL2Q_P8 | ARM64_INTRIN_VQTBL3_S8 | ARM64_INTRIN_VQTBL3Q_S8 | ARM64_INTRIN_VQTBL3_U8 | ARM64_INTRIN_VQTBL3Q_U8 | ARM64_INTRIN_VQTBL3_P8 | ARM64_INTRIN_VQTBL3Q_P8 | ARM64_INTRIN_VQTBL4_S8 | ARM64_INTRIN_VQTBL4Q_S8 | ARM64_INTRIN_VQTBL4_U8 | ARM64_INTRIN_VQTBL4Q_U8 | ARM64_INTRIN_VQTBL4_P8 | ARM64_INTRIN_VQTBL4Q_P8 | ARM64_INTRIN_VQTBX2_S8 | ARM64_INTRIN_VQTBX2Q_S8 | ARM64_INTRIN_VQTBX2_U8 | ARM64_INTRIN_VQTBX2Q_U8 | ARM64_INTRIN_VQTBX2_P8 | ARM64_INTRIN_VQTBX2Q_P8 | ARM64_INTRIN_VQTBX3_S8 | ARM64_INTRIN_VQTBX3Q_S8 | ARM64_INTRIN_VQTBX3_U8 | ARM64_INTRIN_VQTBX3Q_U8 | ARM64_INTRIN_VQTBX3_P8 | ARM64_INTRIN_VQTBX3Q_P8 | ARM64_INTRIN_VQTBX4_S8 | ARM64_INTRIN_VQTBX4Q_S8 | ARM64_INTRIN_VQTBX4_U8 | ARM64_INTRIN_VQTBX4Q_U8 | ARM64_INTRIN_VQTBX4_P8 | ARM64_INTRIN_VQTBX4Q_P8 | ARM64_INTRIN_VGET_LANE_U8 | ARM64_INTRIN_VGET_LANE_U16 | ARM64_INTRIN_VGET_LANE_U32 | ARM64_INTRIN_VGET_LANE_U64 | ARM64_INTRIN_VGET_LANE_P64 | ARM64_INTRIN_VGET_LANE_S8 | ARM64_INTRIN_VGET_LANE_S16 | ARM64_INTRIN_VGET_LANE_S32 | ARM64_INTRIN_VGET_LANE_S64 | ARM64_INTRIN_VGET_LANE_P8 | ARM64_INTRIN_VGET_LANE_P16 | ARM64_INTRIN_VGET_LANE_F32 | ARM64_INTRIN_VGET_LANE_F64 | ARM64_INTRIN_VGETQ_LANE_U8 | ARM64_INTRIN_VGETQ_LANE_U16 | ARM64_INTRIN_VGETQ_LANE_U32 | ARM64_INTRIN_VGETQ_LANE_U64 | ARM64_INTRIN_VGETQ_LANE_P64 | ARM64_INTRIN_VGETQ_LANE_S8 | ARM64_INTRIN_VGETQ_LANE_S16 | ARM64_INTRIN_VGETQ_LANE_S32 | ARM64_INTRIN_VGETQ_LANE_S64 | ARM64_INTRIN_VGETQ_LANE_P8 | ARM64_INTRIN_VGETQ_LANE_P16 | ARM64_INTRIN_VGET_LANE_F16 | ARM64_INTRIN_VGETQ_LANE_F16 | ARM64_INTRIN_VGETQ_LANE_F32 | ARM64_INTRIN_VGETQ_LANE_F64 | ARM64_INTRIN_VSET_LANE_U8 | ARM64_INTRIN_VSET_LANE_U16 | ARM64_INTRIN_VSET_LANE_U32 | ARM64_INTRIN_VSET_LANE_U64 | ARM64_INTRIN_VSET_LANE_P64 | ARM64_INTRIN_VSET_LANE_S8 | ARM64_INTRIN_VSET_LANE_S16 | ARM64_INTRIN_VSET_LANE_S32 | ARM64_INTRIN_VSET_LANE_S64 | ARM64_INTRIN_VSET_LANE_P8 | ARM64_INTRIN_VSET_LANE_P16 | ARM64_INTRIN_VSET_LANE_F16 | ARM64_INTRIN_VSETQ_LANE_F16 | ARM64_INTRIN_VSET_LANE_F32 | ARM64_INTRIN_VSET_LANE_F64 | ARM64_INTRIN_VSETQ_LANE_U8 | ARM64_INTRIN_VSETQ_LANE_U16 | ARM64_INTRIN_VSETQ_LANE_U32 | ARM64_INTRIN_VSETQ_LANE_U64 | ARM64_INTRIN_VSETQ_LANE_P64 | ARM64_INTRIN_VSETQ_LANE_S8 | ARM64_INTRIN_VSETQ_LANE_S16 | ARM64_INTRIN_VSETQ_LANE_S32 | ARM64_INTRIN_VSETQ_LANE_S64 | ARM64_INTRIN_VSETQ_LANE_P8 | ARM64_INTRIN_VSETQ_LANE_P16 | ARM64_INTRIN_VSETQ_LANE_F32 | ARM64_INTRIN_VSETQ_LANE_F64 | ARM64_INTRIN_VRECPXS_F32 | ARM64_INTRIN_VRECPXD_F64 | ARM64_INTRIN_VFMA_N_F32 | ARM64_INTRIN_VFMAQ_N_F32 | ARM64_INTRIN_VFMS_N_F32 | ARM64_INTRIN_VFMSQ_N_F32 | ARM64_INTRIN_VFMA_N_F64 | ARM64_INTRIN_VFMAQ_N_F64 | ARM64_INTRIN_VFMS_N_F64 | ARM64_INTRIN_VFMSQ_N_F64 | ARM64_INTRIN_VTRN_S8 | ARM64_INTRIN_VTRN_S16 | ARM64_INTRIN_VTRN_U8 | ARM64_INTRIN_VTRN_U16 | ARM64_INTRIN_VTRN_P8 | ARM64_INTRIN_VTRN_P16 | ARM64_INTRIN_VTRN_S32 | ARM64_INTRIN_VTRN_F32 | ARM64_INTRIN_VTRN_U32 | ARM64_INTRIN_VTRNQ_S8 | ARM64_INTRIN_VTRNQ_S16 | ARM64_INTRIN_VTRNQ_S32 | ARM64_INTRIN_VTRNQ_F32 | ARM64_INTRIN_VTRNQ_U8 | ARM64_INTRIN_VTRNQ_U16 | ARM64_INTRIN_VTRNQ_U32 | ARM64_INTRIN_VTRNQ_P8 | ARM64_INTRIN_VTRNQ_P16 | ARM64_INTRIN_VZIP_S8 | ARM64_INTRIN_VZIP_S16 | ARM64_INTRIN_VZIP_U8 | ARM64_INTRIN_VZIP_U16 | ARM64_INTRIN_VZIP_P8 | ARM64_INTRIN_VZIP_P16 | ARM64_INTRIN_VZIP_S32 | ARM64_INTRIN_VZIP_F32 | ARM64_INTRIN_VZIP_U32 | ARM64_INTRIN_VZIPQ_S8 | ARM64_INTRIN_VZIPQ_S16 | ARM64_INTRIN_VZIPQ_S32 | ARM64_INTRIN_VZIPQ_F32 | ARM64_INTRIN_VZIPQ_U8 | ARM64_INTRIN_VZIPQ_U16 | ARM64_INTRIN_VZIPQ_U32 | ARM64_INTRIN_VZIPQ_P8 | ARM64_INTRIN_VZIPQ_P16 | ARM64_INTRIN_VUZP_S8 | ARM64_INTRIN_VUZP_S16 | ARM64_INTRIN_VUZP_S32 | ARM64_INTRIN_VUZP_F32 | ARM64_INTRIN_VUZP_U8 | ARM64_INTRIN_VUZP_U16 | ARM64_INTRIN_VUZP_U32 | ARM64_INTRIN_VUZP_P8 | ARM64_INTRIN_VUZP_P16 | ARM64_INTRIN_VUZPQ_S8 | ARM64_INTRIN_VUZPQ_S16 | ARM64_INTRIN_VUZPQ_S32 | ARM64_INTRIN_VUZPQ_F32 | ARM64_INTRIN_VUZPQ_U8 | ARM64_INTRIN_VUZPQ_U16 | ARM64_INTRIN_VUZPQ_U32 | ARM64_INTRIN_VUZPQ_P8 | ARM64_INTRIN_VUZPQ_P16 | ARM64_INTRIN_VLDRQ_P128 | ARM64_INTRIN_VSTRQ_P128 | ARM64_INTRIN_VAESEQ_U8 | ARM64_INTRIN_VAESDQ_U8 | ARM64_INTRIN_VAESMCQ_U8 | ARM64_INTRIN_VAESIMCQ_U8 | ARM64_INTRIN_VSHA1CQ_U32 | ARM64_INTRIN_VSHA1PQ_U32 | ARM64_INTRIN_VSHA1MQ_U32 | ARM64_INTRIN_VSHA1H_U32 | ARM64_INTRIN_VSHA1SU0Q_U32 | ARM64_INTRIN_VSHA1SU1Q_U32 | ARM64_INTRIN_VSHA256HQ_U32 | ARM64_INTRIN_VSHA256H2Q_U32 | ARM64_INTRIN_VSHA256SU0Q_U32 | ARM64_INTRIN_VSHA256SU1Q_U32 | ARM64_INTRIN_VMULL_P64 | ARM64_INTRIN_VMULL_HIGH_P64 | ARM64_INTRIN_VADD_P8 | ARM64_INTRIN_VADD_P16 | ARM64_INTRIN_VADD_P64 | ARM64_INTRIN_VADDQ_P8 | ARM64_INTRIN_VADDQ_P16 | ARM64_INTRIN_VADDQ_P64 | ARM64_INTRIN_VADDQ_P128 | ARM64_INTRIN___CRC32B | ARM64_INTRIN___CRC32H | ARM64_INTRIN___CRC32W | ARM64_INTRIN___CRC32D | ARM64_INTRIN___CRC32CB | ARM64_INTRIN___CRC32CH | ARM64_INTRIN___CRC32CW | ARM64_INTRIN___CRC32CD | ARM64_INTRIN_VQRDMLAH_S16 | ARM64_INTRIN_VQRDMLAH_S32 | ARM64_INTRIN_VQRDMLAHQ_S16 | ARM64_INTRIN_VQRDMLAHQ_S32 | ARM64_INTRIN_VQRDMLSH_S16 | ARM64_INTRIN_VQRDMLSH_S32 | ARM64_INTRIN_VQRDMLSHQ_S16 | ARM64_INTRIN_VQRDMLSHQ_S32 | ARM64_INTRIN_VQRDMLAH_LANE_S16 | ARM64_INTRIN_VQRDMLAHQ_LANE_S16 | ARM64_INTRIN_VQRDMLAH_LANEQ_S16 | ARM64_INTRIN_VQRDMLAHQ_LANEQ_S16 | ARM64_INTRIN_VQRDMLAH_LANE_S32 | ARM64_INTRIN_VQRDMLAHQ_LANE_S32 | ARM64_INTRIN_VQRDMLAH_LANEQ_S32 | ARM64_INTRIN_VQRDMLAHQ_LANEQ_S32 | ARM64_INTRIN_VQRDMLSH_LANE_S16 | ARM64_INTRIN_VQRDMLSHQ_LANE_S16 | ARM64_INTRIN_VQRDMLSH_LANEQ_S16 | ARM64_INTRIN_VQRDMLSHQ_LANEQ_S16 | ARM64_INTRIN_VQRDMLSH_LANE_S32 | ARM64_INTRIN_VQRDMLSHQ_LANE_S32 | ARM64_INTRIN_VQRDMLSH_LANEQ_S32 | ARM64_INTRIN_VQRDMLSHQ_LANEQ_S32 | ARM64_INTRIN_VQRDMLAHH_S16 | ARM64_INTRIN_VQRDMLAHS_S32 | ARM64_INTRIN_VQRDMLSHH_S16 | ARM64_INTRIN_VQRDMLSHS_S32 | ARM64_INTRIN_VQRDMLAHH_LANE_S16 | ARM64_INTRIN_VQRDMLAHH_LANEQ_S16 | ARM64_INTRIN_VQRDMLAHS_LANE_S32 | ARM64_INTRIN_VQRDMLAHS_LANEQ_S32 | ARM64_INTRIN_VQRDMLSHH_LANE_S16 | ARM64_INTRIN_VQRDMLSHH_LANEQ_S16 | ARM64_INTRIN_VQRDMLSHS_LANE_S32 | ARM64_INTRIN_VQRDMLSHS_LANEQ_S32 | ARM64_INTRIN_VABSH_F16 | ARM64_INTRIN_VCEQZH_F16 | ARM64_INTRIN_VCGEZH_F16 | ARM64_INTRIN_VCGTZH_F16 | ARM64_INTRIN_VCLEZH_F16 | ARM64_INTRIN_VCLTZH_F16 | ARM64_INTRIN_VCVTH_F16_S16 | ARM64_INTRIN_VCVTH_F16_S32 | ARM64_INTRIN_VCVTH_F16_S64 | ARM64_INTRIN_VCVTH_F16_U16 | ARM64_INTRIN_VCVTH_F16_U32 | ARM64_INTRIN_VCVTH_F16_U64 | ARM64_INTRIN_VCVTH_S16_F16 | ARM64_INTRIN_VCVTH_S32_F16 | ARM64_INTRIN_VCVTH_S64_F16 | ARM64_INTRIN_VCVTH_U16_F16 | ARM64_INTRIN_VCVTH_U32_F16 | ARM64_INTRIN_VCVTH_U64_F16 | ARM64_INTRIN_VCVTAH_S16_F16 | ARM64_INTRIN_VCVTAH_S32_F16 | ARM64_INTRIN_VCVTAH_S64_F16 | ARM64_INTRIN_VCVTAH_U16_F16 | ARM64_INTRIN_VCVTAH_U32_F16 | ARM64_INTRIN_VCVTAH_U64_F16 | ARM64_INTRIN_VCVTMH_S16_F16 | ARM64_INTRIN_VCVTMH_S32_F16 | ARM64_INTRIN_VCVTMH_S64_F16 | ARM64_INTRIN_VCVTMH_U16_F16 | ARM64_INTRIN_VCVTMH_U32_F16 | ARM64_INTRIN_VCVTMH_U64_F16 | ARM64_INTRIN_VCVTNH_S16_F16 | ARM64_INTRIN_VCVTNH_S32_F16 | ARM64_INTRIN_VCVTNH_S64_F16 | ARM64_INTRIN_VCVTNH_U16_F16 | ARM64_INTRIN_VCVTNH_U32_F16 | ARM64_INTRIN_VCVTNH_U64_F16 | ARM64_INTRIN_VCVTPH_S16_F16 | ARM64_INTRIN_VCVTPH_S32_F16 | ARM64_INTRIN_VCVTPH_S64_F16 | ARM64_INTRIN_VCVTPH_U16_F16 | ARM64_INTRIN_VCVTPH_U32_F16 | ARM64_INTRIN_VCVTPH_U64_F16 | ARM64_INTRIN_VNEGH_F16 | ARM64_INTRIN_VRECPEH_F16 | ARM64_INTRIN_VRECPXH_F16 | ARM64_INTRIN_VRNDH_F16 | ARM64_INTRIN_VRNDAH_F16 | ARM64_INTRIN_VRNDIH_F16 | ARM64_INTRIN_VRNDMH_F16 | ARM64_INTRIN_VRNDNH_F16 | ARM64_INTRIN_VRNDPH_F16 | ARM64_INTRIN_VRNDXH_F16 | ARM64_INTRIN_VRSQRTEH_F16 | ARM64_INTRIN_VSQRTH_F16 | ARM64_INTRIN_VADDH_F16 | ARM64_INTRIN_VABDH_F16 | ARM64_INTRIN_VCAGEH_F16 | ARM64_INTRIN_VCAGTH_F16 | ARM64_INTRIN_VCALEH_F16 | ARM64_INTRIN_VCALTH_F16 | ARM64_INTRIN_VCEQH_F16 | ARM64_INTRIN_VCGEH_F16 | ARM64_INTRIN_VCGTH_F16 | ARM64_INTRIN_VCLEH_F16 | ARM64_INTRIN_VCLTH_F16 | ARM64_INTRIN_VCVTH_N_F16_S16 | ARM64_INTRIN_VCVTH_N_F16_S32 | ARM64_INTRIN_VCVTH_N_F16_S64 | ARM64_INTRIN_VCVTH_N_F16_U16 | ARM64_INTRIN_VCVTH_N_S16_F16 | ARM64_INTRIN_VCVTH_N_S32_F16 | ARM64_INTRIN_VCVTH_N_S64_F16 | ARM64_INTRIN_VCVTH_N_U16_F16 | ARM64_INTRIN_VCVTH_N_U32_F16 | ARM64_INTRIN_VCVTH_N_U64_F16 | ARM64_INTRIN_VDIVH_F16 | ARM64_INTRIN_VMAXH_F16 | ARM64_INTRIN_VMAXNMH_F16 | ARM64_INTRIN_VMINH_F16 | ARM64_INTRIN_VMINNMH_F16 | ARM64_INTRIN_VMULH_F16 | ARM64_INTRIN_VMULXH_F16 | ARM64_INTRIN_VRECPSH_F16 | ARM64_INTRIN_VRSQRTSH_F16 | ARM64_INTRIN_VSUBH_F16 | ARM64_INTRIN_VFMAH_F16 | ARM64_INTRIN_VFMSH_F16 | ARM64_INTRIN_VABS_F16 | ARM64_INTRIN_VABSQ_F16 | ARM64_INTRIN_VCEQZ_F16 | ARM64_INTRIN_VCEQZQ_F16 | ARM64_INTRIN_VCGEZ_F16 | ARM64_INTRIN_VCGEZQ_F16 | ARM64_INTRIN_VCGTZ_F16 | ARM64_INTRIN_VCGTZQ_F16 | ARM64_INTRIN_VCLEZ_F16 | ARM64_INTRIN_VCLEZQ_F16 | ARM64_INTRIN_VCLTZ_F16 | ARM64_INTRIN_VCLTZQ_F16 | ARM64_INTRIN_VCVT_F16_S16 | ARM64_INTRIN_VCVTQ_F16_S16 | ARM64_INTRIN_VCVT_F16_U16 | ARM64_INTRIN_VCVTQ_F16_U16 | ARM64_INTRIN_VCVT_S16_F16 | ARM64_INTRIN_VCVTQ_S16_F16 | ARM64_INTRIN_VCVT_U16_F16 | ARM64_INTRIN_VCVTQ_U16_F16 | ARM64_INTRIN_VCVTA_S16_F16 | ARM64_INTRIN_VCVTAQ_S16_F16 | ARM64_INTRIN_VCVTA_U16_F16 | ARM64_INTRIN_VCVTAQ_U16_F16 | ARM64_INTRIN_VCVTM_S16_F16 | ARM64_INTRIN_VCVTMQ_S16_F16 | ARM64_INTRIN_VCVTM_U16_F16 | ARM64_INTRIN_VCVTMQ_U16_F16 | ARM64_INTRIN_VCVTN_S16_F16 | ARM64_INTRIN_VCVTNQ_S16_F16 | ARM64_INTRIN_VCVTN_U16_F16 | ARM64_INTRIN_VCVTNQ_U16_F16 | ARM64_INTRIN_VCVTP_S16_F16 | ARM64_INTRIN_VCVTPQ_S16_F16 | ARM64_INTRIN_VCVTP_U16_F16 | ARM64_INTRIN_VCVTPQ_U16_F16 | ARM64_INTRIN_VNEG_F16 | ARM64_INTRIN_VNEGQ_F16 | ARM64_INTRIN_VRECPE_F16 | ARM64_INTRIN_VRECPEQ_F16 | ARM64_INTRIN_VRND_F16 | ARM64_INTRIN_VRNDQ_F16 | ARM64_INTRIN_VRNDA_F16 | ARM64_INTRIN_VRNDAQ_F16 | ARM64_INTRIN_VRNDI_F16 | ARM64_INTRIN_VRNDIQ_F16 | ARM64_INTRIN_VRNDM_F16 | ARM64_INTRIN_VRNDMQ_F16 | ARM64_INTRIN_VRNDN_F16 | ARM64_INTRIN_VRNDNQ_F16 | ARM64_INTRIN_VRNDP_F16 | ARM64_INTRIN_VRNDPQ_F16 | ARM64_INTRIN_VRNDX_F16 | ARM64_INTRIN_VRNDXQ_F16 | ARM64_INTRIN_VRSQRTE_F16 | ARM64_INTRIN_VRSQRTEQ_F16 | ARM64_INTRIN_VSQRT_F16 | ARM64_INTRIN_VSQRTQ_F16 | ARM64_INTRIN_VADD_F16 | ARM64_INTRIN_VADDQ_F16 | ARM64_INTRIN_VABD_F16 | ARM64_INTRIN_VABDQ_F16 | ARM64_INTRIN_VCAGE_F16 | ARM64_INTRIN_VCAGEQ_F16 | ARM64_INTRIN_VCAGT_F16 | ARM64_INTRIN_VCAGTQ_F16 | ARM64_INTRIN_VCALE_F16 | ARM64_INTRIN_VCALEQ_F16 | ARM64_INTRIN_VCALT_F16 | ARM64_INTRIN_VCALTQ_F16 | ARM64_INTRIN_VCEQ_F16 | ARM64_INTRIN_VCEQQ_F16 | ARM64_INTRIN_VCGE_F16 | ARM64_INTRIN_VCGEQ_F16 | ARM64_INTRIN_VCGT_F16 | ARM64_INTRIN_VCGTQ_F16 | ARM64_INTRIN_VCLE_F16 | ARM64_INTRIN_VCLEQ_F16 | ARM64_INTRIN_VCLT_F16 | ARM64_INTRIN_VCLTQ_F16 | ARM64_INTRIN_VCVT_N_F16_S16 | ARM64_INTRIN_VCVTQ_N_F16_S16 | ARM64_INTRIN_VCVT_N_F16_U16 | ARM64_INTRIN_VCVTQ_N_F16_U16 | ARM64_INTRIN_VCVT_N_S16_F16 | ARM64_INTRIN_VCVTQ_N_S16_F16 | ARM64_INTRIN_VCVT_N_U16_F16 | ARM64_INTRIN_VCVTQ_N_U16_F16 | ARM64_INTRIN_VDIV_F16 | ARM64_INTRIN_VDIVQ_F16 | ARM64_INTRIN_VMAX_F16 | ARM64_INTRIN_VMAXQ_F16 | ARM64_INTRIN_VMAXNM_F16 | ARM64_INTRIN_VMAXNMQ_F16 | ARM64_INTRIN_VMIN_F16 | ARM64_INTRIN_VMINQ_F16 | ARM64_INTRIN_VMINNM_F16 | ARM64_INTRIN_VMINNMQ_F16 | ARM64_INTRIN_VMUL_F16 | ARM64_INTRIN_VMULQ_F16 | ARM64_INTRIN_VMULX_F16 | ARM64_INTRIN_VMULXQ_F16 | ARM64_INTRIN_VPADD_F16 | ARM64_INTRIN_VPADDQ_F16 | ARM64_INTRIN_VPMAX_F16 | ARM64_INTRIN_VPMAXQ_F16 | ARM64_INTRIN_VPMAXNM_F16 | ARM64_INTRIN_VPMAXNMQ_F16 | ARM64_INTRIN_VPMIN_F16 | ARM64_INTRIN_VPMINQ_F16 | ARM64_INTRIN_VPMINNM_F16 | ARM64_INTRIN_VPMINNMQ_F16 | ARM64_INTRIN_VRECPS_F16 | ARM64_INTRIN_VRECPSQ_F16 | ARM64_INTRIN_VRSQRTS_F16 | ARM64_INTRIN_VRSQRTSQ_F16 | ARM64_INTRIN_VSUB_F16 | ARM64_INTRIN_VSUBQ_F16 | ARM64_INTRIN_VFMA_F16 | ARM64_INTRIN_VFMAQ_F16 | ARM64_INTRIN_VFMS_F16 | ARM64_INTRIN_VFMSQ_F16 | ARM64_INTRIN_VFMA_LANE_F16 | ARM64_INTRIN_VFMAQ_LANE_F16 | ARM64_INTRIN_VFMA_LANEQ_F16 | ARM64_INTRIN_VFMAQ_LANEQ_F16 | ARM64_INTRIN_VFMA_N_F16 | ARM64_INTRIN_VFMAQ_N_F16 | ARM64_INTRIN_VFMAH_LANE_F16 | ARM64_INTRIN_VFMAH_LANEQ_F16 | ARM64_INTRIN_VFMS_LANE_F16 | ARM64_INTRIN_VFMSQ_LANE_F16 | ARM64_INTRIN_VFMS_LANEQ_F16 | ARM64_INTRIN_VFMSQ_LANEQ_F16 | ARM64_INTRIN_VFMS_N_F16 | ARM64_INTRIN_VFMSQ_N_F16 | ARM64_INTRIN_VFMSH_LANE_F16 | ARM64_INTRIN_VFMSH_LANEQ_F16 | ARM64_INTRIN_VMUL_LANE_F16 | ARM64_INTRIN_VMULQ_LANE_F16 | ARM64_INTRIN_VMUL_LANEQ_F16 | ARM64_INTRIN_VMULQ_LANEQ_F16 | ARM64_INTRIN_VMUL_N_F16 | ARM64_INTRIN_VMULQ_N_F16 | ARM64_INTRIN_VMULH_LANE_F16 | ARM64_INTRIN_VMULH_LANEQ_F16 | ARM64_INTRIN_VMULX_LANE_F16 | ARM64_INTRIN_VMULXQ_LANE_F16 | ARM64_INTRIN_VMULX_LANEQ_F16 | ARM64_INTRIN_VMULXQ_LANEQ_F16 | ARM64_INTRIN_VMULX_N_F16 | ARM64_INTRIN_VMULXQ_N_F16 | ARM64_INTRIN_VMULXH_LANE_F16 | ARM64_INTRIN_VMULXH_LANEQ_F16 | ARM64_INTRIN_VMAXV_F16 | ARM64_INTRIN_VMAXVQ_F16 | ARM64_INTRIN_VMINV_F16 | ARM64_INTRIN_VMINVQ_F16 | ARM64_INTRIN_VMAXNMV_F16 | ARM64_INTRIN_VMAXNMVQ_F16 | ARM64_INTRIN_VMINNMV_F16 | ARM64_INTRIN_VMINNMVQ_F16 | ARM64_INTRIN_VBSL_F16 | ARM64_INTRIN_VBSLQ_F16 | ARM64_INTRIN_VZIP_F16 | ARM64_INTRIN_VZIPQ_F16 | ARM64_INTRIN_VUZP_F16 | ARM64_INTRIN_VUZPQ_F16 | ARM64_INTRIN_VTRN_F16 | ARM64_INTRIN_VTRNQ_F16 | ARM64_INTRIN_VMOV_N_F16 | ARM64_INTRIN_VMOVQ_N_F16 | ARM64_INTRIN_VDUP_N_F16 | ARM64_INTRIN_VDUPQ_N_F16 | ARM64_INTRIN_VDUP_LANE_F16 | ARM64_INTRIN_VDUPQ_LANE_F16 | ARM64_INTRIN_VEXT_F16 | ARM64_INTRIN_VEXTQ_F16 | ARM64_INTRIN_VREV64_F16 | ARM64_INTRIN_VREV64Q_F16 | ARM64_INTRIN_VZIP1_F16 | ARM64_INTRIN_VZIP1Q_F16 | ARM64_INTRIN_VZIP2_F16 | ARM64_INTRIN_VZIP2Q_F16 | ARM64_INTRIN_VUZP1_F16 | ARM64_INTRIN_VUZP1Q_F16 | ARM64_INTRIN_VUZP2_F16 | ARM64_INTRIN_VUZP2Q_F16 | ARM64_INTRIN_VTRN1_F16 | ARM64_INTRIN_VTRN1Q_F16 | ARM64_INTRIN_VTRN2_F16 | ARM64_INTRIN_VTRN2Q_F16 | ARM64_INTRIN_VDUP_LANEQ_F16 | ARM64_INTRIN_VDUPQ_LANEQ_F16 | ARM64_INTRIN_VDUPH_LANE_F16 | ARM64_INTRIN_VDUPH_LANEQ_F16 | ARM64_INTRIN_VDOT_U32 | ARM64_INTRIN_VDOT_S32 | ARM64_INTRIN_VDOTQ_U32 | ARM64_INTRIN_VDOTQ_S32 | ARM64_INTRIN_VDOT_LANE_U32 | ARM64_INTRIN_VDOT_LANE_S32 | ARM64_INTRIN_VDOTQ_LANEQ_U32 | ARM64_INTRIN_VDOTQ_LANEQ_S32 | ARM64_INTRIN_VDOT_LANEQ_U32 | ARM64_INTRIN_VDOT_LANEQ_S32 | ARM64_INTRIN_VDOTQ_LANE_U32 | ARM64_INTRIN_VDOTQ_LANE_S32 | ARM64_INTRIN_VSHA512HQ_U64 | ARM64_INTRIN_VSHA512H2Q_U64 | ARM64_INTRIN_VSHA512SU0Q_U64 | ARM64_INTRIN_VSHA512SU1Q_U64 | ARM64_INTRIN_VEOR3Q_U8 | ARM64_INTRIN_VEOR3Q_U16 | ARM64_INTRIN_VEOR3Q_U32 | ARM64_INTRIN_VEOR3Q_U64 | ARM64_INTRIN_VEOR3Q_S8 | ARM64_INTRIN_VEOR3Q_S16 | ARM64_INTRIN_VEOR3Q_S32 | ARM64_INTRIN_VEOR3Q_S64 | ARM64_INTRIN_VRAX1Q_U64 | ARM64_INTRIN_VXARQ_U64 | ARM64_INTRIN_VBCAXQ_U8 | ARM64_INTRIN_VBCAXQ_U16 | ARM64_INTRIN_VBCAXQ_U32 | ARM64_INTRIN_VBCAXQ_U64 | ARM64_INTRIN_VBCAXQ_S8 | ARM64_INTRIN_VBCAXQ_S16 | ARM64_INTRIN_VBCAXQ_S32 | ARM64_INTRIN_VBCAXQ_S64 | ARM64_INTRIN_VSM3SS1Q_U32 | ARM64_INTRIN_VSM3TT1AQ_U32 | ARM64_INTRIN_VSM3TT1BQ_U32 | ARM64_INTRIN_VSM3TT2AQ_U32 | ARM64_INTRIN_VSM3TT2BQ_U32 | ARM64_INTRIN_VSM3PARTW1Q_U32 | ARM64_INTRIN_VSM3PARTW2Q_U32 | ARM64_INTRIN_VSM4EQ_U32 | ARM64_INTRIN_VSM4EKEYQ_U32 | ARM64_INTRIN_VFMLAL_LOW_F16 | ARM64_INTRIN_VFMLSL_LOW_F16 | ARM64_INTRIN_VFMLALQ_LOW_F16 | ARM64_INTRIN_VFMLSLQ_LOW_F16 | ARM64_INTRIN_VFMLAL_HIGH_F16 | ARM64_INTRIN_VFMLSL_HIGH_F16 | ARM64_INTRIN_VFMLALQ_HIGH_F16 | ARM64_INTRIN_VFMLSLQ_HIGH_F16 | ARM64_INTRIN_VFMLAL_LANE_LOW_F16 | ARM64_INTRIN_VFMLAL_LANEQ_LOW_F16 | ARM64_INTRIN_VFMLALQ_LANE_LOW_F16 | ARM64_INTRIN_VFMLALQ_LANEQ_LOW_F16 | ARM64_INTRIN_VFMLSL_LANE_LOW_F16 | ARM64_INTRIN_VFMLSL_LANEQ_LOW_F16 | ARM64_INTRIN_VFMLSLQ_LANE_LOW_F16 | ARM64_INTRIN_VFMLSLQ_LANEQ_LOW_F16 | ARM64_INTRIN_VFMLAL_LANE_HIGH_F16 | ARM64_INTRIN_VFMLSL_LANE_HIGH_F16 | ARM64_INTRIN_VFMLALQ_LANE_HIGH_F16 | ARM64_INTRIN_VFMLSLQ_LANE_HIGH_F16 | ARM64_INTRIN_VFMLAL_LANEQ_HIGH_F16 | ARM64_INTRIN_VFMLSL_LANEQ_HIGH_F16 | ARM64_INTRIN_VFMLALQ_LANEQ_HIGH_F16 | ARM64_INTRIN_VFMLSLQ_LANEQ_HIGH_F16 | ARM64_INTRIN_VCADD_ROT90_F16 | ARM64_INTRIN_VCADD_ROT90_F32 | ARM64_INTRIN_VCADDQ_ROT90_F16 | ARM64_INTRIN_VCADDQ_ROT90_F32 | ARM64_INTRIN_VCADDQ_ROT90_F64 | ARM64_INTRIN_VCADD_ROT270_F16 | ARM64_INTRIN_VCADD_ROT270_F32 | ARM64_INTRIN_VCADDQ_ROT270_F16 | ARM64_INTRIN_VCADDQ_ROT270_F32 | ARM64_INTRIN_VCADDQ_ROT270_F64 | ARM64_INTRIN_VCMLA_F16 | ARM64_INTRIN_VCMLA_F32 | ARM64_INTRIN_VCMLA_LANE_F16 | ARM64_INTRIN_VCMLA_LANE_F32 | ARM64_INTRIN_VCMLA_LANEQ_F16 | ARM64_INTRIN_VCMLA_LANEQ_F32 | ARM64_INTRIN_VCMLAQ_F16 | ARM64_INTRIN_VCMLAQ_F32 | ARM64_INTRIN_VCMLAQ_F64 | ARM64_INTRIN_VCMLAQ_LANE_F16 | ARM64_INTRIN_VCMLAQ_LANE_F32 | ARM64_INTRIN_VCMLAQ_LANEQ_F16 | ARM64_INTRIN_VCMLAQ_LANEQ_F32 | ARM64_INTRIN_VCMLA_ROT90_F16 | ARM64_INTRIN_VCMLA_ROT90_F32 | ARM64_INTRIN_VCMLA_ROT90_LANE_F16 | ARM64_INTRIN_VCMLA_ROT90_LANE_F32 | ARM64_INTRIN_VCMLA_ROT90_LANEQ_F16 | ARM64_INTRIN_VCMLA_ROT90_LANEQ_F32 | ARM64_INTRIN_VCMLAQ_ROT90_F16 | ARM64_INTRIN_VCMLAQ_ROT90_F32 | ARM64_INTRIN_VCMLAQ_ROT90_F64 | ARM64_INTRIN_VCMLAQ_ROT90_LANE_F16 | ARM64_INTRIN_VCMLAQ_ROT90_LANE_F32 | ARM64_INTRIN_VCMLAQ_ROT90_LANEQ_F16 | ARM64_INTRIN_VCMLAQ_ROT90_LANEQ_F32 | ARM64_INTRIN_VCMLA_ROT180_F16 | ARM64_INTRIN_VCMLA_ROT180_F32 | ARM64_INTRIN_VCMLA_ROT180_LANE_F16 | ARM64_INTRIN_VCMLA_ROT180_LANE_F32 | ARM64_INTRIN_VCMLA_ROT180_LANEQ_F16 | ARM64_INTRIN_VCMLA_ROT180_LANEQ_F32 | ARM64_INTRIN_VCMLAQ_ROT180_F16 | ARM64_INTRIN_VCMLAQ_ROT180_F32 | ARM64_INTRIN_VCMLAQ_ROT180_F64 | ARM64_INTRIN_VCMLAQ_ROT180_LANE_F16 | ARM64_INTRIN_VCMLAQ_ROT180_LANE_F32 | ARM64_INTRIN_VCMLAQ_ROT180_LANEQ_F16 | ARM64_INTRIN_VCMLAQ_ROT180_LANEQ_F32 | ARM64_INTRIN_VCMLA_ROT270_F16 | ARM64_INTRIN_VCMLA_ROT270_F32 | ARM64_INTRIN_VCMLA_ROT270_LANE_F16 | ARM64_INTRIN_VCMLA_ROT270_LANE_F32 | ARM64_INTRIN_VCMLA_ROT270_LANEQ_F16 | ARM64_INTRIN_VCMLA_ROT270_LANEQ_F32 | ARM64_INTRIN_VCMLAQ_ROT270_F16 | ARM64_INTRIN_VCMLAQ_ROT270_F32 | ARM64_INTRIN_VCMLAQ_ROT270_F64 | ARM64_INTRIN_VCMLAQ_ROT270_LANE_F16 | ARM64_INTRIN_VCMLAQ_ROT270_LANE_F32 | ARM64_INTRIN_VCMLAQ_ROT270_LANEQ_F16 | ARM64_INTRIN_VCMLAQ_ROT270_LANEQ_F32 | ARM64_INTRIN_VRND32Z_F32 | ARM64_INTRIN_VRND32ZQ_F32 | ARM64_INTRIN_VRND32Z_F64 | ARM64_INTRIN_VRND32ZQ_F64 | ARM64_INTRIN_VRND64Z_F32 | ARM64_INTRIN_VRND64ZQ_F32 | ARM64_INTRIN_VRND64Z_F64 | ARM64_INTRIN_VRND64ZQ_F64 | ARM64_INTRIN_VRND32X_F32 | ARM64_INTRIN_VRND32XQ_F32 | ARM64_INTRIN_VRND32X_F64 | ARM64_INTRIN_VRND32XQ_F64 | ARM64_INTRIN_VRND64X_F32 | ARM64_INTRIN_VRND64XQ_F32 | ARM64_INTRIN_VRND64X_F64 | ARM64_INTRIN_VRND64XQ_F64 | ARM64_INTRIN_VMMLAQ_S32 | ARM64_INTRIN_VMMLAQ_U32 | ARM64_INTRIN_VUSMMLAQ_S32 | ARM64_INTRIN_VUSDOT_S32 | ARM64_INTRIN_VUSDOT_LANE_S32 | ARM64_INTRIN_VSUDOT_LANE_S32 | ARM64_INTRIN_VUSDOT_LANEQ_S32 | ARM64_INTRIN_VSUDOT_LANEQ_S32 | ARM64_INTRIN_VUSDOTQ_S32 | ARM64_INTRIN_VUSDOTQ_LANE_S32 | ARM64_INTRIN_VSUDOTQ_LANE_S32 | ARM64_INTRIN_VUSDOTQ_LANEQ_S32 | ARM64_INTRIN_VSUDOTQ_LANEQ_S32 | ARM64_INTRIN_VCREATE_BF16 | ARM64_INTRIN_VDUP_N_BF16 | ARM64_INTRIN_VDUPQ_N_BF16 | ARM64_INTRIN_VDUP_LANE_BF16 | ARM64_INTRIN_VDUPQ_LANE_BF16 | ARM64_INTRIN_VDUP_LANEQ_BF16 | ARM64_INTRIN_VDUPQ_LANEQ_BF16 | ARM64_INTRIN_VCOMBINE_BF16 | ARM64_INTRIN_VGET_HIGH_BF16 | ARM64_INTRIN_VGET_LOW_BF16 | ARM64_INTRIN_VGET_LANE_BF16 | ARM64_INTRIN_VGETQ_LANE_BF16 | ARM64_INTRIN_VSET_LANE_BF16 | ARM64_INTRIN_VSETQ_LANE_BF16 | ARM64_INTRIN_VDUPH_LANE_BF16 | ARM64_INTRIN_VDUPH_LANEQ_BF16 | ARM64_INTRIN_VLD1_BF16 | ARM64_INTRIN_VLD1Q_BF16 | ARM64_INTRIN_VLD1_LANE_BF16 | ARM64_INTRIN_VLD1Q_LANE_BF16 | ARM64_INTRIN_VLD1_DUP_BF16 | ARM64_INTRIN_VLD1Q_DUP_BF16 | ARM64_INTRIN_VST1_BF16 | ARM64_INTRIN_VST1Q_BF16 | ARM64_INTRIN_VST1_LANE_BF16 | ARM64_INTRIN_VST1Q_LANE_BF16 | ARM64_INTRIN_VLD2_BF16 | ARM64_INTRIN_VLD2Q_BF16 | ARM64_INTRIN_VLD3_BF16 | ARM64_INTRIN_VLD3Q_BF16 | ARM64_INTRIN_VLD4_BF16 | ARM64_INTRIN_VLD4Q_BF16 | ARM64_INTRIN_VLD2_DUP_BF16 | ARM64_INTRIN_VLD2Q_DUP_BF16 | ARM64_INTRIN_VLD3_DUP_BF16 | ARM64_INTRIN_VLD3Q_DUP_BF16 | ARM64_INTRIN_VLD4_DUP_BF16 | ARM64_INTRIN_VLD4Q_DUP_BF16 | ARM64_INTRIN_VST2_BF16 | ARM64_INTRIN_VST2Q_BF16 | ARM64_INTRIN_VST3_BF16 | ARM64_INTRIN_VST3Q_BF16 | ARM64_INTRIN_VST4_BF16 | ARM64_INTRIN_VST4Q_BF16 | ARM64_INTRIN_VLD2_LANE_BF16 | ARM64_INTRIN_VLD2Q_LANE_BF16 | ARM64_INTRIN_VLD3_LANE_BF16 | ARM64_INTRIN_VLD3Q_LANE_BF16 | ARM64_INTRIN_VLD4_LANE_BF16 | ARM64_INTRIN_VLD4Q_LANE_BF16 | ARM64_INTRIN_VST2_LANE_BF16 | ARM64_INTRIN_VST2Q_LANE_BF16 | ARM64_INTRIN_VST3_LANE_BF16 | ARM64_INTRIN_VST3Q_LANE_BF16 | ARM64_INTRIN_VST4_LANE_BF16 | ARM64_INTRIN_VST4Q_LANE_BF16 | ARM64_INTRIN_VST1_BF16_X2 | ARM64_INTRIN_VST1Q_BF16_X2 | ARM64_INTRIN_VST1_BF16_X3 | ARM64_INTRIN_VST1Q_BF16_X3 | ARM64_INTRIN_VST1_BF16_X4 | ARM64_INTRIN_VST1Q_BF16_X4 | ARM64_INTRIN_VLD1_BF16_X2 | ARM64_INTRIN_VLD1Q_BF16_X2 | ARM64_INTRIN_VLD1_BF16_X3 | ARM64_INTRIN_VLD1Q_BF16_X3 | ARM64_INTRIN_VLD1_BF16_X4 | ARM64_INTRIN_VLD1Q_BF16_X4 | ARM64_INTRIN_VCVT_F32_BF16 | ARM64_INTRIN_VCVTQ_LOW_F32_BF16 | ARM64_INTRIN_VCVTQ_HIGH_F32_BF16 | ARM64_INTRIN_VCVT_BF16_F32 | ARM64_INTRIN_VCVTQ_LOW_BF16_F32 | ARM64_INTRIN_VCVTQ_HIGH_BF16_F32 | ARM64_INTRIN_VCVTH_BF16_F32 | ARM64_INTRIN_VCVTAH_F32_BF16 | ARM64_INTRIN_VCOPY_LANE_BF16 | ARM64_INTRIN_VCOPYQ_LANE_BF16 | ARM64_INTRIN_VCOPY_LANEQ_BF16 | ARM64_INTRIN_VCOPYQ_LANEQ_BF16 | ARM64_INTRIN_VBFDOT_F32 | ARM64_INTRIN_VBFDOTQ_F32 | ARM64_INTRIN_VBFDOT_LANE_F32 | ARM64_INTRIN_VBFDOTQ_LANEQ_F32 | ARM64_INTRIN_VBFDOT_LANEQ_F32 | ARM64_INTRIN_VBFDOTQ_LANE_F32 | ARM64_INTRIN_VBFMMLAQ_F32 | ARM64_INTRIN_VBFMLALBQ_F32 | ARM64_INTRIN_VBFMLALTQ_F32 | ARM64_INTRIN_VBFMLALBQ_LANE_F32 | ARM64_INTRIN_VBFMLALBQ_LANEQ_F32 | ARM64_INTRIN_VBFMLALTQ_LANE_F32 | ARM64_INTRIN_VBFMLALTQ_LANEQ_F32 | ARM64_INTRIN_VMAX__F32 | ARM64_INTRIN_VMAXNM__F32 | ARM64_INTRIN_VCVTNS_S64_F32 | ARM64_INTRIN_VCVTN_S32_F64 | ARM64_INTRIN_VCVTD_N_F64_S32 | ARM64_INTRIN_VCVTS_N_F32_S64 | ARM64_INTRIN_VCVT_S32_F64 | ARM64_INTRIN_VCVT_U32_F64 | ARM64_INTRIN_VCVTA_S32_F64 | ARM64_INTRIN_VCVTA_U32_F64 | ARM64_INTRIN_VCVTAD_S32_F64 | ARM64_INTRIN_VCVTAD_U32_F64 | ARM64_INTRIN_VCVTAS_N_S32_F32 | ARM64_INTRIN_VCVTAS_N_U32_F32 | ARM64_INTRIN_VCVTD_S32_F64 | ARM64_INTRIN_VCVTD_U32_F64 | ARM64_INTRIN_VCVTM_S32_F64 | ARM64_INTRIN_VCVTM_U32_F64 | ARM64_INTRIN_VCVTMD_S32_F64 | ARM64_INTRIN_VCVTMD_U32_F64 | ARM64_INTRIN_VCVTMS_N_S32_F32 | ARM64_INTRIN_VCVTMS_N_U32_F32 | ARM64_INTRIN_VCVTN_U32_F64 | ARM64_INTRIN_VCVTND_S32_F64 | ARM64_INTRIN_VCVTND_U32_F64 | ARM64_INTRIN_VCVTP_S32_F64 | ARM64_INTRIN_VCVTP_U32_F64 | ARM64_INTRIN_VCVTPD_S32_F64 | ARM64_INTRIN_VCVTPD_U32_F64 | ARM64_INTRIN_VCVTPS_N_S32_F32 | ARM64_INTRIN_VCVTPS_N_U32_F32 | ARM64_INTRIN_VCVTA_N_S64_F64 | ARM64_INTRIN_VCVTA_N_U64_F64 | ARM64_INTRIN_VCVTAD_N_S64_F64 | ARM64_INTRIN_VCVTAD_N_U64_F64 | ARM64_INTRIN_VCVTM_N_S64_F64 | ARM64_INTRIN_VCVTM_N_U64_F64 | ARM64_INTRIN_VCVTMD_N_S64_F64 | ARM64_INTRIN_VCVTMD_N_U64_F64 | ARM64_INTRIN_VCVTP_N_S64_F64 | ARM64_INTRIN_VCVTP_N_U64_F64 | ARM64_INTRIN_VCVTPD_N_S64_F64 | ARM64_INTRIN_VCVTPD_N_U64_F64 | ARM64_INTRIN_VCVTNS_U64_F32 | ARM64_INTRIN_VCVTPS_U64_F32 | ARM64_INTRIN_VCVTPS_S64_F32 | ARM64_INTRIN_VCVTS_S64_F32 | ARM64_INTRIN_VCVTS_U64_F32 | ARM64_INTRIN_VCVTD_N_U64_F32 | ARM64_INTRIN_VCVTD_N_U32_F64 | ARM64_INTRIN_VCVTS_N_U64_F32 | ARM64_INTRIN_VCVTS_N_U32_F64 | ARM64_INTRIN_VCVTS_N_U64_F64 | ARM64_INTRIN_VCVT_U64_F32 | ARM64_INTRIN_NEON_END
  deriving (Show)

instance Enum ArmNeonIntrinsic where
  fromEnum ARM64_INTRIN_VADD_S8 = 53
  fromEnum ARM64_INTRIN_VADDQ_S8 = 54
  fromEnum ARM64_INTRIN_VADD_S16 = 55
  fromEnum ARM64_INTRIN_VADDQ_S16 = 56
  fromEnum ARM64_INTRIN_VADD_S32 = 57
  fromEnum ARM64_INTRIN_VADDQ_S32 = 58
  fromEnum ARM64_INTRIN_VADD_S64 = 59
  fromEnum ARM64_INTRIN_VADDQ_S64 = 60
  fromEnum ARM64_INTRIN_VADD_U8 = 61
  fromEnum ARM64_INTRIN_VADDQ_U8 = 62
  fromEnum ARM64_INTRIN_VADD_U16 = 63
  fromEnum ARM64_INTRIN_VADDQ_U16 = 64
  fromEnum ARM64_INTRIN_VADD_U32 = 65
  fromEnum ARM64_INTRIN_VADDQ_U32 = 66
  fromEnum ARM64_INTRIN_VADD_U64 = 67
  fromEnum ARM64_INTRIN_VADDQ_U64 = 68
  fromEnum ARM64_INTRIN_VADD_F32 = 69
  fromEnum ARM64_INTRIN_VADDQ_F32 = 70
  fromEnum ARM64_INTRIN_VADD_F64 = 71
  fromEnum ARM64_INTRIN_VADDQ_F64 = 72
  fromEnum ARM64_INTRIN_VADDD_S64 = 73
  fromEnum ARM64_INTRIN_VADDD_U64 = 74
  fromEnum ARM64_INTRIN_VADDL_S8 = 75
  fromEnum ARM64_INTRIN_VADDL_S16 = 76
  fromEnum ARM64_INTRIN_VADDL_S32 = 77
  fromEnum ARM64_INTRIN_VADDL_U8 = 78
  fromEnum ARM64_INTRIN_VADDL_U16 = 79
  fromEnum ARM64_INTRIN_VADDL_U32 = 80
  fromEnum ARM64_INTRIN_VADDL_HIGH_S8 = 81
  fromEnum ARM64_INTRIN_VADDL_HIGH_S16 = 82
  fromEnum ARM64_INTRIN_VADDL_HIGH_S32 = 83
  fromEnum ARM64_INTRIN_VADDL_HIGH_U8 = 84
  fromEnum ARM64_INTRIN_VADDL_HIGH_U16 = 85
  fromEnum ARM64_INTRIN_VADDL_HIGH_U32 = 86
  fromEnum ARM64_INTRIN_VADDW_S8 = 87
  fromEnum ARM64_INTRIN_VADDW_S16 = 88
  fromEnum ARM64_INTRIN_VADDW_S32 = 89
  fromEnum ARM64_INTRIN_VADDW_U8 = 90
  fromEnum ARM64_INTRIN_VADDW_U16 = 91
  fromEnum ARM64_INTRIN_VADDW_U32 = 92
  fromEnum ARM64_INTRIN_VADDW_HIGH_S8 = 93
  fromEnum ARM64_INTRIN_VADDW_HIGH_S16 = 94
  fromEnum ARM64_INTRIN_VADDW_HIGH_S32 = 95
  fromEnum ARM64_INTRIN_VADDW_HIGH_U8 = 96
  fromEnum ARM64_INTRIN_VADDW_HIGH_U16 = 97
  fromEnum ARM64_INTRIN_VADDW_HIGH_U32 = 98
  fromEnum ARM64_INTRIN_VHADD_S8 = 99
  fromEnum ARM64_INTRIN_VHADDQ_S8 = 100
  fromEnum ARM64_INTRIN_VHADD_S16 = 101
  fromEnum ARM64_INTRIN_VHADDQ_S16 = 102
  fromEnum ARM64_INTRIN_VHADD_S32 = 103
  fromEnum ARM64_INTRIN_VHADDQ_S32 = 104
  fromEnum ARM64_INTRIN_VHADD_U8 = 105
  fromEnum ARM64_INTRIN_VHADDQ_U8 = 106
  fromEnum ARM64_INTRIN_VHADD_U16 = 107
  fromEnum ARM64_INTRIN_VHADDQ_U16 = 108
  fromEnum ARM64_INTRIN_VHADD_U32 = 109
  fromEnum ARM64_INTRIN_VHADDQ_U32 = 110
  fromEnum ARM64_INTRIN_VRHADD_S8 = 111
  fromEnum ARM64_INTRIN_VRHADDQ_S8 = 112
  fromEnum ARM64_INTRIN_VRHADD_S16 = 113
  fromEnum ARM64_INTRIN_VRHADDQ_S16 = 114
  fromEnum ARM64_INTRIN_VRHADD_S32 = 115
  fromEnum ARM64_INTRIN_VRHADDQ_S32 = 116
  fromEnum ARM64_INTRIN_VRHADD_U8 = 117
  fromEnum ARM64_INTRIN_VRHADDQ_U8 = 118
  fromEnum ARM64_INTRIN_VRHADD_U16 = 119
  fromEnum ARM64_INTRIN_VRHADDQ_U16 = 120
  fromEnum ARM64_INTRIN_VRHADD_U32 = 121
  fromEnum ARM64_INTRIN_VRHADDQ_U32 = 122
  fromEnum ARM64_INTRIN_VQADD_S8 = 123
  fromEnum ARM64_INTRIN_VQADDQ_S8 = 124
  fromEnum ARM64_INTRIN_VQADD_S16 = 125
  fromEnum ARM64_INTRIN_VQADDQ_S16 = 126
  fromEnum ARM64_INTRIN_VQADD_S32 = 127
  fromEnum ARM64_INTRIN_VQADDQ_S32 = 128
  fromEnum ARM64_INTRIN_VQADD_S64 = 129
  fromEnum ARM64_INTRIN_VQADDQ_S64 = 130
  fromEnum ARM64_INTRIN_VQADD_U8 = 131
  fromEnum ARM64_INTRIN_VQADDQ_U8 = 132
  fromEnum ARM64_INTRIN_VQADD_U16 = 133
  fromEnum ARM64_INTRIN_VQADDQ_U16 = 134
  fromEnum ARM64_INTRIN_VQADD_U32 = 135
  fromEnum ARM64_INTRIN_VQADDQ_U32 = 136
  fromEnum ARM64_INTRIN_VQADD_U64 = 137
  fromEnum ARM64_INTRIN_VQADDQ_U64 = 138
  fromEnum ARM64_INTRIN_VQADDB_S8 = 139
  fromEnum ARM64_INTRIN_VQADDH_S16 = 140
  fromEnum ARM64_INTRIN_VQADDS_S32 = 141
  fromEnum ARM64_INTRIN_VQADDD_S64 = 142
  fromEnum ARM64_INTRIN_VQADDB_U8 = 143
  fromEnum ARM64_INTRIN_VQADDH_U16 = 144
  fromEnum ARM64_INTRIN_VQADDS_U32 = 145
  fromEnum ARM64_INTRIN_VQADDD_U64 = 146
  fromEnum ARM64_INTRIN_VUQADD_S8 = 147
  fromEnum ARM64_INTRIN_VUQADDQ_S8 = 148
  fromEnum ARM64_INTRIN_VUQADD_S16 = 149
  fromEnum ARM64_INTRIN_VUQADDQ_S16 = 150
  fromEnum ARM64_INTRIN_VUQADD_S32 = 151
  fromEnum ARM64_INTRIN_VUQADDQ_S32 = 152
  fromEnum ARM64_INTRIN_VUQADD_S64 = 153
  fromEnum ARM64_INTRIN_VUQADDQ_S64 = 154
  fromEnum ARM64_INTRIN_VUQADDB_S8 = 155
  fromEnum ARM64_INTRIN_VUQADDH_S16 = 156
  fromEnum ARM64_INTRIN_VUQADDS_S32 = 157
  fromEnum ARM64_INTRIN_VUQADDD_S64 = 158
  fromEnum ARM64_INTRIN_VSQADD_U8 = 159
  fromEnum ARM64_INTRIN_VSQADDQ_U8 = 160
  fromEnum ARM64_INTRIN_VSQADD_U16 = 161
  fromEnum ARM64_INTRIN_VSQADDQ_U16 = 162
  fromEnum ARM64_INTRIN_VSQADD_U32 = 163
  fromEnum ARM64_INTRIN_VSQADDQ_U32 = 164
  fromEnum ARM64_INTRIN_VSQADD_U64 = 165
  fromEnum ARM64_INTRIN_VSQADDQ_U64 = 166
  fromEnum ARM64_INTRIN_VSQADDB_U8 = 167
  fromEnum ARM64_INTRIN_VSQADDH_U16 = 168
  fromEnum ARM64_INTRIN_VSQADDS_U32 = 169
  fromEnum ARM64_INTRIN_VSQADDD_U64 = 170
  fromEnum ARM64_INTRIN_VADDHN_S16 = 171
  fromEnum ARM64_INTRIN_VADDHN_S32 = 172
  fromEnum ARM64_INTRIN_VADDHN_S64 = 173
  fromEnum ARM64_INTRIN_VADDHN_U16 = 174
  fromEnum ARM64_INTRIN_VADDHN_U32 = 175
  fromEnum ARM64_INTRIN_VADDHN_U64 = 176
  fromEnum ARM64_INTRIN_VADDHN_HIGH_S16 = 177
  fromEnum ARM64_INTRIN_VADDHN_HIGH_S32 = 178
  fromEnum ARM64_INTRIN_VADDHN_HIGH_S64 = 179
  fromEnum ARM64_INTRIN_VADDHN_HIGH_U16 = 180
  fromEnum ARM64_INTRIN_VADDHN_HIGH_U32 = 181
  fromEnum ARM64_INTRIN_VADDHN_HIGH_U64 = 182
  fromEnum ARM64_INTRIN_VRADDHN_S16 = 183
  fromEnum ARM64_INTRIN_VRADDHN_S32 = 184
  fromEnum ARM64_INTRIN_VRADDHN_S64 = 185
  fromEnum ARM64_INTRIN_VRADDHN_U16 = 186
  fromEnum ARM64_INTRIN_VRADDHN_U32 = 187
  fromEnum ARM64_INTRIN_VRADDHN_U64 = 188
  fromEnum ARM64_INTRIN_VRADDHN_HIGH_S16 = 189
  fromEnum ARM64_INTRIN_VRADDHN_HIGH_S32 = 190
  fromEnum ARM64_INTRIN_VRADDHN_HIGH_S64 = 191
  fromEnum ARM64_INTRIN_VRADDHN_HIGH_U16 = 192
  fromEnum ARM64_INTRIN_VRADDHN_HIGH_U32 = 193
  fromEnum ARM64_INTRIN_VRADDHN_HIGH_U64 = 194
  fromEnum ARM64_INTRIN_VMUL_S8 = 195
  fromEnum ARM64_INTRIN_VMULQ_S8 = 196
  fromEnum ARM64_INTRIN_VMUL_S16 = 197
  fromEnum ARM64_INTRIN_VMULQ_S16 = 198
  fromEnum ARM64_INTRIN_VMUL_S32 = 199
  fromEnum ARM64_INTRIN_VMULQ_S32 = 200
  fromEnum ARM64_INTRIN_VMUL_U8 = 201
  fromEnum ARM64_INTRIN_VMULQ_U8 = 202
  fromEnum ARM64_INTRIN_VMUL_U16 = 203
  fromEnum ARM64_INTRIN_VMULQ_U16 = 204
  fromEnum ARM64_INTRIN_VMUL_U32 = 205
  fromEnum ARM64_INTRIN_VMULQ_U32 = 206
  fromEnum ARM64_INTRIN_VMUL_F32 = 207
  fromEnum ARM64_INTRIN_VMULQ_F32 = 208
  fromEnum ARM64_INTRIN_VMUL_P8 = 209
  fromEnum ARM64_INTRIN_VMULQ_P8 = 210
  fromEnum ARM64_INTRIN_VMUL_F64 = 211
  fromEnum ARM64_INTRIN_VMULQ_F64 = 212
  fromEnum ARM64_INTRIN_VMULX_F32 = 213
  fromEnum ARM64_INTRIN_VMULXQ_F32 = 214
  fromEnum ARM64_INTRIN_VMULX_F64 = 215
  fromEnum ARM64_INTRIN_VMULXQ_F64 = 216
  fromEnum ARM64_INTRIN_VMULXS_F32 = 217
  fromEnum ARM64_INTRIN_VMULXD_F64 = 218
  fromEnum ARM64_INTRIN_VMULX_LANE_F32 = 219
  fromEnum ARM64_INTRIN_VMULXQ_LANE_F32 = 220
  fromEnum ARM64_INTRIN_VMULX_LANE_F64 = 221
  fromEnum ARM64_INTRIN_VMULXQ_LANE_F64 = 222
  fromEnum ARM64_INTRIN_VMULXS_LANE_F32 = 223
  fromEnum ARM64_INTRIN_VMULXD_LANE_F64 = 224
  fromEnum ARM64_INTRIN_VMULX_LANEQ_F32 = 225
  fromEnum ARM64_INTRIN_VMULXQ_LANEQ_F32 = 226
  fromEnum ARM64_INTRIN_VMULX_LANEQ_F64 = 227
  fromEnum ARM64_INTRIN_VMULXQ_LANEQ_F64 = 228
  fromEnum ARM64_INTRIN_VMULXS_LANEQ_F32 = 229
  fromEnum ARM64_INTRIN_VMULXD_LANEQ_F64 = 230
  fromEnum ARM64_INTRIN_VDIV_F32 = 231
  fromEnum ARM64_INTRIN_VDIVQ_F32 = 232
  fromEnum ARM64_INTRIN_VDIV_F64 = 233
  fromEnum ARM64_INTRIN_VDIVQ_F64 = 234
  fromEnum ARM64_INTRIN_VMLA_S8 = 235
  fromEnum ARM64_INTRIN_VMLAQ_S8 = 236
  fromEnum ARM64_INTRIN_VMLA_S16 = 237
  fromEnum ARM64_INTRIN_VMLAQ_S16 = 238
  fromEnum ARM64_INTRIN_VMLA_S32 = 239
  fromEnum ARM64_INTRIN_VMLAQ_S32 = 240
  fromEnum ARM64_INTRIN_VMLA_U8 = 241
  fromEnum ARM64_INTRIN_VMLAQ_U8 = 242
  fromEnum ARM64_INTRIN_VMLA_U16 = 243
  fromEnum ARM64_INTRIN_VMLAQ_U16 = 244
  fromEnum ARM64_INTRIN_VMLA_U32 = 245
  fromEnum ARM64_INTRIN_VMLAQ_U32 = 246
  fromEnum ARM64_INTRIN_VMLA_F32 = 247
  fromEnum ARM64_INTRIN_VMLAQ_F32 = 248
  fromEnum ARM64_INTRIN_VMLA_F64 = 249
  fromEnum ARM64_INTRIN_VMLAQ_F64 = 250
  fromEnum ARM64_INTRIN_VMLAL_S8 = 251
  fromEnum ARM64_INTRIN_VMLAL_S16 = 252
  fromEnum ARM64_INTRIN_VMLAL_S32 = 253
  fromEnum ARM64_INTRIN_VMLAL_U8 = 254
  fromEnum ARM64_INTRIN_VMLAL_U16 = 255
  fromEnum ARM64_INTRIN_VMLAL_U32 = 256
  fromEnum ARM64_INTRIN_VMLAL_HIGH_S8 = 257
  fromEnum ARM64_INTRIN_VMLAL_HIGH_S16 = 258
  fromEnum ARM64_INTRIN_VMLAL_HIGH_S32 = 259
  fromEnum ARM64_INTRIN_VMLAL_HIGH_U8 = 260
  fromEnum ARM64_INTRIN_VMLAL_HIGH_U16 = 261
  fromEnum ARM64_INTRIN_VMLAL_HIGH_U32 = 262
  fromEnum ARM64_INTRIN_VMLS_S8 = 263
  fromEnum ARM64_INTRIN_VMLSQ_S8 = 264
  fromEnum ARM64_INTRIN_VMLS_S16 = 265
  fromEnum ARM64_INTRIN_VMLSQ_S16 = 266
  fromEnum ARM64_INTRIN_VMLS_S32 = 267
  fromEnum ARM64_INTRIN_VMLSQ_S32 = 268
  fromEnum ARM64_INTRIN_VMLS_U8 = 269
  fromEnum ARM64_INTRIN_VMLSQ_U8 = 270
  fromEnum ARM64_INTRIN_VMLS_U16 = 271
  fromEnum ARM64_INTRIN_VMLSQ_U16 = 272
  fromEnum ARM64_INTRIN_VMLS_U32 = 273
  fromEnum ARM64_INTRIN_VMLSQ_U32 = 274
  fromEnum ARM64_INTRIN_VMLS_F32 = 275
  fromEnum ARM64_INTRIN_VMLSQ_F32 = 276
  fromEnum ARM64_INTRIN_VMLS_F64 = 277
  fromEnum ARM64_INTRIN_VMLSQ_F64 = 278
  fromEnum ARM64_INTRIN_VMLSL_S8 = 279
  fromEnum ARM64_INTRIN_VMLSL_S16 = 280
  fromEnum ARM64_INTRIN_VMLSL_S32 = 281
  fromEnum ARM64_INTRIN_VMLSL_U8 = 282
  fromEnum ARM64_INTRIN_VMLSL_U16 = 283
  fromEnum ARM64_INTRIN_VMLSL_U32 = 284
  fromEnum ARM64_INTRIN_VMLSL_HIGH_S8 = 285
  fromEnum ARM64_INTRIN_VMLSL_HIGH_S16 = 286
  fromEnum ARM64_INTRIN_VMLSL_HIGH_S32 = 287
  fromEnum ARM64_INTRIN_VMLSL_HIGH_U8 = 288
  fromEnum ARM64_INTRIN_VMLSL_HIGH_U16 = 289
  fromEnum ARM64_INTRIN_VMLSL_HIGH_U32 = 290
  fromEnum ARM64_INTRIN_VFMA_F32 = 291
  fromEnum ARM64_INTRIN_VFMAQ_F32 = 292
  fromEnum ARM64_INTRIN_VFMA_F64 = 293
  fromEnum ARM64_INTRIN_VFMAQ_F64 = 294
  fromEnum ARM64_INTRIN_VFMA_LANE_F32 = 295
  fromEnum ARM64_INTRIN_VFMAQ_LANE_F32 = 296
  fromEnum ARM64_INTRIN_VFMA_LANE_F64 = 297
  fromEnum ARM64_INTRIN_VFMAQ_LANE_F64 = 298
  fromEnum ARM64_INTRIN_VFMAS_LANE_F32 = 299
  fromEnum ARM64_INTRIN_VFMAD_LANE_F64 = 300
  fromEnum ARM64_INTRIN_VFMA_LANEQ_F32 = 301
  fromEnum ARM64_INTRIN_VFMAQ_LANEQ_F32 = 302
  fromEnum ARM64_INTRIN_VFMA_LANEQ_F64 = 303
  fromEnum ARM64_INTRIN_VFMAQ_LANEQ_F64 = 304
  fromEnum ARM64_INTRIN_VFMAS_LANEQ_F32 = 305
  fromEnum ARM64_INTRIN_VFMAD_LANEQ_F64 = 306
  fromEnum ARM64_INTRIN_VFMS_F32 = 307
  fromEnum ARM64_INTRIN_VFMSQ_F32 = 308
  fromEnum ARM64_INTRIN_VFMS_F64 = 309
  fromEnum ARM64_INTRIN_VFMSQ_F64 = 310
  fromEnum ARM64_INTRIN_VFMS_LANE_F32 = 311
  fromEnum ARM64_INTRIN_VFMSQ_LANE_F32 = 312
  fromEnum ARM64_INTRIN_VFMS_LANE_F64 = 313
  fromEnum ARM64_INTRIN_VFMSQ_LANE_F64 = 314
  fromEnum ARM64_INTRIN_VFMSS_LANE_F32 = 315
  fromEnum ARM64_INTRIN_VFMSD_LANE_F64 = 316
  fromEnum ARM64_INTRIN_VFMS_LANEQ_F32 = 317
  fromEnum ARM64_INTRIN_VFMSQ_LANEQ_F32 = 318
  fromEnum ARM64_INTRIN_VFMS_LANEQ_F64 = 319
  fromEnum ARM64_INTRIN_VFMSQ_LANEQ_F64 = 320
  fromEnum ARM64_INTRIN_VFMSS_LANEQ_F32 = 321
  fromEnum ARM64_INTRIN_VFMSD_LANEQ_F64 = 322
  fromEnum ARM64_INTRIN_VQDMULH_S16 = 323
  fromEnum ARM64_INTRIN_VQDMULHQ_S16 = 324
  fromEnum ARM64_INTRIN_VQDMULH_S32 = 325
  fromEnum ARM64_INTRIN_VQDMULHQ_S32 = 326
  fromEnum ARM64_INTRIN_VQDMULHH_S16 = 327
  fromEnum ARM64_INTRIN_VQDMULHS_S32 = 328
  fromEnum ARM64_INTRIN_VQRDMULH_S16 = 329
  fromEnum ARM64_INTRIN_VQRDMULHQ_S16 = 330
  fromEnum ARM64_INTRIN_VQRDMULH_S32 = 331
  fromEnum ARM64_INTRIN_VQRDMULHQ_S32 = 332
  fromEnum ARM64_INTRIN_VQRDMULHH_S16 = 333
  fromEnum ARM64_INTRIN_VQRDMULHS_S32 = 334
  fromEnum ARM64_INTRIN_VQDMLAL_S16 = 335
  fromEnum ARM64_INTRIN_VQDMLAL_S32 = 336
  fromEnum ARM64_INTRIN_VQDMLALH_S16 = 337
  fromEnum ARM64_INTRIN_VQDMLALS_S32 = 338
  fromEnum ARM64_INTRIN_VQDMLAL_HIGH_S16 = 339
  fromEnum ARM64_INTRIN_VQDMLAL_HIGH_S32 = 340
  fromEnum ARM64_INTRIN_VQDMLSL_S16 = 341
  fromEnum ARM64_INTRIN_VQDMLSL_S32 = 342
  fromEnum ARM64_INTRIN_VQDMLSLH_S16 = 343
  fromEnum ARM64_INTRIN_VQDMLSLS_S32 = 344
  fromEnum ARM64_INTRIN_VQDMLSL_HIGH_S16 = 345
  fromEnum ARM64_INTRIN_VQDMLSL_HIGH_S32 = 346
  fromEnum ARM64_INTRIN_VMULL_S8 = 347
  fromEnum ARM64_INTRIN_VMULL_S16 = 348
  fromEnum ARM64_INTRIN_VMULL_S32 = 349
  fromEnum ARM64_INTRIN_VMULL_U8 = 350
  fromEnum ARM64_INTRIN_VMULL_U16 = 351
  fromEnum ARM64_INTRIN_VMULL_U32 = 352
  fromEnum ARM64_INTRIN_VMULL_P8 = 353
  fromEnum ARM64_INTRIN_VMULL_HIGH_S8 = 354
  fromEnum ARM64_INTRIN_VMULL_HIGH_S16 = 355
  fromEnum ARM64_INTRIN_VMULL_HIGH_S32 = 356
  fromEnum ARM64_INTRIN_VMULL_HIGH_U8 = 357
  fromEnum ARM64_INTRIN_VMULL_HIGH_U16 = 358
  fromEnum ARM64_INTRIN_VMULL_HIGH_U32 = 359
  fromEnum ARM64_INTRIN_VMULL_HIGH_P8 = 360
  fromEnum ARM64_INTRIN_VQDMULL_S16 = 361
  fromEnum ARM64_INTRIN_VQDMULL_S32 = 362
  fromEnum ARM64_INTRIN_VQDMULLH_S16 = 363
  fromEnum ARM64_INTRIN_VQDMULLS_S32 = 364
  fromEnum ARM64_INTRIN_VQDMULL_HIGH_S16 = 365
  fromEnum ARM64_INTRIN_VQDMULL_HIGH_S32 = 366
  fromEnum ARM64_INTRIN_VSUB_S8 = 367
  fromEnum ARM64_INTRIN_VSUBQ_S8 = 368
  fromEnum ARM64_INTRIN_VSUB_S16 = 369
  fromEnum ARM64_INTRIN_VSUBQ_S16 = 370
  fromEnum ARM64_INTRIN_VSUB_S32 = 371
  fromEnum ARM64_INTRIN_VSUBQ_S32 = 372
  fromEnum ARM64_INTRIN_VSUB_S64 = 373
  fromEnum ARM64_INTRIN_VSUBQ_S64 = 374
  fromEnum ARM64_INTRIN_VSUB_U8 = 375
  fromEnum ARM64_INTRIN_VSUBQ_U8 = 376
  fromEnum ARM64_INTRIN_VSUB_U16 = 377
  fromEnum ARM64_INTRIN_VSUBQ_U16 = 378
  fromEnum ARM64_INTRIN_VSUB_U32 = 379
  fromEnum ARM64_INTRIN_VSUBQ_U32 = 380
  fromEnum ARM64_INTRIN_VSUB_U64 = 381
  fromEnum ARM64_INTRIN_VSUBQ_U64 = 382
  fromEnum ARM64_INTRIN_VSUB_F32 = 383
  fromEnum ARM64_INTRIN_VSUBQ_F32 = 384
  fromEnum ARM64_INTRIN_VSUB_F64 = 385
  fromEnum ARM64_INTRIN_VSUBQ_F64 = 386
  fromEnum ARM64_INTRIN_VSUBD_S64 = 387
  fromEnum ARM64_INTRIN_VSUBD_U64 = 388
  fromEnum ARM64_INTRIN_VSUBL_S8 = 389
  fromEnum ARM64_INTRIN_VSUBL_S16 = 390
  fromEnum ARM64_INTRIN_VSUBL_S32 = 391
  fromEnum ARM64_INTRIN_VSUBL_U8 = 392
  fromEnum ARM64_INTRIN_VSUBL_U16 = 393
  fromEnum ARM64_INTRIN_VSUBL_U32 = 394
  fromEnum ARM64_INTRIN_VSUBL_HIGH_S8 = 395
  fromEnum ARM64_INTRIN_VSUBL_HIGH_S16 = 396
  fromEnum ARM64_INTRIN_VSUBL_HIGH_S32 = 397
  fromEnum ARM64_INTRIN_VSUBL_HIGH_U8 = 398
  fromEnum ARM64_INTRIN_VSUBL_HIGH_U16 = 399
  fromEnum ARM64_INTRIN_VSUBL_HIGH_U32 = 400
  fromEnum ARM64_INTRIN_VSUBW_S8 = 401
  fromEnum ARM64_INTRIN_VSUBW_S16 = 402
  fromEnum ARM64_INTRIN_VSUBW_S32 = 403
  fromEnum ARM64_INTRIN_VSUBW_U8 = 404
  fromEnum ARM64_INTRIN_VSUBW_U16 = 405
  fromEnum ARM64_INTRIN_VSUBW_U32 = 406
  fromEnum ARM64_INTRIN_VSUBW_HIGH_S8 = 407
  fromEnum ARM64_INTRIN_VSUBW_HIGH_S16 = 408
  fromEnum ARM64_INTRIN_VSUBW_HIGH_S32 = 409
  fromEnum ARM64_INTRIN_VSUBW_HIGH_U8 = 410
  fromEnum ARM64_INTRIN_VSUBW_HIGH_U16 = 411
  fromEnum ARM64_INTRIN_VSUBW_HIGH_U32 = 412
  fromEnum ARM64_INTRIN_VHSUB_S8 = 413
  fromEnum ARM64_INTRIN_VHSUBQ_S8 = 414
  fromEnum ARM64_INTRIN_VHSUB_S16 = 415
  fromEnum ARM64_INTRIN_VHSUBQ_S16 = 416
  fromEnum ARM64_INTRIN_VHSUB_S32 = 417
  fromEnum ARM64_INTRIN_VHSUBQ_S32 = 418
  fromEnum ARM64_INTRIN_VHSUB_U8 = 419
  fromEnum ARM64_INTRIN_VHSUBQ_U8 = 420
  fromEnum ARM64_INTRIN_VHSUB_U16 = 421
  fromEnum ARM64_INTRIN_VHSUBQ_U16 = 422
  fromEnum ARM64_INTRIN_VHSUB_U32 = 423
  fromEnum ARM64_INTRIN_VHSUBQ_U32 = 424
  fromEnum ARM64_INTRIN_VQSUB_S8 = 425
  fromEnum ARM64_INTRIN_VQSUBQ_S8 = 426
  fromEnum ARM64_INTRIN_VQSUB_S16 = 427
  fromEnum ARM64_INTRIN_VQSUBQ_S16 = 428
  fromEnum ARM64_INTRIN_VQSUB_S32 = 429
  fromEnum ARM64_INTRIN_VQSUBQ_S32 = 430
  fromEnum ARM64_INTRIN_VQSUB_S64 = 431
  fromEnum ARM64_INTRIN_VQSUBQ_S64 = 432
  fromEnum ARM64_INTRIN_VQSUB_U8 = 433
  fromEnum ARM64_INTRIN_VQSUBQ_U8 = 434
  fromEnum ARM64_INTRIN_VQSUB_U16 = 435
  fromEnum ARM64_INTRIN_VQSUBQ_U16 = 436
  fromEnum ARM64_INTRIN_VQSUB_U32 = 437
  fromEnum ARM64_INTRIN_VQSUBQ_U32 = 438
  fromEnum ARM64_INTRIN_VQSUB_U64 = 439
  fromEnum ARM64_INTRIN_VQSUBQ_U64 = 440
  fromEnum ARM64_INTRIN_VQSUBB_S8 = 441
  fromEnum ARM64_INTRIN_VQSUBH_S16 = 442
  fromEnum ARM64_INTRIN_VQSUBS_S32 = 443
  fromEnum ARM64_INTRIN_VQSUBD_S64 = 444
  fromEnum ARM64_INTRIN_VQSUBB_U8 = 445
  fromEnum ARM64_INTRIN_VQSUBH_U16 = 446
  fromEnum ARM64_INTRIN_VQSUBS_U32 = 447
  fromEnum ARM64_INTRIN_VQSUBD_U64 = 448
  fromEnum ARM64_INTRIN_VSUBHN_S16 = 449
  fromEnum ARM64_INTRIN_VSUBHN_S32 = 450
  fromEnum ARM64_INTRIN_VSUBHN_S64 = 451
  fromEnum ARM64_INTRIN_VSUBHN_U16 = 452
  fromEnum ARM64_INTRIN_VSUBHN_U32 = 453
  fromEnum ARM64_INTRIN_VSUBHN_U64 = 454
  fromEnum ARM64_INTRIN_VSUBHN_HIGH_S16 = 455
  fromEnum ARM64_INTRIN_VSUBHN_HIGH_S32 = 456
  fromEnum ARM64_INTRIN_VSUBHN_HIGH_S64 = 457
  fromEnum ARM64_INTRIN_VSUBHN_HIGH_U16 = 458
  fromEnum ARM64_INTRIN_VSUBHN_HIGH_U32 = 459
  fromEnum ARM64_INTRIN_VSUBHN_HIGH_U64 = 460
  fromEnum ARM64_INTRIN_VRSUBHN_S16 = 461
  fromEnum ARM64_INTRIN_VRSUBHN_S32 = 462
  fromEnum ARM64_INTRIN_VRSUBHN_S64 = 463
  fromEnum ARM64_INTRIN_VRSUBHN_U16 = 464
  fromEnum ARM64_INTRIN_VRSUBHN_U32 = 465
  fromEnum ARM64_INTRIN_VRSUBHN_U64 = 466
  fromEnum ARM64_INTRIN_VRSUBHN_HIGH_S16 = 467
  fromEnum ARM64_INTRIN_VRSUBHN_HIGH_S32 = 468
  fromEnum ARM64_INTRIN_VRSUBHN_HIGH_S64 = 469
  fromEnum ARM64_INTRIN_VRSUBHN_HIGH_U16 = 470
  fromEnum ARM64_INTRIN_VRSUBHN_HIGH_U32 = 471
  fromEnum ARM64_INTRIN_VRSUBHN_HIGH_U64 = 472
  fromEnum ARM64_INTRIN_VCEQ_S8 = 473
  fromEnum ARM64_INTRIN_VCEQQ_S8 = 474
  fromEnum ARM64_INTRIN_VCEQ_S16 = 475
  fromEnum ARM64_INTRIN_VCEQQ_S16 = 476
  fromEnum ARM64_INTRIN_VCEQ_S32 = 477
  fromEnum ARM64_INTRIN_VCEQQ_S32 = 478
  fromEnum ARM64_INTRIN_VCEQ_U8 = 479
  fromEnum ARM64_INTRIN_VCEQQ_U8 = 480
  fromEnum ARM64_INTRIN_VCEQ_U16 = 481
  fromEnum ARM64_INTRIN_VCEQQ_U16 = 482
  fromEnum ARM64_INTRIN_VCEQ_U32 = 483
  fromEnum ARM64_INTRIN_VCEQQ_U32 = 484
  fromEnum ARM64_INTRIN_VCEQ_F32 = 485
  fromEnum ARM64_INTRIN_VCEQQ_F32 = 486
  fromEnum ARM64_INTRIN_VCEQ_P8 = 487
  fromEnum ARM64_INTRIN_VCEQQ_P8 = 488
  fromEnum ARM64_INTRIN_VCEQ_S64 = 489
  fromEnum ARM64_INTRIN_VCEQQ_S64 = 490
  fromEnum ARM64_INTRIN_VCEQ_U64 = 491
  fromEnum ARM64_INTRIN_VCEQQ_U64 = 492
  fromEnum ARM64_INTRIN_VCEQ_P64 = 493
  fromEnum ARM64_INTRIN_VCEQQ_P64 = 494
  fromEnum ARM64_INTRIN_VCEQ_F64 = 495
  fromEnum ARM64_INTRIN_VCEQQ_F64 = 496
  fromEnum ARM64_INTRIN_VCEQD_S64 = 497
  fromEnum ARM64_INTRIN_VCEQD_U64 = 498
  fromEnum ARM64_INTRIN_VCEQS_F32 = 499
  fromEnum ARM64_INTRIN_VCEQD_F64 = 500
  fromEnum ARM64_INTRIN_VCEQZ_S8 = 501
  fromEnum ARM64_INTRIN_VCEQZQ_S8 = 502
  fromEnum ARM64_INTRIN_VCEQZ_S16 = 503
  fromEnum ARM64_INTRIN_VCEQZQ_S16 = 504
  fromEnum ARM64_INTRIN_VCEQZ_S32 = 505
  fromEnum ARM64_INTRIN_VCEQZQ_S32 = 506
  fromEnum ARM64_INTRIN_VCEQZ_U8 = 507
  fromEnum ARM64_INTRIN_VCEQZQ_U8 = 508
  fromEnum ARM64_INTRIN_VCEQZ_U16 = 509
  fromEnum ARM64_INTRIN_VCEQZQ_U16 = 510
  fromEnum ARM64_INTRIN_VCEQZ_U32 = 511
  fromEnum ARM64_INTRIN_VCEQZQ_U32 = 512
  fromEnum ARM64_INTRIN_VCEQZ_F32 = 513
  fromEnum ARM64_INTRIN_VCEQZQ_F32 = 514
  fromEnum ARM64_INTRIN_VCEQZ_P8 = 515
  fromEnum ARM64_INTRIN_VCEQZQ_P8 = 516
  fromEnum ARM64_INTRIN_VCEQZ_S64 = 517
  fromEnum ARM64_INTRIN_VCEQZQ_S64 = 518
  fromEnum ARM64_INTRIN_VCEQZ_U64 = 519
  fromEnum ARM64_INTRIN_VCEQZQ_U64 = 520
  fromEnum ARM64_INTRIN_VCEQZ_P64 = 521
  fromEnum ARM64_INTRIN_VCEQZQ_P64 = 522
  fromEnum ARM64_INTRIN_VCEQZ_F64 = 523
  fromEnum ARM64_INTRIN_VCEQZQ_F64 = 524
  fromEnum ARM64_INTRIN_VCEQZD_S64 = 525
  fromEnum ARM64_INTRIN_VCEQZD_U64 = 526
  fromEnum ARM64_INTRIN_VCEQZS_F32 = 527
  fromEnum ARM64_INTRIN_VCEQZD_F64 = 528
  fromEnum ARM64_INTRIN_VCGE_S8 = 529
  fromEnum ARM64_INTRIN_VCGEQ_S8 = 530
  fromEnum ARM64_INTRIN_VCGE_S16 = 531
  fromEnum ARM64_INTRIN_VCGEQ_S16 = 532
  fromEnum ARM64_INTRIN_VCGE_S32 = 533
  fromEnum ARM64_INTRIN_VCGEQ_S32 = 534
  fromEnum ARM64_INTRIN_VCGE_U8 = 535
  fromEnum ARM64_INTRIN_VCGEQ_U8 = 536
  fromEnum ARM64_INTRIN_VCGE_U16 = 537
  fromEnum ARM64_INTRIN_VCGEQ_U16 = 538
  fromEnum ARM64_INTRIN_VCGE_U32 = 539
  fromEnum ARM64_INTRIN_VCGEQ_U32 = 540
  fromEnum ARM64_INTRIN_VCGE_F32 = 541
  fromEnum ARM64_INTRIN_VCGEQ_F32 = 542
  fromEnum ARM64_INTRIN_VCGE_S64 = 543
  fromEnum ARM64_INTRIN_VCGEQ_S64 = 544
  fromEnum ARM64_INTRIN_VCGE_U64 = 545
  fromEnum ARM64_INTRIN_VCGEQ_U64 = 546
  fromEnum ARM64_INTRIN_VCGE_F64 = 547
  fromEnum ARM64_INTRIN_VCGEQ_F64 = 548
  fromEnum ARM64_INTRIN_VCGED_S64 = 549
  fromEnum ARM64_INTRIN_VCGED_U64 = 550
  fromEnum ARM64_INTRIN_VCGES_F32 = 551
  fromEnum ARM64_INTRIN_VCGED_F64 = 552
  fromEnum ARM64_INTRIN_VCGEZ_S8 = 553
  fromEnum ARM64_INTRIN_VCGEZQ_S8 = 554
  fromEnum ARM64_INTRIN_VCGEZ_S16 = 555
  fromEnum ARM64_INTRIN_VCGEZQ_S16 = 556
  fromEnum ARM64_INTRIN_VCGEZ_S32 = 557
  fromEnum ARM64_INTRIN_VCGEZQ_S32 = 558
  fromEnum ARM64_INTRIN_VCGEZ_S64 = 559
  fromEnum ARM64_INTRIN_VCGEZQ_S64 = 560
  fromEnum ARM64_INTRIN_VCGEZ_F32 = 561
  fromEnum ARM64_INTRIN_VCGEZQ_F32 = 562
  fromEnum ARM64_INTRIN_VCGEZ_F64 = 563
  fromEnum ARM64_INTRIN_VCGEZQ_F64 = 564
  fromEnum ARM64_INTRIN_VCGEZD_S64 = 565
  fromEnum ARM64_INTRIN_VCGEZS_F32 = 566
  fromEnum ARM64_INTRIN_VCGEZD_F64 = 567
  fromEnum ARM64_INTRIN_VCLE_S8 = 568
  fromEnum ARM64_INTRIN_VCLEQ_S8 = 569
  fromEnum ARM64_INTRIN_VCLE_S16 = 570
  fromEnum ARM64_INTRIN_VCLEQ_S16 = 571
  fromEnum ARM64_INTRIN_VCLE_S32 = 572
  fromEnum ARM64_INTRIN_VCLEQ_S32 = 573
  fromEnum ARM64_INTRIN_VCLE_U8 = 574
  fromEnum ARM64_INTRIN_VCLEQ_U8 = 575
  fromEnum ARM64_INTRIN_VCLE_U16 = 576
  fromEnum ARM64_INTRIN_VCLEQ_U16 = 577
  fromEnum ARM64_INTRIN_VCLE_U32 = 578
  fromEnum ARM64_INTRIN_VCLEQ_U32 = 579
  fromEnum ARM64_INTRIN_VCLE_F32 = 580
  fromEnum ARM64_INTRIN_VCLEQ_F32 = 581
  fromEnum ARM64_INTRIN_VCLE_S64 = 582
  fromEnum ARM64_INTRIN_VCLEQ_S64 = 583
  fromEnum ARM64_INTRIN_VCLE_U64 = 584
  fromEnum ARM64_INTRIN_VCLEQ_U64 = 585
  fromEnum ARM64_INTRIN_VCLE_F64 = 586
  fromEnum ARM64_INTRIN_VCLEQ_F64 = 587
  fromEnum ARM64_INTRIN_VCLED_S64 = 588
  fromEnum ARM64_INTRIN_VCLED_U64 = 589
  fromEnum ARM64_INTRIN_VCLES_F32 = 590
  fromEnum ARM64_INTRIN_VCLED_F64 = 591
  fromEnum ARM64_INTRIN_VCLEZ_S8 = 592
  fromEnum ARM64_INTRIN_VCLEZQ_S8 = 593
  fromEnum ARM64_INTRIN_VCLEZ_S16 = 594
  fromEnum ARM64_INTRIN_VCLEZQ_S16 = 595
  fromEnum ARM64_INTRIN_VCLEZ_S32 = 596
  fromEnum ARM64_INTRIN_VCLEZQ_S32 = 597
  fromEnum ARM64_INTRIN_VCLEZ_S64 = 598
  fromEnum ARM64_INTRIN_VCLEZQ_S64 = 599
  fromEnum ARM64_INTRIN_VCLEZ_F32 = 600
  fromEnum ARM64_INTRIN_VCLEZQ_F32 = 601
  fromEnum ARM64_INTRIN_VCLEZ_F64 = 602
  fromEnum ARM64_INTRIN_VCLEZQ_F64 = 603
  fromEnum ARM64_INTRIN_VCLEZD_S64 = 604
  fromEnum ARM64_INTRIN_VCLEZS_F32 = 605
  fromEnum ARM64_INTRIN_VCLEZD_F64 = 606
  fromEnum ARM64_INTRIN_VCGT_S8 = 607
  fromEnum ARM64_INTRIN_VCGTQ_S8 = 608
  fromEnum ARM64_INTRIN_VCGT_S16 = 609
  fromEnum ARM64_INTRIN_VCGTQ_S16 = 610
  fromEnum ARM64_INTRIN_VCGT_S32 = 611
  fromEnum ARM64_INTRIN_VCGTQ_S32 = 612
  fromEnum ARM64_INTRIN_VCGT_U8 = 613
  fromEnum ARM64_INTRIN_VCGTQ_U8 = 614
  fromEnum ARM64_INTRIN_VCGT_U16 = 615
  fromEnum ARM64_INTRIN_VCGTQ_U16 = 616
  fromEnum ARM64_INTRIN_VCGT_U32 = 617
  fromEnum ARM64_INTRIN_VCGTQ_U32 = 618
  fromEnum ARM64_INTRIN_VCGT_F32 = 619
  fromEnum ARM64_INTRIN_VCGTQ_F32 = 620
  fromEnum ARM64_INTRIN_VCGT_S64 = 621
  fromEnum ARM64_INTRIN_VCGTQ_S64 = 622
  fromEnum ARM64_INTRIN_VCGT_U64 = 623
  fromEnum ARM64_INTRIN_VCGTQ_U64 = 624
  fromEnum ARM64_INTRIN_VCGT_F64 = 625
  fromEnum ARM64_INTRIN_VCGTQ_F64 = 626
  fromEnum ARM64_INTRIN_VCGTD_S64 = 627
  fromEnum ARM64_INTRIN_VCGTD_U64 = 628
  fromEnum ARM64_INTRIN_VCGTS_F32 = 629
  fromEnum ARM64_INTRIN_VCGTD_F64 = 630
  fromEnum ARM64_INTRIN_VCGTZ_S8 = 631
  fromEnum ARM64_INTRIN_VCGTZQ_S8 = 632
  fromEnum ARM64_INTRIN_VCGTZ_S16 = 633
  fromEnum ARM64_INTRIN_VCGTZQ_S16 = 634
  fromEnum ARM64_INTRIN_VCGTZ_S32 = 635
  fromEnum ARM64_INTRIN_VCGTZQ_S32 = 636
  fromEnum ARM64_INTRIN_VCGTZ_S64 = 637
  fromEnum ARM64_INTRIN_VCGTZQ_S64 = 638
  fromEnum ARM64_INTRIN_VCGTZ_F32 = 639
  fromEnum ARM64_INTRIN_VCGTZQ_F32 = 640
  fromEnum ARM64_INTRIN_VCGTZ_F64 = 641
  fromEnum ARM64_INTRIN_VCGTZQ_F64 = 642
  fromEnum ARM64_INTRIN_VCGTZD_S64 = 643
  fromEnum ARM64_INTRIN_VCGTZS_F32 = 644
  fromEnum ARM64_INTRIN_VCGTZD_F64 = 645
  fromEnum ARM64_INTRIN_VCLT_S8 = 646
  fromEnum ARM64_INTRIN_VCLTQ_S8 = 647
  fromEnum ARM64_INTRIN_VCLT_S16 = 648
  fromEnum ARM64_INTRIN_VCLTQ_S16 = 649
  fromEnum ARM64_INTRIN_VCLT_S32 = 650
  fromEnum ARM64_INTRIN_VCLTQ_S32 = 651
  fromEnum ARM64_INTRIN_VCLT_U8 = 652
  fromEnum ARM64_INTRIN_VCLTQ_U8 = 653
  fromEnum ARM64_INTRIN_VCLT_U16 = 654
  fromEnum ARM64_INTRIN_VCLTQ_U16 = 655
  fromEnum ARM64_INTRIN_VCLT_U32 = 656
  fromEnum ARM64_INTRIN_VCLTQ_U32 = 657
  fromEnum ARM64_INTRIN_VCLT_F32 = 658
  fromEnum ARM64_INTRIN_VCLTQ_F32 = 659
  fromEnum ARM64_INTRIN_VCLT_S64 = 660
  fromEnum ARM64_INTRIN_VCLTQ_S64 = 661
  fromEnum ARM64_INTRIN_VCLT_U64 = 662
  fromEnum ARM64_INTRIN_VCLTQ_U64 = 663
  fromEnum ARM64_INTRIN_VCLT_F64 = 664
  fromEnum ARM64_INTRIN_VCLTQ_F64 = 665
  fromEnum ARM64_INTRIN_VCLTD_S64 = 666
  fromEnum ARM64_INTRIN_VCLTD_U64 = 667
  fromEnum ARM64_INTRIN_VCLTS_F32 = 668
  fromEnum ARM64_INTRIN_VCLTD_F64 = 669
  fromEnum ARM64_INTRIN_VCLTZ_S8 = 670
  fromEnum ARM64_INTRIN_VCLTZQ_S8 = 671
  fromEnum ARM64_INTRIN_VCLTZ_S16 = 672
  fromEnum ARM64_INTRIN_VCLTZQ_S16 = 673
  fromEnum ARM64_INTRIN_VCLTZ_S32 = 674
  fromEnum ARM64_INTRIN_VCLTZQ_S32 = 675
  fromEnum ARM64_INTRIN_VCLTZ_S64 = 676
  fromEnum ARM64_INTRIN_VCLTZQ_S64 = 677
  fromEnum ARM64_INTRIN_VCLTZ_F32 = 678
  fromEnum ARM64_INTRIN_VCLTZQ_F32 = 679
  fromEnum ARM64_INTRIN_VCLTZ_F64 = 680
  fromEnum ARM64_INTRIN_VCLTZQ_F64 = 681
  fromEnum ARM64_INTRIN_VCLTZD_S64 = 682
  fromEnum ARM64_INTRIN_VCLTZS_F32 = 683
  fromEnum ARM64_INTRIN_VCLTZD_F64 = 684
  fromEnum ARM64_INTRIN_VCAGE_F32 = 685
  fromEnum ARM64_INTRIN_VCAGEQ_F32 = 686
  fromEnum ARM64_INTRIN_VCAGE_F64 = 687
  fromEnum ARM64_INTRIN_VCAGEQ_F64 = 688
  fromEnum ARM64_INTRIN_VCAGES_F32 = 689
  fromEnum ARM64_INTRIN_VCAGED_F64 = 690
  fromEnum ARM64_INTRIN_VCALE_F32 = 691
  fromEnum ARM64_INTRIN_VCALEQ_F32 = 692
  fromEnum ARM64_INTRIN_VCALE_F64 = 693
  fromEnum ARM64_INTRIN_VCALEQ_F64 = 694
  fromEnum ARM64_INTRIN_VCALES_F32 = 695
  fromEnum ARM64_INTRIN_VCALED_F64 = 696
  fromEnum ARM64_INTRIN_VCAGT_F32 = 697
  fromEnum ARM64_INTRIN_VCAGTQ_F32 = 698
  fromEnum ARM64_INTRIN_VCAGT_F64 = 699
  fromEnum ARM64_INTRIN_VCAGTQ_F64 = 700
  fromEnum ARM64_INTRIN_VCAGTS_F32 = 701
  fromEnum ARM64_INTRIN_VCAGTD_F64 = 702
  fromEnum ARM64_INTRIN_VCALT_F32 = 703
  fromEnum ARM64_INTRIN_VCALTQ_F32 = 704
  fromEnum ARM64_INTRIN_VCALT_F64 = 705
  fromEnum ARM64_INTRIN_VCALTQ_F64 = 706
  fromEnum ARM64_INTRIN_VCALTS_F32 = 707
  fromEnum ARM64_INTRIN_VCALTD_F64 = 708
  fromEnum ARM64_INTRIN_VTST_S8 = 709
  fromEnum ARM64_INTRIN_VTSTQ_S8 = 710
  fromEnum ARM64_INTRIN_VTST_S16 = 711
  fromEnum ARM64_INTRIN_VTSTQ_S16 = 712
  fromEnum ARM64_INTRIN_VTST_S32 = 713
  fromEnum ARM64_INTRIN_VTSTQ_S32 = 714
  fromEnum ARM64_INTRIN_VTST_U8 = 715
  fromEnum ARM64_INTRIN_VTSTQ_U8 = 716
  fromEnum ARM64_INTRIN_VTST_U16 = 717
  fromEnum ARM64_INTRIN_VTSTQ_U16 = 718
  fromEnum ARM64_INTRIN_VTST_U32 = 719
  fromEnum ARM64_INTRIN_VTSTQ_U32 = 720
  fromEnum ARM64_INTRIN_VTST_P8 = 721
  fromEnum ARM64_INTRIN_VTSTQ_P8 = 722
  fromEnum ARM64_INTRIN_VTST_S64 = 723
  fromEnum ARM64_INTRIN_VTSTQ_S64 = 724
  fromEnum ARM64_INTRIN_VTST_U64 = 725
  fromEnum ARM64_INTRIN_VTSTQ_U64 = 726
  fromEnum ARM64_INTRIN_VTST_P64 = 727
  fromEnum ARM64_INTRIN_VTSTQ_P64 = 728
  fromEnum ARM64_INTRIN_VTSTD_S64 = 729
  fromEnum ARM64_INTRIN_VTSTD_U64 = 730
  fromEnum ARM64_INTRIN_VABD_S8 = 731
  fromEnum ARM64_INTRIN_VABDQ_S8 = 732
  fromEnum ARM64_INTRIN_VABD_S16 = 733
  fromEnum ARM64_INTRIN_VABDQ_S16 = 734
  fromEnum ARM64_INTRIN_VABD_S32 = 735
  fromEnum ARM64_INTRIN_VABDQ_S32 = 736
  fromEnum ARM64_INTRIN_VABD_U8 = 737
  fromEnum ARM64_INTRIN_VABDQ_U8 = 738
  fromEnum ARM64_INTRIN_VABD_U16 = 739
  fromEnum ARM64_INTRIN_VABDQ_U16 = 740
  fromEnum ARM64_INTRIN_VABD_U32 = 741
  fromEnum ARM64_INTRIN_VABDQ_U32 = 742
  fromEnum ARM64_INTRIN_VABD_F32 = 743
  fromEnum ARM64_INTRIN_VABDQ_F32 = 744
  fromEnum ARM64_INTRIN_VABD_F64 = 745
  fromEnum ARM64_INTRIN_VABDQ_F64 = 746
  fromEnum ARM64_INTRIN_VABDS_F32 = 747
  fromEnum ARM64_INTRIN_VABDD_F64 = 748
  fromEnum ARM64_INTRIN_VABDL_S8 = 749
  fromEnum ARM64_INTRIN_VABDL_S16 = 750
  fromEnum ARM64_INTRIN_VABDL_S32 = 751
  fromEnum ARM64_INTRIN_VABDL_U8 = 752
  fromEnum ARM64_INTRIN_VABDL_U16 = 753
  fromEnum ARM64_INTRIN_VABDL_U32 = 754
  fromEnum ARM64_INTRIN_VABDL_HIGH_S8 = 755
  fromEnum ARM64_INTRIN_VABDL_HIGH_S16 = 756
  fromEnum ARM64_INTRIN_VABDL_HIGH_S32 = 757
  fromEnum ARM64_INTRIN_VABDL_HIGH_U8 = 758
  fromEnum ARM64_INTRIN_VABDL_HIGH_U16 = 759
  fromEnum ARM64_INTRIN_VABDL_HIGH_U32 = 760
  fromEnum ARM64_INTRIN_VABA_S8 = 761
  fromEnum ARM64_INTRIN_VABAQ_S8 = 762
  fromEnum ARM64_INTRIN_VABA_S16 = 763
  fromEnum ARM64_INTRIN_VABAQ_S16 = 764
  fromEnum ARM64_INTRIN_VABA_S32 = 765
  fromEnum ARM64_INTRIN_VABAQ_S32 = 766
  fromEnum ARM64_INTRIN_VABA_U8 = 767
  fromEnum ARM64_INTRIN_VABAQ_U8 = 768
  fromEnum ARM64_INTRIN_VABA_U16 = 769
  fromEnum ARM64_INTRIN_VABAQ_U16 = 770
  fromEnum ARM64_INTRIN_VABA_U32 = 771
  fromEnum ARM64_INTRIN_VABAQ_U32 = 772
  fromEnum ARM64_INTRIN_VABAL_S8 = 773
  fromEnum ARM64_INTRIN_VABAL_S16 = 774
  fromEnum ARM64_INTRIN_VABAL_S32 = 775
  fromEnum ARM64_INTRIN_VABAL_U8 = 776
  fromEnum ARM64_INTRIN_VABAL_U16 = 777
  fromEnum ARM64_INTRIN_VABAL_U32 = 778
  fromEnum ARM64_INTRIN_VABAL_HIGH_S8 = 779
  fromEnum ARM64_INTRIN_VABAL_HIGH_S16 = 780
  fromEnum ARM64_INTRIN_VABAL_HIGH_S32 = 781
  fromEnum ARM64_INTRIN_VABAL_HIGH_U8 = 782
  fromEnum ARM64_INTRIN_VABAL_HIGH_U16 = 783
  fromEnum ARM64_INTRIN_VABAL_HIGH_U32 = 784
  fromEnum ARM64_INTRIN_VMAX_S8 = 785
  fromEnum ARM64_INTRIN_VMAXQ_S8 = 786
  fromEnum ARM64_INTRIN_VMAX_S16 = 787
  fromEnum ARM64_INTRIN_VMAXQ_S16 = 788
  fromEnum ARM64_INTRIN_VMAX_S32 = 789
  fromEnum ARM64_INTRIN_VMAXQ_S32 = 790
  fromEnum ARM64_INTRIN_VMAX_U8 = 791
  fromEnum ARM64_INTRIN_VMAXQ_U8 = 792
  fromEnum ARM64_INTRIN_VMAX_U16 = 793
  fromEnum ARM64_INTRIN_VMAXQ_U16 = 794
  fromEnum ARM64_INTRIN_VMAX_U32 = 795
  fromEnum ARM64_INTRIN_VMAXQ_U32 = 796
  fromEnum ARM64_INTRIN_VMAX_F32 = 797
  fromEnum ARM64_INTRIN_VMAXQ_F32 = 798
  fromEnum ARM64_INTRIN_VMAX_F64 = 799
  fromEnum ARM64_INTRIN_VMAXQ_F64 = 800
  fromEnum ARM64_INTRIN_VMIN_S8 = 801
  fromEnum ARM64_INTRIN_VMINQ_S8 = 802
  fromEnum ARM64_INTRIN_VMIN_S16 = 803
  fromEnum ARM64_INTRIN_VMINQ_S16 = 804
  fromEnum ARM64_INTRIN_VMIN_S32 = 805
  fromEnum ARM64_INTRIN_VMINQ_S32 = 806
  fromEnum ARM64_INTRIN_VMIN_U8 = 807
  fromEnum ARM64_INTRIN_VMINQ_U8 = 808
  fromEnum ARM64_INTRIN_VMIN_U16 = 809
  fromEnum ARM64_INTRIN_VMINQ_U16 = 810
  fromEnum ARM64_INTRIN_VMIN_U32 = 811
  fromEnum ARM64_INTRIN_VMINQ_U32 = 812
  fromEnum ARM64_INTRIN_VMIN_F32 = 813
  fromEnum ARM64_INTRIN_VMINQ_F32 = 814
  fromEnum ARM64_INTRIN_VMIN_F64 = 815
  fromEnum ARM64_INTRIN_VMINQ_F64 = 816
  fromEnum ARM64_INTRIN_VMAXNM_F32 = 817
  fromEnum ARM64_INTRIN_VMAXNMQ_F32 = 818
  fromEnum ARM64_INTRIN_VMAXNM_F64 = 819
  fromEnum ARM64_INTRIN_VMAXNMQ_F64 = 820
  fromEnum ARM64_INTRIN_VMINNM_F32 = 821
  fromEnum ARM64_INTRIN_VMINNMQ_F32 = 822
  fromEnum ARM64_INTRIN_VMINNM_F64 = 823
  fromEnum ARM64_INTRIN_VMINNMQ_F64 = 824
  fromEnum ARM64_INTRIN_VSHL_S8 = 825
  fromEnum ARM64_INTRIN_VSHLQ_S8 = 826
  fromEnum ARM64_INTRIN_VSHL_S16 = 827
  fromEnum ARM64_INTRIN_VSHLQ_S16 = 828
  fromEnum ARM64_INTRIN_VSHL_S32 = 829
  fromEnum ARM64_INTRIN_VSHLQ_S32 = 830
  fromEnum ARM64_INTRIN_VSHL_S64 = 831
  fromEnum ARM64_INTRIN_VSHLQ_S64 = 832
  fromEnum ARM64_INTRIN_VSHL_U8 = 833
  fromEnum ARM64_INTRIN_VSHLQ_U8 = 834
  fromEnum ARM64_INTRIN_VSHL_U16 = 835
  fromEnum ARM64_INTRIN_VSHLQ_U16 = 836
  fromEnum ARM64_INTRIN_VSHL_U32 = 837
  fromEnum ARM64_INTRIN_VSHLQ_U32 = 838
  fromEnum ARM64_INTRIN_VSHL_U64 = 839
  fromEnum ARM64_INTRIN_VSHLQ_U64 = 840
  fromEnum ARM64_INTRIN_VSHLD_S64 = 841
  fromEnum ARM64_INTRIN_VSHLD_U64 = 842
  fromEnum ARM64_INTRIN_VQSHL_S8 = 843
  fromEnum ARM64_INTRIN_VQSHLQ_S8 = 844
  fromEnum ARM64_INTRIN_VQSHL_S16 = 845
  fromEnum ARM64_INTRIN_VQSHLQ_S16 = 846
  fromEnum ARM64_INTRIN_VQSHL_S32 = 847
  fromEnum ARM64_INTRIN_VQSHLQ_S32 = 848
  fromEnum ARM64_INTRIN_VQSHL_S64 = 849
  fromEnum ARM64_INTRIN_VQSHLQ_S64 = 850
  fromEnum ARM64_INTRIN_VQSHL_U8 = 851
  fromEnum ARM64_INTRIN_VQSHLQ_U8 = 852
  fromEnum ARM64_INTRIN_VQSHL_U16 = 853
  fromEnum ARM64_INTRIN_VQSHLQ_U16 = 854
  fromEnum ARM64_INTRIN_VQSHL_U32 = 855
  fromEnum ARM64_INTRIN_VQSHLQ_U32 = 856
  fromEnum ARM64_INTRIN_VQSHL_U64 = 857
  fromEnum ARM64_INTRIN_VQSHLQ_U64 = 858
  fromEnum ARM64_INTRIN_VQSHLB_S8 = 859
  fromEnum ARM64_INTRIN_VQSHLH_S16 = 860
  fromEnum ARM64_INTRIN_VQSHLS_S32 = 861
  fromEnum ARM64_INTRIN_VQSHLD_S64 = 862
  fromEnum ARM64_INTRIN_VQSHLB_U8 = 863
  fromEnum ARM64_INTRIN_VQSHLH_U16 = 864
  fromEnum ARM64_INTRIN_VQSHLS_U32 = 865
  fromEnum ARM64_INTRIN_VQSHLD_U64 = 866
  fromEnum ARM64_INTRIN_VRSHL_S8 = 867
  fromEnum ARM64_INTRIN_VRSHLQ_S8 = 868
  fromEnum ARM64_INTRIN_VRSHL_S16 = 869
  fromEnum ARM64_INTRIN_VRSHLQ_S16 = 870
  fromEnum ARM64_INTRIN_VRSHL_S32 = 871
  fromEnum ARM64_INTRIN_VRSHLQ_S32 = 872
  fromEnum ARM64_INTRIN_VRSHL_S64 = 873
  fromEnum ARM64_INTRIN_VRSHLQ_S64 = 874
  fromEnum ARM64_INTRIN_VRSHL_U8 = 875
  fromEnum ARM64_INTRIN_VRSHLQ_U8 = 876
  fromEnum ARM64_INTRIN_VRSHL_U16 = 877
  fromEnum ARM64_INTRIN_VRSHLQ_U16 = 878
  fromEnum ARM64_INTRIN_VRSHL_U32 = 879
  fromEnum ARM64_INTRIN_VRSHLQ_U32 = 880
  fromEnum ARM64_INTRIN_VRSHL_U64 = 881
  fromEnum ARM64_INTRIN_VRSHLQ_U64 = 882
  fromEnum ARM64_INTRIN_VRSHLD_S64 = 883
  fromEnum ARM64_INTRIN_VRSHLD_U64 = 884
  fromEnum ARM64_INTRIN_VQRSHL_S8 = 885
  fromEnum ARM64_INTRIN_VQRSHLQ_S8 = 886
  fromEnum ARM64_INTRIN_VQRSHL_S16 = 887
  fromEnum ARM64_INTRIN_VQRSHLQ_S16 = 888
  fromEnum ARM64_INTRIN_VQRSHL_S32 = 889
  fromEnum ARM64_INTRIN_VQRSHLQ_S32 = 890
  fromEnum ARM64_INTRIN_VQRSHL_S64 = 891
  fromEnum ARM64_INTRIN_VQRSHLQ_S64 = 892
  fromEnum ARM64_INTRIN_VQRSHL_U8 = 893
  fromEnum ARM64_INTRIN_VQRSHLQ_U8 = 894
  fromEnum ARM64_INTRIN_VQRSHL_U16 = 895
  fromEnum ARM64_INTRIN_VQRSHLQ_U16 = 896
  fromEnum ARM64_INTRIN_VQRSHL_U32 = 897
  fromEnum ARM64_INTRIN_VQRSHLQ_U32 = 898
  fromEnum ARM64_INTRIN_VQRSHL_U64 = 899
  fromEnum ARM64_INTRIN_VQRSHLQ_U64 = 900
  fromEnum ARM64_INTRIN_VQRSHLB_S8 = 901
  fromEnum ARM64_INTRIN_VQRSHLH_S16 = 902
  fromEnum ARM64_INTRIN_VQRSHLS_S32 = 903
  fromEnum ARM64_INTRIN_VQRSHLD_S64 = 904
  fromEnum ARM64_INTRIN_VQRSHLB_U8 = 905
  fromEnum ARM64_INTRIN_VQRSHLH_U16 = 906
  fromEnum ARM64_INTRIN_VQRSHLS_U32 = 907
  fromEnum ARM64_INTRIN_VQRSHLD_U64 = 908
  fromEnum ARM64_INTRIN_VSHR_N_S8 = 909
  fromEnum ARM64_INTRIN_VSHRQ_N_S8 = 910
  fromEnum ARM64_INTRIN_VSHR_N_S16 = 911
  fromEnum ARM64_INTRIN_VSHRQ_N_S16 = 912
  fromEnum ARM64_INTRIN_VSHR_N_S32 = 913
  fromEnum ARM64_INTRIN_VSHRQ_N_S32 = 914
  fromEnum ARM64_INTRIN_VSHR_N_S64 = 915
  fromEnum ARM64_INTRIN_VSHRQ_N_S64 = 916
  fromEnum ARM64_INTRIN_VSHR_N_U8 = 917
  fromEnum ARM64_INTRIN_VSHRQ_N_U8 = 918
  fromEnum ARM64_INTRIN_VSHR_N_U16 = 919
  fromEnum ARM64_INTRIN_VSHRQ_N_U16 = 920
  fromEnum ARM64_INTRIN_VSHR_N_U32 = 921
  fromEnum ARM64_INTRIN_VSHRQ_N_U32 = 922
  fromEnum ARM64_INTRIN_VSHR_N_U64 = 923
  fromEnum ARM64_INTRIN_VSHRQ_N_U64 = 924
  fromEnum ARM64_INTRIN_VSHRD_N_S64 = 925
  fromEnum ARM64_INTRIN_VSHRD_N_U64 = 926
  fromEnum ARM64_INTRIN_VSHL_N_S8 = 927
  fromEnum ARM64_INTRIN_VSHLQ_N_S8 = 928
  fromEnum ARM64_INTRIN_VSHL_N_S16 = 929
  fromEnum ARM64_INTRIN_VSHLQ_N_S16 = 930
  fromEnum ARM64_INTRIN_VSHL_N_S32 = 931
  fromEnum ARM64_INTRIN_VSHLQ_N_S32 = 932
  fromEnum ARM64_INTRIN_VSHL_N_S64 = 933
  fromEnum ARM64_INTRIN_VSHLQ_N_S64 = 934
  fromEnum ARM64_INTRIN_VSHL_N_U8 = 935
  fromEnum ARM64_INTRIN_VSHLQ_N_U8 = 936
  fromEnum ARM64_INTRIN_VSHL_N_U16 = 937
  fromEnum ARM64_INTRIN_VSHLQ_N_U16 = 938
  fromEnum ARM64_INTRIN_VSHL_N_U32 = 939
  fromEnum ARM64_INTRIN_VSHLQ_N_U32 = 940
  fromEnum ARM64_INTRIN_VSHL_N_U64 = 941
  fromEnum ARM64_INTRIN_VSHLQ_N_U64 = 942
  fromEnum ARM64_INTRIN_VSHLD_N_S64 = 943
  fromEnum ARM64_INTRIN_VSHLD_N_U64 = 944
  fromEnum ARM64_INTRIN_VRSHR_N_S8 = 945
  fromEnum ARM64_INTRIN_VRSHRQ_N_S8 = 946
  fromEnum ARM64_INTRIN_VRSHR_N_S16 = 947
  fromEnum ARM64_INTRIN_VRSHRQ_N_S16 = 948
  fromEnum ARM64_INTRIN_VRSHR_N_S32 = 949
  fromEnum ARM64_INTRIN_VRSHRQ_N_S32 = 950
  fromEnum ARM64_INTRIN_VRSHR_N_S64 = 951
  fromEnum ARM64_INTRIN_VRSHRQ_N_S64 = 952
  fromEnum ARM64_INTRIN_VRSHR_N_U8 = 953
  fromEnum ARM64_INTRIN_VRSHRQ_N_U8 = 954
  fromEnum ARM64_INTRIN_VRSHR_N_U16 = 955
  fromEnum ARM64_INTRIN_VRSHRQ_N_U16 = 956
  fromEnum ARM64_INTRIN_VRSHR_N_U32 = 957
  fromEnum ARM64_INTRIN_VRSHRQ_N_U32 = 958
  fromEnum ARM64_INTRIN_VRSHR_N_U64 = 959
  fromEnum ARM64_INTRIN_VRSHRQ_N_U64 = 960
  fromEnum ARM64_INTRIN_VRSHRD_N_S64 = 961
  fromEnum ARM64_INTRIN_VRSHRD_N_U64 = 962
  fromEnum ARM64_INTRIN_VSRA_N_S8 = 963
  fromEnum ARM64_INTRIN_VSRAQ_N_S8 = 964
  fromEnum ARM64_INTRIN_VSRA_N_S16 = 965
  fromEnum ARM64_INTRIN_VSRAQ_N_S16 = 966
  fromEnum ARM64_INTRIN_VSRA_N_S32 = 967
  fromEnum ARM64_INTRIN_VSRAQ_N_S32 = 968
  fromEnum ARM64_INTRIN_VSRA_N_S64 = 969
  fromEnum ARM64_INTRIN_VSRAQ_N_S64 = 970
  fromEnum ARM64_INTRIN_VSRA_N_U8 = 971
  fromEnum ARM64_INTRIN_VSRAQ_N_U8 = 972
  fromEnum ARM64_INTRIN_VSRA_N_U16 = 973
  fromEnum ARM64_INTRIN_VSRAQ_N_U16 = 974
  fromEnum ARM64_INTRIN_VSRA_N_U32 = 975
  fromEnum ARM64_INTRIN_VSRAQ_N_U32 = 976
  fromEnum ARM64_INTRIN_VSRA_N_U64 = 977
  fromEnum ARM64_INTRIN_VSRAQ_N_U64 = 978
  fromEnum ARM64_INTRIN_VSRAD_N_S64 = 979
  fromEnum ARM64_INTRIN_VSRAD_N_U64 = 980
  fromEnum ARM64_INTRIN_VRSRA_N_S8 = 981
  fromEnum ARM64_INTRIN_VRSRAQ_N_S8 = 982
  fromEnum ARM64_INTRIN_VRSRA_N_S16 = 983
  fromEnum ARM64_INTRIN_VRSRAQ_N_S16 = 984
  fromEnum ARM64_INTRIN_VRSRA_N_S32 = 985
  fromEnum ARM64_INTRIN_VRSRAQ_N_S32 = 986
  fromEnum ARM64_INTRIN_VRSRA_N_S64 = 987
  fromEnum ARM64_INTRIN_VRSRAQ_N_S64 = 988
  fromEnum ARM64_INTRIN_VRSRA_N_U8 = 989
  fromEnum ARM64_INTRIN_VRSRAQ_N_U8 = 990
  fromEnum ARM64_INTRIN_VRSRA_N_U16 = 991
  fromEnum ARM64_INTRIN_VRSRAQ_N_U16 = 992
  fromEnum ARM64_INTRIN_VRSRA_N_U32 = 993
  fromEnum ARM64_INTRIN_VRSRAQ_N_U32 = 994
  fromEnum ARM64_INTRIN_VRSRA_N_U64 = 995
  fromEnum ARM64_INTRIN_VRSRAQ_N_U64 = 996
  fromEnum ARM64_INTRIN_VRSRAD_N_S64 = 997
  fromEnum ARM64_INTRIN_VRSRAD_N_U64 = 998
  fromEnum ARM64_INTRIN_VQSHL_N_S8 = 999
  fromEnum ARM64_INTRIN_VQSHLQ_N_S8 = 1000
  fromEnum ARM64_INTRIN_VQSHL_N_S16 = 1001
  fromEnum ARM64_INTRIN_VQSHLQ_N_S16 = 1002
  fromEnum ARM64_INTRIN_VQSHL_N_S32 = 1003
  fromEnum ARM64_INTRIN_VQSHLQ_N_S32 = 1004
  fromEnum ARM64_INTRIN_VQSHL_N_S64 = 1005
  fromEnum ARM64_INTRIN_VQSHLQ_N_S64 = 1006
  fromEnum ARM64_INTRIN_VQSHL_N_U8 = 1007
  fromEnum ARM64_INTRIN_VQSHLQ_N_U8 = 1008
  fromEnum ARM64_INTRIN_VQSHL_N_U16 = 1009
  fromEnum ARM64_INTRIN_VQSHLQ_N_U16 = 1010
  fromEnum ARM64_INTRIN_VQSHL_N_U32 = 1011
  fromEnum ARM64_INTRIN_VQSHLQ_N_U32 = 1012
  fromEnum ARM64_INTRIN_VQSHL_N_U64 = 1013
  fromEnum ARM64_INTRIN_VQSHLQ_N_U64 = 1014
  fromEnum ARM64_INTRIN_VQSHLB_N_S8 = 1015
  fromEnum ARM64_INTRIN_VQSHLH_N_S16 = 1016
  fromEnum ARM64_INTRIN_VQSHLS_N_S32 = 1017
  fromEnum ARM64_INTRIN_VQSHLD_N_S64 = 1018
  fromEnum ARM64_INTRIN_VQSHLB_N_U8 = 1019
  fromEnum ARM64_INTRIN_VQSHLH_N_U16 = 1020
  fromEnum ARM64_INTRIN_VQSHLS_N_U32 = 1021
  fromEnum ARM64_INTRIN_VQSHLD_N_U64 = 1022
  fromEnum ARM64_INTRIN_VQSHLU_N_S8 = 1023
  fromEnum ARM64_INTRIN_VQSHLUQ_N_S8 = 1024
  fromEnum ARM64_INTRIN_VQSHLU_N_S16 = 1025
  fromEnum ARM64_INTRIN_VQSHLUQ_N_S16 = 1026
  fromEnum ARM64_INTRIN_VQSHLU_N_S32 = 1027
  fromEnum ARM64_INTRIN_VQSHLUQ_N_S32 = 1028
  fromEnum ARM64_INTRIN_VQSHLU_N_S64 = 1029
  fromEnum ARM64_INTRIN_VQSHLUQ_N_S64 = 1030
  fromEnum ARM64_INTRIN_VQSHLUB_N_S8 = 1031
  fromEnum ARM64_INTRIN_VQSHLUH_N_S16 = 1032
  fromEnum ARM64_INTRIN_VQSHLUS_N_S32 = 1033
  fromEnum ARM64_INTRIN_VQSHLUD_N_S64 = 1034
  fromEnum ARM64_INTRIN_VSHRN_N_S16 = 1035
  fromEnum ARM64_INTRIN_VSHRN_N_S32 = 1036
  fromEnum ARM64_INTRIN_VSHRN_N_S64 = 1037
  fromEnum ARM64_INTRIN_VSHRN_N_U16 = 1038
  fromEnum ARM64_INTRIN_VSHRN_N_U32 = 1039
  fromEnum ARM64_INTRIN_VSHRN_N_U64 = 1040
  fromEnum ARM64_INTRIN_VSHRN_HIGH_N_S16 = 1041
  fromEnum ARM64_INTRIN_VSHRN_HIGH_N_S32 = 1042
  fromEnum ARM64_INTRIN_VSHRN_HIGH_N_S64 = 1043
  fromEnum ARM64_INTRIN_VSHRN_HIGH_N_U16 = 1044
  fromEnum ARM64_INTRIN_VSHRN_HIGH_N_U32 = 1045
  fromEnum ARM64_INTRIN_VSHRN_HIGH_N_U64 = 1046
  fromEnum ARM64_INTRIN_VQSHRUN_N_S16 = 1047
  fromEnum ARM64_INTRIN_VQSHRUN_N_S32 = 1048
  fromEnum ARM64_INTRIN_VQSHRUN_N_S64 = 1049
  fromEnum ARM64_INTRIN_VQSHRUNH_N_S16 = 1050
  fromEnum ARM64_INTRIN_VQSHRUNS_N_S32 = 1051
  fromEnum ARM64_INTRIN_VQSHRUND_N_S64 = 1052
  fromEnum ARM64_INTRIN_VQSHRUN_HIGH_N_S16 = 1053
  fromEnum ARM64_INTRIN_VQSHRUN_HIGH_N_S32 = 1054
  fromEnum ARM64_INTRIN_VQSHRUN_HIGH_N_S64 = 1055
  fromEnum ARM64_INTRIN_VQRSHRUN_N_S16 = 1056
  fromEnum ARM64_INTRIN_VQRSHRUN_N_S32 = 1057
  fromEnum ARM64_INTRIN_VQRSHRUN_N_S64 = 1058
  fromEnum ARM64_INTRIN_VQRSHRUNH_N_S16 = 1059
  fromEnum ARM64_INTRIN_VQRSHRUNS_N_S32 = 1060
  fromEnum ARM64_INTRIN_VQRSHRUND_N_S64 = 1061
  fromEnum ARM64_INTRIN_VQRSHRUN_HIGH_N_S16 = 1062
  fromEnum ARM64_INTRIN_VQRSHRUN_HIGH_N_S32 = 1063
  fromEnum ARM64_INTRIN_VQRSHRUN_HIGH_N_S64 = 1064
  fromEnum ARM64_INTRIN_VQSHRN_N_S16 = 1065
  fromEnum ARM64_INTRIN_VQSHRN_N_S32 = 1066
  fromEnum ARM64_INTRIN_VQSHRN_N_S64 = 1067
  fromEnum ARM64_INTRIN_VQSHRN_N_U16 = 1068
  fromEnum ARM64_INTRIN_VQSHRN_N_U32 = 1069
  fromEnum ARM64_INTRIN_VQSHRN_N_U64 = 1070
  fromEnum ARM64_INTRIN_VQSHRNH_N_S16 = 1071
  fromEnum ARM64_INTRIN_VQSHRNS_N_S32 = 1072
  fromEnum ARM64_INTRIN_VQSHRND_N_S64 = 1073
  fromEnum ARM64_INTRIN_VQSHRNH_N_U16 = 1074
  fromEnum ARM64_INTRIN_VQSHRNS_N_U32 = 1075
  fromEnum ARM64_INTRIN_VQSHRND_N_U64 = 1076
  fromEnum ARM64_INTRIN_VQSHRN_HIGH_N_S16 = 1077
  fromEnum ARM64_INTRIN_VQSHRN_HIGH_N_S32 = 1078
  fromEnum ARM64_INTRIN_VQSHRN_HIGH_N_S64 = 1079
  fromEnum ARM64_INTRIN_VQSHRN_HIGH_N_U16 = 1080
  fromEnum ARM64_INTRIN_VQSHRN_HIGH_N_U32 = 1081
  fromEnum ARM64_INTRIN_VQSHRN_HIGH_N_U64 = 1082
  fromEnum ARM64_INTRIN_VRSHRN_N_S16 = 1083
  fromEnum ARM64_INTRIN_VRSHRN_N_S32 = 1084
  fromEnum ARM64_INTRIN_VRSHRN_N_S64 = 1085
  fromEnum ARM64_INTRIN_VRSHRN_N_U16 = 1086
  fromEnum ARM64_INTRIN_VRSHRN_N_U32 = 1087
  fromEnum ARM64_INTRIN_VRSHRN_N_U64 = 1088
  fromEnum ARM64_INTRIN_VRSHRN_HIGH_N_S16 = 1089
  fromEnum ARM64_INTRIN_VRSHRN_HIGH_N_S32 = 1090
  fromEnum ARM64_INTRIN_VRSHRN_HIGH_N_S64 = 1091
  fromEnum ARM64_INTRIN_VRSHRN_HIGH_N_U16 = 1092
  fromEnum ARM64_INTRIN_VRSHRN_HIGH_N_U32 = 1093
  fromEnum ARM64_INTRIN_VRSHRN_HIGH_N_U64 = 1094
  fromEnum ARM64_INTRIN_VQRSHRN_N_S16 = 1095
  fromEnum ARM64_INTRIN_VQRSHRN_N_S32 = 1096
  fromEnum ARM64_INTRIN_VQRSHRN_N_S64 = 1097
  fromEnum ARM64_INTRIN_VQRSHRN_N_U16 = 1098
  fromEnum ARM64_INTRIN_VQRSHRN_N_U32 = 1099
  fromEnum ARM64_INTRIN_VQRSHRN_N_U64 = 1100
  fromEnum ARM64_INTRIN_VQRSHRNH_N_S16 = 1101
  fromEnum ARM64_INTRIN_VQRSHRNS_N_S32 = 1102
  fromEnum ARM64_INTRIN_VQRSHRND_N_S64 = 1103
  fromEnum ARM64_INTRIN_VQRSHRNH_N_U16 = 1104
  fromEnum ARM64_INTRIN_VQRSHRNS_N_U32 = 1105
  fromEnum ARM64_INTRIN_VQRSHRND_N_U64 = 1106
  fromEnum ARM64_INTRIN_VQRSHRN_HIGH_N_S16 = 1107
  fromEnum ARM64_INTRIN_VQRSHRN_HIGH_N_S32 = 1108
  fromEnum ARM64_INTRIN_VQRSHRN_HIGH_N_S64 = 1109
  fromEnum ARM64_INTRIN_VQRSHRN_HIGH_N_U16 = 1110
  fromEnum ARM64_INTRIN_VQRSHRN_HIGH_N_U32 = 1111
  fromEnum ARM64_INTRIN_VQRSHRN_HIGH_N_U64 = 1112
  fromEnum ARM64_INTRIN_VSHLL_N_S8 = 1113
  fromEnum ARM64_INTRIN_VSHLL_N_S16 = 1114
  fromEnum ARM64_INTRIN_VSHLL_N_S32 = 1115
  fromEnum ARM64_INTRIN_VSHLL_N_U8 = 1116
  fromEnum ARM64_INTRIN_VSHLL_N_U16 = 1117
  fromEnum ARM64_INTRIN_VSHLL_N_U32 = 1118
  fromEnum ARM64_INTRIN_VSHLL_HIGH_N_S8 = 1119
  fromEnum ARM64_INTRIN_VSHLL_HIGH_N_S16 = 1120
  fromEnum ARM64_INTRIN_VSHLL_HIGH_N_S32 = 1121
  fromEnum ARM64_INTRIN_VSHLL_HIGH_N_U8 = 1122
  fromEnum ARM64_INTRIN_VSHLL_HIGH_N_U16 = 1123
  fromEnum ARM64_INTRIN_VSHLL_HIGH_N_U32 = 1124
  fromEnum ARM64_INTRIN_VSRI_N_S8 = 1125
  fromEnum ARM64_INTRIN_VSRIQ_N_S8 = 1126
  fromEnum ARM64_INTRIN_VSRI_N_S16 = 1127
  fromEnum ARM64_INTRIN_VSRIQ_N_S16 = 1128
  fromEnum ARM64_INTRIN_VSRI_N_S32 = 1129
  fromEnum ARM64_INTRIN_VSRIQ_N_S32 = 1130
  fromEnum ARM64_INTRIN_VSRI_N_S64 = 1131
  fromEnum ARM64_INTRIN_VSRIQ_N_S64 = 1132
  fromEnum ARM64_INTRIN_VSRI_N_U8 = 1133
  fromEnum ARM64_INTRIN_VSRIQ_N_U8 = 1134
  fromEnum ARM64_INTRIN_VSRI_N_U16 = 1135
  fromEnum ARM64_INTRIN_VSRIQ_N_U16 = 1136
  fromEnum ARM64_INTRIN_VSRI_N_U32 = 1137
  fromEnum ARM64_INTRIN_VSRIQ_N_U32 = 1138
  fromEnum ARM64_INTRIN_VSRI_N_U64 = 1139
  fromEnum ARM64_INTRIN_VSRIQ_N_U64 = 1140
  fromEnum ARM64_INTRIN_VSRI_N_P64 = 1141
  fromEnum ARM64_INTRIN_VSRIQ_N_P64 = 1142
  fromEnum ARM64_INTRIN_VSRI_N_P8 = 1143
  fromEnum ARM64_INTRIN_VSRIQ_N_P8 = 1144
  fromEnum ARM64_INTRIN_VSRI_N_P16 = 1145
  fromEnum ARM64_INTRIN_VSRIQ_N_P16 = 1146
  fromEnum ARM64_INTRIN_VSRID_N_S64 = 1147
  fromEnum ARM64_INTRIN_VSRID_N_U64 = 1148
  fromEnum ARM64_INTRIN_VSLI_N_S8 = 1149
  fromEnum ARM64_INTRIN_VSLIQ_N_S8 = 1150
  fromEnum ARM64_INTRIN_VSLI_N_S16 = 1151
  fromEnum ARM64_INTRIN_VSLIQ_N_S16 = 1152
  fromEnum ARM64_INTRIN_VSLI_N_S32 = 1153
  fromEnum ARM64_INTRIN_VSLIQ_N_S32 = 1154
  fromEnum ARM64_INTRIN_VSLI_N_S64 = 1155
  fromEnum ARM64_INTRIN_VSLIQ_N_S64 = 1156
  fromEnum ARM64_INTRIN_VSLI_N_U8 = 1157
  fromEnum ARM64_INTRIN_VSLIQ_N_U8 = 1158
  fromEnum ARM64_INTRIN_VSLI_N_U16 = 1159
  fromEnum ARM64_INTRIN_VSLIQ_N_U16 = 1160
  fromEnum ARM64_INTRIN_VSLI_N_U32 = 1161
  fromEnum ARM64_INTRIN_VSLIQ_N_U32 = 1162
  fromEnum ARM64_INTRIN_VSLI_N_U64 = 1163
  fromEnum ARM64_INTRIN_VSLIQ_N_U64 = 1164
  fromEnum ARM64_INTRIN_VSLI_N_P64 = 1165
  fromEnum ARM64_INTRIN_VSLIQ_N_P64 = 1166
  fromEnum ARM64_INTRIN_VSLI_N_P8 = 1167
  fromEnum ARM64_INTRIN_VSLIQ_N_P8 = 1168
  fromEnum ARM64_INTRIN_VSLI_N_P16 = 1169
  fromEnum ARM64_INTRIN_VSLIQ_N_P16 = 1170
  fromEnum ARM64_INTRIN_VSLID_N_S64 = 1171
  fromEnum ARM64_INTRIN_VSLID_N_U64 = 1172
  fromEnum ARM64_INTRIN_VCVT_S32_F32 = 1173
  fromEnum ARM64_INTRIN_VCVTQ_S32_F32 = 1174
  fromEnum ARM64_INTRIN_VCVT_U32_F32 = 1175
  fromEnum ARM64_INTRIN_VCVTQ_U32_F32 = 1176
  fromEnum ARM64_INTRIN_VCVTN_S32_F32 = 1177
  fromEnum ARM64_INTRIN_VCVTNQ_S32_F32 = 1178
  fromEnum ARM64_INTRIN_VCVTN_U32_F32 = 1179
  fromEnum ARM64_INTRIN_VCVTNQ_U32_F32 = 1180
  fromEnum ARM64_INTRIN_VCVTM_S32_F32 = 1181
  fromEnum ARM64_INTRIN_VCVTMQ_S32_F32 = 1182
  fromEnum ARM64_INTRIN_VCVTM_U32_F32 = 1183
  fromEnum ARM64_INTRIN_VCVTMQ_U32_F32 = 1184
  fromEnum ARM64_INTRIN_VCVTP_S32_F32 = 1185
  fromEnum ARM64_INTRIN_VCVTPQ_S32_F32 = 1186
  fromEnum ARM64_INTRIN_VCVTP_U32_F32 = 1187
  fromEnum ARM64_INTRIN_VCVTPQ_U32_F32 = 1188
  fromEnum ARM64_INTRIN_VCVTA_S32_F32 = 1189
  fromEnum ARM64_INTRIN_VCVTAQ_S32_F32 = 1190
  fromEnum ARM64_INTRIN_VCVTA_U32_F32 = 1191
  fromEnum ARM64_INTRIN_VCVTAQ_U32_F32 = 1192
  fromEnum ARM64_INTRIN_VCVTS_S32_F32 = 1193
  fromEnum ARM64_INTRIN_VCVTS_U32_F32 = 1194
  fromEnum ARM64_INTRIN_VCVTNS_S32_F32 = 1195
  fromEnum ARM64_INTRIN_VCVTNS_U32_F32 = 1196
  fromEnum ARM64_INTRIN_VCVTMS_S32_F32 = 1197
  fromEnum ARM64_INTRIN_VCVTMS_U32_F32 = 1198
  fromEnum ARM64_INTRIN_VCVTPS_S32_F32 = 1199
  fromEnum ARM64_INTRIN_VCVTPS_U32_F32 = 1200
  fromEnum ARM64_INTRIN_VCVTAS_S32_F32 = 1201
  fromEnum ARM64_INTRIN_VCVTAS_U32_F32 = 1202
  fromEnum ARM64_INTRIN_VCVT_S64_F64 = 1203
  fromEnum ARM64_INTRIN_VCVTQ_S64_F64 = 1204
  fromEnum ARM64_INTRIN_VCVT_U64_F64 = 1205
  fromEnum ARM64_INTRIN_VCVTQ_U64_F64 = 1206
  fromEnum ARM64_INTRIN_VCVTN_S64_F64 = 1207
  fromEnum ARM64_INTRIN_VCVTNQ_S64_F64 = 1208
  fromEnum ARM64_INTRIN_VCVTN_U64_F64 = 1209
  fromEnum ARM64_INTRIN_VCVTNQ_U64_F64 = 1210
  fromEnum ARM64_INTRIN_VCVTM_S64_F64 = 1211
  fromEnum ARM64_INTRIN_VCVTMQ_S64_F64 = 1212
  fromEnum ARM64_INTRIN_VCVTM_U64_F64 = 1213
  fromEnum ARM64_INTRIN_VCVTMQ_U64_F64 = 1214
  fromEnum ARM64_INTRIN_VCVTP_S64_F64 = 1215
  fromEnum ARM64_INTRIN_VCVTPQ_S64_F64 = 1216
  fromEnum ARM64_INTRIN_VCVTP_U64_F64 = 1217
  fromEnum ARM64_INTRIN_VCVTPQ_U64_F64 = 1218
  fromEnum ARM64_INTRIN_VCVTA_S64_F64 = 1219
  fromEnum ARM64_INTRIN_VCVTAQ_S64_F64 = 1220
  fromEnum ARM64_INTRIN_VCVTA_U64_F64 = 1221
  fromEnum ARM64_INTRIN_VCVTAQ_U64_F64 = 1222
  fromEnum ARM64_INTRIN_VCVTD_S64_F64 = 1223
  fromEnum ARM64_INTRIN_VCVTD_U64_F64 = 1224
  fromEnum ARM64_INTRIN_VCVTND_S64_F64 = 1225
  fromEnum ARM64_INTRIN_VCVTND_U64_F64 = 1226
  fromEnum ARM64_INTRIN_VCVTMD_S64_F64 = 1227
  fromEnum ARM64_INTRIN_VCVTMD_U64_F64 = 1228
  fromEnum ARM64_INTRIN_VCVTPD_S64_F64 = 1229
  fromEnum ARM64_INTRIN_VCVTPD_U64_F64 = 1230
  fromEnum ARM64_INTRIN_VCVTAD_S64_F64 = 1231
  fromEnum ARM64_INTRIN_VCVTAD_U64_F64 = 1232
  fromEnum ARM64_INTRIN_VCVT_N_S32_F32 = 1233
  fromEnum ARM64_INTRIN_VCVTQ_N_S32_F32 = 1234
  fromEnum ARM64_INTRIN_VCVT_N_U32_F32 = 1235
  fromEnum ARM64_INTRIN_VCVTQ_N_U32_F32 = 1236
  fromEnum ARM64_INTRIN_VCVTS_N_S32_F32 = 1237
  fromEnum ARM64_INTRIN_VCVTS_N_U32_F32 = 1238
  fromEnum ARM64_INTRIN_VCVT_N_S64_F64 = 1239
  fromEnum ARM64_INTRIN_VCVTQ_N_S64_F64 = 1240
  fromEnum ARM64_INTRIN_VCVT_N_U64_F64 = 1241
  fromEnum ARM64_INTRIN_VCVTH_N_F16_U32 = 1242
  fromEnum ARM64_INTRIN_VCVTH_N_F16_U64 = 1243
  fromEnum ARM64_INTRIN_VCVTS_N_F32_U32 = 1244
  fromEnum ARM64_INTRIN_VCVTS_N_F32_U64 = 1245
  fromEnum ARM64_INTRIN_VCVTD_N_F64_U32 = 1246
  fromEnum ARM64_INTRIN_VCVTD_N_F64_U64 = 1247
  fromEnum ARM64_INTRIN_VCVT_N_F64_U64 = 1248
  fromEnum ARM64_INTRIN_VCVTD_N_F64_F64 = 1249
  fromEnum ARM64_INTRIN_VCVTQ_N_U64_F64 = 1250
  fromEnum ARM64_INTRIN_VCVTD_N_S64_F64 = 1251
  fromEnum ARM64_INTRIN_VCVTD_N_U64_F64 = 1252
  fromEnum ARM64_INTRIN_VCVT_F32_S32 = 1253
  fromEnum ARM64_INTRIN_VCVTQ_F32_S32 = 1254
  fromEnum ARM64_INTRIN_VCVT_F32_U32 = 1255
  fromEnum ARM64_INTRIN_VCVTQ_F32_U32 = 1256
  fromEnum ARM64_INTRIN_VCVTS_F32_S32 = 1257
  fromEnum ARM64_INTRIN_VCVTS_F32_U32 = 1258
  fromEnum ARM64_INTRIN_VCVT_F64_S64 = 1259
  fromEnum ARM64_INTRIN_VCVTQ_F64_S64 = 1260
  fromEnum ARM64_INTRIN_VCVT_F64_U64 = 1261
  fromEnum ARM64_INTRIN_VCVT_F64_U32 = 1262
  fromEnum ARM64_INTRIN_VCVT_F32_U64 = 1263
  fromEnum ARM64_INTRIN_VCVTQ_F64_U64 = 1264
  fromEnum ARM64_INTRIN_VCVTD_F64_S64 = 1265
  fromEnum ARM64_INTRIN_VCVTD_F64_U64 = 1266
  fromEnum ARM64_INTRIN_VCVT_N_F32_S32 = 1267
  fromEnum ARM64_INTRIN_VCVTQ_N_F32_S32 = 1268
  fromEnum ARM64_INTRIN_VCVT_N_F32_U32 = 1269
  fromEnum ARM64_INTRIN_VCVTQ_N_F32_U32 = 1270
  fromEnum ARM64_INTRIN_VCVTS_N_F32_S32 = 1271
  fromEnum ARM64_INTRIN_VCVT_N_F64_S64 = 1272
  fromEnum ARM64_INTRIN_VCVTQ_N_F64_S64 = 1273
  fromEnum ARM64_INTRIN_VCVTQ_N_F64_U64 = 1274
  fromEnum ARM64_INTRIN_VCVTD_N_F64_S64 = 1275
  fromEnum ARM64_INTRIN_VCVT_F16_F32 = 1276
  fromEnum ARM64_INTRIN_VCVT_HIGH_F16_F32 = 1277
  fromEnum ARM64_INTRIN_VCVT_F32_F64 = 1278
  fromEnum ARM64_INTRIN_VCVT_HIGH_F32_F64 = 1279
  fromEnum ARM64_INTRIN_VCVT_F32_F16 = 1280
  fromEnum ARM64_INTRIN_VCVT_HIGH_F32_F16 = 1281
  fromEnum ARM64_INTRIN_VCVT_F64_F32 = 1282
  fromEnum ARM64_INTRIN_VCVT_HIGH_F64_F32 = 1283
  fromEnum ARM64_INTRIN_VCVTX_F32_F64 = 1284
  fromEnum ARM64_INTRIN_VCVTXD_F32_F64 = 1285
  fromEnum ARM64_INTRIN_VCVTX_HIGH_F32_F64 = 1286
  fromEnum ARM64_INTRIN_VRND_F32 = 1287
  fromEnum ARM64_INTRIN_VRNDQ_F32 = 1288
  fromEnum ARM64_INTRIN_VRND_F64 = 1289
  fromEnum ARM64_INTRIN_VRNDQ_F64 = 1290
  fromEnum ARM64_INTRIN_VRNDN_F32 = 1291
  fromEnum ARM64_INTRIN_VRNDNQ_F32 = 1292
  fromEnum ARM64_INTRIN_VRNDN_F64 = 1293
  fromEnum ARM64_INTRIN_VRNDNQ_F64 = 1294
  fromEnum ARM64_INTRIN_VRNDNS_F32 = 1295
  fromEnum ARM64_INTRIN_VRNDM_F32 = 1296
  fromEnum ARM64_INTRIN_VRNDMQ_F32 = 1297
  fromEnum ARM64_INTRIN_VRNDM_F64 = 1298
  fromEnum ARM64_INTRIN_VRNDMQ_F64 = 1299
  fromEnum ARM64_INTRIN_VRNDP_F32 = 1300
  fromEnum ARM64_INTRIN_VRNDPQ_F32 = 1301
  fromEnum ARM64_INTRIN_VRNDP_F64 = 1302
  fromEnum ARM64_INTRIN_VRNDPQ_F64 = 1303
  fromEnum ARM64_INTRIN_VRNDA_F32 = 1304
  fromEnum ARM64_INTRIN_VRNDAQ_F32 = 1305
  fromEnum ARM64_INTRIN_VRNDA_F64 = 1306
  fromEnum ARM64_INTRIN_VRNDAQ_F64 = 1307
  fromEnum ARM64_INTRIN_VRNDI_F32 = 1308
  fromEnum ARM64_INTRIN_VRNDIQ_F32 = 1309
  fromEnum ARM64_INTRIN_VRNDI_F64 = 1310
  fromEnum ARM64_INTRIN_VRNDIQ_F64 = 1311
  fromEnum ARM64_INTRIN_VRNDX_F32 = 1312
  fromEnum ARM64_INTRIN_VRNDXQ_F32 = 1313
  fromEnum ARM64_INTRIN_VRNDX_F64 = 1314
  fromEnum ARM64_INTRIN_VRNDXQ_F64 = 1315
  fromEnum ARM64_INTRIN_VMOVN_S16 = 1316
  fromEnum ARM64_INTRIN_VMOVN_S32 = 1317
  fromEnum ARM64_INTRIN_VMOVN_S64 = 1318
  fromEnum ARM64_INTRIN_VMOVN_U16 = 1319
  fromEnum ARM64_INTRIN_VMOVN_U32 = 1320
  fromEnum ARM64_INTRIN_VMOVN_U64 = 1321
  fromEnum ARM64_INTRIN_VMOVN_HIGH_S16 = 1322
  fromEnum ARM64_INTRIN_VMOVN_HIGH_S32 = 1323
  fromEnum ARM64_INTRIN_VMOVN_HIGH_S64 = 1324
  fromEnum ARM64_INTRIN_VMOVN_HIGH_U16 = 1325
  fromEnum ARM64_INTRIN_VMOVN_HIGH_U32 = 1326
  fromEnum ARM64_INTRIN_VMOVN_HIGH_U64 = 1327
  fromEnum ARM64_INTRIN_VMOVL_S8 = 1328
  fromEnum ARM64_INTRIN_VMOVL_S16 = 1329
  fromEnum ARM64_INTRIN_VMOVL_S32 = 1330
  fromEnum ARM64_INTRIN_VMOVL_U8 = 1331
  fromEnum ARM64_INTRIN_VMOVL_U16 = 1332
  fromEnum ARM64_INTRIN_VMOVL_U32 = 1333
  fromEnum ARM64_INTRIN_VMOVL_HIGH_S8 = 1334
  fromEnum ARM64_INTRIN_VMOVL_HIGH_S16 = 1335
  fromEnum ARM64_INTRIN_VMOVL_HIGH_S32 = 1336
  fromEnum ARM64_INTRIN_VMOVL_HIGH_U8 = 1337
  fromEnum ARM64_INTRIN_VMOVL_HIGH_U16 = 1338
  fromEnum ARM64_INTRIN_VMOVL_HIGH_U32 = 1339
  fromEnum ARM64_INTRIN_VQMOVN_S16 = 1340
  fromEnum ARM64_INTRIN_VQMOVN_S32 = 1341
  fromEnum ARM64_INTRIN_VQMOVN_S64 = 1342
  fromEnum ARM64_INTRIN_VQMOVN_U16 = 1343
  fromEnum ARM64_INTRIN_VQMOVN_U32 = 1344
  fromEnum ARM64_INTRIN_VQMOVN_U64 = 1345
  fromEnum ARM64_INTRIN_VQMOVNH_S16 = 1346
  fromEnum ARM64_INTRIN_VQMOVNS_S32 = 1347
  fromEnum ARM64_INTRIN_VQMOVND_S64 = 1348
  fromEnum ARM64_INTRIN_VQMOVNH_U16 = 1349
  fromEnum ARM64_INTRIN_VQMOVNS_U32 = 1350
  fromEnum ARM64_INTRIN_VQMOVND_U64 = 1351
  fromEnum ARM64_INTRIN_VQMOVN_HIGH_S16 = 1352
  fromEnum ARM64_INTRIN_VQMOVN_HIGH_S32 = 1353
  fromEnum ARM64_INTRIN_VQMOVN_HIGH_S64 = 1354
  fromEnum ARM64_INTRIN_VQMOVN_HIGH_U16 = 1355
  fromEnum ARM64_INTRIN_VQMOVN_HIGH_U32 = 1356
  fromEnum ARM64_INTRIN_VQMOVN_HIGH_U64 = 1357
  fromEnum ARM64_INTRIN_VQMOVUN_S16 = 1358
  fromEnum ARM64_INTRIN_VQMOVUN_S32 = 1359
  fromEnum ARM64_INTRIN_VQMOVUN_S64 = 1360
  fromEnum ARM64_INTRIN_VQMOVUNH_S16 = 1361
  fromEnum ARM64_INTRIN_VQMOVUNS_S32 = 1362
  fromEnum ARM64_INTRIN_VQMOVUND_S64 = 1363
  fromEnum ARM64_INTRIN_VQMOVUN_HIGH_S16 = 1364
  fromEnum ARM64_INTRIN_VQMOVUN_HIGH_S32 = 1365
  fromEnum ARM64_INTRIN_VQMOVUN_HIGH_S64 = 1366
  fromEnum ARM64_INTRIN_VMLA_LANE_S16 = 1367
  fromEnum ARM64_INTRIN_VMLAQ_LANE_S16 = 1368
  fromEnum ARM64_INTRIN_VMLA_LANE_S32 = 1369
  fromEnum ARM64_INTRIN_VMLAQ_LANE_S32 = 1370
  fromEnum ARM64_INTRIN_VMLA_LANE_U16 = 1371
  fromEnum ARM64_INTRIN_VMLAQ_LANE_U16 = 1372
  fromEnum ARM64_INTRIN_VMLA_LANE_U32 = 1373
  fromEnum ARM64_INTRIN_VMLAQ_LANE_U32 = 1374
  fromEnum ARM64_INTRIN_VMLA_LANE_F32 = 1375
  fromEnum ARM64_INTRIN_VMLAQ_LANE_F32 = 1376
  fromEnum ARM64_INTRIN_VMLA_LANEQ_S16 = 1377
  fromEnum ARM64_INTRIN_VMLAQ_LANEQ_S16 = 1378
  fromEnum ARM64_INTRIN_VMLA_LANEQ_S32 = 1379
  fromEnum ARM64_INTRIN_VMLAQ_LANEQ_S32 = 1380
  fromEnum ARM64_INTRIN_VMLA_LANEQ_U16 = 1381
  fromEnum ARM64_INTRIN_VMLAQ_LANEQ_U16 = 1382
  fromEnum ARM64_INTRIN_VMLA_LANEQ_U32 = 1383
  fromEnum ARM64_INTRIN_VMLAQ_LANEQ_U32 = 1384
  fromEnum ARM64_INTRIN_VMLA_LANEQ_F32 = 1385
  fromEnum ARM64_INTRIN_VMLAQ_LANEQ_F32 = 1386
  fromEnum ARM64_INTRIN_VMLAL_LANE_S16 = 1387
  fromEnum ARM64_INTRIN_VMLAL_LANE_S32 = 1388
  fromEnum ARM64_INTRIN_VMLAL_LANE_U16 = 1389
  fromEnum ARM64_INTRIN_VMLAL_LANE_U32 = 1390
  fromEnum ARM64_INTRIN_VMLAL_HIGH_LANE_S16 = 1391
  fromEnum ARM64_INTRIN_VMLAL_HIGH_LANE_S32 = 1392
  fromEnum ARM64_INTRIN_VMLAL_HIGH_LANE_U16 = 1393
  fromEnum ARM64_INTRIN_VMLAL_HIGH_LANE_U32 = 1394
  fromEnum ARM64_INTRIN_VMLAL_LANEQ_S16 = 1395
  fromEnum ARM64_INTRIN_VMLAL_LANEQ_S32 = 1396
  fromEnum ARM64_INTRIN_VMLAL_LANEQ_U16 = 1397
  fromEnum ARM64_INTRIN_VMLAL_LANEQ_U32 = 1398
  fromEnum ARM64_INTRIN_VMLAL_HIGH_LANEQ_S16 = 1399
  fromEnum ARM64_INTRIN_VMLAL_HIGH_LANEQ_S32 = 1400
  fromEnum ARM64_INTRIN_VMLAL_HIGH_LANEQ_U16 = 1401
  fromEnum ARM64_INTRIN_VMLAL_HIGH_LANEQ_U32 = 1402
  fromEnum ARM64_INTRIN_VQDMLAL_LANE_S16 = 1403
  fromEnum ARM64_INTRIN_VQDMLAL_LANE_S32 = 1404
  fromEnum ARM64_INTRIN_VQDMLALH_LANE_S16 = 1405
  fromEnum ARM64_INTRIN_VQDMLALS_LANE_S32 = 1406
  fromEnum ARM64_INTRIN_VQDMLAL_HIGH_LANE_S16 = 1407
  fromEnum ARM64_INTRIN_VQDMLAL_HIGH_LANE_S32 = 1408
  fromEnum ARM64_INTRIN_VQDMLAL_LANEQ_S16 = 1409
  fromEnum ARM64_INTRIN_VQDMLAL_LANEQ_S32 = 1410
  fromEnum ARM64_INTRIN_VQDMLALH_LANEQ_S16 = 1411
  fromEnum ARM64_INTRIN_VQDMLALS_LANEQ_S32 = 1412
  fromEnum ARM64_INTRIN_VQDMLAL_HIGH_LANEQ_S16 = 1413
  fromEnum ARM64_INTRIN_VQDMLAL_HIGH_LANEQ_S32 = 1414
  fromEnum ARM64_INTRIN_VMLS_LANE_S16 = 1415
  fromEnum ARM64_INTRIN_VMLSQ_LANE_S16 = 1416
  fromEnum ARM64_INTRIN_VMLS_LANE_S32 = 1417
  fromEnum ARM64_INTRIN_VMLSQ_LANE_S32 = 1418
  fromEnum ARM64_INTRIN_VMLS_LANE_U16 = 1419
  fromEnum ARM64_INTRIN_VMLSQ_LANE_U16 = 1420
  fromEnum ARM64_INTRIN_VMLS_LANE_U32 = 1421
  fromEnum ARM64_INTRIN_VMLSQ_LANE_U32 = 1422
  fromEnum ARM64_INTRIN_VMLS_LANE_F32 = 1423
  fromEnum ARM64_INTRIN_VMLSQ_LANE_F32 = 1424
  fromEnum ARM64_INTRIN_VMLS_LANEQ_S16 = 1425
  fromEnum ARM64_INTRIN_VMLSQ_LANEQ_S16 = 1426
  fromEnum ARM64_INTRIN_VMLS_LANEQ_S32 = 1427
  fromEnum ARM64_INTRIN_VMLSQ_LANEQ_S32 = 1428
  fromEnum ARM64_INTRIN_VMLS_LANEQ_U16 = 1429
  fromEnum ARM64_INTRIN_VMLSQ_LANEQ_U16 = 1430
  fromEnum ARM64_INTRIN_VMLS_LANEQ_U32 = 1431
  fromEnum ARM64_INTRIN_VMLSQ_LANEQ_U32 = 1432
  fromEnum ARM64_INTRIN_VMLS_LANEQ_F32 = 1433
  fromEnum ARM64_INTRIN_VMLSQ_LANEQ_F32 = 1434
  fromEnum ARM64_INTRIN_VMLSL_LANE_S16 = 1435
  fromEnum ARM64_INTRIN_VMLSL_LANE_S32 = 1436
  fromEnum ARM64_INTRIN_VMLSL_LANE_U16 = 1437
  fromEnum ARM64_INTRIN_VMLSL_LANE_U32 = 1438
  fromEnum ARM64_INTRIN_VMLSL_HIGH_LANE_S16 = 1439
  fromEnum ARM64_INTRIN_VMLSL_HIGH_LANE_S32 = 1440
  fromEnum ARM64_INTRIN_VMLSL_HIGH_LANE_U16 = 1441
  fromEnum ARM64_INTRIN_VMLSL_HIGH_LANE_U32 = 1442
  fromEnum ARM64_INTRIN_VMLSL_LANEQ_S16 = 1443
  fromEnum ARM64_INTRIN_VMLSL_LANEQ_S32 = 1444
  fromEnum ARM64_INTRIN_VMLSL_LANEQ_U16 = 1445
  fromEnum ARM64_INTRIN_VMLSL_LANEQ_U32 = 1446
  fromEnum ARM64_INTRIN_VMLSL_HIGH_LANEQ_S16 = 1447
  fromEnum ARM64_INTRIN_VMLSL_HIGH_LANEQ_S32 = 1448
  fromEnum ARM64_INTRIN_VMLSL_HIGH_LANEQ_U16 = 1449
  fromEnum ARM64_INTRIN_VMLSL_HIGH_LANEQ_U32 = 1450
  fromEnum ARM64_INTRIN_VQDMLSL_LANE_S16 = 1451
  fromEnum ARM64_INTRIN_VQDMLSL_LANE_S32 = 1452
  fromEnum ARM64_INTRIN_VQDMLSLH_LANE_S16 = 1453
  fromEnum ARM64_INTRIN_VQDMLSLS_LANE_S32 = 1454
  fromEnum ARM64_INTRIN_VQDMLSL_HIGH_LANE_S16 = 1455
  fromEnum ARM64_INTRIN_VQDMLSL_HIGH_LANE_S32 = 1456
  fromEnum ARM64_INTRIN_VQDMLSL_LANEQ_S16 = 1457
  fromEnum ARM64_INTRIN_VQDMLSL_LANEQ_S32 = 1458
  fromEnum ARM64_INTRIN_VQDMLSLH_LANEQ_S16 = 1459
  fromEnum ARM64_INTRIN_VQDMLSLS_LANEQ_S32 = 1460
  fromEnum ARM64_INTRIN_VQDMLSL_HIGH_LANEQ_S16 = 1461
  fromEnum ARM64_INTRIN_VQDMLSL_HIGH_LANEQ_S32 = 1462
  fromEnum ARM64_INTRIN_VMUL_N_S16 = 1463
  fromEnum ARM64_INTRIN_VMULQ_N_S16 = 1464
  fromEnum ARM64_INTRIN_VMUL_N_S32 = 1465
  fromEnum ARM64_INTRIN_VMULQ_N_S32 = 1466
  fromEnum ARM64_INTRIN_VMUL_N_U16 = 1467
  fromEnum ARM64_INTRIN_VMULQ_N_U16 = 1468
  fromEnum ARM64_INTRIN_VMUL_N_U32 = 1469
  fromEnum ARM64_INTRIN_VMULQ_N_U32 = 1470
  fromEnum ARM64_INTRIN_VMUL_N_F32 = 1471
  fromEnum ARM64_INTRIN_VMULQ_N_F32 = 1472
  fromEnum ARM64_INTRIN_VMUL_N_F64 = 1473
  fromEnum ARM64_INTRIN_VMULQ_N_F64 = 1474
  fromEnum ARM64_INTRIN_VMUL_LANE_S16 = 1475
  fromEnum ARM64_INTRIN_VMULQ_LANE_S16 = 1476
  fromEnum ARM64_INTRIN_VMUL_LANE_S32 = 1477
  fromEnum ARM64_INTRIN_VMULQ_LANE_S32 = 1478
  fromEnum ARM64_INTRIN_VMUL_LANE_U16 = 1479
  fromEnum ARM64_INTRIN_VMULQ_LANE_U16 = 1480
  fromEnum ARM64_INTRIN_VMUL_LANE_U32 = 1481
  fromEnum ARM64_INTRIN_VMULQ_LANE_U32 = 1482
  fromEnum ARM64_INTRIN_VMUL_LANE_F32 = 1483
  fromEnum ARM64_INTRIN_VMULQ_LANE_F32 = 1484
  fromEnum ARM64_INTRIN_VMUL_LANE_F64 = 1485
  fromEnum ARM64_INTRIN_VMULQ_LANE_F64 = 1486
  fromEnum ARM64_INTRIN_VMULS_LANE_F32 = 1487
  fromEnum ARM64_INTRIN_VMULD_LANE_F64 = 1488
  fromEnum ARM64_INTRIN_VMUL_LANEQ_S16 = 1489
  fromEnum ARM64_INTRIN_VMULQ_LANEQ_S16 = 1490
  fromEnum ARM64_INTRIN_VMUL_LANEQ_S32 = 1491
  fromEnum ARM64_INTRIN_VMULQ_LANEQ_S32 = 1492
  fromEnum ARM64_INTRIN_VMUL_LANEQ_U16 = 1493
  fromEnum ARM64_INTRIN_VMULQ_LANEQ_U16 = 1494
  fromEnum ARM64_INTRIN_VMUL_LANEQ_U32 = 1495
  fromEnum ARM64_INTRIN_VMULQ_LANEQ_U32 = 1496
  fromEnum ARM64_INTRIN_VMUL_LANEQ_F32 = 1497
  fromEnum ARM64_INTRIN_VMULQ_LANEQ_F32 = 1498
  fromEnum ARM64_INTRIN_VMUL_LANEQ_F64 = 1499
  fromEnum ARM64_INTRIN_VMULQ_LANEQ_F64 = 1500
  fromEnum ARM64_INTRIN_VMULS_LANEQ_F32 = 1501
  fromEnum ARM64_INTRIN_VMULD_LANEQ_F64 = 1502
  fromEnum ARM64_INTRIN_VMULL_N_S16 = 1503
  fromEnum ARM64_INTRIN_VMULL_N_S32 = 1504
  fromEnum ARM64_INTRIN_VMULL_N_U16 = 1505
  fromEnum ARM64_INTRIN_VMULL_N_U32 = 1506
  fromEnum ARM64_INTRIN_VMULL_HIGH_N_S16 = 1507
  fromEnum ARM64_INTRIN_VMULL_HIGH_N_S32 = 1508
  fromEnum ARM64_INTRIN_VMULL_HIGH_N_U16 = 1509
  fromEnum ARM64_INTRIN_VMULL_HIGH_N_U32 = 1510
  fromEnum ARM64_INTRIN_VMULL_LANE_S16 = 1511
  fromEnum ARM64_INTRIN_VMULL_LANE_S32 = 1512
  fromEnum ARM64_INTRIN_VMULL_LANE_U16 = 1513
  fromEnum ARM64_INTRIN_VMULL_LANE_U32 = 1514
  fromEnum ARM64_INTRIN_VMULL_HIGH_LANE_S16 = 1515
  fromEnum ARM64_INTRIN_VMULL_HIGH_LANE_S32 = 1516
  fromEnum ARM64_INTRIN_VMULL_HIGH_LANE_U16 = 1517
  fromEnum ARM64_INTRIN_VMULL_HIGH_LANE_U32 = 1518
  fromEnum ARM64_INTRIN_VMULL_LANEQ_S16 = 1519
  fromEnum ARM64_INTRIN_VMULL_LANEQ_S32 = 1520
  fromEnum ARM64_INTRIN_VMULL_LANEQ_U16 = 1521
  fromEnum ARM64_INTRIN_VMULL_LANEQ_U32 = 1522
  fromEnum ARM64_INTRIN_VMULL_HIGH_LANEQ_S16 = 1523
  fromEnum ARM64_INTRIN_VMULL_HIGH_LANEQ_S32 = 1524
  fromEnum ARM64_INTRIN_VMULL_HIGH_LANEQ_U16 = 1525
  fromEnum ARM64_INTRIN_VMULL_HIGH_LANEQ_U32 = 1526
  fromEnum ARM64_INTRIN_VQDMULL_N_S16 = 1527
  fromEnum ARM64_INTRIN_VQDMULL_N_S32 = 1528
  fromEnum ARM64_INTRIN_VQDMULL_HIGH_N_S16 = 1529
  fromEnum ARM64_INTRIN_VQDMULL_HIGH_N_S32 = 1530
  fromEnum ARM64_INTRIN_VQDMULL_LANE_S16 = 1531
  fromEnum ARM64_INTRIN_VQDMULL_LANE_S32 = 1532
  fromEnum ARM64_INTRIN_VQDMULLH_LANE_S16 = 1533
  fromEnum ARM64_INTRIN_VQDMULLS_LANE_S32 = 1534
  fromEnum ARM64_INTRIN_VQDMULL_HIGH_LANE_S16 = 1535
  fromEnum ARM64_INTRIN_VQDMULL_HIGH_LANE_S32 = 1536
  fromEnum ARM64_INTRIN_VQDMULL_LANEQ_S16 = 1537
  fromEnum ARM64_INTRIN_VQDMULL_LANEQ_S32 = 1538
  fromEnum ARM64_INTRIN_VQDMULLH_LANEQ_S16 = 1539
  fromEnum ARM64_INTRIN_VQDMULLS_LANEQ_S32 = 1540
  fromEnum ARM64_INTRIN_VQDMULL_HIGH_LANEQ_S16 = 1541
  fromEnum ARM64_INTRIN_VQDMULL_HIGH_LANEQ_S32 = 1542
  fromEnum ARM64_INTRIN_VQDMULH_N_S16 = 1543
  fromEnum ARM64_INTRIN_VQDMULHQ_N_S16 = 1544
  fromEnum ARM64_INTRIN_VQDMULH_N_S32 = 1545
  fromEnum ARM64_INTRIN_VQDMULHQ_N_S32 = 1546
  fromEnum ARM64_INTRIN_VQDMULH_LANE_S16 = 1547
  fromEnum ARM64_INTRIN_VQDMULHQ_LANE_S16 = 1548
  fromEnum ARM64_INTRIN_VQDMULH_LANE_S32 = 1549
  fromEnum ARM64_INTRIN_VQDMULHQ_LANE_S32 = 1550
  fromEnum ARM64_INTRIN_VQDMULHH_LANE_S16 = 1551
  fromEnum ARM64_INTRIN_VQDMULHS_LANE_S32 = 1552
  fromEnum ARM64_INTRIN_VQDMULH_LANEQ_S16 = 1553
  fromEnum ARM64_INTRIN_VQDMULHQ_LANEQ_S16 = 1554
  fromEnum ARM64_INTRIN_VQDMULH_LANEQ_S32 = 1555
  fromEnum ARM64_INTRIN_VQDMULHQ_LANEQ_S32 = 1556
  fromEnum ARM64_INTRIN_VQDMULHH_LANEQ_S16 = 1557
  fromEnum ARM64_INTRIN_VQDMULHS_LANEQ_S32 = 1558
  fromEnum ARM64_INTRIN_VQRDMULH_N_S16 = 1559
  fromEnum ARM64_INTRIN_VQRDMULHQ_N_S16 = 1560
  fromEnum ARM64_INTRIN_VQRDMULH_N_S32 = 1561
  fromEnum ARM64_INTRIN_VQRDMULHQ_N_S32 = 1562
  fromEnum ARM64_INTRIN_VQRDMULH_LANE_S16 = 1563
  fromEnum ARM64_INTRIN_VQRDMULHQ_LANE_S16 = 1564
  fromEnum ARM64_INTRIN_VQRDMULH_LANE_S32 = 1565
  fromEnum ARM64_INTRIN_VQRDMULHQ_LANE_S32 = 1566
  fromEnum ARM64_INTRIN_VQRDMULHH_LANE_S16 = 1567
  fromEnum ARM64_INTRIN_VQRDMULHS_LANE_S32 = 1568
  fromEnum ARM64_INTRIN_VQRDMULH_LANEQ_S16 = 1569
  fromEnum ARM64_INTRIN_VQRDMULHQ_LANEQ_S16 = 1570
  fromEnum ARM64_INTRIN_VQRDMULH_LANEQ_S32 = 1571
  fromEnum ARM64_INTRIN_VQRDMULHQ_LANEQ_S32 = 1572
  fromEnum ARM64_INTRIN_VQRDMULHH_LANEQ_S16 = 1573
  fromEnum ARM64_INTRIN_VQRDMULHS_LANEQ_S32 = 1574
  fromEnum ARM64_INTRIN_VMLA_N_S16 = 1575
  fromEnum ARM64_INTRIN_VMLAQ_N_S16 = 1576
  fromEnum ARM64_INTRIN_VMLA_N_S32 = 1577
  fromEnum ARM64_INTRIN_VMLAQ_N_S32 = 1578
  fromEnum ARM64_INTRIN_VMLA_N_U16 = 1579
  fromEnum ARM64_INTRIN_VMLAQ_N_U16 = 1580
  fromEnum ARM64_INTRIN_VMLA_N_U32 = 1581
  fromEnum ARM64_INTRIN_VMLAQ_N_U32 = 1582
  fromEnum ARM64_INTRIN_VMLA_N_F32 = 1583
  fromEnum ARM64_INTRIN_VMLAQ_N_F32 = 1584
  fromEnum ARM64_INTRIN_VMLAL_N_S16 = 1585
  fromEnum ARM64_INTRIN_VMLAL_N_S32 = 1586
  fromEnum ARM64_INTRIN_VMLAL_N_U16 = 1587
  fromEnum ARM64_INTRIN_VMLAL_N_U32 = 1588
  fromEnum ARM64_INTRIN_VMLAL_HIGH_N_S16 = 1589
  fromEnum ARM64_INTRIN_VMLAL_HIGH_N_S32 = 1590
  fromEnum ARM64_INTRIN_VMLAL_HIGH_N_U16 = 1591
  fromEnum ARM64_INTRIN_VMLAL_HIGH_N_U32 = 1592
  fromEnum ARM64_INTRIN_VQDMLAL_N_S16 = 1593
  fromEnum ARM64_INTRIN_VQDMLAL_N_S32 = 1594
  fromEnum ARM64_INTRIN_VQDMLAL_HIGH_N_S16 = 1595
  fromEnum ARM64_INTRIN_VQDMLAL_HIGH_N_S32 = 1596
  fromEnum ARM64_INTRIN_VMLS_N_S16 = 1597
  fromEnum ARM64_INTRIN_VMLSQ_N_S16 = 1598
  fromEnum ARM64_INTRIN_VMLS_N_S32 = 1599
  fromEnum ARM64_INTRIN_VMLSQ_N_S32 = 1600
  fromEnum ARM64_INTRIN_VMLS_N_U16 = 1601
  fromEnum ARM64_INTRIN_VMLSQ_N_U16 = 1602
  fromEnum ARM64_INTRIN_VMLS_N_U32 = 1603
  fromEnum ARM64_INTRIN_VMLSQ_N_U32 = 1604
  fromEnum ARM64_INTRIN_VMLS_N_F32 = 1605
  fromEnum ARM64_INTRIN_VMLSQ_N_F32 = 1606
  fromEnum ARM64_INTRIN_VMLSL_N_S16 = 1607
  fromEnum ARM64_INTRIN_VMLSL_N_S32 = 1608
  fromEnum ARM64_INTRIN_VMLSL_N_U16 = 1609
  fromEnum ARM64_INTRIN_VMLSL_N_U32 = 1610
  fromEnum ARM64_INTRIN_VMLSL_HIGH_N_S16 = 1611
  fromEnum ARM64_INTRIN_VMLSL_HIGH_N_S32 = 1612
  fromEnum ARM64_INTRIN_VMLSL_HIGH_N_U16 = 1613
  fromEnum ARM64_INTRIN_VMLSL_HIGH_N_U32 = 1614
  fromEnum ARM64_INTRIN_VQDMLSL_N_S16 = 1615
  fromEnum ARM64_INTRIN_VQDMLSL_N_S32 = 1616
  fromEnum ARM64_INTRIN_VQDMLSL_HIGH_N_S16 = 1617
  fromEnum ARM64_INTRIN_VQDMLSL_HIGH_N_S32 = 1618
  fromEnum ARM64_INTRIN_VABS_S8 = 1619
  fromEnum ARM64_INTRIN_VABSQ_S8 = 1620
  fromEnum ARM64_INTRIN_VABS_S16 = 1621
  fromEnum ARM64_INTRIN_VABSQ_S16 = 1622
  fromEnum ARM64_INTRIN_VABS_S32 = 1623
  fromEnum ARM64_INTRIN_VABSQ_S32 = 1624
  fromEnum ARM64_INTRIN_VABS_F32 = 1625
  fromEnum ARM64_INTRIN_VABSQ_F32 = 1626
  fromEnum ARM64_INTRIN_VABS_S64 = 1627
  fromEnum ARM64_INTRIN_VABSD_S64 = 1628
  fromEnum ARM64_INTRIN_VABSQ_S64 = 1629
  fromEnum ARM64_INTRIN_VABS_F64 = 1630
  fromEnum ARM64_INTRIN_VABSQ_F64 = 1631
  fromEnum ARM64_INTRIN_VQABS_S8 = 1632
  fromEnum ARM64_INTRIN_VQABSQ_S8 = 1633
  fromEnum ARM64_INTRIN_VQABS_S16 = 1634
  fromEnum ARM64_INTRIN_VQABSQ_S16 = 1635
  fromEnum ARM64_INTRIN_VQABS_S32 = 1636
  fromEnum ARM64_INTRIN_VQABSQ_S32 = 1637
  fromEnum ARM64_INTRIN_VQABS_S64 = 1638
  fromEnum ARM64_INTRIN_VQABSQ_S64 = 1639
  fromEnum ARM64_INTRIN_VQABSB_S8 = 1640
  fromEnum ARM64_INTRIN_VQABSH_S16 = 1641
  fromEnum ARM64_INTRIN_VQABSS_S32 = 1642
  fromEnum ARM64_INTRIN_VQABSD_S64 = 1643
  fromEnum ARM64_INTRIN_VNEG_S8 = 1644
  fromEnum ARM64_INTRIN_VNEGQ_S8 = 1645
  fromEnum ARM64_INTRIN_VNEG_S16 = 1646
  fromEnum ARM64_INTRIN_VNEGQ_S16 = 1647
  fromEnum ARM64_INTRIN_VNEG_S32 = 1648
  fromEnum ARM64_INTRIN_VNEGQ_S32 = 1649
  fromEnum ARM64_INTRIN_VNEG_F32 = 1650
  fromEnum ARM64_INTRIN_VNEGQ_F32 = 1651
  fromEnum ARM64_INTRIN_VNEG_S64 = 1652
  fromEnum ARM64_INTRIN_VNEGD_S64 = 1653
  fromEnum ARM64_INTRIN_VNEGQ_S64 = 1654
  fromEnum ARM64_INTRIN_VNEG_F64 = 1655
  fromEnum ARM64_INTRIN_VNEGQ_F64 = 1656
  fromEnum ARM64_INTRIN_VQNEG_S8 = 1657
  fromEnum ARM64_INTRIN_VQNEGQ_S8 = 1658
  fromEnum ARM64_INTRIN_VQNEG_S16 = 1659
  fromEnum ARM64_INTRIN_VQNEGQ_S16 = 1660
  fromEnum ARM64_INTRIN_VQNEG_S32 = 1661
  fromEnum ARM64_INTRIN_VQNEGQ_S32 = 1662
  fromEnum ARM64_INTRIN_VQNEG_S64 = 1663
  fromEnum ARM64_INTRIN_VQNEGQ_S64 = 1664
  fromEnum ARM64_INTRIN_VQNEGB_S8 = 1665
  fromEnum ARM64_INTRIN_VQNEGH_S16 = 1666
  fromEnum ARM64_INTRIN_VQNEGS_S32 = 1667
  fromEnum ARM64_INTRIN_VQNEGD_S64 = 1668
  fromEnum ARM64_INTRIN_VCLS_S8 = 1669
  fromEnum ARM64_INTRIN_VCLSQ_S8 = 1670
  fromEnum ARM64_INTRIN_VCLS_S16 = 1671
  fromEnum ARM64_INTRIN_VCLSQ_S16 = 1672
  fromEnum ARM64_INTRIN_VCLS_S32 = 1673
  fromEnum ARM64_INTRIN_VCLSQ_S32 = 1674
  fromEnum ARM64_INTRIN_VCLS_U8 = 1675
  fromEnum ARM64_INTRIN_VCLSQ_U8 = 1676
  fromEnum ARM64_INTRIN_VCLS_U16 = 1677
  fromEnum ARM64_INTRIN_VCLSQ_U16 = 1678
  fromEnum ARM64_INTRIN_VCLS_U32 = 1679
  fromEnum ARM64_INTRIN_VCLSQ_U32 = 1680
  fromEnum ARM64_INTRIN_VCLZ_S8 = 1681
  fromEnum ARM64_INTRIN_VCLZQ_S8 = 1682
  fromEnum ARM64_INTRIN_VCLZ_S16 = 1683
  fromEnum ARM64_INTRIN_VCLZQ_S16 = 1684
  fromEnum ARM64_INTRIN_VCLZ_S32 = 1685
  fromEnum ARM64_INTRIN_VCLZQ_S32 = 1686
  fromEnum ARM64_INTRIN_VCLZ_U8 = 1687
  fromEnum ARM64_INTRIN_VCLZQ_U8 = 1688
  fromEnum ARM64_INTRIN_VCLZ_U16 = 1689
  fromEnum ARM64_INTRIN_VCLZQ_U16 = 1690
  fromEnum ARM64_INTRIN_VCLZ_U32 = 1691
  fromEnum ARM64_INTRIN_VCLZQ_U32 = 1692
  fromEnum ARM64_INTRIN_VCNT_S8 = 1693
  fromEnum ARM64_INTRIN_VCNTQ_S8 = 1694
  fromEnum ARM64_INTRIN_VCNT_U8 = 1695
  fromEnum ARM64_INTRIN_VCNTQ_U8 = 1696
  fromEnum ARM64_INTRIN_VCNT_P8 = 1697
  fromEnum ARM64_INTRIN_VCNTQ_P8 = 1698
  fromEnum ARM64_INTRIN_VRECPE_U32 = 1699
  fromEnum ARM64_INTRIN_VRECPEQ_U32 = 1700
  fromEnum ARM64_INTRIN_VRECPE_F32 = 1701
  fromEnum ARM64_INTRIN_VRECPEQ_F32 = 1702
  fromEnum ARM64_INTRIN_VRECPE_F64 = 1703
  fromEnum ARM64_INTRIN_VRECPEQ_F64 = 1704
  fromEnum ARM64_INTRIN_VRECPES_F32 = 1705
  fromEnum ARM64_INTRIN_VRECPED_F64 = 1706
  fromEnum ARM64_INTRIN_VRECPS_F32 = 1707
  fromEnum ARM64_INTRIN_VRECPSQ_F32 = 1708
  fromEnum ARM64_INTRIN_VRECPS_F64 = 1709
  fromEnum ARM64_INTRIN_VRECPSQ_F64 = 1710
  fromEnum ARM64_INTRIN_VRECPSS_F32 = 1711
  fromEnum ARM64_INTRIN_VRECPSD_F64 = 1712
  fromEnum ARM64_INTRIN_VSQRT_F32 = 1713
  fromEnum ARM64_INTRIN_VSQRTQ_F32 = 1714
  fromEnum ARM64_INTRIN_VSQRT_F64 = 1715
  fromEnum ARM64_INTRIN_VSQRTQ_F64 = 1716
  fromEnum ARM64_INTRIN_VRSQRTE_U32 = 1717
  fromEnum ARM64_INTRIN_VRSQRTEQ_U32 = 1718
  fromEnum ARM64_INTRIN_VRSQRTE_F32 = 1719
  fromEnum ARM64_INTRIN_VRSQRTEQ_F32 = 1720
  fromEnum ARM64_INTRIN_VRSQRTE_F64 = 1721
  fromEnum ARM64_INTRIN_VRSQRTEQ_F64 = 1722
  fromEnum ARM64_INTRIN_VRSQRTES_F32 = 1723
  fromEnum ARM64_INTRIN_VRSQRTED_F64 = 1724
  fromEnum ARM64_INTRIN_VRSQRTS_F32 = 1725
  fromEnum ARM64_INTRIN_VRSQRTSQ_F32 = 1726
  fromEnum ARM64_INTRIN_VRSQRTS_F64 = 1727
  fromEnum ARM64_INTRIN_VRSQRTSQ_F64 = 1728
  fromEnum ARM64_INTRIN_VRSQRTSS_F32 = 1729
  fromEnum ARM64_INTRIN_VRSQRTSD_F64 = 1730
  fromEnum ARM64_INTRIN_VMVN_S8 = 1731
  fromEnum ARM64_INTRIN_VMVNQ_S8 = 1732
  fromEnum ARM64_INTRIN_VMVN_S16 = 1733
  fromEnum ARM64_INTRIN_VMVNQ_S16 = 1734
  fromEnum ARM64_INTRIN_VMVN_S32 = 1735
  fromEnum ARM64_INTRIN_VMVNQ_S32 = 1736
  fromEnum ARM64_INTRIN_VMVN_U8 = 1737
  fromEnum ARM64_INTRIN_VMVNQ_U8 = 1738
  fromEnum ARM64_INTRIN_VMVN_U16 = 1739
  fromEnum ARM64_INTRIN_VMVNQ_U16 = 1740
  fromEnum ARM64_INTRIN_VMVN_U32 = 1741
  fromEnum ARM64_INTRIN_VMVNQ_U32 = 1742
  fromEnum ARM64_INTRIN_VMVN_P8 = 1743
  fromEnum ARM64_INTRIN_VMVNQ_P8 = 1744
  fromEnum ARM64_INTRIN_VAND_S8 = 1745
  fromEnum ARM64_INTRIN_VANDQ_S8 = 1746
  fromEnum ARM64_INTRIN_VAND_S16 = 1747
  fromEnum ARM64_INTRIN_VANDQ_S16 = 1748
  fromEnum ARM64_INTRIN_VAND_S32 = 1749
  fromEnum ARM64_INTRIN_VANDQ_S32 = 1750
  fromEnum ARM64_INTRIN_VAND_S64 = 1751
  fromEnum ARM64_INTRIN_VANDQ_S64 = 1752
  fromEnum ARM64_INTRIN_VAND_U8 = 1753
  fromEnum ARM64_INTRIN_VANDQ_U8 = 1754
  fromEnum ARM64_INTRIN_VAND_U16 = 1755
  fromEnum ARM64_INTRIN_VANDQ_U16 = 1756
  fromEnum ARM64_INTRIN_VAND_U32 = 1757
  fromEnum ARM64_INTRIN_VANDQ_U32 = 1758
  fromEnum ARM64_INTRIN_VAND_U64 = 1759
  fromEnum ARM64_INTRIN_VANDQ_U64 = 1760
  fromEnum ARM64_INTRIN_VORR_S8 = 1761
  fromEnum ARM64_INTRIN_VORRQ_S8 = 1762
  fromEnum ARM64_INTRIN_VORR_S16 = 1763
  fromEnum ARM64_INTRIN_VORRQ_S16 = 1764
  fromEnum ARM64_INTRIN_VORR_S32 = 1765
  fromEnum ARM64_INTRIN_VORRQ_S32 = 1766
  fromEnum ARM64_INTRIN_VORR_S64 = 1767
  fromEnum ARM64_INTRIN_VORRQ_S64 = 1768
  fromEnum ARM64_INTRIN_VORR_U8 = 1769
  fromEnum ARM64_INTRIN_VORRQ_U8 = 1770
  fromEnum ARM64_INTRIN_VORR_U16 = 1771
  fromEnum ARM64_INTRIN_VORRQ_U16 = 1772
  fromEnum ARM64_INTRIN_VORR_U32 = 1773
  fromEnum ARM64_INTRIN_VORRQ_U32 = 1774
  fromEnum ARM64_INTRIN_VORR_U64 = 1775
  fromEnum ARM64_INTRIN_VORRQ_U64 = 1776
  fromEnum ARM64_INTRIN_VEOR_S8 = 1777
  fromEnum ARM64_INTRIN_VEORQ_S8 = 1778
  fromEnum ARM64_INTRIN_VEOR_S16 = 1779
  fromEnum ARM64_INTRIN_VEORQ_S16 = 1780
  fromEnum ARM64_INTRIN_VEOR_S32 = 1781
  fromEnum ARM64_INTRIN_VEORQ_S32 = 1782
  fromEnum ARM64_INTRIN_VEOR_S64 = 1783
  fromEnum ARM64_INTRIN_VEORQ_S64 = 1784
  fromEnum ARM64_INTRIN_VEOR_U8 = 1785
  fromEnum ARM64_INTRIN_VEORQ_U8 = 1786
  fromEnum ARM64_INTRIN_VEOR_U16 = 1787
  fromEnum ARM64_INTRIN_VEORQ_U16 = 1788
  fromEnum ARM64_INTRIN_VEOR_U32 = 1789
  fromEnum ARM64_INTRIN_VEORQ_U32 = 1790
  fromEnum ARM64_INTRIN_VEOR_U64 = 1791
  fromEnum ARM64_INTRIN_VEORQ_U64 = 1792
  fromEnum ARM64_INTRIN_VBIC_S8 = 1793
  fromEnum ARM64_INTRIN_VBICQ_S8 = 1794
  fromEnum ARM64_INTRIN_VBIC_S16 = 1795
  fromEnum ARM64_INTRIN_VBICQ_S16 = 1796
  fromEnum ARM64_INTRIN_VBIC_S32 = 1797
  fromEnum ARM64_INTRIN_VBICQ_S32 = 1798
  fromEnum ARM64_INTRIN_VBIC_S64 = 1799
  fromEnum ARM64_INTRIN_VBICQ_S64 = 1800
  fromEnum ARM64_INTRIN_VBIC_U8 = 1801
  fromEnum ARM64_INTRIN_VBICQ_U8 = 1802
  fromEnum ARM64_INTRIN_VBIC_U16 = 1803
  fromEnum ARM64_INTRIN_VBICQ_U16 = 1804
  fromEnum ARM64_INTRIN_VBIC_U32 = 1805
  fromEnum ARM64_INTRIN_VBICQ_U32 = 1806
  fromEnum ARM64_INTRIN_VBIC_U64 = 1807
  fromEnum ARM64_INTRIN_VBICQ_U64 = 1808
  fromEnum ARM64_INTRIN_VORN_S8 = 1809
  fromEnum ARM64_INTRIN_VORNQ_S8 = 1810
  fromEnum ARM64_INTRIN_VORN_S16 = 1811
  fromEnum ARM64_INTRIN_VORNQ_S16 = 1812
  fromEnum ARM64_INTRIN_VORN_S32 = 1813
  fromEnum ARM64_INTRIN_VORNQ_S32 = 1814
  fromEnum ARM64_INTRIN_VORN_S64 = 1815
  fromEnum ARM64_INTRIN_VORNQ_S64 = 1816
  fromEnum ARM64_INTRIN_VORN_U8 = 1817
  fromEnum ARM64_INTRIN_VORNQ_U8 = 1818
  fromEnum ARM64_INTRIN_VORN_U16 = 1819
  fromEnum ARM64_INTRIN_VORNQ_U16 = 1820
  fromEnum ARM64_INTRIN_VORN_U32 = 1821
  fromEnum ARM64_INTRIN_VORNQ_U32 = 1822
  fromEnum ARM64_INTRIN_VORN_U64 = 1823
  fromEnum ARM64_INTRIN_VORNQ_U64 = 1824
  fromEnum ARM64_INTRIN_VBSL_S8 = 1825
  fromEnum ARM64_INTRIN_VBSLQ_S8 = 1826
  fromEnum ARM64_INTRIN_VBSL_S16 = 1827
  fromEnum ARM64_INTRIN_VBSLQ_S16 = 1828
  fromEnum ARM64_INTRIN_VBSL_S32 = 1829
  fromEnum ARM64_INTRIN_VBSLQ_S32 = 1830
  fromEnum ARM64_INTRIN_VBSL_S64 = 1831
  fromEnum ARM64_INTRIN_VBSLQ_S64 = 1832
  fromEnum ARM64_INTRIN_VBSL_U8 = 1833
  fromEnum ARM64_INTRIN_VBSLQ_U8 = 1834
  fromEnum ARM64_INTRIN_VBSL_U16 = 1835
  fromEnum ARM64_INTRIN_VBSLQ_U16 = 1836
  fromEnum ARM64_INTRIN_VBSL_U32 = 1837
  fromEnum ARM64_INTRIN_VBSLQ_U32 = 1838
  fromEnum ARM64_INTRIN_VBSL_U64 = 1839
  fromEnum ARM64_INTRIN_VBSLQ_U64 = 1840
  fromEnum ARM64_INTRIN_VBSL_P64 = 1841
  fromEnum ARM64_INTRIN_VBSLQ_P64 = 1842
  fromEnum ARM64_INTRIN_VBSL_F32 = 1843
  fromEnum ARM64_INTRIN_VBSLQ_F32 = 1844
  fromEnum ARM64_INTRIN_VBSL_P8 = 1845
  fromEnum ARM64_INTRIN_VBSLQ_P8 = 1846
  fromEnum ARM64_INTRIN_VBSL_P16 = 1847
  fromEnum ARM64_INTRIN_VBSLQ_P16 = 1848
  fromEnum ARM64_INTRIN_VBSL_F64 = 1849
  fromEnum ARM64_INTRIN_VBSLQ_F64 = 1850
  fromEnum ARM64_INTRIN_VCOPY_LANE_S8 = 1851
  fromEnum ARM64_INTRIN_VCOPYQ_LANE_S8 = 1852
  fromEnum ARM64_INTRIN_VCOPY_LANE_S16 = 1853
  fromEnum ARM64_INTRIN_VCOPYQ_LANE_S16 = 1854
  fromEnum ARM64_INTRIN_VCOPY_LANE_S32 = 1855
  fromEnum ARM64_INTRIN_VCOPYQ_LANE_S32 = 1856
  fromEnum ARM64_INTRIN_VCOPY_LANE_S64 = 1857
  fromEnum ARM64_INTRIN_VCOPYQ_LANE_S64 = 1858
  fromEnum ARM64_INTRIN_VCOPY_LANE_U8 = 1859
  fromEnum ARM64_INTRIN_VCOPYQ_LANE_U8 = 1860
  fromEnum ARM64_INTRIN_VCOPY_LANE_U16 = 1861
  fromEnum ARM64_INTRIN_VCOPYQ_LANE_U16 = 1862
  fromEnum ARM64_INTRIN_VCOPY_LANE_U32 = 1863
  fromEnum ARM64_INTRIN_VCOPYQ_LANE_U32 = 1864
  fromEnum ARM64_INTRIN_VCOPY_LANE_U64 = 1865
  fromEnum ARM64_INTRIN_VCOPYQ_LANE_U64 = 1866
  fromEnum ARM64_INTRIN_VCOPY_LANE_P64 = 1867
  fromEnum ARM64_INTRIN_VCOPYQ_LANE_P64 = 1868
  fromEnum ARM64_INTRIN_VCOPY_LANE_F32 = 1869
  fromEnum ARM64_INTRIN_VCOPYQ_LANE_F32 = 1870
  fromEnum ARM64_INTRIN_VCOPY_LANE_F64 = 1871
  fromEnum ARM64_INTRIN_VCOPYQ_LANE_F64 = 1872
  fromEnum ARM64_INTRIN_VCOPY_LANE_P8 = 1873
  fromEnum ARM64_INTRIN_VCOPYQ_LANE_P8 = 1874
  fromEnum ARM64_INTRIN_VCOPY_LANE_P16 = 1875
  fromEnum ARM64_INTRIN_VCOPYQ_LANE_P16 = 1876
  fromEnum ARM64_INTRIN_VCOPY_LANEQ_S8 = 1877
  fromEnum ARM64_INTRIN_VCOPYQ_LANEQ_S8 = 1878
  fromEnum ARM64_INTRIN_VCOPY_LANEQ_S16 = 1879
  fromEnum ARM64_INTRIN_VCOPYQ_LANEQ_S16 = 1880
  fromEnum ARM64_INTRIN_VCOPY_LANEQ_S32 = 1881
  fromEnum ARM64_INTRIN_VCOPYQ_LANEQ_S32 = 1882
  fromEnum ARM64_INTRIN_VCOPY_LANEQ_S64 = 1883
  fromEnum ARM64_INTRIN_VCOPYQ_LANEQ_S64 = 1884
  fromEnum ARM64_INTRIN_VCOPY_LANEQ_U8 = 1885
  fromEnum ARM64_INTRIN_VCOPYQ_LANEQ_U8 = 1886
  fromEnum ARM64_INTRIN_VCOPY_LANEQ_U16 = 1887
  fromEnum ARM64_INTRIN_VCOPYQ_LANEQ_U16 = 1888
  fromEnum ARM64_INTRIN_VCOPY_LANEQ_U32 = 1889
  fromEnum ARM64_INTRIN_VCOPYQ_LANEQ_U32 = 1890
  fromEnum ARM64_INTRIN_VCOPY_LANEQ_U64 = 1891
  fromEnum ARM64_INTRIN_VCOPYQ_LANEQ_U64 = 1892
  fromEnum ARM64_INTRIN_VCOPY_LANEQ_P64 = 1893
  fromEnum ARM64_INTRIN_VCOPYQ_LANEQ_P64 = 1894
  fromEnum ARM64_INTRIN_VCOPY_LANEQ_F32 = 1895
  fromEnum ARM64_INTRIN_VCOPYQ_LANEQ_F32 = 1896
  fromEnum ARM64_INTRIN_VCOPY_LANEQ_F64 = 1897
  fromEnum ARM64_INTRIN_VCOPYQ_LANEQ_F64 = 1898
  fromEnum ARM64_INTRIN_VCOPY_LANEQ_P8 = 1899
  fromEnum ARM64_INTRIN_VCOPYQ_LANEQ_P8 = 1900
  fromEnum ARM64_INTRIN_VCOPY_LANEQ_P16 = 1901
  fromEnum ARM64_INTRIN_VCOPYQ_LANEQ_P16 = 1902
  fromEnum ARM64_INTRIN_VRBIT_S8 = 1903
  fromEnum ARM64_INTRIN_VRBITQ_S8 = 1904
  fromEnum ARM64_INTRIN_VRBIT_U8 = 1905
  fromEnum ARM64_INTRIN_VRBITQ_U8 = 1906
  fromEnum ARM64_INTRIN_VRBIT_P8 = 1907
  fromEnum ARM64_INTRIN_VRBITQ_P8 = 1908
  fromEnum ARM64_INTRIN_VCREATE_S8 = 1909
  fromEnum ARM64_INTRIN_VCREATE_S16 = 1910
  fromEnum ARM64_INTRIN_VCREATE_S32 = 1911
  fromEnum ARM64_INTRIN_VCREATE_S64 = 1912
  fromEnum ARM64_INTRIN_VCREATE_U8 = 1913
  fromEnum ARM64_INTRIN_VCREATE_U16 = 1914
  fromEnum ARM64_INTRIN_VCREATE_U32 = 1915
  fromEnum ARM64_INTRIN_VCREATE_U64 = 1916
  fromEnum ARM64_INTRIN_VCREATE_P64 = 1917
  fromEnum ARM64_INTRIN_VCREATE_F16 = 1918
  fromEnum ARM64_INTRIN_VCREATE_F32 = 1919
  fromEnum ARM64_INTRIN_VCREATE_P8 = 1920
  fromEnum ARM64_INTRIN_VCREATE_P16 = 1921
  fromEnum ARM64_INTRIN_VCREATE_F64 = 1922
  fromEnum ARM64_INTRIN_VDUP_N_S8 = 1923
  fromEnum ARM64_INTRIN_VDUPQ_N_S8 = 1924
  fromEnum ARM64_INTRIN_VDUP_N_S16 = 1925
  fromEnum ARM64_INTRIN_VDUPQ_N_S16 = 1926
  fromEnum ARM64_INTRIN_VDUP_N_S32 = 1927
  fromEnum ARM64_INTRIN_VDUPQ_N_S32 = 1928
  fromEnum ARM64_INTRIN_VDUP_N_S64 = 1929
  fromEnum ARM64_INTRIN_VDUPQ_N_S64 = 1930
  fromEnum ARM64_INTRIN_VDUP_N_U8 = 1931
  fromEnum ARM64_INTRIN_VDUPQ_N_U8 = 1932
  fromEnum ARM64_INTRIN_VDUP_N_U16 = 1933
  fromEnum ARM64_INTRIN_VDUPQ_N_U16 = 1934
  fromEnum ARM64_INTRIN_VDUP_N_U32 = 1935
  fromEnum ARM64_INTRIN_VDUPQ_N_U32 = 1936
  fromEnum ARM64_INTRIN_VDUP_N_U64 = 1937
  fromEnum ARM64_INTRIN_VDUPQ_N_U64 = 1938
  fromEnum ARM64_INTRIN_VDUP_N_P64 = 1939
  fromEnum ARM64_INTRIN_VDUPQ_N_P64 = 1940
  fromEnum ARM64_INTRIN_VDUP_N_F32 = 1941
  fromEnum ARM64_INTRIN_VDUPQ_N_F32 = 1942
  fromEnum ARM64_INTRIN_VDUP_N_P8 = 1943
  fromEnum ARM64_INTRIN_VDUPQ_N_P8 = 1944
  fromEnum ARM64_INTRIN_VDUP_N_P16 = 1945
  fromEnum ARM64_INTRIN_VDUPQ_N_P16 = 1946
  fromEnum ARM64_INTRIN_VDUP_N_F64 = 1947
  fromEnum ARM64_INTRIN_VDUPQ_N_F64 = 1948
  fromEnum ARM64_INTRIN_VMOV_N_S8 = 1949
  fromEnum ARM64_INTRIN_VMOVQ_N_S8 = 1950
  fromEnum ARM64_INTRIN_VMOV_N_S16 = 1951
  fromEnum ARM64_INTRIN_VMOVQ_N_S16 = 1952
  fromEnum ARM64_INTRIN_VMOV_N_S32 = 1953
  fromEnum ARM64_INTRIN_VMOVQ_N_S32 = 1954
  fromEnum ARM64_INTRIN_VMOV_N_S64 = 1955
  fromEnum ARM64_INTRIN_VMOVQ_N_S64 = 1956
  fromEnum ARM64_INTRIN_VMOV_N_U8 = 1957
  fromEnum ARM64_INTRIN_VMOVQ_N_U8 = 1958
  fromEnum ARM64_INTRIN_VMOV_N_U16 = 1959
  fromEnum ARM64_INTRIN_VMOVQ_N_U16 = 1960
  fromEnum ARM64_INTRIN_VMOV_N_U32 = 1961
  fromEnum ARM64_INTRIN_VMOVQ_N_U32 = 1962
  fromEnum ARM64_INTRIN_VMOV_N_U64 = 1963
  fromEnum ARM64_INTRIN_VMOVQ_N_U64 = 1964
  fromEnum ARM64_INTRIN_VMOV_N_F32 = 1965
  fromEnum ARM64_INTRIN_VMOVQ_N_F32 = 1966
  fromEnum ARM64_INTRIN_VMOV_N_P8 = 1967
  fromEnum ARM64_INTRIN_VMOVQ_N_P8 = 1968
  fromEnum ARM64_INTRIN_VMOV_N_P16 = 1969
  fromEnum ARM64_INTRIN_VMOVQ_N_P16 = 1970
  fromEnum ARM64_INTRIN_VMOV_N_F64 = 1971
  fromEnum ARM64_INTRIN_VMOVQ_N_F64 = 1972
  fromEnum ARM64_INTRIN_VDUP_LANE_S8 = 1973
  fromEnum ARM64_INTRIN_VDUPQ_LANE_S8 = 1974
  fromEnum ARM64_INTRIN_VDUP_LANE_S16 = 1975
  fromEnum ARM64_INTRIN_VDUPQ_LANE_S16 = 1976
  fromEnum ARM64_INTRIN_VDUP_LANE_S32 = 1977
  fromEnum ARM64_INTRIN_VDUPQ_LANE_S32 = 1978
  fromEnum ARM64_INTRIN_VDUP_LANE_S64 = 1979
  fromEnum ARM64_INTRIN_VDUPQ_LANE_S64 = 1980
  fromEnum ARM64_INTRIN_VDUP_LANE_U8 = 1981
  fromEnum ARM64_INTRIN_VDUPQ_LANE_U8 = 1982
  fromEnum ARM64_INTRIN_VDUP_LANE_U16 = 1983
  fromEnum ARM64_INTRIN_VDUPQ_LANE_U16 = 1984
  fromEnum ARM64_INTRIN_VDUP_LANE_U32 = 1985
  fromEnum ARM64_INTRIN_VDUPQ_LANE_U32 = 1986
  fromEnum ARM64_INTRIN_VDUP_LANE_U64 = 1987
  fromEnum ARM64_INTRIN_VDUPQ_LANE_U64 = 1988
  fromEnum ARM64_INTRIN_VDUP_LANE_P64 = 1989
  fromEnum ARM64_INTRIN_VDUPQ_LANE_P64 = 1990
  fromEnum ARM64_INTRIN_VDUP_LANE_F32 = 1991
  fromEnum ARM64_INTRIN_VDUPQ_LANE_F32 = 1992
  fromEnum ARM64_INTRIN_VDUP_LANE_P8 = 1993
  fromEnum ARM64_INTRIN_VDUPQ_LANE_P8 = 1994
  fromEnum ARM64_INTRIN_VDUP_LANE_P16 = 1995
  fromEnum ARM64_INTRIN_VDUPQ_LANE_P16 = 1996
  fromEnum ARM64_INTRIN_VDUP_LANE_F64 = 1997
  fromEnum ARM64_INTRIN_VDUPQ_LANE_F64 = 1998
  fromEnum ARM64_INTRIN_VDUP_LANEQ_S8 = 1999
  fromEnum ARM64_INTRIN_VDUPQ_LANEQ_S8 = 2000
  fromEnum ARM64_INTRIN_VDUP_LANEQ_S16 = 2001
  fromEnum ARM64_INTRIN_VDUPQ_LANEQ_S16 = 2002
  fromEnum ARM64_INTRIN_VDUP_LANEQ_S32 = 2003
  fromEnum ARM64_INTRIN_VDUPQ_LANEQ_S32 = 2004
  fromEnum ARM64_INTRIN_VDUP_LANEQ_S64 = 2005
  fromEnum ARM64_INTRIN_VDUPQ_LANEQ_S64 = 2006
  fromEnum ARM64_INTRIN_VDUP_LANEQ_U8 = 2007
  fromEnum ARM64_INTRIN_VDUPQ_LANEQ_U8 = 2008
  fromEnum ARM64_INTRIN_VDUP_LANEQ_U16 = 2009
  fromEnum ARM64_INTRIN_VDUPQ_LANEQ_U16 = 2010
  fromEnum ARM64_INTRIN_VDUP_LANEQ_U32 = 2011
  fromEnum ARM64_INTRIN_VDUPQ_LANEQ_U32 = 2012
  fromEnum ARM64_INTRIN_VDUP_LANEQ_U64 = 2013
  fromEnum ARM64_INTRIN_VDUPQ_LANEQ_U64 = 2014
  fromEnum ARM64_INTRIN_VDUP_LANEQ_P64 = 2015
  fromEnum ARM64_INTRIN_VDUPQ_LANEQ_P64 = 2016
  fromEnum ARM64_INTRIN_VDUP_LANEQ_F32 = 2017
  fromEnum ARM64_INTRIN_VDUPQ_LANEQ_F32 = 2018
  fromEnum ARM64_INTRIN_VDUP_LANEQ_P8 = 2019
  fromEnum ARM64_INTRIN_VDUPQ_LANEQ_P8 = 2020
  fromEnum ARM64_INTRIN_VDUP_LANEQ_P16 = 2021
  fromEnum ARM64_INTRIN_VDUPQ_LANEQ_P16 = 2022
  fromEnum ARM64_INTRIN_VDUP_LANEQ_F64 = 2023
  fromEnum ARM64_INTRIN_VDUPQ_LANEQ_F64 = 2024
  fromEnum ARM64_INTRIN_VCOMBINE_S8 = 2025
  fromEnum ARM64_INTRIN_VCOMBINE_S16 = 2026
  fromEnum ARM64_INTRIN_VCOMBINE_S32 = 2027
  fromEnum ARM64_INTRIN_VCOMBINE_S64 = 2028
  fromEnum ARM64_INTRIN_VCOMBINE_U8 = 2029
  fromEnum ARM64_INTRIN_VCOMBINE_U16 = 2030
  fromEnum ARM64_INTRIN_VCOMBINE_U32 = 2031
  fromEnum ARM64_INTRIN_VCOMBINE_U64 = 2032
  fromEnum ARM64_INTRIN_VCOMBINE_P64 = 2033
  fromEnum ARM64_INTRIN_VCOMBINE_F16 = 2034
  fromEnum ARM64_INTRIN_VCOMBINE_F32 = 2035
  fromEnum ARM64_INTRIN_VCOMBINE_P8 = 2036
  fromEnum ARM64_INTRIN_VCOMBINE_P16 = 2037
  fromEnum ARM64_INTRIN_VCOMBINE_F64 = 2038
  fromEnum ARM64_INTRIN_VGET_HIGH_S8 = 2039
  fromEnum ARM64_INTRIN_VGET_HIGH_S16 = 2040
  fromEnum ARM64_INTRIN_VGET_HIGH_S32 = 2041
  fromEnum ARM64_INTRIN_VGET_HIGH_S64 = 2042
  fromEnum ARM64_INTRIN_VGET_HIGH_U8 = 2043
  fromEnum ARM64_INTRIN_VGET_HIGH_U16 = 2044
  fromEnum ARM64_INTRIN_VGET_HIGH_U32 = 2045
  fromEnum ARM64_INTRIN_VGET_HIGH_U64 = 2046
  fromEnum ARM64_INTRIN_VGET_HIGH_P64 = 2047
  fromEnum ARM64_INTRIN_VGET_HIGH_F16 = 2048
  fromEnum ARM64_INTRIN_VGET_HIGH_F32 = 2049
  fromEnum ARM64_INTRIN_VGET_HIGH_P8 = 2050
  fromEnum ARM64_INTRIN_VGET_HIGH_P16 = 2051
  fromEnum ARM64_INTRIN_VGET_HIGH_F64 = 2052
  fromEnum ARM64_INTRIN_VGET_LOW_S8 = 2053
  fromEnum ARM64_INTRIN_VGET_LOW_S16 = 2054
  fromEnum ARM64_INTRIN_VGET_LOW_S32 = 2055
  fromEnum ARM64_INTRIN_VGET_LOW_S64 = 2056
  fromEnum ARM64_INTRIN_VGET_LOW_U8 = 2057
  fromEnum ARM64_INTRIN_VGET_LOW_U16 = 2058
  fromEnum ARM64_INTRIN_VGET_LOW_U32 = 2059
  fromEnum ARM64_INTRIN_VGET_LOW_U64 = 2060
  fromEnum ARM64_INTRIN_VGET_LOW_P64 = 2061
  fromEnum ARM64_INTRIN_VGET_LOW_F16 = 2062
  fromEnum ARM64_INTRIN_VGET_LOW_F32 = 2063
  fromEnum ARM64_INTRIN_VGET_LOW_P8 = 2064
  fromEnum ARM64_INTRIN_VGET_LOW_P16 = 2065
  fromEnum ARM64_INTRIN_VGET_LOW_F64 = 2066
  fromEnum ARM64_INTRIN_VDUPB_LANE_S8 = 2067
  fromEnum ARM64_INTRIN_VDUPH_LANE_S16 = 2068
  fromEnum ARM64_INTRIN_VDUPS_LANE_S32 = 2069
  fromEnum ARM64_INTRIN_VDUPD_LANE_S64 = 2070
  fromEnum ARM64_INTRIN_VDUPB_LANE_U8 = 2071
  fromEnum ARM64_INTRIN_VDUPH_LANE_U16 = 2072
  fromEnum ARM64_INTRIN_VDUPS_LANE_U32 = 2073
  fromEnum ARM64_INTRIN_VDUPD_LANE_U64 = 2074
  fromEnum ARM64_INTRIN_VDUPS_LANE_F32 = 2075
  fromEnum ARM64_INTRIN_VDUPD_LANE_F64 = 2076
  fromEnum ARM64_INTRIN_VDUPB_LANE_P8 = 2077
  fromEnum ARM64_INTRIN_VDUPH_LANE_P16 = 2078
  fromEnum ARM64_INTRIN_VDUPB_LANEQ_S8 = 2079
  fromEnum ARM64_INTRIN_VDUPH_LANEQ_S16 = 2080
  fromEnum ARM64_INTRIN_VDUPS_LANEQ_S32 = 2081
  fromEnum ARM64_INTRIN_VDUPD_LANEQ_S64 = 2082
  fromEnum ARM64_INTRIN_VDUPB_LANEQ_U8 = 2083
  fromEnum ARM64_INTRIN_VDUPH_LANEQ_U16 = 2084
  fromEnum ARM64_INTRIN_VDUPS_LANEQ_U32 = 2085
  fromEnum ARM64_INTRIN_VDUPD_LANEQ_U64 = 2086
  fromEnum ARM64_INTRIN_VDUPS_LANEQ_F32 = 2087
  fromEnum ARM64_INTRIN_VDUPD_LANEQ_F64 = 2088
  fromEnum ARM64_INTRIN_VDUPB_LANEQ_P8 = 2089
  fromEnum ARM64_INTRIN_VDUPH_LANEQ_P16 = 2090
  fromEnum ARM64_INTRIN_VLD1_S8 = 2091
  fromEnum ARM64_INTRIN_VLD1Q_S8 = 2092
  fromEnum ARM64_INTRIN_VLD1_S16 = 2093
  fromEnum ARM64_INTRIN_VLD1Q_S16 = 2094
  fromEnum ARM64_INTRIN_VLD1_S32 = 2095
  fromEnum ARM64_INTRIN_VLD1Q_S32 = 2096
  fromEnum ARM64_INTRIN_VLD1_S64 = 2097
  fromEnum ARM64_INTRIN_VLD1Q_S64 = 2098
  fromEnum ARM64_INTRIN_VLD1_U8 = 2099
  fromEnum ARM64_INTRIN_VLD1Q_U8 = 2100
  fromEnum ARM64_INTRIN_VLD1_U16 = 2101
  fromEnum ARM64_INTRIN_VLD1Q_U16 = 2102
  fromEnum ARM64_INTRIN_VLD1_U32 = 2103
  fromEnum ARM64_INTRIN_VLD1Q_U32 = 2104
  fromEnum ARM64_INTRIN_VLD1_U64 = 2105
  fromEnum ARM64_INTRIN_VLD1Q_U64 = 2106
  fromEnum ARM64_INTRIN_VLD1_P64 = 2107
  fromEnum ARM64_INTRIN_VLD1Q_P64 = 2108
  fromEnum ARM64_INTRIN_VLD1_F16 = 2109
  fromEnum ARM64_INTRIN_VLD1Q_F16 = 2110
  fromEnum ARM64_INTRIN_VLD1_F32 = 2111
  fromEnum ARM64_INTRIN_VLD1Q_F32 = 2112
  fromEnum ARM64_INTRIN_VLD1_P8 = 2113
  fromEnum ARM64_INTRIN_VLD1Q_P8 = 2114
  fromEnum ARM64_INTRIN_VLD1_P16 = 2115
  fromEnum ARM64_INTRIN_VLD1Q_P16 = 2116
  fromEnum ARM64_INTRIN_VLD1_F64 = 2117
  fromEnum ARM64_INTRIN_VLD1Q_F64 = 2118
  fromEnum ARM64_INTRIN_VLD1_LANE_S8 = 2119
  fromEnum ARM64_INTRIN_VLD1Q_LANE_S8 = 2120
  fromEnum ARM64_INTRIN_VLD1_LANE_S16 = 2121
  fromEnum ARM64_INTRIN_VLD1Q_LANE_S16 = 2122
  fromEnum ARM64_INTRIN_VLD1_LANE_S32 = 2123
  fromEnum ARM64_INTRIN_VLD1Q_LANE_S32 = 2124
  fromEnum ARM64_INTRIN_VLD1_LANE_S64 = 2125
  fromEnum ARM64_INTRIN_VLD1Q_LANE_S64 = 2126
  fromEnum ARM64_INTRIN_VLD1_LANE_U8 = 2127
  fromEnum ARM64_INTRIN_VLD1Q_LANE_U8 = 2128
  fromEnum ARM64_INTRIN_VLD1_LANE_U16 = 2129
  fromEnum ARM64_INTRIN_VLD1Q_LANE_U16 = 2130
  fromEnum ARM64_INTRIN_VLD1_LANE_U32 = 2131
  fromEnum ARM64_INTRIN_VLD1Q_LANE_U32 = 2132
  fromEnum ARM64_INTRIN_VLD1_LANE_U64 = 2133
  fromEnum ARM64_INTRIN_VLD1Q_LANE_U64 = 2134
  fromEnum ARM64_INTRIN_VLD1_LANE_P64 = 2135
  fromEnum ARM64_INTRIN_VLD1Q_LANE_P64 = 2136
  fromEnum ARM64_INTRIN_VLD1_LANE_F16 = 2137
  fromEnum ARM64_INTRIN_VLD1Q_LANE_F16 = 2138
  fromEnum ARM64_INTRIN_VLD1_LANE_F32 = 2139
  fromEnum ARM64_INTRIN_VLD1Q_LANE_F32 = 2140
  fromEnum ARM64_INTRIN_VLD1_LANE_P8 = 2141
  fromEnum ARM64_INTRIN_VLD1Q_LANE_P8 = 2142
  fromEnum ARM64_INTRIN_VLD1_LANE_P16 = 2143
  fromEnum ARM64_INTRIN_VLD1Q_LANE_P16 = 2144
  fromEnum ARM64_INTRIN_VLD1_LANE_F64 = 2145
  fromEnum ARM64_INTRIN_VLD1Q_LANE_F64 = 2146
  fromEnum ARM64_INTRIN_VLD1_DUP_S8 = 2147
  fromEnum ARM64_INTRIN_VLD1Q_DUP_S8 = 2148
  fromEnum ARM64_INTRIN_VLD1_DUP_S16 = 2149
  fromEnum ARM64_INTRIN_VLD1Q_DUP_S16 = 2150
  fromEnum ARM64_INTRIN_VLD1_DUP_S32 = 2151
  fromEnum ARM64_INTRIN_VLD1Q_DUP_S32 = 2152
  fromEnum ARM64_INTRIN_VLD1_DUP_S64 = 2153
  fromEnum ARM64_INTRIN_VLD1Q_DUP_S64 = 2154
  fromEnum ARM64_INTRIN_VLD1_DUP_U8 = 2155
  fromEnum ARM64_INTRIN_VLD1Q_DUP_U8 = 2156
  fromEnum ARM64_INTRIN_VLD1_DUP_U16 = 2157
  fromEnum ARM64_INTRIN_VLD1Q_DUP_U16 = 2158
  fromEnum ARM64_INTRIN_VLD1_DUP_U32 = 2159
  fromEnum ARM64_INTRIN_VLD1Q_DUP_U32 = 2160
  fromEnum ARM64_INTRIN_VLD1_DUP_U64 = 2161
  fromEnum ARM64_INTRIN_VLD1Q_DUP_U64 = 2162
  fromEnum ARM64_INTRIN_VLD1_DUP_P64 = 2163
  fromEnum ARM64_INTRIN_VLD1Q_DUP_P64 = 2164
  fromEnum ARM64_INTRIN_VLD1_DUP_F16 = 2165
  fromEnum ARM64_INTRIN_VLD1Q_DUP_F16 = 2166
  fromEnum ARM64_INTRIN_VLD1_DUP_F32 = 2167
  fromEnum ARM64_INTRIN_VLD1Q_DUP_F32 = 2168
  fromEnum ARM64_INTRIN_VLD1_DUP_P8 = 2169
  fromEnum ARM64_INTRIN_VLD1Q_DUP_P8 = 2170
  fromEnum ARM64_INTRIN_VLD1_DUP_P16 = 2171
  fromEnum ARM64_INTRIN_VLD1Q_DUP_P16 = 2172
  fromEnum ARM64_INTRIN_VLD1_DUP_F64 = 2173
  fromEnum ARM64_INTRIN_VLD1Q_DUP_F64 = 2174
  fromEnum ARM64_INTRIN_VST1_S8 = 2175
  fromEnum ARM64_INTRIN_VST1Q_S8 = 2176
  fromEnum ARM64_INTRIN_VST1_S16 = 2177
  fromEnum ARM64_INTRIN_VST1Q_S16 = 2178
  fromEnum ARM64_INTRIN_VST1_S32 = 2179
  fromEnum ARM64_INTRIN_VST1Q_S32 = 2180
  fromEnum ARM64_INTRIN_VST1_S64 = 2181
  fromEnum ARM64_INTRIN_VST1Q_S64 = 2182
  fromEnum ARM64_INTRIN_VST1_U8 = 2183
  fromEnum ARM64_INTRIN_VST1Q_U8 = 2184
  fromEnum ARM64_INTRIN_VST1_U16 = 2185
  fromEnum ARM64_INTRIN_VST1Q_U16 = 2186
  fromEnum ARM64_INTRIN_VST1_U32 = 2187
  fromEnum ARM64_INTRIN_VST1Q_U32 = 2188
  fromEnum ARM64_INTRIN_VST1_U64 = 2189
  fromEnum ARM64_INTRIN_VST1Q_U64 = 2190
  fromEnum ARM64_INTRIN_VST1_P64 = 2191
  fromEnum ARM64_INTRIN_VST1Q_P64 = 2192
  fromEnum ARM64_INTRIN_VST1_F16 = 2193
  fromEnum ARM64_INTRIN_VST1Q_F16 = 2194
  fromEnum ARM64_INTRIN_VST1_F32 = 2195
  fromEnum ARM64_INTRIN_VST1Q_F32 = 2196
  fromEnum ARM64_INTRIN_VST1_P8 = 2197
  fromEnum ARM64_INTRIN_VST1Q_P8 = 2198
  fromEnum ARM64_INTRIN_VST1_P16 = 2199
  fromEnum ARM64_INTRIN_VST1Q_P16 = 2200
  fromEnum ARM64_INTRIN_VST1_F64 = 2201
  fromEnum ARM64_INTRIN_VST1Q_F64 = 2202
  fromEnum ARM64_INTRIN_VST1_LANE_S8 = 2203
  fromEnum ARM64_INTRIN_VST1Q_LANE_S8 = 2204
  fromEnum ARM64_INTRIN_VST1_LANE_S16 = 2205
  fromEnum ARM64_INTRIN_VST1Q_LANE_S16 = 2206
  fromEnum ARM64_INTRIN_VST1_LANE_S32 = 2207
  fromEnum ARM64_INTRIN_VST1Q_LANE_S32 = 2208
  fromEnum ARM64_INTRIN_VST1_LANE_S64 = 2209
  fromEnum ARM64_INTRIN_VST1Q_LANE_S64 = 2210
  fromEnum ARM64_INTRIN_VST1_LANE_U8 = 2211
  fromEnum ARM64_INTRIN_VST1Q_LANE_U8 = 2212
  fromEnum ARM64_INTRIN_VST1_LANE_U16 = 2213
  fromEnum ARM64_INTRIN_VST1Q_LANE_U16 = 2214
  fromEnum ARM64_INTRIN_VST1_LANE_U32 = 2215
  fromEnum ARM64_INTRIN_VST1Q_LANE_U32 = 2216
  fromEnum ARM64_INTRIN_VST1_LANE_U64 = 2217
  fromEnum ARM64_INTRIN_VST1Q_LANE_U64 = 2218
  fromEnum ARM64_INTRIN_VST1_LANE_P64 = 2219
  fromEnum ARM64_INTRIN_VST1Q_LANE_P64 = 2220
  fromEnum ARM64_INTRIN_VST1_LANE_F16 = 2221
  fromEnum ARM64_INTRIN_VST1Q_LANE_F16 = 2222
  fromEnum ARM64_INTRIN_VST1_LANE_F32 = 2223
  fromEnum ARM64_INTRIN_VST1Q_LANE_F32 = 2224
  fromEnum ARM64_INTRIN_VST1_LANE_P8 = 2225
  fromEnum ARM64_INTRIN_VST1Q_LANE_P8 = 2226
  fromEnum ARM64_INTRIN_VST1_LANE_P16 = 2227
  fromEnum ARM64_INTRIN_VST1Q_LANE_P16 = 2228
  fromEnum ARM64_INTRIN_VST1_LANE_F64 = 2229
  fromEnum ARM64_INTRIN_VST1Q_LANE_F64 = 2230
  fromEnum ARM64_INTRIN_VLD2_S8 = 2231
  fromEnum ARM64_INTRIN_VLD2Q_S8 = 2232
  fromEnum ARM64_INTRIN_VLD2_S16 = 2233
  fromEnum ARM64_INTRIN_VLD2Q_S16 = 2234
  fromEnum ARM64_INTRIN_VLD2_S32 = 2235
  fromEnum ARM64_INTRIN_VLD2Q_S32 = 2236
  fromEnum ARM64_INTRIN_VLD2_U8 = 2237
  fromEnum ARM64_INTRIN_VLD2Q_U8 = 2238
  fromEnum ARM64_INTRIN_VLD2_U16 = 2239
  fromEnum ARM64_INTRIN_VLD2Q_U16 = 2240
  fromEnum ARM64_INTRIN_VLD2_U32 = 2241
  fromEnum ARM64_INTRIN_VLD2Q_U32 = 2242
  fromEnum ARM64_INTRIN_VLD2_F16 = 2243
  fromEnum ARM64_INTRIN_VLD2Q_F16 = 2244
  fromEnum ARM64_INTRIN_VLD2_F32 = 2245
  fromEnum ARM64_INTRIN_VLD2Q_F32 = 2246
  fromEnum ARM64_INTRIN_VLD2_P8 = 2247
  fromEnum ARM64_INTRIN_VLD2Q_P8 = 2248
  fromEnum ARM64_INTRIN_VLD2_P16 = 2249
  fromEnum ARM64_INTRIN_VLD2Q_P16 = 2250
  fromEnum ARM64_INTRIN_VLD2_S64 = 2251
  fromEnum ARM64_INTRIN_VLD2_U64 = 2252
  fromEnum ARM64_INTRIN_VLD2_P64 = 2253
  fromEnum ARM64_INTRIN_VLD2Q_S64 = 2254
  fromEnum ARM64_INTRIN_VLD2Q_U64 = 2255
  fromEnum ARM64_INTRIN_VLD2Q_P64 = 2256
  fromEnum ARM64_INTRIN_VLD2_F64 = 2257
  fromEnum ARM64_INTRIN_VLD2Q_F64 = 2258
  fromEnum ARM64_INTRIN_VLD3_S8 = 2259
  fromEnum ARM64_INTRIN_VLD3Q_S8 = 2260
  fromEnum ARM64_INTRIN_VLD3_S16 = 2261
  fromEnum ARM64_INTRIN_VLD3Q_S16 = 2262
  fromEnum ARM64_INTRIN_VLD3_S32 = 2263
  fromEnum ARM64_INTRIN_VLD3Q_S32 = 2264
  fromEnum ARM64_INTRIN_VLD3_U8 = 2265
  fromEnum ARM64_INTRIN_VLD3Q_U8 = 2266
  fromEnum ARM64_INTRIN_VLD3_U16 = 2267
  fromEnum ARM64_INTRIN_VLD3Q_U16 = 2268
  fromEnum ARM64_INTRIN_VLD3_U32 = 2269
  fromEnum ARM64_INTRIN_VLD3Q_U32 = 2270
  fromEnum ARM64_INTRIN_VLD3_F16 = 2271
  fromEnum ARM64_INTRIN_VLD3Q_F16 = 2272
  fromEnum ARM64_INTRIN_VLD3_F32 = 2273
  fromEnum ARM64_INTRIN_VLD3Q_F32 = 2274
  fromEnum ARM64_INTRIN_VLD3_P8 = 2275
  fromEnum ARM64_INTRIN_VLD3Q_P8 = 2276
  fromEnum ARM64_INTRIN_VLD3_P16 = 2277
  fromEnum ARM64_INTRIN_VLD3Q_P16 = 2278
  fromEnum ARM64_INTRIN_VLD3_S64 = 2279
  fromEnum ARM64_INTRIN_VLD3_U64 = 2280
  fromEnum ARM64_INTRIN_VLD3_P64 = 2281
  fromEnum ARM64_INTRIN_VLD3Q_S64 = 2282
  fromEnum ARM64_INTRIN_VLD3Q_U64 = 2283
  fromEnum ARM64_INTRIN_VLD3Q_P64 = 2284
  fromEnum ARM64_INTRIN_VLD3_F64 = 2285
  fromEnum ARM64_INTRIN_VLD3Q_F64 = 2286
  fromEnum ARM64_INTRIN_VLD4_S8 = 2287
  fromEnum ARM64_INTRIN_VLD4Q_S8 = 2288
  fromEnum ARM64_INTRIN_VLD4_S16 = 2289
  fromEnum ARM64_INTRIN_VLD4Q_S16 = 2290
  fromEnum ARM64_INTRIN_VLD4_S32 = 2291
  fromEnum ARM64_INTRIN_VLD4Q_S32 = 2292
  fromEnum ARM64_INTRIN_VLD4_U8 = 2293
  fromEnum ARM64_INTRIN_VLD4Q_U8 = 2294
  fromEnum ARM64_INTRIN_VLD4_U16 = 2295
  fromEnum ARM64_INTRIN_VLD4Q_U16 = 2296
  fromEnum ARM64_INTRIN_VLD4_U32 = 2297
  fromEnum ARM64_INTRIN_VLD4Q_U32 = 2298
  fromEnum ARM64_INTRIN_VLD4_F16 = 2299
  fromEnum ARM64_INTRIN_VLD4Q_F16 = 2300
  fromEnum ARM64_INTRIN_VLD4_F32 = 2301
  fromEnum ARM64_INTRIN_VLD4Q_F32 = 2302
  fromEnum ARM64_INTRIN_VLD4_P8 = 2303
  fromEnum ARM64_INTRIN_VLD4Q_P8 = 2304
  fromEnum ARM64_INTRIN_VLD4_P16 = 2305
  fromEnum ARM64_INTRIN_VLD4Q_P16 = 2306
  fromEnum ARM64_INTRIN_VLD4_S64 = 2307
  fromEnum ARM64_INTRIN_VLD4_U64 = 2308
  fromEnum ARM64_INTRIN_VLD4_P64 = 2309
  fromEnum ARM64_INTRIN_VLD4Q_S64 = 2310
  fromEnum ARM64_INTRIN_VLD4Q_U64 = 2311
  fromEnum ARM64_INTRIN_VLD4Q_P64 = 2312
  fromEnum ARM64_INTRIN_VLD4_F64 = 2313
  fromEnum ARM64_INTRIN_VLD4Q_F64 = 2314
  fromEnum ARM64_INTRIN_VLD2_DUP_S8 = 2315
  fromEnum ARM64_INTRIN_VLD2Q_DUP_S8 = 2316
  fromEnum ARM64_INTRIN_VLD2_DUP_S16 = 2317
  fromEnum ARM64_INTRIN_VLD2Q_DUP_S16 = 2318
  fromEnum ARM64_INTRIN_VLD2_DUP_S32 = 2319
  fromEnum ARM64_INTRIN_VLD2Q_DUP_S32 = 2320
  fromEnum ARM64_INTRIN_VLD2_DUP_U8 = 2321
  fromEnum ARM64_INTRIN_VLD2Q_DUP_U8 = 2322
  fromEnum ARM64_INTRIN_VLD2_DUP_U16 = 2323
  fromEnum ARM64_INTRIN_VLD2Q_DUP_U16 = 2324
  fromEnum ARM64_INTRIN_VLD2_DUP_U32 = 2325
  fromEnum ARM64_INTRIN_VLD2Q_DUP_U32 = 2326
  fromEnum ARM64_INTRIN_VLD2_DUP_F16 = 2327
  fromEnum ARM64_INTRIN_VLD2Q_DUP_F16 = 2328
  fromEnum ARM64_INTRIN_VLD2_DUP_F32 = 2329
  fromEnum ARM64_INTRIN_VLD2Q_DUP_F32 = 2330
  fromEnum ARM64_INTRIN_VLD2_DUP_P8 = 2331
  fromEnum ARM64_INTRIN_VLD2Q_DUP_P8 = 2332
  fromEnum ARM64_INTRIN_VLD2_DUP_P16 = 2333
  fromEnum ARM64_INTRIN_VLD2Q_DUP_P16 = 2334
  fromEnum ARM64_INTRIN_VLD2_DUP_S64 = 2335
  fromEnum ARM64_INTRIN_VLD2_DUP_U64 = 2336
  fromEnum ARM64_INTRIN_VLD2_DUP_P64 = 2337
  fromEnum ARM64_INTRIN_VLD2Q_DUP_S64 = 2338
  fromEnum ARM64_INTRIN_VLD2Q_DUP_U64 = 2339
  fromEnum ARM64_INTRIN_VLD2Q_DUP_P64 = 2340
  fromEnum ARM64_INTRIN_VLD2_DUP_F64 = 2341
  fromEnum ARM64_INTRIN_VLD2Q_DUP_F64 = 2342
  fromEnum ARM64_INTRIN_VLD3_DUP_S8 = 2343
  fromEnum ARM64_INTRIN_VLD3Q_DUP_S8 = 2344
  fromEnum ARM64_INTRIN_VLD3_DUP_S16 = 2345
  fromEnum ARM64_INTRIN_VLD3Q_DUP_S16 = 2346
  fromEnum ARM64_INTRIN_VLD3_DUP_S32 = 2347
  fromEnum ARM64_INTRIN_VLD3Q_DUP_S32 = 2348
  fromEnum ARM64_INTRIN_VLD3_DUP_U8 = 2349
  fromEnum ARM64_INTRIN_VLD3Q_DUP_U8 = 2350
  fromEnum ARM64_INTRIN_VLD3_DUP_U16 = 2351
  fromEnum ARM64_INTRIN_VLD3Q_DUP_U16 = 2352
  fromEnum ARM64_INTRIN_VLD3_DUP_U32 = 2353
  fromEnum ARM64_INTRIN_VLD3Q_DUP_U32 = 2354
  fromEnum ARM64_INTRIN_VLD3_DUP_F16 = 2355
  fromEnum ARM64_INTRIN_VLD3Q_DUP_F16 = 2356
  fromEnum ARM64_INTRIN_VLD3_DUP_F32 = 2357
  fromEnum ARM64_INTRIN_VLD3Q_DUP_F32 = 2358
  fromEnum ARM64_INTRIN_VLD3_DUP_P8 = 2359
  fromEnum ARM64_INTRIN_VLD3Q_DUP_P8 = 2360
  fromEnum ARM64_INTRIN_VLD3_DUP_P16 = 2361
  fromEnum ARM64_INTRIN_VLD3Q_DUP_P16 = 2362
  fromEnum ARM64_INTRIN_VLD3_DUP_S64 = 2363
  fromEnum ARM64_INTRIN_VLD3_DUP_U64 = 2364
  fromEnum ARM64_INTRIN_VLD3_DUP_P64 = 2365
  fromEnum ARM64_INTRIN_VLD3Q_DUP_S64 = 2366
  fromEnum ARM64_INTRIN_VLD3Q_DUP_U64 = 2367
  fromEnum ARM64_INTRIN_VLD3Q_DUP_P64 = 2368
  fromEnum ARM64_INTRIN_VLD3_DUP_F64 = 2369
  fromEnum ARM64_INTRIN_VLD3Q_DUP_F64 = 2370
  fromEnum ARM64_INTRIN_VLD4_DUP_S8 = 2371
  fromEnum ARM64_INTRIN_VLD4Q_DUP_S8 = 2372
  fromEnum ARM64_INTRIN_VLD4_DUP_S16 = 2373
  fromEnum ARM64_INTRIN_VLD4Q_DUP_S16 = 2374
  fromEnum ARM64_INTRIN_VLD4_DUP_S32 = 2375
  fromEnum ARM64_INTRIN_VLD4Q_DUP_S32 = 2376
  fromEnum ARM64_INTRIN_VLD4_DUP_U8 = 2377
  fromEnum ARM64_INTRIN_VLD4Q_DUP_U8 = 2378
  fromEnum ARM64_INTRIN_VLD4_DUP_U16 = 2379
  fromEnum ARM64_INTRIN_VLD4Q_DUP_U16 = 2380
  fromEnum ARM64_INTRIN_VLD4_DUP_U32 = 2381
  fromEnum ARM64_INTRIN_VLD4Q_DUP_U32 = 2382
  fromEnum ARM64_INTRIN_VLD4_DUP_F16 = 2383
  fromEnum ARM64_INTRIN_VLD4Q_DUP_F16 = 2384
  fromEnum ARM64_INTRIN_VLD4_DUP_F32 = 2385
  fromEnum ARM64_INTRIN_VLD4Q_DUP_F32 = 2386
  fromEnum ARM64_INTRIN_VLD4_DUP_P8 = 2387
  fromEnum ARM64_INTRIN_VLD4Q_DUP_P8 = 2388
  fromEnum ARM64_INTRIN_VLD4_DUP_P16 = 2389
  fromEnum ARM64_INTRIN_VLD4Q_DUP_P16 = 2390
  fromEnum ARM64_INTRIN_VLD4_DUP_S64 = 2391
  fromEnum ARM64_INTRIN_VLD4_DUP_U64 = 2392
  fromEnum ARM64_INTRIN_VLD4_DUP_P64 = 2393
  fromEnum ARM64_INTRIN_VLD4Q_DUP_S64 = 2394
  fromEnum ARM64_INTRIN_VLD4Q_DUP_U64 = 2395
  fromEnum ARM64_INTRIN_VLD4Q_DUP_P64 = 2396
  fromEnum ARM64_INTRIN_VLD4_DUP_F64 = 2397
  fromEnum ARM64_INTRIN_VLD4Q_DUP_F64 = 2398
  fromEnum ARM64_INTRIN_VST2_S8 = 2399
  fromEnum ARM64_INTRIN_VST2Q_S8 = 2400
  fromEnum ARM64_INTRIN_VST2_S16 = 2401
  fromEnum ARM64_INTRIN_VST2Q_S16 = 2402
  fromEnum ARM64_INTRIN_VST2_S32 = 2403
  fromEnum ARM64_INTRIN_VST2Q_S32 = 2404
  fromEnum ARM64_INTRIN_VST2_U8 = 2405
  fromEnum ARM64_INTRIN_VST2Q_U8 = 2406
  fromEnum ARM64_INTRIN_VST2_U16 = 2407
  fromEnum ARM64_INTRIN_VST2Q_U16 = 2408
  fromEnum ARM64_INTRIN_VST2_U32 = 2409
  fromEnum ARM64_INTRIN_VST2Q_U32 = 2410
  fromEnum ARM64_INTRIN_VST2_F16 = 2411
  fromEnum ARM64_INTRIN_VST2Q_F16 = 2412
  fromEnum ARM64_INTRIN_VST2_F32 = 2413
  fromEnum ARM64_INTRIN_VST2Q_F32 = 2414
  fromEnum ARM64_INTRIN_VST2_P8 = 2415
  fromEnum ARM64_INTRIN_VST2Q_P8 = 2416
  fromEnum ARM64_INTRIN_VST2_P16 = 2417
  fromEnum ARM64_INTRIN_VST2Q_P16 = 2418
  fromEnum ARM64_INTRIN_VST2_S64 = 2419
  fromEnum ARM64_INTRIN_VST2_U64 = 2420
  fromEnum ARM64_INTRIN_VST2_P64 = 2421
  fromEnum ARM64_INTRIN_VST2Q_S64 = 2422
  fromEnum ARM64_INTRIN_VST2Q_U64 = 2423
  fromEnum ARM64_INTRIN_VST2Q_P64 = 2424
  fromEnum ARM64_INTRIN_VST2_F64 = 2425
  fromEnum ARM64_INTRIN_VST2Q_F64 = 2426
  fromEnum ARM64_INTRIN_VST3_S8 = 2427
  fromEnum ARM64_INTRIN_VST3Q_S8 = 2428
  fromEnum ARM64_INTRIN_VST3_S16 = 2429
  fromEnum ARM64_INTRIN_VST3Q_S16 = 2430
  fromEnum ARM64_INTRIN_VST3_S32 = 2431
  fromEnum ARM64_INTRIN_VST3Q_S32 = 2432
  fromEnum ARM64_INTRIN_VST3_U8 = 2433
  fromEnum ARM64_INTRIN_VST3Q_U8 = 2434
  fromEnum ARM64_INTRIN_VST3_U16 = 2435
  fromEnum ARM64_INTRIN_VST3Q_U16 = 2436
  fromEnum ARM64_INTRIN_VST3_U32 = 2437
  fromEnum ARM64_INTRIN_VST3Q_U32 = 2438
  fromEnum ARM64_INTRIN_VST3_F16 = 2439
  fromEnum ARM64_INTRIN_VST3Q_F16 = 2440
  fromEnum ARM64_INTRIN_VST3_F32 = 2441
  fromEnum ARM64_INTRIN_VST3Q_F32 = 2442
  fromEnum ARM64_INTRIN_VST3_P8 = 2443
  fromEnum ARM64_INTRIN_VST3Q_P8 = 2444
  fromEnum ARM64_INTRIN_VST3_P16 = 2445
  fromEnum ARM64_INTRIN_VST3Q_P16 = 2446
  fromEnum ARM64_INTRIN_VST3_S64 = 2447
  fromEnum ARM64_INTRIN_VST3_U64 = 2448
  fromEnum ARM64_INTRIN_VST3_P64 = 2449
  fromEnum ARM64_INTRIN_VST3Q_S64 = 2450
  fromEnum ARM64_INTRIN_VST3Q_U64 = 2451
  fromEnum ARM64_INTRIN_VST3Q_P64 = 2452
  fromEnum ARM64_INTRIN_VST3_F64 = 2453
  fromEnum ARM64_INTRIN_VST3Q_F64 = 2454
  fromEnum ARM64_INTRIN_VST4_S8 = 2455
  fromEnum ARM64_INTRIN_VST4Q_S8 = 2456
  fromEnum ARM64_INTRIN_VST4_S16 = 2457
  fromEnum ARM64_INTRIN_VST4Q_S16 = 2458
  fromEnum ARM64_INTRIN_VST4_S32 = 2459
  fromEnum ARM64_INTRIN_VST4Q_S32 = 2460
  fromEnum ARM64_INTRIN_VST4_U8 = 2461
  fromEnum ARM64_INTRIN_VST4Q_U8 = 2462
  fromEnum ARM64_INTRIN_VST4_U16 = 2463
  fromEnum ARM64_INTRIN_VST4Q_U16 = 2464
  fromEnum ARM64_INTRIN_VST4_U32 = 2465
  fromEnum ARM64_INTRIN_VST4Q_U32 = 2466
  fromEnum ARM64_INTRIN_VST4_F16 = 2467
  fromEnum ARM64_INTRIN_VST4Q_F16 = 2468
  fromEnum ARM64_INTRIN_VST4_F32 = 2469
  fromEnum ARM64_INTRIN_VST4Q_F32 = 2470
  fromEnum ARM64_INTRIN_VST4_P8 = 2471
  fromEnum ARM64_INTRIN_VST4Q_P8 = 2472
  fromEnum ARM64_INTRIN_VST4_P16 = 2473
  fromEnum ARM64_INTRIN_VST4Q_P16 = 2474
  fromEnum ARM64_INTRIN_VST4_S64 = 2475
  fromEnum ARM64_INTRIN_VST4_U64 = 2476
  fromEnum ARM64_INTRIN_VST4_P64 = 2477
  fromEnum ARM64_INTRIN_VST4Q_S64 = 2478
  fromEnum ARM64_INTRIN_VST4Q_U64 = 2479
  fromEnum ARM64_INTRIN_VST4Q_P64 = 2480
  fromEnum ARM64_INTRIN_VST4_F64 = 2481
  fromEnum ARM64_INTRIN_VST4Q_F64 = 2482
  fromEnum ARM64_INTRIN_VLD2_LANE_S16 = 2483
  fromEnum ARM64_INTRIN_VLD2Q_LANE_S16 = 2484
  fromEnum ARM64_INTRIN_VLD2_LANE_S32 = 2485
  fromEnum ARM64_INTRIN_VLD2Q_LANE_S32 = 2486
  fromEnum ARM64_INTRIN_VLD2_LANE_U16 = 2487
  fromEnum ARM64_INTRIN_VLD2Q_LANE_U16 = 2488
  fromEnum ARM64_INTRIN_VLD2_LANE_U32 = 2489
  fromEnum ARM64_INTRIN_VLD2Q_LANE_U32 = 2490
  fromEnum ARM64_INTRIN_VLD2_LANE_F16 = 2491
  fromEnum ARM64_INTRIN_VLD2Q_LANE_F16 = 2492
  fromEnum ARM64_INTRIN_VLD2_LANE_F32 = 2493
  fromEnum ARM64_INTRIN_VLD2Q_LANE_F32 = 2494
  fromEnum ARM64_INTRIN_VLD2_LANE_P16 = 2495
  fromEnum ARM64_INTRIN_VLD2Q_LANE_P16 = 2496
  fromEnum ARM64_INTRIN_VLD2_LANE_S8 = 2497
  fromEnum ARM64_INTRIN_VLD2_LANE_U8 = 2498
  fromEnum ARM64_INTRIN_VLD2_LANE_P8 = 2499
  fromEnum ARM64_INTRIN_VLD2Q_LANE_S8 = 2500
  fromEnum ARM64_INTRIN_VLD2Q_LANE_U8 = 2501
  fromEnum ARM64_INTRIN_VLD2Q_LANE_P8 = 2502
  fromEnum ARM64_INTRIN_VLD2_LANE_S64 = 2503
  fromEnum ARM64_INTRIN_VLD2Q_LANE_S64 = 2504
  fromEnum ARM64_INTRIN_VLD2_LANE_U64 = 2505
  fromEnum ARM64_INTRIN_VLD2Q_LANE_U64 = 2506
  fromEnum ARM64_INTRIN_VLD2_LANE_P64 = 2507
  fromEnum ARM64_INTRIN_VLD2Q_LANE_P64 = 2508
  fromEnum ARM64_INTRIN_VLD2_LANE_F64 = 2509
  fromEnum ARM64_INTRIN_VLD2Q_LANE_F64 = 2510
  fromEnum ARM64_INTRIN_VLD3_LANE_S16 = 2511
  fromEnum ARM64_INTRIN_VLD3Q_LANE_S16 = 2512
  fromEnum ARM64_INTRIN_VLD3_LANE_S32 = 2513
  fromEnum ARM64_INTRIN_VLD3Q_LANE_S32 = 2514
  fromEnum ARM64_INTRIN_VLD3_LANE_U16 = 2515
  fromEnum ARM64_INTRIN_VLD3Q_LANE_U16 = 2516
  fromEnum ARM64_INTRIN_VLD3_LANE_U32 = 2517
  fromEnum ARM64_INTRIN_VLD3Q_LANE_U32 = 2518
  fromEnum ARM64_INTRIN_VLD3_LANE_F16 = 2519
  fromEnum ARM64_INTRIN_VLD3Q_LANE_F16 = 2520
  fromEnum ARM64_INTRIN_VLD3_LANE_F32 = 2521
  fromEnum ARM64_INTRIN_VLD3Q_LANE_F32 = 2522
  fromEnum ARM64_INTRIN_VLD3_LANE_P16 = 2523
  fromEnum ARM64_INTRIN_VLD3Q_LANE_P16 = 2524
  fromEnum ARM64_INTRIN_VLD3_LANE_S8 = 2525
  fromEnum ARM64_INTRIN_VLD3_LANE_U8 = 2526
  fromEnum ARM64_INTRIN_VLD3_LANE_P8 = 2527
  fromEnum ARM64_INTRIN_VLD3Q_LANE_S8 = 2528
  fromEnum ARM64_INTRIN_VLD3Q_LANE_U8 = 2529
  fromEnum ARM64_INTRIN_VLD3Q_LANE_P8 = 2530
  fromEnum ARM64_INTRIN_VLD3_LANE_S64 = 2531
  fromEnum ARM64_INTRIN_VLD3Q_LANE_S64 = 2532
  fromEnum ARM64_INTRIN_VLD3_LANE_U64 = 2533
  fromEnum ARM64_INTRIN_VLD3Q_LANE_U64 = 2534
  fromEnum ARM64_INTRIN_VLD3_LANE_P64 = 2535
  fromEnum ARM64_INTRIN_VLD3Q_LANE_P64 = 2536
  fromEnum ARM64_INTRIN_VLD3_LANE_F64 = 2537
  fromEnum ARM64_INTRIN_VLD3Q_LANE_F64 = 2538
  fromEnum ARM64_INTRIN_VLD4_LANE_S16 = 2539
  fromEnum ARM64_INTRIN_VLD4Q_LANE_S16 = 2540
  fromEnum ARM64_INTRIN_VLD4_LANE_S32 = 2541
  fromEnum ARM64_INTRIN_VLD4Q_LANE_S32 = 2542
  fromEnum ARM64_INTRIN_VLD4_LANE_U16 = 2543
  fromEnum ARM64_INTRIN_VLD4Q_LANE_U16 = 2544
  fromEnum ARM64_INTRIN_VLD4_LANE_U32 = 2545
  fromEnum ARM64_INTRIN_VLD4Q_LANE_U32 = 2546
  fromEnum ARM64_INTRIN_VLD4_LANE_F16 = 2547
  fromEnum ARM64_INTRIN_VLD4Q_LANE_F16 = 2548
  fromEnum ARM64_INTRIN_VLD4_LANE_F32 = 2549
  fromEnum ARM64_INTRIN_VLD4Q_LANE_F32 = 2550
  fromEnum ARM64_INTRIN_VLD4_LANE_P16 = 2551
  fromEnum ARM64_INTRIN_VLD4Q_LANE_P16 = 2552
  fromEnum ARM64_INTRIN_VLD4_LANE_S8 = 2553
  fromEnum ARM64_INTRIN_VLD4_LANE_U8 = 2554
  fromEnum ARM64_INTRIN_VLD4_LANE_P8 = 2555
  fromEnum ARM64_INTRIN_VLD4Q_LANE_S8 = 2556
  fromEnum ARM64_INTRIN_VLD4Q_LANE_U8 = 2557
  fromEnum ARM64_INTRIN_VLD4Q_LANE_P8 = 2558
  fromEnum ARM64_INTRIN_VLD4_LANE_S64 = 2559
  fromEnum ARM64_INTRIN_VLD4Q_LANE_S64 = 2560
  fromEnum ARM64_INTRIN_VLD4_LANE_U64 = 2561
  fromEnum ARM64_INTRIN_VLD4Q_LANE_U64 = 2562
  fromEnum ARM64_INTRIN_VLD4_LANE_P64 = 2563
  fromEnum ARM64_INTRIN_VLD4Q_LANE_P64 = 2564
  fromEnum ARM64_INTRIN_VLD4_LANE_F64 = 2565
  fromEnum ARM64_INTRIN_VLD4Q_LANE_F64 = 2566
  fromEnum ARM64_INTRIN_VST2_LANE_S8 = 2567
  fromEnum ARM64_INTRIN_VST2_LANE_U8 = 2568
  fromEnum ARM64_INTRIN_VST2_LANE_P8 = 2569
  fromEnum ARM64_INTRIN_VST3_LANE_S8 = 2570
  fromEnum ARM64_INTRIN_VST3_LANE_U8 = 2571
  fromEnum ARM64_INTRIN_VST3_LANE_P8 = 2572
  fromEnum ARM64_INTRIN_VST4_LANE_S8 = 2573
  fromEnum ARM64_INTRIN_VST4_LANE_U8 = 2574
  fromEnum ARM64_INTRIN_VST4_LANE_P8 = 2575
  fromEnum ARM64_INTRIN_VST2_LANE_S16 = 2576
  fromEnum ARM64_INTRIN_VST2Q_LANE_S16 = 2577
  fromEnum ARM64_INTRIN_VST2_LANE_S32 = 2578
  fromEnum ARM64_INTRIN_VST2Q_LANE_S32 = 2579
  fromEnum ARM64_INTRIN_VST2_LANE_U16 = 2580
  fromEnum ARM64_INTRIN_VST2Q_LANE_U16 = 2581
  fromEnum ARM64_INTRIN_VST2_LANE_U32 = 2582
  fromEnum ARM64_INTRIN_VST2Q_LANE_U32 = 2583
  fromEnum ARM64_INTRIN_VST2_LANE_F16 = 2584
  fromEnum ARM64_INTRIN_VST2Q_LANE_F16 = 2585
  fromEnum ARM64_INTRIN_VST2_LANE_F32 = 2586
  fromEnum ARM64_INTRIN_VST2Q_LANE_F32 = 2587
  fromEnum ARM64_INTRIN_VST2_LANE_P16 = 2588
  fromEnum ARM64_INTRIN_VST2Q_LANE_P16 = 2589
  fromEnum ARM64_INTRIN_VST2Q_LANE_S8 = 2590
  fromEnum ARM64_INTRIN_VST2Q_LANE_U8 = 2591
  fromEnum ARM64_INTRIN_VST2Q_LANE_P8 = 2592
  fromEnum ARM64_INTRIN_VST2_LANE_S64 = 2593
  fromEnum ARM64_INTRIN_VST2Q_LANE_S64 = 2594
  fromEnum ARM64_INTRIN_VST2_LANE_U64 = 2595
  fromEnum ARM64_INTRIN_VST2Q_LANE_U64 = 2596
  fromEnum ARM64_INTRIN_VST2_LANE_P64 = 2597
  fromEnum ARM64_INTRIN_VST2Q_LANE_P64 = 2598
  fromEnum ARM64_INTRIN_VST2_LANE_F64 = 2599
  fromEnum ARM64_INTRIN_VST2Q_LANE_F64 = 2600
  fromEnum ARM64_INTRIN_VST3_LANE_S16 = 2601
  fromEnum ARM64_INTRIN_VST3Q_LANE_S16 = 2602
  fromEnum ARM64_INTRIN_VST3_LANE_S32 = 2603
  fromEnum ARM64_INTRIN_VST3Q_LANE_S32 = 2604
  fromEnum ARM64_INTRIN_VST3_LANE_U16 = 2605
  fromEnum ARM64_INTRIN_VST3Q_LANE_U16 = 2606
  fromEnum ARM64_INTRIN_VST3_LANE_U32 = 2607
  fromEnum ARM64_INTRIN_VST3Q_LANE_U32 = 2608
  fromEnum ARM64_INTRIN_VST3_LANE_F16 = 2609
  fromEnum ARM64_INTRIN_VST3Q_LANE_F16 = 2610
  fromEnum ARM64_INTRIN_VST3_LANE_F32 = 2611
  fromEnum ARM64_INTRIN_VST3Q_LANE_F32 = 2612
  fromEnum ARM64_INTRIN_VST3_LANE_P16 = 2613
  fromEnum ARM64_INTRIN_VST3Q_LANE_P16 = 2614
  fromEnum ARM64_INTRIN_VST3Q_LANE_S8 = 2615
  fromEnum ARM64_INTRIN_VST3Q_LANE_U8 = 2616
  fromEnum ARM64_INTRIN_VST3Q_LANE_P8 = 2617
  fromEnum ARM64_INTRIN_VST3_LANE_S64 = 2618
  fromEnum ARM64_INTRIN_VST3Q_LANE_S64 = 2619
  fromEnum ARM64_INTRIN_VST3_LANE_U64 = 2620
  fromEnum ARM64_INTRIN_VST3Q_LANE_U64 = 2621
  fromEnum ARM64_INTRIN_VST3_LANE_P64 = 2622
  fromEnum ARM64_INTRIN_VST3Q_LANE_P64 = 2623
  fromEnum ARM64_INTRIN_VST3_LANE_F64 = 2624
  fromEnum ARM64_INTRIN_VST3Q_LANE_F64 = 2625
  fromEnum ARM64_INTRIN_VST4_LANE_S16 = 2626
  fromEnum ARM64_INTRIN_VST4Q_LANE_S16 = 2627
  fromEnum ARM64_INTRIN_VST4_LANE_S32 = 2628
  fromEnum ARM64_INTRIN_VST4Q_LANE_S32 = 2629
  fromEnum ARM64_INTRIN_VST4_LANE_U16 = 2630
  fromEnum ARM64_INTRIN_VST4Q_LANE_U16 = 2631
  fromEnum ARM64_INTRIN_VST4_LANE_U32 = 2632
  fromEnum ARM64_INTRIN_VST4Q_LANE_U32 = 2633
  fromEnum ARM64_INTRIN_VST4_LANE_F16 = 2634
  fromEnum ARM64_INTRIN_VST4Q_LANE_F16 = 2635
  fromEnum ARM64_INTRIN_VST4_LANE_F32 = 2636
  fromEnum ARM64_INTRIN_VST4Q_LANE_F32 = 2637
  fromEnum ARM64_INTRIN_VST4_LANE_P16 = 2638
  fromEnum ARM64_INTRIN_VST4Q_LANE_P16 = 2639
  fromEnum ARM64_INTRIN_VST4Q_LANE_S8 = 2640
  fromEnum ARM64_INTRIN_VST4Q_LANE_U8 = 2641
  fromEnum ARM64_INTRIN_VST4Q_LANE_P8 = 2642
  fromEnum ARM64_INTRIN_VST4_LANE_S64 = 2643
  fromEnum ARM64_INTRIN_VST4Q_LANE_S64 = 2644
  fromEnum ARM64_INTRIN_VST4_LANE_U64 = 2645
  fromEnum ARM64_INTRIN_VST4Q_LANE_U64 = 2646
  fromEnum ARM64_INTRIN_VST4_LANE_P64 = 2647
  fromEnum ARM64_INTRIN_VST4Q_LANE_P64 = 2648
  fromEnum ARM64_INTRIN_VST4_LANE_F64 = 2649
  fromEnum ARM64_INTRIN_VST4Q_LANE_F64 = 2650
  fromEnum ARM64_INTRIN_VST1_S8_X2 = 2651
  fromEnum ARM64_INTRIN_VST1Q_S8_X2 = 2652
  fromEnum ARM64_INTRIN_VST1_S16_X2 = 2653
  fromEnum ARM64_INTRIN_VST1Q_S16_X2 = 2654
  fromEnum ARM64_INTRIN_VST1_S32_X2 = 2655
  fromEnum ARM64_INTRIN_VST1Q_S32_X2 = 2656
  fromEnum ARM64_INTRIN_VST1_U8_X2 = 2657
  fromEnum ARM64_INTRIN_VST1Q_U8_X2 = 2658
  fromEnum ARM64_INTRIN_VST1_U16_X2 = 2659
  fromEnum ARM64_INTRIN_VST1Q_U16_X2 = 2660
  fromEnum ARM64_INTRIN_VST1_U32_X2 = 2661
  fromEnum ARM64_INTRIN_VST1Q_U32_X2 = 2662
  fromEnum ARM64_INTRIN_VST1_F16_X2 = 2663
  fromEnum ARM64_INTRIN_VST1Q_F16_X2 = 2664
  fromEnum ARM64_INTRIN_VST1_F32_X2 = 2665
  fromEnum ARM64_INTRIN_VST1Q_F32_X2 = 2666
  fromEnum ARM64_INTRIN_VST1_P8_X2 = 2667
  fromEnum ARM64_INTRIN_VST1Q_P8_X2 = 2668
  fromEnum ARM64_INTRIN_VST1_P16_X2 = 2669
  fromEnum ARM64_INTRIN_VST1Q_P16_X2 = 2670
  fromEnum ARM64_INTRIN_VST1_S64_X2 = 2671
  fromEnum ARM64_INTRIN_VST1_U64_X2 = 2672
  fromEnum ARM64_INTRIN_VST1_P64_X2 = 2673
  fromEnum ARM64_INTRIN_VST1Q_S64_X2 = 2674
  fromEnum ARM64_INTRIN_VST1Q_U64_X2 = 2675
  fromEnum ARM64_INTRIN_VST1Q_P64_X2 = 2676
  fromEnum ARM64_INTRIN_VST1_F64_X2 = 2677
  fromEnum ARM64_INTRIN_VST1Q_F64_X2 = 2678
  fromEnum ARM64_INTRIN_VST1_S8_X3 = 2679
  fromEnum ARM64_INTRIN_VST1Q_S8_X3 = 2680
  fromEnum ARM64_INTRIN_VST1_S16_X3 = 2681
  fromEnum ARM64_INTRIN_VST1Q_S16_X3 = 2682
  fromEnum ARM64_INTRIN_VST1_S32_X3 = 2683
  fromEnum ARM64_INTRIN_VST1Q_S32_X3 = 2684
  fromEnum ARM64_INTRIN_VST1_U8_X3 = 2685
  fromEnum ARM64_INTRIN_VST1Q_U8_X3 = 2686
  fromEnum ARM64_INTRIN_VST1_U16_X3 = 2687
  fromEnum ARM64_INTRIN_VST1Q_U16_X3 = 2688
  fromEnum ARM64_INTRIN_VST1_U32_X3 = 2689
  fromEnum ARM64_INTRIN_VST1Q_U32_X3 = 2690
  fromEnum ARM64_INTRIN_VST1_F16_X3 = 2691
  fromEnum ARM64_INTRIN_VST1Q_F16_X3 = 2692
  fromEnum ARM64_INTRIN_VST1_F32_X3 = 2693
  fromEnum ARM64_INTRIN_VST1Q_F32_X3 = 2694
  fromEnum ARM64_INTRIN_VST1_P8_X3 = 2695
  fromEnum ARM64_INTRIN_VST1Q_P8_X3 = 2696
  fromEnum ARM64_INTRIN_VST1_P16_X3 = 2697
  fromEnum ARM64_INTRIN_VST1Q_P16_X3 = 2698
  fromEnum ARM64_INTRIN_VST1_S64_X3 = 2699
  fromEnum ARM64_INTRIN_VST1_U64_X3 = 2700
  fromEnum ARM64_INTRIN_VST1_P64_X3 = 2701
  fromEnum ARM64_INTRIN_VST1Q_S64_X3 = 2702
  fromEnum ARM64_INTRIN_VST1Q_U64_X3 = 2703
  fromEnum ARM64_INTRIN_VST1Q_P64_X3 = 2704
  fromEnum ARM64_INTRIN_VST1_F64_X3 = 2705
  fromEnum ARM64_INTRIN_VST1Q_F64_X3 = 2706
  fromEnum ARM64_INTRIN_VST1_S8_X4 = 2707
  fromEnum ARM64_INTRIN_VST1Q_S8_X4 = 2708
  fromEnum ARM64_INTRIN_VST1_S16_X4 = 2709
  fromEnum ARM64_INTRIN_VST1Q_S16_X4 = 2710
  fromEnum ARM64_INTRIN_VST1_S32_X4 = 2711
  fromEnum ARM64_INTRIN_VST1Q_S32_X4 = 2712
  fromEnum ARM64_INTRIN_VST1_U8_X4 = 2713
  fromEnum ARM64_INTRIN_VST1Q_U8_X4 = 2714
  fromEnum ARM64_INTRIN_VST1_U16_X4 = 2715
  fromEnum ARM64_INTRIN_VST1Q_U16_X4 = 2716
  fromEnum ARM64_INTRIN_VST1_U32_X4 = 2717
  fromEnum ARM64_INTRIN_VST1Q_U32_X4 = 2718
  fromEnum ARM64_INTRIN_VST1_F16_X4 = 2719
  fromEnum ARM64_INTRIN_VST1Q_F16_X4 = 2720
  fromEnum ARM64_INTRIN_VST1_F32_X4 = 2721
  fromEnum ARM64_INTRIN_VST1Q_F32_X4 = 2722
  fromEnum ARM64_INTRIN_VST1_P8_X4 = 2723
  fromEnum ARM64_INTRIN_VST1Q_P8_X4 = 2724
  fromEnum ARM64_INTRIN_VST1_P16_X4 = 2725
  fromEnum ARM64_INTRIN_VST1Q_P16_X4 = 2726
  fromEnum ARM64_INTRIN_VST1_S64_X4 = 2727
  fromEnum ARM64_INTRIN_VST1_U64_X4 = 2728
  fromEnum ARM64_INTRIN_VST1_P64_X4 = 2729
  fromEnum ARM64_INTRIN_VST1Q_S64_X4 = 2730
  fromEnum ARM64_INTRIN_VST1Q_U64_X4 = 2731
  fromEnum ARM64_INTRIN_VST1Q_P64_X4 = 2732
  fromEnum ARM64_INTRIN_VST1_F64_X4 = 2733
  fromEnum ARM64_INTRIN_VST1Q_F64_X4 = 2734
  fromEnum ARM64_INTRIN_VLD1_S8_X2 = 2735
  fromEnum ARM64_INTRIN_VLD1Q_S8_X2 = 2736
  fromEnum ARM64_INTRIN_VLD1_S16_X2 = 2737
  fromEnum ARM64_INTRIN_VLD1Q_S16_X2 = 2738
  fromEnum ARM64_INTRIN_VLD1_S32_X2 = 2739
  fromEnum ARM64_INTRIN_VLD1Q_S32_X2 = 2740
  fromEnum ARM64_INTRIN_VLD1_U8_X2 = 2741
  fromEnum ARM64_INTRIN_VLD1Q_U8_X2 = 2742
  fromEnum ARM64_INTRIN_VLD1_U16_X2 = 2743
  fromEnum ARM64_INTRIN_VLD1Q_U16_X2 = 2744
  fromEnum ARM64_INTRIN_VLD1_U32_X2 = 2745
  fromEnum ARM64_INTRIN_VLD1Q_U32_X2 = 2746
  fromEnum ARM64_INTRIN_VLD1_F16_X2 = 2747
  fromEnum ARM64_INTRIN_VLD1Q_F16_X2 = 2748
  fromEnum ARM64_INTRIN_VLD1_F32_X2 = 2749
  fromEnum ARM64_INTRIN_VLD1Q_F32_X2 = 2750
  fromEnum ARM64_INTRIN_VLD1_P8_X2 = 2751
  fromEnum ARM64_INTRIN_VLD1Q_P8_X2 = 2752
  fromEnum ARM64_INTRIN_VLD1_P16_X2 = 2753
  fromEnum ARM64_INTRIN_VLD1Q_P16_X2 = 2754
  fromEnum ARM64_INTRIN_VLD1_S64_X2 = 2755
  fromEnum ARM64_INTRIN_VLD1_U64_X2 = 2756
  fromEnum ARM64_INTRIN_VLD1_P64_X2 = 2757
  fromEnum ARM64_INTRIN_VLD1Q_S64_X2 = 2758
  fromEnum ARM64_INTRIN_VLD1Q_U64_X2 = 2759
  fromEnum ARM64_INTRIN_VLD1Q_P64_X2 = 2760
  fromEnum ARM64_INTRIN_VLD1_F64_X2 = 2761
  fromEnum ARM64_INTRIN_VLD1Q_F64_X2 = 2762
  fromEnum ARM64_INTRIN_VLD1_S8_X3 = 2763
  fromEnum ARM64_INTRIN_VLD1Q_S8_X3 = 2764
  fromEnum ARM64_INTRIN_VLD1_S16_X3 = 2765
  fromEnum ARM64_INTRIN_VLD1Q_S16_X3 = 2766
  fromEnum ARM64_INTRIN_VLD1_S32_X3 = 2767
  fromEnum ARM64_INTRIN_VLD1Q_S32_X3 = 2768
  fromEnum ARM64_INTRIN_VLD1_U8_X3 = 2769
  fromEnum ARM64_INTRIN_VLD1Q_U8_X3 = 2770
  fromEnum ARM64_INTRIN_VLD1_U16_X3 = 2771
  fromEnum ARM64_INTRIN_VLD1Q_U16_X3 = 2772
  fromEnum ARM64_INTRIN_VLD1_U32_X3 = 2773
  fromEnum ARM64_INTRIN_VLD1Q_U32_X3 = 2774
  fromEnum ARM64_INTRIN_VLD1_F16_X3 = 2775
  fromEnum ARM64_INTRIN_VLD1Q_F16_X3 = 2776
  fromEnum ARM64_INTRIN_VLD1_F32_X3 = 2777
  fromEnum ARM64_INTRIN_VLD1Q_F32_X3 = 2778
  fromEnum ARM64_INTRIN_VLD1_P8_X3 = 2779
  fromEnum ARM64_INTRIN_VLD1Q_P8_X3 = 2780
  fromEnum ARM64_INTRIN_VLD1_P16_X3 = 2781
  fromEnum ARM64_INTRIN_VLD1Q_P16_X3 = 2782
  fromEnum ARM64_INTRIN_VLD1_S64_X3 = 2783
  fromEnum ARM64_INTRIN_VLD1_U64_X3 = 2784
  fromEnum ARM64_INTRIN_VLD1_P64_X3 = 2785
  fromEnum ARM64_INTRIN_VLD1Q_S64_X3 = 2786
  fromEnum ARM64_INTRIN_VLD1Q_U64_X3 = 2787
  fromEnum ARM64_INTRIN_VLD1Q_P64_X3 = 2788
  fromEnum ARM64_INTRIN_VLD1_F64_X3 = 2789
  fromEnum ARM64_INTRIN_VLD1Q_F64_X3 = 2790
  fromEnum ARM64_INTRIN_VLD1_S8_X4 = 2791
  fromEnum ARM64_INTRIN_VLD1Q_S8_X4 = 2792
  fromEnum ARM64_INTRIN_VLD1_S16_X4 = 2793
  fromEnum ARM64_INTRIN_VLD1Q_S16_X4 = 2794
  fromEnum ARM64_INTRIN_VLD1_S32_X4 = 2795
  fromEnum ARM64_INTRIN_VLD1Q_S32_X4 = 2796
  fromEnum ARM64_INTRIN_VLD1_U8_X4 = 2797
  fromEnum ARM64_INTRIN_VLD1Q_U8_X4 = 2798
  fromEnum ARM64_INTRIN_VLD1_U16_X4 = 2799
  fromEnum ARM64_INTRIN_VLD1Q_U16_X4 = 2800
  fromEnum ARM64_INTRIN_VLD1_U32_X4 = 2801
  fromEnum ARM64_INTRIN_VLD1Q_U32_X4 = 2802
  fromEnum ARM64_INTRIN_VLD1_F16_X4 = 2803
  fromEnum ARM64_INTRIN_VLD1Q_F16_X4 = 2804
  fromEnum ARM64_INTRIN_VLD1_F32_X4 = 2805
  fromEnum ARM64_INTRIN_VLD1Q_F32_X4 = 2806
  fromEnum ARM64_INTRIN_VLD1_P8_X4 = 2807
  fromEnum ARM64_INTRIN_VLD1Q_P8_X4 = 2808
  fromEnum ARM64_INTRIN_VLD1_P16_X4 = 2809
  fromEnum ARM64_INTRIN_VLD1Q_P16_X4 = 2810
  fromEnum ARM64_INTRIN_VLD1_S64_X4 = 2811
  fromEnum ARM64_INTRIN_VLD1_U64_X4 = 2812
  fromEnum ARM64_INTRIN_VLD1_P64_X4 = 2813
  fromEnum ARM64_INTRIN_VLD1Q_S64_X4 = 2814
  fromEnum ARM64_INTRIN_VLD1Q_U64_X4 = 2815
  fromEnum ARM64_INTRIN_VLD1Q_P64_X4 = 2816
  fromEnum ARM64_INTRIN_VLD1_F64_X4 = 2817
  fromEnum ARM64_INTRIN_VLD1Q_F64_X4 = 2818
  fromEnum ARM64_INTRIN_VPADD_S8 = 2819
  fromEnum ARM64_INTRIN_VPADD_S16 = 2820
  fromEnum ARM64_INTRIN_VPADD_S32 = 2821
  fromEnum ARM64_INTRIN_VPADD_U8 = 2822
  fromEnum ARM64_INTRIN_VPADD_U16 = 2823
  fromEnum ARM64_INTRIN_VPADD_U32 = 2824
  fromEnum ARM64_INTRIN_VPADD_F32 = 2825
  fromEnum ARM64_INTRIN_VPADDQ_S8 = 2826
  fromEnum ARM64_INTRIN_VPADDQ_S16 = 2827
  fromEnum ARM64_INTRIN_VPADDQ_S32 = 2828
  fromEnum ARM64_INTRIN_VPADDQ_S64 = 2829
  fromEnum ARM64_INTRIN_VPADDQ_U8 = 2830
  fromEnum ARM64_INTRIN_VPADDQ_U16 = 2831
  fromEnum ARM64_INTRIN_VPADDQ_U32 = 2832
  fromEnum ARM64_INTRIN_VPADDQ_U64 = 2833
  fromEnum ARM64_INTRIN_VPADDQ_F32 = 2834
  fromEnum ARM64_INTRIN_VPADDQ_F64 = 2835
  fromEnum ARM64_INTRIN_VPADDL_S8 = 2836
  fromEnum ARM64_INTRIN_VPADDLQ_S8 = 2837
  fromEnum ARM64_INTRIN_VPADDL_S16 = 2838
  fromEnum ARM64_INTRIN_VPADDLQ_S16 = 2839
  fromEnum ARM64_INTRIN_VPADDL_S32 = 2840
  fromEnum ARM64_INTRIN_VPADDLQ_S32 = 2841
  fromEnum ARM64_INTRIN_VPADDL_U8 = 2842
  fromEnum ARM64_INTRIN_VPADDLQ_U8 = 2843
  fromEnum ARM64_INTRIN_VPADDL_U16 = 2844
  fromEnum ARM64_INTRIN_VPADDLQ_U16 = 2845
  fromEnum ARM64_INTRIN_VPADDL_U32 = 2846
  fromEnum ARM64_INTRIN_VPADDLQ_U32 = 2847
  fromEnum ARM64_INTRIN_VPADAL_S8 = 2848
  fromEnum ARM64_INTRIN_VPADALQ_S8 = 2849
  fromEnum ARM64_INTRIN_VPADAL_S16 = 2850
  fromEnum ARM64_INTRIN_VPADALQ_S16 = 2851
  fromEnum ARM64_INTRIN_VPADAL_S32 = 2852
  fromEnum ARM64_INTRIN_VPADALQ_S32 = 2853
  fromEnum ARM64_INTRIN_VPADAL_U8 = 2854
  fromEnum ARM64_INTRIN_VPADALQ_U8 = 2855
  fromEnum ARM64_INTRIN_VPADAL_U16 = 2856
  fromEnum ARM64_INTRIN_VPADALQ_U16 = 2857
  fromEnum ARM64_INTRIN_VPADAL_U32 = 2858
  fromEnum ARM64_INTRIN_VPADALQ_U32 = 2859
  fromEnum ARM64_INTRIN_VPMAX_S8 = 2860
  fromEnum ARM64_INTRIN_VPMAX_S16 = 2861
  fromEnum ARM64_INTRIN_VPMAX_S32 = 2862
  fromEnum ARM64_INTRIN_VPMAX_U8 = 2863
  fromEnum ARM64_INTRIN_VPMAX_U16 = 2864
  fromEnum ARM64_INTRIN_VPMAX_U32 = 2865
  fromEnum ARM64_INTRIN_VPMAX_F32 = 2866
  fromEnum ARM64_INTRIN_VPMAXQ_S8 = 2867
  fromEnum ARM64_INTRIN_VPMAXQ_S16 = 2868
  fromEnum ARM64_INTRIN_VPMAXQ_S32 = 2869
  fromEnum ARM64_INTRIN_VPMAXQ_U8 = 2870
  fromEnum ARM64_INTRIN_VPMAXQ_U16 = 2871
  fromEnum ARM64_INTRIN_VPMAXQ_U32 = 2872
  fromEnum ARM64_INTRIN_VPMAXQ_F32 = 2873
  fromEnum ARM64_INTRIN_VPMAXQ_F64 = 2874
  fromEnum ARM64_INTRIN_VPMIN_S8 = 2875
  fromEnum ARM64_INTRIN_VPMIN_S16 = 2876
  fromEnum ARM64_INTRIN_VPMIN_S32 = 2877
  fromEnum ARM64_INTRIN_VPMIN_U8 = 2878
  fromEnum ARM64_INTRIN_VPMIN_U16 = 2879
  fromEnum ARM64_INTRIN_VPMIN_U32 = 2880
  fromEnum ARM64_INTRIN_VPMIN_F32 = 2881
  fromEnum ARM64_INTRIN_VPMINQ_S8 = 2882
  fromEnum ARM64_INTRIN_VPMINQ_S16 = 2883
  fromEnum ARM64_INTRIN_VPMINQ_S32 = 2884
  fromEnum ARM64_INTRIN_VPMINQ_U8 = 2885
  fromEnum ARM64_INTRIN_VPMINQ_U16 = 2886
  fromEnum ARM64_INTRIN_VPMINQ_U32 = 2887
  fromEnum ARM64_INTRIN_VPMINQ_F32 = 2888
  fromEnum ARM64_INTRIN_VPMINQ_F64 = 2889
  fromEnum ARM64_INTRIN_VPMAXNM_F32 = 2890
  fromEnum ARM64_INTRIN_VPMAXNMQ_F32 = 2891
  fromEnum ARM64_INTRIN_VPMAXNMQ_F64 = 2892
  fromEnum ARM64_INTRIN_VPMINNM_F32 = 2893
  fromEnum ARM64_INTRIN_VPMINNMQ_F32 = 2894
  fromEnum ARM64_INTRIN_VPMINNMQ_F64 = 2895
  fromEnum ARM64_INTRIN_VPADDD_S64 = 2896
  fromEnum ARM64_INTRIN_VPADDD_U64 = 2897
  fromEnum ARM64_INTRIN_VPADDS_F32 = 2898
  fromEnum ARM64_INTRIN_VPADDD_F64 = 2899
  fromEnum ARM64_INTRIN_VPMAXS_F32 = 2900
  fromEnum ARM64_INTRIN_VPMAXQD_F64 = 2901
  fromEnum ARM64_INTRIN_VPMINS_F32 = 2902
  fromEnum ARM64_INTRIN_VPMINQD_F64 = 2903
  fromEnum ARM64_INTRIN_VPMAXNMS_F32 = 2904
  fromEnum ARM64_INTRIN_VPMAXNMQD_F64 = 2905
  fromEnum ARM64_INTRIN_VPMINNMS_F32 = 2906
  fromEnum ARM64_INTRIN_VPMINNMQD_F64 = 2907
  fromEnum ARM64_INTRIN_VADDV_S8 = 2908
  fromEnum ARM64_INTRIN_VADDVQ_S8 = 2909
  fromEnum ARM64_INTRIN_VADDV_S16 = 2910
  fromEnum ARM64_INTRIN_VADDVQ_S16 = 2911
  fromEnum ARM64_INTRIN_VADDV_S32 = 2912
  fromEnum ARM64_INTRIN_VADDVQ_S32 = 2913
  fromEnum ARM64_INTRIN_VADDVQ_S64 = 2914
  fromEnum ARM64_INTRIN_VADDV_U8 = 2915
  fromEnum ARM64_INTRIN_VADDVQ_U8 = 2916
  fromEnum ARM64_INTRIN_VADDV_U16 = 2917
  fromEnum ARM64_INTRIN_VADDVQ_U16 = 2918
  fromEnum ARM64_INTRIN_VADDV_U32 = 2919
  fromEnum ARM64_INTRIN_VADDVQ_U32 = 2920
  fromEnum ARM64_INTRIN_VADDVQ_U64 = 2921
  fromEnum ARM64_INTRIN_VADDV_F32 = 2922
  fromEnum ARM64_INTRIN_VADDVQ_F32 = 2923
  fromEnum ARM64_INTRIN_VADDVQ_F64 = 2924
  fromEnum ARM64_INTRIN_VADDLV_S8 = 2925
  fromEnum ARM64_INTRIN_VADDLVQ_S8 = 2926
  fromEnum ARM64_INTRIN_VADDLV_S16 = 2927
  fromEnum ARM64_INTRIN_VADDLVQ_S16 = 2928
  fromEnum ARM64_INTRIN_VADDLV_S32 = 2929
  fromEnum ARM64_INTRIN_VADDLVQ_S32 = 2930
  fromEnum ARM64_INTRIN_VADDLV_U8 = 2931
  fromEnum ARM64_INTRIN_VADDLVQ_U8 = 2932
  fromEnum ARM64_INTRIN_VADDLV_U16 = 2933
  fromEnum ARM64_INTRIN_VADDLVQ_U16 = 2934
  fromEnum ARM64_INTRIN_VADDLV_U32 = 2935
  fromEnum ARM64_INTRIN_VADDLVQ_U32 = 2936
  fromEnum ARM64_INTRIN_VMAXV_S8 = 2937
  fromEnum ARM64_INTRIN_VMAXVQ_S8 = 2938
  fromEnum ARM64_INTRIN_VMAXV_S16 = 2939
  fromEnum ARM64_INTRIN_VMAXVQ_S16 = 2940
  fromEnum ARM64_INTRIN_VMAXV_S32 = 2941
  fromEnum ARM64_INTRIN_VMAXVQ_S32 = 2942
  fromEnum ARM64_INTRIN_VMAXV_U8 = 2943
  fromEnum ARM64_INTRIN_VMAXVQ_U8 = 2944
  fromEnum ARM64_INTRIN_VMAXV_U16 = 2945
  fromEnum ARM64_INTRIN_VMAXVQ_U16 = 2946
  fromEnum ARM64_INTRIN_VMAXV_U32 = 2947
  fromEnum ARM64_INTRIN_VMAXVQ_U32 = 2948
  fromEnum ARM64_INTRIN_VMAXV_F32 = 2949
  fromEnum ARM64_INTRIN_VMAXVQ_F32 = 2950
  fromEnum ARM64_INTRIN_VMAXVQ_F64 = 2951
  fromEnum ARM64_INTRIN_VMINV_S8 = 2952
  fromEnum ARM64_INTRIN_VMINVQ_S8 = 2953
  fromEnum ARM64_INTRIN_VMINV_S16 = 2954
  fromEnum ARM64_INTRIN_VMINVQ_S16 = 2955
  fromEnum ARM64_INTRIN_VMINV_S32 = 2956
  fromEnum ARM64_INTRIN_VMINVQ_S32 = 2957
  fromEnum ARM64_INTRIN_VMINV_U8 = 2958
  fromEnum ARM64_INTRIN_VMINVQ_U8 = 2959
  fromEnum ARM64_INTRIN_VMINV_U16 = 2960
  fromEnum ARM64_INTRIN_VMINVQ_U16 = 2961
  fromEnum ARM64_INTRIN_VMINV_U32 = 2962
  fromEnum ARM64_INTRIN_VMINVQ_U32 = 2963
  fromEnum ARM64_INTRIN_VMINV_F32 = 2964
  fromEnum ARM64_INTRIN_VMINVQ_F32 = 2965
  fromEnum ARM64_INTRIN_VMINVQ_F64 = 2966
  fromEnum ARM64_INTRIN_VMAXNMV_F32 = 2967
  fromEnum ARM64_INTRIN_VMAXNMVQ_F32 = 2968
  fromEnum ARM64_INTRIN_VMAXNMVQ_F64 = 2969
  fromEnum ARM64_INTRIN_VMINNMV_F32 = 2970
  fromEnum ARM64_INTRIN_VMINNMVQ_F32 = 2971
  fromEnum ARM64_INTRIN_VMINNMVQ_F64 = 2972
  fromEnum ARM64_INTRIN_VEXT_S8 = 2973
  fromEnum ARM64_INTRIN_VEXTQ_S8 = 2974
  fromEnum ARM64_INTRIN_VEXT_S16 = 2975
  fromEnum ARM64_INTRIN_VEXTQ_S16 = 2976
  fromEnum ARM64_INTRIN_VEXT_S32 = 2977
  fromEnum ARM64_INTRIN_VEXTQ_S32 = 2978
  fromEnum ARM64_INTRIN_VEXT_S64 = 2979
  fromEnum ARM64_INTRIN_VEXTQ_S64 = 2980
  fromEnum ARM64_INTRIN_VEXT_U8 = 2981
  fromEnum ARM64_INTRIN_VEXTQ_U8 = 2982
  fromEnum ARM64_INTRIN_VEXT_U16 = 2983
  fromEnum ARM64_INTRIN_VEXTQ_U16 = 2984
  fromEnum ARM64_INTRIN_VEXT_U32 = 2985
  fromEnum ARM64_INTRIN_VEXTQ_U32 = 2986
  fromEnum ARM64_INTRIN_VEXT_U64 = 2987
  fromEnum ARM64_INTRIN_VEXTQ_U64 = 2988
  fromEnum ARM64_INTRIN_VEXT_P64 = 2989
  fromEnum ARM64_INTRIN_VEXTQ_P64 = 2990
  fromEnum ARM64_INTRIN_VEXT_F32 = 2991
  fromEnum ARM64_INTRIN_VEXTQ_F32 = 2992
  fromEnum ARM64_INTRIN_VEXT_F64 = 2993
  fromEnum ARM64_INTRIN_VEXTQ_F64 = 2994
  fromEnum ARM64_INTRIN_VEXT_P8 = 2995
  fromEnum ARM64_INTRIN_VEXTQ_P8 = 2996
  fromEnum ARM64_INTRIN_VEXT_P16 = 2997
  fromEnum ARM64_INTRIN_VEXTQ_P16 = 2998
  fromEnum ARM64_INTRIN_VREV64_S8 = 2999
  fromEnum ARM64_INTRIN_VREV64Q_S8 = 3000
  fromEnum ARM64_INTRIN_VREV64_S16 = 3001
  fromEnum ARM64_INTRIN_VREV64Q_S16 = 3002
  fromEnum ARM64_INTRIN_VREV64_S32 = 3003
  fromEnum ARM64_INTRIN_VREV64Q_S32 = 3004
  fromEnum ARM64_INTRIN_VREV64_U8 = 3005
  fromEnum ARM64_INTRIN_VREV64Q_U8 = 3006
  fromEnum ARM64_INTRIN_VREV64_U16 = 3007
  fromEnum ARM64_INTRIN_VREV64Q_U16 = 3008
  fromEnum ARM64_INTRIN_VREV64_U32 = 3009
  fromEnum ARM64_INTRIN_VREV64Q_U32 = 3010
  fromEnum ARM64_INTRIN_VREV64_F32 = 3011
  fromEnum ARM64_INTRIN_VREV64Q_F32 = 3012
  fromEnum ARM64_INTRIN_VREV64_P8 = 3013
  fromEnum ARM64_INTRIN_VREV64Q_P8 = 3014
  fromEnum ARM64_INTRIN_VREV64_P16 = 3015
  fromEnum ARM64_INTRIN_VREV64Q_P16 = 3016
  fromEnum ARM64_INTRIN_VREV32_S8 = 3017
  fromEnum ARM64_INTRIN_VREV32Q_S8 = 3018
  fromEnum ARM64_INTRIN_VREV32_S16 = 3019
  fromEnum ARM64_INTRIN_VREV32Q_S16 = 3020
  fromEnum ARM64_INTRIN_VREV32_U8 = 3021
  fromEnum ARM64_INTRIN_VREV32Q_U8 = 3022
  fromEnum ARM64_INTRIN_VREV32_U16 = 3023
  fromEnum ARM64_INTRIN_VREV32Q_U16 = 3024
  fromEnum ARM64_INTRIN_VREV32_P8 = 3025
  fromEnum ARM64_INTRIN_VREV32Q_P8 = 3026
  fromEnum ARM64_INTRIN_VREV32_P16 = 3027
  fromEnum ARM64_INTRIN_VREV32Q_P16 = 3028
  fromEnum ARM64_INTRIN_VREV16_S8 = 3029
  fromEnum ARM64_INTRIN_VREV16Q_S8 = 3030
  fromEnum ARM64_INTRIN_VREV16_U8 = 3031
  fromEnum ARM64_INTRIN_VREV16Q_U8 = 3032
  fromEnum ARM64_INTRIN_VREV16_P8 = 3033
  fromEnum ARM64_INTRIN_VREV16Q_P8 = 3034
  fromEnum ARM64_INTRIN_VZIP1_S8 = 3035
  fromEnum ARM64_INTRIN_VZIP1Q_S8 = 3036
  fromEnum ARM64_INTRIN_VZIP1_S16 = 3037
  fromEnum ARM64_INTRIN_VZIP1Q_S16 = 3038
  fromEnum ARM64_INTRIN_VZIP1_S32 = 3039
  fromEnum ARM64_INTRIN_VZIP1Q_S32 = 3040
  fromEnum ARM64_INTRIN_VZIP1Q_S64 = 3041
  fromEnum ARM64_INTRIN_VZIP1_U8 = 3042
  fromEnum ARM64_INTRIN_VZIP1Q_U8 = 3043
  fromEnum ARM64_INTRIN_VZIP1_U16 = 3044
  fromEnum ARM64_INTRIN_VZIP1Q_U16 = 3045
  fromEnum ARM64_INTRIN_VZIP1_U32 = 3046
  fromEnum ARM64_INTRIN_VZIP1Q_U32 = 3047
  fromEnum ARM64_INTRIN_VZIP1Q_U64 = 3048
  fromEnum ARM64_INTRIN_VZIP1Q_P64 = 3049
  fromEnum ARM64_INTRIN_VZIP1_F32 = 3050
  fromEnum ARM64_INTRIN_VZIP1Q_F32 = 3051
  fromEnum ARM64_INTRIN_VZIP1Q_F64 = 3052
  fromEnum ARM64_INTRIN_VZIP1_P8 = 3053
  fromEnum ARM64_INTRIN_VZIP1Q_P8 = 3054
  fromEnum ARM64_INTRIN_VZIP1_P16 = 3055
  fromEnum ARM64_INTRIN_VZIP1Q_P16 = 3056
  fromEnum ARM64_INTRIN_VZIP2_S8 = 3057
  fromEnum ARM64_INTRIN_VZIP2Q_S8 = 3058
  fromEnum ARM64_INTRIN_VZIP2_S16 = 3059
  fromEnum ARM64_INTRIN_VZIP2Q_S16 = 3060
  fromEnum ARM64_INTRIN_VZIP2_S32 = 3061
  fromEnum ARM64_INTRIN_VZIP2Q_S32 = 3062
  fromEnum ARM64_INTRIN_VZIP2Q_S64 = 3063
  fromEnum ARM64_INTRIN_VZIP2_U8 = 3064
  fromEnum ARM64_INTRIN_VZIP2Q_U8 = 3065
  fromEnum ARM64_INTRIN_VZIP2_U16 = 3066
  fromEnum ARM64_INTRIN_VZIP2Q_U16 = 3067
  fromEnum ARM64_INTRIN_VZIP2_U32 = 3068
  fromEnum ARM64_INTRIN_VZIP2Q_U32 = 3069
  fromEnum ARM64_INTRIN_VZIP2Q_U64 = 3070
  fromEnum ARM64_INTRIN_VZIP2Q_P64 = 3071
  fromEnum ARM64_INTRIN_VZIP2_F32 = 3072
  fromEnum ARM64_INTRIN_VZIP2Q_F32 = 3073
  fromEnum ARM64_INTRIN_VZIP2Q_F64 = 3074
  fromEnum ARM64_INTRIN_VZIP2_P8 = 3075
  fromEnum ARM64_INTRIN_VZIP2Q_P8 = 3076
  fromEnum ARM64_INTRIN_VZIP2_P16 = 3077
  fromEnum ARM64_INTRIN_VZIP2Q_P16 = 3078
  fromEnum ARM64_INTRIN_VUZP1_S8 = 3079
  fromEnum ARM64_INTRIN_VUZP1Q_S8 = 3080
  fromEnum ARM64_INTRIN_VUZP1_S16 = 3081
  fromEnum ARM64_INTRIN_VUZP1Q_S16 = 3082
  fromEnum ARM64_INTRIN_VUZP1_S32 = 3083
  fromEnum ARM64_INTRIN_VUZP1Q_S32 = 3084
  fromEnum ARM64_INTRIN_VUZP1Q_S64 = 3085
  fromEnum ARM64_INTRIN_VUZP1_U8 = 3086
  fromEnum ARM64_INTRIN_VUZP1Q_U8 = 3087
  fromEnum ARM64_INTRIN_VUZP1_U16 = 3088
  fromEnum ARM64_INTRIN_VUZP1Q_U16 = 3089
  fromEnum ARM64_INTRIN_VUZP1_U32 = 3090
  fromEnum ARM64_INTRIN_VUZP1Q_U32 = 3091
  fromEnum ARM64_INTRIN_VUZP1Q_U64 = 3092
  fromEnum ARM64_INTRIN_VUZP1Q_P64 = 3093
  fromEnum ARM64_INTRIN_VUZP1_F32 = 3094
  fromEnum ARM64_INTRIN_VUZP1Q_F32 = 3095
  fromEnum ARM64_INTRIN_VUZP1Q_F64 = 3096
  fromEnum ARM64_INTRIN_VUZP1_P8 = 3097
  fromEnum ARM64_INTRIN_VUZP1Q_P8 = 3098
  fromEnum ARM64_INTRIN_VUZP1_P16 = 3099
  fromEnum ARM64_INTRIN_VUZP1Q_P16 = 3100
  fromEnum ARM64_INTRIN_VUZP2_S8 = 3101
  fromEnum ARM64_INTRIN_VUZP2Q_S8 = 3102
  fromEnum ARM64_INTRIN_VUZP2_S16 = 3103
  fromEnum ARM64_INTRIN_VUZP2Q_S16 = 3104
  fromEnum ARM64_INTRIN_VUZP2_S32 = 3105
  fromEnum ARM64_INTRIN_VUZP2Q_S32 = 3106
  fromEnum ARM64_INTRIN_VUZP2Q_S64 = 3107
  fromEnum ARM64_INTRIN_VUZP2_U8 = 3108
  fromEnum ARM64_INTRIN_VUZP2Q_U8 = 3109
  fromEnum ARM64_INTRIN_VUZP2_U16 = 3110
  fromEnum ARM64_INTRIN_VUZP2Q_U16 = 3111
  fromEnum ARM64_INTRIN_VUZP2_U32 = 3112
  fromEnum ARM64_INTRIN_VUZP2Q_U32 = 3113
  fromEnum ARM64_INTRIN_VUZP2Q_U64 = 3114
  fromEnum ARM64_INTRIN_VUZP2Q_P64 = 3115
  fromEnum ARM64_INTRIN_VUZP2_F32 = 3116
  fromEnum ARM64_INTRIN_VUZP2Q_F32 = 3117
  fromEnum ARM64_INTRIN_VUZP2Q_F64 = 3118
  fromEnum ARM64_INTRIN_VUZP2_P8 = 3119
  fromEnum ARM64_INTRIN_VUZP2Q_P8 = 3120
  fromEnum ARM64_INTRIN_VUZP2_P16 = 3121
  fromEnum ARM64_INTRIN_VUZP2Q_P16 = 3122
  fromEnum ARM64_INTRIN_VTRN1_S8 = 3123
  fromEnum ARM64_INTRIN_VTRN1Q_S8 = 3124
  fromEnum ARM64_INTRIN_VTRN1_S16 = 3125
  fromEnum ARM64_INTRIN_VTRN1Q_S16 = 3126
  fromEnum ARM64_INTRIN_VTRN1_S32 = 3127
  fromEnum ARM64_INTRIN_VTRN1Q_S32 = 3128
  fromEnum ARM64_INTRIN_VTRN1Q_S64 = 3129
  fromEnum ARM64_INTRIN_VTRN1_U8 = 3130
  fromEnum ARM64_INTRIN_VTRN1Q_U8 = 3131
  fromEnum ARM64_INTRIN_VTRN1_U16 = 3132
  fromEnum ARM64_INTRIN_VTRN1Q_U16 = 3133
  fromEnum ARM64_INTRIN_VTRN1_U32 = 3134
  fromEnum ARM64_INTRIN_VTRN1Q_U32 = 3135
  fromEnum ARM64_INTRIN_VTRN1Q_U64 = 3136
  fromEnum ARM64_INTRIN_VTRN1Q_P64 = 3137
  fromEnum ARM64_INTRIN_VTRN1_F32 = 3138
  fromEnum ARM64_INTRIN_VTRN1Q_F32 = 3139
  fromEnum ARM64_INTRIN_VTRN1Q_F64 = 3140
  fromEnum ARM64_INTRIN_VTRN1_P8 = 3141
  fromEnum ARM64_INTRIN_VTRN1Q_P8 = 3142
  fromEnum ARM64_INTRIN_VTRN1_P16 = 3143
  fromEnum ARM64_INTRIN_VTRN1Q_P16 = 3144
  fromEnum ARM64_INTRIN_VTRN2_S8 = 3145
  fromEnum ARM64_INTRIN_VTRN2Q_S8 = 3146
  fromEnum ARM64_INTRIN_VTRN2_S16 = 3147
  fromEnum ARM64_INTRIN_VTRN2Q_S16 = 3148
  fromEnum ARM64_INTRIN_VTRN2_S32 = 3149
  fromEnum ARM64_INTRIN_VTRN2Q_S32 = 3150
  fromEnum ARM64_INTRIN_VTRN2Q_S64 = 3151
  fromEnum ARM64_INTRIN_VTRN2_U8 = 3152
  fromEnum ARM64_INTRIN_VTRN2Q_U8 = 3153
  fromEnum ARM64_INTRIN_VTRN2_U16 = 3154
  fromEnum ARM64_INTRIN_VTRN2Q_U16 = 3155
  fromEnum ARM64_INTRIN_VTRN2_U32 = 3156
  fromEnum ARM64_INTRIN_VTRN2Q_U32 = 3157
  fromEnum ARM64_INTRIN_VTRN2Q_U64 = 3158
  fromEnum ARM64_INTRIN_VTRN2Q_P64 = 3159
  fromEnum ARM64_INTRIN_VTRN2_F32 = 3160
  fromEnum ARM64_INTRIN_VTRN2Q_F32 = 3161
  fromEnum ARM64_INTRIN_VTRN2Q_F64 = 3162
  fromEnum ARM64_INTRIN_VTRN2_P8 = 3163
  fromEnum ARM64_INTRIN_VTRN2Q_P8 = 3164
  fromEnum ARM64_INTRIN_VTRN2_P16 = 3165
  fromEnum ARM64_INTRIN_VTRN2Q_P16 = 3166
  fromEnum ARM64_INTRIN_VTBL1_S8 = 3167
  fromEnum ARM64_INTRIN_VTBL1_U8 = 3168
  fromEnum ARM64_INTRIN_VTBL1_P8 = 3169
  fromEnum ARM64_INTRIN_VTBX1_S8 = 3170
  fromEnum ARM64_INTRIN_VTBX1_U8 = 3171
  fromEnum ARM64_INTRIN_VTBX1_P8 = 3172
  fromEnum ARM64_INTRIN_VTBL2_S8 = 3173
  fromEnum ARM64_INTRIN_VTBL2_U8 = 3174
  fromEnum ARM64_INTRIN_VTBL2_P8 = 3175
  fromEnum ARM64_INTRIN_VTBL3_S8 = 3176
  fromEnum ARM64_INTRIN_VTBL3_U8 = 3177
  fromEnum ARM64_INTRIN_VTBL3_P8 = 3178
  fromEnum ARM64_INTRIN_VTBL4_S8 = 3179
  fromEnum ARM64_INTRIN_VTBL4_U8 = 3180
  fromEnum ARM64_INTRIN_VTBL4_P8 = 3181
  fromEnum ARM64_INTRIN_VTBX2_S8 = 3182
  fromEnum ARM64_INTRIN_VTBX2_U8 = 3183
  fromEnum ARM64_INTRIN_VTBX2_P8 = 3184
  fromEnum ARM64_INTRIN_VTBX3_S8 = 3185
  fromEnum ARM64_INTRIN_VTBX3_U8 = 3186
  fromEnum ARM64_INTRIN_VTBX3_P8 = 3187
  fromEnum ARM64_INTRIN_VTBX4_S8 = 3188
  fromEnum ARM64_INTRIN_VTBX4_U8 = 3189
  fromEnum ARM64_INTRIN_VTBX4_P8 = 3190
  fromEnum ARM64_INTRIN_VQTBL1_S8 = 3191
  fromEnum ARM64_INTRIN_VQTBL1Q_S8 = 3192
  fromEnum ARM64_INTRIN_VQTBL1_U8 = 3193
  fromEnum ARM64_INTRIN_VQTBL1Q_U8 = 3194
  fromEnum ARM64_INTRIN_VQTBL1_P8 = 3195
  fromEnum ARM64_INTRIN_VQTBL1Q_P8 = 3196
  fromEnum ARM64_INTRIN_VQTBX1_S8 = 3197
  fromEnum ARM64_INTRIN_VQTBX1Q_S8 = 3198
  fromEnum ARM64_INTRIN_VQTBX1_U8 = 3199
  fromEnum ARM64_INTRIN_VQTBX1Q_U8 = 3200
  fromEnum ARM64_INTRIN_VQTBX1_P8 = 3201
  fromEnum ARM64_INTRIN_VQTBX1Q_P8 = 3202
  fromEnum ARM64_INTRIN_VQTBL2_S8 = 3203
  fromEnum ARM64_INTRIN_VQTBL2Q_S8 = 3204
  fromEnum ARM64_INTRIN_VQTBL2_U8 = 3205
  fromEnum ARM64_INTRIN_VQTBL2Q_U8 = 3206
  fromEnum ARM64_INTRIN_VQTBL2_P8 = 3207
  fromEnum ARM64_INTRIN_VQTBL2Q_P8 = 3208
  fromEnum ARM64_INTRIN_VQTBL3_S8 = 3209
  fromEnum ARM64_INTRIN_VQTBL3Q_S8 = 3210
  fromEnum ARM64_INTRIN_VQTBL3_U8 = 3211
  fromEnum ARM64_INTRIN_VQTBL3Q_U8 = 3212
  fromEnum ARM64_INTRIN_VQTBL3_P8 = 3213
  fromEnum ARM64_INTRIN_VQTBL3Q_P8 = 3214
  fromEnum ARM64_INTRIN_VQTBL4_S8 = 3215
  fromEnum ARM64_INTRIN_VQTBL4Q_S8 = 3216
  fromEnum ARM64_INTRIN_VQTBL4_U8 = 3217
  fromEnum ARM64_INTRIN_VQTBL4Q_U8 = 3218
  fromEnum ARM64_INTRIN_VQTBL4_P8 = 3219
  fromEnum ARM64_INTRIN_VQTBL4Q_P8 = 3220
  fromEnum ARM64_INTRIN_VQTBX2_S8 = 3221
  fromEnum ARM64_INTRIN_VQTBX2Q_S8 = 3222
  fromEnum ARM64_INTRIN_VQTBX2_U8 = 3223
  fromEnum ARM64_INTRIN_VQTBX2Q_U8 = 3224
  fromEnum ARM64_INTRIN_VQTBX2_P8 = 3225
  fromEnum ARM64_INTRIN_VQTBX2Q_P8 = 3226
  fromEnum ARM64_INTRIN_VQTBX3_S8 = 3227
  fromEnum ARM64_INTRIN_VQTBX3Q_S8 = 3228
  fromEnum ARM64_INTRIN_VQTBX3_U8 = 3229
  fromEnum ARM64_INTRIN_VQTBX3Q_U8 = 3230
  fromEnum ARM64_INTRIN_VQTBX3_P8 = 3231
  fromEnum ARM64_INTRIN_VQTBX3Q_P8 = 3232
  fromEnum ARM64_INTRIN_VQTBX4_S8 = 3233
  fromEnum ARM64_INTRIN_VQTBX4Q_S8 = 3234
  fromEnum ARM64_INTRIN_VQTBX4_U8 = 3235
  fromEnum ARM64_INTRIN_VQTBX4Q_U8 = 3236
  fromEnum ARM64_INTRIN_VQTBX4_P8 = 3237
  fromEnum ARM64_INTRIN_VQTBX4Q_P8 = 3238
  fromEnum ARM64_INTRIN_VGET_LANE_U8 = 3239
  fromEnum ARM64_INTRIN_VGET_LANE_U16 = 3240
  fromEnum ARM64_INTRIN_VGET_LANE_U32 = 3241
  fromEnum ARM64_INTRIN_VGET_LANE_U64 = 3242
  fromEnum ARM64_INTRIN_VGET_LANE_P64 = 3243
  fromEnum ARM64_INTRIN_VGET_LANE_S8 = 3244
  fromEnum ARM64_INTRIN_VGET_LANE_S16 = 3245
  fromEnum ARM64_INTRIN_VGET_LANE_S32 = 3246
  fromEnum ARM64_INTRIN_VGET_LANE_S64 = 3247
  fromEnum ARM64_INTRIN_VGET_LANE_P8 = 3248
  fromEnum ARM64_INTRIN_VGET_LANE_P16 = 3249
  fromEnum ARM64_INTRIN_VGET_LANE_F32 = 3250
  fromEnum ARM64_INTRIN_VGET_LANE_F64 = 3251
  fromEnum ARM64_INTRIN_VGETQ_LANE_U8 = 3252
  fromEnum ARM64_INTRIN_VGETQ_LANE_U16 = 3253
  fromEnum ARM64_INTRIN_VGETQ_LANE_U32 = 3254
  fromEnum ARM64_INTRIN_VGETQ_LANE_U64 = 3255
  fromEnum ARM64_INTRIN_VGETQ_LANE_P64 = 3256
  fromEnum ARM64_INTRIN_VGETQ_LANE_S8 = 3257
  fromEnum ARM64_INTRIN_VGETQ_LANE_S16 = 3258
  fromEnum ARM64_INTRIN_VGETQ_LANE_S32 = 3259
  fromEnum ARM64_INTRIN_VGETQ_LANE_S64 = 3260
  fromEnum ARM64_INTRIN_VGETQ_LANE_P8 = 3261
  fromEnum ARM64_INTRIN_VGETQ_LANE_P16 = 3262
  fromEnum ARM64_INTRIN_VGET_LANE_F16 = 3263
  fromEnum ARM64_INTRIN_VGETQ_LANE_F16 = 3264
  fromEnum ARM64_INTRIN_VGETQ_LANE_F32 = 3265
  fromEnum ARM64_INTRIN_VGETQ_LANE_F64 = 3266
  fromEnum ARM64_INTRIN_VSET_LANE_U8 = 3267
  fromEnum ARM64_INTRIN_VSET_LANE_U16 = 3268
  fromEnum ARM64_INTRIN_VSET_LANE_U32 = 3269
  fromEnum ARM64_INTRIN_VSET_LANE_U64 = 3270
  fromEnum ARM64_INTRIN_VSET_LANE_P64 = 3271
  fromEnum ARM64_INTRIN_VSET_LANE_S8 = 3272
  fromEnum ARM64_INTRIN_VSET_LANE_S16 = 3273
  fromEnum ARM64_INTRIN_VSET_LANE_S32 = 3274
  fromEnum ARM64_INTRIN_VSET_LANE_S64 = 3275
  fromEnum ARM64_INTRIN_VSET_LANE_P8 = 3276
  fromEnum ARM64_INTRIN_VSET_LANE_P16 = 3277
  fromEnum ARM64_INTRIN_VSET_LANE_F16 = 3278
  fromEnum ARM64_INTRIN_VSETQ_LANE_F16 = 3279
  fromEnum ARM64_INTRIN_VSET_LANE_F32 = 3280
  fromEnum ARM64_INTRIN_VSET_LANE_F64 = 3281
  fromEnum ARM64_INTRIN_VSETQ_LANE_U8 = 3282
  fromEnum ARM64_INTRIN_VSETQ_LANE_U16 = 3283
  fromEnum ARM64_INTRIN_VSETQ_LANE_U32 = 3284
  fromEnum ARM64_INTRIN_VSETQ_LANE_U64 = 3285
  fromEnum ARM64_INTRIN_VSETQ_LANE_P64 = 3286
  fromEnum ARM64_INTRIN_VSETQ_LANE_S8 = 3287
  fromEnum ARM64_INTRIN_VSETQ_LANE_S16 = 3288
  fromEnum ARM64_INTRIN_VSETQ_LANE_S32 = 3289
  fromEnum ARM64_INTRIN_VSETQ_LANE_S64 = 3290
  fromEnum ARM64_INTRIN_VSETQ_LANE_P8 = 3291
  fromEnum ARM64_INTRIN_VSETQ_LANE_P16 = 3292
  fromEnum ARM64_INTRIN_VSETQ_LANE_F32 = 3293
  fromEnum ARM64_INTRIN_VSETQ_LANE_F64 = 3294
  fromEnum ARM64_INTRIN_VRECPXS_F32 = 3295
  fromEnum ARM64_INTRIN_VRECPXD_F64 = 3296
  fromEnum ARM64_INTRIN_VFMA_N_F32 = 3297
  fromEnum ARM64_INTRIN_VFMAQ_N_F32 = 3298
  fromEnum ARM64_INTRIN_VFMS_N_F32 = 3299
  fromEnum ARM64_INTRIN_VFMSQ_N_F32 = 3300
  fromEnum ARM64_INTRIN_VFMA_N_F64 = 3301
  fromEnum ARM64_INTRIN_VFMAQ_N_F64 = 3302
  fromEnum ARM64_INTRIN_VFMS_N_F64 = 3303
  fromEnum ARM64_INTRIN_VFMSQ_N_F64 = 3304
  fromEnum ARM64_INTRIN_VTRN_S8 = 3305
  fromEnum ARM64_INTRIN_VTRN_S16 = 3306
  fromEnum ARM64_INTRIN_VTRN_U8 = 3307
  fromEnum ARM64_INTRIN_VTRN_U16 = 3308
  fromEnum ARM64_INTRIN_VTRN_P8 = 3309
  fromEnum ARM64_INTRIN_VTRN_P16 = 3310
  fromEnum ARM64_INTRIN_VTRN_S32 = 3311
  fromEnum ARM64_INTRIN_VTRN_F32 = 3312
  fromEnum ARM64_INTRIN_VTRN_U32 = 3313
  fromEnum ARM64_INTRIN_VTRNQ_S8 = 3314
  fromEnum ARM64_INTRIN_VTRNQ_S16 = 3315
  fromEnum ARM64_INTRIN_VTRNQ_S32 = 3316
  fromEnum ARM64_INTRIN_VTRNQ_F32 = 3317
  fromEnum ARM64_INTRIN_VTRNQ_U8 = 3318
  fromEnum ARM64_INTRIN_VTRNQ_U16 = 3319
  fromEnum ARM64_INTRIN_VTRNQ_U32 = 3320
  fromEnum ARM64_INTRIN_VTRNQ_P8 = 3321
  fromEnum ARM64_INTRIN_VTRNQ_P16 = 3322
  fromEnum ARM64_INTRIN_VZIP_S8 = 3323
  fromEnum ARM64_INTRIN_VZIP_S16 = 3324
  fromEnum ARM64_INTRIN_VZIP_U8 = 3325
  fromEnum ARM64_INTRIN_VZIP_U16 = 3326
  fromEnum ARM64_INTRIN_VZIP_P8 = 3327
  fromEnum ARM64_INTRIN_VZIP_P16 = 3328
  fromEnum ARM64_INTRIN_VZIP_S32 = 3329
  fromEnum ARM64_INTRIN_VZIP_F32 = 3330
  fromEnum ARM64_INTRIN_VZIP_U32 = 3331
  fromEnum ARM64_INTRIN_VZIPQ_S8 = 3332
  fromEnum ARM64_INTRIN_VZIPQ_S16 = 3333
  fromEnum ARM64_INTRIN_VZIPQ_S32 = 3334
  fromEnum ARM64_INTRIN_VZIPQ_F32 = 3335
  fromEnum ARM64_INTRIN_VZIPQ_U8 = 3336
  fromEnum ARM64_INTRIN_VZIPQ_U16 = 3337
  fromEnum ARM64_INTRIN_VZIPQ_U32 = 3338
  fromEnum ARM64_INTRIN_VZIPQ_P8 = 3339
  fromEnum ARM64_INTRIN_VZIPQ_P16 = 3340
  fromEnum ARM64_INTRIN_VUZP_S8 = 3341
  fromEnum ARM64_INTRIN_VUZP_S16 = 3342
  fromEnum ARM64_INTRIN_VUZP_S32 = 3343
  fromEnum ARM64_INTRIN_VUZP_F32 = 3344
  fromEnum ARM64_INTRIN_VUZP_U8 = 3345
  fromEnum ARM64_INTRIN_VUZP_U16 = 3346
  fromEnum ARM64_INTRIN_VUZP_U32 = 3347
  fromEnum ARM64_INTRIN_VUZP_P8 = 3348
  fromEnum ARM64_INTRIN_VUZP_P16 = 3349
  fromEnum ARM64_INTRIN_VUZPQ_S8 = 3350
  fromEnum ARM64_INTRIN_VUZPQ_S16 = 3351
  fromEnum ARM64_INTRIN_VUZPQ_S32 = 3352
  fromEnum ARM64_INTRIN_VUZPQ_F32 = 3353
  fromEnum ARM64_INTRIN_VUZPQ_U8 = 3354
  fromEnum ARM64_INTRIN_VUZPQ_U16 = 3355
  fromEnum ARM64_INTRIN_VUZPQ_U32 = 3356
  fromEnum ARM64_INTRIN_VUZPQ_P8 = 3357
  fromEnum ARM64_INTRIN_VUZPQ_P16 = 3358
  fromEnum ARM64_INTRIN_VLDRQ_P128 = 3359
  fromEnum ARM64_INTRIN_VSTRQ_P128 = 3360
  fromEnum ARM64_INTRIN_VAESEQ_U8 = 3361
  fromEnum ARM64_INTRIN_VAESDQ_U8 = 3362
  fromEnum ARM64_INTRIN_VAESMCQ_U8 = 3363
  fromEnum ARM64_INTRIN_VAESIMCQ_U8 = 3364
  fromEnum ARM64_INTRIN_VSHA1CQ_U32 = 3365
  fromEnum ARM64_INTRIN_VSHA1PQ_U32 = 3366
  fromEnum ARM64_INTRIN_VSHA1MQ_U32 = 3367
  fromEnum ARM64_INTRIN_VSHA1H_U32 = 3368
  fromEnum ARM64_INTRIN_VSHA1SU0Q_U32 = 3369
  fromEnum ARM64_INTRIN_VSHA1SU1Q_U32 = 3370
  fromEnum ARM64_INTRIN_VSHA256HQ_U32 = 3371
  fromEnum ARM64_INTRIN_VSHA256H2Q_U32 = 3372
  fromEnum ARM64_INTRIN_VSHA256SU0Q_U32 = 3373
  fromEnum ARM64_INTRIN_VSHA256SU1Q_U32 = 3374
  fromEnum ARM64_INTRIN_VMULL_P64 = 3375
  fromEnum ARM64_INTRIN_VMULL_HIGH_P64 = 3376
  fromEnum ARM64_INTRIN_VADD_P8 = 3377
  fromEnum ARM64_INTRIN_VADD_P16 = 3378
  fromEnum ARM64_INTRIN_VADD_P64 = 3379
  fromEnum ARM64_INTRIN_VADDQ_P8 = 3380
  fromEnum ARM64_INTRIN_VADDQ_P16 = 3381
  fromEnum ARM64_INTRIN_VADDQ_P64 = 3382
  fromEnum ARM64_INTRIN_VADDQ_P128 = 3383
  fromEnum ARM64_INTRIN___CRC32B = 3384
  fromEnum ARM64_INTRIN___CRC32H = 3385
  fromEnum ARM64_INTRIN___CRC32W = 3386
  fromEnum ARM64_INTRIN___CRC32D = 3387
  fromEnum ARM64_INTRIN___CRC32CB = 3388
  fromEnum ARM64_INTRIN___CRC32CH = 3389
  fromEnum ARM64_INTRIN___CRC32CW = 3390
  fromEnum ARM64_INTRIN___CRC32CD = 3391
  fromEnum ARM64_INTRIN_VQRDMLAH_S16 = 3392
  fromEnum ARM64_INTRIN_VQRDMLAH_S32 = 3393
  fromEnum ARM64_INTRIN_VQRDMLAHQ_S16 = 3394
  fromEnum ARM64_INTRIN_VQRDMLAHQ_S32 = 3395
  fromEnum ARM64_INTRIN_VQRDMLSH_S16 = 3396
  fromEnum ARM64_INTRIN_VQRDMLSH_S32 = 3397
  fromEnum ARM64_INTRIN_VQRDMLSHQ_S16 = 3398
  fromEnum ARM64_INTRIN_VQRDMLSHQ_S32 = 3399
  fromEnum ARM64_INTRIN_VQRDMLAH_LANE_S16 = 3400
  fromEnum ARM64_INTRIN_VQRDMLAHQ_LANE_S16 = 3401
  fromEnum ARM64_INTRIN_VQRDMLAH_LANEQ_S16 = 3402
  fromEnum ARM64_INTRIN_VQRDMLAHQ_LANEQ_S16 = 3403
  fromEnum ARM64_INTRIN_VQRDMLAH_LANE_S32 = 3404
  fromEnum ARM64_INTRIN_VQRDMLAHQ_LANE_S32 = 3405
  fromEnum ARM64_INTRIN_VQRDMLAH_LANEQ_S32 = 3406
  fromEnum ARM64_INTRIN_VQRDMLAHQ_LANEQ_S32 = 3407
  fromEnum ARM64_INTRIN_VQRDMLSH_LANE_S16 = 3408
  fromEnum ARM64_INTRIN_VQRDMLSHQ_LANE_S16 = 3409
  fromEnum ARM64_INTRIN_VQRDMLSH_LANEQ_S16 = 3410
  fromEnum ARM64_INTRIN_VQRDMLSHQ_LANEQ_S16 = 3411
  fromEnum ARM64_INTRIN_VQRDMLSH_LANE_S32 = 3412
  fromEnum ARM64_INTRIN_VQRDMLSHQ_LANE_S32 = 3413
  fromEnum ARM64_INTRIN_VQRDMLSH_LANEQ_S32 = 3414
  fromEnum ARM64_INTRIN_VQRDMLSHQ_LANEQ_S32 = 3415
  fromEnum ARM64_INTRIN_VQRDMLAHH_S16 = 3416
  fromEnum ARM64_INTRIN_VQRDMLAHS_S32 = 3417
  fromEnum ARM64_INTRIN_VQRDMLSHH_S16 = 3418
  fromEnum ARM64_INTRIN_VQRDMLSHS_S32 = 3419
  fromEnum ARM64_INTRIN_VQRDMLAHH_LANE_S16 = 3420
  fromEnum ARM64_INTRIN_VQRDMLAHH_LANEQ_S16 = 3421
  fromEnum ARM64_INTRIN_VQRDMLAHS_LANE_S32 = 3422
  fromEnum ARM64_INTRIN_VQRDMLAHS_LANEQ_S32 = 3423
  fromEnum ARM64_INTRIN_VQRDMLSHH_LANE_S16 = 3424
  fromEnum ARM64_INTRIN_VQRDMLSHH_LANEQ_S16 = 3425
  fromEnum ARM64_INTRIN_VQRDMLSHS_LANE_S32 = 3426
  fromEnum ARM64_INTRIN_VQRDMLSHS_LANEQ_S32 = 3427
  fromEnum ARM64_INTRIN_VABSH_F16 = 3428
  fromEnum ARM64_INTRIN_VCEQZH_F16 = 3429
  fromEnum ARM64_INTRIN_VCGEZH_F16 = 3430
  fromEnum ARM64_INTRIN_VCGTZH_F16 = 3431
  fromEnum ARM64_INTRIN_VCLEZH_F16 = 3432
  fromEnum ARM64_INTRIN_VCLTZH_F16 = 3433
  fromEnum ARM64_INTRIN_VCVTH_F16_S16 = 3434
  fromEnum ARM64_INTRIN_VCVTH_F16_S32 = 3435
  fromEnum ARM64_INTRIN_VCVTH_F16_S64 = 3436
  fromEnum ARM64_INTRIN_VCVTH_F16_U16 = 3437
  fromEnum ARM64_INTRIN_VCVTH_F16_U32 = 3438
  fromEnum ARM64_INTRIN_VCVTH_F16_U64 = 3439
  fromEnum ARM64_INTRIN_VCVTH_S16_F16 = 3440
  fromEnum ARM64_INTRIN_VCVTH_S32_F16 = 3441
  fromEnum ARM64_INTRIN_VCVTH_S64_F16 = 3442
  fromEnum ARM64_INTRIN_VCVTH_U16_F16 = 3443
  fromEnum ARM64_INTRIN_VCVTH_U32_F16 = 3444
  fromEnum ARM64_INTRIN_VCVTH_U64_F16 = 3445
  fromEnum ARM64_INTRIN_VCVTAH_S16_F16 = 3446
  fromEnum ARM64_INTRIN_VCVTAH_S32_F16 = 3447
  fromEnum ARM64_INTRIN_VCVTAH_S64_F16 = 3448
  fromEnum ARM64_INTRIN_VCVTAH_U16_F16 = 3449
  fromEnum ARM64_INTRIN_VCVTAH_U32_F16 = 3450
  fromEnum ARM64_INTRIN_VCVTAH_U64_F16 = 3451
  fromEnum ARM64_INTRIN_VCVTMH_S16_F16 = 3452
  fromEnum ARM64_INTRIN_VCVTMH_S32_F16 = 3453
  fromEnum ARM64_INTRIN_VCVTMH_S64_F16 = 3454
  fromEnum ARM64_INTRIN_VCVTMH_U16_F16 = 3455
  fromEnum ARM64_INTRIN_VCVTMH_U32_F16 = 3456
  fromEnum ARM64_INTRIN_VCVTMH_U64_F16 = 3457
  fromEnum ARM64_INTRIN_VCVTNH_S16_F16 = 3458
  fromEnum ARM64_INTRIN_VCVTNH_S32_F16 = 3459
  fromEnum ARM64_INTRIN_VCVTNH_S64_F16 = 3460
  fromEnum ARM64_INTRIN_VCVTNH_U16_F16 = 3461
  fromEnum ARM64_INTRIN_VCVTNH_U32_F16 = 3462
  fromEnum ARM64_INTRIN_VCVTNH_U64_F16 = 3463
  fromEnum ARM64_INTRIN_VCVTPH_S16_F16 = 3464
  fromEnum ARM64_INTRIN_VCVTPH_S32_F16 = 3465
  fromEnum ARM64_INTRIN_VCVTPH_S64_F16 = 3466
  fromEnum ARM64_INTRIN_VCVTPH_U16_F16 = 3467
  fromEnum ARM64_INTRIN_VCVTPH_U32_F16 = 3468
  fromEnum ARM64_INTRIN_VCVTPH_U64_F16 = 3469
  fromEnum ARM64_INTRIN_VNEGH_F16 = 3470
  fromEnum ARM64_INTRIN_VRECPEH_F16 = 3471
  fromEnum ARM64_INTRIN_VRECPXH_F16 = 3472
  fromEnum ARM64_INTRIN_VRNDH_F16 = 3473
  fromEnum ARM64_INTRIN_VRNDAH_F16 = 3474
  fromEnum ARM64_INTRIN_VRNDIH_F16 = 3475
  fromEnum ARM64_INTRIN_VRNDMH_F16 = 3476
  fromEnum ARM64_INTRIN_VRNDNH_F16 = 3477
  fromEnum ARM64_INTRIN_VRNDPH_F16 = 3478
  fromEnum ARM64_INTRIN_VRNDXH_F16 = 3479
  fromEnum ARM64_INTRIN_VRSQRTEH_F16 = 3480
  fromEnum ARM64_INTRIN_VSQRTH_F16 = 3481
  fromEnum ARM64_INTRIN_VADDH_F16 = 3482
  fromEnum ARM64_INTRIN_VABDH_F16 = 3483
  fromEnum ARM64_INTRIN_VCAGEH_F16 = 3484
  fromEnum ARM64_INTRIN_VCAGTH_F16 = 3485
  fromEnum ARM64_INTRIN_VCALEH_F16 = 3486
  fromEnum ARM64_INTRIN_VCALTH_F16 = 3487
  fromEnum ARM64_INTRIN_VCEQH_F16 = 3488
  fromEnum ARM64_INTRIN_VCGEH_F16 = 3489
  fromEnum ARM64_INTRIN_VCGTH_F16 = 3490
  fromEnum ARM64_INTRIN_VCLEH_F16 = 3491
  fromEnum ARM64_INTRIN_VCLTH_F16 = 3492
  fromEnum ARM64_INTRIN_VCVTH_N_F16_S16 = 3493
  fromEnum ARM64_INTRIN_VCVTH_N_F16_S32 = 3494
  fromEnum ARM64_INTRIN_VCVTH_N_F16_S64 = 3495
  fromEnum ARM64_INTRIN_VCVTH_N_F16_U16 = 3496
  fromEnum ARM64_INTRIN_VCVTH_N_S16_F16 = 3497
  fromEnum ARM64_INTRIN_VCVTH_N_S32_F16 = 3498
  fromEnum ARM64_INTRIN_VCVTH_N_S64_F16 = 3499
  fromEnum ARM64_INTRIN_VCVTH_N_U16_F16 = 3500
  fromEnum ARM64_INTRIN_VCVTH_N_U32_F16 = 3501
  fromEnum ARM64_INTRIN_VCVTH_N_U64_F16 = 3502
  fromEnum ARM64_INTRIN_VDIVH_F16 = 3503
  fromEnum ARM64_INTRIN_VMAXH_F16 = 3504
  fromEnum ARM64_INTRIN_VMAXNMH_F16 = 3505
  fromEnum ARM64_INTRIN_VMINH_F16 = 3506
  fromEnum ARM64_INTRIN_VMINNMH_F16 = 3507
  fromEnum ARM64_INTRIN_VMULH_F16 = 3508
  fromEnum ARM64_INTRIN_VMULXH_F16 = 3509
  fromEnum ARM64_INTRIN_VRECPSH_F16 = 3510
  fromEnum ARM64_INTRIN_VRSQRTSH_F16 = 3511
  fromEnum ARM64_INTRIN_VSUBH_F16 = 3512
  fromEnum ARM64_INTRIN_VFMAH_F16 = 3513
  fromEnum ARM64_INTRIN_VFMSH_F16 = 3514
  fromEnum ARM64_INTRIN_VABS_F16 = 3515
  fromEnum ARM64_INTRIN_VABSQ_F16 = 3516
  fromEnum ARM64_INTRIN_VCEQZ_F16 = 3517
  fromEnum ARM64_INTRIN_VCEQZQ_F16 = 3518
  fromEnum ARM64_INTRIN_VCGEZ_F16 = 3519
  fromEnum ARM64_INTRIN_VCGEZQ_F16 = 3520
  fromEnum ARM64_INTRIN_VCGTZ_F16 = 3521
  fromEnum ARM64_INTRIN_VCGTZQ_F16 = 3522
  fromEnum ARM64_INTRIN_VCLEZ_F16 = 3523
  fromEnum ARM64_INTRIN_VCLEZQ_F16 = 3524
  fromEnum ARM64_INTRIN_VCLTZ_F16 = 3525
  fromEnum ARM64_INTRIN_VCLTZQ_F16 = 3526
  fromEnum ARM64_INTRIN_VCVT_F16_S16 = 3527
  fromEnum ARM64_INTRIN_VCVTQ_F16_S16 = 3528
  fromEnum ARM64_INTRIN_VCVT_F16_U16 = 3529
  fromEnum ARM64_INTRIN_VCVTQ_F16_U16 = 3530
  fromEnum ARM64_INTRIN_VCVT_S16_F16 = 3531
  fromEnum ARM64_INTRIN_VCVTQ_S16_F16 = 3532
  fromEnum ARM64_INTRIN_VCVT_U16_F16 = 3533
  fromEnum ARM64_INTRIN_VCVTQ_U16_F16 = 3534
  fromEnum ARM64_INTRIN_VCVTA_S16_F16 = 3535
  fromEnum ARM64_INTRIN_VCVTAQ_S16_F16 = 3536
  fromEnum ARM64_INTRIN_VCVTA_U16_F16 = 3537
  fromEnum ARM64_INTRIN_VCVTAQ_U16_F16 = 3538
  fromEnum ARM64_INTRIN_VCVTM_S16_F16 = 3539
  fromEnum ARM64_INTRIN_VCVTMQ_S16_F16 = 3540
  fromEnum ARM64_INTRIN_VCVTM_U16_F16 = 3541
  fromEnum ARM64_INTRIN_VCVTMQ_U16_F16 = 3542
  fromEnum ARM64_INTRIN_VCVTN_S16_F16 = 3543
  fromEnum ARM64_INTRIN_VCVTNQ_S16_F16 = 3544
  fromEnum ARM64_INTRIN_VCVTN_U16_F16 = 3545
  fromEnum ARM64_INTRIN_VCVTNQ_U16_F16 = 3546
  fromEnum ARM64_INTRIN_VCVTP_S16_F16 = 3547
  fromEnum ARM64_INTRIN_VCVTPQ_S16_F16 = 3548
  fromEnum ARM64_INTRIN_VCVTP_U16_F16 = 3549
  fromEnum ARM64_INTRIN_VCVTPQ_U16_F16 = 3550
  fromEnum ARM64_INTRIN_VNEG_F16 = 3551
  fromEnum ARM64_INTRIN_VNEGQ_F16 = 3552
  fromEnum ARM64_INTRIN_VRECPE_F16 = 3553
  fromEnum ARM64_INTRIN_VRECPEQ_F16 = 3554
  fromEnum ARM64_INTRIN_VRND_F16 = 3555
  fromEnum ARM64_INTRIN_VRNDQ_F16 = 3556
  fromEnum ARM64_INTRIN_VRNDA_F16 = 3557
  fromEnum ARM64_INTRIN_VRNDAQ_F16 = 3558
  fromEnum ARM64_INTRIN_VRNDI_F16 = 3559
  fromEnum ARM64_INTRIN_VRNDIQ_F16 = 3560
  fromEnum ARM64_INTRIN_VRNDM_F16 = 3561
  fromEnum ARM64_INTRIN_VRNDMQ_F16 = 3562
  fromEnum ARM64_INTRIN_VRNDN_F16 = 3563
  fromEnum ARM64_INTRIN_VRNDNQ_F16 = 3564
  fromEnum ARM64_INTRIN_VRNDP_F16 = 3565
  fromEnum ARM64_INTRIN_VRNDPQ_F16 = 3566
  fromEnum ARM64_INTRIN_VRNDX_F16 = 3567
  fromEnum ARM64_INTRIN_VRNDXQ_F16 = 3568
  fromEnum ARM64_INTRIN_VRSQRTE_F16 = 3569
  fromEnum ARM64_INTRIN_VRSQRTEQ_F16 = 3570
  fromEnum ARM64_INTRIN_VSQRT_F16 = 3571
  fromEnum ARM64_INTRIN_VSQRTQ_F16 = 3572
  fromEnum ARM64_INTRIN_VADD_F16 = 3573
  fromEnum ARM64_INTRIN_VADDQ_F16 = 3574
  fromEnum ARM64_INTRIN_VABD_F16 = 3575
  fromEnum ARM64_INTRIN_VABDQ_F16 = 3576
  fromEnum ARM64_INTRIN_VCAGE_F16 = 3577
  fromEnum ARM64_INTRIN_VCAGEQ_F16 = 3578
  fromEnum ARM64_INTRIN_VCAGT_F16 = 3579
  fromEnum ARM64_INTRIN_VCAGTQ_F16 = 3580
  fromEnum ARM64_INTRIN_VCALE_F16 = 3581
  fromEnum ARM64_INTRIN_VCALEQ_F16 = 3582
  fromEnum ARM64_INTRIN_VCALT_F16 = 3583
  fromEnum ARM64_INTRIN_VCALTQ_F16 = 3584
  fromEnum ARM64_INTRIN_VCEQ_F16 = 3585
  fromEnum ARM64_INTRIN_VCEQQ_F16 = 3586
  fromEnum ARM64_INTRIN_VCGE_F16 = 3587
  fromEnum ARM64_INTRIN_VCGEQ_F16 = 3588
  fromEnum ARM64_INTRIN_VCGT_F16 = 3589
  fromEnum ARM64_INTRIN_VCGTQ_F16 = 3590
  fromEnum ARM64_INTRIN_VCLE_F16 = 3591
  fromEnum ARM64_INTRIN_VCLEQ_F16 = 3592
  fromEnum ARM64_INTRIN_VCLT_F16 = 3593
  fromEnum ARM64_INTRIN_VCLTQ_F16 = 3594
  fromEnum ARM64_INTRIN_VCVT_N_F16_S16 = 3595
  fromEnum ARM64_INTRIN_VCVTQ_N_F16_S16 = 3596
  fromEnum ARM64_INTRIN_VCVT_N_F16_U16 = 3597
  fromEnum ARM64_INTRIN_VCVTQ_N_F16_U16 = 3598
  fromEnum ARM64_INTRIN_VCVT_N_S16_F16 = 3599
  fromEnum ARM64_INTRIN_VCVTQ_N_S16_F16 = 3600
  fromEnum ARM64_INTRIN_VCVT_N_U16_F16 = 3601
  fromEnum ARM64_INTRIN_VCVTQ_N_U16_F16 = 3602
  fromEnum ARM64_INTRIN_VDIV_F16 = 3603
  fromEnum ARM64_INTRIN_VDIVQ_F16 = 3604
  fromEnum ARM64_INTRIN_VMAX_F16 = 3605
  fromEnum ARM64_INTRIN_VMAXQ_F16 = 3606
  fromEnum ARM64_INTRIN_VMAXNM_F16 = 3607
  fromEnum ARM64_INTRIN_VMAXNMQ_F16 = 3608
  fromEnum ARM64_INTRIN_VMIN_F16 = 3609
  fromEnum ARM64_INTRIN_VMINQ_F16 = 3610
  fromEnum ARM64_INTRIN_VMINNM_F16 = 3611
  fromEnum ARM64_INTRIN_VMINNMQ_F16 = 3612
  fromEnum ARM64_INTRIN_VMUL_F16 = 3613
  fromEnum ARM64_INTRIN_VMULQ_F16 = 3614
  fromEnum ARM64_INTRIN_VMULX_F16 = 3615
  fromEnum ARM64_INTRIN_VMULXQ_F16 = 3616
  fromEnum ARM64_INTRIN_VPADD_F16 = 3617
  fromEnum ARM64_INTRIN_VPADDQ_F16 = 3618
  fromEnum ARM64_INTRIN_VPMAX_F16 = 3619
  fromEnum ARM64_INTRIN_VPMAXQ_F16 = 3620
  fromEnum ARM64_INTRIN_VPMAXNM_F16 = 3621
  fromEnum ARM64_INTRIN_VPMAXNMQ_F16 = 3622
  fromEnum ARM64_INTRIN_VPMIN_F16 = 3623
  fromEnum ARM64_INTRIN_VPMINQ_F16 = 3624
  fromEnum ARM64_INTRIN_VPMINNM_F16 = 3625
  fromEnum ARM64_INTRIN_VPMINNMQ_F16 = 3626
  fromEnum ARM64_INTRIN_VRECPS_F16 = 3627
  fromEnum ARM64_INTRIN_VRECPSQ_F16 = 3628
  fromEnum ARM64_INTRIN_VRSQRTS_F16 = 3629
  fromEnum ARM64_INTRIN_VRSQRTSQ_F16 = 3630
  fromEnum ARM64_INTRIN_VSUB_F16 = 3631
  fromEnum ARM64_INTRIN_VSUBQ_F16 = 3632
  fromEnum ARM64_INTRIN_VFMA_F16 = 3633
  fromEnum ARM64_INTRIN_VFMAQ_F16 = 3634
  fromEnum ARM64_INTRIN_VFMS_F16 = 3635
  fromEnum ARM64_INTRIN_VFMSQ_F16 = 3636
  fromEnum ARM64_INTRIN_VFMA_LANE_F16 = 3637
  fromEnum ARM64_INTRIN_VFMAQ_LANE_F16 = 3638
  fromEnum ARM64_INTRIN_VFMA_LANEQ_F16 = 3639
  fromEnum ARM64_INTRIN_VFMAQ_LANEQ_F16 = 3640
  fromEnum ARM64_INTRIN_VFMA_N_F16 = 3641
  fromEnum ARM64_INTRIN_VFMAQ_N_F16 = 3642
  fromEnum ARM64_INTRIN_VFMAH_LANE_F16 = 3643
  fromEnum ARM64_INTRIN_VFMAH_LANEQ_F16 = 3644
  fromEnum ARM64_INTRIN_VFMS_LANE_F16 = 3645
  fromEnum ARM64_INTRIN_VFMSQ_LANE_F16 = 3646
  fromEnum ARM64_INTRIN_VFMS_LANEQ_F16 = 3647
  fromEnum ARM64_INTRIN_VFMSQ_LANEQ_F16 = 3648
  fromEnum ARM64_INTRIN_VFMS_N_F16 = 3649
  fromEnum ARM64_INTRIN_VFMSQ_N_F16 = 3650
  fromEnum ARM64_INTRIN_VFMSH_LANE_F16 = 3651
  fromEnum ARM64_INTRIN_VFMSH_LANEQ_F16 = 3652
  fromEnum ARM64_INTRIN_VMUL_LANE_F16 = 3653
  fromEnum ARM64_INTRIN_VMULQ_LANE_F16 = 3654
  fromEnum ARM64_INTRIN_VMUL_LANEQ_F16 = 3655
  fromEnum ARM64_INTRIN_VMULQ_LANEQ_F16 = 3656
  fromEnum ARM64_INTRIN_VMUL_N_F16 = 3657
  fromEnum ARM64_INTRIN_VMULQ_N_F16 = 3658
  fromEnum ARM64_INTRIN_VMULH_LANE_F16 = 3659
  fromEnum ARM64_INTRIN_VMULH_LANEQ_F16 = 3660
  fromEnum ARM64_INTRIN_VMULX_LANE_F16 = 3661
  fromEnum ARM64_INTRIN_VMULXQ_LANE_F16 = 3662
  fromEnum ARM64_INTRIN_VMULX_LANEQ_F16 = 3663
  fromEnum ARM64_INTRIN_VMULXQ_LANEQ_F16 = 3664
  fromEnum ARM64_INTRIN_VMULX_N_F16 = 3665
  fromEnum ARM64_INTRIN_VMULXQ_N_F16 = 3666
  fromEnum ARM64_INTRIN_VMULXH_LANE_F16 = 3667
  fromEnum ARM64_INTRIN_VMULXH_LANEQ_F16 = 3668
  fromEnum ARM64_INTRIN_VMAXV_F16 = 3669
  fromEnum ARM64_INTRIN_VMAXVQ_F16 = 3670
  fromEnum ARM64_INTRIN_VMINV_F16 = 3671
  fromEnum ARM64_INTRIN_VMINVQ_F16 = 3672
  fromEnum ARM64_INTRIN_VMAXNMV_F16 = 3673
  fromEnum ARM64_INTRIN_VMAXNMVQ_F16 = 3674
  fromEnum ARM64_INTRIN_VMINNMV_F16 = 3675
  fromEnum ARM64_INTRIN_VMINNMVQ_F16 = 3676
  fromEnum ARM64_INTRIN_VBSL_F16 = 3677
  fromEnum ARM64_INTRIN_VBSLQ_F16 = 3678
  fromEnum ARM64_INTRIN_VZIP_F16 = 3679
  fromEnum ARM64_INTRIN_VZIPQ_F16 = 3680
  fromEnum ARM64_INTRIN_VUZP_F16 = 3681
  fromEnum ARM64_INTRIN_VUZPQ_F16 = 3682
  fromEnum ARM64_INTRIN_VTRN_F16 = 3683
  fromEnum ARM64_INTRIN_VTRNQ_F16 = 3684
  fromEnum ARM64_INTRIN_VMOV_N_F16 = 3685
  fromEnum ARM64_INTRIN_VMOVQ_N_F16 = 3686
  fromEnum ARM64_INTRIN_VDUP_N_F16 = 3687
  fromEnum ARM64_INTRIN_VDUPQ_N_F16 = 3688
  fromEnum ARM64_INTRIN_VDUP_LANE_F16 = 3689
  fromEnum ARM64_INTRIN_VDUPQ_LANE_F16 = 3690
  fromEnum ARM64_INTRIN_VEXT_F16 = 3691
  fromEnum ARM64_INTRIN_VEXTQ_F16 = 3692
  fromEnum ARM64_INTRIN_VREV64_F16 = 3693
  fromEnum ARM64_INTRIN_VREV64Q_F16 = 3694
  fromEnum ARM64_INTRIN_VZIP1_F16 = 3695
  fromEnum ARM64_INTRIN_VZIP1Q_F16 = 3696
  fromEnum ARM64_INTRIN_VZIP2_F16 = 3697
  fromEnum ARM64_INTRIN_VZIP2Q_F16 = 3698
  fromEnum ARM64_INTRIN_VUZP1_F16 = 3699
  fromEnum ARM64_INTRIN_VUZP1Q_F16 = 3700
  fromEnum ARM64_INTRIN_VUZP2_F16 = 3701
  fromEnum ARM64_INTRIN_VUZP2Q_F16 = 3702
  fromEnum ARM64_INTRIN_VTRN1_F16 = 3703
  fromEnum ARM64_INTRIN_VTRN1Q_F16 = 3704
  fromEnum ARM64_INTRIN_VTRN2_F16 = 3705
  fromEnum ARM64_INTRIN_VTRN2Q_F16 = 3706
  fromEnum ARM64_INTRIN_VDUP_LANEQ_F16 = 3707
  fromEnum ARM64_INTRIN_VDUPQ_LANEQ_F16 = 3708
  fromEnum ARM64_INTRIN_VDUPH_LANE_F16 = 3709
  fromEnum ARM64_INTRIN_VDUPH_LANEQ_F16 = 3710
  fromEnum ARM64_INTRIN_VDOT_U32 = 3711
  fromEnum ARM64_INTRIN_VDOT_S32 = 3712
  fromEnum ARM64_INTRIN_VDOTQ_U32 = 3713
  fromEnum ARM64_INTRIN_VDOTQ_S32 = 3714
  fromEnum ARM64_INTRIN_VDOT_LANE_U32 = 3715
  fromEnum ARM64_INTRIN_VDOT_LANE_S32 = 3716
  fromEnum ARM64_INTRIN_VDOTQ_LANEQ_U32 = 3717
  fromEnum ARM64_INTRIN_VDOTQ_LANEQ_S32 = 3718
  fromEnum ARM64_INTRIN_VDOT_LANEQ_U32 = 3719
  fromEnum ARM64_INTRIN_VDOT_LANEQ_S32 = 3720
  fromEnum ARM64_INTRIN_VDOTQ_LANE_U32 = 3721
  fromEnum ARM64_INTRIN_VDOTQ_LANE_S32 = 3722
  fromEnum ARM64_INTRIN_VSHA512HQ_U64 = 3723
  fromEnum ARM64_INTRIN_VSHA512H2Q_U64 = 3724
  fromEnum ARM64_INTRIN_VSHA512SU0Q_U64 = 3725
  fromEnum ARM64_INTRIN_VSHA512SU1Q_U64 = 3726
  fromEnum ARM64_INTRIN_VEOR3Q_U8 = 3727
  fromEnum ARM64_INTRIN_VEOR3Q_U16 = 3728
  fromEnum ARM64_INTRIN_VEOR3Q_U32 = 3729
  fromEnum ARM64_INTRIN_VEOR3Q_U64 = 3730
  fromEnum ARM64_INTRIN_VEOR3Q_S8 = 3731
  fromEnum ARM64_INTRIN_VEOR3Q_S16 = 3732
  fromEnum ARM64_INTRIN_VEOR3Q_S32 = 3733
  fromEnum ARM64_INTRIN_VEOR3Q_S64 = 3734
  fromEnum ARM64_INTRIN_VRAX1Q_U64 = 3735
  fromEnum ARM64_INTRIN_VXARQ_U64 = 3736
  fromEnum ARM64_INTRIN_VBCAXQ_U8 = 3737
  fromEnum ARM64_INTRIN_VBCAXQ_U16 = 3738
  fromEnum ARM64_INTRIN_VBCAXQ_U32 = 3739
  fromEnum ARM64_INTRIN_VBCAXQ_U64 = 3740
  fromEnum ARM64_INTRIN_VBCAXQ_S8 = 3741
  fromEnum ARM64_INTRIN_VBCAXQ_S16 = 3742
  fromEnum ARM64_INTRIN_VBCAXQ_S32 = 3743
  fromEnum ARM64_INTRIN_VBCAXQ_S64 = 3744
  fromEnum ARM64_INTRIN_VSM3SS1Q_U32 = 3745
  fromEnum ARM64_INTRIN_VSM3TT1AQ_U32 = 3746
  fromEnum ARM64_INTRIN_VSM3TT1BQ_U32 = 3747
  fromEnum ARM64_INTRIN_VSM3TT2AQ_U32 = 3748
  fromEnum ARM64_INTRIN_VSM3TT2BQ_U32 = 3749
  fromEnum ARM64_INTRIN_VSM3PARTW1Q_U32 = 3750
  fromEnum ARM64_INTRIN_VSM3PARTW2Q_U32 = 3751
  fromEnum ARM64_INTRIN_VSM4EQ_U32 = 3752
  fromEnum ARM64_INTRIN_VSM4EKEYQ_U32 = 3753
  fromEnum ARM64_INTRIN_VFMLAL_LOW_F16 = 3754
  fromEnum ARM64_INTRIN_VFMLSL_LOW_F16 = 3755
  fromEnum ARM64_INTRIN_VFMLALQ_LOW_F16 = 3756
  fromEnum ARM64_INTRIN_VFMLSLQ_LOW_F16 = 3757
  fromEnum ARM64_INTRIN_VFMLAL_HIGH_F16 = 3758
  fromEnum ARM64_INTRIN_VFMLSL_HIGH_F16 = 3759
  fromEnum ARM64_INTRIN_VFMLALQ_HIGH_F16 = 3760
  fromEnum ARM64_INTRIN_VFMLSLQ_HIGH_F16 = 3761
  fromEnum ARM64_INTRIN_VFMLAL_LANE_LOW_F16 = 3762
  fromEnum ARM64_INTRIN_VFMLAL_LANEQ_LOW_F16 = 3763
  fromEnum ARM64_INTRIN_VFMLALQ_LANE_LOW_F16 = 3764
  fromEnum ARM64_INTRIN_VFMLALQ_LANEQ_LOW_F16 = 3765
  fromEnum ARM64_INTRIN_VFMLSL_LANE_LOW_F16 = 3766
  fromEnum ARM64_INTRIN_VFMLSL_LANEQ_LOW_F16 = 3767
  fromEnum ARM64_INTRIN_VFMLSLQ_LANE_LOW_F16 = 3768
  fromEnum ARM64_INTRIN_VFMLSLQ_LANEQ_LOW_F16 = 3769
  fromEnum ARM64_INTRIN_VFMLAL_LANE_HIGH_F16 = 3770
  fromEnum ARM64_INTRIN_VFMLSL_LANE_HIGH_F16 = 3771
  fromEnum ARM64_INTRIN_VFMLALQ_LANE_HIGH_F16 = 3772
  fromEnum ARM64_INTRIN_VFMLSLQ_LANE_HIGH_F16 = 3773
  fromEnum ARM64_INTRIN_VFMLAL_LANEQ_HIGH_F16 = 3774
  fromEnum ARM64_INTRIN_VFMLSL_LANEQ_HIGH_F16 = 3775
  fromEnum ARM64_INTRIN_VFMLALQ_LANEQ_HIGH_F16 = 3776
  fromEnum ARM64_INTRIN_VFMLSLQ_LANEQ_HIGH_F16 = 3777
  fromEnum ARM64_INTRIN_VCADD_ROT90_F16 = 3778
  fromEnum ARM64_INTRIN_VCADD_ROT90_F32 = 3779
  fromEnum ARM64_INTRIN_VCADDQ_ROT90_F16 = 3780
  fromEnum ARM64_INTRIN_VCADDQ_ROT90_F32 = 3781
  fromEnum ARM64_INTRIN_VCADDQ_ROT90_F64 = 3782
  fromEnum ARM64_INTRIN_VCADD_ROT270_F16 = 3783
  fromEnum ARM64_INTRIN_VCADD_ROT270_F32 = 3784
  fromEnum ARM64_INTRIN_VCADDQ_ROT270_F16 = 3785
  fromEnum ARM64_INTRIN_VCADDQ_ROT270_F32 = 3786
  fromEnum ARM64_INTRIN_VCADDQ_ROT270_F64 = 3787
  fromEnum ARM64_INTRIN_VCMLA_F16 = 3788
  fromEnum ARM64_INTRIN_VCMLA_F32 = 3789
  fromEnum ARM64_INTRIN_VCMLA_LANE_F16 = 3790
  fromEnum ARM64_INTRIN_VCMLA_LANE_F32 = 3791
  fromEnum ARM64_INTRIN_VCMLA_LANEQ_F16 = 3792
  fromEnum ARM64_INTRIN_VCMLA_LANEQ_F32 = 3793
  fromEnum ARM64_INTRIN_VCMLAQ_F16 = 3794
  fromEnum ARM64_INTRIN_VCMLAQ_F32 = 3795
  fromEnum ARM64_INTRIN_VCMLAQ_F64 = 3796
  fromEnum ARM64_INTRIN_VCMLAQ_LANE_F16 = 3797
  fromEnum ARM64_INTRIN_VCMLAQ_LANE_F32 = 3798
  fromEnum ARM64_INTRIN_VCMLAQ_LANEQ_F16 = 3799
  fromEnum ARM64_INTRIN_VCMLAQ_LANEQ_F32 = 3800
  fromEnum ARM64_INTRIN_VCMLA_ROT90_F16 = 3801
  fromEnum ARM64_INTRIN_VCMLA_ROT90_F32 = 3802
  fromEnum ARM64_INTRIN_VCMLA_ROT90_LANE_F16 = 3803
  fromEnum ARM64_INTRIN_VCMLA_ROT90_LANE_F32 = 3804
  fromEnum ARM64_INTRIN_VCMLA_ROT90_LANEQ_F16 = 3805
  fromEnum ARM64_INTRIN_VCMLA_ROT90_LANEQ_F32 = 3806
  fromEnum ARM64_INTRIN_VCMLAQ_ROT90_F16 = 3807
  fromEnum ARM64_INTRIN_VCMLAQ_ROT90_F32 = 3808
  fromEnum ARM64_INTRIN_VCMLAQ_ROT90_F64 = 3809
  fromEnum ARM64_INTRIN_VCMLAQ_ROT90_LANE_F16 = 3810
  fromEnum ARM64_INTRIN_VCMLAQ_ROT90_LANE_F32 = 3811
  fromEnum ARM64_INTRIN_VCMLAQ_ROT90_LANEQ_F16 = 3812
  fromEnum ARM64_INTRIN_VCMLAQ_ROT90_LANEQ_F32 = 3813
  fromEnum ARM64_INTRIN_VCMLA_ROT180_F16 = 3814
  fromEnum ARM64_INTRIN_VCMLA_ROT180_F32 = 3815
  fromEnum ARM64_INTRIN_VCMLA_ROT180_LANE_F16 = 3816
  fromEnum ARM64_INTRIN_VCMLA_ROT180_LANE_F32 = 3817
  fromEnum ARM64_INTRIN_VCMLA_ROT180_LANEQ_F16 = 3818
  fromEnum ARM64_INTRIN_VCMLA_ROT180_LANEQ_F32 = 3819
  fromEnum ARM64_INTRIN_VCMLAQ_ROT180_F16 = 3820
  fromEnum ARM64_INTRIN_VCMLAQ_ROT180_F32 = 3821
  fromEnum ARM64_INTRIN_VCMLAQ_ROT180_F64 = 3822
  fromEnum ARM64_INTRIN_VCMLAQ_ROT180_LANE_F16 = 3823
  fromEnum ARM64_INTRIN_VCMLAQ_ROT180_LANE_F32 = 3824
  fromEnum ARM64_INTRIN_VCMLAQ_ROT180_LANEQ_F16 = 3825
  fromEnum ARM64_INTRIN_VCMLAQ_ROT180_LANEQ_F32 = 3826
  fromEnum ARM64_INTRIN_VCMLA_ROT270_F16 = 3827
  fromEnum ARM64_INTRIN_VCMLA_ROT270_F32 = 3828
  fromEnum ARM64_INTRIN_VCMLA_ROT270_LANE_F16 = 3829
  fromEnum ARM64_INTRIN_VCMLA_ROT270_LANE_F32 = 3830
  fromEnum ARM64_INTRIN_VCMLA_ROT270_LANEQ_F16 = 3831
  fromEnum ARM64_INTRIN_VCMLA_ROT270_LANEQ_F32 = 3832
  fromEnum ARM64_INTRIN_VCMLAQ_ROT270_F16 = 3833
  fromEnum ARM64_INTRIN_VCMLAQ_ROT270_F32 = 3834
  fromEnum ARM64_INTRIN_VCMLAQ_ROT270_F64 = 3835
  fromEnum ARM64_INTRIN_VCMLAQ_ROT270_LANE_F16 = 3836
  fromEnum ARM64_INTRIN_VCMLAQ_ROT270_LANE_F32 = 3837
  fromEnum ARM64_INTRIN_VCMLAQ_ROT270_LANEQ_F16 = 3838
  fromEnum ARM64_INTRIN_VCMLAQ_ROT270_LANEQ_F32 = 3839
  fromEnum ARM64_INTRIN_VRND32Z_F32 = 3840
  fromEnum ARM64_INTRIN_VRND32ZQ_F32 = 3841
  fromEnum ARM64_INTRIN_VRND32Z_F64 = 3842
  fromEnum ARM64_INTRIN_VRND32ZQ_F64 = 3843
  fromEnum ARM64_INTRIN_VRND64Z_F32 = 3844
  fromEnum ARM64_INTRIN_VRND64ZQ_F32 = 3845
  fromEnum ARM64_INTRIN_VRND64Z_F64 = 3846
  fromEnum ARM64_INTRIN_VRND64ZQ_F64 = 3847
  fromEnum ARM64_INTRIN_VRND32X_F32 = 3848
  fromEnum ARM64_INTRIN_VRND32XQ_F32 = 3849
  fromEnum ARM64_INTRIN_VRND32X_F64 = 3850
  fromEnum ARM64_INTRIN_VRND32XQ_F64 = 3851
  fromEnum ARM64_INTRIN_VRND64X_F32 = 3852
  fromEnum ARM64_INTRIN_VRND64XQ_F32 = 3853
  fromEnum ARM64_INTRIN_VRND64X_F64 = 3854
  fromEnum ARM64_INTRIN_VRND64XQ_F64 = 3855
  fromEnum ARM64_INTRIN_VMMLAQ_S32 = 3856
  fromEnum ARM64_INTRIN_VMMLAQ_U32 = 3857
  fromEnum ARM64_INTRIN_VUSMMLAQ_S32 = 3858
  fromEnum ARM64_INTRIN_VUSDOT_S32 = 3859
  fromEnum ARM64_INTRIN_VUSDOT_LANE_S32 = 3860
  fromEnum ARM64_INTRIN_VSUDOT_LANE_S32 = 3861
  fromEnum ARM64_INTRIN_VUSDOT_LANEQ_S32 = 3862
  fromEnum ARM64_INTRIN_VSUDOT_LANEQ_S32 = 3863
  fromEnum ARM64_INTRIN_VUSDOTQ_S32 = 3864
  fromEnum ARM64_INTRIN_VUSDOTQ_LANE_S32 = 3865
  fromEnum ARM64_INTRIN_VSUDOTQ_LANE_S32 = 3866
  fromEnum ARM64_INTRIN_VUSDOTQ_LANEQ_S32 = 3867
  fromEnum ARM64_INTRIN_VSUDOTQ_LANEQ_S32 = 3868
  fromEnum ARM64_INTRIN_VCREATE_BF16 = 3869
  fromEnum ARM64_INTRIN_VDUP_N_BF16 = 3870
  fromEnum ARM64_INTRIN_VDUPQ_N_BF16 = 3871
  fromEnum ARM64_INTRIN_VDUP_LANE_BF16 = 3872
  fromEnum ARM64_INTRIN_VDUPQ_LANE_BF16 = 3873
  fromEnum ARM64_INTRIN_VDUP_LANEQ_BF16 = 3874
  fromEnum ARM64_INTRIN_VDUPQ_LANEQ_BF16 = 3875
  fromEnum ARM64_INTRIN_VCOMBINE_BF16 = 3876
  fromEnum ARM64_INTRIN_VGET_HIGH_BF16 = 3877
  fromEnum ARM64_INTRIN_VGET_LOW_BF16 = 3878
  fromEnum ARM64_INTRIN_VGET_LANE_BF16 = 3879
  fromEnum ARM64_INTRIN_VGETQ_LANE_BF16 = 3880
  fromEnum ARM64_INTRIN_VSET_LANE_BF16 = 3881
  fromEnum ARM64_INTRIN_VSETQ_LANE_BF16 = 3882
  fromEnum ARM64_INTRIN_VDUPH_LANE_BF16 = 3883
  fromEnum ARM64_INTRIN_VDUPH_LANEQ_BF16 = 3884
  fromEnum ARM64_INTRIN_VLD1_BF16 = 3885
  fromEnum ARM64_INTRIN_VLD1Q_BF16 = 3886
  fromEnum ARM64_INTRIN_VLD1_LANE_BF16 = 3887
  fromEnum ARM64_INTRIN_VLD1Q_LANE_BF16 = 3888
  fromEnum ARM64_INTRIN_VLD1_DUP_BF16 = 3889
  fromEnum ARM64_INTRIN_VLD1Q_DUP_BF16 = 3890
  fromEnum ARM64_INTRIN_VST1_BF16 = 3891
  fromEnum ARM64_INTRIN_VST1Q_BF16 = 3892
  fromEnum ARM64_INTRIN_VST1_LANE_BF16 = 3893
  fromEnum ARM64_INTRIN_VST1Q_LANE_BF16 = 3894
  fromEnum ARM64_INTRIN_VLD2_BF16 = 3895
  fromEnum ARM64_INTRIN_VLD2Q_BF16 = 3896
  fromEnum ARM64_INTRIN_VLD3_BF16 = 3897
  fromEnum ARM64_INTRIN_VLD3Q_BF16 = 3898
  fromEnum ARM64_INTRIN_VLD4_BF16 = 3899
  fromEnum ARM64_INTRIN_VLD4Q_BF16 = 3900
  fromEnum ARM64_INTRIN_VLD2_DUP_BF16 = 3901
  fromEnum ARM64_INTRIN_VLD2Q_DUP_BF16 = 3902
  fromEnum ARM64_INTRIN_VLD3_DUP_BF16 = 3903
  fromEnum ARM64_INTRIN_VLD3Q_DUP_BF16 = 3904
  fromEnum ARM64_INTRIN_VLD4_DUP_BF16 = 3905
  fromEnum ARM64_INTRIN_VLD4Q_DUP_BF16 = 3906
  fromEnum ARM64_INTRIN_VST2_BF16 = 3907
  fromEnum ARM64_INTRIN_VST2Q_BF16 = 3908
  fromEnum ARM64_INTRIN_VST3_BF16 = 3909
  fromEnum ARM64_INTRIN_VST3Q_BF16 = 3910
  fromEnum ARM64_INTRIN_VST4_BF16 = 3911
  fromEnum ARM64_INTRIN_VST4Q_BF16 = 3912
  fromEnum ARM64_INTRIN_VLD2_LANE_BF16 = 3913
  fromEnum ARM64_INTRIN_VLD2Q_LANE_BF16 = 3914
  fromEnum ARM64_INTRIN_VLD3_LANE_BF16 = 3915
  fromEnum ARM64_INTRIN_VLD3Q_LANE_BF16 = 3916
  fromEnum ARM64_INTRIN_VLD4_LANE_BF16 = 3917
  fromEnum ARM64_INTRIN_VLD4Q_LANE_BF16 = 3918
  fromEnum ARM64_INTRIN_VST2_LANE_BF16 = 3919
  fromEnum ARM64_INTRIN_VST2Q_LANE_BF16 = 3920
  fromEnum ARM64_INTRIN_VST3_LANE_BF16 = 3921
  fromEnum ARM64_INTRIN_VST3Q_LANE_BF16 = 3922
  fromEnum ARM64_INTRIN_VST4_LANE_BF16 = 3923
  fromEnum ARM64_INTRIN_VST4Q_LANE_BF16 = 3924
  fromEnum ARM64_INTRIN_VST1_BF16_X2 = 3925
  fromEnum ARM64_INTRIN_VST1Q_BF16_X2 = 3926
  fromEnum ARM64_INTRIN_VST1_BF16_X3 = 3927
  fromEnum ARM64_INTRIN_VST1Q_BF16_X3 = 3928
  fromEnum ARM64_INTRIN_VST1_BF16_X4 = 3929
  fromEnum ARM64_INTRIN_VST1Q_BF16_X4 = 3930
  fromEnum ARM64_INTRIN_VLD1_BF16_X2 = 3931
  fromEnum ARM64_INTRIN_VLD1Q_BF16_X2 = 3932
  fromEnum ARM64_INTRIN_VLD1_BF16_X3 = 3933
  fromEnum ARM64_INTRIN_VLD1Q_BF16_X3 = 3934
  fromEnum ARM64_INTRIN_VLD1_BF16_X4 = 3935
  fromEnum ARM64_INTRIN_VLD1Q_BF16_X4 = 3936
  fromEnum ARM64_INTRIN_VCVT_F32_BF16 = 3937
  fromEnum ARM64_INTRIN_VCVTQ_LOW_F32_BF16 = 3938
  fromEnum ARM64_INTRIN_VCVTQ_HIGH_F32_BF16 = 3939
  fromEnum ARM64_INTRIN_VCVT_BF16_F32 = 3940
  fromEnum ARM64_INTRIN_VCVTQ_LOW_BF16_F32 = 3941
  fromEnum ARM64_INTRIN_VCVTQ_HIGH_BF16_F32 = 3942
  fromEnum ARM64_INTRIN_VCVTH_BF16_F32 = 3943
  fromEnum ARM64_INTRIN_VCVTAH_F32_BF16 = 3944
  fromEnum ARM64_INTRIN_VCOPY_LANE_BF16 = 3945
  fromEnum ARM64_INTRIN_VCOPYQ_LANE_BF16 = 3946
  fromEnum ARM64_INTRIN_VCOPY_LANEQ_BF16 = 3947
  fromEnum ARM64_INTRIN_VCOPYQ_LANEQ_BF16 = 3948
  fromEnum ARM64_INTRIN_VBFDOT_F32 = 3949
  fromEnum ARM64_INTRIN_VBFDOTQ_F32 = 3950
  fromEnum ARM64_INTRIN_VBFDOT_LANE_F32 = 3951
  fromEnum ARM64_INTRIN_VBFDOTQ_LANEQ_F32 = 3952
  fromEnum ARM64_INTRIN_VBFDOT_LANEQ_F32 = 3953
  fromEnum ARM64_INTRIN_VBFDOTQ_LANE_F32 = 3954
  fromEnum ARM64_INTRIN_VBFMMLAQ_F32 = 3955
  fromEnum ARM64_INTRIN_VBFMLALBQ_F32 = 3956
  fromEnum ARM64_INTRIN_VBFMLALTQ_F32 = 3957
  fromEnum ARM64_INTRIN_VBFMLALBQ_LANE_F32 = 3958
  fromEnum ARM64_INTRIN_VBFMLALBQ_LANEQ_F32 = 3959
  fromEnum ARM64_INTRIN_VBFMLALTQ_LANE_F32 = 3960
  fromEnum ARM64_INTRIN_VBFMLALTQ_LANEQ_F32 = 3961
  fromEnum ARM64_INTRIN_VMAX__F32 = 3962
  fromEnum ARM64_INTRIN_VMAXNM__F32 = 3963
  fromEnum ARM64_INTRIN_VCVTNS_S64_F32 = 3964
  fromEnum ARM64_INTRIN_VCVTN_S32_F64 = 3965
  fromEnum ARM64_INTRIN_VCVTD_N_F64_S32 = 3966
  fromEnum ARM64_INTRIN_VCVTS_N_F32_S64 = 3967
  fromEnum ARM64_INTRIN_VCVT_S32_F64 = 3968
  fromEnum ARM64_INTRIN_VCVT_U32_F64 = 3969
  fromEnum ARM64_INTRIN_VCVTA_S32_F64 = 3970
  fromEnum ARM64_INTRIN_VCVTA_U32_F64 = 3971
  fromEnum ARM64_INTRIN_VCVTAD_S32_F64 = 3972
  fromEnum ARM64_INTRIN_VCVTAD_U32_F64 = 3973
  fromEnum ARM64_INTRIN_VCVTAS_N_S32_F32 = 3974
  fromEnum ARM64_INTRIN_VCVTAS_N_U32_F32 = 3975
  fromEnum ARM64_INTRIN_VCVTD_S32_F64 = 3976
  fromEnum ARM64_INTRIN_VCVTD_U32_F64 = 3977
  fromEnum ARM64_INTRIN_VCVTM_S32_F64 = 3978
  fromEnum ARM64_INTRIN_VCVTM_U32_F64 = 3979
  fromEnum ARM64_INTRIN_VCVTMD_S32_F64 = 3980
  fromEnum ARM64_INTRIN_VCVTMD_U32_F64 = 3981
  fromEnum ARM64_INTRIN_VCVTMS_N_S32_F32 = 3982
  fromEnum ARM64_INTRIN_VCVTMS_N_U32_F32 = 3983
  fromEnum ARM64_INTRIN_VCVTN_U32_F64 = 3984
  fromEnum ARM64_INTRIN_VCVTND_S32_F64 = 3985
  fromEnum ARM64_INTRIN_VCVTND_U32_F64 = 3986
  fromEnum ARM64_INTRIN_VCVTP_S32_F64 = 3987
  fromEnum ARM64_INTRIN_VCVTP_U32_F64 = 3988
  fromEnum ARM64_INTRIN_VCVTPD_S32_F64 = 3989
  fromEnum ARM64_INTRIN_VCVTPD_U32_F64 = 3990
  fromEnum ARM64_INTRIN_VCVTPS_N_S32_F32 = 3991
  fromEnum ARM64_INTRIN_VCVTPS_N_U32_F32 = 3992
  fromEnum ARM64_INTRIN_VCVTA_N_S64_F64 = 3993
  fromEnum ARM64_INTRIN_VCVTA_N_U64_F64 = 3994
  fromEnum ARM64_INTRIN_VCVTAD_N_S64_F64 = 3995
  fromEnum ARM64_INTRIN_VCVTAD_N_U64_F64 = 3996
  fromEnum ARM64_INTRIN_VCVTM_N_S64_F64 = 3997
  fromEnum ARM64_INTRIN_VCVTM_N_U64_F64 = 3998
  fromEnum ARM64_INTRIN_VCVTMD_N_S64_F64 = 3999
  fromEnum ARM64_INTRIN_VCVTMD_N_U64_F64 = 4000
  fromEnum ARM64_INTRIN_VCVTP_N_S64_F64 = 4001
  fromEnum ARM64_INTRIN_VCVTP_N_U64_F64 = 4002
  fromEnum ARM64_INTRIN_VCVTPD_N_S64_F64 = 4003
  fromEnum ARM64_INTRIN_VCVTPD_N_U64_F64 = 4004
  fromEnum ARM64_INTRIN_VCVTNS_U64_F32 = 4005
  fromEnum ARM64_INTRIN_VCVTPS_U64_F32 = 4006
  fromEnum ARM64_INTRIN_VCVTPS_S64_F32 = 4007
  fromEnum ARM64_INTRIN_VCVTS_S64_F32 = 4008
  fromEnum ARM64_INTRIN_VCVTS_U64_F32 = 4009
  fromEnum ARM64_INTRIN_VCVTD_N_U64_F32 = 4010
  fromEnum ARM64_INTRIN_VCVTD_N_U32_F64 = 4011
  fromEnum ARM64_INTRIN_VCVTS_N_U64_F32 = 4012
  fromEnum ARM64_INTRIN_VCVTS_N_U32_F64 = 4013
  fromEnum ARM64_INTRIN_VCVTS_N_U64_F64 = 4014
  fromEnum ARM64_INTRIN_VCVT_U64_F32 = 4015
  fromEnum ARM64_INTRIN_NEON_END = 4016

  toEnum 53 = ARM64_INTRIN_VADD_S8
  toEnum 54 = ARM64_INTRIN_VADDQ_S8
  toEnum 55 = ARM64_INTRIN_VADD_S16
  toEnum 56 = ARM64_INTRIN_VADDQ_S16
  toEnum 57 = ARM64_INTRIN_VADD_S32
  toEnum 58 = ARM64_INTRIN_VADDQ_S32
  toEnum 59 = ARM64_INTRIN_VADD_S64
  toEnum 60 = ARM64_INTRIN_VADDQ_S64
  toEnum 61 = ARM64_INTRIN_VADD_U8
  toEnum 62 = ARM64_INTRIN_VADDQ_U8
  toEnum 63 = ARM64_INTRIN_VADD_U16
  toEnum 64 = ARM64_INTRIN_VADDQ_U16
  toEnum 65 = ARM64_INTRIN_VADD_U32
  toEnum 66 = ARM64_INTRIN_VADDQ_U32
  toEnum 67 = ARM64_INTRIN_VADD_U64
  toEnum 68 = ARM64_INTRIN_VADDQ_U64
  toEnum 69 = ARM64_INTRIN_VADD_F32
  toEnum 70 = ARM64_INTRIN_VADDQ_F32
  toEnum 71 = ARM64_INTRIN_VADD_F64
  toEnum 72 = ARM64_INTRIN_VADDQ_F64
  toEnum 73 = ARM64_INTRIN_VADDD_S64
  toEnum 74 = ARM64_INTRIN_VADDD_U64
  toEnum 75 = ARM64_INTRIN_VADDL_S8
  toEnum 76 = ARM64_INTRIN_VADDL_S16
  toEnum 77 = ARM64_INTRIN_VADDL_S32
  toEnum 78 = ARM64_INTRIN_VADDL_U8
  toEnum 79 = ARM64_INTRIN_VADDL_U16
  toEnum 80 = ARM64_INTRIN_VADDL_U32
  toEnum 81 = ARM64_INTRIN_VADDL_HIGH_S8
  toEnum 82 = ARM64_INTRIN_VADDL_HIGH_S16
  toEnum 83 = ARM64_INTRIN_VADDL_HIGH_S32
  toEnum 84 = ARM64_INTRIN_VADDL_HIGH_U8
  toEnum 85 = ARM64_INTRIN_VADDL_HIGH_U16
  toEnum 86 = ARM64_INTRIN_VADDL_HIGH_U32
  toEnum 87 = ARM64_INTRIN_VADDW_S8
  toEnum 88 = ARM64_INTRIN_VADDW_S16
  toEnum 89 = ARM64_INTRIN_VADDW_S32
  toEnum 90 = ARM64_INTRIN_VADDW_U8
  toEnum 91 = ARM64_INTRIN_VADDW_U16
  toEnum 92 = ARM64_INTRIN_VADDW_U32
  toEnum 93 = ARM64_INTRIN_VADDW_HIGH_S8
  toEnum 94 = ARM64_INTRIN_VADDW_HIGH_S16
  toEnum 95 = ARM64_INTRIN_VADDW_HIGH_S32
  toEnum 96 = ARM64_INTRIN_VADDW_HIGH_U8
  toEnum 97 = ARM64_INTRIN_VADDW_HIGH_U16
  toEnum 98 = ARM64_INTRIN_VADDW_HIGH_U32
  toEnum 99 = ARM64_INTRIN_VHADD_S8
  toEnum 100 = ARM64_INTRIN_VHADDQ_S8
  toEnum 101 = ARM64_INTRIN_VHADD_S16
  toEnum 102 = ARM64_INTRIN_VHADDQ_S16
  toEnum 103 = ARM64_INTRIN_VHADD_S32
  toEnum 104 = ARM64_INTRIN_VHADDQ_S32
  toEnum 105 = ARM64_INTRIN_VHADD_U8
  toEnum 106 = ARM64_INTRIN_VHADDQ_U8
  toEnum 107 = ARM64_INTRIN_VHADD_U16
  toEnum 108 = ARM64_INTRIN_VHADDQ_U16
  toEnum 109 = ARM64_INTRIN_VHADD_U32
  toEnum 110 = ARM64_INTRIN_VHADDQ_U32
  toEnum 111 = ARM64_INTRIN_VRHADD_S8
  toEnum 112 = ARM64_INTRIN_VRHADDQ_S8
  toEnum 113 = ARM64_INTRIN_VRHADD_S16
  toEnum 114 = ARM64_INTRIN_VRHADDQ_S16
  toEnum 115 = ARM64_INTRIN_VRHADD_S32
  toEnum 116 = ARM64_INTRIN_VRHADDQ_S32
  toEnum 117 = ARM64_INTRIN_VRHADD_U8
  toEnum 118 = ARM64_INTRIN_VRHADDQ_U8
  toEnum 119 = ARM64_INTRIN_VRHADD_U16
  toEnum 120 = ARM64_INTRIN_VRHADDQ_U16
  toEnum 121 = ARM64_INTRIN_VRHADD_U32
  toEnum 122 = ARM64_INTRIN_VRHADDQ_U32
  toEnum 123 = ARM64_INTRIN_VQADD_S8
  toEnum 124 = ARM64_INTRIN_VQADDQ_S8
  toEnum 125 = ARM64_INTRIN_VQADD_S16
  toEnum 126 = ARM64_INTRIN_VQADDQ_S16
  toEnum 127 = ARM64_INTRIN_VQADD_S32
  toEnum 128 = ARM64_INTRIN_VQADDQ_S32
  toEnum 129 = ARM64_INTRIN_VQADD_S64
  toEnum 130 = ARM64_INTRIN_VQADDQ_S64
  toEnum 131 = ARM64_INTRIN_VQADD_U8
  toEnum 132 = ARM64_INTRIN_VQADDQ_U8
  toEnum 133 = ARM64_INTRIN_VQADD_U16
  toEnum 134 = ARM64_INTRIN_VQADDQ_U16
  toEnum 135 = ARM64_INTRIN_VQADD_U32
  toEnum 136 = ARM64_INTRIN_VQADDQ_U32
  toEnum 137 = ARM64_INTRIN_VQADD_U64
  toEnum 138 = ARM64_INTRIN_VQADDQ_U64
  toEnum 139 = ARM64_INTRIN_VQADDB_S8
  toEnum 140 = ARM64_INTRIN_VQADDH_S16
  toEnum 141 = ARM64_INTRIN_VQADDS_S32
  toEnum 142 = ARM64_INTRIN_VQADDD_S64
  toEnum 143 = ARM64_INTRIN_VQADDB_U8
  toEnum 144 = ARM64_INTRIN_VQADDH_U16
  toEnum 145 = ARM64_INTRIN_VQADDS_U32
  toEnum 146 = ARM64_INTRIN_VQADDD_U64
  toEnum 147 = ARM64_INTRIN_VUQADD_S8
  toEnum 148 = ARM64_INTRIN_VUQADDQ_S8
  toEnum 149 = ARM64_INTRIN_VUQADD_S16
  toEnum 150 = ARM64_INTRIN_VUQADDQ_S16
  toEnum 151 = ARM64_INTRIN_VUQADD_S32
  toEnum 152 = ARM64_INTRIN_VUQADDQ_S32
  toEnum 153 = ARM64_INTRIN_VUQADD_S64
  toEnum 154 = ARM64_INTRIN_VUQADDQ_S64
  toEnum 155 = ARM64_INTRIN_VUQADDB_S8
  toEnum 156 = ARM64_INTRIN_VUQADDH_S16
  toEnum 157 = ARM64_INTRIN_VUQADDS_S32
  toEnum 158 = ARM64_INTRIN_VUQADDD_S64
  toEnum 159 = ARM64_INTRIN_VSQADD_U8
  toEnum 160 = ARM64_INTRIN_VSQADDQ_U8
  toEnum 161 = ARM64_INTRIN_VSQADD_U16
  toEnum 162 = ARM64_INTRIN_VSQADDQ_U16
  toEnum 163 = ARM64_INTRIN_VSQADD_U32
  toEnum 164 = ARM64_INTRIN_VSQADDQ_U32
  toEnum 165 = ARM64_INTRIN_VSQADD_U64
  toEnum 166 = ARM64_INTRIN_VSQADDQ_U64
  toEnum 167 = ARM64_INTRIN_VSQADDB_U8
  toEnum 168 = ARM64_INTRIN_VSQADDH_U16
  toEnum 169 = ARM64_INTRIN_VSQADDS_U32
  toEnum 170 = ARM64_INTRIN_VSQADDD_U64
  toEnum 171 = ARM64_INTRIN_VADDHN_S16
  toEnum 172 = ARM64_INTRIN_VADDHN_S32
  toEnum 173 = ARM64_INTRIN_VADDHN_S64
  toEnum 174 = ARM64_INTRIN_VADDHN_U16
  toEnum 175 = ARM64_INTRIN_VADDHN_U32
  toEnum 176 = ARM64_INTRIN_VADDHN_U64
  toEnum 177 = ARM64_INTRIN_VADDHN_HIGH_S16
  toEnum 178 = ARM64_INTRIN_VADDHN_HIGH_S32
  toEnum 179 = ARM64_INTRIN_VADDHN_HIGH_S64
  toEnum 180 = ARM64_INTRIN_VADDHN_HIGH_U16
  toEnum 181 = ARM64_INTRIN_VADDHN_HIGH_U32
  toEnum 182 = ARM64_INTRIN_VADDHN_HIGH_U64
  toEnum 183 = ARM64_INTRIN_VRADDHN_S16
  toEnum 184 = ARM64_INTRIN_VRADDHN_S32
  toEnum 185 = ARM64_INTRIN_VRADDHN_S64
  toEnum 186 = ARM64_INTRIN_VRADDHN_U16
  toEnum 187 = ARM64_INTRIN_VRADDHN_U32
  toEnum 188 = ARM64_INTRIN_VRADDHN_U64
  toEnum 189 = ARM64_INTRIN_VRADDHN_HIGH_S16
  toEnum 190 = ARM64_INTRIN_VRADDHN_HIGH_S32
  toEnum 191 = ARM64_INTRIN_VRADDHN_HIGH_S64
  toEnum 192 = ARM64_INTRIN_VRADDHN_HIGH_U16
  toEnum 193 = ARM64_INTRIN_VRADDHN_HIGH_U32
  toEnum 194 = ARM64_INTRIN_VRADDHN_HIGH_U64
  toEnum 195 = ARM64_INTRIN_VMUL_S8
  toEnum 196 = ARM64_INTRIN_VMULQ_S8
  toEnum 197 = ARM64_INTRIN_VMUL_S16
  toEnum 198 = ARM64_INTRIN_VMULQ_S16
  toEnum 199 = ARM64_INTRIN_VMUL_S32
  toEnum 200 = ARM64_INTRIN_VMULQ_S32
  toEnum 201 = ARM64_INTRIN_VMUL_U8
  toEnum 202 = ARM64_INTRIN_VMULQ_U8
  toEnum 203 = ARM64_INTRIN_VMUL_U16
  toEnum 204 = ARM64_INTRIN_VMULQ_U16
  toEnum 205 = ARM64_INTRIN_VMUL_U32
  toEnum 206 = ARM64_INTRIN_VMULQ_U32
  toEnum 207 = ARM64_INTRIN_VMUL_F32
  toEnum 208 = ARM64_INTRIN_VMULQ_F32
  toEnum 209 = ARM64_INTRIN_VMUL_P8
  toEnum 210 = ARM64_INTRIN_VMULQ_P8
  toEnum 211 = ARM64_INTRIN_VMUL_F64
  toEnum 212 = ARM64_INTRIN_VMULQ_F64
  toEnum 213 = ARM64_INTRIN_VMULX_F32
  toEnum 214 = ARM64_INTRIN_VMULXQ_F32
  toEnum 215 = ARM64_INTRIN_VMULX_F64
  toEnum 216 = ARM64_INTRIN_VMULXQ_F64
  toEnum 217 = ARM64_INTRIN_VMULXS_F32
  toEnum 218 = ARM64_INTRIN_VMULXD_F64
  toEnum 219 = ARM64_INTRIN_VMULX_LANE_F32
  toEnum 220 = ARM64_INTRIN_VMULXQ_LANE_F32
  toEnum 221 = ARM64_INTRIN_VMULX_LANE_F64
  toEnum 222 = ARM64_INTRIN_VMULXQ_LANE_F64
  toEnum 223 = ARM64_INTRIN_VMULXS_LANE_F32
  toEnum 224 = ARM64_INTRIN_VMULXD_LANE_F64
  toEnum 225 = ARM64_INTRIN_VMULX_LANEQ_F32
  toEnum 226 = ARM64_INTRIN_VMULXQ_LANEQ_F32
  toEnum 227 = ARM64_INTRIN_VMULX_LANEQ_F64
  toEnum 228 = ARM64_INTRIN_VMULXQ_LANEQ_F64
  toEnum 229 = ARM64_INTRIN_VMULXS_LANEQ_F32
  toEnum 230 = ARM64_INTRIN_VMULXD_LANEQ_F64
  toEnum 231 = ARM64_INTRIN_VDIV_F32
  toEnum 232 = ARM64_INTRIN_VDIVQ_F32
  toEnum 233 = ARM64_INTRIN_VDIV_F64
  toEnum 234 = ARM64_INTRIN_VDIVQ_F64
  toEnum 235 = ARM64_INTRIN_VMLA_S8
  toEnum 236 = ARM64_INTRIN_VMLAQ_S8
  toEnum 237 = ARM64_INTRIN_VMLA_S16
  toEnum 238 = ARM64_INTRIN_VMLAQ_S16
  toEnum 239 = ARM64_INTRIN_VMLA_S32
  toEnum 240 = ARM64_INTRIN_VMLAQ_S32
  toEnum 241 = ARM64_INTRIN_VMLA_U8
  toEnum 242 = ARM64_INTRIN_VMLAQ_U8
  toEnum 243 = ARM64_INTRIN_VMLA_U16
  toEnum 244 = ARM64_INTRIN_VMLAQ_U16
  toEnum 245 = ARM64_INTRIN_VMLA_U32
  toEnum 246 = ARM64_INTRIN_VMLAQ_U32
  toEnum 247 = ARM64_INTRIN_VMLA_F32
  toEnum 248 = ARM64_INTRIN_VMLAQ_F32
  toEnum 249 = ARM64_INTRIN_VMLA_F64
  toEnum 250 = ARM64_INTRIN_VMLAQ_F64
  toEnum 251 = ARM64_INTRIN_VMLAL_S8
  toEnum 252 = ARM64_INTRIN_VMLAL_S16
  toEnum 253 = ARM64_INTRIN_VMLAL_S32
  toEnum 254 = ARM64_INTRIN_VMLAL_U8
  toEnum 255 = ARM64_INTRIN_VMLAL_U16
  toEnum 256 = ARM64_INTRIN_VMLAL_U32
  toEnum 257 = ARM64_INTRIN_VMLAL_HIGH_S8
  toEnum 258 = ARM64_INTRIN_VMLAL_HIGH_S16
  toEnum 259 = ARM64_INTRIN_VMLAL_HIGH_S32
  toEnum 260 = ARM64_INTRIN_VMLAL_HIGH_U8
  toEnum 261 = ARM64_INTRIN_VMLAL_HIGH_U16
  toEnum 262 = ARM64_INTRIN_VMLAL_HIGH_U32
  toEnum 263 = ARM64_INTRIN_VMLS_S8
  toEnum 264 = ARM64_INTRIN_VMLSQ_S8
  toEnum 265 = ARM64_INTRIN_VMLS_S16
  toEnum 266 = ARM64_INTRIN_VMLSQ_S16
  toEnum 267 = ARM64_INTRIN_VMLS_S32
  toEnum 268 = ARM64_INTRIN_VMLSQ_S32
  toEnum 269 = ARM64_INTRIN_VMLS_U8
  toEnum 270 = ARM64_INTRIN_VMLSQ_U8
  toEnum 271 = ARM64_INTRIN_VMLS_U16
  toEnum 272 = ARM64_INTRIN_VMLSQ_U16
  toEnum 273 = ARM64_INTRIN_VMLS_U32
  toEnum 274 = ARM64_INTRIN_VMLSQ_U32
  toEnum 275 = ARM64_INTRIN_VMLS_F32
  toEnum 276 = ARM64_INTRIN_VMLSQ_F32
  toEnum 277 = ARM64_INTRIN_VMLS_F64
  toEnum 278 = ARM64_INTRIN_VMLSQ_F64
  toEnum 279 = ARM64_INTRIN_VMLSL_S8
  toEnum 280 = ARM64_INTRIN_VMLSL_S16
  toEnum 281 = ARM64_INTRIN_VMLSL_S32
  toEnum 282 = ARM64_INTRIN_VMLSL_U8
  toEnum 283 = ARM64_INTRIN_VMLSL_U16
  toEnum 284 = ARM64_INTRIN_VMLSL_U32
  toEnum 285 = ARM64_INTRIN_VMLSL_HIGH_S8
  toEnum 286 = ARM64_INTRIN_VMLSL_HIGH_S16
  toEnum 287 = ARM64_INTRIN_VMLSL_HIGH_S32
  toEnum 288 = ARM64_INTRIN_VMLSL_HIGH_U8
  toEnum 289 = ARM64_INTRIN_VMLSL_HIGH_U16
  toEnum 290 = ARM64_INTRIN_VMLSL_HIGH_U32
  toEnum 291 = ARM64_INTRIN_VFMA_F32
  toEnum 292 = ARM64_INTRIN_VFMAQ_F32
  toEnum 293 = ARM64_INTRIN_VFMA_F64
  toEnum 294 = ARM64_INTRIN_VFMAQ_F64
  toEnum 295 = ARM64_INTRIN_VFMA_LANE_F32
  toEnum 296 = ARM64_INTRIN_VFMAQ_LANE_F32
  toEnum 297 = ARM64_INTRIN_VFMA_LANE_F64
  toEnum 298 = ARM64_INTRIN_VFMAQ_LANE_F64
  toEnum 299 = ARM64_INTRIN_VFMAS_LANE_F32
  toEnum 300 = ARM64_INTRIN_VFMAD_LANE_F64
  toEnum 301 = ARM64_INTRIN_VFMA_LANEQ_F32
  toEnum 302 = ARM64_INTRIN_VFMAQ_LANEQ_F32
  toEnum 303 = ARM64_INTRIN_VFMA_LANEQ_F64
  toEnum 304 = ARM64_INTRIN_VFMAQ_LANEQ_F64
  toEnum 305 = ARM64_INTRIN_VFMAS_LANEQ_F32
  toEnum 306 = ARM64_INTRIN_VFMAD_LANEQ_F64
  toEnum 307 = ARM64_INTRIN_VFMS_F32
  toEnum 308 = ARM64_INTRIN_VFMSQ_F32
  toEnum 309 = ARM64_INTRIN_VFMS_F64
  toEnum 310 = ARM64_INTRIN_VFMSQ_F64
  toEnum 311 = ARM64_INTRIN_VFMS_LANE_F32
  toEnum 312 = ARM64_INTRIN_VFMSQ_LANE_F32
  toEnum 313 = ARM64_INTRIN_VFMS_LANE_F64
  toEnum 314 = ARM64_INTRIN_VFMSQ_LANE_F64
  toEnum 315 = ARM64_INTRIN_VFMSS_LANE_F32
  toEnum 316 = ARM64_INTRIN_VFMSD_LANE_F64
  toEnum 317 = ARM64_INTRIN_VFMS_LANEQ_F32
  toEnum 318 = ARM64_INTRIN_VFMSQ_LANEQ_F32
  toEnum 319 = ARM64_INTRIN_VFMS_LANEQ_F64
  toEnum 320 = ARM64_INTRIN_VFMSQ_LANEQ_F64
  toEnum 321 = ARM64_INTRIN_VFMSS_LANEQ_F32
  toEnum 322 = ARM64_INTRIN_VFMSD_LANEQ_F64
  toEnum 323 = ARM64_INTRIN_VQDMULH_S16
  toEnum 324 = ARM64_INTRIN_VQDMULHQ_S16
  toEnum 325 = ARM64_INTRIN_VQDMULH_S32
  toEnum 326 = ARM64_INTRIN_VQDMULHQ_S32
  toEnum 327 = ARM64_INTRIN_VQDMULHH_S16
  toEnum 328 = ARM64_INTRIN_VQDMULHS_S32
  toEnum 329 = ARM64_INTRIN_VQRDMULH_S16
  toEnum 330 = ARM64_INTRIN_VQRDMULHQ_S16
  toEnum 331 = ARM64_INTRIN_VQRDMULH_S32
  toEnum 332 = ARM64_INTRIN_VQRDMULHQ_S32
  toEnum 333 = ARM64_INTRIN_VQRDMULHH_S16
  toEnum 334 = ARM64_INTRIN_VQRDMULHS_S32
  toEnum 335 = ARM64_INTRIN_VQDMLAL_S16
  toEnum 336 = ARM64_INTRIN_VQDMLAL_S32
  toEnum 337 = ARM64_INTRIN_VQDMLALH_S16
  toEnum 338 = ARM64_INTRIN_VQDMLALS_S32
  toEnum 339 = ARM64_INTRIN_VQDMLAL_HIGH_S16
  toEnum 340 = ARM64_INTRIN_VQDMLAL_HIGH_S32
  toEnum 341 = ARM64_INTRIN_VQDMLSL_S16
  toEnum 342 = ARM64_INTRIN_VQDMLSL_S32
  toEnum 343 = ARM64_INTRIN_VQDMLSLH_S16
  toEnum 344 = ARM64_INTRIN_VQDMLSLS_S32
  toEnum 345 = ARM64_INTRIN_VQDMLSL_HIGH_S16
  toEnum 346 = ARM64_INTRIN_VQDMLSL_HIGH_S32
  toEnum 347 = ARM64_INTRIN_VMULL_S8
  toEnum 348 = ARM64_INTRIN_VMULL_S16
  toEnum 349 = ARM64_INTRIN_VMULL_S32
  toEnum 350 = ARM64_INTRIN_VMULL_U8
  toEnum 351 = ARM64_INTRIN_VMULL_U16
  toEnum 352 = ARM64_INTRIN_VMULL_U32
  toEnum 353 = ARM64_INTRIN_VMULL_P8
  toEnum 354 = ARM64_INTRIN_VMULL_HIGH_S8
  toEnum 355 = ARM64_INTRIN_VMULL_HIGH_S16
  toEnum 356 = ARM64_INTRIN_VMULL_HIGH_S32
  toEnum 357 = ARM64_INTRIN_VMULL_HIGH_U8
  toEnum 358 = ARM64_INTRIN_VMULL_HIGH_U16
  toEnum 359 = ARM64_INTRIN_VMULL_HIGH_U32
  toEnum 360 = ARM64_INTRIN_VMULL_HIGH_P8
  toEnum 361 = ARM64_INTRIN_VQDMULL_S16
  toEnum 362 = ARM64_INTRIN_VQDMULL_S32
  toEnum 363 = ARM64_INTRIN_VQDMULLH_S16
  toEnum 364 = ARM64_INTRIN_VQDMULLS_S32
  toEnum 365 = ARM64_INTRIN_VQDMULL_HIGH_S16
  toEnum 366 = ARM64_INTRIN_VQDMULL_HIGH_S32
  toEnum 367 = ARM64_INTRIN_VSUB_S8
  toEnum 368 = ARM64_INTRIN_VSUBQ_S8
  toEnum 369 = ARM64_INTRIN_VSUB_S16
  toEnum 370 = ARM64_INTRIN_VSUBQ_S16
  toEnum 371 = ARM64_INTRIN_VSUB_S32
  toEnum 372 = ARM64_INTRIN_VSUBQ_S32
  toEnum 373 = ARM64_INTRIN_VSUB_S64
  toEnum 374 = ARM64_INTRIN_VSUBQ_S64
  toEnum 375 = ARM64_INTRIN_VSUB_U8
  toEnum 376 = ARM64_INTRIN_VSUBQ_U8
  toEnum 377 = ARM64_INTRIN_VSUB_U16
  toEnum 378 = ARM64_INTRIN_VSUBQ_U16
  toEnum 379 = ARM64_INTRIN_VSUB_U32
  toEnum 380 = ARM64_INTRIN_VSUBQ_U32
  toEnum 381 = ARM64_INTRIN_VSUB_U64
  toEnum 382 = ARM64_INTRIN_VSUBQ_U64
  toEnum 383 = ARM64_INTRIN_VSUB_F32
  toEnum 384 = ARM64_INTRIN_VSUBQ_F32
  toEnum 385 = ARM64_INTRIN_VSUB_F64
  toEnum 386 = ARM64_INTRIN_VSUBQ_F64
  toEnum 387 = ARM64_INTRIN_VSUBD_S64
  toEnum 388 = ARM64_INTRIN_VSUBD_U64
  toEnum 389 = ARM64_INTRIN_VSUBL_S8
  toEnum 390 = ARM64_INTRIN_VSUBL_S16
  toEnum 391 = ARM64_INTRIN_VSUBL_S32
  toEnum 392 = ARM64_INTRIN_VSUBL_U8
  toEnum 393 = ARM64_INTRIN_VSUBL_U16
  toEnum 394 = ARM64_INTRIN_VSUBL_U32
  toEnum 395 = ARM64_INTRIN_VSUBL_HIGH_S8
  toEnum 396 = ARM64_INTRIN_VSUBL_HIGH_S16
  toEnum 397 = ARM64_INTRIN_VSUBL_HIGH_S32
  toEnum 398 = ARM64_INTRIN_VSUBL_HIGH_U8
  toEnum 399 = ARM64_INTRIN_VSUBL_HIGH_U16
  toEnum 400 = ARM64_INTRIN_VSUBL_HIGH_U32
  toEnum 401 = ARM64_INTRIN_VSUBW_S8
  toEnum 402 = ARM64_INTRIN_VSUBW_S16
  toEnum 403 = ARM64_INTRIN_VSUBW_S32
  toEnum 404 = ARM64_INTRIN_VSUBW_U8
  toEnum 405 = ARM64_INTRIN_VSUBW_U16
  toEnum 406 = ARM64_INTRIN_VSUBW_U32
  toEnum 407 = ARM64_INTRIN_VSUBW_HIGH_S8
  toEnum 408 = ARM64_INTRIN_VSUBW_HIGH_S16
  toEnum 409 = ARM64_INTRIN_VSUBW_HIGH_S32
  toEnum 410 = ARM64_INTRIN_VSUBW_HIGH_U8
  toEnum 411 = ARM64_INTRIN_VSUBW_HIGH_U16
  toEnum 412 = ARM64_INTRIN_VSUBW_HIGH_U32
  toEnum 413 = ARM64_INTRIN_VHSUB_S8
  toEnum 414 = ARM64_INTRIN_VHSUBQ_S8
  toEnum 415 = ARM64_INTRIN_VHSUB_S16
  toEnum 416 = ARM64_INTRIN_VHSUBQ_S16
  toEnum 417 = ARM64_INTRIN_VHSUB_S32
  toEnum 418 = ARM64_INTRIN_VHSUBQ_S32
  toEnum 419 = ARM64_INTRIN_VHSUB_U8
  toEnum 420 = ARM64_INTRIN_VHSUBQ_U8
  toEnum 421 = ARM64_INTRIN_VHSUB_U16
  toEnum 422 = ARM64_INTRIN_VHSUBQ_U16
  toEnum 423 = ARM64_INTRIN_VHSUB_U32
  toEnum 424 = ARM64_INTRIN_VHSUBQ_U32
  toEnum 425 = ARM64_INTRIN_VQSUB_S8
  toEnum 426 = ARM64_INTRIN_VQSUBQ_S8
  toEnum 427 = ARM64_INTRIN_VQSUB_S16
  toEnum 428 = ARM64_INTRIN_VQSUBQ_S16
  toEnum 429 = ARM64_INTRIN_VQSUB_S32
  toEnum 430 = ARM64_INTRIN_VQSUBQ_S32
  toEnum 431 = ARM64_INTRIN_VQSUB_S64
  toEnum 432 = ARM64_INTRIN_VQSUBQ_S64
  toEnum 433 = ARM64_INTRIN_VQSUB_U8
  toEnum 434 = ARM64_INTRIN_VQSUBQ_U8
  toEnum 435 = ARM64_INTRIN_VQSUB_U16
  toEnum 436 = ARM64_INTRIN_VQSUBQ_U16
  toEnum 437 = ARM64_INTRIN_VQSUB_U32
  toEnum 438 = ARM64_INTRIN_VQSUBQ_U32
  toEnum 439 = ARM64_INTRIN_VQSUB_U64
  toEnum 440 = ARM64_INTRIN_VQSUBQ_U64
  toEnum 441 = ARM64_INTRIN_VQSUBB_S8
  toEnum 442 = ARM64_INTRIN_VQSUBH_S16
  toEnum 443 = ARM64_INTRIN_VQSUBS_S32
  toEnum 444 = ARM64_INTRIN_VQSUBD_S64
  toEnum 445 = ARM64_INTRIN_VQSUBB_U8
  toEnum 446 = ARM64_INTRIN_VQSUBH_U16
  toEnum 447 = ARM64_INTRIN_VQSUBS_U32
  toEnum 448 = ARM64_INTRIN_VQSUBD_U64
  toEnum 449 = ARM64_INTRIN_VSUBHN_S16
  toEnum 450 = ARM64_INTRIN_VSUBHN_S32
  toEnum 451 = ARM64_INTRIN_VSUBHN_S64
  toEnum 452 = ARM64_INTRIN_VSUBHN_U16
  toEnum 453 = ARM64_INTRIN_VSUBHN_U32
  toEnum 454 = ARM64_INTRIN_VSUBHN_U64
  toEnum 455 = ARM64_INTRIN_VSUBHN_HIGH_S16
  toEnum 456 = ARM64_INTRIN_VSUBHN_HIGH_S32
  toEnum 457 = ARM64_INTRIN_VSUBHN_HIGH_S64
  toEnum 458 = ARM64_INTRIN_VSUBHN_HIGH_U16
  toEnum 459 = ARM64_INTRIN_VSUBHN_HIGH_U32
  toEnum 460 = ARM64_INTRIN_VSUBHN_HIGH_U64
  toEnum 461 = ARM64_INTRIN_VRSUBHN_S16
  toEnum 462 = ARM64_INTRIN_VRSUBHN_S32
  toEnum 463 = ARM64_INTRIN_VRSUBHN_S64
  toEnum 464 = ARM64_INTRIN_VRSUBHN_U16
  toEnum 465 = ARM64_INTRIN_VRSUBHN_U32
  toEnum 466 = ARM64_INTRIN_VRSUBHN_U64
  toEnum 467 = ARM64_INTRIN_VRSUBHN_HIGH_S16
  toEnum 468 = ARM64_INTRIN_VRSUBHN_HIGH_S32
  toEnum 469 = ARM64_INTRIN_VRSUBHN_HIGH_S64
  toEnum 470 = ARM64_INTRIN_VRSUBHN_HIGH_U16
  toEnum 471 = ARM64_INTRIN_VRSUBHN_HIGH_U32
  toEnum 472 = ARM64_INTRIN_VRSUBHN_HIGH_U64
  toEnum 473 = ARM64_INTRIN_VCEQ_S8
  toEnum 474 = ARM64_INTRIN_VCEQQ_S8
  toEnum 475 = ARM64_INTRIN_VCEQ_S16
  toEnum 476 = ARM64_INTRIN_VCEQQ_S16
  toEnum 477 = ARM64_INTRIN_VCEQ_S32
  toEnum 478 = ARM64_INTRIN_VCEQQ_S32
  toEnum 479 = ARM64_INTRIN_VCEQ_U8
  toEnum 480 = ARM64_INTRIN_VCEQQ_U8
  toEnum 481 = ARM64_INTRIN_VCEQ_U16
  toEnum 482 = ARM64_INTRIN_VCEQQ_U16
  toEnum 483 = ARM64_INTRIN_VCEQ_U32
  toEnum 484 = ARM64_INTRIN_VCEQQ_U32
  toEnum 485 = ARM64_INTRIN_VCEQ_F32
  toEnum 486 = ARM64_INTRIN_VCEQQ_F32
  toEnum 487 = ARM64_INTRIN_VCEQ_P8
  toEnum 488 = ARM64_INTRIN_VCEQQ_P8
  toEnum 489 = ARM64_INTRIN_VCEQ_S64
  toEnum 490 = ARM64_INTRIN_VCEQQ_S64
  toEnum 491 = ARM64_INTRIN_VCEQ_U64
  toEnum 492 = ARM64_INTRIN_VCEQQ_U64
  toEnum 493 = ARM64_INTRIN_VCEQ_P64
  toEnum 494 = ARM64_INTRIN_VCEQQ_P64
  toEnum 495 = ARM64_INTRIN_VCEQ_F64
  toEnum 496 = ARM64_INTRIN_VCEQQ_F64
  toEnum 497 = ARM64_INTRIN_VCEQD_S64
  toEnum 498 = ARM64_INTRIN_VCEQD_U64
  toEnum 499 = ARM64_INTRIN_VCEQS_F32
  toEnum 500 = ARM64_INTRIN_VCEQD_F64
  toEnum 501 = ARM64_INTRIN_VCEQZ_S8
  toEnum 502 = ARM64_INTRIN_VCEQZQ_S8
  toEnum 503 = ARM64_INTRIN_VCEQZ_S16
  toEnum 504 = ARM64_INTRIN_VCEQZQ_S16
  toEnum 505 = ARM64_INTRIN_VCEQZ_S32
  toEnum 506 = ARM64_INTRIN_VCEQZQ_S32
  toEnum 507 = ARM64_INTRIN_VCEQZ_U8
  toEnum 508 = ARM64_INTRIN_VCEQZQ_U8
  toEnum 509 = ARM64_INTRIN_VCEQZ_U16
  toEnum 510 = ARM64_INTRIN_VCEQZQ_U16
  toEnum 511 = ARM64_INTRIN_VCEQZ_U32
  toEnum 512 = ARM64_INTRIN_VCEQZQ_U32
  toEnum 513 = ARM64_INTRIN_VCEQZ_F32
  toEnum 514 = ARM64_INTRIN_VCEQZQ_F32
  toEnum 515 = ARM64_INTRIN_VCEQZ_P8
  toEnum 516 = ARM64_INTRIN_VCEQZQ_P8
  toEnum 517 = ARM64_INTRIN_VCEQZ_S64
  toEnum 518 = ARM64_INTRIN_VCEQZQ_S64
  toEnum 519 = ARM64_INTRIN_VCEQZ_U64
  toEnum 520 = ARM64_INTRIN_VCEQZQ_U64
  toEnum 521 = ARM64_INTRIN_VCEQZ_P64
  toEnum 522 = ARM64_INTRIN_VCEQZQ_P64
  toEnum 523 = ARM64_INTRIN_VCEQZ_F64
  toEnum 524 = ARM64_INTRIN_VCEQZQ_F64
  toEnum 525 = ARM64_INTRIN_VCEQZD_S64
  toEnum 526 = ARM64_INTRIN_VCEQZD_U64
  toEnum 527 = ARM64_INTRIN_VCEQZS_F32
  toEnum 528 = ARM64_INTRIN_VCEQZD_F64
  toEnum 529 = ARM64_INTRIN_VCGE_S8
  toEnum 530 = ARM64_INTRIN_VCGEQ_S8
  toEnum 531 = ARM64_INTRIN_VCGE_S16
  toEnum 532 = ARM64_INTRIN_VCGEQ_S16
  toEnum 533 = ARM64_INTRIN_VCGE_S32
  toEnum 534 = ARM64_INTRIN_VCGEQ_S32
  toEnum 535 = ARM64_INTRIN_VCGE_U8
  toEnum 536 = ARM64_INTRIN_VCGEQ_U8
  toEnum 537 = ARM64_INTRIN_VCGE_U16
  toEnum 538 = ARM64_INTRIN_VCGEQ_U16
  toEnum 539 = ARM64_INTRIN_VCGE_U32
  toEnum 540 = ARM64_INTRIN_VCGEQ_U32
  toEnum 541 = ARM64_INTRIN_VCGE_F32
  toEnum 542 = ARM64_INTRIN_VCGEQ_F32
  toEnum 543 = ARM64_INTRIN_VCGE_S64
  toEnum 544 = ARM64_INTRIN_VCGEQ_S64
  toEnum 545 = ARM64_INTRIN_VCGE_U64
  toEnum 546 = ARM64_INTRIN_VCGEQ_U64
  toEnum 547 = ARM64_INTRIN_VCGE_F64
  toEnum 548 = ARM64_INTRIN_VCGEQ_F64
  toEnum 549 = ARM64_INTRIN_VCGED_S64
  toEnum 550 = ARM64_INTRIN_VCGED_U64
  toEnum 551 = ARM64_INTRIN_VCGES_F32
  toEnum 552 = ARM64_INTRIN_VCGED_F64
  toEnum 553 = ARM64_INTRIN_VCGEZ_S8
  toEnum 554 = ARM64_INTRIN_VCGEZQ_S8
  toEnum 555 = ARM64_INTRIN_VCGEZ_S16
  toEnum 556 = ARM64_INTRIN_VCGEZQ_S16
  toEnum 557 = ARM64_INTRIN_VCGEZ_S32
  toEnum 558 = ARM64_INTRIN_VCGEZQ_S32
  toEnum 559 = ARM64_INTRIN_VCGEZ_S64
  toEnum 560 = ARM64_INTRIN_VCGEZQ_S64
  toEnum 561 = ARM64_INTRIN_VCGEZ_F32
  toEnum 562 = ARM64_INTRIN_VCGEZQ_F32
  toEnum 563 = ARM64_INTRIN_VCGEZ_F64
  toEnum 564 = ARM64_INTRIN_VCGEZQ_F64
  toEnum 565 = ARM64_INTRIN_VCGEZD_S64
  toEnum 566 = ARM64_INTRIN_VCGEZS_F32
  toEnum 567 = ARM64_INTRIN_VCGEZD_F64
  toEnum 568 = ARM64_INTRIN_VCLE_S8
  toEnum 569 = ARM64_INTRIN_VCLEQ_S8
  toEnum 570 = ARM64_INTRIN_VCLE_S16
  toEnum 571 = ARM64_INTRIN_VCLEQ_S16
  toEnum 572 = ARM64_INTRIN_VCLE_S32
  toEnum 573 = ARM64_INTRIN_VCLEQ_S32
  toEnum 574 = ARM64_INTRIN_VCLE_U8
  toEnum 575 = ARM64_INTRIN_VCLEQ_U8
  toEnum 576 = ARM64_INTRIN_VCLE_U16
  toEnum 577 = ARM64_INTRIN_VCLEQ_U16
  toEnum 578 = ARM64_INTRIN_VCLE_U32
  toEnum 579 = ARM64_INTRIN_VCLEQ_U32
  toEnum 580 = ARM64_INTRIN_VCLE_F32
  toEnum 581 = ARM64_INTRIN_VCLEQ_F32
  toEnum 582 = ARM64_INTRIN_VCLE_S64
  toEnum 583 = ARM64_INTRIN_VCLEQ_S64
  toEnum 584 = ARM64_INTRIN_VCLE_U64
  toEnum 585 = ARM64_INTRIN_VCLEQ_U64
  toEnum 586 = ARM64_INTRIN_VCLE_F64
  toEnum 587 = ARM64_INTRIN_VCLEQ_F64
  toEnum 588 = ARM64_INTRIN_VCLED_S64
  toEnum 589 = ARM64_INTRIN_VCLED_U64
  toEnum 590 = ARM64_INTRIN_VCLES_F32
  toEnum 591 = ARM64_INTRIN_VCLED_F64
  toEnum 592 = ARM64_INTRIN_VCLEZ_S8
  toEnum 593 = ARM64_INTRIN_VCLEZQ_S8
  toEnum 594 = ARM64_INTRIN_VCLEZ_S16
  toEnum 595 = ARM64_INTRIN_VCLEZQ_S16
  toEnum 596 = ARM64_INTRIN_VCLEZ_S32
  toEnum 597 = ARM64_INTRIN_VCLEZQ_S32
  toEnum 598 = ARM64_INTRIN_VCLEZ_S64
  toEnum 599 = ARM64_INTRIN_VCLEZQ_S64
  toEnum 600 = ARM64_INTRIN_VCLEZ_F32
  toEnum 601 = ARM64_INTRIN_VCLEZQ_F32
  toEnum 602 = ARM64_INTRIN_VCLEZ_F64
  toEnum 603 = ARM64_INTRIN_VCLEZQ_F64
  toEnum 604 = ARM64_INTRIN_VCLEZD_S64
  toEnum 605 = ARM64_INTRIN_VCLEZS_F32
  toEnum 606 = ARM64_INTRIN_VCLEZD_F64
  toEnum 607 = ARM64_INTRIN_VCGT_S8
  toEnum 608 = ARM64_INTRIN_VCGTQ_S8
  toEnum 609 = ARM64_INTRIN_VCGT_S16
  toEnum 610 = ARM64_INTRIN_VCGTQ_S16
  toEnum 611 = ARM64_INTRIN_VCGT_S32
  toEnum 612 = ARM64_INTRIN_VCGTQ_S32
  toEnum 613 = ARM64_INTRIN_VCGT_U8
  toEnum 614 = ARM64_INTRIN_VCGTQ_U8
  toEnum 615 = ARM64_INTRIN_VCGT_U16
  toEnum 616 = ARM64_INTRIN_VCGTQ_U16
  toEnum 617 = ARM64_INTRIN_VCGT_U32
  toEnum 618 = ARM64_INTRIN_VCGTQ_U32
  toEnum 619 = ARM64_INTRIN_VCGT_F32
  toEnum 620 = ARM64_INTRIN_VCGTQ_F32
  toEnum 621 = ARM64_INTRIN_VCGT_S64
  toEnum 622 = ARM64_INTRIN_VCGTQ_S64
  toEnum 623 = ARM64_INTRIN_VCGT_U64
  toEnum 624 = ARM64_INTRIN_VCGTQ_U64
  toEnum 625 = ARM64_INTRIN_VCGT_F64
  toEnum 626 = ARM64_INTRIN_VCGTQ_F64
  toEnum 627 = ARM64_INTRIN_VCGTD_S64
  toEnum 628 = ARM64_INTRIN_VCGTD_U64
  toEnum 629 = ARM64_INTRIN_VCGTS_F32
  toEnum 630 = ARM64_INTRIN_VCGTD_F64
  toEnum 631 = ARM64_INTRIN_VCGTZ_S8
  toEnum 632 = ARM64_INTRIN_VCGTZQ_S8
  toEnum 633 = ARM64_INTRIN_VCGTZ_S16
  toEnum 634 = ARM64_INTRIN_VCGTZQ_S16
  toEnum 635 = ARM64_INTRIN_VCGTZ_S32
  toEnum 636 = ARM64_INTRIN_VCGTZQ_S32
  toEnum 637 = ARM64_INTRIN_VCGTZ_S64
  toEnum 638 = ARM64_INTRIN_VCGTZQ_S64
  toEnum 639 = ARM64_INTRIN_VCGTZ_F32
  toEnum 640 = ARM64_INTRIN_VCGTZQ_F32
  toEnum 641 = ARM64_INTRIN_VCGTZ_F64
  toEnum 642 = ARM64_INTRIN_VCGTZQ_F64
  toEnum 643 = ARM64_INTRIN_VCGTZD_S64
  toEnum 644 = ARM64_INTRIN_VCGTZS_F32
  toEnum 645 = ARM64_INTRIN_VCGTZD_F64
  toEnum 646 = ARM64_INTRIN_VCLT_S8
  toEnum 647 = ARM64_INTRIN_VCLTQ_S8
  toEnum 648 = ARM64_INTRIN_VCLT_S16
  toEnum 649 = ARM64_INTRIN_VCLTQ_S16
  toEnum 650 = ARM64_INTRIN_VCLT_S32
  toEnum 651 = ARM64_INTRIN_VCLTQ_S32
  toEnum 652 = ARM64_INTRIN_VCLT_U8
  toEnum 653 = ARM64_INTRIN_VCLTQ_U8
  toEnum 654 = ARM64_INTRIN_VCLT_U16
  toEnum 655 = ARM64_INTRIN_VCLTQ_U16
  toEnum 656 = ARM64_INTRIN_VCLT_U32
  toEnum 657 = ARM64_INTRIN_VCLTQ_U32
  toEnum 658 = ARM64_INTRIN_VCLT_F32
  toEnum 659 = ARM64_INTRIN_VCLTQ_F32
  toEnum 660 = ARM64_INTRIN_VCLT_S64
  toEnum 661 = ARM64_INTRIN_VCLTQ_S64
  toEnum 662 = ARM64_INTRIN_VCLT_U64
  toEnum 663 = ARM64_INTRIN_VCLTQ_U64
  toEnum 664 = ARM64_INTRIN_VCLT_F64
  toEnum 665 = ARM64_INTRIN_VCLTQ_F64
  toEnum 666 = ARM64_INTRIN_VCLTD_S64
  toEnum 667 = ARM64_INTRIN_VCLTD_U64
  toEnum 668 = ARM64_INTRIN_VCLTS_F32
  toEnum 669 = ARM64_INTRIN_VCLTD_F64
  toEnum 670 = ARM64_INTRIN_VCLTZ_S8
  toEnum 671 = ARM64_INTRIN_VCLTZQ_S8
  toEnum 672 = ARM64_INTRIN_VCLTZ_S16
  toEnum 673 = ARM64_INTRIN_VCLTZQ_S16
  toEnum 674 = ARM64_INTRIN_VCLTZ_S32
  toEnum 675 = ARM64_INTRIN_VCLTZQ_S32
  toEnum 676 = ARM64_INTRIN_VCLTZ_S64
  toEnum 677 = ARM64_INTRIN_VCLTZQ_S64
  toEnum 678 = ARM64_INTRIN_VCLTZ_F32
  toEnum 679 = ARM64_INTRIN_VCLTZQ_F32
  toEnum 680 = ARM64_INTRIN_VCLTZ_F64
  toEnum 681 = ARM64_INTRIN_VCLTZQ_F64
  toEnum 682 = ARM64_INTRIN_VCLTZD_S64
  toEnum 683 = ARM64_INTRIN_VCLTZS_F32
  toEnum 684 = ARM64_INTRIN_VCLTZD_F64
  toEnum 685 = ARM64_INTRIN_VCAGE_F32
  toEnum 686 = ARM64_INTRIN_VCAGEQ_F32
  toEnum 687 = ARM64_INTRIN_VCAGE_F64
  toEnum 688 = ARM64_INTRIN_VCAGEQ_F64
  toEnum 689 = ARM64_INTRIN_VCAGES_F32
  toEnum 690 = ARM64_INTRIN_VCAGED_F64
  toEnum 691 = ARM64_INTRIN_VCALE_F32
  toEnum 692 = ARM64_INTRIN_VCALEQ_F32
  toEnum 693 = ARM64_INTRIN_VCALE_F64
  toEnum 694 = ARM64_INTRIN_VCALEQ_F64
  toEnum 695 = ARM64_INTRIN_VCALES_F32
  toEnum 696 = ARM64_INTRIN_VCALED_F64
  toEnum 697 = ARM64_INTRIN_VCAGT_F32
  toEnum 698 = ARM64_INTRIN_VCAGTQ_F32
  toEnum 699 = ARM64_INTRIN_VCAGT_F64
  toEnum 700 = ARM64_INTRIN_VCAGTQ_F64
  toEnum 701 = ARM64_INTRIN_VCAGTS_F32
  toEnum 702 = ARM64_INTRIN_VCAGTD_F64
  toEnum 703 = ARM64_INTRIN_VCALT_F32
  toEnum 704 = ARM64_INTRIN_VCALTQ_F32
  toEnum 705 = ARM64_INTRIN_VCALT_F64
  toEnum 706 = ARM64_INTRIN_VCALTQ_F64
  toEnum 707 = ARM64_INTRIN_VCALTS_F32
  toEnum 708 = ARM64_INTRIN_VCALTD_F64
  toEnum 709 = ARM64_INTRIN_VTST_S8
  toEnum 710 = ARM64_INTRIN_VTSTQ_S8
  toEnum 711 = ARM64_INTRIN_VTST_S16
  toEnum 712 = ARM64_INTRIN_VTSTQ_S16
  toEnum 713 = ARM64_INTRIN_VTST_S32
  toEnum 714 = ARM64_INTRIN_VTSTQ_S32
  toEnum 715 = ARM64_INTRIN_VTST_U8
  toEnum 716 = ARM64_INTRIN_VTSTQ_U8
  toEnum 717 = ARM64_INTRIN_VTST_U16
  toEnum 718 = ARM64_INTRIN_VTSTQ_U16
  toEnum 719 = ARM64_INTRIN_VTST_U32
  toEnum 720 = ARM64_INTRIN_VTSTQ_U32
  toEnum 721 = ARM64_INTRIN_VTST_P8
  toEnum 722 = ARM64_INTRIN_VTSTQ_P8
  toEnum 723 = ARM64_INTRIN_VTST_S64
  toEnum 724 = ARM64_INTRIN_VTSTQ_S64
  toEnum 725 = ARM64_INTRIN_VTST_U64
  toEnum 726 = ARM64_INTRIN_VTSTQ_U64
  toEnum 727 = ARM64_INTRIN_VTST_P64
  toEnum 728 = ARM64_INTRIN_VTSTQ_P64
  toEnum 729 = ARM64_INTRIN_VTSTD_S64
  toEnum 730 = ARM64_INTRIN_VTSTD_U64
  toEnum 731 = ARM64_INTRIN_VABD_S8
  toEnum 732 = ARM64_INTRIN_VABDQ_S8
  toEnum 733 = ARM64_INTRIN_VABD_S16
  toEnum 734 = ARM64_INTRIN_VABDQ_S16
  toEnum 735 = ARM64_INTRIN_VABD_S32
  toEnum 736 = ARM64_INTRIN_VABDQ_S32
  toEnum 737 = ARM64_INTRIN_VABD_U8
  toEnum 738 = ARM64_INTRIN_VABDQ_U8
  toEnum 739 = ARM64_INTRIN_VABD_U16
  toEnum 740 = ARM64_INTRIN_VABDQ_U16
  toEnum 741 = ARM64_INTRIN_VABD_U32
  toEnum 742 = ARM64_INTRIN_VABDQ_U32
  toEnum 743 = ARM64_INTRIN_VABD_F32
  toEnum 744 = ARM64_INTRIN_VABDQ_F32
  toEnum 745 = ARM64_INTRIN_VABD_F64
  toEnum 746 = ARM64_INTRIN_VABDQ_F64
  toEnum 747 = ARM64_INTRIN_VABDS_F32
  toEnum 748 = ARM64_INTRIN_VABDD_F64
  toEnum 749 = ARM64_INTRIN_VABDL_S8
  toEnum 750 = ARM64_INTRIN_VABDL_S16
  toEnum 751 = ARM64_INTRIN_VABDL_S32
  toEnum 752 = ARM64_INTRIN_VABDL_U8
  toEnum 753 = ARM64_INTRIN_VABDL_U16
  toEnum 754 = ARM64_INTRIN_VABDL_U32
  toEnum 755 = ARM64_INTRIN_VABDL_HIGH_S8
  toEnum 756 = ARM64_INTRIN_VABDL_HIGH_S16
  toEnum 757 = ARM64_INTRIN_VABDL_HIGH_S32
  toEnum 758 = ARM64_INTRIN_VABDL_HIGH_U8
  toEnum 759 = ARM64_INTRIN_VABDL_HIGH_U16
  toEnum 760 = ARM64_INTRIN_VABDL_HIGH_U32
  toEnum 761 = ARM64_INTRIN_VABA_S8
  toEnum 762 = ARM64_INTRIN_VABAQ_S8
  toEnum 763 = ARM64_INTRIN_VABA_S16
  toEnum 764 = ARM64_INTRIN_VABAQ_S16
  toEnum 765 = ARM64_INTRIN_VABA_S32
  toEnum 766 = ARM64_INTRIN_VABAQ_S32
  toEnum 767 = ARM64_INTRIN_VABA_U8
  toEnum 768 = ARM64_INTRIN_VABAQ_U8
  toEnum 769 = ARM64_INTRIN_VABA_U16
  toEnum 770 = ARM64_INTRIN_VABAQ_U16
  toEnum 771 = ARM64_INTRIN_VABA_U32
  toEnum 772 = ARM64_INTRIN_VABAQ_U32
  toEnum 773 = ARM64_INTRIN_VABAL_S8
  toEnum 774 = ARM64_INTRIN_VABAL_S16
  toEnum 775 = ARM64_INTRIN_VABAL_S32
  toEnum 776 = ARM64_INTRIN_VABAL_U8
  toEnum 777 = ARM64_INTRIN_VABAL_U16
  toEnum 778 = ARM64_INTRIN_VABAL_U32
  toEnum 779 = ARM64_INTRIN_VABAL_HIGH_S8
  toEnum 780 = ARM64_INTRIN_VABAL_HIGH_S16
  toEnum 781 = ARM64_INTRIN_VABAL_HIGH_S32
  toEnum 782 = ARM64_INTRIN_VABAL_HIGH_U8
  toEnum 783 = ARM64_INTRIN_VABAL_HIGH_U16
  toEnum 784 = ARM64_INTRIN_VABAL_HIGH_U32
  toEnum 785 = ARM64_INTRIN_VMAX_S8
  toEnum 786 = ARM64_INTRIN_VMAXQ_S8
  toEnum 787 = ARM64_INTRIN_VMAX_S16
  toEnum 788 = ARM64_INTRIN_VMAXQ_S16
  toEnum 789 = ARM64_INTRIN_VMAX_S32
  toEnum 790 = ARM64_INTRIN_VMAXQ_S32
  toEnum 791 = ARM64_INTRIN_VMAX_U8
  toEnum 792 = ARM64_INTRIN_VMAXQ_U8
  toEnum 793 = ARM64_INTRIN_VMAX_U16
  toEnum 794 = ARM64_INTRIN_VMAXQ_U16
  toEnum 795 = ARM64_INTRIN_VMAX_U32
  toEnum 796 = ARM64_INTRIN_VMAXQ_U32
  toEnum 797 = ARM64_INTRIN_VMAX_F32
  toEnum 798 = ARM64_INTRIN_VMAXQ_F32
  toEnum 799 = ARM64_INTRIN_VMAX_F64
  toEnum 800 = ARM64_INTRIN_VMAXQ_F64
  toEnum 801 = ARM64_INTRIN_VMIN_S8
  toEnum 802 = ARM64_INTRIN_VMINQ_S8
  toEnum 803 = ARM64_INTRIN_VMIN_S16
  toEnum 804 = ARM64_INTRIN_VMINQ_S16
  toEnum 805 = ARM64_INTRIN_VMIN_S32
  toEnum 806 = ARM64_INTRIN_VMINQ_S32
  toEnum 807 = ARM64_INTRIN_VMIN_U8
  toEnum 808 = ARM64_INTRIN_VMINQ_U8
  toEnum 809 = ARM64_INTRIN_VMIN_U16
  toEnum 810 = ARM64_INTRIN_VMINQ_U16
  toEnum 811 = ARM64_INTRIN_VMIN_U32
  toEnum 812 = ARM64_INTRIN_VMINQ_U32
  toEnum 813 = ARM64_INTRIN_VMIN_F32
  toEnum 814 = ARM64_INTRIN_VMINQ_F32
  toEnum 815 = ARM64_INTRIN_VMIN_F64
  toEnum 816 = ARM64_INTRIN_VMINQ_F64
  toEnum 817 = ARM64_INTRIN_VMAXNM_F32
  toEnum 818 = ARM64_INTRIN_VMAXNMQ_F32
  toEnum 819 = ARM64_INTRIN_VMAXNM_F64
  toEnum 820 = ARM64_INTRIN_VMAXNMQ_F64
  toEnum 821 = ARM64_INTRIN_VMINNM_F32
  toEnum 822 = ARM64_INTRIN_VMINNMQ_F32
  toEnum 823 = ARM64_INTRIN_VMINNM_F64
  toEnum 824 = ARM64_INTRIN_VMINNMQ_F64
  toEnum 825 = ARM64_INTRIN_VSHL_S8
  toEnum 826 = ARM64_INTRIN_VSHLQ_S8
  toEnum 827 = ARM64_INTRIN_VSHL_S16
  toEnum 828 = ARM64_INTRIN_VSHLQ_S16
  toEnum 829 = ARM64_INTRIN_VSHL_S32
  toEnum 830 = ARM64_INTRIN_VSHLQ_S32
  toEnum 831 = ARM64_INTRIN_VSHL_S64
  toEnum 832 = ARM64_INTRIN_VSHLQ_S64
  toEnum 833 = ARM64_INTRIN_VSHL_U8
  toEnum 834 = ARM64_INTRIN_VSHLQ_U8
  toEnum 835 = ARM64_INTRIN_VSHL_U16
  toEnum 836 = ARM64_INTRIN_VSHLQ_U16
  toEnum 837 = ARM64_INTRIN_VSHL_U32
  toEnum 838 = ARM64_INTRIN_VSHLQ_U32
  toEnum 839 = ARM64_INTRIN_VSHL_U64
  toEnum 840 = ARM64_INTRIN_VSHLQ_U64
  toEnum 841 = ARM64_INTRIN_VSHLD_S64
  toEnum 842 = ARM64_INTRIN_VSHLD_U64
  toEnum 843 = ARM64_INTRIN_VQSHL_S8
  toEnum 844 = ARM64_INTRIN_VQSHLQ_S8
  toEnum 845 = ARM64_INTRIN_VQSHL_S16
  toEnum 846 = ARM64_INTRIN_VQSHLQ_S16
  toEnum 847 = ARM64_INTRIN_VQSHL_S32
  toEnum 848 = ARM64_INTRIN_VQSHLQ_S32
  toEnum 849 = ARM64_INTRIN_VQSHL_S64
  toEnum 850 = ARM64_INTRIN_VQSHLQ_S64
  toEnum 851 = ARM64_INTRIN_VQSHL_U8
  toEnum 852 = ARM64_INTRIN_VQSHLQ_U8
  toEnum 853 = ARM64_INTRIN_VQSHL_U16
  toEnum 854 = ARM64_INTRIN_VQSHLQ_U16
  toEnum 855 = ARM64_INTRIN_VQSHL_U32
  toEnum 856 = ARM64_INTRIN_VQSHLQ_U32
  toEnum 857 = ARM64_INTRIN_VQSHL_U64
  toEnum 858 = ARM64_INTRIN_VQSHLQ_U64
  toEnum 859 = ARM64_INTRIN_VQSHLB_S8
  toEnum 860 = ARM64_INTRIN_VQSHLH_S16
  toEnum 861 = ARM64_INTRIN_VQSHLS_S32
  toEnum 862 = ARM64_INTRIN_VQSHLD_S64
  toEnum 863 = ARM64_INTRIN_VQSHLB_U8
  toEnum 864 = ARM64_INTRIN_VQSHLH_U16
  toEnum 865 = ARM64_INTRIN_VQSHLS_U32
  toEnum 866 = ARM64_INTRIN_VQSHLD_U64
  toEnum 867 = ARM64_INTRIN_VRSHL_S8
  toEnum 868 = ARM64_INTRIN_VRSHLQ_S8
  toEnum 869 = ARM64_INTRIN_VRSHL_S16
  toEnum 870 = ARM64_INTRIN_VRSHLQ_S16
  toEnum 871 = ARM64_INTRIN_VRSHL_S32
  toEnum 872 = ARM64_INTRIN_VRSHLQ_S32
  toEnum 873 = ARM64_INTRIN_VRSHL_S64
  toEnum 874 = ARM64_INTRIN_VRSHLQ_S64
  toEnum 875 = ARM64_INTRIN_VRSHL_U8
  toEnum 876 = ARM64_INTRIN_VRSHLQ_U8
  toEnum 877 = ARM64_INTRIN_VRSHL_U16
  toEnum 878 = ARM64_INTRIN_VRSHLQ_U16
  toEnum 879 = ARM64_INTRIN_VRSHL_U32
  toEnum 880 = ARM64_INTRIN_VRSHLQ_U32
  toEnum 881 = ARM64_INTRIN_VRSHL_U64
  toEnum 882 = ARM64_INTRIN_VRSHLQ_U64
  toEnum 883 = ARM64_INTRIN_VRSHLD_S64
  toEnum 884 = ARM64_INTRIN_VRSHLD_U64
  toEnum 885 = ARM64_INTRIN_VQRSHL_S8
  toEnum 886 = ARM64_INTRIN_VQRSHLQ_S8
  toEnum 887 = ARM64_INTRIN_VQRSHL_S16
  toEnum 888 = ARM64_INTRIN_VQRSHLQ_S16
  toEnum 889 = ARM64_INTRIN_VQRSHL_S32
  toEnum 890 = ARM64_INTRIN_VQRSHLQ_S32
  toEnum 891 = ARM64_INTRIN_VQRSHL_S64
  toEnum 892 = ARM64_INTRIN_VQRSHLQ_S64
  toEnum 893 = ARM64_INTRIN_VQRSHL_U8
  toEnum 894 = ARM64_INTRIN_VQRSHLQ_U8
  toEnum 895 = ARM64_INTRIN_VQRSHL_U16
  toEnum 896 = ARM64_INTRIN_VQRSHLQ_U16
  toEnum 897 = ARM64_INTRIN_VQRSHL_U32
  toEnum 898 = ARM64_INTRIN_VQRSHLQ_U32
  toEnum 899 = ARM64_INTRIN_VQRSHL_U64
  toEnum 900 = ARM64_INTRIN_VQRSHLQ_U64
  toEnum 901 = ARM64_INTRIN_VQRSHLB_S8
  toEnum 902 = ARM64_INTRIN_VQRSHLH_S16
  toEnum 903 = ARM64_INTRIN_VQRSHLS_S32
  toEnum 904 = ARM64_INTRIN_VQRSHLD_S64
  toEnum 905 = ARM64_INTRIN_VQRSHLB_U8
  toEnum 906 = ARM64_INTRIN_VQRSHLH_U16
  toEnum 907 = ARM64_INTRIN_VQRSHLS_U32
  toEnum 908 = ARM64_INTRIN_VQRSHLD_U64
  toEnum 909 = ARM64_INTRIN_VSHR_N_S8
  toEnum 910 = ARM64_INTRIN_VSHRQ_N_S8
  toEnum 911 = ARM64_INTRIN_VSHR_N_S16
  toEnum 912 = ARM64_INTRIN_VSHRQ_N_S16
  toEnum 913 = ARM64_INTRIN_VSHR_N_S32
  toEnum 914 = ARM64_INTRIN_VSHRQ_N_S32
  toEnum 915 = ARM64_INTRIN_VSHR_N_S64
  toEnum 916 = ARM64_INTRIN_VSHRQ_N_S64
  toEnum 917 = ARM64_INTRIN_VSHR_N_U8
  toEnum 918 = ARM64_INTRIN_VSHRQ_N_U8
  toEnum 919 = ARM64_INTRIN_VSHR_N_U16
  toEnum 920 = ARM64_INTRIN_VSHRQ_N_U16
  toEnum 921 = ARM64_INTRIN_VSHR_N_U32
  toEnum 922 = ARM64_INTRIN_VSHRQ_N_U32
  toEnum 923 = ARM64_INTRIN_VSHR_N_U64
  toEnum 924 = ARM64_INTRIN_VSHRQ_N_U64
  toEnum 925 = ARM64_INTRIN_VSHRD_N_S64
  toEnum 926 = ARM64_INTRIN_VSHRD_N_U64
  toEnum 927 = ARM64_INTRIN_VSHL_N_S8
  toEnum 928 = ARM64_INTRIN_VSHLQ_N_S8
  toEnum 929 = ARM64_INTRIN_VSHL_N_S16
  toEnum 930 = ARM64_INTRIN_VSHLQ_N_S16
  toEnum 931 = ARM64_INTRIN_VSHL_N_S32
  toEnum 932 = ARM64_INTRIN_VSHLQ_N_S32
  toEnum 933 = ARM64_INTRIN_VSHL_N_S64
  toEnum 934 = ARM64_INTRIN_VSHLQ_N_S64
  toEnum 935 = ARM64_INTRIN_VSHL_N_U8
  toEnum 936 = ARM64_INTRIN_VSHLQ_N_U8
  toEnum 937 = ARM64_INTRIN_VSHL_N_U16
  toEnum 938 = ARM64_INTRIN_VSHLQ_N_U16
  toEnum 939 = ARM64_INTRIN_VSHL_N_U32
  toEnum 940 = ARM64_INTRIN_VSHLQ_N_U32
  toEnum 941 = ARM64_INTRIN_VSHL_N_U64
  toEnum 942 = ARM64_INTRIN_VSHLQ_N_U64
  toEnum 943 = ARM64_INTRIN_VSHLD_N_S64
  toEnum 944 = ARM64_INTRIN_VSHLD_N_U64
  toEnum 945 = ARM64_INTRIN_VRSHR_N_S8
  toEnum 946 = ARM64_INTRIN_VRSHRQ_N_S8
  toEnum 947 = ARM64_INTRIN_VRSHR_N_S16
  toEnum 948 = ARM64_INTRIN_VRSHRQ_N_S16
  toEnum 949 = ARM64_INTRIN_VRSHR_N_S32
  toEnum 950 = ARM64_INTRIN_VRSHRQ_N_S32
  toEnum 951 = ARM64_INTRIN_VRSHR_N_S64
  toEnum 952 = ARM64_INTRIN_VRSHRQ_N_S64
  toEnum 953 = ARM64_INTRIN_VRSHR_N_U8
  toEnum 954 = ARM64_INTRIN_VRSHRQ_N_U8
  toEnum 955 = ARM64_INTRIN_VRSHR_N_U16
  toEnum 956 = ARM64_INTRIN_VRSHRQ_N_U16
  toEnum 957 = ARM64_INTRIN_VRSHR_N_U32
  toEnum 958 = ARM64_INTRIN_VRSHRQ_N_U32
  toEnum 959 = ARM64_INTRIN_VRSHR_N_U64
  toEnum 960 = ARM64_INTRIN_VRSHRQ_N_U64
  toEnum 961 = ARM64_INTRIN_VRSHRD_N_S64
  toEnum 962 = ARM64_INTRIN_VRSHRD_N_U64
  toEnum 963 = ARM64_INTRIN_VSRA_N_S8
  toEnum 964 = ARM64_INTRIN_VSRAQ_N_S8
  toEnum 965 = ARM64_INTRIN_VSRA_N_S16
  toEnum 966 = ARM64_INTRIN_VSRAQ_N_S16
  toEnum 967 = ARM64_INTRIN_VSRA_N_S32
  toEnum 968 = ARM64_INTRIN_VSRAQ_N_S32
  toEnum 969 = ARM64_INTRIN_VSRA_N_S64
  toEnum 970 = ARM64_INTRIN_VSRAQ_N_S64
  toEnum 971 = ARM64_INTRIN_VSRA_N_U8
  toEnum 972 = ARM64_INTRIN_VSRAQ_N_U8
  toEnum 973 = ARM64_INTRIN_VSRA_N_U16
  toEnum 974 = ARM64_INTRIN_VSRAQ_N_U16
  toEnum 975 = ARM64_INTRIN_VSRA_N_U32
  toEnum 976 = ARM64_INTRIN_VSRAQ_N_U32
  toEnum 977 = ARM64_INTRIN_VSRA_N_U64
  toEnum 978 = ARM64_INTRIN_VSRAQ_N_U64
  toEnum 979 = ARM64_INTRIN_VSRAD_N_S64
  toEnum 980 = ARM64_INTRIN_VSRAD_N_U64
  toEnum 981 = ARM64_INTRIN_VRSRA_N_S8
  toEnum 982 = ARM64_INTRIN_VRSRAQ_N_S8
  toEnum 983 = ARM64_INTRIN_VRSRA_N_S16
  toEnum 984 = ARM64_INTRIN_VRSRAQ_N_S16
  toEnum 985 = ARM64_INTRIN_VRSRA_N_S32
  toEnum 986 = ARM64_INTRIN_VRSRAQ_N_S32
  toEnum 987 = ARM64_INTRIN_VRSRA_N_S64
  toEnum 988 = ARM64_INTRIN_VRSRAQ_N_S64
  toEnum 989 = ARM64_INTRIN_VRSRA_N_U8
  toEnum 990 = ARM64_INTRIN_VRSRAQ_N_U8
  toEnum 991 = ARM64_INTRIN_VRSRA_N_U16
  toEnum 992 = ARM64_INTRIN_VRSRAQ_N_U16
  toEnum 993 = ARM64_INTRIN_VRSRA_N_U32
  toEnum 994 = ARM64_INTRIN_VRSRAQ_N_U32
  toEnum 995 = ARM64_INTRIN_VRSRA_N_U64
  toEnum 996 = ARM64_INTRIN_VRSRAQ_N_U64
  toEnum 997 = ARM64_INTRIN_VRSRAD_N_S64
  toEnum 998 = ARM64_INTRIN_VRSRAD_N_U64
  toEnum 999 = ARM64_INTRIN_VQSHL_N_S8
  toEnum 1000 = ARM64_INTRIN_VQSHLQ_N_S8
  toEnum 1001 = ARM64_INTRIN_VQSHL_N_S16
  toEnum 1002 = ARM64_INTRIN_VQSHLQ_N_S16
  toEnum 1003 = ARM64_INTRIN_VQSHL_N_S32
  toEnum 1004 = ARM64_INTRIN_VQSHLQ_N_S32
  toEnum 1005 = ARM64_INTRIN_VQSHL_N_S64
  toEnum 1006 = ARM64_INTRIN_VQSHLQ_N_S64
  toEnum 1007 = ARM64_INTRIN_VQSHL_N_U8
  toEnum 1008 = ARM64_INTRIN_VQSHLQ_N_U8
  toEnum 1009 = ARM64_INTRIN_VQSHL_N_U16
  toEnum 1010 = ARM64_INTRIN_VQSHLQ_N_U16
  toEnum 1011 = ARM64_INTRIN_VQSHL_N_U32
  toEnum 1012 = ARM64_INTRIN_VQSHLQ_N_U32
  toEnum 1013 = ARM64_INTRIN_VQSHL_N_U64
  toEnum 1014 = ARM64_INTRIN_VQSHLQ_N_U64
  toEnum 1015 = ARM64_INTRIN_VQSHLB_N_S8
  toEnum 1016 = ARM64_INTRIN_VQSHLH_N_S16
  toEnum 1017 = ARM64_INTRIN_VQSHLS_N_S32
  toEnum 1018 = ARM64_INTRIN_VQSHLD_N_S64
  toEnum 1019 = ARM64_INTRIN_VQSHLB_N_U8
  toEnum 1020 = ARM64_INTRIN_VQSHLH_N_U16
  toEnum 1021 = ARM64_INTRIN_VQSHLS_N_U32
  toEnum 1022 = ARM64_INTRIN_VQSHLD_N_U64
  toEnum 1023 = ARM64_INTRIN_VQSHLU_N_S8
  toEnum 1024 = ARM64_INTRIN_VQSHLUQ_N_S8
  toEnum 1025 = ARM64_INTRIN_VQSHLU_N_S16
  toEnum 1026 = ARM64_INTRIN_VQSHLUQ_N_S16
  toEnum 1027 = ARM64_INTRIN_VQSHLU_N_S32
  toEnum 1028 = ARM64_INTRIN_VQSHLUQ_N_S32
  toEnum 1029 = ARM64_INTRIN_VQSHLU_N_S64
  toEnum 1030 = ARM64_INTRIN_VQSHLUQ_N_S64
  toEnum 1031 = ARM64_INTRIN_VQSHLUB_N_S8
  toEnum 1032 = ARM64_INTRIN_VQSHLUH_N_S16
  toEnum 1033 = ARM64_INTRIN_VQSHLUS_N_S32
  toEnum 1034 = ARM64_INTRIN_VQSHLUD_N_S64
  toEnum 1035 = ARM64_INTRIN_VSHRN_N_S16
  toEnum 1036 = ARM64_INTRIN_VSHRN_N_S32
  toEnum 1037 = ARM64_INTRIN_VSHRN_N_S64
  toEnum 1038 = ARM64_INTRIN_VSHRN_N_U16
  toEnum 1039 = ARM64_INTRIN_VSHRN_N_U32
  toEnum 1040 = ARM64_INTRIN_VSHRN_N_U64
  toEnum 1041 = ARM64_INTRIN_VSHRN_HIGH_N_S16
  toEnum 1042 = ARM64_INTRIN_VSHRN_HIGH_N_S32
  toEnum 1043 = ARM64_INTRIN_VSHRN_HIGH_N_S64
  toEnum 1044 = ARM64_INTRIN_VSHRN_HIGH_N_U16
  toEnum 1045 = ARM64_INTRIN_VSHRN_HIGH_N_U32
  toEnum 1046 = ARM64_INTRIN_VSHRN_HIGH_N_U64
  toEnum 1047 = ARM64_INTRIN_VQSHRUN_N_S16
  toEnum 1048 = ARM64_INTRIN_VQSHRUN_N_S32
  toEnum 1049 = ARM64_INTRIN_VQSHRUN_N_S64
  toEnum 1050 = ARM64_INTRIN_VQSHRUNH_N_S16
  toEnum 1051 = ARM64_INTRIN_VQSHRUNS_N_S32
  toEnum 1052 = ARM64_INTRIN_VQSHRUND_N_S64
  toEnum 1053 = ARM64_INTRIN_VQSHRUN_HIGH_N_S16
  toEnum 1054 = ARM64_INTRIN_VQSHRUN_HIGH_N_S32
  toEnum 1055 = ARM64_INTRIN_VQSHRUN_HIGH_N_S64
  toEnum 1056 = ARM64_INTRIN_VQRSHRUN_N_S16
  toEnum 1057 = ARM64_INTRIN_VQRSHRUN_N_S32
  toEnum 1058 = ARM64_INTRIN_VQRSHRUN_N_S64
  toEnum 1059 = ARM64_INTRIN_VQRSHRUNH_N_S16
  toEnum 1060 = ARM64_INTRIN_VQRSHRUNS_N_S32
  toEnum 1061 = ARM64_INTRIN_VQRSHRUND_N_S64
  toEnum 1062 = ARM64_INTRIN_VQRSHRUN_HIGH_N_S16
  toEnum 1063 = ARM64_INTRIN_VQRSHRUN_HIGH_N_S32
  toEnum 1064 = ARM64_INTRIN_VQRSHRUN_HIGH_N_S64
  toEnum 1065 = ARM64_INTRIN_VQSHRN_N_S16
  toEnum 1066 = ARM64_INTRIN_VQSHRN_N_S32
  toEnum 1067 = ARM64_INTRIN_VQSHRN_N_S64
  toEnum 1068 = ARM64_INTRIN_VQSHRN_N_U16
  toEnum 1069 = ARM64_INTRIN_VQSHRN_N_U32
  toEnum 1070 = ARM64_INTRIN_VQSHRN_N_U64
  toEnum 1071 = ARM64_INTRIN_VQSHRNH_N_S16
  toEnum 1072 = ARM64_INTRIN_VQSHRNS_N_S32
  toEnum 1073 = ARM64_INTRIN_VQSHRND_N_S64
  toEnum 1074 = ARM64_INTRIN_VQSHRNH_N_U16
  toEnum 1075 = ARM64_INTRIN_VQSHRNS_N_U32
  toEnum 1076 = ARM64_INTRIN_VQSHRND_N_U64
  toEnum 1077 = ARM64_INTRIN_VQSHRN_HIGH_N_S16
  toEnum 1078 = ARM64_INTRIN_VQSHRN_HIGH_N_S32
  toEnum 1079 = ARM64_INTRIN_VQSHRN_HIGH_N_S64
  toEnum 1080 = ARM64_INTRIN_VQSHRN_HIGH_N_U16
  toEnum 1081 = ARM64_INTRIN_VQSHRN_HIGH_N_U32
  toEnum 1082 = ARM64_INTRIN_VQSHRN_HIGH_N_U64
  toEnum 1083 = ARM64_INTRIN_VRSHRN_N_S16
  toEnum 1084 = ARM64_INTRIN_VRSHRN_N_S32
  toEnum 1085 = ARM64_INTRIN_VRSHRN_N_S64
  toEnum 1086 = ARM64_INTRIN_VRSHRN_N_U16
  toEnum 1087 = ARM64_INTRIN_VRSHRN_N_U32
  toEnum 1088 = ARM64_INTRIN_VRSHRN_N_U64
  toEnum 1089 = ARM64_INTRIN_VRSHRN_HIGH_N_S16
  toEnum 1090 = ARM64_INTRIN_VRSHRN_HIGH_N_S32
  toEnum 1091 = ARM64_INTRIN_VRSHRN_HIGH_N_S64
  toEnum 1092 = ARM64_INTRIN_VRSHRN_HIGH_N_U16
  toEnum 1093 = ARM64_INTRIN_VRSHRN_HIGH_N_U32
  toEnum 1094 = ARM64_INTRIN_VRSHRN_HIGH_N_U64
  toEnum 1095 = ARM64_INTRIN_VQRSHRN_N_S16
  toEnum 1096 = ARM64_INTRIN_VQRSHRN_N_S32
  toEnum 1097 = ARM64_INTRIN_VQRSHRN_N_S64
  toEnum 1098 = ARM64_INTRIN_VQRSHRN_N_U16
  toEnum 1099 = ARM64_INTRIN_VQRSHRN_N_U32
  toEnum 1100 = ARM64_INTRIN_VQRSHRN_N_U64
  toEnum 1101 = ARM64_INTRIN_VQRSHRNH_N_S16
  toEnum 1102 = ARM64_INTRIN_VQRSHRNS_N_S32
  toEnum 1103 = ARM64_INTRIN_VQRSHRND_N_S64
  toEnum 1104 = ARM64_INTRIN_VQRSHRNH_N_U16
  toEnum 1105 = ARM64_INTRIN_VQRSHRNS_N_U32
  toEnum 1106 = ARM64_INTRIN_VQRSHRND_N_U64
  toEnum 1107 = ARM64_INTRIN_VQRSHRN_HIGH_N_S16
  toEnum 1108 = ARM64_INTRIN_VQRSHRN_HIGH_N_S32
  toEnum 1109 = ARM64_INTRIN_VQRSHRN_HIGH_N_S64
  toEnum 1110 = ARM64_INTRIN_VQRSHRN_HIGH_N_U16
  toEnum 1111 = ARM64_INTRIN_VQRSHRN_HIGH_N_U32
  toEnum 1112 = ARM64_INTRIN_VQRSHRN_HIGH_N_U64
  toEnum 1113 = ARM64_INTRIN_VSHLL_N_S8
  toEnum 1114 = ARM64_INTRIN_VSHLL_N_S16
  toEnum 1115 = ARM64_INTRIN_VSHLL_N_S32
  toEnum 1116 = ARM64_INTRIN_VSHLL_N_U8
  toEnum 1117 = ARM64_INTRIN_VSHLL_N_U16
  toEnum 1118 = ARM64_INTRIN_VSHLL_N_U32
  toEnum 1119 = ARM64_INTRIN_VSHLL_HIGH_N_S8
  toEnum 1120 = ARM64_INTRIN_VSHLL_HIGH_N_S16
  toEnum 1121 = ARM64_INTRIN_VSHLL_HIGH_N_S32
  toEnum 1122 = ARM64_INTRIN_VSHLL_HIGH_N_U8
  toEnum 1123 = ARM64_INTRIN_VSHLL_HIGH_N_U16
  toEnum 1124 = ARM64_INTRIN_VSHLL_HIGH_N_U32
  toEnum 1125 = ARM64_INTRIN_VSRI_N_S8
  toEnum 1126 = ARM64_INTRIN_VSRIQ_N_S8
  toEnum 1127 = ARM64_INTRIN_VSRI_N_S16
  toEnum 1128 = ARM64_INTRIN_VSRIQ_N_S16
  toEnum 1129 = ARM64_INTRIN_VSRI_N_S32
  toEnum 1130 = ARM64_INTRIN_VSRIQ_N_S32
  toEnum 1131 = ARM64_INTRIN_VSRI_N_S64
  toEnum 1132 = ARM64_INTRIN_VSRIQ_N_S64
  toEnum 1133 = ARM64_INTRIN_VSRI_N_U8
  toEnum 1134 = ARM64_INTRIN_VSRIQ_N_U8
  toEnum 1135 = ARM64_INTRIN_VSRI_N_U16
  toEnum 1136 = ARM64_INTRIN_VSRIQ_N_U16
  toEnum 1137 = ARM64_INTRIN_VSRI_N_U32
  toEnum 1138 = ARM64_INTRIN_VSRIQ_N_U32
  toEnum 1139 = ARM64_INTRIN_VSRI_N_U64
  toEnum 1140 = ARM64_INTRIN_VSRIQ_N_U64
  toEnum 1141 = ARM64_INTRIN_VSRI_N_P64
  toEnum 1142 = ARM64_INTRIN_VSRIQ_N_P64
  toEnum 1143 = ARM64_INTRIN_VSRI_N_P8
  toEnum 1144 = ARM64_INTRIN_VSRIQ_N_P8
  toEnum 1145 = ARM64_INTRIN_VSRI_N_P16
  toEnum 1146 = ARM64_INTRIN_VSRIQ_N_P16
  toEnum 1147 = ARM64_INTRIN_VSRID_N_S64
  toEnum 1148 = ARM64_INTRIN_VSRID_N_U64
  toEnum 1149 = ARM64_INTRIN_VSLI_N_S8
  toEnum 1150 = ARM64_INTRIN_VSLIQ_N_S8
  toEnum 1151 = ARM64_INTRIN_VSLI_N_S16
  toEnum 1152 = ARM64_INTRIN_VSLIQ_N_S16
  toEnum 1153 = ARM64_INTRIN_VSLI_N_S32
  toEnum 1154 = ARM64_INTRIN_VSLIQ_N_S32
  toEnum 1155 = ARM64_INTRIN_VSLI_N_S64
  toEnum 1156 = ARM64_INTRIN_VSLIQ_N_S64
  toEnum 1157 = ARM64_INTRIN_VSLI_N_U8
  toEnum 1158 = ARM64_INTRIN_VSLIQ_N_U8
  toEnum 1159 = ARM64_INTRIN_VSLI_N_U16
  toEnum 1160 = ARM64_INTRIN_VSLIQ_N_U16
  toEnum 1161 = ARM64_INTRIN_VSLI_N_U32
  toEnum 1162 = ARM64_INTRIN_VSLIQ_N_U32
  toEnum 1163 = ARM64_INTRIN_VSLI_N_U64
  toEnum 1164 = ARM64_INTRIN_VSLIQ_N_U64
  toEnum 1165 = ARM64_INTRIN_VSLI_N_P64
  toEnum 1166 = ARM64_INTRIN_VSLIQ_N_P64
  toEnum 1167 = ARM64_INTRIN_VSLI_N_P8
  toEnum 1168 = ARM64_INTRIN_VSLIQ_N_P8
  toEnum 1169 = ARM64_INTRIN_VSLI_N_P16
  toEnum 1170 = ARM64_INTRIN_VSLIQ_N_P16
  toEnum 1171 = ARM64_INTRIN_VSLID_N_S64
  toEnum 1172 = ARM64_INTRIN_VSLID_N_U64
  toEnum 1173 = ARM64_INTRIN_VCVT_S32_F32
  toEnum 1174 = ARM64_INTRIN_VCVTQ_S32_F32
  toEnum 1175 = ARM64_INTRIN_VCVT_U32_F32
  toEnum 1176 = ARM64_INTRIN_VCVTQ_U32_F32
  toEnum 1177 = ARM64_INTRIN_VCVTN_S32_F32
  toEnum 1178 = ARM64_INTRIN_VCVTNQ_S32_F32
  toEnum 1179 = ARM64_INTRIN_VCVTN_U32_F32
  toEnum 1180 = ARM64_INTRIN_VCVTNQ_U32_F32
  toEnum 1181 = ARM64_INTRIN_VCVTM_S32_F32
  toEnum 1182 = ARM64_INTRIN_VCVTMQ_S32_F32
  toEnum 1183 = ARM64_INTRIN_VCVTM_U32_F32
  toEnum 1184 = ARM64_INTRIN_VCVTMQ_U32_F32
  toEnum 1185 = ARM64_INTRIN_VCVTP_S32_F32
  toEnum 1186 = ARM64_INTRIN_VCVTPQ_S32_F32
  toEnum 1187 = ARM64_INTRIN_VCVTP_U32_F32
  toEnum 1188 = ARM64_INTRIN_VCVTPQ_U32_F32
  toEnum 1189 = ARM64_INTRIN_VCVTA_S32_F32
  toEnum 1190 = ARM64_INTRIN_VCVTAQ_S32_F32
  toEnum 1191 = ARM64_INTRIN_VCVTA_U32_F32
  toEnum 1192 = ARM64_INTRIN_VCVTAQ_U32_F32
  toEnum 1193 = ARM64_INTRIN_VCVTS_S32_F32
  toEnum 1194 = ARM64_INTRIN_VCVTS_U32_F32
  toEnum 1195 = ARM64_INTRIN_VCVTNS_S32_F32
  toEnum 1196 = ARM64_INTRIN_VCVTNS_U32_F32
  toEnum 1197 = ARM64_INTRIN_VCVTMS_S32_F32
  toEnum 1198 = ARM64_INTRIN_VCVTMS_U32_F32
  toEnum 1199 = ARM64_INTRIN_VCVTPS_S32_F32
  toEnum 1200 = ARM64_INTRIN_VCVTPS_U32_F32
  toEnum 1201 = ARM64_INTRIN_VCVTAS_S32_F32
  toEnum 1202 = ARM64_INTRIN_VCVTAS_U32_F32
  toEnum 1203 = ARM64_INTRIN_VCVT_S64_F64
  toEnum 1204 = ARM64_INTRIN_VCVTQ_S64_F64
  toEnum 1205 = ARM64_INTRIN_VCVT_U64_F64
  toEnum 1206 = ARM64_INTRIN_VCVTQ_U64_F64
  toEnum 1207 = ARM64_INTRIN_VCVTN_S64_F64
  toEnum 1208 = ARM64_INTRIN_VCVTNQ_S64_F64
  toEnum 1209 = ARM64_INTRIN_VCVTN_U64_F64
  toEnum 1210 = ARM64_INTRIN_VCVTNQ_U64_F64
  toEnum 1211 = ARM64_INTRIN_VCVTM_S64_F64
  toEnum 1212 = ARM64_INTRIN_VCVTMQ_S64_F64
  toEnum 1213 = ARM64_INTRIN_VCVTM_U64_F64
  toEnum 1214 = ARM64_INTRIN_VCVTMQ_U64_F64
  toEnum 1215 = ARM64_INTRIN_VCVTP_S64_F64
  toEnum 1216 = ARM64_INTRIN_VCVTPQ_S64_F64
  toEnum 1217 = ARM64_INTRIN_VCVTP_U64_F64
  toEnum 1218 = ARM64_INTRIN_VCVTPQ_U64_F64
  toEnum 1219 = ARM64_INTRIN_VCVTA_S64_F64
  toEnum 1220 = ARM64_INTRIN_VCVTAQ_S64_F64
  toEnum 1221 = ARM64_INTRIN_VCVTA_U64_F64
  toEnum 1222 = ARM64_INTRIN_VCVTAQ_U64_F64
  toEnum 1223 = ARM64_INTRIN_VCVTD_S64_F64
  toEnum 1224 = ARM64_INTRIN_VCVTD_U64_F64
  toEnum 1225 = ARM64_INTRIN_VCVTND_S64_F64
  toEnum 1226 = ARM64_INTRIN_VCVTND_U64_F64
  toEnum 1227 = ARM64_INTRIN_VCVTMD_S64_F64
  toEnum 1228 = ARM64_INTRIN_VCVTMD_U64_F64
  toEnum 1229 = ARM64_INTRIN_VCVTPD_S64_F64
  toEnum 1230 = ARM64_INTRIN_VCVTPD_U64_F64
  toEnum 1231 = ARM64_INTRIN_VCVTAD_S64_F64
  toEnum 1232 = ARM64_INTRIN_VCVTAD_U64_F64
  toEnum 1233 = ARM64_INTRIN_VCVT_N_S32_F32
  toEnum 1234 = ARM64_INTRIN_VCVTQ_N_S32_F32
  toEnum 1235 = ARM64_INTRIN_VCVT_N_U32_F32
  toEnum 1236 = ARM64_INTRIN_VCVTQ_N_U32_F32
  toEnum 1237 = ARM64_INTRIN_VCVTS_N_S32_F32
  toEnum 1238 = ARM64_INTRIN_VCVTS_N_U32_F32
  toEnum 1239 = ARM64_INTRIN_VCVT_N_S64_F64
  toEnum 1240 = ARM64_INTRIN_VCVTQ_N_S64_F64
  toEnum 1241 = ARM64_INTRIN_VCVT_N_U64_F64
  toEnum 1242 = ARM64_INTRIN_VCVTH_N_F16_U32
  toEnum 1243 = ARM64_INTRIN_VCVTH_N_F16_U64
  toEnum 1244 = ARM64_INTRIN_VCVTS_N_F32_U32
  toEnum 1245 = ARM64_INTRIN_VCVTS_N_F32_U64
  toEnum 1246 = ARM64_INTRIN_VCVTD_N_F64_U32
  toEnum 1247 = ARM64_INTRIN_VCVTD_N_F64_U64
  toEnum 1248 = ARM64_INTRIN_VCVT_N_F64_U64
  toEnum 1249 = ARM64_INTRIN_VCVTD_N_F64_F64
  toEnum 1250 = ARM64_INTRIN_VCVTQ_N_U64_F64
  toEnum 1251 = ARM64_INTRIN_VCVTD_N_S64_F64
  toEnum 1252 = ARM64_INTRIN_VCVTD_N_U64_F64
  toEnum 1253 = ARM64_INTRIN_VCVT_F32_S32
  toEnum 1254 = ARM64_INTRIN_VCVTQ_F32_S32
  toEnum 1255 = ARM64_INTRIN_VCVT_F32_U32
  toEnum 1256 = ARM64_INTRIN_VCVTQ_F32_U32
  toEnum 1257 = ARM64_INTRIN_VCVTS_F32_S32
  toEnum 1258 = ARM64_INTRIN_VCVTS_F32_U32
  toEnum 1259 = ARM64_INTRIN_VCVT_F64_S64
  toEnum 1260 = ARM64_INTRIN_VCVTQ_F64_S64
  toEnum 1261 = ARM64_INTRIN_VCVT_F64_U64
  toEnum 1262 = ARM64_INTRIN_VCVT_F64_U32
  toEnum 1263 = ARM64_INTRIN_VCVT_F32_U64
  toEnum 1264 = ARM64_INTRIN_VCVTQ_F64_U64
  toEnum 1265 = ARM64_INTRIN_VCVTD_F64_S64
  toEnum 1266 = ARM64_INTRIN_VCVTD_F64_U64
  toEnum 1267 = ARM64_INTRIN_VCVT_N_F32_S32
  toEnum 1268 = ARM64_INTRIN_VCVTQ_N_F32_S32
  toEnum 1269 = ARM64_INTRIN_VCVT_N_F32_U32
  toEnum 1270 = ARM64_INTRIN_VCVTQ_N_F32_U32
  toEnum 1271 = ARM64_INTRIN_VCVTS_N_F32_S32
  toEnum 1272 = ARM64_INTRIN_VCVT_N_F64_S64
  toEnum 1273 = ARM64_INTRIN_VCVTQ_N_F64_S64
  toEnum 1274 = ARM64_INTRIN_VCVTQ_N_F64_U64
  toEnum 1275 = ARM64_INTRIN_VCVTD_N_F64_S64
  toEnum 1276 = ARM64_INTRIN_VCVT_F16_F32
  toEnum 1277 = ARM64_INTRIN_VCVT_HIGH_F16_F32
  toEnum 1278 = ARM64_INTRIN_VCVT_F32_F64
  toEnum 1279 = ARM64_INTRIN_VCVT_HIGH_F32_F64
  toEnum 1280 = ARM64_INTRIN_VCVT_F32_F16
  toEnum 1281 = ARM64_INTRIN_VCVT_HIGH_F32_F16
  toEnum 1282 = ARM64_INTRIN_VCVT_F64_F32
  toEnum 1283 = ARM64_INTRIN_VCVT_HIGH_F64_F32
  toEnum 1284 = ARM64_INTRIN_VCVTX_F32_F64
  toEnum 1285 = ARM64_INTRIN_VCVTXD_F32_F64
  toEnum 1286 = ARM64_INTRIN_VCVTX_HIGH_F32_F64
  toEnum 1287 = ARM64_INTRIN_VRND_F32
  toEnum 1288 = ARM64_INTRIN_VRNDQ_F32
  toEnum 1289 = ARM64_INTRIN_VRND_F64
  toEnum 1290 = ARM64_INTRIN_VRNDQ_F64
  toEnum 1291 = ARM64_INTRIN_VRNDN_F32
  toEnum 1292 = ARM64_INTRIN_VRNDNQ_F32
  toEnum 1293 = ARM64_INTRIN_VRNDN_F64
  toEnum 1294 = ARM64_INTRIN_VRNDNQ_F64
  toEnum 1295 = ARM64_INTRIN_VRNDNS_F32
  toEnum 1296 = ARM64_INTRIN_VRNDM_F32
  toEnum 1297 = ARM64_INTRIN_VRNDMQ_F32
  toEnum 1298 = ARM64_INTRIN_VRNDM_F64
  toEnum 1299 = ARM64_INTRIN_VRNDMQ_F64
  toEnum 1300 = ARM64_INTRIN_VRNDP_F32
  toEnum 1301 = ARM64_INTRIN_VRNDPQ_F32
  toEnum 1302 = ARM64_INTRIN_VRNDP_F64
  toEnum 1303 = ARM64_INTRIN_VRNDPQ_F64
  toEnum 1304 = ARM64_INTRIN_VRNDA_F32
  toEnum 1305 = ARM64_INTRIN_VRNDAQ_F32
  toEnum 1306 = ARM64_INTRIN_VRNDA_F64
  toEnum 1307 = ARM64_INTRIN_VRNDAQ_F64
  toEnum 1308 = ARM64_INTRIN_VRNDI_F32
  toEnum 1309 = ARM64_INTRIN_VRNDIQ_F32
  toEnum 1310 = ARM64_INTRIN_VRNDI_F64
  toEnum 1311 = ARM64_INTRIN_VRNDIQ_F64
  toEnum 1312 = ARM64_INTRIN_VRNDX_F32
  toEnum 1313 = ARM64_INTRIN_VRNDXQ_F32
  toEnum 1314 = ARM64_INTRIN_VRNDX_F64
  toEnum 1315 = ARM64_INTRIN_VRNDXQ_F64
  toEnum 1316 = ARM64_INTRIN_VMOVN_S16
  toEnum 1317 = ARM64_INTRIN_VMOVN_S32
  toEnum 1318 = ARM64_INTRIN_VMOVN_S64
  toEnum 1319 = ARM64_INTRIN_VMOVN_U16
  toEnum 1320 = ARM64_INTRIN_VMOVN_U32
  toEnum 1321 = ARM64_INTRIN_VMOVN_U64
  toEnum 1322 = ARM64_INTRIN_VMOVN_HIGH_S16
  toEnum 1323 = ARM64_INTRIN_VMOVN_HIGH_S32
  toEnum 1324 = ARM64_INTRIN_VMOVN_HIGH_S64
  toEnum 1325 = ARM64_INTRIN_VMOVN_HIGH_U16
  toEnum 1326 = ARM64_INTRIN_VMOVN_HIGH_U32
  toEnum 1327 = ARM64_INTRIN_VMOVN_HIGH_U64
  toEnum 1328 = ARM64_INTRIN_VMOVL_S8
  toEnum 1329 = ARM64_INTRIN_VMOVL_S16
  toEnum 1330 = ARM64_INTRIN_VMOVL_S32
  toEnum 1331 = ARM64_INTRIN_VMOVL_U8
  toEnum 1332 = ARM64_INTRIN_VMOVL_U16
  toEnum 1333 = ARM64_INTRIN_VMOVL_U32
  toEnum 1334 = ARM64_INTRIN_VMOVL_HIGH_S8
  toEnum 1335 = ARM64_INTRIN_VMOVL_HIGH_S16
  toEnum 1336 = ARM64_INTRIN_VMOVL_HIGH_S32
  toEnum 1337 = ARM64_INTRIN_VMOVL_HIGH_U8
  toEnum 1338 = ARM64_INTRIN_VMOVL_HIGH_U16
  toEnum 1339 = ARM64_INTRIN_VMOVL_HIGH_U32
  toEnum 1340 = ARM64_INTRIN_VQMOVN_S16
  toEnum 1341 = ARM64_INTRIN_VQMOVN_S32
  toEnum 1342 = ARM64_INTRIN_VQMOVN_S64
  toEnum 1343 = ARM64_INTRIN_VQMOVN_U16
  toEnum 1344 = ARM64_INTRIN_VQMOVN_U32
  toEnum 1345 = ARM64_INTRIN_VQMOVN_U64
  toEnum 1346 = ARM64_INTRIN_VQMOVNH_S16
  toEnum 1347 = ARM64_INTRIN_VQMOVNS_S32
  toEnum 1348 = ARM64_INTRIN_VQMOVND_S64
  toEnum 1349 = ARM64_INTRIN_VQMOVNH_U16
  toEnum 1350 = ARM64_INTRIN_VQMOVNS_U32
  toEnum 1351 = ARM64_INTRIN_VQMOVND_U64
  toEnum 1352 = ARM64_INTRIN_VQMOVN_HIGH_S16
  toEnum 1353 = ARM64_INTRIN_VQMOVN_HIGH_S32
  toEnum 1354 = ARM64_INTRIN_VQMOVN_HIGH_S64
  toEnum 1355 = ARM64_INTRIN_VQMOVN_HIGH_U16
  toEnum 1356 = ARM64_INTRIN_VQMOVN_HIGH_U32
  toEnum 1357 = ARM64_INTRIN_VQMOVN_HIGH_U64
  toEnum 1358 = ARM64_INTRIN_VQMOVUN_S16
  toEnum 1359 = ARM64_INTRIN_VQMOVUN_S32
  toEnum 1360 = ARM64_INTRIN_VQMOVUN_S64
  toEnum 1361 = ARM64_INTRIN_VQMOVUNH_S16
  toEnum 1362 = ARM64_INTRIN_VQMOVUNS_S32
  toEnum 1363 = ARM64_INTRIN_VQMOVUND_S64
  toEnum 1364 = ARM64_INTRIN_VQMOVUN_HIGH_S16
  toEnum 1365 = ARM64_INTRIN_VQMOVUN_HIGH_S32
  toEnum 1366 = ARM64_INTRIN_VQMOVUN_HIGH_S64
  toEnum 1367 = ARM64_INTRIN_VMLA_LANE_S16
  toEnum 1368 = ARM64_INTRIN_VMLAQ_LANE_S16
  toEnum 1369 = ARM64_INTRIN_VMLA_LANE_S32
  toEnum 1370 = ARM64_INTRIN_VMLAQ_LANE_S32
  toEnum 1371 = ARM64_INTRIN_VMLA_LANE_U16
  toEnum 1372 = ARM64_INTRIN_VMLAQ_LANE_U16
  toEnum 1373 = ARM64_INTRIN_VMLA_LANE_U32
  toEnum 1374 = ARM64_INTRIN_VMLAQ_LANE_U32
  toEnum 1375 = ARM64_INTRIN_VMLA_LANE_F32
  toEnum 1376 = ARM64_INTRIN_VMLAQ_LANE_F32
  toEnum 1377 = ARM64_INTRIN_VMLA_LANEQ_S16
  toEnum 1378 = ARM64_INTRIN_VMLAQ_LANEQ_S16
  toEnum 1379 = ARM64_INTRIN_VMLA_LANEQ_S32
  toEnum 1380 = ARM64_INTRIN_VMLAQ_LANEQ_S32
  toEnum 1381 = ARM64_INTRIN_VMLA_LANEQ_U16
  toEnum 1382 = ARM64_INTRIN_VMLAQ_LANEQ_U16
  toEnum 1383 = ARM64_INTRIN_VMLA_LANEQ_U32
  toEnum 1384 = ARM64_INTRIN_VMLAQ_LANEQ_U32
  toEnum 1385 = ARM64_INTRIN_VMLA_LANEQ_F32
  toEnum 1386 = ARM64_INTRIN_VMLAQ_LANEQ_F32
  toEnum 1387 = ARM64_INTRIN_VMLAL_LANE_S16
  toEnum 1388 = ARM64_INTRIN_VMLAL_LANE_S32
  toEnum 1389 = ARM64_INTRIN_VMLAL_LANE_U16
  toEnum 1390 = ARM64_INTRIN_VMLAL_LANE_U32
  toEnum 1391 = ARM64_INTRIN_VMLAL_HIGH_LANE_S16
  toEnum 1392 = ARM64_INTRIN_VMLAL_HIGH_LANE_S32
  toEnum 1393 = ARM64_INTRIN_VMLAL_HIGH_LANE_U16
  toEnum 1394 = ARM64_INTRIN_VMLAL_HIGH_LANE_U32
  toEnum 1395 = ARM64_INTRIN_VMLAL_LANEQ_S16
  toEnum 1396 = ARM64_INTRIN_VMLAL_LANEQ_S32
  toEnum 1397 = ARM64_INTRIN_VMLAL_LANEQ_U16
  toEnum 1398 = ARM64_INTRIN_VMLAL_LANEQ_U32
  toEnum 1399 = ARM64_INTRIN_VMLAL_HIGH_LANEQ_S16
  toEnum 1400 = ARM64_INTRIN_VMLAL_HIGH_LANEQ_S32
  toEnum 1401 = ARM64_INTRIN_VMLAL_HIGH_LANEQ_U16
  toEnum 1402 = ARM64_INTRIN_VMLAL_HIGH_LANEQ_U32
  toEnum 1403 = ARM64_INTRIN_VQDMLAL_LANE_S16
  toEnum 1404 = ARM64_INTRIN_VQDMLAL_LANE_S32
  toEnum 1405 = ARM64_INTRIN_VQDMLALH_LANE_S16
  toEnum 1406 = ARM64_INTRIN_VQDMLALS_LANE_S32
  toEnum 1407 = ARM64_INTRIN_VQDMLAL_HIGH_LANE_S16
  toEnum 1408 = ARM64_INTRIN_VQDMLAL_HIGH_LANE_S32
  toEnum 1409 = ARM64_INTRIN_VQDMLAL_LANEQ_S16
  toEnum 1410 = ARM64_INTRIN_VQDMLAL_LANEQ_S32
  toEnum 1411 = ARM64_INTRIN_VQDMLALH_LANEQ_S16
  toEnum 1412 = ARM64_INTRIN_VQDMLALS_LANEQ_S32
  toEnum 1413 = ARM64_INTRIN_VQDMLAL_HIGH_LANEQ_S16
  toEnum 1414 = ARM64_INTRIN_VQDMLAL_HIGH_LANEQ_S32
  toEnum 1415 = ARM64_INTRIN_VMLS_LANE_S16
  toEnum 1416 = ARM64_INTRIN_VMLSQ_LANE_S16
  toEnum 1417 = ARM64_INTRIN_VMLS_LANE_S32
  toEnum 1418 = ARM64_INTRIN_VMLSQ_LANE_S32
  toEnum 1419 = ARM64_INTRIN_VMLS_LANE_U16
  toEnum 1420 = ARM64_INTRIN_VMLSQ_LANE_U16
  toEnum 1421 = ARM64_INTRIN_VMLS_LANE_U32
  toEnum 1422 = ARM64_INTRIN_VMLSQ_LANE_U32
  toEnum 1423 = ARM64_INTRIN_VMLS_LANE_F32
  toEnum 1424 = ARM64_INTRIN_VMLSQ_LANE_F32
  toEnum 1425 = ARM64_INTRIN_VMLS_LANEQ_S16
  toEnum 1426 = ARM64_INTRIN_VMLSQ_LANEQ_S16
  toEnum 1427 = ARM64_INTRIN_VMLS_LANEQ_S32
  toEnum 1428 = ARM64_INTRIN_VMLSQ_LANEQ_S32
  toEnum 1429 = ARM64_INTRIN_VMLS_LANEQ_U16
  toEnum 1430 = ARM64_INTRIN_VMLSQ_LANEQ_U16
  toEnum 1431 = ARM64_INTRIN_VMLS_LANEQ_U32
  toEnum 1432 = ARM64_INTRIN_VMLSQ_LANEQ_U32
  toEnum 1433 = ARM64_INTRIN_VMLS_LANEQ_F32
  toEnum 1434 = ARM64_INTRIN_VMLSQ_LANEQ_F32
  toEnum 1435 = ARM64_INTRIN_VMLSL_LANE_S16
  toEnum 1436 = ARM64_INTRIN_VMLSL_LANE_S32
  toEnum 1437 = ARM64_INTRIN_VMLSL_LANE_U16
  toEnum 1438 = ARM64_INTRIN_VMLSL_LANE_U32
  toEnum 1439 = ARM64_INTRIN_VMLSL_HIGH_LANE_S16
  toEnum 1440 = ARM64_INTRIN_VMLSL_HIGH_LANE_S32
  toEnum 1441 = ARM64_INTRIN_VMLSL_HIGH_LANE_U16
  toEnum 1442 = ARM64_INTRIN_VMLSL_HIGH_LANE_U32
  toEnum 1443 = ARM64_INTRIN_VMLSL_LANEQ_S16
  toEnum 1444 = ARM64_INTRIN_VMLSL_LANEQ_S32
  toEnum 1445 = ARM64_INTRIN_VMLSL_LANEQ_U16
  toEnum 1446 = ARM64_INTRIN_VMLSL_LANEQ_U32
  toEnum 1447 = ARM64_INTRIN_VMLSL_HIGH_LANEQ_S16
  toEnum 1448 = ARM64_INTRIN_VMLSL_HIGH_LANEQ_S32
  toEnum 1449 = ARM64_INTRIN_VMLSL_HIGH_LANEQ_U16
  toEnum 1450 = ARM64_INTRIN_VMLSL_HIGH_LANEQ_U32
  toEnum 1451 = ARM64_INTRIN_VQDMLSL_LANE_S16
  toEnum 1452 = ARM64_INTRIN_VQDMLSL_LANE_S32
  toEnum 1453 = ARM64_INTRIN_VQDMLSLH_LANE_S16
  toEnum 1454 = ARM64_INTRIN_VQDMLSLS_LANE_S32
  toEnum 1455 = ARM64_INTRIN_VQDMLSL_HIGH_LANE_S16
  toEnum 1456 = ARM64_INTRIN_VQDMLSL_HIGH_LANE_S32
  toEnum 1457 = ARM64_INTRIN_VQDMLSL_LANEQ_S16
  toEnum 1458 = ARM64_INTRIN_VQDMLSL_LANEQ_S32
  toEnum 1459 = ARM64_INTRIN_VQDMLSLH_LANEQ_S16
  toEnum 1460 = ARM64_INTRIN_VQDMLSLS_LANEQ_S32
  toEnum 1461 = ARM64_INTRIN_VQDMLSL_HIGH_LANEQ_S16
  toEnum 1462 = ARM64_INTRIN_VQDMLSL_HIGH_LANEQ_S32
  toEnum 1463 = ARM64_INTRIN_VMUL_N_S16
  toEnum 1464 = ARM64_INTRIN_VMULQ_N_S16
  toEnum 1465 = ARM64_INTRIN_VMUL_N_S32
  toEnum 1466 = ARM64_INTRIN_VMULQ_N_S32
  toEnum 1467 = ARM64_INTRIN_VMUL_N_U16
  toEnum 1468 = ARM64_INTRIN_VMULQ_N_U16
  toEnum 1469 = ARM64_INTRIN_VMUL_N_U32
  toEnum 1470 = ARM64_INTRIN_VMULQ_N_U32
  toEnum 1471 = ARM64_INTRIN_VMUL_N_F32
  toEnum 1472 = ARM64_INTRIN_VMULQ_N_F32
  toEnum 1473 = ARM64_INTRIN_VMUL_N_F64
  toEnum 1474 = ARM64_INTRIN_VMULQ_N_F64
  toEnum 1475 = ARM64_INTRIN_VMUL_LANE_S16
  toEnum 1476 = ARM64_INTRIN_VMULQ_LANE_S16
  toEnum 1477 = ARM64_INTRIN_VMUL_LANE_S32
  toEnum 1478 = ARM64_INTRIN_VMULQ_LANE_S32
  toEnum 1479 = ARM64_INTRIN_VMUL_LANE_U16
  toEnum 1480 = ARM64_INTRIN_VMULQ_LANE_U16
  toEnum 1481 = ARM64_INTRIN_VMUL_LANE_U32
  toEnum 1482 = ARM64_INTRIN_VMULQ_LANE_U32
  toEnum 1483 = ARM64_INTRIN_VMUL_LANE_F32
  toEnum 1484 = ARM64_INTRIN_VMULQ_LANE_F32
  toEnum 1485 = ARM64_INTRIN_VMUL_LANE_F64
  toEnum 1486 = ARM64_INTRIN_VMULQ_LANE_F64
  toEnum 1487 = ARM64_INTRIN_VMULS_LANE_F32
  toEnum 1488 = ARM64_INTRIN_VMULD_LANE_F64
  toEnum 1489 = ARM64_INTRIN_VMUL_LANEQ_S16
  toEnum 1490 = ARM64_INTRIN_VMULQ_LANEQ_S16
  toEnum 1491 = ARM64_INTRIN_VMUL_LANEQ_S32
  toEnum 1492 = ARM64_INTRIN_VMULQ_LANEQ_S32
  toEnum 1493 = ARM64_INTRIN_VMUL_LANEQ_U16
  toEnum 1494 = ARM64_INTRIN_VMULQ_LANEQ_U16
  toEnum 1495 = ARM64_INTRIN_VMUL_LANEQ_U32
  toEnum 1496 = ARM64_INTRIN_VMULQ_LANEQ_U32
  toEnum 1497 = ARM64_INTRIN_VMUL_LANEQ_F32
  toEnum 1498 = ARM64_INTRIN_VMULQ_LANEQ_F32
  toEnum 1499 = ARM64_INTRIN_VMUL_LANEQ_F64
  toEnum 1500 = ARM64_INTRIN_VMULQ_LANEQ_F64
  toEnum 1501 = ARM64_INTRIN_VMULS_LANEQ_F32
  toEnum 1502 = ARM64_INTRIN_VMULD_LANEQ_F64
  toEnum 1503 = ARM64_INTRIN_VMULL_N_S16
  toEnum 1504 = ARM64_INTRIN_VMULL_N_S32
  toEnum 1505 = ARM64_INTRIN_VMULL_N_U16
  toEnum 1506 = ARM64_INTRIN_VMULL_N_U32
  toEnum 1507 = ARM64_INTRIN_VMULL_HIGH_N_S16
  toEnum 1508 = ARM64_INTRIN_VMULL_HIGH_N_S32
  toEnum 1509 = ARM64_INTRIN_VMULL_HIGH_N_U16
  toEnum 1510 = ARM64_INTRIN_VMULL_HIGH_N_U32
  toEnum 1511 = ARM64_INTRIN_VMULL_LANE_S16
  toEnum 1512 = ARM64_INTRIN_VMULL_LANE_S32
  toEnum 1513 = ARM64_INTRIN_VMULL_LANE_U16
  toEnum 1514 = ARM64_INTRIN_VMULL_LANE_U32
  toEnum 1515 = ARM64_INTRIN_VMULL_HIGH_LANE_S16
  toEnum 1516 = ARM64_INTRIN_VMULL_HIGH_LANE_S32
  toEnum 1517 = ARM64_INTRIN_VMULL_HIGH_LANE_U16
  toEnum 1518 = ARM64_INTRIN_VMULL_HIGH_LANE_U32
  toEnum 1519 = ARM64_INTRIN_VMULL_LANEQ_S16
  toEnum 1520 = ARM64_INTRIN_VMULL_LANEQ_S32
  toEnum 1521 = ARM64_INTRIN_VMULL_LANEQ_U16
  toEnum 1522 = ARM64_INTRIN_VMULL_LANEQ_U32
  toEnum 1523 = ARM64_INTRIN_VMULL_HIGH_LANEQ_S16
  toEnum 1524 = ARM64_INTRIN_VMULL_HIGH_LANEQ_S32
  toEnum 1525 = ARM64_INTRIN_VMULL_HIGH_LANEQ_U16
  toEnum 1526 = ARM64_INTRIN_VMULL_HIGH_LANEQ_U32
  toEnum 1527 = ARM64_INTRIN_VQDMULL_N_S16
  toEnum 1528 = ARM64_INTRIN_VQDMULL_N_S32
  toEnum 1529 = ARM64_INTRIN_VQDMULL_HIGH_N_S16
  toEnum 1530 = ARM64_INTRIN_VQDMULL_HIGH_N_S32
  toEnum 1531 = ARM64_INTRIN_VQDMULL_LANE_S16
  toEnum 1532 = ARM64_INTRIN_VQDMULL_LANE_S32
  toEnum 1533 = ARM64_INTRIN_VQDMULLH_LANE_S16
  toEnum 1534 = ARM64_INTRIN_VQDMULLS_LANE_S32
  toEnum 1535 = ARM64_INTRIN_VQDMULL_HIGH_LANE_S16
  toEnum 1536 = ARM64_INTRIN_VQDMULL_HIGH_LANE_S32
  toEnum 1537 = ARM64_INTRIN_VQDMULL_LANEQ_S16
  toEnum 1538 = ARM64_INTRIN_VQDMULL_LANEQ_S32
  toEnum 1539 = ARM64_INTRIN_VQDMULLH_LANEQ_S16
  toEnum 1540 = ARM64_INTRIN_VQDMULLS_LANEQ_S32
  toEnum 1541 = ARM64_INTRIN_VQDMULL_HIGH_LANEQ_S16
  toEnum 1542 = ARM64_INTRIN_VQDMULL_HIGH_LANEQ_S32
  toEnum 1543 = ARM64_INTRIN_VQDMULH_N_S16
  toEnum 1544 = ARM64_INTRIN_VQDMULHQ_N_S16
  toEnum 1545 = ARM64_INTRIN_VQDMULH_N_S32
  toEnum 1546 = ARM64_INTRIN_VQDMULHQ_N_S32
  toEnum 1547 = ARM64_INTRIN_VQDMULH_LANE_S16
  toEnum 1548 = ARM64_INTRIN_VQDMULHQ_LANE_S16
  toEnum 1549 = ARM64_INTRIN_VQDMULH_LANE_S32
  toEnum 1550 = ARM64_INTRIN_VQDMULHQ_LANE_S32
  toEnum 1551 = ARM64_INTRIN_VQDMULHH_LANE_S16
  toEnum 1552 = ARM64_INTRIN_VQDMULHS_LANE_S32
  toEnum 1553 = ARM64_INTRIN_VQDMULH_LANEQ_S16
  toEnum 1554 = ARM64_INTRIN_VQDMULHQ_LANEQ_S16
  toEnum 1555 = ARM64_INTRIN_VQDMULH_LANEQ_S32
  toEnum 1556 = ARM64_INTRIN_VQDMULHQ_LANEQ_S32
  toEnum 1557 = ARM64_INTRIN_VQDMULHH_LANEQ_S16
  toEnum 1558 = ARM64_INTRIN_VQDMULHS_LANEQ_S32
  toEnum 1559 = ARM64_INTRIN_VQRDMULH_N_S16
  toEnum 1560 = ARM64_INTRIN_VQRDMULHQ_N_S16
  toEnum 1561 = ARM64_INTRIN_VQRDMULH_N_S32
  toEnum 1562 = ARM64_INTRIN_VQRDMULHQ_N_S32
  toEnum 1563 = ARM64_INTRIN_VQRDMULH_LANE_S16
  toEnum 1564 = ARM64_INTRIN_VQRDMULHQ_LANE_S16
  toEnum 1565 = ARM64_INTRIN_VQRDMULH_LANE_S32
  toEnum 1566 = ARM64_INTRIN_VQRDMULHQ_LANE_S32
  toEnum 1567 = ARM64_INTRIN_VQRDMULHH_LANE_S16
  toEnum 1568 = ARM64_INTRIN_VQRDMULHS_LANE_S32
  toEnum 1569 = ARM64_INTRIN_VQRDMULH_LANEQ_S16
  toEnum 1570 = ARM64_INTRIN_VQRDMULHQ_LANEQ_S16
  toEnum 1571 = ARM64_INTRIN_VQRDMULH_LANEQ_S32
  toEnum 1572 = ARM64_INTRIN_VQRDMULHQ_LANEQ_S32
  toEnum 1573 = ARM64_INTRIN_VQRDMULHH_LANEQ_S16
  toEnum 1574 = ARM64_INTRIN_VQRDMULHS_LANEQ_S32
  toEnum 1575 = ARM64_INTRIN_VMLA_N_S16
  toEnum 1576 = ARM64_INTRIN_VMLAQ_N_S16
  toEnum 1577 = ARM64_INTRIN_VMLA_N_S32
  toEnum 1578 = ARM64_INTRIN_VMLAQ_N_S32
  toEnum 1579 = ARM64_INTRIN_VMLA_N_U16
  toEnum 1580 = ARM64_INTRIN_VMLAQ_N_U16
  toEnum 1581 = ARM64_INTRIN_VMLA_N_U32
  toEnum 1582 = ARM64_INTRIN_VMLAQ_N_U32
  toEnum 1583 = ARM64_INTRIN_VMLA_N_F32
  toEnum 1584 = ARM64_INTRIN_VMLAQ_N_F32
  toEnum 1585 = ARM64_INTRIN_VMLAL_N_S16
  toEnum 1586 = ARM64_INTRIN_VMLAL_N_S32
  toEnum 1587 = ARM64_INTRIN_VMLAL_N_U16
  toEnum 1588 = ARM64_INTRIN_VMLAL_N_U32
  toEnum 1589 = ARM64_INTRIN_VMLAL_HIGH_N_S16
  toEnum 1590 = ARM64_INTRIN_VMLAL_HIGH_N_S32
  toEnum 1591 = ARM64_INTRIN_VMLAL_HIGH_N_U16
  toEnum 1592 = ARM64_INTRIN_VMLAL_HIGH_N_U32
  toEnum 1593 = ARM64_INTRIN_VQDMLAL_N_S16
  toEnum 1594 = ARM64_INTRIN_VQDMLAL_N_S32
  toEnum 1595 = ARM64_INTRIN_VQDMLAL_HIGH_N_S16
  toEnum 1596 = ARM64_INTRIN_VQDMLAL_HIGH_N_S32
  toEnum 1597 = ARM64_INTRIN_VMLS_N_S16
  toEnum 1598 = ARM64_INTRIN_VMLSQ_N_S16
  toEnum 1599 = ARM64_INTRIN_VMLS_N_S32
  toEnum 1600 = ARM64_INTRIN_VMLSQ_N_S32
  toEnum 1601 = ARM64_INTRIN_VMLS_N_U16
  toEnum 1602 = ARM64_INTRIN_VMLSQ_N_U16
  toEnum 1603 = ARM64_INTRIN_VMLS_N_U32
  toEnum 1604 = ARM64_INTRIN_VMLSQ_N_U32
  toEnum 1605 = ARM64_INTRIN_VMLS_N_F32
  toEnum 1606 = ARM64_INTRIN_VMLSQ_N_F32
  toEnum 1607 = ARM64_INTRIN_VMLSL_N_S16
  toEnum 1608 = ARM64_INTRIN_VMLSL_N_S32
  toEnum 1609 = ARM64_INTRIN_VMLSL_N_U16
  toEnum 1610 = ARM64_INTRIN_VMLSL_N_U32
  toEnum 1611 = ARM64_INTRIN_VMLSL_HIGH_N_S16
  toEnum 1612 = ARM64_INTRIN_VMLSL_HIGH_N_S32
  toEnum 1613 = ARM64_INTRIN_VMLSL_HIGH_N_U16
  toEnum 1614 = ARM64_INTRIN_VMLSL_HIGH_N_U32
  toEnum 1615 = ARM64_INTRIN_VQDMLSL_N_S16
  toEnum 1616 = ARM64_INTRIN_VQDMLSL_N_S32
  toEnum 1617 = ARM64_INTRIN_VQDMLSL_HIGH_N_S16
  toEnum 1618 = ARM64_INTRIN_VQDMLSL_HIGH_N_S32
  toEnum 1619 = ARM64_INTRIN_VABS_S8
  toEnum 1620 = ARM64_INTRIN_VABSQ_S8
  toEnum 1621 = ARM64_INTRIN_VABS_S16
  toEnum 1622 = ARM64_INTRIN_VABSQ_S16
  toEnum 1623 = ARM64_INTRIN_VABS_S32
  toEnum 1624 = ARM64_INTRIN_VABSQ_S32
  toEnum 1625 = ARM64_INTRIN_VABS_F32
  toEnum 1626 = ARM64_INTRIN_VABSQ_F32
  toEnum 1627 = ARM64_INTRIN_VABS_S64
  toEnum 1628 = ARM64_INTRIN_VABSD_S64
  toEnum 1629 = ARM64_INTRIN_VABSQ_S64
  toEnum 1630 = ARM64_INTRIN_VABS_F64
  toEnum 1631 = ARM64_INTRIN_VABSQ_F64
  toEnum 1632 = ARM64_INTRIN_VQABS_S8
  toEnum 1633 = ARM64_INTRIN_VQABSQ_S8
  toEnum 1634 = ARM64_INTRIN_VQABS_S16
  toEnum 1635 = ARM64_INTRIN_VQABSQ_S16
  toEnum 1636 = ARM64_INTRIN_VQABS_S32
  toEnum 1637 = ARM64_INTRIN_VQABSQ_S32
  toEnum 1638 = ARM64_INTRIN_VQABS_S64
  toEnum 1639 = ARM64_INTRIN_VQABSQ_S64
  toEnum 1640 = ARM64_INTRIN_VQABSB_S8
  toEnum 1641 = ARM64_INTRIN_VQABSH_S16
  toEnum 1642 = ARM64_INTRIN_VQABSS_S32
  toEnum 1643 = ARM64_INTRIN_VQABSD_S64
  toEnum 1644 = ARM64_INTRIN_VNEG_S8
  toEnum 1645 = ARM64_INTRIN_VNEGQ_S8
  toEnum 1646 = ARM64_INTRIN_VNEG_S16
  toEnum 1647 = ARM64_INTRIN_VNEGQ_S16
  toEnum 1648 = ARM64_INTRIN_VNEG_S32
  toEnum 1649 = ARM64_INTRIN_VNEGQ_S32
  toEnum 1650 = ARM64_INTRIN_VNEG_F32
  toEnum 1651 = ARM64_INTRIN_VNEGQ_F32
  toEnum 1652 = ARM64_INTRIN_VNEG_S64
  toEnum 1653 = ARM64_INTRIN_VNEGD_S64
  toEnum 1654 = ARM64_INTRIN_VNEGQ_S64
  toEnum 1655 = ARM64_INTRIN_VNEG_F64
  toEnum 1656 = ARM64_INTRIN_VNEGQ_F64
  toEnum 1657 = ARM64_INTRIN_VQNEG_S8
  toEnum 1658 = ARM64_INTRIN_VQNEGQ_S8
  toEnum 1659 = ARM64_INTRIN_VQNEG_S16
  toEnum 1660 = ARM64_INTRIN_VQNEGQ_S16
  toEnum 1661 = ARM64_INTRIN_VQNEG_S32
  toEnum 1662 = ARM64_INTRIN_VQNEGQ_S32
  toEnum 1663 = ARM64_INTRIN_VQNEG_S64
  toEnum 1664 = ARM64_INTRIN_VQNEGQ_S64
  toEnum 1665 = ARM64_INTRIN_VQNEGB_S8
  toEnum 1666 = ARM64_INTRIN_VQNEGH_S16
  toEnum 1667 = ARM64_INTRIN_VQNEGS_S32
  toEnum 1668 = ARM64_INTRIN_VQNEGD_S64
  toEnum 1669 = ARM64_INTRIN_VCLS_S8
  toEnum 1670 = ARM64_INTRIN_VCLSQ_S8
  toEnum 1671 = ARM64_INTRIN_VCLS_S16
  toEnum 1672 = ARM64_INTRIN_VCLSQ_S16
  toEnum 1673 = ARM64_INTRIN_VCLS_S32
  toEnum 1674 = ARM64_INTRIN_VCLSQ_S32
  toEnum 1675 = ARM64_INTRIN_VCLS_U8
  toEnum 1676 = ARM64_INTRIN_VCLSQ_U8
  toEnum 1677 = ARM64_INTRIN_VCLS_U16
  toEnum 1678 = ARM64_INTRIN_VCLSQ_U16
  toEnum 1679 = ARM64_INTRIN_VCLS_U32
  toEnum 1680 = ARM64_INTRIN_VCLSQ_U32
  toEnum 1681 = ARM64_INTRIN_VCLZ_S8
  toEnum 1682 = ARM64_INTRIN_VCLZQ_S8
  toEnum 1683 = ARM64_INTRIN_VCLZ_S16
  toEnum 1684 = ARM64_INTRIN_VCLZQ_S16
  toEnum 1685 = ARM64_INTRIN_VCLZ_S32
  toEnum 1686 = ARM64_INTRIN_VCLZQ_S32
  toEnum 1687 = ARM64_INTRIN_VCLZ_U8
  toEnum 1688 = ARM64_INTRIN_VCLZQ_U8
  toEnum 1689 = ARM64_INTRIN_VCLZ_U16
  toEnum 1690 = ARM64_INTRIN_VCLZQ_U16
  toEnum 1691 = ARM64_INTRIN_VCLZ_U32
  toEnum 1692 = ARM64_INTRIN_VCLZQ_U32
  toEnum 1693 = ARM64_INTRIN_VCNT_S8
  toEnum 1694 = ARM64_INTRIN_VCNTQ_S8
  toEnum 1695 = ARM64_INTRIN_VCNT_U8
  toEnum 1696 = ARM64_INTRIN_VCNTQ_U8
  toEnum 1697 = ARM64_INTRIN_VCNT_P8
  toEnum 1698 = ARM64_INTRIN_VCNTQ_P8
  toEnum 1699 = ARM64_INTRIN_VRECPE_U32
  toEnum 1700 = ARM64_INTRIN_VRECPEQ_U32
  toEnum 1701 = ARM64_INTRIN_VRECPE_F32
  toEnum 1702 = ARM64_INTRIN_VRECPEQ_F32
  toEnum 1703 = ARM64_INTRIN_VRECPE_F64
  toEnum 1704 = ARM64_INTRIN_VRECPEQ_F64
  toEnum 1705 = ARM64_INTRIN_VRECPES_F32
  toEnum 1706 = ARM64_INTRIN_VRECPED_F64
  toEnum 1707 = ARM64_INTRIN_VRECPS_F32
  toEnum 1708 = ARM64_INTRIN_VRECPSQ_F32
  toEnum 1709 = ARM64_INTRIN_VRECPS_F64
  toEnum 1710 = ARM64_INTRIN_VRECPSQ_F64
  toEnum 1711 = ARM64_INTRIN_VRECPSS_F32
  toEnum 1712 = ARM64_INTRIN_VRECPSD_F64
  toEnum 1713 = ARM64_INTRIN_VSQRT_F32
  toEnum 1714 = ARM64_INTRIN_VSQRTQ_F32
  toEnum 1715 = ARM64_INTRIN_VSQRT_F64
  toEnum 1716 = ARM64_INTRIN_VSQRTQ_F64
  toEnum 1717 = ARM64_INTRIN_VRSQRTE_U32
  toEnum 1718 = ARM64_INTRIN_VRSQRTEQ_U32
  toEnum 1719 = ARM64_INTRIN_VRSQRTE_F32
  toEnum 1720 = ARM64_INTRIN_VRSQRTEQ_F32
  toEnum 1721 = ARM64_INTRIN_VRSQRTE_F64
  toEnum 1722 = ARM64_INTRIN_VRSQRTEQ_F64
  toEnum 1723 = ARM64_INTRIN_VRSQRTES_F32
  toEnum 1724 = ARM64_INTRIN_VRSQRTED_F64
  toEnum 1725 = ARM64_INTRIN_VRSQRTS_F32
  toEnum 1726 = ARM64_INTRIN_VRSQRTSQ_F32
  toEnum 1727 = ARM64_INTRIN_VRSQRTS_F64
  toEnum 1728 = ARM64_INTRIN_VRSQRTSQ_F64
  toEnum 1729 = ARM64_INTRIN_VRSQRTSS_F32
  toEnum 1730 = ARM64_INTRIN_VRSQRTSD_F64
  toEnum 1731 = ARM64_INTRIN_VMVN_S8
  toEnum 1732 = ARM64_INTRIN_VMVNQ_S8
  toEnum 1733 = ARM64_INTRIN_VMVN_S16
  toEnum 1734 = ARM64_INTRIN_VMVNQ_S16
  toEnum 1735 = ARM64_INTRIN_VMVN_S32
  toEnum 1736 = ARM64_INTRIN_VMVNQ_S32
  toEnum 1737 = ARM64_INTRIN_VMVN_U8
  toEnum 1738 = ARM64_INTRIN_VMVNQ_U8
  toEnum 1739 = ARM64_INTRIN_VMVN_U16
  toEnum 1740 = ARM64_INTRIN_VMVNQ_U16
  toEnum 1741 = ARM64_INTRIN_VMVN_U32
  toEnum 1742 = ARM64_INTRIN_VMVNQ_U32
  toEnum 1743 = ARM64_INTRIN_VMVN_P8
  toEnum 1744 = ARM64_INTRIN_VMVNQ_P8
  toEnum 1745 = ARM64_INTRIN_VAND_S8
  toEnum 1746 = ARM64_INTRIN_VANDQ_S8
  toEnum 1747 = ARM64_INTRIN_VAND_S16
  toEnum 1748 = ARM64_INTRIN_VANDQ_S16
  toEnum 1749 = ARM64_INTRIN_VAND_S32
  toEnum 1750 = ARM64_INTRIN_VANDQ_S32
  toEnum 1751 = ARM64_INTRIN_VAND_S64
  toEnum 1752 = ARM64_INTRIN_VANDQ_S64
  toEnum 1753 = ARM64_INTRIN_VAND_U8
  toEnum 1754 = ARM64_INTRIN_VANDQ_U8
  toEnum 1755 = ARM64_INTRIN_VAND_U16
  toEnum 1756 = ARM64_INTRIN_VANDQ_U16
  toEnum 1757 = ARM64_INTRIN_VAND_U32
  toEnum 1758 = ARM64_INTRIN_VANDQ_U32
  toEnum 1759 = ARM64_INTRIN_VAND_U64
  toEnum 1760 = ARM64_INTRIN_VANDQ_U64
  toEnum 1761 = ARM64_INTRIN_VORR_S8
  toEnum 1762 = ARM64_INTRIN_VORRQ_S8
  toEnum 1763 = ARM64_INTRIN_VORR_S16
  toEnum 1764 = ARM64_INTRIN_VORRQ_S16
  toEnum 1765 = ARM64_INTRIN_VORR_S32
  toEnum 1766 = ARM64_INTRIN_VORRQ_S32
  toEnum 1767 = ARM64_INTRIN_VORR_S64
  toEnum 1768 = ARM64_INTRIN_VORRQ_S64
  toEnum 1769 = ARM64_INTRIN_VORR_U8
  toEnum 1770 = ARM64_INTRIN_VORRQ_U8
  toEnum 1771 = ARM64_INTRIN_VORR_U16
  toEnum 1772 = ARM64_INTRIN_VORRQ_U16
  toEnum 1773 = ARM64_INTRIN_VORR_U32
  toEnum 1774 = ARM64_INTRIN_VORRQ_U32
  toEnum 1775 = ARM64_INTRIN_VORR_U64
  toEnum 1776 = ARM64_INTRIN_VORRQ_U64
  toEnum 1777 = ARM64_INTRIN_VEOR_S8
  toEnum 1778 = ARM64_INTRIN_VEORQ_S8
  toEnum 1779 = ARM64_INTRIN_VEOR_S16
  toEnum 1780 = ARM64_INTRIN_VEORQ_S16
  toEnum 1781 = ARM64_INTRIN_VEOR_S32
  toEnum 1782 = ARM64_INTRIN_VEORQ_S32
  toEnum 1783 = ARM64_INTRIN_VEOR_S64
  toEnum 1784 = ARM64_INTRIN_VEORQ_S64
  toEnum 1785 = ARM64_INTRIN_VEOR_U8
  toEnum 1786 = ARM64_INTRIN_VEORQ_U8
  toEnum 1787 = ARM64_INTRIN_VEOR_U16
  toEnum 1788 = ARM64_INTRIN_VEORQ_U16
  toEnum 1789 = ARM64_INTRIN_VEOR_U32
  toEnum 1790 = ARM64_INTRIN_VEORQ_U32
  toEnum 1791 = ARM64_INTRIN_VEOR_U64
  toEnum 1792 = ARM64_INTRIN_VEORQ_U64
  toEnum 1793 = ARM64_INTRIN_VBIC_S8
  toEnum 1794 = ARM64_INTRIN_VBICQ_S8
  toEnum 1795 = ARM64_INTRIN_VBIC_S16
  toEnum 1796 = ARM64_INTRIN_VBICQ_S16
  toEnum 1797 = ARM64_INTRIN_VBIC_S32
  toEnum 1798 = ARM64_INTRIN_VBICQ_S32
  toEnum 1799 = ARM64_INTRIN_VBIC_S64
  toEnum 1800 = ARM64_INTRIN_VBICQ_S64
  toEnum 1801 = ARM64_INTRIN_VBIC_U8
  toEnum 1802 = ARM64_INTRIN_VBICQ_U8
  toEnum 1803 = ARM64_INTRIN_VBIC_U16
  toEnum 1804 = ARM64_INTRIN_VBICQ_U16
  toEnum 1805 = ARM64_INTRIN_VBIC_U32
  toEnum 1806 = ARM64_INTRIN_VBICQ_U32
  toEnum 1807 = ARM64_INTRIN_VBIC_U64
  toEnum 1808 = ARM64_INTRIN_VBICQ_U64
  toEnum 1809 = ARM64_INTRIN_VORN_S8
  toEnum 1810 = ARM64_INTRIN_VORNQ_S8
  toEnum 1811 = ARM64_INTRIN_VORN_S16
  toEnum 1812 = ARM64_INTRIN_VORNQ_S16
  toEnum 1813 = ARM64_INTRIN_VORN_S32
  toEnum 1814 = ARM64_INTRIN_VORNQ_S32
  toEnum 1815 = ARM64_INTRIN_VORN_S64
  toEnum 1816 = ARM64_INTRIN_VORNQ_S64
  toEnum 1817 = ARM64_INTRIN_VORN_U8
  toEnum 1818 = ARM64_INTRIN_VORNQ_U8
  toEnum 1819 = ARM64_INTRIN_VORN_U16
  toEnum 1820 = ARM64_INTRIN_VORNQ_U16
  toEnum 1821 = ARM64_INTRIN_VORN_U32
  toEnum 1822 = ARM64_INTRIN_VORNQ_U32
  toEnum 1823 = ARM64_INTRIN_VORN_U64
  toEnum 1824 = ARM64_INTRIN_VORNQ_U64
  toEnum 1825 = ARM64_INTRIN_VBSL_S8
  toEnum 1826 = ARM64_INTRIN_VBSLQ_S8
  toEnum 1827 = ARM64_INTRIN_VBSL_S16
  toEnum 1828 = ARM64_INTRIN_VBSLQ_S16
  toEnum 1829 = ARM64_INTRIN_VBSL_S32
  toEnum 1830 = ARM64_INTRIN_VBSLQ_S32
  toEnum 1831 = ARM64_INTRIN_VBSL_S64
  toEnum 1832 = ARM64_INTRIN_VBSLQ_S64
  toEnum 1833 = ARM64_INTRIN_VBSL_U8
  toEnum 1834 = ARM64_INTRIN_VBSLQ_U8
  toEnum 1835 = ARM64_INTRIN_VBSL_U16
  toEnum 1836 = ARM64_INTRIN_VBSLQ_U16
  toEnum 1837 = ARM64_INTRIN_VBSL_U32
  toEnum 1838 = ARM64_INTRIN_VBSLQ_U32
  toEnum 1839 = ARM64_INTRIN_VBSL_U64
  toEnum 1840 = ARM64_INTRIN_VBSLQ_U64
  toEnum 1841 = ARM64_INTRIN_VBSL_P64
  toEnum 1842 = ARM64_INTRIN_VBSLQ_P64
  toEnum 1843 = ARM64_INTRIN_VBSL_F32
  toEnum 1844 = ARM64_INTRIN_VBSLQ_F32
  toEnum 1845 = ARM64_INTRIN_VBSL_P8
  toEnum 1846 = ARM64_INTRIN_VBSLQ_P8
  toEnum 1847 = ARM64_INTRIN_VBSL_P16
  toEnum 1848 = ARM64_INTRIN_VBSLQ_P16
  toEnum 1849 = ARM64_INTRIN_VBSL_F64
  toEnum 1850 = ARM64_INTRIN_VBSLQ_F64
  toEnum 1851 = ARM64_INTRIN_VCOPY_LANE_S8
  toEnum 1852 = ARM64_INTRIN_VCOPYQ_LANE_S8
  toEnum 1853 = ARM64_INTRIN_VCOPY_LANE_S16
  toEnum 1854 = ARM64_INTRIN_VCOPYQ_LANE_S16
  toEnum 1855 = ARM64_INTRIN_VCOPY_LANE_S32
  toEnum 1856 = ARM64_INTRIN_VCOPYQ_LANE_S32
  toEnum 1857 = ARM64_INTRIN_VCOPY_LANE_S64
  toEnum 1858 = ARM64_INTRIN_VCOPYQ_LANE_S64
  toEnum 1859 = ARM64_INTRIN_VCOPY_LANE_U8
  toEnum 1860 = ARM64_INTRIN_VCOPYQ_LANE_U8
  toEnum 1861 = ARM64_INTRIN_VCOPY_LANE_U16
  toEnum 1862 = ARM64_INTRIN_VCOPYQ_LANE_U16
  toEnum 1863 = ARM64_INTRIN_VCOPY_LANE_U32
  toEnum 1864 = ARM64_INTRIN_VCOPYQ_LANE_U32
  toEnum 1865 = ARM64_INTRIN_VCOPY_LANE_U64
  toEnum 1866 = ARM64_INTRIN_VCOPYQ_LANE_U64
  toEnum 1867 = ARM64_INTRIN_VCOPY_LANE_P64
  toEnum 1868 = ARM64_INTRIN_VCOPYQ_LANE_P64
  toEnum 1869 = ARM64_INTRIN_VCOPY_LANE_F32
  toEnum 1870 = ARM64_INTRIN_VCOPYQ_LANE_F32
  toEnum 1871 = ARM64_INTRIN_VCOPY_LANE_F64
  toEnum 1872 = ARM64_INTRIN_VCOPYQ_LANE_F64
  toEnum 1873 = ARM64_INTRIN_VCOPY_LANE_P8
  toEnum 1874 = ARM64_INTRIN_VCOPYQ_LANE_P8
  toEnum 1875 = ARM64_INTRIN_VCOPY_LANE_P16
  toEnum 1876 = ARM64_INTRIN_VCOPYQ_LANE_P16
  toEnum 1877 = ARM64_INTRIN_VCOPY_LANEQ_S8
  toEnum 1878 = ARM64_INTRIN_VCOPYQ_LANEQ_S8
  toEnum 1879 = ARM64_INTRIN_VCOPY_LANEQ_S16
  toEnum 1880 = ARM64_INTRIN_VCOPYQ_LANEQ_S16
  toEnum 1881 = ARM64_INTRIN_VCOPY_LANEQ_S32
  toEnum 1882 = ARM64_INTRIN_VCOPYQ_LANEQ_S32
  toEnum 1883 = ARM64_INTRIN_VCOPY_LANEQ_S64
  toEnum 1884 = ARM64_INTRIN_VCOPYQ_LANEQ_S64
  toEnum 1885 = ARM64_INTRIN_VCOPY_LANEQ_U8
  toEnum 1886 = ARM64_INTRIN_VCOPYQ_LANEQ_U8
  toEnum 1887 = ARM64_INTRIN_VCOPY_LANEQ_U16
  toEnum 1888 = ARM64_INTRIN_VCOPYQ_LANEQ_U16
  toEnum 1889 = ARM64_INTRIN_VCOPY_LANEQ_U32
  toEnum 1890 = ARM64_INTRIN_VCOPYQ_LANEQ_U32
  toEnum 1891 = ARM64_INTRIN_VCOPY_LANEQ_U64
  toEnum 1892 = ARM64_INTRIN_VCOPYQ_LANEQ_U64
  toEnum 1893 = ARM64_INTRIN_VCOPY_LANEQ_P64
  toEnum 1894 = ARM64_INTRIN_VCOPYQ_LANEQ_P64
  toEnum 1895 = ARM64_INTRIN_VCOPY_LANEQ_F32
  toEnum 1896 = ARM64_INTRIN_VCOPYQ_LANEQ_F32
  toEnum 1897 = ARM64_INTRIN_VCOPY_LANEQ_F64
  toEnum 1898 = ARM64_INTRIN_VCOPYQ_LANEQ_F64
  toEnum 1899 = ARM64_INTRIN_VCOPY_LANEQ_P8
  toEnum 1900 = ARM64_INTRIN_VCOPYQ_LANEQ_P8
  toEnum 1901 = ARM64_INTRIN_VCOPY_LANEQ_P16
  toEnum 1902 = ARM64_INTRIN_VCOPYQ_LANEQ_P16
  toEnum 1903 = ARM64_INTRIN_VRBIT_S8
  toEnum 1904 = ARM64_INTRIN_VRBITQ_S8
  toEnum 1905 = ARM64_INTRIN_VRBIT_U8
  toEnum 1906 = ARM64_INTRIN_VRBITQ_U8
  toEnum 1907 = ARM64_INTRIN_VRBIT_P8
  toEnum 1908 = ARM64_INTRIN_VRBITQ_P8
  toEnum 1909 = ARM64_INTRIN_VCREATE_S8
  toEnum 1910 = ARM64_INTRIN_VCREATE_S16
  toEnum 1911 = ARM64_INTRIN_VCREATE_S32
  toEnum 1912 = ARM64_INTRIN_VCREATE_S64
  toEnum 1913 = ARM64_INTRIN_VCREATE_U8
  toEnum 1914 = ARM64_INTRIN_VCREATE_U16
  toEnum 1915 = ARM64_INTRIN_VCREATE_U32
  toEnum 1916 = ARM64_INTRIN_VCREATE_U64
  toEnum 1917 = ARM64_INTRIN_VCREATE_P64
  toEnum 1918 = ARM64_INTRIN_VCREATE_F16
  toEnum 1919 = ARM64_INTRIN_VCREATE_F32
  toEnum 1920 = ARM64_INTRIN_VCREATE_P8
  toEnum 1921 = ARM64_INTRIN_VCREATE_P16
  toEnum 1922 = ARM64_INTRIN_VCREATE_F64
  toEnum 1923 = ARM64_INTRIN_VDUP_N_S8
  toEnum 1924 = ARM64_INTRIN_VDUPQ_N_S8
  toEnum 1925 = ARM64_INTRIN_VDUP_N_S16
  toEnum 1926 = ARM64_INTRIN_VDUPQ_N_S16
  toEnum 1927 = ARM64_INTRIN_VDUP_N_S32
  toEnum 1928 = ARM64_INTRIN_VDUPQ_N_S32
  toEnum 1929 = ARM64_INTRIN_VDUP_N_S64
  toEnum 1930 = ARM64_INTRIN_VDUPQ_N_S64
  toEnum 1931 = ARM64_INTRIN_VDUP_N_U8
  toEnum 1932 = ARM64_INTRIN_VDUPQ_N_U8
  toEnum 1933 = ARM64_INTRIN_VDUP_N_U16
  toEnum 1934 = ARM64_INTRIN_VDUPQ_N_U16
  toEnum 1935 = ARM64_INTRIN_VDUP_N_U32
  toEnum 1936 = ARM64_INTRIN_VDUPQ_N_U32
  toEnum 1937 = ARM64_INTRIN_VDUP_N_U64
  toEnum 1938 = ARM64_INTRIN_VDUPQ_N_U64
  toEnum 1939 = ARM64_INTRIN_VDUP_N_P64
  toEnum 1940 = ARM64_INTRIN_VDUPQ_N_P64
  toEnum 1941 = ARM64_INTRIN_VDUP_N_F32
  toEnum 1942 = ARM64_INTRIN_VDUPQ_N_F32
  toEnum 1943 = ARM64_INTRIN_VDUP_N_P8
  toEnum 1944 = ARM64_INTRIN_VDUPQ_N_P8
  toEnum 1945 = ARM64_INTRIN_VDUP_N_P16
  toEnum 1946 = ARM64_INTRIN_VDUPQ_N_P16
  toEnum 1947 = ARM64_INTRIN_VDUP_N_F64
  toEnum 1948 = ARM64_INTRIN_VDUPQ_N_F64
  toEnum 1949 = ARM64_INTRIN_VMOV_N_S8
  toEnum 1950 = ARM64_INTRIN_VMOVQ_N_S8
  toEnum 1951 = ARM64_INTRIN_VMOV_N_S16
  toEnum 1952 = ARM64_INTRIN_VMOVQ_N_S16
  toEnum 1953 = ARM64_INTRIN_VMOV_N_S32
  toEnum 1954 = ARM64_INTRIN_VMOVQ_N_S32
  toEnum 1955 = ARM64_INTRIN_VMOV_N_S64
  toEnum 1956 = ARM64_INTRIN_VMOVQ_N_S64
  toEnum 1957 = ARM64_INTRIN_VMOV_N_U8
  toEnum 1958 = ARM64_INTRIN_VMOVQ_N_U8
  toEnum 1959 = ARM64_INTRIN_VMOV_N_U16
  toEnum 1960 = ARM64_INTRIN_VMOVQ_N_U16
  toEnum 1961 = ARM64_INTRIN_VMOV_N_U32
  toEnum 1962 = ARM64_INTRIN_VMOVQ_N_U32
  toEnum 1963 = ARM64_INTRIN_VMOV_N_U64
  toEnum 1964 = ARM64_INTRIN_VMOVQ_N_U64
  toEnum 1965 = ARM64_INTRIN_VMOV_N_F32
  toEnum 1966 = ARM64_INTRIN_VMOVQ_N_F32
  toEnum 1967 = ARM64_INTRIN_VMOV_N_P8
  toEnum 1968 = ARM64_INTRIN_VMOVQ_N_P8
  toEnum 1969 = ARM64_INTRIN_VMOV_N_P16
  toEnum 1970 = ARM64_INTRIN_VMOVQ_N_P16
  toEnum 1971 = ARM64_INTRIN_VMOV_N_F64
  toEnum 1972 = ARM64_INTRIN_VMOVQ_N_F64
  toEnum 1973 = ARM64_INTRIN_VDUP_LANE_S8
  toEnum 1974 = ARM64_INTRIN_VDUPQ_LANE_S8
  toEnum 1975 = ARM64_INTRIN_VDUP_LANE_S16
  toEnum 1976 = ARM64_INTRIN_VDUPQ_LANE_S16
  toEnum 1977 = ARM64_INTRIN_VDUP_LANE_S32
  toEnum 1978 = ARM64_INTRIN_VDUPQ_LANE_S32
  toEnum 1979 = ARM64_INTRIN_VDUP_LANE_S64
  toEnum 1980 = ARM64_INTRIN_VDUPQ_LANE_S64
  toEnum 1981 = ARM64_INTRIN_VDUP_LANE_U8
  toEnum 1982 = ARM64_INTRIN_VDUPQ_LANE_U8
  toEnum 1983 = ARM64_INTRIN_VDUP_LANE_U16
  toEnum 1984 = ARM64_INTRIN_VDUPQ_LANE_U16
  toEnum 1985 = ARM64_INTRIN_VDUP_LANE_U32
  toEnum 1986 = ARM64_INTRIN_VDUPQ_LANE_U32
  toEnum 1987 = ARM64_INTRIN_VDUP_LANE_U64
  toEnum 1988 = ARM64_INTRIN_VDUPQ_LANE_U64
  toEnum 1989 = ARM64_INTRIN_VDUP_LANE_P64
  toEnum 1990 = ARM64_INTRIN_VDUPQ_LANE_P64
  toEnum 1991 = ARM64_INTRIN_VDUP_LANE_F32
  toEnum 1992 = ARM64_INTRIN_VDUPQ_LANE_F32
  toEnum 1993 = ARM64_INTRIN_VDUP_LANE_P8
  toEnum 1994 = ARM64_INTRIN_VDUPQ_LANE_P8
  toEnum 1995 = ARM64_INTRIN_VDUP_LANE_P16
  toEnum 1996 = ARM64_INTRIN_VDUPQ_LANE_P16
  toEnum 1997 = ARM64_INTRIN_VDUP_LANE_F64
  toEnum 1998 = ARM64_INTRIN_VDUPQ_LANE_F64
  toEnum 1999 = ARM64_INTRIN_VDUP_LANEQ_S8
  toEnum 2000 = ARM64_INTRIN_VDUPQ_LANEQ_S8
  toEnum 2001 = ARM64_INTRIN_VDUP_LANEQ_S16
  toEnum 2002 = ARM64_INTRIN_VDUPQ_LANEQ_S16
  toEnum 2003 = ARM64_INTRIN_VDUP_LANEQ_S32
  toEnum 2004 = ARM64_INTRIN_VDUPQ_LANEQ_S32
  toEnum 2005 = ARM64_INTRIN_VDUP_LANEQ_S64
  toEnum 2006 = ARM64_INTRIN_VDUPQ_LANEQ_S64
  toEnum 2007 = ARM64_INTRIN_VDUP_LANEQ_U8
  toEnum 2008 = ARM64_INTRIN_VDUPQ_LANEQ_U8
  toEnum 2009 = ARM64_INTRIN_VDUP_LANEQ_U16
  toEnum 2010 = ARM64_INTRIN_VDUPQ_LANEQ_U16
  toEnum 2011 = ARM64_INTRIN_VDUP_LANEQ_U32
  toEnum 2012 = ARM64_INTRIN_VDUPQ_LANEQ_U32
  toEnum 2013 = ARM64_INTRIN_VDUP_LANEQ_U64
  toEnum 2014 = ARM64_INTRIN_VDUPQ_LANEQ_U64
  toEnum 2015 = ARM64_INTRIN_VDUP_LANEQ_P64
  toEnum 2016 = ARM64_INTRIN_VDUPQ_LANEQ_P64
  toEnum 2017 = ARM64_INTRIN_VDUP_LANEQ_F32
  toEnum 2018 = ARM64_INTRIN_VDUPQ_LANEQ_F32
  toEnum 2019 = ARM64_INTRIN_VDUP_LANEQ_P8
  toEnum 2020 = ARM64_INTRIN_VDUPQ_LANEQ_P8
  toEnum 2021 = ARM64_INTRIN_VDUP_LANEQ_P16
  toEnum 2022 = ARM64_INTRIN_VDUPQ_LANEQ_P16
  toEnum 2023 = ARM64_INTRIN_VDUP_LANEQ_F64
  toEnum 2024 = ARM64_INTRIN_VDUPQ_LANEQ_F64
  toEnum 2025 = ARM64_INTRIN_VCOMBINE_S8
  toEnum 2026 = ARM64_INTRIN_VCOMBINE_S16
  toEnum 2027 = ARM64_INTRIN_VCOMBINE_S32
  toEnum 2028 = ARM64_INTRIN_VCOMBINE_S64
  toEnum 2029 = ARM64_INTRIN_VCOMBINE_U8
  toEnum 2030 = ARM64_INTRIN_VCOMBINE_U16
  toEnum 2031 = ARM64_INTRIN_VCOMBINE_U32
  toEnum 2032 = ARM64_INTRIN_VCOMBINE_U64
  toEnum 2033 = ARM64_INTRIN_VCOMBINE_P64
  toEnum 2034 = ARM64_INTRIN_VCOMBINE_F16
  toEnum 2035 = ARM64_INTRIN_VCOMBINE_F32
  toEnum 2036 = ARM64_INTRIN_VCOMBINE_P8
  toEnum 2037 = ARM64_INTRIN_VCOMBINE_P16
  toEnum 2038 = ARM64_INTRIN_VCOMBINE_F64
  toEnum 2039 = ARM64_INTRIN_VGET_HIGH_S8
  toEnum 2040 = ARM64_INTRIN_VGET_HIGH_S16
  toEnum 2041 = ARM64_INTRIN_VGET_HIGH_S32
  toEnum 2042 = ARM64_INTRIN_VGET_HIGH_S64
  toEnum 2043 = ARM64_INTRIN_VGET_HIGH_U8
  toEnum 2044 = ARM64_INTRIN_VGET_HIGH_U16
  toEnum 2045 = ARM64_INTRIN_VGET_HIGH_U32
  toEnum 2046 = ARM64_INTRIN_VGET_HIGH_U64
  toEnum 2047 = ARM64_INTRIN_VGET_HIGH_P64
  toEnum 2048 = ARM64_INTRIN_VGET_HIGH_F16
  toEnum 2049 = ARM64_INTRIN_VGET_HIGH_F32
  toEnum 2050 = ARM64_INTRIN_VGET_HIGH_P8
  toEnum 2051 = ARM64_INTRIN_VGET_HIGH_P16
  toEnum 2052 = ARM64_INTRIN_VGET_HIGH_F64
  toEnum 2053 = ARM64_INTRIN_VGET_LOW_S8
  toEnum 2054 = ARM64_INTRIN_VGET_LOW_S16
  toEnum 2055 = ARM64_INTRIN_VGET_LOW_S32
  toEnum 2056 = ARM64_INTRIN_VGET_LOW_S64
  toEnum 2057 = ARM64_INTRIN_VGET_LOW_U8
  toEnum 2058 = ARM64_INTRIN_VGET_LOW_U16
  toEnum 2059 = ARM64_INTRIN_VGET_LOW_U32
  toEnum 2060 = ARM64_INTRIN_VGET_LOW_U64
  toEnum 2061 = ARM64_INTRIN_VGET_LOW_P64
  toEnum 2062 = ARM64_INTRIN_VGET_LOW_F16
  toEnum 2063 = ARM64_INTRIN_VGET_LOW_F32
  toEnum 2064 = ARM64_INTRIN_VGET_LOW_P8
  toEnum 2065 = ARM64_INTRIN_VGET_LOW_P16
  toEnum 2066 = ARM64_INTRIN_VGET_LOW_F64
  toEnum 2067 = ARM64_INTRIN_VDUPB_LANE_S8
  toEnum 2068 = ARM64_INTRIN_VDUPH_LANE_S16
  toEnum 2069 = ARM64_INTRIN_VDUPS_LANE_S32
  toEnum 2070 = ARM64_INTRIN_VDUPD_LANE_S64
  toEnum 2071 = ARM64_INTRIN_VDUPB_LANE_U8
  toEnum 2072 = ARM64_INTRIN_VDUPH_LANE_U16
  toEnum 2073 = ARM64_INTRIN_VDUPS_LANE_U32
  toEnum 2074 = ARM64_INTRIN_VDUPD_LANE_U64
  toEnum 2075 = ARM64_INTRIN_VDUPS_LANE_F32
  toEnum 2076 = ARM64_INTRIN_VDUPD_LANE_F64
  toEnum 2077 = ARM64_INTRIN_VDUPB_LANE_P8
  toEnum 2078 = ARM64_INTRIN_VDUPH_LANE_P16
  toEnum 2079 = ARM64_INTRIN_VDUPB_LANEQ_S8
  toEnum 2080 = ARM64_INTRIN_VDUPH_LANEQ_S16
  toEnum 2081 = ARM64_INTRIN_VDUPS_LANEQ_S32
  toEnum 2082 = ARM64_INTRIN_VDUPD_LANEQ_S64
  toEnum 2083 = ARM64_INTRIN_VDUPB_LANEQ_U8
  toEnum 2084 = ARM64_INTRIN_VDUPH_LANEQ_U16
  toEnum 2085 = ARM64_INTRIN_VDUPS_LANEQ_U32
  toEnum 2086 = ARM64_INTRIN_VDUPD_LANEQ_U64
  toEnum 2087 = ARM64_INTRIN_VDUPS_LANEQ_F32
  toEnum 2088 = ARM64_INTRIN_VDUPD_LANEQ_F64
  toEnum 2089 = ARM64_INTRIN_VDUPB_LANEQ_P8
  toEnum 2090 = ARM64_INTRIN_VDUPH_LANEQ_P16
  toEnum 2091 = ARM64_INTRIN_VLD1_S8
  toEnum 2092 = ARM64_INTRIN_VLD1Q_S8
  toEnum 2093 = ARM64_INTRIN_VLD1_S16
  toEnum 2094 = ARM64_INTRIN_VLD1Q_S16
  toEnum 2095 = ARM64_INTRIN_VLD1_S32
  toEnum 2096 = ARM64_INTRIN_VLD1Q_S32
  toEnum 2097 = ARM64_INTRIN_VLD1_S64
  toEnum 2098 = ARM64_INTRIN_VLD1Q_S64
  toEnum 2099 = ARM64_INTRIN_VLD1_U8
  toEnum 2100 = ARM64_INTRIN_VLD1Q_U8
  toEnum 2101 = ARM64_INTRIN_VLD1_U16
  toEnum 2102 = ARM64_INTRIN_VLD1Q_U16
  toEnum 2103 = ARM64_INTRIN_VLD1_U32
  toEnum 2104 = ARM64_INTRIN_VLD1Q_U32
  toEnum 2105 = ARM64_INTRIN_VLD1_U64
  toEnum 2106 = ARM64_INTRIN_VLD1Q_U64
  toEnum 2107 = ARM64_INTRIN_VLD1_P64
  toEnum 2108 = ARM64_INTRIN_VLD1Q_P64
  toEnum 2109 = ARM64_INTRIN_VLD1_F16
  toEnum 2110 = ARM64_INTRIN_VLD1Q_F16
  toEnum 2111 = ARM64_INTRIN_VLD1_F32
  toEnum 2112 = ARM64_INTRIN_VLD1Q_F32
  toEnum 2113 = ARM64_INTRIN_VLD1_P8
  toEnum 2114 = ARM64_INTRIN_VLD1Q_P8
  toEnum 2115 = ARM64_INTRIN_VLD1_P16
  toEnum 2116 = ARM64_INTRIN_VLD1Q_P16
  toEnum 2117 = ARM64_INTRIN_VLD1_F64
  toEnum 2118 = ARM64_INTRIN_VLD1Q_F64
  toEnum 2119 = ARM64_INTRIN_VLD1_LANE_S8
  toEnum 2120 = ARM64_INTRIN_VLD1Q_LANE_S8
  toEnum 2121 = ARM64_INTRIN_VLD1_LANE_S16
  toEnum 2122 = ARM64_INTRIN_VLD1Q_LANE_S16
  toEnum 2123 = ARM64_INTRIN_VLD1_LANE_S32
  toEnum 2124 = ARM64_INTRIN_VLD1Q_LANE_S32
  toEnum 2125 = ARM64_INTRIN_VLD1_LANE_S64
  toEnum 2126 = ARM64_INTRIN_VLD1Q_LANE_S64
  toEnum 2127 = ARM64_INTRIN_VLD1_LANE_U8
  toEnum 2128 = ARM64_INTRIN_VLD1Q_LANE_U8
  toEnum 2129 = ARM64_INTRIN_VLD1_LANE_U16
  toEnum 2130 = ARM64_INTRIN_VLD1Q_LANE_U16
  toEnum 2131 = ARM64_INTRIN_VLD1_LANE_U32
  toEnum 2132 = ARM64_INTRIN_VLD1Q_LANE_U32
  toEnum 2133 = ARM64_INTRIN_VLD1_LANE_U64
  toEnum 2134 = ARM64_INTRIN_VLD1Q_LANE_U64
  toEnum 2135 = ARM64_INTRIN_VLD1_LANE_P64
  toEnum 2136 = ARM64_INTRIN_VLD1Q_LANE_P64
  toEnum 2137 = ARM64_INTRIN_VLD1_LANE_F16
  toEnum 2138 = ARM64_INTRIN_VLD1Q_LANE_F16
  toEnum 2139 = ARM64_INTRIN_VLD1_LANE_F32
  toEnum 2140 = ARM64_INTRIN_VLD1Q_LANE_F32
  toEnum 2141 = ARM64_INTRIN_VLD1_LANE_P8
  toEnum 2142 = ARM64_INTRIN_VLD1Q_LANE_P8
  toEnum 2143 = ARM64_INTRIN_VLD1_LANE_P16
  toEnum 2144 = ARM64_INTRIN_VLD1Q_LANE_P16
  toEnum 2145 = ARM64_INTRIN_VLD1_LANE_F64
  toEnum 2146 = ARM64_INTRIN_VLD1Q_LANE_F64
  toEnum 2147 = ARM64_INTRIN_VLD1_DUP_S8
  toEnum 2148 = ARM64_INTRIN_VLD1Q_DUP_S8
  toEnum 2149 = ARM64_INTRIN_VLD1_DUP_S16
  toEnum 2150 = ARM64_INTRIN_VLD1Q_DUP_S16
  toEnum 2151 = ARM64_INTRIN_VLD1_DUP_S32
  toEnum 2152 = ARM64_INTRIN_VLD1Q_DUP_S32
  toEnum 2153 = ARM64_INTRIN_VLD1_DUP_S64
  toEnum 2154 = ARM64_INTRIN_VLD1Q_DUP_S64
  toEnum 2155 = ARM64_INTRIN_VLD1_DUP_U8
  toEnum 2156 = ARM64_INTRIN_VLD1Q_DUP_U8
  toEnum 2157 = ARM64_INTRIN_VLD1_DUP_U16
  toEnum 2158 = ARM64_INTRIN_VLD1Q_DUP_U16
  toEnum 2159 = ARM64_INTRIN_VLD1_DUP_U32
  toEnum 2160 = ARM64_INTRIN_VLD1Q_DUP_U32
  toEnum 2161 = ARM64_INTRIN_VLD1_DUP_U64
  toEnum 2162 = ARM64_INTRIN_VLD1Q_DUP_U64
  toEnum 2163 = ARM64_INTRIN_VLD1_DUP_P64
  toEnum 2164 = ARM64_INTRIN_VLD1Q_DUP_P64
  toEnum 2165 = ARM64_INTRIN_VLD1_DUP_F16
  toEnum 2166 = ARM64_INTRIN_VLD1Q_DUP_F16
  toEnum 2167 = ARM64_INTRIN_VLD1_DUP_F32
  toEnum 2168 = ARM64_INTRIN_VLD1Q_DUP_F32
  toEnum 2169 = ARM64_INTRIN_VLD1_DUP_P8
  toEnum 2170 = ARM64_INTRIN_VLD1Q_DUP_P8
  toEnum 2171 = ARM64_INTRIN_VLD1_DUP_P16
  toEnum 2172 = ARM64_INTRIN_VLD1Q_DUP_P16
  toEnum 2173 = ARM64_INTRIN_VLD1_DUP_F64
  toEnum 2174 = ARM64_INTRIN_VLD1Q_DUP_F64
  toEnum 2175 = ARM64_INTRIN_VST1_S8
  toEnum 2176 = ARM64_INTRIN_VST1Q_S8
  toEnum 2177 = ARM64_INTRIN_VST1_S16
  toEnum 2178 = ARM64_INTRIN_VST1Q_S16
  toEnum 2179 = ARM64_INTRIN_VST1_S32
  toEnum 2180 = ARM64_INTRIN_VST1Q_S32
  toEnum 2181 = ARM64_INTRIN_VST1_S64
  toEnum 2182 = ARM64_INTRIN_VST1Q_S64
  toEnum 2183 = ARM64_INTRIN_VST1_U8
  toEnum 2184 = ARM64_INTRIN_VST1Q_U8
  toEnum 2185 = ARM64_INTRIN_VST1_U16
  toEnum 2186 = ARM64_INTRIN_VST1Q_U16
  toEnum 2187 = ARM64_INTRIN_VST1_U32
  toEnum 2188 = ARM64_INTRIN_VST1Q_U32
  toEnum 2189 = ARM64_INTRIN_VST1_U64
  toEnum 2190 = ARM64_INTRIN_VST1Q_U64
  toEnum 2191 = ARM64_INTRIN_VST1_P64
  toEnum 2192 = ARM64_INTRIN_VST1Q_P64
  toEnum 2193 = ARM64_INTRIN_VST1_F16
  toEnum 2194 = ARM64_INTRIN_VST1Q_F16
  toEnum 2195 = ARM64_INTRIN_VST1_F32
  toEnum 2196 = ARM64_INTRIN_VST1Q_F32
  toEnum 2197 = ARM64_INTRIN_VST1_P8
  toEnum 2198 = ARM64_INTRIN_VST1Q_P8
  toEnum 2199 = ARM64_INTRIN_VST1_P16
  toEnum 2200 = ARM64_INTRIN_VST1Q_P16
  toEnum 2201 = ARM64_INTRIN_VST1_F64
  toEnum 2202 = ARM64_INTRIN_VST1Q_F64
  toEnum 2203 = ARM64_INTRIN_VST1_LANE_S8
  toEnum 2204 = ARM64_INTRIN_VST1Q_LANE_S8
  toEnum 2205 = ARM64_INTRIN_VST1_LANE_S16
  toEnum 2206 = ARM64_INTRIN_VST1Q_LANE_S16
  toEnum 2207 = ARM64_INTRIN_VST1_LANE_S32
  toEnum 2208 = ARM64_INTRIN_VST1Q_LANE_S32
  toEnum 2209 = ARM64_INTRIN_VST1_LANE_S64
  toEnum 2210 = ARM64_INTRIN_VST1Q_LANE_S64
  toEnum 2211 = ARM64_INTRIN_VST1_LANE_U8
  toEnum 2212 = ARM64_INTRIN_VST1Q_LANE_U8
  toEnum 2213 = ARM64_INTRIN_VST1_LANE_U16
  toEnum 2214 = ARM64_INTRIN_VST1Q_LANE_U16
  toEnum 2215 = ARM64_INTRIN_VST1_LANE_U32
  toEnum 2216 = ARM64_INTRIN_VST1Q_LANE_U32
  toEnum 2217 = ARM64_INTRIN_VST1_LANE_U64
  toEnum 2218 = ARM64_INTRIN_VST1Q_LANE_U64
  toEnum 2219 = ARM64_INTRIN_VST1_LANE_P64
  toEnum 2220 = ARM64_INTRIN_VST1Q_LANE_P64
  toEnum 2221 = ARM64_INTRIN_VST1_LANE_F16
  toEnum 2222 = ARM64_INTRIN_VST1Q_LANE_F16
  toEnum 2223 = ARM64_INTRIN_VST1_LANE_F32
  toEnum 2224 = ARM64_INTRIN_VST1Q_LANE_F32
  toEnum 2225 = ARM64_INTRIN_VST1_LANE_P8
  toEnum 2226 = ARM64_INTRIN_VST1Q_LANE_P8
  toEnum 2227 = ARM64_INTRIN_VST1_LANE_P16
  toEnum 2228 = ARM64_INTRIN_VST1Q_LANE_P16
  toEnum 2229 = ARM64_INTRIN_VST1_LANE_F64
  toEnum 2230 = ARM64_INTRIN_VST1Q_LANE_F64
  toEnum 2231 = ARM64_INTRIN_VLD2_S8
  toEnum 2232 = ARM64_INTRIN_VLD2Q_S8
  toEnum 2233 = ARM64_INTRIN_VLD2_S16
  toEnum 2234 = ARM64_INTRIN_VLD2Q_S16
  toEnum 2235 = ARM64_INTRIN_VLD2_S32
  toEnum 2236 = ARM64_INTRIN_VLD2Q_S32
  toEnum 2237 = ARM64_INTRIN_VLD2_U8
  toEnum 2238 = ARM64_INTRIN_VLD2Q_U8
  toEnum 2239 = ARM64_INTRIN_VLD2_U16
  toEnum 2240 = ARM64_INTRIN_VLD2Q_U16
  toEnum 2241 = ARM64_INTRIN_VLD2_U32
  toEnum 2242 = ARM64_INTRIN_VLD2Q_U32
  toEnum 2243 = ARM64_INTRIN_VLD2_F16
  toEnum 2244 = ARM64_INTRIN_VLD2Q_F16
  toEnum 2245 = ARM64_INTRIN_VLD2_F32
  toEnum 2246 = ARM64_INTRIN_VLD2Q_F32
  toEnum 2247 = ARM64_INTRIN_VLD2_P8
  toEnum 2248 = ARM64_INTRIN_VLD2Q_P8
  toEnum 2249 = ARM64_INTRIN_VLD2_P16
  toEnum 2250 = ARM64_INTRIN_VLD2Q_P16
  toEnum 2251 = ARM64_INTRIN_VLD2_S64
  toEnum 2252 = ARM64_INTRIN_VLD2_U64
  toEnum 2253 = ARM64_INTRIN_VLD2_P64
  toEnum 2254 = ARM64_INTRIN_VLD2Q_S64
  toEnum 2255 = ARM64_INTRIN_VLD2Q_U64
  toEnum 2256 = ARM64_INTRIN_VLD2Q_P64
  toEnum 2257 = ARM64_INTRIN_VLD2_F64
  toEnum 2258 = ARM64_INTRIN_VLD2Q_F64
  toEnum 2259 = ARM64_INTRIN_VLD3_S8
  toEnum 2260 = ARM64_INTRIN_VLD3Q_S8
  toEnum 2261 = ARM64_INTRIN_VLD3_S16
  toEnum 2262 = ARM64_INTRIN_VLD3Q_S16
  toEnum 2263 = ARM64_INTRIN_VLD3_S32
  toEnum 2264 = ARM64_INTRIN_VLD3Q_S32
  toEnum 2265 = ARM64_INTRIN_VLD3_U8
  toEnum 2266 = ARM64_INTRIN_VLD3Q_U8
  toEnum 2267 = ARM64_INTRIN_VLD3_U16
  toEnum 2268 = ARM64_INTRIN_VLD3Q_U16
  toEnum 2269 = ARM64_INTRIN_VLD3_U32
  toEnum 2270 = ARM64_INTRIN_VLD3Q_U32
  toEnum 2271 = ARM64_INTRIN_VLD3_F16
  toEnum 2272 = ARM64_INTRIN_VLD3Q_F16
  toEnum 2273 = ARM64_INTRIN_VLD3_F32
  toEnum 2274 = ARM64_INTRIN_VLD3Q_F32
  toEnum 2275 = ARM64_INTRIN_VLD3_P8
  toEnum 2276 = ARM64_INTRIN_VLD3Q_P8
  toEnum 2277 = ARM64_INTRIN_VLD3_P16
  toEnum 2278 = ARM64_INTRIN_VLD3Q_P16
  toEnum 2279 = ARM64_INTRIN_VLD3_S64
  toEnum 2280 = ARM64_INTRIN_VLD3_U64
  toEnum 2281 = ARM64_INTRIN_VLD3_P64
  toEnum 2282 = ARM64_INTRIN_VLD3Q_S64
  toEnum 2283 = ARM64_INTRIN_VLD3Q_U64
  toEnum 2284 = ARM64_INTRIN_VLD3Q_P64
  toEnum 2285 = ARM64_INTRIN_VLD3_F64
  toEnum 2286 = ARM64_INTRIN_VLD3Q_F64
  toEnum 2287 = ARM64_INTRIN_VLD4_S8
  toEnum 2288 = ARM64_INTRIN_VLD4Q_S8
  toEnum 2289 = ARM64_INTRIN_VLD4_S16
  toEnum 2290 = ARM64_INTRIN_VLD4Q_S16
  toEnum 2291 = ARM64_INTRIN_VLD4_S32
  toEnum 2292 = ARM64_INTRIN_VLD4Q_S32
  toEnum 2293 = ARM64_INTRIN_VLD4_U8
  toEnum 2294 = ARM64_INTRIN_VLD4Q_U8
  toEnum 2295 = ARM64_INTRIN_VLD4_U16
  toEnum 2296 = ARM64_INTRIN_VLD4Q_U16
  toEnum 2297 = ARM64_INTRIN_VLD4_U32
  toEnum 2298 = ARM64_INTRIN_VLD4Q_U32
  toEnum 2299 = ARM64_INTRIN_VLD4_F16
  toEnum 2300 = ARM64_INTRIN_VLD4Q_F16
  toEnum 2301 = ARM64_INTRIN_VLD4_F32
  toEnum 2302 = ARM64_INTRIN_VLD4Q_F32
  toEnum 2303 = ARM64_INTRIN_VLD4_P8
  toEnum 2304 = ARM64_INTRIN_VLD4Q_P8
  toEnum 2305 = ARM64_INTRIN_VLD4_P16
  toEnum 2306 = ARM64_INTRIN_VLD4Q_P16
  toEnum 2307 = ARM64_INTRIN_VLD4_S64
  toEnum 2308 = ARM64_INTRIN_VLD4_U64
  toEnum 2309 = ARM64_INTRIN_VLD4_P64
  toEnum 2310 = ARM64_INTRIN_VLD4Q_S64
  toEnum 2311 = ARM64_INTRIN_VLD4Q_U64
  toEnum 2312 = ARM64_INTRIN_VLD4Q_P64
  toEnum 2313 = ARM64_INTRIN_VLD4_F64
  toEnum 2314 = ARM64_INTRIN_VLD4Q_F64
  toEnum 2315 = ARM64_INTRIN_VLD2_DUP_S8
  toEnum 2316 = ARM64_INTRIN_VLD2Q_DUP_S8
  toEnum 2317 = ARM64_INTRIN_VLD2_DUP_S16
  toEnum 2318 = ARM64_INTRIN_VLD2Q_DUP_S16
  toEnum 2319 = ARM64_INTRIN_VLD2_DUP_S32
  toEnum 2320 = ARM64_INTRIN_VLD2Q_DUP_S32
  toEnum 2321 = ARM64_INTRIN_VLD2_DUP_U8
  toEnum 2322 = ARM64_INTRIN_VLD2Q_DUP_U8
  toEnum 2323 = ARM64_INTRIN_VLD2_DUP_U16
  toEnum 2324 = ARM64_INTRIN_VLD2Q_DUP_U16
  toEnum 2325 = ARM64_INTRIN_VLD2_DUP_U32
  toEnum 2326 = ARM64_INTRIN_VLD2Q_DUP_U32
  toEnum 2327 = ARM64_INTRIN_VLD2_DUP_F16
  toEnum 2328 = ARM64_INTRIN_VLD2Q_DUP_F16
  toEnum 2329 = ARM64_INTRIN_VLD2_DUP_F32
  toEnum 2330 = ARM64_INTRIN_VLD2Q_DUP_F32
  toEnum 2331 = ARM64_INTRIN_VLD2_DUP_P8
  toEnum 2332 = ARM64_INTRIN_VLD2Q_DUP_P8
  toEnum 2333 = ARM64_INTRIN_VLD2_DUP_P16
  toEnum 2334 = ARM64_INTRIN_VLD2Q_DUP_P16
  toEnum 2335 = ARM64_INTRIN_VLD2_DUP_S64
  toEnum 2336 = ARM64_INTRIN_VLD2_DUP_U64
  toEnum 2337 = ARM64_INTRIN_VLD2_DUP_P64
  toEnum 2338 = ARM64_INTRIN_VLD2Q_DUP_S64
  toEnum 2339 = ARM64_INTRIN_VLD2Q_DUP_U64
  toEnum 2340 = ARM64_INTRIN_VLD2Q_DUP_P64
  toEnum 2341 = ARM64_INTRIN_VLD2_DUP_F64
  toEnum 2342 = ARM64_INTRIN_VLD2Q_DUP_F64
  toEnum 2343 = ARM64_INTRIN_VLD3_DUP_S8
  toEnum 2344 = ARM64_INTRIN_VLD3Q_DUP_S8
  toEnum 2345 = ARM64_INTRIN_VLD3_DUP_S16
  toEnum 2346 = ARM64_INTRIN_VLD3Q_DUP_S16
  toEnum 2347 = ARM64_INTRIN_VLD3_DUP_S32
  toEnum 2348 = ARM64_INTRIN_VLD3Q_DUP_S32
  toEnum 2349 = ARM64_INTRIN_VLD3_DUP_U8
  toEnum 2350 = ARM64_INTRIN_VLD3Q_DUP_U8
  toEnum 2351 = ARM64_INTRIN_VLD3_DUP_U16
  toEnum 2352 = ARM64_INTRIN_VLD3Q_DUP_U16
  toEnum 2353 = ARM64_INTRIN_VLD3_DUP_U32
  toEnum 2354 = ARM64_INTRIN_VLD3Q_DUP_U32
  toEnum 2355 = ARM64_INTRIN_VLD3_DUP_F16
  toEnum 2356 = ARM64_INTRIN_VLD3Q_DUP_F16
  toEnum 2357 = ARM64_INTRIN_VLD3_DUP_F32
  toEnum 2358 = ARM64_INTRIN_VLD3Q_DUP_F32
  toEnum 2359 = ARM64_INTRIN_VLD3_DUP_P8
  toEnum 2360 = ARM64_INTRIN_VLD3Q_DUP_P8
  toEnum 2361 = ARM64_INTRIN_VLD3_DUP_P16
  toEnum 2362 = ARM64_INTRIN_VLD3Q_DUP_P16
  toEnum 2363 = ARM64_INTRIN_VLD3_DUP_S64
  toEnum 2364 = ARM64_INTRIN_VLD3_DUP_U64
  toEnum 2365 = ARM64_INTRIN_VLD3_DUP_P64
  toEnum 2366 = ARM64_INTRIN_VLD3Q_DUP_S64
  toEnum 2367 = ARM64_INTRIN_VLD3Q_DUP_U64
  toEnum 2368 = ARM64_INTRIN_VLD3Q_DUP_P64
  toEnum 2369 = ARM64_INTRIN_VLD3_DUP_F64
  toEnum 2370 = ARM64_INTRIN_VLD3Q_DUP_F64
  toEnum 2371 = ARM64_INTRIN_VLD4_DUP_S8
  toEnum 2372 = ARM64_INTRIN_VLD4Q_DUP_S8
  toEnum 2373 = ARM64_INTRIN_VLD4_DUP_S16
  toEnum 2374 = ARM64_INTRIN_VLD4Q_DUP_S16
  toEnum 2375 = ARM64_INTRIN_VLD4_DUP_S32
  toEnum 2376 = ARM64_INTRIN_VLD4Q_DUP_S32
  toEnum 2377 = ARM64_INTRIN_VLD4_DUP_U8
  toEnum 2378 = ARM64_INTRIN_VLD4Q_DUP_U8
  toEnum 2379 = ARM64_INTRIN_VLD4_DUP_U16
  toEnum 2380 = ARM64_INTRIN_VLD4Q_DUP_U16
  toEnum 2381 = ARM64_INTRIN_VLD4_DUP_U32
  toEnum 2382 = ARM64_INTRIN_VLD4Q_DUP_U32
  toEnum 2383 = ARM64_INTRIN_VLD4_DUP_F16
  toEnum 2384 = ARM64_INTRIN_VLD4Q_DUP_F16
  toEnum 2385 = ARM64_INTRIN_VLD4_DUP_F32
  toEnum 2386 = ARM64_INTRIN_VLD4Q_DUP_F32
  toEnum 2387 = ARM64_INTRIN_VLD4_DUP_P8
  toEnum 2388 = ARM64_INTRIN_VLD4Q_DUP_P8
  toEnum 2389 = ARM64_INTRIN_VLD4_DUP_P16
  toEnum 2390 = ARM64_INTRIN_VLD4Q_DUP_P16
  toEnum 2391 = ARM64_INTRIN_VLD4_DUP_S64
  toEnum 2392 = ARM64_INTRIN_VLD4_DUP_U64
  toEnum 2393 = ARM64_INTRIN_VLD4_DUP_P64
  toEnum 2394 = ARM64_INTRIN_VLD4Q_DUP_S64
  toEnum 2395 = ARM64_INTRIN_VLD4Q_DUP_U64
  toEnum 2396 = ARM64_INTRIN_VLD4Q_DUP_P64
  toEnum 2397 = ARM64_INTRIN_VLD4_DUP_F64
  toEnum 2398 = ARM64_INTRIN_VLD4Q_DUP_F64
  toEnum 2399 = ARM64_INTRIN_VST2_S8
  toEnum 2400 = ARM64_INTRIN_VST2Q_S8
  toEnum 2401 = ARM64_INTRIN_VST2_S16
  toEnum 2402 = ARM64_INTRIN_VST2Q_S16
  toEnum 2403 = ARM64_INTRIN_VST2_S32
  toEnum 2404 = ARM64_INTRIN_VST2Q_S32
  toEnum 2405 = ARM64_INTRIN_VST2_U8
  toEnum 2406 = ARM64_INTRIN_VST2Q_U8
  toEnum 2407 = ARM64_INTRIN_VST2_U16
  toEnum 2408 = ARM64_INTRIN_VST2Q_U16
  toEnum 2409 = ARM64_INTRIN_VST2_U32
  toEnum 2410 = ARM64_INTRIN_VST2Q_U32
  toEnum 2411 = ARM64_INTRIN_VST2_F16
  toEnum 2412 = ARM64_INTRIN_VST2Q_F16
  toEnum 2413 = ARM64_INTRIN_VST2_F32
  toEnum 2414 = ARM64_INTRIN_VST2Q_F32
  toEnum 2415 = ARM64_INTRIN_VST2_P8
  toEnum 2416 = ARM64_INTRIN_VST2Q_P8
  toEnum 2417 = ARM64_INTRIN_VST2_P16
  toEnum 2418 = ARM64_INTRIN_VST2Q_P16
  toEnum 2419 = ARM64_INTRIN_VST2_S64
  toEnum 2420 = ARM64_INTRIN_VST2_U64
  toEnum 2421 = ARM64_INTRIN_VST2_P64
  toEnum 2422 = ARM64_INTRIN_VST2Q_S64
  toEnum 2423 = ARM64_INTRIN_VST2Q_U64
  toEnum 2424 = ARM64_INTRIN_VST2Q_P64
  toEnum 2425 = ARM64_INTRIN_VST2_F64
  toEnum 2426 = ARM64_INTRIN_VST2Q_F64
  toEnum 2427 = ARM64_INTRIN_VST3_S8
  toEnum 2428 = ARM64_INTRIN_VST3Q_S8
  toEnum 2429 = ARM64_INTRIN_VST3_S16
  toEnum 2430 = ARM64_INTRIN_VST3Q_S16
  toEnum 2431 = ARM64_INTRIN_VST3_S32
  toEnum 2432 = ARM64_INTRIN_VST3Q_S32
  toEnum 2433 = ARM64_INTRIN_VST3_U8
  toEnum 2434 = ARM64_INTRIN_VST3Q_U8
  toEnum 2435 = ARM64_INTRIN_VST3_U16
  toEnum 2436 = ARM64_INTRIN_VST3Q_U16
  toEnum 2437 = ARM64_INTRIN_VST3_U32
  toEnum 2438 = ARM64_INTRIN_VST3Q_U32
  toEnum 2439 = ARM64_INTRIN_VST3_F16
  toEnum 2440 = ARM64_INTRIN_VST3Q_F16
  toEnum 2441 = ARM64_INTRIN_VST3_F32
  toEnum 2442 = ARM64_INTRIN_VST3Q_F32
  toEnum 2443 = ARM64_INTRIN_VST3_P8
  toEnum 2444 = ARM64_INTRIN_VST3Q_P8
  toEnum 2445 = ARM64_INTRIN_VST3_P16
  toEnum 2446 = ARM64_INTRIN_VST3Q_P16
  toEnum 2447 = ARM64_INTRIN_VST3_S64
  toEnum 2448 = ARM64_INTRIN_VST3_U64
  toEnum 2449 = ARM64_INTRIN_VST3_P64
  toEnum 2450 = ARM64_INTRIN_VST3Q_S64
  toEnum 2451 = ARM64_INTRIN_VST3Q_U64
  toEnum 2452 = ARM64_INTRIN_VST3Q_P64
  toEnum 2453 = ARM64_INTRIN_VST3_F64
  toEnum 2454 = ARM64_INTRIN_VST3Q_F64
  toEnum 2455 = ARM64_INTRIN_VST4_S8
  toEnum 2456 = ARM64_INTRIN_VST4Q_S8
  toEnum 2457 = ARM64_INTRIN_VST4_S16
  toEnum 2458 = ARM64_INTRIN_VST4Q_S16
  toEnum 2459 = ARM64_INTRIN_VST4_S32
  toEnum 2460 = ARM64_INTRIN_VST4Q_S32
  toEnum 2461 = ARM64_INTRIN_VST4_U8
  toEnum 2462 = ARM64_INTRIN_VST4Q_U8
  toEnum 2463 = ARM64_INTRIN_VST4_U16
  toEnum 2464 = ARM64_INTRIN_VST4Q_U16
  toEnum 2465 = ARM64_INTRIN_VST4_U32
  toEnum 2466 = ARM64_INTRIN_VST4Q_U32
  toEnum 2467 = ARM64_INTRIN_VST4_F16
  toEnum 2468 = ARM64_INTRIN_VST4Q_F16
  toEnum 2469 = ARM64_INTRIN_VST4_F32
  toEnum 2470 = ARM64_INTRIN_VST4Q_F32
  toEnum 2471 = ARM64_INTRIN_VST4_P8
  toEnum 2472 = ARM64_INTRIN_VST4Q_P8
  toEnum 2473 = ARM64_INTRIN_VST4_P16
  toEnum 2474 = ARM64_INTRIN_VST4Q_P16
  toEnum 2475 = ARM64_INTRIN_VST4_S64
  toEnum 2476 = ARM64_INTRIN_VST4_U64
  toEnum 2477 = ARM64_INTRIN_VST4_P64
  toEnum 2478 = ARM64_INTRIN_VST4Q_S64
  toEnum 2479 = ARM64_INTRIN_VST4Q_U64
  toEnum 2480 = ARM64_INTRIN_VST4Q_P64
  toEnum 2481 = ARM64_INTRIN_VST4_F64
  toEnum 2482 = ARM64_INTRIN_VST4Q_F64
  toEnum 2483 = ARM64_INTRIN_VLD2_LANE_S16
  toEnum 2484 = ARM64_INTRIN_VLD2Q_LANE_S16
  toEnum 2485 = ARM64_INTRIN_VLD2_LANE_S32
  toEnum 2486 = ARM64_INTRIN_VLD2Q_LANE_S32
  toEnum 2487 = ARM64_INTRIN_VLD2_LANE_U16
  toEnum 2488 = ARM64_INTRIN_VLD2Q_LANE_U16
  toEnum 2489 = ARM64_INTRIN_VLD2_LANE_U32
  toEnum 2490 = ARM64_INTRIN_VLD2Q_LANE_U32
  toEnum 2491 = ARM64_INTRIN_VLD2_LANE_F16
  toEnum 2492 = ARM64_INTRIN_VLD2Q_LANE_F16
  toEnum 2493 = ARM64_INTRIN_VLD2_LANE_F32
  toEnum 2494 = ARM64_INTRIN_VLD2Q_LANE_F32
  toEnum 2495 = ARM64_INTRIN_VLD2_LANE_P16
  toEnum 2496 = ARM64_INTRIN_VLD2Q_LANE_P16
  toEnum 2497 = ARM64_INTRIN_VLD2_LANE_S8
  toEnum 2498 = ARM64_INTRIN_VLD2_LANE_U8
  toEnum 2499 = ARM64_INTRIN_VLD2_LANE_P8
  toEnum 2500 = ARM64_INTRIN_VLD2Q_LANE_S8
  toEnum 2501 = ARM64_INTRIN_VLD2Q_LANE_U8
  toEnum 2502 = ARM64_INTRIN_VLD2Q_LANE_P8
  toEnum 2503 = ARM64_INTRIN_VLD2_LANE_S64
  toEnum 2504 = ARM64_INTRIN_VLD2Q_LANE_S64
  toEnum 2505 = ARM64_INTRIN_VLD2_LANE_U64
  toEnum 2506 = ARM64_INTRIN_VLD2Q_LANE_U64
  toEnum 2507 = ARM64_INTRIN_VLD2_LANE_P64
  toEnum 2508 = ARM64_INTRIN_VLD2Q_LANE_P64
  toEnum 2509 = ARM64_INTRIN_VLD2_LANE_F64
  toEnum 2510 = ARM64_INTRIN_VLD2Q_LANE_F64
  toEnum 2511 = ARM64_INTRIN_VLD3_LANE_S16
  toEnum 2512 = ARM64_INTRIN_VLD3Q_LANE_S16
  toEnum 2513 = ARM64_INTRIN_VLD3_LANE_S32
  toEnum 2514 = ARM64_INTRIN_VLD3Q_LANE_S32
  toEnum 2515 = ARM64_INTRIN_VLD3_LANE_U16
  toEnum 2516 = ARM64_INTRIN_VLD3Q_LANE_U16
  toEnum 2517 = ARM64_INTRIN_VLD3_LANE_U32
  toEnum 2518 = ARM64_INTRIN_VLD3Q_LANE_U32
  toEnum 2519 = ARM64_INTRIN_VLD3_LANE_F16
  toEnum 2520 = ARM64_INTRIN_VLD3Q_LANE_F16
  toEnum 2521 = ARM64_INTRIN_VLD3_LANE_F32
  toEnum 2522 = ARM64_INTRIN_VLD3Q_LANE_F32
  toEnum 2523 = ARM64_INTRIN_VLD3_LANE_P16
  toEnum 2524 = ARM64_INTRIN_VLD3Q_LANE_P16
  toEnum 2525 = ARM64_INTRIN_VLD3_LANE_S8
  toEnum 2526 = ARM64_INTRIN_VLD3_LANE_U8
  toEnum 2527 = ARM64_INTRIN_VLD3_LANE_P8
  toEnum 2528 = ARM64_INTRIN_VLD3Q_LANE_S8
  toEnum 2529 = ARM64_INTRIN_VLD3Q_LANE_U8
  toEnum 2530 = ARM64_INTRIN_VLD3Q_LANE_P8
  toEnum 2531 = ARM64_INTRIN_VLD3_LANE_S64
  toEnum 2532 = ARM64_INTRIN_VLD3Q_LANE_S64
  toEnum 2533 = ARM64_INTRIN_VLD3_LANE_U64
  toEnum 2534 = ARM64_INTRIN_VLD3Q_LANE_U64
  toEnum 2535 = ARM64_INTRIN_VLD3_LANE_P64
  toEnum 2536 = ARM64_INTRIN_VLD3Q_LANE_P64
  toEnum 2537 = ARM64_INTRIN_VLD3_LANE_F64
  toEnum 2538 = ARM64_INTRIN_VLD3Q_LANE_F64
  toEnum 2539 = ARM64_INTRIN_VLD4_LANE_S16
  toEnum 2540 = ARM64_INTRIN_VLD4Q_LANE_S16
  toEnum 2541 = ARM64_INTRIN_VLD4_LANE_S32
  toEnum 2542 = ARM64_INTRIN_VLD4Q_LANE_S32
  toEnum 2543 = ARM64_INTRIN_VLD4_LANE_U16
  toEnum 2544 = ARM64_INTRIN_VLD4Q_LANE_U16
  toEnum 2545 = ARM64_INTRIN_VLD4_LANE_U32
  toEnum 2546 = ARM64_INTRIN_VLD4Q_LANE_U32
  toEnum 2547 = ARM64_INTRIN_VLD4_LANE_F16
  toEnum 2548 = ARM64_INTRIN_VLD4Q_LANE_F16
  toEnum 2549 = ARM64_INTRIN_VLD4_LANE_F32
  toEnum 2550 = ARM64_INTRIN_VLD4Q_LANE_F32
  toEnum 2551 = ARM64_INTRIN_VLD4_LANE_P16
  toEnum 2552 = ARM64_INTRIN_VLD4Q_LANE_P16
  toEnum 2553 = ARM64_INTRIN_VLD4_LANE_S8
  toEnum 2554 = ARM64_INTRIN_VLD4_LANE_U8
  toEnum 2555 = ARM64_INTRIN_VLD4_LANE_P8
  toEnum 2556 = ARM64_INTRIN_VLD4Q_LANE_S8
  toEnum 2557 = ARM64_INTRIN_VLD4Q_LANE_U8
  toEnum 2558 = ARM64_INTRIN_VLD4Q_LANE_P8
  toEnum 2559 = ARM64_INTRIN_VLD4_LANE_S64
  toEnum 2560 = ARM64_INTRIN_VLD4Q_LANE_S64
  toEnum 2561 = ARM64_INTRIN_VLD4_LANE_U64
  toEnum 2562 = ARM64_INTRIN_VLD4Q_LANE_U64
  toEnum 2563 = ARM64_INTRIN_VLD4_LANE_P64
  toEnum 2564 = ARM64_INTRIN_VLD4Q_LANE_P64
  toEnum 2565 = ARM64_INTRIN_VLD4_LANE_F64
  toEnum 2566 = ARM64_INTRIN_VLD4Q_LANE_F64
  toEnum 2567 = ARM64_INTRIN_VST2_LANE_S8
  toEnum 2568 = ARM64_INTRIN_VST2_LANE_U8
  toEnum 2569 = ARM64_INTRIN_VST2_LANE_P8
  toEnum 2570 = ARM64_INTRIN_VST3_LANE_S8
  toEnum 2571 = ARM64_INTRIN_VST3_LANE_U8
  toEnum 2572 = ARM64_INTRIN_VST3_LANE_P8
  toEnum 2573 = ARM64_INTRIN_VST4_LANE_S8
  toEnum 2574 = ARM64_INTRIN_VST4_LANE_U8
  toEnum 2575 = ARM64_INTRIN_VST4_LANE_P8
  toEnum 2576 = ARM64_INTRIN_VST2_LANE_S16
  toEnum 2577 = ARM64_INTRIN_VST2Q_LANE_S16
  toEnum 2578 = ARM64_INTRIN_VST2_LANE_S32
  toEnum 2579 = ARM64_INTRIN_VST2Q_LANE_S32
  toEnum 2580 = ARM64_INTRIN_VST2_LANE_U16
  toEnum 2581 = ARM64_INTRIN_VST2Q_LANE_U16
  toEnum 2582 = ARM64_INTRIN_VST2_LANE_U32
  toEnum 2583 = ARM64_INTRIN_VST2Q_LANE_U32
  toEnum 2584 = ARM64_INTRIN_VST2_LANE_F16
  toEnum 2585 = ARM64_INTRIN_VST2Q_LANE_F16
  toEnum 2586 = ARM64_INTRIN_VST2_LANE_F32
  toEnum 2587 = ARM64_INTRIN_VST2Q_LANE_F32
  toEnum 2588 = ARM64_INTRIN_VST2_LANE_P16
  toEnum 2589 = ARM64_INTRIN_VST2Q_LANE_P16
  toEnum 2590 = ARM64_INTRIN_VST2Q_LANE_S8
  toEnum 2591 = ARM64_INTRIN_VST2Q_LANE_U8
  toEnum 2592 = ARM64_INTRIN_VST2Q_LANE_P8
  toEnum 2593 = ARM64_INTRIN_VST2_LANE_S64
  toEnum 2594 = ARM64_INTRIN_VST2Q_LANE_S64
  toEnum 2595 = ARM64_INTRIN_VST2_LANE_U64
  toEnum 2596 = ARM64_INTRIN_VST2Q_LANE_U64
  toEnum 2597 = ARM64_INTRIN_VST2_LANE_P64
  toEnum 2598 = ARM64_INTRIN_VST2Q_LANE_P64
  toEnum 2599 = ARM64_INTRIN_VST2_LANE_F64
  toEnum 2600 = ARM64_INTRIN_VST2Q_LANE_F64
  toEnum 2601 = ARM64_INTRIN_VST3_LANE_S16
  toEnum 2602 = ARM64_INTRIN_VST3Q_LANE_S16
  toEnum 2603 = ARM64_INTRIN_VST3_LANE_S32
  toEnum 2604 = ARM64_INTRIN_VST3Q_LANE_S32
  toEnum 2605 = ARM64_INTRIN_VST3_LANE_U16
  toEnum 2606 = ARM64_INTRIN_VST3Q_LANE_U16
  toEnum 2607 = ARM64_INTRIN_VST3_LANE_U32
  toEnum 2608 = ARM64_INTRIN_VST3Q_LANE_U32
  toEnum 2609 = ARM64_INTRIN_VST3_LANE_F16
  toEnum 2610 = ARM64_INTRIN_VST3Q_LANE_F16
  toEnum 2611 = ARM64_INTRIN_VST3_LANE_F32
  toEnum 2612 = ARM64_INTRIN_VST3Q_LANE_F32
  toEnum 2613 = ARM64_INTRIN_VST3_LANE_P16
  toEnum 2614 = ARM64_INTRIN_VST3Q_LANE_P16
  toEnum 2615 = ARM64_INTRIN_VST3Q_LANE_S8
  toEnum 2616 = ARM64_INTRIN_VST3Q_LANE_U8
  toEnum 2617 = ARM64_INTRIN_VST3Q_LANE_P8
  toEnum 2618 = ARM64_INTRIN_VST3_LANE_S64
  toEnum 2619 = ARM64_INTRIN_VST3Q_LANE_S64
  toEnum 2620 = ARM64_INTRIN_VST3_LANE_U64
  toEnum 2621 = ARM64_INTRIN_VST3Q_LANE_U64
  toEnum 2622 = ARM64_INTRIN_VST3_LANE_P64
  toEnum 2623 = ARM64_INTRIN_VST3Q_LANE_P64
  toEnum 2624 = ARM64_INTRIN_VST3_LANE_F64
  toEnum 2625 = ARM64_INTRIN_VST3Q_LANE_F64
  toEnum 2626 = ARM64_INTRIN_VST4_LANE_S16
  toEnum 2627 = ARM64_INTRIN_VST4Q_LANE_S16
  toEnum 2628 = ARM64_INTRIN_VST4_LANE_S32
  toEnum 2629 = ARM64_INTRIN_VST4Q_LANE_S32
  toEnum 2630 = ARM64_INTRIN_VST4_LANE_U16
  toEnum 2631 = ARM64_INTRIN_VST4Q_LANE_U16
  toEnum 2632 = ARM64_INTRIN_VST4_LANE_U32
  toEnum 2633 = ARM64_INTRIN_VST4Q_LANE_U32
  toEnum 2634 = ARM64_INTRIN_VST4_LANE_F16
  toEnum 2635 = ARM64_INTRIN_VST4Q_LANE_F16
  toEnum 2636 = ARM64_INTRIN_VST4_LANE_F32
  toEnum 2637 = ARM64_INTRIN_VST4Q_LANE_F32
  toEnum 2638 = ARM64_INTRIN_VST4_LANE_P16
  toEnum 2639 = ARM64_INTRIN_VST4Q_LANE_P16
  toEnum 2640 = ARM64_INTRIN_VST4Q_LANE_S8
  toEnum 2641 = ARM64_INTRIN_VST4Q_LANE_U8
  toEnum 2642 = ARM64_INTRIN_VST4Q_LANE_P8
  toEnum 2643 = ARM64_INTRIN_VST4_LANE_S64
  toEnum 2644 = ARM64_INTRIN_VST4Q_LANE_S64
  toEnum 2645 = ARM64_INTRIN_VST4_LANE_U64
  toEnum 2646 = ARM64_INTRIN_VST4Q_LANE_U64
  toEnum 2647 = ARM64_INTRIN_VST4_LANE_P64
  toEnum 2648 = ARM64_INTRIN_VST4Q_LANE_P64
  toEnum 2649 = ARM64_INTRIN_VST4_LANE_F64
  toEnum 2650 = ARM64_INTRIN_VST4Q_LANE_F64
  toEnum 2651 = ARM64_INTRIN_VST1_S8_X2
  toEnum 2652 = ARM64_INTRIN_VST1Q_S8_X2
  toEnum 2653 = ARM64_INTRIN_VST1_S16_X2
  toEnum 2654 = ARM64_INTRIN_VST1Q_S16_X2
  toEnum 2655 = ARM64_INTRIN_VST1_S32_X2
  toEnum 2656 = ARM64_INTRIN_VST1Q_S32_X2
  toEnum 2657 = ARM64_INTRIN_VST1_U8_X2
  toEnum 2658 = ARM64_INTRIN_VST1Q_U8_X2
  toEnum 2659 = ARM64_INTRIN_VST1_U16_X2
  toEnum 2660 = ARM64_INTRIN_VST1Q_U16_X2
  toEnum 2661 = ARM64_INTRIN_VST1_U32_X2
  toEnum 2662 = ARM64_INTRIN_VST1Q_U32_X2
  toEnum 2663 = ARM64_INTRIN_VST1_F16_X2
  toEnum 2664 = ARM64_INTRIN_VST1Q_F16_X2
  toEnum 2665 = ARM64_INTRIN_VST1_F32_X2
  toEnum 2666 = ARM64_INTRIN_VST1Q_F32_X2
  toEnum 2667 = ARM64_INTRIN_VST1_P8_X2
  toEnum 2668 = ARM64_INTRIN_VST1Q_P8_X2
  toEnum 2669 = ARM64_INTRIN_VST1_P16_X2
  toEnum 2670 = ARM64_INTRIN_VST1Q_P16_X2
  toEnum 2671 = ARM64_INTRIN_VST1_S64_X2
  toEnum 2672 = ARM64_INTRIN_VST1_U64_X2
  toEnum 2673 = ARM64_INTRIN_VST1_P64_X2
  toEnum 2674 = ARM64_INTRIN_VST1Q_S64_X2
  toEnum 2675 = ARM64_INTRIN_VST1Q_U64_X2
  toEnum 2676 = ARM64_INTRIN_VST1Q_P64_X2
  toEnum 2677 = ARM64_INTRIN_VST1_F64_X2
  toEnum 2678 = ARM64_INTRIN_VST1Q_F64_X2
  toEnum 2679 = ARM64_INTRIN_VST1_S8_X3
  toEnum 2680 = ARM64_INTRIN_VST1Q_S8_X3
  toEnum 2681 = ARM64_INTRIN_VST1_S16_X3
  toEnum 2682 = ARM64_INTRIN_VST1Q_S16_X3
  toEnum 2683 = ARM64_INTRIN_VST1_S32_X3
  toEnum 2684 = ARM64_INTRIN_VST1Q_S32_X3
  toEnum 2685 = ARM64_INTRIN_VST1_U8_X3
  toEnum 2686 = ARM64_INTRIN_VST1Q_U8_X3
  toEnum 2687 = ARM64_INTRIN_VST1_U16_X3
  toEnum 2688 = ARM64_INTRIN_VST1Q_U16_X3
  toEnum 2689 = ARM64_INTRIN_VST1_U32_X3
  toEnum 2690 = ARM64_INTRIN_VST1Q_U32_X3
  toEnum 2691 = ARM64_INTRIN_VST1_F16_X3
  toEnum 2692 = ARM64_INTRIN_VST1Q_F16_X3
  toEnum 2693 = ARM64_INTRIN_VST1_F32_X3
  toEnum 2694 = ARM64_INTRIN_VST1Q_F32_X3
  toEnum 2695 = ARM64_INTRIN_VST1_P8_X3
  toEnum 2696 = ARM64_INTRIN_VST1Q_P8_X3
  toEnum 2697 = ARM64_INTRIN_VST1_P16_X3
  toEnum 2698 = ARM64_INTRIN_VST1Q_P16_X3
  toEnum 2699 = ARM64_INTRIN_VST1_S64_X3
  toEnum 2700 = ARM64_INTRIN_VST1_U64_X3
  toEnum 2701 = ARM64_INTRIN_VST1_P64_X3
  toEnum 2702 = ARM64_INTRIN_VST1Q_S64_X3
  toEnum 2703 = ARM64_INTRIN_VST1Q_U64_X3
  toEnum 2704 = ARM64_INTRIN_VST1Q_P64_X3
  toEnum 2705 = ARM64_INTRIN_VST1_F64_X3
  toEnum 2706 = ARM64_INTRIN_VST1Q_F64_X3
  toEnum 2707 = ARM64_INTRIN_VST1_S8_X4
  toEnum 2708 = ARM64_INTRIN_VST1Q_S8_X4
  toEnum 2709 = ARM64_INTRIN_VST1_S16_X4
  toEnum 2710 = ARM64_INTRIN_VST1Q_S16_X4
  toEnum 2711 = ARM64_INTRIN_VST1_S32_X4
  toEnum 2712 = ARM64_INTRIN_VST1Q_S32_X4
  toEnum 2713 = ARM64_INTRIN_VST1_U8_X4
  toEnum 2714 = ARM64_INTRIN_VST1Q_U8_X4
  toEnum 2715 = ARM64_INTRIN_VST1_U16_X4
  toEnum 2716 = ARM64_INTRIN_VST1Q_U16_X4
  toEnum 2717 = ARM64_INTRIN_VST1_U32_X4
  toEnum 2718 = ARM64_INTRIN_VST1Q_U32_X4
  toEnum 2719 = ARM64_INTRIN_VST1_F16_X4
  toEnum 2720 = ARM64_INTRIN_VST1Q_F16_X4
  toEnum 2721 = ARM64_INTRIN_VST1_F32_X4
  toEnum 2722 = ARM64_INTRIN_VST1Q_F32_X4
  toEnum 2723 = ARM64_INTRIN_VST1_P8_X4
  toEnum 2724 = ARM64_INTRIN_VST1Q_P8_X4
  toEnum 2725 = ARM64_INTRIN_VST1_P16_X4
  toEnum 2726 = ARM64_INTRIN_VST1Q_P16_X4
  toEnum 2727 = ARM64_INTRIN_VST1_S64_X4
  toEnum 2728 = ARM64_INTRIN_VST1_U64_X4
  toEnum 2729 = ARM64_INTRIN_VST1_P64_X4
  toEnum 2730 = ARM64_INTRIN_VST1Q_S64_X4
  toEnum 2731 = ARM64_INTRIN_VST1Q_U64_X4
  toEnum 2732 = ARM64_INTRIN_VST1Q_P64_X4
  toEnum 2733 = ARM64_INTRIN_VST1_F64_X4
  toEnum 2734 = ARM64_INTRIN_VST1Q_F64_X4
  toEnum 2735 = ARM64_INTRIN_VLD1_S8_X2
  toEnum 2736 = ARM64_INTRIN_VLD1Q_S8_X2
  toEnum 2737 = ARM64_INTRIN_VLD1_S16_X2
  toEnum 2738 = ARM64_INTRIN_VLD1Q_S16_X2
  toEnum 2739 = ARM64_INTRIN_VLD1_S32_X2
  toEnum 2740 = ARM64_INTRIN_VLD1Q_S32_X2
  toEnum 2741 = ARM64_INTRIN_VLD1_U8_X2
  toEnum 2742 = ARM64_INTRIN_VLD1Q_U8_X2
  toEnum 2743 = ARM64_INTRIN_VLD1_U16_X2
  toEnum 2744 = ARM64_INTRIN_VLD1Q_U16_X2
  toEnum 2745 = ARM64_INTRIN_VLD1_U32_X2
  toEnum 2746 = ARM64_INTRIN_VLD1Q_U32_X2
  toEnum 2747 = ARM64_INTRIN_VLD1_F16_X2
  toEnum 2748 = ARM64_INTRIN_VLD1Q_F16_X2
  toEnum 2749 = ARM64_INTRIN_VLD1_F32_X2
  toEnum 2750 = ARM64_INTRIN_VLD1Q_F32_X2
  toEnum 2751 = ARM64_INTRIN_VLD1_P8_X2
  toEnum 2752 = ARM64_INTRIN_VLD1Q_P8_X2
  toEnum 2753 = ARM64_INTRIN_VLD1_P16_X2
  toEnum 2754 = ARM64_INTRIN_VLD1Q_P16_X2
  toEnum 2755 = ARM64_INTRIN_VLD1_S64_X2
  toEnum 2756 = ARM64_INTRIN_VLD1_U64_X2
  toEnum 2757 = ARM64_INTRIN_VLD1_P64_X2
  toEnum 2758 = ARM64_INTRIN_VLD1Q_S64_X2
  toEnum 2759 = ARM64_INTRIN_VLD1Q_U64_X2
  toEnum 2760 = ARM64_INTRIN_VLD1Q_P64_X2
  toEnum 2761 = ARM64_INTRIN_VLD1_F64_X2
  toEnum 2762 = ARM64_INTRIN_VLD1Q_F64_X2
  toEnum 2763 = ARM64_INTRIN_VLD1_S8_X3
  toEnum 2764 = ARM64_INTRIN_VLD1Q_S8_X3
  toEnum 2765 = ARM64_INTRIN_VLD1_S16_X3
  toEnum 2766 = ARM64_INTRIN_VLD1Q_S16_X3
  toEnum 2767 = ARM64_INTRIN_VLD1_S32_X3
  toEnum 2768 = ARM64_INTRIN_VLD1Q_S32_X3
  toEnum 2769 = ARM64_INTRIN_VLD1_U8_X3
  toEnum 2770 = ARM64_INTRIN_VLD1Q_U8_X3
  toEnum 2771 = ARM64_INTRIN_VLD1_U16_X3
  toEnum 2772 = ARM64_INTRIN_VLD1Q_U16_X3
  toEnum 2773 = ARM64_INTRIN_VLD1_U32_X3
  toEnum 2774 = ARM64_INTRIN_VLD1Q_U32_X3
  toEnum 2775 = ARM64_INTRIN_VLD1_F16_X3
  toEnum 2776 = ARM64_INTRIN_VLD1Q_F16_X3
  toEnum 2777 = ARM64_INTRIN_VLD1_F32_X3
  toEnum 2778 = ARM64_INTRIN_VLD1Q_F32_X3
  toEnum 2779 = ARM64_INTRIN_VLD1_P8_X3
  toEnum 2780 = ARM64_INTRIN_VLD1Q_P8_X3
  toEnum 2781 = ARM64_INTRIN_VLD1_P16_X3
  toEnum 2782 = ARM64_INTRIN_VLD1Q_P16_X3
  toEnum 2783 = ARM64_INTRIN_VLD1_S64_X3
  toEnum 2784 = ARM64_INTRIN_VLD1_U64_X3
  toEnum 2785 = ARM64_INTRIN_VLD1_P64_X3
  toEnum 2786 = ARM64_INTRIN_VLD1Q_S64_X3
  toEnum 2787 = ARM64_INTRIN_VLD1Q_U64_X3
  toEnum 2788 = ARM64_INTRIN_VLD1Q_P64_X3
  toEnum 2789 = ARM64_INTRIN_VLD1_F64_X3
  toEnum 2790 = ARM64_INTRIN_VLD1Q_F64_X3
  toEnum 2791 = ARM64_INTRIN_VLD1_S8_X4
  toEnum 2792 = ARM64_INTRIN_VLD1Q_S8_X4
  toEnum 2793 = ARM64_INTRIN_VLD1_S16_X4
  toEnum 2794 = ARM64_INTRIN_VLD1Q_S16_X4
  toEnum 2795 = ARM64_INTRIN_VLD1_S32_X4
  toEnum 2796 = ARM64_INTRIN_VLD1Q_S32_X4
  toEnum 2797 = ARM64_INTRIN_VLD1_U8_X4
  toEnum 2798 = ARM64_INTRIN_VLD1Q_U8_X4
  toEnum 2799 = ARM64_INTRIN_VLD1_U16_X4
  toEnum 2800 = ARM64_INTRIN_VLD1Q_U16_X4
  toEnum 2801 = ARM64_INTRIN_VLD1_U32_X4
  toEnum 2802 = ARM64_INTRIN_VLD1Q_U32_X4
  toEnum 2803 = ARM64_INTRIN_VLD1_F16_X4
  toEnum 2804 = ARM64_INTRIN_VLD1Q_F16_X4
  toEnum 2805 = ARM64_INTRIN_VLD1_F32_X4
  toEnum 2806 = ARM64_INTRIN_VLD1Q_F32_X4
  toEnum 2807 = ARM64_INTRIN_VLD1_P8_X4
  toEnum 2808 = ARM64_INTRIN_VLD1Q_P8_X4
  toEnum 2809 = ARM64_INTRIN_VLD1_P16_X4
  toEnum 2810 = ARM64_INTRIN_VLD1Q_P16_X4
  toEnum 2811 = ARM64_INTRIN_VLD1_S64_X4
  toEnum 2812 = ARM64_INTRIN_VLD1_U64_X4
  toEnum 2813 = ARM64_INTRIN_VLD1_P64_X4
  toEnum 2814 = ARM64_INTRIN_VLD1Q_S64_X4
  toEnum 2815 = ARM64_INTRIN_VLD1Q_U64_X4
  toEnum 2816 = ARM64_INTRIN_VLD1Q_P64_X4
  toEnum 2817 = ARM64_INTRIN_VLD1_F64_X4
  toEnum 2818 = ARM64_INTRIN_VLD1Q_F64_X4
  toEnum 2819 = ARM64_INTRIN_VPADD_S8
  toEnum 2820 = ARM64_INTRIN_VPADD_S16
  toEnum 2821 = ARM64_INTRIN_VPADD_S32
  toEnum 2822 = ARM64_INTRIN_VPADD_U8
  toEnum 2823 = ARM64_INTRIN_VPADD_U16
  toEnum 2824 = ARM64_INTRIN_VPADD_U32
  toEnum 2825 = ARM64_INTRIN_VPADD_F32
  toEnum 2826 = ARM64_INTRIN_VPADDQ_S8
  toEnum 2827 = ARM64_INTRIN_VPADDQ_S16
  toEnum 2828 = ARM64_INTRIN_VPADDQ_S32
  toEnum 2829 = ARM64_INTRIN_VPADDQ_S64
  toEnum 2830 = ARM64_INTRIN_VPADDQ_U8
  toEnum 2831 = ARM64_INTRIN_VPADDQ_U16
  toEnum 2832 = ARM64_INTRIN_VPADDQ_U32
  toEnum 2833 = ARM64_INTRIN_VPADDQ_U64
  toEnum 2834 = ARM64_INTRIN_VPADDQ_F32
  toEnum 2835 = ARM64_INTRIN_VPADDQ_F64
  toEnum 2836 = ARM64_INTRIN_VPADDL_S8
  toEnum 2837 = ARM64_INTRIN_VPADDLQ_S8
  toEnum 2838 = ARM64_INTRIN_VPADDL_S16
  toEnum 2839 = ARM64_INTRIN_VPADDLQ_S16
  toEnum 2840 = ARM64_INTRIN_VPADDL_S32
  toEnum 2841 = ARM64_INTRIN_VPADDLQ_S32
  toEnum 2842 = ARM64_INTRIN_VPADDL_U8
  toEnum 2843 = ARM64_INTRIN_VPADDLQ_U8
  toEnum 2844 = ARM64_INTRIN_VPADDL_U16
  toEnum 2845 = ARM64_INTRIN_VPADDLQ_U16
  toEnum 2846 = ARM64_INTRIN_VPADDL_U32
  toEnum 2847 = ARM64_INTRIN_VPADDLQ_U32
  toEnum 2848 = ARM64_INTRIN_VPADAL_S8
  toEnum 2849 = ARM64_INTRIN_VPADALQ_S8
  toEnum 2850 = ARM64_INTRIN_VPADAL_S16
  toEnum 2851 = ARM64_INTRIN_VPADALQ_S16
  toEnum 2852 = ARM64_INTRIN_VPADAL_S32
  toEnum 2853 = ARM64_INTRIN_VPADALQ_S32
  toEnum 2854 = ARM64_INTRIN_VPADAL_U8
  toEnum 2855 = ARM64_INTRIN_VPADALQ_U8
  toEnum 2856 = ARM64_INTRIN_VPADAL_U16
  toEnum 2857 = ARM64_INTRIN_VPADALQ_U16
  toEnum 2858 = ARM64_INTRIN_VPADAL_U32
  toEnum 2859 = ARM64_INTRIN_VPADALQ_U32
  toEnum 2860 = ARM64_INTRIN_VPMAX_S8
  toEnum 2861 = ARM64_INTRIN_VPMAX_S16
  toEnum 2862 = ARM64_INTRIN_VPMAX_S32
  toEnum 2863 = ARM64_INTRIN_VPMAX_U8
  toEnum 2864 = ARM64_INTRIN_VPMAX_U16
  toEnum 2865 = ARM64_INTRIN_VPMAX_U32
  toEnum 2866 = ARM64_INTRIN_VPMAX_F32
  toEnum 2867 = ARM64_INTRIN_VPMAXQ_S8
  toEnum 2868 = ARM64_INTRIN_VPMAXQ_S16
  toEnum 2869 = ARM64_INTRIN_VPMAXQ_S32
  toEnum 2870 = ARM64_INTRIN_VPMAXQ_U8
  toEnum 2871 = ARM64_INTRIN_VPMAXQ_U16
  toEnum 2872 = ARM64_INTRIN_VPMAXQ_U32
  toEnum 2873 = ARM64_INTRIN_VPMAXQ_F32
  toEnum 2874 = ARM64_INTRIN_VPMAXQ_F64
  toEnum 2875 = ARM64_INTRIN_VPMIN_S8
  toEnum 2876 = ARM64_INTRIN_VPMIN_S16
  toEnum 2877 = ARM64_INTRIN_VPMIN_S32
  toEnum 2878 = ARM64_INTRIN_VPMIN_U8
  toEnum 2879 = ARM64_INTRIN_VPMIN_U16
  toEnum 2880 = ARM64_INTRIN_VPMIN_U32
  toEnum 2881 = ARM64_INTRIN_VPMIN_F32
  toEnum 2882 = ARM64_INTRIN_VPMINQ_S8
  toEnum 2883 = ARM64_INTRIN_VPMINQ_S16
  toEnum 2884 = ARM64_INTRIN_VPMINQ_S32
  toEnum 2885 = ARM64_INTRIN_VPMINQ_U8
  toEnum 2886 = ARM64_INTRIN_VPMINQ_U16
  toEnum 2887 = ARM64_INTRIN_VPMINQ_U32
  toEnum 2888 = ARM64_INTRIN_VPMINQ_F32
  toEnum 2889 = ARM64_INTRIN_VPMINQ_F64
  toEnum 2890 = ARM64_INTRIN_VPMAXNM_F32
  toEnum 2891 = ARM64_INTRIN_VPMAXNMQ_F32
  toEnum 2892 = ARM64_INTRIN_VPMAXNMQ_F64
  toEnum 2893 = ARM64_INTRIN_VPMINNM_F32
  toEnum 2894 = ARM64_INTRIN_VPMINNMQ_F32
  toEnum 2895 = ARM64_INTRIN_VPMINNMQ_F64
  toEnum 2896 = ARM64_INTRIN_VPADDD_S64
  toEnum 2897 = ARM64_INTRIN_VPADDD_U64
  toEnum 2898 = ARM64_INTRIN_VPADDS_F32
  toEnum 2899 = ARM64_INTRIN_VPADDD_F64
  toEnum 2900 = ARM64_INTRIN_VPMAXS_F32
  toEnum 2901 = ARM64_INTRIN_VPMAXQD_F64
  toEnum 2902 = ARM64_INTRIN_VPMINS_F32
  toEnum 2903 = ARM64_INTRIN_VPMINQD_F64
  toEnum 2904 = ARM64_INTRIN_VPMAXNMS_F32
  toEnum 2905 = ARM64_INTRIN_VPMAXNMQD_F64
  toEnum 2906 = ARM64_INTRIN_VPMINNMS_F32
  toEnum 2907 = ARM64_INTRIN_VPMINNMQD_F64
  toEnum 2908 = ARM64_INTRIN_VADDV_S8
  toEnum 2909 = ARM64_INTRIN_VADDVQ_S8
  toEnum 2910 = ARM64_INTRIN_VADDV_S16
  toEnum 2911 = ARM64_INTRIN_VADDVQ_S16
  toEnum 2912 = ARM64_INTRIN_VADDV_S32
  toEnum 2913 = ARM64_INTRIN_VADDVQ_S32
  toEnum 2914 = ARM64_INTRIN_VADDVQ_S64
  toEnum 2915 = ARM64_INTRIN_VADDV_U8
  toEnum 2916 = ARM64_INTRIN_VADDVQ_U8
  toEnum 2917 = ARM64_INTRIN_VADDV_U16
  toEnum 2918 = ARM64_INTRIN_VADDVQ_U16
  toEnum 2919 = ARM64_INTRIN_VADDV_U32
  toEnum 2920 = ARM64_INTRIN_VADDVQ_U32
  toEnum 2921 = ARM64_INTRIN_VADDVQ_U64
  toEnum 2922 = ARM64_INTRIN_VADDV_F32
  toEnum 2923 = ARM64_INTRIN_VADDVQ_F32
  toEnum 2924 = ARM64_INTRIN_VADDVQ_F64
  toEnum 2925 = ARM64_INTRIN_VADDLV_S8
  toEnum 2926 = ARM64_INTRIN_VADDLVQ_S8
  toEnum 2927 = ARM64_INTRIN_VADDLV_S16
  toEnum 2928 = ARM64_INTRIN_VADDLVQ_S16
  toEnum 2929 = ARM64_INTRIN_VADDLV_S32
  toEnum 2930 = ARM64_INTRIN_VADDLVQ_S32
  toEnum 2931 = ARM64_INTRIN_VADDLV_U8
  toEnum 2932 = ARM64_INTRIN_VADDLVQ_U8
  toEnum 2933 = ARM64_INTRIN_VADDLV_U16
  toEnum 2934 = ARM64_INTRIN_VADDLVQ_U16
  toEnum 2935 = ARM64_INTRIN_VADDLV_U32
  toEnum 2936 = ARM64_INTRIN_VADDLVQ_U32
  toEnum 2937 = ARM64_INTRIN_VMAXV_S8
  toEnum 2938 = ARM64_INTRIN_VMAXVQ_S8
  toEnum 2939 = ARM64_INTRIN_VMAXV_S16
  toEnum 2940 = ARM64_INTRIN_VMAXVQ_S16
  toEnum 2941 = ARM64_INTRIN_VMAXV_S32
  toEnum 2942 = ARM64_INTRIN_VMAXVQ_S32
  toEnum 2943 = ARM64_INTRIN_VMAXV_U8
  toEnum 2944 = ARM64_INTRIN_VMAXVQ_U8
  toEnum 2945 = ARM64_INTRIN_VMAXV_U16
  toEnum 2946 = ARM64_INTRIN_VMAXVQ_U16
  toEnum 2947 = ARM64_INTRIN_VMAXV_U32
  toEnum 2948 = ARM64_INTRIN_VMAXVQ_U32
  toEnum 2949 = ARM64_INTRIN_VMAXV_F32
  toEnum 2950 = ARM64_INTRIN_VMAXVQ_F32
  toEnum 2951 = ARM64_INTRIN_VMAXVQ_F64
  toEnum 2952 = ARM64_INTRIN_VMINV_S8
  toEnum 2953 = ARM64_INTRIN_VMINVQ_S8
  toEnum 2954 = ARM64_INTRIN_VMINV_S16
  toEnum 2955 = ARM64_INTRIN_VMINVQ_S16
  toEnum 2956 = ARM64_INTRIN_VMINV_S32
  toEnum 2957 = ARM64_INTRIN_VMINVQ_S32
  toEnum 2958 = ARM64_INTRIN_VMINV_U8
  toEnum 2959 = ARM64_INTRIN_VMINVQ_U8
  toEnum 2960 = ARM64_INTRIN_VMINV_U16
  toEnum 2961 = ARM64_INTRIN_VMINVQ_U16
  toEnum 2962 = ARM64_INTRIN_VMINV_U32
  toEnum 2963 = ARM64_INTRIN_VMINVQ_U32
  toEnum 2964 = ARM64_INTRIN_VMINV_F32
  toEnum 2965 = ARM64_INTRIN_VMINVQ_F32
  toEnum 2966 = ARM64_INTRIN_VMINVQ_F64
  toEnum 2967 = ARM64_INTRIN_VMAXNMV_F32
  toEnum 2968 = ARM64_INTRIN_VMAXNMVQ_F32
  toEnum 2969 = ARM64_INTRIN_VMAXNMVQ_F64
  toEnum 2970 = ARM64_INTRIN_VMINNMV_F32
  toEnum 2971 = ARM64_INTRIN_VMINNMVQ_F32
  toEnum 2972 = ARM64_INTRIN_VMINNMVQ_F64
  toEnum 2973 = ARM64_INTRIN_VEXT_S8
  toEnum 2974 = ARM64_INTRIN_VEXTQ_S8
  toEnum 2975 = ARM64_INTRIN_VEXT_S16
  toEnum 2976 = ARM64_INTRIN_VEXTQ_S16
  toEnum 2977 = ARM64_INTRIN_VEXT_S32
  toEnum 2978 = ARM64_INTRIN_VEXTQ_S32
  toEnum 2979 = ARM64_INTRIN_VEXT_S64
  toEnum 2980 = ARM64_INTRIN_VEXTQ_S64
  toEnum 2981 = ARM64_INTRIN_VEXT_U8
  toEnum 2982 = ARM64_INTRIN_VEXTQ_U8
  toEnum 2983 = ARM64_INTRIN_VEXT_U16
  toEnum 2984 = ARM64_INTRIN_VEXTQ_U16
  toEnum 2985 = ARM64_INTRIN_VEXT_U32
  toEnum 2986 = ARM64_INTRIN_VEXTQ_U32
  toEnum 2987 = ARM64_INTRIN_VEXT_U64
  toEnum 2988 = ARM64_INTRIN_VEXTQ_U64
  toEnum 2989 = ARM64_INTRIN_VEXT_P64
  toEnum 2990 = ARM64_INTRIN_VEXTQ_P64
  toEnum 2991 = ARM64_INTRIN_VEXT_F32
  toEnum 2992 = ARM64_INTRIN_VEXTQ_F32
  toEnum 2993 = ARM64_INTRIN_VEXT_F64
  toEnum 2994 = ARM64_INTRIN_VEXTQ_F64
  toEnum 2995 = ARM64_INTRIN_VEXT_P8
  toEnum 2996 = ARM64_INTRIN_VEXTQ_P8
  toEnum 2997 = ARM64_INTRIN_VEXT_P16
  toEnum 2998 = ARM64_INTRIN_VEXTQ_P16
  toEnum 2999 = ARM64_INTRIN_VREV64_S8
  toEnum 3000 = ARM64_INTRIN_VREV64Q_S8
  toEnum 3001 = ARM64_INTRIN_VREV64_S16
  toEnum 3002 = ARM64_INTRIN_VREV64Q_S16
  toEnum 3003 = ARM64_INTRIN_VREV64_S32
  toEnum 3004 = ARM64_INTRIN_VREV64Q_S32
  toEnum 3005 = ARM64_INTRIN_VREV64_U8
  toEnum 3006 = ARM64_INTRIN_VREV64Q_U8
  toEnum 3007 = ARM64_INTRIN_VREV64_U16
  toEnum 3008 = ARM64_INTRIN_VREV64Q_U16
  toEnum 3009 = ARM64_INTRIN_VREV64_U32
  toEnum 3010 = ARM64_INTRIN_VREV64Q_U32
  toEnum 3011 = ARM64_INTRIN_VREV64_F32
  toEnum 3012 = ARM64_INTRIN_VREV64Q_F32
  toEnum 3013 = ARM64_INTRIN_VREV64_P8
  toEnum 3014 = ARM64_INTRIN_VREV64Q_P8
  toEnum 3015 = ARM64_INTRIN_VREV64_P16
  toEnum 3016 = ARM64_INTRIN_VREV64Q_P16
  toEnum 3017 = ARM64_INTRIN_VREV32_S8
  toEnum 3018 = ARM64_INTRIN_VREV32Q_S8
  toEnum 3019 = ARM64_INTRIN_VREV32_S16
  toEnum 3020 = ARM64_INTRIN_VREV32Q_S16
  toEnum 3021 = ARM64_INTRIN_VREV32_U8
  toEnum 3022 = ARM64_INTRIN_VREV32Q_U8
  toEnum 3023 = ARM64_INTRIN_VREV32_U16
  toEnum 3024 = ARM64_INTRIN_VREV32Q_U16
  toEnum 3025 = ARM64_INTRIN_VREV32_P8
  toEnum 3026 = ARM64_INTRIN_VREV32Q_P8
  toEnum 3027 = ARM64_INTRIN_VREV32_P16
  toEnum 3028 = ARM64_INTRIN_VREV32Q_P16
  toEnum 3029 = ARM64_INTRIN_VREV16_S8
  toEnum 3030 = ARM64_INTRIN_VREV16Q_S8
  toEnum 3031 = ARM64_INTRIN_VREV16_U8
  toEnum 3032 = ARM64_INTRIN_VREV16Q_U8
  toEnum 3033 = ARM64_INTRIN_VREV16_P8
  toEnum 3034 = ARM64_INTRIN_VREV16Q_P8
  toEnum 3035 = ARM64_INTRIN_VZIP1_S8
  toEnum 3036 = ARM64_INTRIN_VZIP1Q_S8
  toEnum 3037 = ARM64_INTRIN_VZIP1_S16
  toEnum 3038 = ARM64_INTRIN_VZIP1Q_S16
  toEnum 3039 = ARM64_INTRIN_VZIP1_S32
  toEnum 3040 = ARM64_INTRIN_VZIP1Q_S32
  toEnum 3041 = ARM64_INTRIN_VZIP1Q_S64
  toEnum 3042 = ARM64_INTRIN_VZIP1_U8
  toEnum 3043 = ARM64_INTRIN_VZIP1Q_U8
  toEnum 3044 = ARM64_INTRIN_VZIP1_U16
  toEnum 3045 = ARM64_INTRIN_VZIP1Q_U16
  toEnum 3046 = ARM64_INTRIN_VZIP1_U32
  toEnum 3047 = ARM64_INTRIN_VZIP1Q_U32
  toEnum 3048 = ARM64_INTRIN_VZIP1Q_U64
  toEnum 3049 = ARM64_INTRIN_VZIP1Q_P64
  toEnum 3050 = ARM64_INTRIN_VZIP1_F32
  toEnum 3051 = ARM64_INTRIN_VZIP1Q_F32
  toEnum 3052 = ARM64_INTRIN_VZIP1Q_F64
  toEnum 3053 = ARM64_INTRIN_VZIP1_P8
  toEnum 3054 = ARM64_INTRIN_VZIP1Q_P8
  toEnum 3055 = ARM64_INTRIN_VZIP1_P16
  toEnum 3056 = ARM64_INTRIN_VZIP1Q_P16
  toEnum 3057 = ARM64_INTRIN_VZIP2_S8
  toEnum 3058 = ARM64_INTRIN_VZIP2Q_S8
  toEnum 3059 = ARM64_INTRIN_VZIP2_S16
  toEnum 3060 = ARM64_INTRIN_VZIP2Q_S16
  toEnum 3061 = ARM64_INTRIN_VZIP2_S32
  toEnum 3062 = ARM64_INTRIN_VZIP2Q_S32
  toEnum 3063 = ARM64_INTRIN_VZIP2Q_S64
  toEnum 3064 = ARM64_INTRIN_VZIP2_U8
  toEnum 3065 = ARM64_INTRIN_VZIP2Q_U8
  toEnum 3066 = ARM64_INTRIN_VZIP2_U16
  toEnum 3067 = ARM64_INTRIN_VZIP2Q_U16
  toEnum 3068 = ARM64_INTRIN_VZIP2_U32
  toEnum 3069 = ARM64_INTRIN_VZIP2Q_U32
  toEnum 3070 = ARM64_INTRIN_VZIP2Q_U64
  toEnum 3071 = ARM64_INTRIN_VZIP2Q_P64
  toEnum 3072 = ARM64_INTRIN_VZIP2_F32
  toEnum 3073 = ARM64_INTRIN_VZIP2Q_F32
  toEnum 3074 = ARM64_INTRIN_VZIP2Q_F64
  toEnum 3075 = ARM64_INTRIN_VZIP2_P8
  toEnum 3076 = ARM64_INTRIN_VZIP2Q_P8
  toEnum 3077 = ARM64_INTRIN_VZIP2_P16
  toEnum 3078 = ARM64_INTRIN_VZIP2Q_P16
  toEnum 3079 = ARM64_INTRIN_VUZP1_S8
  toEnum 3080 = ARM64_INTRIN_VUZP1Q_S8
  toEnum 3081 = ARM64_INTRIN_VUZP1_S16
  toEnum 3082 = ARM64_INTRIN_VUZP1Q_S16
  toEnum 3083 = ARM64_INTRIN_VUZP1_S32
  toEnum 3084 = ARM64_INTRIN_VUZP1Q_S32
  toEnum 3085 = ARM64_INTRIN_VUZP1Q_S64
  toEnum 3086 = ARM64_INTRIN_VUZP1_U8
  toEnum 3087 = ARM64_INTRIN_VUZP1Q_U8
  toEnum 3088 = ARM64_INTRIN_VUZP1_U16
  toEnum 3089 = ARM64_INTRIN_VUZP1Q_U16
  toEnum 3090 = ARM64_INTRIN_VUZP1_U32
  toEnum 3091 = ARM64_INTRIN_VUZP1Q_U32
  toEnum 3092 = ARM64_INTRIN_VUZP1Q_U64
  toEnum 3093 = ARM64_INTRIN_VUZP1Q_P64
  toEnum 3094 = ARM64_INTRIN_VUZP1_F32
  toEnum 3095 = ARM64_INTRIN_VUZP1Q_F32
  toEnum 3096 = ARM64_INTRIN_VUZP1Q_F64
  toEnum 3097 = ARM64_INTRIN_VUZP1_P8
  toEnum 3098 = ARM64_INTRIN_VUZP1Q_P8
  toEnum 3099 = ARM64_INTRIN_VUZP1_P16
  toEnum 3100 = ARM64_INTRIN_VUZP1Q_P16
  toEnum 3101 = ARM64_INTRIN_VUZP2_S8
  toEnum 3102 = ARM64_INTRIN_VUZP2Q_S8
  toEnum 3103 = ARM64_INTRIN_VUZP2_S16
  toEnum 3104 = ARM64_INTRIN_VUZP2Q_S16
  toEnum 3105 = ARM64_INTRIN_VUZP2_S32
  toEnum 3106 = ARM64_INTRIN_VUZP2Q_S32
  toEnum 3107 = ARM64_INTRIN_VUZP2Q_S64
  toEnum 3108 = ARM64_INTRIN_VUZP2_U8
  toEnum 3109 = ARM64_INTRIN_VUZP2Q_U8
  toEnum 3110 = ARM64_INTRIN_VUZP2_U16
  toEnum 3111 = ARM64_INTRIN_VUZP2Q_U16
  toEnum 3112 = ARM64_INTRIN_VUZP2_U32
  toEnum 3113 = ARM64_INTRIN_VUZP2Q_U32
  toEnum 3114 = ARM64_INTRIN_VUZP2Q_U64
  toEnum 3115 = ARM64_INTRIN_VUZP2Q_P64
  toEnum 3116 = ARM64_INTRIN_VUZP2_F32
  toEnum 3117 = ARM64_INTRIN_VUZP2Q_F32
  toEnum 3118 = ARM64_INTRIN_VUZP2Q_F64
  toEnum 3119 = ARM64_INTRIN_VUZP2_P8
  toEnum 3120 = ARM64_INTRIN_VUZP2Q_P8
  toEnum 3121 = ARM64_INTRIN_VUZP2_P16
  toEnum 3122 = ARM64_INTRIN_VUZP2Q_P16
  toEnum 3123 = ARM64_INTRIN_VTRN1_S8
  toEnum 3124 = ARM64_INTRIN_VTRN1Q_S8
  toEnum 3125 = ARM64_INTRIN_VTRN1_S16
  toEnum 3126 = ARM64_INTRIN_VTRN1Q_S16
  toEnum 3127 = ARM64_INTRIN_VTRN1_S32
  toEnum 3128 = ARM64_INTRIN_VTRN1Q_S32
  toEnum 3129 = ARM64_INTRIN_VTRN1Q_S64
  toEnum 3130 = ARM64_INTRIN_VTRN1_U8
  toEnum 3131 = ARM64_INTRIN_VTRN1Q_U8
  toEnum 3132 = ARM64_INTRIN_VTRN1_U16
  toEnum 3133 = ARM64_INTRIN_VTRN1Q_U16
  toEnum 3134 = ARM64_INTRIN_VTRN1_U32
  toEnum 3135 = ARM64_INTRIN_VTRN1Q_U32
  toEnum 3136 = ARM64_INTRIN_VTRN1Q_U64
  toEnum 3137 = ARM64_INTRIN_VTRN1Q_P64
  toEnum 3138 = ARM64_INTRIN_VTRN1_F32
  toEnum 3139 = ARM64_INTRIN_VTRN1Q_F32
  toEnum 3140 = ARM64_INTRIN_VTRN1Q_F64
  toEnum 3141 = ARM64_INTRIN_VTRN1_P8
  toEnum 3142 = ARM64_INTRIN_VTRN1Q_P8
  toEnum 3143 = ARM64_INTRIN_VTRN1_P16
  toEnum 3144 = ARM64_INTRIN_VTRN1Q_P16
  toEnum 3145 = ARM64_INTRIN_VTRN2_S8
  toEnum 3146 = ARM64_INTRIN_VTRN2Q_S8
  toEnum 3147 = ARM64_INTRIN_VTRN2_S16
  toEnum 3148 = ARM64_INTRIN_VTRN2Q_S16
  toEnum 3149 = ARM64_INTRIN_VTRN2_S32
  toEnum 3150 = ARM64_INTRIN_VTRN2Q_S32
  toEnum 3151 = ARM64_INTRIN_VTRN2Q_S64
  toEnum 3152 = ARM64_INTRIN_VTRN2_U8
  toEnum 3153 = ARM64_INTRIN_VTRN2Q_U8
  toEnum 3154 = ARM64_INTRIN_VTRN2_U16
  toEnum 3155 = ARM64_INTRIN_VTRN2Q_U16
  toEnum 3156 = ARM64_INTRIN_VTRN2_U32
  toEnum 3157 = ARM64_INTRIN_VTRN2Q_U32
  toEnum 3158 = ARM64_INTRIN_VTRN2Q_U64
  toEnum 3159 = ARM64_INTRIN_VTRN2Q_P64
  toEnum 3160 = ARM64_INTRIN_VTRN2_F32
  toEnum 3161 = ARM64_INTRIN_VTRN2Q_F32
  toEnum 3162 = ARM64_INTRIN_VTRN2Q_F64
  toEnum 3163 = ARM64_INTRIN_VTRN2_P8
  toEnum 3164 = ARM64_INTRIN_VTRN2Q_P8
  toEnum 3165 = ARM64_INTRIN_VTRN2_P16
  toEnum 3166 = ARM64_INTRIN_VTRN2Q_P16
  toEnum 3167 = ARM64_INTRIN_VTBL1_S8
  toEnum 3168 = ARM64_INTRIN_VTBL1_U8
  toEnum 3169 = ARM64_INTRIN_VTBL1_P8
  toEnum 3170 = ARM64_INTRIN_VTBX1_S8
  toEnum 3171 = ARM64_INTRIN_VTBX1_U8
  toEnum 3172 = ARM64_INTRIN_VTBX1_P8
  toEnum 3173 = ARM64_INTRIN_VTBL2_S8
  toEnum 3174 = ARM64_INTRIN_VTBL2_U8
  toEnum 3175 = ARM64_INTRIN_VTBL2_P8
  toEnum 3176 = ARM64_INTRIN_VTBL3_S8
  toEnum 3177 = ARM64_INTRIN_VTBL3_U8
  toEnum 3178 = ARM64_INTRIN_VTBL3_P8
  toEnum 3179 = ARM64_INTRIN_VTBL4_S8
  toEnum 3180 = ARM64_INTRIN_VTBL4_U8
  toEnum 3181 = ARM64_INTRIN_VTBL4_P8
  toEnum 3182 = ARM64_INTRIN_VTBX2_S8
  toEnum 3183 = ARM64_INTRIN_VTBX2_U8
  toEnum 3184 = ARM64_INTRIN_VTBX2_P8
  toEnum 3185 = ARM64_INTRIN_VTBX3_S8
  toEnum 3186 = ARM64_INTRIN_VTBX3_U8
  toEnum 3187 = ARM64_INTRIN_VTBX3_P8
  toEnum 3188 = ARM64_INTRIN_VTBX4_S8
  toEnum 3189 = ARM64_INTRIN_VTBX4_U8
  toEnum 3190 = ARM64_INTRIN_VTBX4_P8
  toEnum 3191 = ARM64_INTRIN_VQTBL1_S8
  toEnum 3192 = ARM64_INTRIN_VQTBL1Q_S8
  toEnum 3193 = ARM64_INTRIN_VQTBL1_U8
  toEnum 3194 = ARM64_INTRIN_VQTBL1Q_U8
  toEnum 3195 = ARM64_INTRIN_VQTBL1_P8
  toEnum 3196 = ARM64_INTRIN_VQTBL1Q_P8
  toEnum 3197 = ARM64_INTRIN_VQTBX1_S8
  toEnum 3198 = ARM64_INTRIN_VQTBX1Q_S8
  toEnum 3199 = ARM64_INTRIN_VQTBX1_U8
  toEnum 3200 = ARM64_INTRIN_VQTBX1Q_U8
  toEnum 3201 = ARM64_INTRIN_VQTBX1_P8
  toEnum 3202 = ARM64_INTRIN_VQTBX1Q_P8
  toEnum 3203 = ARM64_INTRIN_VQTBL2_S8
  toEnum 3204 = ARM64_INTRIN_VQTBL2Q_S8
  toEnum 3205 = ARM64_INTRIN_VQTBL2_U8
  toEnum 3206 = ARM64_INTRIN_VQTBL2Q_U8
  toEnum 3207 = ARM64_INTRIN_VQTBL2_P8
  toEnum 3208 = ARM64_INTRIN_VQTBL2Q_P8
  toEnum 3209 = ARM64_INTRIN_VQTBL3_S8
  toEnum 3210 = ARM64_INTRIN_VQTBL3Q_S8
  toEnum 3211 = ARM64_INTRIN_VQTBL3_U8
  toEnum 3212 = ARM64_INTRIN_VQTBL3Q_U8
  toEnum 3213 = ARM64_INTRIN_VQTBL3_P8
  toEnum 3214 = ARM64_INTRIN_VQTBL3Q_P8
  toEnum 3215 = ARM64_INTRIN_VQTBL4_S8
  toEnum 3216 = ARM64_INTRIN_VQTBL4Q_S8
  toEnum 3217 = ARM64_INTRIN_VQTBL4_U8
  toEnum 3218 = ARM64_INTRIN_VQTBL4Q_U8
  toEnum 3219 = ARM64_INTRIN_VQTBL4_P8
  toEnum 3220 = ARM64_INTRIN_VQTBL4Q_P8
  toEnum 3221 = ARM64_INTRIN_VQTBX2_S8
  toEnum 3222 = ARM64_INTRIN_VQTBX2Q_S8
  toEnum 3223 = ARM64_INTRIN_VQTBX2_U8
  toEnum 3224 = ARM64_INTRIN_VQTBX2Q_U8
  toEnum 3225 = ARM64_INTRIN_VQTBX2_P8
  toEnum 3226 = ARM64_INTRIN_VQTBX2Q_P8
  toEnum 3227 = ARM64_INTRIN_VQTBX3_S8
  toEnum 3228 = ARM64_INTRIN_VQTBX3Q_S8
  toEnum 3229 = ARM64_INTRIN_VQTBX3_U8
  toEnum 3230 = ARM64_INTRIN_VQTBX3Q_U8
  toEnum 3231 = ARM64_INTRIN_VQTBX3_P8
  toEnum 3232 = ARM64_INTRIN_VQTBX3Q_P8
  toEnum 3233 = ARM64_INTRIN_VQTBX4_S8
  toEnum 3234 = ARM64_INTRIN_VQTBX4Q_S8
  toEnum 3235 = ARM64_INTRIN_VQTBX4_U8
  toEnum 3236 = ARM64_INTRIN_VQTBX4Q_U8
  toEnum 3237 = ARM64_INTRIN_VQTBX4_P8
  toEnum 3238 = ARM64_INTRIN_VQTBX4Q_P8
  toEnum 3239 = ARM64_INTRIN_VGET_LANE_U8
  toEnum 3240 = ARM64_INTRIN_VGET_LANE_U16
  toEnum 3241 = ARM64_INTRIN_VGET_LANE_U32
  toEnum 3242 = ARM64_INTRIN_VGET_LANE_U64
  toEnum 3243 = ARM64_INTRIN_VGET_LANE_P64
  toEnum 3244 = ARM64_INTRIN_VGET_LANE_S8
  toEnum 3245 = ARM64_INTRIN_VGET_LANE_S16
  toEnum 3246 = ARM64_INTRIN_VGET_LANE_S32
  toEnum 3247 = ARM64_INTRIN_VGET_LANE_S64
  toEnum 3248 = ARM64_INTRIN_VGET_LANE_P8
  toEnum 3249 = ARM64_INTRIN_VGET_LANE_P16
  toEnum 3250 = ARM64_INTRIN_VGET_LANE_F32
  toEnum 3251 = ARM64_INTRIN_VGET_LANE_F64
  toEnum 3252 = ARM64_INTRIN_VGETQ_LANE_U8
  toEnum 3253 = ARM64_INTRIN_VGETQ_LANE_U16
  toEnum 3254 = ARM64_INTRIN_VGETQ_LANE_U32
  toEnum 3255 = ARM64_INTRIN_VGETQ_LANE_U64
  toEnum 3256 = ARM64_INTRIN_VGETQ_LANE_P64
  toEnum 3257 = ARM64_INTRIN_VGETQ_LANE_S8
  toEnum 3258 = ARM64_INTRIN_VGETQ_LANE_S16
  toEnum 3259 = ARM64_INTRIN_VGETQ_LANE_S32
  toEnum 3260 = ARM64_INTRIN_VGETQ_LANE_S64
  toEnum 3261 = ARM64_INTRIN_VGETQ_LANE_P8
  toEnum 3262 = ARM64_INTRIN_VGETQ_LANE_P16
  toEnum 3263 = ARM64_INTRIN_VGET_LANE_F16
  toEnum 3264 = ARM64_INTRIN_VGETQ_LANE_F16
  toEnum 3265 = ARM64_INTRIN_VGETQ_LANE_F32
  toEnum 3266 = ARM64_INTRIN_VGETQ_LANE_F64
  toEnum 3267 = ARM64_INTRIN_VSET_LANE_U8
  toEnum 3268 = ARM64_INTRIN_VSET_LANE_U16
  toEnum 3269 = ARM64_INTRIN_VSET_LANE_U32
  toEnum 3270 = ARM64_INTRIN_VSET_LANE_U64
  toEnum 3271 = ARM64_INTRIN_VSET_LANE_P64
  toEnum 3272 = ARM64_INTRIN_VSET_LANE_S8
  toEnum 3273 = ARM64_INTRIN_VSET_LANE_S16
  toEnum 3274 = ARM64_INTRIN_VSET_LANE_S32
  toEnum 3275 = ARM64_INTRIN_VSET_LANE_S64
  toEnum 3276 = ARM64_INTRIN_VSET_LANE_P8
  toEnum 3277 = ARM64_INTRIN_VSET_LANE_P16
  toEnum 3278 = ARM64_INTRIN_VSET_LANE_F16
  toEnum 3279 = ARM64_INTRIN_VSETQ_LANE_F16
  toEnum 3280 = ARM64_INTRIN_VSET_LANE_F32
  toEnum 3281 = ARM64_INTRIN_VSET_LANE_F64
  toEnum 3282 = ARM64_INTRIN_VSETQ_LANE_U8
  toEnum 3283 = ARM64_INTRIN_VSETQ_LANE_U16
  toEnum 3284 = ARM64_INTRIN_VSETQ_LANE_U32
  toEnum 3285 = ARM64_INTRIN_VSETQ_LANE_U64
  toEnum 3286 = ARM64_INTRIN_VSETQ_LANE_P64
  toEnum 3287 = ARM64_INTRIN_VSETQ_LANE_S8
  toEnum 3288 = ARM64_INTRIN_VSETQ_LANE_S16
  toEnum 3289 = ARM64_INTRIN_VSETQ_LANE_S32
  toEnum 3290 = ARM64_INTRIN_VSETQ_LANE_S64
  toEnum 3291 = ARM64_INTRIN_VSETQ_LANE_P8
  toEnum 3292 = ARM64_INTRIN_VSETQ_LANE_P16
  toEnum 3293 = ARM64_INTRIN_VSETQ_LANE_F32
  toEnum 3294 = ARM64_INTRIN_VSETQ_LANE_F64
  toEnum 3295 = ARM64_INTRIN_VRECPXS_F32
  toEnum 3296 = ARM64_INTRIN_VRECPXD_F64
  toEnum 3297 = ARM64_INTRIN_VFMA_N_F32
  toEnum 3298 = ARM64_INTRIN_VFMAQ_N_F32
  toEnum 3299 = ARM64_INTRIN_VFMS_N_F32
  toEnum 3300 = ARM64_INTRIN_VFMSQ_N_F32
  toEnum 3301 = ARM64_INTRIN_VFMA_N_F64
  toEnum 3302 = ARM64_INTRIN_VFMAQ_N_F64
  toEnum 3303 = ARM64_INTRIN_VFMS_N_F64
  toEnum 3304 = ARM64_INTRIN_VFMSQ_N_F64
  toEnum 3305 = ARM64_INTRIN_VTRN_S8
  toEnum 3306 = ARM64_INTRIN_VTRN_S16
  toEnum 3307 = ARM64_INTRIN_VTRN_U8
  toEnum 3308 = ARM64_INTRIN_VTRN_U16
  toEnum 3309 = ARM64_INTRIN_VTRN_P8
  toEnum 3310 = ARM64_INTRIN_VTRN_P16
  toEnum 3311 = ARM64_INTRIN_VTRN_S32
  toEnum 3312 = ARM64_INTRIN_VTRN_F32
  toEnum 3313 = ARM64_INTRIN_VTRN_U32
  toEnum 3314 = ARM64_INTRIN_VTRNQ_S8
  toEnum 3315 = ARM64_INTRIN_VTRNQ_S16
  toEnum 3316 = ARM64_INTRIN_VTRNQ_S32
  toEnum 3317 = ARM64_INTRIN_VTRNQ_F32
  toEnum 3318 = ARM64_INTRIN_VTRNQ_U8
  toEnum 3319 = ARM64_INTRIN_VTRNQ_U16
  toEnum 3320 = ARM64_INTRIN_VTRNQ_U32
  toEnum 3321 = ARM64_INTRIN_VTRNQ_P8
  toEnum 3322 = ARM64_INTRIN_VTRNQ_P16
  toEnum 3323 = ARM64_INTRIN_VZIP_S8
  toEnum 3324 = ARM64_INTRIN_VZIP_S16
  toEnum 3325 = ARM64_INTRIN_VZIP_U8
  toEnum 3326 = ARM64_INTRIN_VZIP_U16
  toEnum 3327 = ARM64_INTRIN_VZIP_P8
  toEnum 3328 = ARM64_INTRIN_VZIP_P16
  toEnum 3329 = ARM64_INTRIN_VZIP_S32
  toEnum 3330 = ARM64_INTRIN_VZIP_F32
  toEnum 3331 = ARM64_INTRIN_VZIP_U32
  toEnum 3332 = ARM64_INTRIN_VZIPQ_S8
  toEnum 3333 = ARM64_INTRIN_VZIPQ_S16
  toEnum 3334 = ARM64_INTRIN_VZIPQ_S32
  toEnum 3335 = ARM64_INTRIN_VZIPQ_F32
  toEnum 3336 = ARM64_INTRIN_VZIPQ_U8
  toEnum 3337 = ARM64_INTRIN_VZIPQ_U16
  toEnum 3338 = ARM64_INTRIN_VZIPQ_U32
  toEnum 3339 = ARM64_INTRIN_VZIPQ_P8
  toEnum 3340 = ARM64_INTRIN_VZIPQ_P16
  toEnum 3341 = ARM64_INTRIN_VUZP_S8
  toEnum 3342 = ARM64_INTRIN_VUZP_S16
  toEnum 3343 = ARM64_INTRIN_VUZP_S32
  toEnum 3344 = ARM64_INTRIN_VUZP_F32
  toEnum 3345 = ARM64_INTRIN_VUZP_U8
  toEnum 3346 = ARM64_INTRIN_VUZP_U16
  toEnum 3347 = ARM64_INTRIN_VUZP_U32
  toEnum 3348 = ARM64_INTRIN_VUZP_P8
  toEnum 3349 = ARM64_INTRIN_VUZP_P16
  toEnum 3350 = ARM64_INTRIN_VUZPQ_S8
  toEnum 3351 = ARM64_INTRIN_VUZPQ_S16
  toEnum 3352 = ARM64_INTRIN_VUZPQ_S32
  toEnum 3353 = ARM64_INTRIN_VUZPQ_F32
  toEnum 3354 = ARM64_INTRIN_VUZPQ_U8
  toEnum 3355 = ARM64_INTRIN_VUZPQ_U16
  toEnum 3356 = ARM64_INTRIN_VUZPQ_U32
  toEnum 3357 = ARM64_INTRIN_VUZPQ_P8
  toEnum 3358 = ARM64_INTRIN_VUZPQ_P16
  toEnum 3359 = ARM64_INTRIN_VLDRQ_P128
  toEnum 3360 = ARM64_INTRIN_VSTRQ_P128
  toEnum 3361 = ARM64_INTRIN_VAESEQ_U8
  toEnum 3362 = ARM64_INTRIN_VAESDQ_U8
  toEnum 3363 = ARM64_INTRIN_VAESMCQ_U8
  toEnum 3364 = ARM64_INTRIN_VAESIMCQ_U8
  toEnum 3365 = ARM64_INTRIN_VSHA1CQ_U32
  toEnum 3366 = ARM64_INTRIN_VSHA1PQ_U32
  toEnum 3367 = ARM64_INTRIN_VSHA1MQ_U32
  toEnum 3368 = ARM64_INTRIN_VSHA1H_U32
  toEnum 3369 = ARM64_INTRIN_VSHA1SU0Q_U32
  toEnum 3370 = ARM64_INTRIN_VSHA1SU1Q_U32
  toEnum 3371 = ARM64_INTRIN_VSHA256HQ_U32
  toEnum 3372 = ARM64_INTRIN_VSHA256H2Q_U32
  toEnum 3373 = ARM64_INTRIN_VSHA256SU0Q_U32
  toEnum 3374 = ARM64_INTRIN_VSHA256SU1Q_U32
  toEnum 3375 = ARM64_INTRIN_VMULL_P64
  toEnum 3376 = ARM64_INTRIN_VMULL_HIGH_P64
  toEnum 3377 = ARM64_INTRIN_VADD_P8
  toEnum 3378 = ARM64_INTRIN_VADD_P16
  toEnum 3379 = ARM64_INTRIN_VADD_P64
  toEnum 3380 = ARM64_INTRIN_VADDQ_P8
  toEnum 3381 = ARM64_INTRIN_VADDQ_P16
  toEnum 3382 = ARM64_INTRIN_VADDQ_P64
  toEnum 3383 = ARM64_INTRIN_VADDQ_P128
  toEnum 3384 = ARM64_INTRIN___CRC32B
  toEnum 3385 = ARM64_INTRIN___CRC32H
  toEnum 3386 = ARM64_INTRIN___CRC32W
  toEnum 3387 = ARM64_INTRIN___CRC32D
  toEnum 3388 = ARM64_INTRIN___CRC32CB
  toEnum 3389 = ARM64_INTRIN___CRC32CH
  toEnum 3390 = ARM64_INTRIN___CRC32CW
  toEnum 3391 = ARM64_INTRIN___CRC32CD
  toEnum 3392 = ARM64_INTRIN_VQRDMLAH_S16
  toEnum 3393 = ARM64_INTRIN_VQRDMLAH_S32
  toEnum 3394 = ARM64_INTRIN_VQRDMLAHQ_S16
  toEnum 3395 = ARM64_INTRIN_VQRDMLAHQ_S32
  toEnum 3396 = ARM64_INTRIN_VQRDMLSH_S16
  toEnum 3397 = ARM64_INTRIN_VQRDMLSH_S32
  toEnum 3398 = ARM64_INTRIN_VQRDMLSHQ_S16
  toEnum 3399 = ARM64_INTRIN_VQRDMLSHQ_S32
  toEnum 3400 = ARM64_INTRIN_VQRDMLAH_LANE_S16
  toEnum 3401 = ARM64_INTRIN_VQRDMLAHQ_LANE_S16
  toEnum 3402 = ARM64_INTRIN_VQRDMLAH_LANEQ_S16
  toEnum 3403 = ARM64_INTRIN_VQRDMLAHQ_LANEQ_S16
  toEnum 3404 = ARM64_INTRIN_VQRDMLAH_LANE_S32
  toEnum 3405 = ARM64_INTRIN_VQRDMLAHQ_LANE_S32
  toEnum 3406 = ARM64_INTRIN_VQRDMLAH_LANEQ_S32
  toEnum 3407 = ARM64_INTRIN_VQRDMLAHQ_LANEQ_S32
  toEnum 3408 = ARM64_INTRIN_VQRDMLSH_LANE_S16
  toEnum 3409 = ARM64_INTRIN_VQRDMLSHQ_LANE_S16
  toEnum 3410 = ARM64_INTRIN_VQRDMLSH_LANEQ_S16
  toEnum 3411 = ARM64_INTRIN_VQRDMLSHQ_LANEQ_S16
  toEnum 3412 = ARM64_INTRIN_VQRDMLSH_LANE_S32
  toEnum 3413 = ARM64_INTRIN_VQRDMLSHQ_LANE_S32
  toEnum 3414 = ARM64_INTRIN_VQRDMLSH_LANEQ_S32
  toEnum 3415 = ARM64_INTRIN_VQRDMLSHQ_LANEQ_S32
  toEnum 3416 = ARM64_INTRIN_VQRDMLAHH_S16
  toEnum 3417 = ARM64_INTRIN_VQRDMLAHS_S32
  toEnum 3418 = ARM64_INTRIN_VQRDMLSHH_S16
  toEnum 3419 = ARM64_INTRIN_VQRDMLSHS_S32
  toEnum 3420 = ARM64_INTRIN_VQRDMLAHH_LANE_S16
  toEnum 3421 = ARM64_INTRIN_VQRDMLAHH_LANEQ_S16
  toEnum 3422 = ARM64_INTRIN_VQRDMLAHS_LANE_S32
  toEnum 3423 = ARM64_INTRIN_VQRDMLAHS_LANEQ_S32
  toEnum 3424 = ARM64_INTRIN_VQRDMLSHH_LANE_S16
  toEnum 3425 = ARM64_INTRIN_VQRDMLSHH_LANEQ_S16
  toEnum 3426 = ARM64_INTRIN_VQRDMLSHS_LANE_S32
  toEnum 3427 = ARM64_INTRIN_VQRDMLSHS_LANEQ_S32
  toEnum 3428 = ARM64_INTRIN_VABSH_F16
  toEnum 3429 = ARM64_INTRIN_VCEQZH_F16
  toEnum 3430 = ARM64_INTRIN_VCGEZH_F16
  toEnum 3431 = ARM64_INTRIN_VCGTZH_F16
  toEnum 3432 = ARM64_INTRIN_VCLEZH_F16
  toEnum 3433 = ARM64_INTRIN_VCLTZH_F16
  toEnum 3434 = ARM64_INTRIN_VCVTH_F16_S16
  toEnum 3435 = ARM64_INTRIN_VCVTH_F16_S32
  toEnum 3436 = ARM64_INTRIN_VCVTH_F16_S64
  toEnum 3437 = ARM64_INTRIN_VCVTH_F16_U16
  toEnum 3438 = ARM64_INTRIN_VCVTH_F16_U32
  toEnum 3439 = ARM64_INTRIN_VCVTH_F16_U64
  toEnum 3440 = ARM64_INTRIN_VCVTH_S16_F16
  toEnum 3441 = ARM64_INTRIN_VCVTH_S32_F16
  toEnum 3442 = ARM64_INTRIN_VCVTH_S64_F16
  toEnum 3443 = ARM64_INTRIN_VCVTH_U16_F16
  toEnum 3444 = ARM64_INTRIN_VCVTH_U32_F16
  toEnum 3445 = ARM64_INTRIN_VCVTH_U64_F16
  toEnum 3446 = ARM64_INTRIN_VCVTAH_S16_F16
  toEnum 3447 = ARM64_INTRIN_VCVTAH_S32_F16
  toEnum 3448 = ARM64_INTRIN_VCVTAH_S64_F16
  toEnum 3449 = ARM64_INTRIN_VCVTAH_U16_F16
  toEnum 3450 = ARM64_INTRIN_VCVTAH_U32_F16
  toEnum 3451 = ARM64_INTRIN_VCVTAH_U64_F16
  toEnum 3452 = ARM64_INTRIN_VCVTMH_S16_F16
  toEnum 3453 = ARM64_INTRIN_VCVTMH_S32_F16
  toEnum 3454 = ARM64_INTRIN_VCVTMH_S64_F16
  toEnum 3455 = ARM64_INTRIN_VCVTMH_U16_F16
  toEnum 3456 = ARM64_INTRIN_VCVTMH_U32_F16
  toEnum 3457 = ARM64_INTRIN_VCVTMH_U64_F16
  toEnum 3458 = ARM64_INTRIN_VCVTNH_S16_F16
  toEnum 3459 = ARM64_INTRIN_VCVTNH_S32_F16
  toEnum 3460 = ARM64_INTRIN_VCVTNH_S64_F16
  toEnum 3461 = ARM64_INTRIN_VCVTNH_U16_F16
  toEnum 3462 = ARM64_INTRIN_VCVTNH_U32_F16
  toEnum 3463 = ARM64_INTRIN_VCVTNH_U64_F16
  toEnum 3464 = ARM64_INTRIN_VCVTPH_S16_F16
  toEnum 3465 = ARM64_INTRIN_VCVTPH_S32_F16
  toEnum 3466 = ARM64_INTRIN_VCVTPH_S64_F16
  toEnum 3467 = ARM64_INTRIN_VCVTPH_U16_F16
  toEnum 3468 = ARM64_INTRIN_VCVTPH_U32_F16
  toEnum 3469 = ARM64_INTRIN_VCVTPH_U64_F16
  toEnum 3470 = ARM64_INTRIN_VNEGH_F16
  toEnum 3471 = ARM64_INTRIN_VRECPEH_F16
  toEnum 3472 = ARM64_INTRIN_VRECPXH_F16
  toEnum 3473 = ARM64_INTRIN_VRNDH_F16
  toEnum 3474 = ARM64_INTRIN_VRNDAH_F16
  toEnum 3475 = ARM64_INTRIN_VRNDIH_F16
  toEnum 3476 = ARM64_INTRIN_VRNDMH_F16
  toEnum 3477 = ARM64_INTRIN_VRNDNH_F16
  toEnum 3478 = ARM64_INTRIN_VRNDPH_F16
  toEnum 3479 = ARM64_INTRIN_VRNDXH_F16
  toEnum 3480 = ARM64_INTRIN_VRSQRTEH_F16
  toEnum 3481 = ARM64_INTRIN_VSQRTH_F16
  toEnum 3482 = ARM64_INTRIN_VADDH_F16
  toEnum 3483 = ARM64_INTRIN_VABDH_F16
  toEnum 3484 = ARM64_INTRIN_VCAGEH_F16
  toEnum 3485 = ARM64_INTRIN_VCAGTH_F16
  toEnum 3486 = ARM64_INTRIN_VCALEH_F16
  toEnum 3487 = ARM64_INTRIN_VCALTH_F16
  toEnum 3488 = ARM64_INTRIN_VCEQH_F16
  toEnum 3489 = ARM64_INTRIN_VCGEH_F16
  toEnum 3490 = ARM64_INTRIN_VCGTH_F16
  toEnum 3491 = ARM64_INTRIN_VCLEH_F16
  toEnum 3492 = ARM64_INTRIN_VCLTH_F16
  toEnum 3493 = ARM64_INTRIN_VCVTH_N_F16_S16
  toEnum 3494 = ARM64_INTRIN_VCVTH_N_F16_S32
  toEnum 3495 = ARM64_INTRIN_VCVTH_N_F16_S64
  toEnum 3496 = ARM64_INTRIN_VCVTH_N_F16_U16
  toEnum 3497 = ARM64_INTRIN_VCVTH_N_S16_F16
  toEnum 3498 = ARM64_INTRIN_VCVTH_N_S32_F16
  toEnum 3499 = ARM64_INTRIN_VCVTH_N_S64_F16
  toEnum 3500 = ARM64_INTRIN_VCVTH_N_U16_F16
  toEnum 3501 = ARM64_INTRIN_VCVTH_N_U32_F16
  toEnum 3502 = ARM64_INTRIN_VCVTH_N_U64_F16
  toEnum 3503 = ARM64_INTRIN_VDIVH_F16
  toEnum 3504 = ARM64_INTRIN_VMAXH_F16
  toEnum 3505 = ARM64_INTRIN_VMAXNMH_F16
  toEnum 3506 = ARM64_INTRIN_VMINH_F16
  toEnum 3507 = ARM64_INTRIN_VMINNMH_F16
  toEnum 3508 = ARM64_INTRIN_VMULH_F16
  toEnum 3509 = ARM64_INTRIN_VMULXH_F16
  toEnum 3510 = ARM64_INTRIN_VRECPSH_F16
  toEnum 3511 = ARM64_INTRIN_VRSQRTSH_F16
  toEnum 3512 = ARM64_INTRIN_VSUBH_F16
  toEnum 3513 = ARM64_INTRIN_VFMAH_F16
  toEnum 3514 = ARM64_INTRIN_VFMSH_F16
  toEnum 3515 = ARM64_INTRIN_VABS_F16
  toEnum 3516 = ARM64_INTRIN_VABSQ_F16
  toEnum 3517 = ARM64_INTRIN_VCEQZ_F16
  toEnum 3518 = ARM64_INTRIN_VCEQZQ_F16
  toEnum 3519 = ARM64_INTRIN_VCGEZ_F16
  toEnum 3520 = ARM64_INTRIN_VCGEZQ_F16
  toEnum 3521 = ARM64_INTRIN_VCGTZ_F16
  toEnum 3522 = ARM64_INTRIN_VCGTZQ_F16
  toEnum 3523 = ARM64_INTRIN_VCLEZ_F16
  toEnum 3524 = ARM64_INTRIN_VCLEZQ_F16
  toEnum 3525 = ARM64_INTRIN_VCLTZ_F16
  toEnum 3526 = ARM64_INTRIN_VCLTZQ_F16
  toEnum 3527 = ARM64_INTRIN_VCVT_F16_S16
  toEnum 3528 = ARM64_INTRIN_VCVTQ_F16_S16
  toEnum 3529 = ARM64_INTRIN_VCVT_F16_U16
  toEnum 3530 = ARM64_INTRIN_VCVTQ_F16_U16
  toEnum 3531 = ARM64_INTRIN_VCVT_S16_F16
  toEnum 3532 = ARM64_INTRIN_VCVTQ_S16_F16
  toEnum 3533 = ARM64_INTRIN_VCVT_U16_F16
  toEnum 3534 = ARM64_INTRIN_VCVTQ_U16_F16
  toEnum 3535 = ARM64_INTRIN_VCVTA_S16_F16
  toEnum 3536 = ARM64_INTRIN_VCVTAQ_S16_F16
  toEnum 3537 = ARM64_INTRIN_VCVTA_U16_F16
  toEnum 3538 = ARM64_INTRIN_VCVTAQ_U16_F16
  toEnum 3539 = ARM64_INTRIN_VCVTM_S16_F16
  toEnum 3540 = ARM64_INTRIN_VCVTMQ_S16_F16
  toEnum 3541 = ARM64_INTRIN_VCVTM_U16_F16
  toEnum 3542 = ARM64_INTRIN_VCVTMQ_U16_F16
  toEnum 3543 = ARM64_INTRIN_VCVTN_S16_F16
  toEnum 3544 = ARM64_INTRIN_VCVTNQ_S16_F16
  toEnum 3545 = ARM64_INTRIN_VCVTN_U16_F16
  toEnum 3546 = ARM64_INTRIN_VCVTNQ_U16_F16
  toEnum 3547 = ARM64_INTRIN_VCVTP_S16_F16
  toEnum 3548 = ARM64_INTRIN_VCVTPQ_S16_F16
  toEnum 3549 = ARM64_INTRIN_VCVTP_U16_F16
  toEnum 3550 = ARM64_INTRIN_VCVTPQ_U16_F16
  toEnum 3551 = ARM64_INTRIN_VNEG_F16
  toEnum 3552 = ARM64_INTRIN_VNEGQ_F16
  toEnum 3553 = ARM64_INTRIN_VRECPE_F16
  toEnum 3554 = ARM64_INTRIN_VRECPEQ_F16
  toEnum 3555 = ARM64_INTRIN_VRND_F16
  toEnum 3556 = ARM64_INTRIN_VRNDQ_F16
  toEnum 3557 = ARM64_INTRIN_VRNDA_F16
  toEnum 3558 = ARM64_INTRIN_VRNDAQ_F16
  toEnum 3559 = ARM64_INTRIN_VRNDI_F16
  toEnum 3560 = ARM64_INTRIN_VRNDIQ_F16
  toEnum 3561 = ARM64_INTRIN_VRNDM_F16
  toEnum 3562 = ARM64_INTRIN_VRNDMQ_F16
  toEnum 3563 = ARM64_INTRIN_VRNDN_F16
  toEnum 3564 = ARM64_INTRIN_VRNDNQ_F16
  toEnum 3565 = ARM64_INTRIN_VRNDP_F16
  toEnum 3566 = ARM64_INTRIN_VRNDPQ_F16
  toEnum 3567 = ARM64_INTRIN_VRNDX_F16
  toEnum 3568 = ARM64_INTRIN_VRNDXQ_F16
  toEnum 3569 = ARM64_INTRIN_VRSQRTE_F16
  toEnum 3570 = ARM64_INTRIN_VRSQRTEQ_F16
  toEnum 3571 = ARM64_INTRIN_VSQRT_F16
  toEnum 3572 = ARM64_INTRIN_VSQRTQ_F16
  toEnum 3573 = ARM64_INTRIN_VADD_F16
  toEnum 3574 = ARM64_INTRIN_VADDQ_F16
  toEnum 3575 = ARM64_INTRIN_VABD_F16
  toEnum 3576 = ARM64_INTRIN_VABDQ_F16
  toEnum 3577 = ARM64_INTRIN_VCAGE_F16
  toEnum 3578 = ARM64_INTRIN_VCAGEQ_F16
  toEnum 3579 = ARM64_INTRIN_VCAGT_F16
  toEnum 3580 = ARM64_INTRIN_VCAGTQ_F16
  toEnum 3581 = ARM64_INTRIN_VCALE_F16
  toEnum 3582 = ARM64_INTRIN_VCALEQ_F16
  toEnum 3583 = ARM64_INTRIN_VCALT_F16
  toEnum 3584 = ARM64_INTRIN_VCALTQ_F16
  toEnum 3585 = ARM64_INTRIN_VCEQ_F16
  toEnum 3586 = ARM64_INTRIN_VCEQQ_F16
  toEnum 3587 = ARM64_INTRIN_VCGE_F16
  toEnum 3588 = ARM64_INTRIN_VCGEQ_F16
  toEnum 3589 = ARM64_INTRIN_VCGT_F16
  toEnum 3590 = ARM64_INTRIN_VCGTQ_F16
  toEnum 3591 = ARM64_INTRIN_VCLE_F16
  toEnum 3592 = ARM64_INTRIN_VCLEQ_F16
  toEnum 3593 = ARM64_INTRIN_VCLT_F16
  toEnum 3594 = ARM64_INTRIN_VCLTQ_F16
  toEnum 3595 = ARM64_INTRIN_VCVT_N_F16_S16
  toEnum 3596 = ARM64_INTRIN_VCVTQ_N_F16_S16
  toEnum 3597 = ARM64_INTRIN_VCVT_N_F16_U16
  toEnum 3598 = ARM64_INTRIN_VCVTQ_N_F16_U16
  toEnum 3599 = ARM64_INTRIN_VCVT_N_S16_F16
  toEnum 3600 = ARM64_INTRIN_VCVTQ_N_S16_F16
  toEnum 3601 = ARM64_INTRIN_VCVT_N_U16_F16
  toEnum 3602 = ARM64_INTRIN_VCVTQ_N_U16_F16
  toEnum 3603 = ARM64_INTRIN_VDIV_F16
  toEnum 3604 = ARM64_INTRIN_VDIVQ_F16
  toEnum 3605 = ARM64_INTRIN_VMAX_F16
  toEnum 3606 = ARM64_INTRIN_VMAXQ_F16
  toEnum 3607 = ARM64_INTRIN_VMAXNM_F16
  toEnum 3608 = ARM64_INTRIN_VMAXNMQ_F16
  toEnum 3609 = ARM64_INTRIN_VMIN_F16
  toEnum 3610 = ARM64_INTRIN_VMINQ_F16
  toEnum 3611 = ARM64_INTRIN_VMINNM_F16
  toEnum 3612 = ARM64_INTRIN_VMINNMQ_F16
  toEnum 3613 = ARM64_INTRIN_VMUL_F16
  toEnum 3614 = ARM64_INTRIN_VMULQ_F16
  toEnum 3615 = ARM64_INTRIN_VMULX_F16
  toEnum 3616 = ARM64_INTRIN_VMULXQ_F16
  toEnum 3617 = ARM64_INTRIN_VPADD_F16
  toEnum 3618 = ARM64_INTRIN_VPADDQ_F16
  toEnum 3619 = ARM64_INTRIN_VPMAX_F16
  toEnum 3620 = ARM64_INTRIN_VPMAXQ_F16
  toEnum 3621 = ARM64_INTRIN_VPMAXNM_F16
  toEnum 3622 = ARM64_INTRIN_VPMAXNMQ_F16
  toEnum 3623 = ARM64_INTRIN_VPMIN_F16
  toEnum 3624 = ARM64_INTRIN_VPMINQ_F16
  toEnum 3625 = ARM64_INTRIN_VPMINNM_F16
  toEnum 3626 = ARM64_INTRIN_VPMINNMQ_F16
  toEnum 3627 = ARM64_INTRIN_VRECPS_F16
  toEnum 3628 = ARM64_INTRIN_VRECPSQ_F16
  toEnum 3629 = ARM64_INTRIN_VRSQRTS_F16
  toEnum 3630 = ARM64_INTRIN_VRSQRTSQ_F16
  toEnum 3631 = ARM64_INTRIN_VSUB_F16
  toEnum 3632 = ARM64_INTRIN_VSUBQ_F16
  toEnum 3633 = ARM64_INTRIN_VFMA_F16
  toEnum 3634 = ARM64_INTRIN_VFMAQ_F16
  toEnum 3635 = ARM64_INTRIN_VFMS_F16
  toEnum 3636 = ARM64_INTRIN_VFMSQ_F16
  toEnum 3637 = ARM64_INTRIN_VFMA_LANE_F16
  toEnum 3638 = ARM64_INTRIN_VFMAQ_LANE_F16
  toEnum 3639 = ARM64_INTRIN_VFMA_LANEQ_F16
  toEnum 3640 = ARM64_INTRIN_VFMAQ_LANEQ_F16
  toEnum 3641 = ARM64_INTRIN_VFMA_N_F16
  toEnum 3642 = ARM64_INTRIN_VFMAQ_N_F16
  toEnum 3643 = ARM64_INTRIN_VFMAH_LANE_F16
  toEnum 3644 = ARM64_INTRIN_VFMAH_LANEQ_F16
  toEnum 3645 = ARM64_INTRIN_VFMS_LANE_F16
  toEnum 3646 = ARM64_INTRIN_VFMSQ_LANE_F16
  toEnum 3647 = ARM64_INTRIN_VFMS_LANEQ_F16
  toEnum 3648 = ARM64_INTRIN_VFMSQ_LANEQ_F16
  toEnum 3649 = ARM64_INTRIN_VFMS_N_F16
  toEnum 3650 = ARM64_INTRIN_VFMSQ_N_F16
  toEnum 3651 = ARM64_INTRIN_VFMSH_LANE_F16
  toEnum 3652 = ARM64_INTRIN_VFMSH_LANEQ_F16
  toEnum 3653 = ARM64_INTRIN_VMUL_LANE_F16
  toEnum 3654 = ARM64_INTRIN_VMULQ_LANE_F16
  toEnum 3655 = ARM64_INTRIN_VMUL_LANEQ_F16
  toEnum 3656 = ARM64_INTRIN_VMULQ_LANEQ_F16
  toEnum 3657 = ARM64_INTRIN_VMUL_N_F16
  toEnum 3658 = ARM64_INTRIN_VMULQ_N_F16
  toEnum 3659 = ARM64_INTRIN_VMULH_LANE_F16
  toEnum 3660 = ARM64_INTRIN_VMULH_LANEQ_F16
  toEnum 3661 = ARM64_INTRIN_VMULX_LANE_F16
  toEnum 3662 = ARM64_INTRIN_VMULXQ_LANE_F16
  toEnum 3663 = ARM64_INTRIN_VMULX_LANEQ_F16
  toEnum 3664 = ARM64_INTRIN_VMULXQ_LANEQ_F16
  toEnum 3665 = ARM64_INTRIN_VMULX_N_F16
  toEnum 3666 = ARM64_INTRIN_VMULXQ_N_F16
  toEnum 3667 = ARM64_INTRIN_VMULXH_LANE_F16
  toEnum 3668 = ARM64_INTRIN_VMULXH_LANEQ_F16
  toEnum 3669 = ARM64_INTRIN_VMAXV_F16
  toEnum 3670 = ARM64_INTRIN_VMAXVQ_F16
  toEnum 3671 = ARM64_INTRIN_VMINV_F16
  toEnum 3672 = ARM64_INTRIN_VMINVQ_F16
  toEnum 3673 = ARM64_INTRIN_VMAXNMV_F16
  toEnum 3674 = ARM64_INTRIN_VMAXNMVQ_F16
  toEnum 3675 = ARM64_INTRIN_VMINNMV_F16
  toEnum 3676 = ARM64_INTRIN_VMINNMVQ_F16
  toEnum 3677 = ARM64_INTRIN_VBSL_F16
  toEnum 3678 = ARM64_INTRIN_VBSLQ_F16
  toEnum 3679 = ARM64_INTRIN_VZIP_F16
  toEnum 3680 = ARM64_INTRIN_VZIPQ_F16
  toEnum 3681 = ARM64_INTRIN_VUZP_F16
  toEnum 3682 = ARM64_INTRIN_VUZPQ_F16
  toEnum 3683 = ARM64_INTRIN_VTRN_F16
  toEnum 3684 = ARM64_INTRIN_VTRNQ_F16
  toEnum 3685 = ARM64_INTRIN_VMOV_N_F16
  toEnum 3686 = ARM64_INTRIN_VMOVQ_N_F16
  toEnum 3687 = ARM64_INTRIN_VDUP_N_F16
  toEnum 3688 = ARM64_INTRIN_VDUPQ_N_F16
  toEnum 3689 = ARM64_INTRIN_VDUP_LANE_F16
  toEnum 3690 = ARM64_INTRIN_VDUPQ_LANE_F16
  toEnum 3691 = ARM64_INTRIN_VEXT_F16
  toEnum 3692 = ARM64_INTRIN_VEXTQ_F16
  toEnum 3693 = ARM64_INTRIN_VREV64_F16
  toEnum 3694 = ARM64_INTRIN_VREV64Q_F16
  toEnum 3695 = ARM64_INTRIN_VZIP1_F16
  toEnum 3696 = ARM64_INTRIN_VZIP1Q_F16
  toEnum 3697 = ARM64_INTRIN_VZIP2_F16
  toEnum 3698 = ARM64_INTRIN_VZIP2Q_F16
  toEnum 3699 = ARM64_INTRIN_VUZP1_F16
  toEnum 3700 = ARM64_INTRIN_VUZP1Q_F16
  toEnum 3701 = ARM64_INTRIN_VUZP2_F16
  toEnum 3702 = ARM64_INTRIN_VUZP2Q_F16
  toEnum 3703 = ARM64_INTRIN_VTRN1_F16
  toEnum 3704 = ARM64_INTRIN_VTRN1Q_F16
  toEnum 3705 = ARM64_INTRIN_VTRN2_F16
  toEnum 3706 = ARM64_INTRIN_VTRN2Q_F16
  toEnum 3707 = ARM64_INTRIN_VDUP_LANEQ_F16
  toEnum 3708 = ARM64_INTRIN_VDUPQ_LANEQ_F16
  toEnum 3709 = ARM64_INTRIN_VDUPH_LANE_F16
  toEnum 3710 = ARM64_INTRIN_VDUPH_LANEQ_F16
  toEnum 3711 = ARM64_INTRIN_VDOT_U32
  toEnum 3712 = ARM64_INTRIN_VDOT_S32
  toEnum 3713 = ARM64_INTRIN_VDOTQ_U32
  toEnum 3714 = ARM64_INTRIN_VDOTQ_S32
  toEnum 3715 = ARM64_INTRIN_VDOT_LANE_U32
  toEnum 3716 = ARM64_INTRIN_VDOT_LANE_S32
  toEnum 3717 = ARM64_INTRIN_VDOTQ_LANEQ_U32
  toEnum 3718 = ARM64_INTRIN_VDOTQ_LANEQ_S32
  toEnum 3719 = ARM64_INTRIN_VDOT_LANEQ_U32
  toEnum 3720 = ARM64_INTRIN_VDOT_LANEQ_S32
  toEnum 3721 = ARM64_INTRIN_VDOTQ_LANE_U32
  toEnum 3722 = ARM64_INTRIN_VDOTQ_LANE_S32
  toEnum 3723 = ARM64_INTRIN_VSHA512HQ_U64
  toEnum 3724 = ARM64_INTRIN_VSHA512H2Q_U64
  toEnum 3725 = ARM64_INTRIN_VSHA512SU0Q_U64
  toEnum 3726 = ARM64_INTRIN_VSHA512SU1Q_U64
  toEnum 3727 = ARM64_INTRIN_VEOR3Q_U8
  toEnum 3728 = ARM64_INTRIN_VEOR3Q_U16
  toEnum 3729 = ARM64_INTRIN_VEOR3Q_U32
  toEnum 3730 = ARM64_INTRIN_VEOR3Q_U64
  toEnum 3731 = ARM64_INTRIN_VEOR3Q_S8
  toEnum 3732 = ARM64_INTRIN_VEOR3Q_S16
  toEnum 3733 = ARM64_INTRIN_VEOR3Q_S32
  toEnum 3734 = ARM64_INTRIN_VEOR3Q_S64
  toEnum 3735 = ARM64_INTRIN_VRAX1Q_U64
  toEnum 3736 = ARM64_INTRIN_VXARQ_U64
  toEnum 3737 = ARM64_INTRIN_VBCAXQ_U8
  toEnum 3738 = ARM64_INTRIN_VBCAXQ_U16
  toEnum 3739 = ARM64_INTRIN_VBCAXQ_U32
  toEnum 3740 = ARM64_INTRIN_VBCAXQ_U64
  toEnum 3741 = ARM64_INTRIN_VBCAXQ_S8
  toEnum 3742 = ARM64_INTRIN_VBCAXQ_S16
  toEnum 3743 = ARM64_INTRIN_VBCAXQ_S32
  toEnum 3744 = ARM64_INTRIN_VBCAXQ_S64
  toEnum 3745 = ARM64_INTRIN_VSM3SS1Q_U32
  toEnum 3746 = ARM64_INTRIN_VSM3TT1AQ_U32
  toEnum 3747 = ARM64_INTRIN_VSM3TT1BQ_U32
  toEnum 3748 = ARM64_INTRIN_VSM3TT2AQ_U32
  toEnum 3749 = ARM64_INTRIN_VSM3TT2BQ_U32
  toEnum 3750 = ARM64_INTRIN_VSM3PARTW1Q_U32
  toEnum 3751 = ARM64_INTRIN_VSM3PARTW2Q_U32
  toEnum 3752 = ARM64_INTRIN_VSM4EQ_U32
  toEnum 3753 = ARM64_INTRIN_VSM4EKEYQ_U32
  toEnum 3754 = ARM64_INTRIN_VFMLAL_LOW_F16
  toEnum 3755 = ARM64_INTRIN_VFMLSL_LOW_F16
  toEnum 3756 = ARM64_INTRIN_VFMLALQ_LOW_F16
  toEnum 3757 = ARM64_INTRIN_VFMLSLQ_LOW_F16
  toEnum 3758 = ARM64_INTRIN_VFMLAL_HIGH_F16
  toEnum 3759 = ARM64_INTRIN_VFMLSL_HIGH_F16
  toEnum 3760 = ARM64_INTRIN_VFMLALQ_HIGH_F16
  toEnum 3761 = ARM64_INTRIN_VFMLSLQ_HIGH_F16
  toEnum 3762 = ARM64_INTRIN_VFMLAL_LANE_LOW_F16
  toEnum 3763 = ARM64_INTRIN_VFMLAL_LANEQ_LOW_F16
  toEnum 3764 = ARM64_INTRIN_VFMLALQ_LANE_LOW_F16
  toEnum 3765 = ARM64_INTRIN_VFMLALQ_LANEQ_LOW_F16
  toEnum 3766 = ARM64_INTRIN_VFMLSL_LANE_LOW_F16
  toEnum 3767 = ARM64_INTRIN_VFMLSL_LANEQ_LOW_F16
  toEnum 3768 = ARM64_INTRIN_VFMLSLQ_LANE_LOW_F16
  toEnum 3769 = ARM64_INTRIN_VFMLSLQ_LANEQ_LOW_F16
  toEnum 3770 = ARM64_INTRIN_VFMLAL_LANE_HIGH_F16
  toEnum 3771 = ARM64_INTRIN_VFMLSL_LANE_HIGH_F16
  toEnum 3772 = ARM64_INTRIN_VFMLALQ_LANE_HIGH_F16
  toEnum 3773 = ARM64_INTRIN_VFMLSLQ_LANE_HIGH_F16
  toEnum 3774 = ARM64_INTRIN_VFMLAL_LANEQ_HIGH_F16
  toEnum 3775 = ARM64_INTRIN_VFMLSL_LANEQ_HIGH_F16
  toEnum 3776 = ARM64_INTRIN_VFMLALQ_LANEQ_HIGH_F16
  toEnum 3777 = ARM64_INTRIN_VFMLSLQ_LANEQ_HIGH_F16
  toEnum 3778 = ARM64_INTRIN_VCADD_ROT90_F16
  toEnum 3779 = ARM64_INTRIN_VCADD_ROT90_F32
  toEnum 3780 = ARM64_INTRIN_VCADDQ_ROT90_F16
  toEnum 3781 = ARM64_INTRIN_VCADDQ_ROT90_F32
  toEnum 3782 = ARM64_INTRIN_VCADDQ_ROT90_F64
  toEnum 3783 = ARM64_INTRIN_VCADD_ROT270_F16
  toEnum 3784 = ARM64_INTRIN_VCADD_ROT270_F32
  toEnum 3785 = ARM64_INTRIN_VCADDQ_ROT270_F16
  toEnum 3786 = ARM64_INTRIN_VCADDQ_ROT270_F32
  toEnum 3787 = ARM64_INTRIN_VCADDQ_ROT270_F64
  toEnum 3788 = ARM64_INTRIN_VCMLA_F16
  toEnum 3789 = ARM64_INTRIN_VCMLA_F32
  toEnum 3790 = ARM64_INTRIN_VCMLA_LANE_F16
  toEnum 3791 = ARM64_INTRIN_VCMLA_LANE_F32
  toEnum 3792 = ARM64_INTRIN_VCMLA_LANEQ_F16
  toEnum 3793 = ARM64_INTRIN_VCMLA_LANEQ_F32
  toEnum 3794 = ARM64_INTRIN_VCMLAQ_F16
  toEnum 3795 = ARM64_INTRIN_VCMLAQ_F32
  toEnum 3796 = ARM64_INTRIN_VCMLAQ_F64
  toEnum 3797 = ARM64_INTRIN_VCMLAQ_LANE_F16
  toEnum 3798 = ARM64_INTRIN_VCMLAQ_LANE_F32
  toEnum 3799 = ARM64_INTRIN_VCMLAQ_LANEQ_F16
  toEnum 3800 = ARM64_INTRIN_VCMLAQ_LANEQ_F32
  toEnum 3801 = ARM64_INTRIN_VCMLA_ROT90_F16
  toEnum 3802 = ARM64_INTRIN_VCMLA_ROT90_F32
  toEnum 3803 = ARM64_INTRIN_VCMLA_ROT90_LANE_F16
  toEnum 3804 = ARM64_INTRIN_VCMLA_ROT90_LANE_F32
  toEnum 3805 = ARM64_INTRIN_VCMLA_ROT90_LANEQ_F16
  toEnum 3806 = ARM64_INTRIN_VCMLA_ROT90_LANEQ_F32
  toEnum 3807 = ARM64_INTRIN_VCMLAQ_ROT90_F16
  toEnum 3808 = ARM64_INTRIN_VCMLAQ_ROT90_F32
  toEnum 3809 = ARM64_INTRIN_VCMLAQ_ROT90_F64
  toEnum 3810 = ARM64_INTRIN_VCMLAQ_ROT90_LANE_F16
  toEnum 3811 = ARM64_INTRIN_VCMLAQ_ROT90_LANE_F32
  toEnum 3812 = ARM64_INTRIN_VCMLAQ_ROT90_LANEQ_F16
  toEnum 3813 = ARM64_INTRIN_VCMLAQ_ROT90_LANEQ_F32
  toEnum 3814 = ARM64_INTRIN_VCMLA_ROT180_F16
  toEnum 3815 = ARM64_INTRIN_VCMLA_ROT180_F32
  toEnum 3816 = ARM64_INTRIN_VCMLA_ROT180_LANE_F16
  toEnum 3817 = ARM64_INTRIN_VCMLA_ROT180_LANE_F32
  toEnum 3818 = ARM64_INTRIN_VCMLA_ROT180_LANEQ_F16
  toEnum 3819 = ARM64_INTRIN_VCMLA_ROT180_LANEQ_F32
  toEnum 3820 = ARM64_INTRIN_VCMLAQ_ROT180_F16
  toEnum 3821 = ARM64_INTRIN_VCMLAQ_ROT180_F32
  toEnum 3822 = ARM64_INTRIN_VCMLAQ_ROT180_F64
  toEnum 3823 = ARM64_INTRIN_VCMLAQ_ROT180_LANE_F16
  toEnum 3824 = ARM64_INTRIN_VCMLAQ_ROT180_LANE_F32
  toEnum 3825 = ARM64_INTRIN_VCMLAQ_ROT180_LANEQ_F16
  toEnum 3826 = ARM64_INTRIN_VCMLAQ_ROT180_LANEQ_F32
  toEnum 3827 = ARM64_INTRIN_VCMLA_ROT270_F16
  toEnum 3828 = ARM64_INTRIN_VCMLA_ROT270_F32
  toEnum 3829 = ARM64_INTRIN_VCMLA_ROT270_LANE_F16
  toEnum 3830 = ARM64_INTRIN_VCMLA_ROT270_LANE_F32
  toEnum 3831 = ARM64_INTRIN_VCMLA_ROT270_LANEQ_F16
  toEnum 3832 = ARM64_INTRIN_VCMLA_ROT270_LANEQ_F32
  toEnum 3833 = ARM64_INTRIN_VCMLAQ_ROT270_F16
  toEnum 3834 = ARM64_INTRIN_VCMLAQ_ROT270_F32
  toEnum 3835 = ARM64_INTRIN_VCMLAQ_ROT270_F64
  toEnum 3836 = ARM64_INTRIN_VCMLAQ_ROT270_LANE_F16
  toEnum 3837 = ARM64_INTRIN_VCMLAQ_ROT270_LANE_F32
  toEnum 3838 = ARM64_INTRIN_VCMLAQ_ROT270_LANEQ_F16
  toEnum 3839 = ARM64_INTRIN_VCMLAQ_ROT270_LANEQ_F32
  toEnum 3840 = ARM64_INTRIN_VRND32Z_F32
  toEnum 3841 = ARM64_INTRIN_VRND32ZQ_F32
  toEnum 3842 = ARM64_INTRIN_VRND32Z_F64
  toEnum 3843 = ARM64_INTRIN_VRND32ZQ_F64
  toEnum 3844 = ARM64_INTRIN_VRND64Z_F32
  toEnum 3845 = ARM64_INTRIN_VRND64ZQ_F32
  toEnum 3846 = ARM64_INTRIN_VRND64Z_F64
  toEnum 3847 = ARM64_INTRIN_VRND64ZQ_F64
  toEnum 3848 = ARM64_INTRIN_VRND32X_F32
  toEnum 3849 = ARM64_INTRIN_VRND32XQ_F32
  toEnum 3850 = ARM64_INTRIN_VRND32X_F64
  toEnum 3851 = ARM64_INTRIN_VRND32XQ_F64
  toEnum 3852 = ARM64_INTRIN_VRND64X_F32
  toEnum 3853 = ARM64_INTRIN_VRND64XQ_F32
  toEnum 3854 = ARM64_INTRIN_VRND64X_F64
  toEnum 3855 = ARM64_INTRIN_VRND64XQ_F64
  toEnum 3856 = ARM64_INTRIN_VMMLAQ_S32
  toEnum 3857 = ARM64_INTRIN_VMMLAQ_U32
  toEnum 3858 = ARM64_INTRIN_VUSMMLAQ_S32
  toEnum 3859 = ARM64_INTRIN_VUSDOT_S32
  toEnum 3860 = ARM64_INTRIN_VUSDOT_LANE_S32
  toEnum 3861 = ARM64_INTRIN_VSUDOT_LANE_S32
  toEnum 3862 = ARM64_INTRIN_VUSDOT_LANEQ_S32
  toEnum 3863 = ARM64_INTRIN_VSUDOT_LANEQ_S32
  toEnum 3864 = ARM64_INTRIN_VUSDOTQ_S32
  toEnum 3865 = ARM64_INTRIN_VUSDOTQ_LANE_S32
  toEnum 3866 = ARM64_INTRIN_VSUDOTQ_LANE_S32
  toEnum 3867 = ARM64_INTRIN_VUSDOTQ_LANEQ_S32
  toEnum 3868 = ARM64_INTRIN_VSUDOTQ_LANEQ_S32
  toEnum 3869 = ARM64_INTRIN_VCREATE_BF16
  toEnum 3870 = ARM64_INTRIN_VDUP_N_BF16
  toEnum 3871 = ARM64_INTRIN_VDUPQ_N_BF16
  toEnum 3872 = ARM64_INTRIN_VDUP_LANE_BF16
  toEnum 3873 = ARM64_INTRIN_VDUPQ_LANE_BF16
  toEnum 3874 = ARM64_INTRIN_VDUP_LANEQ_BF16
  toEnum 3875 = ARM64_INTRIN_VDUPQ_LANEQ_BF16
  toEnum 3876 = ARM64_INTRIN_VCOMBINE_BF16
  toEnum 3877 = ARM64_INTRIN_VGET_HIGH_BF16
  toEnum 3878 = ARM64_INTRIN_VGET_LOW_BF16
  toEnum 3879 = ARM64_INTRIN_VGET_LANE_BF16
  toEnum 3880 = ARM64_INTRIN_VGETQ_LANE_BF16
  toEnum 3881 = ARM64_INTRIN_VSET_LANE_BF16
  toEnum 3882 = ARM64_INTRIN_VSETQ_LANE_BF16
  toEnum 3883 = ARM64_INTRIN_VDUPH_LANE_BF16
  toEnum 3884 = ARM64_INTRIN_VDUPH_LANEQ_BF16
  toEnum 3885 = ARM64_INTRIN_VLD1_BF16
  toEnum 3886 = ARM64_INTRIN_VLD1Q_BF16
  toEnum 3887 = ARM64_INTRIN_VLD1_LANE_BF16
  toEnum 3888 = ARM64_INTRIN_VLD1Q_LANE_BF16
  toEnum 3889 = ARM64_INTRIN_VLD1_DUP_BF16
  toEnum 3890 = ARM64_INTRIN_VLD1Q_DUP_BF16
  toEnum 3891 = ARM64_INTRIN_VST1_BF16
  toEnum 3892 = ARM64_INTRIN_VST1Q_BF16
  toEnum 3893 = ARM64_INTRIN_VST1_LANE_BF16
  toEnum 3894 = ARM64_INTRIN_VST1Q_LANE_BF16
  toEnum 3895 = ARM64_INTRIN_VLD2_BF16
  toEnum 3896 = ARM64_INTRIN_VLD2Q_BF16
  toEnum 3897 = ARM64_INTRIN_VLD3_BF16
  toEnum 3898 = ARM64_INTRIN_VLD3Q_BF16
  toEnum 3899 = ARM64_INTRIN_VLD4_BF16
  toEnum 3900 = ARM64_INTRIN_VLD4Q_BF16
  toEnum 3901 = ARM64_INTRIN_VLD2_DUP_BF16
  toEnum 3902 = ARM64_INTRIN_VLD2Q_DUP_BF16
  toEnum 3903 = ARM64_INTRIN_VLD3_DUP_BF16
  toEnum 3904 = ARM64_INTRIN_VLD3Q_DUP_BF16
  toEnum 3905 = ARM64_INTRIN_VLD4_DUP_BF16
  toEnum 3906 = ARM64_INTRIN_VLD4Q_DUP_BF16
  toEnum 3907 = ARM64_INTRIN_VST2_BF16
  toEnum 3908 = ARM64_INTRIN_VST2Q_BF16
  toEnum 3909 = ARM64_INTRIN_VST3_BF16
  toEnum 3910 = ARM64_INTRIN_VST3Q_BF16
  toEnum 3911 = ARM64_INTRIN_VST4_BF16
  toEnum 3912 = ARM64_INTRIN_VST4Q_BF16
  toEnum 3913 = ARM64_INTRIN_VLD2_LANE_BF16
  toEnum 3914 = ARM64_INTRIN_VLD2Q_LANE_BF16
  toEnum 3915 = ARM64_INTRIN_VLD3_LANE_BF16
  toEnum 3916 = ARM64_INTRIN_VLD3Q_LANE_BF16
  toEnum 3917 = ARM64_INTRIN_VLD4_LANE_BF16
  toEnum 3918 = ARM64_INTRIN_VLD4Q_LANE_BF16
  toEnum 3919 = ARM64_INTRIN_VST2_LANE_BF16
  toEnum 3920 = ARM64_INTRIN_VST2Q_LANE_BF16
  toEnum 3921 = ARM64_INTRIN_VST3_LANE_BF16
  toEnum 3922 = ARM64_INTRIN_VST3Q_LANE_BF16
  toEnum 3923 = ARM64_INTRIN_VST4_LANE_BF16
  toEnum 3924 = ARM64_INTRIN_VST4Q_LANE_BF16
  toEnum 3925 = ARM64_INTRIN_VST1_BF16_X2
  toEnum 3926 = ARM64_INTRIN_VST1Q_BF16_X2
  toEnum 3927 = ARM64_INTRIN_VST1_BF16_X3
  toEnum 3928 = ARM64_INTRIN_VST1Q_BF16_X3
  toEnum 3929 = ARM64_INTRIN_VST1_BF16_X4
  toEnum 3930 = ARM64_INTRIN_VST1Q_BF16_X4
  toEnum 3931 = ARM64_INTRIN_VLD1_BF16_X2
  toEnum 3932 = ARM64_INTRIN_VLD1Q_BF16_X2
  toEnum 3933 = ARM64_INTRIN_VLD1_BF16_X3
  toEnum 3934 = ARM64_INTRIN_VLD1Q_BF16_X3
  toEnum 3935 = ARM64_INTRIN_VLD1_BF16_X4
  toEnum 3936 = ARM64_INTRIN_VLD1Q_BF16_X4
  toEnum 3937 = ARM64_INTRIN_VCVT_F32_BF16
  toEnum 3938 = ARM64_INTRIN_VCVTQ_LOW_F32_BF16
  toEnum 3939 = ARM64_INTRIN_VCVTQ_HIGH_F32_BF16
  toEnum 3940 = ARM64_INTRIN_VCVT_BF16_F32
  toEnum 3941 = ARM64_INTRIN_VCVTQ_LOW_BF16_F32
  toEnum 3942 = ARM64_INTRIN_VCVTQ_HIGH_BF16_F32
  toEnum 3943 = ARM64_INTRIN_VCVTH_BF16_F32
  toEnum 3944 = ARM64_INTRIN_VCVTAH_F32_BF16
  toEnum 3945 = ARM64_INTRIN_VCOPY_LANE_BF16
  toEnum 3946 = ARM64_INTRIN_VCOPYQ_LANE_BF16
  toEnum 3947 = ARM64_INTRIN_VCOPY_LANEQ_BF16
  toEnum 3948 = ARM64_INTRIN_VCOPYQ_LANEQ_BF16
  toEnum 3949 = ARM64_INTRIN_VBFDOT_F32
  toEnum 3950 = ARM64_INTRIN_VBFDOTQ_F32
  toEnum 3951 = ARM64_INTRIN_VBFDOT_LANE_F32
  toEnum 3952 = ARM64_INTRIN_VBFDOTQ_LANEQ_F32
  toEnum 3953 = ARM64_INTRIN_VBFDOT_LANEQ_F32
  toEnum 3954 = ARM64_INTRIN_VBFDOTQ_LANE_F32
  toEnum 3955 = ARM64_INTRIN_VBFMMLAQ_F32
  toEnum 3956 = ARM64_INTRIN_VBFMLALBQ_F32
  toEnum 3957 = ARM64_INTRIN_VBFMLALTQ_F32
  toEnum 3958 = ARM64_INTRIN_VBFMLALBQ_LANE_F32
  toEnum 3959 = ARM64_INTRIN_VBFMLALBQ_LANEQ_F32
  toEnum 3960 = ARM64_INTRIN_VBFMLALTQ_LANE_F32
  toEnum 3961 = ARM64_INTRIN_VBFMLALTQ_LANEQ_F32
  toEnum 3962 = ARM64_INTRIN_VMAX__F32
  toEnum 3963 = ARM64_INTRIN_VMAXNM__F32
  toEnum 3964 = ARM64_INTRIN_VCVTNS_S64_F32
  toEnum 3965 = ARM64_INTRIN_VCVTN_S32_F64
  toEnum 3966 = ARM64_INTRIN_VCVTD_N_F64_S32
  toEnum 3967 = ARM64_INTRIN_VCVTS_N_F32_S64
  toEnum 3968 = ARM64_INTRIN_VCVT_S32_F64
  toEnum 3969 = ARM64_INTRIN_VCVT_U32_F64
  toEnum 3970 = ARM64_INTRIN_VCVTA_S32_F64
  toEnum 3971 = ARM64_INTRIN_VCVTA_U32_F64
  toEnum 3972 = ARM64_INTRIN_VCVTAD_S32_F64
  toEnum 3973 = ARM64_INTRIN_VCVTAD_U32_F64
  toEnum 3974 = ARM64_INTRIN_VCVTAS_N_S32_F32
  toEnum 3975 = ARM64_INTRIN_VCVTAS_N_U32_F32
  toEnum 3976 = ARM64_INTRIN_VCVTD_S32_F64
  toEnum 3977 = ARM64_INTRIN_VCVTD_U32_F64
  toEnum 3978 = ARM64_INTRIN_VCVTM_S32_F64
  toEnum 3979 = ARM64_INTRIN_VCVTM_U32_F64
  toEnum 3980 = ARM64_INTRIN_VCVTMD_S32_F64
  toEnum 3981 = ARM64_INTRIN_VCVTMD_U32_F64
  toEnum 3982 = ARM64_INTRIN_VCVTMS_N_S32_F32
  toEnum 3983 = ARM64_INTRIN_VCVTMS_N_U32_F32
  toEnum 3984 = ARM64_INTRIN_VCVTN_U32_F64
  toEnum 3985 = ARM64_INTRIN_VCVTND_S32_F64
  toEnum 3986 = ARM64_INTRIN_VCVTND_U32_F64
  toEnum 3987 = ARM64_INTRIN_VCVTP_S32_F64
  toEnum 3988 = ARM64_INTRIN_VCVTP_U32_F64
  toEnum 3989 = ARM64_INTRIN_VCVTPD_S32_F64
  toEnum 3990 = ARM64_INTRIN_VCVTPD_U32_F64
  toEnum 3991 = ARM64_INTRIN_VCVTPS_N_S32_F32
  toEnum 3992 = ARM64_INTRIN_VCVTPS_N_U32_F32
  toEnum 3993 = ARM64_INTRIN_VCVTA_N_S64_F64
  toEnum 3994 = ARM64_INTRIN_VCVTA_N_U64_F64
  toEnum 3995 = ARM64_INTRIN_VCVTAD_N_S64_F64
  toEnum 3996 = ARM64_INTRIN_VCVTAD_N_U64_F64
  toEnum 3997 = ARM64_INTRIN_VCVTM_N_S64_F64
  toEnum 3998 = ARM64_INTRIN_VCVTM_N_U64_F64
  toEnum 3999 = ARM64_INTRIN_VCVTMD_N_S64_F64
  toEnum 4000 = ARM64_INTRIN_VCVTMD_N_U64_F64
  toEnum 4001 = ARM64_INTRIN_VCVTP_N_S64_F64
  toEnum 4002 = ARM64_INTRIN_VCVTP_N_U64_F64
  toEnum 4003 = ARM64_INTRIN_VCVTPD_N_S64_F64
  toEnum 4004 = ARM64_INTRIN_VCVTPD_N_U64_F64
  toEnum 4005 = ARM64_INTRIN_VCVTNS_U64_F32
  toEnum 4006 = ARM64_INTRIN_VCVTPS_U64_F32
  toEnum 4007 = ARM64_INTRIN_VCVTPS_S64_F32
  toEnum 4008 = ARM64_INTRIN_VCVTS_S64_F32
  toEnum 4009 = ARM64_INTRIN_VCVTS_U64_F32
  toEnum 4010 = ARM64_INTRIN_VCVTD_N_U64_F32
  toEnum 4011 = ARM64_INTRIN_VCVTD_N_U32_F64
  toEnum 4012 = ARM64_INTRIN_VCVTS_N_U64_F32
  toEnum 4013 = ARM64_INTRIN_VCVTS_N_U32_F64
  toEnum 4014 = ARM64_INTRIN_VCVTS_N_U64_F64
  toEnum 4015 = ARM64_INTRIN_VCVT_U64_F32
  toEnum 4016 = ARM64_INTRIN_NEON_END

data X86Intrinsic = INTRINSIC_F2XM1 | INTRINSIC_FBLD | INTRINSIC_FBST | INTRINSIC_FSIN | INTRINSIC_FCOS | INTRINSIC_FSINCOS | INTRINSIC_FPATAN | INTRINSIC_FPREM | INTRINSIC_FPREM1 | INTRINSIC_FPTAN | INTRINSIC_FSCALE | INTRINSIC_FXAM | INTRINSIC_FXTRACT | INTRINSIC_FYL2X | INTRINSIC_FYL2XP1 | INTRINSIC_XED_IFORM_INVALID | INTRINSIC_XED_IFORM_AAA | INTRINSIC_XED_IFORM_AAD_IMMb | INTRINSIC_XED_IFORM_AADD_MEM32_GPR32 | INTRINSIC_XED_IFORM_AADD_MEM64_GPR64 | INTRINSIC_XED_IFORM_AADD_MEMi32_GPR32i32_APX | INTRINSIC_XED_IFORM_AADD_MEMi64_GPR64i64_APX | INTRINSIC_XED_IFORM_AAM_IMMb | INTRINSIC_XED_IFORM_AAND_MEM32_GPR32 | INTRINSIC_XED_IFORM_AAND_MEM64_GPR64 | INTRINSIC_XED_IFORM_AAND_MEMi32_GPR32i32_APX | INTRINSIC_XED_IFORM_AAND_MEMi64_GPR64i64_APX | INTRINSIC_XED_IFORM_AAS | INTRINSIC_XED_IFORM_ADC_AL_IMMb | INTRINSIC_XED_IFORM_ADC_GPR8_GPR8_10 | INTRINSIC_XED_IFORM_ADC_GPR8_GPR8_12 | INTRINSIC_XED_IFORM_ADC_GPR8_IMMb_80r2 | INTRINSIC_XED_IFORM_ADC_GPR8_IMMb_82r2 | INTRINSIC_XED_IFORM_ADC_GPR8_MEMb | INTRINSIC_XED_IFORM_ADC_GPR8i8_GPR8i8_APX | INTRINSIC_XED_IFORM_ADC_GPR8i8_GPR8i8_GPR8i8_APX | INTRINSIC_XED_IFORM_ADC_GPR8i8_GPR8i8_IMM8_APX | INTRINSIC_XED_IFORM_ADC_GPR8i8_GPR8i8_MEMi8_APX | INTRINSIC_XED_IFORM_ADC_GPR8i8_IMM8_APX | INTRINSIC_XED_IFORM_ADC_GPR8i8_MEMi8_APX | INTRINSIC_XED_IFORM_ADC_GPR8i8_MEMi8_GPR8i8_APX | INTRINSIC_XED_IFORM_ADC_GPR8i8_MEMi8_IMM8_APX | INTRINSIC_XED_IFORM_ADC_GPRv_GPRv_11 | INTRINSIC_XED_IFORM_ADC_GPRv_GPRv_13 | INTRINSIC_XED_IFORM_ADC_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_ADC_GPRv_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_ADC_GPRv_GPRv_IMM8_APX | INTRINSIC_XED_IFORM_ADC_GPRv_GPRv_IMMz_APX | INTRINSIC_XED_IFORM_ADC_GPRv_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_ADC_GPRv_IMM8_APX | INTRINSIC_XED_IFORM_ADC_GPRv_IMMb | INTRINSIC_XED_IFORM_ADC_GPRv_IMMz | INTRINSIC_XED_IFORM_ADC_GPRv_IMMz_APX | INTRINSIC_XED_IFORM_ADC_GPRv_MEMv | INTRINSIC_XED_IFORM_ADC_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_ADC_GPRv_MEMv_GPRv_APX | INTRINSIC_XED_IFORM_ADC_GPRv_MEMv_IMM8_APX | INTRINSIC_XED_IFORM_ADC_GPRv_MEMv_IMMz_APX | INTRINSIC_XED_IFORM_ADC_MEMb_GPR8 | INTRINSIC_XED_IFORM_ADC_MEMb_IMMb_80r2 | INTRINSIC_XED_IFORM_ADC_MEMb_IMMb_82r2 | INTRINSIC_XED_IFORM_ADC_MEMi8_GPR8i8_APX | INTRINSIC_XED_IFORM_ADC_MEMi8_IMM8_APX | INTRINSIC_XED_IFORM_ADC_MEMv_GPRv | INTRINSIC_XED_IFORM_ADC_MEMv_GPRv_APX | INTRINSIC_XED_IFORM_ADC_MEMv_IMM8_APX | INTRINSIC_XED_IFORM_ADC_MEMv_IMMb | INTRINSIC_XED_IFORM_ADC_MEMv_IMMz | INTRINSIC_XED_IFORM_ADC_MEMv_IMMz_APX | INTRINSIC_XED_IFORM_ADC_OrAX_IMMz | INTRINSIC_XED_IFORM_ADCX_GPR32d_GPR32d | INTRINSIC_XED_IFORM_ADCX_GPR32d_MEMd | INTRINSIC_XED_IFORM_ADCX_GPR32i32_GPR32i32_APX | INTRINSIC_XED_IFORM_ADCX_GPR32i32_GPR32i32_GPR32i32_APX | INTRINSIC_XED_IFORM_ADCX_GPR32i32_GPR32i32_MEMi32_APX | INTRINSIC_XED_IFORM_ADCX_GPR32i32_MEMi32_APX | INTRINSIC_XED_IFORM_ADCX_GPR64i64_GPR64i64_APX | INTRINSIC_XED_IFORM_ADCX_GPR64i64_GPR64i64_GPR64i64_APX | INTRINSIC_XED_IFORM_ADCX_GPR64i64_GPR64i64_MEMi64_APX | INTRINSIC_XED_IFORM_ADCX_GPR64i64_MEMi64_APX | INTRINSIC_XED_IFORM_ADCX_GPR64q_GPR64q | INTRINSIC_XED_IFORM_ADCX_GPR64q_MEMq | INTRINSIC_XED_IFORM_ADC_LOCK_MEMb_GPR8 | INTRINSIC_XED_IFORM_ADC_LOCK_MEMb_IMMb_80r2 | INTRINSIC_XED_IFORM_ADC_LOCK_MEMb_IMMb_82r2 | INTRINSIC_XED_IFORM_ADC_LOCK_MEMv_GPRv | INTRINSIC_XED_IFORM_ADC_LOCK_MEMv_IMMb | INTRINSIC_XED_IFORM_ADC_LOCK_MEMv_IMMz | INTRINSIC_XED_IFORM_ADD_AL_IMMb | INTRINSIC_XED_IFORM_ADD_GPR8_GPR8_00 | INTRINSIC_XED_IFORM_ADD_GPR8_GPR8_02 | INTRINSIC_XED_IFORM_ADD_GPR8_IMMb_80r0 | INTRINSIC_XED_IFORM_ADD_GPR8_IMMb_82r0 | INTRINSIC_XED_IFORM_ADD_GPR8_MEMb | INTRINSIC_XED_IFORM_ADD_GPR8i8_GPR8i8_APX | INTRINSIC_XED_IFORM_ADD_GPR8i8_GPR8i8_GPR8i8_APX | INTRINSIC_XED_IFORM_ADD_GPR8i8_GPR8i8_IMM8_APX | INTRINSIC_XED_IFORM_ADD_GPR8i8_GPR8i8_MEMi8_APX | INTRINSIC_XED_IFORM_ADD_GPR8i8_IMM8_APX | INTRINSIC_XED_IFORM_ADD_GPR8i8_MEMi8_APX | INTRINSIC_XED_IFORM_ADD_GPR8i8_MEMi8_GPR8i8_APX | INTRINSIC_XED_IFORM_ADD_GPR8i8_MEMi8_IMM8_APX | INTRINSIC_XED_IFORM_ADD_GPRv_GPRv_01 | INTRINSIC_XED_IFORM_ADD_GPRv_GPRv_03 | INTRINSIC_XED_IFORM_ADD_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_ADD_GPRv_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_ADD_GPRv_GPRv_IMM8_APX | INTRINSIC_XED_IFORM_ADD_GPRv_GPRv_IMMz_APX | INTRINSIC_XED_IFORM_ADD_GPRv_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_ADD_GPRv_IMM8_APX | INTRINSIC_XED_IFORM_ADD_GPRv_IMMb | INTRINSIC_XED_IFORM_ADD_GPRv_IMMz | INTRINSIC_XED_IFORM_ADD_GPRv_IMMz_APX | INTRINSIC_XED_IFORM_ADD_GPRv_MEMv | INTRINSIC_XED_IFORM_ADD_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_ADD_GPRv_MEMv_GPRv_APX | INTRINSIC_XED_IFORM_ADD_GPRv_MEMv_IMM8_APX | INTRINSIC_XED_IFORM_ADD_GPRv_MEMv_IMMz_APX | INTRINSIC_XED_IFORM_ADD_MEMb_GPR8 | INTRINSIC_XED_IFORM_ADD_MEMb_IMMb_80r0 | INTRINSIC_XED_IFORM_ADD_MEMb_IMMb_82r0 | INTRINSIC_XED_IFORM_ADD_MEMi8_GPR8i8_APX | INTRINSIC_XED_IFORM_ADD_MEMi8_IMM8_APX | INTRINSIC_XED_IFORM_ADD_MEMv_GPRv | INTRINSIC_XED_IFORM_ADD_MEMv_GPRv_APX | INTRINSIC_XED_IFORM_ADD_MEMv_IMM8_APX | INTRINSIC_XED_IFORM_ADD_MEMv_IMMb | INTRINSIC_XED_IFORM_ADD_MEMv_IMMz | INTRINSIC_XED_IFORM_ADD_MEMv_IMMz_APX | INTRINSIC_XED_IFORM_ADD_OrAX_IMMz | INTRINSIC_XED_IFORM_ADDPD_XMMpd_MEMpd | INTRINSIC_XED_IFORM_ADDPD_XMMpd_XMMpd | INTRINSIC_XED_IFORM_ADDPS_XMMps_MEMps | INTRINSIC_XED_IFORM_ADDPS_XMMps_XMMps | INTRINSIC_XED_IFORM_ADDSD_XMMsd_MEMsd | INTRINSIC_XED_IFORM_ADDSD_XMMsd_XMMsd | INTRINSIC_XED_IFORM_ADDSS_XMMss_MEMss | INTRINSIC_XED_IFORM_ADDSS_XMMss_XMMss | INTRINSIC_XED_IFORM_ADDSUBPD_XMMpd_MEMpd | INTRINSIC_XED_IFORM_ADDSUBPD_XMMpd_XMMpd | INTRINSIC_XED_IFORM_ADDSUBPS_XMMps_MEMps | INTRINSIC_XED_IFORM_ADDSUBPS_XMMps_XMMps | INTRINSIC_XED_IFORM_ADD_LOCK_MEMb_GPR8 | INTRINSIC_XED_IFORM_ADD_LOCK_MEMb_IMMb_80r0 | INTRINSIC_XED_IFORM_ADD_LOCK_MEMb_IMMb_82r0 | INTRINSIC_XED_IFORM_ADD_LOCK_MEMv_GPRv | INTRINSIC_XED_IFORM_ADD_LOCK_MEMv_IMMb | INTRINSIC_XED_IFORM_ADD_LOCK_MEMv_IMMz | INTRINSIC_XED_IFORM_ADOX_GPR32d_GPR32d | INTRINSIC_XED_IFORM_ADOX_GPR32d_MEMd | INTRINSIC_XED_IFORM_ADOX_GPR32i32_GPR32i32_APX | INTRINSIC_XED_IFORM_ADOX_GPR32i32_GPR32i32_GPR32i32_APX | INTRINSIC_XED_IFORM_ADOX_GPR32i32_GPR32i32_MEMi32_APX | INTRINSIC_XED_IFORM_ADOX_GPR32i32_MEMi32_APX | INTRINSIC_XED_IFORM_ADOX_GPR64i64_GPR64i64_APX | INTRINSIC_XED_IFORM_ADOX_GPR64i64_GPR64i64_GPR64i64_APX | INTRINSIC_XED_IFORM_ADOX_GPR64i64_GPR64i64_MEMi64_APX | INTRINSIC_XED_IFORM_ADOX_GPR64i64_MEMi64_APX | INTRINSIC_XED_IFORM_ADOX_GPR64q_GPR64q | INTRINSIC_XED_IFORM_ADOX_GPR64q_MEMq | INTRINSIC_XED_IFORM_AESDEC_XMMdq_MEMdq | INTRINSIC_XED_IFORM_AESDEC_XMMdq_XMMdq | INTRINSIC_XED_IFORM_AESDEC128KL_XMMu8_MEMu8 | INTRINSIC_XED_IFORM_AESDEC256KL_XMMu8_MEMu8 | INTRINSIC_XED_IFORM_AESDECLAST_XMMdq_MEMdq | INTRINSIC_XED_IFORM_AESDECLAST_XMMdq_XMMdq | INTRINSIC_XED_IFORM_AESDECWIDE128KL_MEMu8 | INTRINSIC_XED_IFORM_AESDECWIDE256KL_MEMu8 | INTRINSIC_XED_IFORM_AESENC_XMMdq_MEMdq | INTRINSIC_XED_IFORM_AESENC_XMMdq_XMMdq | INTRINSIC_XED_IFORM_AESENC128KL_XMMu8_MEMu8 | INTRINSIC_XED_IFORM_AESENC256KL_XMMu8_MEMu8 | INTRINSIC_XED_IFORM_AESENCLAST_XMMdq_MEMdq | INTRINSIC_XED_IFORM_AESENCLAST_XMMdq_XMMdq | INTRINSIC_XED_IFORM_AESENCWIDE128KL_MEMu8 | INTRINSIC_XED_IFORM_AESENCWIDE256KL_MEMu8 | INTRINSIC_XED_IFORM_AESIMC_XMMdq_MEMdq | INTRINSIC_XED_IFORM_AESIMC_XMMdq_XMMdq | INTRINSIC_XED_IFORM_AESKEYGENASSIST_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_AESKEYGENASSIST_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_AND_AL_IMMb | INTRINSIC_XED_IFORM_AND_GPR8_GPR8_20 | INTRINSIC_XED_IFORM_AND_GPR8_GPR8_22 | INTRINSIC_XED_IFORM_AND_GPR8_IMMb_80r4 | INTRINSIC_XED_IFORM_AND_GPR8_IMMb_82r4 | INTRINSIC_XED_IFORM_AND_GPR8_MEMb | INTRINSIC_XED_IFORM_AND_GPR8i8_GPR8i8_APX | INTRINSIC_XED_IFORM_AND_GPR8i8_GPR8i8_GPR8i8_APX | INTRINSIC_XED_IFORM_AND_GPR8i8_GPR8i8_IMM8_APX | INTRINSIC_XED_IFORM_AND_GPR8i8_GPR8i8_MEMi8_APX | INTRINSIC_XED_IFORM_AND_GPR8i8_IMM8_APX | INTRINSIC_XED_IFORM_AND_GPR8i8_MEMi8_APX | INTRINSIC_XED_IFORM_AND_GPR8i8_MEMi8_GPR8i8_APX | INTRINSIC_XED_IFORM_AND_GPR8i8_MEMi8_IMM8_APX | INTRINSIC_XED_IFORM_AND_GPRv_GPRv_21 | INTRINSIC_XED_IFORM_AND_GPRv_GPRv_23 | INTRINSIC_XED_IFORM_AND_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_AND_GPRv_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_AND_GPRv_GPRv_IMM8_APX | INTRINSIC_XED_IFORM_AND_GPRv_GPRv_IMMz_APX | INTRINSIC_XED_IFORM_AND_GPRv_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_AND_GPRv_IMM8_APX | INTRINSIC_XED_IFORM_AND_GPRv_IMMb | INTRINSIC_XED_IFORM_AND_GPRv_IMMz | INTRINSIC_XED_IFORM_AND_GPRv_IMMz_APX | INTRINSIC_XED_IFORM_AND_GPRv_MEMv | INTRINSIC_XED_IFORM_AND_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_AND_GPRv_MEMv_GPRv_APX | INTRINSIC_XED_IFORM_AND_GPRv_MEMv_IMM8_APX | INTRINSIC_XED_IFORM_AND_GPRv_MEMv_IMMz_APX | INTRINSIC_XED_IFORM_AND_MEMb_GPR8 | INTRINSIC_XED_IFORM_AND_MEMb_IMMb_80r4 | INTRINSIC_XED_IFORM_AND_MEMb_IMMb_82r4 | INTRINSIC_XED_IFORM_AND_MEMi8_GPR8i8_APX | INTRINSIC_XED_IFORM_AND_MEMi8_IMM8_APX | INTRINSIC_XED_IFORM_AND_MEMv_GPRv | INTRINSIC_XED_IFORM_AND_MEMv_GPRv_APX | INTRINSIC_XED_IFORM_AND_MEMv_IMM8_APX | INTRINSIC_XED_IFORM_AND_MEMv_IMMb | INTRINSIC_XED_IFORM_AND_MEMv_IMMz | INTRINSIC_XED_IFORM_AND_MEMv_IMMz_APX | INTRINSIC_XED_IFORM_AND_OrAX_IMMz | INTRINSIC_XED_IFORM_ANDN_GPR32d_GPR32d_GPR32d | INTRINSIC_XED_IFORM_ANDN_GPR32d_GPR32d_MEMd | INTRINSIC_XED_IFORM_ANDN_GPR32i32_GPR32i32_GPR32i32_APX | INTRINSIC_XED_IFORM_ANDN_GPR32i32_GPR32i32_MEMi32_APX | INTRINSIC_XED_IFORM_ANDN_GPR64i64_GPR64i64_GPR64i64_APX | INTRINSIC_XED_IFORM_ANDN_GPR64i64_GPR64i64_MEMi64_APX | INTRINSIC_XED_IFORM_ANDN_GPR64q_GPR64q_GPR64q | INTRINSIC_XED_IFORM_ANDN_GPR64q_GPR64q_MEMq | INTRINSIC_XED_IFORM_ANDNPD_XMMxuq_MEMxuq | INTRINSIC_XED_IFORM_ANDNPD_XMMxuq_XMMxuq | INTRINSIC_XED_IFORM_ANDNPS_XMMxud_MEMxud | INTRINSIC_XED_IFORM_ANDNPS_XMMxud_XMMxud | INTRINSIC_XED_IFORM_ANDPD_XMMxuq_MEMxuq | INTRINSIC_XED_IFORM_ANDPD_XMMxuq_XMMxuq | INTRINSIC_XED_IFORM_ANDPS_XMMxud_MEMxud | INTRINSIC_XED_IFORM_ANDPS_XMMxud_XMMxud | INTRINSIC_XED_IFORM_AND_LOCK_MEMb_GPR8 | INTRINSIC_XED_IFORM_AND_LOCK_MEMb_IMMb_80r4 | INTRINSIC_XED_IFORM_AND_LOCK_MEMb_IMMb_82r4 | INTRINSIC_XED_IFORM_AND_LOCK_MEMv_GPRv | INTRINSIC_XED_IFORM_AND_LOCK_MEMv_IMMb | INTRINSIC_XED_IFORM_AND_LOCK_MEMv_IMMz | INTRINSIC_XED_IFORM_AOR_MEM32_GPR32 | INTRINSIC_XED_IFORM_AOR_MEM64_GPR64 | INTRINSIC_XED_IFORM_AOR_MEMi32_GPR32i32_APX | INTRINSIC_XED_IFORM_AOR_MEMi64_GPR64i64_APX | INTRINSIC_XED_IFORM_ARPL_GPR16_GPR16 | INTRINSIC_XED_IFORM_ARPL_MEMw_GPR16 | INTRINSIC_XED_IFORM_AXOR_MEM32_GPR32 | INTRINSIC_XED_IFORM_AXOR_MEM64_GPR64 | INTRINSIC_XED_IFORM_AXOR_MEMi32_GPR32i32_APX | INTRINSIC_XED_IFORM_AXOR_MEMi64_GPR64i64_APX | INTRINSIC_XED_IFORM_BEXTR_GPR32d_GPR32d_GPR32d | INTRINSIC_XED_IFORM_BEXTR_GPR32d_MEMd_GPR32d | INTRINSIC_XED_IFORM_BEXTR_GPR32i32_GPR32i32_GPR32i32_APX | INTRINSIC_XED_IFORM_BEXTR_GPR32i32_MEMi32_GPR32i32_APX | INTRINSIC_XED_IFORM_BEXTR_GPR64i64_GPR64i64_GPR64i64_APX | INTRINSIC_XED_IFORM_BEXTR_GPR64i64_MEMi64_GPR64i64_APX | INTRINSIC_XED_IFORM_BEXTR_GPR64q_GPR64q_GPR64q | INTRINSIC_XED_IFORM_BEXTR_GPR64q_MEMq_GPR64q | INTRINSIC_XED_IFORM_BEXTR_XOP_GPR32d_GPR32d_IMMd | INTRINSIC_XED_IFORM_BEXTR_XOP_GPR32d_MEMd_IMMd | INTRINSIC_XED_IFORM_BEXTR_XOP_GPRyy_GPRyy_IMMd | INTRINSIC_XED_IFORM_BEXTR_XOP_GPRyy_MEMy_IMMd | INTRINSIC_XED_IFORM_BLCFILL_GPR32d_GPR32d | INTRINSIC_XED_IFORM_BLCFILL_GPR32d_MEMd | INTRINSIC_XED_IFORM_BLCFILL_GPRyy_GPRyy | INTRINSIC_XED_IFORM_BLCFILL_GPRyy_MEMy | INTRINSIC_XED_IFORM_BLCI_GPR32d_GPR32d | INTRINSIC_XED_IFORM_BLCI_GPR32d_MEMd | INTRINSIC_XED_IFORM_BLCI_GPRyy_GPRyy | INTRINSIC_XED_IFORM_BLCI_GPRyy_MEMy | INTRINSIC_XED_IFORM_BLCIC_GPR32d_GPR32d | INTRINSIC_XED_IFORM_BLCIC_GPR32d_MEMd | INTRINSIC_XED_IFORM_BLCIC_GPRyy_GPRyy | INTRINSIC_XED_IFORM_BLCIC_GPRyy_MEMy | INTRINSIC_XED_IFORM_BLCMSK_GPR32d_GPR32d | INTRINSIC_XED_IFORM_BLCMSK_GPR32d_MEMd | INTRINSIC_XED_IFORM_BLCMSK_GPRyy_GPRyy | INTRINSIC_XED_IFORM_BLCMSK_GPRyy_MEMy | INTRINSIC_XED_IFORM_BLCS_GPR32d_GPR32d | INTRINSIC_XED_IFORM_BLCS_GPR32d_MEMd | INTRINSIC_XED_IFORM_BLCS_GPRyy_GPRyy | INTRINSIC_XED_IFORM_BLCS_GPRyy_MEMy | INTRINSIC_XED_IFORM_BLENDPD_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_BLENDPD_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_BLENDPS_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_BLENDPS_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_BLENDVPD_XMMdq_MEMdq | INTRINSIC_XED_IFORM_BLENDVPD_XMMdq_XMMdq | INTRINSIC_XED_IFORM_BLENDVPS_XMMdq_MEMdq | INTRINSIC_XED_IFORM_BLENDVPS_XMMdq_XMMdq | INTRINSIC_XED_IFORM_BLSFILL_GPR32d_GPR32d | INTRINSIC_XED_IFORM_BLSFILL_GPR32d_MEMd | INTRINSIC_XED_IFORM_BLSFILL_GPRyy_GPRyy | INTRINSIC_XED_IFORM_BLSFILL_GPRyy_MEMy | INTRINSIC_XED_IFORM_BLSI_GPR32d_GPR32d | INTRINSIC_XED_IFORM_BLSI_GPR32d_MEMd | INTRINSIC_XED_IFORM_BLSI_GPR32i32_GPR32i32_APX | INTRINSIC_XED_IFORM_BLSI_GPR32i32_MEMi32_APX | INTRINSIC_XED_IFORM_BLSI_GPR64i64_GPR64i64_APX | INTRINSIC_XED_IFORM_BLSI_GPR64i64_MEMi64_APX | INTRINSIC_XED_IFORM_BLSI_GPR64q_GPR64q | INTRINSIC_XED_IFORM_BLSI_GPR64q_MEMq | INTRINSIC_XED_IFORM_BLSIC_GPR32d_GPR32d | INTRINSIC_XED_IFORM_BLSIC_GPR32d_MEMd | INTRINSIC_XED_IFORM_BLSIC_GPRyy_GPRyy | INTRINSIC_XED_IFORM_BLSIC_GPRyy_MEMy | INTRINSIC_XED_IFORM_BLSMSK_GPR32d_GPR32d | INTRINSIC_XED_IFORM_BLSMSK_GPR32d_MEMd | INTRINSIC_XED_IFORM_BLSMSK_GPR32i32_GPR32i32_APX | INTRINSIC_XED_IFORM_BLSMSK_GPR32i32_MEMi32_APX | INTRINSIC_XED_IFORM_BLSMSK_GPR64i64_GPR64i64_APX | INTRINSIC_XED_IFORM_BLSMSK_GPR64i64_MEMi64_APX | INTRINSIC_XED_IFORM_BLSMSK_GPR64q_GPR64q | INTRINSIC_XED_IFORM_BLSMSK_GPR64q_MEMq | INTRINSIC_XED_IFORM_BLSR_GPR32d_GPR32d | INTRINSIC_XED_IFORM_BLSR_GPR32d_MEMd | INTRINSIC_XED_IFORM_BLSR_GPR32i32_GPR32i32_APX | INTRINSIC_XED_IFORM_BLSR_GPR32i32_MEMi32_APX | INTRINSIC_XED_IFORM_BLSR_GPR64i64_GPR64i64_APX | INTRINSIC_XED_IFORM_BLSR_GPR64i64_MEMi64_APX | INTRINSIC_XED_IFORM_BLSR_GPR64q_GPR64q | INTRINSIC_XED_IFORM_BLSR_GPR64q_MEMq | INTRINSIC_XED_IFORM_BNDCL_BND_AGEN | INTRINSIC_XED_IFORM_BNDCL_BND_GPR32 | INTRINSIC_XED_IFORM_BNDCL_BND_GPR64 | INTRINSIC_XED_IFORM_BNDCN_BND_AGEN | INTRINSIC_XED_IFORM_BNDCN_BND_GPR32 | INTRINSIC_XED_IFORM_BNDCN_BND_GPR64 | INTRINSIC_XED_IFORM_BNDCU_BND_AGEN | INTRINSIC_XED_IFORM_BNDCU_BND_GPR32 | INTRINSIC_XED_IFORM_BNDCU_BND_GPR64 | INTRINSIC_XED_IFORM_BNDLDX_BND_MEMbnd32 | INTRINSIC_XED_IFORM_BNDLDX_BND_MEMbnd64 | INTRINSIC_XED_IFORM_BNDMK_BND_AGEN | INTRINSIC_XED_IFORM_BNDMOV_BND_BND | INTRINSIC_XED_IFORM_BNDMOV_BND_MEMdq | INTRINSIC_XED_IFORM_BNDMOV_BND_MEMq | INTRINSIC_XED_IFORM_BNDMOV_MEMdq_BND | INTRINSIC_XED_IFORM_BNDMOV_MEMq_BND | INTRINSIC_XED_IFORM_BNDSTX_MEMbnd32_BND | INTRINSIC_XED_IFORM_BNDSTX_MEMbnd64_BND | INTRINSIC_XED_IFORM_BOUND_GPRv_MEMa16 | INTRINSIC_XED_IFORM_BOUND_GPRv_MEMa32 | INTRINSIC_XED_IFORM_BSF_GPRv_GPRv | INTRINSIC_XED_IFORM_BSF_GPRv_MEMv | INTRINSIC_XED_IFORM_BSR_GPRv_GPRv | INTRINSIC_XED_IFORM_BSR_GPRv_MEMv | INTRINSIC_XED_IFORM_BSWAP_GPRv | INTRINSIC_XED_IFORM_BT_GPRv_GPRv | INTRINSIC_XED_IFORM_BT_GPRv_IMMb | INTRINSIC_XED_IFORM_BT_MEMv_GPRv | INTRINSIC_XED_IFORM_BT_MEMv_IMMb | INTRINSIC_XED_IFORM_BTC_GPRv_GPRv | INTRINSIC_XED_IFORM_BTC_GPRv_IMMb | INTRINSIC_XED_IFORM_BTC_MEMv_GPRv | INTRINSIC_XED_IFORM_BTC_MEMv_IMMb | INTRINSIC_XED_IFORM_BTC_LOCK_MEMv_GPRv | INTRINSIC_XED_IFORM_BTC_LOCK_MEMv_IMMb | INTRINSIC_XED_IFORM_BTR_GPRv_GPRv | INTRINSIC_XED_IFORM_BTR_GPRv_IMMb | INTRINSIC_XED_IFORM_BTR_MEMv_GPRv | INTRINSIC_XED_IFORM_BTR_MEMv_IMMb | INTRINSIC_XED_IFORM_BTR_LOCK_MEMv_GPRv | INTRINSIC_XED_IFORM_BTR_LOCK_MEMv_IMMb | INTRINSIC_XED_IFORM_BTS_GPRv_GPRv | INTRINSIC_XED_IFORM_BTS_GPRv_IMMb | INTRINSIC_XED_IFORM_BTS_MEMv_GPRv | INTRINSIC_XED_IFORM_BTS_MEMv_IMMb | INTRINSIC_XED_IFORM_BTS_LOCK_MEMv_GPRv | INTRINSIC_XED_IFORM_BTS_LOCK_MEMv_IMMb | INTRINSIC_XED_IFORM_BZHI_GPR32d_GPR32d_GPR32d | INTRINSIC_XED_IFORM_BZHI_GPR32d_MEMd_GPR32d | INTRINSIC_XED_IFORM_BZHI_GPR32i32_GPR32i32_GPR32i32_APX | INTRINSIC_XED_IFORM_BZHI_GPR32i32_MEMi32_GPR32i32_APX | INTRINSIC_XED_IFORM_BZHI_GPR64i64_GPR64i64_GPR64i64_APX | INTRINSIC_XED_IFORM_BZHI_GPR64i64_MEMi64_GPR64i64_APX | INTRINSIC_XED_IFORM_BZHI_GPR64q_GPR64q_GPR64q | INTRINSIC_XED_IFORM_BZHI_GPR64q_MEMq_GPR64q | INTRINSIC_XED_IFORM_CALL_FAR_MEMp2 | INTRINSIC_XED_IFORM_CALL_FAR_PTRp_IMMw | INTRINSIC_XED_IFORM_CALL_NEAR_GPRv | INTRINSIC_XED_IFORM_CALL_NEAR_MEMv | INTRINSIC_XED_IFORM_CALL_NEAR_RELBRd | INTRINSIC_XED_IFORM_CALL_NEAR_RELBRz | INTRINSIC_XED_IFORM_CBW | INTRINSIC_XED_IFORM_CCMPB_GPR8i8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CCMPB_GPR8i8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPB_GPR8i8_MEMi8_DFV_APX | INTRINSIC_XED_IFORM_CCMPB_GPRv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CCMPB_GPRv_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPB_GPRv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CCMPB_GPRv_MEMv_DFV_APX | INTRINSIC_XED_IFORM_CCMPB_MEMi8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CCMPB_MEMi8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPB_MEMv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CCMPB_MEMv_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPB_MEMv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CCMPBE_GPR8i8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CCMPBE_GPR8i8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPBE_GPR8i8_MEMi8_DFV_APX | INTRINSIC_XED_IFORM_CCMPBE_GPRv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CCMPBE_GPRv_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPBE_GPRv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CCMPBE_GPRv_MEMv_DFV_APX | INTRINSIC_XED_IFORM_CCMPBE_MEMi8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CCMPBE_MEMi8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPBE_MEMv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CCMPBE_MEMv_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPBE_MEMv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CCMPF_GPR8i8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CCMPF_GPR8i8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPF_GPR8i8_MEMi8_DFV_APX | INTRINSIC_XED_IFORM_CCMPF_GPRv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CCMPF_GPRv_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPF_GPRv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CCMPF_GPRv_MEMv_DFV_APX | INTRINSIC_XED_IFORM_CCMPF_MEMi8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CCMPF_MEMi8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPF_MEMv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CCMPF_MEMv_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPF_MEMv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CCMPL_GPR8i8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CCMPL_GPR8i8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPL_GPR8i8_MEMi8_DFV_APX | INTRINSIC_XED_IFORM_CCMPL_GPRv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CCMPL_GPRv_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPL_GPRv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CCMPL_GPRv_MEMv_DFV_APX | INTRINSIC_XED_IFORM_CCMPL_MEMi8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CCMPL_MEMi8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPL_MEMv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CCMPL_MEMv_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPL_MEMv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CCMPLE_GPR8i8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CCMPLE_GPR8i8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPLE_GPR8i8_MEMi8_DFV_APX | INTRINSIC_XED_IFORM_CCMPLE_GPRv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CCMPLE_GPRv_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPLE_GPRv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CCMPLE_GPRv_MEMv_DFV_APX | INTRINSIC_XED_IFORM_CCMPLE_MEMi8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CCMPLE_MEMi8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPLE_MEMv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CCMPLE_MEMv_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPLE_MEMv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CCMPNB_GPR8i8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNB_GPR8i8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNB_GPR8i8_MEMi8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNB_GPRv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CCMPNB_GPRv_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNB_GPRv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CCMPNB_GPRv_MEMv_DFV_APX | INTRINSIC_XED_IFORM_CCMPNB_MEMi8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNB_MEMi8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNB_MEMv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CCMPNB_MEMv_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNB_MEMv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CCMPNBE_GPR8i8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNBE_GPR8i8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNBE_GPR8i8_MEMi8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNBE_GPRv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CCMPNBE_GPRv_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNBE_GPRv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CCMPNBE_GPRv_MEMv_DFV_APX | INTRINSIC_XED_IFORM_CCMPNBE_MEMi8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNBE_MEMi8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNBE_MEMv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CCMPNBE_MEMv_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNBE_MEMv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CCMPNL_GPR8i8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNL_GPR8i8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNL_GPR8i8_MEMi8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNL_GPRv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CCMPNL_GPRv_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNL_GPRv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CCMPNL_GPRv_MEMv_DFV_APX | INTRINSIC_XED_IFORM_CCMPNL_MEMi8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNL_MEMi8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNL_MEMv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CCMPNL_MEMv_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNL_MEMv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CCMPNLE_GPR8i8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNLE_GPR8i8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNLE_GPR8i8_MEMi8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNLE_GPRv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CCMPNLE_GPRv_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNLE_GPRv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CCMPNLE_GPRv_MEMv_DFV_APX | INTRINSIC_XED_IFORM_CCMPNLE_MEMi8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNLE_MEMi8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNLE_MEMv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CCMPNLE_MEMv_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNLE_MEMv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CCMPNO_GPR8i8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNO_GPR8i8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNO_GPR8i8_MEMi8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNO_GPRv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CCMPNO_GPRv_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNO_GPRv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CCMPNO_GPRv_MEMv_DFV_APX | INTRINSIC_XED_IFORM_CCMPNO_MEMi8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNO_MEMi8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNO_MEMv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CCMPNO_MEMv_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNO_MEMv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CCMPNS_GPR8i8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNS_GPR8i8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNS_GPR8i8_MEMi8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNS_GPRv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CCMPNS_GPRv_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNS_GPRv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CCMPNS_GPRv_MEMv_DFV_APX | INTRINSIC_XED_IFORM_CCMPNS_MEMi8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNS_MEMi8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNS_MEMv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CCMPNS_MEMv_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNS_MEMv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CCMPNZ_GPR8i8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNZ_GPR8i8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNZ_GPR8i8_MEMi8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNZ_GPRv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CCMPNZ_GPRv_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNZ_GPRv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CCMPNZ_GPRv_MEMv_DFV_APX | INTRINSIC_XED_IFORM_CCMPNZ_MEMi8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNZ_MEMi8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNZ_MEMv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CCMPNZ_MEMv_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPNZ_MEMv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CCMPO_GPR8i8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CCMPO_GPR8i8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPO_GPR8i8_MEMi8_DFV_APX | INTRINSIC_XED_IFORM_CCMPO_GPRv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CCMPO_GPRv_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPO_GPRv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CCMPO_GPRv_MEMv_DFV_APX | INTRINSIC_XED_IFORM_CCMPO_MEMi8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CCMPO_MEMi8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPO_MEMv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CCMPO_MEMv_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPO_MEMv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CCMPS_GPR8i8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CCMPS_GPR8i8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPS_GPR8i8_MEMi8_DFV_APX | INTRINSIC_XED_IFORM_CCMPS_GPRv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CCMPS_GPRv_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPS_GPRv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CCMPS_GPRv_MEMv_DFV_APX | INTRINSIC_XED_IFORM_CCMPS_MEMi8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CCMPS_MEMi8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPS_MEMv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CCMPS_MEMv_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPS_MEMv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CCMPT_GPR8i8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CCMPT_GPR8i8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPT_GPR8i8_MEMi8_DFV_APX | INTRINSIC_XED_IFORM_CCMPT_GPRv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CCMPT_GPRv_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPT_GPRv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CCMPT_GPRv_MEMv_DFV_APX | INTRINSIC_XED_IFORM_CCMPT_MEMi8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CCMPT_MEMi8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPT_MEMv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CCMPT_MEMv_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPT_MEMv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CCMPZ_GPR8i8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CCMPZ_GPR8i8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPZ_GPR8i8_MEMi8_DFV_APX | INTRINSIC_XED_IFORM_CCMPZ_GPRv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CCMPZ_GPRv_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPZ_GPRv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CCMPZ_GPRv_MEMv_DFV_APX | INTRINSIC_XED_IFORM_CCMPZ_MEMi8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CCMPZ_MEMi8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPZ_MEMv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CCMPZ_MEMv_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CCMPZ_MEMv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CDQ | INTRINSIC_XED_IFORM_CDQE | INTRINSIC_XED_IFORM_CFCMOVB_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_CFCMOVB_GPRv_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_CFCMOVB_GPRv_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_CFCMOVB_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_CFCMOVB_MEMv_GPRv_APX | INTRINSIC_XED_IFORM_CFCMOVBE_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_CFCMOVBE_GPRv_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_CFCMOVBE_GPRv_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_CFCMOVBE_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_CFCMOVBE_MEMv_GPRv_APX | INTRINSIC_XED_IFORM_CFCMOVL_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_CFCMOVL_GPRv_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_CFCMOVL_GPRv_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_CFCMOVL_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_CFCMOVL_MEMv_GPRv_APX | INTRINSIC_XED_IFORM_CFCMOVLE_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_CFCMOVLE_GPRv_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_CFCMOVLE_GPRv_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_CFCMOVLE_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_CFCMOVLE_MEMv_GPRv_APX | INTRINSIC_XED_IFORM_CFCMOVNB_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_CFCMOVNB_GPRv_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_CFCMOVNB_GPRv_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_CFCMOVNB_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_CFCMOVNB_MEMv_GPRv_APX | INTRINSIC_XED_IFORM_CFCMOVNBE_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_CFCMOVNBE_GPRv_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_CFCMOVNBE_GPRv_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_CFCMOVNBE_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_CFCMOVNBE_MEMv_GPRv_APX | INTRINSIC_XED_IFORM_CFCMOVNL_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_CFCMOVNL_GPRv_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_CFCMOVNL_GPRv_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_CFCMOVNL_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_CFCMOVNL_MEMv_GPRv_APX | INTRINSIC_XED_IFORM_CFCMOVNLE_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_CFCMOVNLE_GPRv_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_CFCMOVNLE_GPRv_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_CFCMOVNLE_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_CFCMOVNLE_MEMv_GPRv_APX | INTRINSIC_XED_IFORM_CFCMOVNO_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_CFCMOVNO_GPRv_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_CFCMOVNO_GPRv_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_CFCMOVNO_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_CFCMOVNO_MEMv_GPRv_APX | INTRINSIC_XED_IFORM_CFCMOVNP_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_CFCMOVNP_GPRv_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_CFCMOVNP_GPRv_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_CFCMOVNP_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_CFCMOVNP_MEMv_GPRv_APX | INTRINSIC_XED_IFORM_CFCMOVNS_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_CFCMOVNS_GPRv_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_CFCMOVNS_GPRv_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_CFCMOVNS_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_CFCMOVNS_MEMv_GPRv_APX | INTRINSIC_XED_IFORM_CFCMOVNZ_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_CFCMOVNZ_GPRv_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_CFCMOVNZ_GPRv_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_CFCMOVNZ_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_CFCMOVNZ_MEMv_GPRv_APX | INTRINSIC_XED_IFORM_CFCMOVO_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_CFCMOVO_GPRv_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_CFCMOVO_GPRv_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_CFCMOVO_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_CFCMOVO_MEMv_GPRv_APX | INTRINSIC_XED_IFORM_CFCMOVP_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_CFCMOVP_GPRv_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_CFCMOVP_GPRv_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_CFCMOVP_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_CFCMOVP_MEMv_GPRv_APX | INTRINSIC_XED_IFORM_CFCMOVS_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_CFCMOVS_GPRv_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_CFCMOVS_GPRv_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_CFCMOVS_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_CFCMOVS_MEMv_GPRv_APX | INTRINSIC_XED_IFORM_CFCMOVZ_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_CFCMOVZ_GPRv_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_CFCMOVZ_GPRv_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_CFCMOVZ_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_CFCMOVZ_MEMv_GPRv_APX | INTRINSIC_XED_IFORM_CLAC | INTRINSIC_XED_IFORM_CLC | INTRINSIC_XED_IFORM_CLD | INTRINSIC_XED_IFORM_CLDEMOTE_MEMu8 | INTRINSIC_XED_IFORM_CLFLUSH_MEMmprefetch | INTRINSIC_XED_IFORM_CLFLUSHOPT_MEMmprefetch | INTRINSIC_XED_IFORM_CLGI | INTRINSIC_XED_IFORM_CLI | INTRINSIC_XED_IFORM_CLRSSBSY_MEMu64 | INTRINSIC_XED_IFORM_CLTS | INTRINSIC_XED_IFORM_CLUI | INTRINSIC_XED_IFORM_CLWB_MEMmprefetch | INTRINSIC_XED_IFORM_CLZERO | INTRINSIC_XED_IFORM_CMC | INTRINSIC_XED_IFORM_CMOVB_GPRv_GPRv | INTRINSIC_XED_IFORM_CMOVB_GPRv_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_CMOVB_GPRv_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_CMOVB_GPRv_MEMv | INTRINSIC_XED_IFORM_CMOVBE_GPRv_GPRv | INTRINSIC_XED_IFORM_CMOVBE_GPRv_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_CMOVBE_GPRv_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_CMOVBE_GPRv_MEMv | INTRINSIC_XED_IFORM_CMOVL_GPRv_GPRv | INTRINSIC_XED_IFORM_CMOVL_GPRv_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_CMOVL_GPRv_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_CMOVL_GPRv_MEMv | INTRINSIC_XED_IFORM_CMOVLE_GPRv_GPRv | INTRINSIC_XED_IFORM_CMOVLE_GPRv_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_CMOVLE_GPRv_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_CMOVLE_GPRv_MEMv | INTRINSIC_XED_IFORM_CMOVNB_GPRv_GPRv | INTRINSIC_XED_IFORM_CMOVNB_GPRv_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_CMOVNB_GPRv_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_CMOVNB_GPRv_MEMv | INTRINSIC_XED_IFORM_CMOVNBE_GPRv_GPRv | INTRINSIC_XED_IFORM_CMOVNBE_GPRv_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_CMOVNBE_GPRv_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_CMOVNBE_GPRv_MEMv | INTRINSIC_XED_IFORM_CMOVNL_GPRv_GPRv | INTRINSIC_XED_IFORM_CMOVNL_GPRv_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_CMOVNL_GPRv_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_CMOVNL_GPRv_MEMv | INTRINSIC_XED_IFORM_CMOVNLE_GPRv_GPRv | INTRINSIC_XED_IFORM_CMOVNLE_GPRv_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_CMOVNLE_GPRv_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_CMOVNLE_GPRv_MEMv | INTRINSIC_XED_IFORM_CMOVNO_GPRv_GPRv | INTRINSIC_XED_IFORM_CMOVNO_GPRv_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_CMOVNO_GPRv_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_CMOVNO_GPRv_MEMv | INTRINSIC_XED_IFORM_CMOVNP_GPRv_GPRv | INTRINSIC_XED_IFORM_CMOVNP_GPRv_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_CMOVNP_GPRv_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_CMOVNP_GPRv_MEMv | INTRINSIC_XED_IFORM_CMOVNS_GPRv_GPRv | INTRINSIC_XED_IFORM_CMOVNS_GPRv_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_CMOVNS_GPRv_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_CMOVNS_GPRv_MEMv | INTRINSIC_XED_IFORM_CMOVNZ_GPRv_GPRv | INTRINSIC_XED_IFORM_CMOVNZ_GPRv_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_CMOVNZ_GPRv_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_CMOVNZ_GPRv_MEMv | INTRINSIC_XED_IFORM_CMOVO_GPRv_GPRv | INTRINSIC_XED_IFORM_CMOVO_GPRv_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_CMOVO_GPRv_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_CMOVO_GPRv_MEMv | INTRINSIC_XED_IFORM_CMOVP_GPRv_GPRv | INTRINSIC_XED_IFORM_CMOVP_GPRv_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_CMOVP_GPRv_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_CMOVP_GPRv_MEMv | INTRINSIC_XED_IFORM_CMOVS_GPRv_GPRv | INTRINSIC_XED_IFORM_CMOVS_GPRv_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_CMOVS_GPRv_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_CMOVS_GPRv_MEMv | INTRINSIC_XED_IFORM_CMOVZ_GPRv_GPRv | INTRINSIC_XED_IFORM_CMOVZ_GPRv_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_CMOVZ_GPRv_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_CMOVZ_GPRv_MEMv | INTRINSIC_XED_IFORM_CMP_AL_IMMb | INTRINSIC_XED_IFORM_CMP_GPR8_GPR8_38 | INTRINSIC_XED_IFORM_CMP_GPR8_GPR8_3A | INTRINSIC_XED_IFORM_CMP_GPR8_IMMb_80r7 | INTRINSIC_XED_IFORM_CMP_GPR8_IMMb_82r7 | INTRINSIC_XED_IFORM_CMP_GPR8_MEMb | INTRINSIC_XED_IFORM_CMP_GPRv_GPRv_39 | INTRINSIC_XED_IFORM_CMP_GPRv_GPRv_3B | INTRINSIC_XED_IFORM_CMP_GPRv_IMMb | INTRINSIC_XED_IFORM_CMP_GPRv_IMMz | INTRINSIC_XED_IFORM_CMP_GPRv_MEMv | INTRINSIC_XED_IFORM_CMP_MEMb_GPR8 | INTRINSIC_XED_IFORM_CMP_MEMb_IMMb_80r7 | INTRINSIC_XED_IFORM_CMP_MEMb_IMMb_82r7 | INTRINSIC_XED_IFORM_CMP_MEMv_GPRv | INTRINSIC_XED_IFORM_CMP_MEMv_IMMb | INTRINSIC_XED_IFORM_CMP_MEMv_IMMz | INTRINSIC_XED_IFORM_CMP_OrAX_IMMz | INTRINSIC_XED_IFORM_CMPBEXADD_MEMu32_GPR32u32_GPR32u32 | INTRINSIC_XED_IFORM_CMPBEXADD_MEMu32_GPR32u32_GPR32u32_APX | INTRINSIC_XED_IFORM_CMPBEXADD_MEMu64_GPR64u64_GPR64u64 | INTRINSIC_XED_IFORM_CMPBEXADD_MEMu64_GPR64u64_GPR64u64_APX | INTRINSIC_XED_IFORM_CMPBXADD_MEMu32_GPR32u32_GPR32u32 | INTRINSIC_XED_IFORM_CMPBXADD_MEMu32_GPR32u32_GPR32u32_APX | INTRINSIC_XED_IFORM_CMPBXADD_MEMu64_GPR64u64_GPR64u64 | INTRINSIC_XED_IFORM_CMPBXADD_MEMu64_GPR64u64_GPR64u64_APX | INTRINSIC_XED_IFORM_CMPLEXADD_MEMu32_GPR32u32_GPR32u32 | INTRINSIC_XED_IFORM_CMPLEXADD_MEMu32_GPR32u32_GPR32u32_APX | INTRINSIC_XED_IFORM_CMPLEXADD_MEMu64_GPR64u64_GPR64u64 | INTRINSIC_XED_IFORM_CMPLEXADD_MEMu64_GPR64u64_GPR64u64_APX | INTRINSIC_XED_IFORM_CMPLXADD_MEMu32_GPR32u32_GPR32u32 | INTRINSIC_XED_IFORM_CMPLXADD_MEMu32_GPR32u32_GPR32u32_APX | INTRINSIC_XED_IFORM_CMPLXADD_MEMu64_GPR64u64_GPR64u64 | INTRINSIC_XED_IFORM_CMPLXADD_MEMu64_GPR64u64_GPR64u64_APX | INTRINSIC_XED_IFORM_CMPNBEXADD_MEMu32_GPR32u32_GPR32u32 | INTRINSIC_XED_IFORM_CMPNBEXADD_MEMu32_GPR32u32_GPR32u32_APX | INTRINSIC_XED_IFORM_CMPNBEXADD_MEMu64_GPR64u64_GPR64u64 | INTRINSIC_XED_IFORM_CMPNBEXADD_MEMu64_GPR64u64_GPR64u64_APX | INTRINSIC_XED_IFORM_CMPNBXADD_MEMu32_GPR32u32_GPR32u32 | INTRINSIC_XED_IFORM_CMPNBXADD_MEMu32_GPR32u32_GPR32u32_APX | INTRINSIC_XED_IFORM_CMPNBXADD_MEMu64_GPR64u64_GPR64u64 | INTRINSIC_XED_IFORM_CMPNBXADD_MEMu64_GPR64u64_GPR64u64_APX | INTRINSIC_XED_IFORM_CMPNLEXADD_MEMu32_GPR32u32_GPR32u32 | INTRINSIC_XED_IFORM_CMPNLEXADD_MEMu32_GPR32u32_GPR32u32_APX | INTRINSIC_XED_IFORM_CMPNLEXADD_MEMu64_GPR64u64_GPR64u64 | INTRINSIC_XED_IFORM_CMPNLEXADD_MEMu64_GPR64u64_GPR64u64_APX | INTRINSIC_XED_IFORM_CMPNLXADD_MEMu32_GPR32u32_GPR32u32 | INTRINSIC_XED_IFORM_CMPNLXADD_MEMu32_GPR32u32_GPR32u32_APX | INTRINSIC_XED_IFORM_CMPNLXADD_MEMu64_GPR64u64_GPR64u64 | INTRINSIC_XED_IFORM_CMPNLXADD_MEMu64_GPR64u64_GPR64u64_APX | INTRINSIC_XED_IFORM_CMPNOXADD_MEMu32_GPR32u32_GPR32u32 | INTRINSIC_XED_IFORM_CMPNOXADD_MEMu32_GPR32u32_GPR32u32_APX | INTRINSIC_XED_IFORM_CMPNOXADD_MEMu64_GPR64u64_GPR64u64 | INTRINSIC_XED_IFORM_CMPNOXADD_MEMu64_GPR64u64_GPR64u64_APX | INTRINSIC_XED_IFORM_CMPNPXADD_MEMu32_GPR32u32_GPR32u32 | INTRINSIC_XED_IFORM_CMPNPXADD_MEMu32_GPR32u32_GPR32u32_APX | INTRINSIC_XED_IFORM_CMPNPXADD_MEMu64_GPR64u64_GPR64u64 | INTRINSIC_XED_IFORM_CMPNPXADD_MEMu64_GPR64u64_GPR64u64_APX | INTRINSIC_XED_IFORM_CMPNSXADD_MEMu32_GPR32u32_GPR32u32 | INTRINSIC_XED_IFORM_CMPNSXADD_MEMu32_GPR32u32_GPR32u32_APX | INTRINSIC_XED_IFORM_CMPNSXADD_MEMu64_GPR64u64_GPR64u64 | INTRINSIC_XED_IFORM_CMPNSXADD_MEMu64_GPR64u64_GPR64u64_APX | INTRINSIC_XED_IFORM_CMPNZXADD_MEMu32_GPR32u32_GPR32u32 | INTRINSIC_XED_IFORM_CMPNZXADD_MEMu32_GPR32u32_GPR32u32_APX | INTRINSIC_XED_IFORM_CMPNZXADD_MEMu64_GPR64u64_GPR64u64 | INTRINSIC_XED_IFORM_CMPNZXADD_MEMu64_GPR64u64_GPR64u64_APX | INTRINSIC_XED_IFORM_CMPOXADD_MEMu32_GPR32u32_GPR32u32 | INTRINSIC_XED_IFORM_CMPOXADD_MEMu32_GPR32u32_GPR32u32_APX | INTRINSIC_XED_IFORM_CMPOXADD_MEMu64_GPR64u64_GPR64u64 | INTRINSIC_XED_IFORM_CMPOXADD_MEMu64_GPR64u64_GPR64u64_APX | INTRINSIC_XED_IFORM_CMPPD_XMMpd_MEMpd_IMMb | INTRINSIC_XED_IFORM_CMPPD_XMMpd_XMMpd_IMMb | INTRINSIC_XED_IFORM_CMPPS_XMMps_MEMps_IMMb | INTRINSIC_XED_IFORM_CMPPS_XMMps_XMMps_IMMb | INTRINSIC_XED_IFORM_CMPPXADD_MEMu32_GPR32u32_GPR32u32 | INTRINSIC_XED_IFORM_CMPPXADD_MEMu32_GPR32u32_GPR32u32_APX | INTRINSIC_XED_IFORM_CMPPXADD_MEMu64_GPR64u64_GPR64u64 | INTRINSIC_XED_IFORM_CMPPXADD_MEMu64_GPR64u64_GPR64u64_APX | INTRINSIC_XED_IFORM_CMPSB | INTRINSIC_XED_IFORM_CMPSD | INTRINSIC_XED_IFORM_CMPSD_XMM_XMMsd_MEMsd_IMMb | INTRINSIC_XED_IFORM_CMPSD_XMM_XMMsd_XMMsd_IMMb | INTRINSIC_XED_IFORM_CMPSQ | INTRINSIC_XED_IFORM_CMPSS_XMMss_MEMss_IMMb | INTRINSIC_XED_IFORM_CMPSS_XMMss_XMMss_IMMb | INTRINSIC_XED_IFORM_CMPSW | INTRINSIC_XED_IFORM_CMPSXADD_MEMu32_GPR32u32_GPR32u32 | INTRINSIC_XED_IFORM_CMPSXADD_MEMu32_GPR32u32_GPR32u32_APX | INTRINSIC_XED_IFORM_CMPSXADD_MEMu64_GPR64u64_GPR64u64 | INTRINSIC_XED_IFORM_CMPSXADD_MEMu64_GPR64u64_GPR64u64_APX | INTRINSIC_XED_IFORM_CMPXCHG_GPR8_GPR8 | INTRINSIC_XED_IFORM_CMPXCHG_GPRv_GPRv | INTRINSIC_XED_IFORM_CMPXCHG_MEMb_GPR8 | INTRINSIC_XED_IFORM_CMPXCHG_MEMv_GPRv | INTRINSIC_XED_IFORM_CMPXCHG16B_MEMdq | INTRINSIC_XED_IFORM_CMPXCHG16B_LOCK_MEMdq | INTRINSIC_XED_IFORM_CMPXCHG8B_MEMq | INTRINSIC_XED_IFORM_CMPXCHG8B_LOCK_MEMq | INTRINSIC_XED_IFORM_CMPXCHG_LOCK_MEMb_GPR8 | INTRINSIC_XED_IFORM_CMPXCHG_LOCK_MEMv_GPRv | INTRINSIC_XED_IFORM_CMPZXADD_MEMu32_GPR32u32_GPR32u32 | INTRINSIC_XED_IFORM_CMPZXADD_MEMu32_GPR32u32_GPR32u32_APX | INTRINSIC_XED_IFORM_CMPZXADD_MEMu64_GPR64u64_GPR64u64 | INTRINSIC_XED_IFORM_CMPZXADD_MEMu64_GPR64u64_GPR64u64_APX | INTRINSIC_XED_IFORM_COMISD_XMMsd_MEMsd | INTRINSIC_XED_IFORM_COMISD_XMMsd_XMMsd | INTRINSIC_XED_IFORM_COMISS_XMMss_MEMss | INTRINSIC_XED_IFORM_COMISS_XMMss_XMMss | INTRINSIC_XED_IFORM_CPUID | INTRINSIC_XED_IFORM_CQO | INTRINSIC_XED_IFORM_CRC32_GPRy_GPR8i8_APX | INTRINSIC_XED_IFORM_CRC32_GPRy_GPRv_APX | INTRINSIC_XED_IFORM_CRC32_GPRy_MEMi8_APX | INTRINSIC_XED_IFORM_CRC32_GPRy_MEMv_APX | INTRINSIC_XED_IFORM_CRC32_GPRyy_GPR8b | INTRINSIC_XED_IFORM_CRC32_GPRyy_GPRv | INTRINSIC_XED_IFORM_CRC32_GPRyy_MEMb | INTRINSIC_XED_IFORM_CRC32_GPRyy_MEMv | INTRINSIC_XED_IFORM_CTESTB_GPR8i8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CTESTB_GPR8i8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CTESTB_GPRv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CTESTB_GPRv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CTESTB_MEMi8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CTESTB_MEMi8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CTESTB_MEMv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CTESTB_MEMv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CTESTBE_GPR8i8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CTESTBE_GPR8i8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CTESTBE_GPRv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CTESTBE_GPRv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CTESTBE_MEMi8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CTESTBE_MEMi8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CTESTBE_MEMv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CTESTBE_MEMv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CTESTF_GPR8i8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CTESTF_GPR8i8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CTESTF_GPRv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CTESTF_GPRv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CTESTF_MEMi8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CTESTF_MEMi8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CTESTF_MEMv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CTESTF_MEMv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CTESTL_GPR8i8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CTESTL_GPR8i8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CTESTL_GPRv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CTESTL_GPRv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CTESTL_MEMi8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CTESTL_MEMi8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CTESTL_MEMv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CTESTL_MEMv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CTESTLE_GPR8i8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CTESTLE_GPR8i8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CTESTLE_GPRv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CTESTLE_GPRv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CTESTLE_MEMi8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CTESTLE_MEMi8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CTESTLE_MEMv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CTESTLE_MEMv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CTESTNB_GPR8i8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CTESTNB_GPR8i8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CTESTNB_GPRv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CTESTNB_GPRv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CTESTNB_MEMi8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CTESTNB_MEMi8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CTESTNB_MEMv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CTESTNB_MEMv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CTESTNBE_GPR8i8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CTESTNBE_GPR8i8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CTESTNBE_GPRv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CTESTNBE_GPRv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CTESTNBE_MEMi8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CTESTNBE_MEMi8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CTESTNBE_MEMv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CTESTNBE_MEMv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CTESTNL_GPR8i8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CTESTNL_GPR8i8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CTESTNL_GPRv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CTESTNL_GPRv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CTESTNL_MEMi8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CTESTNL_MEMi8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CTESTNL_MEMv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CTESTNL_MEMv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CTESTNLE_GPR8i8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CTESTNLE_GPR8i8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CTESTNLE_GPRv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CTESTNLE_GPRv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CTESTNLE_MEMi8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CTESTNLE_MEMi8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CTESTNLE_MEMv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CTESTNLE_MEMv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CTESTNO_GPR8i8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CTESTNO_GPR8i8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CTESTNO_GPRv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CTESTNO_GPRv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CTESTNO_MEMi8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CTESTNO_MEMi8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CTESTNO_MEMv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CTESTNO_MEMv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CTESTNS_GPR8i8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CTESTNS_GPR8i8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CTESTNS_GPRv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CTESTNS_GPRv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CTESTNS_MEMi8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CTESTNS_MEMi8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CTESTNS_MEMv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CTESTNS_MEMv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CTESTNZ_GPR8i8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CTESTNZ_GPR8i8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CTESTNZ_GPRv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CTESTNZ_GPRv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CTESTNZ_MEMi8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CTESTNZ_MEMi8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CTESTNZ_MEMv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CTESTNZ_MEMv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CTESTO_GPR8i8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CTESTO_GPR8i8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CTESTO_GPRv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CTESTO_GPRv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CTESTO_MEMi8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CTESTO_MEMi8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CTESTO_MEMv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CTESTO_MEMv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CTESTS_GPR8i8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CTESTS_GPR8i8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CTESTS_GPRv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CTESTS_GPRv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CTESTS_MEMi8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CTESTS_MEMi8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CTESTS_MEMv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CTESTS_MEMv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CTESTT_GPR8i8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CTESTT_GPR8i8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CTESTT_GPRv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CTESTT_GPRv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CTESTT_MEMi8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CTESTT_MEMi8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CTESTT_MEMv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CTESTT_MEMv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CTESTZ_GPR8i8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CTESTZ_GPR8i8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CTESTZ_GPRv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CTESTZ_GPRv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CTESTZ_MEMi8_GPR8i8_DFV_APX | INTRINSIC_XED_IFORM_CTESTZ_MEMi8_IMM8_DFV_APX | INTRINSIC_XED_IFORM_CTESTZ_MEMv_GPRv_DFV_APX | INTRINSIC_XED_IFORM_CTESTZ_MEMv_IMMz_DFV_APX | INTRINSIC_XED_IFORM_CVTDQ2PD_XMMpd_MEMq | INTRINSIC_XED_IFORM_CVTDQ2PD_XMMpd_XMMq | INTRINSIC_XED_IFORM_CVTDQ2PS_XMMps_MEMdq | INTRINSIC_XED_IFORM_CVTDQ2PS_XMMps_XMMdq | INTRINSIC_XED_IFORM_CVTPD2DQ_XMMdq_MEMpd | INTRINSIC_XED_IFORM_CVTPD2DQ_XMMdq_XMMpd | INTRINSIC_XED_IFORM_CVTPD2PI_MMXq_MEMpd | INTRINSIC_XED_IFORM_CVTPD2PI_MMXq_XMMpd | INTRINSIC_XED_IFORM_CVTPD2PS_XMMps_MEMpd | INTRINSIC_XED_IFORM_CVTPD2PS_XMMps_XMMpd | INTRINSIC_XED_IFORM_CVTPI2PD_XMMpd_MEMq | INTRINSIC_XED_IFORM_CVTPI2PD_XMMpd_MMXq | INTRINSIC_XED_IFORM_CVTPI2PS_XMMq_MEMq | INTRINSIC_XED_IFORM_CVTPI2PS_XMMq_MMXq | INTRINSIC_XED_IFORM_CVTPS2DQ_XMMdq_MEMps | INTRINSIC_XED_IFORM_CVTPS2DQ_XMMdq_XMMps | INTRINSIC_XED_IFORM_CVTPS2PD_XMMpd_MEMq | INTRINSIC_XED_IFORM_CVTPS2PD_XMMpd_XMMq | INTRINSIC_XED_IFORM_CVTPS2PI_MMXq_MEMq | INTRINSIC_XED_IFORM_CVTPS2PI_MMXq_XMMq | INTRINSIC_XED_IFORM_CVTSD2SI_GPR32d_MEMsd | INTRINSIC_XED_IFORM_CVTSD2SI_GPR32d_XMMsd | INTRINSIC_XED_IFORM_CVTSD2SI_GPR64q_MEMsd | INTRINSIC_XED_IFORM_CVTSD2SI_GPR64q_XMMsd | INTRINSIC_XED_IFORM_CVTSD2SS_XMMss_MEMsd | INTRINSIC_XED_IFORM_CVTSD2SS_XMMss_XMMsd | INTRINSIC_XED_IFORM_CVTSI2SD_XMMsd_GPR32d | INTRINSIC_XED_IFORM_CVTSI2SD_XMMsd_GPR64q | INTRINSIC_XED_IFORM_CVTSI2SD_XMMsd_MEMd | INTRINSIC_XED_IFORM_CVTSI2SD_XMMsd_MEMq | INTRINSIC_XED_IFORM_CVTSI2SS_XMMss_GPR32d | INTRINSIC_XED_IFORM_CVTSI2SS_XMMss_GPR64q | INTRINSIC_XED_IFORM_CVTSI2SS_XMMss_MEMd | INTRINSIC_XED_IFORM_CVTSI2SS_XMMss_MEMq | INTRINSIC_XED_IFORM_CVTSS2SD_XMMsd_MEMss | INTRINSIC_XED_IFORM_CVTSS2SD_XMMsd_XMMss | INTRINSIC_XED_IFORM_CVTSS2SI_GPR32d_MEMss | INTRINSIC_XED_IFORM_CVTSS2SI_GPR32d_XMMss | INTRINSIC_XED_IFORM_CVTSS2SI_GPR64q_MEMss | INTRINSIC_XED_IFORM_CVTSS2SI_GPR64q_XMMss | INTRINSIC_XED_IFORM_CVTTPD2DQ_XMMdq_MEMpd | INTRINSIC_XED_IFORM_CVTTPD2DQ_XMMdq_XMMpd | INTRINSIC_XED_IFORM_CVTTPD2PI_MMXq_MEMpd | INTRINSIC_XED_IFORM_CVTTPD2PI_MMXq_XMMpd | INTRINSIC_XED_IFORM_CVTTPS2DQ_XMMdq_MEMps | INTRINSIC_XED_IFORM_CVTTPS2DQ_XMMdq_XMMps | INTRINSIC_XED_IFORM_CVTTPS2PI_MMXq_MEMq | INTRINSIC_XED_IFORM_CVTTPS2PI_MMXq_XMMq | INTRINSIC_XED_IFORM_CVTTSD2SI_GPR32d_MEMsd | INTRINSIC_XED_IFORM_CVTTSD2SI_GPR32d_XMMsd | INTRINSIC_XED_IFORM_CVTTSD2SI_GPR64q_MEMsd | INTRINSIC_XED_IFORM_CVTTSD2SI_GPR64q_XMMsd | INTRINSIC_XED_IFORM_CVTTSS2SI_GPR32d_MEMss | INTRINSIC_XED_IFORM_CVTTSS2SI_GPR32d_XMMss | INTRINSIC_XED_IFORM_CVTTSS2SI_GPR64q_MEMss | INTRINSIC_XED_IFORM_CVTTSS2SI_GPR64q_XMMss | INTRINSIC_XED_IFORM_CWD | INTRINSIC_XED_IFORM_CWDE | INTRINSIC_XED_IFORM_DAA | INTRINSIC_XED_IFORM_DAS | INTRINSIC_XED_IFORM_DEC_GPR8 | INTRINSIC_XED_IFORM_DEC_GPR8i8_APX | INTRINSIC_XED_IFORM_DEC_GPR8i8_GPR8i8_APX | INTRINSIC_XED_IFORM_DEC_GPR8i8_MEMi8_APX | INTRINSIC_XED_IFORM_DEC_GPRv_48 | INTRINSIC_XED_IFORM_DEC_GPRv_APX | INTRINSIC_XED_IFORM_DEC_GPRv_FFr1 | INTRINSIC_XED_IFORM_DEC_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_DEC_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_DEC_MEMb | INTRINSIC_XED_IFORM_DEC_MEMi8_APX | INTRINSIC_XED_IFORM_DEC_MEMv | INTRINSIC_XED_IFORM_DEC_MEMv_APX | INTRINSIC_XED_IFORM_DEC_LOCK_MEMb | INTRINSIC_XED_IFORM_DEC_LOCK_MEMv | INTRINSIC_XED_IFORM_DIV_GPR8 | INTRINSIC_XED_IFORM_DIV_GPR8i8_APX | INTRINSIC_XED_IFORM_DIV_GPRv | INTRINSIC_XED_IFORM_DIV_GPRv_APX | INTRINSIC_XED_IFORM_DIV_MEMb | INTRINSIC_XED_IFORM_DIV_MEMi8_APX | INTRINSIC_XED_IFORM_DIV_MEMv | INTRINSIC_XED_IFORM_DIV_MEMv_APX | INTRINSIC_XED_IFORM_DIVPD_XMMpd_MEMpd | INTRINSIC_XED_IFORM_DIVPD_XMMpd_XMMpd | INTRINSIC_XED_IFORM_DIVPS_XMMps_MEMps | INTRINSIC_XED_IFORM_DIVPS_XMMps_XMMps | INTRINSIC_XED_IFORM_DIVSD_XMMsd_MEMsd | INTRINSIC_XED_IFORM_DIVSD_XMMsd_XMMsd | INTRINSIC_XED_IFORM_DIVSS_XMMss_MEMss | INTRINSIC_XED_IFORM_DIVSS_XMMss_XMMss | INTRINSIC_XED_IFORM_DPPD_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_DPPD_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_DPPS_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_DPPS_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_EMMS | INTRINSIC_XED_IFORM_ENCLS | INTRINSIC_XED_IFORM_ENCLU | INTRINSIC_XED_IFORM_ENCLV | INTRINSIC_XED_IFORM_ENCODEKEY128_GPR32u8_GPR32u8 | INTRINSIC_XED_IFORM_ENCODEKEY256_GPR32u8_GPR32u8 | INTRINSIC_XED_IFORM_ENDBR32 | INTRINSIC_XED_IFORM_ENDBR64 | INTRINSIC_XED_IFORM_ENQCMD_GPRa_MEMu32 | INTRINSIC_XED_IFORM_ENQCMD_GPRav_MEMu32_APX | INTRINSIC_XED_IFORM_ENQCMDS_GPRa_MEMu32 | INTRINSIC_XED_IFORM_ENQCMDS_GPRav_MEMu32_APX | INTRINSIC_XED_IFORM_ENTER_IMMw_IMMb | INTRINSIC_XED_IFORM_ERETS | INTRINSIC_XED_IFORM_ERETU | INTRINSIC_XED_IFORM_EXTRACTPS_GPR32d_XMMdq_IMMb | INTRINSIC_XED_IFORM_EXTRACTPS_MEMd_XMMps_IMMb | INTRINSIC_XED_IFORM_EXTRQ_XMMq_IMMb_IMMb | INTRINSIC_XED_IFORM_EXTRQ_XMMq_XMMdq | INTRINSIC_XED_IFORM_F2XM1 | INTRINSIC_XED_IFORM_FABS | INTRINSIC_XED_IFORM_FADD_MEMm64real | INTRINSIC_XED_IFORM_FADD_MEMmem32real | INTRINSIC_XED_IFORM_FADD_ST0_X87 | INTRINSIC_XED_IFORM_FADD_X87_ST0 | INTRINSIC_XED_IFORM_FADDP_X87_ST0 | INTRINSIC_XED_IFORM_FBLD_ST0_MEMmem80dec | INTRINSIC_XED_IFORM_FBSTP_MEMmem80dec_ST0 | INTRINSIC_XED_IFORM_FCHS | INTRINSIC_XED_IFORM_FCMOVB_ST0_X87 | INTRINSIC_XED_IFORM_FCMOVBE_ST0_X87 | INTRINSIC_XED_IFORM_FCMOVE_ST0_X87 | INTRINSIC_XED_IFORM_FCMOVNB_ST0_X87 | INTRINSIC_XED_IFORM_FCMOVNBE_ST0_X87 | INTRINSIC_XED_IFORM_FCMOVNE_ST0_X87 | INTRINSIC_XED_IFORM_FCMOVNU_ST0_X87 | INTRINSIC_XED_IFORM_FCMOVU_ST0_X87 | INTRINSIC_XED_IFORM_FCOM_ST0_MEMm64real | INTRINSIC_XED_IFORM_FCOM_ST0_MEMmem32real | INTRINSIC_XED_IFORM_FCOM_ST0_X87 | INTRINSIC_XED_IFORM_FCOM_ST0_X87_DCD0 | INTRINSIC_XED_IFORM_FCOMI_ST0_X87 | INTRINSIC_XED_IFORM_FCOMIP_ST0_X87 | INTRINSIC_XED_IFORM_FCOMP_ST0_MEMm64real | INTRINSIC_XED_IFORM_FCOMP_ST0_MEMmem32real | INTRINSIC_XED_IFORM_FCOMP_ST0_X87 | INTRINSIC_XED_IFORM_FCOMP_ST0_X87_DCD1 | INTRINSIC_XED_IFORM_FCOMP_ST0_X87_DED0 | INTRINSIC_XED_IFORM_FCOMPP | INTRINSIC_XED_IFORM_FCOS | INTRINSIC_XED_IFORM_FDECSTP | INTRINSIC_XED_IFORM_FDISI8087_NOP | INTRINSIC_XED_IFORM_FDIV_ST0_MEMm64real | INTRINSIC_XED_IFORM_FDIV_ST0_MEMmem32real | INTRINSIC_XED_IFORM_FDIV_ST0_X87 | INTRINSIC_XED_IFORM_FDIV_X87_ST0 | INTRINSIC_XED_IFORM_FDIVP_X87_ST0 | INTRINSIC_XED_IFORM_FDIVR_ST0_MEMm64real | INTRINSIC_XED_IFORM_FDIVR_ST0_MEMmem32real | INTRINSIC_XED_IFORM_FDIVR_ST0_X87 | INTRINSIC_XED_IFORM_FDIVR_X87_ST0 | INTRINSIC_XED_IFORM_FDIVRP_X87_ST0 | INTRINSIC_XED_IFORM_FEMMS | INTRINSIC_XED_IFORM_FENI8087_NOP | INTRINSIC_XED_IFORM_FFREE_X87 | INTRINSIC_XED_IFORM_FFREEP_X87 | INTRINSIC_XED_IFORM_FIADD_ST0_MEMmem16int | INTRINSIC_XED_IFORM_FIADD_ST0_MEMmem32int | INTRINSIC_XED_IFORM_FICOM_ST0_MEMmem16int | INTRINSIC_XED_IFORM_FICOM_ST0_MEMmem32int | INTRINSIC_XED_IFORM_FICOMP_ST0_MEMmem16int | INTRINSIC_XED_IFORM_FICOMP_ST0_MEMmem32int | INTRINSIC_XED_IFORM_FIDIV_ST0_MEMmem16int | INTRINSIC_XED_IFORM_FIDIV_ST0_MEMmem32int | INTRINSIC_XED_IFORM_FIDIVR_ST0_MEMmem16int | INTRINSIC_XED_IFORM_FIDIVR_ST0_MEMmem32int | INTRINSIC_XED_IFORM_FILD_ST0_MEMm64int | INTRINSIC_XED_IFORM_FILD_ST0_MEMmem16int | INTRINSIC_XED_IFORM_FILD_ST0_MEMmem32int | INTRINSIC_XED_IFORM_FIMUL_ST0_MEMmem16int | INTRINSIC_XED_IFORM_FIMUL_ST0_MEMmem32int | INTRINSIC_XED_IFORM_FINCSTP | INTRINSIC_XED_IFORM_FIST_MEMmem16int_ST0 | INTRINSIC_XED_IFORM_FIST_MEMmem32int_ST0 | INTRINSIC_XED_IFORM_FISTP_MEMm64int_ST0 | INTRINSIC_XED_IFORM_FISTP_MEMmem16int_ST0 | INTRINSIC_XED_IFORM_FISTP_MEMmem32int_ST0 | INTRINSIC_XED_IFORM_FISTTP_MEMm64int_ST0 | INTRINSIC_XED_IFORM_FISTTP_MEMmem16int_ST0 | INTRINSIC_XED_IFORM_FISTTP_MEMmem32int_ST0 | INTRINSIC_XED_IFORM_FISUB_ST0_MEMmem16int | INTRINSIC_XED_IFORM_FISUB_ST0_MEMmem32int | INTRINSIC_XED_IFORM_FISUBR_ST0_MEMmem16int | INTRINSIC_XED_IFORM_FISUBR_ST0_MEMmem32int | INTRINSIC_XED_IFORM_FLD_ST0_MEMm64real | INTRINSIC_XED_IFORM_FLD_ST0_MEMmem32real | INTRINSIC_XED_IFORM_FLD_ST0_MEMmem80real | INTRINSIC_XED_IFORM_FLD_ST0_X87 | INTRINSIC_XED_IFORM_FLD1 | INTRINSIC_XED_IFORM_FLDCW_MEMmem16 | INTRINSIC_XED_IFORM_FLDENV_MEMmem14 | INTRINSIC_XED_IFORM_FLDENV_MEMmem28 | INTRINSIC_XED_IFORM_FLDL2E | INTRINSIC_XED_IFORM_FLDL2T | INTRINSIC_XED_IFORM_FLDLG2 | INTRINSIC_XED_IFORM_FLDLN2 | INTRINSIC_XED_IFORM_FLDPI | INTRINSIC_XED_IFORM_FLDZ | INTRINSIC_XED_IFORM_FMUL_ST0_MEMm64real | INTRINSIC_XED_IFORM_FMUL_ST0_MEMmem32real | INTRINSIC_XED_IFORM_FMUL_ST0_X87 | INTRINSIC_XED_IFORM_FMUL_X87_ST0 | INTRINSIC_XED_IFORM_FMULP_X87_ST0 | INTRINSIC_XED_IFORM_FNCLEX | INTRINSIC_XED_IFORM_FNINIT | INTRINSIC_XED_IFORM_FNOP | INTRINSIC_XED_IFORM_FNSAVE_MEMmem108 | INTRINSIC_XED_IFORM_FNSAVE_MEMmem94 | INTRINSIC_XED_IFORM_FNSTCW_MEMmem16 | INTRINSIC_XED_IFORM_FNSTENV_MEMmem14 | INTRINSIC_XED_IFORM_FNSTENV_MEMmem28 | INTRINSIC_XED_IFORM_FNSTSW_AX | INTRINSIC_XED_IFORM_FNSTSW_MEMmem16 | INTRINSIC_XED_IFORM_FPATAN | INTRINSIC_XED_IFORM_FPREM | INTRINSIC_XED_IFORM_FPREM1 | INTRINSIC_XED_IFORM_FPTAN | INTRINSIC_XED_IFORM_FRNDINT | INTRINSIC_XED_IFORM_FRSTOR_MEMmem108 | INTRINSIC_XED_IFORM_FRSTOR_MEMmem94 | INTRINSIC_XED_IFORM_FSCALE | INTRINSIC_XED_IFORM_FSETPM287_NOP | INTRINSIC_XED_IFORM_FSIN | INTRINSIC_XED_IFORM_FSINCOS | INTRINSIC_XED_IFORM_FSQRT | INTRINSIC_XED_IFORM_FST_MEMm64real_ST0 | INTRINSIC_XED_IFORM_FST_MEMmem32real_ST0 | INTRINSIC_XED_IFORM_FST_X87_ST0 | INTRINSIC_XED_IFORM_FSTP_MEMm64real_ST0 | INTRINSIC_XED_IFORM_FSTP_MEMmem32real_ST0 | INTRINSIC_XED_IFORM_FSTP_MEMmem80real_ST0 | INTRINSIC_XED_IFORM_FSTP_X87_ST0 | INTRINSIC_XED_IFORM_FSTP_X87_ST0_DFD0 | INTRINSIC_XED_IFORM_FSTP_X87_ST0_DFD1 | INTRINSIC_XED_IFORM_FSTPNCE_X87_ST0 | INTRINSIC_XED_IFORM_FSUB_ST0_MEMm64real | INTRINSIC_XED_IFORM_FSUB_ST0_MEMmem32real | INTRINSIC_XED_IFORM_FSUB_ST0_X87 | INTRINSIC_XED_IFORM_FSUB_X87_ST0 | INTRINSIC_XED_IFORM_FSUBP_X87_ST0 | INTRINSIC_XED_IFORM_FSUBR_ST0_MEMm64real | INTRINSIC_XED_IFORM_FSUBR_ST0_MEMmem32real | INTRINSIC_XED_IFORM_FSUBR_ST0_X87 | INTRINSIC_XED_IFORM_FSUBR_X87_ST0 | INTRINSIC_XED_IFORM_FSUBRP_X87_ST0 | INTRINSIC_XED_IFORM_FTST | INTRINSIC_XED_IFORM_FUCOM_ST0_X87 | INTRINSIC_XED_IFORM_FUCOMI_ST0_X87 | INTRINSIC_XED_IFORM_FUCOMIP_ST0_X87 | INTRINSIC_XED_IFORM_FUCOMP_ST0_X87 | INTRINSIC_XED_IFORM_FUCOMPP | INTRINSIC_XED_IFORM_FWAIT | INTRINSIC_XED_IFORM_FXAM | INTRINSIC_XED_IFORM_FXCH_ST0_X87 | INTRINSIC_XED_IFORM_FXCH_ST0_X87_DDC1 | INTRINSIC_XED_IFORM_FXCH_ST0_X87_DFC1 | INTRINSIC_XED_IFORM_FXRSTOR_MEMmfpxenv | INTRINSIC_XED_IFORM_FXRSTOR64_MEMmfpxenv | INTRINSIC_XED_IFORM_FXSAVE_MEMmfpxenv | INTRINSIC_XED_IFORM_FXSAVE64_MEMmfpxenv | INTRINSIC_XED_IFORM_FXTRACT | INTRINSIC_XED_IFORM_FYL2X | INTRINSIC_XED_IFORM_FYL2XP1 | INTRINSIC_XED_IFORM_GETSEC | INTRINSIC_XED_IFORM_GF2P8AFFINEINVQB_XMMu8_MEMu64_IMM8 | INTRINSIC_XED_IFORM_GF2P8AFFINEINVQB_XMMu8_XMMu64_IMM8 | INTRINSIC_XED_IFORM_GF2P8AFFINEQB_XMMu8_MEMu64_IMM8 | INTRINSIC_XED_IFORM_GF2P8AFFINEQB_XMMu8_XMMu64_IMM8 | INTRINSIC_XED_IFORM_GF2P8MULB_XMMu8_MEMu8 | INTRINSIC_XED_IFORM_GF2P8MULB_XMMu8_XMMu8 | INTRINSIC_XED_IFORM_HADDPD_XMMpd_MEMpd | INTRINSIC_XED_IFORM_HADDPD_XMMpd_XMMpd | INTRINSIC_XED_IFORM_HADDPS_XMMps_MEMps | INTRINSIC_XED_IFORM_HADDPS_XMMps_XMMps | INTRINSIC_XED_IFORM_HLT | INTRINSIC_XED_IFORM_HRESET_IMM8 | INTRINSIC_XED_IFORM_HSUBPD_XMMpd_MEMpd | INTRINSIC_XED_IFORM_HSUBPD_XMMpd_XMMpd | INTRINSIC_XED_IFORM_HSUBPS_XMMps_MEMps | INTRINSIC_XED_IFORM_HSUBPS_XMMps_XMMps | INTRINSIC_XED_IFORM_IDIV_GPR8 | INTRINSIC_XED_IFORM_IDIV_GPR8i8_APX | INTRINSIC_XED_IFORM_IDIV_GPRv | INTRINSIC_XED_IFORM_IDIV_GPRv_APX | INTRINSIC_XED_IFORM_IDIV_MEMb | INTRINSIC_XED_IFORM_IDIV_MEMi8_APX | INTRINSIC_XED_IFORM_IDIV_MEMv | INTRINSIC_XED_IFORM_IDIV_MEMv_APX | INTRINSIC_XED_IFORM_IMUL_GPR8 | INTRINSIC_XED_IFORM_IMUL_GPR8i8_APX | INTRINSIC_XED_IFORM_IMUL_GPRv | INTRINSIC_XED_IFORM_IMUL_GPRv_APX | INTRINSIC_XED_IFORM_IMUL_GPRv_GPRv | INTRINSIC_XED_IFORM_IMUL_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_IMUL_GPRv_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_IMUL_GPRv_GPRv_IMM8_APX | INTRINSIC_XED_IFORM_IMUL_GPRv_GPRv_IMMb | INTRINSIC_XED_IFORM_IMUL_GPRv_GPRv_IMMz | INTRINSIC_XED_IFORM_IMUL_GPRv_GPRv_IMMz_APX | INTRINSIC_XED_IFORM_IMUL_GPRv_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_IMUL_GPRv_MEMv | INTRINSIC_XED_IFORM_IMUL_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_IMUL_GPRv_MEMv_IMM8_APX | INTRINSIC_XED_IFORM_IMUL_GPRv_MEMv_IMMb | INTRINSIC_XED_IFORM_IMUL_GPRv_MEMv_IMMz | INTRINSIC_XED_IFORM_IMUL_GPRv_MEMv_IMMz_APX | INTRINSIC_XED_IFORM_IMUL_MEMb | INTRINSIC_XED_IFORM_IMUL_MEMi8_APX | INTRINSIC_XED_IFORM_IMUL_MEMv | INTRINSIC_XED_IFORM_IMUL_MEMv_APX | INTRINSIC_XED_IFORM_IN_AL_DX | INTRINSIC_XED_IFORM_IN_AL_IMMb | INTRINSIC_XED_IFORM_IN_OeAX_DX | INTRINSIC_XED_IFORM_IN_OeAX_IMMb | INTRINSIC_XED_IFORM_INC_GPR8 | INTRINSIC_XED_IFORM_INC_GPR8i8_APX | INTRINSIC_XED_IFORM_INC_GPR8i8_GPR8i8_APX | INTRINSIC_XED_IFORM_INC_GPR8i8_MEMi8_APX | INTRINSIC_XED_IFORM_INC_GPRv_40 | INTRINSIC_XED_IFORM_INC_GPRv_APX | INTRINSIC_XED_IFORM_INC_GPRv_FFr0 | INTRINSIC_XED_IFORM_INC_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_INC_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_INC_MEMb | INTRINSIC_XED_IFORM_INC_MEMi8_APX | INTRINSIC_XED_IFORM_INC_MEMv | INTRINSIC_XED_IFORM_INC_MEMv_APX | INTRINSIC_XED_IFORM_INCSSPD_GPR32u8 | INTRINSIC_XED_IFORM_INCSSPQ_GPR64u8 | INTRINSIC_XED_IFORM_INC_LOCK_MEMb | INTRINSIC_XED_IFORM_INC_LOCK_MEMv | INTRINSIC_XED_IFORM_INSB | INTRINSIC_XED_IFORM_INSD | INTRINSIC_XED_IFORM_INSERTPS_XMMps_MEMd_IMMb | INTRINSIC_XED_IFORM_INSERTPS_XMMps_XMMps_IMMb | INTRINSIC_XED_IFORM_INSERTQ_XMMq_XMMdq | INTRINSIC_XED_IFORM_INSERTQ_XMMq_XMMq_IMMb_IMMb | INTRINSIC_XED_IFORM_INSW | INTRINSIC_XED_IFORM_INT_IMMb | INTRINSIC_XED_IFORM_INT1 | INTRINSIC_XED_IFORM_INT3 | INTRINSIC_XED_IFORM_INTO | INTRINSIC_XED_IFORM_INVD | INTRINSIC_XED_IFORM_INVEPT_GPR32_MEMdq | INTRINSIC_XED_IFORM_INVEPT_GPR64_MEMdq | INTRINSIC_XED_IFORM_INVEPT_GPR64i64_MEMi128_APX | INTRINSIC_XED_IFORM_INVLPG_MEMb | INTRINSIC_XED_IFORM_INVLPGA_ArAX_ECX | INTRINSIC_XED_IFORM_INVLPGB_EAX_EDX_ECX | INTRINSIC_XED_IFORM_INVLPGB_RAX_EDX_ECX | INTRINSIC_XED_IFORM_INVPCID_GPR32_MEMdq | INTRINSIC_XED_IFORM_INVPCID_GPR64_MEMdq | INTRINSIC_XED_IFORM_INVPCID_GPR64i64_MEMi128_APX | INTRINSIC_XED_IFORM_INVVPID_GPR32_MEMdq | INTRINSIC_XED_IFORM_INVVPID_GPR64_MEMdq | INTRINSIC_XED_IFORM_INVVPID_GPR64i64_MEMi128_APX | INTRINSIC_XED_IFORM_IRET | INTRINSIC_XED_IFORM_IRETD | INTRINSIC_XED_IFORM_IRETQ | INTRINSIC_XED_IFORM_JB_RELBRb | INTRINSIC_XED_IFORM_JB_RELBRd | INTRINSIC_XED_IFORM_JB_RELBRz | INTRINSIC_XED_IFORM_JBE_RELBRb | INTRINSIC_XED_IFORM_JBE_RELBRd | INTRINSIC_XED_IFORM_JBE_RELBRz | INTRINSIC_XED_IFORM_JCXZ_RELBRb | INTRINSIC_XED_IFORM_JECXZ_RELBRb | INTRINSIC_XED_IFORM_JL_RELBRb | INTRINSIC_XED_IFORM_JL_RELBRd | INTRINSIC_XED_IFORM_JL_RELBRz | INTRINSIC_XED_IFORM_JLE_RELBRb | INTRINSIC_XED_IFORM_JLE_RELBRd | INTRINSIC_XED_IFORM_JLE_RELBRz | INTRINSIC_XED_IFORM_JMP_GPRv | INTRINSIC_XED_IFORM_JMP_MEMv | INTRINSIC_XED_IFORM_JMP_RELBRb | INTRINSIC_XED_IFORM_JMP_RELBRd | INTRINSIC_XED_IFORM_JMP_RELBRz | INTRINSIC_XED_IFORM_JMPABS_ABSBRu64_APX | INTRINSIC_XED_IFORM_JMP_FAR_MEMp2 | INTRINSIC_XED_IFORM_JMP_FAR_PTRp_IMMw | INTRINSIC_XED_IFORM_JNB_RELBRb | INTRINSIC_XED_IFORM_JNB_RELBRd | INTRINSIC_XED_IFORM_JNB_RELBRz | INTRINSIC_XED_IFORM_JNBE_RELBRb | INTRINSIC_XED_IFORM_JNBE_RELBRd | INTRINSIC_XED_IFORM_JNBE_RELBRz | INTRINSIC_XED_IFORM_JNL_RELBRb | INTRINSIC_XED_IFORM_JNL_RELBRd | INTRINSIC_XED_IFORM_JNL_RELBRz | INTRINSIC_XED_IFORM_JNLE_RELBRb | INTRINSIC_XED_IFORM_JNLE_RELBRd | INTRINSIC_XED_IFORM_JNLE_RELBRz | INTRINSIC_XED_IFORM_JNO_RELBRb | INTRINSIC_XED_IFORM_JNO_RELBRd | INTRINSIC_XED_IFORM_JNO_RELBRz | INTRINSIC_XED_IFORM_JNP_RELBRb | INTRINSIC_XED_IFORM_JNP_RELBRd | INTRINSIC_XED_IFORM_JNP_RELBRz | INTRINSIC_XED_IFORM_JNS_RELBRb | INTRINSIC_XED_IFORM_JNS_RELBRd | INTRINSIC_XED_IFORM_JNS_RELBRz | INTRINSIC_XED_IFORM_JNZ_RELBRb | INTRINSIC_XED_IFORM_JNZ_RELBRd | INTRINSIC_XED_IFORM_JNZ_RELBRz | INTRINSIC_XED_IFORM_JO_RELBRb | INTRINSIC_XED_IFORM_JO_RELBRd | INTRINSIC_XED_IFORM_JO_RELBRz | INTRINSIC_XED_IFORM_JP_RELBRb | INTRINSIC_XED_IFORM_JP_RELBRd | INTRINSIC_XED_IFORM_JP_RELBRz | INTRINSIC_XED_IFORM_JRCXZ_RELBRb | INTRINSIC_XED_IFORM_JS_RELBRb | INTRINSIC_XED_IFORM_JS_RELBRd | INTRINSIC_XED_IFORM_JS_RELBRz | INTRINSIC_XED_IFORM_JZ_RELBRb | INTRINSIC_XED_IFORM_JZ_RELBRd | INTRINSIC_XED_IFORM_JZ_RELBRz | INTRINSIC_XED_IFORM_KADDB_MASKmskw_MASKmskw_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_KADDD_MASKmskw_MASKmskw_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_KADDQ_MASKmskw_MASKmskw_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_KADDW_MASKmskw_MASKmskw_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_KANDB_MASKmskw_MASKmskw_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_KANDD_MASKmskw_MASKmskw_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_KANDNB_MASKmskw_MASKmskw_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_KANDND_MASKmskw_MASKmskw_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_KANDNQ_MASKmskw_MASKmskw_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_KANDNW_MASKmskw_MASKmskw_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_KANDQ_MASKmskw_MASKmskw_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_KANDW_MASKmskw_MASKmskw_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_KMOVB_GPR32u32_MASKmskw_APX | INTRINSIC_XED_IFORM_KMOVB_GPR32u32_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_KMOVB_MASKmskw_GPR32u32_APX | INTRINSIC_XED_IFORM_KMOVB_MASKmskw_GPR32u32_AVX512 | INTRINSIC_XED_IFORM_KMOVB_MASKmskw_MASKu8_APX | INTRINSIC_XED_IFORM_KMOVB_MASKmskw_MASKu8_AVX512 | INTRINSIC_XED_IFORM_KMOVB_MASKmskw_MEMu8_APX | INTRINSIC_XED_IFORM_KMOVB_MASKmskw_MEMu8_AVX512 | INTRINSIC_XED_IFORM_KMOVB_MEMu8_MASKmskw_APX | INTRINSIC_XED_IFORM_KMOVB_MEMu8_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_KMOVD_GPR32u32_MASKmskw_APX | INTRINSIC_XED_IFORM_KMOVD_GPR32u32_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_KMOVD_MASKmskw_GPR32u32_APX | INTRINSIC_XED_IFORM_KMOVD_MASKmskw_GPR32u32_AVX512 | INTRINSIC_XED_IFORM_KMOVD_MASKmskw_MASKu32_APX | INTRINSIC_XED_IFORM_KMOVD_MASKmskw_MASKu32_AVX512 | INTRINSIC_XED_IFORM_KMOVD_MASKmskw_MEMu32_APX | INTRINSIC_XED_IFORM_KMOVD_MASKmskw_MEMu32_AVX512 | INTRINSIC_XED_IFORM_KMOVD_MEMu32_MASKmskw_APX | INTRINSIC_XED_IFORM_KMOVD_MEMu32_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_KMOVQ_GPR64u64_MASKmskw_APX | INTRINSIC_XED_IFORM_KMOVQ_GPR64u64_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_KMOVQ_MASKmskw_GPR64u64_APX | INTRINSIC_XED_IFORM_KMOVQ_MASKmskw_GPR64u64_AVX512 | INTRINSIC_XED_IFORM_KMOVQ_MASKmskw_MASKu64_APX | INTRINSIC_XED_IFORM_KMOVQ_MASKmskw_MASKu64_AVX512 | INTRINSIC_XED_IFORM_KMOVQ_MASKmskw_MEMu64_APX | INTRINSIC_XED_IFORM_KMOVQ_MASKmskw_MEMu64_AVX512 | INTRINSIC_XED_IFORM_KMOVQ_MEMu64_MASKmskw_APX | INTRINSIC_XED_IFORM_KMOVQ_MEMu64_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_KMOVW_GPR32u32_MASKmskw_APX | INTRINSIC_XED_IFORM_KMOVW_GPR32u32_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_KMOVW_MASKmskw_GPR32u32_APX | INTRINSIC_XED_IFORM_KMOVW_MASKmskw_GPR32u32_AVX512 | INTRINSIC_XED_IFORM_KMOVW_MASKmskw_MASKu16_APX | INTRINSIC_XED_IFORM_KMOVW_MASKmskw_MASKu16_AVX512 | INTRINSIC_XED_IFORM_KMOVW_MASKmskw_MEMu16_APX | INTRINSIC_XED_IFORM_KMOVW_MASKmskw_MEMu16_AVX512 | INTRINSIC_XED_IFORM_KMOVW_MEMu16_MASKmskw_APX | INTRINSIC_XED_IFORM_KMOVW_MEMu16_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_KNOTB_MASKmskw_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_KNOTD_MASKmskw_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_KNOTQ_MASKmskw_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_KNOTW_MASKmskw_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_KORB_MASKmskw_MASKmskw_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_KORD_MASKmskw_MASKmskw_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_KORQ_MASKmskw_MASKmskw_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_KORTESTB_MASKmskw_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_KORTESTD_MASKmskw_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_KORTESTQ_MASKmskw_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_KORTESTW_MASKmskw_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_KORW_MASKmskw_MASKmskw_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_KSHIFTLB_MASKmskw_MASKmskw_IMM8_AVX512 | INTRINSIC_XED_IFORM_KSHIFTLD_MASKmskw_MASKmskw_IMM8_AVX512 | INTRINSIC_XED_IFORM_KSHIFTLQ_MASKmskw_MASKmskw_IMM8_AVX512 | INTRINSIC_XED_IFORM_KSHIFTLW_MASKmskw_MASKmskw_IMM8_AVX512 | INTRINSIC_XED_IFORM_KSHIFTRB_MASKmskw_MASKmskw_IMM8_AVX512 | INTRINSIC_XED_IFORM_KSHIFTRD_MASKmskw_MASKmskw_IMM8_AVX512 | INTRINSIC_XED_IFORM_KSHIFTRQ_MASKmskw_MASKmskw_IMM8_AVX512 | INTRINSIC_XED_IFORM_KSHIFTRW_MASKmskw_MASKmskw_IMM8_AVX512 | INTRINSIC_XED_IFORM_KTESTB_MASKmskw_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_KTESTD_MASKmskw_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_KTESTQ_MASKmskw_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_KTESTW_MASKmskw_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_KUNPCKBW_MASKmskw_MASKmskw_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_KUNPCKDQ_MASKmskw_MASKmskw_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_KUNPCKWD_MASKmskw_MASKmskw_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_KXNORB_MASKmskw_MASKmskw_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_KXNORD_MASKmskw_MASKmskw_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_KXNORQ_MASKmskw_MASKmskw_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_KXNORW_MASKmskw_MASKmskw_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_KXORB_MASKmskw_MASKmskw_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_KXORD_MASKmskw_MASKmskw_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_KXORQ_MASKmskw_MASKmskw_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_KXORW_MASKmskw_MASKmskw_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_LAHF | INTRINSIC_XED_IFORM_LAR_GPRv_GPRv | INTRINSIC_XED_IFORM_LAR_GPRv_MEMw | INTRINSIC_XED_IFORM_LDDQU_XMMpd_MEMdq | INTRINSIC_XED_IFORM_LDMXCSR_MEMd | INTRINSIC_XED_IFORM_LDS_GPRz_MEMp | INTRINSIC_XED_IFORM_LDTILECFG_MEM | INTRINSIC_XED_IFORM_LDTILECFG_MEM_APX | INTRINSIC_XED_IFORM_LEA_GPRv_AGEN | INTRINSIC_XED_IFORM_LEAVE | INTRINSIC_XED_IFORM_LES_GPRz_MEMp | INTRINSIC_XED_IFORM_LFENCE | INTRINSIC_XED_IFORM_LFS_GPRv_MEMp2 | INTRINSIC_XED_IFORM_LGDT_MEMs | INTRINSIC_XED_IFORM_LGDT_MEMs64 | INTRINSIC_XED_IFORM_LGS_GPRv_MEMp2 | INTRINSIC_XED_IFORM_LIDT_MEMs | INTRINSIC_XED_IFORM_LIDT_MEMs64 | INTRINSIC_XED_IFORM_LKGS_GPR16u16 | INTRINSIC_XED_IFORM_LKGS_MEMu16 | INTRINSIC_XED_IFORM_LLDT_GPR16 | INTRINSIC_XED_IFORM_LLDT_MEMw | INTRINSIC_XED_IFORM_LLWPCB_GPRyy | INTRINSIC_XED_IFORM_LMSW_GPR16 | INTRINSIC_XED_IFORM_LMSW_MEMw | INTRINSIC_XED_IFORM_LOADIWKEY_XMMu8_XMMu8 | INTRINSIC_XED_IFORM_LODSB | INTRINSIC_XED_IFORM_LODSD | INTRINSIC_XED_IFORM_LODSQ | INTRINSIC_XED_IFORM_LODSW | INTRINSIC_XED_IFORM_LOOP_RELBRb | INTRINSIC_XED_IFORM_LOOPE_RELBRb | INTRINSIC_XED_IFORM_LOOPNE_RELBRb | INTRINSIC_XED_IFORM_LSL_GPRv_GPRz | INTRINSIC_XED_IFORM_LSL_GPRv_MEMw | INTRINSIC_XED_IFORM_LSS_GPRv_MEMp2 | INTRINSIC_XED_IFORM_LTR_GPR16 | INTRINSIC_XED_IFORM_LTR_MEMw | INTRINSIC_XED_IFORM_LWPINS_GPRyy_GPR32d_IMMd | INTRINSIC_XED_IFORM_LWPINS_GPRyy_MEMd_IMMd | INTRINSIC_XED_IFORM_LWPVAL_GPRyy_GPR32d_IMMd | INTRINSIC_XED_IFORM_LWPVAL_GPRyy_MEMd_IMMd | INTRINSIC_XED_IFORM_LZCNT_GPRv_GPRv | INTRINSIC_XED_IFORM_LZCNT_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_LZCNT_GPRv_MEMv | INTRINSIC_XED_IFORM_LZCNT_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_MASKMOVDQU_XMMxub_XMMxub | INTRINSIC_XED_IFORM_MASKMOVQ_MMXq_MMXq | INTRINSIC_XED_IFORM_MAXPD_XMMpd_MEMpd | INTRINSIC_XED_IFORM_MAXPD_XMMpd_XMMpd | INTRINSIC_XED_IFORM_MAXPS_XMMps_MEMps | INTRINSIC_XED_IFORM_MAXPS_XMMps_XMMps | INTRINSIC_XED_IFORM_MAXSD_XMMsd_MEMsd | INTRINSIC_XED_IFORM_MAXSD_XMMsd_XMMsd | INTRINSIC_XED_IFORM_MAXSS_XMMss_MEMss | INTRINSIC_XED_IFORM_MAXSS_XMMss_XMMss | INTRINSIC_XED_IFORM_MCOMMIT | INTRINSIC_XED_IFORM_MFENCE | INTRINSIC_XED_IFORM_MINPD_XMMpd_MEMpd | INTRINSIC_XED_IFORM_MINPD_XMMpd_XMMpd | INTRINSIC_XED_IFORM_MINPS_XMMps_MEMps | INTRINSIC_XED_IFORM_MINPS_XMMps_XMMps | INTRINSIC_XED_IFORM_MINSD_XMMsd_MEMsd | INTRINSIC_XED_IFORM_MINSD_XMMsd_XMMsd | INTRINSIC_XED_IFORM_MINSS_XMMss_MEMss | INTRINSIC_XED_IFORM_MINSS_XMMss_XMMss | INTRINSIC_XED_IFORM_MONITOR | INTRINSIC_XED_IFORM_MONITORX | INTRINSIC_XED_IFORM_MOV_AL_MEMb | INTRINSIC_XED_IFORM_MOV_GPR8_GPR8_88 | INTRINSIC_XED_IFORM_MOV_GPR8_GPR8_8A | INTRINSIC_XED_IFORM_MOV_GPR8_IMMb_B0 | INTRINSIC_XED_IFORM_MOV_GPR8_IMMb_C6r0 | INTRINSIC_XED_IFORM_MOV_GPR8_MEMb | INTRINSIC_XED_IFORM_MOV_GPRv_GPRv_89 | INTRINSIC_XED_IFORM_MOV_GPRv_GPRv_8B | INTRINSIC_XED_IFORM_MOV_GPRv_IMMv | INTRINSIC_XED_IFORM_MOV_GPRv_IMMz | INTRINSIC_XED_IFORM_MOV_GPRv_MEMv | INTRINSIC_XED_IFORM_MOV_GPRv_SEG | INTRINSIC_XED_IFORM_MOV_MEMb_AL | INTRINSIC_XED_IFORM_MOV_MEMb_GPR8 | INTRINSIC_XED_IFORM_MOV_MEMb_IMMb | INTRINSIC_XED_IFORM_MOV_MEMv_GPRv | INTRINSIC_XED_IFORM_MOV_MEMv_IMMz | INTRINSIC_XED_IFORM_MOV_MEMv_OrAX | INTRINSIC_XED_IFORM_MOV_MEMw_SEG | INTRINSIC_XED_IFORM_MOV_OrAX_MEMv | INTRINSIC_XED_IFORM_MOV_SEG_GPR16 | INTRINSIC_XED_IFORM_MOV_SEG_MEMw | INTRINSIC_XED_IFORM_MOVAPD_MEMpd_XMMpd | INTRINSIC_XED_IFORM_MOVAPD_XMMpd_MEMpd | INTRINSIC_XED_IFORM_MOVAPD_XMMpd_XMMpd_0F28 | INTRINSIC_XED_IFORM_MOVAPD_XMMpd_XMMpd_0F29 | INTRINSIC_XED_IFORM_MOVAPS_MEMps_XMMps | INTRINSIC_XED_IFORM_MOVAPS_XMMps_MEMps | INTRINSIC_XED_IFORM_MOVAPS_XMMps_XMMps_0F28 | INTRINSIC_XED_IFORM_MOVAPS_XMMps_XMMps_0F29 | INTRINSIC_XED_IFORM_MOVBE_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_MOVBE_GPRv_MEMv | INTRINSIC_XED_IFORM_MOVBE_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_MOVBE_MEMv_GPRv | INTRINSIC_XED_IFORM_MOVBE_MEMv_GPRv_APX | INTRINSIC_XED_IFORM_MOVD_GPR32_MMXd | INTRINSIC_XED_IFORM_MOVD_GPR32_XMMd | INTRINSIC_XED_IFORM_MOVD_MEMd_MMXd | INTRINSIC_XED_IFORM_MOVD_MEMd_XMMd | INTRINSIC_XED_IFORM_MOVD_MMXq_GPR32 | INTRINSIC_XED_IFORM_MOVD_MMXq_MEMd | INTRINSIC_XED_IFORM_MOVD_XMMdq_GPR32 | INTRINSIC_XED_IFORM_MOVD_XMMdq_MEMd | INTRINSIC_XED_IFORM_MOVDDUP_XMMdq_MEMq | INTRINSIC_XED_IFORM_MOVDDUP_XMMdq_XMMq | INTRINSIC_XED_IFORM_MOVDIR64B_GPRa_MEM | INTRINSIC_XED_IFORM_MOVDIR64B_GPRav_MEMu32_APX | INTRINSIC_XED_IFORM_MOVDIRI_MEMu32_GPR32u32 | INTRINSIC_XED_IFORM_MOVDIRI_MEMu64_GPR64u64 | INTRINSIC_XED_IFORM_MOVDIRI_MEMyu_GPRyu_APX | INTRINSIC_XED_IFORM_MOVDQ2Q_MMXq_XMMq | INTRINSIC_XED_IFORM_MOVDQA_MEMdq_XMMdq | INTRINSIC_XED_IFORM_MOVDQA_XMMdq_MEMdq | INTRINSIC_XED_IFORM_MOVDQA_XMMdq_XMMdq_0F6F | INTRINSIC_XED_IFORM_MOVDQA_XMMdq_XMMdq_0F7F | INTRINSIC_XED_IFORM_MOVDQU_MEMdq_XMMdq | INTRINSIC_XED_IFORM_MOVDQU_XMMdq_MEMdq | INTRINSIC_XED_IFORM_MOVDQU_XMMdq_XMMdq_0F6F | INTRINSIC_XED_IFORM_MOVDQU_XMMdq_XMMdq_0F7F | INTRINSIC_XED_IFORM_MOVHLPS_XMMq_XMMq | INTRINSIC_XED_IFORM_MOVHPD_MEMq_XMMsd | INTRINSIC_XED_IFORM_MOVHPD_XMMsd_MEMq | INTRINSIC_XED_IFORM_MOVHPS_MEMq_XMMps | INTRINSIC_XED_IFORM_MOVHPS_XMMq_MEMq | INTRINSIC_XED_IFORM_MOVLHPS_XMMq_XMMq | INTRINSIC_XED_IFORM_MOVLPD_MEMq_XMMsd | INTRINSIC_XED_IFORM_MOVLPD_XMMsd_MEMq | INTRINSIC_XED_IFORM_MOVLPS_MEMq_XMMq | INTRINSIC_XED_IFORM_MOVLPS_XMMq_MEMq | INTRINSIC_XED_IFORM_MOVMSKPD_GPR32_XMMpd | INTRINSIC_XED_IFORM_MOVMSKPS_GPR32_XMMps | INTRINSIC_XED_IFORM_MOVNTDQ_MEMdq_XMMdq | INTRINSIC_XED_IFORM_MOVNTDQA_XMMdq_MEMdq | INTRINSIC_XED_IFORM_MOVNTI_MEMd_GPR32 | INTRINSIC_XED_IFORM_MOVNTI_MEMq_GPR64 | INTRINSIC_XED_IFORM_MOVNTPD_MEMdq_XMMpd | INTRINSIC_XED_IFORM_MOVNTPS_MEMdq_XMMps | INTRINSIC_XED_IFORM_MOVNTQ_MEMq_MMXq | INTRINSIC_XED_IFORM_MOVNTSD_MEMq_XMMq | INTRINSIC_XED_IFORM_MOVNTSS_MEMd_XMMd | INTRINSIC_XED_IFORM_MOVQ_GPR64_MMXq | INTRINSIC_XED_IFORM_MOVQ_GPR64_XMMq | INTRINSIC_XED_IFORM_MOVQ_MEMq_MMXq_0F7E | INTRINSIC_XED_IFORM_MOVQ_MEMq_MMXq_0F7F | INTRINSIC_XED_IFORM_MOVQ_MEMq_XMMq_0F7E | INTRINSIC_XED_IFORM_MOVQ_MEMq_XMMq_0FD6 | INTRINSIC_XED_IFORM_MOVQ_MMXq_GPR64 | INTRINSIC_XED_IFORM_MOVQ_MMXq_MEMq_0F6E | INTRINSIC_XED_IFORM_MOVQ_MMXq_MEMq_0F6F | INTRINSIC_XED_IFORM_MOVQ_MMXq_MMXq_0F6F | INTRINSIC_XED_IFORM_MOVQ_MMXq_MMXq_0F7F | INTRINSIC_XED_IFORM_MOVQ_XMMdq_GPR64 | INTRINSIC_XED_IFORM_MOVQ_XMMdq_MEMq_0F6E | INTRINSIC_XED_IFORM_MOVQ_XMMdq_MEMq_0F7E | INTRINSIC_XED_IFORM_MOVQ_XMMdq_XMMq_0F7E | INTRINSIC_XED_IFORM_MOVQ_XMMdq_XMMq_0FD6 | INTRINSIC_XED_IFORM_MOVQ2DQ_XMMdq_MMXq | INTRINSIC_XED_IFORM_MOVSB | INTRINSIC_XED_IFORM_MOVSD | INTRINSIC_XED_IFORM_MOVSD_XMM_MEMsd_XMMsd | INTRINSIC_XED_IFORM_MOVSD_XMM_XMMdq_MEMsd | INTRINSIC_XED_IFORM_MOVSD_XMM_XMMsd_XMMsd_0F10 | INTRINSIC_XED_IFORM_MOVSD_XMM_XMMsd_XMMsd_0F11 | INTRINSIC_XED_IFORM_MOVSHDUP_XMMps_MEMps | INTRINSIC_XED_IFORM_MOVSHDUP_XMMps_XMMps | INTRINSIC_XED_IFORM_MOVSLDUP_XMMps_MEMps | INTRINSIC_XED_IFORM_MOVSLDUP_XMMps_XMMps | INTRINSIC_XED_IFORM_MOVSQ | INTRINSIC_XED_IFORM_MOVSS_MEMss_XMMss | INTRINSIC_XED_IFORM_MOVSS_XMMdq_MEMss | INTRINSIC_XED_IFORM_MOVSS_XMMss_XMMss_0F10 | INTRINSIC_XED_IFORM_MOVSS_XMMss_XMMss_0F11 | INTRINSIC_XED_IFORM_MOVSW | INTRINSIC_XED_IFORM_MOVSX_GPRv_GPR16 | INTRINSIC_XED_IFORM_MOVSX_GPRv_GPR8 | INTRINSIC_XED_IFORM_MOVSX_GPRv_MEMb | INTRINSIC_XED_IFORM_MOVSX_GPRv_MEMw | INTRINSIC_XED_IFORM_MOVSXD_GPRv_GPRz | INTRINSIC_XED_IFORM_MOVSXD_GPRv_MEMz | INTRINSIC_XED_IFORM_MOVUPD_MEMpd_XMMpd | INTRINSIC_XED_IFORM_MOVUPD_XMMpd_MEMpd | INTRINSIC_XED_IFORM_MOVUPD_XMMpd_XMMpd_0F10 | INTRINSIC_XED_IFORM_MOVUPD_XMMpd_XMMpd_0F11 | INTRINSIC_XED_IFORM_MOVUPS_MEMps_XMMps | INTRINSIC_XED_IFORM_MOVUPS_XMMps_MEMps | INTRINSIC_XED_IFORM_MOVUPS_XMMps_XMMps_0F10 | INTRINSIC_XED_IFORM_MOVUPS_XMMps_XMMps_0F11 | INTRINSIC_XED_IFORM_MOVZX_GPRv_GPR16 | INTRINSIC_XED_IFORM_MOVZX_GPRv_GPR8 | INTRINSIC_XED_IFORM_MOVZX_GPRv_MEMb | INTRINSIC_XED_IFORM_MOVZX_GPRv_MEMw | INTRINSIC_XED_IFORM_MOV_CR_CR_GPR32 | INTRINSIC_XED_IFORM_MOV_CR_CR_GPR64 | INTRINSIC_XED_IFORM_MOV_CR_GPR32_CR | INTRINSIC_XED_IFORM_MOV_CR_GPR64_CR | INTRINSIC_XED_IFORM_MOV_DR_DR_GPR32 | INTRINSIC_XED_IFORM_MOV_DR_DR_GPR64 | INTRINSIC_XED_IFORM_MOV_DR_GPR32_DR | INTRINSIC_XED_IFORM_MOV_DR_GPR64_DR | INTRINSIC_XED_IFORM_MPSADBW_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_MPSADBW_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_MUL_GPR8 | INTRINSIC_XED_IFORM_MUL_GPR8i8_APX | INTRINSIC_XED_IFORM_MUL_GPRv | INTRINSIC_XED_IFORM_MUL_GPRv_APX | INTRINSIC_XED_IFORM_MUL_MEMb | INTRINSIC_XED_IFORM_MUL_MEMi8_APX | INTRINSIC_XED_IFORM_MUL_MEMv | INTRINSIC_XED_IFORM_MUL_MEMv_APX | INTRINSIC_XED_IFORM_MULPD_XMMpd_MEMpd | INTRINSIC_XED_IFORM_MULPD_XMMpd_XMMpd | INTRINSIC_XED_IFORM_MULPS_XMMps_MEMps | INTRINSIC_XED_IFORM_MULPS_XMMps_XMMps | INTRINSIC_XED_IFORM_MULSD_XMMsd_MEMsd | INTRINSIC_XED_IFORM_MULSD_XMMsd_XMMsd | INTRINSIC_XED_IFORM_MULSS_XMMss_MEMss | INTRINSIC_XED_IFORM_MULSS_XMMss_XMMss | INTRINSIC_XED_IFORM_MULX_GPR32d_GPR32d_GPR32d | INTRINSIC_XED_IFORM_MULX_GPR32d_GPR32d_MEMd | INTRINSIC_XED_IFORM_MULX_GPR32i32_GPR32i32_GPR32i32_APX | INTRINSIC_XED_IFORM_MULX_GPR32i32_GPR32i32_MEMi32_APX | INTRINSIC_XED_IFORM_MULX_GPR64i64_GPR64i64_GPR64i64_APX | INTRINSIC_XED_IFORM_MULX_GPR64i64_GPR64i64_MEMi64_APX | INTRINSIC_XED_IFORM_MULX_GPR64q_GPR64q_GPR64q | INTRINSIC_XED_IFORM_MULX_GPR64q_GPR64q_MEMq | INTRINSIC_XED_IFORM_MWAIT | INTRINSIC_XED_IFORM_MWAITX | INTRINSIC_XED_IFORM_NEG_GPR8 | INTRINSIC_XED_IFORM_NEG_GPR8i8_APX | INTRINSIC_XED_IFORM_NEG_GPR8i8_GPR8i8_APX | INTRINSIC_XED_IFORM_NEG_GPR8i8_MEMi8_APX | INTRINSIC_XED_IFORM_NEG_GPRv | INTRINSIC_XED_IFORM_NEG_GPRv_APX | INTRINSIC_XED_IFORM_NEG_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_NEG_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_NEG_MEMb | INTRINSIC_XED_IFORM_NEG_MEMi8_APX | INTRINSIC_XED_IFORM_NEG_MEMv | INTRINSIC_XED_IFORM_NEG_MEMv_APX | INTRINSIC_XED_IFORM_NEG_LOCK_MEMb | INTRINSIC_XED_IFORM_NEG_LOCK_MEMv | INTRINSIC_XED_IFORM_NOP_90 | INTRINSIC_XED_IFORM_NOP_GPRv_0F18r0 | INTRINSIC_XED_IFORM_NOP_GPRv_0F18r1 | INTRINSIC_XED_IFORM_NOP_GPRv_0F18r2 | INTRINSIC_XED_IFORM_NOP_GPRv_0F18r3 | INTRINSIC_XED_IFORM_NOP_GPRv_0F18r4 | INTRINSIC_XED_IFORM_NOP_GPRv_0F18r5 | INTRINSIC_XED_IFORM_NOP_GPRv_0F18r6 | INTRINSIC_XED_IFORM_NOP_GPRv_0F18r7 | INTRINSIC_XED_IFORM_NOP_GPRv_0F1F | INTRINSIC_XED_IFORM_NOP_GPRv_GPRv_0F0D | INTRINSIC_XED_IFORM_NOP_GPRv_GPRv_0F19 | INTRINSIC_XED_IFORM_NOP_GPRv_GPRv_0F1A | INTRINSIC_XED_IFORM_NOP_GPRv_GPRv_0F1B | INTRINSIC_XED_IFORM_NOP_GPRv_GPRv_0F1C | INTRINSIC_XED_IFORM_NOP_GPRv_GPRv_0F1D | INTRINSIC_XED_IFORM_NOP_GPRv_GPRv_0F1E | INTRINSIC_XED_IFORM_NOP_GPRv_MEM_0F1B | INTRINSIC_XED_IFORM_NOP_GPRv_MEMv_0F1A | INTRINSIC_XED_IFORM_NOP_MEMv_0F18r4 | INTRINSIC_XED_IFORM_NOP_MEMv_0F18r5 | INTRINSIC_XED_IFORM_NOP_MEMv_0F1F | INTRINSIC_XED_IFORM_NOP_MEMv_GPRv_0F19 | INTRINSIC_XED_IFORM_NOP_MEMv_GPRv_0F1C | INTRINSIC_XED_IFORM_NOP_MEMv_GPRv_0F1D | INTRINSIC_XED_IFORM_NOP_MEMv_GPRv_0F1E | INTRINSIC_XED_IFORM_NOT_GPR8 | INTRINSIC_XED_IFORM_NOT_GPR8i8_APX | INTRINSIC_XED_IFORM_NOT_GPR8i8_GPR8i8_APX | INTRINSIC_XED_IFORM_NOT_GPR8i8_MEMi8_APX | INTRINSIC_XED_IFORM_NOT_GPRv | INTRINSIC_XED_IFORM_NOT_GPRv_APX | INTRINSIC_XED_IFORM_NOT_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_NOT_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_NOT_MEMb | INTRINSIC_XED_IFORM_NOT_MEMi8_APX | INTRINSIC_XED_IFORM_NOT_MEMv | INTRINSIC_XED_IFORM_NOT_MEMv_APX | INTRINSIC_XED_IFORM_NOT_LOCK_MEMb | INTRINSIC_XED_IFORM_NOT_LOCK_MEMv | INTRINSIC_XED_IFORM_OR_AL_IMMb | INTRINSIC_XED_IFORM_OR_GPR8_GPR8_08 | INTRINSIC_XED_IFORM_OR_GPR8_GPR8_0A | INTRINSIC_XED_IFORM_OR_GPR8_IMMb_80r1 | INTRINSIC_XED_IFORM_OR_GPR8_IMMb_82r1 | INTRINSIC_XED_IFORM_OR_GPR8_MEMb | INTRINSIC_XED_IFORM_OR_GPR8i8_GPR8i8_APX | INTRINSIC_XED_IFORM_OR_GPR8i8_GPR8i8_GPR8i8_APX | INTRINSIC_XED_IFORM_OR_GPR8i8_GPR8i8_IMM8_APX | INTRINSIC_XED_IFORM_OR_GPR8i8_GPR8i8_MEMi8_APX | INTRINSIC_XED_IFORM_OR_GPR8i8_IMM8_APX | INTRINSIC_XED_IFORM_OR_GPR8i8_MEMi8_APX | INTRINSIC_XED_IFORM_OR_GPR8i8_MEMi8_GPR8i8_APX | INTRINSIC_XED_IFORM_OR_GPR8i8_MEMi8_IMM8_APX | INTRINSIC_XED_IFORM_OR_GPRv_GPRv_09 | INTRINSIC_XED_IFORM_OR_GPRv_GPRv_0B | INTRINSIC_XED_IFORM_OR_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_OR_GPRv_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_OR_GPRv_GPRv_IMM8_APX | INTRINSIC_XED_IFORM_OR_GPRv_GPRv_IMMz_APX | INTRINSIC_XED_IFORM_OR_GPRv_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_OR_GPRv_IMM8_APX | INTRINSIC_XED_IFORM_OR_GPRv_IMMb | INTRINSIC_XED_IFORM_OR_GPRv_IMMz | INTRINSIC_XED_IFORM_OR_GPRv_IMMz_APX | INTRINSIC_XED_IFORM_OR_GPRv_MEMv | INTRINSIC_XED_IFORM_OR_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_OR_GPRv_MEMv_GPRv_APX | INTRINSIC_XED_IFORM_OR_GPRv_MEMv_IMM8_APX | INTRINSIC_XED_IFORM_OR_GPRv_MEMv_IMMz_APX | INTRINSIC_XED_IFORM_OR_MEMb_GPR8 | INTRINSIC_XED_IFORM_OR_MEMb_IMMb_80r1 | INTRINSIC_XED_IFORM_OR_MEMb_IMMb_82r1 | INTRINSIC_XED_IFORM_OR_MEMi8_GPR8i8_APX | INTRINSIC_XED_IFORM_OR_MEMi8_IMM8_APX | INTRINSIC_XED_IFORM_OR_MEMv_GPRv | INTRINSIC_XED_IFORM_OR_MEMv_GPRv_APX | INTRINSIC_XED_IFORM_OR_MEMv_IMM8_APX | INTRINSIC_XED_IFORM_OR_MEMv_IMMb | INTRINSIC_XED_IFORM_OR_MEMv_IMMz | INTRINSIC_XED_IFORM_OR_MEMv_IMMz_APX | INTRINSIC_XED_IFORM_OR_OrAX_IMMz | INTRINSIC_XED_IFORM_ORPD_XMMxuq_MEMxuq | INTRINSIC_XED_IFORM_ORPD_XMMxuq_XMMxuq | INTRINSIC_XED_IFORM_ORPS_XMMxud_MEMxud | INTRINSIC_XED_IFORM_ORPS_XMMxud_XMMxud | INTRINSIC_XED_IFORM_OR_LOCK_MEMb_GPR8 | INTRINSIC_XED_IFORM_OR_LOCK_MEMb_IMMb_80r1 | INTRINSIC_XED_IFORM_OR_LOCK_MEMb_IMMb_82r1 | INTRINSIC_XED_IFORM_OR_LOCK_MEMv_GPRv | INTRINSIC_XED_IFORM_OR_LOCK_MEMv_IMMb | INTRINSIC_XED_IFORM_OR_LOCK_MEMv_IMMz | INTRINSIC_XED_IFORM_OUT_DX_AL | INTRINSIC_XED_IFORM_OUT_DX_OeAX | INTRINSIC_XED_IFORM_OUT_IMMb_AL | INTRINSIC_XED_IFORM_OUT_IMMb_OeAX | INTRINSIC_XED_IFORM_OUTSB | INTRINSIC_XED_IFORM_OUTSD | INTRINSIC_XED_IFORM_OUTSW | INTRINSIC_XED_IFORM_PABSB_MMXq_MEMq | INTRINSIC_XED_IFORM_PABSB_MMXq_MMXq | INTRINSIC_XED_IFORM_PABSB_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PABSB_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PABSD_MMXq_MEMq | INTRINSIC_XED_IFORM_PABSD_MMXq_MMXq | INTRINSIC_XED_IFORM_PABSD_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PABSD_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PABSW_MMXq_MEMq | INTRINSIC_XED_IFORM_PABSW_MMXq_MMXq | INTRINSIC_XED_IFORM_PABSW_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PABSW_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PACKSSDW_MMXq_MEMq | INTRINSIC_XED_IFORM_PACKSSDW_MMXq_MMXq | INTRINSIC_XED_IFORM_PACKSSDW_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PACKSSDW_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PACKSSWB_MMXq_MEMq | INTRINSIC_XED_IFORM_PACKSSWB_MMXq_MMXq | INTRINSIC_XED_IFORM_PACKSSWB_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PACKSSWB_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PACKUSDW_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PACKUSDW_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PACKUSWB_MMXq_MEMq | INTRINSIC_XED_IFORM_PACKUSWB_MMXq_MMXq | INTRINSIC_XED_IFORM_PACKUSWB_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PACKUSWB_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PADDB_MMXq_MEMq | INTRINSIC_XED_IFORM_PADDB_MMXq_MMXq | INTRINSIC_XED_IFORM_PADDB_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PADDB_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PADDD_MMXq_MEMq | INTRINSIC_XED_IFORM_PADDD_MMXq_MMXq | INTRINSIC_XED_IFORM_PADDD_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PADDD_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PADDQ_MMXq_MEMq | INTRINSIC_XED_IFORM_PADDQ_MMXq_MMXq | INTRINSIC_XED_IFORM_PADDQ_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PADDQ_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PADDSB_MMXq_MEMq | INTRINSIC_XED_IFORM_PADDSB_MMXq_MMXq | INTRINSIC_XED_IFORM_PADDSB_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PADDSB_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PADDSW_MMXq_MEMq | INTRINSIC_XED_IFORM_PADDSW_MMXq_MMXq | INTRINSIC_XED_IFORM_PADDSW_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PADDSW_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PADDUSB_MMXq_MEMq | INTRINSIC_XED_IFORM_PADDUSB_MMXq_MMXq | INTRINSIC_XED_IFORM_PADDUSB_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PADDUSB_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PADDUSW_MMXq_MEMq | INTRINSIC_XED_IFORM_PADDUSW_MMXq_MMXq | INTRINSIC_XED_IFORM_PADDUSW_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PADDUSW_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PADDW_MMXq_MEMq | INTRINSIC_XED_IFORM_PADDW_MMXq_MMXq | INTRINSIC_XED_IFORM_PADDW_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PADDW_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PALIGNR_MMXq_MEMq_IMMb | INTRINSIC_XED_IFORM_PALIGNR_MMXq_MMXq_IMMb | INTRINSIC_XED_IFORM_PALIGNR_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_PALIGNR_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_PAND_MMXq_MEMq | INTRINSIC_XED_IFORM_PAND_MMXq_MMXq | INTRINSIC_XED_IFORM_PAND_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PAND_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PANDN_MMXq_MEMq | INTRINSIC_XED_IFORM_PANDN_MMXq_MMXq | INTRINSIC_XED_IFORM_PANDN_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PANDN_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PAUSE | INTRINSIC_XED_IFORM_PAVGB_MMXq_MEMq | INTRINSIC_XED_IFORM_PAVGB_MMXq_MMXq | INTRINSIC_XED_IFORM_PAVGB_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PAVGB_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PAVGUSB_MMXq_MEMq | INTRINSIC_XED_IFORM_PAVGUSB_MMXq_MMXq | INTRINSIC_XED_IFORM_PAVGW_MMXq_MEMq | INTRINSIC_XED_IFORM_PAVGW_MMXq_MMXq | INTRINSIC_XED_IFORM_PAVGW_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PAVGW_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PBLENDVB_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PBLENDVB_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PBLENDW_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_PBLENDW_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_PBNDKB | INTRINSIC_XED_IFORM_PCLMULQDQ_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_PCLMULQDQ_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_PCMPEQB_MMXq_MEMq | INTRINSIC_XED_IFORM_PCMPEQB_MMXq_MMXq | INTRINSIC_XED_IFORM_PCMPEQB_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PCMPEQB_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PCMPEQD_MMXq_MEMq | INTRINSIC_XED_IFORM_PCMPEQD_MMXq_MMXq | INTRINSIC_XED_IFORM_PCMPEQD_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PCMPEQD_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PCMPEQQ_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PCMPEQQ_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PCMPEQW_MMXq_MEMq | INTRINSIC_XED_IFORM_PCMPEQW_MMXq_MMXq | INTRINSIC_XED_IFORM_PCMPEQW_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PCMPEQW_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PCMPESTRI_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_PCMPESTRI_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_PCMPESTRI64_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_PCMPESTRI64_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_PCMPESTRM_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_PCMPESTRM_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_PCMPESTRM64_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_PCMPESTRM64_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_PCMPGTB_MMXq_MEMq | INTRINSIC_XED_IFORM_PCMPGTB_MMXq_MMXq | INTRINSIC_XED_IFORM_PCMPGTB_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PCMPGTB_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PCMPGTD_MMXq_MEMq | INTRINSIC_XED_IFORM_PCMPGTD_MMXq_MMXq | INTRINSIC_XED_IFORM_PCMPGTD_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PCMPGTD_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PCMPGTQ_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PCMPGTQ_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PCMPGTW_MMXq_MEMq | INTRINSIC_XED_IFORM_PCMPGTW_MMXq_MMXq | INTRINSIC_XED_IFORM_PCMPGTW_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PCMPGTW_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PCMPISTRI_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_PCMPISTRI_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_PCMPISTRI64_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_PCMPISTRI64_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_PCMPISTRM_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_PCMPISTRM_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_PCONFIG | INTRINSIC_XED_IFORM_PCONFIG64 | INTRINSIC_XED_IFORM_PDEP_GPR32d_GPR32d_GPR32d | INTRINSIC_XED_IFORM_PDEP_GPR32d_GPR32d_MEMd | INTRINSIC_XED_IFORM_PDEP_GPR32i32_GPR32i32_GPR32i32_APX | INTRINSIC_XED_IFORM_PDEP_GPR32i32_GPR32i32_MEMi32_APX | INTRINSIC_XED_IFORM_PDEP_GPR64i64_GPR64i64_GPR64i64_APX | INTRINSIC_XED_IFORM_PDEP_GPR64i64_GPR64i64_MEMi64_APX | INTRINSIC_XED_IFORM_PDEP_GPR64q_GPR64q_GPR64q | INTRINSIC_XED_IFORM_PDEP_GPR64q_GPR64q_MEMq | INTRINSIC_XED_IFORM_PEXT_GPR32d_GPR32d_GPR32d | INTRINSIC_XED_IFORM_PEXT_GPR32d_GPR32d_MEMd | INTRINSIC_XED_IFORM_PEXT_GPR32i32_GPR32i32_GPR32i32_APX | INTRINSIC_XED_IFORM_PEXT_GPR32i32_GPR32i32_MEMi32_APX | INTRINSIC_XED_IFORM_PEXT_GPR64i64_GPR64i64_GPR64i64_APX | INTRINSIC_XED_IFORM_PEXT_GPR64i64_GPR64i64_MEMi64_APX | INTRINSIC_XED_IFORM_PEXT_GPR64q_GPR64q_GPR64q | INTRINSIC_XED_IFORM_PEXT_GPR64q_GPR64q_MEMq | INTRINSIC_XED_IFORM_PEXTRB_GPR32d_XMMdq_IMMb | INTRINSIC_XED_IFORM_PEXTRB_MEMb_XMMdq_IMMb | INTRINSIC_XED_IFORM_PEXTRD_GPR32d_XMMdq_IMMb | INTRINSIC_XED_IFORM_PEXTRD_MEMd_XMMdq_IMMb | INTRINSIC_XED_IFORM_PEXTRQ_GPR64q_XMMdq_IMMb | INTRINSIC_XED_IFORM_PEXTRQ_MEMq_XMMdq_IMMb | INTRINSIC_XED_IFORM_PEXTRW_GPR32_MMXq_IMMb | INTRINSIC_XED_IFORM_PEXTRW_GPR32_XMMdq_IMMb | INTRINSIC_XED_IFORM_PEXTRW_SSE4_GPR32_XMMdq_IMMb | INTRINSIC_XED_IFORM_PEXTRW_SSE4_MEMw_XMMdq_IMMb | INTRINSIC_XED_IFORM_PF2ID_MMXq_MEMq | INTRINSIC_XED_IFORM_PF2ID_MMXq_MMXq | INTRINSIC_XED_IFORM_PF2IW_MMXq_MEMq | INTRINSIC_XED_IFORM_PF2IW_MMXq_MMXq | INTRINSIC_XED_IFORM_PFACC_MMXq_MEMq | INTRINSIC_XED_IFORM_PFACC_MMXq_MMXq | INTRINSIC_XED_IFORM_PFADD_MMXq_MEMq | INTRINSIC_XED_IFORM_PFADD_MMXq_MMXq | INTRINSIC_XED_IFORM_PFCMPEQ_MMXq_MEMq | INTRINSIC_XED_IFORM_PFCMPEQ_MMXq_MMXq | INTRINSIC_XED_IFORM_PFCMPGE_MMXq_MEMq | INTRINSIC_XED_IFORM_PFCMPGE_MMXq_MMXq | INTRINSIC_XED_IFORM_PFCMPGT_MMXq_MEMq | INTRINSIC_XED_IFORM_PFCMPGT_MMXq_MMXq | INTRINSIC_XED_IFORM_PFMAX_MMXq_MEMq | INTRINSIC_XED_IFORM_PFMAX_MMXq_MMXq | INTRINSIC_XED_IFORM_PFMIN_MMXq_MEMq | INTRINSIC_XED_IFORM_PFMIN_MMXq_MMXq | INTRINSIC_XED_IFORM_PFMUL_MMXq_MEMq | INTRINSIC_XED_IFORM_PFMUL_MMXq_MMXq | INTRINSIC_XED_IFORM_PFNACC_MMXq_MEMq | INTRINSIC_XED_IFORM_PFNACC_MMXq_MMXq | INTRINSIC_XED_IFORM_PFPNACC_MMXq_MEMq | INTRINSIC_XED_IFORM_PFPNACC_MMXq_MMXq | INTRINSIC_XED_IFORM_PFRCP_MMXq_MEMq | INTRINSIC_XED_IFORM_PFRCP_MMXq_MMXq | INTRINSIC_XED_IFORM_PFRCPIT1_MMXq_MEMq | INTRINSIC_XED_IFORM_PFRCPIT1_MMXq_MMXq | INTRINSIC_XED_IFORM_PFRCPIT2_MMXq_MEMq | INTRINSIC_XED_IFORM_PFRCPIT2_MMXq_MMXq | INTRINSIC_XED_IFORM_PFRSQIT1_MMXq_MEMq | INTRINSIC_XED_IFORM_PFRSQIT1_MMXq_MMXq | INTRINSIC_XED_IFORM_PFRSQRT_MMXq_MEMq | INTRINSIC_XED_IFORM_PFRSQRT_MMXq_MMXq | INTRINSIC_XED_IFORM_PFSUB_MMXq_MEMq | INTRINSIC_XED_IFORM_PFSUB_MMXq_MMXq | INTRINSIC_XED_IFORM_PFSUBR_MMXq_MEMq | INTRINSIC_XED_IFORM_PFSUBR_MMXq_MMXq | INTRINSIC_XED_IFORM_PHADDD_MMXq_MEMq | INTRINSIC_XED_IFORM_PHADDD_MMXq_MMXq | INTRINSIC_XED_IFORM_PHADDD_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PHADDD_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PHADDSW_MMXq_MEMq | INTRINSIC_XED_IFORM_PHADDSW_MMXq_MMXq | INTRINSIC_XED_IFORM_PHADDSW_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PHADDSW_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PHADDW_MMXq_MEMq | INTRINSIC_XED_IFORM_PHADDW_MMXq_MMXq | INTRINSIC_XED_IFORM_PHADDW_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PHADDW_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PHMINPOSUW_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PHMINPOSUW_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PHSUBD_MMXq_MEMq | INTRINSIC_XED_IFORM_PHSUBD_MMXq_MMXq | INTRINSIC_XED_IFORM_PHSUBD_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PHSUBD_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PHSUBSW_MMXq_MEMq | INTRINSIC_XED_IFORM_PHSUBSW_MMXq_MMXq | INTRINSIC_XED_IFORM_PHSUBSW_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PHSUBSW_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PHSUBW_MMXq_MEMq | INTRINSIC_XED_IFORM_PHSUBW_MMXq_MMXq | INTRINSIC_XED_IFORM_PHSUBW_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PHSUBW_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PI2FD_MMXq_MEMq | INTRINSIC_XED_IFORM_PI2FD_MMXq_MMXq | INTRINSIC_XED_IFORM_PI2FW_MMXq_MEMq | INTRINSIC_XED_IFORM_PI2FW_MMXq_MMXq | INTRINSIC_XED_IFORM_PINSRB_XMMdq_GPR32d_IMMb | INTRINSIC_XED_IFORM_PINSRB_XMMdq_MEMb_IMMb | INTRINSIC_XED_IFORM_PINSRD_XMMdq_GPR32d_IMMb | INTRINSIC_XED_IFORM_PINSRD_XMMdq_MEMd_IMMb | INTRINSIC_XED_IFORM_PINSRQ_XMMdq_GPR64q_IMMb | INTRINSIC_XED_IFORM_PINSRQ_XMMdq_MEMq_IMMb | INTRINSIC_XED_IFORM_PINSRW_MMXq_GPR32_IMMb | INTRINSIC_XED_IFORM_PINSRW_MMXq_MEMw_IMMb | INTRINSIC_XED_IFORM_PINSRW_XMMdq_GPR32_IMMb | INTRINSIC_XED_IFORM_PINSRW_XMMdq_MEMw_IMMb | INTRINSIC_XED_IFORM_PMADDUBSW_MMXq_MEMq | INTRINSIC_XED_IFORM_PMADDUBSW_MMXq_MMXq | INTRINSIC_XED_IFORM_PMADDUBSW_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PMADDUBSW_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PMADDWD_MMXq_MEMq | INTRINSIC_XED_IFORM_PMADDWD_MMXq_MMXq | INTRINSIC_XED_IFORM_PMADDWD_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PMADDWD_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PMAXSB_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PMAXSB_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PMAXSD_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PMAXSD_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PMAXSW_MMXq_MEMq | INTRINSIC_XED_IFORM_PMAXSW_MMXq_MMXq | INTRINSIC_XED_IFORM_PMAXSW_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PMAXSW_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PMAXUB_MMXq_MEMq | INTRINSIC_XED_IFORM_PMAXUB_MMXq_MMXq | INTRINSIC_XED_IFORM_PMAXUB_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PMAXUB_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PMAXUD_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PMAXUD_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PMAXUW_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PMAXUW_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PMINSB_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PMINSB_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PMINSD_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PMINSD_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PMINSW_MMXq_MEMq | INTRINSIC_XED_IFORM_PMINSW_MMXq_MMXq | INTRINSIC_XED_IFORM_PMINSW_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PMINSW_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PMINUB_MMXq_MEMq | INTRINSIC_XED_IFORM_PMINUB_MMXq_MMXq | INTRINSIC_XED_IFORM_PMINUB_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PMINUB_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PMINUD_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PMINUD_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PMINUW_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PMINUW_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PMOVMSKB_GPR32_MMXq | INTRINSIC_XED_IFORM_PMOVMSKB_GPR32_XMMdq | INTRINSIC_XED_IFORM_PMOVSXBD_XMMdq_MEMd | INTRINSIC_XED_IFORM_PMOVSXBD_XMMdq_XMMd | INTRINSIC_XED_IFORM_PMOVSXBQ_XMMdq_MEMw | INTRINSIC_XED_IFORM_PMOVSXBQ_XMMdq_XMMw | INTRINSIC_XED_IFORM_PMOVSXBW_XMMdq_MEMq | INTRINSIC_XED_IFORM_PMOVSXBW_XMMdq_XMMq | INTRINSIC_XED_IFORM_PMOVSXDQ_XMMdq_MEMq | INTRINSIC_XED_IFORM_PMOVSXDQ_XMMdq_XMMq | INTRINSIC_XED_IFORM_PMOVSXWD_XMMdq_MEMq | INTRINSIC_XED_IFORM_PMOVSXWD_XMMdq_XMMq | INTRINSIC_XED_IFORM_PMOVSXWQ_XMMdq_MEMd | INTRINSIC_XED_IFORM_PMOVSXWQ_XMMdq_XMMd | INTRINSIC_XED_IFORM_PMOVZXBD_XMMdq_MEMd | INTRINSIC_XED_IFORM_PMOVZXBD_XMMdq_XMMd | INTRINSIC_XED_IFORM_PMOVZXBQ_XMMdq_MEMw | INTRINSIC_XED_IFORM_PMOVZXBQ_XMMdq_XMMw | INTRINSIC_XED_IFORM_PMOVZXBW_XMMdq_MEMq | INTRINSIC_XED_IFORM_PMOVZXBW_XMMdq_XMMq | INTRINSIC_XED_IFORM_PMOVZXDQ_XMMdq_MEMq | INTRINSIC_XED_IFORM_PMOVZXDQ_XMMdq_XMMq | INTRINSIC_XED_IFORM_PMOVZXWD_XMMdq_MEMq | INTRINSIC_XED_IFORM_PMOVZXWD_XMMdq_XMMq | INTRINSIC_XED_IFORM_PMOVZXWQ_XMMdq_MEMd | INTRINSIC_XED_IFORM_PMOVZXWQ_XMMdq_XMMd | INTRINSIC_XED_IFORM_PMULDQ_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PMULDQ_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PMULHRSW_MMXq_MEMq | INTRINSIC_XED_IFORM_PMULHRSW_MMXq_MMXq | INTRINSIC_XED_IFORM_PMULHRSW_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PMULHRSW_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PMULHRW_MMXq_MEMq | INTRINSIC_XED_IFORM_PMULHRW_MMXq_MMXq | INTRINSIC_XED_IFORM_PMULHUW_MMXq_MEMq | INTRINSIC_XED_IFORM_PMULHUW_MMXq_MMXq | INTRINSIC_XED_IFORM_PMULHUW_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PMULHUW_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PMULHW_MMXq_MEMq | INTRINSIC_XED_IFORM_PMULHW_MMXq_MMXq | INTRINSIC_XED_IFORM_PMULHW_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PMULHW_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PMULLD_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PMULLD_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PMULLW_MMXq_MEMq | INTRINSIC_XED_IFORM_PMULLW_MMXq_MMXq | INTRINSIC_XED_IFORM_PMULLW_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PMULLW_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PMULUDQ_MMXq_MEMq | INTRINSIC_XED_IFORM_PMULUDQ_MMXq_MMXq | INTRINSIC_XED_IFORM_PMULUDQ_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PMULUDQ_XMMdq_XMMdq | INTRINSIC_XED_IFORM_POP_DS | INTRINSIC_XED_IFORM_POP_ES | INTRINSIC_XED_IFORM_POP_FS | INTRINSIC_XED_IFORM_POP_GPRv_58 | INTRINSIC_XED_IFORM_POP_GPRv_8F | INTRINSIC_XED_IFORM_POP_GS | INTRINSIC_XED_IFORM_POP_MEMv | INTRINSIC_XED_IFORM_POP_SS | INTRINSIC_XED_IFORM_POP2_GPR64u64_GPR64u64_APX | INTRINSIC_XED_IFORM_POP2P_GPR64u64_GPR64u64_APX | INTRINSIC_XED_IFORM_POPA | INTRINSIC_XED_IFORM_POPAD | INTRINSIC_XED_IFORM_POPCNT_GPRv_GPRv | INTRINSIC_XED_IFORM_POPCNT_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_POPCNT_GPRv_MEMv | INTRINSIC_XED_IFORM_POPCNT_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_POPF | INTRINSIC_XED_IFORM_POPFD | INTRINSIC_XED_IFORM_POPFQ | INTRINSIC_XED_IFORM_POPP_GPR64 | INTRINSIC_XED_IFORM_POR_MMXq_MEMq | INTRINSIC_XED_IFORM_POR_MMXq_MMXq | INTRINSIC_XED_IFORM_POR_XMMdq_MEMdq | INTRINSIC_XED_IFORM_POR_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PREFETCHIT0_MEMu8 | INTRINSIC_XED_IFORM_PREFETCHIT1_MEMu8 | INTRINSIC_XED_IFORM_PREFETCHNTA_MEMmprefetch | INTRINSIC_XED_IFORM_PREFETCHT0_MEMmprefetch | INTRINSIC_XED_IFORM_PREFETCHT1_MEMmprefetch | INTRINSIC_XED_IFORM_PREFETCHT2_MEMmprefetch | INTRINSIC_XED_IFORM_PREFETCHW_0F0Dr1 | INTRINSIC_XED_IFORM_PREFETCHW_0F0Dr3 | INTRINSIC_XED_IFORM_PREFETCHWT1_MEMu8 | INTRINSIC_XED_IFORM_PREFETCH_EXCLUSIVE_MEMmprefetch | INTRINSIC_XED_IFORM_PREFETCH_RESERVED_0F0Dr4 | INTRINSIC_XED_IFORM_PREFETCH_RESERVED_0F0Dr5 | INTRINSIC_XED_IFORM_PREFETCH_RESERVED_0F0Dr6 | INTRINSIC_XED_IFORM_PREFETCH_RESERVED_0F0Dr7 | INTRINSIC_XED_IFORM_PSADBW_MMXq_MEMq | INTRINSIC_XED_IFORM_PSADBW_MMXq_MMXq | INTRINSIC_XED_IFORM_PSADBW_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PSADBW_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PSHUFB_MMXq_MEMq | INTRINSIC_XED_IFORM_PSHUFB_MMXq_MMXq | INTRINSIC_XED_IFORM_PSHUFB_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PSHUFB_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PSHUFD_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_PSHUFD_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_PSHUFHW_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_PSHUFHW_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_PSHUFLW_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_PSHUFLW_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_PSHUFW_MMXq_MEMq_IMMb | INTRINSIC_XED_IFORM_PSHUFW_MMXq_MMXq_IMMb | INTRINSIC_XED_IFORM_PSIGNB_MMXq_MEMq | INTRINSIC_XED_IFORM_PSIGNB_MMXq_MMXq | INTRINSIC_XED_IFORM_PSIGNB_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PSIGNB_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PSIGND_MMXq_MEMq | INTRINSIC_XED_IFORM_PSIGND_MMXq_MMXq | INTRINSIC_XED_IFORM_PSIGND_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PSIGND_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PSIGNW_MMXq_MEMq | INTRINSIC_XED_IFORM_PSIGNW_MMXq_MMXq | INTRINSIC_XED_IFORM_PSIGNW_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PSIGNW_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PSLLD_MMXq_IMMb | INTRINSIC_XED_IFORM_PSLLD_MMXq_MEMq | INTRINSIC_XED_IFORM_PSLLD_MMXq_MMXq | INTRINSIC_XED_IFORM_PSLLD_XMMdq_IMMb | INTRINSIC_XED_IFORM_PSLLD_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PSLLD_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PSLLDQ_XMMdq_IMMb | INTRINSIC_XED_IFORM_PSLLQ_MMXq_IMMb | INTRINSIC_XED_IFORM_PSLLQ_MMXq_MEMq | INTRINSIC_XED_IFORM_PSLLQ_MMXq_MMXq | INTRINSIC_XED_IFORM_PSLLQ_XMMdq_IMMb | INTRINSIC_XED_IFORM_PSLLQ_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PSLLQ_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PSLLW_MMXq_IMMb | INTRINSIC_XED_IFORM_PSLLW_MMXq_MEMq | INTRINSIC_XED_IFORM_PSLLW_MMXq_MMXq | INTRINSIC_XED_IFORM_PSLLW_XMMdq_IMMb | INTRINSIC_XED_IFORM_PSLLW_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PSLLW_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PSMASH_RAX | INTRINSIC_XED_IFORM_PSRAD_MMXq_IMMb | INTRINSIC_XED_IFORM_PSRAD_MMXq_MEMq | INTRINSIC_XED_IFORM_PSRAD_MMXq_MMXq | INTRINSIC_XED_IFORM_PSRAD_XMMdq_IMMb | INTRINSIC_XED_IFORM_PSRAD_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PSRAD_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PSRAW_MMXq_IMMb | INTRINSIC_XED_IFORM_PSRAW_MMXq_MEMq | INTRINSIC_XED_IFORM_PSRAW_MMXq_MMXq | INTRINSIC_XED_IFORM_PSRAW_XMMdq_IMMb | INTRINSIC_XED_IFORM_PSRAW_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PSRAW_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PSRLD_MMXq_IMMb | INTRINSIC_XED_IFORM_PSRLD_MMXq_MEMq | INTRINSIC_XED_IFORM_PSRLD_MMXq_MMXq | INTRINSIC_XED_IFORM_PSRLD_XMMdq_IMMb | INTRINSIC_XED_IFORM_PSRLD_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PSRLD_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PSRLDQ_XMMdq_IMMb | INTRINSIC_XED_IFORM_PSRLQ_MMXq_IMMb | INTRINSIC_XED_IFORM_PSRLQ_MMXq_MEMq | INTRINSIC_XED_IFORM_PSRLQ_MMXq_MMXq | INTRINSIC_XED_IFORM_PSRLQ_XMMdq_IMMb | INTRINSIC_XED_IFORM_PSRLQ_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PSRLQ_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PSRLW_MMXq_IMMb | INTRINSIC_XED_IFORM_PSRLW_MMXq_MEMq | INTRINSIC_XED_IFORM_PSRLW_MMXq_MMXq | INTRINSIC_XED_IFORM_PSRLW_XMMdq_IMMb | INTRINSIC_XED_IFORM_PSRLW_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PSRLW_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PSUBB_MMXq_MEMq | INTRINSIC_XED_IFORM_PSUBB_MMXq_MMXq | INTRINSIC_XED_IFORM_PSUBB_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PSUBB_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PSUBD_MMXq_MEMq | INTRINSIC_XED_IFORM_PSUBD_MMXq_MMXq | INTRINSIC_XED_IFORM_PSUBD_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PSUBD_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PSUBQ_MMXq_MEMq | INTRINSIC_XED_IFORM_PSUBQ_MMXq_MMXq | INTRINSIC_XED_IFORM_PSUBQ_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PSUBQ_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PSUBSB_MMXq_MEMq | INTRINSIC_XED_IFORM_PSUBSB_MMXq_MMXq | INTRINSIC_XED_IFORM_PSUBSB_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PSUBSB_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PSUBSW_MMXq_MEMq | INTRINSIC_XED_IFORM_PSUBSW_MMXq_MMXq | INTRINSIC_XED_IFORM_PSUBSW_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PSUBSW_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PSUBUSB_MMXq_MEMq | INTRINSIC_XED_IFORM_PSUBUSB_MMXq_MMXq | INTRINSIC_XED_IFORM_PSUBUSB_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PSUBUSB_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PSUBUSW_MMXq_MEMq | INTRINSIC_XED_IFORM_PSUBUSW_MMXq_MMXq | INTRINSIC_XED_IFORM_PSUBUSW_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PSUBUSW_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PSUBW_MMXq_MEMq | INTRINSIC_XED_IFORM_PSUBW_MMXq_MMXq | INTRINSIC_XED_IFORM_PSUBW_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PSUBW_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PSWAPD_MMXq_MEMq | INTRINSIC_XED_IFORM_PSWAPD_MMXq_MMXq | INTRINSIC_XED_IFORM_PTEST_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PTEST_XMMdq_XMMdq | INTRINSIC_XED_IFORM_PTWRITE_GPRy | INTRINSIC_XED_IFORM_PTWRITE_MEMy | INTRINSIC_XED_IFORM_PUNPCKHBW_MMXq_MEMq | INTRINSIC_XED_IFORM_PUNPCKHBW_MMXq_MMXd | INTRINSIC_XED_IFORM_PUNPCKHBW_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PUNPCKHBW_XMMdq_XMMq | INTRINSIC_XED_IFORM_PUNPCKHDQ_MMXq_MEMq | INTRINSIC_XED_IFORM_PUNPCKHDQ_MMXq_MMXd | INTRINSIC_XED_IFORM_PUNPCKHDQ_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PUNPCKHDQ_XMMdq_XMMq | INTRINSIC_XED_IFORM_PUNPCKHQDQ_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PUNPCKHQDQ_XMMdq_XMMq | INTRINSIC_XED_IFORM_PUNPCKHWD_MMXq_MEMq | INTRINSIC_XED_IFORM_PUNPCKHWD_MMXq_MMXd | INTRINSIC_XED_IFORM_PUNPCKHWD_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PUNPCKHWD_XMMdq_XMMq | INTRINSIC_XED_IFORM_PUNPCKLBW_MMXq_MEMd | INTRINSIC_XED_IFORM_PUNPCKLBW_MMXq_MMXd | INTRINSIC_XED_IFORM_PUNPCKLBW_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PUNPCKLBW_XMMdq_XMMq | INTRINSIC_XED_IFORM_PUNPCKLDQ_MMXq_MEMd | INTRINSIC_XED_IFORM_PUNPCKLDQ_MMXq_MMXd | INTRINSIC_XED_IFORM_PUNPCKLDQ_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PUNPCKLDQ_XMMdq_XMMq | INTRINSIC_XED_IFORM_PUNPCKLQDQ_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PUNPCKLQDQ_XMMdq_XMMq | INTRINSIC_XED_IFORM_PUNPCKLWD_MMXq_MEMd | INTRINSIC_XED_IFORM_PUNPCKLWD_MMXq_MMXd | INTRINSIC_XED_IFORM_PUNPCKLWD_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PUNPCKLWD_XMMdq_XMMq | INTRINSIC_XED_IFORM_PUSH_CS | INTRINSIC_XED_IFORM_PUSH_DS | INTRINSIC_XED_IFORM_PUSH_ES | INTRINSIC_XED_IFORM_PUSH_FS | INTRINSIC_XED_IFORM_PUSH_GPRv_50 | INTRINSIC_XED_IFORM_PUSH_GPRv_FFr6 | INTRINSIC_XED_IFORM_PUSH_GS | INTRINSIC_XED_IFORM_PUSH_IMMb | INTRINSIC_XED_IFORM_PUSH_IMMz | INTRINSIC_XED_IFORM_PUSH_MEMv | INTRINSIC_XED_IFORM_PUSH_SS | INTRINSIC_XED_IFORM_PUSH2_GPR64u64_GPR64u64_APX | INTRINSIC_XED_IFORM_PUSH2P_GPR64u64_GPR64u64_APX | INTRINSIC_XED_IFORM_PUSHA | INTRINSIC_XED_IFORM_PUSHAD | INTRINSIC_XED_IFORM_PUSHF | INTRINSIC_XED_IFORM_PUSHFD | INTRINSIC_XED_IFORM_PUSHFQ | INTRINSIC_XED_IFORM_PUSHP_GPR64 | INTRINSIC_XED_IFORM_PVALIDATE_RAX_ECX_EDX | INTRINSIC_XED_IFORM_PXOR_MMXq_MEMq | INTRINSIC_XED_IFORM_PXOR_MMXq_MMXq | INTRINSIC_XED_IFORM_PXOR_XMMdq_MEMdq | INTRINSIC_XED_IFORM_PXOR_XMMdq_XMMdq | INTRINSIC_XED_IFORM_RCL_GPR8_CL | INTRINSIC_XED_IFORM_RCL_GPR8_IMMb | INTRINSIC_XED_IFORM_RCL_GPR8_ONE | INTRINSIC_XED_IFORM_RCL_GPR8i8_CL_APX | INTRINSIC_XED_IFORM_RCL_GPR8i8_GPR8i8_CL_APX | INTRINSIC_XED_IFORM_RCL_GPR8i8_GPR8i8_IMM8_APX | INTRINSIC_XED_IFORM_RCL_GPR8i8_GPR8i8_ONE_APX | INTRINSIC_XED_IFORM_RCL_GPR8i8_IMM8_APX | INTRINSIC_XED_IFORM_RCL_GPR8i8_MEMi8_CL_APX | INTRINSIC_XED_IFORM_RCL_GPR8i8_MEMi8_IMM8_APX | INTRINSIC_XED_IFORM_RCL_GPR8i8_MEMi8_ONE_APX | INTRINSIC_XED_IFORM_RCL_GPR8i8_ONE_APX | INTRINSIC_XED_IFORM_RCL_GPRv_CL | INTRINSIC_XED_IFORM_RCL_GPRv_CL_APX | INTRINSIC_XED_IFORM_RCL_GPRv_GPRv_CL_APX | INTRINSIC_XED_IFORM_RCL_GPRv_GPRv_IMM8_APX | INTRINSIC_XED_IFORM_RCL_GPRv_GPRv_ONE_APX | INTRINSIC_XED_IFORM_RCL_GPRv_IMM8_APX | INTRINSIC_XED_IFORM_RCL_GPRv_IMMb | INTRINSIC_XED_IFORM_RCL_GPRv_MEMv_CL_APX | INTRINSIC_XED_IFORM_RCL_GPRv_MEMv_IMM8_APX | INTRINSIC_XED_IFORM_RCL_GPRv_MEMv_ONE_APX | INTRINSIC_XED_IFORM_RCL_GPRv_ONE | INTRINSIC_XED_IFORM_RCL_GPRv_ONE_APX | INTRINSIC_XED_IFORM_RCL_MEMb_CL | INTRINSIC_XED_IFORM_RCL_MEMb_IMMb | INTRINSIC_XED_IFORM_RCL_MEMb_ONE | INTRINSIC_XED_IFORM_RCL_MEMi8_CL_APX | INTRINSIC_XED_IFORM_RCL_MEMi8_IMM8_APX | INTRINSIC_XED_IFORM_RCL_MEMi8_ONE_APX | INTRINSIC_XED_IFORM_RCL_MEMv_CL | INTRINSIC_XED_IFORM_RCL_MEMv_CL_APX | INTRINSIC_XED_IFORM_RCL_MEMv_IMM8_APX | INTRINSIC_XED_IFORM_RCL_MEMv_IMMb | INTRINSIC_XED_IFORM_RCL_MEMv_ONE | INTRINSIC_XED_IFORM_RCL_MEMv_ONE_APX | INTRINSIC_XED_IFORM_RCPPS_XMMps_MEMps | INTRINSIC_XED_IFORM_RCPPS_XMMps_XMMps | INTRINSIC_XED_IFORM_RCPSS_XMMss_MEMss | INTRINSIC_XED_IFORM_RCPSS_XMMss_XMMss | INTRINSIC_XED_IFORM_RCR_GPR8_CL | INTRINSIC_XED_IFORM_RCR_GPR8_IMMb | INTRINSIC_XED_IFORM_RCR_GPR8_ONE | INTRINSIC_XED_IFORM_RCR_GPR8i8_CL_APX | INTRINSIC_XED_IFORM_RCR_GPR8i8_GPR8i8_CL_APX | INTRINSIC_XED_IFORM_RCR_GPR8i8_GPR8i8_IMM8_APX | INTRINSIC_XED_IFORM_RCR_GPR8i8_GPR8i8_ONE_APX | INTRINSIC_XED_IFORM_RCR_GPR8i8_IMM8_APX | INTRINSIC_XED_IFORM_RCR_GPR8i8_MEMi8_CL_APX | INTRINSIC_XED_IFORM_RCR_GPR8i8_MEMi8_IMM8_APX | INTRINSIC_XED_IFORM_RCR_GPR8i8_MEMi8_ONE_APX | INTRINSIC_XED_IFORM_RCR_GPR8i8_ONE_APX | INTRINSIC_XED_IFORM_RCR_GPRv_CL | INTRINSIC_XED_IFORM_RCR_GPRv_CL_APX | INTRINSIC_XED_IFORM_RCR_GPRv_GPRv_CL_APX | INTRINSIC_XED_IFORM_RCR_GPRv_GPRv_IMM8_APX | INTRINSIC_XED_IFORM_RCR_GPRv_GPRv_ONE_APX | INTRINSIC_XED_IFORM_RCR_GPRv_IMM8_APX | INTRINSIC_XED_IFORM_RCR_GPRv_IMMb | INTRINSIC_XED_IFORM_RCR_GPRv_MEMv_CL_APX | INTRINSIC_XED_IFORM_RCR_GPRv_MEMv_IMM8_APX | INTRINSIC_XED_IFORM_RCR_GPRv_MEMv_ONE_APX | INTRINSIC_XED_IFORM_RCR_GPRv_ONE | INTRINSIC_XED_IFORM_RCR_GPRv_ONE_APX | INTRINSIC_XED_IFORM_RCR_MEMb_CL | INTRINSIC_XED_IFORM_RCR_MEMb_IMMb | INTRINSIC_XED_IFORM_RCR_MEMb_ONE | INTRINSIC_XED_IFORM_RCR_MEMi8_CL_APX | INTRINSIC_XED_IFORM_RCR_MEMi8_IMM8_APX | INTRINSIC_XED_IFORM_RCR_MEMi8_ONE_APX | INTRINSIC_XED_IFORM_RCR_MEMv_CL | INTRINSIC_XED_IFORM_RCR_MEMv_CL_APX | INTRINSIC_XED_IFORM_RCR_MEMv_IMM8_APX | INTRINSIC_XED_IFORM_RCR_MEMv_IMMb | INTRINSIC_XED_IFORM_RCR_MEMv_ONE | INTRINSIC_XED_IFORM_RCR_MEMv_ONE_APX | INTRINSIC_XED_IFORM_RDFSBASE_GPRy | INTRINSIC_XED_IFORM_RDGSBASE_GPRy | INTRINSIC_XED_IFORM_RDMSR | INTRINSIC_XED_IFORM_RDMSRLIST | INTRINSIC_XED_IFORM_RDPID_GPR32u32 | INTRINSIC_XED_IFORM_RDPID_GPR64u64 | INTRINSIC_XED_IFORM_RDPKRU | INTRINSIC_XED_IFORM_RDPMC | INTRINSIC_XED_IFORM_RDPRU | INTRINSIC_XED_IFORM_RDRAND_GPRv | INTRINSIC_XED_IFORM_RDSEED_GPRv | INTRINSIC_XED_IFORM_RDSSPD_GPR32u32 | INTRINSIC_XED_IFORM_RDSSPQ_GPR64u64 | INTRINSIC_XED_IFORM_RDTSC | INTRINSIC_XED_IFORM_RDTSCP | INTRINSIC_XED_IFORM_REPE_CMPSB | INTRINSIC_XED_IFORM_REPE_CMPSD | INTRINSIC_XED_IFORM_REPE_CMPSQ | INTRINSIC_XED_IFORM_REPE_CMPSW | INTRINSIC_XED_IFORM_REPE_SCASB | INTRINSIC_XED_IFORM_REPE_SCASD | INTRINSIC_XED_IFORM_REPE_SCASQ | INTRINSIC_XED_IFORM_REPE_SCASW | INTRINSIC_XED_IFORM_REPNE_CMPSB | INTRINSIC_XED_IFORM_REPNE_CMPSD | INTRINSIC_XED_IFORM_REPNE_CMPSQ | INTRINSIC_XED_IFORM_REPNE_CMPSW | INTRINSIC_XED_IFORM_REPNE_SCASB | INTRINSIC_XED_IFORM_REPNE_SCASD | INTRINSIC_XED_IFORM_REPNE_SCASQ | INTRINSIC_XED_IFORM_REPNE_SCASW | INTRINSIC_XED_IFORM_REP_INSB | INTRINSIC_XED_IFORM_REP_INSD | INTRINSIC_XED_IFORM_REP_INSW | INTRINSIC_XED_IFORM_REP_LODSB | INTRINSIC_XED_IFORM_REP_LODSD | INTRINSIC_XED_IFORM_REP_LODSQ | INTRINSIC_XED_IFORM_REP_LODSW | INTRINSIC_XED_IFORM_REP_MONTMUL | INTRINSIC_XED_IFORM_REP_MOVSB | INTRINSIC_XED_IFORM_REP_MOVSD | INTRINSIC_XED_IFORM_REP_MOVSQ | INTRINSIC_XED_IFORM_REP_MOVSW | INTRINSIC_XED_IFORM_REP_OUTSB | INTRINSIC_XED_IFORM_REP_OUTSD | INTRINSIC_XED_IFORM_REP_OUTSW | INTRINSIC_XED_IFORM_REP_STOSB | INTRINSIC_XED_IFORM_REP_STOSD | INTRINSIC_XED_IFORM_REP_STOSQ | INTRINSIC_XED_IFORM_REP_STOSW | INTRINSIC_XED_IFORM_REP_XCRYPTCBC | INTRINSIC_XED_IFORM_REP_XCRYPTCFB | INTRINSIC_XED_IFORM_REP_XCRYPTCTR | INTRINSIC_XED_IFORM_REP_XCRYPTECB | INTRINSIC_XED_IFORM_REP_XCRYPTOFB | INTRINSIC_XED_IFORM_REP_XSHA1 | INTRINSIC_XED_IFORM_REP_XSHA256 | INTRINSIC_XED_IFORM_REP_XSTORE | INTRINSIC_XED_IFORM_RET_FAR | INTRINSIC_XED_IFORM_RET_FAR_IMMw | INTRINSIC_XED_IFORM_RET_NEAR | INTRINSIC_XED_IFORM_RET_NEAR_IMMw | INTRINSIC_XED_IFORM_RMPADJUST_RAX_RCX_RDX | INTRINSIC_XED_IFORM_RMPUPDATE_RAX_RCX | INTRINSIC_XED_IFORM_ROL_GPR8_CL | INTRINSIC_XED_IFORM_ROL_GPR8_IMMb | INTRINSIC_XED_IFORM_ROL_GPR8_ONE | INTRINSIC_XED_IFORM_ROL_GPR8i8_CL_APX | INTRINSIC_XED_IFORM_ROL_GPR8i8_GPR8i8_CL_APX | INTRINSIC_XED_IFORM_ROL_GPR8i8_GPR8i8_IMM8_APX | INTRINSIC_XED_IFORM_ROL_GPR8i8_GPR8i8_ONE_APX | INTRINSIC_XED_IFORM_ROL_GPR8i8_IMM8_APX | INTRINSIC_XED_IFORM_ROL_GPR8i8_MEMi8_CL_APX | INTRINSIC_XED_IFORM_ROL_GPR8i8_MEMi8_IMM8_APX | INTRINSIC_XED_IFORM_ROL_GPR8i8_MEMi8_ONE_APX | INTRINSIC_XED_IFORM_ROL_GPR8i8_ONE_APX | INTRINSIC_XED_IFORM_ROL_GPRv_CL | INTRINSIC_XED_IFORM_ROL_GPRv_CL_APX | INTRINSIC_XED_IFORM_ROL_GPRv_GPRv_CL_APX | INTRINSIC_XED_IFORM_ROL_GPRv_GPRv_IMM8_APX | INTRINSIC_XED_IFORM_ROL_GPRv_GPRv_ONE_APX | INTRINSIC_XED_IFORM_ROL_GPRv_IMM8_APX | INTRINSIC_XED_IFORM_ROL_GPRv_IMMb | INTRINSIC_XED_IFORM_ROL_GPRv_MEMv_CL_APX | INTRINSIC_XED_IFORM_ROL_GPRv_MEMv_IMM8_APX | INTRINSIC_XED_IFORM_ROL_GPRv_MEMv_ONE_APX | INTRINSIC_XED_IFORM_ROL_GPRv_ONE | INTRINSIC_XED_IFORM_ROL_GPRv_ONE_APX | INTRINSIC_XED_IFORM_ROL_MEMb_CL | INTRINSIC_XED_IFORM_ROL_MEMb_IMMb | INTRINSIC_XED_IFORM_ROL_MEMb_ONE | INTRINSIC_XED_IFORM_ROL_MEMi8_CL_APX | INTRINSIC_XED_IFORM_ROL_MEMi8_IMM8_APX | INTRINSIC_XED_IFORM_ROL_MEMi8_ONE_APX | INTRINSIC_XED_IFORM_ROL_MEMv_CL | INTRINSIC_XED_IFORM_ROL_MEMv_CL_APX | INTRINSIC_XED_IFORM_ROL_MEMv_IMM8_APX | INTRINSIC_XED_IFORM_ROL_MEMv_IMMb | INTRINSIC_XED_IFORM_ROL_MEMv_ONE | INTRINSIC_XED_IFORM_ROL_MEMv_ONE_APX | INTRINSIC_XED_IFORM_ROR_GPR8_CL | INTRINSIC_XED_IFORM_ROR_GPR8_IMMb | INTRINSIC_XED_IFORM_ROR_GPR8_ONE | INTRINSIC_XED_IFORM_ROR_GPR8i8_CL_APX | INTRINSIC_XED_IFORM_ROR_GPR8i8_GPR8i8_CL_APX | INTRINSIC_XED_IFORM_ROR_GPR8i8_GPR8i8_IMM8_APX | INTRINSIC_XED_IFORM_ROR_GPR8i8_GPR8i8_ONE_APX | INTRINSIC_XED_IFORM_ROR_GPR8i8_IMM8_APX | INTRINSIC_XED_IFORM_ROR_GPR8i8_MEMi8_CL_APX | INTRINSIC_XED_IFORM_ROR_GPR8i8_MEMi8_IMM8_APX | INTRINSIC_XED_IFORM_ROR_GPR8i8_MEMi8_ONE_APX | INTRINSIC_XED_IFORM_ROR_GPR8i8_ONE_APX | INTRINSIC_XED_IFORM_ROR_GPRv_CL | INTRINSIC_XED_IFORM_ROR_GPRv_CL_APX | INTRINSIC_XED_IFORM_ROR_GPRv_GPRv_CL_APX | INTRINSIC_XED_IFORM_ROR_GPRv_GPRv_IMM8_APX | INTRINSIC_XED_IFORM_ROR_GPRv_GPRv_ONE_APX | INTRINSIC_XED_IFORM_ROR_GPRv_IMM8_APX | INTRINSIC_XED_IFORM_ROR_GPRv_IMMb | INTRINSIC_XED_IFORM_ROR_GPRv_MEMv_CL_APX | INTRINSIC_XED_IFORM_ROR_GPRv_MEMv_IMM8_APX | INTRINSIC_XED_IFORM_ROR_GPRv_MEMv_ONE_APX | INTRINSIC_XED_IFORM_ROR_GPRv_ONE | INTRINSIC_XED_IFORM_ROR_GPRv_ONE_APX | INTRINSIC_XED_IFORM_ROR_MEMb_CL | INTRINSIC_XED_IFORM_ROR_MEMb_IMMb | INTRINSIC_XED_IFORM_ROR_MEMb_ONE | INTRINSIC_XED_IFORM_ROR_MEMi8_CL_APX | INTRINSIC_XED_IFORM_ROR_MEMi8_IMM8_APX | INTRINSIC_XED_IFORM_ROR_MEMi8_ONE_APX | INTRINSIC_XED_IFORM_ROR_MEMv_CL | INTRINSIC_XED_IFORM_ROR_MEMv_CL_APX | INTRINSIC_XED_IFORM_ROR_MEMv_IMM8_APX | INTRINSIC_XED_IFORM_ROR_MEMv_IMMb | INTRINSIC_XED_IFORM_ROR_MEMv_ONE | INTRINSIC_XED_IFORM_ROR_MEMv_ONE_APX | INTRINSIC_XED_IFORM_RORX_GPR32d_GPR32d_IMMb | INTRINSIC_XED_IFORM_RORX_GPR32d_MEMd_IMMb | INTRINSIC_XED_IFORM_RORX_GPR32i32_GPR32i32_IMM8_APX | INTRINSIC_XED_IFORM_RORX_GPR32i32_MEMi32_IMM8_APX | INTRINSIC_XED_IFORM_RORX_GPR64i64_GPR64i64_IMM8_APX | INTRINSIC_XED_IFORM_RORX_GPR64i64_MEMi64_IMM8_APX | INTRINSIC_XED_IFORM_RORX_GPR64q_GPR64q_IMMb | INTRINSIC_XED_IFORM_RORX_GPR64q_MEMq_IMMb | INTRINSIC_XED_IFORM_ROUNDPD_XMMpd_MEMpd_IMMb | INTRINSIC_XED_IFORM_ROUNDPD_XMMpd_XMMpd_IMMb | INTRINSIC_XED_IFORM_ROUNDPS_XMMps_MEMps_IMMb | INTRINSIC_XED_IFORM_ROUNDPS_XMMps_XMMps_IMMb | INTRINSIC_XED_IFORM_ROUNDSD_XMMq_MEMq_IMMb | INTRINSIC_XED_IFORM_ROUNDSD_XMMq_XMMq_IMMb | INTRINSIC_XED_IFORM_ROUNDSS_XMMd_MEMd_IMMb | INTRINSIC_XED_IFORM_ROUNDSS_XMMd_XMMd_IMMb | INTRINSIC_XED_IFORM_RSM | INTRINSIC_XED_IFORM_RSQRTPS_XMMps_MEMps | INTRINSIC_XED_IFORM_RSQRTPS_XMMps_XMMps | INTRINSIC_XED_IFORM_RSQRTSS_XMMss_MEMss | INTRINSIC_XED_IFORM_RSQRTSS_XMMss_XMMss | INTRINSIC_XED_IFORM_RSTORSSP_MEMu64 | INTRINSIC_XED_IFORM_SAHF | INTRINSIC_XED_IFORM_SALC | INTRINSIC_XED_IFORM_SAR_GPR8_CL | INTRINSIC_XED_IFORM_SAR_GPR8_IMMb | INTRINSIC_XED_IFORM_SAR_GPR8_ONE | INTRINSIC_XED_IFORM_SAR_GPR8i8_CL_APX | INTRINSIC_XED_IFORM_SAR_GPR8i8_GPR8i8_CL_APX | INTRINSIC_XED_IFORM_SAR_GPR8i8_GPR8i8_IMM8_APX | INTRINSIC_XED_IFORM_SAR_GPR8i8_GPR8i8_ONE_APX | INTRINSIC_XED_IFORM_SAR_GPR8i8_IMM8_APX | INTRINSIC_XED_IFORM_SAR_GPR8i8_MEMi8_CL_APX | INTRINSIC_XED_IFORM_SAR_GPR8i8_MEMi8_IMM8_APX | INTRINSIC_XED_IFORM_SAR_GPR8i8_MEMi8_ONE_APX | INTRINSIC_XED_IFORM_SAR_GPR8i8_ONE_APX | INTRINSIC_XED_IFORM_SAR_GPRv_CL | INTRINSIC_XED_IFORM_SAR_GPRv_CL_APX | INTRINSIC_XED_IFORM_SAR_GPRv_GPRv_CL_APX | INTRINSIC_XED_IFORM_SAR_GPRv_GPRv_IMM8_APX | INTRINSIC_XED_IFORM_SAR_GPRv_GPRv_ONE_APX | INTRINSIC_XED_IFORM_SAR_GPRv_IMM8_APX | INTRINSIC_XED_IFORM_SAR_GPRv_IMMb | INTRINSIC_XED_IFORM_SAR_GPRv_MEMv_CL_APX | INTRINSIC_XED_IFORM_SAR_GPRv_MEMv_IMM8_APX | INTRINSIC_XED_IFORM_SAR_GPRv_MEMv_ONE_APX | INTRINSIC_XED_IFORM_SAR_GPRv_ONE | INTRINSIC_XED_IFORM_SAR_GPRv_ONE_APX | INTRINSIC_XED_IFORM_SAR_MEMb_CL | INTRINSIC_XED_IFORM_SAR_MEMb_IMMb | INTRINSIC_XED_IFORM_SAR_MEMb_ONE | INTRINSIC_XED_IFORM_SAR_MEMi8_CL_APX | INTRINSIC_XED_IFORM_SAR_MEMi8_IMM8_APX | INTRINSIC_XED_IFORM_SAR_MEMi8_ONE_APX | INTRINSIC_XED_IFORM_SAR_MEMv_CL | INTRINSIC_XED_IFORM_SAR_MEMv_CL_APX | INTRINSIC_XED_IFORM_SAR_MEMv_IMM8_APX | INTRINSIC_XED_IFORM_SAR_MEMv_IMMb | INTRINSIC_XED_IFORM_SAR_MEMv_ONE | INTRINSIC_XED_IFORM_SAR_MEMv_ONE_APX | INTRINSIC_XED_IFORM_SARX_GPR32d_GPR32d_GPR32d | INTRINSIC_XED_IFORM_SARX_GPR32d_MEMd_GPR32d | INTRINSIC_XED_IFORM_SARX_GPR32i32_GPR32i32_GPR32i32_APX | INTRINSIC_XED_IFORM_SARX_GPR32i32_MEMi32_GPR32i32_APX | INTRINSIC_XED_IFORM_SARX_GPR64i64_GPR64i64_GPR64i64_APX | INTRINSIC_XED_IFORM_SARX_GPR64i64_MEMi64_GPR64i64_APX | INTRINSIC_XED_IFORM_SARX_GPR64q_GPR64q_GPR64q | INTRINSIC_XED_IFORM_SARX_GPR64q_MEMq_GPR64q | INTRINSIC_XED_IFORM_SAVEPREVSSP | INTRINSIC_XED_IFORM_SBB_AL_IMMb | INTRINSIC_XED_IFORM_SBB_GPR8_GPR8_18 | INTRINSIC_XED_IFORM_SBB_GPR8_GPR8_1A | INTRINSIC_XED_IFORM_SBB_GPR8_IMMb_80r3 | INTRINSIC_XED_IFORM_SBB_GPR8_IMMb_82r3 | INTRINSIC_XED_IFORM_SBB_GPR8_MEMb | INTRINSIC_XED_IFORM_SBB_GPR8i8_GPR8i8_APX | INTRINSIC_XED_IFORM_SBB_GPR8i8_GPR8i8_GPR8i8_APX | INTRINSIC_XED_IFORM_SBB_GPR8i8_GPR8i8_IMM8_APX | INTRINSIC_XED_IFORM_SBB_GPR8i8_GPR8i8_MEMi8_APX | INTRINSIC_XED_IFORM_SBB_GPR8i8_IMM8_APX | INTRINSIC_XED_IFORM_SBB_GPR8i8_MEMi8_APX | INTRINSIC_XED_IFORM_SBB_GPR8i8_MEMi8_GPR8i8_APX | INTRINSIC_XED_IFORM_SBB_GPR8i8_MEMi8_IMM8_APX | INTRINSIC_XED_IFORM_SBB_GPRv_GPRv_19 | INTRINSIC_XED_IFORM_SBB_GPRv_GPRv_1B | INTRINSIC_XED_IFORM_SBB_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_SBB_GPRv_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_SBB_GPRv_GPRv_IMM8_APX | INTRINSIC_XED_IFORM_SBB_GPRv_GPRv_IMMz_APX | INTRINSIC_XED_IFORM_SBB_GPRv_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_SBB_GPRv_IMM8_APX | INTRINSIC_XED_IFORM_SBB_GPRv_IMMb | INTRINSIC_XED_IFORM_SBB_GPRv_IMMz | INTRINSIC_XED_IFORM_SBB_GPRv_IMMz_APX | INTRINSIC_XED_IFORM_SBB_GPRv_MEMv | INTRINSIC_XED_IFORM_SBB_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_SBB_GPRv_MEMv_GPRv_APX | INTRINSIC_XED_IFORM_SBB_GPRv_MEMv_IMM8_APX | INTRINSIC_XED_IFORM_SBB_GPRv_MEMv_IMMz_APX | INTRINSIC_XED_IFORM_SBB_MEMb_GPR8 | INTRINSIC_XED_IFORM_SBB_MEMb_IMMb_80r3 | INTRINSIC_XED_IFORM_SBB_MEMb_IMMb_82r3 | INTRINSIC_XED_IFORM_SBB_MEMi8_GPR8i8_APX | INTRINSIC_XED_IFORM_SBB_MEMi8_IMM8_APX | INTRINSIC_XED_IFORM_SBB_MEMv_GPRv | INTRINSIC_XED_IFORM_SBB_MEMv_GPRv_APX | INTRINSIC_XED_IFORM_SBB_MEMv_IMM8_APX | INTRINSIC_XED_IFORM_SBB_MEMv_IMMb | INTRINSIC_XED_IFORM_SBB_MEMv_IMMz | INTRINSIC_XED_IFORM_SBB_MEMv_IMMz_APX | INTRINSIC_XED_IFORM_SBB_OrAX_IMMz | INTRINSIC_XED_IFORM_SBB_LOCK_MEMb_GPR8 | INTRINSIC_XED_IFORM_SBB_LOCK_MEMb_IMMb_80r3 | INTRINSIC_XED_IFORM_SBB_LOCK_MEMb_IMMb_82r3 | INTRINSIC_XED_IFORM_SBB_LOCK_MEMv_GPRv | INTRINSIC_XED_IFORM_SBB_LOCK_MEMv_IMMb | INTRINSIC_XED_IFORM_SBB_LOCK_MEMv_IMMz | INTRINSIC_XED_IFORM_SCASB | INTRINSIC_XED_IFORM_SCASD | INTRINSIC_XED_IFORM_SCASQ | INTRINSIC_XED_IFORM_SCASW | INTRINSIC_XED_IFORM_SEAMCALL | INTRINSIC_XED_IFORM_SEAMOPS | INTRINSIC_XED_IFORM_SEAMRET | INTRINSIC_XED_IFORM_SENDUIPI_GPR64u32 | INTRINSIC_XED_IFORM_SERIALIZE | INTRINSIC_XED_IFORM_SETB_GPR8 | INTRINSIC_XED_IFORM_SETB_GPR8i8_APX | INTRINSIC_XED_IFORM_SETB_MEMb | INTRINSIC_XED_IFORM_SETB_MEMi8_APX | INTRINSIC_XED_IFORM_SETBE_GPR8 | INTRINSIC_XED_IFORM_SETBE_GPR8i8_APX | INTRINSIC_XED_IFORM_SETBE_MEMb | INTRINSIC_XED_IFORM_SETBE_MEMi8_APX | INTRINSIC_XED_IFORM_SETL_GPR8 | INTRINSIC_XED_IFORM_SETL_GPR8i8_APX | INTRINSIC_XED_IFORM_SETL_MEMb | INTRINSIC_XED_IFORM_SETL_MEMi8_APX | INTRINSIC_XED_IFORM_SETLE_GPR8 | INTRINSIC_XED_IFORM_SETLE_GPR8i8_APX | INTRINSIC_XED_IFORM_SETLE_MEMb | INTRINSIC_XED_IFORM_SETLE_MEMi8_APX | INTRINSIC_XED_IFORM_SETNB_GPR8 | INTRINSIC_XED_IFORM_SETNB_GPR8i8_APX | INTRINSIC_XED_IFORM_SETNB_MEMb | INTRINSIC_XED_IFORM_SETNB_MEMi8_APX | INTRINSIC_XED_IFORM_SETNBE_GPR8 | INTRINSIC_XED_IFORM_SETNBE_GPR8i8_APX | INTRINSIC_XED_IFORM_SETNBE_MEMb | INTRINSIC_XED_IFORM_SETNBE_MEMi8_APX | INTRINSIC_XED_IFORM_SETNL_GPR8 | INTRINSIC_XED_IFORM_SETNL_GPR8i8_APX | INTRINSIC_XED_IFORM_SETNL_MEMb | INTRINSIC_XED_IFORM_SETNL_MEMi8_APX | INTRINSIC_XED_IFORM_SETNLE_GPR8 | INTRINSIC_XED_IFORM_SETNLE_GPR8i8_APX | INTRINSIC_XED_IFORM_SETNLE_MEMb | INTRINSIC_XED_IFORM_SETNLE_MEMi8_APX | INTRINSIC_XED_IFORM_SETNO_GPR8 | INTRINSIC_XED_IFORM_SETNO_GPR8i8_APX | INTRINSIC_XED_IFORM_SETNO_MEMb | INTRINSIC_XED_IFORM_SETNO_MEMi8_APX | INTRINSIC_XED_IFORM_SETNP_GPR8 | INTRINSIC_XED_IFORM_SETNP_GPR8i8_APX | INTRINSIC_XED_IFORM_SETNP_MEMb | INTRINSIC_XED_IFORM_SETNP_MEMi8_APX | INTRINSIC_XED_IFORM_SETNS_GPR8 | INTRINSIC_XED_IFORM_SETNS_GPR8i8_APX | INTRINSIC_XED_IFORM_SETNS_MEMb | INTRINSIC_XED_IFORM_SETNS_MEMi8_APX | INTRINSIC_XED_IFORM_SETNZ_GPR8 | INTRINSIC_XED_IFORM_SETNZ_GPR8i8_APX | INTRINSIC_XED_IFORM_SETNZ_MEMb | INTRINSIC_XED_IFORM_SETNZ_MEMi8_APX | INTRINSIC_XED_IFORM_SETO_GPR8 | INTRINSIC_XED_IFORM_SETO_GPR8i8_APX | INTRINSIC_XED_IFORM_SETO_MEMb | INTRINSIC_XED_IFORM_SETO_MEMi8_APX | INTRINSIC_XED_IFORM_SETP_GPR8 | INTRINSIC_XED_IFORM_SETP_GPR8i8_APX | INTRINSIC_XED_IFORM_SETP_MEMb | INTRINSIC_XED_IFORM_SETP_MEMi8_APX | INTRINSIC_XED_IFORM_SETS_GPR8 | INTRINSIC_XED_IFORM_SETS_GPR8i8_APX | INTRINSIC_XED_IFORM_SETS_MEMb | INTRINSIC_XED_IFORM_SETS_MEMi8_APX | INTRINSIC_XED_IFORM_SETSSBSY | INTRINSIC_XED_IFORM_SETZ_GPR8 | INTRINSIC_XED_IFORM_SETZ_GPR8i8_APX | INTRINSIC_XED_IFORM_SETZ_MEMb | INTRINSIC_XED_IFORM_SETZ_MEMi8_APX | INTRINSIC_XED_IFORM_SFENCE | INTRINSIC_XED_IFORM_SGDT_MEMs | INTRINSIC_XED_IFORM_SGDT_MEMs64 | INTRINSIC_XED_IFORM_SHA1MSG1_XMMi32_MEMi32_SHA | INTRINSIC_XED_IFORM_SHA1MSG1_XMMi32_XMMi32_SHA | INTRINSIC_XED_IFORM_SHA1MSG2_XMMi32_MEMi32_SHA | INTRINSIC_XED_IFORM_SHA1MSG2_XMMi32_XMMi32_SHA | INTRINSIC_XED_IFORM_SHA1NEXTE_XMMi32_MEMi32_SHA | INTRINSIC_XED_IFORM_SHA1NEXTE_XMMi32_XMMi32_SHA | INTRINSIC_XED_IFORM_SHA1RNDS4_XMMi32_MEMi32_IMM8_SHA | INTRINSIC_XED_IFORM_SHA1RNDS4_XMMi32_XMMi32_IMM8_SHA | INTRINSIC_XED_IFORM_SHA256MSG1_XMMi32_MEMi32_SHA | INTRINSIC_XED_IFORM_SHA256MSG1_XMMi32_XMMi32_SHA | INTRINSIC_XED_IFORM_SHA256MSG2_XMMi32_MEMi32_SHA | INTRINSIC_XED_IFORM_SHA256MSG2_XMMi32_XMMi32_SHA | INTRINSIC_XED_IFORM_SHA256RNDS2_XMMi32_MEMi32_SHA | INTRINSIC_XED_IFORM_SHA256RNDS2_XMMi32_XMMi32_SHA | INTRINSIC_XED_IFORM_SHL_GPR8_CL_D2r4 | INTRINSIC_XED_IFORM_SHL_GPR8_CL_D2r6 | INTRINSIC_XED_IFORM_SHL_GPR8_IMMb_C0r4 | INTRINSIC_XED_IFORM_SHL_GPR8_IMMb_C0r6 | INTRINSIC_XED_IFORM_SHL_GPR8_ONE_D0r4 | INTRINSIC_XED_IFORM_SHL_GPR8_ONE_D0r6 | INTRINSIC_XED_IFORM_SHL_GPR8i8_CL_APX | INTRINSIC_XED_IFORM_SHL_GPR8i8_GPR8i8_CL_APX | INTRINSIC_XED_IFORM_SHL_GPR8i8_GPR8i8_IMM8_APX | INTRINSIC_XED_IFORM_SHL_GPR8i8_GPR8i8_ONE_APX | INTRINSIC_XED_IFORM_SHL_GPR8i8_IMM8_APX | INTRINSIC_XED_IFORM_SHL_GPR8i8_MEMi8_CL_APX | INTRINSIC_XED_IFORM_SHL_GPR8i8_MEMi8_IMM8_APX | INTRINSIC_XED_IFORM_SHL_GPR8i8_MEMi8_ONE_APX | INTRINSIC_XED_IFORM_SHL_GPR8i8_ONE_APX | INTRINSIC_XED_IFORM_SHL_GPRv_CL_APX | INTRINSIC_XED_IFORM_SHL_GPRv_CL_D3r4 | INTRINSIC_XED_IFORM_SHL_GPRv_CL_D3r6 | INTRINSIC_XED_IFORM_SHL_GPRv_GPRv_CL_APX | INTRINSIC_XED_IFORM_SHL_GPRv_GPRv_IMM8_APX | INTRINSIC_XED_IFORM_SHL_GPRv_GPRv_ONE_APX | INTRINSIC_XED_IFORM_SHL_GPRv_IMM8_APX | INTRINSIC_XED_IFORM_SHL_GPRv_IMMb_C1r4 | INTRINSIC_XED_IFORM_SHL_GPRv_IMMb_C1r6 | INTRINSIC_XED_IFORM_SHL_GPRv_MEMv_CL_APX | INTRINSIC_XED_IFORM_SHL_GPRv_MEMv_IMM8_APX | INTRINSIC_XED_IFORM_SHL_GPRv_MEMv_ONE_APX | INTRINSIC_XED_IFORM_SHL_GPRv_ONE_APX | INTRINSIC_XED_IFORM_SHL_GPRv_ONE_D1r4 | INTRINSIC_XED_IFORM_SHL_GPRv_ONE_D1r6 | INTRINSIC_XED_IFORM_SHL_MEMb_CL_D2r4 | INTRINSIC_XED_IFORM_SHL_MEMb_CL_D2r6 | INTRINSIC_XED_IFORM_SHL_MEMb_IMMb_C0r4 | INTRINSIC_XED_IFORM_SHL_MEMb_IMMb_C0r6 | INTRINSIC_XED_IFORM_SHL_MEMb_ONE_D0r4 | INTRINSIC_XED_IFORM_SHL_MEMb_ONE_D0r6 | INTRINSIC_XED_IFORM_SHL_MEMi8_CL_APX | INTRINSIC_XED_IFORM_SHL_MEMi8_IMM8_APX | INTRINSIC_XED_IFORM_SHL_MEMi8_ONE_APX | INTRINSIC_XED_IFORM_SHL_MEMv_CL_APX | INTRINSIC_XED_IFORM_SHL_MEMv_CL_D3r4 | INTRINSIC_XED_IFORM_SHL_MEMv_CL_D3r6 | INTRINSIC_XED_IFORM_SHL_MEMv_IMM8_APX | INTRINSIC_XED_IFORM_SHL_MEMv_IMMb_C1r4 | INTRINSIC_XED_IFORM_SHL_MEMv_IMMb_C1r6 | INTRINSIC_XED_IFORM_SHL_MEMv_ONE_APX | INTRINSIC_XED_IFORM_SHL_MEMv_ONE_D1r4 | INTRINSIC_XED_IFORM_SHL_MEMv_ONE_D1r6 | INTRINSIC_XED_IFORM_SHLD_GPRv_GPRv_CL | INTRINSIC_XED_IFORM_SHLD_GPRv_GPRv_CL_APX | INTRINSIC_XED_IFORM_SHLD_GPRv_GPRv_GPRv_CL_APX | INTRINSIC_XED_IFORM_SHLD_GPRv_GPRv_GPRv_IMM8_APX | INTRINSIC_XED_IFORM_SHLD_GPRv_GPRv_IMM8_APX | INTRINSIC_XED_IFORM_SHLD_GPRv_GPRv_IMMb | INTRINSIC_XED_IFORM_SHLD_GPRv_MEMv_GPRv_CL_APX | INTRINSIC_XED_IFORM_SHLD_GPRv_MEMv_GPRv_IMM8_APX | INTRINSIC_XED_IFORM_SHLD_MEMv_GPRv_CL | INTRINSIC_XED_IFORM_SHLD_MEMv_GPRv_CL_APX | INTRINSIC_XED_IFORM_SHLD_MEMv_GPRv_IMM8_APX | INTRINSIC_XED_IFORM_SHLD_MEMv_GPRv_IMMb | INTRINSIC_XED_IFORM_SHLX_GPR32d_GPR32d_GPR32d | INTRINSIC_XED_IFORM_SHLX_GPR32d_MEMd_GPR32d | INTRINSIC_XED_IFORM_SHLX_GPR32i32_GPR32i32_GPR32i32_APX | INTRINSIC_XED_IFORM_SHLX_GPR32i32_MEMi32_GPR32i32_APX | INTRINSIC_XED_IFORM_SHLX_GPR64i64_GPR64i64_GPR64i64_APX | INTRINSIC_XED_IFORM_SHLX_GPR64i64_MEMi64_GPR64i64_APX | INTRINSIC_XED_IFORM_SHLX_GPR64q_GPR64q_GPR64q | INTRINSIC_XED_IFORM_SHLX_GPR64q_MEMq_GPR64q | INTRINSIC_XED_IFORM_SHR_GPR8_CL | INTRINSIC_XED_IFORM_SHR_GPR8_IMMb | INTRINSIC_XED_IFORM_SHR_GPR8_ONE | INTRINSIC_XED_IFORM_SHR_GPR8i8_CL_APX | INTRINSIC_XED_IFORM_SHR_GPR8i8_GPR8i8_CL_APX | INTRINSIC_XED_IFORM_SHR_GPR8i8_GPR8i8_IMM8_APX | INTRINSIC_XED_IFORM_SHR_GPR8i8_GPR8i8_ONE_APX | INTRINSIC_XED_IFORM_SHR_GPR8i8_IMM8_APX | INTRINSIC_XED_IFORM_SHR_GPR8i8_MEMi8_CL_APX | INTRINSIC_XED_IFORM_SHR_GPR8i8_MEMi8_IMM8_APX | INTRINSIC_XED_IFORM_SHR_GPR8i8_MEMi8_ONE_APX | INTRINSIC_XED_IFORM_SHR_GPR8i8_ONE_APX | INTRINSIC_XED_IFORM_SHR_GPRv_CL | INTRINSIC_XED_IFORM_SHR_GPRv_CL_APX | INTRINSIC_XED_IFORM_SHR_GPRv_GPRv_CL_APX | INTRINSIC_XED_IFORM_SHR_GPRv_GPRv_IMM8_APX | INTRINSIC_XED_IFORM_SHR_GPRv_GPRv_ONE_APX | INTRINSIC_XED_IFORM_SHR_GPRv_IMM8_APX | INTRINSIC_XED_IFORM_SHR_GPRv_IMMb | INTRINSIC_XED_IFORM_SHR_GPRv_MEMv_CL_APX | INTRINSIC_XED_IFORM_SHR_GPRv_MEMv_IMM8_APX | INTRINSIC_XED_IFORM_SHR_GPRv_MEMv_ONE_APX | INTRINSIC_XED_IFORM_SHR_GPRv_ONE | INTRINSIC_XED_IFORM_SHR_GPRv_ONE_APX | INTRINSIC_XED_IFORM_SHR_MEMb_CL | INTRINSIC_XED_IFORM_SHR_MEMb_IMMb | INTRINSIC_XED_IFORM_SHR_MEMb_ONE | INTRINSIC_XED_IFORM_SHR_MEMi8_CL_APX | INTRINSIC_XED_IFORM_SHR_MEMi8_IMM8_APX | INTRINSIC_XED_IFORM_SHR_MEMi8_ONE_APX | INTRINSIC_XED_IFORM_SHR_MEMv_CL | INTRINSIC_XED_IFORM_SHR_MEMv_CL_APX | INTRINSIC_XED_IFORM_SHR_MEMv_IMM8_APX | INTRINSIC_XED_IFORM_SHR_MEMv_IMMb | INTRINSIC_XED_IFORM_SHR_MEMv_ONE | INTRINSIC_XED_IFORM_SHR_MEMv_ONE_APX | INTRINSIC_XED_IFORM_SHRD_GPRv_GPRv_CL | INTRINSIC_XED_IFORM_SHRD_GPRv_GPRv_CL_APX | INTRINSIC_XED_IFORM_SHRD_GPRv_GPRv_GPRv_CL_APX | INTRINSIC_XED_IFORM_SHRD_GPRv_GPRv_GPRv_IMM8_APX | INTRINSIC_XED_IFORM_SHRD_GPRv_GPRv_IMM8_APX | INTRINSIC_XED_IFORM_SHRD_GPRv_GPRv_IMMb | INTRINSIC_XED_IFORM_SHRD_GPRv_MEMv_GPRv_CL_APX | INTRINSIC_XED_IFORM_SHRD_GPRv_MEMv_GPRv_IMM8_APX | INTRINSIC_XED_IFORM_SHRD_MEMv_GPRv_CL | INTRINSIC_XED_IFORM_SHRD_MEMv_GPRv_CL_APX | INTRINSIC_XED_IFORM_SHRD_MEMv_GPRv_IMM8_APX | INTRINSIC_XED_IFORM_SHRD_MEMv_GPRv_IMMb | INTRINSIC_XED_IFORM_SHRX_GPR32d_GPR32d_GPR32d | INTRINSIC_XED_IFORM_SHRX_GPR32d_MEMd_GPR32d | INTRINSIC_XED_IFORM_SHRX_GPR32i32_GPR32i32_GPR32i32_APX | INTRINSIC_XED_IFORM_SHRX_GPR32i32_MEMi32_GPR32i32_APX | INTRINSIC_XED_IFORM_SHRX_GPR64i64_GPR64i64_GPR64i64_APX | INTRINSIC_XED_IFORM_SHRX_GPR64i64_MEMi64_GPR64i64_APX | INTRINSIC_XED_IFORM_SHRX_GPR64q_GPR64q_GPR64q | INTRINSIC_XED_IFORM_SHRX_GPR64q_MEMq_GPR64q | INTRINSIC_XED_IFORM_SHUFPD_XMMpd_MEMpd_IMMb | INTRINSIC_XED_IFORM_SHUFPD_XMMpd_XMMpd_IMMb | INTRINSIC_XED_IFORM_SHUFPS_XMMps_MEMps_IMMb | INTRINSIC_XED_IFORM_SHUFPS_XMMps_XMMps_IMMb | INTRINSIC_XED_IFORM_SIDT_MEMs | INTRINSIC_XED_IFORM_SIDT_MEMs64 | INTRINSIC_XED_IFORM_SKINIT_EAX | INTRINSIC_XED_IFORM_SLDT_GPRv | INTRINSIC_XED_IFORM_SLDT_MEMw | INTRINSIC_XED_IFORM_SLWPCB_GPRyy | INTRINSIC_XED_IFORM_SMSW_GPRv | INTRINSIC_XED_IFORM_SMSW_MEMw | INTRINSIC_XED_IFORM_SQRTPD_XMMpd_MEMpd | INTRINSIC_XED_IFORM_SQRTPD_XMMpd_XMMpd | INTRINSIC_XED_IFORM_SQRTPS_XMMps_MEMps | INTRINSIC_XED_IFORM_SQRTPS_XMMps_XMMps | INTRINSIC_XED_IFORM_SQRTSD_XMMsd_MEMsd | INTRINSIC_XED_IFORM_SQRTSD_XMMsd_XMMsd | INTRINSIC_XED_IFORM_SQRTSS_XMMss_MEMss | INTRINSIC_XED_IFORM_SQRTSS_XMMss_XMMss | INTRINSIC_XED_IFORM_STAC | INTRINSIC_XED_IFORM_STC | INTRINSIC_XED_IFORM_STD | INTRINSIC_XED_IFORM_STGI | INTRINSIC_XED_IFORM_STI | INTRINSIC_XED_IFORM_STMXCSR_MEMd | INTRINSIC_XED_IFORM_STOSB | INTRINSIC_XED_IFORM_STOSD | INTRINSIC_XED_IFORM_STOSQ | INTRINSIC_XED_IFORM_STOSW | INTRINSIC_XED_IFORM_STR_GPRv | INTRINSIC_XED_IFORM_STR_MEMw | INTRINSIC_XED_IFORM_STTILECFG_MEM | INTRINSIC_XED_IFORM_STTILECFG_MEM_APX | INTRINSIC_XED_IFORM_STUI | INTRINSIC_XED_IFORM_SUB_AL_IMMb | INTRINSIC_XED_IFORM_SUB_GPR8_GPR8_28 | INTRINSIC_XED_IFORM_SUB_GPR8_GPR8_2A | INTRINSIC_XED_IFORM_SUB_GPR8_IMMb_80r5 | INTRINSIC_XED_IFORM_SUB_GPR8_IMMb_82r5 | INTRINSIC_XED_IFORM_SUB_GPR8_MEMb | INTRINSIC_XED_IFORM_SUB_GPR8i8_GPR8i8_APX | INTRINSIC_XED_IFORM_SUB_GPR8i8_GPR8i8_GPR8i8_APX | INTRINSIC_XED_IFORM_SUB_GPR8i8_GPR8i8_IMM8_APX | INTRINSIC_XED_IFORM_SUB_GPR8i8_GPR8i8_MEMi8_APX | INTRINSIC_XED_IFORM_SUB_GPR8i8_IMM8_APX | INTRINSIC_XED_IFORM_SUB_GPR8i8_MEMi8_APX | INTRINSIC_XED_IFORM_SUB_GPR8i8_MEMi8_GPR8i8_APX | INTRINSIC_XED_IFORM_SUB_GPR8i8_MEMi8_IMM8_APX | INTRINSIC_XED_IFORM_SUB_GPRv_GPRv_29 | INTRINSIC_XED_IFORM_SUB_GPRv_GPRv_2B | INTRINSIC_XED_IFORM_SUB_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_SUB_GPRv_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_SUB_GPRv_GPRv_IMM8_APX | INTRINSIC_XED_IFORM_SUB_GPRv_GPRv_IMMz_APX | INTRINSIC_XED_IFORM_SUB_GPRv_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_SUB_GPRv_IMM8_APX | INTRINSIC_XED_IFORM_SUB_GPRv_IMMb | INTRINSIC_XED_IFORM_SUB_GPRv_IMMz | INTRINSIC_XED_IFORM_SUB_GPRv_IMMz_APX | INTRINSIC_XED_IFORM_SUB_GPRv_MEMv | INTRINSIC_XED_IFORM_SUB_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_SUB_GPRv_MEMv_GPRv_APX | INTRINSIC_XED_IFORM_SUB_GPRv_MEMv_IMM8_APX | INTRINSIC_XED_IFORM_SUB_GPRv_MEMv_IMMz_APX | INTRINSIC_XED_IFORM_SUB_MEMb_GPR8 | INTRINSIC_XED_IFORM_SUB_MEMb_IMMb_80r5 | INTRINSIC_XED_IFORM_SUB_MEMb_IMMb_82r5 | INTRINSIC_XED_IFORM_SUB_MEMi8_GPR8i8_APX | INTRINSIC_XED_IFORM_SUB_MEMi8_IMM8_APX | INTRINSIC_XED_IFORM_SUB_MEMv_GPRv | INTRINSIC_XED_IFORM_SUB_MEMv_GPRv_APX | INTRINSIC_XED_IFORM_SUB_MEMv_IMM8_APX | INTRINSIC_XED_IFORM_SUB_MEMv_IMMb | INTRINSIC_XED_IFORM_SUB_MEMv_IMMz | INTRINSIC_XED_IFORM_SUB_MEMv_IMMz_APX | INTRINSIC_XED_IFORM_SUB_OrAX_IMMz | INTRINSIC_XED_IFORM_SUBPD_XMMpd_MEMpd | INTRINSIC_XED_IFORM_SUBPD_XMMpd_XMMpd | INTRINSIC_XED_IFORM_SUBPS_XMMps_MEMps | INTRINSIC_XED_IFORM_SUBPS_XMMps_XMMps | INTRINSIC_XED_IFORM_SUBSD_XMMsd_MEMsd | INTRINSIC_XED_IFORM_SUBSD_XMMsd_XMMsd | INTRINSIC_XED_IFORM_SUBSS_XMMss_MEMss | INTRINSIC_XED_IFORM_SUBSS_XMMss_XMMss | INTRINSIC_XED_IFORM_SUB_LOCK_MEMb_GPR8 | INTRINSIC_XED_IFORM_SUB_LOCK_MEMb_IMMb_80r5 | INTRINSIC_XED_IFORM_SUB_LOCK_MEMb_IMMb_82r5 | INTRINSIC_XED_IFORM_SUB_LOCK_MEMv_GPRv | INTRINSIC_XED_IFORM_SUB_LOCK_MEMv_IMMb | INTRINSIC_XED_IFORM_SUB_LOCK_MEMv_IMMz | INTRINSIC_XED_IFORM_SWAPGS | INTRINSIC_XED_IFORM_SYSCALL | INTRINSIC_XED_IFORM_SYSCALL_32 | INTRINSIC_XED_IFORM_SYSENTER | INTRINSIC_XED_IFORM_SYSEXIT | INTRINSIC_XED_IFORM_SYSRET | INTRINSIC_XED_IFORM_SYSRET64 | INTRINSIC_XED_IFORM_SYSRET_AMD | INTRINSIC_XED_IFORM_T1MSKC_GPR32d_GPR32d | INTRINSIC_XED_IFORM_T1MSKC_GPR32d_MEMd | INTRINSIC_XED_IFORM_T1MSKC_GPRyy_GPRyy | INTRINSIC_XED_IFORM_T1MSKC_GPRyy_MEMy | INTRINSIC_XED_IFORM_TCMMIMFP16PS_TMMf32_TMM2f16_TMM2f16 | INTRINSIC_XED_IFORM_TCMMRLFP16PS_TMMf32_TMM2f16_TMM2f16 | INTRINSIC_XED_IFORM_TDCALL | INTRINSIC_XED_IFORM_TDPBF16PS_TMMf32_TMM2bf16_TMM2bf16 | INTRINSIC_XED_IFORM_TDPBSSD_TMMi32_TMM4i8_TMM4i8 | INTRINSIC_XED_IFORM_TDPBSUD_TMMi32_TMM4i8_TMM4u8 | INTRINSIC_XED_IFORM_TDPBUSD_TMMi32_TMM4u8_TMM4i8 | INTRINSIC_XED_IFORM_TDPBUUD_TMMu32_TMM4u8_TMM4u8 | INTRINSIC_XED_IFORM_TDPFP16PS_TMMf32_TMM2f16_TMM2f16 | INTRINSIC_XED_IFORM_TEST_AL_IMMb | INTRINSIC_XED_IFORM_TEST_GPR8_GPR8 | INTRINSIC_XED_IFORM_TEST_GPR8_IMMb_F6r0 | INTRINSIC_XED_IFORM_TEST_GPR8_IMMb_F6r1 | INTRINSIC_XED_IFORM_TEST_GPRv_GPRv | INTRINSIC_XED_IFORM_TEST_GPRv_IMMz_F7r0 | INTRINSIC_XED_IFORM_TEST_GPRv_IMMz_F7r1 | INTRINSIC_XED_IFORM_TEST_MEMb_GPR8 | INTRINSIC_XED_IFORM_TEST_MEMb_IMMb_F6r0 | INTRINSIC_XED_IFORM_TEST_MEMb_IMMb_F6r1 | INTRINSIC_XED_IFORM_TEST_MEMv_GPRv | INTRINSIC_XED_IFORM_TEST_MEMv_IMMz_F7r0 | INTRINSIC_XED_IFORM_TEST_MEMv_IMMz_F7r1 | INTRINSIC_XED_IFORM_TEST_OrAX_IMMz | INTRINSIC_XED_IFORM_TESTUI | INTRINSIC_XED_IFORM_TILELOADD_TMMu32_MEMu32 | INTRINSIC_XED_IFORM_TILELOADD_TMMu32_MEMu32_APX | INTRINSIC_XED_IFORM_TILELOADDT1_TMMu32_MEMu32 | INTRINSIC_XED_IFORM_TILELOADDT1_TMMu32_MEMu32_APX | INTRINSIC_XED_IFORM_TILERELEASE | INTRINSIC_XED_IFORM_TILESTORED_MEMu32_TMMu32 | INTRINSIC_XED_IFORM_TILESTORED_MEMu32_TMMu32_APX | INTRINSIC_XED_IFORM_TILEZERO_TMMu32 | INTRINSIC_XED_IFORM_TLBSYNC | INTRINSIC_XED_IFORM_TPAUSE_GPR32u32 | INTRINSIC_XED_IFORM_TZCNT_GPRv_GPRv | INTRINSIC_XED_IFORM_TZCNT_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_TZCNT_GPRv_MEMv | INTRINSIC_XED_IFORM_TZCNT_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_TZMSK_GPR32d_GPR32d | INTRINSIC_XED_IFORM_TZMSK_GPR32d_MEMd | INTRINSIC_XED_IFORM_TZMSK_GPRyy_GPRyy | INTRINSIC_XED_IFORM_TZMSK_GPRyy_MEMy | INTRINSIC_XED_IFORM_UCOMISD_XMMsd_MEMsd | INTRINSIC_XED_IFORM_UCOMISD_XMMsd_XMMsd | INTRINSIC_XED_IFORM_UCOMISS_XMMss_MEMss | INTRINSIC_XED_IFORM_UCOMISS_XMMss_XMMss | INTRINSIC_XED_IFORM_UD0 | INTRINSIC_XED_IFORM_UD0_GPR32_GPR32 | INTRINSIC_XED_IFORM_UD0_GPR32_MEMd | INTRINSIC_XED_IFORM_UD1_GPR32_GPR32 | INTRINSIC_XED_IFORM_UD1_GPR32_MEMd | INTRINSIC_XED_IFORM_UD2 | INTRINSIC_XED_IFORM_UIRET | INTRINSIC_XED_IFORM_UMONITOR_GPRa | INTRINSIC_XED_IFORM_UMWAIT_GPR32 | INTRINSIC_XED_IFORM_UNPCKHPD_XMMpd_MEMdq | INTRINSIC_XED_IFORM_UNPCKHPD_XMMpd_XMMq | INTRINSIC_XED_IFORM_UNPCKHPS_XMMps_MEMdq | INTRINSIC_XED_IFORM_UNPCKHPS_XMMps_XMMdq | INTRINSIC_XED_IFORM_UNPCKLPD_XMMpd_MEMdq | INTRINSIC_XED_IFORM_UNPCKLPD_XMMpd_XMMq | INTRINSIC_XED_IFORM_UNPCKLPS_XMMps_MEMdq | INTRINSIC_XED_IFORM_UNPCKLPS_XMMps_XMMq | INTRINSIC_XED_IFORM_URDMSR_GPR64u64_GPR64u64 | INTRINSIC_XED_IFORM_URDMSR_GPR64u64_GPR64u64_APX | INTRINSIC_XED_IFORM_URDMSR_GPR64u64_IMM32 | INTRINSIC_XED_IFORM_URDMSR_GPR64u64_IMM32_APX | INTRINSIC_XED_IFORM_UWRMSR_GPR64u64_GPR64u64 | INTRINSIC_XED_IFORM_UWRMSR_GPR64u64_GPR64u64_APX | INTRINSIC_XED_IFORM_UWRMSR_IMM32_GPR64u64 | INTRINSIC_XED_IFORM_UWRMSR_IMM32_GPR64u64_APX | INTRINSIC_XED_IFORM_V4FMADDPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_V4FMADDSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_V4FNMADDPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_V4FNMADDSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VADDPD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VADDPD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VADDPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VADDPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VADDPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VADDPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VADDPD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VADDPD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VADDPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VADDPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VADDPH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VADDPH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VADDPH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VADDPH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 | INTRINSIC_XED_IFORM_VADDPH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VADDPH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 | INTRINSIC_XED_IFORM_VADDPS_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VADDPS_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VADDPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VADDPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VADDPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VADDPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VADDPS_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VADDPS_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VADDPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VADDPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VADDSD_XMMdq_XMMdq_MEMq | INTRINSIC_XED_IFORM_VADDSD_XMMdq_XMMdq_XMMq | INTRINSIC_XED_IFORM_VADDSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VADDSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VADDSH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VADDSH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VADDSS_XMMdq_XMMdq_MEMd | INTRINSIC_XED_IFORM_VADDSS_XMMdq_XMMdq_XMMd | INTRINSIC_XED_IFORM_VADDSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VADDSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VADDSUBPD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VADDSUBPD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VADDSUBPD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VADDSUBPD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VADDSUBPS_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VADDSUBPS_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VADDSUBPS_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VADDSUBPS_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VAESDEC_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VAESDEC_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VAESDEC_XMMu128_XMMu128_MEMu128_AVX512 | INTRINSIC_XED_IFORM_VAESDEC_XMMu128_XMMu128_XMMu128_AVX512 | INTRINSIC_XED_IFORM_VAESDEC_YMMu128_YMMu128_MEMu128 | INTRINSIC_XED_IFORM_VAESDEC_YMMu128_YMMu128_MEMu128_AVX512 | INTRINSIC_XED_IFORM_VAESDEC_YMMu128_YMMu128_YMMu128 | INTRINSIC_XED_IFORM_VAESDEC_YMMu128_YMMu128_YMMu128_AVX512 | INTRINSIC_XED_IFORM_VAESDEC_ZMMu128_ZMMu128_MEMu128_AVX512 | INTRINSIC_XED_IFORM_VAESDEC_ZMMu128_ZMMu128_ZMMu128_AVX512 | INTRINSIC_XED_IFORM_VAESDECLAST_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VAESDECLAST_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VAESDECLAST_XMMu128_XMMu128_MEMu128_AVX512 | INTRINSIC_XED_IFORM_VAESDECLAST_XMMu128_XMMu128_XMMu128_AVX512 | INTRINSIC_XED_IFORM_VAESDECLAST_YMMu128_YMMu128_MEMu128 | INTRINSIC_XED_IFORM_VAESDECLAST_YMMu128_YMMu128_MEMu128_AVX512 | INTRINSIC_XED_IFORM_VAESDECLAST_YMMu128_YMMu128_YMMu128 | INTRINSIC_XED_IFORM_VAESDECLAST_YMMu128_YMMu128_YMMu128_AVX512 | INTRINSIC_XED_IFORM_VAESDECLAST_ZMMu128_ZMMu128_MEMu128_AVX512 | INTRINSIC_XED_IFORM_VAESDECLAST_ZMMu128_ZMMu128_ZMMu128_AVX512 | INTRINSIC_XED_IFORM_VAESENC_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VAESENC_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VAESENC_XMMu128_XMMu128_MEMu128_AVX512 | INTRINSIC_XED_IFORM_VAESENC_XMMu128_XMMu128_XMMu128_AVX512 | INTRINSIC_XED_IFORM_VAESENC_YMMu128_YMMu128_MEMu128 | INTRINSIC_XED_IFORM_VAESENC_YMMu128_YMMu128_MEMu128_AVX512 | INTRINSIC_XED_IFORM_VAESENC_YMMu128_YMMu128_YMMu128 | INTRINSIC_XED_IFORM_VAESENC_YMMu128_YMMu128_YMMu128_AVX512 | INTRINSIC_XED_IFORM_VAESENC_ZMMu128_ZMMu128_MEMu128_AVX512 | INTRINSIC_XED_IFORM_VAESENC_ZMMu128_ZMMu128_ZMMu128_AVX512 | INTRINSIC_XED_IFORM_VAESENCLAST_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VAESENCLAST_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VAESENCLAST_XMMu128_XMMu128_MEMu128_AVX512 | INTRINSIC_XED_IFORM_VAESENCLAST_XMMu128_XMMu128_XMMu128_AVX512 | INTRINSIC_XED_IFORM_VAESENCLAST_YMMu128_YMMu128_MEMu128 | INTRINSIC_XED_IFORM_VAESENCLAST_YMMu128_YMMu128_MEMu128_AVX512 | INTRINSIC_XED_IFORM_VAESENCLAST_YMMu128_YMMu128_YMMu128 | INTRINSIC_XED_IFORM_VAESENCLAST_YMMu128_YMMu128_YMMu128_AVX512 | INTRINSIC_XED_IFORM_VAESENCLAST_ZMMu128_ZMMu128_MEMu128_AVX512 | INTRINSIC_XED_IFORM_VAESENCLAST_ZMMu128_ZMMu128_ZMMu128_AVX512 | INTRINSIC_XED_IFORM_VAESIMC_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VAESIMC_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VAESKEYGENASSIST_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_VAESKEYGENASSIST_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VALIGND_XMMu32_MASKmskw_XMMu32_MEMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VALIGND_XMMu32_MASKmskw_XMMu32_XMMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VALIGND_YMMu32_MASKmskw_YMMu32_MEMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VALIGND_YMMu32_MASKmskw_YMMu32_YMMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VALIGND_ZMMu32_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VALIGND_ZMMu32_MASKmskw_ZMMu32_ZMMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VALIGNQ_XMMu64_MASKmskw_XMMu64_MEMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VALIGNQ_XMMu64_MASKmskw_XMMu64_XMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VALIGNQ_YMMu64_MASKmskw_YMMu64_MEMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VALIGNQ_YMMu64_MASKmskw_YMMu64_YMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VALIGNQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VALIGNQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VANDNPD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VANDNPD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VANDNPD_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VANDNPD_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VANDNPD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VANDNPD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VANDNPD_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VANDNPD_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VANDNPD_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VANDNPD_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VANDNPS_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VANDNPS_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VANDNPS_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VANDNPS_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VANDNPS_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VANDNPS_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VANDNPS_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VANDNPS_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VANDNPS_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VANDNPS_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VANDPD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VANDPD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VANDPD_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VANDPD_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VANDPD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VANDPD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VANDPD_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VANDPD_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VANDPD_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VANDPD_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VANDPS_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VANDPS_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VANDPS_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VANDPS_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VANDPS_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VANDPS_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VANDPS_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VANDPS_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VANDPS_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VANDPS_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VBCSTNEBF162PS_XMMf32_MEMbf16 | INTRINSIC_XED_IFORM_VBCSTNEBF162PS_YMMf32_MEMbf16 | INTRINSIC_XED_IFORM_VBCSTNESH2PS_XMMf32_MEMf16 | INTRINSIC_XED_IFORM_VBCSTNESH2PS_YMMf32_MEMf16 | INTRINSIC_XED_IFORM_VBLENDMPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VBLENDMPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VBLENDMPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VBLENDMPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VBLENDMPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VBLENDMPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VBLENDMPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VBLENDMPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VBLENDMPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VBLENDMPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VBLENDMPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VBLENDMPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VBLENDPD_XMMdq_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_VBLENDPD_XMMdq_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VBLENDPD_YMMqq_YMMqq_MEMqq_IMMb | INTRINSIC_XED_IFORM_VBLENDPD_YMMqq_YMMqq_YMMqq_IMMb | INTRINSIC_XED_IFORM_VBLENDPS_XMMdq_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_VBLENDPS_XMMdq_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VBLENDPS_YMMqq_YMMqq_MEMqq_IMMb | INTRINSIC_XED_IFORM_VBLENDPS_YMMqq_YMMqq_YMMqq_IMMb | INTRINSIC_XED_IFORM_VBLENDVPD_XMMdq_XMMdq_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VBLENDVPD_XMMdq_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VBLENDVPD_YMMqq_YMMqq_MEMqq_YMMqq | INTRINSIC_XED_IFORM_VBLENDVPD_YMMqq_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VBLENDVPS_XMMdq_XMMdq_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VBLENDVPS_XMMdq_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VBLENDVPS_YMMqq_YMMqq_MEMqq_YMMqq | INTRINSIC_XED_IFORM_VBLENDVPS_YMMqq_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VBROADCASTF128_YMMqq_MEMdq | INTRINSIC_XED_IFORM_VBROADCASTF32X2_YMMf32_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VBROADCASTF32X2_YMMf32_MASKmskw_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VBROADCASTF32X2_ZMMf32_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VBROADCASTF32X2_ZMMf32_MASKmskw_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VBROADCASTF32X4_YMMf32_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VBROADCASTF32X4_ZMMf32_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VBROADCASTF32X8_ZMMf32_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VBROADCASTF64X2_YMMf64_MASKmskw_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VBROADCASTF64X2_ZMMf64_MASKmskw_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VBROADCASTF64X4_ZMMf64_MASKmskw_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VBROADCASTI128_YMMqq_MEMdq | INTRINSIC_XED_IFORM_VBROADCASTI32X2_XMMu32_MASKmskw_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VBROADCASTI32X2_XMMu32_MASKmskw_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VBROADCASTI32X2_YMMu32_MASKmskw_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VBROADCASTI32X2_YMMu32_MASKmskw_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VBROADCASTI32X2_ZMMu32_MASKmskw_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VBROADCASTI32X2_ZMMu32_MASKmskw_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VBROADCASTI32X4_YMMu32_MASKmskw_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VBROADCASTI32X4_ZMMu32_MASKmskw_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VBROADCASTI32X8_ZMMu32_MASKmskw_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VBROADCASTI64X2_YMMu64_MASKmskw_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VBROADCASTI64X2_ZMMu64_MASKmskw_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VBROADCASTI64X4_ZMMu64_MASKmskw_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VBROADCASTSD_YMMf64_MASKmskw_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VBROADCASTSD_YMMf64_MASKmskw_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VBROADCASTSD_YMMqq_MEMq | INTRINSIC_XED_IFORM_VBROADCASTSD_YMMqq_XMMdq | INTRINSIC_XED_IFORM_VBROADCASTSD_ZMMf64_MASKmskw_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VBROADCASTSD_ZMMf64_MASKmskw_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VBROADCASTSS_XMMdq_MEMd | INTRINSIC_XED_IFORM_VBROADCASTSS_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VBROADCASTSS_XMMf32_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VBROADCASTSS_XMMf32_MASKmskw_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VBROADCASTSS_YMMf32_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VBROADCASTSS_YMMf32_MASKmskw_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VBROADCASTSS_YMMqq_MEMd | INTRINSIC_XED_IFORM_VBROADCASTSS_YMMqq_XMMdq | INTRINSIC_XED_IFORM_VBROADCASTSS_ZMMf32_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VBROADCASTSS_ZMMf32_MASKmskw_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VCMPPD_MASKmskw_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VCMPPD_MASKmskw_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VCMPPD_MASKmskw_MASKmskw_YMMf64_MEMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VCMPPD_MASKmskw_MASKmskw_YMMf64_YMMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VCMPPD_MASKmskw_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VCMPPD_MASKmskw_MASKmskw_ZMMf64_ZMMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VCMPPD_XMMdq_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_VCMPPD_XMMdq_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VCMPPD_YMMqq_YMMqq_MEMqq_IMMb | INTRINSIC_XED_IFORM_VCMPPD_YMMqq_YMMqq_YMMqq_IMMb | INTRINSIC_XED_IFORM_VCMPPH_MASKmskw_MASKmskw_XMMf16_MEMf16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VCMPPH_MASKmskw_MASKmskw_XMMf16_XMMf16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VCMPPH_MASKmskw_MASKmskw_YMMf16_MEMf16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VCMPPH_MASKmskw_MASKmskw_YMMf16_YMMf16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VCMPPH_MASKmskw_MASKmskw_ZMMf16_MEMf16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VCMPPH_MASKmskw_MASKmskw_ZMMf16_ZMMf16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VCMPPS_MASKmskw_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VCMPPS_MASKmskw_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VCMPPS_MASKmskw_MASKmskw_YMMf32_MEMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VCMPPS_MASKmskw_MASKmskw_YMMf32_YMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VCMPPS_MASKmskw_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VCMPPS_MASKmskw_MASKmskw_ZMMf32_ZMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VCMPPS_XMMdq_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_VCMPPS_XMMdq_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VCMPPS_YMMqq_YMMqq_MEMqq_IMMb | INTRINSIC_XED_IFORM_VCMPPS_YMMqq_YMMqq_YMMqq_IMMb | INTRINSIC_XED_IFORM_VCMPSD_MASKmskw_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VCMPSD_MASKmskw_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VCMPSD_XMMdq_XMMdq_MEMq_IMMb | INTRINSIC_XED_IFORM_VCMPSD_XMMdq_XMMdq_XMMq_IMMb | INTRINSIC_XED_IFORM_VCMPSH_MASKmskw_MASKmskw_XMMf16_MEMf16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VCMPSH_MASKmskw_MASKmskw_XMMf16_XMMf16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VCMPSS_MASKmskw_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VCMPSS_MASKmskw_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VCMPSS_XMMdq_XMMdq_MEMd_IMMb | INTRINSIC_XED_IFORM_VCMPSS_XMMdq_XMMdq_XMMd_IMMb | INTRINSIC_XED_IFORM_VCOMISD_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VCOMISD_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VCOMISD_XMMq_MEMq | INTRINSIC_XED_IFORM_VCOMISD_XMMq_XMMq | INTRINSIC_XED_IFORM_VCOMISH_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCOMISH_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VCOMISS_XMMd_MEMd | INTRINSIC_XED_IFORM_VCOMISS_XMMd_XMMd | INTRINSIC_XED_IFORM_VCOMISS_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VCOMISS_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VCOMPRESSPD_MEMf64_MASKmskw_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VCOMPRESSPD_MEMf64_MASKmskw_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VCOMPRESSPD_MEMf64_MASKmskw_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VCOMPRESSPD_XMMf64_MASKmskw_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VCOMPRESSPD_YMMf64_MASKmskw_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VCOMPRESSPD_ZMMf64_MASKmskw_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VCOMPRESSPS_MEMf32_MASKmskw_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VCOMPRESSPS_MEMf32_MASKmskw_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VCOMPRESSPS_MEMf32_MASKmskw_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VCOMPRESSPS_XMMf32_MASKmskw_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VCOMPRESSPS_YMMf32_MASKmskw_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VCOMPRESSPS_ZMMf32_MASKmskw_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTDQ2PD_XMMdq_MEMq | INTRINSIC_XED_IFORM_VCVTDQ2PD_XMMdq_XMMq | INTRINSIC_XED_IFORM_VCVTDQ2PD_XMMf64_MASKmskw_MEMi32_AVX512 | INTRINSIC_XED_IFORM_VCVTDQ2PD_XMMf64_MASKmskw_XMMi32_AVX512 | INTRINSIC_XED_IFORM_VCVTDQ2PD_YMMf64_MASKmskw_MEMi32_AVX512 | INTRINSIC_XED_IFORM_VCVTDQ2PD_YMMf64_MASKmskw_XMMi32_AVX512 | INTRINSIC_XED_IFORM_VCVTDQ2PD_YMMqq_MEMdq | INTRINSIC_XED_IFORM_VCVTDQ2PD_YMMqq_XMMdq | INTRINSIC_XED_IFORM_VCVTDQ2PD_ZMMf64_MASKmskw_MEMi32_AVX512 | INTRINSIC_XED_IFORM_VCVTDQ2PD_ZMMf64_MASKmskw_YMMi32_AVX512 | INTRINSIC_XED_IFORM_VCVTDQ2PH_XMMf16_MASKmskw_MEMi32_AVX512_VL128 | INTRINSIC_XED_IFORM_VCVTDQ2PH_XMMf16_MASKmskw_MEMi32_AVX512_VL256 | INTRINSIC_XED_IFORM_VCVTDQ2PH_XMMf16_MASKmskw_XMMi32_AVX512 | INTRINSIC_XED_IFORM_VCVTDQ2PH_XMMf16_MASKmskw_YMMi32_AVX512 | INTRINSIC_XED_IFORM_VCVTDQ2PH_YMMf16_MASKmskw_MEMi32_AVX512 | INTRINSIC_XED_IFORM_VCVTDQ2PH_YMMf16_MASKmskw_ZMMi32_AVX512 | INTRINSIC_XED_IFORM_VCVTDQ2PS_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VCVTDQ2PS_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VCVTDQ2PS_XMMf32_MASKmskw_MEMi32_AVX512 | INTRINSIC_XED_IFORM_VCVTDQ2PS_XMMf32_MASKmskw_XMMi32_AVX512 | INTRINSIC_XED_IFORM_VCVTDQ2PS_YMMf32_MASKmskw_MEMi32_AVX512 | INTRINSIC_XED_IFORM_VCVTDQ2PS_YMMf32_MASKmskw_YMMi32_AVX512 | INTRINSIC_XED_IFORM_VCVTDQ2PS_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VCVTDQ2PS_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VCVTDQ2PS_ZMMf32_MASKmskw_MEMi32_AVX512 | INTRINSIC_XED_IFORM_VCVTDQ2PS_ZMMf32_MASKmskw_ZMMi32_AVX512 | INTRINSIC_XED_IFORM_VCVTNE2PS2BF16_XMMbf16_MASKmskw_XMMf32_MEMf32_AVX512_VL128 | INTRINSIC_XED_IFORM_VCVTNE2PS2BF16_XMMbf16_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTNE2PS2BF16_YMMbf16_MASKmskw_YMMf32_MEMf32_AVX512_VL256 | INTRINSIC_XED_IFORM_VCVTNE2PS2BF16_YMMbf16_MASKmskw_YMMf32_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTNE2PS2BF16_ZMMbf16_MASKmskw_ZMMf32_MEMf32_AVX512_VL512 | INTRINSIC_XED_IFORM_VCVTNE2PS2BF16_ZMMbf16_MASKmskw_ZMMf32_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTNEEBF162PS_XMMf32_MEM2bf16 | INTRINSIC_XED_IFORM_VCVTNEEBF162PS_YMMf32_MEM2bf16 | INTRINSIC_XED_IFORM_VCVTNEEPH2PS_XMMf32_MEM2f16 | INTRINSIC_XED_IFORM_VCVTNEEPH2PS_YMMf32_MEM2f16 | INTRINSIC_XED_IFORM_VCVTNEOBF162PS_XMMf32_MEM2bf16 | INTRINSIC_XED_IFORM_VCVTNEOBF162PS_YMMf32_MEM2bf16 | INTRINSIC_XED_IFORM_VCVTNEOPH2PS_XMMf32_MEM2f16 | INTRINSIC_XED_IFORM_VCVTNEOPH2PS_YMMf32_MEM2f16 | INTRINSIC_XED_IFORM_VCVTNEPS2BF16_XMMbf16_MASKmskw_MEMf32_AVX512_VL128 | INTRINSIC_XED_IFORM_VCVTNEPS2BF16_XMMbf16_MASKmskw_MEMf32_AVX512_VL256 | INTRINSIC_XED_IFORM_VCVTNEPS2BF16_XMMbf16_MASKmskw_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTNEPS2BF16_XMMbf16_MASKmskw_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTNEPS2BF16_XMMbf16_MEMf32_VL128 | INTRINSIC_XED_IFORM_VCVTNEPS2BF16_XMMbf16_MEMf32_VL256 | INTRINSIC_XED_IFORM_VCVTNEPS2BF16_XMMbf16_XMMf32 | INTRINSIC_XED_IFORM_VCVTNEPS2BF16_XMMbf16_YMMf32 | INTRINSIC_XED_IFORM_VCVTNEPS2BF16_YMMbf16_MASKmskw_MEMf32_AVX512_VL512 | INTRINSIC_XED_IFORM_VCVTNEPS2BF16_YMMbf16_MASKmskw_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTPD2DQ_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VCVTPD2DQ_XMMdq_MEMqq | INTRINSIC_XED_IFORM_VCVTPD2DQ_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VCVTPD2DQ_XMMdq_YMMqq | INTRINSIC_XED_IFORM_VCVTPD2DQ_XMMi32_MASKmskw_MEMf64_AVX512_VL128 | INTRINSIC_XED_IFORM_VCVTPD2DQ_XMMi32_MASKmskw_MEMf64_AVX512_VL256 | INTRINSIC_XED_IFORM_VCVTPD2DQ_XMMi32_MASKmskw_XMMf64_AVX512_VL128 | INTRINSIC_XED_IFORM_VCVTPD2DQ_XMMi32_MASKmskw_YMMf64_AVX512_VL256 | INTRINSIC_XED_IFORM_VCVTPD2DQ_YMMi32_MASKmskw_MEMf64_AVX512_VL512 | INTRINSIC_XED_IFORM_VCVTPD2DQ_YMMi32_MASKmskw_ZMMf64_AVX512_VL512 | INTRINSIC_XED_IFORM_VCVTPD2PH_XMMf16_MASKmskw_MEMf64_AVX512_VL128 | INTRINSIC_XED_IFORM_VCVTPD2PH_XMMf16_MASKmskw_MEMf64_AVX512_VL256 | INTRINSIC_XED_IFORM_VCVTPD2PH_XMMf16_MASKmskw_MEMf64_AVX512_VL512 | INTRINSIC_XED_IFORM_VCVTPD2PH_XMMf16_MASKmskw_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTPD2PH_XMMf16_MASKmskw_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTPD2PH_XMMf16_MASKmskw_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTPD2PS_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VCVTPD2PS_XMMdq_MEMqq | INTRINSIC_XED_IFORM_VCVTPD2PS_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VCVTPD2PS_XMMdq_YMMqq | INTRINSIC_XED_IFORM_VCVTPD2PS_XMMf32_MASKmskw_MEMf64_AVX512_VL128 | INTRINSIC_XED_IFORM_VCVTPD2PS_XMMf32_MASKmskw_MEMf64_AVX512_VL256 | INTRINSIC_XED_IFORM_VCVTPD2PS_XMMf32_MASKmskw_XMMf64_AVX512_VL128 | INTRINSIC_XED_IFORM_VCVTPD2PS_XMMf32_MASKmskw_YMMf64_AVX512_VL256 | INTRINSIC_XED_IFORM_VCVTPD2PS_YMMf32_MASKmskw_MEMf64_AVX512_VL512 | INTRINSIC_XED_IFORM_VCVTPD2PS_YMMf32_MASKmskw_ZMMf64_AVX512_VL512 | INTRINSIC_XED_IFORM_VCVTPD2QQ_XMMi64_MASKmskw_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTPD2QQ_XMMi64_MASKmskw_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTPD2QQ_YMMi64_MASKmskw_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTPD2QQ_YMMi64_MASKmskw_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTPD2QQ_ZMMi64_MASKmskw_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTPD2QQ_ZMMi64_MASKmskw_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTPD2UDQ_XMMu32_MASKmskw_MEMf64_AVX512_VL128 | INTRINSIC_XED_IFORM_VCVTPD2UDQ_XMMu32_MASKmskw_MEMf64_AVX512_VL256 | INTRINSIC_XED_IFORM_VCVTPD2UDQ_XMMu32_MASKmskw_XMMf64_AVX512_VL128 | INTRINSIC_XED_IFORM_VCVTPD2UDQ_XMMu32_MASKmskw_YMMf64_AVX512_VL256 | INTRINSIC_XED_IFORM_VCVTPD2UDQ_YMMu32_MASKmskw_MEMf64_AVX512_VL512 | INTRINSIC_XED_IFORM_VCVTPD2UDQ_YMMu32_MASKmskw_ZMMf64_AVX512_VL512 | INTRINSIC_XED_IFORM_VCVTPD2UQQ_XMMu64_MASKmskw_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTPD2UQQ_XMMu64_MASKmskw_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTPD2UQQ_YMMu64_MASKmskw_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTPD2UQQ_YMMu64_MASKmskw_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTPD2UQQ_ZMMu64_MASKmskw_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTPD2UQQ_ZMMu64_MASKmskw_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2DQ_XMMi32_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2DQ_XMMi32_MASKmskw_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2DQ_YMMi32_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2DQ_YMMi32_MASKmskw_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2DQ_ZMMi32_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2DQ_ZMMi32_MASKmskw_YMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2PD_XMMf64_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2PD_XMMf64_MASKmskw_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2PD_YMMf64_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2PD_YMMf64_MASKmskw_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2PD_ZMMf64_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2PD_ZMMf64_MASKmskw_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2PS_XMMdq_MEMq | INTRINSIC_XED_IFORM_VCVTPH2PS_XMMdq_XMMq | INTRINSIC_XED_IFORM_VCVTPH2PS_XMMf32_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2PS_XMMf32_MASKmskw_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2PS_YMMf32_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2PS_YMMf32_MASKmskw_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2PS_YMMqq_MEMdq | INTRINSIC_XED_IFORM_VCVTPH2PS_YMMqq_XMMdq | INTRINSIC_XED_IFORM_VCVTPH2PS_ZMMf32_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2PS_ZMMf32_MASKmskw_YMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2PSX_XMMf32_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2PSX_XMMf32_MASKmskw_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2PSX_YMMf32_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2PSX_YMMf32_MASKmskw_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2PSX_ZMMf32_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2PSX_ZMMf32_MASKmskw_YMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2QQ_XMMi64_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2QQ_XMMi64_MASKmskw_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2QQ_YMMi64_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2QQ_YMMi64_MASKmskw_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2QQ_ZMMi64_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2QQ_ZMMi64_MASKmskw_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2UDQ_XMMu32_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2UDQ_XMMu32_MASKmskw_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2UDQ_YMMu32_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2UDQ_YMMu32_MASKmskw_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2UDQ_ZMMu32_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2UDQ_ZMMu32_MASKmskw_YMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2UQQ_XMMu64_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2UQQ_XMMu64_MASKmskw_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2UQQ_YMMu64_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2UQQ_YMMu64_MASKmskw_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2UQQ_ZMMu64_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2UQQ_ZMMu64_MASKmskw_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2UW_XMMu16_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2UW_XMMu16_MASKmskw_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2UW_YMMu16_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2UW_YMMu16_MASKmskw_YMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2UW_ZMMu16_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2UW_ZMMu16_MASKmskw_ZMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2W_XMMi16_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2W_XMMi16_MASKmskw_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2W_YMMi16_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2W_YMMi16_MASKmskw_YMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2W_ZMMi16_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPH2W_ZMMi16_MASKmskw_ZMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTPS2DQ_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VCVTPS2DQ_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VCVTPS2DQ_XMMi32_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTPS2DQ_XMMi32_MASKmskw_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTPS2DQ_YMMi32_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTPS2DQ_YMMi32_MASKmskw_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTPS2DQ_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VCVTPS2DQ_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VCVTPS2DQ_ZMMi32_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTPS2DQ_ZMMi32_MASKmskw_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTPS2PD_XMMdq_MEMq | INTRINSIC_XED_IFORM_VCVTPS2PD_XMMdq_XMMq | INTRINSIC_XED_IFORM_VCVTPS2PD_XMMf64_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTPS2PD_XMMf64_MASKmskw_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTPS2PD_YMMf64_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTPS2PD_YMMf64_MASKmskw_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTPS2PD_YMMqq_MEMdq | INTRINSIC_XED_IFORM_VCVTPS2PD_YMMqq_XMMdq | INTRINSIC_XED_IFORM_VCVTPS2PD_ZMMf64_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTPS2PD_ZMMf64_MASKmskw_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTPS2PH_MEMdq_YMMqq_IMMb | INTRINSIC_XED_IFORM_VCVTPS2PH_MEMf16_MASKmskw_XMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VCVTPS2PH_MEMf16_MASKmskw_YMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VCVTPS2PH_MEMf16_MASKmskw_ZMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VCVTPS2PH_MEMq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VCVTPS2PH_XMMdq_YMMqq_IMMb | INTRINSIC_XED_IFORM_VCVTPS2PH_XMMf16_MASKmskw_XMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VCVTPS2PH_XMMf16_MASKmskw_YMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VCVTPS2PH_XMMq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VCVTPS2PH_YMMf16_MASKmskw_ZMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VCVTPS2PHX_XMMf16_MASKmskw_MEMf32_AVX512_VL128 | INTRINSIC_XED_IFORM_VCVTPS2PHX_XMMf16_MASKmskw_MEMf32_AVX512_VL256 | INTRINSIC_XED_IFORM_VCVTPS2PHX_XMMf16_MASKmskw_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTPS2PHX_XMMf16_MASKmskw_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTPS2PHX_YMMf16_MASKmskw_MEMf32_AVX512_VL512 | INTRINSIC_XED_IFORM_VCVTPS2PHX_YMMf16_MASKmskw_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTPS2QQ_XMMi64_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTPS2QQ_XMMi64_MASKmskw_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTPS2QQ_YMMi64_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTPS2QQ_YMMi64_MASKmskw_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTPS2QQ_ZMMi64_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTPS2QQ_ZMMi64_MASKmskw_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTPS2UDQ_XMMu32_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTPS2UDQ_XMMu32_MASKmskw_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTPS2UDQ_YMMu32_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTPS2UDQ_YMMu32_MASKmskw_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTPS2UDQ_ZMMu32_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTPS2UDQ_ZMMu32_MASKmskw_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTPS2UQQ_XMMu64_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTPS2UQQ_XMMu64_MASKmskw_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTPS2UQQ_YMMu64_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTPS2UQQ_YMMu64_MASKmskw_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTPS2UQQ_ZMMu64_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTPS2UQQ_ZMMu64_MASKmskw_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTQQ2PD_XMMi64_MASKmskw_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTQQ2PD_XMMi64_MASKmskw_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTQQ2PD_YMMi64_MASKmskw_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTQQ2PD_YMMi64_MASKmskw_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTQQ2PD_ZMMi64_MASKmskw_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTQQ2PD_ZMMi64_MASKmskw_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTQQ2PH_XMMf16_MASKmskw_MEMu64_AVX512_VL128 | INTRINSIC_XED_IFORM_VCVTQQ2PH_XMMf16_MASKmskw_MEMu64_AVX512_VL256 | INTRINSIC_XED_IFORM_VCVTQQ2PH_XMMf16_MASKmskw_MEMu64_AVX512_VL512 | INTRINSIC_XED_IFORM_VCVTQQ2PH_XMMf16_MASKmskw_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VCVTQQ2PH_XMMf16_MASKmskw_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VCVTQQ2PH_XMMf16_MASKmskw_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VCVTQQ2PS_XMMf32_MASKmskw_MEMu64_AVX512_VL128 | INTRINSIC_XED_IFORM_VCVTQQ2PS_XMMf32_MASKmskw_MEMu64_AVX512_VL256 | INTRINSIC_XED_IFORM_VCVTQQ2PS_XMMf32_MASKmskw_XMMu64_AVX512_VL128 | INTRINSIC_XED_IFORM_VCVTQQ2PS_XMMf32_MASKmskw_YMMu64_AVX512_VL256 | INTRINSIC_XED_IFORM_VCVTQQ2PS_YMMf32_MASKmskw_MEMu64_AVX512_VL512 | INTRINSIC_XED_IFORM_VCVTQQ2PS_YMMf32_MASKmskw_ZMMu64_AVX512_VL512 | INTRINSIC_XED_IFORM_VCVTSD2SH_XMMf16_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTSD2SH_XMMf16_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTSD2SI_GPR32d_MEMq | INTRINSIC_XED_IFORM_VCVTSD2SI_GPR32d_XMMq | INTRINSIC_XED_IFORM_VCVTSD2SI_GPR32i32_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTSD2SI_GPR32i32_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTSD2SI_GPR64i64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTSD2SI_GPR64i64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTSD2SI_GPR64q_MEMq | INTRINSIC_XED_IFORM_VCVTSD2SI_GPR64q_XMMq | INTRINSIC_XED_IFORM_VCVTSD2SS_XMMdq_XMMdq_MEMq | INTRINSIC_XED_IFORM_VCVTSD2SS_XMMdq_XMMdq_XMMq | INTRINSIC_XED_IFORM_VCVTSD2SS_XMMf32_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTSD2SS_XMMf32_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTSD2USI_GPR32u32_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTSD2USI_GPR32u32_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTSD2USI_GPR64u64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTSD2USI_GPR64u64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTSH2SD_XMMf64_MASKmskw_XMMf64_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTSH2SD_XMMf64_MASKmskw_XMMf64_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTSH2SI_GPR32i32_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTSH2SI_GPR32i32_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTSH2SI_GPR64i64_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTSH2SI_GPR64i64_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTSH2SS_XMMf32_MASKmskw_XMMf32_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTSH2SS_XMMf32_MASKmskw_XMMf32_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTSH2USI_GPR32u32_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTSH2USI_GPR32u32_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTSH2USI_GPR64u64_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTSH2USI_GPR64u64_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTSI2SD_XMMdq_XMMdq_GPR32d | INTRINSIC_XED_IFORM_VCVTSI2SD_XMMdq_XMMdq_GPR64q | INTRINSIC_XED_IFORM_VCVTSI2SD_XMMdq_XMMdq_MEMd | INTRINSIC_XED_IFORM_VCVTSI2SD_XMMdq_XMMdq_MEMq | INTRINSIC_XED_IFORM_VCVTSI2SD_XMMf64_XMMf64_GPR32i32_AVX512 | INTRINSIC_XED_IFORM_VCVTSI2SD_XMMf64_XMMf64_GPR64i64_AVX512 | INTRINSIC_XED_IFORM_VCVTSI2SD_XMMf64_XMMf64_MEMi32_AVX512 | INTRINSIC_XED_IFORM_VCVTSI2SD_XMMf64_XMMf64_MEMi64_AVX512 | INTRINSIC_XED_IFORM_VCVTSI2SH_XMMf16_XMMf16_GPR32i32_AVX512 | INTRINSIC_XED_IFORM_VCVTSI2SH_XMMf16_XMMf16_GPR64i64_AVX512 | INTRINSIC_XED_IFORM_VCVTSI2SH_XMMf16_XMMf16_MEMi32_AVX512 | INTRINSIC_XED_IFORM_VCVTSI2SH_XMMf16_XMMf16_MEMi64_AVX512 | INTRINSIC_XED_IFORM_VCVTSI2SS_XMMdq_XMMdq_GPR32d | INTRINSIC_XED_IFORM_VCVTSI2SS_XMMdq_XMMdq_GPR64q | INTRINSIC_XED_IFORM_VCVTSI2SS_XMMdq_XMMdq_MEMd | INTRINSIC_XED_IFORM_VCVTSI2SS_XMMdq_XMMdq_MEMq | INTRINSIC_XED_IFORM_VCVTSI2SS_XMMf32_XMMf32_GPR32i32_AVX512 | INTRINSIC_XED_IFORM_VCVTSI2SS_XMMf32_XMMf32_GPR64i64_AVX512 | INTRINSIC_XED_IFORM_VCVTSI2SS_XMMf32_XMMf32_MEMi32_AVX512 | INTRINSIC_XED_IFORM_VCVTSI2SS_XMMf32_XMMf32_MEMi64_AVX512 | INTRINSIC_XED_IFORM_VCVTSS2SD_XMMdq_XMMdq_MEMd | INTRINSIC_XED_IFORM_VCVTSS2SD_XMMdq_XMMdq_XMMd | INTRINSIC_XED_IFORM_VCVTSS2SD_XMMf64_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTSS2SD_XMMf64_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTSS2SH_XMMf16_MASKmskw_XMMf16_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTSS2SH_XMMf16_MASKmskw_XMMf16_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTSS2SI_GPR32d_MEMd | INTRINSIC_XED_IFORM_VCVTSS2SI_GPR32d_XMMd | INTRINSIC_XED_IFORM_VCVTSS2SI_GPR32i32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTSS2SI_GPR32i32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTSS2SI_GPR64i64_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTSS2SI_GPR64i64_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTSS2SI_GPR64q_MEMd | INTRINSIC_XED_IFORM_VCVTSS2SI_GPR64q_XMMd | INTRINSIC_XED_IFORM_VCVTSS2USI_GPR32u32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTSS2USI_GPR32u32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTSS2USI_GPR64u64_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTSS2USI_GPR64u64_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTTPD2DQ_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VCVTTPD2DQ_XMMdq_MEMqq | INTRINSIC_XED_IFORM_VCVTTPD2DQ_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VCVTTPD2DQ_XMMdq_YMMqq | INTRINSIC_XED_IFORM_VCVTTPD2DQ_XMMi32_MASKmskw_MEMf64_AVX512_VL128 | INTRINSIC_XED_IFORM_VCVTTPD2DQ_XMMi32_MASKmskw_MEMf64_AVX512_VL256 | INTRINSIC_XED_IFORM_VCVTTPD2DQ_XMMi32_MASKmskw_XMMf64_AVX512_VL128 | INTRINSIC_XED_IFORM_VCVTTPD2DQ_XMMi32_MASKmskw_YMMf64_AVX512_VL256 | INTRINSIC_XED_IFORM_VCVTTPD2DQ_YMMi32_MASKmskw_MEMf64_AVX512_VL512 | INTRINSIC_XED_IFORM_VCVTTPD2DQ_YMMi32_MASKmskw_ZMMf64_AVX512_VL512 | INTRINSIC_XED_IFORM_VCVTTPD2QQ_XMMi64_MASKmskw_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTTPD2QQ_XMMi64_MASKmskw_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTTPD2QQ_YMMi64_MASKmskw_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTTPD2QQ_YMMi64_MASKmskw_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTTPD2QQ_ZMMi64_MASKmskw_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTTPD2QQ_ZMMi64_MASKmskw_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTTPD2UDQ_XMMu32_MASKmskw_MEMf64_AVX512_VL128 | INTRINSIC_XED_IFORM_VCVTTPD2UDQ_XMMu32_MASKmskw_MEMf64_AVX512_VL256 | INTRINSIC_XED_IFORM_VCVTTPD2UDQ_XMMu32_MASKmskw_XMMf64_AVX512_VL128 | INTRINSIC_XED_IFORM_VCVTTPD2UDQ_XMMu32_MASKmskw_YMMf64_AVX512_VL256 | INTRINSIC_XED_IFORM_VCVTTPD2UDQ_YMMu32_MASKmskw_MEMf64_AVX512_VL512 | INTRINSIC_XED_IFORM_VCVTTPD2UDQ_YMMu32_MASKmskw_ZMMf64_AVX512_VL512 | INTRINSIC_XED_IFORM_VCVTTPD2UQQ_XMMu64_MASKmskw_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTTPD2UQQ_XMMu64_MASKmskw_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTTPD2UQQ_YMMu64_MASKmskw_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTTPD2UQQ_YMMu64_MASKmskw_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTTPD2UQQ_ZMMu64_MASKmskw_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTTPD2UQQ_ZMMu64_MASKmskw_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTTPH2DQ_XMMi32_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTTPH2DQ_XMMi32_MASKmskw_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTTPH2DQ_YMMi32_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTTPH2DQ_YMMi32_MASKmskw_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTTPH2DQ_ZMMi32_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTTPH2DQ_ZMMi32_MASKmskw_YMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTTPH2QQ_XMMi64_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTTPH2QQ_XMMi64_MASKmskw_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTTPH2QQ_YMMi64_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTTPH2QQ_YMMi64_MASKmskw_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTTPH2QQ_ZMMi64_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTTPH2QQ_ZMMi64_MASKmskw_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTTPH2UDQ_XMMu32_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTTPH2UDQ_XMMu32_MASKmskw_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTTPH2UDQ_YMMu32_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTTPH2UDQ_YMMu32_MASKmskw_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTTPH2UDQ_ZMMu32_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTTPH2UDQ_ZMMu32_MASKmskw_YMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTTPH2UQQ_XMMu64_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTTPH2UQQ_XMMu64_MASKmskw_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTTPH2UQQ_YMMu64_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTTPH2UQQ_YMMu64_MASKmskw_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTTPH2UQQ_ZMMu64_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTTPH2UQQ_ZMMu64_MASKmskw_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTTPH2UW_XMMu16_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTTPH2UW_XMMu16_MASKmskw_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTTPH2UW_YMMu16_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTTPH2UW_YMMu16_MASKmskw_YMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTTPH2UW_ZMMu16_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTTPH2UW_ZMMu16_MASKmskw_ZMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTTPH2W_XMMi16_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTTPH2W_XMMi16_MASKmskw_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTTPH2W_YMMi16_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTTPH2W_YMMi16_MASKmskw_YMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTTPH2W_ZMMi16_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTTPH2W_ZMMi16_MASKmskw_ZMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTTPS2DQ_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VCVTTPS2DQ_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VCVTTPS2DQ_XMMi32_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTTPS2DQ_XMMi32_MASKmskw_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTTPS2DQ_YMMi32_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTTPS2DQ_YMMi32_MASKmskw_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTTPS2DQ_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VCVTTPS2DQ_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VCVTTPS2DQ_ZMMi32_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTTPS2DQ_ZMMi32_MASKmskw_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTTPS2QQ_XMMi64_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTTPS2QQ_XMMi64_MASKmskw_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTTPS2QQ_YMMi64_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTTPS2QQ_YMMi64_MASKmskw_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTTPS2QQ_ZMMi64_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTTPS2QQ_ZMMi64_MASKmskw_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTTPS2UDQ_XMMu32_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTTPS2UDQ_XMMu32_MASKmskw_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTTPS2UDQ_YMMu32_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTTPS2UDQ_YMMu32_MASKmskw_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTTPS2UDQ_ZMMu32_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTTPS2UDQ_ZMMu32_MASKmskw_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTTPS2UQQ_XMMu64_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTTPS2UQQ_XMMu64_MASKmskw_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTTPS2UQQ_YMMu64_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTTPS2UQQ_YMMu64_MASKmskw_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTTPS2UQQ_ZMMu64_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTTPS2UQQ_ZMMu64_MASKmskw_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTTSD2SI_GPR32d_MEMq | INTRINSIC_XED_IFORM_VCVTTSD2SI_GPR32d_XMMq | INTRINSIC_XED_IFORM_VCVTTSD2SI_GPR32i32_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTTSD2SI_GPR32i32_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTTSD2SI_GPR64i64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTTSD2SI_GPR64i64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTTSD2SI_GPR64q_MEMq | INTRINSIC_XED_IFORM_VCVTTSD2SI_GPR64q_XMMq | INTRINSIC_XED_IFORM_VCVTTSD2USI_GPR32u32_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTTSD2USI_GPR32u32_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTTSD2USI_GPR64u64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTTSD2USI_GPR64u64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VCVTTSH2SI_GPR32i32_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTTSH2SI_GPR32i32_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTTSH2SI_GPR64i64_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTTSH2SI_GPR64i64_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTTSH2USI_GPR32u32_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTTSH2USI_GPR32u32_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTTSH2USI_GPR64u64_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTTSH2USI_GPR64u64_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VCVTTSS2SI_GPR32d_MEMd | INTRINSIC_XED_IFORM_VCVTTSS2SI_GPR32d_XMMd | INTRINSIC_XED_IFORM_VCVTTSS2SI_GPR32i32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTTSS2SI_GPR32i32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTTSS2SI_GPR64i64_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTTSS2SI_GPR64i64_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTTSS2SI_GPR64q_MEMd | INTRINSIC_XED_IFORM_VCVTTSS2SI_GPR64q_XMMd | INTRINSIC_XED_IFORM_VCVTTSS2USI_GPR32u32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTTSS2USI_GPR32u32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTTSS2USI_GPR64u64_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTTSS2USI_GPR64u64_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VCVTUDQ2PD_XMMf64_MASKmskw_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VCVTUDQ2PD_XMMf64_MASKmskw_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VCVTUDQ2PD_YMMf64_MASKmskw_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VCVTUDQ2PD_YMMf64_MASKmskw_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VCVTUDQ2PD_ZMMf64_MASKmskw_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VCVTUDQ2PD_ZMMf64_MASKmskw_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VCVTUDQ2PH_XMMf16_MASKmskw_MEMu32_AVX512_VL128 | INTRINSIC_XED_IFORM_VCVTUDQ2PH_XMMf16_MASKmskw_MEMu32_AVX512_VL256 | INTRINSIC_XED_IFORM_VCVTUDQ2PH_XMMf16_MASKmskw_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VCVTUDQ2PH_XMMf16_MASKmskw_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VCVTUDQ2PH_YMMf16_MASKmskw_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VCVTUDQ2PH_YMMf16_MASKmskw_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VCVTUDQ2PS_XMMf32_MASKmskw_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VCVTUDQ2PS_XMMf32_MASKmskw_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VCVTUDQ2PS_YMMf32_MASKmskw_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VCVTUDQ2PS_YMMf32_MASKmskw_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VCVTUDQ2PS_ZMMf32_MASKmskw_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VCVTUDQ2PS_ZMMf32_MASKmskw_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VCVTUQQ2PD_XMMf64_MASKmskw_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VCVTUQQ2PD_XMMf64_MASKmskw_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VCVTUQQ2PD_YMMf64_MASKmskw_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VCVTUQQ2PD_YMMf64_MASKmskw_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VCVTUQQ2PD_ZMMf64_MASKmskw_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VCVTUQQ2PD_ZMMf64_MASKmskw_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VCVTUQQ2PH_XMMf16_MASKmskw_MEMu64_AVX512_VL128 | INTRINSIC_XED_IFORM_VCVTUQQ2PH_XMMf16_MASKmskw_MEMu64_AVX512_VL256 | INTRINSIC_XED_IFORM_VCVTUQQ2PH_XMMf16_MASKmskw_MEMu64_AVX512_VL512 | INTRINSIC_XED_IFORM_VCVTUQQ2PH_XMMf16_MASKmskw_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VCVTUQQ2PH_XMMf16_MASKmskw_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VCVTUQQ2PH_XMMf16_MASKmskw_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VCVTUQQ2PS_XMMf32_MASKmskw_MEMu64_AVX512_VL128 | INTRINSIC_XED_IFORM_VCVTUQQ2PS_XMMf32_MASKmskw_MEMu64_AVX512_VL256 | INTRINSIC_XED_IFORM_VCVTUQQ2PS_XMMf32_MASKmskw_XMMu64_AVX512_VL128 | INTRINSIC_XED_IFORM_VCVTUQQ2PS_XMMf32_MASKmskw_YMMu64_AVX512_VL256 | INTRINSIC_XED_IFORM_VCVTUQQ2PS_YMMf32_MASKmskw_MEMu64_AVX512_VL512 | INTRINSIC_XED_IFORM_VCVTUQQ2PS_YMMf32_MASKmskw_ZMMu64_AVX512_VL512 | INTRINSIC_XED_IFORM_VCVTUSI2SD_XMMf64_XMMf64_GPR32u32_AVX512 | INTRINSIC_XED_IFORM_VCVTUSI2SD_XMMf64_XMMf64_GPR64u64_AVX512 | INTRINSIC_XED_IFORM_VCVTUSI2SD_XMMf64_XMMf64_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VCVTUSI2SD_XMMf64_XMMf64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VCVTUSI2SH_XMMf16_XMMf16_GPR32u32_AVX512 | INTRINSIC_XED_IFORM_VCVTUSI2SH_XMMf16_XMMf16_GPR64u64_AVX512 | INTRINSIC_XED_IFORM_VCVTUSI2SH_XMMf16_XMMf16_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VCVTUSI2SH_XMMf16_XMMf16_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VCVTUSI2SS_XMMf32_XMMf32_GPR32u32_AVX512 | INTRINSIC_XED_IFORM_VCVTUSI2SS_XMMf32_XMMf32_GPR64u64_AVX512 | INTRINSIC_XED_IFORM_VCVTUSI2SS_XMMf32_XMMf32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VCVTUSI2SS_XMMf32_XMMf32_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VCVTUW2PH_XMMf16_MASKmskw_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VCVTUW2PH_XMMf16_MASKmskw_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VCVTUW2PH_YMMf16_MASKmskw_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VCVTUW2PH_YMMf16_MASKmskw_YMMu16_AVX512 | INTRINSIC_XED_IFORM_VCVTUW2PH_ZMMf16_MASKmskw_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VCVTUW2PH_ZMMf16_MASKmskw_ZMMu16_AVX512 | INTRINSIC_XED_IFORM_VCVTW2PH_XMMf16_MASKmskw_MEMi16_AVX512 | INTRINSIC_XED_IFORM_VCVTW2PH_XMMf16_MASKmskw_XMMi16_AVX512 | INTRINSIC_XED_IFORM_VCVTW2PH_YMMf16_MASKmskw_MEMi16_AVX512 | INTRINSIC_XED_IFORM_VCVTW2PH_YMMf16_MASKmskw_YMMi16_AVX512 | INTRINSIC_XED_IFORM_VCVTW2PH_ZMMf16_MASKmskw_MEMi16_AVX512 | INTRINSIC_XED_IFORM_VCVTW2PH_ZMMf16_MASKmskw_ZMMi16_AVX512 | INTRINSIC_XED_IFORM_VDBPSADBW_XMMu16_MASKmskw_XMMu8_MEMu8_IMM8_AVX512 | INTRINSIC_XED_IFORM_VDBPSADBW_XMMu16_MASKmskw_XMMu8_XMMu8_IMM8_AVX512 | INTRINSIC_XED_IFORM_VDBPSADBW_YMMu16_MASKmskw_YMMu8_MEMu8_IMM8_AVX512 | INTRINSIC_XED_IFORM_VDBPSADBW_YMMu16_MASKmskw_YMMu8_YMMu8_IMM8_AVX512 | INTRINSIC_XED_IFORM_VDBPSADBW_ZMMu16_MASKmskw_ZMMu8_MEMu8_IMM8_AVX512 | INTRINSIC_XED_IFORM_VDBPSADBW_ZMMu16_MASKmskw_ZMMu8_ZMMu8_IMM8_AVX512 | INTRINSIC_XED_IFORM_VDIVPD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VDIVPD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VDIVPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VDIVPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VDIVPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VDIVPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VDIVPD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VDIVPD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VDIVPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VDIVPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VDIVPH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VDIVPH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VDIVPH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VDIVPH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 | INTRINSIC_XED_IFORM_VDIVPH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VDIVPH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 | INTRINSIC_XED_IFORM_VDIVPS_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VDIVPS_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VDIVPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VDIVPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VDIVPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VDIVPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VDIVPS_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VDIVPS_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VDIVPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VDIVPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VDIVSD_XMMdq_XMMdq_MEMq | INTRINSIC_XED_IFORM_VDIVSD_XMMdq_XMMdq_XMMq | INTRINSIC_XED_IFORM_VDIVSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VDIVSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VDIVSH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VDIVSH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VDIVSS_XMMdq_XMMdq_MEMd | INTRINSIC_XED_IFORM_VDIVSS_XMMdq_XMMdq_XMMd | INTRINSIC_XED_IFORM_VDIVSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VDIVSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VDPBF16PS_XMMf32_MASKmskw_XMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VDPBF16PS_XMMf32_MASKmskw_XMMu32_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VDPBF16PS_YMMf32_MASKmskw_YMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VDPBF16PS_YMMf32_MASKmskw_YMMu32_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VDPBF16PS_ZMMf32_MASKmskw_ZMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VDPBF16PS_ZMMf32_MASKmskw_ZMMu32_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VDPPD_XMMdq_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_VDPPD_XMMdq_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VDPPS_XMMdq_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_VDPPS_XMMdq_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VDPPS_YMMqq_YMMqq_MEMqq_IMMb | INTRINSIC_XED_IFORM_VDPPS_YMMqq_YMMqq_YMMqq_IMMb | INTRINSIC_XED_IFORM_VERR_GPR16 | INTRINSIC_XED_IFORM_VERR_MEMw | INTRINSIC_XED_IFORM_VERW_GPR16 | INTRINSIC_XED_IFORM_VERW_MEMw | INTRINSIC_XED_IFORM_VEXP2PD_ZMMf64_MASKmskw_MEMf64_AVX512ER | INTRINSIC_XED_IFORM_VEXP2PD_ZMMf64_MASKmskw_ZMMf64_AVX512ER | INTRINSIC_XED_IFORM_VEXP2PS_ZMMf32_MASKmskw_MEMf32_AVX512ER | INTRINSIC_XED_IFORM_VEXP2PS_ZMMf32_MASKmskw_ZMMf32_AVX512ER | INTRINSIC_XED_IFORM_VEXPANDPD_XMMf64_MASKmskw_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VEXPANDPD_XMMf64_MASKmskw_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VEXPANDPD_YMMf64_MASKmskw_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VEXPANDPD_YMMf64_MASKmskw_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VEXPANDPD_ZMMf64_MASKmskw_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VEXPANDPD_ZMMf64_MASKmskw_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VEXPANDPS_XMMf32_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VEXPANDPS_XMMf32_MASKmskw_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VEXPANDPS_YMMf32_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VEXPANDPS_YMMf32_MASKmskw_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VEXPANDPS_ZMMf32_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VEXPANDPS_ZMMf32_MASKmskw_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VEXTRACTF128_MEMdq_YMMdq_IMMb | INTRINSIC_XED_IFORM_VEXTRACTF128_XMMdq_YMMdq_IMMb | INTRINSIC_XED_IFORM_VEXTRACTF32X4_MEMf32_MASKmskw_YMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VEXTRACTF32X4_MEMf32_MASKmskw_ZMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VEXTRACTF32X4_XMMf32_MASKmskw_YMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VEXTRACTF32X4_XMMf32_MASKmskw_ZMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VEXTRACTF32X8_MEMf32_MASKmskw_ZMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VEXTRACTF32X8_YMMf32_MASKmskw_ZMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VEXTRACTF64X2_MEMf64_MASKmskw_YMMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VEXTRACTF64X2_MEMf64_MASKmskw_ZMMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VEXTRACTF64X2_XMMf64_MASKmskw_YMMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VEXTRACTF64X2_XMMf64_MASKmskw_ZMMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VEXTRACTF64X4_MEMf64_MASKmskw_ZMMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VEXTRACTF64X4_YMMf64_MASKmskw_ZMMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VEXTRACTI128_MEMdq_YMMqq_IMMb | INTRINSIC_XED_IFORM_VEXTRACTI128_XMMdq_YMMqq_IMMb | INTRINSIC_XED_IFORM_VEXTRACTI32X4_MEMu32_MASKmskw_YMMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VEXTRACTI32X4_MEMu32_MASKmskw_ZMMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VEXTRACTI32X4_XMMu32_MASKmskw_YMMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VEXTRACTI32X4_XMMu32_MASKmskw_ZMMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VEXTRACTI32X8_MEMu32_MASKmskw_ZMMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VEXTRACTI32X8_YMMu32_MASKmskw_ZMMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VEXTRACTI64X2_MEMu64_MASKmskw_YMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VEXTRACTI64X2_MEMu64_MASKmskw_ZMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VEXTRACTI64X2_XMMu64_MASKmskw_YMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VEXTRACTI64X2_XMMu64_MASKmskw_ZMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VEXTRACTI64X4_MEMu64_MASKmskw_ZMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VEXTRACTI64X4_YMMu64_MASKmskw_ZMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VEXTRACTPS_GPR32_XMMdq_IMMb | INTRINSIC_XED_IFORM_VEXTRACTPS_GPR32f32_XMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VEXTRACTPS_MEMd_XMMdq_IMMb | INTRINSIC_XED_IFORM_VEXTRACTPS_MEMf32_XMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VFCMADDCPH_XMM2f16_MASKmskw_XMM2f16_MEM2f16_AVX512 | INTRINSIC_XED_IFORM_VFCMADDCPH_XMM2f16_MASKmskw_XMM2f16_XMM2f16_AVX512 | INTRINSIC_XED_IFORM_VFCMADDCPH_YMM2f16_MASKmskw_YMM2f16_MEM2f16_AVX512 | INTRINSIC_XED_IFORM_VFCMADDCPH_YMM2f16_MASKmskw_YMM2f16_YMM2f16_AVX512 | INTRINSIC_XED_IFORM_VFCMADDCPH_ZMM2f16_MASKmskw_ZMM2f16_MEM2f16_AVX512 | INTRINSIC_XED_IFORM_VFCMADDCPH_ZMM2f16_MASKmskw_ZMM2f16_ZMM2f16_AVX512 | INTRINSIC_XED_IFORM_VFCMADDCSH_XMM2f16_MASKmskw_XMM2f16_MEM2f16_AVX512 | INTRINSIC_XED_IFORM_VFCMADDCSH_XMM2f16_MASKmskw_XMM2f16_XMM2f16_AVX512 | INTRINSIC_XED_IFORM_VFCMULCPH_XMM2f16_MASKmskw_XMM2f16_MEM2f16_AVX512 | INTRINSIC_XED_IFORM_VFCMULCPH_XMM2f16_MASKmskw_XMM2f16_XMM2f16_AVX512 | INTRINSIC_XED_IFORM_VFCMULCPH_YMM2f16_MASKmskw_YMM2f16_MEM2f16_AVX512 | INTRINSIC_XED_IFORM_VFCMULCPH_YMM2f16_MASKmskw_YMM2f16_YMM2f16_AVX512 | INTRINSIC_XED_IFORM_VFCMULCPH_ZMM2f16_MASKmskw_ZMM2f16_MEM2f16_AVX512 | INTRINSIC_XED_IFORM_VFCMULCPH_ZMM2f16_MASKmskw_ZMM2f16_ZMM2f16_AVX512 | INTRINSIC_XED_IFORM_VFCMULCSH_XMM2f16_MASKmskw_XMM2f16_MEM2f16_AVX512 | INTRINSIC_XED_IFORM_VFCMULCSH_XMM2f16_MASKmskw_XMM2f16_XMM2f16_AVX512 | INTRINSIC_XED_IFORM_VFIXUPIMMPD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VFIXUPIMMPD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VFIXUPIMMPD_YMMf64_MASKmskw_YMMf64_MEMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VFIXUPIMMPD_YMMf64_MASKmskw_YMMf64_YMMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VFIXUPIMMPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VFIXUPIMMPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VFIXUPIMMPS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VFIXUPIMMPS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VFIXUPIMMPS_YMMf32_MASKmskw_YMMf32_MEMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VFIXUPIMMPS_YMMf32_MASKmskw_YMMf32_YMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VFIXUPIMMPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VFIXUPIMMPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VFIXUPIMMSD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VFIXUPIMMSD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VFIXUPIMMSS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VFIXUPIMMSS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VFMADD132PD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFMADD132PD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFMADD132PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFMADD132PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VFMADD132PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFMADD132PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VFMADD132PD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFMADD132PD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFMADD132PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFMADD132PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VFMADD132PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFMADD132PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VFMADD132PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFMADD132PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 | INTRINSIC_XED_IFORM_VFMADD132PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFMADD132PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 | INTRINSIC_XED_IFORM_VFMADD132PS_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFMADD132PS_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFMADD132PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFMADD132PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VFMADD132PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFMADD132PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VFMADD132PS_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFMADD132PS_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFMADD132PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFMADD132PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VFMADD132SD_XMMdq_XMMq_MEMq | INTRINSIC_XED_IFORM_VFMADD132SD_XMMdq_XMMq_XMMq | INTRINSIC_XED_IFORM_VFMADD132SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFMADD132SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VFMADD132SH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFMADD132SH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VFMADD132SS_XMMdq_XMMd_MEMd | INTRINSIC_XED_IFORM_VFMADD132SS_XMMdq_XMMd_XMMd | INTRINSIC_XED_IFORM_VFMADD132SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFMADD132SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VFMADD213PD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFMADD213PD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFMADD213PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFMADD213PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VFMADD213PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFMADD213PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VFMADD213PD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFMADD213PD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFMADD213PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFMADD213PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VFMADD213PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFMADD213PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VFMADD213PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFMADD213PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 | INTRINSIC_XED_IFORM_VFMADD213PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFMADD213PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 | INTRINSIC_XED_IFORM_VFMADD213PS_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFMADD213PS_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFMADD213PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFMADD213PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VFMADD213PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFMADD213PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VFMADD213PS_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFMADD213PS_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFMADD213PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFMADD213PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VFMADD213SD_XMMdq_XMMq_MEMq | INTRINSIC_XED_IFORM_VFMADD213SD_XMMdq_XMMq_XMMq | INTRINSIC_XED_IFORM_VFMADD213SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFMADD213SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VFMADD213SH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFMADD213SH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VFMADD213SS_XMMdq_XMMd_MEMd | INTRINSIC_XED_IFORM_VFMADD213SS_XMMdq_XMMd_XMMd | INTRINSIC_XED_IFORM_VFMADD213SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFMADD213SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VFMADD231PD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFMADD231PD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFMADD231PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFMADD231PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VFMADD231PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFMADD231PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VFMADD231PD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFMADD231PD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFMADD231PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFMADD231PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VFMADD231PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFMADD231PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VFMADD231PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFMADD231PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 | INTRINSIC_XED_IFORM_VFMADD231PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFMADD231PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 | INTRINSIC_XED_IFORM_VFMADD231PS_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFMADD231PS_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFMADD231PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFMADD231PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VFMADD231PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFMADD231PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VFMADD231PS_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFMADD231PS_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFMADD231PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFMADD231PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VFMADD231SD_XMMdq_XMMq_MEMq | INTRINSIC_XED_IFORM_VFMADD231SD_XMMdq_XMMq_XMMq | INTRINSIC_XED_IFORM_VFMADD231SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFMADD231SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VFMADD231SH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFMADD231SH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VFMADD231SS_XMMdq_XMMd_MEMd | INTRINSIC_XED_IFORM_VFMADD231SS_XMMdq_XMMd_XMMd | INTRINSIC_XED_IFORM_VFMADD231SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFMADD231SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VFMADDCPH_XMM2f16_MASKmskw_XMM2f16_MEM2f16_AVX512 | INTRINSIC_XED_IFORM_VFMADDCPH_XMM2f16_MASKmskw_XMM2f16_XMM2f16_AVX512 | INTRINSIC_XED_IFORM_VFMADDCPH_YMM2f16_MASKmskw_YMM2f16_MEM2f16_AVX512 | INTRINSIC_XED_IFORM_VFMADDCPH_YMM2f16_MASKmskw_YMM2f16_YMM2f16_AVX512 | INTRINSIC_XED_IFORM_VFMADDCPH_ZMM2f16_MASKmskw_ZMM2f16_MEM2f16_AVX512 | INTRINSIC_XED_IFORM_VFMADDCPH_ZMM2f16_MASKmskw_ZMM2f16_ZMM2f16_AVX512 | INTRINSIC_XED_IFORM_VFMADDCSH_XMM2f16_MASKmskw_XMM2f16_MEM2f16_AVX512 | INTRINSIC_XED_IFORM_VFMADDCSH_XMM2f16_MASKmskw_XMM2f16_XMM2f16_AVX512 | INTRINSIC_XED_IFORM_VFMADDPD_XMMdq_XMMdq_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VFMADDPD_XMMdq_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFMADDPD_XMMdq_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFMADDPD_YMMqq_YMMqq_MEMqq_YMMqq | INTRINSIC_XED_IFORM_VFMADDPD_YMMqq_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFMADDPD_YMMqq_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFMADDPS_XMMdq_XMMdq_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VFMADDPS_XMMdq_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFMADDPS_XMMdq_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFMADDPS_YMMqq_YMMqq_MEMqq_YMMqq | INTRINSIC_XED_IFORM_VFMADDPS_YMMqq_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFMADDPS_YMMqq_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFMADDSD_XMMdq_XMMq_MEMq_XMMq | INTRINSIC_XED_IFORM_VFMADDSD_XMMdq_XMMq_XMMq_MEMq | INTRINSIC_XED_IFORM_VFMADDSD_XMMdq_XMMq_XMMq_XMMq | INTRINSIC_XED_IFORM_VFMADDSS_XMMdq_XMMd_MEMd_XMMd | INTRINSIC_XED_IFORM_VFMADDSS_XMMdq_XMMd_XMMd_MEMd | INTRINSIC_XED_IFORM_VFMADDSS_XMMdq_XMMd_XMMd_XMMd | INTRINSIC_XED_IFORM_VFMADDSUB132PD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFMADDSUB132PD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFMADDSUB132PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB132PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB132PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB132PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB132PD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFMADDSUB132PD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFMADDSUB132PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB132PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB132PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB132PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB132PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB132PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB132PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB132PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB132PS_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFMADDSUB132PS_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFMADDSUB132PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB132PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB132PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB132PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB132PS_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFMADDSUB132PS_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFMADDSUB132PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB132PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB213PD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFMADDSUB213PD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFMADDSUB213PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB213PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB213PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB213PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB213PD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFMADDSUB213PD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFMADDSUB213PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB213PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB213PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB213PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB213PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB213PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB213PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB213PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB213PS_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFMADDSUB213PS_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFMADDSUB213PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB213PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB213PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB213PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB213PS_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFMADDSUB213PS_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFMADDSUB213PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB213PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB231PD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFMADDSUB231PD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFMADDSUB231PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB231PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB231PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB231PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB231PD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFMADDSUB231PD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFMADDSUB231PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB231PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB231PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB231PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB231PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB231PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB231PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB231PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB231PS_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFMADDSUB231PS_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFMADDSUB231PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB231PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB231PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB231PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB231PS_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFMADDSUB231PS_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFMADDSUB231PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUB231PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VFMADDSUBPD_XMMdq_XMMdq_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VFMADDSUBPD_XMMdq_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFMADDSUBPD_XMMdq_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFMADDSUBPD_YMMqq_YMMqq_MEMqq_YMMqq | INTRINSIC_XED_IFORM_VFMADDSUBPD_YMMqq_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFMADDSUBPD_YMMqq_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFMADDSUBPS_XMMdq_XMMdq_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VFMADDSUBPS_XMMdq_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFMADDSUBPS_XMMdq_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFMADDSUBPS_YMMqq_YMMqq_MEMqq_YMMqq | INTRINSIC_XED_IFORM_VFMADDSUBPS_YMMqq_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFMADDSUBPS_YMMqq_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFMSUB132PD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFMSUB132PD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFMSUB132PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFMSUB132PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VFMSUB132PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFMSUB132PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VFMSUB132PD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFMSUB132PD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFMSUB132PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFMSUB132PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VFMSUB132PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFMSUB132PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VFMSUB132PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFMSUB132PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 | INTRINSIC_XED_IFORM_VFMSUB132PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFMSUB132PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 | INTRINSIC_XED_IFORM_VFMSUB132PS_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFMSUB132PS_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFMSUB132PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFMSUB132PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VFMSUB132PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFMSUB132PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VFMSUB132PS_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFMSUB132PS_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFMSUB132PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFMSUB132PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VFMSUB132SD_XMMdq_XMMq_MEMq | INTRINSIC_XED_IFORM_VFMSUB132SD_XMMdq_XMMq_XMMq | INTRINSIC_XED_IFORM_VFMSUB132SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFMSUB132SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VFMSUB132SH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFMSUB132SH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VFMSUB132SS_XMMdq_XMMd_MEMd | INTRINSIC_XED_IFORM_VFMSUB132SS_XMMdq_XMMd_XMMd | INTRINSIC_XED_IFORM_VFMSUB132SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFMSUB132SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VFMSUB213PD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFMSUB213PD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFMSUB213PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFMSUB213PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VFMSUB213PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFMSUB213PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VFMSUB213PD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFMSUB213PD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFMSUB213PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFMSUB213PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VFMSUB213PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFMSUB213PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VFMSUB213PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFMSUB213PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 | INTRINSIC_XED_IFORM_VFMSUB213PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFMSUB213PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 | INTRINSIC_XED_IFORM_VFMSUB213PS_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFMSUB213PS_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFMSUB213PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFMSUB213PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VFMSUB213PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFMSUB213PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VFMSUB213PS_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFMSUB213PS_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFMSUB213PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFMSUB213PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VFMSUB213SD_XMMdq_XMMq_MEMq | INTRINSIC_XED_IFORM_VFMSUB213SD_XMMdq_XMMq_XMMq | INTRINSIC_XED_IFORM_VFMSUB213SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFMSUB213SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VFMSUB213SH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFMSUB213SH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VFMSUB213SS_XMMdq_XMMd_MEMd | INTRINSIC_XED_IFORM_VFMSUB213SS_XMMdq_XMMd_XMMd | INTRINSIC_XED_IFORM_VFMSUB213SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFMSUB213SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VFMSUB231PD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFMSUB231PD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFMSUB231PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFMSUB231PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VFMSUB231PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFMSUB231PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VFMSUB231PD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFMSUB231PD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFMSUB231PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFMSUB231PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VFMSUB231PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFMSUB231PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VFMSUB231PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFMSUB231PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 | INTRINSIC_XED_IFORM_VFMSUB231PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFMSUB231PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 | INTRINSIC_XED_IFORM_VFMSUB231PS_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFMSUB231PS_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFMSUB231PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFMSUB231PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VFMSUB231PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFMSUB231PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VFMSUB231PS_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFMSUB231PS_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFMSUB231PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFMSUB231PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VFMSUB231SD_XMMdq_XMMq_MEMq | INTRINSIC_XED_IFORM_VFMSUB231SD_XMMdq_XMMq_XMMq | INTRINSIC_XED_IFORM_VFMSUB231SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFMSUB231SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VFMSUB231SH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFMSUB231SH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VFMSUB231SS_XMMdq_XMMd_MEMd | INTRINSIC_XED_IFORM_VFMSUB231SS_XMMdq_XMMd_XMMd | INTRINSIC_XED_IFORM_VFMSUB231SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFMSUB231SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD132PD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFMSUBADD132PD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFMSUBADD132PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD132PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD132PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD132PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD132PD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFMSUBADD132PD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFMSUBADD132PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD132PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD132PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD132PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD132PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD132PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD132PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD132PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD132PS_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFMSUBADD132PS_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFMSUBADD132PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD132PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD132PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD132PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD132PS_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFMSUBADD132PS_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFMSUBADD132PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD132PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD213PD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFMSUBADD213PD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFMSUBADD213PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD213PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD213PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD213PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD213PD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFMSUBADD213PD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFMSUBADD213PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD213PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD213PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD213PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD213PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD213PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD213PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD213PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD213PS_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFMSUBADD213PS_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFMSUBADD213PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD213PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD213PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD213PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD213PS_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFMSUBADD213PS_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFMSUBADD213PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD213PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD231PD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFMSUBADD231PD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFMSUBADD231PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD231PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD231PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD231PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD231PD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFMSUBADD231PD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFMSUBADD231PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD231PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD231PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD231PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD231PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD231PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD231PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD231PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD231PS_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFMSUBADD231PS_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFMSUBADD231PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD231PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD231PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD231PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD231PS_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFMSUBADD231PS_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFMSUBADD231PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADD231PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VFMSUBADDPD_XMMdq_XMMdq_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VFMSUBADDPD_XMMdq_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFMSUBADDPD_XMMdq_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFMSUBADDPD_YMMqq_YMMqq_MEMqq_YMMqq | INTRINSIC_XED_IFORM_VFMSUBADDPD_YMMqq_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFMSUBADDPD_YMMqq_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFMSUBADDPS_XMMdq_XMMdq_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VFMSUBADDPS_XMMdq_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFMSUBADDPS_XMMdq_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFMSUBADDPS_YMMqq_YMMqq_MEMqq_YMMqq | INTRINSIC_XED_IFORM_VFMSUBADDPS_YMMqq_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFMSUBADDPS_YMMqq_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFMSUBPD_XMMdq_XMMdq_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VFMSUBPD_XMMdq_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFMSUBPD_XMMdq_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFMSUBPD_YMMqq_YMMqq_MEMqq_YMMqq | INTRINSIC_XED_IFORM_VFMSUBPD_YMMqq_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFMSUBPD_YMMqq_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFMSUBPS_XMMdq_XMMdq_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VFMSUBPS_XMMdq_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFMSUBPS_XMMdq_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFMSUBPS_YMMqq_YMMqq_MEMqq_YMMqq | INTRINSIC_XED_IFORM_VFMSUBPS_YMMqq_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFMSUBPS_YMMqq_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFMSUBSD_XMMdq_XMMq_MEMq_XMMq | INTRINSIC_XED_IFORM_VFMSUBSD_XMMdq_XMMq_XMMq_MEMq | INTRINSIC_XED_IFORM_VFMSUBSD_XMMdq_XMMq_XMMq_XMMq | INTRINSIC_XED_IFORM_VFMSUBSS_XMMdq_XMMd_MEMd_XMMd | INTRINSIC_XED_IFORM_VFMSUBSS_XMMdq_XMMd_XMMd_MEMd | INTRINSIC_XED_IFORM_VFMSUBSS_XMMdq_XMMd_XMMd_XMMd | INTRINSIC_XED_IFORM_VFMULCPH_XMM2f16_MASKmskw_XMM2f16_MEM2f16_AVX512 | INTRINSIC_XED_IFORM_VFMULCPH_XMM2f16_MASKmskw_XMM2f16_XMM2f16_AVX512 | INTRINSIC_XED_IFORM_VFMULCPH_YMM2f16_MASKmskw_YMM2f16_MEM2f16_AVX512 | INTRINSIC_XED_IFORM_VFMULCPH_YMM2f16_MASKmskw_YMM2f16_YMM2f16_AVX512 | INTRINSIC_XED_IFORM_VFMULCPH_ZMM2f16_MASKmskw_ZMM2f16_MEM2f16_AVX512 | INTRINSIC_XED_IFORM_VFMULCPH_ZMM2f16_MASKmskw_ZMM2f16_ZMM2f16_AVX512 | INTRINSIC_XED_IFORM_VFMULCSH_XMM2f16_MASKmskw_XMM2f16_MEM2f16_AVX512 | INTRINSIC_XED_IFORM_VFMULCSH_XMM2f16_MASKmskw_XMM2f16_XMM2f16_AVX512 | INTRINSIC_XED_IFORM_VFNMADD132PD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFNMADD132PD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFNMADD132PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFNMADD132PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VFNMADD132PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFNMADD132PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VFNMADD132PD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFNMADD132PD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFNMADD132PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFNMADD132PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VFNMADD132PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFNMADD132PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VFNMADD132PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFNMADD132PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 | INTRINSIC_XED_IFORM_VFNMADD132PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFNMADD132PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 | INTRINSIC_XED_IFORM_VFNMADD132PS_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFNMADD132PS_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFNMADD132PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFNMADD132PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VFNMADD132PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFNMADD132PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VFNMADD132PS_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFNMADD132PS_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFNMADD132PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFNMADD132PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VFNMADD132SD_XMMdq_XMMq_MEMq | INTRINSIC_XED_IFORM_VFNMADD132SD_XMMdq_XMMq_XMMq | INTRINSIC_XED_IFORM_VFNMADD132SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFNMADD132SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VFNMADD132SH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFNMADD132SH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VFNMADD132SS_XMMdq_XMMd_MEMd | INTRINSIC_XED_IFORM_VFNMADD132SS_XMMdq_XMMd_XMMd | INTRINSIC_XED_IFORM_VFNMADD132SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFNMADD132SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VFNMADD213PD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFNMADD213PD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFNMADD213PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFNMADD213PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VFNMADD213PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFNMADD213PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VFNMADD213PD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFNMADD213PD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFNMADD213PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFNMADD213PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VFNMADD213PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFNMADD213PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VFNMADD213PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFNMADD213PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 | INTRINSIC_XED_IFORM_VFNMADD213PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFNMADD213PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 | INTRINSIC_XED_IFORM_VFNMADD213PS_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFNMADD213PS_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFNMADD213PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFNMADD213PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VFNMADD213PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFNMADD213PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VFNMADD213PS_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFNMADD213PS_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFNMADD213PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFNMADD213PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VFNMADD213SD_XMMdq_XMMq_MEMq | INTRINSIC_XED_IFORM_VFNMADD213SD_XMMdq_XMMq_XMMq | INTRINSIC_XED_IFORM_VFNMADD213SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFNMADD213SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VFNMADD213SH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFNMADD213SH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VFNMADD213SS_XMMdq_XMMd_MEMd | INTRINSIC_XED_IFORM_VFNMADD213SS_XMMdq_XMMd_XMMd | INTRINSIC_XED_IFORM_VFNMADD213SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFNMADD213SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VFNMADD231PD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFNMADD231PD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFNMADD231PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFNMADD231PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VFNMADD231PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFNMADD231PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VFNMADD231PD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFNMADD231PD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFNMADD231PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFNMADD231PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VFNMADD231PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFNMADD231PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VFNMADD231PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFNMADD231PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 | INTRINSIC_XED_IFORM_VFNMADD231PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFNMADD231PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 | INTRINSIC_XED_IFORM_VFNMADD231PS_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFNMADD231PS_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFNMADD231PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFNMADD231PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VFNMADD231PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFNMADD231PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VFNMADD231PS_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFNMADD231PS_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFNMADD231PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFNMADD231PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VFNMADD231SD_XMMdq_XMMq_MEMq | INTRINSIC_XED_IFORM_VFNMADD231SD_XMMdq_XMMq_XMMq | INTRINSIC_XED_IFORM_VFNMADD231SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFNMADD231SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VFNMADD231SH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFNMADD231SH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VFNMADD231SS_XMMdq_XMMd_MEMd | INTRINSIC_XED_IFORM_VFNMADD231SS_XMMdq_XMMd_XMMd | INTRINSIC_XED_IFORM_VFNMADD231SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFNMADD231SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VFNMADDPD_XMMdq_XMMdq_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VFNMADDPD_XMMdq_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFNMADDPD_XMMdq_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFNMADDPD_YMMqq_YMMqq_MEMqq_YMMqq | INTRINSIC_XED_IFORM_VFNMADDPD_YMMqq_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFNMADDPD_YMMqq_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFNMADDPS_XMMdq_XMMdq_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VFNMADDPS_XMMdq_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFNMADDPS_XMMdq_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFNMADDPS_YMMqq_YMMqq_MEMqq_YMMqq | INTRINSIC_XED_IFORM_VFNMADDPS_YMMqq_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFNMADDPS_YMMqq_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFNMADDSD_XMMdq_XMMq_MEMq_XMMq | INTRINSIC_XED_IFORM_VFNMADDSD_XMMdq_XMMq_XMMq_MEMq | INTRINSIC_XED_IFORM_VFNMADDSD_XMMdq_XMMq_XMMq_XMMq | INTRINSIC_XED_IFORM_VFNMADDSS_XMMdq_XMMd_MEMd_XMMd | INTRINSIC_XED_IFORM_VFNMADDSS_XMMdq_XMMd_XMMd_MEMd | INTRINSIC_XED_IFORM_VFNMADDSS_XMMdq_XMMd_XMMd_XMMd | INTRINSIC_XED_IFORM_VFNMSUB132PD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFNMSUB132PD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFNMSUB132PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB132PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB132PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB132PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB132PD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFNMSUB132PD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFNMSUB132PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB132PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB132PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB132PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB132PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB132PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB132PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB132PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB132PS_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFNMSUB132PS_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFNMSUB132PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB132PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB132PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB132PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB132PS_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFNMSUB132PS_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFNMSUB132PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB132PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB132SD_XMMdq_XMMq_MEMq | INTRINSIC_XED_IFORM_VFNMSUB132SD_XMMdq_XMMq_XMMq | INTRINSIC_XED_IFORM_VFNMSUB132SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB132SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB132SH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB132SH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB132SS_XMMdq_XMMd_MEMd | INTRINSIC_XED_IFORM_VFNMSUB132SS_XMMdq_XMMd_XMMd | INTRINSIC_XED_IFORM_VFNMSUB132SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB132SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB213PD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFNMSUB213PD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFNMSUB213PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB213PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB213PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB213PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB213PD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFNMSUB213PD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFNMSUB213PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB213PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB213PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB213PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB213PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB213PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB213PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB213PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB213PS_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFNMSUB213PS_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFNMSUB213PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB213PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB213PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB213PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB213PS_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFNMSUB213PS_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFNMSUB213PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB213PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB213SD_XMMdq_XMMq_MEMq | INTRINSIC_XED_IFORM_VFNMSUB213SD_XMMdq_XMMq_XMMq | INTRINSIC_XED_IFORM_VFNMSUB213SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB213SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB213SH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB213SH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB213SS_XMMdq_XMMd_MEMd | INTRINSIC_XED_IFORM_VFNMSUB213SS_XMMdq_XMMd_XMMd | INTRINSIC_XED_IFORM_VFNMSUB213SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB213SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB231PD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFNMSUB231PD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFNMSUB231PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB231PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB231PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB231PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB231PD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFNMSUB231PD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFNMSUB231PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB231PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB231PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB231PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB231PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB231PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB231PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB231PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB231PS_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFNMSUB231PS_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFNMSUB231PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB231PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB231PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB231PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB231PS_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFNMSUB231PS_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFNMSUB231PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB231PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB231SD_XMMdq_XMMq_MEMq | INTRINSIC_XED_IFORM_VFNMSUB231SD_XMMdq_XMMq_XMMq | INTRINSIC_XED_IFORM_VFNMSUB231SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB231SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB231SH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB231SH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB231SS_XMMdq_XMMd_MEMd | INTRINSIC_XED_IFORM_VFNMSUB231SS_XMMdq_XMMd_XMMd | INTRINSIC_XED_IFORM_VFNMSUB231SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VFNMSUB231SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VFNMSUBPD_XMMdq_XMMdq_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VFNMSUBPD_XMMdq_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFNMSUBPD_XMMdq_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFNMSUBPD_YMMqq_YMMqq_MEMqq_YMMqq | INTRINSIC_XED_IFORM_VFNMSUBPD_YMMqq_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFNMSUBPD_YMMqq_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFNMSUBPS_XMMdq_XMMdq_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VFNMSUBPS_XMMdq_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFNMSUBPS_XMMdq_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFNMSUBPS_YMMqq_YMMqq_MEMqq_YMMqq | INTRINSIC_XED_IFORM_VFNMSUBPS_YMMqq_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFNMSUBPS_YMMqq_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFNMSUBSD_XMMdq_XMMq_MEMq_XMMq | INTRINSIC_XED_IFORM_VFNMSUBSD_XMMdq_XMMq_XMMq_MEMq | INTRINSIC_XED_IFORM_VFNMSUBSD_XMMdq_XMMq_XMMq_XMMq | INTRINSIC_XED_IFORM_VFNMSUBSS_XMMdq_XMMd_MEMd_XMMd | INTRINSIC_XED_IFORM_VFNMSUBSS_XMMdq_XMMd_XMMd_MEMd | INTRINSIC_XED_IFORM_VFNMSUBSS_XMMdq_XMMd_XMMd_XMMd | INTRINSIC_XED_IFORM_VFPCLASSPD_MASKmskw_MASKmskw_MEMf64_IMM8_AVX512_VL128 | INTRINSIC_XED_IFORM_VFPCLASSPD_MASKmskw_MASKmskw_MEMf64_IMM8_AVX512_VL256 | INTRINSIC_XED_IFORM_VFPCLASSPD_MASKmskw_MASKmskw_MEMf64_IMM8_AVX512_VL512 | INTRINSIC_XED_IFORM_VFPCLASSPD_MASKmskw_MASKmskw_XMMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VFPCLASSPD_MASKmskw_MASKmskw_YMMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VFPCLASSPD_MASKmskw_MASKmskw_ZMMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VFPCLASSPH_MASKmskw_MASKmskw_MEMf16_IMM8_AVX512_VL128 | INTRINSIC_XED_IFORM_VFPCLASSPH_MASKmskw_MASKmskw_MEMf16_IMM8_AVX512_VL256 | INTRINSIC_XED_IFORM_VFPCLASSPH_MASKmskw_MASKmskw_MEMf16_IMM8_AVX512_VL512 | INTRINSIC_XED_IFORM_VFPCLASSPH_MASKmskw_MASKmskw_XMMf16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VFPCLASSPH_MASKmskw_MASKmskw_YMMf16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VFPCLASSPH_MASKmskw_MASKmskw_ZMMf16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VFPCLASSPS_MASKmskw_MASKmskw_MEMf32_IMM8_AVX512_VL128 | INTRINSIC_XED_IFORM_VFPCLASSPS_MASKmskw_MASKmskw_MEMf32_IMM8_AVX512_VL256 | INTRINSIC_XED_IFORM_VFPCLASSPS_MASKmskw_MASKmskw_MEMf32_IMM8_AVX512_VL512 | INTRINSIC_XED_IFORM_VFPCLASSPS_MASKmskw_MASKmskw_XMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VFPCLASSPS_MASKmskw_MASKmskw_YMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VFPCLASSPS_MASKmskw_MASKmskw_ZMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VFPCLASSSD_MASKmskw_MASKmskw_MEMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VFPCLASSSD_MASKmskw_MASKmskw_XMMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VFPCLASSSH_MASKmskw_MASKmskw_MEMf16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VFPCLASSSH_MASKmskw_MASKmskw_XMMf16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VFPCLASSSS_MASKmskw_MASKmskw_MEMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VFPCLASSSS_MASKmskw_MASKmskw_XMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VFRCZPD_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFRCZPD_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFRCZPD_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFRCZPD_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFRCZPS_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VFRCZPS_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VFRCZPS_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VFRCZPS_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VFRCZSD_XMMdq_MEMq | INTRINSIC_XED_IFORM_VFRCZSD_XMMdq_XMMq | INTRINSIC_XED_IFORM_VFRCZSS_XMMdq_MEMd | INTRINSIC_XED_IFORM_VFRCZSS_XMMdq_XMMd | INTRINSIC_XED_IFORM_VGATHERDPD_XMMf64_MASKmskw_MEMf64_AVX512_VL128 | INTRINSIC_XED_IFORM_VGATHERDPD_XMMf64_MEMf64_XMMi64_VL128 | INTRINSIC_XED_IFORM_VGATHERDPD_YMMf64_MASKmskw_MEMf64_AVX512_VL256 | INTRINSIC_XED_IFORM_VGATHERDPD_YMMf64_MEMf64_YMMi64_VL256 | INTRINSIC_XED_IFORM_VGATHERDPD_ZMMf64_MASKmskw_MEMf64_AVX512_VL512 | INTRINSIC_XED_IFORM_VGATHERDPS_XMMf32_MASKmskw_MEMf32_AVX512_VL128 | INTRINSIC_XED_IFORM_VGATHERDPS_XMMf32_MEMf32_XMMi32_VL128 | INTRINSIC_XED_IFORM_VGATHERDPS_YMMf32_MASKmskw_MEMf32_AVX512_VL256 | INTRINSIC_XED_IFORM_VGATHERDPS_YMMf32_MEMf32_YMMi32_VL256 | INTRINSIC_XED_IFORM_VGATHERDPS_ZMMf32_MASKmskw_MEMf32_AVX512_VL512 | INTRINSIC_XED_IFORM_VGATHERPF0DPD_MEMf64_MASKmskw_AVX512PF_VL512 | INTRINSIC_XED_IFORM_VGATHERPF0DPS_MEMf32_MASKmskw_AVX512PF_VL512 | INTRINSIC_XED_IFORM_VGATHERPF0QPD_MEMf64_MASKmskw_AVX512PF_VL512 | INTRINSIC_XED_IFORM_VGATHERPF0QPS_MEMf32_MASKmskw_AVX512PF_VL512 | INTRINSIC_XED_IFORM_VGATHERPF1DPD_MEMf64_MASKmskw_AVX512PF_VL512 | INTRINSIC_XED_IFORM_VGATHERPF1DPS_MEMf32_MASKmskw_AVX512PF_VL512 | INTRINSIC_XED_IFORM_VGATHERPF1QPD_MEMf64_MASKmskw_AVX512PF_VL512 | INTRINSIC_XED_IFORM_VGATHERPF1QPS_MEMf32_MASKmskw_AVX512PF_VL512 | INTRINSIC_XED_IFORM_VGATHERQPD_XMMf64_MASKmskw_MEMf64_AVX512_VL128 | INTRINSIC_XED_IFORM_VGATHERQPD_XMMf64_MEMf64_XMMi64_VL128 | INTRINSIC_XED_IFORM_VGATHERQPD_YMMf64_MASKmskw_MEMf64_AVX512_VL256 | INTRINSIC_XED_IFORM_VGATHERQPD_YMMf64_MEMf64_YMMi64_VL256 | INTRINSIC_XED_IFORM_VGATHERQPD_ZMMf64_MASKmskw_MEMf64_AVX512_VL512 | INTRINSIC_XED_IFORM_VGATHERQPS_XMMf32_MASKmskw_MEMf32_AVX512_VL128 | INTRINSIC_XED_IFORM_VGATHERQPS_XMMf32_MASKmskw_MEMf32_AVX512_VL256 | INTRINSIC_XED_IFORM_VGATHERQPS_XMMf32_MEMf32_XMMi32_VL128 | INTRINSIC_XED_IFORM_VGATHERQPS_XMMf32_MEMf32_XMMi32_VL256 | INTRINSIC_XED_IFORM_VGATHERQPS_YMMf32_MASKmskw_MEMf32_AVX512_VL512 | INTRINSIC_XED_IFORM_VGETEXPPD_XMMf64_MASKmskw_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VGETEXPPD_XMMf64_MASKmskw_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VGETEXPPD_YMMf64_MASKmskw_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VGETEXPPD_YMMf64_MASKmskw_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VGETEXPPD_ZMMf64_MASKmskw_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VGETEXPPD_ZMMf64_MASKmskw_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VGETEXPPH_XMMf16_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VGETEXPPH_XMMf16_MASKmskw_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VGETEXPPH_YMMf16_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VGETEXPPH_YMMf16_MASKmskw_YMMf16_AVX512 | INTRINSIC_XED_IFORM_VGETEXPPH_ZMMf16_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VGETEXPPH_ZMMf16_MASKmskw_ZMMf16_AVX512 | INTRINSIC_XED_IFORM_VGETEXPPS_XMMf32_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VGETEXPPS_XMMf32_MASKmskw_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VGETEXPPS_YMMf32_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VGETEXPPS_YMMf32_MASKmskw_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VGETEXPPS_ZMMf32_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VGETEXPPS_ZMMf32_MASKmskw_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VGETEXPSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VGETEXPSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VGETEXPSH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VGETEXPSH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VGETEXPSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VGETEXPSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VGETMANTPD_XMMf64_MASKmskw_MEMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VGETMANTPD_XMMf64_MASKmskw_XMMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VGETMANTPD_YMMf64_MASKmskw_MEMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VGETMANTPD_YMMf64_MASKmskw_YMMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VGETMANTPD_ZMMf64_MASKmskw_MEMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VGETMANTPD_ZMMf64_MASKmskw_ZMMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VGETMANTPH_XMMf16_MASKmskw_MEMf16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VGETMANTPH_XMMf16_MASKmskw_XMMf16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VGETMANTPH_YMMf16_MASKmskw_MEMf16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VGETMANTPH_YMMf16_MASKmskw_YMMf16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VGETMANTPH_ZMMf16_MASKmskw_MEMf16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VGETMANTPH_ZMMf16_MASKmskw_ZMMf16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VGETMANTPS_XMMf32_MASKmskw_MEMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VGETMANTPS_XMMf32_MASKmskw_XMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VGETMANTPS_YMMf32_MASKmskw_MEMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VGETMANTPS_YMMf32_MASKmskw_YMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VGETMANTPS_ZMMf32_MASKmskw_MEMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VGETMANTPS_ZMMf32_MASKmskw_ZMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VGETMANTSD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VGETMANTSD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VGETMANTSH_XMMf16_MASKmskw_XMMf16_MEMf16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VGETMANTSH_XMMf16_MASKmskw_XMMf16_XMMf16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VGETMANTSS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VGETMANTSS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VGF2P8AFFINEINVQB_XMMu8_MASKmskw_XMMu8_MEMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VGF2P8AFFINEINVQB_XMMu8_MASKmskw_XMMu8_XMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VGF2P8AFFINEINVQB_XMMu8_XMMu8_MEMu64_IMM8 | INTRINSIC_XED_IFORM_VGF2P8AFFINEINVQB_XMMu8_XMMu8_XMMu64_IMM8 | INTRINSIC_XED_IFORM_VGF2P8AFFINEINVQB_YMMu8_MASKmskw_YMMu8_MEMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VGF2P8AFFINEINVQB_YMMu8_MASKmskw_YMMu8_YMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VGF2P8AFFINEINVQB_YMMu8_YMMu8_MEMu64_IMM8 | INTRINSIC_XED_IFORM_VGF2P8AFFINEINVQB_YMMu8_YMMu8_YMMu64_IMM8 | INTRINSIC_XED_IFORM_VGF2P8AFFINEINVQB_ZMMu8_MASKmskw_ZMMu8_MEMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VGF2P8AFFINEINVQB_ZMMu8_MASKmskw_ZMMu8_ZMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VGF2P8AFFINEQB_XMMu8_MASKmskw_XMMu8_MEMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VGF2P8AFFINEQB_XMMu8_MASKmskw_XMMu8_XMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VGF2P8AFFINEQB_XMMu8_XMMu8_MEMu64_IMM8 | INTRINSIC_XED_IFORM_VGF2P8AFFINEQB_XMMu8_XMMu8_XMMu64_IMM8 | INTRINSIC_XED_IFORM_VGF2P8AFFINEQB_YMMu8_MASKmskw_YMMu8_MEMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VGF2P8AFFINEQB_YMMu8_MASKmskw_YMMu8_YMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VGF2P8AFFINEQB_YMMu8_YMMu8_MEMu64_IMM8 | INTRINSIC_XED_IFORM_VGF2P8AFFINEQB_YMMu8_YMMu8_YMMu64_IMM8 | INTRINSIC_XED_IFORM_VGF2P8AFFINEQB_ZMMu8_MASKmskw_ZMMu8_MEMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VGF2P8AFFINEQB_ZMMu8_MASKmskw_ZMMu8_ZMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VGF2P8MULB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VGF2P8MULB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 | INTRINSIC_XED_IFORM_VGF2P8MULB_XMMu8_XMMu8_MEMu8 | INTRINSIC_XED_IFORM_VGF2P8MULB_XMMu8_XMMu8_XMMu8 | INTRINSIC_XED_IFORM_VGF2P8MULB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VGF2P8MULB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 | INTRINSIC_XED_IFORM_VGF2P8MULB_YMMu8_YMMu8_MEMu8 | INTRINSIC_XED_IFORM_VGF2P8MULB_YMMu8_YMMu8_YMMu8 | INTRINSIC_XED_IFORM_VGF2P8MULB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VGF2P8MULB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 | INTRINSIC_XED_IFORM_VHADDPD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VHADDPD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VHADDPD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VHADDPD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VHADDPS_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VHADDPS_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VHADDPS_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VHADDPS_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VHSUBPD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VHSUBPD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VHSUBPD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VHSUBPD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VHSUBPS_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VHSUBPS_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VHSUBPS_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VHSUBPS_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VINSERTF128_YMMqq_YMMqq_MEMdq_IMMb | INTRINSIC_XED_IFORM_VINSERTF128_YMMqq_YMMqq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VINSERTF32X4_YMMf32_MASKmskw_YMMf32_MEMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VINSERTF32X4_YMMf32_MASKmskw_YMMf32_XMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VINSERTF32X4_ZMMf32_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VINSERTF32X4_ZMMf32_MASKmskw_ZMMf32_XMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VINSERTF32X8_ZMMf32_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VINSERTF32X8_ZMMf32_MASKmskw_ZMMf32_YMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VINSERTF64X2_YMMf64_MASKmskw_YMMf64_MEMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VINSERTF64X2_YMMf64_MASKmskw_YMMf64_XMMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VINSERTF64X2_ZMMf64_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VINSERTF64X2_ZMMf64_MASKmskw_ZMMf64_XMMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VINSERTF64X4_ZMMf64_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VINSERTF64X4_ZMMf64_MASKmskw_ZMMf64_YMMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VINSERTI128_YMMqq_YMMqq_MEMdq_IMMb | INTRINSIC_XED_IFORM_VINSERTI128_YMMqq_YMMqq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VINSERTI32X4_YMMu32_MASKmskw_YMMu32_MEMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VINSERTI32X4_YMMu32_MASKmskw_YMMu32_XMMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VINSERTI32X4_ZMMu32_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VINSERTI32X4_ZMMu32_MASKmskw_ZMMu32_XMMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VINSERTI32X8_ZMMu32_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VINSERTI32X8_ZMMu32_MASKmskw_ZMMu32_YMMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VINSERTI64X2_YMMu64_MASKmskw_YMMu64_MEMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VINSERTI64X2_YMMu64_MASKmskw_YMMu64_XMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VINSERTI64X2_ZMMu64_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VINSERTI64X2_ZMMu64_MASKmskw_ZMMu64_XMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VINSERTI64X4_ZMMu64_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VINSERTI64X4_ZMMu64_MASKmskw_ZMMu64_YMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VINSERTPS_XMMdq_XMMdq_MEMd_IMMb | INTRINSIC_XED_IFORM_VINSERTPS_XMMdq_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VINSERTPS_XMMf32_XMMf32_MEMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VINSERTPS_XMMf32_XMMf32_XMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VLDDQU_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VLDDQU_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VLDMXCSR_MEMd | INTRINSIC_XED_IFORM_VMASKMOVDQU_XMMxub_XMMxub | INTRINSIC_XED_IFORM_VMASKMOVPD_MEMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VMASKMOVPD_MEMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VMASKMOVPD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VMASKMOVPD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VMASKMOVPS_MEMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VMASKMOVPS_MEMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VMASKMOVPS_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VMASKMOVPS_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VMAXPD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VMAXPD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VMAXPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VMAXPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VMAXPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VMAXPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VMAXPD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VMAXPD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VMAXPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VMAXPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VMAXPH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VMAXPH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VMAXPH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VMAXPH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 | INTRINSIC_XED_IFORM_VMAXPH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VMAXPH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 | INTRINSIC_XED_IFORM_VMAXPS_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VMAXPS_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VMAXPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VMAXPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VMAXPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VMAXPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VMAXPS_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VMAXPS_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VMAXPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VMAXPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VMAXSD_XMMdq_XMMdq_MEMq | INTRINSIC_XED_IFORM_VMAXSD_XMMdq_XMMdq_XMMq | INTRINSIC_XED_IFORM_VMAXSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VMAXSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VMAXSH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VMAXSH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VMAXSS_XMMdq_XMMdq_MEMd | INTRINSIC_XED_IFORM_VMAXSS_XMMdq_XMMdq_XMMd | INTRINSIC_XED_IFORM_VMAXSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VMAXSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VMCALL | INTRINSIC_XED_IFORM_VMCLEAR_MEMq | INTRINSIC_XED_IFORM_VMFUNC | INTRINSIC_XED_IFORM_VMINPD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VMINPD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VMINPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VMINPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VMINPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VMINPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VMINPD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VMINPD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VMINPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VMINPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VMINPH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VMINPH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VMINPH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VMINPH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 | INTRINSIC_XED_IFORM_VMINPH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VMINPH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 | INTRINSIC_XED_IFORM_VMINPS_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VMINPS_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VMINPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VMINPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VMINPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VMINPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VMINPS_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VMINPS_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VMINPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VMINPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VMINSD_XMMdq_XMMdq_MEMq | INTRINSIC_XED_IFORM_VMINSD_XMMdq_XMMdq_XMMq | INTRINSIC_XED_IFORM_VMINSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VMINSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VMINSH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VMINSH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VMINSS_XMMdq_XMMdq_MEMd | INTRINSIC_XED_IFORM_VMINSS_XMMdq_XMMdq_XMMd | INTRINSIC_XED_IFORM_VMINSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VMINSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VMLAUNCH | INTRINSIC_XED_IFORM_VMLOAD_ArAX | INTRINSIC_XED_IFORM_VMMCALL | INTRINSIC_XED_IFORM_VMOVAPD_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VMOVAPD_MEMf64_MASKmskw_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VMOVAPD_MEMf64_MASKmskw_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VMOVAPD_MEMf64_MASKmskw_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VMOVAPD_MEMqq_YMMqq | INTRINSIC_XED_IFORM_VMOVAPD_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VMOVAPD_XMMdq_XMMdq_28 | INTRINSIC_XED_IFORM_VMOVAPD_XMMdq_XMMdq_29 | INTRINSIC_XED_IFORM_VMOVAPD_XMMf64_MASKmskw_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VMOVAPD_XMMf64_MASKmskw_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VMOVAPD_YMMf64_MASKmskw_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VMOVAPD_YMMf64_MASKmskw_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VMOVAPD_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VMOVAPD_YMMqq_YMMqq_28 | INTRINSIC_XED_IFORM_VMOVAPD_YMMqq_YMMqq_29 | INTRINSIC_XED_IFORM_VMOVAPD_ZMMf64_MASKmskw_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VMOVAPD_ZMMf64_MASKmskw_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VMOVAPS_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VMOVAPS_MEMf32_MASKmskw_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VMOVAPS_MEMf32_MASKmskw_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VMOVAPS_MEMf32_MASKmskw_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VMOVAPS_MEMqq_YMMqq | INTRINSIC_XED_IFORM_VMOVAPS_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VMOVAPS_XMMdq_XMMdq_28 | INTRINSIC_XED_IFORM_VMOVAPS_XMMdq_XMMdq_29 | INTRINSIC_XED_IFORM_VMOVAPS_XMMf32_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VMOVAPS_XMMf32_MASKmskw_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VMOVAPS_YMMf32_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VMOVAPS_YMMf32_MASKmskw_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VMOVAPS_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VMOVAPS_YMMqq_YMMqq_28 | INTRINSIC_XED_IFORM_VMOVAPS_YMMqq_YMMqq_29 | INTRINSIC_XED_IFORM_VMOVAPS_ZMMf32_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VMOVAPS_ZMMf32_MASKmskw_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VMOVD_GPR32d_XMMd | INTRINSIC_XED_IFORM_VMOVD_GPR32u32_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VMOVD_MEMd_XMMd | INTRINSIC_XED_IFORM_VMOVD_MEMu32_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VMOVD_XMMdq_GPR32d | INTRINSIC_XED_IFORM_VMOVD_XMMdq_MEMd | INTRINSIC_XED_IFORM_VMOVD_XMMu32_GPR32u32_AVX512 | INTRINSIC_XED_IFORM_VMOVD_XMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VMOVDDUP_XMMdq_MEMq | INTRINSIC_XED_IFORM_VMOVDDUP_XMMdq_XMMq | INTRINSIC_XED_IFORM_VMOVDDUP_XMMf64_MASKmskw_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VMOVDDUP_XMMf64_MASKmskw_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VMOVDDUP_YMMf64_MASKmskw_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VMOVDDUP_YMMf64_MASKmskw_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VMOVDDUP_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VMOVDDUP_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VMOVDDUP_ZMMf64_MASKmskw_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VMOVDDUP_ZMMf64_MASKmskw_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VMOVDQA_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VMOVDQA_MEMqq_YMMqq | INTRINSIC_XED_IFORM_VMOVDQA_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VMOVDQA_XMMdq_XMMdq_6F | INTRINSIC_XED_IFORM_VMOVDQA_XMMdq_XMMdq_7F | INTRINSIC_XED_IFORM_VMOVDQA_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VMOVDQA_YMMqq_YMMqq_6F | INTRINSIC_XED_IFORM_VMOVDQA_YMMqq_YMMqq_7F | INTRINSIC_XED_IFORM_VMOVDQA32_MEMu32_MASKmskw_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VMOVDQA32_MEMu32_MASKmskw_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VMOVDQA32_MEMu32_MASKmskw_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VMOVDQA32_XMMu32_MASKmskw_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VMOVDQA32_XMMu32_MASKmskw_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VMOVDQA32_YMMu32_MASKmskw_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VMOVDQA32_YMMu32_MASKmskw_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VMOVDQA32_ZMMu32_MASKmskw_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VMOVDQA32_ZMMu32_MASKmskw_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VMOVDQA64_MEMu64_MASKmskw_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VMOVDQA64_MEMu64_MASKmskw_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VMOVDQA64_MEMu64_MASKmskw_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VMOVDQA64_XMMu64_MASKmskw_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VMOVDQA64_XMMu64_MASKmskw_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VMOVDQA64_YMMu64_MASKmskw_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VMOVDQA64_YMMu64_MASKmskw_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VMOVDQA64_ZMMu64_MASKmskw_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VMOVDQA64_ZMMu64_MASKmskw_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VMOVDQU_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VMOVDQU_MEMqq_YMMqq | INTRINSIC_XED_IFORM_VMOVDQU_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VMOVDQU_XMMdq_XMMdq_6F | INTRINSIC_XED_IFORM_VMOVDQU_XMMdq_XMMdq_7F | INTRINSIC_XED_IFORM_VMOVDQU_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VMOVDQU_YMMqq_YMMqq_6F | INTRINSIC_XED_IFORM_VMOVDQU_YMMqq_YMMqq_7F | INTRINSIC_XED_IFORM_VMOVDQU16_MEMu16_MASKmskw_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VMOVDQU16_MEMu16_MASKmskw_YMMu16_AVX512 | INTRINSIC_XED_IFORM_VMOVDQU16_MEMu16_MASKmskw_ZMMu16_AVX512 | INTRINSIC_XED_IFORM_VMOVDQU16_XMMu16_MASKmskw_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VMOVDQU16_XMMu16_MASKmskw_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VMOVDQU16_YMMu16_MASKmskw_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VMOVDQU16_YMMu16_MASKmskw_YMMu16_AVX512 | INTRINSIC_XED_IFORM_VMOVDQU16_ZMMu16_MASKmskw_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VMOVDQU16_ZMMu16_MASKmskw_ZMMu16_AVX512 | INTRINSIC_XED_IFORM_VMOVDQU32_MEMu32_MASKmskw_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VMOVDQU32_MEMu32_MASKmskw_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VMOVDQU32_MEMu32_MASKmskw_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VMOVDQU32_XMMu32_MASKmskw_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VMOVDQU32_XMMu32_MASKmskw_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VMOVDQU32_YMMu32_MASKmskw_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VMOVDQU32_YMMu32_MASKmskw_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VMOVDQU32_ZMMu32_MASKmskw_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VMOVDQU32_ZMMu32_MASKmskw_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VMOVDQU64_MEMu64_MASKmskw_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VMOVDQU64_MEMu64_MASKmskw_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VMOVDQU64_MEMu64_MASKmskw_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VMOVDQU64_XMMu64_MASKmskw_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VMOVDQU64_XMMu64_MASKmskw_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VMOVDQU64_YMMu64_MASKmskw_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VMOVDQU64_YMMu64_MASKmskw_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VMOVDQU64_ZMMu64_MASKmskw_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VMOVDQU64_ZMMu64_MASKmskw_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VMOVDQU8_MEMu8_MASKmskw_XMMu8_AVX512 | INTRINSIC_XED_IFORM_VMOVDQU8_MEMu8_MASKmskw_YMMu8_AVX512 | INTRINSIC_XED_IFORM_VMOVDQU8_MEMu8_MASKmskw_ZMMu8_AVX512 | INTRINSIC_XED_IFORM_VMOVDQU8_XMMu8_MASKmskw_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VMOVDQU8_XMMu8_MASKmskw_XMMu8_AVX512 | INTRINSIC_XED_IFORM_VMOVDQU8_YMMu8_MASKmskw_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VMOVDQU8_YMMu8_MASKmskw_YMMu8_AVX512 | INTRINSIC_XED_IFORM_VMOVDQU8_ZMMu8_MASKmskw_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VMOVDQU8_ZMMu8_MASKmskw_ZMMu8_AVX512 | INTRINSIC_XED_IFORM_VMOVHLPS_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VMOVHLPS_XMMf32_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VMOVHPD_MEMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VMOVHPD_MEMq_XMMdq | INTRINSIC_XED_IFORM_VMOVHPD_XMMdq_XMMq_MEMq | INTRINSIC_XED_IFORM_VMOVHPD_XMMf64_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VMOVHPS_MEMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VMOVHPS_MEMq_XMMdq | INTRINSIC_XED_IFORM_VMOVHPS_XMMdq_XMMq_MEMq | INTRINSIC_XED_IFORM_VMOVHPS_XMMf32_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VMOVLHPS_XMMdq_XMMq_XMMq | INTRINSIC_XED_IFORM_VMOVLHPS_XMMf32_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VMOVLPD_MEMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VMOVLPD_MEMq_XMMq | INTRINSIC_XED_IFORM_VMOVLPD_XMMdq_XMMdq_MEMq | INTRINSIC_XED_IFORM_VMOVLPD_XMMf64_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VMOVLPS_MEMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VMOVLPS_MEMq_XMMq | INTRINSIC_XED_IFORM_VMOVLPS_XMMdq_XMMdq_MEMq | INTRINSIC_XED_IFORM_VMOVLPS_XMMf32_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VMOVMSKPD_GPR32d_XMMdq | INTRINSIC_XED_IFORM_VMOVMSKPD_GPR32d_YMMqq | INTRINSIC_XED_IFORM_VMOVMSKPS_GPR32d_XMMdq | INTRINSIC_XED_IFORM_VMOVMSKPS_GPR32d_YMMqq | INTRINSIC_XED_IFORM_VMOVNTDQ_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VMOVNTDQ_MEMqq_YMMqq | INTRINSIC_XED_IFORM_VMOVNTDQ_MEMu32_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VMOVNTDQ_MEMu32_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VMOVNTDQ_MEMu32_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VMOVNTDQA_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VMOVNTDQA_XMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VMOVNTDQA_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VMOVNTDQA_YMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VMOVNTDQA_ZMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VMOVNTPD_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VMOVNTPD_MEMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VMOVNTPD_MEMf64_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VMOVNTPD_MEMf64_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VMOVNTPD_MEMqq_YMMqq | INTRINSIC_XED_IFORM_VMOVNTPS_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VMOVNTPS_MEMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VMOVNTPS_MEMf32_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VMOVNTPS_MEMf32_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VMOVNTPS_MEMqq_YMMqq | INTRINSIC_XED_IFORM_VMOVQ_GPR64q_XMMq | INTRINSIC_XED_IFORM_VMOVQ_GPR64u64_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VMOVQ_MEMq_XMMq_7E | INTRINSIC_XED_IFORM_VMOVQ_MEMq_XMMq_D6 | INTRINSIC_XED_IFORM_VMOVQ_MEMu64_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VMOVQ_XMMdq_GPR64q | INTRINSIC_XED_IFORM_VMOVQ_XMMdq_MEMq_6E | INTRINSIC_XED_IFORM_VMOVQ_XMMdq_MEMq_7E | INTRINSIC_XED_IFORM_VMOVQ_XMMdq_XMMq_7E | INTRINSIC_XED_IFORM_VMOVQ_XMMdq_XMMq_D6 | INTRINSIC_XED_IFORM_VMOVQ_XMMu64_GPR64u64_AVX512 | INTRINSIC_XED_IFORM_VMOVQ_XMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VMOVQ_XMMu64_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VMOVSD_MEMf64_MASKmskw_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VMOVSD_MEMq_XMMq | INTRINSIC_XED_IFORM_VMOVSD_XMMdq_MEMq | INTRINSIC_XED_IFORM_VMOVSD_XMMdq_XMMdq_XMMq_10 | INTRINSIC_XED_IFORM_VMOVSD_XMMdq_XMMdq_XMMq_11 | INTRINSIC_XED_IFORM_VMOVSD_XMMf64_MASKmskw_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VMOVSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VMOVSH_MEMf16_MASKmskw_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VMOVSH_XMMf16_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VMOVSH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VMOVSHDUP_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VMOVSHDUP_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VMOVSHDUP_XMMf32_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VMOVSHDUP_XMMf32_MASKmskw_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VMOVSHDUP_YMMf32_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VMOVSHDUP_YMMf32_MASKmskw_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VMOVSHDUP_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VMOVSHDUP_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VMOVSHDUP_ZMMf32_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VMOVSHDUP_ZMMf32_MASKmskw_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VMOVSLDUP_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VMOVSLDUP_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VMOVSLDUP_XMMf32_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VMOVSLDUP_XMMf32_MASKmskw_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VMOVSLDUP_YMMf32_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VMOVSLDUP_YMMf32_MASKmskw_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VMOVSLDUP_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VMOVSLDUP_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VMOVSLDUP_ZMMf32_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VMOVSLDUP_ZMMf32_MASKmskw_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VMOVSS_MEMd_XMMd | INTRINSIC_XED_IFORM_VMOVSS_MEMf32_MASKmskw_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VMOVSS_XMMdq_MEMd | INTRINSIC_XED_IFORM_VMOVSS_XMMdq_XMMdq_XMMd_10 | INTRINSIC_XED_IFORM_VMOVSS_XMMdq_XMMdq_XMMd_11 | INTRINSIC_XED_IFORM_VMOVSS_XMMf32_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VMOVSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VMOVUPD_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VMOVUPD_MEMf64_MASKmskw_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VMOVUPD_MEMf64_MASKmskw_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VMOVUPD_MEMf64_MASKmskw_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VMOVUPD_MEMqq_YMMqq | INTRINSIC_XED_IFORM_VMOVUPD_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VMOVUPD_XMMdq_XMMdq_10 | INTRINSIC_XED_IFORM_VMOVUPD_XMMdq_XMMdq_11 | INTRINSIC_XED_IFORM_VMOVUPD_XMMf64_MASKmskw_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VMOVUPD_XMMf64_MASKmskw_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VMOVUPD_YMMf64_MASKmskw_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VMOVUPD_YMMf64_MASKmskw_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VMOVUPD_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VMOVUPD_YMMqq_YMMqq_10 | INTRINSIC_XED_IFORM_VMOVUPD_YMMqq_YMMqq_11 | INTRINSIC_XED_IFORM_VMOVUPD_ZMMf64_MASKmskw_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VMOVUPD_ZMMf64_MASKmskw_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VMOVUPS_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VMOVUPS_MEMf32_MASKmskw_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VMOVUPS_MEMf32_MASKmskw_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VMOVUPS_MEMf32_MASKmskw_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VMOVUPS_MEMqq_YMMqq | INTRINSIC_XED_IFORM_VMOVUPS_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VMOVUPS_XMMdq_XMMdq_10 | INTRINSIC_XED_IFORM_VMOVUPS_XMMdq_XMMdq_11 | INTRINSIC_XED_IFORM_VMOVUPS_XMMf32_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VMOVUPS_XMMf32_MASKmskw_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VMOVUPS_YMMf32_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VMOVUPS_YMMf32_MASKmskw_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VMOVUPS_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VMOVUPS_YMMqq_YMMqq_10 | INTRINSIC_XED_IFORM_VMOVUPS_YMMqq_YMMqq_11 | INTRINSIC_XED_IFORM_VMOVUPS_ZMMf32_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VMOVUPS_ZMMf32_MASKmskw_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VMOVW_GPR32f16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VMOVW_MEMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VMOVW_XMMf16_GPR32f16_AVX512 | INTRINSIC_XED_IFORM_VMOVW_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VMPSADBW_XMMdq_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_VMPSADBW_XMMdq_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VMPSADBW_YMMqq_YMMqq_MEMqq_IMMb | INTRINSIC_XED_IFORM_VMPSADBW_YMMqq_YMMqq_YMMqq_IMMb | INTRINSIC_XED_IFORM_VMPTRLD_MEMq | INTRINSIC_XED_IFORM_VMPTRST_MEMq | INTRINSIC_XED_IFORM_VMREAD_GPR32_GPR32 | INTRINSIC_XED_IFORM_VMREAD_GPR64_GPR64 | INTRINSIC_XED_IFORM_VMREAD_MEMd_GPR32 | INTRINSIC_XED_IFORM_VMREAD_MEMq_GPR64 | INTRINSIC_XED_IFORM_VMRESUME | INTRINSIC_XED_IFORM_VMRUN_ArAX | INTRINSIC_XED_IFORM_VMSAVE | INTRINSIC_XED_IFORM_VMULPD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VMULPD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VMULPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VMULPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VMULPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VMULPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VMULPD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VMULPD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VMULPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VMULPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VMULPH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VMULPH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VMULPH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VMULPH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 | INTRINSIC_XED_IFORM_VMULPH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VMULPH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 | INTRINSIC_XED_IFORM_VMULPS_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VMULPS_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VMULPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VMULPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VMULPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VMULPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VMULPS_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VMULPS_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VMULPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VMULPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VMULSD_XMMdq_XMMdq_MEMq | INTRINSIC_XED_IFORM_VMULSD_XMMdq_XMMdq_XMMq | INTRINSIC_XED_IFORM_VMULSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VMULSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VMULSH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VMULSH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VMULSS_XMMdq_XMMdq_MEMd | INTRINSIC_XED_IFORM_VMULSS_XMMdq_XMMdq_XMMd | INTRINSIC_XED_IFORM_VMULSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VMULSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VMWRITE_GPR32_GPR32 | INTRINSIC_XED_IFORM_VMWRITE_GPR32_MEMd | INTRINSIC_XED_IFORM_VMWRITE_GPR64_GPR64 | INTRINSIC_XED_IFORM_VMWRITE_GPR64_MEMq | INTRINSIC_XED_IFORM_VMXOFF | INTRINSIC_XED_IFORM_VMXON_MEMq | INTRINSIC_XED_IFORM_VORPD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VORPD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VORPD_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VORPD_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VORPD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VORPD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VORPD_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VORPD_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VORPD_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VORPD_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VORPS_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VORPS_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VORPS_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VORPS_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VORPS_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VORPS_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VORPS_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VORPS_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VORPS_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VORPS_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VP2INTERSECTD_MASKmskw_XMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VP2INTERSECTD_MASKmskw_XMMu32_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VP2INTERSECTD_MASKmskw_YMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VP2INTERSECTD_MASKmskw_YMMu32_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VP2INTERSECTD_MASKmskw_ZMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VP2INTERSECTD_MASKmskw_ZMMu32_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VP2INTERSECTQ_MASKmskw_XMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VP2INTERSECTQ_MASKmskw_XMMu64_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VP2INTERSECTQ_MASKmskw_YMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VP2INTERSECTQ_MASKmskw_YMMu64_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VP2INTERSECTQ_MASKmskw_ZMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VP2INTERSECTQ_MASKmskw_ZMMu64_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VP4DPWSSD_ZMMi32_MASKmskw_ZMMi16_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VP4DPWSSDS_ZMMi32_MASKmskw_ZMMi16_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPABSB_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPABSB_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPABSB_XMMi8_MASKmskw_MEMi8_AVX512 | INTRINSIC_XED_IFORM_VPABSB_XMMi8_MASKmskw_XMMi8_AVX512 | INTRINSIC_XED_IFORM_VPABSB_YMMi8_MASKmskw_MEMi8_AVX512 | INTRINSIC_XED_IFORM_VPABSB_YMMi8_MASKmskw_YMMi8_AVX512 | INTRINSIC_XED_IFORM_VPABSB_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPABSB_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPABSB_ZMMi8_MASKmskw_MEMi8_AVX512 | INTRINSIC_XED_IFORM_VPABSB_ZMMi8_MASKmskw_ZMMi8_AVX512 | INTRINSIC_XED_IFORM_VPABSD_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPABSD_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPABSD_XMMi32_MASKmskw_MEMi32_AVX512 | INTRINSIC_XED_IFORM_VPABSD_XMMi32_MASKmskw_XMMi32_AVX512 | INTRINSIC_XED_IFORM_VPABSD_YMMi32_MASKmskw_MEMi32_AVX512 | INTRINSIC_XED_IFORM_VPABSD_YMMi32_MASKmskw_YMMi32_AVX512 | INTRINSIC_XED_IFORM_VPABSD_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPABSD_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPABSD_ZMMi32_MASKmskw_MEMi32_AVX512 | INTRINSIC_XED_IFORM_VPABSD_ZMMi32_MASKmskw_ZMMi32_AVX512 | INTRINSIC_XED_IFORM_VPABSQ_XMMi64_MASKmskw_MEMi64_AVX512 | INTRINSIC_XED_IFORM_VPABSQ_XMMi64_MASKmskw_XMMi64_AVX512 | INTRINSIC_XED_IFORM_VPABSQ_YMMi64_MASKmskw_MEMi64_AVX512 | INTRINSIC_XED_IFORM_VPABSQ_YMMi64_MASKmskw_YMMi64_AVX512 | INTRINSIC_XED_IFORM_VPABSQ_ZMMi64_MASKmskw_MEMi64_AVX512 | INTRINSIC_XED_IFORM_VPABSQ_ZMMi64_MASKmskw_ZMMi64_AVX512 | INTRINSIC_XED_IFORM_VPABSW_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPABSW_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPABSW_XMMi16_MASKmskw_MEMi16_AVX512 | INTRINSIC_XED_IFORM_VPABSW_XMMi16_MASKmskw_XMMi16_AVX512 | INTRINSIC_XED_IFORM_VPABSW_YMMi16_MASKmskw_MEMi16_AVX512 | INTRINSIC_XED_IFORM_VPABSW_YMMi16_MASKmskw_YMMi16_AVX512 | INTRINSIC_XED_IFORM_VPABSW_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPABSW_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPABSW_ZMMi16_MASKmskw_MEMi16_AVX512 | INTRINSIC_XED_IFORM_VPABSW_ZMMi16_MASKmskw_ZMMi16_AVX512 | INTRINSIC_XED_IFORM_VPACKSSDW_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPACKSSDW_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPACKSSDW_XMMi16_MASKmskw_XMMi32_MEMi32_AVX512 | INTRINSIC_XED_IFORM_VPACKSSDW_XMMi16_MASKmskw_XMMi32_XMMi32_AVX512 | INTRINSIC_XED_IFORM_VPACKSSDW_YMMi16_MASKmskw_YMMi32_MEMi32_AVX512 | INTRINSIC_XED_IFORM_VPACKSSDW_YMMi16_MASKmskw_YMMi32_YMMi32_AVX512 | INTRINSIC_XED_IFORM_VPACKSSDW_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPACKSSDW_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPACKSSDW_ZMMi16_MASKmskw_ZMMi32_MEMi32_AVX512 | INTRINSIC_XED_IFORM_VPACKSSDW_ZMMi16_MASKmskw_ZMMi32_ZMMi32_AVX512 | INTRINSIC_XED_IFORM_VPACKSSWB_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPACKSSWB_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPACKSSWB_XMMi8_MASKmskw_XMMi16_MEMi16_AVX512 | INTRINSIC_XED_IFORM_VPACKSSWB_XMMi8_MASKmskw_XMMi16_XMMi16_AVX512 | INTRINSIC_XED_IFORM_VPACKSSWB_YMMi8_MASKmskw_YMMi16_MEMi16_AVX512 | INTRINSIC_XED_IFORM_VPACKSSWB_YMMi8_MASKmskw_YMMi16_YMMi16_AVX512 | INTRINSIC_XED_IFORM_VPACKSSWB_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPACKSSWB_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPACKSSWB_ZMMi8_MASKmskw_ZMMi16_MEMi16_AVX512 | INTRINSIC_XED_IFORM_VPACKSSWB_ZMMi8_MASKmskw_ZMMi16_ZMMi16_AVX512 | INTRINSIC_XED_IFORM_VPACKUSDW_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPACKUSDW_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPACKUSDW_XMMu16_MASKmskw_XMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPACKUSDW_XMMu16_MASKmskw_XMMu32_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPACKUSDW_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPACKUSDW_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPACKUSDW_YMMu16_MASKmskw_YMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPACKUSDW_YMMu16_MASKmskw_YMMu32_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VPACKUSDW_ZMMu16_MASKmskw_ZMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPACKUSDW_ZMMu16_MASKmskw_ZMMu32_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VPACKUSWB_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPACKUSWB_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPACKUSWB_XMMu8_MASKmskw_XMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPACKUSWB_XMMu8_MASKmskw_XMMu16_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VPACKUSWB_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPACKUSWB_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPACKUSWB_YMMu8_MASKmskw_YMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPACKUSWB_YMMu8_MASKmskw_YMMu16_YMMu16_AVX512 | INTRINSIC_XED_IFORM_VPACKUSWB_ZMMu8_MASKmskw_ZMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPACKUSWB_ZMMu8_MASKmskw_ZMMu16_ZMMu16_AVX512 | INTRINSIC_XED_IFORM_VPADDB_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPADDB_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPADDB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPADDB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 | INTRINSIC_XED_IFORM_VPADDB_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPADDB_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPADDB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPADDB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 | INTRINSIC_XED_IFORM_VPADDB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPADDB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 | INTRINSIC_XED_IFORM_VPADDD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPADDD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPADDD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPADDD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPADDD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPADDD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPADDD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPADDD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VPADDD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPADDD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VPADDQ_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPADDQ_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPADDQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPADDQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPADDQ_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPADDQ_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPADDQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPADDQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VPADDQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPADDQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VPADDSB_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPADDSB_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPADDSB_XMMi8_MASKmskw_XMMi8_MEMi8_AVX512 | INTRINSIC_XED_IFORM_VPADDSB_XMMi8_MASKmskw_XMMi8_XMMi8_AVX512 | INTRINSIC_XED_IFORM_VPADDSB_YMMi8_MASKmskw_YMMi8_MEMi8_AVX512 | INTRINSIC_XED_IFORM_VPADDSB_YMMi8_MASKmskw_YMMi8_YMMi8_AVX512 | INTRINSIC_XED_IFORM_VPADDSB_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPADDSB_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPADDSB_ZMMi8_MASKmskw_ZMMi8_MEMi8_AVX512 | INTRINSIC_XED_IFORM_VPADDSB_ZMMi8_MASKmskw_ZMMi8_ZMMi8_AVX512 | INTRINSIC_XED_IFORM_VPADDSW_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPADDSW_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPADDSW_XMMi16_MASKmskw_XMMi16_MEMi16_AVX512 | INTRINSIC_XED_IFORM_VPADDSW_XMMi16_MASKmskw_XMMi16_XMMi16_AVX512 | INTRINSIC_XED_IFORM_VPADDSW_YMMi16_MASKmskw_YMMi16_MEMi16_AVX512 | INTRINSIC_XED_IFORM_VPADDSW_YMMi16_MASKmskw_YMMi16_YMMi16_AVX512 | INTRINSIC_XED_IFORM_VPADDSW_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPADDSW_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPADDSW_ZMMi16_MASKmskw_ZMMi16_MEMi16_AVX512 | INTRINSIC_XED_IFORM_VPADDSW_ZMMi16_MASKmskw_ZMMi16_ZMMi16_AVX512 | INTRINSIC_XED_IFORM_VPADDUSB_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPADDUSB_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPADDUSB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPADDUSB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 | INTRINSIC_XED_IFORM_VPADDUSB_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPADDUSB_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPADDUSB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPADDUSB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 | INTRINSIC_XED_IFORM_VPADDUSB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPADDUSB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 | INTRINSIC_XED_IFORM_VPADDUSW_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPADDUSW_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPADDUSW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPADDUSW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VPADDUSW_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPADDUSW_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPADDUSW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPADDUSW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 | INTRINSIC_XED_IFORM_VPADDUSW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPADDUSW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 | INTRINSIC_XED_IFORM_VPADDW_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPADDW_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPADDW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPADDW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VPADDW_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPADDW_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPADDW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPADDW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 | INTRINSIC_XED_IFORM_VPADDW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPADDW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 | INTRINSIC_XED_IFORM_VPALIGNR_XMMdq_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_VPALIGNR_XMMdq_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPALIGNR_XMMu8_MASKmskw_XMMu8_MEMu8_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPALIGNR_XMMu8_MASKmskw_XMMu8_XMMu8_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPALIGNR_YMMqq_YMMqq_MEMqq_IMMb | INTRINSIC_XED_IFORM_VPALIGNR_YMMqq_YMMqq_YMMqq_IMMb | INTRINSIC_XED_IFORM_VPALIGNR_YMMu8_MASKmskw_YMMu8_MEMu8_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPALIGNR_YMMu8_MASKmskw_YMMu8_YMMu8_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPALIGNR_ZMMu8_MASKmskw_ZMMu8_MEMu8_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPALIGNR_ZMMu8_MASKmskw_ZMMu8_ZMMu8_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPAND_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPAND_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPAND_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPAND_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPANDD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPANDD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPANDD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPANDD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VPANDD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPANDD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VPANDN_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPANDN_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPANDN_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPANDN_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPANDND_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPANDND_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPANDND_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPANDND_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VPANDND_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPANDND_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VPANDNQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPANDNQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPANDNQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPANDNQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VPANDNQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPANDNQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VPANDQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPANDQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPANDQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPANDQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VPANDQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPANDQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VPAVGB_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPAVGB_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPAVGB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPAVGB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 | INTRINSIC_XED_IFORM_VPAVGB_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPAVGB_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPAVGB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPAVGB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 | INTRINSIC_XED_IFORM_VPAVGB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPAVGB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 | INTRINSIC_XED_IFORM_VPAVGW_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPAVGW_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPAVGW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPAVGW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VPAVGW_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPAVGW_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPAVGW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPAVGW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 | INTRINSIC_XED_IFORM_VPAVGW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPAVGW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 | INTRINSIC_XED_IFORM_VPBLENDD_XMMdq_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_VPBLENDD_XMMdq_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPBLENDD_YMMqq_YMMqq_MEMqq_IMMb | INTRINSIC_XED_IFORM_VPBLENDD_YMMqq_YMMqq_YMMqq_IMMb | INTRINSIC_XED_IFORM_VPBLENDMB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPBLENDMB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 | INTRINSIC_XED_IFORM_VPBLENDMB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPBLENDMB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 | INTRINSIC_XED_IFORM_VPBLENDMB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPBLENDMB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 | INTRINSIC_XED_IFORM_VPBLENDMD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPBLENDMD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPBLENDMD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPBLENDMD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VPBLENDMD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPBLENDMD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VPBLENDMQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPBLENDMQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPBLENDMQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPBLENDMQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VPBLENDMQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPBLENDMQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VPBLENDMW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPBLENDMW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VPBLENDMW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPBLENDMW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 | INTRINSIC_XED_IFORM_VPBLENDMW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPBLENDMW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 | INTRINSIC_XED_IFORM_VPBLENDVB_XMMdq_XMMdq_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VPBLENDVB_XMMdq_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPBLENDVB_YMMqq_YMMqq_MEMqq_YMMqq | INTRINSIC_XED_IFORM_VPBLENDVB_YMMqq_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPBLENDW_XMMdq_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_VPBLENDW_XMMdq_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPBLENDW_YMMqq_YMMqq_MEMqq_IMMb | INTRINSIC_XED_IFORM_VPBLENDW_YMMqq_YMMqq_YMMqq_IMMb | INTRINSIC_XED_IFORM_VPBROADCASTB_XMMdq_MEMb | INTRINSIC_XED_IFORM_VPBROADCASTB_XMMdq_XMMb | INTRINSIC_XED_IFORM_VPBROADCASTB_XMMu8_MASKmskw_GPR32u8_AVX512 | INTRINSIC_XED_IFORM_VPBROADCASTB_XMMu8_MASKmskw_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPBROADCASTB_XMMu8_MASKmskw_XMMu8_AVX512 | INTRINSIC_XED_IFORM_VPBROADCASTB_YMMqq_MEMb | INTRINSIC_XED_IFORM_VPBROADCASTB_YMMqq_XMMb | INTRINSIC_XED_IFORM_VPBROADCASTB_YMMu8_MASKmskw_GPR32u8_AVX512 | INTRINSIC_XED_IFORM_VPBROADCASTB_YMMu8_MASKmskw_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPBROADCASTB_YMMu8_MASKmskw_XMMu8_AVX512 | INTRINSIC_XED_IFORM_VPBROADCASTB_ZMMu8_MASKmskw_GPR32u8_AVX512 | INTRINSIC_XED_IFORM_VPBROADCASTB_ZMMu8_MASKmskw_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPBROADCASTB_ZMMu8_MASKmskw_XMMu8_AVX512 | INTRINSIC_XED_IFORM_VPBROADCASTD_XMMdq_MEMd | INTRINSIC_XED_IFORM_VPBROADCASTD_XMMdq_XMMd | INTRINSIC_XED_IFORM_VPBROADCASTD_XMMu32_MASKmskw_GPR32u32_AVX512 | INTRINSIC_XED_IFORM_VPBROADCASTD_XMMu32_MASKmskw_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPBROADCASTD_XMMu32_MASKmskw_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPBROADCASTD_YMMqq_MEMd | INTRINSIC_XED_IFORM_VPBROADCASTD_YMMqq_XMMd | INTRINSIC_XED_IFORM_VPBROADCASTD_YMMu32_MASKmskw_GPR32u32_AVX512 | INTRINSIC_XED_IFORM_VPBROADCASTD_YMMu32_MASKmskw_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPBROADCASTD_YMMu32_MASKmskw_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPBROADCASTD_ZMMu32_MASKmskw_GPR32u32_AVX512 | INTRINSIC_XED_IFORM_VPBROADCASTD_ZMMu32_MASKmskw_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPBROADCASTD_ZMMu32_MASKmskw_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPBROADCASTMB2Q_XMMu64_MASKu64_AVX512 | INTRINSIC_XED_IFORM_VPBROADCASTMB2Q_YMMu64_MASKu64_AVX512 | INTRINSIC_XED_IFORM_VPBROADCASTMB2Q_ZMMu64_MASKu64_AVX512CD | INTRINSIC_XED_IFORM_VPBROADCASTMW2D_XMMu32_MASKu32_AVX512 | INTRINSIC_XED_IFORM_VPBROADCASTMW2D_YMMu32_MASKu32_AVX512 | INTRINSIC_XED_IFORM_VPBROADCASTMW2D_ZMMu32_MASKu32_AVX512CD | INTRINSIC_XED_IFORM_VPBROADCASTQ_XMMdq_MEMq | INTRINSIC_XED_IFORM_VPBROADCASTQ_XMMdq_XMMq | INTRINSIC_XED_IFORM_VPBROADCASTQ_XMMu64_MASKmskw_GPR64u64_AVX512 | INTRINSIC_XED_IFORM_VPBROADCASTQ_XMMu64_MASKmskw_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPBROADCASTQ_XMMu64_MASKmskw_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPBROADCASTQ_YMMqq_MEMq | INTRINSIC_XED_IFORM_VPBROADCASTQ_YMMqq_XMMq | INTRINSIC_XED_IFORM_VPBROADCASTQ_YMMu64_MASKmskw_GPR64u64_AVX512 | INTRINSIC_XED_IFORM_VPBROADCASTQ_YMMu64_MASKmskw_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPBROADCASTQ_YMMu64_MASKmskw_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPBROADCASTQ_ZMMu64_MASKmskw_GPR64u64_AVX512 | INTRINSIC_XED_IFORM_VPBROADCASTQ_ZMMu64_MASKmskw_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPBROADCASTQ_ZMMu64_MASKmskw_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPBROADCASTW_XMMdq_MEMw | INTRINSIC_XED_IFORM_VPBROADCASTW_XMMdq_XMMw | INTRINSIC_XED_IFORM_VPBROADCASTW_XMMu16_MASKmskw_GPR32u16_AVX512 | INTRINSIC_XED_IFORM_VPBROADCASTW_XMMu16_MASKmskw_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPBROADCASTW_XMMu16_MASKmskw_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VPBROADCASTW_YMMqq_MEMw | INTRINSIC_XED_IFORM_VPBROADCASTW_YMMqq_XMMw | INTRINSIC_XED_IFORM_VPBROADCASTW_YMMu16_MASKmskw_GPR32u16_AVX512 | INTRINSIC_XED_IFORM_VPBROADCASTW_YMMu16_MASKmskw_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPBROADCASTW_YMMu16_MASKmskw_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VPBROADCASTW_ZMMu16_MASKmskw_GPR32u16_AVX512 | INTRINSIC_XED_IFORM_VPBROADCASTW_ZMMu16_MASKmskw_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPBROADCASTW_ZMMu16_MASKmskw_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VPCLMULQDQ_XMMdq_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_VPCLMULQDQ_XMMdq_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPCLMULQDQ_XMMu128_XMMu64_MEMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCLMULQDQ_XMMu128_XMMu64_XMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCLMULQDQ_YMMu128_YMMu64_MEMu64_IMM8 | INTRINSIC_XED_IFORM_VPCLMULQDQ_YMMu128_YMMu64_MEMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCLMULQDQ_YMMu128_YMMu64_YMMu64_IMM8 | INTRINSIC_XED_IFORM_VPCLMULQDQ_YMMu128_YMMu64_YMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCLMULQDQ_ZMMu128_ZMMu64_MEMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCLMULQDQ_ZMMu128_ZMMu64_ZMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCMOV_XMMdq_XMMdq_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VPCMOV_XMMdq_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPCMOV_XMMdq_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPCMOV_YMMqq_YMMqq_MEMqq_YMMqq | INTRINSIC_XED_IFORM_VPCMOV_YMMqq_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPCMOV_YMMqq_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPCMPB_MASKmskw_MASKmskw_XMMi8_MEMi8_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCMPB_MASKmskw_MASKmskw_XMMi8_XMMi8_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCMPB_MASKmskw_MASKmskw_YMMi8_MEMi8_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCMPB_MASKmskw_MASKmskw_YMMi8_YMMi8_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCMPB_MASKmskw_MASKmskw_ZMMi8_MEMi8_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCMPB_MASKmskw_MASKmskw_ZMMi8_ZMMi8_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCMPD_MASKmskw_MASKmskw_XMMi32_MEMi32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCMPD_MASKmskw_MASKmskw_XMMi32_XMMi32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCMPD_MASKmskw_MASKmskw_YMMi32_MEMi32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCMPD_MASKmskw_MASKmskw_YMMi32_YMMi32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCMPD_MASKmskw_MASKmskw_ZMMi32_MEMi32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCMPD_MASKmskw_MASKmskw_ZMMi32_ZMMi32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCMPEQB_MASKmskw_MASKmskw_XMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPCMPEQB_MASKmskw_MASKmskw_XMMu8_XMMu8_AVX512 | INTRINSIC_XED_IFORM_VPCMPEQB_MASKmskw_MASKmskw_YMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPCMPEQB_MASKmskw_MASKmskw_YMMu8_YMMu8_AVX512 | INTRINSIC_XED_IFORM_VPCMPEQB_MASKmskw_MASKmskw_ZMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPCMPEQB_MASKmskw_MASKmskw_ZMMu8_ZMMu8_AVX512 | INTRINSIC_XED_IFORM_VPCMPEQB_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPCMPEQB_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPCMPEQB_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPCMPEQB_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPCMPEQD_MASKmskw_MASKmskw_XMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPCMPEQD_MASKmskw_MASKmskw_XMMu32_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPCMPEQD_MASKmskw_MASKmskw_YMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPCMPEQD_MASKmskw_MASKmskw_YMMu32_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VPCMPEQD_MASKmskw_MASKmskw_ZMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPCMPEQD_MASKmskw_MASKmskw_ZMMu32_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VPCMPEQD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPCMPEQD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPCMPEQD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPCMPEQD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPCMPEQQ_MASKmskw_MASKmskw_XMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPCMPEQQ_MASKmskw_MASKmskw_XMMu64_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPCMPEQQ_MASKmskw_MASKmskw_YMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPCMPEQQ_MASKmskw_MASKmskw_YMMu64_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VPCMPEQQ_MASKmskw_MASKmskw_ZMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPCMPEQQ_MASKmskw_MASKmskw_ZMMu64_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VPCMPEQQ_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPCMPEQQ_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPCMPEQQ_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPCMPEQQ_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPCMPEQW_MASKmskw_MASKmskw_XMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPCMPEQW_MASKmskw_MASKmskw_XMMu16_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VPCMPEQW_MASKmskw_MASKmskw_YMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPCMPEQW_MASKmskw_MASKmskw_YMMu16_YMMu16_AVX512 | INTRINSIC_XED_IFORM_VPCMPEQW_MASKmskw_MASKmskw_ZMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPCMPEQW_MASKmskw_MASKmskw_ZMMu16_ZMMu16_AVX512 | INTRINSIC_XED_IFORM_VPCMPEQW_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPCMPEQW_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPCMPEQW_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPCMPEQW_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPCMPESTRI_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_VPCMPESTRI_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPCMPESTRI64_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_VPCMPESTRI64_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPCMPESTRM_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_VPCMPESTRM_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPCMPESTRM64_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_VPCMPESTRM64_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPCMPGTB_MASKmskw_MASKmskw_XMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPCMPGTB_MASKmskw_MASKmskw_XMMu8_XMMu8_AVX512 | INTRINSIC_XED_IFORM_VPCMPGTB_MASKmskw_MASKmskw_YMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPCMPGTB_MASKmskw_MASKmskw_YMMu8_YMMu8_AVX512 | INTRINSIC_XED_IFORM_VPCMPGTB_MASKmskw_MASKmskw_ZMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPCMPGTB_MASKmskw_MASKmskw_ZMMu8_ZMMu8_AVX512 | INTRINSIC_XED_IFORM_VPCMPGTB_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPCMPGTB_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPCMPGTB_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPCMPGTB_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPCMPGTD_MASKmskw_MASKmskw_XMMi32_MEMi32_AVX512 | INTRINSIC_XED_IFORM_VPCMPGTD_MASKmskw_MASKmskw_XMMi32_XMMi32_AVX512 | INTRINSIC_XED_IFORM_VPCMPGTD_MASKmskw_MASKmskw_YMMi32_MEMi32_AVX512 | INTRINSIC_XED_IFORM_VPCMPGTD_MASKmskw_MASKmskw_YMMi32_YMMi32_AVX512 | INTRINSIC_XED_IFORM_VPCMPGTD_MASKmskw_MASKmskw_ZMMi32_MEMi32_AVX512 | INTRINSIC_XED_IFORM_VPCMPGTD_MASKmskw_MASKmskw_ZMMi32_ZMMi32_AVX512 | INTRINSIC_XED_IFORM_VPCMPGTD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPCMPGTD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPCMPGTD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPCMPGTD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPCMPGTQ_MASKmskw_MASKmskw_XMMi64_MEMi64_AVX512 | INTRINSIC_XED_IFORM_VPCMPGTQ_MASKmskw_MASKmskw_XMMi64_XMMi64_AVX512 | INTRINSIC_XED_IFORM_VPCMPGTQ_MASKmskw_MASKmskw_YMMi64_MEMi64_AVX512 | INTRINSIC_XED_IFORM_VPCMPGTQ_MASKmskw_MASKmskw_YMMi64_YMMi64_AVX512 | INTRINSIC_XED_IFORM_VPCMPGTQ_MASKmskw_MASKmskw_ZMMi64_MEMi64_AVX512 | INTRINSIC_XED_IFORM_VPCMPGTQ_MASKmskw_MASKmskw_ZMMi64_ZMMi64_AVX512 | INTRINSIC_XED_IFORM_VPCMPGTQ_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPCMPGTQ_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPCMPGTQ_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPCMPGTQ_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPCMPGTW_MASKmskw_MASKmskw_XMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPCMPGTW_MASKmskw_MASKmskw_XMMu16_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VPCMPGTW_MASKmskw_MASKmskw_YMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPCMPGTW_MASKmskw_MASKmskw_YMMu16_YMMu16_AVX512 | INTRINSIC_XED_IFORM_VPCMPGTW_MASKmskw_MASKmskw_ZMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPCMPGTW_MASKmskw_MASKmskw_ZMMu16_ZMMu16_AVX512 | INTRINSIC_XED_IFORM_VPCMPGTW_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPCMPGTW_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPCMPGTW_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPCMPGTW_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPCMPISTRI_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_VPCMPISTRI_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPCMPISTRI64_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_VPCMPISTRI64_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPCMPISTRM_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_VPCMPISTRM_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPCMPQ_MASKmskw_MASKmskw_XMMi64_MEMi64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCMPQ_MASKmskw_MASKmskw_XMMi64_XMMi64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCMPQ_MASKmskw_MASKmskw_YMMi64_MEMi64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCMPQ_MASKmskw_MASKmskw_YMMi64_YMMi64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCMPQ_MASKmskw_MASKmskw_ZMMi64_MEMi64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCMPQ_MASKmskw_MASKmskw_ZMMi64_ZMMi64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCMPUB_MASKmskw_MASKmskw_XMMu8_MEMu8_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCMPUB_MASKmskw_MASKmskw_XMMu8_XMMu8_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCMPUB_MASKmskw_MASKmskw_YMMu8_MEMu8_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCMPUB_MASKmskw_MASKmskw_YMMu8_YMMu8_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCMPUB_MASKmskw_MASKmskw_ZMMu8_MEMu8_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCMPUB_MASKmskw_MASKmskw_ZMMu8_ZMMu8_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCMPUD_MASKmskw_MASKmskw_XMMu32_MEMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCMPUD_MASKmskw_MASKmskw_XMMu32_XMMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCMPUD_MASKmskw_MASKmskw_YMMu32_MEMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCMPUD_MASKmskw_MASKmskw_YMMu32_YMMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCMPUD_MASKmskw_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCMPUD_MASKmskw_MASKmskw_ZMMu32_ZMMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCMPUQ_MASKmskw_MASKmskw_XMMu64_MEMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCMPUQ_MASKmskw_MASKmskw_XMMu64_XMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCMPUQ_MASKmskw_MASKmskw_YMMu64_MEMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCMPUQ_MASKmskw_MASKmskw_YMMu64_YMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCMPUQ_MASKmskw_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCMPUQ_MASKmskw_MASKmskw_ZMMu64_ZMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCMPUW_MASKmskw_MASKmskw_XMMu16_MEMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCMPUW_MASKmskw_MASKmskw_XMMu16_XMMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCMPUW_MASKmskw_MASKmskw_YMMu16_MEMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCMPUW_MASKmskw_MASKmskw_YMMu16_YMMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCMPUW_MASKmskw_MASKmskw_ZMMu16_MEMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCMPUW_MASKmskw_MASKmskw_ZMMu16_ZMMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCMPW_MASKmskw_MASKmskw_XMMi16_MEMi16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCMPW_MASKmskw_MASKmskw_XMMi16_XMMi16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCMPW_MASKmskw_MASKmskw_YMMi16_MEMi16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCMPW_MASKmskw_MASKmskw_YMMi16_YMMi16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCMPW_MASKmskw_MASKmskw_ZMMi16_MEMi16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCMPW_MASKmskw_MASKmskw_ZMMi16_ZMMi16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPCOMB_XMMdq_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_VPCOMB_XMMdq_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPCOMD_XMMdq_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_VPCOMD_XMMdq_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPCOMPRESSB_MEMu8_MASKmskw_XMMu8_AVX512 | INTRINSIC_XED_IFORM_VPCOMPRESSB_MEMu8_MASKmskw_YMMu8_AVX512 | INTRINSIC_XED_IFORM_VPCOMPRESSB_MEMu8_MASKmskw_ZMMu8_AVX512 | INTRINSIC_XED_IFORM_VPCOMPRESSB_XMMu8_MASKmskw_XMMu8_AVX512 | INTRINSIC_XED_IFORM_VPCOMPRESSB_YMMu8_MASKmskw_YMMu8_AVX512 | INTRINSIC_XED_IFORM_VPCOMPRESSB_ZMMu8_MASKmskw_ZMMu8_AVX512 | INTRINSIC_XED_IFORM_VPCOMPRESSD_MEMu32_MASKmskw_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPCOMPRESSD_MEMu32_MASKmskw_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VPCOMPRESSD_MEMu32_MASKmskw_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VPCOMPRESSD_XMMu32_MASKmskw_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPCOMPRESSD_YMMu32_MASKmskw_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VPCOMPRESSD_ZMMu32_MASKmskw_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VPCOMPRESSQ_MEMu64_MASKmskw_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPCOMPRESSQ_MEMu64_MASKmskw_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VPCOMPRESSQ_MEMu64_MASKmskw_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VPCOMPRESSQ_XMMu64_MASKmskw_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPCOMPRESSQ_YMMu64_MASKmskw_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VPCOMPRESSQ_ZMMu64_MASKmskw_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VPCOMPRESSW_MEMu16_MASKmskw_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VPCOMPRESSW_MEMu16_MASKmskw_YMMu16_AVX512 | INTRINSIC_XED_IFORM_VPCOMPRESSW_MEMu16_MASKmskw_ZMMu16_AVX512 | INTRINSIC_XED_IFORM_VPCOMPRESSW_XMMu16_MASKmskw_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VPCOMPRESSW_YMMu16_MASKmskw_YMMu16_AVX512 | INTRINSIC_XED_IFORM_VPCOMPRESSW_ZMMu16_MASKmskw_ZMMu16_AVX512 | INTRINSIC_XED_IFORM_VPCOMQ_XMMdq_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_VPCOMQ_XMMdq_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPCOMUB_XMMdq_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_VPCOMUB_XMMdq_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPCOMUD_XMMdq_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_VPCOMUD_XMMdq_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPCOMUQ_XMMdq_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_VPCOMUQ_XMMdq_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPCOMUW_XMMdq_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_VPCOMUW_XMMdq_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPCOMW_XMMdq_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_VPCOMW_XMMdq_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPCONFLICTD_XMMu32_MASKmskw_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPCONFLICTD_XMMu32_MASKmskw_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPCONFLICTD_YMMu32_MASKmskw_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPCONFLICTD_YMMu32_MASKmskw_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VPCONFLICTD_ZMMu32_MASKmskw_MEMu32_AVX512CD | INTRINSIC_XED_IFORM_VPCONFLICTD_ZMMu32_MASKmskw_ZMMu32_AVX512CD | INTRINSIC_XED_IFORM_VPCONFLICTQ_XMMu64_MASKmskw_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPCONFLICTQ_XMMu64_MASKmskw_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPCONFLICTQ_YMMu64_MASKmskw_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPCONFLICTQ_YMMu64_MASKmskw_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VPCONFLICTQ_ZMMu64_MASKmskw_MEMu64_AVX512CD | INTRINSIC_XED_IFORM_VPCONFLICTQ_ZMMu64_MASKmskw_ZMMu64_AVX512CD | INTRINSIC_XED_IFORM_VPDPBSSD_XMMi32_XMM4i8_MEM4i8 | INTRINSIC_XED_IFORM_VPDPBSSD_XMMi32_XMM4i8_XMM4i8 | INTRINSIC_XED_IFORM_VPDPBSSD_YMMi32_YMM4i8_MEM4i8 | INTRINSIC_XED_IFORM_VPDPBSSD_YMMi32_YMM4i8_YMM4i8 | INTRINSIC_XED_IFORM_VPDPBSSDS_XMMi32_XMM4i8_MEM4i8 | INTRINSIC_XED_IFORM_VPDPBSSDS_XMMi32_XMM4i8_XMM4i8 | INTRINSIC_XED_IFORM_VPDPBSSDS_YMMi32_YMM4i8_MEM4i8 | INTRINSIC_XED_IFORM_VPDPBSSDS_YMMi32_YMM4i8_YMM4i8 | INTRINSIC_XED_IFORM_VPDPBSUD_XMMi32_XMM4i8_MEM4u8 | INTRINSIC_XED_IFORM_VPDPBSUD_XMMi32_XMM4i8_XMM4u8 | INTRINSIC_XED_IFORM_VPDPBSUD_YMMi32_YMM4i8_MEM4u8 | INTRINSIC_XED_IFORM_VPDPBSUD_YMMi32_YMM4i8_YMM4u8 | INTRINSIC_XED_IFORM_VPDPBSUDS_XMMi32_XMM4i8_MEM4u8 | INTRINSIC_XED_IFORM_VPDPBSUDS_XMMi32_XMM4i8_XMM4u8 | INTRINSIC_XED_IFORM_VPDPBSUDS_YMMi32_YMM4i8_MEM4u8 | INTRINSIC_XED_IFORM_VPDPBSUDS_YMMi32_YMM4i8_YMM4u8 | INTRINSIC_XED_IFORM_VPDPBUSD_XMMi32_MASKmskw_XMMu8_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPDPBUSD_XMMi32_MASKmskw_XMMu8_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPDPBUSD_XMMi32_XMMu32_MEMu32 | INTRINSIC_XED_IFORM_VPDPBUSD_XMMi32_XMMu32_XMMu32 | INTRINSIC_XED_IFORM_VPDPBUSD_YMMi32_MASKmskw_YMMu8_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPDPBUSD_YMMi32_MASKmskw_YMMu8_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VPDPBUSD_YMMi32_YMMu32_MEMu32 | INTRINSIC_XED_IFORM_VPDPBUSD_YMMi32_YMMu32_YMMu32 | INTRINSIC_XED_IFORM_VPDPBUSD_ZMMi32_MASKmskw_ZMMu8_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPDPBUSD_ZMMi32_MASKmskw_ZMMu8_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VPDPBUSDS_XMMi32_MASKmskw_XMMu8_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPDPBUSDS_XMMi32_MASKmskw_XMMu8_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPDPBUSDS_XMMi32_XMMu32_MEMu32 | INTRINSIC_XED_IFORM_VPDPBUSDS_XMMi32_XMMu32_XMMu32 | INTRINSIC_XED_IFORM_VPDPBUSDS_YMMi32_MASKmskw_YMMu8_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPDPBUSDS_YMMi32_MASKmskw_YMMu8_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VPDPBUSDS_YMMi32_YMMu32_MEMu32 | INTRINSIC_XED_IFORM_VPDPBUSDS_YMMi32_YMMu32_YMMu32 | INTRINSIC_XED_IFORM_VPDPBUSDS_ZMMi32_MASKmskw_ZMMu8_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPDPBUSDS_ZMMi32_MASKmskw_ZMMu8_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VPDPBUUD_XMMu32_XMM4u8_MEM4u8 | INTRINSIC_XED_IFORM_VPDPBUUD_XMMu32_XMM4u8_XMM4u8 | INTRINSIC_XED_IFORM_VPDPBUUD_YMMu32_YMM4u8_MEM4u8 | INTRINSIC_XED_IFORM_VPDPBUUD_YMMu32_YMM4u8_YMM4u8 | INTRINSIC_XED_IFORM_VPDPBUUDS_XMMu32_XMM4u8_MEM4u8 | INTRINSIC_XED_IFORM_VPDPBUUDS_XMMu32_XMM4u8_XMM4u8 | INTRINSIC_XED_IFORM_VPDPBUUDS_YMMu32_YMM4u8_MEM4u8 | INTRINSIC_XED_IFORM_VPDPBUUDS_YMMu32_YMM4u8_YMM4u8 | INTRINSIC_XED_IFORM_VPDPWSSD_XMMi32_MASKmskw_XMMi16_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPDPWSSD_XMMi32_MASKmskw_XMMi16_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPDPWSSD_XMMi32_XMMu32_MEMu32 | INTRINSIC_XED_IFORM_VPDPWSSD_XMMi32_XMMu32_XMMu32 | INTRINSIC_XED_IFORM_VPDPWSSD_YMMi32_MASKmskw_YMMi16_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPDPWSSD_YMMi32_MASKmskw_YMMi16_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VPDPWSSD_YMMi32_YMMu32_MEMu32 | INTRINSIC_XED_IFORM_VPDPWSSD_YMMi32_YMMu32_YMMu32 | INTRINSIC_XED_IFORM_VPDPWSSD_ZMMi32_MASKmskw_ZMMi16_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPDPWSSD_ZMMi32_MASKmskw_ZMMi16_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VPDPWSSDS_XMMi32_MASKmskw_XMMi16_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPDPWSSDS_XMMi32_MASKmskw_XMMi16_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPDPWSSDS_XMMi32_XMMu32_MEMu32 | INTRINSIC_XED_IFORM_VPDPWSSDS_XMMi32_XMMu32_XMMu32 | INTRINSIC_XED_IFORM_VPDPWSSDS_YMMi32_MASKmskw_YMMi16_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPDPWSSDS_YMMi32_MASKmskw_YMMi16_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VPDPWSSDS_YMMi32_YMMu32_MEMu32 | INTRINSIC_XED_IFORM_VPDPWSSDS_YMMi32_YMMu32_YMMu32 | INTRINSIC_XED_IFORM_VPDPWSSDS_ZMMi32_MASKmskw_ZMMi16_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPDPWSSDS_ZMMi32_MASKmskw_ZMMi16_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VPDPWSUD_XMMi32_XMM2i16_MEM2u16 | INTRINSIC_XED_IFORM_VPDPWSUD_XMMi32_XMM2i16_XMM2u16 | INTRINSIC_XED_IFORM_VPDPWSUD_YMMi32_YMM2i16_MEM2u16 | INTRINSIC_XED_IFORM_VPDPWSUD_YMMi32_YMM2i16_YMM2u16 | INTRINSIC_XED_IFORM_VPDPWSUDS_XMMi32_XMM2i16_MEM2u16 | INTRINSIC_XED_IFORM_VPDPWSUDS_XMMi32_XMM2i16_XMM2u16 | INTRINSIC_XED_IFORM_VPDPWSUDS_YMMi32_YMM2i16_MEM2u16 | INTRINSIC_XED_IFORM_VPDPWSUDS_YMMi32_YMM2i16_YMM2u16 | INTRINSIC_XED_IFORM_VPDPWUSD_XMMi32_XMM2u16_MEM2i16 | INTRINSIC_XED_IFORM_VPDPWUSD_XMMi32_XMM2u16_XMM2i16 | INTRINSIC_XED_IFORM_VPDPWUSD_YMMi32_YMM2u16_MEM2i16 | INTRINSIC_XED_IFORM_VPDPWUSD_YMMi32_YMM2u16_YMM2i16 | INTRINSIC_XED_IFORM_VPDPWUSDS_XMMi32_XMM2u16_MEM2i16 | INTRINSIC_XED_IFORM_VPDPWUSDS_XMMi32_XMM2u16_XMM2i16 | INTRINSIC_XED_IFORM_VPDPWUSDS_YMMi32_YMM2u16_MEM2i16 | INTRINSIC_XED_IFORM_VPDPWUSDS_YMMi32_YMM2u16_YMM2i16 | INTRINSIC_XED_IFORM_VPDPWUUD_XMMu32_XMM2u16_MEM2u16 | INTRINSIC_XED_IFORM_VPDPWUUD_XMMu32_XMM2u16_XMM2u16 | INTRINSIC_XED_IFORM_VPDPWUUD_YMMu32_YMM2u16_MEM2u16 | INTRINSIC_XED_IFORM_VPDPWUUD_YMMu32_YMM2u16_YMM2u16 | INTRINSIC_XED_IFORM_VPDPWUUDS_XMMu32_XMM2u16_MEM2u16 | INTRINSIC_XED_IFORM_VPDPWUUDS_XMMu32_XMM2u16_XMM2u16 | INTRINSIC_XED_IFORM_VPDPWUUDS_YMMu32_YMM2u16_MEM2u16 | INTRINSIC_XED_IFORM_VPDPWUUDS_YMMu32_YMM2u16_YMM2u16 | INTRINSIC_XED_IFORM_VPERM2F128_YMMqq_YMMqq_MEMqq_IMMb | INTRINSIC_XED_IFORM_VPERM2F128_YMMqq_YMMqq_YMMqq_IMMb | INTRINSIC_XED_IFORM_VPERM2I128_YMMqq_YMMqq_MEMqq_IMMb | INTRINSIC_XED_IFORM_VPERM2I128_YMMqq_YMMqq_YMMqq_IMMb | INTRINSIC_XED_IFORM_VPERMB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPERMB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 | INTRINSIC_XED_IFORM_VPERMB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPERMB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 | INTRINSIC_XED_IFORM_VPERMB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPERMB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 | INTRINSIC_XED_IFORM_VPERMD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPERMD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPERMD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPERMD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VPERMD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPERMD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VPERMI2B_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPERMI2B_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 | INTRINSIC_XED_IFORM_VPERMI2B_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPERMI2B_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 | INTRINSIC_XED_IFORM_VPERMI2B_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPERMI2B_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 | INTRINSIC_XED_IFORM_VPERMI2D_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPERMI2D_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPERMI2D_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPERMI2D_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VPERMI2D_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPERMI2D_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VPERMI2PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VPERMI2PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VPERMI2PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VPERMI2PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VPERMI2PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VPERMI2PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VPERMI2PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VPERMI2PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VPERMI2PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VPERMI2PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VPERMI2PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VPERMI2PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VPERMI2Q_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPERMI2Q_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPERMI2Q_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPERMI2Q_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VPERMI2Q_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPERMI2Q_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VPERMI2W_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPERMI2W_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VPERMI2W_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPERMI2W_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 | INTRINSIC_XED_IFORM_VPERMI2W_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPERMI2W_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 | INTRINSIC_XED_IFORM_VPERMIL2PD_XMMdq_XMMdq_MEMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPERMIL2PD_XMMdq_XMMdq_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_VPERMIL2PD_XMMdq_XMMdq_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPERMIL2PD_YMMqq_YMMqq_MEMqq_YMMqq_IMMb | INTRINSIC_XED_IFORM_VPERMIL2PD_YMMqq_YMMqq_YMMqq_MEMqq_IMMb | INTRINSIC_XED_IFORM_VPERMIL2PD_YMMqq_YMMqq_YMMqq_YMMqq_IMMb | INTRINSIC_XED_IFORM_VPERMIL2PS_XMMdq_XMMdq_MEMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPERMIL2PS_XMMdq_XMMdq_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_VPERMIL2PS_XMMdq_XMMdq_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPERMIL2PS_YMMqq_YMMqq_MEMqq_YMMqq_IMMb | INTRINSIC_XED_IFORM_VPERMIL2PS_YMMqq_YMMqq_YMMqq_MEMqq_IMMb | INTRINSIC_XED_IFORM_VPERMIL2PS_YMMqq_YMMqq_YMMqq_YMMqq_IMMb | INTRINSIC_XED_IFORM_VPERMILPD_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_VPERMILPD_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPERMILPD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPERMILPD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPERMILPD_XMMf64_MASKmskw_MEMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPERMILPD_XMMf64_MASKmskw_XMMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPERMILPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VPERMILPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VPERMILPD_YMMf64_MASKmskw_MEMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPERMILPD_YMMf64_MASKmskw_YMMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPERMILPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VPERMILPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VPERMILPD_YMMqq_MEMqq_IMMb | INTRINSIC_XED_IFORM_VPERMILPD_YMMqq_YMMqq_IMMb | INTRINSIC_XED_IFORM_VPERMILPD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPERMILPD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPERMILPD_ZMMf64_MASKmskw_MEMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPERMILPD_ZMMf64_MASKmskw_ZMMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPERMILPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VPERMILPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VPERMILPS_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_VPERMILPS_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPERMILPS_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPERMILPS_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPERMILPS_XMMf32_MASKmskw_MEMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPERMILPS_XMMf32_MASKmskw_XMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPERMILPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VPERMILPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VPERMILPS_YMMf32_MASKmskw_MEMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPERMILPS_YMMf32_MASKmskw_YMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPERMILPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VPERMILPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VPERMILPS_YMMqq_MEMqq_IMMb | INTRINSIC_XED_IFORM_VPERMILPS_YMMqq_YMMqq_IMMb | INTRINSIC_XED_IFORM_VPERMILPS_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPERMILPS_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPERMILPS_ZMMf32_MASKmskw_MEMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPERMILPS_ZMMf32_MASKmskw_ZMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPERMILPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VPERMILPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VPERMPD_YMMf64_MASKmskw_MEMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPERMPD_YMMf64_MASKmskw_YMMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPERMPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VPERMPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VPERMPD_YMMqq_MEMqq_IMMb | INTRINSIC_XED_IFORM_VPERMPD_YMMqq_YMMqq_IMMb | INTRINSIC_XED_IFORM_VPERMPD_ZMMf64_MASKmskw_MEMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPERMPD_ZMMf64_MASKmskw_ZMMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPERMPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VPERMPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VPERMPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VPERMPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VPERMPS_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPERMPS_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPERMPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VPERMPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VPERMQ_YMMqq_MEMqq_IMMb | INTRINSIC_XED_IFORM_VPERMQ_YMMqq_YMMqq_IMMb | INTRINSIC_XED_IFORM_VPERMQ_YMMu64_MASKmskw_MEMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPERMQ_YMMu64_MASKmskw_YMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPERMQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPERMQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VPERMQ_ZMMu64_MASKmskw_MEMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPERMQ_ZMMu64_MASKmskw_ZMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPERMQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPERMQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VPERMT2B_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPERMT2B_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 | INTRINSIC_XED_IFORM_VPERMT2B_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPERMT2B_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 | INTRINSIC_XED_IFORM_VPERMT2B_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPERMT2B_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 | INTRINSIC_XED_IFORM_VPERMT2D_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPERMT2D_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPERMT2D_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPERMT2D_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VPERMT2D_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPERMT2D_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VPERMT2PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VPERMT2PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VPERMT2PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VPERMT2PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VPERMT2PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VPERMT2PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VPERMT2PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VPERMT2PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VPERMT2PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VPERMT2PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VPERMT2PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VPERMT2PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VPERMT2Q_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPERMT2Q_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPERMT2Q_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPERMT2Q_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VPERMT2Q_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPERMT2Q_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VPERMT2W_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPERMT2W_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VPERMT2W_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPERMT2W_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 | INTRINSIC_XED_IFORM_VPERMT2W_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPERMT2W_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 | INTRINSIC_XED_IFORM_VPERMW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPERMW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VPERMW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPERMW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 | INTRINSIC_XED_IFORM_VPERMW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPERMW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 | INTRINSIC_XED_IFORM_VPEXPANDB_XMMu8_MASKmskw_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPEXPANDB_XMMu8_MASKmskw_XMMu8_AVX512 | INTRINSIC_XED_IFORM_VPEXPANDB_YMMu8_MASKmskw_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPEXPANDB_YMMu8_MASKmskw_YMMu8_AVX512 | INTRINSIC_XED_IFORM_VPEXPANDB_ZMMu8_MASKmskw_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPEXPANDB_ZMMu8_MASKmskw_ZMMu8_AVX512 | INTRINSIC_XED_IFORM_VPEXPANDD_XMMu32_MASKmskw_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPEXPANDD_XMMu32_MASKmskw_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPEXPANDD_YMMu32_MASKmskw_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPEXPANDD_YMMu32_MASKmskw_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VPEXPANDD_ZMMu32_MASKmskw_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPEXPANDD_ZMMu32_MASKmskw_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VPEXPANDQ_XMMu64_MASKmskw_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPEXPANDQ_XMMu64_MASKmskw_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPEXPANDQ_YMMu64_MASKmskw_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPEXPANDQ_YMMu64_MASKmskw_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VPEXPANDQ_ZMMu64_MASKmskw_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPEXPANDQ_ZMMu64_MASKmskw_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VPEXPANDW_XMMu16_MASKmskw_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPEXPANDW_XMMu16_MASKmskw_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VPEXPANDW_YMMu16_MASKmskw_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPEXPANDW_YMMu16_MASKmskw_YMMu16_AVX512 | INTRINSIC_XED_IFORM_VPEXPANDW_ZMMu16_MASKmskw_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPEXPANDW_ZMMu16_MASKmskw_ZMMu16_AVX512 | INTRINSIC_XED_IFORM_VPEXTRB_GPR32d_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPEXTRB_GPR32u8_XMMu8_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPEXTRB_MEMb_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPEXTRB_MEMu8_XMMu8_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPEXTRD_GPR32d_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPEXTRD_GPR32u32_XMMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPEXTRD_MEMd_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPEXTRD_MEMu32_XMMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPEXTRQ_GPR64q_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPEXTRQ_GPR64u64_XMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPEXTRQ_MEMq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPEXTRQ_MEMu64_XMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPEXTRW_GPR32d_XMMdq_IMMb_15 | INTRINSIC_XED_IFORM_VPEXTRW_GPR32d_XMMdq_IMMb_C5 | INTRINSIC_XED_IFORM_VPEXTRW_GPR32u16_XMMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPEXTRW_MEMu16_XMMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPEXTRW_MEMw_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPEXTRW_GPR32u16_XMMu16_IMM8_AVX512_C5 | INTRINSIC_XED_IFORM_VPGATHERDD_XMMu32_MASKmskw_MEMu32_AVX512_VL128 | INTRINSIC_XED_IFORM_VPGATHERDD_XMMu32_MEMd_XMMi32_VL128 | INTRINSIC_XED_IFORM_VPGATHERDD_YMMu32_MASKmskw_MEMu32_AVX512_VL256 | INTRINSIC_XED_IFORM_VPGATHERDD_YMMu32_MEMd_YMMi32_VL256 | INTRINSIC_XED_IFORM_VPGATHERDD_ZMMu32_MASKmskw_MEMu32_AVX512_VL512 | INTRINSIC_XED_IFORM_VPGATHERDQ_XMMu64_MASKmskw_MEMu64_AVX512_VL128 | INTRINSIC_XED_IFORM_VPGATHERDQ_XMMu64_MEMq_XMMi64_VL128 | INTRINSIC_XED_IFORM_VPGATHERDQ_YMMu64_MASKmskw_MEMu64_AVX512_VL256 | INTRINSIC_XED_IFORM_VPGATHERDQ_YMMu64_MEMq_YMMi64_VL256 | INTRINSIC_XED_IFORM_VPGATHERDQ_ZMMu64_MASKmskw_MEMu64_AVX512_VL512 | INTRINSIC_XED_IFORM_VPGATHERQD_XMMu32_MASKmskw_MEMu32_AVX512_VL128 | INTRINSIC_XED_IFORM_VPGATHERQD_XMMu32_MASKmskw_MEMu32_AVX512_VL256 | INTRINSIC_XED_IFORM_VPGATHERQD_XMMu32_MEMd_XMMi32_VL128 | INTRINSIC_XED_IFORM_VPGATHERQD_XMMu32_MEMd_XMMi32_VL256 | INTRINSIC_XED_IFORM_VPGATHERQD_YMMu32_MASKmskw_MEMu32_AVX512_VL512 | INTRINSIC_XED_IFORM_VPGATHERQQ_XMMu64_MASKmskw_MEMu64_AVX512_VL128 | INTRINSIC_XED_IFORM_VPGATHERQQ_XMMu64_MEMq_XMMi64_VL128 | INTRINSIC_XED_IFORM_VPGATHERQQ_YMMu64_MASKmskw_MEMu64_AVX512_VL256 | INTRINSIC_XED_IFORM_VPGATHERQQ_YMMu64_MEMq_YMMi64_VL256 | INTRINSIC_XED_IFORM_VPGATHERQQ_ZMMu64_MASKmskw_MEMu64_AVX512_VL512 | INTRINSIC_XED_IFORM_VPHADDBD_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPHADDBD_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPHADDBQ_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPHADDBQ_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPHADDBW_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPHADDBW_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPHADDD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPHADDD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPHADDD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPHADDD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPHADDDQ_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPHADDDQ_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPHADDSW_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPHADDSW_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPHADDSW_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPHADDSW_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPHADDUBD_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPHADDUBD_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPHADDUBQ_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPHADDUBQ_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPHADDUBW_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPHADDUBW_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPHADDUDQ_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPHADDUDQ_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPHADDUWD_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPHADDUWD_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPHADDUWQ_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPHADDUWQ_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPHADDW_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPHADDW_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPHADDW_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPHADDW_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPHADDWD_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPHADDWD_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPHADDWQ_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPHADDWQ_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPHMINPOSUW_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPHMINPOSUW_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPHSUBBW_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPHSUBBW_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPHSUBD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPHSUBD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPHSUBD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPHSUBD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPHSUBDQ_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPHSUBDQ_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPHSUBSW_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPHSUBSW_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPHSUBSW_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPHSUBSW_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPHSUBW_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPHSUBW_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPHSUBW_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPHSUBW_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPHSUBWD_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPHSUBWD_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPINSRB_XMMdq_XMMdq_GPR32d_IMMb | INTRINSIC_XED_IFORM_VPINSRB_XMMdq_XMMdq_MEMb_IMMb | INTRINSIC_XED_IFORM_VPINSRB_XMMu8_XMMu8_GPR32u8_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPINSRB_XMMu8_XMMu8_MEMu8_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPINSRD_XMMdq_XMMdq_GPR32d_IMMb | INTRINSIC_XED_IFORM_VPINSRD_XMMdq_XMMdq_MEMd_IMMb | INTRINSIC_XED_IFORM_VPINSRD_XMMu32_XMMu32_GPR32u32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPINSRD_XMMu32_XMMu32_MEMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPINSRQ_XMMdq_XMMdq_GPR64q_IMMb | INTRINSIC_XED_IFORM_VPINSRQ_XMMdq_XMMdq_MEMq_IMMb | INTRINSIC_XED_IFORM_VPINSRQ_XMMu64_XMMu64_GPR64u64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPINSRQ_XMMu64_XMMu64_MEMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPINSRW_XMMdq_XMMdq_GPR32d_IMMb | INTRINSIC_XED_IFORM_VPINSRW_XMMdq_XMMdq_MEMw_IMMb | INTRINSIC_XED_IFORM_VPINSRW_XMMu16_XMMu16_GPR32u16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPINSRW_XMMu16_XMMu16_MEMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPLZCNTD_XMMu32_MASKmskw_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPLZCNTD_XMMu32_MASKmskw_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPLZCNTD_YMMu32_MASKmskw_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPLZCNTD_YMMu32_MASKmskw_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VPLZCNTD_ZMMu32_MASKmskw_MEMu32_AVX512CD | INTRINSIC_XED_IFORM_VPLZCNTD_ZMMu32_MASKmskw_ZMMu32_AVX512CD | INTRINSIC_XED_IFORM_VPLZCNTQ_XMMu64_MASKmskw_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPLZCNTQ_XMMu64_MASKmskw_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPLZCNTQ_YMMu64_MASKmskw_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPLZCNTQ_YMMu64_MASKmskw_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VPLZCNTQ_ZMMu64_MASKmskw_MEMu64_AVX512CD | INTRINSIC_XED_IFORM_VPLZCNTQ_ZMMu64_MASKmskw_ZMMu64_AVX512CD | INTRINSIC_XED_IFORM_VPMACSDD_XMMdq_XMMdq_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VPMACSDD_XMMdq_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPMACSDQH_XMMdq_XMMdq_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VPMACSDQH_XMMdq_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPMACSDQL_XMMdq_XMMdq_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VPMACSDQL_XMMdq_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPMACSSDD_XMMdq_XMMdq_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VPMACSSDD_XMMdq_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPMACSSDQH_XMMdq_XMMdq_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VPMACSSDQH_XMMdq_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPMACSSDQL_XMMdq_XMMdq_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VPMACSSDQL_XMMdq_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPMACSSWD_XMMdq_XMMdq_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VPMACSSWD_XMMdq_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPMACSSWW_XMMdq_XMMdq_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VPMACSSWW_XMMdq_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPMACSWD_XMMdq_XMMdq_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VPMACSWD_XMMdq_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPMACSWW_XMMdq_XMMdq_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VPMACSWW_XMMdq_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPMADCSSWD_XMMdq_XMMdq_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VPMADCSSWD_XMMdq_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPMADCSWD_XMMdq_XMMdq_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VPMADCSWD_XMMdq_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPMADD52HUQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPMADD52HUQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMADD52HUQ_XMMu64_XMMu64_MEMu64 | INTRINSIC_XED_IFORM_VPMADD52HUQ_XMMu64_XMMu64_XMMu64 | INTRINSIC_XED_IFORM_VPMADD52HUQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPMADD52HUQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMADD52HUQ_YMMu64_YMMu64_MEMu64 | INTRINSIC_XED_IFORM_VPMADD52HUQ_YMMu64_YMMu64_YMMu64 | INTRINSIC_XED_IFORM_VPMADD52HUQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPMADD52HUQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMADD52LUQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPMADD52LUQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMADD52LUQ_XMMu64_XMMu64_MEMu64 | INTRINSIC_XED_IFORM_VPMADD52LUQ_XMMu64_XMMu64_XMMu64 | INTRINSIC_XED_IFORM_VPMADD52LUQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPMADD52LUQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMADD52LUQ_YMMu64_YMMu64_MEMu64 | INTRINSIC_XED_IFORM_VPMADD52LUQ_YMMu64_YMMu64_YMMu64 | INTRINSIC_XED_IFORM_VPMADD52LUQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPMADD52LUQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMADDUBSW_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPMADDUBSW_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPMADDUBSW_XMMi16_MASKmskw_XMMi16_MEMi16_AVX512 | INTRINSIC_XED_IFORM_VPMADDUBSW_XMMi16_MASKmskw_XMMi16_XMMi16_AVX512 | INTRINSIC_XED_IFORM_VPMADDUBSW_YMMi16_MASKmskw_YMMi16_MEMi16_AVX512 | INTRINSIC_XED_IFORM_VPMADDUBSW_YMMi16_MASKmskw_YMMi16_YMMi16_AVX512 | INTRINSIC_XED_IFORM_VPMADDUBSW_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPMADDUBSW_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPMADDUBSW_ZMMi16_MASKmskw_ZMMi16_MEMi16_AVX512 | INTRINSIC_XED_IFORM_VPMADDUBSW_ZMMi16_MASKmskw_ZMMi16_ZMMi16_AVX512 | INTRINSIC_XED_IFORM_VPMADDWD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPMADDWD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPMADDWD_XMMi32_MASKmskw_XMMi16_MEMi16_AVX512 | INTRINSIC_XED_IFORM_VPMADDWD_XMMi32_MASKmskw_XMMi16_XMMi16_AVX512 | INTRINSIC_XED_IFORM_VPMADDWD_YMMi32_MASKmskw_YMMi16_MEMi16_AVX512 | INTRINSIC_XED_IFORM_VPMADDWD_YMMi32_MASKmskw_YMMi16_YMMi16_AVX512 | INTRINSIC_XED_IFORM_VPMADDWD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPMADDWD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPMADDWD_ZMMi32_MASKmskw_ZMMi16_MEMi16_AVX512 | INTRINSIC_XED_IFORM_VPMADDWD_ZMMi32_MASKmskw_ZMMi16_ZMMi16_AVX512 | INTRINSIC_XED_IFORM_VPMASKMOVD_MEMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPMASKMOVD_MEMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPMASKMOVD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPMASKMOVD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPMASKMOVQ_MEMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPMASKMOVQ_MEMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPMASKMOVQ_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPMASKMOVQ_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPMAXSB_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPMAXSB_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPMAXSB_XMMi8_MASKmskw_XMMi8_MEMi8_AVX512 | INTRINSIC_XED_IFORM_VPMAXSB_XMMi8_MASKmskw_XMMi8_XMMi8_AVX512 | INTRINSIC_XED_IFORM_VPMAXSB_YMMi8_MASKmskw_YMMi8_MEMi8_AVX512 | INTRINSIC_XED_IFORM_VPMAXSB_YMMi8_MASKmskw_YMMi8_YMMi8_AVX512 | INTRINSIC_XED_IFORM_VPMAXSB_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPMAXSB_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPMAXSB_ZMMi8_MASKmskw_ZMMi8_MEMi8_AVX512 | INTRINSIC_XED_IFORM_VPMAXSB_ZMMi8_MASKmskw_ZMMi8_ZMMi8_AVX512 | INTRINSIC_XED_IFORM_VPMAXSD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPMAXSD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPMAXSD_XMMi32_MASKmskw_XMMi32_MEMi32_AVX512 | INTRINSIC_XED_IFORM_VPMAXSD_XMMi32_MASKmskw_XMMi32_XMMi32_AVX512 | INTRINSIC_XED_IFORM_VPMAXSD_YMMi32_MASKmskw_YMMi32_MEMi32_AVX512 | INTRINSIC_XED_IFORM_VPMAXSD_YMMi32_MASKmskw_YMMi32_YMMi32_AVX512 | INTRINSIC_XED_IFORM_VPMAXSD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPMAXSD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPMAXSD_ZMMi32_MASKmskw_ZMMi32_MEMi32_AVX512 | INTRINSIC_XED_IFORM_VPMAXSD_ZMMi32_MASKmskw_ZMMi32_ZMMi32_AVX512 | INTRINSIC_XED_IFORM_VPMAXSQ_XMMi64_MASKmskw_XMMi64_MEMi64_AVX512 | INTRINSIC_XED_IFORM_VPMAXSQ_XMMi64_MASKmskw_XMMi64_XMMi64_AVX512 | INTRINSIC_XED_IFORM_VPMAXSQ_YMMi64_MASKmskw_YMMi64_MEMi64_AVX512 | INTRINSIC_XED_IFORM_VPMAXSQ_YMMi64_MASKmskw_YMMi64_YMMi64_AVX512 | INTRINSIC_XED_IFORM_VPMAXSQ_ZMMi64_MASKmskw_ZMMi64_MEMi64_AVX512 | INTRINSIC_XED_IFORM_VPMAXSQ_ZMMi64_MASKmskw_ZMMi64_ZMMi64_AVX512 | INTRINSIC_XED_IFORM_VPMAXSW_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPMAXSW_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPMAXSW_XMMi16_MASKmskw_XMMi16_MEMi16_AVX512 | INTRINSIC_XED_IFORM_VPMAXSW_XMMi16_MASKmskw_XMMi16_XMMi16_AVX512 | INTRINSIC_XED_IFORM_VPMAXSW_YMMi16_MASKmskw_YMMi16_MEMi16_AVX512 | INTRINSIC_XED_IFORM_VPMAXSW_YMMi16_MASKmskw_YMMi16_YMMi16_AVX512 | INTRINSIC_XED_IFORM_VPMAXSW_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPMAXSW_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPMAXSW_ZMMi16_MASKmskw_ZMMi16_MEMi16_AVX512 | INTRINSIC_XED_IFORM_VPMAXSW_ZMMi16_MASKmskw_ZMMi16_ZMMi16_AVX512 | INTRINSIC_XED_IFORM_VPMAXUB_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPMAXUB_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPMAXUB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPMAXUB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 | INTRINSIC_XED_IFORM_VPMAXUB_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPMAXUB_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPMAXUB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPMAXUB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 | INTRINSIC_XED_IFORM_VPMAXUB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPMAXUB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 | INTRINSIC_XED_IFORM_VPMAXUD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPMAXUD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPMAXUD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPMAXUD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPMAXUD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPMAXUD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPMAXUD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPMAXUD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VPMAXUD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPMAXUD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VPMAXUQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPMAXUQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMAXUQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPMAXUQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMAXUQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPMAXUQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMAXUW_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPMAXUW_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPMAXUW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPMAXUW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VPMAXUW_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPMAXUW_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPMAXUW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPMAXUW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 | INTRINSIC_XED_IFORM_VPMAXUW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPMAXUW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 | INTRINSIC_XED_IFORM_VPMINSB_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPMINSB_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPMINSB_XMMi8_MASKmskw_XMMi8_MEMi8_AVX512 | INTRINSIC_XED_IFORM_VPMINSB_XMMi8_MASKmskw_XMMi8_XMMi8_AVX512 | INTRINSIC_XED_IFORM_VPMINSB_YMMi8_MASKmskw_YMMi8_MEMi8_AVX512 | INTRINSIC_XED_IFORM_VPMINSB_YMMi8_MASKmskw_YMMi8_YMMi8_AVX512 | INTRINSIC_XED_IFORM_VPMINSB_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPMINSB_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPMINSB_ZMMi8_MASKmskw_ZMMi8_MEMi8_AVX512 | INTRINSIC_XED_IFORM_VPMINSB_ZMMi8_MASKmskw_ZMMi8_ZMMi8_AVX512 | INTRINSIC_XED_IFORM_VPMINSD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPMINSD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPMINSD_XMMi32_MASKmskw_XMMi32_MEMi32_AVX512 | INTRINSIC_XED_IFORM_VPMINSD_XMMi32_MASKmskw_XMMi32_XMMi32_AVX512 | INTRINSIC_XED_IFORM_VPMINSD_YMMi32_MASKmskw_YMMi32_MEMi32_AVX512 | INTRINSIC_XED_IFORM_VPMINSD_YMMi32_MASKmskw_YMMi32_YMMi32_AVX512 | INTRINSIC_XED_IFORM_VPMINSD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPMINSD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPMINSD_ZMMi32_MASKmskw_ZMMi32_MEMi32_AVX512 | INTRINSIC_XED_IFORM_VPMINSD_ZMMi32_MASKmskw_ZMMi32_ZMMi32_AVX512 | INTRINSIC_XED_IFORM_VPMINSQ_XMMi64_MASKmskw_XMMi64_MEMi64_AVX512 | INTRINSIC_XED_IFORM_VPMINSQ_XMMi64_MASKmskw_XMMi64_XMMi64_AVX512 | INTRINSIC_XED_IFORM_VPMINSQ_YMMi64_MASKmskw_YMMi64_MEMi64_AVX512 | INTRINSIC_XED_IFORM_VPMINSQ_YMMi64_MASKmskw_YMMi64_YMMi64_AVX512 | INTRINSIC_XED_IFORM_VPMINSQ_ZMMi64_MASKmskw_ZMMi64_MEMi64_AVX512 | INTRINSIC_XED_IFORM_VPMINSQ_ZMMi64_MASKmskw_ZMMi64_ZMMi64_AVX512 | INTRINSIC_XED_IFORM_VPMINSW_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPMINSW_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPMINSW_XMMi16_MASKmskw_XMMi16_MEMi16_AVX512 | INTRINSIC_XED_IFORM_VPMINSW_XMMi16_MASKmskw_XMMi16_XMMi16_AVX512 | INTRINSIC_XED_IFORM_VPMINSW_YMMi16_MASKmskw_YMMi16_MEMi16_AVX512 | INTRINSIC_XED_IFORM_VPMINSW_YMMi16_MASKmskw_YMMi16_YMMi16_AVX512 | INTRINSIC_XED_IFORM_VPMINSW_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPMINSW_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPMINSW_ZMMi16_MASKmskw_ZMMi16_MEMi16_AVX512 | INTRINSIC_XED_IFORM_VPMINSW_ZMMi16_MASKmskw_ZMMi16_ZMMi16_AVX512 | INTRINSIC_XED_IFORM_VPMINUB_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPMINUB_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPMINUB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPMINUB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 | INTRINSIC_XED_IFORM_VPMINUB_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPMINUB_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPMINUB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPMINUB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 | INTRINSIC_XED_IFORM_VPMINUB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPMINUB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 | INTRINSIC_XED_IFORM_VPMINUD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPMINUD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPMINUD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPMINUD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPMINUD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPMINUD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPMINUD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPMINUD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VPMINUD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPMINUD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VPMINUQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPMINUQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMINUQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPMINUQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMINUQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPMINUQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMINUW_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPMINUW_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPMINUW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPMINUW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VPMINUW_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPMINUW_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPMINUW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPMINUW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 | INTRINSIC_XED_IFORM_VPMINUW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPMINUW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 | INTRINSIC_XED_IFORM_VPMOVB2M_MASKmskw_XMMu8_AVX512 | INTRINSIC_XED_IFORM_VPMOVB2M_MASKmskw_YMMu8_AVX512 | INTRINSIC_XED_IFORM_VPMOVB2M_MASKmskw_ZMMu8_AVX512 | INTRINSIC_XED_IFORM_VPMOVD2M_MASKmskw_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPMOVD2M_MASKmskw_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VPMOVD2M_MASKmskw_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VPMOVDB_MEMu8_MASKmskw_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPMOVDB_MEMu8_MASKmskw_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VPMOVDB_MEMu8_MASKmskw_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VPMOVDB_XMMu8_MASKmskw_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPMOVDB_XMMu8_MASKmskw_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VPMOVDB_XMMu8_MASKmskw_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VPMOVDW_MEMu16_MASKmskw_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPMOVDW_MEMu16_MASKmskw_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VPMOVDW_MEMu16_MASKmskw_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VPMOVDW_XMMu16_MASKmskw_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPMOVDW_XMMu16_MASKmskw_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VPMOVDW_YMMu16_MASKmskw_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VPMOVM2B_XMMu8_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_VPMOVM2B_YMMu8_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_VPMOVM2B_ZMMu8_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_VPMOVM2D_XMMu32_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_VPMOVM2D_YMMu32_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_VPMOVM2D_ZMMu32_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_VPMOVM2Q_XMMu64_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_VPMOVM2Q_YMMu64_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_VPMOVM2Q_ZMMu64_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_VPMOVM2W_XMMu16_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_VPMOVM2W_YMMu16_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_VPMOVM2W_ZMMu16_MASKmskw_AVX512 | INTRINSIC_XED_IFORM_VPMOVMSKB_GPR32d_XMMdq | INTRINSIC_XED_IFORM_VPMOVMSKB_GPR32d_YMMqq | INTRINSIC_XED_IFORM_VPMOVQ2M_MASKmskw_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMOVQ2M_MASKmskw_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMOVQ2M_MASKmskw_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMOVQB_MEMu8_MASKmskw_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMOVQB_MEMu8_MASKmskw_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMOVQB_MEMu8_MASKmskw_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMOVQB_XMMu8_MASKmskw_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMOVQB_XMMu8_MASKmskw_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMOVQB_XMMu8_MASKmskw_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMOVQD_MEMu32_MASKmskw_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMOVQD_MEMu32_MASKmskw_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMOVQD_MEMu32_MASKmskw_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMOVQD_XMMu32_MASKmskw_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMOVQD_XMMu32_MASKmskw_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMOVQD_YMMu32_MASKmskw_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMOVQW_MEMu16_MASKmskw_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMOVQW_MEMu16_MASKmskw_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMOVQW_MEMu16_MASKmskw_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMOVQW_XMMu16_MASKmskw_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMOVQW_XMMu16_MASKmskw_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMOVQW_XMMu16_MASKmskw_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMOVSDB_MEMi8_MASKmskw_XMMi32_AVX512 | INTRINSIC_XED_IFORM_VPMOVSDB_MEMi8_MASKmskw_YMMi32_AVX512 | INTRINSIC_XED_IFORM_VPMOVSDB_MEMi8_MASKmskw_ZMMi32_AVX512 | INTRINSIC_XED_IFORM_VPMOVSDB_XMMi8_MASKmskw_XMMi32_AVX512 | INTRINSIC_XED_IFORM_VPMOVSDB_XMMi8_MASKmskw_YMMi32_AVX512 | INTRINSIC_XED_IFORM_VPMOVSDB_XMMi8_MASKmskw_ZMMi32_AVX512 | INTRINSIC_XED_IFORM_VPMOVSDW_MEMi16_MASKmskw_XMMi32_AVX512 | INTRINSIC_XED_IFORM_VPMOVSDW_MEMi16_MASKmskw_YMMi32_AVX512 | INTRINSIC_XED_IFORM_VPMOVSDW_MEMi16_MASKmskw_ZMMi32_AVX512 | INTRINSIC_XED_IFORM_VPMOVSDW_XMMi16_MASKmskw_XMMi32_AVX512 | INTRINSIC_XED_IFORM_VPMOVSDW_XMMi16_MASKmskw_YMMi32_AVX512 | INTRINSIC_XED_IFORM_VPMOVSDW_YMMi16_MASKmskw_ZMMi32_AVX512 | INTRINSIC_XED_IFORM_VPMOVSQB_MEMi8_MASKmskw_XMMi64_AVX512 | INTRINSIC_XED_IFORM_VPMOVSQB_MEMi8_MASKmskw_YMMi64_AVX512 | INTRINSIC_XED_IFORM_VPMOVSQB_MEMi8_MASKmskw_ZMMi64_AVX512 | INTRINSIC_XED_IFORM_VPMOVSQB_XMMi8_MASKmskw_XMMi64_AVX512 | INTRINSIC_XED_IFORM_VPMOVSQB_XMMi8_MASKmskw_YMMi64_AVX512 | INTRINSIC_XED_IFORM_VPMOVSQB_XMMi8_MASKmskw_ZMMi64_AVX512 | INTRINSIC_XED_IFORM_VPMOVSQD_MEMi32_MASKmskw_XMMi64_AVX512 | INTRINSIC_XED_IFORM_VPMOVSQD_MEMi32_MASKmskw_YMMi64_AVX512 | INTRINSIC_XED_IFORM_VPMOVSQD_MEMi32_MASKmskw_ZMMi64_AVX512 | INTRINSIC_XED_IFORM_VPMOVSQD_XMMi32_MASKmskw_XMMi64_AVX512 | INTRINSIC_XED_IFORM_VPMOVSQD_XMMi32_MASKmskw_YMMi64_AVX512 | INTRINSIC_XED_IFORM_VPMOVSQD_YMMi32_MASKmskw_ZMMi64_AVX512 | INTRINSIC_XED_IFORM_VPMOVSQW_MEMi16_MASKmskw_XMMi64_AVX512 | INTRINSIC_XED_IFORM_VPMOVSQW_MEMi16_MASKmskw_YMMi64_AVX512 | INTRINSIC_XED_IFORM_VPMOVSQW_MEMi16_MASKmskw_ZMMi64_AVX512 | INTRINSIC_XED_IFORM_VPMOVSQW_XMMi16_MASKmskw_XMMi64_AVX512 | INTRINSIC_XED_IFORM_VPMOVSQW_XMMi16_MASKmskw_YMMi64_AVX512 | INTRINSIC_XED_IFORM_VPMOVSQW_XMMi16_MASKmskw_ZMMi64_AVX512 | INTRINSIC_XED_IFORM_VPMOVSWB_MEMi8_MASKmskw_XMMi16_AVX512 | INTRINSIC_XED_IFORM_VPMOVSWB_MEMi8_MASKmskw_YMMi16_AVX512 | INTRINSIC_XED_IFORM_VPMOVSWB_MEMi8_MASKmskw_ZMMi16_AVX512 | INTRINSIC_XED_IFORM_VPMOVSWB_XMMi8_MASKmskw_XMMi16_AVX512 | INTRINSIC_XED_IFORM_VPMOVSWB_XMMi8_MASKmskw_YMMi16_AVX512 | INTRINSIC_XED_IFORM_VPMOVSWB_YMMi8_MASKmskw_ZMMi16_AVX512 | INTRINSIC_XED_IFORM_VPMOVSXBD_XMMdq_MEMd | INTRINSIC_XED_IFORM_VPMOVSXBD_XMMdq_XMMd | INTRINSIC_XED_IFORM_VPMOVSXBD_XMMi32_MASKmskw_MEMi8_AVX512 | INTRINSIC_XED_IFORM_VPMOVSXBD_XMMi32_MASKmskw_XMMi8_AVX512 | INTRINSIC_XED_IFORM_VPMOVSXBD_YMMi32_MASKmskw_MEMi8_AVX512 | INTRINSIC_XED_IFORM_VPMOVSXBD_YMMi32_MASKmskw_XMMi8_AVX512 | INTRINSIC_XED_IFORM_VPMOVSXBD_YMMqq_MEMq | INTRINSIC_XED_IFORM_VPMOVSXBD_YMMqq_XMMq | INTRINSIC_XED_IFORM_VPMOVSXBD_ZMMi32_MASKmskw_MEMi8_AVX512 | INTRINSIC_XED_IFORM_VPMOVSXBD_ZMMi32_MASKmskw_XMMi8_AVX512 | INTRINSIC_XED_IFORM_VPMOVSXBQ_XMMdq_MEMw | INTRINSIC_XED_IFORM_VPMOVSXBQ_XMMdq_XMMw | INTRINSIC_XED_IFORM_VPMOVSXBQ_XMMi64_MASKmskw_MEMi8_AVX512 | INTRINSIC_XED_IFORM_VPMOVSXBQ_XMMi64_MASKmskw_XMMi8_AVX512 | INTRINSIC_XED_IFORM_VPMOVSXBQ_YMMi64_MASKmskw_MEMi8_AVX512 | INTRINSIC_XED_IFORM_VPMOVSXBQ_YMMi64_MASKmskw_XMMi8_AVX512 | INTRINSIC_XED_IFORM_VPMOVSXBQ_YMMqq_MEMd | INTRINSIC_XED_IFORM_VPMOVSXBQ_YMMqq_XMMd | INTRINSIC_XED_IFORM_VPMOVSXBQ_ZMMi64_MASKmskw_MEMi8_AVX512 | INTRINSIC_XED_IFORM_VPMOVSXBQ_ZMMi64_MASKmskw_XMMi8_AVX512 | INTRINSIC_XED_IFORM_VPMOVSXBW_XMMdq_MEMq | INTRINSIC_XED_IFORM_VPMOVSXBW_XMMdq_XMMq | INTRINSIC_XED_IFORM_VPMOVSXBW_XMMi16_MASKmskw_MEMi8_AVX512 | INTRINSIC_XED_IFORM_VPMOVSXBW_XMMi16_MASKmskw_XMMi8_AVX512 | INTRINSIC_XED_IFORM_VPMOVSXBW_YMMi16_MASKmskw_MEMi8_AVX512 | INTRINSIC_XED_IFORM_VPMOVSXBW_YMMi16_MASKmskw_XMMi8_AVX512 | INTRINSIC_XED_IFORM_VPMOVSXBW_YMMqq_MEMdq | INTRINSIC_XED_IFORM_VPMOVSXBW_YMMqq_XMMdq | INTRINSIC_XED_IFORM_VPMOVSXBW_ZMMi16_MASKmskw_MEMi8_AVX512 | INTRINSIC_XED_IFORM_VPMOVSXBW_ZMMi16_MASKmskw_YMMi8_AVX512 | INTRINSIC_XED_IFORM_VPMOVSXDQ_XMMdq_MEMq | INTRINSIC_XED_IFORM_VPMOVSXDQ_XMMdq_XMMq | INTRINSIC_XED_IFORM_VPMOVSXDQ_XMMi64_MASKmskw_MEMi32_AVX512 | INTRINSIC_XED_IFORM_VPMOVSXDQ_XMMi64_MASKmskw_XMMi32_AVX512 | INTRINSIC_XED_IFORM_VPMOVSXDQ_YMMi64_MASKmskw_MEMi32_AVX512 | INTRINSIC_XED_IFORM_VPMOVSXDQ_YMMi64_MASKmskw_XMMi32_AVX512 | INTRINSIC_XED_IFORM_VPMOVSXDQ_YMMqq_MEMdq | INTRINSIC_XED_IFORM_VPMOVSXDQ_YMMqq_XMMdq | INTRINSIC_XED_IFORM_VPMOVSXDQ_ZMMi64_MASKmskw_MEMi32_AVX512 | INTRINSIC_XED_IFORM_VPMOVSXDQ_ZMMi64_MASKmskw_YMMi32_AVX512 | INTRINSIC_XED_IFORM_VPMOVSXWD_XMMdq_MEMq | INTRINSIC_XED_IFORM_VPMOVSXWD_XMMdq_XMMq | INTRINSIC_XED_IFORM_VPMOVSXWD_XMMi32_MASKmskw_MEMi16_AVX512 | INTRINSIC_XED_IFORM_VPMOVSXWD_XMMi32_MASKmskw_XMMi16_AVX512 | INTRINSIC_XED_IFORM_VPMOVSXWD_YMMi32_MASKmskw_MEMi16_AVX512 | INTRINSIC_XED_IFORM_VPMOVSXWD_YMMi32_MASKmskw_XMMi16_AVX512 | INTRINSIC_XED_IFORM_VPMOVSXWD_YMMqq_MEMdq | INTRINSIC_XED_IFORM_VPMOVSXWD_YMMqq_XMMdq | INTRINSIC_XED_IFORM_VPMOVSXWD_ZMMi32_MASKmskw_MEMi16_AVX512 | INTRINSIC_XED_IFORM_VPMOVSXWD_ZMMi32_MASKmskw_YMMi16_AVX512 | INTRINSIC_XED_IFORM_VPMOVSXWQ_XMMdq_MEMd | INTRINSIC_XED_IFORM_VPMOVSXWQ_XMMdq_XMMd | INTRINSIC_XED_IFORM_VPMOVSXWQ_XMMi64_MASKmskw_MEMi16_AVX512 | INTRINSIC_XED_IFORM_VPMOVSXWQ_XMMi64_MASKmskw_XMMi16_AVX512 | INTRINSIC_XED_IFORM_VPMOVSXWQ_YMMi64_MASKmskw_MEMi16_AVX512 | INTRINSIC_XED_IFORM_VPMOVSXWQ_YMMi64_MASKmskw_XMMi16_AVX512 | INTRINSIC_XED_IFORM_VPMOVSXWQ_YMMqq_MEMq | INTRINSIC_XED_IFORM_VPMOVSXWQ_YMMqq_XMMq | INTRINSIC_XED_IFORM_VPMOVSXWQ_ZMMi64_MASKmskw_MEMi16_AVX512 | INTRINSIC_XED_IFORM_VPMOVSXWQ_ZMMi64_MASKmskw_XMMi16_AVX512 | INTRINSIC_XED_IFORM_VPMOVUSDB_MEMu8_MASKmskw_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPMOVUSDB_MEMu8_MASKmskw_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VPMOVUSDB_MEMu8_MASKmskw_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VPMOVUSDB_XMMu8_MASKmskw_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPMOVUSDB_XMMu8_MASKmskw_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VPMOVUSDB_XMMu8_MASKmskw_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VPMOVUSDW_MEMu16_MASKmskw_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPMOVUSDW_MEMu16_MASKmskw_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VPMOVUSDW_MEMu16_MASKmskw_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VPMOVUSDW_XMMu16_MASKmskw_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPMOVUSDW_XMMu16_MASKmskw_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VPMOVUSDW_YMMu16_MASKmskw_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VPMOVUSQB_MEMu8_MASKmskw_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMOVUSQB_MEMu8_MASKmskw_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMOVUSQB_MEMu8_MASKmskw_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMOVUSQB_XMMu8_MASKmskw_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMOVUSQB_XMMu8_MASKmskw_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMOVUSQB_XMMu8_MASKmskw_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMOVUSQD_MEMu32_MASKmskw_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMOVUSQD_MEMu32_MASKmskw_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMOVUSQD_MEMu32_MASKmskw_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMOVUSQD_XMMu32_MASKmskw_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMOVUSQD_XMMu32_MASKmskw_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMOVUSQD_YMMu32_MASKmskw_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMOVUSQW_MEMu16_MASKmskw_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMOVUSQW_MEMu16_MASKmskw_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMOVUSQW_MEMu16_MASKmskw_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMOVUSQW_XMMu16_MASKmskw_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMOVUSQW_XMMu16_MASKmskw_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMOVUSQW_XMMu16_MASKmskw_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMOVUSWB_MEMu8_MASKmskw_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VPMOVUSWB_MEMu8_MASKmskw_YMMu16_AVX512 | INTRINSIC_XED_IFORM_VPMOVUSWB_MEMu8_MASKmskw_ZMMu16_AVX512 | INTRINSIC_XED_IFORM_VPMOVUSWB_XMMu8_MASKmskw_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VPMOVUSWB_XMMu8_MASKmskw_YMMu16_AVX512 | INTRINSIC_XED_IFORM_VPMOVUSWB_YMMu8_MASKmskw_ZMMu16_AVX512 | INTRINSIC_XED_IFORM_VPMOVW2M_MASKmskw_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VPMOVW2M_MASKmskw_YMMu16_AVX512 | INTRINSIC_XED_IFORM_VPMOVW2M_MASKmskw_ZMMu16_AVX512 | INTRINSIC_XED_IFORM_VPMOVWB_MEMu8_MASKmskw_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VPMOVWB_MEMu8_MASKmskw_YMMu16_AVX512 | INTRINSIC_XED_IFORM_VPMOVWB_MEMu8_MASKmskw_ZMMu16_AVX512 | INTRINSIC_XED_IFORM_VPMOVWB_XMMu8_MASKmskw_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VPMOVWB_XMMu8_MASKmskw_YMMu16_AVX512 | INTRINSIC_XED_IFORM_VPMOVWB_YMMu8_MASKmskw_ZMMu16_AVX512 | INTRINSIC_XED_IFORM_VPMOVZXBD_XMMdq_MEMd | INTRINSIC_XED_IFORM_VPMOVZXBD_XMMdq_XMMd | INTRINSIC_XED_IFORM_VPMOVZXBD_XMMi32_MASKmskw_MEMi8_AVX512 | INTRINSIC_XED_IFORM_VPMOVZXBD_XMMi32_MASKmskw_XMMi8_AVX512 | INTRINSIC_XED_IFORM_VPMOVZXBD_YMMi32_MASKmskw_MEMi8_AVX512 | INTRINSIC_XED_IFORM_VPMOVZXBD_YMMi32_MASKmskw_XMMi8_AVX512 | INTRINSIC_XED_IFORM_VPMOVZXBD_YMMqq_MEMq | INTRINSIC_XED_IFORM_VPMOVZXBD_YMMqq_XMMq | INTRINSIC_XED_IFORM_VPMOVZXBD_ZMMi32_MASKmskw_MEMi8_AVX512 | INTRINSIC_XED_IFORM_VPMOVZXBD_ZMMi32_MASKmskw_XMMi8_AVX512 | INTRINSIC_XED_IFORM_VPMOVZXBQ_XMMdq_MEMw | INTRINSIC_XED_IFORM_VPMOVZXBQ_XMMdq_XMMw | INTRINSIC_XED_IFORM_VPMOVZXBQ_XMMi64_MASKmskw_MEMi8_AVX512 | INTRINSIC_XED_IFORM_VPMOVZXBQ_XMMi64_MASKmskw_XMMi8_AVX512 | INTRINSIC_XED_IFORM_VPMOVZXBQ_YMMi64_MASKmskw_MEMi8_AVX512 | INTRINSIC_XED_IFORM_VPMOVZXBQ_YMMi64_MASKmskw_XMMi8_AVX512 | INTRINSIC_XED_IFORM_VPMOVZXBQ_YMMqq_MEMd | INTRINSIC_XED_IFORM_VPMOVZXBQ_YMMqq_XMMd | INTRINSIC_XED_IFORM_VPMOVZXBQ_ZMMi64_MASKmskw_MEMi8_AVX512 | INTRINSIC_XED_IFORM_VPMOVZXBQ_ZMMi64_MASKmskw_XMMi8_AVX512 | INTRINSIC_XED_IFORM_VPMOVZXBW_XMMdq_MEMq | INTRINSIC_XED_IFORM_VPMOVZXBW_XMMdq_XMMq | INTRINSIC_XED_IFORM_VPMOVZXBW_XMMi16_MASKmskw_MEMi8_AVX512 | INTRINSIC_XED_IFORM_VPMOVZXBW_XMMi16_MASKmskw_XMMi8_AVX512 | INTRINSIC_XED_IFORM_VPMOVZXBW_YMMi16_MASKmskw_MEMi8_AVX512 | INTRINSIC_XED_IFORM_VPMOVZXBW_YMMi16_MASKmskw_XMMi8_AVX512 | INTRINSIC_XED_IFORM_VPMOVZXBW_YMMqq_MEMdq | INTRINSIC_XED_IFORM_VPMOVZXBW_YMMqq_XMMdq | INTRINSIC_XED_IFORM_VPMOVZXBW_ZMMi16_MASKmskw_MEMi8_AVX512 | INTRINSIC_XED_IFORM_VPMOVZXBW_ZMMi16_MASKmskw_YMMi8_AVX512 | INTRINSIC_XED_IFORM_VPMOVZXDQ_XMMdq_MEMq | INTRINSIC_XED_IFORM_VPMOVZXDQ_XMMdq_XMMq | INTRINSIC_XED_IFORM_VPMOVZXDQ_XMMi64_MASKmskw_MEMi32_AVX512 | INTRINSIC_XED_IFORM_VPMOVZXDQ_XMMi64_MASKmskw_XMMi32_AVX512 | INTRINSIC_XED_IFORM_VPMOVZXDQ_YMMi64_MASKmskw_MEMi32_AVX512 | INTRINSIC_XED_IFORM_VPMOVZXDQ_YMMi64_MASKmskw_XMMi32_AVX512 | INTRINSIC_XED_IFORM_VPMOVZXDQ_YMMqq_MEMdq | INTRINSIC_XED_IFORM_VPMOVZXDQ_YMMqq_XMMdq | INTRINSIC_XED_IFORM_VPMOVZXDQ_ZMMi64_MASKmskw_MEMi32_AVX512 | INTRINSIC_XED_IFORM_VPMOVZXDQ_ZMMi64_MASKmskw_YMMi32_AVX512 | INTRINSIC_XED_IFORM_VPMOVZXWD_XMMdq_MEMq | INTRINSIC_XED_IFORM_VPMOVZXWD_XMMdq_XMMq | INTRINSIC_XED_IFORM_VPMOVZXWD_XMMi32_MASKmskw_MEMi16_AVX512 | INTRINSIC_XED_IFORM_VPMOVZXWD_XMMi32_MASKmskw_XMMi16_AVX512 | INTRINSIC_XED_IFORM_VPMOVZXWD_YMMi32_MASKmskw_MEMi16_AVX512 | INTRINSIC_XED_IFORM_VPMOVZXWD_YMMi32_MASKmskw_XMMi16_AVX512 | INTRINSIC_XED_IFORM_VPMOVZXWD_YMMqq_MEMdq | INTRINSIC_XED_IFORM_VPMOVZXWD_YMMqq_XMMdq | INTRINSIC_XED_IFORM_VPMOVZXWD_ZMMi32_MASKmskw_MEMi16_AVX512 | INTRINSIC_XED_IFORM_VPMOVZXWD_ZMMi32_MASKmskw_YMMi16_AVX512 | INTRINSIC_XED_IFORM_VPMOVZXWQ_XMMdq_MEMd | INTRINSIC_XED_IFORM_VPMOVZXWQ_XMMdq_XMMd | INTRINSIC_XED_IFORM_VPMOVZXWQ_XMMi64_MASKmskw_MEMi16_AVX512 | INTRINSIC_XED_IFORM_VPMOVZXWQ_XMMi64_MASKmskw_XMMi16_AVX512 | INTRINSIC_XED_IFORM_VPMOVZXWQ_YMMi64_MASKmskw_MEMi16_AVX512 | INTRINSIC_XED_IFORM_VPMOVZXWQ_YMMi64_MASKmskw_XMMi16_AVX512 | INTRINSIC_XED_IFORM_VPMOVZXWQ_YMMqq_MEMq | INTRINSIC_XED_IFORM_VPMOVZXWQ_YMMqq_XMMq | INTRINSIC_XED_IFORM_VPMOVZXWQ_ZMMi64_MASKmskw_MEMi16_AVX512 | INTRINSIC_XED_IFORM_VPMOVZXWQ_ZMMi64_MASKmskw_XMMi16_AVX512 | INTRINSIC_XED_IFORM_VPMULDQ_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPMULDQ_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPMULDQ_XMMi64_MASKmskw_XMMi32_MEMi32_AVX512 | INTRINSIC_XED_IFORM_VPMULDQ_XMMi64_MASKmskw_XMMi32_XMMi32_AVX512 | INTRINSIC_XED_IFORM_VPMULDQ_YMMi64_MASKmskw_YMMi32_MEMi32_AVX512 | INTRINSIC_XED_IFORM_VPMULDQ_YMMi64_MASKmskw_YMMi32_YMMi32_AVX512 | INTRINSIC_XED_IFORM_VPMULDQ_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPMULDQ_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPMULDQ_ZMMi64_MASKmskw_ZMMi32_MEMi32_AVX512 | INTRINSIC_XED_IFORM_VPMULDQ_ZMMi64_MASKmskw_ZMMi32_ZMMi32_AVX512 | INTRINSIC_XED_IFORM_VPMULHRSW_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPMULHRSW_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPMULHRSW_XMMi16_MASKmskw_XMMi16_MEMi16_AVX512 | INTRINSIC_XED_IFORM_VPMULHRSW_XMMi16_MASKmskw_XMMi16_XMMi16_AVX512 | INTRINSIC_XED_IFORM_VPMULHRSW_YMMi16_MASKmskw_YMMi16_MEMi16_AVX512 | INTRINSIC_XED_IFORM_VPMULHRSW_YMMi16_MASKmskw_YMMi16_YMMi16_AVX512 | INTRINSIC_XED_IFORM_VPMULHRSW_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPMULHRSW_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPMULHRSW_ZMMi16_MASKmskw_ZMMi16_MEMi16_AVX512 | INTRINSIC_XED_IFORM_VPMULHRSW_ZMMi16_MASKmskw_ZMMi16_ZMMi16_AVX512 | INTRINSIC_XED_IFORM_VPMULHUW_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPMULHUW_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPMULHUW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPMULHUW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VPMULHUW_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPMULHUW_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPMULHUW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPMULHUW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 | INTRINSIC_XED_IFORM_VPMULHUW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPMULHUW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 | INTRINSIC_XED_IFORM_VPMULHW_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPMULHW_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPMULHW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPMULHW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VPMULHW_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPMULHW_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPMULHW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPMULHW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 | INTRINSIC_XED_IFORM_VPMULHW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPMULHW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 | INTRINSIC_XED_IFORM_VPMULLD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPMULLD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPMULLD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPMULLD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPMULLD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPMULLD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPMULLD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPMULLD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VPMULLD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPMULLD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VPMULLQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPMULLQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMULLQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPMULLQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMULLQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPMULLQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMULLW_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPMULLW_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPMULLW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPMULLW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VPMULLW_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPMULLW_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPMULLW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPMULLW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 | INTRINSIC_XED_IFORM_VPMULLW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPMULLW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 | INTRINSIC_XED_IFORM_VPMULTISHIFTQB_XMMu8_MASKmskw_XMMu8_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPMULTISHIFTQB_XMMu8_MASKmskw_XMMu8_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMULTISHIFTQB_YMMu8_MASKmskw_YMMu8_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPMULTISHIFTQB_YMMu8_MASKmskw_YMMu8_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMULTISHIFTQB_ZMMu8_MASKmskw_ZMMu8_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPMULTISHIFTQB_ZMMu8_MASKmskw_ZMMu8_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VPMULUDQ_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPMULUDQ_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPMULUDQ_XMMu64_MASKmskw_XMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPMULUDQ_XMMu64_MASKmskw_XMMu32_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPMULUDQ_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPMULUDQ_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPMULUDQ_YMMu64_MASKmskw_YMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPMULUDQ_YMMu64_MASKmskw_YMMu32_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VPMULUDQ_ZMMu64_MASKmskw_ZMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPMULUDQ_ZMMu64_MASKmskw_ZMMu32_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VPOPCNTB_XMMu8_MASKmskw_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPOPCNTB_XMMu8_MASKmskw_XMMu8_AVX512 | INTRINSIC_XED_IFORM_VPOPCNTB_YMMu8_MASKmskw_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPOPCNTB_YMMu8_MASKmskw_YMMu8_AVX512 | INTRINSIC_XED_IFORM_VPOPCNTB_ZMMu8_MASKmskw_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPOPCNTB_ZMMu8_MASKmskw_ZMMu8_AVX512 | INTRINSIC_XED_IFORM_VPOPCNTD_XMMu32_MASKmskw_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPOPCNTD_XMMu32_MASKmskw_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPOPCNTD_YMMu32_MASKmskw_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPOPCNTD_YMMu32_MASKmskw_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VPOPCNTD_ZMMu32_MASKmskw_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPOPCNTD_ZMMu32_MASKmskw_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VPOPCNTQ_XMMu64_MASKmskw_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPOPCNTQ_XMMu64_MASKmskw_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPOPCNTQ_YMMu64_MASKmskw_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPOPCNTQ_YMMu64_MASKmskw_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VPOPCNTQ_ZMMu64_MASKmskw_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPOPCNTQ_ZMMu64_MASKmskw_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VPOPCNTW_XMMu16_MASKmskw_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPOPCNTW_XMMu16_MASKmskw_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VPOPCNTW_YMMu16_MASKmskw_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPOPCNTW_YMMu16_MASKmskw_YMMu16_AVX512 | INTRINSIC_XED_IFORM_VPOPCNTW_ZMMu16_MASKmskw_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPOPCNTW_ZMMu16_MASKmskw_ZMMu16_AVX512 | INTRINSIC_XED_IFORM_VPOR_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPOR_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPOR_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPOR_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPORD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPORD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPORD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPORD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VPORD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPORD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VPORQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPORQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPORQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPORQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VPORQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPORQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VPPERM_XMMdq_XMMdq_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VPPERM_XMMdq_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPPERM_XMMdq_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPROLD_XMMu32_MASKmskw_MEMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPROLD_XMMu32_MASKmskw_XMMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPROLD_YMMu32_MASKmskw_MEMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPROLD_YMMu32_MASKmskw_YMMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPROLD_ZMMu32_MASKmskw_MEMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPROLD_ZMMu32_MASKmskw_ZMMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPROLQ_XMMu64_MASKmskw_MEMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPROLQ_XMMu64_MASKmskw_XMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPROLQ_YMMu64_MASKmskw_MEMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPROLQ_YMMu64_MASKmskw_YMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPROLQ_ZMMu64_MASKmskw_MEMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPROLQ_ZMMu64_MASKmskw_ZMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPROLVD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPROLVD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPROLVD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPROLVD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VPROLVD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPROLVD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VPROLVQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPROLVQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPROLVQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPROLVQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VPROLVQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPROLVQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VPRORD_XMMu32_MASKmskw_MEMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPRORD_XMMu32_MASKmskw_XMMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPRORD_YMMu32_MASKmskw_MEMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPRORD_YMMu32_MASKmskw_YMMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPRORD_ZMMu32_MASKmskw_MEMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPRORD_ZMMu32_MASKmskw_ZMMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPRORQ_XMMu64_MASKmskw_MEMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPRORQ_XMMu64_MASKmskw_XMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPRORQ_YMMu64_MASKmskw_MEMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPRORQ_YMMu64_MASKmskw_YMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPRORQ_ZMMu64_MASKmskw_MEMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPRORQ_ZMMu64_MASKmskw_ZMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPRORVD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPRORVD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPRORVD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPRORVD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VPRORVD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPRORVD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VPRORVQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPRORVQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPRORVQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPRORVQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VPRORVQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPRORVQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VPROTB_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_VPROTB_XMMdq_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VPROTB_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPROTB_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPROTB_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPROTD_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_VPROTD_XMMdq_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VPROTD_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPROTD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPROTD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPROTQ_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_VPROTQ_XMMdq_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VPROTQ_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPROTQ_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPROTQ_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPROTW_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_VPROTW_XMMdq_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VPROTW_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPROTW_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPROTW_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPSADBW_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPSADBW_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPSADBW_XMMu16_XMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPSADBW_XMMu16_XMMu8_XMMu8_AVX512 | INTRINSIC_XED_IFORM_VPSADBW_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPSADBW_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPSADBW_YMMu16_YMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPSADBW_YMMu16_YMMu8_YMMu8_AVX512 | INTRINSIC_XED_IFORM_VPSADBW_ZMMu16_ZMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPSADBW_ZMMu16_ZMMu8_ZMMu8_AVX512 | INTRINSIC_XED_IFORM_VPSCATTERDD_MEMu32_MASKmskw_XMMu32_AVX512_VL128 | INTRINSIC_XED_IFORM_VPSCATTERDD_MEMu32_MASKmskw_YMMu32_AVX512_VL256 | INTRINSIC_XED_IFORM_VPSCATTERDD_MEMu32_MASKmskw_ZMMu32_AVX512_VL512 | INTRINSIC_XED_IFORM_VPSCATTERDQ_MEMu64_MASKmskw_XMMu64_AVX512_VL128 | INTRINSIC_XED_IFORM_VPSCATTERDQ_MEMu64_MASKmskw_YMMu64_AVX512_VL256 | INTRINSIC_XED_IFORM_VPSCATTERDQ_MEMu64_MASKmskw_ZMMu64_AVX512_VL512 | INTRINSIC_XED_IFORM_VPSCATTERQD_MEMu32_MASKmskw_XMMu32_AVX512_VL128 | INTRINSIC_XED_IFORM_VPSCATTERQD_MEMu32_MASKmskw_XMMu32_AVX512_VL256 | INTRINSIC_XED_IFORM_VPSCATTERQD_MEMu32_MASKmskw_YMMu32_AVX512_VL512 | INTRINSIC_XED_IFORM_VPSCATTERQQ_MEMu64_MASKmskw_XMMu64_AVX512_VL128 | INTRINSIC_XED_IFORM_VPSCATTERQQ_MEMu64_MASKmskw_YMMu64_AVX512_VL256 | INTRINSIC_XED_IFORM_VPSCATTERQQ_MEMu64_MASKmskw_ZMMu64_AVX512_VL512 | INTRINSIC_XED_IFORM_VPSHAB_XMMdq_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VPSHAB_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPSHAB_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPSHAD_XMMdq_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VPSHAD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPSHAD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPSHAQ_XMMdq_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VPSHAQ_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPSHAQ_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPSHAW_XMMdq_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VPSHAW_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPSHAW_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPSHLB_XMMdq_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VPSHLB_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPSHLB_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPSHLD_XMMdq_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VPSHLD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPSHLD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPSHLDD_XMMu32_MASKmskw_XMMu32_MEMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHLDD_XMMu32_MASKmskw_XMMu32_XMMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHLDD_YMMu32_MASKmskw_YMMu32_MEMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHLDD_YMMu32_MASKmskw_YMMu32_YMMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHLDD_ZMMu32_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHLDD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHLDQ_XMMu64_MASKmskw_XMMu64_MEMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHLDQ_XMMu64_MASKmskw_XMMu64_XMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHLDQ_YMMu64_MASKmskw_YMMu64_MEMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHLDQ_YMMu64_MASKmskw_YMMu64_YMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHLDQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHLDQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHLDVD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPSHLDVD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPSHLDVD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPSHLDVD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VPSHLDVD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPSHLDVD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VPSHLDVQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPSHLDVQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPSHLDVQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPSHLDVQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VPSHLDVQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPSHLDVQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VPSHLDVW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPSHLDVW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VPSHLDVW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPSHLDVW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 | INTRINSIC_XED_IFORM_VPSHLDVW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPSHLDVW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 | INTRINSIC_XED_IFORM_VPSHLDW_XMMu16_MASKmskw_XMMu16_MEMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHLDW_XMMu16_MASKmskw_XMMu16_XMMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHLDW_YMMu16_MASKmskw_YMMu16_MEMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHLDW_YMMu16_MASKmskw_YMMu16_YMMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHLDW_ZMMu16_MASKmskw_ZMMu16_MEMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHLDW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHLQ_XMMdq_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VPSHLQ_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPSHLQ_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPSHLW_XMMdq_MEMdq_XMMdq | INTRINSIC_XED_IFORM_VPSHLW_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPSHLW_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPSHRDD_XMMu32_MASKmskw_XMMu32_MEMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHRDD_XMMu32_MASKmskw_XMMu32_XMMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHRDD_YMMu32_MASKmskw_YMMu32_MEMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHRDD_YMMu32_MASKmskw_YMMu32_YMMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHRDD_ZMMu32_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHRDD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHRDQ_XMMu64_MASKmskw_XMMu64_MEMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHRDQ_XMMu64_MASKmskw_XMMu64_XMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHRDQ_YMMu64_MASKmskw_YMMu64_MEMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHRDQ_YMMu64_MASKmskw_YMMu64_YMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHRDQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHRDQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHRDVD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPSHRDVD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPSHRDVD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPSHRDVD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VPSHRDVD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPSHRDVD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VPSHRDVQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPSHRDVQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPSHRDVQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPSHRDVQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VPSHRDVQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPSHRDVQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VPSHRDVW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPSHRDVW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VPSHRDVW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPSHRDVW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 | INTRINSIC_XED_IFORM_VPSHRDVW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPSHRDVW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 | INTRINSIC_XED_IFORM_VPSHRDW_XMMu16_MASKmskw_XMMu16_MEMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHRDW_XMMu16_MASKmskw_XMMu16_XMMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHRDW_YMMu16_MASKmskw_YMMu16_MEMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHRDW_YMMu16_MASKmskw_YMMu16_YMMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHRDW_ZMMu16_MASKmskw_ZMMu16_MEMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHRDW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHUFB_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPSHUFB_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPSHUFB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPSHUFB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 | INTRINSIC_XED_IFORM_VPSHUFB_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPSHUFB_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPSHUFB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPSHUFB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 | INTRINSIC_XED_IFORM_VPSHUFB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPSHUFB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 | INTRINSIC_XED_IFORM_VPSHUFBITQMB_MASKmskw_MASKmskw_XMMu64_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPSHUFBITQMB_MASKmskw_MASKmskw_XMMu64_XMMu8_AVX512 | INTRINSIC_XED_IFORM_VPSHUFBITQMB_MASKmskw_MASKmskw_YMMu64_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPSHUFBITQMB_MASKmskw_MASKmskw_YMMu64_YMMu8_AVX512 | INTRINSIC_XED_IFORM_VPSHUFBITQMB_MASKmskw_MASKmskw_ZMMu64_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPSHUFBITQMB_MASKmskw_MASKmskw_ZMMu64_ZMMu8_AVX512 | INTRINSIC_XED_IFORM_VPSHUFD_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_VPSHUFD_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPSHUFD_XMMu32_MASKmskw_MEMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHUFD_XMMu32_MASKmskw_XMMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHUFD_YMMqq_MEMqq_IMMb | INTRINSIC_XED_IFORM_VPSHUFD_YMMqq_YMMqq_IMMb | INTRINSIC_XED_IFORM_VPSHUFD_YMMu32_MASKmskw_MEMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHUFD_YMMu32_MASKmskw_YMMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHUFD_ZMMu32_MASKmskw_MEMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHUFD_ZMMu32_MASKmskw_ZMMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHUFHW_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_VPSHUFHW_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPSHUFHW_XMMu16_MASKmskw_MEMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHUFHW_XMMu16_MASKmskw_XMMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHUFHW_YMMqq_MEMqq_IMMb | INTRINSIC_XED_IFORM_VPSHUFHW_YMMqq_YMMqq_IMMb | INTRINSIC_XED_IFORM_VPSHUFHW_YMMu16_MASKmskw_MEMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHUFHW_YMMu16_MASKmskw_YMMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHUFHW_ZMMu16_MASKmskw_MEMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHUFHW_ZMMu16_MASKmskw_ZMMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHUFLW_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_VPSHUFLW_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPSHUFLW_XMMu16_MASKmskw_MEMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHUFLW_XMMu16_MASKmskw_XMMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHUFLW_YMMqq_MEMqq_IMMb | INTRINSIC_XED_IFORM_VPSHUFLW_YMMqq_YMMqq_IMMb | INTRINSIC_XED_IFORM_VPSHUFLW_YMMu16_MASKmskw_MEMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHUFLW_YMMu16_MASKmskw_YMMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHUFLW_ZMMu16_MASKmskw_MEMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSHUFLW_ZMMu16_MASKmskw_ZMMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSIGNB_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPSIGNB_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPSIGNB_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPSIGNB_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPSIGND_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPSIGND_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPSIGND_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPSIGND_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPSIGNW_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPSIGNW_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPSIGNW_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPSIGNW_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPSLLD_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPSLLD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPSLLD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPSLLD_XMMu32_MASKmskw_MEMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSLLD_XMMu32_MASKmskw_XMMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSLLD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPSLLD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPSLLD_YMMqq_YMMqq_IMMb | INTRINSIC_XED_IFORM_VPSLLD_YMMqq_YMMqq_MEMdq | INTRINSIC_XED_IFORM_VPSLLD_YMMqq_YMMqq_XMMq | INTRINSIC_XED_IFORM_VPSLLD_YMMu32_MASKmskw_MEMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSLLD_YMMu32_MASKmskw_YMMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSLLD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPSLLD_YMMu32_MASKmskw_YMMu32_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPSLLD_ZMMu32_MASKmskw_MEMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSLLD_ZMMu32_MASKmskw_ZMMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSLLD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPSLLD_ZMMu32_MASKmskw_ZMMu32_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPSLLDQ_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPSLLDQ_XMMu8_MEMu8_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSLLDQ_XMMu8_XMMu8_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSLLDQ_YMMqq_YMMqq_IMMb | INTRINSIC_XED_IFORM_VPSLLDQ_YMMu8_MEMu8_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSLLDQ_YMMu8_YMMu8_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSLLDQ_ZMMu8_MEMu8_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSLLDQ_ZMMu8_ZMMu8_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSLLQ_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPSLLQ_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPSLLQ_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPSLLQ_XMMu64_MASKmskw_MEMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSLLQ_XMMu64_MASKmskw_XMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSLLQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPSLLQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPSLLQ_YMMqq_YMMqq_IMMb | INTRINSIC_XED_IFORM_VPSLLQ_YMMqq_YMMqq_MEMdq | INTRINSIC_XED_IFORM_VPSLLQ_YMMqq_YMMqq_XMMq | INTRINSIC_XED_IFORM_VPSLLQ_YMMu64_MASKmskw_MEMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSLLQ_YMMu64_MASKmskw_YMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSLLQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPSLLQ_YMMu64_MASKmskw_YMMu64_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPSLLQ_ZMMu64_MASKmskw_MEMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSLLQ_ZMMu64_MASKmskw_ZMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSLLQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPSLLQ_ZMMu64_MASKmskw_ZMMu64_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPSLLVD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPSLLVD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPSLLVD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPSLLVD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPSLLVD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPSLLVD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPSLLVD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPSLLVD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VPSLLVD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPSLLVD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VPSLLVQ_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPSLLVQ_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPSLLVQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPSLLVQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPSLLVQ_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPSLLVQ_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPSLLVQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPSLLVQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VPSLLVQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPSLLVQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VPSLLVW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPSLLVW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VPSLLVW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPSLLVW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 | INTRINSIC_XED_IFORM_VPSLLVW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPSLLVW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 | INTRINSIC_XED_IFORM_VPSLLW_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPSLLW_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPSLLW_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPSLLW_XMMu16_MASKmskw_MEMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSLLW_XMMu16_MASKmskw_XMMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSLLW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPSLLW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VPSLLW_YMMqq_YMMqq_IMMb | INTRINSIC_XED_IFORM_VPSLLW_YMMqq_YMMqq_MEMdq | INTRINSIC_XED_IFORM_VPSLLW_YMMqq_YMMqq_XMMq | INTRINSIC_XED_IFORM_VPSLLW_YMMu16_MASKmskw_MEMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSLLW_YMMu16_MASKmskw_YMMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSLLW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPSLLW_YMMu16_MASKmskw_YMMu16_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VPSLLW_ZMMu16_MASKmskw_MEMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSLLW_ZMMu16_MASKmskw_ZMMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSLLW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPSLLW_ZMMu16_MASKmskw_ZMMu16_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VPSRAD_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPSRAD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPSRAD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPSRAD_XMMu32_MASKmskw_MEMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSRAD_XMMu32_MASKmskw_XMMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSRAD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPSRAD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPSRAD_YMMqq_YMMqq_IMMb | INTRINSIC_XED_IFORM_VPSRAD_YMMqq_YMMqq_MEMdq | INTRINSIC_XED_IFORM_VPSRAD_YMMqq_YMMqq_XMMq | INTRINSIC_XED_IFORM_VPSRAD_YMMu32_MASKmskw_MEMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSRAD_YMMu32_MASKmskw_YMMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSRAD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPSRAD_YMMu32_MASKmskw_YMMu32_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPSRAD_ZMMu32_MASKmskw_MEMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSRAD_ZMMu32_MASKmskw_ZMMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSRAD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPSRAD_ZMMu32_MASKmskw_ZMMu32_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPSRAQ_XMMu64_MASKmskw_MEMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSRAQ_XMMu64_MASKmskw_XMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSRAQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPSRAQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPSRAQ_YMMu64_MASKmskw_MEMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSRAQ_YMMu64_MASKmskw_YMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSRAQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPSRAQ_YMMu64_MASKmskw_YMMu64_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPSRAQ_ZMMu64_MASKmskw_MEMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSRAQ_ZMMu64_MASKmskw_ZMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSRAQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPSRAQ_ZMMu64_MASKmskw_ZMMu64_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPSRAVD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPSRAVD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPSRAVD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPSRAVD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPSRAVD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPSRAVD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPSRAVD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPSRAVD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VPSRAVD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPSRAVD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VPSRAVQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPSRAVQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPSRAVQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPSRAVQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VPSRAVQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPSRAVQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VPSRAVW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPSRAVW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VPSRAVW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPSRAVW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 | INTRINSIC_XED_IFORM_VPSRAVW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPSRAVW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 | INTRINSIC_XED_IFORM_VPSRAW_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPSRAW_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPSRAW_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPSRAW_XMMu16_MASKmskw_MEMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSRAW_XMMu16_MASKmskw_XMMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSRAW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPSRAW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VPSRAW_YMMqq_YMMqq_IMMb | INTRINSIC_XED_IFORM_VPSRAW_YMMqq_YMMqq_MEMdq | INTRINSIC_XED_IFORM_VPSRAW_YMMqq_YMMqq_XMMq | INTRINSIC_XED_IFORM_VPSRAW_YMMu16_MASKmskw_MEMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSRAW_YMMu16_MASKmskw_YMMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSRAW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPSRAW_YMMu16_MASKmskw_YMMu16_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VPSRAW_ZMMu16_MASKmskw_MEMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSRAW_ZMMu16_MASKmskw_ZMMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSRAW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPSRAW_ZMMu16_MASKmskw_ZMMu16_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VPSRLD_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPSRLD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPSRLD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPSRLD_XMMu32_MASKmskw_MEMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSRLD_XMMu32_MASKmskw_XMMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSRLD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPSRLD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPSRLD_YMMqq_YMMqq_IMMb | INTRINSIC_XED_IFORM_VPSRLD_YMMqq_YMMqq_MEMdq | INTRINSIC_XED_IFORM_VPSRLD_YMMqq_YMMqq_XMMq | INTRINSIC_XED_IFORM_VPSRLD_YMMu32_MASKmskw_MEMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSRLD_YMMu32_MASKmskw_YMMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSRLD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPSRLD_YMMu32_MASKmskw_YMMu32_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPSRLD_ZMMu32_MASKmskw_MEMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSRLD_ZMMu32_MASKmskw_ZMMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSRLD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPSRLD_ZMMu32_MASKmskw_ZMMu32_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPSRLDQ_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPSRLDQ_XMMu8_MEMu8_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSRLDQ_XMMu8_XMMu8_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSRLDQ_YMMqq_YMMqq_IMMb | INTRINSIC_XED_IFORM_VPSRLDQ_YMMu8_MEMu8_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSRLDQ_YMMu8_YMMu8_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSRLDQ_ZMMu8_MEMu8_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSRLDQ_ZMMu8_ZMMu8_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSRLQ_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPSRLQ_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPSRLQ_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPSRLQ_XMMu64_MASKmskw_MEMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSRLQ_XMMu64_MASKmskw_XMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSRLQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPSRLQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPSRLQ_YMMqq_YMMqq_IMMb | INTRINSIC_XED_IFORM_VPSRLQ_YMMqq_YMMqq_MEMdq | INTRINSIC_XED_IFORM_VPSRLQ_YMMqq_YMMqq_XMMq | INTRINSIC_XED_IFORM_VPSRLQ_YMMu64_MASKmskw_MEMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSRLQ_YMMu64_MASKmskw_YMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSRLQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPSRLQ_YMMu64_MASKmskw_YMMu64_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPSRLQ_ZMMu64_MASKmskw_MEMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSRLQ_ZMMu64_MASKmskw_ZMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSRLQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPSRLQ_ZMMu64_MASKmskw_ZMMu64_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPSRLVD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPSRLVD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPSRLVD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPSRLVD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPSRLVD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPSRLVD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPSRLVD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPSRLVD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VPSRLVD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPSRLVD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VPSRLVQ_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPSRLVQ_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPSRLVQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPSRLVQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPSRLVQ_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPSRLVQ_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPSRLVQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPSRLVQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VPSRLVQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPSRLVQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VPSRLVW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPSRLVW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VPSRLVW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPSRLVW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 | INTRINSIC_XED_IFORM_VPSRLVW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPSRLVW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 | INTRINSIC_XED_IFORM_VPSRLW_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VPSRLW_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPSRLW_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPSRLW_XMMu16_MASKmskw_MEMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSRLW_XMMu16_MASKmskw_XMMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSRLW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPSRLW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VPSRLW_YMMqq_YMMqq_IMMb | INTRINSIC_XED_IFORM_VPSRLW_YMMqq_YMMqq_MEMdq | INTRINSIC_XED_IFORM_VPSRLW_YMMqq_YMMqq_XMMq | INTRINSIC_XED_IFORM_VPSRLW_YMMu16_MASKmskw_MEMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSRLW_YMMu16_MASKmskw_YMMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSRLW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPSRLW_YMMu16_MASKmskw_YMMu16_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VPSRLW_ZMMu16_MASKmskw_MEMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSRLW_ZMMu16_MASKmskw_ZMMu16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPSRLW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPSRLW_ZMMu16_MASKmskw_ZMMu16_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VPSUBB_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPSUBB_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPSUBB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPSUBB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 | INTRINSIC_XED_IFORM_VPSUBB_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPSUBB_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPSUBB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPSUBB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 | INTRINSIC_XED_IFORM_VPSUBB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPSUBB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 | INTRINSIC_XED_IFORM_VPSUBD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPSUBD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPSUBD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPSUBD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPSUBD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPSUBD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPSUBD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPSUBD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VPSUBD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPSUBD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VPSUBQ_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPSUBQ_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPSUBQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPSUBQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPSUBQ_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPSUBQ_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPSUBQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPSUBQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VPSUBQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPSUBQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VPSUBSB_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPSUBSB_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPSUBSB_XMMi8_MASKmskw_XMMi8_MEMi8_AVX512 | INTRINSIC_XED_IFORM_VPSUBSB_XMMi8_MASKmskw_XMMi8_XMMi8_AVX512 | INTRINSIC_XED_IFORM_VPSUBSB_YMMi8_MASKmskw_YMMi8_MEMi8_AVX512 | INTRINSIC_XED_IFORM_VPSUBSB_YMMi8_MASKmskw_YMMi8_YMMi8_AVX512 | INTRINSIC_XED_IFORM_VPSUBSB_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPSUBSB_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPSUBSB_ZMMi8_MASKmskw_ZMMi8_MEMi8_AVX512 | INTRINSIC_XED_IFORM_VPSUBSB_ZMMi8_MASKmskw_ZMMi8_ZMMi8_AVX512 | INTRINSIC_XED_IFORM_VPSUBSW_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPSUBSW_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPSUBSW_XMMi16_MASKmskw_XMMi16_MEMi16_AVX512 | INTRINSIC_XED_IFORM_VPSUBSW_XMMi16_MASKmskw_XMMi16_XMMi16_AVX512 | INTRINSIC_XED_IFORM_VPSUBSW_YMMi16_MASKmskw_YMMi16_MEMi16_AVX512 | INTRINSIC_XED_IFORM_VPSUBSW_YMMi16_MASKmskw_YMMi16_YMMi16_AVX512 | INTRINSIC_XED_IFORM_VPSUBSW_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPSUBSW_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPSUBSW_ZMMi16_MASKmskw_ZMMi16_MEMi16_AVX512 | INTRINSIC_XED_IFORM_VPSUBSW_ZMMi16_MASKmskw_ZMMi16_ZMMi16_AVX512 | INTRINSIC_XED_IFORM_VPSUBUSB_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPSUBUSB_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPSUBUSB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPSUBUSB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 | INTRINSIC_XED_IFORM_VPSUBUSB_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPSUBUSB_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPSUBUSB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPSUBUSB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 | INTRINSIC_XED_IFORM_VPSUBUSB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPSUBUSB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 | INTRINSIC_XED_IFORM_VPSUBUSW_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPSUBUSW_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPSUBUSW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPSUBUSW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VPSUBUSW_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPSUBUSW_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPSUBUSW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPSUBUSW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 | INTRINSIC_XED_IFORM_VPSUBUSW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPSUBUSW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 | INTRINSIC_XED_IFORM_VPSUBW_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPSUBW_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPSUBW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPSUBW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VPSUBW_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPSUBW_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPSUBW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPSUBW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 | INTRINSIC_XED_IFORM_VPSUBW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPSUBW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 | INTRINSIC_XED_IFORM_VPTERNLOGD_XMMu32_MASKmskw_XMMu32_MEMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPTERNLOGD_XMMu32_MASKmskw_XMMu32_XMMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPTERNLOGD_YMMu32_MASKmskw_YMMu32_MEMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPTERNLOGD_YMMu32_MASKmskw_YMMu32_YMMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPTERNLOGD_ZMMu32_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPTERNLOGD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPTERNLOGQ_XMMu64_MASKmskw_XMMu64_MEMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPTERNLOGQ_XMMu64_MASKmskw_XMMu64_XMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPTERNLOGQ_YMMu64_MASKmskw_YMMu64_MEMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPTERNLOGQ_YMMu64_MASKmskw_YMMu64_YMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPTERNLOGQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPTERNLOGQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VPTEST_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPTEST_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPTEST_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPTEST_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPTESTMB_MASKmskw_MASKmskw_XMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPTESTMB_MASKmskw_MASKmskw_XMMu8_XMMu8_AVX512 | INTRINSIC_XED_IFORM_VPTESTMB_MASKmskw_MASKmskw_YMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPTESTMB_MASKmskw_MASKmskw_YMMu8_YMMu8_AVX512 | INTRINSIC_XED_IFORM_VPTESTMB_MASKmskw_MASKmskw_ZMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPTESTMB_MASKmskw_MASKmskw_ZMMu8_ZMMu8_AVX512 | INTRINSIC_XED_IFORM_VPTESTMD_MASKmskw_MASKmskw_XMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPTESTMD_MASKmskw_MASKmskw_XMMu32_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPTESTMD_MASKmskw_MASKmskw_YMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPTESTMD_MASKmskw_MASKmskw_YMMu32_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VPTESTMD_MASKmskw_MASKmskw_ZMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPTESTMD_MASKmskw_MASKmskw_ZMMu32_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VPTESTMQ_MASKmskw_MASKmskw_XMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPTESTMQ_MASKmskw_MASKmskw_XMMu64_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPTESTMQ_MASKmskw_MASKmskw_YMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPTESTMQ_MASKmskw_MASKmskw_YMMu64_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VPTESTMQ_MASKmskw_MASKmskw_ZMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPTESTMQ_MASKmskw_MASKmskw_ZMMu64_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VPTESTMW_MASKmskw_MASKmskw_XMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPTESTMW_MASKmskw_MASKmskw_XMMu16_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VPTESTMW_MASKmskw_MASKmskw_YMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPTESTMW_MASKmskw_MASKmskw_YMMu16_YMMu16_AVX512 | INTRINSIC_XED_IFORM_VPTESTMW_MASKmskw_MASKmskw_ZMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPTESTMW_MASKmskw_MASKmskw_ZMMu16_ZMMu16_AVX512 | INTRINSIC_XED_IFORM_VPTESTNMB_MASKmskw_MASKmskw_XMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPTESTNMB_MASKmskw_MASKmskw_XMMu8_XMMu8_AVX512 | INTRINSIC_XED_IFORM_VPTESTNMB_MASKmskw_MASKmskw_YMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPTESTNMB_MASKmskw_MASKmskw_YMMu8_YMMu8_AVX512 | INTRINSIC_XED_IFORM_VPTESTNMB_MASKmskw_MASKmskw_ZMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPTESTNMB_MASKmskw_MASKmskw_ZMMu8_ZMMu8_AVX512 | INTRINSIC_XED_IFORM_VPTESTNMD_MASKmskw_MASKmskw_XMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPTESTNMD_MASKmskw_MASKmskw_XMMu32_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPTESTNMD_MASKmskw_MASKmskw_YMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPTESTNMD_MASKmskw_MASKmskw_YMMu32_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VPTESTNMD_MASKmskw_MASKmskw_ZMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPTESTNMD_MASKmskw_MASKmskw_ZMMu32_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VPTESTNMQ_MASKmskw_MASKmskw_XMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPTESTNMQ_MASKmskw_MASKmskw_XMMu64_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPTESTNMQ_MASKmskw_MASKmskw_YMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPTESTNMQ_MASKmskw_MASKmskw_YMMu64_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VPTESTNMQ_MASKmskw_MASKmskw_ZMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPTESTNMQ_MASKmskw_MASKmskw_ZMMu64_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VPTESTNMW_MASKmskw_MASKmskw_XMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPTESTNMW_MASKmskw_MASKmskw_XMMu16_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VPTESTNMW_MASKmskw_MASKmskw_YMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPTESTNMW_MASKmskw_MASKmskw_YMMu16_YMMu16_AVX512 | INTRINSIC_XED_IFORM_VPTESTNMW_MASKmskw_MASKmskw_ZMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPTESTNMW_MASKmskw_MASKmskw_ZMMu16_ZMMu16_AVX512 | INTRINSIC_XED_IFORM_VPUNPCKHBW_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPUNPCKHBW_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPUNPCKHBW_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPUNPCKHBW_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 | INTRINSIC_XED_IFORM_VPUNPCKHBW_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPUNPCKHBW_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPUNPCKHBW_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPUNPCKHBW_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 | INTRINSIC_XED_IFORM_VPUNPCKHBW_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPUNPCKHBW_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 | INTRINSIC_XED_IFORM_VPUNPCKHDQ_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPUNPCKHDQ_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPUNPCKHDQ_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPUNPCKHDQ_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPUNPCKHDQ_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPUNPCKHDQ_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPUNPCKHDQ_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPUNPCKHDQ_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VPUNPCKHDQ_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPUNPCKHDQ_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VPUNPCKHQDQ_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPUNPCKHQDQ_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPUNPCKHQDQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPUNPCKHQDQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPUNPCKHQDQ_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPUNPCKHQDQ_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPUNPCKHQDQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPUNPCKHQDQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VPUNPCKHQDQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPUNPCKHQDQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VPUNPCKHWD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPUNPCKHWD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPUNPCKHWD_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPUNPCKHWD_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VPUNPCKHWD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPUNPCKHWD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPUNPCKHWD_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPUNPCKHWD_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 | INTRINSIC_XED_IFORM_VPUNPCKHWD_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPUNPCKHWD_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 | INTRINSIC_XED_IFORM_VPUNPCKLBW_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPUNPCKLBW_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPUNPCKLBW_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPUNPCKLBW_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 | INTRINSIC_XED_IFORM_VPUNPCKLBW_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPUNPCKLBW_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPUNPCKLBW_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPUNPCKLBW_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 | INTRINSIC_XED_IFORM_VPUNPCKLBW_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 | INTRINSIC_XED_IFORM_VPUNPCKLBW_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 | INTRINSIC_XED_IFORM_VPUNPCKLDQ_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPUNPCKLDQ_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPUNPCKLDQ_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPUNPCKLDQ_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPUNPCKLDQ_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPUNPCKLDQ_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPUNPCKLDQ_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPUNPCKLDQ_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VPUNPCKLDQ_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPUNPCKLDQ_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VPUNPCKLQDQ_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPUNPCKLQDQ_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPUNPCKLQDQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPUNPCKLQDQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPUNPCKLQDQ_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPUNPCKLQDQ_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPUNPCKLQDQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPUNPCKLQDQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VPUNPCKLQDQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPUNPCKLQDQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VPUNPCKLWD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPUNPCKLWD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPUNPCKLWD_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPUNPCKLWD_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 | INTRINSIC_XED_IFORM_VPUNPCKLWD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPUNPCKLWD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPUNPCKLWD_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPUNPCKLWD_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 | INTRINSIC_XED_IFORM_VPUNPCKLWD_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 | INTRINSIC_XED_IFORM_VPUNPCKLWD_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 | INTRINSIC_XED_IFORM_VPXOR_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VPXOR_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VPXOR_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VPXOR_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VPXORD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPXORD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VPXORD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPXORD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VPXORD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VPXORD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VPXORQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPXORQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VPXORQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPXORQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VPXORQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VPXORQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VRANGEPD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VRANGEPD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VRANGEPD_YMMf64_MASKmskw_YMMf64_MEMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VRANGEPD_YMMf64_MASKmskw_YMMf64_YMMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VRANGEPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VRANGEPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VRANGEPS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VRANGEPS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VRANGEPS_YMMf32_MASKmskw_YMMf32_MEMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VRANGEPS_YMMf32_MASKmskw_YMMf32_YMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VRANGEPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VRANGEPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VRANGESD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VRANGESD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VRANGESS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VRANGESS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VRCP14PD_XMMf64_MASKmskw_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VRCP14PD_XMMf64_MASKmskw_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VRCP14PD_YMMf64_MASKmskw_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VRCP14PD_YMMf64_MASKmskw_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VRCP14PD_ZMMf64_MASKmskw_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VRCP14PD_ZMMf64_MASKmskw_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VRCP14PS_XMMf32_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VRCP14PS_XMMf32_MASKmskw_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VRCP14PS_YMMf32_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VRCP14PS_YMMf32_MASKmskw_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VRCP14PS_ZMMf32_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VRCP14PS_ZMMf32_MASKmskw_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VRCP14SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VRCP14SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VRCP14SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VRCP14SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VRCP28PD_ZMMf64_MASKmskw_MEMf64_AVX512ER | INTRINSIC_XED_IFORM_VRCP28PD_ZMMf64_MASKmskw_ZMMf64_AVX512ER | INTRINSIC_XED_IFORM_VRCP28PS_ZMMf32_MASKmskw_MEMf32_AVX512ER | INTRINSIC_XED_IFORM_VRCP28PS_ZMMf32_MASKmskw_ZMMf32_AVX512ER | INTRINSIC_XED_IFORM_VRCP28SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512ER | INTRINSIC_XED_IFORM_VRCP28SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512ER | INTRINSIC_XED_IFORM_VRCP28SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512ER | INTRINSIC_XED_IFORM_VRCP28SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512ER | INTRINSIC_XED_IFORM_VRCPPH_XMMf16_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VRCPPH_XMMf16_MASKmskw_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VRCPPH_YMMf16_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VRCPPH_YMMf16_MASKmskw_YMMf16_AVX512 | INTRINSIC_XED_IFORM_VRCPPH_ZMMf16_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VRCPPH_ZMMf16_MASKmskw_ZMMf16_AVX512 | INTRINSIC_XED_IFORM_VRCPPS_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VRCPPS_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VRCPPS_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VRCPPS_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VRCPSH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VRCPSH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VRCPSS_XMMdq_XMMdq_MEMd | INTRINSIC_XED_IFORM_VRCPSS_XMMdq_XMMdq_XMMd | INTRINSIC_XED_IFORM_VREDUCEPD_XMMf64_MASKmskw_MEMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VREDUCEPD_XMMf64_MASKmskw_XMMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VREDUCEPD_YMMf64_MASKmskw_MEMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VREDUCEPD_YMMf64_MASKmskw_YMMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VREDUCEPD_ZMMf64_MASKmskw_MEMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VREDUCEPD_ZMMf64_MASKmskw_ZMMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VREDUCEPH_XMMf16_MASKmskw_MEMf16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VREDUCEPH_XMMf16_MASKmskw_XMMf16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VREDUCEPH_YMMf16_MASKmskw_MEMf16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VREDUCEPH_YMMf16_MASKmskw_YMMf16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VREDUCEPH_ZMMf16_MASKmskw_MEMf16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VREDUCEPH_ZMMf16_MASKmskw_ZMMf16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VREDUCEPS_XMMf32_MASKmskw_MEMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VREDUCEPS_XMMf32_MASKmskw_XMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VREDUCEPS_YMMf32_MASKmskw_MEMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VREDUCEPS_YMMf32_MASKmskw_YMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VREDUCEPS_ZMMf32_MASKmskw_MEMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VREDUCEPS_ZMMf32_MASKmskw_ZMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VREDUCESD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VREDUCESD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VREDUCESH_XMMf16_MASKmskw_XMMf16_MEMf16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VREDUCESH_XMMf16_MASKmskw_XMMf16_XMMf16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VREDUCESS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VREDUCESS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VRNDSCALEPD_XMMf64_MASKmskw_MEMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VRNDSCALEPD_XMMf64_MASKmskw_XMMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VRNDSCALEPD_YMMf64_MASKmskw_MEMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VRNDSCALEPD_YMMf64_MASKmskw_YMMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VRNDSCALEPD_ZMMf64_MASKmskw_MEMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VRNDSCALEPD_ZMMf64_MASKmskw_ZMMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VRNDSCALEPH_XMMf16_MASKmskw_MEMf16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VRNDSCALEPH_XMMf16_MASKmskw_XMMf16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VRNDSCALEPH_YMMf16_MASKmskw_MEMf16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VRNDSCALEPH_YMMf16_MASKmskw_YMMf16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VRNDSCALEPH_ZMMf16_MASKmskw_MEMf16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VRNDSCALEPH_ZMMf16_MASKmskw_ZMMf16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VRNDSCALEPS_XMMf32_MASKmskw_MEMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VRNDSCALEPS_XMMf32_MASKmskw_XMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VRNDSCALEPS_YMMf32_MASKmskw_MEMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VRNDSCALEPS_YMMf32_MASKmskw_YMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VRNDSCALEPS_ZMMf32_MASKmskw_MEMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VRNDSCALEPS_ZMMf32_MASKmskw_ZMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VRNDSCALESD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VRNDSCALESD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VRNDSCALESH_XMMf16_MASKmskw_XMMf16_MEMf16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VRNDSCALESH_XMMf16_MASKmskw_XMMf16_XMMf16_IMM8_AVX512 | INTRINSIC_XED_IFORM_VRNDSCALESS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VRNDSCALESS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VROUNDPD_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_VROUNDPD_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VROUNDPD_YMMqq_MEMqq_IMMb | INTRINSIC_XED_IFORM_VROUNDPD_YMMqq_YMMqq_IMMb | INTRINSIC_XED_IFORM_VROUNDPS_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_VROUNDPS_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VROUNDPS_YMMqq_MEMqq_IMMb | INTRINSIC_XED_IFORM_VROUNDPS_YMMqq_YMMqq_IMMb | INTRINSIC_XED_IFORM_VROUNDSD_XMMdq_XMMdq_MEMq_IMMb | INTRINSIC_XED_IFORM_VROUNDSD_XMMdq_XMMdq_XMMq_IMMb | INTRINSIC_XED_IFORM_VROUNDSS_XMMdq_XMMdq_MEMd_IMMb | INTRINSIC_XED_IFORM_VROUNDSS_XMMdq_XMMdq_XMMd_IMMb | INTRINSIC_XED_IFORM_VRSQRT14PD_XMMf64_MASKmskw_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VRSQRT14PD_XMMf64_MASKmskw_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VRSQRT14PD_YMMf64_MASKmskw_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VRSQRT14PD_YMMf64_MASKmskw_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VRSQRT14PD_ZMMf64_MASKmskw_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VRSQRT14PD_ZMMf64_MASKmskw_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VRSQRT14PS_XMMf32_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VRSQRT14PS_XMMf32_MASKmskw_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VRSQRT14PS_YMMf32_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VRSQRT14PS_YMMf32_MASKmskw_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VRSQRT14PS_ZMMf32_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VRSQRT14PS_ZMMf32_MASKmskw_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VRSQRT14SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VRSQRT14SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VRSQRT14SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VRSQRT14SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VRSQRT28PD_ZMMf64_MASKmskw_MEMf64_AVX512ER | INTRINSIC_XED_IFORM_VRSQRT28PD_ZMMf64_MASKmskw_ZMMf64_AVX512ER | INTRINSIC_XED_IFORM_VRSQRT28PS_ZMMf32_MASKmskw_MEMf32_AVX512ER | INTRINSIC_XED_IFORM_VRSQRT28PS_ZMMf32_MASKmskw_ZMMf32_AVX512ER | INTRINSIC_XED_IFORM_VRSQRT28SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512ER | INTRINSIC_XED_IFORM_VRSQRT28SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512ER | INTRINSIC_XED_IFORM_VRSQRT28SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512ER | INTRINSIC_XED_IFORM_VRSQRT28SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512ER | INTRINSIC_XED_IFORM_VRSQRTPH_XMMf16_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VRSQRTPH_XMMf16_MASKmskw_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VRSQRTPH_YMMf16_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VRSQRTPH_YMMf16_MASKmskw_YMMf16_AVX512 | INTRINSIC_XED_IFORM_VRSQRTPH_ZMMf16_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VRSQRTPH_ZMMf16_MASKmskw_ZMMf16_AVX512 | INTRINSIC_XED_IFORM_VRSQRTPS_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VRSQRTPS_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VRSQRTPS_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VRSQRTPS_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VRSQRTSH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VRSQRTSH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VRSQRTSS_XMMdq_XMMdq_MEMd | INTRINSIC_XED_IFORM_VRSQRTSS_XMMdq_XMMdq_XMMd | INTRINSIC_XED_IFORM_VSCALEFPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VSCALEFPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VSCALEFPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VSCALEFPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VSCALEFPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VSCALEFPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VSCALEFPH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VSCALEFPH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VSCALEFPH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VSCALEFPH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 | INTRINSIC_XED_IFORM_VSCALEFPH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VSCALEFPH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 | INTRINSIC_XED_IFORM_VSCALEFPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VSCALEFPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VSCALEFPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VSCALEFPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VSCALEFPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VSCALEFPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VSCALEFSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VSCALEFSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VSCALEFSH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VSCALEFSH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VSCALEFSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VSCALEFSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VSCATTERDPD_MEMf64_MASKmskw_XMMf64_AVX512_VL128 | INTRINSIC_XED_IFORM_VSCATTERDPD_MEMf64_MASKmskw_YMMf64_AVX512_VL256 | INTRINSIC_XED_IFORM_VSCATTERDPD_MEMf64_MASKmskw_ZMMf64_AVX512_VL512 | INTRINSIC_XED_IFORM_VSCATTERDPS_MEMf32_MASKmskw_XMMf32_AVX512_VL128 | INTRINSIC_XED_IFORM_VSCATTERDPS_MEMf32_MASKmskw_YMMf32_AVX512_VL256 | INTRINSIC_XED_IFORM_VSCATTERDPS_MEMf32_MASKmskw_ZMMf32_AVX512_VL512 | INTRINSIC_XED_IFORM_VSCATTERPF0DPD_MEMf64_MASKmskw_AVX512PF_VL512 | INTRINSIC_XED_IFORM_VSCATTERPF0DPS_MEMf32_MASKmskw_AVX512PF_VL512 | INTRINSIC_XED_IFORM_VSCATTERPF0QPD_MEMf64_MASKmskw_AVX512PF_VL512 | INTRINSIC_XED_IFORM_VSCATTERPF0QPS_MEMf32_MASKmskw_AVX512PF_VL512 | INTRINSIC_XED_IFORM_VSCATTERPF1DPD_MEMf64_MASKmskw_AVX512PF_VL512 | INTRINSIC_XED_IFORM_VSCATTERPF1DPS_MEMf32_MASKmskw_AVX512PF_VL512 | INTRINSIC_XED_IFORM_VSCATTERPF1QPD_MEMf64_MASKmskw_AVX512PF_VL512 | INTRINSIC_XED_IFORM_VSCATTERPF1QPS_MEMf32_MASKmskw_AVX512PF_VL512 | INTRINSIC_XED_IFORM_VSCATTERQPD_MEMf64_MASKmskw_XMMf64_AVX512_VL128 | INTRINSIC_XED_IFORM_VSCATTERQPD_MEMf64_MASKmskw_YMMf64_AVX512_VL256 | INTRINSIC_XED_IFORM_VSCATTERQPD_MEMf64_MASKmskw_ZMMf64_AVX512_VL512 | INTRINSIC_XED_IFORM_VSCATTERQPS_MEMf32_MASKmskw_XMMf32_AVX512_VL128 | INTRINSIC_XED_IFORM_VSCATTERQPS_MEMf32_MASKmskw_XMMf32_AVX512_VL256 | INTRINSIC_XED_IFORM_VSCATTERQPS_MEMf32_MASKmskw_YMMf32_AVX512_VL512 | INTRINSIC_XED_IFORM_VSHA512MSG1_YMMu64_XMMu64 | INTRINSIC_XED_IFORM_VSHA512MSG2_YMMu64_YMMu64 | INTRINSIC_XED_IFORM_VSHA512RNDS2_YMMu64_YMMu64_XMMu64 | INTRINSIC_XED_IFORM_VSHUFF32X4_YMMf32_MASKmskw_YMMf32_MEMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VSHUFF32X4_YMMf32_MASKmskw_YMMf32_YMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VSHUFF32X4_ZMMf32_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VSHUFF32X4_ZMMf32_MASKmskw_ZMMf32_ZMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VSHUFF64X2_YMMf64_MASKmskw_YMMf64_MEMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VSHUFF64X2_YMMf64_MASKmskw_YMMf64_YMMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VSHUFF64X2_ZMMf64_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VSHUFF64X2_ZMMf64_MASKmskw_ZMMf64_ZMMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VSHUFI32X4_YMMu32_MASKmskw_YMMu32_MEMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VSHUFI32X4_YMMu32_MASKmskw_YMMu32_YMMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VSHUFI32X4_ZMMu32_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VSHUFI32X4_ZMMu32_MASKmskw_ZMMu32_ZMMu32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VSHUFI64X2_YMMu64_MASKmskw_YMMu64_MEMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VSHUFI64X2_YMMu64_MASKmskw_YMMu64_YMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VSHUFI64X2_ZMMu64_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VSHUFI64X2_ZMMu64_MASKmskw_ZMMu64_ZMMu64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VSHUFPD_XMMdq_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_VSHUFPD_XMMdq_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VSHUFPD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VSHUFPD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VSHUFPD_YMMf64_MASKmskw_YMMf64_MEMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VSHUFPD_YMMf64_MASKmskw_YMMf64_YMMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VSHUFPD_YMMqq_YMMqq_MEMqq_IMMb | INTRINSIC_XED_IFORM_VSHUFPD_YMMqq_YMMqq_YMMqq_IMMb | INTRINSIC_XED_IFORM_VSHUFPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VSHUFPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_IMM8_AVX512 | INTRINSIC_XED_IFORM_VSHUFPS_XMMdq_XMMdq_MEMdq_IMMb | INTRINSIC_XED_IFORM_VSHUFPS_XMMdq_XMMdq_XMMdq_IMMb | INTRINSIC_XED_IFORM_VSHUFPS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VSHUFPS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VSHUFPS_YMMf32_MASKmskw_YMMf32_MEMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VSHUFPS_YMMf32_MASKmskw_YMMf32_YMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VSHUFPS_YMMqq_YMMqq_MEMqq_IMMb | INTRINSIC_XED_IFORM_VSHUFPS_YMMqq_YMMqq_YMMqq_IMMb | INTRINSIC_XED_IFORM_VSHUFPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VSHUFPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_IMM8_AVX512 | INTRINSIC_XED_IFORM_VSM3MSG1_XMMu32_XMMu32_MEMu32 | INTRINSIC_XED_IFORM_VSM3MSG1_XMMu32_XMMu32_XMMu32 | INTRINSIC_XED_IFORM_VSM3MSG2_XMMu32_XMMu32_MEMu32 | INTRINSIC_XED_IFORM_VSM3MSG2_XMMu32_XMMu32_XMMu32 | INTRINSIC_XED_IFORM_VSM3RNDS2_XMMu32_XMMu32_MEMu32_IMM8 | INTRINSIC_XED_IFORM_VSM3RNDS2_XMMu32_XMMu32_XMMu32_IMM8 | INTRINSIC_XED_IFORM_VSM4KEY4_XMMu32_XMMu32_MEMu32 | INTRINSIC_XED_IFORM_VSM4KEY4_XMMu32_XMMu32_XMMu32 | INTRINSIC_XED_IFORM_VSM4KEY4_YMMu32_YMMu32_MEMu32 | INTRINSIC_XED_IFORM_VSM4KEY4_YMMu32_YMMu32_YMMu32 | INTRINSIC_XED_IFORM_VSM4RNDS4_XMMu32_XMMu32_MEMu32 | INTRINSIC_XED_IFORM_VSM4RNDS4_XMMu32_XMMu32_XMMu32 | INTRINSIC_XED_IFORM_VSM4RNDS4_YMMu32_YMMu32_MEMu32 | INTRINSIC_XED_IFORM_VSM4RNDS4_YMMu32_YMMu32_YMMu32 | INTRINSIC_XED_IFORM_VSQRTPD_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VSQRTPD_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VSQRTPD_XMMf64_MASKmskw_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VSQRTPD_XMMf64_MASKmskw_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VSQRTPD_YMMf64_MASKmskw_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VSQRTPD_YMMf64_MASKmskw_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VSQRTPD_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VSQRTPD_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VSQRTPD_ZMMf64_MASKmskw_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VSQRTPD_ZMMf64_MASKmskw_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VSQRTPH_XMMf16_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VSQRTPH_XMMf16_MASKmskw_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VSQRTPH_YMMf16_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VSQRTPH_YMMf16_MASKmskw_YMMf16_AVX512 | INTRINSIC_XED_IFORM_VSQRTPH_ZMMf16_MASKmskw_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VSQRTPH_ZMMf16_MASKmskw_ZMMf16_AVX512 | INTRINSIC_XED_IFORM_VSQRTPS_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VSQRTPS_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VSQRTPS_XMMf32_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VSQRTPS_XMMf32_MASKmskw_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VSQRTPS_YMMf32_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VSQRTPS_YMMf32_MASKmskw_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VSQRTPS_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VSQRTPS_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VSQRTPS_ZMMf32_MASKmskw_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VSQRTPS_ZMMf32_MASKmskw_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VSQRTSD_XMMdq_XMMdq_MEMq | INTRINSIC_XED_IFORM_VSQRTSD_XMMdq_XMMdq_XMMq | INTRINSIC_XED_IFORM_VSQRTSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VSQRTSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VSQRTSH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VSQRTSH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VSQRTSS_XMMdq_XMMdq_MEMd | INTRINSIC_XED_IFORM_VSQRTSS_XMMdq_XMMdq_XMMd | INTRINSIC_XED_IFORM_VSQRTSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VSQRTSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VSTMXCSR_MEMd | INTRINSIC_XED_IFORM_VSUBPD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VSUBPD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VSUBPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VSUBPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VSUBPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VSUBPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VSUBPD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VSUBPD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VSUBPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VSUBPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VSUBPH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VSUBPH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VSUBPH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VSUBPH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 | INTRINSIC_XED_IFORM_VSUBPH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VSUBPH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 | INTRINSIC_XED_IFORM_VSUBPS_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VSUBPS_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VSUBPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VSUBPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VSUBPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VSUBPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VSUBPS_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VSUBPS_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VSUBPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VSUBPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VSUBSD_XMMdq_XMMdq_MEMq | INTRINSIC_XED_IFORM_VSUBSD_XMMdq_XMMdq_XMMq | INTRINSIC_XED_IFORM_VSUBSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VSUBSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VSUBSH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VSUBSH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VSUBSS_XMMdq_XMMdq_MEMd | INTRINSIC_XED_IFORM_VSUBSS_XMMdq_XMMdq_XMMd | INTRINSIC_XED_IFORM_VSUBSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VSUBSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VTESTPD_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VTESTPD_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VTESTPD_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VTESTPD_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VTESTPS_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VTESTPS_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VTESTPS_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VTESTPS_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VUCOMISD_XMMdq_MEMq | INTRINSIC_XED_IFORM_VUCOMISD_XMMdq_XMMq | INTRINSIC_XED_IFORM_VUCOMISD_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VUCOMISD_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VUCOMISH_XMMf16_MEMf16_AVX512 | INTRINSIC_XED_IFORM_VUCOMISH_XMMf16_XMMf16_AVX512 | INTRINSIC_XED_IFORM_VUCOMISS_XMMdq_MEMd | INTRINSIC_XED_IFORM_VUCOMISS_XMMdq_XMMd | INTRINSIC_XED_IFORM_VUCOMISS_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VUCOMISS_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VUNPCKHPD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VUNPCKHPD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VUNPCKHPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VUNPCKHPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VUNPCKHPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VUNPCKHPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VUNPCKHPD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VUNPCKHPD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VUNPCKHPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VUNPCKHPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VUNPCKHPS_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VUNPCKHPS_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VUNPCKHPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VUNPCKHPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VUNPCKHPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VUNPCKHPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VUNPCKHPS_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VUNPCKHPS_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VUNPCKHPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VUNPCKHPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VUNPCKLPD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VUNPCKLPD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VUNPCKLPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VUNPCKLPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 | INTRINSIC_XED_IFORM_VUNPCKLPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VUNPCKLPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 | INTRINSIC_XED_IFORM_VUNPCKLPD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VUNPCKLPD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VUNPCKLPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 | INTRINSIC_XED_IFORM_VUNPCKLPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 | INTRINSIC_XED_IFORM_VUNPCKLPS_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VUNPCKLPS_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VUNPCKLPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VUNPCKLPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 | INTRINSIC_XED_IFORM_VUNPCKLPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VUNPCKLPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 | INTRINSIC_XED_IFORM_VUNPCKLPS_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VUNPCKLPS_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VUNPCKLPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 | INTRINSIC_XED_IFORM_VUNPCKLPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 | INTRINSIC_XED_IFORM_VXORPD_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VXORPD_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VXORPD_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VXORPD_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 | INTRINSIC_XED_IFORM_VXORPD_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VXORPD_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VXORPD_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VXORPD_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 | INTRINSIC_XED_IFORM_VXORPD_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 | INTRINSIC_XED_IFORM_VXORPD_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 | INTRINSIC_XED_IFORM_VXORPS_XMMdq_XMMdq_MEMdq | INTRINSIC_XED_IFORM_VXORPS_XMMdq_XMMdq_XMMdq | INTRINSIC_XED_IFORM_VXORPS_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VXORPS_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 | INTRINSIC_XED_IFORM_VXORPS_YMMqq_YMMqq_MEMqq | INTRINSIC_XED_IFORM_VXORPS_YMMqq_YMMqq_YMMqq | INTRINSIC_XED_IFORM_VXORPS_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VXORPS_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 | INTRINSIC_XED_IFORM_VXORPS_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 | INTRINSIC_XED_IFORM_VXORPS_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 | INTRINSIC_XED_IFORM_VZEROALL | INTRINSIC_XED_IFORM_VZEROUPPER | INTRINSIC_XED_IFORM_WBINVD | INTRINSIC_XED_IFORM_WBNOINVD | INTRINSIC_XED_IFORM_WRFSBASE_GPRy | INTRINSIC_XED_IFORM_WRGSBASE_GPRy | INTRINSIC_XED_IFORM_WRMSR | INTRINSIC_XED_IFORM_WRMSRLIST | INTRINSIC_XED_IFORM_WRMSRNS | INTRINSIC_XED_IFORM_WRPKRU | INTRINSIC_XED_IFORM_WRSSD_MEMu32_GPR32u32 | INTRINSIC_XED_IFORM_WRSSD_MEMu32_GPR32u32_APX | INTRINSIC_XED_IFORM_WRSSQ_MEMu64_GPR64u64 | INTRINSIC_XED_IFORM_WRSSQ_MEMu64_GPR64u64_APX | INTRINSIC_XED_IFORM_WRUSSD_MEMu32_GPR32u32 | INTRINSIC_XED_IFORM_WRUSSD_MEMu32_GPR32u32_APX | INTRINSIC_XED_IFORM_WRUSSQ_MEMu64_GPR64u64 | INTRINSIC_XED_IFORM_WRUSSQ_MEMu64_GPR64u64_APX | INTRINSIC_XED_IFORM_XABORT_IMMb | INTRINSIC_XED_IFORM_XADD_GPR8_GPR8 | INTRINSIC_XED_IFORM_XADD_GPRv_GPRv | INTRINSIC_XED_IFORM_XADD_MEMb_GPR8 | INTRINSIC_XED_IFORM_XADD_MEMv_GPRv | INTRINSIC_XED_IFORM_XADD_LOCK_MEMb_GPR8 | INTRINSIC_XED_IFORM_XADD_LOCK_MEMv_GPRv | INTRINSIC_XED_IFORM_XBEGIN_RELBRz | INTRINSIC_XED_IFORM_XCHG_GPR8_GPR8 | INTRINSIC_XED_IFORM_XCHG_GPRv_GPRv | INTRINSIC_XED_IFORM_XCHG_GPRv_OrAX | INTRINSIC_XED_IFORM_XCHG_MEMb_GPR8 | INTRINSIC_XED_IFORM_XCHG_MEMv_GPRv | INTRINSIC_XED_IFORM_XEND | INTRINSIC_XED_IFORM_XGETBV | INTRINSIC_XED_IFORM_XLAT | INTRINSIC_XED_IFORM_XOR_AL_IMMb | INTRINSIC_XED_IFORM_XOR_GPR8_GPR8_30 | INTRINSIC_XED_IFORM_XOR_GPR8_GPR8_32 | INTRINSIC_XED_IFORM_XOR_GPR8_IMMb_80r6 | INTRINSIC_XED_IFORM_XOR_GPR8_IMMb_82r6 | INTRINSIC_XED_IFORM_XOR_GPR8_MEMb | INTRINSIC_XED_IFORM_XOR_GPR8i8_GPR8i8_APX | INTRINSIC_XED_IFORM_XOR_GPR8i8_GPR8i8_GPR8i8_APX | INTRINSIC_XED_IFORM_XOR_GPR8i8_GPR8i8_IMM8_APX | INTRINSIC_XED_IFORM_XOR_GPR8i8_GPR8i8_MEMi8_APX | INTRINSIC_XED_IFORM_XOR_GPR8i8_IMM8_APX | INTRINSIC_XED_IFORM_XOR_GPR8i8_MEMi8_APX | INTRINSIC_XED_IFORM_XOR_GPR8i8_MEMi8_GPR8i8_APX | INTRINSIC_XED_IFORM_XOR_GPR8i8_MEMi8_IMM8_APX | INTRINSIC_XED_IFORM_XOR_GPRv_GPRv_31 | INTRINSIC_XED_IFORM_XOR_GPRv_GPRv_33 | INTRINSIC_XED_IFORM_XOR_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_XOR_GPRv_GPRv_GPRv_APX | INTRINSIC_XED_IFORM_XOR_GPRv_GPRv_IMM8_APX | INTRINSIC_XED_IFORM_XOR_GPRv_GPRv_IMMz_APX | INTRINSIC_XED_IFORM_XOR_GPRv_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_XOR_GPRv_IMM8_APX | INTRINSIC_XED_IFORM_XOR_GPRv_IMMb | INTRINSIC_XED_IFORM_XOR_GPRv_IMMz | INTRINSIC_XED_IFORM_XOR_GPRv_IMMz_APX | INTRINSIC_XED_IFORM_XOR_GPRv_MEMv | INTRINSIC_XED_IFORM_XOR_GPRv_MEMv_APX | INTRINSIC_XED_IFORM_XOR_GPRv_MEMv_GPRv_APX | INTRINSIC_XED_IFORM_XOR_GPRv_MEMv_IMM8_APX | INTRINSIC_XED_IFORM_XOR_GPRv_MEMv_IMMz_APX | INTRINSIC_XED_IFORM_XOR_MEMb_GPR8 | INTRINSIC_XED_IFORM_XOR_MEMb_IMMb_80r6 | INTRINSIC_XED_IFORM_XOR_MEMb_IMMb_82r6 | INTRINSIC_XED_IFORM_XOR_MEMi8_GPR8i8_APX | INTRINSIC_XED_IFORM_XOR_MEMi8_IMM8_APX | INTRINSIC_XED_IFORM_XOR_MEMv_GPRv | INTRINSIC_XED_IFORM_XOR_MEMv_GPRv_APX | INTRINSIC_XED_IFORM_XOR_MEMv_IMM8_APX | INTRINSIC_XED_IFORM_XOR_MEMv_IMMb | INTRINSIC_XED_IFORM_XOR_MEMv_IMMz | INTRINSIC_XED_IFORM_XOR_MEMv_IMMz_APX | INTRINSIC_XED_IFORM_XOR_OrAX_IMMz | INTRINSIC_XED_IFORM_XORPD_XMMxuq_MEMxuq | INTRINSIC_XED_IFORM_XORPD_XMMxuq_XMMxuq | INTRINSIC_XED_IFORM_XORPS_XMMxud_MEMxud | INTRINSIC_XED_IFORM_XORPS_XMMxud_XMMxud | INTRINSIC_XED_IFORM_XOR_LOCK_MEMb_GPR8 | INTRINSIC_XED_IFORM_XOR_LOCK_MEMb_IMMb_80r6 | INTRINSIC_XED_IFORM_XOR_LOCK_MEMb_IMMb_82r6 | INTRINSIC_XED_IFORM_XOR_LOCK_MEMv_GPRv | INTRINSIC_XED_IFORM_XOR_LOCK_MEMv_IMMb | INTRINSIC_XED_IFORM_XOR_LOCK_MEMv_IMMz | INTRINSIC_XED_IFORM_XRESLDTRK | INTRINSIC_XED_IFORM_XRSTOR_MEMmxsave | INTRINSIC_XED_IFORM_XRSTOR64_MEMmxsave | INTRINSIC_XED_IFORM_XRSTORS_MEMmxsave | INTRINSIC_XED_IFORM_XRSTORS64_MEMmxsave | INTRINSIC_XED_IFORM_XSAVE_MEMmxsave | INTRINSIC_XED_IFORM_XSAVE64_MEMmxsave | INTRINSIC_XED_IFORM_XSAVEC_MEMmxsave | INTRINSIC_XED_IFORM_XSAVEC64_MEMmxsave | INTRINSIC_XED_IFORM_XSAVEOPT_MEMmxsave | INTRINSIC_XED_IFORM_XSAVEOPT64_MEMmxsave | INTRINSIC_XED_IFORM_XSAVES_MEMmxsave | INTRINSIC_XED_IFORM_XSAVES64_MEMmxsave | INTRINSIC_XED_IFORM_XSETBV | INTRINSIC_XED_IFORM_XSTORE | INTRINSIC_XED_IFORM_XSUSLDTRK | INTRINSIC_XED_IFORM_XTEST | INTRINSIC_XED_IFORM_LAST | INTRINSIC_XED_IFORM_TZCNT_GPR64_GPRMEM64 | INTRINSIC_XED_IFORM_TZCNT_GPR32_GPRMEM32 | INTRINSIC_XED_IFORM_TZCNT_GPR16_GPRMEM16 | INTRINSIC_XED_IFORM_LZCNT_GPR64_GPRMEM64 | INTRINSIC_XED_IFORM_LZCNT_GPR32_GPRMEM32 | INTRINSIC_XED_IFORM_LZCNT_GPR16_GPRMEM16 | INTRINSIC_XED_IFORM_POPCNT_GPR64_GPRMEM64 | INTRINSIC_XED_IFORM_POPCNT_GPR32_GPRMEM32 | INTRINSIC_XED_IFORM_POPCNT_GPR16_GPRMEM16 | INTRINSIC_LAST
  deriving (Show)

instance Enum X86Intrinsic where
  fromEnum INTRINSIC_F2XM1 = 0
  fromEnum INTRINSIC_FBLD = 1
  fromEnum INTRINSIC_FBST = 2
  fromEnum INTRINSIC_FSIN = 3
  fromEnum INTRINSIC_FCOS = 4
  fromEnum INTRINSIC_FSINCOS = 5
  fromEnum INTRINSIC_FPATAN = 6
  fromEnum INTRINSIC_FPREM = 7
  fromEnum INTRINSIC_FPREM1 = 8
  fromEnum INTRINSIC_FPTAN = 9
  fromEnum INTRINSIC_FSCALE = 10
  fromEnum INTRINSIC_FXAM = 11
  fromEnum INTRINSIC_FXTRACT = 12
  fromEnum INTRINSIC_FYL2X = 13
  fromEnum INTRINSIC_FYL2XP1 = 14
  -- Jumps to 1k
  fromEnum INTRINSIC_XED_IFORM_INVALID = 1000
  fromEnum INTRINSIC_XED_IFORM_AAA = 1001
  fromEnum INTRINSIC_XED_IFORM_AAD_IMMb = 1002
  fromEnum INTRINSIC_XED_IFORM_AADD_MEM32_GPR32 = 1003
  fromEnum INTRINSIC_XED_IFORM_AADD_MEM64_GPR64 = 1004
  fromEnum INTRINSIC_XED_IFORM_AADD_MEMi32_GPR32i32_APX = 1005
  fromEnum INTRINSIC_XED_IFORM_AADD_MEMi64_GPR64i64_APX = 1006
  fromEnum INTRINSIC_XED_IFORM_AAM_IMMb = 1007
  fromEnum INTRINSIC_XED_IFORM_AAND_MEM32_GPR32 = 1008
  fromEnum INTRINSIC_XED_IFORM_AAND_MEM64_GPR64 = 1009
  fromEnum INTRINSIC_XED_IFORM_AAND_MEMi32_GPR32i32_APX = 1010
  fromEnum INTRINSIC_XED_IFORM_AAND_MEMi64_GPR64i64_APX = 1011
  fromEnum INTRINSIC_XED_IFORM_AAS = 1012
  fromEnum INTRINSIC_XED_IFORM_ADC_AL_IMMb = 1013
  fromEnum INTRINSIC_XED_IFORM_ADC_GPR8_GPR8_10 = 1014
  fromEnum INTRINSIC_XED_IFORM_ADC_GPR8_GPR8_12 = 1015
  fromEnum INTRINSIC_XED_IFORM_ADC_GPR8_IMMb_80r2 = 1016
  fromEnum INTRINSIC_XED_IFORM_ADC_GPR8_IMMb_82r2 = 1017
  fromEnum INTRINSIC_XED_IFORM_ADC_GPR8_MEMb = 1018
  fromEnum INTRINSIC_XED_IFORM_ADC_GPR8i8_GPR8i8_APX = 1019
  fromEnum INTRINSIC_XED_IFORM_ADC_GPR8i8_GPR8i8_GPR8i8_APX = 1020
  fromEnum INTRINSIC_XED_IFORM_ADC_GPR8i8_GPR8i8_IMM8_APX = 1021
  fromEnum INTRINSIC_XED_IFORM_ADC_GPR8i8_GPR8i8_MEMi8_APX = 1022
  fromEnum INTRINSIC_XED_IFORM_ADC_GPR8i8_IMM8_APX = 1023
  fromEnum INTRINSIC_XED_IFORM_ADC_GPR8i8_MEMi8_APX = 1024
  fromEnum INTRINSIC_XED_IFORM_ADC_GPR8i8_MEMi8_GPR8i8_APX = 1025
  fromEnum INTRINSIC_XED_IFORM_ADC_GPR8i8_MEMi8_IMM8_APX = 1026
  fromEnum INTRINSIC_XED_IFORM_ADC_GPRv_GPRv_11 = 1027
  fromEnum INTRINSIC_XED_IFORM_ADC_GPRv_GPRv_13 = 1028
  fromEnum INTRINSIC_XED_IFORM_ADC_GPRv_GPRv_APX = 1029
  fromEnum INTRINSIC_XED_IFORM_ADC_GPRv_GPRv_GPRv_APX = 1030
  fromEnum INTRINSIC_XED_IFORM_ADC_GPRv_GPRv_IMM8_APX = 1031
  fromEnum INTRINSIC_XED_IFORM_ADC_GPRv_GPRv_IMMz_APX = 1032
  fromEnum INTRINSIC_XED_IFORM_ADC_GPRv_GPRv_MEMv_APX = 1033
  fromEnum INTRINSIC_XED_IFORM_ADC_GPRv_IMM8_APX = 1034
  fromEnum INTRINSIC_XED_IFORM_ADC_GPRv_IMMb = 1035
  fromEnum INTRINSIC_XED_IFORM_ADC_GPRv_IMMz = 1036
  fromEnum INTRINSIC_XED_IFORM_ADC_GPRv_IMMz_APX = 1037
  fromEnum INTRINSIC_XED_IFORM_ADC_GPRv_MEMv = 1038
  fromEnum INTRINSIC_XED_IFORM_ADC_GPRv_MEMv_APX = 1039
  fromEnum INTRINSIC_XED_IFORM_ADC_GPRv_MEMv_GPRv_APX = 1040
  fromEnum INTRINSIC_XED_IFORM_ADC_GPRv_MEMv_IMM8_APX = 1041
  fromEnum INTRINSIC_XED_IFORM_ADC_GPRv_MEMv_IMMz_APX = 1042
  fromEnum INTRINSIC_XED_IFORM_ADC_MEMb_GPR8 = 1043
  fromEnum INTRINSIC_XED_IFORM_ADC_MEMb_IMMb_80r2 = 1044
  fromEnum INTRINSIC_XED_IFORM_ADC_MEMb_IMMb_82r2 = 1045
  fromEnum INTRINSIC_XED_IFORM_ADC_MEMi8_GPR8i8_APX = 1046
  fromEnum INTRINSIC_XED_IFORM_ADC_MEMi8_IMM8_APX = 1047
  fromEnum INTRINSIC_XED_IFORM_ADC_MEMv_GPRv = 1048
  fromEnum INTRINSIC_XED_IFORM_ADC_MEMv_GPRv_APX = 1049
  fromEnum INTRINSIC_XED_IFORM_ADC_MEMv_IMM8_APX = 1050
  fromEnum INTRINSIC_XED_IFORM_ADC_MEMv_IMMb = 1051
  fromEnum INTRINSIC_XED_IFORM_ADC_MEMv_IMMz = 1052
  fromEnum INTRINSIC_XED_IFORM_ADC_MEMv_IMMz_APX = 1053
  fromEnum INTRINSIC_XED_IFORM_ADC_OrAX_IMMz = 1054
  fromEnum INTRINSIC_XED_IFORM_ADCX_GPR32d_GPR32d = 1055
  fromEnum INTRINSIC_XED_IFORM_ADCX_GPR32d_MEMd = 1056
  fromEnum INTRINSIC_XED_IFORM_ADCX_GPR32i32_GPR32i32_APX = 1057
  fromEnum INTRINSIC_XED_IFORM_ADCX_GPR32i32_GPR32i32_GPR32i32_APX = 1058
  fromEnum INTRINSIC_XED_IFORM_ADCX_GPR32i32_GPR32i32_MEMi32_APX = 1059
  fromEnum INTRINSIC_XED_IFORM_ADCX_GPR32i32_MEMi32_APX = 1060
  fromEnum INTRINSIC_XED_IFORM_ADCX_GPR64i64_GPR64i64_APX = 1061
  fromEnum INTRINSIC_XED_IFORM_ADCX_GPR64i64_GPR64i64_GPR64i64_APX = 1062
  fromEnum INTRINSIC_XED_IFORM_ADCX_GPR64i64_GPR64i64_MEMi64_APX = 1063
  fromEnum INTRINSIC_XED_IFORM_ADCX_GPR64i64_MEMi64_APX = 1064
  fromEnum INTRINSIC_XED_IFORM_ADCX_GPR64q_GPR64q = 1065
  fromEnum INTRINSIC_XED_IFORM_ADCX_GPR64q_MEMq = 1066
  fromEnum INTRINSIC_XED_IFORM_ADC_LOCK_MEMb_GPR8 = 1067
  fromEnum INTRINSIC_XED_IFORM_ADC_LOCK_MEMb_IMMb_80r2 = 1068
  fromEnum INTRINSIC_XED_IFORM_ADC_LOCK_MEMb_IMMb_82r2 = 1069
  fromEnum INTRINSIC_XED_IFORM_ADC_LOCK_MEMv_GPRv = 1070
  fromEnum INTRINSIC_XED_IFORM_ADC_LOCK_MEMv_IMMb = 1071
  fromEnum INTRINSIC_XED_IFORM_ADC_LOCK_MEMv_IMMz = 1072
  fromEnum INTRINSIC_XED_IFORM_ADD_AL_IMMb = 1073
  fromEnum INTRINSIC_XED_IFORM_ADD_GPR8_GPR8_00 = 1074
  fromEnum INTRINSIC_XED_IFORM_ADD_GPR8_GPR8_02 = 1075
  fromEnum INTRINSIC_XED_IFORM_ADD_GPR8_IMMb_80r0 = 1076
  fromEnum INTRINSIC_XED_IFORM_ADD_GPR8_IMMb_82r0 = 1077
  fromEnum INTRINSIC_XED_IFORM_ADD_GPR8_MEMb = 1078
  fromEnum INTRINSIC_XED_IFORM_ADD_GPR8i8_GPR8i8_APX = 1079
  fromEnum INTRINSIC_XED_IFORM_ADD_GPR8i8_GPR8i8_GPR8i8_APX = 1080
  fromEnum INTRINSIC_XED_IFORM_ADD_GPR8i8_GPR8i8_IMM8_APX = 1081
  fromEnum INTRINSIC_XED_IFORM_ADD_GPR8i8_GPR8i8_MEMi8_APX = 1082
  fromEnum INTRINSIC_XED_IFORM_ADD_GPR8i8_IMM8_APX = 1083
  fromEnum INTRINSIC_XED_IFORM_ADD_GPR8i8_MEMi8_APX = 1084
  fromEnum INTRINSIC_XED_IFORM_ADD_GPR8i8_MEMi8_GPR8i8_APX = 1085
  fromEnum INTRINSIC_XED_IFORM_ADD_GPR8i8_MEMi8_IMM8_APX = 1086
  fromEnum INTRINSIC_XED_IFORM_ADD_GPRv_GPRv_01 = 1087
  fromEnum INTRINSIC_XED_IFORM_ADD_GPRv_GPRv_03 = 1088
  fromEnum INTRINSIC_XED_IFORM_ADD_GPRv_GPRv_APX = 1089
  fromEnum INTRINSIC_XED_IFORM_ADD_GPRv_GPRv_GPRv_APX = 1090
  fromEnum INTRINSIC_XED_IFORM_ADD_GPRv_GPRv_IMM8_APX = 1091
  fromEnum INTRINSIC_XED_IFORM_ADD_GPRv_GPRv_IMMz_APX = 1092
  fromEnum INTRINSIC_XED_IFORM_ADD_GPRv_GPRv_MEMv_APX = 1093
  fromEnum INTRINSIC_XED_IFORM_ADD_GPRv_IMM8_APX = 1094
  fromEnum INTRINSIC_XED_IFORM_ADD_GPRv_IMMb = 1095
  fromEnum INTRINSIC_XED_IFORM_ADD_GPRv_IMMz = 1096
  fromEnum INTRINSIC_XED_IFORM_ADD_GPRv_IMMz_APX = 1097
  fromEnum INTRINSIC_XED_IFORM_ADD_GPRv_MEMv = 1098
  fromEnum INTRINSIC_XED_IFORM_ADD_GPRv_MEMv_APX = 1099
  fromEnum INTRINSIC_XED_IFORM_ADD_GPRv_MEMv_GPRv_APX = 1100
  fromEnum INTRINSIC_XED_IFORM_ADD_GPRv_MEMv_IMM8_APX = 1101
  fromEnum INTRINSIC_XED_IFORM_ADD_GPRv_MEMv_IMMz_APX = 1102
  fromEnum INTRINSIC_XED_IFORM_ADD_MEMb_GPR8 = 1103
  fromEnum INTRINSIC_XED_IFORM_ADD_MEMb_IMMb_80r0 = 1104
  fromEnum INTRINSIC_XED_IFORM_ADD_MEMb_IMMb_82r0 = 1105
  fromEnum INTRINSIC_XED_IFORM_ADD_MEMi8_GPR8i8_APX = 1106
  fromEnum INTRINSIC_XED_IFORM_ADD_MEMi8_IMM8_APX = 1107
  fromEnum INTRINSIC_XED_IFORM_ADD_MEMv_GPRv = 1108
  fromEnum INTRINSIC_XED_IFORM_ADD_MEMv_GPRv_APX = 1109
  fromEnum INTRINSIC_XED_IFORM_ADD_MEMv_IMM8_APX = 1110
  fromEnum INTRINSIC_XED_IFORM_ADD_MEMv_IMMb = 1111
  fromEnum INTRINSIC_XED_IFORM_ADD_MEMv_IMMz = 1112
  fromEnum INTRINSIC_XED_IFORM_ADD_MEMv_IMMz_APX = 1113
  fromEnum INTRINSIC_XED_IFORM_ADD_OrAX_IMMz = 1114
  fromEnum INTRINSIC_XED_IFORM_ADDPD_XMMpd_MEMpd = 1115
  fromEnum INTRINSIC_XED_IFORM_ADDPD_XMMpd_XMMpd = 1116
  fromEnum INTRINSIC_XED_IFORM_ADDPS_XMMps_MEMps = 1117
  fromEnum INTRINSIC_XED_IFORM_ADDPS_XMMps_XMMps = 1118
  fromEnum INTRINSIC_XED_IFORM_ADDSD_XMMsd_MEMsd = 1119
  fromEnum INTRINSIC_XED_IFORM_ADDSD_XMMsd_XMMsd = 1120
  fromEnum INTRINSIC_XED_IFORM_ADDSS_XMMss_MEMss = 1121
  fromEnum INTRINSIC_XED_IFORM_ADDSS_XMMss_XMMss = 1122
  fromEnum INTRINSIC_XED_IFORM_ADDSUBPD_XMMpd_MEMpd = 1123
  fromEnum INTRINSIC_XED_IFORM_ADDSUBPD_XMMpd_XMMpd = 1124
  fromEnum INTRINSIC_XED_IFORM_ADDSUBPS_XMMps_MEMps = 1125
  fromEnum INTRINSIC_XED_IFORM_ADDSUBPS_XMMps_XMMps = 1126
  fromEnum INTRINSIC_XED_IFORM_ADD_LOCK_MEMb_GPR8 = 1127
  fromEnum INTRINSIC_XED_IFORM_ADD_LOCK_MEMb_IMMb_80r0 = 1128
  fromEnum INTRINSIC_XED_IFORM_ADD_LOCK_MEMb_IMMb_82r0 = 1129
  fromEnum INTRINSIC_XED_IFORM_ADD_LOCK_MEMv_GPRv = 1130
  fromEnum INTRINSIC_XED_IFORM_ADD_LOCK_MEMv_IMMb = 1131
  fromEnum INTRINSIC_XED_IFORM_ADD_LOCK_MEMv_IMMz = 1132
  fromEnum INTRINSIC_XED_IFORM_ADOX_GPR32d_GPR32d = 1133
  fromEnum INTRINSIC_XED_IFORM_ADOX_GPR32d_MEMd = 1134
  fromEnum INTRINSIC_XED_IFORM_ADOX_GPR32i32_GPR32i32_APX = 1135
  fromEnum INTRINSIC_XED_IFORM_ADOX_GPR32i32_GPR32i32_GPR32i32_APX = 1136
  fromEnum INTRINSIC_XED_IFORM_ADOX_GPR32i32_GPR32i32_MEMi32_APX = 1137
  fromEnum INTRINSIC_XED_IFORM_ADOX_GPR32i32_MEMi32_APX = 1138
  fromEnum INTRINSIC_XED_IFORM_ADOX_GPR64i64_GPR64i64_APX = 1139
  fromEnum INTRINSIC_XED_IFORM_ADOX_GPR64i64_GPR64i64_GPR64i64_APX = 1140
  fromEnum INTRINSIC_XED_IFORM_ADOX_GPR64i64_GPR64i64_MEMi64_APX = 1141
  fromEnum INTRINSIC_XED_IFORM_ADOX_GPR64i64_MEMi64_APX = 1142
  fromEnum INTRINSIC_XED_IFORM_ADOX_GPR64q_GPR64q = 1143
  fromEnum INTRINSIC_XED_IFORM_ADOX_GPR64q_MEMq = 1144
  fromEnum INTRINSIC_XED_IFORM_AESDEC_XMMdq_MEMdq = 1145
  fromEnum INTRINSIC_XED_IFORM_AESDEC_XMMdq_XMMdq = 1146
  fromEnum INTRINSIC_XED_IFORM_AESDEC128KL_XMMu8_MEMu8 = 1147
  fromEnum INTRINSIC_XED_IFORM_AESDEC256KL_XMMu8_MEMu8 = 1148
  fromEnum INTRINSIC_XED_IFORM_AESDECLAST_XMMdq_MEMdq = 1149
  fromEnum INTRINSIC_XED_IFORM_AESDECLAST_XMMdq_XMMdq = 1150
  fromEnum INTRINSIC_XED_IFORM_AESDECWIDE128KL_MEMu8 = 1151
  fromEnum INTRINSIC_XED_IFORM_AESDECWIDE256KL_MEMu8 = 1152
  fromEnum INTRINSIC_XED_IFORM_AESENC_XMMdq_MEMdq = 1153
  fromEnum INTRINSIC_XED_IFORM_AESENC_XMMdq_XMMdq = 1154
  fromEnum INTRINSIC_XED_IFORM_AESENC128KL_XMMu8_MEMu8 = 1155
  fromEnum INTRINSIC_XED_IFORM_AESENC256KL_XMMu8_MEMu8 = 1156
  fromEnum INTRINSIC_XED_IFORM_AESENCLAST_XMMdq_MEMdq = 1157
  fromEnum INTRINSIC_XED_IFORM_AESENCLAST_XMMdq_XMMdq = 1158
  fromEnum INTRINSIC_XED_IFORM_AESENCWIDE128KL_MEMu8 = 1159
  fromEnum INTRINSIC_XED_IFORM_AESENCWIDE256KL_MEMu8 = 1160
  fromEnum INTRINSIC_XED_IFORM_AESIMC_XMMdq_MEMdq = 1161
  fromEnum INTRINSIC_XED_IFORM_AESIMC_XMMdq_XMMdq = 1162
  fromEnum INTRINSIC_XED_IFORM_AESKEYGENASSIST_XMMdq_MEMdq_IMMb = 1163
  fromEnum INTRINSIC_XED_IFORM_AESKEYGENASSIST_XMMdq_XMMdq_IMMb = 1164
  fromEnum INTRINSIC_XED_IFORM_AND_AL_IMMb = 1165
  fromEnum INTRINSIC_XED_IFORM_AND_GPR8_GPR8_20 = 1166
  fromEnum INTRINSIC_XED_IFORM_AND_GPR8_GPR8_22 = 1167
  fromEnum INTRINSIC_XED_IFORM_AND_GPR8_IMMb_80r4 = 1168
  fromEnum INTRINSIC_XED_IFORM_AND_GPR8_IMMb_82r4 = 1169
  fromEnum INTRINSIC_XED_IFORM_AND_GPR8_MEMb = 1170
  fromEnum INTRINSIC_XED_IFORM_AND_GPR8i8_GPR8i8_APX = 1171
  fromEnum INTRINSIC_XED_IFORM_AND_GPR8i8_GPR8i8_GPR8i8_APX = 1172
  fromEnum INTRINSIC_XED_IFORM_AND_GPR8i8_GPR8i8_IMM8_APX = 1173
  fromEnum INTRINSIC_XED_IFORM_AND_GPR8i8_GPR8i8_MEMi8_APX = 1174
  fromEnum INTRINSIC_XED_IFORM_AND_GPR8i8_IMM8_APX = 1175
  fromEnum INTRINSIC_XED_IFORM_AND_GPR8i8_MEMi8_APX = 1176
  fromEnum INTRINSIC_XED_IFORM_AND_GPR8i8_MEMi8_GPR8i8_APX = 1177
  fromEnum INTRINSIC_XED_IFORM_AND_GPR8i8_MEMi8_IMM8_APX = 1178
  fromEnum INTRINSIC_XED_IFORM_AND_GPRv_GPRv_21 = 1179
  fromEnum INTRINSIC_XED_IFORM_AND_GPRv_GPRv_23 = 1180
  fromEnum INTRINSIC_XED_IFORM_AND_GPRv_GPRv_APX = 1181
  fromEnum INTRINSIC_XED_IFORM_AND_GPRv_GPRv_GPRv_APX = 1182
  fromEnum INTRINSIC_XED_IFORM_AND_GPRv_GPRv_IMM8_APX = 1183
  fromEnum INTRINSIC_XED_IFORM_AND_GPRv_GPRv_IMMz_APX = 1184
  fromEnum INTRINSIC_XED_IFORM_AND_GPRv_GPRv_MEMv_APX = 1185
  fromEnum INTRINSIC_XED_IFORM_AND_GPRv_IMM8_APX = 1186
  fromEnum INTRINSIC_XED_IFORM_AND_GPRv_IMMb = 1187
  fromEnum INTRINSIC_XED_IFORM_AND_GPRv_IMMz = 1188
  fromEnum INTRINSIC_XED_IFORM_AND_GPRv_IMMz_APX = 1189
  fromEnum INTRINSIC_XED_IFORM_AND_GPRv_MEMv = 1190
  fromEnum INTRINSIC_XED_IFORM_AND_GPRv_MEMv_APX = 1191
  fromEnum INTRINSIC_XED_IFORM_AND_GPRv_MEMv_GPRv_APX = 1192
  fromEnum INTRINSIC_XED_IFORM_AND_GPRv_MEMv_IMM8_APX = 1193
  fromEnum INTRINSIC_XED_IFORM_AND_GPRv_MEMv_IMMz_APX = 1194
  fromEnum INTRINSIC_XED_IFORM_AND_MEMb_GPR8 = 1195
  fromEnum INTRINSIC_XED_IFORM_AND_MEMb_IMMb_80r4 = 1196
  fromEnum INTRINSIC_XED_IFORM_AND_MEMb_IMMb_82r4 = 1197
  fromEnum INTRINSIC_XED_IFORM_AND_MEMi8_GPR8i8_APX = 1198
  fromEnum INTRINSIC_XED_IFORM_AND_MEMi8_IMM8_APX = 1199
  fromEnum INTRINSIC_XED_IFORM_AND_MEMv_GPRv = 1200
  fromEnum INTRINSIC_XED_IFORM_AND_MEMv_GPRv_APX = 1201
  fromEnum INTRINSIC_XED_IFORM_AND_MEMv_IMM8_APX = 1202
  fromEnum INTRINSIC_XED_IFORM_AND_MEMv_IMMb = 1203
  fromEnum INTRINSIC_XED_IFORM_AND_MEMv_IMMz = 1204
  fromEnum INTRINSIC_XED_IFORM_AND_MEMv_IMMz_APX = 1205
  fromEnum INTRINSIC_XED_IFORM_AND_OrAX_IMMz = 1206
  fromEnum INTRINSIC_XED_IFORM_ANDN_GPR32d_GPR32d_GPR32d = 1207
  fromEnum INTRINSIC_XED_IFORM_ANDN_GPR32d_GPR32d_MEMd = 1208
  fromEnum INTRINSIC_XED_IFORM_ANDN_GPR32i32_GPR32i32_GPR32i32_APX = 1209
  fromEnum INTRINSIC_XED_IFORM_ANDN_GPR32i32_GPR32i32_MEMi32_APX = 1210
  fromEnum INTRINSIC_XED_IFORM_ANDN_GPR64i64_GPR64i64_GPR64i64_APX = 1211
  fromEnum INTRINSIC_XED_IFORM_ANDN_GPR64i64_GPR64i64_MEMi64_APX = 1212
  fromEnum INTRINSIC_XED_IFORM_ANDN_GPR64q_GPR64q_GPR64q = 1213
  fromEnum INTRINSIC_XED_IFORM_ANDN_GPR64q_GPR64q_MEMq = 1214
  fromEnum INTRINSIC_XED_IFORM_ANDNPD_XMMxuq_MEMxuq = 1215
  fromEnum INTRINSIC_XED_IFORM_ANDNPD_XMMxuq_XMMxuq = 1216
  fromEnum INTRINSIC_XED_IFORM_ANDNPS_XMMxud_MEMxud = 1217
  fromEnum INTRINSIC_XED_IFORM_ANDNPS_XMMxud_XMMxud = 1218
  fromEnum INTRINSIC_XED_IFORM_ANDPD_XMMxuq_MEMxuq = 1219
  fromEnum INTRINSIC_XED_IFORM_ANDPD_XMMxuq_XMMxuq = 1220
  fromEnum INTRINSIC_XED_IFORM_ANDPS_XMMxud_MEMxud = 1221
  fromEnum INTRINSIC_XED_IFORM_ANDPS_XMMxud_XMMxud = 1222
  fromEnum INTRINSIC_XED_IFORM_AND_LOCK_MEMb_GPR8 = 1223
  fromEnum INTRINSIC_XED_IFORM_AND_LOCK_MEMb_IMMb_80r4 = 1224
  fromEnum INTRINSIC_XED_IFORM_AND_LOCK_MEMb_IMMb_82r4 = 1225
  fromEnum INTRINSIC_XED_IFORM_AND_LOCK_MEMv_GPRv = 1226
  fromEnum INTRINSIC_XED_IFORM_AND_LOCK_MEMv_IMMb = 1227
  fromEnum INTRINSIC_XED_IFORM_AND_LOCK_MEMv_IMMz = 1228
  fromEnum INTRINSIC_XED_IFORM_AOR_MEM32_GPR32 = 1229
  fromEnum INTRINSIC_XED_IFORM_AOR_MEM64_GPR64 = 1230
  fromEnum INTRINSIC_XED_IFORM_AOR_MEMi32_GPR32i32_APX = 1231
  fromEnum INTRINSIC_XED_IFORM_AOR_MEMi64_GPR64i64_APX = 1232
  fromEnum INTRINSIC_XED_IFORM_ARPL_GPR16_GPR16 = 1233
  fromEnum INTRINSIC_XED_IFORM_ARPL_MEMw_GPR16 = 1234
  fromEnum INTRINSIC_XED_IFORM_AXOR_MEM32_GPR32 = 1235
  fromEnum INTRINSIC_XED_IFORM_AXOR_MEM64_GPR64 = 1236
  fromEnum INTRINSIC_XED_IFORM_AXOR_MEMi32_GPR32i32_APX = 1237
  fromEnum INTRINSIC_XED_IFORM_AXOR_MEMi64_GPR64i64_APX = 1238
  fromEnum INTRINSIC_XED_IFORM_BEXTR_GPR32d_GPR32d_GPR32d = 1239
  fromEnum INTRINSIC_XED_IFORM_BEXTR_GPR32d_MEMd_GPR32d = 1240
  fromEnum INTRINSIC_XED_IFORM_BEXTR_GPR32i32_GPR32i32_GPR32i32_APX = 1241
  fromEnum INTRINSIC_XED_IFORM_BEXTR_GPR32i32_MEMi32_GPR32i32_APX = 1242
  fromEnum INTRINSIC_XED_IFORM_BEXTR_GPR64i64_GPR64i64_GPR64i64_APX = 1243
  fromEnum INTRINSIC_XED_IFORM_BEXTR_GPR64i64_MEMi64_GPR64i64_APX = 1244
  fromEnum INTRINSIC_XED_IFORM_BEXTR_GPR64q_GPR64q_GPR64q = 1245
  fromEnum INTRINSIC_XED_IFORM_BEXTR_GPR64q_MEMq_GPR64q = 1246
  fromEnum INTRINSIC_XED_IFORM_BEXTR_XOP_GPR32d_GPR32d_IMMd = 1247
  fromEnum INTRINSIC_XED_IFORM_BEXTR_XOP_GPR32d_MEMd_IMMd = 1248
  fromEnum INTRINSIC_XED_IFORM_BEXTR_XOP_GPRyy_GPRyy_IMMd = 1249
  fromEnum INTRINSIC_XED_IFORM_BEXTR_XOP_GPRyy_MEMy_IMMd = 1250
  fromEnum INTRINSIC_XED_IFORM_BLCFILL_GPR32d_GPR32d = 1251
  fromEnum INTRINSIC_XED_IFORM_BLCFILL_GPR32d_MEMd = 1252
  fromEnum INTRINSIC_XED_IFORM_BLCFILL_GPRyy_GPRyy = 1253
  fromEnum INTRINSIC_XED_IFORM_BLCFILL_GPRyy_MEMy = 1254
  fromEnum INTRINSIC_XED_IFORM_BLCI_GPR32d_GPR32d = 1255
  fromEnum INTRINSIC_XED_IFORM_BLCI_GPR32d_MEMd = 1256
  fromEnum INTRINSIC_XED_IFORM_BLCI_GPRyy_GPRyy = 1257
  fromEnum INTRINSIC_XED_IFORM_BLCI_GPRyy_MEMy = 1258
  fromEnum INTRINSIC_XED_IFORM_BLCIC_GPR32d_GPR32d = 1259
  fromEnum INTRINSIC_XED_IFORM_BLCIC_GPR32d_MEMd = 1260
  fromEnum INTRINSIC_XED_IFORM_BLCIC_GPRyy_GPRyy = 1261
  fromEnum INTRINSIC_XED_IFORM_BLCIC_GPRyy_MEMy = 1262
  fromEnum INTRINSIC_XED_IFORM_BLCMSK_GPR32d_GPR32d = 1263
  fromEnum INTRINSIC_XED_IFORM_BLCMSK_GPR32d_MEMd = 1264
  fromEnum INTRINSIC_XED_IFORM_BLCMSK_GPRyy_GPRyy = 1265
  fromEnum INTRINSIC_XED_IFORM_BLCMSK_GPRyy_MEMy = 1266
  fromEnum INTRINSIC_XED_IFORM_BLCS_GPR32d_GPR32d = 1267
  fromEnum INTRINSIC_XED_IFORM_BLCS_GPR32d_MEMd = 1268
  fromEnum INTRINSIC_XED_IFORM_BLCS_GPRyy_GPRyy = 1269
  fromEnum INTRINSIC_XED_IFORM_BLCS_GPRyy_MEMy = 1270
  fromEnum INTRINSIC_XED_IFORM_BLENDPD_XMMdq_MEMdq_IMMb = 1271
  fromEnum INTRINSIC_XED_IFORM_BLENDPD_XMMdq_XMMdq_IMMb = 1272
  fromEnum INTRINSIC_XED_IFORM_BLENDPS_XMMdq_MEMdq_IMMb = 1273
  fromEnum INTRINSIC_XED_IFORM_BLENDPS_XMMdq_XMMdq_IMMb = 1274
  fromEnum INTRINSIC_XED_IFORM_BLENDVPD_XMMdq_MEMdq = 1275
  fromEnum INTRINSIC_XED_IFORM_BLENDVPD_XMMdq_XMMdq = 1276
  fromEnum INTRINSIC_XED_IFORM_BLENDVPS_XMMdq_MEMdq = 1277
  fromEnum INTRINSIC_XED_IFORM_BLENDVPS_XMMdq_XMMdq = 1278
  fromEnum INTRINSIC_XED_IFORM_BLSFILL_GPR32d_GPR32d = 1279
  fromEnum INTRINSIC_XED_IFORM_BLSFILL_GPR32d_MEMd = 1280
  fromEnum INTRINSIC_XED_IFORM_BLSFILL_GPRyy_GPRyy = 1281
  fromEnum INTRINSIC_XED_IFORM_BLSFILL_GPRyy_MEMy = 1282
  fromEnum INTRINSIC_XED_IFORM_BLSI_GPR32d_GPR32d = 1283
  fromEnum INTRINSIC_XED_IFORM_BLSI_GPR32d_MEMd = 1284
  fromEnum INTRINSIC_XED_IFORM_BLSI_GPR32i32_GPR32i32_APX = 1285
  fromEnum INTRINSIC_XED_IFORM_BLSI_GPR32i32_MEMi32_APX = 1286
  fromEnum INTRINSIC_XED_IFORM_BLSI_GPR64i64_GPR64i64_APX = 1287
  fromEnum INTRINSIC_XED_IFORM_BLSI_GPR64i64_MEMi64_APX = 1288
  fromEnum INTRINSIC_XED_IFORM_BLSI_GPR64q_GPR64q = 1289
  fromEnum INTRINSIC_XED_IFORM_BLSI_GPR64q_MEMq = 1290
  fromEnum INTRINSIC_XED_IFORM_BLSIC_GPR32d_GPR32d = 1291
  fromEnum INTRINSIC_XED_IFORM_BLSIC_GPR32d_MEMd = 1292
  fromEnum INTRINSIC_XED_IFORM_BLSIC_GPRyy_GPRyy = 1293
  fromEnum INTRINSIC_XED_IFORM_BLSIC_GPRyy_MEMy = 1294
  fromEnum INTRINSIC_XED_IFORM_BLSMSK_GPR32d_GPR32d = 1295
  fromEnum INTRINSIC_XED_IFORM_BLSMSK_GPR32d_MEMd = 1296
  fromEnum INTRINSIC_XED_IFORM_BLSMSK_GPR32i32_GPR32i32_APX = 1297
  fromEnum INTRINSIC_XED_IFORM_BLSMSK_GPR32i32_MEMi32_APX = 1298
  fromEnum INTRINSIC_XED_IFORM_BLSMSK_GPR64i64_GPR64i64_APX = 1299
  fromEnum INTRINSIC_XED_IFORM_BLSMSK_GPR64i64_MEMi64_APX = 1300
  fromEnum INTRINSIC_XED_IFORM_BLSMSK_GPR64q_GPR64q = 1301
  fromEnum INTRINSIC_XED_IFORM_BLSMSK_GPR64q_MEMq = 1302
  fromEnum INTRINSIC_XED_IFORM_BLSR_GPR32d_GPR32d = 1303
  fromEnum INTRINSIC_XED_IFORM_BLSR_GPR32d_MEMd = 1304
  fromEnum INTRINSIC_XED_IFORM_BLSR_GPR32i32_GPR32i32_APX = 1305
  fromEnum INTRINSIC_XED_IFORM_BLSR_GPR32i32_MEMi32_APX = 1306
  fromEnum INTRINSIC_XED_IFORM_BLSR_GPR64i64_GPR64i64_APX = 1307
  fromEnum INTRINSIC_XED_IFORM_BLSR_GPR64i64_MEMi64_APX = 1308
  fromEnum INTRINSIC_XED_IFORM_BLSR_GPR64q_GPR64q = 1309
  fromEnum INTRINSIC_XED_IFORM_BLSR_GPR64q_MEMq = 1310
  fromEnum INTRINSIC_XED_IFORM_BNDCL_BND_AGEN = 1311
  fromEnum INTRINSIC_XED_IFORM_BNDCL_BND_GPR32 = 1312
  fromEnum INTRINSIC_XED_IFORM_BNDCL_BND_GPR64 = 1313
  fromEnum INTRINSIC_XED_IFORM_BNDCN_BND_AGEN = 1314
  fromEnum INTRINSIC_XED_IFORM_BNDCN_BND_GPR32 = 1315
  fromEnum INTRINSIC_XED_IFORM_BNDCN_BND_GPR64 = 1316
  fromEnum INTRINSIC_XED_IFORM_BNDCU_BND_AGEN = 1317
  fromEnum INTRINSIC_XED_IFORM_BNDCU_BND_GPR32 = 1318
  fromEnum INTRINSIC_XED_IFORM_BNDCU_BND_GPR64 = 1319
  fromEnum INTRINSIC_XED_IFORM_BNDLDX_BND_MEMbnd32 = 1320
  fromEnum INTRINSIC_XED_IFORM_BNDLDX_BND_MEMbnd64 = 1321
  fromEnum INTRINSIC_XED_IFORM_BNDMK_BND_AGEN = 1322
  fromEnum INTRINSIC_XED_IFORM_BNDMOV_BND_BND = 1323
  fromEnum INTRINSIC_XED_IFORM_BNDMOV_BND_MEMdq = 1324
  fromEnum INTRINSIC_XED_IFORM_BNDMOV_BND_MEMq = 1325
  fromEnum INTRINSIC_XED_IFORM_BNDMOV_MEMdq_BND = 1326
  fromEnum INTRINSIC_XED_IFORM_BNDMOV_MEMq_BND = 1327
  fromEnum INTRINSIC_XED_IFORM_BNDSTX_MEMbnd32_BND = 1328
  fromEnum INTRINSIC_XED_IFORM_BNDSTX_MEMbnd64_BND = 1329
  fromEnum INTRINSIC_XED_IFORM_BOUND_GPRv_MEMa16 = 1330
  fromEnum INTRINSIC_XED_IFORM_BOUND_GPRv_MEMa32 = 1331
  fromEnum INTRINSIC_XED_IFORM_BSF_GPRv_GPRv = 1332
  fromEnum INTRINSIC_XED_IFORM_BSF_GPRv_MEMv = 1333
  fromEnum INTRINSIC_XED_IFORM_BSR_GPRv_GPRv = 1334
  fromEnum INTRINSIC_XED_IFORM_BSR_GPRv_MEMv = 1335
  fromEnum INTRINSIC_XED_IFORM_BSWAP_GPRv = 1336
  fromEnum INTRINSIC_XED_IFORM_BT_GPRv_GPRv = 1337
  fromEnum INTRINSIC_XED_IFORM_BT_GPRv_IMMb = 1338
  fromEnum INTRINSIC_XED_IFORM_BT_MEMv_GPRv = 1339
  fromEnum INTRINSIC_XED_IFORM_BT_MEMv_IMMb = 1340
  fromEnum INTRINSIC_XED_IFORM_BTC_GPRv_GPRv = 1341
  fromEnum INTRINSIC_XED_IFORM_BTC_GPRv_IMMb = 1342
  fromEnum INTRINSIC_XED_IFORM_BTC_MEMv_GPRv = 1343
  fromEnum INTRINSIC_XED_IFORM_BTC_MEMv_IMMb = 1344
  fromEnum INTRINSIC_XED_IFORM_BTC_LOCK_MEMv_GPRv = 1345
  fromEnum INTRINSIC_XED_IFORM_BTC_LOCK_MEMv_IMMb = 1346
  fromEnum INTRINSIC_XED_IFORM_BTR_GPRv_GPRv = 1347
  fromEnum INTRINSIC_XED_IFORM_BTR_GPRv_IMMb = 1348
  fromEnum INTRINSIC_XED_IFORM_BTR_MEMv_GPRv = 1349
  fromEnum INTRINSIC_XED_IFORM_BTR_MEMv_IMMb = 1350
  fromEnum INTRINSIC_XED_IFORM_BTR_LOCK_MEMv_GPRv = 1351
  fromEnum INTRINSIC_XED_IFORM_BTR_LOCK_MEMv_IMMb = 1352
  fromEnum INTRINSIC_XED_IFORM_BTS_GPRv_GPRv = 1353
  fromEnum INTRINSIC_XED_IFORM_BTS_GPRv_IMMb = 1354
  fromEnum INTRINSIC_XED_IFORM_BTS_MEMv_GPRv = 1355
  fromEnum INTRINSIC_XED_IFORM_BTS_MEMv_IMMb = 1356
  fromEnum INTRINSIC_XED_IFORM_BTS_LOCK_MEMv_GPRv = 1357
  fromEnum INTRINSIC_XED_IFORM_BTS_LOCK_MEMv_IMMb = 1358
  fromEnum INTRINSIC_XED_IFORM_BZHI_GPR32d_GPR32d_GPR32d = 1359
  fromEnum INTRINSIC_XED_IFORM_BZHI_GPR32d_MEMd_GPR32d = 1360
  fromEnum INTRINSIC_XED_IFORM_BZHI_GPR32i32_GPR32i32_GPR32i32_APX = 1361
  fromEnum INTRINSIC_XED_IFORM_BZHI_GPR32i32_MEMi32_GPR32i32_APX = 1362
  fromEnum INTRINSIC_XED_IFORM_BZHI_GPR64i64_GPR64i64_GPR64i64_APX = 1363
  fromEnum INTRINSIC_XED_IFORM_BZHI_GPR64i64_MEMi64_GPR64i64_APX = 1364
  fromEnum INTRINSIC_XED_IFORM_BZHI_GPR64q_GPR64q_GPR64q = 1365
  fromEnum INTRINSIC_XED_IFORM_BZHI_GPR64q_MEMq_GPR64q = 1366
  fromEnum INTRINSIC_XED_IFORM_CALL_FAR_MEMp2 = 1367
  fromEnum INTRINSIC_XED_IFORM_CALL_FAR_PTRp_IMMw = 1368
  fromEnum INTRINSIC_XED_IFORM_CALL_NEAR_GPRv = 1369
  fromEnum INTRINSIC_XED_IFORM_CALL_NEAR_MEMv = 1370
  fromEnum INTRINSIC_XED_IFORM_CALL_NEAR_RELBRd = 1371
  fromEnum INTRINSIC_XED_IFORM_CALL_NEAR_RELBRz = 1372
  fromEnum INTRINSIC_XED_IFORM_CBW = 1373
  fromEnum INTRINSIC_XED_IFORM_CCMPB_GPR8i8_GPR8i8_DFV_APX = 1374
  fromEnum INTRINSIC_XED_IFORM_CCMPB_GPR8i8_IMM8_DFV_APX = 1375
  fromEnum INTRINSIC_XED_IFORM_CCMPB_GPR8i8_MEMi8_DFV_APX = 1376
  fromEnum INTRINSIC_XED_IFORM_CCMPB_GPRv_GPRv_DFV_APX = 1377
  fromEnum INTRINSIC_XED_IFORM_CCMPB_GPRv_IMM8_DFV_APX = 1378
  fromEnum INTRINSIC_XED_IFORM_CCMPB_GPRv_IMMz_DFV_APX = 1379
  fromEnum INTRINSIC_XED_IFORM_CCMPB_GPRv_MEMv_DFV_APX = 1380
  fromEnum INTRINSIC_XED_IFORM_CCMPB_MEMi8_GPR8i8_DFV_APX = 1381
  fromEnum INTRINSIC_XED_IFORM_CCMPB_MEMi8_IMM8_DFV_APX = 1382
  fromEnum INTRINSIC_XED_IFORM_CCMPB_MEMv_GPRv_DFV_APX = 1383
  fromEnum INTRINSIC_XED_IFORM_CCMPB_MEMv_IMM8_DFV_APX = 1384
  fromEnum INTRINSIC_XED_IFORM_CCMPB_MEMv_IMMz_DFV_APX = 1385
  fromEnum INTRINSIC_XED_IFORM_CCMPBE_GPR8i8_GPR8i8_DFV_APX = 1386
  fromEnum INTRINSIC_XED_IFORM_CCMPBE_GPR8i8_IMM8_DFV_APX = 1387
  fromEnum INTRINSIC_XED_IFORM_CCMPBE_GPR8i8_MEMi8_DFV_APX = 1388
  fromEnum INTRINSIC_XED_IFORM_CCMPBE_GPRv_GPRv_DFV_APX = 1389
  fromEnum INTRINSIC_XED_IFORM_CCMPBE_GPRv_IMM8_DFV_APX = 1390
  fromEnum INTRINSIC_XED_IFORM_CCMPBE_GPRv_IMMz_DFV_APX = 1391
  fromEnum INTRINSIC_XED_IFORM_CCMPBE_GPRv_MEMv_DFV_APX = 1392
  fromEnum INTRINSIC_XED_IFORM_CCMPBE_MEMi8_GPR8i8_DFV_APX = 1393
  fromEnum INTRINSIC_XED_IFORM_CCMPBE_MEMi8_IMM8_DFV_APX = 1394
  fromEnum INTRINSIC_XED_IFORM_CCMPBE_MEMv_GPRv_DFV_APX = 1395
  fromEnum INTRINSIC_XED_IFORM_CCMPBE_MEMv_IMM8_DFV_APX = 1396
  fromEnum INTRINSIC_XED_IFORM_CCMPBE_MEMv_IMMz_DFV_APX = 1397
  fromEnum INTRINSIC_XED_IFORM_CCMPF_GPR8i8_GPR8i8_DFV_APX = 1398
  fromEnum INTRINSIC_XED_IFORM_CCMPF_GPR8i8_IMM8_DFV_APX = 1399
  fromEnum INTRINSIC_XED_IFORM_CCMPF_GPR8i8_MEMi8_DFV_APX = 1400
  fromEnum INTRINSIC_XED_IFORM_CCMPF_GPRv_GPRv_DFV_APX = 1401
  fromEnum INTRINSIC_XED_IFORM_CCMPF_GPRv_IMM8_DFV_APX = 1402
  fromEnum INTRINSIC_XED_IFORM_CCMPF_GPRv_IMMz_DFV_APX = 1403
  fromEnum INTRINSIC_XED_IFORM_CCMPF_GPRv_MEMv_DFV_APX = 1404
  fromEnum INTRINSIC_XED_IFORM_CCMPF_MEMi8_GPR8i8_DFV_APX = 1405
  fromEnum INTRINSIC_XED_IFORM_CCMPF_MEMi8_IMM8_DFV_APX = 1406
  fromEnum INTRINSIC_XED_IFORM_CCMPF_MEMv_GPRv_DFV_APX = 1407
  fromEnum INTRINSIC_XED_IFORM_CCMPF_MEMv_IMM8_DFV_APX = 1408
  fromEnum INTRINSIC_XED_IFORM_CCMPF_MEMv_IMMz_DFV_APX = 1409
  fromEnum INTRINSIC_XED_IFORM_CCMPL_GPR8i8_GPR8i8_DFV_APX = 1410
  fromEnum INTRINSIC_XED_IFORM_CCMPL_GPR8i8_IMM8_DFV_APX = 1411
  fromEnum INTRINSIC_XED_IFORM_CCMPL_GPR8i8_MEMi8_DFV_APX = 1412
  fromEnum INTRINSIC_XED_IFORM_CCMPL_GPRv_GPRv_DFV_APX = 1413
  fromEnum INTRINSIC_XED_IFORM_CCMPL_GPRv_IMM8_DFV_APX = 1414
  fromEnum INTRINSIC_XED_IFORM_CCMPL_GPRv_IMMz_DFV_APX = 1415
  fromEnum INTRINSIC_XED_IFORM_CCMPL_GPRv_MEMv_DFV_APX = 1416
  fromEnum INTRINSIC_XED_IFORM_CCMPL_MEMi8_GPR8i8_DFV_APX = 1417
  fromEnum INTRINSIC_XED_IFORM_CCMPL_MEMi8_IMM8_DFV_APX = 1418
  fromEnum INTRINSIC_XED_IFORM_CCMPL_MEMv_GPRv_DFV_APX = 1419
  fromEnum INTRINSIC_XED_IFORM_CCMPL_MEMv_IMM8_DFV_APX = 1420
  fromEnum INTRINSIC_XED_IFORM_CCMPL_MEMv_IMMz_DFV_APX = 1421
  fromEnum INTRINSIC_XED_IFORM_CCMPLE_GPR8i8_GPR8i8_DFV_APX = 1422
  fromEnum INTRINSIC_XED_IFORM_CCMPLE_GPR8i8_IMM8_DFV_APX = 1423
  fromEnum INTRINSIC_XED_IFORM_CCMPLE_GPR8i8_MEMi8_DFV_APX = 1424
  fromEnum INTRINSIC_XED_IFORM_CCMPLE_GPRv_GPRv_DFV_APX = 1425
  fromEnum INTRINSIC_XED_IFORM_CCMPLE_GPRv_IMM8_DFV_APX = 1426
  fromEnum INTRINSIC_XED_IFORM_CCMPLE_GPRv_IMMz_DFV_APX = 1427
  fromEnum INTRINSIC_XED_IFORM_CCMPLE_GPRv_MEMv_DFV_APX = 1428
  fromEnum INTRINSIC_XED_IFORM_CCMPLE_MEMi8_GPR8i8_DFV_APX = 1429
  fromEnum INTRINSIC_XED_IFORM_CCMPLE_MEMi8_IMM8_DFV_APX = 1430
  fromEnum INTRINSIC_XED_IFORM_CCMPLE_MEMv_GPRv_DFV_APX = 1431
  fromEnum INTRINSIC_XED_IFORM_CCMPLE_MEMv_IMM8_DFV_APX = 1432
  fromEnum INTRINSIC_XED_IFORM_CCMPLE_MEMv_IMMz_DFV_APX = 1433
  fromEnum INTRINSIC_XED_IFORM_CCMPNB_GPR8i8_GPR8i8_DFV_APX = 1434
  fromEnum INTRINSIC_XED_IFORM_CCMPNB_GPR8i8_IMM8_DFV_APX = 1435
  fromEnum INTRINSIC_XED_IFORM_CCMPNB_GPR8i8_MEMi8_DFV_APX = 1436
  fromEnum INTRINSIC_XED_IFORM_CCMPNB_GPRv_GPRv_DFV_APX = 1437
  fromEnum INTRINSIC_XED_IFORM_CCMPNB_GPRv_IMM8_DFV_APX = 1438
  fromEnum INTRINSIC_XED_IFORM_CCMPNB_GPRv_IMMz_DFV_APX = 1439
  fromEnum INTRINSIC_XED_IFORM_CCMPNB_GPRv_MEMv_DFV_APX = 1440
  fromEnum INTRINSIC_XED_IFORM_CCMPNB_MEMi8_GPR8i8_DFV_APX = 1441
  fromEnum INTRINSIC_XED_IFORM_CCMPNB_MEMi8_IMM8_DFV_APX = 1442
  fromEnum INTRINSIC_XED_IFORM_CCMPNB_MEMv_GPRv_DFV_APX = 1443
  fromEnum INTRINSIC_XED_IFORM_CCMPNB_MEMv_IMM8_DFV_APX = 1444
  fromEnum INTRINSIC_XED_IFORM_CCMPNB_MEMv_IMMz_DFV_APX = 1445
  fromEnum INTRINSIC_XED_IFORM_CCMPNBE_GPR8i8_GPR8i8_DFV_APX = 1446
  fromEnum INTRINSIC_XED_IFORM_CCMPNBE_GPR8i8_IMM8_DFV_APX = 1447
  fromEnum INTRINSIC_XED_IFORM_CCMPNBE_GPR8i8_MEMi8_DFV_APX = 1448
  fromEnum INTRINSIC_XED_IFORM_CCMPNBE_GPRv_GPRv_DFV_APX = 1449
  fromEnum INTRINSIC_XED_IFORM_CCMPNBE_GPRv_IMM8_DFV_APX = 1450
  fromEnum INTRINSIC_XED_IFORM_CCMPNBE_GPRv_IMMz_DFV_APX = 1451
  fromEnum INTRINSIC_XED_IFORM_CCMPNBE_GPRv_MEMv_DFV_APX = 1452
  fromEnum INTRINSIC_XED_IFORM_CCMPNBE_MEMi8_GPR8i8_DFV_APX = 1453
  fromEnum INTRINSIC_XED_IFORM_CCMPNBE_MEMi8_IMM8_DFV_APX = 1454
  fromEnum INTRINSIC_XED_IFORM_CCMPNBE_MEMv_GPRv_DFV_APX = 1455
  fromEnum INTRINSIC_XED_IFORM_CCMPNBE_MEMv_IMM8_DFV_APX = 1456
  fromEnum INTRINSIC_XED_IFORM_CCMPNBE_MEMv_IMMz_DFV_APX = 1457
  fromEnum INTRINSIC_XED_IFORM_CCMPNL_GPR8i8_GPR8i8_DFV_APX = 1458
  fromEnum INTRINSIC_XED_IFORM_CCMPNL_GPR8i8_IMM8_DFV_APX = 1459
  fromEnum INTRINSIC_XED_IFORM_CCMPNL_GPR8i8_MEMi8_DFV_APX = 1460
  fromEnum INTRINSIC_XED_IFORM_CCMPNL_GPRv_GPRv_DFV_APX = 1461
  fromEnum INTRINSIC_XED_IFORM_CCMPNL_GPRv_IMM8_DFV_APX = 1462
  fromEnum INTRINSIC_XED_IFORM_CCMPNL_GPRv_IMMz_DFV_APX = 1463
  fromEnum INTRINSIC_XED_IFORM_CCMPNL_GPRv_MEMv_DFV_APX = 1464
  fromEnum INTRINSIC_XED_IFORM_CCMPNL_MEMi8_GPR8i8_DFV_APX = 1465
  fromEnum INTRINSIC_XED_IFORM_CCMPNL_MEMi8_IMM8_DFV_APX = 1466
  fromEnum INTRINSIC_XED_IFORM_CCMPNL_MEMv_GPRv_DFV_APX = 1467
  fromEnum INTRINSIC_XED_IFORM_CCMPNL_MEMv_IMM8_DFV_APX = 1468
  fromEnum INTRINSIC_XED_IFORM_CCMPNL_MEMv_IMMz_DFV_APX = 1469
  fromEnum INTRINSIC_XED_IFORM_CCMPNLE_GPR8i8_GPR8i8_DFV_APX = 1470
  fromEnum INTRINSIC_XED_IFORM_CCMPNLE_GPR8i8_IMM8_DFV_APX = 1471
  fromEnum INTRINSIC_XED_IFORM_CCMPNLE_GPR8i8_MEMi8_DFV_APX = 1472
  fromEnum INTRINSIC_XED_IFORM_CCMPNLE_GPRv_GPRv_DFV_APX = 1473
  fromEnum INTRINSIC_XED_IFORM_CCMPNLE_GPRv_IMM8_DFV_APX = 1474
  fromEnum INTRINSIC_XED_IFORM_CCMPNLE_GPRv_IMMz_DFV_APX = 1475
  fromEnum INTRINSIC_XED_IFORM_CCMPNLE_GPRv_MEMv_DFV_APX = 1476
  fromEnum INTRINSIC_XED_IFORM_CCMPNLE_MEMi8_GPR8i8_DFV_APX = 1477
  fromEnum INTRINSIC_XED_IFORM_CCMPNLE_MEMi8_IMM8_DFV_APX = 1478
  fromEnum INTRINSIC_XED_IFORM_CCMPNLE_MEMv_GPRv_DFV_APX = 1479
  fromEnum INTRINSIC_XED_IFORM_CCMPNLE_MEMv_IMM8_DFV_APX = 1480
  fromEnum INTRINSIC_XED_IFORM_CCMPNLE_MEMv_IMMz_DFV_APX = 1481
  fromEnum INTRINSIC_XED_IFORM_CCMPNO_GPR8i8_GPR8i8_DFV_APX = 1482
  fromEnum INTRINSIC_XED_IFORM_CCMPNO_GPR8i8_IMM8_DFV_APX = 1483
  fromEnum INTRINSIC_XED_IFORM_CCMPNO_GPR8i8_MEMi8_DFV_APX = 1484
  fromEnum INTRINSIC_XED_IFORM_CCMPNO_GPRv_GPRv_DFV_APX = 1485
  fromEnum INTRINSIC_XED_IFORM_CCMPNO_GPRv_IMM8_DFV_APX = 1486
  fromEnum INTRINSIC_XED_IFORM_CCMPNO_GPRv_IMMz_DFV_APX = 1487
  fromEnum INTRINSIC_XED_IFORM_CCMPNO_GPRv_MEMv_DFV_APX = 1488
  fromEnum INTRINSIC_XED_IFORM_CCMPNO_MEMi8_GPR8i8_DFV_APX = 1489
  fromEnum INTRINSIC_XED_IFORM_CCMPNO_MEMi8_IMM8_DFV_APX = 1490
  fromEnum INTRINSIC_XED_IFORM_CCMPNO_MEMv_GPRv_DFV_APX = 1491
  fromEnum INTRINSIC_XED_IFORM_CCMPNO_MEMv_IMM8_DFV_APX = 1492
  fromEnum INTRINSIC_XED_IFORM_CCMPNO_MEMv_IMMz_DFV_APX = 1493
  fromEnum INTRINSIC_XED_IFORM_CCMPNS_GPR8i8_GPR8i8_DFV_APX = 1494
  fromEnum INTRINSIC_XED_IFORM_CCMPNS_GPR8i8_IMM8_DFV_APX = 1495
  fromEnum INTRINSIC_XED_IFORM_CCMPNS_GPR8i8_MEMi8_DFV_APX = 1496
  fromEnum INTRINSIC_XED_IFORM_CCMPNS_GPRv_GPRv_DFV_APX = 1497
  fromEnum INTRINSIC_XED_IFORM_CCMPNS_GPRv_IMM8_DFV_APX = 1498
  fromEnum INTRINSIC_XED_IFORM_CCMPNS_GPRv_IMMz_DFV_APX = 1499
  fromEnum INTRINSIC_XED_IFORM_CCMPNS_GPRv_MEMv_DFV_APX = 1500
  fromEnum INTRINSIC_XED_IFORM_CCMPNS_MEMi8_GPR8i8_DFV_APX = 1501
  fromEnum INTRINSIC_XED_IFORM_CCMPNS_MEMi8_IMM8_DFV_APX = 1502
  fromEnum INTRINSIC_XED_IFORM_CCMPNS_MEMv_GPRv_DFV_APX = 1503
  fromEnum INTRINSIC_XED_IFORM_CCMPNS_MEMv_IMM8_DFV_APX = 1504
  fromEnum INTRINSIC_XED_IFORM_CCMPNS_MEMv_IMMz_DFV_APX = 1505
  fromEnum INTRINSIC_XED_IFORM_CCMPNZ_GPR8i8_GPR8i8_DFV_APX = 1506
  fromEnum INTRINSIC_XED_IFORM_CCMPNZ_GPR8i8_IMM8_DFV_APX = 1507
  fromEnum INTRINSIC_XED_IFORM_CCMPNZ_GPR8i8_MEMi8_DFV_APX = 1508
  fromEnum INTRINSIC_XED_IFORM_CCMPNZ_GPRv_GPRv_DFV_APX = 1509
  fromEnum INTRINSIC_XED_IFORM_CCMPNZ_GPRv_IMM8_DFV_APX = 1510
  fromEnum INTRINSIC_XED_IFORM_CCMPNZ_GPRv_IMMz_DFV_APX = 1511
  fromEnum INTRINSIC_XED_IFORM_CCMPNZ_GPRv_MEMv_DFV_APX = 1512
  fromEnum INTRINSIC_XED_IFORM_CCMPNZ_MEMi8_GPR8i8_DFV_APX = 1513
  fromEnum INTRINSIC_XED_IFORM_CCMPNZ_MEMi8_IMM8_DFV_APX = 1514
  fromEnum INTRINSIC_XED_IFORM_CCMPNZ_MEMv_GPRv_DFV_APX = 1515
  fromEnum INTRINSIC_XED_IFORM_CCMPNZ_MEMv_IMM8_DFV_APX = 1516
  fromEnum INTRINSIC_XED_IFORM_CCMPNZ_MEMv_IMMz_DFV_APX = 1517
  fromEnum INTRINSIC_XED_IFORM_CCMPO_GPR8i8_GPR8i8_DFV_APX = 1518
  fromEnum INTRINSIC_XED_IFORM_CCMPO_GPR8i8_IMM8_DFV_APX = 1519
  fromEnum INTRINSIC_XED_IFORM_CCMPO_GPR8i8_MEMi8_DFV_APX = 1520
  fromEnum INTRINSIC_XED_IFORM_CCMPO_GPRv_GPRv_DFV_APX = 1521
  fromEnum INTRINSIC_XED_IFORM_CCMPO_GPRv_IMM8_DFV_APX = 1522
  fromEnum INTRINSIC_XED_IFORM_CCMPO_GPRv_IMMz_DFV_APX = 1523
  fromEnum INTRINSIC_XED_IFORM_CCMPO_GPRv_MEMv_DFV_APX = 1524
  fromEnum INTRINSIC_XED_IFORM_CCMPO_MEMi8_GPR8i8_DFV_APX = 1525
  fromEnum INTRINSIC_XED_IFORM_CCMPO_MEMi8_IMM8_DFV_APX = 1526
  fromEnum INTRINSIC_XED_IFORM_CCMPO_MEMv_GPRv_DFV_APX = 1527
  fromEnum INTRINSIC_XED_IFORM_CCMPO_MEMv_IMM8_DFV_APX = 1528
  fromEnum INTRINSIC_XED_IFORM_CCMPO_MEMv_IMMz_DFV_APX = 1529
  fromEnum INTRINSIC_XED_IFORM_CCMPS_GPR8i8_GPR8i8_DFV_APX = 1530
  fromEnum INTRINSIC_XED_IFORM_CCMPS_GPR8i8_IMM8_DFV_APX = 1531
  fromEnum INTRINSIC_XED_IFORM_CCMPS_GPR8i8_MEMi8_DFV_APX = 1532
  fromEnum INTRINSIC_XED_IFORM_CCMPS_GPRv_GPRv_DFV_APX = 1533
  fromEnum INTRINSIC_XED_IFORM_CCMPS_GPRv_IMM8_DFV_APX = 1534
  fromEnum INTRINSIC_XED_IFORM_CCMPS_GPRv_IMMz_DFV_APX = 1535
  fromEnum INTRINSIC_XED_IFORM_CCMPS_GPRv_MEMv_DFV_APX = 1536
  fromEnum INTRINSIC_XED_IFORM_CCMPS_MEMi8_GPR8i8_DFV_APX = 1537
  fromEnum INTRINSIC_XED_IFORM_CCMPS_MEMi8_IMM8_DFV_APX = 1538
  fromEnum INTRINSIC_XED_IFORM_CCMPS_MEMv_GPRv_DFV_APX = 1539
  fromEnum INTRINSIC_XED_IFORM_CCMPS_MEMv_IMM8_DFV_APX = 1540
  fromEnum INTRINSIC_XED_IFORM_CCMPS_MEMv_IMMz_DFV_APX = 1541
  fromEnum INTRINSIC_XED_IFORM_CCMPT_GPR8i8_GPR8i8_DFV_APX = 1542
  fromEnum INTRINSIC_XED_IFORM_CCMPT_GPR8i8_IMM8_DFV_APX = 1543
  fromEnum INTRINSIC_XED_IFORM_CCMPT_GPR8i8_MEMi8_DFV_APX = 1544
  fromEnum INTRINSIC_XED_IFORM_CCMPT_GPRv_GPRv_DFV_APX = 1545
  fromEnum INTRINSIC_XED_IFORM_CCMPT_GPRv_IMM8_DFV_APX = 1546
  fromEnum INTRINSIC_XED_IFORM_CCMPT_GPRv_IMMz_DFV_APX = 1547
  fromEnum INTRINSIC_XED_IFORM_CCMPT_GPRv_MEMv_DFV_APX = 1548
  fromEnum INTRINSIC_XED_IFORM_CCMPT_MEMi8_GPR8i8_DFV_APX = 1549
  fromEnum INTRINSIC_XED_IFORM_CCMPT_MEMi8_IMM8_DFV_APX = 1550
  fromEnum INTRINSIC_XED_IFORM_CCMPT_MEMv_GPRv_DFV_APX = 1551
  fromEnum INTRINSIC_XED_IFORM_CCMPT_MEMv_IMM8_DFV_APX = 1552
  fromEnum INTRINSIC_XED_IFORM_CCMPT_MEMv_IMMz_DFV_APX = 1553
  fromEnum INTRINSIC_XED_IFORM_CCMPZ_GPR8i8_GPR8i8_DFV_APX = 1554
  fromEnum INTRINSIC_XED_IFORM_CCMPZ_GPR8i8_IMM8_DFV_APX = 1555
  fromEnum INTRINSIC_XED_IFORM_CCMPZ_GPR8i8_MEMi8_DFV_APX = 1556
  fromEnum INTRINSIC_XED_IFORM_CCMPZ_GPRv_GPRv_DFV_APX = 1557
  fromEnum INTRINSIC_XED_IFORM_CCMPZ_GPRv_IMM8_DFV_APX = 1558
  fromEnum INTRINSIC_XED_IFORM_CCMPZ_GPRv_IMMz_DFV_APX = 1559
  fromEnum INTRINSIC_XED_IFORM_CCMPZ_GPRv_MEMv_DFV_APX = 1560
  fromEnum INTRINSIC_XED_IFORM_CCMPZ_MEMi8_GPR8i8_DFV_APX = 1561
  fromEnum INTRINSIC_XED_IFORM_CCMPZ_MEMi8_IMM8_DFV_APX = 1562
  fromEnum INTRINSIC_XED_IFORM_CCMPZ_MEMv_GPRv_DFV_APX = 1563
  fromEnum INTRINSIC_XED_IFORM_CCMPZ_MEMv_IMM8_DFV_APX = 1564
  fromEnum INTRINSIC_XED_IFORM_CCMPZ_MEMv_IMMz_DFV_APX = 1565
  fromEnum INTRINSIC_XED_IFORM_CDQ = 1566
  fromEnum INTRINSIC_XED_IFORM_CDQE = 1567
  fromEnum INTRINSIC_XED_IFORM_CFCMOVB_GPRv_GPRv_APX = 1568
  fromEnum INTRINSIC_XED_IFORM_CFCMOVB_GPRv_GPRv_GPRv_APX = 1569
  fromEnum INTRINSIC_XED_IFORM_CFCMOVB_GPRv_GPRv_MEMv_APX = 1570
  fromEnum INTRINSIC_XED_IFORM_CFCMOVB_GPRv_MEMv_APX = 1571
  fromEnum INTRINSIC_XED_IFORM_CFCMOVB_MEMv_GPRv_APX = 1572
  fromEnum INTRINSIC_XED_IFORM_CFCMOVBE_GPRv_GPRv_APX = 1573
  fromEnum INTRINSIC_XED_IFORM_CFCMOVBE_GPRv_GPRv_GPRv_APX = 1574
  fromEnum INTRINSIC_XED_IFORM_CFCMOVBE_GPRv_GPRv_MEMv_APX = 1575
  fromEnum INTRINSIC_XED_IFORM_CFCMOVBE_GPRv_MEMv_APX = 1576
  fromEnum INTRINSIC_XED_IFORM_CFCMOVBE_MEMv_GPRv_APX = 1577
  fromEnum INTRINSIC_XED_IFORM_CFCMOVL_GPRv_GPRv_APX = 1578
  fromEnum INTRINSIC_XED_IFORM_CFCMOVL_GPRv_GPRv_GPRv_APX = 1579
  fromEnum INTRINSIC_XED_IFORM_CFCMOVL_GPRv_GPRv_MEMv_APX = 1580
  fromEnum INTRINSIC_XED_IFORM_CFCMOVL_GPRv_MEMv_APX = 1581
  fromEnum INTRINSIC_XED_IFORM_CFCMOVL_MEMv_GPRv_APX = 1582
  fromEnum INTRINSIC_XED_IFORM_CFCMOVLE_GPRv_GPRv_APX = 1583
  fromEnum INTRINSIC_XED_IFORM_CFCMOVLE_GPRv_GPRv_GPRv_APX = 1584
  fromEnum INTRINSIC_XED_IFORM_CFCMOVLE_GPRv_GPRv_MEMv_APX = 1585
  fromEnum INTRINSIC_XED_IFORM_CFCMOVLE_GPRv_MEMv_APX = 1586
  fromEnum INTRINSIC_XED_IFORM_CFCMOVLE_MEMv_GPRv_APX = 1587
  fromEnum INTRINSIC_XED_IFORM_CFCMOVNB_GPRv_GPRv_APX = 1588
  fromEnum INTRINSIC_XED_IFORM_CFCMOVNB_GPRv_GPRv_GPRv_APX = 1589
  fromEnum INTRINSIC_XED_IFORM_CFCMOVNB_GPRv_GPRv_MEMv_APX = 1590
  fromEnum INTRINSIC_XED_IFORM_CFCMOVNB_GPRv_MEMv_APX = 1591
  fromEnum INTRINSIC_XED_IFORM_CFCMOVNB_MEMv_GPRv_APX = 1592
  fromEnum INTRINSIC_XED_IFORM_CFCMOVNBE_GPRv_GPRv_APX = 1593
  fromEnum INTRINSIC_XED_IFORM_CFCMOVNBE_GPRv_GPRv_GPRv_APX = 1594
  fromEnum INTRINSIC_XED_IFORM_CFCMOVNBE_GPRv_GPRv_MEMv_APX = 1595
  fromEnum INTRINSIC_XED_IFORM_CFCMOVNBE_GPRv_MEMv_APX = 1596
  fromEnum INTRINSIC_XED_IFORM_CFCMOVNBE_MEMv_GPRv_APX = 1597
  fromEnum INTRINSIC_XED_IFORM_CFCMOVNL_GPRv_GPRv_APX = 1598
  fromEnum INTRINSIC_XED_IFORM_CFCMOVNL_GPRv_GPRv_GPRv_APX = 1599
  fromEnum INTRINSIC_XED_IFORM_CFCMOVNL_GPRv_GPRv_MEMv_APX = 1600
  fromEnum INTRINSIC_XED_IFORM_CFCMOVNL_GPRv_MEMv_APX = 1601
  fromEnum INTRINSIC_XED_IFORM_CFCMOVNL_MEMv_GPRv_APX = 1602
  fromEnum INTRINSIC_XED_IFORM_CFCMOVNLE_GPRv_GPRv_APX = 1603
  fromEnum INTRINSIC_XED_IFORM_CFCMOVNLE_GPRv_GPRv_GPRv_APX = 1604
  fromEnum INTRINSIC_XED_IFORM_CFCMOVNLE_GPRv_GPRv_MEMv_APX = 1605
  fromEnum INTRINSIC_XED_IFORM_CFCMOVNLE_GPRv_MEMv_APX = 1606
  fromEnum INTRINSIC_XED_IFORM_CFCMOVNLE_MEMv_GPRv_APX = 1607
  fromEnum INTRINSIC_XED_IFORM_CFCMOVNO_GPRv_GPRv_APX = 1608
  fromEnum INTRINSIC_XED_IFORM_CFCMOVNO_GPRv_GPRv_GPRv_APX = 1609
  fromEnum INTRINSIC_XED_IFORM_CFCMOVNO_GPRv_GPRv_MEMv_APX = 1610
  fromEnum INTRINSIC_XED_IFORM_CFCMOVNO_GPRv_MEMv_APX = 1611
  fromEnum INTRINSIC_XED_IFORM_CFCMOVNO_MEMv_GPRv_APX = 1612
  fromEnum INTRINSIC_XED_IFORM_CFCMOVNP_GPRv_GPRv_APX = 1613
  fromEnum INTRINSIC_XED_IFORM_CFCMOVNP_GPRv_GPRv_GPRv_APX = 1614
  fromEnum INTRINSIC_XED_IFORM_CFCMOVNP_GPRv_GPRv_MEMv_APX = 1615
  fromEnum INTRINSIC_XED_IFORM_CFCMOVNP_GPRv_MEMv_APX = 1616
  fromEnum INTRINSIC_XED_IFORM_CFCMOVNP_MEMv_GPRv_APX = 1617
  fromEnum INTRINSIC_XED_IFORM_CFCMOVNS_GPRv_GPRv_APX = 1618
  fromEnum INTRINSIC_XED_IFORM_CFCMOVNS_GPRv_GPRv_GPRv_APX = 1619
  fromEnum INTRINSIC_XED_IFORM_CFCMOVNS_GPRv_GPRv_MEMv_APX = 1620
  fromEnum INTRINSIC_XED_IFORM_CFCMOVNS_GPRv_MEMv_APX = 1621
  fromEnum INTRINSIC_XED_IFORM_CFCMOVNS_MEMv_GPRv_APX = 1622
  fromEnum INTRINSIC_XED_IFORM_CFCMOVNZ_GPRv_GPRv_APX = 1623
  fromEnum INTRINSIC_XED_IFORM_CFCMOVNZ_GPRv_GPRv_GPRv_APX = 1624
  fromEnum INTRINSIC_XED_IFORM_CFCMOVNZ_GPRv_GPRv_MEMv_APX = 1625
  fromEnum INTRINSIC_XED_IFORM_CFCMOVNZ_GPRv_MEMv_APX = 1626
  fromEnum INTRINSIC_XED_IFORM_CFCMOVNZ_MEMv_GPRv_APX = 1627
  fromEnum INTRINSIC_XED_IFORM_CFCMOVO_GPRv_GPRv_APX = 1628
  fromEnum INTRINSIC_XED_IFORM_CFCMOVO_GPRv_GPRv_GPRv_APX = 1629
  fromEnum INTRINSIC_XED_IFORM_CFCMOVO_GPRv_GPRv_MEMv_APX = 1630
  fromEnum INTRINSIC_XED_IFORM_CFCMOVO_GPRv_MEMv_APX = 1631
  fromEnum INTRINSIC_XED_IFORM_CFCMOVO_MEMv_GPRv_APX = 1632
  fromEnum INTRINSIC_XED_IFORM_CFCMOVP_GPRv_GPRv_APX = 1633
  fromEnum INTRINSIC_XED_IFORM_CFCMOVP_GPRv_GPRv_GPRv_APX = 1634
  fromEnum INTRINSIC_XED_IFORM_CFCMOVP_GPRv_GPRv_MEMv_APX = 1635
  fromEnum INTRINSIC_XED_IFORM_CFCMOVP_GPRv_MEMv_APX = 1636
  fromEnum INTRINSIC_XED_IFORM_CFCMOVP_MEMv_GPRv_APX = 1637
  fromEnum INTRINSIC_XED_IFORM_CFCMOVS_GPRv_GPRv_APX = 1638
  fromEnum INTRINSIC_XED_IFORM_CFCMOVS_GPRv_GPRv_GPRv_APX = 1639
  fromEnum INTRINSIC_XED_IFORM_CFCMOVS_GPRv_GPRv_MEMv_APX = 1640
  fromEnum INTRINSIC_XED_IFORM_CFCMOVS_GPRv_MEMv_APX = 1641
  fromEnum INTRINSIC_XED_IFORM_CFCMOVS_MEMv_GPRv_APX = 1642
  fromEnum INTRINSIC_XED_IFORM_CFCMOVZ_GPRv_GPRv_APX = 1643
  fromEnum INTRINSIC_XED_IFORM_CFCMOVZ_GPRv_GPRv_GPRv_APX = 1644
  fromEnum INTRINSIC_XED_IFORM_CFCMOVZ_GPRv_GPRv_MEMv_APX = 1645
  fromEnum INTRINSIC_XED_IFORM_CFCMOVZ_GPRv_MEMv_APX = 1646
  fromEnum INTRINSIC_XED_IFORM_CFCMOVZ_MEMv_GPRv_APX = 1647
  fromEnum INTRINSIC_XED_IFORM_CLAC = 1648
  fromEnum INTRINSIC_XED_IFORM_CLC = 1649
  fromEnum INTRINSIC_XED_IFORM_CLD = 1650
  fromEnum INTRINSIC_XED_IFORM_CLDEMOTE_MEMu8 = 1651
  fromEnum INTRINSIC_XED_IFORM_CLFLUSH_MEMmprefetch = 1652
  fromEnum INTRINSIC_XED_IFORM_CLFLUSHOPT_MEMmprefetch = 1653
  fromEnum INTRINSIC_XED_IFORM_CLGI = 1654
  fromEnum INTRINSIC_XED_IFORM_CLI = 1655
  fromEnum INTRINSIC_XED_IFORM_CLRSSBSY_MEMu64 = 1656
  fromEnum INTRINSIC_XED_IFORM_CLTS = 1657
  fromEnum INTRINSIC_XED_IFORM_CLUI = 1658
  fromEnum INTRINSIC_XED_IFORM_CLWB_MEMmprefetch = 1659
  fromEnum INTRINSIC_XED_IFORM_CLZERO = 1660
  fromEnum INTRINSIC_XED_IFORM_CMC = 1661
  fromEnum INTRINSIC_XED_IFORM_CMOVB_GPRv_GPRv = 1662
  fromEnum INTRINSIC_XED_IFORM_CMOVB_GPRv_GPRv_GPRv_APX = 1663
  fromEnum INTRINSIC_XED_IFORM_CMOVB_GPRv_GPRv_MEMv_APX = 1664
  fromEnum INTRINSIC_XED_IFORM_CMOVB_GPRv_MEMv = 1665
  fromEnum INTRINSIC_XED_IFORM_CMOVBE_GPRv_GPRv = 1666
  fromEnum INTRINSIC_XED_IFORM_CMOVBE_GPRv_GPRv_GPRv_APX = 1667
  fromEnum INTRINSIC_XED_IFORM_CMOVBE_GPRv_GPRv_MEMv_APX = 1668
  fromEnum INTRINSIC_XED_IFORM_CMOVBE_GPRv_MEMv = 1669
  fromEnum INTRINSIC_XED_IFORM_CMOVL_GPRv_GPRv = 1670
  fromEnum INTRINSIC_XED_IFORM_CMOVL_GPRv_GPRv_GPRv_APX = 1671
  fromEnum INTRINSIC_XED_IFORM_CMOVL_GPRv_GPRv_MEMv_APX = 1672
  fromEnum INTRINSIC_XED_IFORM_CMOVL_GPRv_MEMv = 1673
  fromEnum INTRINSIC_XED_IFORM_CMOVLE_GPRv_GPRv = 1674
  fromEnum INTRINSIC_XED_IFORM_CMOVLE_GPRv_GPRv_GPRv_APX = 1675
  fromEnum INTRINSIC_XED_IFORM_CMOVLE_GPRv_GPRv_MEMv_APX = 1676
  fromEnum INTRINSIC_XED_IFORM_CMOVLE_GPRv_MEMv = 1677
  fromEnum INTRINSIC_XED_IFORM_CMOVNB_GPRv_GPRv = 1678
  fromEnum INTRINSIC_XED_IFORM_CMOVNB_GPRv_GPRv_GPRv_APX = 1679
  fromEnum INTRINSIC_XED_IFORM_CMOVNB_GPRv_GPRv_MEMv_APX = 1680
  fromEnum INTRINSIC_XED_IFORM_CMOVNB_GPRv_MEMv = 1681
  fromEnum INTRINSIC_XED_IFORM_CMOVNBE_GPRv_GPRv = 1682
  fromEnum INTRINSIC_XED_IFORM_CMOVNBE_GPRv_GPRv_GPRv_APX = 1683
  fromEnum INTRINSIC_XED_IFORM_CMOVNBE_GPRv_GPRv_MEMv_APX = 1684
  fromEnum INTRINSIC_XED_IFORM_CMOVNBE_GPRv_MEMv = 1685
  fromEnum INTRINSIC_XED_IFORM_CMOVNL_GPRv_GPRv = 1686
  fromEnum INTRINSIC_XED_IFORM_CMOVNL_GPRv_GPRv_GPRv_APX = 1687
  fromEnum INTRINSIC_XED_IFORM_CMOVNL_GPRv_GPRv_MEMv_APX = 1688
  fromEnum INTRINSIC_XED_IFORM_CMOVNL_GPRv_MEMv = 1689
  fromEnum INTRINSIC_XED_IFORM_CMOVNLE_GPRv_GPRv = 1690
  fromEnum INTRINSIC_XED_IFORM_CMOVNLE_GPRv_GPRv_GPRv_APX = 1691
  fromEnum INTRINSIC_XED_IFORM_CMOVNLE_GPRv_GPRv_MEMv_APX = 1692
  fromEnum INTRINSIC_XED_IFORM_CMOVNLE_GPRv_MEMv = 1693
  fromEnum INTRINSIC_XED_IFORM_CMOVNO_GPRv_GPRv = 1694
  fromEnum INTRINSIC_XED_IFORM_CMOVNO_GPRv_GPRv_GPRv_APX = 1695
  fromEnum INTRINSIC_XED_IFORM_CMOVNO_GPRv_GPRv_MEMv_APX = 1696
  fromEnum INTRINSIC_XED_IFORM_CMOVNO_GPRv_MEMv = 1697
  fromEnum INTRINSIC_XED_IFORM_CMOVNP_GPRv_GPRv = 1698
  fromEnum INTRINSIC_XED_IFORM_CMOVNP_GPRv_GPRv_GPRv_APX = 1699
  fromEnum INTRINSIC_XED_IFORM_CMOVNP_GPRv_GPRv_MEMv_APX = 1700
  fromEnum INTRINSIC_XED_IFORM_CMOVNP_GPRv_MEMv = 1701
  fromEnum INTRINSIC_XED_IFORM_CMOVNS_GPRv_GPRv = 1702
  fromEnum INTRINSIC_XED_IFORM_CMOVNS_GPRv_GPRv_GPRv_APX = 1703
  fromEnum INTRINSIC_XED_IFORM_CMOVNS_GPRv_GPRv_MEMv_APX = 1704
  fromEnum INTRINSIC_XED_IFORM_CMOVNS_GPRv_MEMv = 1705
  fromEnum INTRINSIC_XED_IFORM_CMOVNZ_GPRv_GPRv = 1706
  fromEnum INTRINSIC_XED_IFORM_CMOVNZ_GPRv_GPRv_GPRv_APX = 1707
  fromEnum INTRINSIC_XED_IFORM_CMOVNZ_GPRv_GPRv_MEMv_APX = 1708
  fromEnum INTRINSIC_XED_IFORM_CMOVNZ_GPRv_MEMv = 1709
  fromEnum INTRINSIC_XED_IFORM_CMOVO_GPRv_GPRv = 1710
  fromEnum INTRINSIC_XED_IFORM_CMOVO_GPRv_GPRv_GPRv_APX = 1711
  fromEnum INTRINSIC_XED_IFORM_CMOVO_GPRv_GPRv_MEMv_APX = 1712
  fromEnum INTRINSIC_XED_IFORM_CMOVO_GPRv_MEMv = 1713
  fromEnum INTRINSIC_XED_IFORM_CMOVP_GPRv_GPRv = 1714
  fromEnum INTRINSIC_XED_IFORM_CMOVP_GPRv_GPRv_GPRv_APX = 1715
  fromEnum INTRINSIC_XED_IFORM_CMOVP_GPRv_GPRv_MEMv_APX = 1716
  fromEnum INTRINSIC_XED_IFORM_CMOVP_GPRv_MEMv = 1717
  fromEnum INTRINSIC_XED_IFORM_CMOVS_GPRv_GPRv = 1718
  fromEnum INTRINSIC_XED_IFORM_CMOVS_GPRv_GPRv_GPRv_APX = 1719
  fromEnum INTRINSIC_XED_IFORM_CMOVS_GPRv_GPRv_MEMv_APX = 1720
  fromEnum INTRINSIC_XED_IFORM_CMOVS_GPRv_MEMv = 1721
  fromEnum INTRINSIC_XED_IFORM_CMOVZ_GPRv_GPRv = 1722
  fromEnum INTRINSIC_XED_IFORM_CMOVZ_GPRv_GPRv_GPRv_APX = 1723
  fromEnum INTRINSIC_XED_IFORM_CMOVZ_GPRv_GPRv_MEMv_APX = 1724
  fromEnum INTRINSIC_XED_IFORM_CMOVZ_GPRv_MEMv = 1725
  fromEnum INTRINSIC_XED_IFORM_CMP_AL_IMMb = 1726
  fromEnum INTRINSIC_XED_IFORM_CMP_GPR8_GPR8_38 = 1727
  fromEnum INTRINSIC_XED_IFORM_CMP_GPR8_GPR8_3A = 1728
  fromEnum INTRINSIC_XED_IFORM_CMP_GPR8_IMMb_80r7 = 1729
  fromEnum INTRINSIC_XED_IFORM_CMP_GPR8_IMMb_82r7 = 1730
  fromEnum INTRINSIC_XED_IFORM_CMP_GPR8_MEMb = 1731
  fromEnum INTRINSIC_XED_IFORM_CMP_GPRv_GPRv_39 = 1732
  fromEnum INTRINSIC_XED_IFORM_CMP_GPRv_GPRv_3B = 1733
  fromEnum INTRINSIC_XED_IFORM_CMP_GPRv_IMMb = 1734
  fromEnum INTRINSIC_XED_IFORM_CMP_GPRv_IMMz = 1735
  fromEnum INTRINSIC_XED_IFORM_CMP_GPRv_MEMv = 1736
  fromEnum INTRINSIC_XED_IFORM_CMP_MEMb_GPR8 = 1737
  fromEnum INTRINSIC_XED_IFORM_CMP_MEMb_IMMb_80r7 = 1738
  fromEnum INTRINSIC_XED_IFORM_CMP_MEMb_IMMb_82r7 = 1739
  fromEnum INTRINSIC_XED_IFORM_CMP_MEMv_GPRv = 1740
  fromEnum INTRINSIC_XED_IFORM_CMP_MEMv_IMMb = 1741
  fromEnum INTRINSIC_XED_IFORM_CMP_MEMv_IMMz = 1742
  fromEnum INTRINSIC_XED_IFORM_CMP_OrAX_IMMz = 1743
  fromEnum INTRINSIC_XED_IFORM_CMPBEXADD_MEMu32_GPR32u32_GPR32u32 = 1744
  fromEnum INTRINSIC_XED_IFORM_CMPBEXADD_MEMu32_GPR32u32_GPR32u32_APX = 1745
  fromEnum INTRINSIC_XED_IFORM_CMPBEXADD_MEMu64_GPR64u64_GPR64u64 = 1746
  fromEnum INTRINSIC_XED_IFORM_CMPBEXADD_MEMu64_GPR64u64_GPR64u64_APX = 1747
  fromEnum INTRINSIC_XED_IFORM_CMPBXADD_MEMu32_GPR32u32_GPR32u32 = 1748
  fromEnum INTRINSIC_XED_IFORM_CMPBXADD_MEMu32_GPR32u32_GPR32u32_APX = 1749
  fromEnum INTRINSIC_XED_IFORM_CMPBXADD_MEMu64_GPR64u64_GPR64u64 = 1750
  fromEnum INTRINSIC_XED_IFORM_CMPBXADD_MEMu64_GPR64u64_GPR64u64_APX = 1751
  fromEnum INTRINSIC_XED_IFORM_CMPLEXADD_MEMu32_GPR32u32_GPR32u32 = 1752
  fromEnum INTRINSIC_XED_IFORM_CMPLEXADD_MEMu32_GPR32u32_GPR32u32_APX = 1753
  fromEnum INTRINSIC_XED_IFORM_CMPLEXADD_MEMu64_GPR64u64_GPR64u64 = 1754
  fromEnum INTRINSIC_XED_IFORM_CMPLEXADD_MEMu64_GPR64u64_GPR64u64_APX = 1755
  fromEnum INTRINSIC_XED_IFORM_CMPLXADD_MEMu32_GPR32u32_GPR32u32 = 1756
  fromEnum INTRINSIC_XED_IFORM_CMPLXADD_MEMu32_GPR32u32_GPR32u32_APX = 1757
  fromEnum INTRINSIC_XED_IFORM_CMPLXADD_MEMu64_GPR64u64_GPR64u64 = 1758
  fromEnum INTRINSIC_XED_IFORM_CMPLXADD_MEMu64_GPR64u64_GPR64u64_APX = 1759
  fromEnum INTRINSIC_XED_IFORM_CMPNBEXADD_MEMu32_GPR32u32_GPR32u32 = 1760
  fromEnum INTRINSIC_XED_IFORM_CMPNBEXADD_MEMu32_GPR32u32_GPR32u32_APX = 1761
  fromEnum INTRINSIC_XED_IFORM_CMPNBEXADD_MEMu64_GPR64u64_GPR64u64 = 1762
  fromEnum INTRINSIC_XED_IFORM_CMPNBEXADD_MEMu64_GPR64u64_GPR64u64_APX = 1763
  fromEnum INTRINSIC_XED_IFORM_CMPNBXADD_MEMu32_GPR32u32_GPR32u32 = 1764
  fromEnum INTRINSIC_XED_IFORM_CMPNBXADD_MEMu32_GPR32u32_GPR32u32_APX = 1765
  fromEnum INTRINSIC_XED_IFORM_CMPNBXADD_MEMu64_GPR64u64_GPR64u64 = 1766
  fromEnum INTRINSIC_XED_IFORM_CMPNBXADD_MEMu64_GPR64u64_GPR64u64_APX = 1767
  fromEnum INTRINSIC_XED_IFORM_CMPNLEXADD_MEMu32_GPR32u32_GPR32u32 = 1768
  fromEnum INTRINSIC_XED_IFORM_CMPNLEXADD_MEMu32_GPR32u32_GPR32u32_APX = 1769
  fromEnum INTRINSIC_XED_IFORM_CMPNLEXADD_MEMu64_GPR64u64_GPR64u64 = 1770
  fromEnum INTRINSIC_XED_IFORM_CMPNLEXADD_MEMu64_GPR64u64_GPR64u64_APX = 1771
  fromEnum INTRINSIC_XED_IFORM_CMPNLXADD_MEMu32_GPR32u32_GPR32u32 = 1772
  fromEnum INTRINSIC_XED_IFORM_CMPNLXADD_MEMu32_GPR32u32_GPR32u32_APX = 1773
  fromEnum INTRINSIC_XED_IFORM_CMPNLXADD_MEMu64_GPR64u64_GPR64u64 = 1774
  fromEnum INTRINSIC_XED_IFORM_CMPNLXADD_MEMu64_GPR64u64_GPR64u64_APX = 1775
  fromEnum INTRINSIC_XED_IFORM_CMPNOXADD_MEMu32_GPR32u32_GPR32u32 = 1776
  fromEnum INTRINSIC_XED_IFORM_CMPNOXADD_MEMu32_GPR32u32_GPR32u32_APX = 1777
  fromEnum INTRINSIC_XED_IFORM_CMPNOXADD_MEMu64_GPR64u64_GPR64u64 = 1778
  fromEnum INTRINSIC_XED_IFORM_CMPNOXADD_MEMu64_GPR64u64_GPR64u64_APX = 1779
  fromEnum INTRINSIC_XED_IFORM_CMPNPXADD_MEMu32_GPR32u32_GPR32u32 = 1780
  fromEnum INTRINSIC_XED_IFORM_CMPNPXADD_MEMu32_GPR32u32_GPR32u32_APX = 1781
  fromEnum INTRINSIC_XED_IFORM_CMPNPXADD_MEMu64_GPR64u64_GPR64u64 = 1782
  fromEnum INTRINSIC_XED_IFORM_CMPNPXADD_MEMu64_GPR64u64_GPR64u64_APX = 1783
  fromEnum INTRINSIC_XED_IFORM_CMPNSXADD_MEMu32_GPR32u32_GPR32u32 = 1784
  fromEnum INTRINSIC_XED_IFORM_CMPNSXADD_MEMu32_GPR32u32_GPR32u32_APX = 1785
  fromEnum INTRINSIC_XED_IFORM_CMPNSXADD_MEMu64_GPR64u64_GPR64u64 = 1786
  fromEnum INTRINSIC_XED_IFORM_CMPNSXADD_MEMu64_GPR64u64_GPR64u64_APX = 1787
  fromEnum INTRINSIC_XED_IFORM_CMPNZXADD_MEMu32_GPR32u32_GPR32u32 = 1788
  fromEnum INTRINSIC_XED_IFORM_CMPNZXADD_MEMu32_GPR32u32_GPR32u32_APX = 1789
  fromEnum INTRINSIC_XED_IFORM_CMPNZXADD_MEMu64_GPR64u64_GPR64u64 = 1790
  fromEnum INTRINSIC_XED_IFORM_CMPNZXADD_MEMu64_GPR64u64_GPR64u64_APX = 1791
  fromEnum INTRINSIC_XED_IFORM_CMPOXADD_MEMu32_GPR32u32_GPR32u32 = 1792
  fromEnum INTRINSIC_XED_IFORM_CMPOXADD_MEMu32_GPR32u32_GPR32u32_APX = 1793
  fromEnum INTRINSIC_XED_IFORM_CMPOXADD_MEMu64_GPR64u64_GPR64u64 = 1794
  fromEnum INTRINSIC_XED_IFORM_CMPOXADD_MEMu64_GPR64u64_GPR64u64_APX = 1795
  fromEnum INTRINSIC_XED_IFORM_CMPPD_XMMpd_MEMpd_IMMb = 1796
  fromEnum INTRINSIC_XED_IFORM_CMPPD_XMMpd_XMMpd_IMMb = 1797
  fromEnum INTRINSIC_XED_IFORM_CMPPS_XMMps_MEMps_IMMb = 1798
  fromEnum INTRINSIC_XED_IFORM_CMPPS_XMMps_XMMps_IMMb = 1799
  fromEnum INTRINSIC_XED_IFORM_CMPPXADD_MEMu32_GPR32u32_GPR32u32 = 1800
  fromEnum INTRINSIC_XED_IFORM_CMPPXADD_MEMu32_GPR32u32_GPR32u32_APX = 1801
  fromEnum INTRINSIC_XED_IFORM_CMPPXADD_MEMu64_GPR64u64_GPR64u64 = 1802
  fromEnum INTRINSIC_XED_IFORM_CMPPXADD_MEMu64_GPR64u64_GPR64u64_APX = 1803
  fromEnum INTRINSIC_XED_IFORM_CMPSB = 1804
  fromEnum INTRINSIC_XED_IFORM_CMPSD = 1805
  fromEnum INTRINSIC_XED_IFORM_CMPSD_XMM_XMMsd_MEMsd_IMMb = 1806
  fromEnum INTRINSIC_XED_IFORM_CMPSD_XMM_XMMsd_XMMsd_IMMb = 1807
  fromEnum INTRINSIC_XED_IFORM_CMPSQ = 1808
  fromEnum INTRINSIC_XED_IFORM_CMPSS_XMMss_MEMss_IMMb = 1809
  fromEnum INTRINSIC_XED_IFORM_CMPSS_XMMss_XMMss_IMMb = 1810
  fromEnum INTRINSIC_XED_IFORM_CMPSW = 1811
  fromEnum INTRINSIC_XED_IFORM_CMPSXADD_MEMu32_GPR32u32_GPR32u32 = 1812
  fromEnum INTRINSIC_XED_IFORM_CMPSXADD_MEMu32_GPR32u32_GPR32u32_APX = 1813
  fromEnum INTRINSIC_XED_IFORM_CMPSXADD_MEMu64_GPR64u64_GPR64u64 = 1814
  fromEnum INTRINSIC_XED_IFORM_CMPSXADD_MEMu64_GPR64u64_GPR64u64_APX = 1815
  fromEnum INTRINSIC_XED_IFORM_CMPXCHG_GPR8_GPR8 = 1816
  fromEnum INTRINSIC_XED_IFORM_CMPXCHG_GPRv_GPRv = 1817
  fromEnum INTRINSIC_XED_IFORM_CMPXCHG_MEMb_GPR8 = 1818
  fromEnum INTRINSIC_XED_IFORM_CMPXCHG_MEMv_GPRv = 1819
  fromEnum INTRINSIC_XED_IFORM_CMPXCHG16B_MEMdq = 1820
  fromEnum INTRINSIC_XED_IFORM_CMPXCHG16B_LOCK_MEMdq = 1821
  fromEnum INTRINSIC_XED_IFORM_CMPXCHG8B_MEMq = 1822
  fromEnum INTRINSIC_XED_IFORM_CMPXCHG8B_LOCK_MEMq = 1823
  fromEnum INTRINSIC_XED_IFORM_CMPXCHG_LOCK_MEMb_GPR8 = 1824
  fromEnum INTRINSIC_XED_IFORM_CMPXCHG_LOCK_MEMv_GPRv = 1825
  fromEnum INTRINSIC_XED_IFORM_CMPZXADD_MEMu32_GPR32u32_GPR32u32 = 1826
  fromEnum INTRINSIC_XED_IFORM_CMPZXADD_MEMu32_GPR32u32_GPR32u32_APX = 1827
  fromEnum INTRINSIC_XED_IFORM_CMPZXADD_MEMu64_GPR64u64_GPR64u64 = 1828
  fromEnum INTRINSIC_XED_IFORM_CMPZXADD_MEMu64_GPR64u64_GPR64u64_APX = 1829
  fromEnum INTRINSIC_XED_IFORM_COMISD_XMMsd_MEMsd = 1830
  fromEnum INTRINSIC_XED_IFORM_COMISD_XMMsd_XMMsd = 1831
  fromEnum INTRINSIC_XED_IFORM_COMISS_XMMss_MEMss = 1832
  fromEnum INTRINSIC_XED_IFORM_COMISS_XMMss_XMMss = 1833
  fromEnum INTRINSIC_XED_IFORM_CPUID = 1834
  fromEnum INTRINSIC_XED_IFORM_CQO = 1835
  fromEnum INTRINSIC_XED_IFORM_CRC32_GPRy_GPR8i8_APX = 1836
  fromEnum INTRINSIC_XED_IFORM_CRC32_GPRy_GPRv_APX = 1837
  fromEnum INTRINSIC_XED_IFORM_CRC32_GPRy_MEMi8_APX = 1838
  fromEnum INTRINSIC_XED_IFORM_CRC32_GPRy_MEMv_APX = 1839
  fromEnum INTRINSIC_XED_IFORM_CRC32_GPRyy_GPR8b = 1840
  fromEnum INTRINSIC_XED_IFORM_CRC32_GPRyy_GPRv = 1841
  fromEnum INTRINSIC_XED_IFORM_CRC32_GPRyy_MEMb = 1842
  fromEnum INTRINSIC_XED_IFORM_CRC32_GPRyy_MEMv = 1843
  fromEnum INTRINSIC_XED_IFORM_CTESTB_GPR8i8_GPR8i8_DFV_APX = 1844
  fromEnum INTRINSIC_XED_IFORM_CTESTB_GPR8i8_IMM8_DFV_APX = 1845
  fromEnum INTRINSIC_XED_IFORM_CTESTB_GPRv_GPRv_DFV_APX = 1846
  fromEnum INTRINSIC_XED_IFORM_CTESTB_GPRv_IMMz_DFV_APX = 1847
  fromEnum INTRINSIC_XED_IFORM_CTESTB_MEMi8_GPR8i8_DFV_APX = 1848
  fromEnum INTRINSIC_XED_IFORM_CTESTB_MEMi8_IMM8_DFV_APX = 1849
  fromEnum INTRINSIC_XED_IFORM_CTESTB_MEMv_GPRv_DFV_APX = 1850
  fromEnum INTRINSIC_XED_IFORM_CTESTB_MEMv_IMMz_DFV_APX = 1851
  fromEnum INTRINSIC_XED_IFORM_CTESTBE_GPR8i8_GPR8i8_DFV_APX = 1852
  fromEnum INTRINSIC_XED_IFORM_CTESTBE_GPR8i8_IMM8_DFV_APX = 1853
  fromEnum INTRINSIC_XED_IFORM_CTESTBE_GPRv_GPRv_DFV_APX = 1854
  fromEnum INTRINSIC_XED_IFORM_CTESTBE_GPRv_IMMz_DFV_APX = 1855
  fromEnum INTRINSIC_XED_IFORM_CTESTBE_MEMi8_GPR8i8_DFV_APX = 1856
  fromEnum INTRINSIC_XED_IFORM_CTESTBE_MEMi8_IMM8_DFV_APX = 1857
  fromEnum INTRINSIC_XED_IFORM_CTESTBE_MEMv_GPRv_DFV_APX = 1858
  fromEnum INTRINSIC_XED_IFORM_CTESTBE_MEMv_IMMz_DFV_APX = 1859
  fromEnum INTRINSIC_XED_IFORM_CTESTF_GPR8i8_GPR8i8_DFV_APX = 1860
  fromEnum INTRINSIC_XED_IFORM_CTESTF_GPR8i8_IMM8_DFV_APX = 1861
  fromEnum INTRINSIC_XED_IFORM_CTESTF_GPRv_GPRv_DFV_APX = 1862
  fromEnum INTRINSIC_XED_IFORM_CTESTF_GPRv_IMMz_DFV_APX = 1863
  fromEnum INTRINSIC_XED_IFORM_CTESTF_MEMi8_GPR8i8_DFV_APX = 1864
  fromEnum INTRINSIC_XED_IFORM_CTESTF_MEMi8_IMM8_DFV_APX = 1865
  fromEnum INTRINSIC_XED_IFORM_CTESTF_MEMv_GPRv_DFV_APX = 1866
  fromEnum INTRINSIC_XED_IFORM_CTESTF_MEMv_IMMz_DFV_APX = 1867
  fromEnum INTRINSIC_XED_IFORM_CTESTL_GPR8i8_GPR8i8_DFV_APX = 1868
  fromEnum INTRINSIC_XED_IFORM_CTESTL_GPR8i8_IMM8_DFV_APX = 1869
  fromEnum INTRINSIC_XED_IFORM_CTESTL_GPRv_GPRv_DFV_APX = 1870
  fromEnum INTRINSIC_XED_IFORM_CTESTL_GPRv_IMMz_DFV_APX = 1871
  fromEnum INTRINSIC_XED_IFORM_CTESTL_MEMi8_GPR8i8_DFV_APX = 1872
  fromEnum INTRINSIC_XED_IFORM_CTESTL_MEMi8_IMM8_DFV_APX = 1873
  fromEnum INTRINSIC_XED_IFORM_CTESTL_MEMv_GPRv_DFV_APX = 1874
  fromEnum INTRINSIC_XED_IFORM_CTESTL_MEMv_IMMz_DFV_APX = 1875
  fromEnum INTRINSIC_XED_IFORM_CTESTLE_GPR8i8_GPR8i8_DFV_APX = 1876
  fromEnum INTRINSIC_XED_IFORM_CTESTLE_GPR8i8_IMM8_DFV_APX = 1877
  fromEnum INTRINSIC_XED_IFORM_CTESTLE_GPRv_GPRv_DFV_APX = 1878
  fromEnum INTRINSIC_XED_IFORM_CTESTLE_GPRv_IMMz_DFV_APX = 1879
  fromEnum INTRINSIC_XED_IFORM_CTESTLE_MEMi8_GPR8i8_DFV_APX = 1880
  fromEnum INTRINSIC_XED_IFORM_CTESTLE_MEMi8_IMM8_DFV_APX = 1881
  fromEnum INTRINSIC_XED_IFORM_CTESTLE_MEMv_GPRv_DFV_APX = 1882
  fromEnum INTRINSIC_XED_IFORM_CTESTLE_MEMv_IMMz_DFV_APX = 1883
  fromEnum INTRINSIC_XED_IFORM_CTESTNB_GPR8i8_GPR8i8_DFV_APX = 1884
  fromEnum INTRINSIC_XED_IFORM_CTESTNB_GPR8i8_IMM8_DFV_APX = 1885
  fromEnum INTRINSIC_XED_IFORM_CTESTNB_GPRv_GPRv_DFV_APX = 1886
  fromEnum INTRINSIC_XED_IFORM_CTESTNB_GPRv_IMMz_DFV_APX = 1887
  fromEnum INTRINSIC_XED_IFORM_CTESTNB_MEMi8_GPR8i8_DFV_APX = 1888
  fromEnum INTRINSIC_XED_IFORM_CTESTNB_MEMi8_IMM8_DFV_APX = 1889
  fromEnum INTRINSIC_XED_IFORM_CTESTNB_MEMv_GPRv_DFV_APX = 1890
  fromEnum INTRINSIC_XED_IFORM_CTESTNB_MEMv_IMMz_DFV_APX = 1891
  fromEnum INTRINSIC_XED_IFORM_CTESTNBE_GPR8i8_GPR8i8_DFV_APX = 1892
  fromEnum INTRINSIC_XED_IFORM_CTESTNBE_GPR8i8_IMM8_DFV_APX = 1893
  fromEnum INTRINSIC_XED_IFORM_CTESTNBE_GPRv_GPRv_DFV_APX = 1894
  fromEnum INTRINSIC_XED_IFORM_CTESTNBE_GPRv_IMMz_DFV_APX = 1895
  fromEnum INTRINSIC_XED_IFORM_CTESTNBE_MEMi8_GPR8i8_DFV_APX = 1896
  fromEnum INTRINSIC_XED_IFORM_CTESTNBE_MEMi8_IMM8_DFV_APX = 1897
  fromEnum INTRINSIC_XED_IFORM_CTESTNBE_MEMv_GPRv_DFV_APX = 1898
  fromEnum INTRINSIC_XED_IFORM_CTESTNBE_MEMv_IMMz_DFV_APX = 1899
  fromEnum INTRINSIC_XED_IFORM_CTESTNL_GPR8i8_GPR8i8_DFV_APX = 1900
  fromEnum INTRINSIC_XED_IFORM_CTESTNL_GPR8i8_IMM8_DFV_APX = 1901
  fromEnum INTRINSIC_XED_IFORM_CTESTNL_GPRv_GPRv_DFV_APX = 1902
  fromEnum INTRINSIC_XED_IFORM_CTESTNL_GPRv_IMMz_DFV_APX = 1903
  fromEnum INTRINSIC_XED_IFORM_CTESTNL_MEMi8_GPR8i8_DFV_APX = 1904
  fromEnum INTRINSIC_XED_IFORM_CTESTNL_MEMi8_IMM8_DFV_APX = 1905
  fromEnum INTRINSIC_XED_IFORM_CTESTNL_MEMv_GPRv_DFV_APX = 1906
  fromEnum INTRINSIC_XED_IFORM_CTESTNL_MEMv_IMMz_DFV_APX = 1907
  fromEnum INTRINSIC_XED_IFORM_CTESTNLE_GPR8i8_GPR8i8_DFV_APX = 1908
  fromEnum INTRINSIC_XED_IFORM_CTESTNLE_GPR8i8_IMM8_DFV_APX = 1909
  fromEnum INTRINSIC_XED_IFORM_CTESTNLE_GPRv_GPRv_DFV_APX = 1910
  fromEnum INTRINSIC_XED_IFORM_CTESTNLE_GPRv_IMMz_DFV_APX = 1911
  fromEnum INTRINSIC_XED_IFORM_CTESTNLE_MEMi8_GPR8i8_DFV_APX = 1912
  fromEnum INTRINSIC_XED_IFORM_CTESTNLE_MEMi8_IMM8_DFV_APX = 1913
  fromEnum INTRINSIC_XED_IFORM_CTESTNLE_MEMv_GPRv_DFV_APX = 1914
  fromEnum INTRINSIC_XED_IFORM_CTESTNLE_MEMv_IMMz_DFV_APX = 1915
  fromEnum INTRINSIC_XED_IFORM_CTESTNO_GPR8i8_GPR8i8_DFV_APX = 1916
  fromEnum INTRINSIC_XED_IFORM_CTESTNO_GPR8i8_IMM8_DFV_APX = 1917
  fromEnum INTRINSIC_XED_IFORM_CTESTNO_GPRv_GPRv_DFV_APX = 1918
  fromEnum INTRINSIC_XED_IFORM_CTESTNO_GPRv_IMMz_DFV_APX = 1919
  fromEnum INTRINSIC_XED_IFORM_CTESTNO_MEMi8_GPR8i8_DFV_APX = 1920
  fromEnum INTRINSIC_XED_IFORM_CTESTNO_MEMi8_IMM8_DFV_APX = 1921
  fromEnum INTRINSIC_XED_IFORM_CTESTNO_MEMv_GPRv_DFV_APX = 1922
  fromEnum INTRINSIC_XED_IFORM_CTESTNO_MEMv_IMMz_DFV_APX = 1923
  fromEnum INTRINSIC_XED_IFORM_CTESTNS_GPR8i8_GPR8i8_DFV_APX = 1924
  fromEnum INTRINSIC_XED_IFORM_CTESTNS_GPR8i8_IMM8_DFV_APX = 1925
  fromEnum INTRINSIC_XED_IFORM_CTESTNS_GPRv_GPRv_DFV_APX = 1926
  fromEnum INTRINSIC_XED_IFORM_CTESTNS_GPRv_IMMz_DFV_APX = 1927
  fromEnum INTRINSIC_XED_IFORM_CTESTNS_MEMi8_GPR8i8_DFV_APX = 1928
  fromEnum INTRINSIC_XED_IFORM_CTESTNS_MEMi8_IMM8_DFV_APX = 1929
  fromEnum INTRINSIC_XED_IFORM_CTESTNS_MEMv_GPRv_DFV_APX = 1930
  fromEnum INTRINSIC_XED_IFORM_CTESTNS_MEMv_IMMz_DFV_APX = 1931
  fromEnum INTRINSIC_XED_IFORM_CTESTNZ_GPR8i8_GPR8i8_DFV_APX = 1932
  fromEnum INTRINSIC_XED_IFORM_CTESTNZ_GPR8i8_IMM8_DFV_APX = 1933
  fromEnum INTRINSIC_XED_IFORM_CTESTNZ_GPRv_GPRv_DFV_APX = 1934
  fromEnum INTRINSIC_XED_IFORM_CTESTNZ_GPRv_IMMz_DFV_APX = 1935
  fromEnum INTRINSIC_XED_IFORM_CTESTNZ_MEMi8_GPR8i8_DFV_APX = 1936
  fromEnum INTRINSIC_XED_IFORM_CTESTNZ_MEMi8_IMM8_DFV_APX = 1937
  fromEnum INTRINSIC_XED_IFORM_CTESTNZ_MEMv_GPRv_DFV_APX = 1938
  fromEnum INTRINSIC_XED_IFORM_CTESTNZ_MEMv_IMMz_DFV_APX = 1939
  fromEnum INTRINSIC_XED_IFORM_CTESTO_GPR8i8_GPR8i8_DFV_APX = 1940
  fromEnum INTRINSIC_XED_IFORM_CTESTO_GPR8i8_IMM8_DFV_APX = 1941
  fromEnum INTRINSIC_XED_IFORM_CTESTO_GPRv_GPRv_DFV_APX = 1942
  fromEnum INTRINSIC_XED_IFORM_CTESTO_GPRv_IMMz_DFV_APX = 1943
  fromEnum INTRINSIC_XED_IFORM_CTESTO_MEMi8_GPR8i8_DFV_APX = 1944
  fromEnum INTRINSIC_XED_IFORM_CTESTO_MEMi8_IMM8_DFV_APX = 1945
  fromEnum INTRINSIC_XED_IFORM_CTESTO_MEMv_GPRv_DFV_APX = 1946
  fromEnum INTRINSIC_XED_IFORM_CTESTO_MEMv_IMMz_DFV_APX = 1947
  fromEnum INTRINSIC_XED_IFORM_CTESTS_GPR8i8_GPR8i8_DFV_APX = 1948
  fromEnum INTRINSIC_XED_IFORM_CTESTS_GPR8i8_IMM8_DFV_APX = 1949
  fromEnum INTRINSIC_XED_IFORM_CTESTS_GPRv_GPRv_DFV_APX = 1950
  fromEnum INTRINSIC_XED_IFORM_CTESTS_GPRv_IMMz_DFV_APX = 1951
  fromEnum INTRINSIC_XED_IFORM_CTESTS_MEMi8_GPR8i8_DFV_APX = 1952
  fromEnum INTRINSIC_XED_IFORM_CTESTS_MEMi8_IMM8_DFV_APX = 1953
  fromEnum INTRINSIC_XED_IFORM_CTESTS_MEMv_GPRv_DFV_APX = 1954
  fromEnum INTRINSIC_XED_IFORM_CTESTS_MEMv_IMMz_DFV_APX = 1955
  fromEnum INTRINSIC_XED_IFORM_CTESTT_GPR8i8_GPR8i8_DFV_APX = 1956
  fromEnum INTRINSIC_XED_IFORM_CTESTT_GPR8i8_IMM8_DFV_APX = 1957
  fromEnum INTRINSIC_XED_IFORM_CTESTT_GPRv_GPRv_DFV_APX = 1958
  fromEnum INTRINSIC_XED_IFORM_CTESTT_GPRv_IMMz_DFV_APX = 1959
  fromEnum INTRINSIC_XED_IFORM_CTESTT_MEMi8_GPR8i8_DFV_APX = 1960
  fromEnum INTRINSIC_XED_IFORM_CTESTT_MEMi8_IMM8_DFV_APX = 1961
  fromEnum INTRINSIC_XED_IFORM_CTESTT_MEMv_GPRv_DFV_APX = 1962
  fromEnum INTRINSIC_XED_IFORM_CTESTT_MEMv_IMMz_DFV_APX = 1963
  fromEnum INTRINSIC_XED_IFORM_CTESTZ_GPR8i8_GPR8i8_DFV_APX = 1964
  fromEnum INTRINSIC_XED_IFORM_CTESTZ_GPR8i8_IMM8_DFV_APX = 1965
  fromEnum INTRINSIC_XED_IFORM_CTESTZ_GPRv_GPRv_DFV_APX = 1966
  fromEnum INTRINSIC_XED_IFORM_CTESTZ_GPRv_IMMz_DFV_APX = 1967
  fromEnum INTRINSIC_XED_IFORM_CTESTZ_MEMi8_GPR8i8_DFV_APX = 1968
  fromEnum INTRINSIC_XED_IFORM_CTESTZ_MEMi8_IMM8_DFV_APX = 1969
  fromEnum INTRINSIC_XED_IFORM_CTESTZ_MEMv_GPRv_DFV_APX = 1970
  fromEnum INTRINSIC_XED_IFORM_CTESTZ_MEMv_IMMz_DFV_APX = 1971
  fromEnum INTRINSIC_XED_IFORM_CVTDQ2PD_XMMpd_MEMq = 1972
  fromEnum INTRINSIC_XED_IFORM_CVTDQ2PD_XMMpd_XMMq = 1973
  fromEnum INTRINSIC_XED_IFORM_CVTDQ2PS_XMMps_MEMdq = 1974
  fromEnum INTRINSIC_XED_IFORM_CVTDQ2PS_XMMps_XMMdq = 1975
  fromEnum INTRINSIC_XED_IFORM_CVTPD2DQ_XMMdq_MEMpd = 1976
  fromEnum INTRINSIC_XED_IFORM_CVTPD2DQ_XMMdq_XMMpd = 1977
  fromEnum INTRINSIC_XED_IFORM_CVTPD2PI_MMXq_MEMpd = 1978
  fromEnum INTRINSIC_XED_IFORM_CVTPD2PI_MMXq_XMMpd = 1979
  fromEnum INTRINSIC_XED_IFORM_CVTPD2PS_XMMps_MEMpd = 1980
  fromEnum INTRINSIC_XED_IFORM_CVTPD2PS_XMMps_XMMpd = 1981
  fromEnum INTRINSIC_XED_IFORM_CVTPI2PD_XMMpd_MEMq = 1982
  fromEnum INTRINSIC_XED_IFORM_CVTPI2PD_XMMpd_MMXq = 1983
  fromEnum INTRINSIC_XED_IFORM_CVTPI2PS_XMMq_MEMq = 1984
  fromEnum INTRINSIC_XED_IFORM_CVTPI2PS_XMMq_MMXq = 1985
  fromEnum INTRINSIC_XED_IFORM_CVTPS2DQ_XMMdq_MEMps = 1986
  fromEnum INTRINSIC_XED_IFORM_CVTPS2DQ_XMMdq_XMMps = 1987
  fromEnum INTRINSIC_XED_IFORM_CVTPS2PD_XMMpd_MEMq = 1988
  fromEnum INTRINSIC_XED_IFORM_CVTPS2PD_XMMpd_XMMq = 1989
  fromEnum INTRINSIC_XED_IFORM_CVTPS2PI_MMXq_MEMq = 1990
  fromEnum INTRINSIC_XED_IFORM_CVTPS2PI_MMXq_XMMq = 1991
  fromEnum INTRINSIC_XED_IFORM_CVTSD2SI_GPR32d_MEMsd = 1992
  fromEnum INTRINSIC_XED_IFORM_CVTSD2SI_GPR32d_XMMsd = 1993
  fromEnum INTRINSIC_XED_IFORM_CVTSD2SI_GPR64q_MEMsd = 1994
  fromEnum INTRINSIC_XED_IFORM_CVTSD2SI_GPR64q_XMMsd = 1995
  fromEnum INTRINSIC_XED_IFORM_CVTSD2SS_XMMss_MEMsd = 1996
  fromEnum INTRINSIC_XED_IFORM_CVTSD2SS_XMMss_XMMsd = 1997
  fromEnum INTRINSIC_XED_IFORM_CVTSI2SD_XMMsd_GPR32d = 1998
  fromEnum INTRINSIC_XED_IFORM_CVTSI2SD_XMMsd_GPR64q = 1999
  fromEnum INTRINSIC_XED_IFORM_CVTSI2SD_XMMsd_MEMd = 2000
  fromEnum INTRINSIC_XED_IFORM_CVTSI2SD_XMMsd_MEMq = 2001
  fromEnum INTRINSIC_XED_IFORM_CVTSI2SS_XMMss_GPR32d = 2002
  fromEnum INTRINSIC_XED_IFORM_CVTSI2SS_XMMss_GPR64q = 2003
  fromEnum INTRINSIC_XED_IFORM_CVTSI2SS_XMMss_MEMd = 2004
  fromEnum INTRINSIC_XED_IFORM_CVTSI2SS_XMMss_MEMq = 2005
  fromEnum INTRINSIC_XED_IFORM_CVTSS2SD_XMMsd_MEMss = 2006
  fromEnum INTRINSIC_XED_IFORM_CVTSS2SD_XMMsd_XMMss = 2007
  fromEnum INTRINSIC_XED_IFORM_CVTSS2SI_GPR32d_MEMss = 2008
  fromEnum INTRINSIC_XED_IFORM_CVTSS2SI_GPR32d_XMMss = 2009
  fromEnum INTRINSIC_XED_IFORM_CVTSS2SI_GPR64q_MEMss = 2010
  fromEnum INTRINSIC_XED_IFORM_CVTSS2SI_GPR64q_XMMss = 2011
  fromEnum INTRINSIC_XED_IFORM_CVTTPD2DQ_XMMdq_MEMpd = 2012
  fromEnum INTRINSIC_XED_IFORM_CVTTPD2DQ_XMMdq_XMMpd = 2013
  fromEnum INTRINSIC_XED_IFORM_CVTTPD2PI_MMXq_MEMpd = 2014
  fromEnum INTRINSIC_XED_IFORM_CVTTPD2PI_MMXq_XMMpd = 2015
  fromEnum INTRINSIC_XED_IFORM_CVTTPS2DQ_XMMdq_MEMps = 2016
  fromEnum INTRINSIC_XED_IFORM_CVTTPS2DQ_XMMdq_XMMps = 2017
  fromEnum INTRINSIC_XED_IFORM_CVTTPS2PI_MMXq_MEMq = 2018
  fromEnum INTRINSIC_XED_IFORM_CVTTPS2PI_MMXq_XMMq = 2019
  fromEnum INTRINSIC_XED_IFORM_CVTTSD2SI_GPR32d_MEMsd = 2020
  fromEnum INTRINSIC_XED_IFORM_CVTTSD2SI_GPR32d_XMMsd = 2021
  fromEnum INTRINSIC_XED_IFORM_CVTTSD2SI_GPR64q_MEMsd = 2022
  fromEnum INTRINSIC_XED_IFORM_CVTTSD2SI_GPR64q_XMMsd = 2023
  fromEnum INTRINSIC_XED_IFORM_CVTTSS2SI_GPR32d_MEMss = 2024
  fromEnum INTRINSIC_XED_IFORM_CVTTSS2SI_GPR32d_XMMss = 2025
  fromEnum INTRINSIC_XED_IFORM_CVTTSS2SI_GPR64q_MEMss = 2026
  fromEnum INTRINSIC_XED_IFORM_CVTTSS2SI_GPR64q_XMMss = 2027
  fromEnum INTRINSIC_XED_IFORM_CWD = 2028
  fromEnum INTRINSIC_XED_IFORM_CWDE = 2029
  fromEnum INTRINSIC_XED_IFORM_DAA = 2030
  fromEnum INTRINSIC_XED_IFORM_DAS = 2031
  fromEnum INTRINSIC_XED_IFORM_DEC_GPR8 = 2032
  fromEnum INTRINSIC_XED_IFORM_DEC_GPR8i8_APX = 2033
  fromEnum INTRINSIC_XED_IFORM_DEC_GPR8i8_GPR8i8_APX = 2034
  fromEnum INTRINSIC_XED_IFORM_DEC_GPR8i8_MEMi8_APX = 2035
  fromEnum INTRINSIC_XED_IFORM_DEC_GPRv_48 = 2036
  fromEnum INTRINSIC_XED_IFORM_DEC_GPRv_APX = 2037
  fromEnum INTRINSIC_XED_IFORM_DEC_GPRv_FFr1 = 2038
  fromEnum INTRINSIC_XED_IFORM_DEC_GPRv_GPRv_APX = 2039
  fromEnum INTRINSIC_XED_IFORM_DEC_GPRv_MEMv_APX = 2040
  fromEnum INTRINSIC_XED_IFORM_DEC_MEMb = 2041
  fromEnum INTRINSIC_XED_IFORM_DEC_MEMi8_APX = 2042
  fromEnum INTRINSIC_XED_IFORM_DEC_MEMv = 2043
  fromEnum INTRINSIC_XED_IFORM_DEC_MEMv_APX = 2044
  fromEnum INTRINSIC_XED_IFORM_DEC_LOCK_MEMb = 2045
  fromEnum INTRINSIC_XED_IFORM_DEC_LOCK_MEMv = 2046
  fromEnum INTRINSIC_XED_IFORM_DIV_GPR8 = 2047
  fromEnum INTRINSIC_XED_IFORM_DIV_GPR8i8_APX = 2048
  fromEnum INTRINSIC_XED_IFORM_DIV_GPRv = 2049
  fromEnum INTRINSIC_XED_IFORM_DIV_GPRv_APX = 2050
  fromEnum INTRINSIC_XED_IFORM_DIV_MEMb = 2051
  fromEnum INTRINSIC_XED_IFORM_DIV_MEMi8_APX = 2052
  fromEnum INTRINSIC_XED_IFORM_DIV_MEMv = 2053
  fromEnum INTRINSIC_XED_IFORM_DIV_MEMv_APX = 2054
  fromEnum INTRINSIC_XED_IFORM_DIVPD_XMMpd_MEMpd = 2055
  fromEnum INTRINSIC_XED_IFORM_DIVPD_XMMpd_XMMpd = 2056
  fromEnum INTRINSIC_XED_IFORM_DIVPS_XMMps_MEMps = 2057
  fromEnum INTRINSIC_XED_IFORM_DIVPS_XMMps_XMMps = 2058
  fromEnum INTRINSIC_XED_IFORM_DIVSD_XMMsd_MEMsd = 2059
  fromEnum INTRINSIC_XED_IFORM_DIVSD_XMMsd_XMMsd = 2060
  fromEnum INTRINSIC_XED_IFORM_DIVSS_XMMss_MEMss = 2061
  fromEnum INTRINSIC_XED_IFORM_DIVSS_XMMss_XMMss = 2062
  fromEnum INTRINSIC_XED_IFORM_DPPD_XMMdq_MEMdq_IMMb = 2063
  fromEnum INTRINSIC_XED_IFORM_DPPD_XMMdq_XMMdq_IMMb = 2064
  fromEnum INTRINSIC_XED_IFORM_DPPS_XMMdq_MEMdq_IMMb = 2065
  fromEnum INTRINSIC_XED_IFORM_DPPS_XMMdq_XMMdq_IMMb = 2066
  fromEnum INTRINSIC_XED_IFORM_EMMS = 2067
  fromEnum INTRINSIC_XED_IFORM_ENCLS = 2068
  fromEnum INTRINSIC_XED_IFORM_ENCLU = 2069
  fromEnum INTRINSIC_XED_IFORM_ENCLV = 2070
  fromEnum INTRINSIC_XED_IFORM_ENCODEKEY128_GPR32u8_GPR32u8 = 2071
  fromEnum INTRINSIC_XED_IFORM_ENCODEKEY256_GPR32u8_GPR32u8 = 2072
  fromEnum INTRINSIC_XED_IFORM_ENDBR32 = 2073
  fromEnum INTRINSIC_XED_IFORM_ENDBR64 = 2074
  fromEnum INTRINSIC_XED_IFORM_ENQCMD_GPRa_MEMu32 = 2075
  fromEnum INTRINSIC_XED_IFORM_ENQCMD_GPRav_MEMu32_APX = 2076
  fromEnum INTRINSIC_XED_IFORM_ENQCMDS_GPRa_MEMu32 = 2077
  fromEnum INTRINSIC_XED_IFORM_ENQCMDS_GPRav_MEMu32_APX = 2078
  fromEnum INTRINSIC_XED_IFORM_ENTER_IMMw_IMMb = 2079
  fromEnum INTRINSIC_XED_IFORM_ERETS = 2080
  fromEnum INTRINSIC_XED_IFORM_ERETU = 2081
  fromEnum INTRINSIC_XED_IFORM_EXTRACTPS_GPR32d_XMMdq_IMMb = 2082
  fromEnum INTRINSIC_XED_IFORM_EXTRACTPS_MEMd_XMMps_IMMb = 2083
  fromEnum INTRINSIC_XED_IFORM_EXTRQ_XMMq_IMMb_IMMb = 2084
  fromEnum INTRINSIC_XED_IFORM_EXTRQ_XMMq_XMMdq = 2085
  fromEnum INTRINSIC_XED_IFORM_F2XM1 = 2086
  fromEnum INTRINSIC_XED_IFORM_FABS = 2087
  fromEnum INTRINSIC_XED_IFORM_FADD_MEMm64real = 2088
  fromEnum INTRINSIC_XED_IFORM_FADD_MEMmem32real = 2089
  fromEnum INTRINSIC_XED_IFORM_FADD_ST0_X87 = 2090
  fromEnum INTRINSIC_XED_IFORM_FADD_X87_ST0 = 2091
  fromEnum INTRINSIC_XED_IFORM_FADDP_X87_ST0 = 2092
  fromEnum INTRINSIC_XED_IFORM_FBLD_ST0_MEMmem80dec = 2093
  fromEnum INTRINSIC_XED_IFORM_FBSTP_MEMmem80dec_ST0 = 2094
  fromEnum INTRINSIC_XED_IFORM_FCHS = 2095
  fromEnum INTRINSIC_XED_IFORM_FCMOVB_ST0_X87 = 2096
  fromEnum INTRINSIC_XED_IFORM_FCMOVBE_ST0_X87 = 2097
  fromEnum INTRINSIC_XED_IFORM_FCMOVE_ST0_X87 = 2098
  fromEnum INTRINSIC_XED_IFORM_FCMOVNB_ST0_X87 = 2099
  fromEnum INTRINSIC_XED_IFORM_FCMOVNBE_ST0_X87 = 2100
  fromEnum INTRINSIC_XED_IFORM_FCMOVNE_ST0_X87 = 2101
  fromEnum INTRINSIC_XED_IFORM_FCMOVNU_ST0_X87 = 2102
  fromEnum INTRINSIC_XED_IFORM_FCMOVU_ST0_X87 = 2103
  fromEnum INTRINSIC_XED_IFORM_FCOM_ST0_MEMm64real = 2104
  fromEnum INTRINSIC_XED_IFORM_FCOM_ST0_MEMmem32real = 2105
  fromEnum INTRINSIC_XED_IFORM_FCOM_ST0_X87 = 2106
  fromEnum INTRINSIC_XED_IFORM_FCOM_ST0_X87_DCD0 = 2107
  fromEnum INTRINSIC_XED_IFORM_FCOMI_ST0_X87 = 2108
  fromEnum INTRINSIC_XED_IFORM_FCOMIP_ST0_X87 = 2109
  fromEnum INTRINSIC_XED_IFORM_FCOMP_ST0_MEMm64real = 2110
  fromEnum INTRINSIC_XED_IFORM_FCOMP_ST0_MEMmem32real = 2111
  fromEnum INTRINSIC_XED_IFORM_FCOMP_ST0_X87 = 2112
  fromEnum INTRINSIC_XED_IFORM_FCOMP_ST0_X87_DCD1 = 2113
  fromEnum INTRINSIC_XED_IFORM_FCOMP_ST0_X87_DED0 = 2114
  fromEnum INTRINSIC_XED_IFORM_FCOMPP = 2115
  fromEnum INTRINSIC_XED_IFORM_FCOS = 2116
  fromEnum INTRINSIC_XED_IFORM_FDECSTP = 2117
  fromEnum INTRINSIC_XED_IFORM_FDISI8087_NOP = 2118
  fromEnum INTRINSIC_XED_IFORM_FDIV_ST0_MEMm64real = 2119
  fromEnum INTRINSIC_XED_IFORM_FDIV_ST0_MEMmem32real = 2120
  fromEnum INTRINSIC_XED_IFORM_FDIV_ST0_X87 = 2121
  fromEnum INTRINSIC_XED_IFORM_FDIV_X87_ST0 = 2122
  fromEnum INTRINSIC_XED_IFORM_FDIVP_X87_ST0 = 2123
  fromEnum INTRINSIC_XED_IFORM_FDIVR_ST0_MEMm64real = 2124
  fromEnum INTRINSIC_XED_IFORM_FDIVR_ST0_MEMmem32real = 2125
  fromEnum INTRINSIC_XED_IFORM_FDIVR_ST0_X87 = 2126
  fromEnum INTRINSIC_XED_IFORM_FDIVR_X87_ST0 = 2127
  fromEnum INTRINSIC_XED_IFORM_FDIVRP_X87_ST0 = 2128
  fromEnum INTRINSIC_XED_IFORM_FEMMS = 2129
  fromEnum INTRINSIC_XED_IFORM_FENI8087_NOP = 2130
  fromEnum INTRINSIC_XED_IFORM_FFREE_X87 = 2131
  fromEnum INTRINSIC_XED_IFORM_FFREEP_X87 = 2132
  fromEnum INTRINSIC_XED_IFORM_FIADD_ST0_MEMmem16int = 2133
  fromEnum INTRINSIC_XED_IFORM_FIADD_ST0_MEMmem32int = 2134
  fromEnum INTRINSIC_XED_IFORM_FICOM_ST0_MEMmem16int = 2135
  fromEnum INTRINSIC_XED_IFORM_FICOM_ST0_MEMmem32int = 2136
  fromEnum INTRINSIC_XED_IFORM_FICOMP_ST0_MEMmem16int = 2137
  fromEnum INTRINSIC_XED_IFORM_FICOMP_ST0_MEMmem32int = 2138
  fromEnum INTRINSIC_XED_IFORM_FIDIV_ST0_MEMmem16int = 2139
  fromEnum INTRINSIC_XED_IFORM_FIDIV_ST0_MEMmem32int = 2140
  fromEnum INTRINSIC_XED_IFORM_FIDIVR_ST0_MEMmem16int = 2141
  fromEnum INTRINSIC_XED_IFORM_FIDIVR_ST0_MEMmem32int = 2142
  fromEnum INTRINSIC_XED_IFORM_FILD_ST0_MEMm64int = 2143
  fromEnum INTRINSIC_XED_IFORM_FILD_ST0_MEMmem16int = 2144
  fromEnum INTRINSIC_XED_IFORM_FILD_ST0_MEMmem32int = 2145
  fromEnum INTRINSIC_XED_IFORM_FIMUL_ST0_MEMmem16int = 2146
  fromEnum INTRINSIC_XED_IFORM_FIMUL_ST0_MEMmem32int = 2147
  fromEnum INTRINSIC_XED_IFORM_FINCSTP = 2148
  fromEnum INTRINSIC_XED_IFORM_FIST_MEMmem16int_ST0 = 2149
  fromEnum INTRINSIC_XED_IFORM_FIST_MEMmem32int_ST0 = 2150
  fromEnum INTRINSIC_XED_IFORM_FISTP_MEMm64int_ST0 = 2151
  fromEnum INTRINSIC_XED_IFORM_FISTP_MEMmem16int_ST0 = 2152
  fromEnum INTRINSIC_XED_IFORM_FISTP_MEMmem32int_ST0 = 2153
  fromEnum INTRINSIC_XED_IFORM_FISTTP_MEMm64int_ST0 = 2154
  fromEnum INTRINSIC_XED_IFORM_FISTTP_MEMmem16int_ST0 = 2155
  fromEnum INTRINSIC_XED_IFORM_FISTTP_MEMmem32int_ST0 = 2156
  fromEnum INTRINSIC_XED_IFORM_FISUB_ST0_MEMmem16int = 2157
  fromEnum INTRINSIC_XED_IFORM_FISUB_ST0_MEMmem32int = 2158
  fromEnum INTRINSIC_XED_IFORM_FISUBR_ST0_MEMmem16int = 2159
  fromEnum INTRINSIC_XED_IFORM_FISUBR_ST0_MEMmem32int = 2160
  fromEnum INTRINSIC_XED_IFORM_FLD_ST0_MEMm64real = 2161
  fromEnum INTRINSIC_XED_IFORM_FLD_ST0_MEMmem32real = 2162
  fromEnum INTRINSIC_XED_IFORM_FLD_ST0_MEMmem80real = 2163
  fromEnum INTRINSIC_XED_IFORM_FLD_ST0_X87 = 2164
  fromEnum INTRINSIC_XED_IFORM_FLD1 = 2165
  fromEnum INTRINSIC_XED_IFORM_FLDCW_MEMmem16 = 2166
  fromEnum INTRINSIC_XED_IFORM_FLDENV_MEMmem14 = 2167
  fromEnum INTRINSIC_XED_IFORM_FLDENV_MEMmem28 = 2168
  fromEnum INTRINSIC_XED_IFORM_FLDL2E = 2169
  fromEnum INTRINSIC_XED_IFORM_FLDL2T = 2170
  fromEnum INTRINSIC_XED_IFORM_FLDLG2 = 2171
  fromEnum INTRINSIC_XED_IFORM_FLDLN2 = 2172
  fromEnum INTRINSIC_XED_IFORM_FLDPI = 2173
  fromEnum INTRINSIC_XED_IFORM_FLDZ = 2174
  fromEnum INTRINSIC_XED_IFORM_FMUL_ST0_MEMm64real = 2175
  fromEnum INTRINSIC_XED_IFORM_FMUL_ST0_MEMmem32real = 2176
  fromEnum INTRINSIC_XED_IFORM_FMUL_ST0_X87 = 2177
  fromEnum INTRINSIC_XED_IFORM_FMUL_X87_ST0 = 2178
  fromEnum INTRINSIC_XED_IFORM_FMULP_X87_ST0 = 2179
  fromEnum INTRINSIC_XED_IFORM_FNCLEX = 2180
  fromEnum INTRINSIC_XED_IFORM_FNINIT = 2181
  fromEnum INTRINSIC_XED_IFORM_FNOP = 2182
  fromEnum INTRINSIC_XED_IFORM_FNSAVE_MEMmem108 = 2183
  fromEnum INTRINSIC_XED_IFORM_FNSAVE_MEMmem94 = 2184
  fromEnum INTRINSIC_XED_IFORM_FNSTCW_MEMmem16 = 2185
  fromEnum INTRINSIC_XED_IFORM_FNSTENV_MEMmem14 = 2186
  fromEnum INTRINSIC_XED_IFORM_FNSTENV_MEMmem28 = 2187
  fromEnum INTRINSIC_XED_IFORM_FNSTSW_AX = 2188
  fromEnum INTRINSIC_XED_IFORM_FNSTSW_MEMmem16 = 2189
  fromEnum INTRINSIC_XED_IFORM_FPATAN = 2190
  fromEnum INTRINSIC_XED_IFORM_FPREM = 2191
  fromEnum INTRINSIC_XED_IFORM_FPREM1 = 2192
  fromEnum INTRINSIC_XED_IFORM_FPTAN = 2193
  fromEnum INTRINSIC_XED_IFORM_FRNDINT = 2194
  fromEnum INTRINSIC_XED_IFORM_FRSTOR_MEMmem108 = 2195
  fromEnum INTRINSIC_XED_IFORM_FRSTOR_MEMmem94 = 2196
  fromEnum INTRINSIC_XED_IFORM_FSCALE = 2197
  fromEnum INTRINSIC_XED_IFORM_FSETPM287_NOP = 2198
  fromEnum INTRINSIC_XED_IFORM_FSIN = 2199
  fromEnum INTRINSIC_XED_IFORM_FSINCOS = 2200
  fromEnum INTRINSIC_XED_IFORM_FSQRT = 2201
  fromEnum INTRINSIC_XED_IFORM_FST_MEMm64real_ST0 = 2202
  fromEnum INTRINSIC_XED_IFORM_FST_MEMmem32real_ST0 = 2203
  fromEnum INTRINSIC_XED_IFORM_FST_X87_ST0 = 2204
  fromEnum INTRINSIC_XED_IFORM_FSTP_MEMm64real_ST0 = 2205
  fromEnum INTRINSIC_XED_IFORM_FSTP_MEMmem32real_ST0 = 2206
  fromEnum INTRINSIC_XED_IFORM_FSTP_MEMmem80real_ST0 = 2207
  fromEnum INTRINSIC_XED_IFORM_FSTP_X87_ST0 = 2208
  fromEnum INTRINSIC_XED_IFORM_FSTP_X87_ST0_DFD0 = 2209
  fromEnum INTRINSIC_XED_IFORM_FSTP_X87_ST0_DFD1 = 2210
  fromEnum INTRINSIC_XED_IFORM_FSTPNCE_X87_ST0 = 2211
  fromEnum INTRINSIC_XED_IFORM_FSUB_ST0_MEMm64real = 2212
  fromEnum INTRINSIC_XED_IFORM_FSUB_ST0_MEMmem32real = 2213
  fromEnum INTRINSIC_XED_IFORM_FSUB_ST0_X87 = 2214
  fromEnum INTRINSIC_XED_IFORM_FSUB_X87_ST0 = 2215
  fromEnum INTRINSIC_XED_IFORM_FSUBP_X87_ST0 = 2216
  fromEnum INTRINSIC_XED_IFORM_FSUBR_ST0_MEMm64real = 2217
  fromEnum INTRINSIC_XED_IFORM_FSUBR_ST0_MEMmem32real = 2218
  fromEnum INTRINSIC_XED_IFORM_FSUBR_ST0_X87 = 2219
  fromEnum INTRINSIC_XED_IFORM_FSUBR_X87_ST0 = 2220
  fromEnum INTRINSIC_XED_IFORM_FSUBRP_X87_ST0 = 2221
  fromEnum INTRINSIC_XED_IFORM_FTST = 2222
  fromEnum INTRINSIC_XED_IFORM_FUCOM_ST0_X87 = 2223
  fromEnum INTRINSIC_XED_IFORM_FUCOMI_ST0_X87 = 2224
  fromEnum INTRINSIC_XED_IFORM_FUCOMIP_ST0_X87 = 2225
  fromEnum INTRINSIC_XED_IFORM_FUCOMP_ST0_X87 = 2226
  fromEnum INTRINSIC_XED_IFORM_FUCOMPP = 2227
  fromEnum INTRINSIC_XED_IFORM_FWAIT = 2228
  fromEnum INTRINSIC_XED_IFORM_FXAM = 2229
  fromEnum INTRINSIC_XED_IFORM_FXCH_ST0_X87 = 2230
  fromEnum INTRINSIC_XED_IFORM_FXCH_ST0_X87_DDC1 = 2231
  fromEnum INTRINSIC_XED_IFORM_FXCH_ST0_X87_DFC1 = 2232
  fromEnum INTRINSIC_XED_IFORM_FXRSTOR_MEMmfpxenv = 2233
  fromEnum INTRINSIC_XED_IFORM_FXRSTOR64_MEMmfpxenv = 2234
  fromEnum INTRINSIC_XED_IFORM_FXSAVE_MEMmfpxenv = 2235
  fromEnum INTRINSIC_XED_IFORM_FXSAVE64_MEMmfpxenv = 2236
  fromEnum INTRINSIC_XED_IFORM_FXTRACT = 2237
  fromEnum INTRINSIC_XED_IFORM_FYL2X = 2238
  fromEnum INTRINSIC_XED_IFORM_FYL2XP1 = 2239
  fromEnum INTRINSIC_XED_IFORM_GETSEC = 2240
  fromEnum INTRINSIC_XED_IFORM_GF2P8AFFINEINVQB_XMMu8_MEMu64_IMM8 = 2241
  fromEnum INTRINSIC_XED_IFORM_GF2P8AFFINEINVQB_XMMu8_XMMu64_IMM8 = 2242
  fromEnum INTRINSIC_XED_IFORM_GF2P8AFFINEQB_XMMu8_MEMu64_IMM8 = 2243
  fromEnum INTRINSIC_XED_IFORM_GF2P8AFFINEQB_XMMu8_XMMu64_IMM8 = 2244
  fromEnum INTRINSIC_XED_IFORM_GF2P8MULB_XMMu8_MEMu8 = 2245
  fromEnum INTRINSIC_XED_IFORM_GF2P8MULB_XMMu8_XMMu8 = 2246
  fromEnum INTRINSIC_XED_IFORM_HADDPD_XMMpd_MEMpd = 2247
  fromEnum INTRINSIC_XED_IFORM_HADDPD_XMMpd_XMMpd = 2248
  fromEnum INTRINSIC_XED_IFORM_HADDPS_XMMps_MEMps = 2249
  fromEnum INTRINSIC_XED_IFORM_HADDPS_XMMps_XMMps = 2250
  fromEnum INTRINSIC_XED_IFORM_HLT = 2251
  fromEnum INTRINSIC_XED_IFORM_HRESET_IMM8 = 2252
  fromEnum INTRINSIC_XED_IFORM_HSUBPD_XMMpd_MEMpd = 2253
  fromEnum INTRINSIC_XED_IFORM_HSUBPD_XMMpd_XMMpd = 2254
  fromEnum INTRINSIC_XED_IFORM_HSUBPS_XMMps_MEMps = 2255
  fromEnum INTRINSIC_XED_IFORM_HSUBPS_XMMps_XMMps = 2256
  fromEnum INTRINSIC_XED_IFORM_IDIV_GPR8 = 2257
  fromEnum INTRINSIC_XED_IFORM_IDIV_GPR8i8_APX = 2258
  fromEnum INTRINSIC_XED_IFORM_IDIV_GPRv = 2259
  fromEnum INTRINSIC_XED_IFORM_IDIV_GPRv_APX = 2260
  fromEnum INTRINSIC_XED_IFORM_IDIV_MEMb = 2261
  fromEnum INTRINSIC_XED_IFORM_IDIV_MEMi8_APX = 2262
  fromEnum INTRINSIC_XED_IFORM_IDIV_MEMv = 2263
  fromEnum INTRINSIC_XED_IFORM_IDIV_MEMv_APX = 2264
  fromEnum INTRINSIC_XED_IFORM_IMUL_GPR8 = 2265
  fromEnum INTRINSIC_XED_IFORM_IMUL_GPR8i8_APX = 2266
  fromEnum INTRINSIC_XED_IFORM_IMUL_GPRv = 2267
  fromEnum INTRINSIC_XED_IFORM_IMUL_GPRv_APX = 2268
  fromEnum INTRINSIC_XED_IFORM_IMUL_GPRv_GPRv = 2269
  fromEnum INTRINSIC_XED_IFORM_IMUL_GPRv_GPRv_APX = 2270
  fromEnum INTRINSIC_XED_IFORM_IMUL_GPRv_GPRv_GPRv_APX = 2271
  fromEnum INTRINSIC_XED_IFORM_IMUL_GPRv_GPRv_IMM8_APX = 2272
  fromEnum INTRINSIC_XED_IFORM_IMUL_GPRv_GPRv_IMMb = 2273
  fromEnum INTRINSIC_XED_IFORM_IMUL_GPRv_GPRv_IMMz = 2274
  fromEnum INTRINSIC_XED_IFORM_IMUL_GPRv_GPRv_IMMz_APX = 2275
  fromEnum INTRINSIC_XED_IFORM_IMUL_GPRv_GPRv_MEMv_APX = 2276
  fromEnum INTRINSIC_XED_IFORM_IMUL_GPRv_MEMv = 2277
  fromEnum INTRINSIC_XED_IFORM_IMUL_GPRv_MEMv_APX = 2278
  fromEnum INTRINSIC_XED_IFORM_IMUL_GPRv_MEMv_IMM8_APX = 2279
  fromEnum INTRINSIC_XED_IFORM_IMUL_GPRv_MEMv_IMMb = 2280
  fromEnum INTRINSIC_XED_IFORM_IMUL_GPRv_MEMv_IMMz = 2281
  fromEnum INTRINSIC_XED_IFORM_IMUL_GPRv_MEMv_IMMz_APX = 2282
  fromEnum INTRINSIC_XED_IFORM_IMUL_MEMb = 2283
  fromEnum INTRINSIC_XED_IFORM_IMUL_MEMi8_APX = 2284
  fromEnum INTRINSIC_XED_IFORM_IMUL_MEMv = 2285
  fromEnum INTRINSIC_XED_IFORM_IMUL_MEMv_APX = 2286
  fromEnum INTRINSIC_XED_IFORM_IN_AL_DX = 2287
  fromEnum INTRINSIC_XED_IFORM_IN_AL_IMMb = 2288
  fromEnum INTRINSIC_XED_IFORM_IN_OeAX_DX = 2289
  fromEnum INTRINSIC_XED_IFORM_IN_OeAX_IMMb = 2290
  fromEnum INTRINSIC_XED_IFORM_INC_GPR8 = 2291
  fromEnum INTRINSIC_XED_IFORM_INC_GPR8i8_APX = 2292
  fromEnum INTRINSIC_XED_IFORM_INC_GPR8i8_GPR8i8_APX = 2293
  fromEnum INTRINSIC_XED_IFORM_INC_GPR8i8_MEMi8_APX = 2294
  fromEnum INTRINSIC_XED_IFORM_INC_GPRv_40 = 2295
  fromEnum INTRINSIC_XED_IFORM_INC_GPRv_APX = 2296
  fromEnum INTRINSIC_XED_IFORM_INC_GPRv_FFr0 = 2297
  fromEnum INTRINSIC_XED_IFORM_INC_GPRv_GPRv_APX = 2298
  fromEnum INTRINSIC_XED_IFORM_INC_GPRv_MEMv_APX = 2299
  fromEnum INTRINSIC_XED_IFORM_INC_MEMb = 2300
  fromEnum INTRINSIC_XED_IFORM_INC_MEMi8_APX = 2301
  fromEnum INTRINSIC_XED_IFORM_INC_MEMv = 2302
  fromEnum INTRINSIC_XED_IFORM_INC_MEMv_APX = 2303
  fromEnum INTRINSIC_XED_IFORM_INCSSPD_GPR32u8 = 2304
  fromEnum INTRINSIC_XED_IFORM_INCSSPQ_GPR64u8 = 2305
  fromEnum INTRINSIC_XED_IFORM_INC_LOCK_MEMb = 2306
  fromEnum INTRINSIC_XED_IFORM_INC_LOCK_MEMv = 2307
  fromEnum INTRINSIC_XED_IFORM_INSB = 2308
  fromEnum INTRINSIC_XED_IFORM_INSD = 2309
  fromEnum INTRINSIC_XED_IFORM_INSERTPS_XMMps_MEMd_IMMb = 2310
  fromEnum INTRINSIC_XED_IFORM_INSERTPS_XMMps_XMMps_IMMb = 2311
  fromEnum INTRINSIC_XED_IFORM_INSERTQ_XMMq_XMMdq = 2312
  fromEnum INTRINSIC_XED_IFORM_INSERTQ_XMMq_XMMq_IMMb_IMMb = 2313
  fromEnum INTRINSIC_XED_IFORM_INSW = 2314
  fromEnum INTRINSIC_XED_IFORM_INT_IMMb = 2315
  fromEnum INTRINSIC_XED_IFORM_INT1 = 2316
  fromEnum INTRINSIC_XED_IFORM_INT3 = 2317
  fromEnum INTRINSIC_XED_IFORM_INTO = 2318
  fromEnum INTRINSIC_XED_IFORM_INVD = 2319
  fromEnum INTRINSIC_XED_IFORM_INVEPT_GPR32_MEMdq = 2320
  fromEnum INTRINSIC_XED_IFORM_INVEPT_GPR64_MEMdq = 2321
  fromEnum INTRINSIC_XED_IFORM_INVEPT_GPR64i64_MEMi128_APX = 2322
  fromEnum INTRINSIC_XED_IFORM_INVLPG_MEMb = 2323
  fromEnum INTRINSIC_XED_IFORM_INVLPGA_ArAX_ECX = 2324
  fromEnum INTRINSIC_XED_IFORM_INVLPGB_EAX_EDX_ECX = 2325
  fromEnum INTRINSIC_XED_IFORM_INVLPGB_RAX_EDX_ECX = 2326
  fromEnum INTRINSIC_XED_IFORM_INVPCID_GPR32_MEMdq = 2327
  fromEnum INTRINSIC_XED_IFORM_INVPCID_GPR64_MEMdq = 2328
  fromEnum INTRINSIC_XED_IFORM_INVPCID_GPR64i64_MEMi128_APX = 2329
  fromEnum INTRINSIC_XED_IFORM_INVVPID_GPR32_MEMdq = 2330
  fromEnum INTRINSIC_XED_IFORM_INVVPID_GPR64_MEMdq = 2331
  fromEnum INTRINSIC_XED_IFORM_INVVPID_GPR64i64_MEMi128_APX = 2332
  fromEnum INTRINSIC_XED_IFORM_IRET = 2333
  fromEnum INTRINSIC_XED_IFORM_IRETD = 2334
  fromEnum INTRINSIC_XED_IFORM_IRETQ = 2335
  fromEnum INTRINSIC_XED_IFORM_JB_RELBRb = 2336
  fromEnum INTRINSIC_XED_IFORM_JB_RELBRd = 2337
  fromEnum INTRINSIC_XED_IFORM_JB_RELBRz = 2338
  fromEnum INTRINSIC_XED_IFORM_JBE_RELBRb = 2339
  fromEnum INTRINSIC_XED_IFORM_JBE_RELBRd = 2340
  fromEnum INTRINSIC_XED_IFORM_JBE_RELBRz = 2341
  fromEnum INTRINSIC_XED_IFORM_JCXZ_RELBRb = 2342
  fromEnum INTRINSIC_XED_IFORM_JECXZ_RELBRb = 2343
  fromEnum INTRINSIC_XED_IFORM_JL_RELBRb = 2344
  fromEnum INTRINSIC_XED_IFORM_JL_RELBRd = 2345
  fromEnum INTRINSIC_XED_IFORM_JL_RELBRz = 2346
  fromEnum INTRINSIC_XED_IFORM_JLE_RELBRb = 2347
  fromEnum INTRINSIC_XED_IFORM_JLE_RELBRd = 2348
  fromEnum INTRINSIC_XED_IFORM_JLE_RELBRz = 2349
  fromEnum INTRINSIC_XED_IFORM_JMP_GPRv = 2350
  fromEnum INTRINSIC_XED_IFORM_JMP_MEMv = 2351
  fromEnum INTRINSIC_XED_IFORM_JMP_RELBRb = 2352
  fromEnum INTRINSIC_XED_IFORM_JMP_RELBRd = 2353
  fromEnum INTRINSIC_XED_IFORM_JMP_RELBRz = 2354
  fromEnum INTRINSIC_XED_IFORM_JMPABS_ABSBRu64_APX = 2355
  fromEnum INTRINSIC_XED_IFORM_JMP_FAR_MEMp2 = 2356
  fromEnum INTRINSIC_XED_IFORM_JMP_FAR_PTRp_IMMw = 2357
  fromEnum INTRINSIC_XED_IFORM_JNB_RELBRb = 2358
  fromEnum INTRINSIC_XED_IFORM_JNB_RELBRd = 2359
  fromEnum INTRINSIC_XED_IFORM_JNB_RELBRz = 2360
  fromEnum INTRINSIC_XED_IFORM_JNBE_RELBRb = 2361
  fromEnum INTRINSIC_XED_IFORM_JNBE_RELBRd = 2362
  fromEnum INTRINSIC_XED_IFORM_JNBE_RELBRz = 2363
  fromEnum INTRINSIC_XED_IFORM_JNL_RELBRb = 2364
  fromEnum INTRINSIC_XED_IFORM_JNL_RELBRd = 2365
  fromEnum INTRINSIC_XED_IFORM_JNL_RELBRz = 2366
  fromEnum INTRINSIC_XED_IFORM_JNLE_RELBRb = 2367
  fromEnum INTRINSIC_XED_IFORM_JNLE_RELBRd = 2368
  fromEnum INTRINSIC_XED_IFORM_JNLE_RELBRz = 2369
  fromEnum INTRINSIC_XED_IFORM_JNO_RELBRb = 2370
  fromEnum INTRINSIC_XED_IFORM_JNO_RELBRd = 2371
  fromEnum INTRINSIC_XED_IFORM_JNO_RELBRz = 2372
  fromEnum INTRINSIC_XED_IFORM_JNP_RELBRb = 2373
  fromEnum INTRINSIC_XED_IFORM_JNP_RELBRd = 2374
  fromEnum INTRINSIC_XED_IFORM_JNP_RELBRz = 2375
  fromEnum INTRINSIC_XED_IFORM_JNS_RELBRb = 2376
  fromEnum INTRINSIC_XED_IFORM_JNS_RELBRd = 2377
  fromEnum INTRINSIC_XED_IFORM_JNS_RELBRz = 2378
  fromEnum INTRINSIC_XED_IFORM_JNZ_RELBRb = 2379
  fromEnum INTRINSIC_XED_IFORM_JNZ_RELBRd = 2380
  fromEnum INTRINSIC_XED_IFORM_JNZ_RELBRz = 2381
  fromEnum INTRINSIC_XED_IFORM_JO_RELBRb = 2382
  fromEnum INTRINSIC_XED_IFORM_JO_RELBRd = 2383
  fromEnum INTRINSIC_XED_IFORM_JO_RELBRz = 2384
  fromEnum INTRINSIC_XED_IFORM_JP_RELBRb = 2385
  fromEnum INTRINSIC_XED_IFORM_JP_RELBRd = 2386
  fromEnum INTRINSIC_XED_IFORM_JP_RELBRz = 2387
  fromEnum INTRINSIC_XED_IFORM_JRCXZ_RELBRb = 2388
  fromEnum INTRINSIC_XED_IFORM_JS_RELBRb = 2389
  fromEnum INTRINSIC_XED_IFORM_JS_RELBRd = 2390
  fromEnum INTRINSIC_XED_IFORM_JS_RELBRz = 2391
  fromEnum INTRINSIC_XED_IFORM_JZ_RELBRb = 2392
  fromEnum INTRINSIC_XED_IFORM_JZ_RELBRd = 2393
  fromEnum INTRINSIC_XED_IFORM_JZ_RELBRz = 2394
  fromEnum INTRINSIC_XED_IFORM_KADDB_MASKmskw_MASKmskw_MASKmskw_AVX512 = 2395
  fromEnum INTRINSIC_XED_IFORM_KADDD_MASKmskw_MASKmskw_MASKmskw_AVX512 = 2396
  fromEnum INTRINSIC_XED_IFORM_KADDQ_MASKmskw_MASKmskw_MASKmskw_AVX512 = 2397
  fromEnum INTRINSIC_XED_IFORM_KADDW_MASKmskw_MASKmskw_MASKmskw_AVX512 = 2398
  fromEnum INTRINSIC_XED_IFORM_KANDB_MASKmskw_MASKmskw_MASKmskw_AVX512 = 2399
  fromEnum INTRINSIC_XED_IFORM_KANDD_MASKmskw_MASKmskw_MASKmskw_AVX512 = 2400
  fromEnum INTRINSIC_XED_IFORM_KANDNB_MASKmskw_MASKmskw_MASKmskw_AVX512 = 2401
  fromEnum INTRINSIC_XED_IFORM_KANDND_MASKmskw_MASKmskw_MASKmskw_AVX512 = 2402
  fromEnum INTRINSIC_XED_IFORM_KANDNQ_MASKmskw_MASKmskw_MASKmskw_AVX512 = 2403
  fromEnum INTRINSIC_XED_IFORM_KANDNW_MASKmskw_MASKmskw_MASKmskw_AVX512 = 2404
  fromEnum INTRINSIC_XED_IFORM_KANDQ_MASKmskw_MASKmskw_MASKmskw_AVX512 = 2405
  fromEnum INTRINSIC_XED_IFORM_KANDW_MASKmskw_MASKmskw_MASKmskw_AVX512 = 2406
  fromEnum INTRINSIC_XED_IFORM_KMOVB_GPR32u32_MASKmskw_APX = 2407
  fromEnum INTRINSIC_XED_IFORM_KMOVB_GPR32u32_MASKmskw_AVX512 = 2408
  fromEnum INTRINSIC_XED_IFORM_KMOVB_MASKmskw_GPR32u32_APX = 2409
  fromEnum INTRINSIC_XED_IFORM_KMOVB_MASKmskw_GPR32u32_AVX512 = 2410
  fromEnum INTRINSIC_XED_IFORM_KMOVB_MASKmskw_MASKu8_APX = 2411
  fromEnum INTRINSIC_XED_IFORM_KMOVB_MASKmskw_MASKu8_AVX512 = 2412
  fromEnum INTRINSIC_XED_IFORM_KMOVB_MASKmskw_MEMu8_APX = 2413
  fromEnum INTRINSIC_XED_IFORM_KMOVB_MASKmskw_MEMu8_AVX512 = 2414
  fromEnum INTRINSIC_XED_IFORM_KMOVB_MEMu8_MASKmskw_APX = 2415
  fromEnum INTRINSIC_XED_IFORM_KMOVB_MEMu8_MASKmskw_AVX512 = 2416
  fromEnum INTRINSIC_XED_IFORM_KMOVD_GPR32u32_MASKmskw_APX = 2417
  fromEnum INTRINSIC_XED_IFORM_KMOVD_GPR32u32_MASKmskw_AVX512 = 2418
  fromEnum INTRINSIC_XED_IFORM_KMOVD_MASKmskw_GPR32u32_APX = 2419
  fromEnum INTRINSIC_XED_IFORM_KMOVD_MASKmskw_GPR32u32_AVX512 = 2420
  fromEnum INTRINSIC_XED_IFORM_KMOVD_MASKmskw_MASKu32_APX = 2421
  fromEnum INTRINSIC_XED_IFORM_KMOVD_MASKmskw_MASKu32_AVX512 = 2422
  fromEnum INTRINSIC_XED_IFORM_KMOVD_MASKmskw_MEMu32_APX = 2423
  fromEnum INTRINSIC_XED_IFORM_KMOVD_MASKmskw_MEMu32_AVX512 = 2424
  fromEnum INTRINSIC_XED_IFORM_KMOVD_MEMu32_MASKmskw_APX = 2425
  fromEnum INTRINSIC_XED_IFORM_KMOVD_MEMu32_MASKmskw_AVX512 = 2426
  fromEnum INTRINSIC_XED_IFORM_KMOVQ_GPR64u64_MASKmskw_APX = 2427
  fromEnum INTRINSIC_XED_IFORM_KMOVQ_GPR64u64_MASKmskw_AVX512 = 2428
  fromEnum INTRINSIC_XED_IFORM_KMOVQ_MASKmskw_GPR64u64_APX = 2429
  fromEnum INTRINSIC_XED_IFORM_KMOVQ_MASKmskw_GPR64u64_AVX512 = 2430
  fromEnum INTRINSIC_XED_IFORM_KMOVQ_MASKmskw_MASKu64_APX = 2431
  fromEnum INTRINSIC_XED_IFORM_KMOVQ_MASKmskw_MASKu64_AVX512 = 2432
  fromEnum INTRINSIC_XED_IFORM_KMOVQ_MASKmskw_MEMu64_APX = 2433
  fromEnum INTRINSIC_XED_IFORM_KMOVQ_MASKmskw_MEMu64_AVX512 = 2434
  fromEnum INTRINSIC_XED_IFORM_KMOVQ_MEMu64_MASKmskw_APX = 2435
  fromEnum INTRINSIC_XED_IFORM_KMOVQ_MEMu64_MASKmskw_AVX512 = 2436
  fromEnum INTRINSIC_XED_IFORM_KMOVW_GPR32u32_MASKmskw_APX = 2437
  fromEnum INTRINSIC_XED_IFORM_KMOVW_GPR32u32_MASKmskw_AVX512 = 2438
  fromEnum INTRINSIC_XED_IFORM_KMOVW_MASKmskw_GPR32u32_APX = 2439
  fromEnum INTRINSIC_XED_IFORM_KMOVW_MASKmskw_GPR32u32_AVX512 = 2440
  fromEnum INTRINSIC_XED_IFORM_KMOVW_MASKmskw_MASKu16_APX = 2441
  fromEnum INTRINSIC_XED_IFORM_KMOVW_MASKmskw_MASKu16_AVX512 = 2442
  fromEnum INTRINSIC_XED_IFORM_KMOVW_MASKmskw_MEMu16_APX = 2443
  fromEnum INTRINSIC_XED_IFORM_KMOVW_MASKmskw_MEMu16_AVX512 = 2444
  fromEnum INTRINSIC_XED_IFORM_KMOVW_MEMu16_MASKmskw_APX = 2445
  fromEnum INTRINSIC_XED_IFORM_KMOVW_MEMu16_MASKmskw_AVX512 = 2446
  fromEnum INTRINSIC_XED_IFORM_KNOTB_MASKmskw_MASKmskw_AVX512 = 2447
  fromEnum INTRINSIC_XED_IFORM_KNOTD_MASKmskw_MASKmskw_AVX512 = 2448
  fromEnum INTRINSIC_XED_IFORM_KNOTQ_MASKmskw_MASKmskw_AVX512 = 2449
  fromEnum INTRINSIC_XED_IFORM_KNOTW_MASKmskw_MASKmskw_AVX512 = 2450
  fromEnum INTRINSIC_XED_IFORM_KORB_MASKmskw_MASKmskw_MASKmskw_AVX512 = 2451
  fromEnum INTRINSIC_XED_IFORM_KORD_MASKmskw_MASKmskw_MASKmskw_AVX512 = 2452
  fromEnum INTRINSIC_XED_IFORM_KORQ_MASKmskw_MASKmskw_MASKmskw_AVX512 = 2453
  fromEnum INTRINSIC_XED_IFORM_KORTESTB_MASKmskw_MASKmskw_AVX512 = 2454
  fromEnum INTRINSIC_XED_IFORM_KORTESTD_MASKmskw_MASKmskw_AVX512 = 2455
  fromEnum INTRINSIC_XED_IFORM_KORTESTQ_MASKmskw_MASKmskw_AVX512 = 2456
  fromEnum INTRINSIC_XED_IFORM_KORTESTW_MASKmskw_MASKmskw_AVX512 = 2457
  fromEnum INTRINSIC_XED_IFORM_KORW_MASKmskw_MASKmskw_MASKmskw_AVX512 = 2458
  fromEnum INTRINSIC_XED_IFORM_KSHIFTLB_MASKmskw_MASKmskw_IMM8_AVX512 = 2459
  fromEnum INTRINSIC_XED_IFORM_KSHIFTLD_MASKmskw_MASKmskw_IMM8_AVX512 = 2460
  fromEnum INTRINSIC_XED_IFORM_KSHIFTLQ_MASKmskw_MASKmskw_IMM8_AVX512 = 2461
  fromEnum INTRINSIC_XED_IFORM_KSHIFTLW_MASKmskw_MASKmskw_IMM8_AVX512 = 2462
  fromEnum INTRINSIC_XED_IFORM_KSHIFTRB_MASKmskw_MASKmskw_IMM8_AVX512 = 2463
  fromEnum INTRINSIC_XED_IFORM_KSHIFTRD_MASKmskw_MASKmskw_IMM8_AVX512 = 2464
  fromEnum INTRINSIC_XED_IFORM_KSHIFTRQ_MASKmskw_MASKmskw_IMM8_AVX512 = 2465
  fromEnum INTRINSIC_XED_IFORM_KSHIFTRW_MASKmskw_MASKmskw_IMM8_AVX512 = 2466
  fromEnum INTRINSIC_XED_IFORM_KTESTB_MASKmskw_MASKmskw_AVX512 = 2467
  fromEnum INTRINSIC_XED_IFORM_KTESTD_MASKmskw_MASKmskw_AVX512 = 2468
  fromEnum INTRINSIC_XED_IFORM_KTESTQ_MASKmskw_MASKmskw_AVX512 = 2469
  fromEnum INTRINSIC_XED_IFORM_KTESTW_MASKmskw_MASKmskw_AVX512 = 2470
  fromEnum INTRINSIC_XED_IFORM_KUNPCKBW_MASKmskw_MASKmskw_MASKmskw_AVX512 = 2471
  fromEnum INTRINSIC_XED_IFORM_KUNPCKDQ_MASKmskw_MASKmskw_MASKmskw_AVX512 = 2472
  fromEnum INTRINSIC_XED_IFORM_KUNPCKWD_MASKmskw_MASKmskw_MASKmskw_AVX512 = 2473
  fromEnum INTRINSIC_XED_IFORM_KXNORB_MASKmskw_MASKmskw_MASKmskw_AVX512 = 2474
  fromEnum INTRINSIC_XED_IFORM_KXNORD_MASKmskw_MASKmskw_MASKmskw_AVX512 = 2475
  fromEnum INTRINSIC_XED_IFORM_KXNORQ_MASKmskw_MASKmskw_MASKmskw_AVX512 = 2476
  fromEnum INTRINSIC_XED_IFORM_KXNORW_MASKmskw_MASKmskw_MASKmskw_AVX512 = 2477
  fromEnum INTRINSIC_XED_IFORM_KXORB_MASKmskw_MASKmskw_MASKmskw_AVX512 = 2478
  fromEnum INTRINSIC_XED_IFORM_KXORD_MASKmskw_MASKmskw_MASKmskw_AVX512 = 2479
  fromEnum INTRINSIC_XED_IFORM_KXORQ_MASKmskw_MASKmskw_MASKmskw_AVX512 = 2480
  fromEnum INTRINSIC_XED_IFORM_KXORW_MASKmskw_MASKmskw_MASKmskw_AVX512 = 2481
  fromEnum INTRINSIC_XED_IFORM_LAHF = 2482
  fromEnum INTRINSIC_XED_IFORM_LAR_GPRv_GPRv = 2483
  fromEnum INTRINSIC_XED_IFORM_LAR_GPRv_MEMw = 2484
  fromEnum INTRINSIC_XED_IFORM_LDDQU_XMMpd_MEMdq = 2485
  fromEnum INTRINSIC_XED_IFORM_LDMXCSR_MEMd = 2486
  fromEnum INTRINSIC_XED_IFORM_LDS_GPRz_MEMp = 2487
  fromEnum INTRINSIC_XED_IFORM_LDTILECFG_MEM = 2488
  fromEnum INTRINSIC_XED_IFORM_LDTILECFG_MEM_APX = 2489
  fromEnum INTRINSIC_XED_IFORM_LEA_GPRv_AGEN = 2490
  fromEnum INTRINSIC_XED_IFORM_LEAVE = 2491
  fromEnum INTRINSIC_XED_IFORM_LES_GPRz_MEMp = 2492
  fromEnum INTRINSIC_XED_IFORM_LFENCE = 2493
  fromEnum INTRINSIC_XED_IFORM_LFS_GPRv_MEMp2 = 2494
  fromEnum INTRINSIC_XED_IFORM_LGDT_MEMs = 2495
  fromEnum INTRINSIC_XED_IFORM_LGDT_MEMs64 = 2496
  fromEnum INTRINSIC_XED_IFORM_LGS_GPRv_MEMp2 = 2497
  fromEnum INTRINSIC_XED_IFORM_LIDT_MEMs = 2498
  fromEnum INTRINSIC_XED_IFORM_LIDT_MEMs64 = 2499
  fromEnum INTRINSIC_XED_IFORM_LKGS_GPR16u16 = 2500
  fromEnum INTRINSIC_XED_IFORM_LKGS_MEMu16 = 2501
  fromEnum INTRINSIC_XED_IFORM_LLDT_GPR16 = 2502
  fromEnum INTRINSIC_XED_IFORM_LLDT_MEMw = 2503
  fromEnum INTRINSIC_XED_IFORM_LLWPCB_GPRyy = 2504
  fromEnum INTRINSIC_XED_IFORM_LMSW_GPR16 = 2505
  fromEnum INTRINSIC_XED_IFORM_LMSW_MEMw = 2506
  fromEnum INTRINSIC_XED_IFORM_LOADIWKEY_XMMu8_XMMu8 = 2507
  fromEnum INTRINSIC_XED_IFORM_LODSB = 2508
  fromEnum INTRINSIC_XED_IFORM_LODSD = 2509
  fromEnum INTRINSIC_XED_IFORM_LODSQ = 2510
  fromEnum INTRINSIC_XED_IFORM_LODSW = 2511
  fromEnum INTRINSIC_XED_IFORM_LOOP_RELBRb = 2512
  fromEnum INTRINSIC_XED_IFORM_LOOPE_RELBRb = 2513
  fromEnum INTRINSIC_XED_IFORM_LOOPNE_RELBRb = 2514
  fromEnum INTRINSIC_XED_IFORM_LSL_GPRv_GPRz = 2515
  fromEnum INTRINSIC_XED_IFORM_LSL_GPRv_MEMw = 2516
  fromEnum INTRINSIC_XED_IFORM_LSS_GPRv_MEMp2 = 2517
  fromEnum INTRINSIC_XED_IFORM_LTR_GPR16 = 2518
  fromEnum INTRINSIC_XED_IFORM_LTR_MEMw = 2519
  fromEnum INTRINSIC_XED_IFORM_LWPINS_GPRyy_GPR32d_IMMd = 2520
  fromEnum INTRINSIC_XED_IFORM_LWPINS_GPRyy_MEMd_IMMd = 2521
  fromEnum INTRINSIC_XED_IFORM_LWPVAL_GPRyy_GPR32d_IMMd = 2522
  fromEnum INTRINSIC_XED_IFORM_LWPVAL_GPRyy_MEMd_IMMd = 2523
  fromEnum INTRINSIC_XED_IFORM_LZCNT_GPRv_GPRv = 2524
  fromEnum INTRINSIC_XED_IFORM_LZCNT_GPRv_GPRv_APX = 2525
  fromEnum INTRINSIC_XED_IFORM_LZCNT_GPRv_MEMv = 2526
  fromEnum INTRINSIC_XED_IFORM_LZCNT_GPRv_MEMv_APX = 2527
  fromEnum INTRINSIC_XED_IFORM_MASKMOVDQU_XMMxub_XMMxub = 2528
  fromEnum INTRINSIC_XED_IFORM_MASKMOVQ_MMXq_MMXq = 2529
  fromEnum INTRINSIC_XED_IFORM_MAXPD_XMMpd_MEMpd = 2530
  fromEnum INTRINSIC_XED_IFORM_MAXPD_XMMpd_XMMpd = 2531
  fromEnum INTRINSIC_XED_IFORM_MAXPS_XMMps_MEMps = 2532
  fromEnum INTRINSIC_XED_IFORM_MAXPS_XMMps_XMMps = 2533
  fromEnum INTRINSIC_XED_IFORM_MAXSD_XMMsd_MEMsd = 2534
  fromEnum INTRINSIC_XED_IFORM_MAXSD_XMMsd_XMMsd = 2535
  fromEnum INTRINSIC_XED_IFORM_MAXSS_XMMss_MEMss = 2536
  fromEnum INTRINSIC_XED_IFORM_MAXSS_XMMss_XMMss = 2537
  fromEnum INTRINSIC_XED_IFORM_MCOMMIT = 2538
  fromEnum INTRINSIC_XED_IFORM_MFENCE = 2539
  fromEnum INTRINSIC_XED_IFORM_MINPD_XMMpd_MEMpd = 2540
  fromEnum INTRINSIC_XED_IFORM_MINPD_XMMpd_XMMpd = 2541
  fromEnum INTRINSIC_XED_IFORM_MINPS_XMMps_MEMps = 2542
  fromEnum INTRINSIC_XED_IFORM_MINPS_XMMps_XMMps = 2543
  fromEnum INTRINSIC_XED_IFORM_MINSD_XMMsd_MEMsd = 2544
  fromEnum INTRINSIC_XED_IFORM_MINSD_XMMsd_XMMsd = 2545
  fromEnum INTRINSIC_XED_IFORM_MINSS_XMMss_MEMss = 2546
  fromEnum INTRINSIC_XED_IFORM_MINSS_XMMss_XMMss = 2547
  fromEnum INTRINSIC_XED_IFORM_MONITOR = 2548
  fromEnum INTRINSIC_XED_IFORM_MONITORX = 2549
  fromEnum INTRINSIC_XED_IFORM_MOV_AL_MEMb = 2550
  fromEnum INTRINSIC_XED_IFORM_MOV_GPR8_GPR8_88 = 2551
  fromEnum INTRINSIC_XED_IFORM_MOV_GPR8_GPR8_8A = 2552
  fromEnum INTRINSIC_XED_IFORM_MOV_GPR8_IMMb_B0 = 2553
  fromEnum INTRINSIC_XED_IFORM_MOV_GPR8_IMMb_C6r0 = 2554
  fromEnum INTRINSIC_XED_IFORM_MOV_GPR8_MEMb = 2555
  fromEnum INTRINSIC_XED_IFORM_MOV_GPRv_GPRv_89 = 2556
  fromEnum INTRINSIC_XED_IFORM_MOV_GPRv_GPRv_8B = 2557
  fromEnum INTRINSIC_XED_IFORM_MOV_GPRv_IMMv = 2558
  fromEnum INTRINSIC_XED_IFORM_MOV_GPRv_IMMz = 2559
  fromEnum INTRINSIC_XED_IFORM_MOV_GPRv_MEMv = 2560
  fromEnum INTRINSIC_XED_IFORM_MOV_GPRv_SEG = 2561
  fromEnum INTRINSIC_XED_IFORM_MOV_MEMb_AL = 2562
  fromEnum INTRINSIC_XED_IFORM_MOV_MEMb_GPR8 = 2563
  fromEnum INTRINSIC_XED_IFORM_MOV_MEMb_IMMb = 2564
  fromEnum INTRINSIC_XED_IFORM_MOV_MEMv_GPRv = 2565
  fromEnum INTRINSIC_XED_IFORM_MOV_MEMv_IMMz = 2566
  fromEnum INTRINSIC_XED_IFORM_MOV_MEMv_OrAX = 2567
  fromEnum INTRINSIC_XED_IFORM_MOV_MEMw_SEG = 2568
  fromEnum INTRINSIC_XED_IFORM_MOV_OrAX_MEMv = 2569
  fromEnum INTRINSIC_XED_IFORM_MOV_SEG_GPR16 = 2570
  fromEnum INTRINSIC_XED_IFORM_MOV_SEG_MEMw = 2571
  fromEnum INTRINSIC_XED_IFORM_MOVAPD_MEMpd_XMMpd = 2572
  fromEnum INTRINSIC_XED_IFORM_MOVAPD_XMMpd_MEMpd = 2573
  fromEnum INTRINSIC_XED_IFORM_MOVAPD_XMMpd_XMMpd_0F28 = 2574
  fromEnum INTRINSIC_XED_IFORM_MOVAPD_XMMpd_XMMpd_0F29 = 2575
  fromEnum INTRINSIC_XED_IFORM_MOVAPS_MEMps_XMMps = 2576
  fromEnum INTRINSIC_XED_IFORM_MOVAPS_XMMps_MEMps = 2577
  fromEnum INTRINSIC_XED_IFORM_MOVAPS_XMMps_XMMps_0F28 = 2578
  fromEnum INTRINSIC_XED_IFORM_MOVAPS_XMMps_XMMps_0F29 = 2579
  fromEnum INTRINSIC_XED_IFORM_MOVBE_GPRv_GPRv_APX = 2580
  fromEnum INTRINSIC_XED_IFORM_MOVBE_GPRv_MEMv = 2581
  fromEnum INTRINSIC_XED_IFORM_MOVBE_GPRv_MEMv_APX = 2582
  fromEnum INTRINSIC_XED_IFORM_MOVBE_MEMv_GPRv = 2583
  fromEnum INTRINSIC_XED_IFORM_MOVBE_MEMv_GPRv_APX = 2584
  fromEnum INTRINSIC_XED_IFORM_MOVD_GPR32_MMXd = 2585
  fromEnum INTRINSIC_XED_IFORM_MOVD_GPR32_XMMd = 2586
  fromEnum INTRINSIC_XED_IFORM_MOVD_MEMd_MMXd = 2587
  fromEnum INTRINSIC_XED_IFORM_MOVD_MEMd_XMMd = 2588
  fromEnum INTRINSIC_XED_IFORM_MOVD_MMXq_GPR32 = 2589
  fromEnum INTRINSIC_XED_IFORM_MOVD_MMXq_MEMd = 2590
  fromEnum INTRINSIC_XED_IFORM_MOVD_XMMdq_GPR32 = 2591
  fromEnum INTRINSIC_XED_IFORM_MOVD_XMMdq_MEMd = 2592
  fromEnum INTRINSIC_XED_IFORM_MOVDDUP_XMMdq_MEMq = 2593
  fromEnum INTRINSIC_XED_IFORM_MOVDDUP_XMMdq_XMMq = 2594
  fromEnum INTRINSIC_XED_IFORM_MOVDIR64B_GPRa_MEM = 2595
  fromEnum INTRINSIC_XED_IFORM_MOVDIR64B_GPRav_MEMu32_APX = 2596
  fromEnum INTRINSIC_XED_IFORM_MOVDIRI_MEMu32_GPR32u32 = 2597
  fromEnum INTRINSIC_XED_IFORM_MOVDIRI_MEMu64_GPR64u64 = 2598
  fromEnum INTRINSIC_XED_IFORM_MOVDIRI_MEMyu_GPRyu_APX = 2599
  fromEnum INTRINSIC_XED_IFORM_MOVDQ2Q_MMXq_XMMq = 2600
  fromEnum INTRINSIC_XED_IFORM_MOVDQA_MEMdq_XMMdq = 2601
  fromEnum INTRINSIC_XED_IFORM_MOVDQA_XMMdq_MEMdq = 2602
  fromEnum INTRINSIC_XED_IFORM_MOVDQA_XMMdq_XMMdq_0F6F = 2603
  fromEnum INTRINSIC_XED_IFORM_MOVDQA_XMMdq_XMMdq_0F7F = 2604
  fromEnum INTRINSIC_XED_IFORM_MOVDQU_MEMdq_XMMdq = 2605
  fromEnum INTRINSIC_XED_IFORM_MOVDQU_XMMdq_MEMdq = 2606
  fromEnum INTRINSIC_XED_IFORM_MOVDQU_XMMdq_XMMdq_0F6F = 2607
  fromEnum INTRINSIC_XED_IFORM_MOVDQU_XMMdq_XMMdq_0F7F = 2608
  fromEnum INTRINSIC_XED_IFORM_MOVHLPS_XMMq_XMMq = 2609
  fromEnum INTRINSIC_XED_IFORM_MOVHPD_MEMq_XMMsd = 2610
  fromEnum INTRINSIC_XED_IFORM_MOVHPD_XMMsd_MEMq = 2611
  fromEnum INTRINSIC_XED_IFORM_MOVHPS_MEMq_XMMps = 2612
  fromEnum INTRINSIC_XED_IFORM_MOVHPS_XMMq_MEMq = 2613
  fromEnum INTRINSIC_XED_IFORM_MOVLHPS_XMMq_XMMq = 2614
  fromEnum INTRINSIC_XED_IFORM_MOVLPD_MEMq_XMMsd = 2615
  fromEnum INTRINSIC_XED_IFORM_MOVLPD_XMMsd_MEMq = 2616
  fromEnum INTRINSIC_XED_IFORM_MOVLPS_MEMq_XMMq = 2617
  fromEnum INTRINSIC_XED_IFORM_MOVLPS_XMMq_MEMq = 2618
  fromEnum INTRINSIC_XED_IFORM_MOVMSKPD_GPR32_XMMpd = 2619
  fromEnum INTRINSIC_XED_IFORM_MOVMSKPS_GPR32_XMMps = 2620
  fromEnum INTRINSIC_XED_IFORM_MOVNTDQ_MEMdq_XMMdq = 2621
  fromEnum INTRINSIC_XED_IFORM_MOVNTDQA_XMMdq_MEMdq = 2622
  fromEnum INTRINSIC_XED_IFORM_MOVNTI_MEMd_GPR32 = 2623
  fromEnum INTRINSIC_XED_IFORM_MOVNTI_MEMq_GPR64 = 2624
  fromEnum INTRINSIC_XED_IFORM_MOVNTPD_MEMdq_XMMpd = 2625
  fromEnum INTRINSIC_XED_IFORM_MOVNTPS_MEMdq_XMMps = 2626
  fromEnum INTRINSIC_XED_IFORM_MOVNTQ_MEMq_MMXq = 2627
  fromEnum INTRINSIC_XED_IFORM_MOVNTSD_MEMq_XMMq = 2628
  fromEnum INTRINSIC_XED_IFORM_MOVNTSS_MEMd_XMMd = 2629
  fromEnum INTRINSIC_XED_IFORM_MOVQ_GPR64_MMXq = 2630
  fromEnum INTRINSIC_XED_IFORM_MOVQ_GPR64_XMMq = 2631
  fromEnum INTRINSIC_XED_IFORM_MOVQ_MEMq_MMXq_0F7E = 2632
  fromEnum INTRINSIC_XED_IFORM_MOVQ_MEMq_MMXq_0F7F = 2633
  fromEnum INTRINSIC_XED_IFORM_MOVQ_MEMq_XMMq_0F7E = 2634
  fromEnum INTRINSIC_XED_IFORM_MOVQ_MEMq_XMMq_0FD6 = 2635
  fromEnum INTRINSIC_XED_IFORM_MOVQ_MMXq_GPR64 = 2636
  fromEnum INTRINSIC_XED_IFORM_MOVQ_MMXq_MEMq_0F6E = 2637
  fromEnum INTRINSIC_XED_IFORM_MOVQ_MMXq_MEMq_0F6F = 2638
  fromEnum INTRINSIC_XED_IFORM_MOVQ_MMXq_MMXq_0F6F = 2639
  fromEnum INTRINSIC_XED_IFORM_MOVQ_MMXq_MMXq_0F7F = 2640
  fromEnum INTRINSIC_XED_IFORM_MOVQ_XMMdq_GPR64 = 2641
  fromEnum INTRINSIC_XED_IFORM_MOVQ_XMMdq_MEMq_0F6E = 2642
  fromEnum INTRINSIC_XED_IFORM_MOVQ_XMMdq_MEMq_0F7E = 2643
  fromEnum INTRINSIC_XED_IFORM_MOVQ_XMMdq_XMMq_0F7E = 2644
  fromEnum INTRINSIC_XED_IFORM_MOVQ_XMMdq_XMMq_0FD6 = 2645
  fromEnum INTRINSIC_XED_IFORM_MOVQ2DQ_XMMdq_MMXq = 2646
  fromEnum INTRINSIC_XED_IFORM_MOVSB = 2647
  fromEnum INTRINSIC_XED_IFORM_MOVSD = 2648
  fromEnum INTRINSIC_XED_IFORM_MOVSD_XMM_MEMsd_XMMsd = 2649
  fromEnum INTRINSIC_XED_IFORM_MOVSD_XMM_XMMdq_MEMsd = 2650
  fromEnum INTRINSIC_XED_IFORM_MOVSD_XMM_XMMsd_XMMsd_0F10 = 2651
  fromEnum INTRINSIC_XED_IFORM_MOVSD_XMM_XMMsd_XMMsd_0F11 = 2652
  fromEnum INTRINSIC_XED_IFORM_MOVSHDUP_XMMps_MEMps = 2653
  fromEnum INTRINSIC_XED_IFORM_MOVSHDUP_XMMps_XMMps = 2654
  fromEnum INTRINSIC_XED_IFORM_MOVSLDUP_XMMps_MEMps = 2655
  fromEnum INTRINSIC_XED_IFORM_MOVSLDUP_XMMps_XMMps = 2656
  fromEnum INTRINSIC_XED_IFORM_MOVSQ = 2657
  fromEnum INTRINSIC_XED_IFORM_MOVSS_MEMss_XMMss = 2658
  fromEnum INTRINSIC_XED_IFORM_MOVSS_XMMdq_MEMss = 2659
  fromEnum INTRINSIC_XED_IFORM_MOVSS_XMMss_XMMss_0F10 = 2660
  fromEnum INTRINSIC_XED_IFORM_MOVSS_XMMss_XMMss_0F11 = 2661
  fromEnum INTRINSIC_XED_IFORM_MOVSW = 2662
  fromEnum INTRINSIC_XED_IFORM_MOVSX_GPRv_GPR16 = 2663
  fromEnum INTRINSIC_XED_IFORM_MOVSX_GPRv_GPR8 = 2664
  fromEnum INTRINSIC_XED_IFORM_MOVSX_GPRv_MEMb = 2665
  fromEnum INTRINSIC_XED_IFORM_MOVSX_GPRv_MEMw = 2666
  fromEnum INTRINSIC_XED_IFORM_MOVSXD_GPRv_GPRz = 2667
  fromEnum INTRINSIC_XED_IFORM_MOVSXD_GPRv_MEMz = 2668
  fromEnum INTRINSIC_XED_IFORM_MOVUPD_MEMpd_XMMpd = 2669
  fromEnum INTRINSIC_XED_IFORM_MOVUPD_XMMpd_MEMpd = 2670
  fromEnum INTRINSIC_XED_IFORM_MOVUPD_XMMpd_XMMpd_0F10 = 2671
  fromEnum INTRINSIC_XED_IFORM_MOVUPD_XMMpd_XMMpd_0F11 = 2672
  fromEnum INTRINSIC_XED_IFORM_MOVUPS_MEMps_XMMps = 2673
  fromEnum INTRINSIC_XED_IFORM_MOVUPS_XMMps_MEMps = 2674
  fromEnum INTRINSIC_XED_IFORM_MOVUPS_XMMps_XMMps_0F10 = 2675
  fromEnum INTRINSIC_XED_IFORM_MOVUPS_XMMps_XMMps_0F11 = 2676
  fromEnum INTRINSIC_XED_IFORM_MOVZX_GPRv_GPR16 = 2677
  fromEnum INTRINSIC_XED_IFORM_MOVZX_GPRv_GPR8 = 2678
  fromEnum INTRINSIC_XED_IFORM_MOVZX_GPRv_MEMb = 2679
  fromEnum INTRINSIC_XED_IFORM_MOVZX_GPRv_MEMw = 2680
  fromEnum INTRINSIC_XED_IFORM_MOV_CR_CR_GPR32 = 2681
  fromEnum INTRINSIC_XED_IFORM_MOV_CR_CR_GPR64 = 2682
  fromEnum INTRINSIC_XED_IFORM_MOV_CR_GPR32_CR = 2683
  fromEnum INTRINSIC_XED_IFORM_MOV_CR_GPR64_CR = 2684
  fromEnum INTRINSIC_XED_IFORM_MOV_DR_DR_GPR32 = 2685
  fromEnum INTRINSIC_XED_IFORM_MOV_DR_DR_GPR64 = 2686
  fromEnum INTRINSIC_XED_IFORM_MOV_DR_GPR32_DR = 2687
  fromEnum INTRINSIC_XED_IFORM_MOV_DR_GPR64_DR = 2688
  fromEnum INTRINSIC_XED_IFORM_MPSADBW_XMMdq_MEMdq_IMMb = 2689
  fromEnum INTRINSIC_XED_IFORM_MPSADBW_XMMdq_XMMdq_IMMb = 2690
  fromEnum INTRINSIC_XED_IFORM_MUL_GPR8 = 2691
  fromEnum INTRINSIC_XED_IFORM_MUL_GPR8i8_APX = 2692
  fromEnum INTRINSIC_XED_IFORM_MUL_GPRv = 2693
  fromEnum INTRINSIC_XED_IFORM_MUL_GPRv_APX = 2694
  fromEnum INTRINSIC_XED_IFORM_MUL_MEMb = 2695
  fromEnum INTRINSIC_XED_IFORM_MUL_MEMi8_APX = 2696
  fromEnum INTRINSIC_XED_IFORM_MUL_MEMv = 2697
  fromEnum INTRINSIC_XED_IFORM_MUL_MEMv_APX = 2698
  fromEnum INTRINSIC_XED_IFORM_MULPD_XMMpd_MEMpd = 2699
  fromEnum INTRINSIC_XED_IFORM_MULPD_XMMpd_XMMpd = 2700
  fromEnum INTRINSIC_XED_IFORM_MULPS_XMMps_MEMps = 2701
  fromEnum INTRINSIC_XED_IFORM_MULPS_XMMps_XMMps = 2702
  fromEnum INTRINSIC_XED_IFORM_MULSD_XMMsd_MEMsd = 2703
  fromEnum INTRINSIC_XED_IFORM_MULSD_XMMsd_XMMsd = 2704
  fromEnum INTRINSIC_XED_IFORM_MULSS_XMMss_MEMss = 2705
  fromEnum INTRINSIC_XED_IFORM_MULSS_XMMss_XMMss = 2706
  fromEnum INTRINSIC_XED_IFORM_MULX_GPR32d_GPR32d_GPR32d = 2707
  fromEnum INTRINSIC_XED_IFORM_MULX_GPR32d_GPR32d_MEMd = 2708
  fromEnum INTRINSIC_XED_IFORM_MULX_GPR32i32_GPR32i32_GPR32i32_APX = 2709
  fromEnum INTRINSIC_XED_IFORM_MULX_GPR32i32_GPR32i32_MEMi32_APX = 2710
  fromEnum INTRINSIC_XED_IFORM_MULX_GPR64i64_GPR64i64_GPR64i64_APX = 2711
  fromEnum INTRINSIC_XED_IFORM_MULX_GPR64i64_GPR64i64_MEMi64_APX = 2712
  fromEnum INTRINSIC_XED_IFORM_MULX_GPR64q_GPR64q_GPR64q = 2713
  fromEnum INTRINSIC_XED_IFORM_MULX_GPR64q_GPR64q_MEMq = 2714
  fromEnum INTRINSIC_XED_IFORM_MWAIT = 2715
  fromEnum INTRINSIC_XED_IFORM_MWAITX = 2716
  fromEnum INTRINSIC_XED_IFORM_NEG_GPR8 = 2717
  fromEnum INTRINSIC_XED_IFORM_NEG_GPR8i8_APX = 2718
  fromEnum INTRINSIC_XED_IFORM_NEG_GPR8i8_GPR8i8_APX = 2719
  fromEnum INTRINSIC_XED_IFORM_NEG_GPR8i8_MEMi8_APX = 2720
  fromEnum INTRINSIC_XED_IFORM_NEG_GPRv = 2721
  fromEnum INTRINSIC_XED_IFORM_NEG_GPRv_APX = 2722
  fromEnum INTRINSIC_XED_IFORM_NEG_GPRv_GPRv_APX = 2723
  fromEnum INTRINSIC_XED_IFORM_NEG_GPRv_MEMv_APX = 2724
  fromEnum INTRINSIC_XED_IFORM_NEG_MEMb = 2725
  fromEnum INTRINSIC_XED_IFORM_NEG_MEMi8_APX = 2726
  fromEnum INTRINSIC_XED_IFORM_NEG_MEMv = 2727
  fromEnum INTRINSIC_XED_IFORM_NEG_MEMv_APX = 2728
  fromEnum INTRINSIC_XED_IFORM_NEG_LOCK_MEMb = 2729
  fromEnum INTRINSIC_XED_IFORM_NEG_LOCK_MEMv = 2730
  fromEnum INTRINSIC_XED_IFORM_NOP_90 = 2731
  fromEnum INTRINSIC_XED_IFORM_NOP_GPRv_0F18r0 = 2732
  fromEnum INTRINSIC_XED_IFORM_NOP_GPRv_0F18r1 = 2733
  fromEnum INTRINSIC_XED_IFORM_NOP_GPRv_0F18r2 = 2734
  fromEnum INTRINSIC_XED_IFORM_NOP_GPRv_0F18r3 = 2735
  fromEnum INTRINSIC_XED_IFORM_NOP_GPRv_0F18r4 = 2736
  fromEnum INTRINSIC_XED_IFORM_NOP_GPRv_0F18r5 = 2737
  fromEnum INTRINSIC_XED_IFORM_NOP_GPRv_0F18r6 = 2738
  fromEnum INTRINSIC_XED_IFORM_NOP_GPRv_0F18r7 = 2739
  fromEnum INTRINSIC_XED_IFORM_NOP_GPRv_0F1F = 2740
  fromEnum INTRINSIC_XED_IFORM_NOP_GPRv_GPRv_0F0D = 2741
  fromEnum INTRINSIC_XED_IFORM_NOP_GPRv_GPRv_0F19 = 2742
  fromEnum INTRINSIC_XED_IFORM_NOP_GPRv_GPRv_0F1A = 2743
  fromEnum INTRINSIC_XED_IFORM_NOP_GPRv_GPRv_0F1B = 2744
  fromEnum INTRINSIC_XED_IFORM_NOP_GPRv_GPRv_0F1C = 2745
  fromEnum INTRINSIC_XED_IFORM_NOP_GPRv_GPRv_0F1D = 2746
  fromEnum INTRINSIC_XED_IFORM_NOP_GPRv_GPRv_0F1E = 2747
  fromEnum INTRINSIC_XED_IFORM_NOP_GPRv_MEM_0F1B = 2748
  fromEnum INTRINSIC_XED_IFORM_NOP_GPRv_MEMv_0F1A = 2749
  fromEnum INTRINSIC_XED_IFORM_NOP_MEMv_0F18r4 = 2750
  fromEnum INTRINSIC_XED_IFORM_NOP_MEMv_0F18r5 = 2751
  fromEnum INTRINSIC_XED_IFORM_NOP_MEMv_0F1F = 2752
  fromEnum INTRINSIC_XED_IFORM_NOP_MEMv_GPRv_0F19 = 2753
  fromEnum INTRINSIC_XED_IFORM_NOP_MEMv_GPRv_0F1C = 2754
  fromEnum INTRINSIC_XED_IFORM_NOP_MEMv_GPRv_0F1D = 2755
  fromEnum INTRINSIC_XED_IFORM_NOP_MEMv_GPRv_0F1E = 2756
  fromEnum INTRINSIC_XED_IFORM_NOT_GPR8 = 2757
  fromEnum INTRINSIC_XED_IFORM_NOT_GPR8i8_APX = 2758
  fromEnum INTRINSIC_XED_IFORM_NOT_GPR8i8_GPR8i8_APX = 2759
  fromEnum INTRINSIC_XED_IFORM_NOT_GPR8i8_MEMi8_APX = 2760
  fromEnum INTRINSIC_XED_IFORM_NOT_GPRv = 2761
  fromEnum INTRINSIC_XED_IFORM_NOT_GPRv_APX = 2762
  fromEnum INTRINSIC_XED_IFORM_NOT_GPRv_GPRv_APX = 2763
  fromEnum INTRINSIC_XED_IFORM_NOT_GPRv_MEMv_APX = 2764
  fromEnum INTRINSIC_XED_IFORM_NOT_MEMb = 2765
  fromEnum INTRINSIC_XED_IFORM_NOT_MEMi8_APX = 2766
  fromEnum INTRINSIC_XED_IFORM_NOT_MEMv = 2767
  fromEnum INTRINSIC_XED_IFORM_NOT_MEMv_APX = 2768
  fromEnum INTRINSIC_XED_IFORM_NOT_LOCK_MEMb = 2769
  fromEnum INTRINSIC_XED_IFORM_NOT_LOCK_MEMv = 2770
  fromEnum INTRINSIC_XED_IFORM_OR_AL_IMMb = 2771
  fromEnum INTRINSIC_XED_IFORM_OR_GPR8_GPR8_08 = 2772
  fromEnum INTRINSIC_XED_IFORM_OR_GPR8_GPR8_0A = 2773
  fromEnum INTRINSIC_XED_IFORM_OR_GPR8_IMMb_80r1 = 2774
  fromEnum INTRINSIC_XED_IFORM_OR_GPR8_IMMb_82r1 = 2775
  fromEnum INTRINSIC_XED_IFORM_OR_GPR8_MEMb = 2776
  fromEnum INTRINSIC_XED_IFORM_OR_GPR8i8_GPR8i8_APX = 2777
  fromEnum INTRINSIC_XED_IFORM_OR_GPR8i8_GPR8i8_GPR8i8_APX = 2778
  fromEnum INTRINSIC_XED_IFORM_OR_GPR8i8_GPR8i8_IMM8_APX = 2779
  fromEnum INTRINSIC_XED_IFORM_OR_GPR8i8_GPR8i8_MEMi8_APX = 2780
  fromEnum INTRINSIC_XED_IFORM_OR_GPR8i8_IMM8_APX = 2781
  fromEnum INTRINSIC_XED_IFORM_OR_GPR8i8_MEMi8_APX = 2782
  fromEnum INTRINSIC_XED_IFORM_OR_GPR8i8_MEMi8_GPR8i8_APX = 2783
  fromEnum INTRINSIC_XED_IFORM_OR_GPR8i8_MEMi8_IMM8_APX = 2784
  fromEnum INTRINSIC_XED_IFORM_OR_GPRv_GPRv_09 = 2785
  fromEnum INTRINSIC_XED_IFORM_OR_GPRv_GPRv_0B = 2786
  fromEnum INTRINSIC_XED_IFORM_OR_GPRv_GPRv_APX = 2787
  fromEnum INTRINSIC_XED_IFORM_OR_GPRv_GPRv_GPRv_APX = 2788
  fromEnum INTRINSIC_XED_IFORM_OR_GPRv_GPRv_IMM8_APX = 2789
  fromEnum INTRINSIC_XED_IFORM_OR_GPRv_GPRv_IMMz_APX = 2790
  fromEnum INTRINSIC_XED_IFORM_OR_GPRv_GPRv_MEMv_APX = 2791
  fromEnum INTRINSIC_XED_IFORM_OR_GPRv_IMM8_APX = 2792
  fromEnum INTRINSIC_XED_IFORM_OR_GPRv_IMMb = 2793
  fromEnum INTRINSIC_XED_IFORM_OR_GPRv_IMMz = 2794
  fromEnum INTRINSIC_XED_IFORM_OR_GPRv_IMMz_APX = 2795
  fromEnum INTRINSIC_XED_IFORM_OR_GPRv_MEMv = 2796
  fromEnum INTRINSIC_XED_IFORM_OR_GPRv_MEMv_APX = 2797
  fromEnum INTRINSIC_XED_IFORM_OR_GPRv_MEMv_GPRv_APX = 2798
  fromEnum INTRINSIC_XED_IFORM_OR_GPRv_MEMv_IMM8_APX = 2799
  fromEnum INTRINSIC_XED_IFORM_OR_GPRv_MEMv_IMMz_APX = 2800
  fromEnum INTRINSIC_XED_IFORM_OR_MEMb_GPR8 = 2801
  fromEnum INTRINSIC_XED_IFORM_OR_MEMb_IMMb_80r1 = 2802
  fromEnum INTRINSIC_XED_IFORM_OR_MEMb_IMMb_82r1 = 2803
  fromEnum INTRINSIC_XED_IFORM_OR_MEMi8_GPR8i8_APX = 2804
  fromEnum INTRINSIC_XED_IFORM_OR_MEMi8_IMM8_APX = 2805
  fromEnum INTRINSIC_XED_IFORM_OR_MEMv_GPRv = 2806
  fromEnum INTRINSIC_XED_IFORM_OR_MEMv_GPRv_APX = 2807
  fromEnum INTRINSIC_XED_IFORM_OR_MEMv_IMM8_APX = 2808
  fromEnum INTRINSIC_XED_IFORM_OR_MEMv_IMMb = 2809
  fromEnum INTRINSIC_XED_IFORM_OR_MEMv_IMMz = 2810
  fromEnum INTRINSIC_XED_IFORM_OR_MEMv_IMMz_APX = 2811
  fromEnum INTRINSIC_XED_IFORM_OR_OrAX_IMMz = 2812
  fromEnum INTRINSIC_XED_IFORM_ORPD_XMMxuq_MEMxuq = 2813
  fromEnum INTRINSIC_XED_IFORM_ORPD_XMMxuq_XMMxuq = 2814
  fromEnum INTRINSIC_XED_IFORM_ORPS_XMMxud_MEMxud = 2815
  fromEnum INTRINSIC_XED_IFORM_ORPS_XMMxud_XMMxud = 2816
  fromEnum INTRINSIC_XED_IFORM_OR_LOCK_MEMb_GPR8 = 2817
  fromEnum INTRINSIC_XED_IFORM_OR_LOCK_MEMb_IMMb_80r1 = 2818
  fromEnum INTRINSIC_XED_IFORM_OR_LOCK_MEMb_IMMb_82r1 = 2819
  fromEnum INTRINSIC_XED_IFORM_OR_LOCK_MEMv_GPRv = 2820
  fromEnum INTRINSIC_XED_IFORM_OR_LOCK_MEMv_IMMb = 2821
  fromEnum INTRINSIC_XED_IFORM_OR_LOCK_MEMv_IMMz = 2822
  fromEnum INTRINSIC_XED_IFORM_OUT_DX_AL = 2823
  fromEnum INTRINSIC_XED_IFORM_OUT_DX_OeAX = 2824
  fromEnum INTRINSIC_XED_IFORM_OUT_IMMb_AL = 2825
  fromEnum INTRINSIC_XED_IFORM_OUT_IMMb_OeAX = 2826
  fromEnum INTRINSIC_XED_IFORM_OUTSB = 2827
  fromEnum INTRINSIC_XED_IFORM_OUTSD = 2828
  fromEnum INTRINSIC_XED_IFORM_OUTSW = 2829
  fromEnum INTRINSIC_XED_IFORM_PABSB_MMXq_MEMq = 2830
  fromEnum INTRINSIC_XED_IFORM_PABSB_MMXq_MMXq = 2831
  fromEnum INTRINSIC_XED_IFORM_PABSB_XMMdq_MEMdq = 2832
  fromEnum INTRINSIC_XED_IFORM_PABSB_XMMdq_XMMdq = 2833
  fromEnum INTRINSIC_XED_IFORM_PABSD_MMXq_MEMq = 2834
  fromEnum INTRINSIC_XED_IFORM_PABSD_MMXq_MMXq = 2835
  fromEnum INTRINSIC_XED_IFORM_PABSD_XMMdq_MEMdq = 2836
  fromEnum INTRINSIC_XED_IFORM_PABSD_XMMdq_XMMdq = 2837
  fromEnum INTRINSIC_XED_IFORM_PABSW_MMXq_MEMq = 2838
  fromEnum INTRINSIC_XED_IFORM_PABSW_MMXq_MMXq = 2839
  fromEnum INTRINSIC_XED_IFORM_PABSW_XMMdq_MEMdq = 2840
  fromEnum INTRINSIC_XED_IFORM_PABSW_XMMdq_XMMdq = 2841
  fromEnum INTRINSIC_XED_IFORM_PACKSSDW_MMXq_MEMq = 2842
  fromEnum INTRINSIC_XED_IFORM_PACKSSDW_MMXq_MMXq = 2843
  fromEnum INTRINSIC_XED_IFORM_PACKSSDW_XMMdq_MEMdq = 2844
  fromEnum INTRINSIC_XED_IFORM_PACKSSDW_XMMdq_XMMdq = 2845
  fromEnum INTRINSIC_XED_IFORM_PACKSSWB_MMXq_MEMq = 2846
  fromEnum INTRINSIC_XED_IFORM_PACKSSWB_MMXq_MMXq = 2847
  fromEnum INTRINSIC_XED_IFORM_PACKSSWB_XMMdq_MEMdq = 2848
  fromEnum INTRINSIC_XED_IFORM_PACKSSWB_XMMdq_XMMdq = 2849
  fromEnum INTRINSIC_XED_IFORM_PACKUSDW_XMMdq_MEMdq = 2850
  fromEnum INTRINSIC_XED_IFORM_PACKUSDW_XMMdq_XMMdq = 2851
  fromEnum INTRINSIC_XED_IFORM_PACKUSWB_MMXq_MEMq = 2852
  fromEnum INTRINSIC_XED_IFORM_PACKUSWB_MMXq_MMXq = 2853
  fromEnum INTRINSIC_XED_IFORM_PACKUSWB_XMMdq_MEMdq = 2854
  fromEnum INTRINSIC_XED_IFORM_PACKUSWB_XMMdq_XMMdq = 2855
  fromEnum INTRINSIC_XED_IFORM_PADDB_MMXq_MEMq = 2856
  fromEnum INTRINSIC_XED_IFORM_PADDB_MMXq_MMXq = 2857
  fromEnum INTRINSIC_XED_IFORM_PADDB_XMMdq_MEMdq = 2858
  fromEnum INTRINSIC_XED_IFORM_PADDB_XMMdq_XMMdq = 2859
  fromEnum INTRINSIC_XED_IFORM_PADDD_MMXq_MEMq = 2860
  fromEnum INTRINSIC_XED_IFORM_PADDD_MMXq_MMXq = 2861
  fromEnum INTRINSIC_XED_IFORM_PADDD_XMMdq_MEMdq = 2862
  fromEnum INTRINSIC_XED_IFORM_PADDD_XMMdq_XMMdq = 2863
  fromEnum INTRINSIC_XED_IFORM_PADDQ_MMXq_MEMq = 2864
  fromEnum INTRINSIC_XED_IFORM_PADDQ_MMXq_MMXq = 2865
  fromEnum INTRINSIC_XED_IFORM_PADDQ_XMMdq_MEMdq = 2866
  fromEnum INTRINSIC_XED_IFORM_PADDQ_XMMdq_XMMdq = 2867
  fromEnum INTRINSIC_XED_IFORM_PADDSB_MMXq_MEMq = 2868
  fromEnum INTRINSIC_XED_IFORM_PADDSB_MMXq_MMXq = 2869
  fromEnum INTRINSIC_XED_IFORM_PADDSB_XMMdq_MEMdq = 2870
  fromEnum INTRINSIC_XED_IFORM_PADDSB_XMMdq_XMMdq = 2871
  fromEnum INTRINSIC_XED_IFORM_PADDSW_MMXq_MEMq = 2872
  fromEnum INTRINSIC_XED_IFORM_PADDSW_MMXq_MMXq = 2873
  fromEnum INTRINSIC_XED_IFORM_PADDSW_XMMdq_MEMdq = 2874
  fromEnum INTRINSIC_XED_IFORM_PADDSW_XMMdq_XMMdq = 2875
  fromEnum INTRINSIC_XED_IFORM_PADDUSB_MMXq_MEMq = 2876
  fromEnum INTRINSIC_XED_IFORM_PADDUSB_MMXq_MMXq = 2877
  fromEnum INTRINSIC_XED_IFORM_PADDUSB_XMMdq_MEMdq = 2878
  fromEnum INTRINSIC_XED_IFORM_PADDUSB_XMMdq_XMMdq = 2879
  fromEnum INTRINSIC_XED_IFORM_PADDUSW_MMXq_MEMq = 2880
  fromEnum INTRINSIC_XED_IFORM_PADDUSW_MMXq_MMXq = 2881
  fromEnum INTRINSIC_XED_IFORM_PADDUSW_XMMdq_MEMdq = 2882
  fromEnum INTRINSIC_XED_IFORM_PADDUSW_XMMdq_XMMdq = 2883
  fromEnum INTRINSIC_XED_IFORM_PADDW_MMXq_MEMq = 2884
  fromEnum INTRINSIC_XED_IFORM_PADDW_MMXq_MMXq = 2885
  fromEnum INTRINSIC_XED_IFORM_PADDW_XMMdq_MEMdq = 2886
  fromEnum INTRINSIC_XED_IFORM_PADDW_XMMdq_XMMdq = 2887
  fromEnum INTRINSIC_XED_IFORM_PALIGNR_MMXq_MEMq_IMMb = 2888
  fromEnum INTRINSIC_XED_IFORM_PALIGNR_MMXq_MMXq_IMMb = 2889
  fromEnum INTRINSIC_XED_IFORM_PALIGNR_XMMdq_MEMdq_IMMb = 2890
  fromEnum INTRINSIC_XED_IFORM_PALIGNR_XMMdq_XMMdq_IMMb = 2891
  fromEnum INTRINSIC_XED_IFORM_PAND_MMXq_MEMq = 2892
  fromEnum INTRINSIC_XED_IFORM_PAND_MMXq_MMXq = 2893
  fromEnum INTRINSIC_XED_IFORM_PAND_XMMdq_MEMdq = 2894
  fromEnum INTRINSIC_XED_IFORM_PAND_XMMdq_XMMdq = 2895
  fromEnum INTRINSIC_XED_IFORM_PANDN_MMXq_MEMq = 2896
  fromEnum INTRINSIC_XED_IFORM_PANDN_MMXq_MMXq = 2897
  fromEnum INTRINSIC_XED_IFORM_PANDN_XMMdq_MEMdq = 2898
  fromEnum INTRINSIC_XED_IFORM_PANDN_XMMdq_XMMdq = 2899
  fromEnum INTRINSIC_XED_IFORM_PAUSE = 2900
  fromEnum INTRINSIC_XED_IFORM_PAVGB_MMXq_MEMq = 2901
  fromEnum INTRINSIC_XED_IFORM_PAVGB_MMXq_MMXq = 2902
  fromEnum INTRINSIC_XED_IFORM_PAVGB_XMMdq_MEMdq = 2903
  fromEnum INTRINSIC_XED_IFORM_PAVGB_XMMdq_XMMdq = 2904
  fromEnum INTRINSIC_XED_IFORM_PAVGUSB_MMXq_MEMq = 2905
  fromEnum INTRINSIC_XED_IFORM_PAVGUSB_MMXq_MMXq = 2906
  fromEnum INTRINSIC_XED_IFORM_PAVGW_MMXq_MEMq = 2907
  fromEnum INTRINSIC_XED_IFORM_PAVGW_MMXq_MMXq = 2908
  fromEnum INTRINSIC_XED_IFORM_PAVGW_XMMdq_MEMdq = 2909
  fromEnum INTRINSIC_XED_IFORM_PAVGW_XMMdq_XMMdq = 2910
  fromEnum INTRINSIC_XED_IFORM_PBLENDVB_XMMdq_MEMdq = 2911
  fromEnum INTRINSIC_XED_IFORM_PBLENDVB_XMMdq_XMMdq = 2912
  fromEnum INTRINSIC_XED_IFORM_PBLENDW_XMMdq_MEMdq_IMMb = 2913
  fromEnum INTRINSIC_XED_IFORM_PBLENDW_XMMdq_XMMdq_IMMb = 2914
  fromEnum INTRINSIC_XED_IFORM_PBNDKB = 2915
  fromEnum INTRINSIC_XED_IFORM_PCLMULQDQ_XMMdq_MEMdq_IMMb = 2916
  fromEnum INTRINSIC_XED_IFORM_PCLMULQDQ_XMMdq_XMMdq_IMMb = 2917
  fromEnum INTRINSIC_XED_IFORM_PCMPEQB_MMXq_MEMq = 2918
  fromEnum INTRINSIC_XED_IFORM_PCMPEQB_MMXq_MMXq = 2919
  fromEnum INTRINSIC_XED_IFORM_PCMPEQB_XMMdq_MEMdq = 2920
  fromEnum INTRINSIC_XED_IFORM_PCMPEQB_XMMdq_XMMdq = 2921
  fromEnum INTRINSIC_XED_IFORM_PCMPEQD_MMXq_MEMq = 2922
  fromEnum INTRINSIC_XED_IFORM_PCMPEQD_MMXq_MMXq = 2923
  fromEnum INTRINSIC_XED_IFORM_PCMPEQD_XMMdq_MEMdq = 2924
  fromEnum INTRINSIC_XED_IFORM_PCMPEQD_XMMdq_XMMdq = 2925
  fromEnum INTRINSIC_XED_IFORM_PCMPEQQ_XMMdq_MEMdq = 2926
  fromEnum INTRINSIC_XED_IFORM_PCMPEQQ_XMMdq_XMMdq = 2927
  fromEnum INTRINSIC_XED_IFORM_PCMPEQW_MMXq_MEMq = 2928
  fromEnum INTRINSIC_XED_IFORM_PCMPEQW_MMXq_MMXq = 2929
  fromEnum INTRINSIC_XED_IFORM_PCMPEQW_XMMdq_MEMdq = 2930
  fromEnum INTRINSIC_XED_IFORM_PCMPEQW_XMMdq_XMMdq = 2931
  fromEnum INTRINSIC_XED_IFORM_PCMPESTRI_XMMdq_MEMdq_IMMb = 2932
  fromEnum INTRINSIC_XED_IFORM_PCMPESTRI_XMMdq_XMMdq_IMMb = 2933
  fromEnum INTRINSIC_XED_IFORM_PCMPESTRI64_XMMdq_MEMdq_IMMb = 2934
  fromEnum INTRINSIC_XED_IFORM_PCMPESTRI64_XMMdq_XMMdq_IMMb = 2935
  fromEnum INTRINSIC_XED_IFORM_PCMPESTRM_XMMdq_MEMdq_IMMb = 2936
  fromEnum INTRINSIC_XED_IFORM_PCMPESTRM_XMMdq_XMMdq_IMMb = 2937
  fromEnum INTRINSIC_XED_IFORM_PCMPESTRM64_XMMdq_MEMdq_IMMb = 2938
  fromEnum INTRINSIC_XED_IFORM_PCMPESTRM64_XMMdq_XMMdq_IMMb = 2939
  fromEnum INTRINSIC_XED_IFORM_PCMPGTB_MMXq_MEMq = 2940
  fromEnum INTRINSIC_XED_IFORM_PCMPGTB_MMXq_MMXq = 2941
  fromEnum INTRINSIC_XED_IFORM_PCMPGTB_XMMdq_MEMdq = 2942
  fromEnum INTRINSIC_XED_IFORM_PCMPGTB_XMMdq_XMMdq = 2943
  fromEnum INTRINSIC_XED_IFORM_PCMPGTD_MMXq_MEMq = 2944
  fromEnum INTRINSIC_XED_IFORM_PCMPGTD_MMXq_MMXq = 2945
  fromEnum INTRINSIC_XED_IFORM_PCMPGTD_XMMdq_MEMdq = 2946
  fromEnum INTRINSIC_XED_IFORM_PCMPGTD_XMMdq_XMMdq = 2947
  fromEnum INTRINSIC_XED_IFORM_PCMPGTQ_XMMdq_MEMdq = 2948
  fromEnum INTRINSIC_XED_IFORM_PCMPGTQ_XMMdq_XMMdq = 2949
  fromEnum INTRINSIC_XED_IFORM_PCMPGTW_MMXq_MEMq = 2950
  fromEnum INTRINSIC_XED_IFORM_PCMPGTW_MMXq_MMXq = 2951
  fromEnum INTRINSIC_XED_IFORM_PCMPGTW_XMMdq_MEMdq = 2952
  fromEnum INTRINSIC_XED_IFORM_PCMPGTW_XMMdq_XMMdq = 2953
  fromEnum INTRINSIC_XED_IFORM_PCMPISTRI_XMMdq_MEMdq_IMMb = 2954
  fromEnum INTRINSIC_XED_IFORM_PCMPISTRI_XMMdq_XMMdq_IMMb = 2955
  fromEnum INTRINSIC_XED_IFORM_PCMPISTRI64_XMMdq_MEMdq_IMMb = 2956
  fromEnum INTRINSIC_XED_IFORM_PCMPISTRI64_XMMdq_XMMdq_IMMb = 2957
  fromEnum INTRINSIC_XED_IFORM_PCMPISTRM_XMMdq_MEMdq_IMMb = 2958
  fromEnum INTRINSIC_XED_IFORM_PCMPISTRM_XMMdq_XMMdq_IMMb = 2959
  fromEnum INTRINSIC_XED_IFORM_PCONFIG = 2960
  fromEnum INTRINSIC_XED_IFORM_PCONFIG64 = 2961
  fromEnum INTRINSIC_XED_IFORM_PDEP_GPR32d_GPR32d_GPR32d = 2962
  fromEnum INTRINSIC_XED_IFORM_PDEP_GPR32d_GPR32d_MEMd = 2963
  fromEnum INTRINSIC_XED_IFORM_PDEP_GPR32i32_GPR32i32_GPR32i32_APX = 2964
  fromEnum INTRINSIC_XED_IFORM_PDEP_GPR32i32_GPR32i32_MEMi32_APX = 2965
  fromEnum INTRINSIC_XED_IFORM_PDEP_GPR64i64_GPR64i64_GPR64i64_APX = 2966
  fromEnum INTRINSIC_XED_IFORM_PDEP_GPR64i64_GPR64i64_MEMi64_APX = 2967
  fromEnum INTRINSIC_XED_IFORM_PDEP_GPR64q_GPR64q_GPR64q = 2968
  fromEnum INTRINSIC_XED_IFORM_PDEP_GPR64q_GPR64q_MEMq = 2969
  fromEnum INTRINSIC_XED_IFORM_PEXT_GPR32d_GPR32d_GPR32d = 2970
  fromEnum INTRINSIC_XED_IFORM_PEXT_GPR32d_GPR32d_MEMd = 2971
  fromEnum INTRINSIC_XED_IFORM_PEXT_GPR32i32_GPR32i32_GPR32i32_APX = 2972
  fromEnum INTRINSIC_XED_IFORM_PEXT_GPR32i32_GPR32i32_MEMi32_APX = 2973
  fromEnum INTRINSIC_XED_IFORM_PEXT_GPR64i64_GPR64i64_GPR64i64_APX = 2974
  fromEnum INTRINSIC_XED_IFORM_PEXT_GPR64i64_GPR64i64_MEMi64_APX = 2975
  fromEnum INTRINSIC_XED_IFORM_PEXT_GPR64q_GPR64q_GPR64q = 2976
  fromEnum INTRINSIC_XED_IFORM_PEXT_GPR64q_GPR64q_MEMq = 2977
  fromEnum INTRINSIC_XED_IFORM_PEXTRB_GPR32d_XMMdq_IMMb = 2978
  fromEnum INTRINSIC_XED_IFORM_PEXTRB_MEMb_XMMdq_IMMb = 2979
  fromEnum INTRINSIC_XED_IFORM_PEXTRD_GPR32d_XMMdq_IMMb = 2980
  fromEnum INTRINSIC_XED_IFORM_PEXTRD_MEMd_XMMdq_IMMb = 2981
  fromEnum INTRINSIC_XED_IFORM_PEXTRQ_GPR64q_XMMdq_IMMb = 2982
  fromEnum INTRINSIC_XED_IFORM_PEXTRQ_MEMq_XMMdq_IMMb = 2983
  fromEnum INTRINSIC_XED_IFORM_PEXTRW_GPR32_MMXq_IMMb = 2984
  fromEnum INTRINSIC_XED_IFORM_PEXTRW_GPR32_XMMdq_IMMb = 2985
  fromEnum INTRINSIC_XED_IFORM_PEXTRW_SSE4_GPR32_XMMdq_IMMb = 2986
  fromEnum INTRINSIC_XED_IFORM_PEXTRW_SSE4_MEMw_XMMdq_IMMb = 2987
  fromEnum INTRINSIC_XED_IFORM_PF2ID_MMXq_MEMq = 2988
  fromEnum INTRINSIC_XED_IFORM_PF2ID_MMXq_MMXq = 2989
  fromEnum INTRINSIC_XED_IFORM_PF2IW_MMXq_MEMq = 2990
  fromEnum INTRINSIC_XED_IFORM_PF2IW_MMXq_MMXq = 2991
  fromEnum INTRINSIC_XED_IFORM_PFACC_MMXq_MEMq = 2992
  fromEnum INTRINSIC_XED_IFORM_PFACC_MMXq_MMXq = 2993
  fromEnum INTRINSIC_XED_IFORM_PFADD_MMXq_MEMq = 2994
  fromEnum INTRINSIC_XED_IFORM_PFADD_MMXq_MMXq = 2995
  fromEnum INTRINSIC_XED_IFORM_PFCMPEQ_MMXq_MEMq = 2996
  fromEnum INTRINSIC_XED_IFORM_PFCMPEQ_MMXq_MMXq = 2997
  fromEnum INTRINSIC_XED_IFORM_PFCMPGE_MMXq_MEMq = 2998
  fromEnum INTRINSIC_XED_IFORM_PFCMPGE_MMXq_MMXq = 2999
  fromEnum INTRINSIC_XED_IFORM_PFCMPGT_MMXq_MEMq = 3000
  fromEnum INTRINSIC_XED_IFORM_PFCMPGT_MMXq_MMXq = 3001
  fromEnum INTRINSIC_XED_IFORM_PFMAX_MMXq_MEMq = 3002
  fromEnum INTRINSIC_XED_IFORM_PFMAX_MMXq_MMXq = 3003
  fromEnum INTRINSIC_XED_IFORM_PFMIN_MMXq_MEMq = 3004
  fromEnum INTRINSIC_XED_IFORM_PFMIN_MMXq_MMXq = 3005
  fromEnum INTRINSIC_XED_IFORM_PFMUL_MMXq_MEMq = 3006
  fromEnum INTRINSIC_XED_IFORM_PFMUL_MMXq_MMXq = 3007
  fromEnum INTRINSIC_XED_IFORM_PFNACC_MMXq_MEMq = 3008
  fromEnum INTRINSIC_XED_IFORM_PFNACC_MMXq_MMXq = 3009
  fromEnum INTRINSIC_XED_IFORM_PFPNACC_MMXq_MEMq = 3010
  fromEnum INTRINSIC_XED_IFORM_PFPNACC_MMXq_MMXq = 3011
  fromEnum INTRINSIC_XED_IFORM_PFRCP_MMXq_MEMq = 3012
  fromEnum INTRINSIC_XED_IFORM_PFRCP_MMXq_MMXq = 3013
  fromEnum INTRINSIC_XED_IFORM_PFRCPIT1_MMXq_MEMq = 3014
  fromEnum INTRINSIC_XED_IFORM_PFRCPIT1_MMXq_MMXq = 3015
  fromEnum INTRINSIC_XED_IFORM_PFRCPIT2_MMXq_MEMq = 3016
  fromEnum INTRINSIC_XED_IFORM_PFRCPIT2_MMXq_MMXq = 3017
  fromEnum INTRINSIC_XED_IFORM_PFRSQIT1_MMXq_MEMq = 3018
  fromEnum INTRINSIC_XED_IFORM_PFRSQIT1_MMXq_MMXq = 3019
  fromEnum INTRINSIC_XED_IFORM_PFRSQRT_MMXq_MEMq = 3020
  fromEnum INTRINSIC_XED_IFORM_PFRSQRT_MMXq_MMXq = 3021
  fromEnum INTRINSIC_XED_IFORM_PFSUB_MMXq_MEMq = 3022
  fromEnum INTRINSIC_XED_IFORM_PFSUB_MMXq_MMXq = 3023
  fromEnum INTRINSIC_XED_IFORM_PFSUBR_MMXq_MEMq = 3024
  fromEnum INTRINSIC_XED_IFORM_PFSUBR_MMXq_MMXq = 3025
  fromEnum INTRINSIC_XED_IFORM_PHADDD_MMXq_MEMq = 3026
  fromEnum INTRINSIC_XED_IFORM_PHADDD_MMXq_MMXq = 3027
  fromEnum INTRINSIC_XED_IFORM_PHADDD_XMMdq_MEMdq = 3028
  fromEnum INTRINSIC_XED_IFORM_PHADDD_XMMdq_XMMdq = 3029
  fromEnum INTRINSIC_XED_IFORM_PHADDSW_MMXq_MEMq = 3030
  fromEnum INTRINSIC_XED_IFORM_PHADDSW_MMXq_MMXq = 3031
  fromEnum INTRINSIC_XED_IFORM_PHADDSW_XMMdq_MEMdq = 3032
  fromEnum INTRINSIC_XED_IFORM_PHADDSW_XMMdq_XMMdq = 3033
  fromEnum INTRINSIC_XED_IFORM_PHADDW_MMXq_MEMq = 3034
  fromEnum INTRINSIC_XED_IFORM_PHADDW_MMXq_MMXq = 3035
  fromEnum INTRINSIC_XED_IFORM_PHADDW_XMMdq_MEMdq = 3036
  fromEnum INTRINSIC_XED_IFORM_PHADDW_XMMdq_XMMdq = 3037
  fromEnum INTRINSIC_XED_IFORM_PHMINPOSUW_XMMdq_MEMdq = 3038
  fromEnum INTRINSIC_XED_IFORM_PHMINPOSUW_XMMdq_XMMdq = 3039
  fromEnum INTRINSIC_XED_IFORM_PHSUBD_MMXq_MEMq = 3040
  fromEnum INTRINSIC_XED_IFORM_PHSUBD_MMXq_MMXq = 3041
  fromEnum INTRINSIC_XED_IFORM_PHSUBD_XMMdq_MEMdq = 3042
  fromEnum INTRINSIC_XED_IFORM_PHSUBD_XMMdq_XMMdq = 3043
  fromEnum INTRINSIC_XED_IFORM_PHSUBSW_MMXq_MEMq = 3044
  fromEnum INTRINSIC_XED_IFORM_PHSUBSW_MMXq_MMXq = 3045
  fromEnum INTRINSIC_XED_IFORM_PHSUBSW_XMMdq_MEMdq = 3046
  fromEnum INTRINSIC_XED_IFORM_PHSUBSW_XMMdq_XMMdq = 3047
  fromEnum INTRINSIC_XED_IFORM_PHSUBW_MMXq_MEMq = 3048
  fromEnum INTRINSIC_XED_IFORM_PHSUBW_MMXq_MMXq = 3049
  fromEnum INTRINSIC_XED_IFORM_PHSUBW_XMMdq_MEMdq = 3050
  fromEnum INTRINSIC_XED_IFORM_PHSUBW_XMMdq_XMMdq = 3051
  fromEnum INTRINSIC_XED_IFORM_PI2FD_MMXq_MEMq = 3052
  fromEnum INTRINSIC_XED_IFORM_PI2FD_MMXq_MMXq = 3053
  fromEnum INTRINSIC_XED_IFORM_PI2FW_MMXq_MEMq = 3054
  fromEnum INTRINSIC_XED_IFORM_PI2FW_MMXq_MMXq = 3055
  fromEnum INTRINSIC_XED_IFORM_PINSRB_XMMdq_GPR32d_IMMb = 3056
  fromEnum INTRINSIC_XED_IFORM_PINSRB_XMMdq_MEMb_IMMb = 3057
  fromEnum INTRINSIC_XED_IFORM_PINSRD_XMMdq_GPR32d_IMMb = 3058
  fromEnum INTRINSIC_XED_IFORM_PINSRD_XMMdq_MEMd_IMMb = 3059
  fromEnum INTRINSIC_XED_IFORM_PINSRQ_XMMdq_GPR64q_IMMb = 3060
  fromEnum INTRINSIC_XED_IFORM_PINSRQ_XMMdq_MEMq_IMMb = 3061
  fromEnum INTRINSIC_XED_IFORM_PINSRW_MMXq_GPR32_IMMb = 3062
  fromEnum INTRINSIC_XED_IFORM_PINSRW_MMXq_MEMw_IMMb = 3063
  fromEnum INTRINSIC_XED_IFORM_PINSRW_XMMdq_GPR32_IMMb = 3064
  fromEnum INTRINSIC_XED_IFORM_PINSRW_XMMdq_MEMw_IMMb = 3065
  fromEnum INTRINSIC_XED_IFORM_PMADDUBSW_MMXq_MEMq = 3066
  fromEnum INTRINSIC_XED_IFORM_PMADDUBSW_MMXq_MMXq = 3067
  fromEnum INTRINSIC_XED_IFORM_PMADDUBSW_XMMdq_MEMdq = 3068
  fromEnum INTRINSIC_XED_IFORM_PMADDUBSW_XMMdq_XMMdq = 3069
  fromEnum INTRINSIC_XED_IFORM_PMADDWD_MMXq_MEMq = 3070
  fromEnum INTRINSIC_XED_IFORM_PMADDWD_MMXq_MMXq = 3071
  fromEnum INTRINSIC_XED_IFORM_PMADDWD_XMMdq_MEMdq = 3072
  fromEnum INTRINSIC_XED_IFORM_PMADDWD_XMMdq_XMMdq = 3073
  fromEnum INTRINSIC_XED_IFORM_PMAXSB_XMMdq_MEMdq = 3074
  fromEnum INTRINSIC_XED_IFORM_PMAXSB_XMMdq_XMMdq = 3075
  fromEnum INTRINSIC_XED_IFORM_PMAXSD_XMMdq_MEMdq = 3076
  fromEnum INTRINSIC_XED_IFORM_PMAXSD_XMMdq_XMMdq = 3077
  fromEnum INTRINSIC_XED_IFORM_PMAXSW_MMXq_MEMq = 3078
  fromEnum INTRINSIC_XED_IFORM_PMAXSW_MMXq_MMXq = 3079
  fromEnum INTRINSIC_XED_IFORM_PMAXSW_XMMdq_MEMdq = 3080
  fromEnum INTRINSIC_XED_IFORM_PMAXSW_XMMdq_XMMdq = 3081
  fromEnum INTRINSIC_XED_IFORM_PMAXUB_MMXq_MEMq = 3082
  fromEnum INTRINSIC_XED_IFORM_PMAXUB_MMXq_MMXq = 3083
  fromEnum INTRINSIC_XED_IFORM_PMAXUB_XMMdq_MEMdq = 3084
  fromEnum INTRINSIC_XED_IFORM_PMAXUB_XMMdq_XMMdq = 3085
  fromEnum INTRINSIC_XED_IFORM_PMAXUD_XMMdq_MEMdq = 3086
  fromEnum INTRINSIC_XED_IFORM_PMAXUD_XMMdq_XMMdq = 3087
  fromEnum INTRINSIC_XED_IFORM_PMAXUW_XMMdq_MEMdq = 3088
  fromEnum INTRINSIC_XED_IFORM_PMAXUW_XMMdq_XMMdq = 3089
  fromEnum INTRINSIC_XED_IFORM_PMINSB_XMMdq_MEMdq = 3090
  fromEnum INTRINSIC_XED_IFORM_PMINSB_XMMdq_XMMdq = 3091
  fromEnum INTRINSIC_XED_IFORM_PMINSD_XMMdq_MEMdq = 3092
  fromEnum INTRINSIC_XED_IFORM_PMINSD_XMMdq_XMMdq = 3093
  fromEnum INTRINSIC_XED_IFORM_PMINSW_MMXq_MEMq = 3094
  fromEnum INTRINSIC_XED_IFORM_PMINSW_MMXq_MMXq = 3095
  fromEnum INTRINSIC_XED_IFORM_PMINSW_XMMdq_MEMdq = 3096
  fromEnum INTRINSIC_XED_IFORM_PMINSW_XMMdq_XMMdq = 3097
  fromEnum INTRINSIC_XED_IFORM_PMINUB_MMXq_MEMq = 3098
  fromEnum INTRINSIC_XED_IFORM_PMINUB_MMXq_MMXq = 3099
  fromEnum INTRINSIC_XED_IFORM_PMINUB_XMMdq_MEMdq = 3100
  fromEnum INTRINSIC_XED_IFORM_PMINUB_XMMdq_XMMdq = 3101
  fromEnum INTRINSIC_XED_IFORM_PMINUD_XMMdq_MEMdq = 3102
  fromEnum INTRINSIC_XED_IFORM_PMINUD_XMMdq_XMMdq = 3103
  fromEnum INTRINSIC_XED_IFORM_PMINUW_XMMdq_MEMdq = 3104
  fromEnum INTRINSIC_XED_IFORM_PMINUW_XMMdq_XMMdq = 3105
  fromEnum INTRINSIC_XED_IFORM_PMOVMSKB_GPR32_MMXq = 3106
  fromEnum INTRINSIC_XED_IFORM_PMOVMSKB_GPR32_XMMdq = 3107
  fromEnum INTRINSIC_XED_IFORM_PMOVSXBD_XMMdq_MEMd = 3108
  fromEnum INTRINSIC_XED_IFORM_PMOVSXBD_XMMdq_XMMd = 3109
  fromEnum INTRINSIC_XED_IFORM_PMOVSXBQ_XMMdq_MEMw = 3110
  fromEnum INTRINSIC_XED_IFORM_PMOVSXBQ_XMMdq_XMMw = 3111
  fromEnum INTRINSIC_XED_IFORM_PMOVSXBW_XMMdq_MEMq = 3112
  fromEnum INTRINSIC_XED_IFORM_PMOVSXBW_XMMdq_XMMq = 3113
  fromEnum INTRINSIC_XED_IFORM_PMOVSXDQ_XMMdq_MEMq = 3114
  fromEnum INTRINSIC_XED_IFORM_PMOVSXDQ_XMMdq_XMMq = 3115
  fromEnum INTRINSIC_XED_IFORM_PMOVSXWD_XMMdq_MEMq = 3116
  fromEnum INTRINSIC_XED_IFORM_PMOVSXWD_XMMdq_XMMq = 3117
  fromEnum INTRINSIC_XED_IFORM_PMOVSXWQ_XMMdq_MEMd = 3118
  fromEnum INTRINSIC_XED_IFORM_PMOVSXWQ_XMMdq_XMMd = 3119
  fromEnum INTRINSIC_XED_IFORM_PMOVZXBD_XMMdq_MEMd = 3120
  fromEnum INTRINSIC_XED_IFORM_PMOVZXBD_XMMdq_XMMd = 3121
  fromEnum INTRINSIC_XED_IFORM_PMOVZXBQ_XMMdq_MEMw = 3122
  fromEnum INTRINSIC_XED_IFORM_PMOVZXBQ_XMMdq_XMMw = 3123
  fromEnum INTRINSIC_XED_IFORM_PMOVZXBW_XMMdq_MEMq = 3124
  fromEnum INTRINSIC_XED_IFORM_PMOVZXBW_XMMdq_XMMq = 3125
  fromEnum INTRINSIC_XED_IFORM_PMOVZXDQ_XMMdq_MEMq = 3126
  fromEnum INTRINSIC_XED_IFORM_PMOVZXDQ_XMMdq_XMMq = 3127
  fromEnum INTRINSIC_XED_IFORM_PMOVZXWD_XMMdq_MEMq = 3128
  fromEnum INTRINSIC_XED_IFORM_PMOVZXWD_XMMdq_XMMq = 3129
  fromEnum INTRINSIC_XED_IFORM_PMOVZXWQ_XMMdq_MEMd = 3130
  fromEnum INTRINSIC_XED_IFORM_PMOVZXWQ_XMMdq_XMMd = 3131
  fromEnum INTRINSIC_XED_IFORM_PMULDQ_XMMdq_MEMdq = 3132
  fromEnum INTRINSIC_XED_IFORM_PMULDQ_XMMdq_XMMdq = 3133
  fromEnum INTRINSIC_XED_IFORM_PMULHRSW_MMXq_MEMq = 3134
  fromEnum INTRINSIC_XED_IFORM_PMULHRSW_MMXq_MMXq = 3135
  fromEnum INTRINSIC_XED_IFORM_PMULHRSW_XMMdq_MEMdq = 3136
  fromEnum INTRINSIC_XED_IFORM_PMULHRSW_XMMdq_XMMdq = 3137
  fromEnum INTRINSIC_XED_IFORM_PMULHRW_MMXq_MEMq = 3138
  fromEnum INTRINSIC_XED_IFORM_PMULHRW_MMXq_MMXq = 3139
  fromEnum INTRINSIC_XED_IFORM_PMULHUW_MMXq_MEMq = 3140
  fromEnum INTRINSIC_XED_IFORM_PMULHUW_MMXq_MMXq = 3141
  fromEnum INTRINSIC_XED_IFORM_PMULHUW_XMMdq_MEMdq = 3142
  fromEnum INTRINSIC_XED_IFORM_PMULHUW_XMMdq_XMMdq = 3143
  fromEnum INTRINSIC_XED_IFORM_PMULHW_MMXq_MEMq = 3144
  fromEnum INTRINSIC_XED_IFORM_PMULHW_MMXq_MMXq = 3145
  fromEnum INTRINSIC_XED_IFORM_PMULHW_XMMdq_MEMdq = 3146
  fromEnum INTRINSIC_XED_IFORM_PMULHW_XMMdq_XMMdq = 3147
  fromEnum INTRINSIC_XED_IFORM_PMULLD_XMMdq_MEMdq = 3148
  fromEnum INTRINSIC_XED_IFORM_PMULLD_XMMdq_XMMdq = 3149
  fromEnum INTRINSIC_XED_IFORM_PMULLW_MMXq_MEMq = 3150
  fromEnum INTRINSIC_XED_IFORM_PMULLW_MMXq_MMXq = 3151
  fromEnum INTRINSIC_XED_IFORM_PMULLW_XMMdq_MEMdq = 3152
  fromEnum INTRINSIC_XED_IFORM_PMULLW_XMMdq_XMMdq = 3153
  fromEnum INTRINSIC_XED_IFORM_PMULUDQ_MMXq_MEMq = 3154
  fromEnum INTRINSIC_XED_IFORM_PMULUDQ_MMXq_MMXq = 3155
  fromEnum INTRINSIC_XED_IFORM_PMULUDQ_XMMdq_MEMdq = 3156
  fromEnum INTRINSIC_XED_IFORM_PMULUDQ_XMMdq_XMMdq = 3157
  fromEnum INTRINSIC_XED_IFORM_POP_DS = 3158
  fromEnum INTRINSIC_XED_IFORM_POP_ES = 3159
  fromEnum INTRINSIC_XED_IFORM_POP_FS = 3160
  fromEnum INTRINSIC_XED_IFORM_POP_GPRv_58 = 3161
  fromEnum INTRINSIC_XED_IFORM_POP_GPRv_8F = 3162
  fromEnum INTRINSIC_XED_IFORM_POP_GS = 3163
  fromEnum INTRINSIC_XED_IFORM_POP_MEMv = 3164
  fromEnum INTRINSIC_XED_IFORM_POP_SS = 3165
  fromEnum INTRINSIC_XED_IFORM_POP2_GPR64u64_GPR64u64_APX = 3166
  fromEnum INTRINSIC_XED_IFORM_POP2P_GPR64u64_GPR64u64_APX = 3167
  fromEnum INTRINSIC_XED_IFORM_POPA = 3168
  fromEnum INTRINSIC_XED_IFORM_POPAD = 3169
  fromEnum INTRINSIC_XED_IFORM_POPCNT_GPRv_GPRv = 3170
  fromEnum INTRINSIC_XED_IFORM_POPCNT_GPRv_GPRv_APX = 3171
  fromEnum INTRINSIC_XED_IFORM_POPCNT_GPRv_MEMv = 3172
  fromEnum INTRINSIC_XED_IFORM_POPCNT_GPRv_MEMv_APX = 3173
  fromEnum INTRINSIC_XED_IFORM_POPF = 3174
  fromEnum INTRINSIC_XED_IFORM_POPFD = 3175
  fromEnum INTRINSIC_XED_IFORM_POPFQ = 3176
  fromEnum INTRINSIC_XED_IFORM_POPP_GPR64 = 3177
  fromEnum INTRINSIC_XED_IFORM_POR_MMXq_MEMq = 3178
  fromEnum INTRINSIC_XED_IFORM_POR_MMXq_MMXq = 3179
  fromEnum INTRINSIC_XED_IFORM_POR_XMMdq_MEMdq = 3180
  fromEnum INTRINSIC_XED_IFORM_POR_XMMdq_XMMdq = 3181
  fromEnum INTRINSIC_XED_IFORM_PREFETCHIT0_MEMu8 = 3182
  fromEnum INTRINSIC_XED_IFORM_PREFETCHIT1_MEMu8 = 3183
  fromEnum INTRINSIC_XED_IFORM_PREFETCHNTA_MEMmprefetch = 3184
  fromEnum INTRINSIC_XED_IFORM_PREFETCHT0_MEMmprefetch = 3185
  fromEnum INTRINSIC_XED_IFORM_PREFETCHT1_MEMmprefetch = 3186
  fromEnum INTRINSIC_XED_IFORM_PREFETCHT2_MEMmprefetch = 3187
  fromEnum INTRINSIC_XED_IFORM_PREFETCHW_0F0Dr1 = 3188
  fromEnum INTRINSIC_XED_IFORM_PREFETCHW_0F0Dr3 = 3189
  fromEnum INTRINSIC_XED_IFORM_PREFETCHWT1_MEMu8 = 3190
  fromEnum INTRINSIC_XED_IFORM_PREFETCH_EXCLUSIVE_MEMmprefetch = 3191
  fromEnum INTRINSIC_XED_IFORM_PREFETCH_RESERVED_0F0Dr4 = 3192
  fromEnum INTRINSIC_XED_IFORM_PREFETCH_RESERVED_0F0Dr5 = 3193
  fromEnum INTRINSIC_XED_IFORM_PREFETCH_RESERVED_0F0Dr6 = 3194
  fromEnum INTRINSIC_XED_IFORM_PREFETCH_RESERVED_0F0Dr7 = 3195
  fromEnum INTRINSIC_XED_IFORM_PSADBW_MMXq_MEMq = 3196
  fromEnum INTRINSIC_XED_IFORM_PSADBW_MMXq_MMXq = 3197
  fromEnum INTRINSIC_XED_IFORM_PSADBW_XMMdq_MEMdq = 3198
  fromEnum INTRINSIC_XED_IFORM_PSADBW_XMMdq_XMMdq = 3199
  fromEnum INTRINSIC_XED_IFORM_PSHUFB_MMXq_MEMq = 3200
  fromEnum INTRINSIC_XED_IFORM_PSHUFB_MMXq_MMXq = 3201
  fromEnum INTRINSIC_XED_IFORM_PSHUFB_XMMdq_MEMdq = 3202
  fromEnum INTRINSIC_XED_IFORM_PSHUFB_XMMdq_XMMdq = 3203
  fromEnum INTRINSIC_XED_IFORM_PSHUFD_XMMdq_MEMdq_IMMb = 3204
  fromEnum INTRINSIC_XED_IFORM_PSHUFD_XMMdq_XMMdq_IMMb = 3205
  fromEnum INTRINSIC_XED_IFORM_PSHUFHW_XMMdq_MEMdq_IMMb = 3206
  fromEnum INTRINSIC_XED_IFORM_PSHUFHW_XMMdq_XMMdq_IMMb = 3207
  fromEnum INTRINSIC_XED_IFORM_PSHUFLW_XMMdq_MEMdq_IMMb = 3208
  fromEnum INTRINSIC_XED_IFORM_PSHUFLW_XMMdq_XMMdq_IMMb = 3209
  fromEnum INTRINSIC_XED_IFORM_PSHUFW_MMXq_MEMq_IMMb = 3210
  fromEnum INTRINSIC_XED_IFORM_PSHUFW_MMXq_MMXq_IMMb = 3211
  fromEnum INTRINSIC_XED_IFORM_PSIGNB_MMXq_MEMq = 3212
  fromEnum INTRINSIC_XED_IFORM_PSIGNB_MMXq_MMXq = 3213
  fromEnum INTRINSIC_XED_IFORM_PSIGNB_XMMdq_MEMdq = 3214
  fromEnum INTRINSIC_XED_IFORM_PSIGNB_XMMdq_XMMdq = 3215
  fromEnum INTRINSIC_XED_IFORM_PSIGND_MMXq_MEMq = 3216
  fromEnum INTRINSIC_XED_IFORM_PSIGND_MMXq_MMXq = 3217
  fromEnum INTRINSIC_XED_IFORM_PSIGND_XMMdq_MEMdq = 3218
  fromEnum INTRINSIC_XED_IFORM_PSIGND_XMMdq_XMMdq = 3219
  fromEnum INTRINSIC_XED_IFORM_PSIGNW_MMXq_MEMq = 3220
  fromEnum INTRINSIC_XED_IFORM_PSIGNW_MMXq_MMXq = 3221
  fromEnum INTRINSIC_XED_IFORM_PSIGNW_XMMdq_MEMdq = 3222
  fromEnum INTRINSIC_XED_IFORM_PSIGNW_XMMdq_XMMdq = 3223
  fromEnum INTRINSIC_XED_IFORM_PSLLD_MMXq_IMMb = 3224
  fromEnum INTRINSIC_XED_IFORM_PSLLD_MMXq_MEMq = 3225
  fromEnum INTRINSIC_XED_IFORM_PSLLD_MMXq_MMXq = 3226
  fromEnum INTRINSIC_XED_IFORM_PSLLD_XMMdq_IMMb = 3227
  fromEnum INTRINSIC_XED_IFORM_PSLLD_XMMdq_MEMdq = 3228
  fromEnum INTRINSIC_XED_IFORM_PSLLD_XMMdq_XMMdq = 3229
  fromEnum INTRINSIC_XED_IFORM_PSLLDQ_XMMdq_IMMb = 3230
  fromEnum INTRINSIC_XED_IFORM_PSLLQ_MMXq_IMMb = 3231
  fromEnum INTRINSIC_XED_IFORM_PSLLQ_MMXq_MEMq = 3232
  fromEnum INTRINSIC_XED_IFORM_PSLLQ_MMXq_MMXq = 3233
  fromEnum INTRINSIC_XED_IFORM_PSLLQ_XMMdq_IMMb = 3234
  fromEnum INTRINSIC_XED_IFORM_PSLLQ_XMMdq_MEMdq = 3235
  fromEnum INTRINSIC_XED_IFORM_PSLLQ_XMMdq_XMMdq = 3236
  fromEnum INTRINSIC_XED_IFORM_PSLLW_MMXq_IMMb = 3237
  fromEnum INTRINSIC_XED_IFORM_PSLLW_MMXq_MEMq = 3238
  fromEnum INTRINSIC_XED_IFORM_PSLLW_MMXq_MMXq = 3239
  fromEnum INTRINSIC_XED_IFORM_PSLLW_XMMdq_IMMb = 3240
  fromEnum INTRINSIC_XED_IFORM_PSLLW_XMMdq_MEMdq = 3241
  fromEnum INTRINSIC_XED_IFORM_PSLLW_XMMdq_XMMdq = 3242
  fromEnum INTRINSIC_XED_IFORM_PSMASH_RAX = 3243
  fromEnum INTRINSIC_XED_IFORM_PSRAD_MMXq_IMMb = 3244
  fromEnum INTRINSIC_XED_IFORM_PSRAD_MMXq_MEMq = 3245
  fromEnum INTRINSIC_XED_IFORM_PSRAD_MMXq_MMXq = 3246
  fromEnum INTRINSIC_XED_IFORM_PSRAD_XMMdq_IMMb = 3247
  fromEnum INTRINSIC_XED_IFORM_PSRAD_XMMdq_MEMdq = 3248
  fromEnum INTRINSIC_XED_IFORM_PSRAD_XMMdq_XMMdq = 3249
  fromEnum INTRINSIC_XED_IFORM_PSRAW_MMXq_IMMb = 3250
  fromEnum INTRINSIC_XED_IFORM_PSRAW_MMXq_MEMq = 3251
  fromEnum INTRINSIC_XED_IFORM_PSRAW_MMXq_MMXq = 3252
  fromEnum INTRINSIC_XED_IFORM_PSRAW_XMMdq_IMMb = 3253
  fromEnum INTRINSIC_XED_IFORM_PSRAW_XMMdq_MEMdq = 3254
  fromEnum INTRINSIC_XED_IFORM_PSRAW_XMMdq_XMMdq = 3255
  fromEnum INTRINSIC_XED_IFORM_PSRLD_MMXq_IMMb = 3256
  fromEnum INTRINSIC_XED_IFORM_PSRLD_MMXq_MEMq = 3257
  fromEnum INTRINSIC_XED_IFORM_PSRLD_MMXq_MMXq = 3258
  fromEnum INTRINSIC_XED_IFORM_PSRLD_XMMdq_IMMb = 3259
  fromEnum INTRINSIC_XED_IFORM_PSRLD_XMMdq_MEMdq = 3260
  fromEnum INTRINSIC_XED_IFORM_PSRLD_XMMdq_XMMdq = 3261
  fromEnum INTRINSIC_XED_IFORM_PSRLDQ_XMMdq_IMMb = 3262
  fromEnum INTRINSIC_XED_IFORM_PSRLQ_MMXq_IMMb = 3263
  fromEnum INTRINSIC_XED_IFORM_PSRLQ_MMXq_MEMq = 3264
  fromEnum INTRINSIC_XED_IFORM_PSRLQ_MMXq_MMXq = 3265
  fromEnum INTRINSIC_XED_IFORM_PSRLQ_XMMdq_IMMb = 3266
  fromEnum INTRINSIC_XED_IFORM_PSRLQ_XMMdq_MEMdq = 3267
  fromEnum INTRINSIC_XED_IFORM_PSRLQ_XMMdq_XMMdq = 3268
  fromEnum INTRINSIC_XED_IFORM_PSRLW_MMXq_IMMb = 3269
  fromEnum INTRINSIC_XED_IFORM_PSRLW_MMXq_MEMq = 3270
  fromEnum INTRINSIC_XED_IFORM_PSRLW_MMXq_MMXq = 3271
  fromEnum INTRINSIC_XED_IFORM_PSRLW_XMMdq_IMMb = 3272
  fromEnum INTRINSIC_XED_IFORM_PSRLW_XMMdq_MEMdq = 3273
  fromEnum INTRINSIC_XED_IFORM_PSRLW_XMMdq_XMMdq = 3274
  fromEnum INTRINSIC_XED_IFORM_PSUBB_MMXq_MEMq = 3275
  fromEnum INTRINSIC_XED_IFORM_PSUBB_MMXq_MMXq = 3276
  fromEnum INTRINSIC_XED_IFORM_PSUBB_XMMdq_MEMdq = 3277
  fromEnum INTRINSIC_XED_IFORM_PSUBB_XMMdq_XMMdq = 3278
  fromEnum INTRINSIC_XED_IFORM_PSUBD_MMXq_MEMq = 3279
  fromEnum INTRINSIC_XED_IFORM_PSUBD_MMXq_MMXq = 3280
  fromEnum INTRINSIC_XED_IFORM_PSUBD_XMMdq_MEMdq = 3281
  fromEnum INTRINSIC_XED_IFORM_PSUBD_XMMdq_XMMdq = 3282
  fromEnum INTRINSIC_XED_IFORM_PSUBQ_MMXq_MEMq = 3283
  fromEnum INTRINSIC_XED_IFORM_PSUBQ_MMXq_MMXq = 3284
  fromEnum INTRINSIC_XED_IFORM_PSUBQ_XMMdq_MEMdq = 3285
  fromEnum INTRINSIC_XED_IFORM_PSUBQ_XMMdq_XMMdq = 3286
  fromEnum INTRINSIC_XED_IFORM_PSUBSB_MMXq_MEMq = 3287
  fromEnum INTRINSIC_XED_IFORM_PSUBSB_MMXq_MMXq = 3288
  fromEnum INTRINSIC_XED_IFORM_PSUBSB_XMMdq_MEMdq = 3289
  fromEnum INTRINSIC_XED_IFORM_PSUBSB_XMMdq_XMMdq = 3290
  fromEnum INTRINSIC_XED_IFORM_PSUBSW_MMXq_MEMq = 3291
  fromEnum INTRINSIC_XED_IFORM_PSUBSW_MMXq_MMXq = 3292
  fromEnum INTRINSIC_XED_IFORM_PSUBSW_XMMdq_MEMdq = 3293
  fromEnum INTRINSIC_XED_IFORM_PSUBSW_XMMdq_XMMdq = 3294
  fromEnum INTRINSIC_XED_IFORM_PSUBUSB_MMXq_MEMq = 3295
  fromEnum INTRINSIC_XED_IFORM_PSUBUSB_MMXq_MMXq = 3296
  fromEnum INTRINSIC_XED_IFORM_PSUBUSB_XMMdq_MEMdq = 3297
  fromEnum INTRINSIC_XED_IFORM_PSUBUSB_XMMdq_XMMdq = 3298
  fromEnum INTRINSIC_XED_IFORM_PSUBUSW_MMXq_MEMq = 3299
  fromEnum INTRINSIC_XED_IFORM_PSUBUSW_MMXq_MMXq = 3300
  fromEnum INTRINSIC_XED_IFORM_PSUBUSW_XMMdq_MEMdq = 3301
  fromEnum INTRINSIC_XED_IFORM_PSUBUSW_XMMdq_XMMdq = 3302
  fromEnum INTRINSIC_XED_IFORM_PSUBW_MMXq_MEMq = 3303
  fromEnum INTRINSIC_XED_IFORM_PSUBW_MMXq_MMXq = 3304
  fromEnum INTRINSIC_XED_IFORM_PSUBW_XMMdq_MEMdq = 3305
  fromEnum INTRINSIC_XED_IFORM_PSUBW_XMMdq_XMMdq = 3306
  fromEnum INTRINSIC_XED_IFORM_PSWAPD_MMXq_MEMq = 3307
  fromEnum INTRINSIC_XED_IFORM_PSWAPD_MMXq_MMXq = 3308
  fromEnum INTRINSIC_XED_IFORM_PTEST_XMMdq_MEMdq = 3309
  fromEnum INTRINSIC_XED_IFORM_PTEST_XMMdq_XMMdq = 3310
  fromEnum INTRINSIC_XED_IFORM_PTWRITE_GPRy = 3311
  fromEnum INTRINSIC_XED_IFORM_PTWRITE_MEMy = 3312
  fromEnum INTRINSIC_XED_IFORM_PUNPCKHBW_MMXq_MEMq = 3313
  fromEnum INTRINSIC_XED_IFORM_PUNPCKHBW_MMXq_MMXd = 3314
  fromEnum INTRINSIC_XED_IFORM_PUNPCKHBW_XMMdq_MEMdq = 3315
  fromEnum INTRINSIC_XED_IFORM_PUNPCKHBW_XMMdq_XMMq = 3316
  fromEnum INTRINSIC_XED_IFORM_PUNPCKHDQ_MMXq_MEMq = 3317
  fromEnum INTRINSIC_XED_IFORM_PUNPCKHDQ_MMXq_MMXd = 3318
  fromEnum INTRINSIC_XED_IFORM_PUNPCKHDQ_XMMdq_MEMdq = 3319
  fromEnum INTRINSIC_XED_IFORM_PUNPCKHDQ_XMMdq_XMMq = 3320
  fromEnum INTRINSIC_XED_IFORM_PUNPCKHQDQ_XMMdq_MEMdq = 3321
  fromEnum INTRINSIC_XED_IFORM_PUNPCKHQDQ_XMMdq_XMMq = 3322
  fromEnum INTRINSIC_XED_IFORM_PUNPCKHWD_MMXq_MEMq = 3323
  fromEnum INTRINSIC_XED_IFORM_PUNPCKHWD_MMXq_MMXd = 3324
  fromEnum INTRINSIC_XED_IFORM_PUNPCKHWD_XMMdq_MEMdq = 3325
  fromEnum INTRINSIC_XED_IFORM_PUNPCKHWD_XMMdq_XMMq = 3326
  fromEnum INTRINSIC_XED_IFORM_PUNPCKLBW_MMXq_MEMd = 3327
  fromEnum INTRINSIC_XED_IFORM_PUNPCKLBW_MMXq_MMXd = 3328
  fromEnum INTRINSIC_XED_IFORM_PUNPCKLBW_XMMdq_MEMdq = 3329
  fromEnum INTRINSIC_XED_IFORM_PUNPCKLBW_XMMdq_XMMq = 3330
  fromEnum INTRINSIC_XED_IFORM_PUNPCKLDQ_MMXq_MEMd = 3331
  fromEnum INTRINSIC_XED_IFORM_PUNPCKLDQ_MMXq_MMXd = 3332
  fromEnum INTRINSIC_XED_IFORM_PUNPCKLDQ_XMMdq_MEMdq = 3333
  fromEnum INTRINSIC_XED_IFORM_PUNPCKLDQ_XMMdq_XMMq = 3334
  fromEnum INTRINSIC_XED_IFORM_PUNPCKLQDQ_XMMdq_MEMdq = 3335
  fromEnum INTRINSIC_XED_IFORM_PUNPCKLQDQ_XMMdq_XMMq = 3336
  fromEnum INTRINSIC_XED_IFORM_PUNPCKLWD_MMXq_MEMd = 3337
  fromEnum INTRINSIC_XED_IFORM_PUNPCKLWD_MMXq_MMXd = 3338
  fromEnum INTRINSIC_XED_IFORM_PUNPCKLWD_XMMdq_MEMdq = 3339
  fromEnum INTRINSIC_XED_IFORM_PUNPCKLWD_XMMdq_XMMq = 3340
  fromEnum INTRINSIC_XED_IFORM_PUSH_CS = 3341
  fromEnum INTRINSIC_XED_IFORM_PUSH_DS = 3342
  fromEnum INTRINSIC_XED_IFORM_PUSH_ES = 3343
  fromEnum INTRINSIC_XED_IFORM_PUSH_FS = 3344
  fromEnum INTRINSIC_XED_IFORM_PUSH_GPRv_50 = 3345
  fromEnum INTRINSIC_XED_IFORM_PUSH_GPRv_FFr6 = 3346
  fromEnum INTRINSIC_XED_IFORM_PUSH_GS = 3347
  fromEnum INTRINSIC_XED_IFORM_PUSH_IMMb = 3348
  fromEnum INTRINSIC_XED_IFORM_PUSH_IMMz = 3349
  fromEnum INTRINSIC_XED_IFORM_PUSH_MEMv = 3350
  fromEnum INTRINSIC_XED_IFORM_PUSH_SS = 3351
  fromEnum INTRINSIC_XED_IFORM_PUSH2_GPR64u64_GPR64u64_APX = 3352
  fromEnum INTRINSIC_XED_IFORM_PUSH2P_GPR64u64_GPR64u64_APX = 3353
  fromEnum INTRINSIC_XED_IFORM_PUSHA = 3354
  fromEnum INTRINSIC_XED_IFORM_PUSHAD = 3355
  fromEnum INTRINSIC_XED_IFORM_PUSHF = 3356
  fromEnum INTRINSIC_XED_IFORM_PUSHFD = 3357
  fromEnum INTRINSIC_XED_IFORM_PUSHFQ = 3358
  fromEnum INTRINSIC_XED_IFORM_PUSHP_GPR64 = 3359
  fromEnum INTRINSIC_XED_IFORM_PVALIDATE_RAX_ECX_EDX = 3360
  fromEnum INTRINSIC_XED_IFORM_PXOR_MMXq_MEMq = 3361
  fromEnum INTRINSIC_XED_IFORM_PXOR_MMXq_MMXq = 3362
  fromEnum INTRINSIC_XED_IFORM_PXOR_XMMdq_MEMdq = 3363
  fromEnum INTRINSIC_XED_IFORM_PXOR_XMMdq_XMMdq = 3364
  fromEnum INTRINSIC_XED_IFORM_RCL_GPR8_CL = 3365
  fromEnum INTRINSIC_XED_IFORM_RCL_GPR8_IMMb = 3366
  fromEnum INTRINSIC_XED_IFORM_RCL_GPR8_ONE = 3367
  fromEnum INTRINSIC_XED_IFORM_RCL_GPR8i8_CL_APX = 3368
  fromEnum INTRINSIC_XED_IFORM_RCL_GPR8i8_GPR8i8_CL_APX = 3369
  fromEnum INTRINSIC_XED_IFORM_RCL_GPR8i8_GPR8i8_IMM8_APX = 3370
  fromEnum INTRINSIC_XED_IFORM_RCL_GPR8i8_GPR8i8_ONE_APX = 3371
  fromEnum INTRINSIC_XED_IFORM_RCL_GPR8i8_IMM8_APX = 3372
  fromEnum INTRINSIC_XED_IFORM_RCL_GPR8i8_MEMi8_CL_APX = 3373
  fromEnum INTRINSIC_XED_IFORM_RCL_GPR8i8_MEMi8_IMM8_APX = 3374
  fromEnum INTRINSIC_XED_IFORM_RCL_GPR8i8_MEMi8_ONE_APX = 3375
  fromEnum INTRINSIC_XED_IFORM_RCL_GPR8i8_ONE_APX = 3376
  fromEnum INTRINSIC_XED_IFORM_RCL_GPRv_CL = 3377
  fromEnum INTRINSIC_XED_IFORM_RCL_GPRv_CL_APX = 3378
  fromEnum INTRINSIC_XED_IFORM_RCL_GPRv_GPRv_CL_APX = 3379
  fromEnum INTRINSIC_XED_IFORM_RCL_GPRv_GPRv_IMM8_APX = 3380
  fromEnum INTRINSIC_XED_IFORM_RCL_GPRv_GPRv_ONE_APX = 3381
  fromEnum INTRINSIC_XED_IFORM_RCL_GPRv_IMM8_APX = 3382
  fromEnum INTRINSIC_XED_IFORM_RCL_GPRv_IMMb = 3383
  fromEnum INTRINSIC_XED_IFORM_RCL_GPRv_MEMv_CL_APX = 3384
  fromEnum INTRINSIC_XED_IFORM_RCL_GPRv_MEMv_IMM8_APX = 3385
  fromEnum INTRINSIC_XED_IFORM_RCL_GPRv_MEMv_ONE_APX = 3386
  fromEnum INTRINSIC_XED_IFORM_RCL_GPRv_ONE = 3387
  fromEnum INTRINSIC_XED_IFORM_RCL_GPRv_ONE_APX = 3388
  fromEnum INTRINSIC_XED_IFORM_RCL_MEMb_CL = 3389
  fromEnum INTRINSIC_XED_IFORM_RCL_MEMb_IMMb = 3390
  fromEnum INTRINSIC_XED_IFORM_RCL_MEMb_ONE = 3391
  fromEnum INTRINSIC_XED_IFORM_RCL_MEMi8_CL_APX = 3392
  fromEnum INTRINSIC_XED_IFORM_RCL_MEMi8_IMM8_APX = 3393
  fromEnum INTRINSIC_XED_IFORM_RCL_MEMi8_ONE_APX = 3394
  fromEnum INTRINSIC_XED_IFORM_RCL_MEMv_CL = 3395
  fromEnum INTRINSIC_XED_IFORM_RCL_MEMv_CL_APX = 3396
  fromEnum INTRINSIC_XED_IFORM_RCL_MEMv_IMM8_APX = 3397
  fromEnum INTRINSIC_XED_IFORM_RCL_MEMv_IMMb = 3398
  fromEnum INTRINSIC_XED_IFORM_RCL_MEMv_ONE = 3399
  fromEnum INTRINSIC_XED_IFORM_RCL_MEMv_ONE_APX = 3400
  fromEnum INTRINSIC_XED_IFORM_RCPPS_XMMps_MEMps = 3401
  fromEnum INTRINSIC_XED_IFORM_RCPPS_XMMps_XMMps = 3402
  fromEnum INTRINSIC_XED_IFORM_RCPSS_XMMss_MEMss = 3403
  fromEnum INTRINSIC_XED_IFORM_RCPSS_XMMss_XMMss = 3404
  fromEnum INTRINSIC_XED_IFORM_RCR_GPR8_CL = 3405
  fromEnum INTRINSIC_XED_IFORM_RCR_GPR8_IMMb = 3406
  fromEnum INTRINSIC_XED_IFORM_RCR_GPR8_ONE = 3407
  fromEnum INTRINSIC_XED_IFORM_RCR_GPR8i8_CL_APX = 3408
  fromEnum INTRINSIC_XED_IFORM_RCR_GPR8i8_GPR8i8_CL_APX = 3409
  fromEnum INTRINSIC_XED_IFORM_RCR_GPR8i8_GPR8i8_IMM8_APX = 3410
  fromEnum INTRINSIC_XED_IFORM_RCR_GPR8i8_GPR8i8_ONE_APX = 3411
  fromEnum INTRINSIC_XED_IFORM_RCR_GPR8i8_IMM8_APX = 3412
  fromEnum INTRINSIC_XED_IFORM_RCR_GPR8i8_MEMi8_CL_APX = 3413
  fromEnum INTRINSIC_XED_IFORM_RCR_GPR8i8_MEMi8_IMM8_APX = 3414
  fromEnum INTRINSIC_XED_IFORM_RCR_GPR8i8_MEMi8_ONE_APX = 3415
  fromEnum INTRINSIC_XED_IFORM_RCR_GPR8i8_ONE_APX = 3416
  fromEnum INTRINSIC_XED_IFORM_RCR_GPRv_CL = 3417
  fromEnum INTRINSIC_XED_IFORM_RCR_GPRv_CL_APX = 3418
  fromEnum INTRINSIC_XED_IFORM_RCR_GPRv_GPRv_CL_APX = 3419
  fromEnum INTRINSIC_XED_IFORM_RCR_GPRv_GPRv_IMM8_APX = 3420
  fromEnum INTRINSIC_XED_IFORM_RCR_GPRv_GPRv_ONE_APX = 3421
  fromEnum INTRINSIC_XED_IFORM_RCR_GPRv_IMM8_APX = 3422
  fromEnum INTRINSIC_XED_IFORM_RCR_GPRv_IMMb = 3423
  fromEnum INTRINSIC_XED_IFORM_RCR_GPRv_MEMv_CL_APX = 3424
  fromEnum INTRINSIC_XED_IFORM_RCR_GPRv_MEMv_IMM8_APX = 3425
  fromEnum INTRINSIC_XED_IFORM_RCR_GPRv_MEMv_ONE_APX = 3426
  fromEnum INTRINSIC_XED_IFORM_RCR_GPRv_ONE = 3427
  fromEnum INTRINSIC_XED_IFORM_RCR_GPRv_ONE_APX = 3428
  fromEnum INTRINSIC_XED_IFORM_RCR_MEMb_CL = 3429
  fromEnum INTRINSIC_XED_IFORM_RCR_MEMb_IMMb = 3430
  fromEnum INTRINSIC_XED_IFORM_RCR_MEMb_ONE = 3431
  fromEnum INTRINSIC_XED_IFORM_RCR_MEMi8_CL_APX = 3432
  fromEnum INTRINSIC_XED_IFORM_RCR_MEMi8_IMM8_APX = 3433
  fromEnum INTRINSIC_XED_IFORM_RCR_MEMi8_ONE_APX = 3434
  fromEnum INTRINSIC_XED_IFORM_RCR_MEMv_CL = 3435
  fromEnum INTRINSIC_XED_IFORM_RCR_MEMv_CL_APX = 3436
  fromEnum INTRINSIC_XED_IFORM_RCR_MEMv_IMM8_APX = 3437
  fromEnum INTRINSIC_XED_IFORM_RCR_MEMv_IMMb = 3438
  fromEnum INTRINSIC_XED_IFORM_RCR_MEMv_ONE = 3439
  fromEnum INTRINSIC_XED_IFORM_RCR_MEMv_ONE_APX = 3440
  fromEnum INTRINSIC_XED_IFORM_RDFSBASE_GPRy = 3441
  fromEnum INTRINSIC_XED_IFORM_RDGSBASE_GPRy = 3442
  fromEnum INTRINSIC_XED_IFORM_RDMSR = 3443
  fromEnum INTRINSIC_XED_IFORM_RDMSRLIST = 3444
  fromEnum INTRINSIC_XED_IFORM_RDPID_GPR32u32 = 3445
  fromEnum INTRINSIC_XED_IFORM_RDPID_GPR64u64 = 3446
  fromEnum INTRINSIC_XED_IFORM_RDPKRU = 3447
  fromEnum INTRINSIC_XED_IFORM_RDPMC = 3448
  fromEnum INTRINSIC_XED_IFORM_RDPRU = 3449
  fromEnum INTRINSIC_XED_IFORM_RDRAND_GPRv = 3450
  fromEnum INTRINSIC_XED_IFORM_RDSEED_GPRv = 3451
  fromEnum INTRINSIC_XED_IFORM_RDSSPD_GPR32u32 = 3452
  fromEnum INTRINSIC_XED_IFORM_RDSSPQ_GPR64u64 = 3453
  fromEnum INTRINSIC_XED_IFORM_RDTSC = 3454
  fromEnum INTRINSIC_XED_IFORM_RDTSCP = 3455
  fromEnum INTRINSIC_XED_IFORM_REPE_CMPSB = 3456
  fromEnum INTRINSIC_XED_IFORM_REPE_CMPSD = 3457
  fromEnum INTRINSIC_XED_IFORM_REPE_CMPSQ = 3458
  fromEnum INTRINSIC_XED_IFORM_REPE_CMPSW = 3459
  fromEnum INTRINSIC_XED_IFORM_REPE_SCASB = 3460
  fromEnum INTRINSIC_XED_IFORM_REPE_SCASD = 3461
  fromEnum INTRINSIC_XED_IFORM_REPE_SCASQ = 3462
  fromEnum INTRINSIC_XED_IFORM_REPE_SCASW = 3463
  fromEnum INTRINSIC_XED_IFORM_REPNE_CMPSB = 3464
  fromEnum INTRINSIC_XED_IFORM_REPNE_CMPSD = 3465
  fromEnum INTRINSIC_XED_IFORM_REPNE_CMPSQ = 3466
  fromEnum INTRINSIC_XED_IFORM_REPNE_CMPSW = 3467
  fromEnum INTRINSIC_XED_IFORM_REPNE_SCASB = 3468
  fromEnum INTRINSIC_XED_IFORM_REPNE_SCASD = 3469
  fromEnum INTRINSIC_XED_IFORM_REPNE_SCASQ = 3470
  fromEnum INTRINSIC_XED_IFORM_REPNE_SCASW = 3471
  fromEnum INTRINSIC_XED_IFORM_REP_INSB = 3472
  fromEnum INTRINSIC_XED_IFORM_REP_INSD = 3473
  fromEnum INTRINSIC_XED_IFORM_REP_INSW = 3474
  fromEnum INTRINSIC_XED_IFORM_REP_LODSB = 3475
  fromEnum INTRINSIC_XED_IFORM_REP_LODSD = 3476
  fromEnum INTRINSIC_XED_IFORM_REP_LODSQ = 3477
  fromEnum INTRINSIC_XED_IFORM_REP_LODSW = 3478
  fromEnum INTRINSIC_XED_IFORM_REP_MONTMUL = 3479
  fromEnum INTRINSIC_XED_IFORM_REP_MOVSB = 3480
  fromEnum INTRINSIC_XED_IFORM_REP_MOVSD = 3481
  fromEnum INTRINSIC_XED_IFORM_REP_MOVSQ = 3482
  fromEnum INTRINSIC_XED_IFORM_REP_MOVSW = 3483
  fromEnum INTRINSIC_XED_IFORM_REP_OUTSB = 3484
  fromEnum INTRINSIC_XED_IFORM_REP_OUTSD = 3485
  fromEnum INTRINSIC_XED_IFORM_REP_OUTSW = 3486
  fromEnum INTRINSIC_XED_IFORM_REP_STOSB = 3487
  fromEnum INTRINSIC_XED_IFORM_REP_STOSD = 3488
  fromEnum INTRINSIC_XED_IFORM_REP_STOSQ = 3489
  fromEnum INTRINSIC_XED_IFORM_REP_STOSW = 3490
  fromEnum INTRINSIC_XED_IFORM_REP_XCRYPTCBC = 3491
  fromEnum INTRINSIC_XED_IFORM_REP_XCRYPTCFB = 3492
  fromEnum INTRINSIC_XED_IFORM_REP_XCRYPTCTR = 3493
  fromEnum INTRINSIC_XED_IFORM_REP_XCRYPTECB = 3494
  fromEnum INTRINSIC_XED_IFORM_REP_XCRYPTOFB = 3495
  fromEnum INTRINSIC_XED_IFORM_REP_XSHA1 = 3496
  fromEnum INTRINSIC_XED_IFORM_REP_XSHA256 = 3497
  fromEnum INTRINSIC_XED_IFORM_REP_XSTORE = 3498
  fromEnum INTRINSIC_XED_IFORM_RET_FAR = 3499
  fromEnum INTRINSIC_XED_IFORM_RET_FAR_IMMw = 3500
  fromEnum INTRINSIC_XED_IFORM_RET_NEAR = 3501
  fromEnum INTRINSIC_XED_IFORM_RET_NEAR_IMMw = 3502
  fromEnum INTRINSIC_XED_IFORM_RMPADJUST_RAX_RCX_RDX = 3503
  fromEnum INTRINSIC_XED_IFORM_RMPUPDATE_RAX_RCX = 3504
  fromEnum INTRINSIC_XED_IFORM_ROL_GPR8_CL = 3505
  fromEnum INTRINSIC_XED_IFORM_ROL_GPR8_IMMb = 3506
  fromEnum INTRINSIC_XED_IFORM_ROL_GPR8_ONE = 3507
  fromEnum INTRINSIC_XED_IFORM_ROL_GPR8i8_CL_APX = 3508
  fromEnum INTRINSIC_XED_IFORM_ROL_GPR8i8_GPR8i8_CL_APX = 3509
  fromEnum INTRINSIC_XED_IFORM_ROL_GPR8i8_GPR8i8_IMM8_APX = 3510
  fromEnum INTRINSIC_XED_IFORM_ROL_GPR8i8_GPR8i8_ONE_APX = 3511
  fromEnum INTRINSIC_XED_IFORM_ROL_GPR8i8_IMM8_APX = 3512
  fromEnum INTRINSIC_XED_IFORM_ROL_GPR8i8_MEMi8_CL_APX = 3513
  fromEnum INTRINSIC_XED_IFORM_ROL_GPR8i8_MEMi8_IMM8_APX = 3514
  fromEnum INTRINSIC_XED_IFORM_ROL_GPR8i8_MEMi8_ONE_APX = 3515
  fromEnum INTRINSIC_XED_IFORM_ROL_GPR8i8_ONE_APX = 3516
  fromEnum INTRINSIC_XED_IFORM_ROL_GPRv_CL = 3517
  fromEnum INTRINSIC_XED_IFORM_ROL_GPRv_CL_APX = 3518
  fromEnum INTRINSIC_XED_IFORM_ROL_GPRv_GPRv_CL_APX = 3519
  fromEnum INTRINSIC_XED_IFORM_ROL_GPRv_GPRv_IMM8_APX = 3520
  fromEnum INTRINSIC_XED_IFORM_ROL_GPRv_GPRv_ONE_APX = 3521
  fromEnum INTRINSIC_XED_IFORM_ROL_GPRv_IMM8_APX = 3522
  fromEnum INTRINSIC_XED_IFORM_ROL_GPRv_IMMb = 3523
  fromEnum INTRINSIC_XED_IFORM_ROL_GPRv_MEMv_CL_APX = 3524
  fromEnum INTRINSIC_XED_IFORM_ROL_GPRv_MEMv_IMM8_APX = 3525
  fromEnum INTRINSIC_XED_IFORM_ROL_GPRv_MEMv_ONE_APX = 3526
  fromEnum INTRINSIC_XED_IFORM_ROL_GPRv_ONE = 3527
  fromEnum INTRINSIC_XED_IFORM_ROL_GPRv_ONE_APX = 3528
  fromEnum INTRINSIC_XED_IFORM_ROL_MEMb_CL = 3529
  fromEnum INTRINSIC_XED_IFORM_ROL_MEMb_IMMb = 3530
  fromEnum INTRINSIC_XED_IFORM_ROL_MEMb_ONE = 3531
  fromEnum INTRINSIC_XED_IFORM_ROL_MEMi8_CL_APX = 3532
  fromEnum INTRINSIC_XED_IFORM_ROL_MEMi8_IMM8_APX = 3533
  fromEnum INTRINSIC_XED_IFORM_ROL_MEMi8_ONE_APX = 3534
  fromEnum INTRINSIC_XED_IFORM_ROL_MEMv_CL = 3535
  fromEnum INTRINSIC_XED_IFORM_ROL_MEMv_CL_APX = 3536
  fromEnum INTRINSIC_XED_IFORM_ROL_MEMv_IMM8_APX = 3537
  fromEnum INTRINSIC_XED_IFORM_ROL_MEMv_IMMb = 3538
  fromEnum INTRINSIC_XED_IFORM_ROL_MEMv_ONE = 3539
  fromEnum INTRINSIC_XED_IFORM_ROL_MEMv_ONE_APX = 3540
  fromEnum INTRINSIC_XED_IFORM_ROR_GPR8_CL = 3541
  fromEnum INTRINSIC_XED_IFORM_ROR_GPR8_IMMb = 3542
  fromEnum INTRINSIC_XED_IFORM_ROR_GPR8_ONE = 3543
  fromEnum INTRINSIC_XED_IFORM_ROR_GPR8i8_CL_APX = 3544
  fromEnum INTRINSIC_XED_IFORM_ROR_GPR8i8_GPR8i8_CL_APX = 3545
  fromEnum INTRINSIC_XED_IFORM_ROR_GPR8i8_GPR8i8_IMM8_APX = 3546
  fromEnum INTRINSIC_XED_IFORM_ROR_GPR8i8_GPR8i8_ONE_APX = 3547
  fromEnum INTRINSIC_XED_IFORM_ROR_GPR8i8_IMM8_APX = 3548
  fromEnum INTRINSIC_XED_IFORM_ROR_GPR8i8_MEMi8_CL_APX = 3549
  fromEnum INTRINSIC_XED_IFORM_ROR_GPR8i8_MEMi8_IMM8_APX = 3550
  fromEnum INTRINSIC_XED_IFORM_ROR_GPR8i8_MEMi8_ONE_APX = 3551
  fromEnum INTRINSIC_XED_IFORM_ROR_GPR8i8_ONE_APX = 3552
  fromEnum INTRINSIC_XED_IFORM_ROR_GPRv_CL = 3553
  fromEnum INTRINSIC_XED_IFORM_ROR_GPRv_CL_APX = 3554
  fromEnum INTRINSIC_XED_IFORM_ROR_GPRv_GPRv_CL_APX = 3555
  fromEnum INTRINSIC_XED_IFORM_ROR_GPRv_GPRv_IMM8_APX = 3556
  fromEnum INTRINSIC_XED_IFORM_ROR_GPRv_GPRv_ONE_APX = 3557
  fromEnum INTRINSIC_XED_IFORM_ROR_GPRv_IMM8_APX = 3558
  fromEnum INTRINSIC_XED_IFORM_ROR_GPRv_IMMb = 3559
  fromEnum INTRINSIC_XED_IFORM_ROR_GPRv_MEMv_CL_APX = 3560
  fromEnum INTRINSIC_XED_IFORM_ROR_GPRv_MEMv_IMM8_APX = 3561
  fromEnum INTRINSIC_XED_IFORM_ROR_GPRv_MEMv_ONE_APX = 3562
  fromEnum INTRINSIC_XED_IFORM_ROR_GPRv_ONE = 3563
  fromEnum INTRINSIC_XED_IFORM_ROR_GPRv_ONE_APX = 3564
  fromEnum INTRINSIC_XED_IFORM_ROR_MEMb_CL = 3565
  fromEnum INTRINSIC_XED_IFORM_ROR_MEMb_IMMb = 3566
  fromEnum INTRINSIC_XED_IFORM_ROR_MEMb_ONE = 3567
  fromEnum INTRINSIC_XED_IFORM_ROR_MEMi8_CL_APX = 3568
  fromEnum INTRINSIC_XED_IFORM_ROR_MEMi8_IMM8_APX = 3569
  fromEnum INTRINSIC_XED_IFORM_ROR_MEMi8_ONE_APX = 3570
  fromEnum INTRINSIC_XED_IFORM_ROR_MEMv_CL = 3571
  fromEnum INTRINSIC_XED_IFORM_ROR_MEMv_CL_APX = 3572
  fromEnum INTRINSIC_XED_IFORM_ROR_MEMv_IMM8_APX = 3573
  fromEnum INTRINSIC_XED_IFORM_ROR_MEMv_IMMb = 3574
  fromEnum INTRINSIC_XED_IFORM_ROR_MEMv_ONE = 3575
  fromEnum INTRINSIC_XED_IFORM_ROR_MEMv_ONE_APX = 3576
  fromEnum INTRINSIC_XED_IFORM_RORX_GPR32d_GPR32d_IMMb = 3577
  fromEnum INTRINSIC_XED_IFORM_RORX_GPR32d_MEMd_IMMb = 3578
  fromEnum INTRINSIC_XED_IFORM_RORX_GPR32i32_GPR32i32_IMM8_APX = 3579
  fromEnum INTRINSIC_XED_IFORM_RORX_GPR32i32_MEMi32_IMM8_APX = 3580
  fromEnum INTRINSIC_XED_IFORM_RORX_GPR64i64_GPR64i64_IMM8_APX = 3581
  fromEnum INTRINSIC_XED_IFORM_RORX_GPR64i64_MEMi64_IMM8_APX = 3582
  fromEnum INTRINSIC_XED_IFORM_RORX_GPR64q_GPR64q_IMMb = 3583
  fromEnum INTRINSIC_XED_IFORM_RORX_GPR64q_MEMq_IMMb = 3584
  fromEnum INTRINSIC_XED_IFORM_ROUNDPD_XMMpd_MEMpd_IMMb = 3585
  fromEnum INTRINSIC_XED_IFORM_ROUNDPD_XMMpd_XMMpd_IMMb = 3586
  fromEnum INTRINSIC_XED_IFORM_ROUNDPS_XMMps_MEMps_IMMb = 3587
  fromEnum INTRINSIC_XED_IFORM_ROUNDPS_XMMps_XMMps_IMMb = 3588
  fromEnum INTRINSIC_XED_IFORM_ROUNDSD_XMMq_MEMq_IMMb = 3589
  fromEnum INTRINSIC_XED_IFORM_ROUNDSD_XMMq_XMMq_IMMb = 3590
  fromEnum INTRINSIC_XED_IFORM_ROUNDSS_XMMd_MEMd_IMMb = 3591
  fromEnum INTRINSIC_XED_IFORM_ROUNDSS_XMMd_XMMd_IMMb = 3592
  fromEnum INTRINSIC_XED_IFORM_RSM = 3593
  fromEnum INTRINSIC_XED_IFORM_RSQRTPS_XMMps_MEMps = 3594
  fromEnum INTRINSIC_XED_IFORM_RSQRTPS_XMMps_XMMps = 3595
  fromEnum INTRINSIC_XED_IFORM_RSQRTSS_XMMss_MEMss = 3596
  fromEnum INTRINSIC_XED_IFORM_RSQRTSS_XMMss_XMMss = 3597
  fromEnum INTRINSIC_XED_IFORM_RSTORSSP_MEMu64 = 3598
  fromEnum INTRINSIC_XED_IFORM_SAHF = 3599
  fromEnum INTRINSIC_XED_IFORM_SALC = 3600
  fromEnum INTRINSIC_XED_IFORM_SAR_GPR8_CL = 3601
  fromEnum INTRINSIC_XED_IFORM_SAR_GPR8_IMMb = 3602
  fromEnum INTRINSIC_XED_IFORM_SAR_GPR8_ONE = 3603
  fromEnum INTRINSIC_XED_IFORM_SAR_GPR8i8_CL_APX = 3604
  fromEnum INTRINSIC_XED_IFORM_SAR_GPR8i8_GPR8i8_CL_APX = 3605
  fromEnum INTRINSIC_XED_IFORM_SAR_GPR8i8_GPR8i8_IMM8_APX = 3606
  fromEnum INTRINSIC_XED_IFORM_SAR_GPR8i8_GPR8i8_ONE_APX = 3607
  fromEnum INTRINSIC_XED_IFORM_SAR_GPR8i8_IMM8_APX = 3608
  fromEnum INTRINSIC_XED_IFORM_SAR_GPR8i8_MEMi8_CL_APX = 3609
  fromEnum INTRINSIC_XED_IFORM_SAR_GPR8i8_MEMi8_IMM8_APX = 3610
  fromEnum INTRINSIC_XED_IFORM_SAR_GPR8i8_MEMi8_ONE_APX = 3611
  fromEnum INTRINSIC_XED_IFORM_SAR_GPR8i8_ONE_APX = 3612
  fromEnum INTRINSIC_XED_IFORM_SAR_GPRv_CL = 3613
  fromEnum INTRINSIC_XED_IFORM_SAR_GPRv_CL_APX = 3614
  fromEnum INTRINSIC_XED_IFORM_SAR_GPRv_GPRv_CL_APX = 3615
  fromEnum INTRINSIC_XED_IFORM_SAR_GPRv_GPRv_IMM8_APX = 3616
  fromEnum INTRINSIC_XED_IFORM_SAR_GPRv_GPRv_ONE_APX = 3617
  fromEnum INTRINSIC_XED_IFORM_SAR_GPRv_IMM8_APX = 3618
  fromEnum INTRINSIC_XED_IFORM_SAR_GPRv_IMMb = 3619
  fromEnum INTRINSIC_XED_IFORM_SAR_GPRv_MEMv_CL_APX = 3620
  fromEnum INTRINSIC_XED_IFORM_SAR_GPRv_MEMv_IMM8_APX = 3621
  fromEnum INTRINSIC_XED_IFORM_SAR_GPRv_MEMv_ONE_APX = 3622
  fromEnum INTRINSIC_XED_IFORM_SAR_GPRv_ONE = 3623
  fromEnum INTRINSIC_XED_IFORM_SAR_GPRv_ONE_APX = 3624
  fromEnum INTRINSIC_XED_IFORM_SAR_MEMb_CL = 3625
  fromEnum INTRINSIC_XED_IFORM_SAR_MEMb_IMMb = 3626
  fromEnum INTRINSIC_XED_IFORM_SAR_MEMb_ONE = 3627
  fromEnum INTRINSIC_XED_IFORM_SAR_MEMi8_CL_APX = 3628
  fromEnum INTRINSIC_XED_IFORM_SAR_MEMi8_IMM8_APX = 3629
  fromEnum INTRINSIC_XED_IFORM_SAR_MEMi8_ONE_APX = 3630
  fromEnum INTRINSIC_XED_IFORM_SAR_MEMv_CL = 3631
  fromEnum INTRINSIC_XED_IFORM_SAR_MEMv_CL_APX = 3632
  fromEnum INTRINSIC_XED_IFORM_SAR_MEMv_IMM8_APX = 3633
  fromEnum INTRINSIC_XED_IFORM_SAR_MEMv_IMMb = 3634
  fromEnum INTRINSIC_XED_IFORM_SAR_MEMv_ONE = 3635
  fromEnum INTRINSIC_XED_IFORM_SAR_MEMv_ONE_APX = 3636
  fromEnum INTRINSIC_XED_IFORM_SARX_GPR32d_GPR32d_GPR32d = 3637
  fromEnum INTRINSIC_XED_IFORM_SARX_GPR32d_MEMd_GPR32d = 3638
  fromEnum INTRINSIC_XED_IFORM_SARX_GPR32i32_GPR32i32_GPR32i32_APX = 3639
  fromEnum INTRINSIC_XED_IFORM_SARX_GPR32i32_MEMi32_GPR32i32_APX = 3640
  fromEnum INTRINSIC_XED_IFORM_SARX_GPR64i64_GPR64i64_GPR64i64_APX = 3641
  fromEnum INTRINSIC_XED_IFORM_SARX_GPR64i64_MEMi64_GPR64i64_APX = 3642
  fromEnum INTRINSIC_XED_IFORM_SARX_GPR64q_GPR64q_GPR64q = 3643
  fromEnum INTRINSIC_XED_IFORM_SARX_GPR64q_MEMq_GPR64q = 3644
  fromEnum INTRINSIC_XED_IFORM_SAVEPREVSSP = 3645
  fromEnum INTRINSIC_XED_IFORM_SBB_AL_IMMb = 3646
  fromEnum INTRINSIC_XED_IFORM_SBB_GPR8_GPR8_18 = 3647
  fromEnum INTRINSIC_XED_IFORM_SBB_GPR8_GPR8_1A = 3648
  fromEnum INTRINSIC_XED_IFORM_SBB_GPR8_IMMb_80r3 = 3649
  fromEnum INTRINSIC_XED_IFORM_SBB_GPR8_IMMb_82r3 = 3650
  fromEnum INTRINSIC_XED_IFORM_SBB_GPR8_MEMb = 3651
  fromEnum INTRINSIC_XED_IFORM_SBB_GPR8i8_GPR8i8_APX = 3652
  fromEnum INTRINSIC_XED_IFORM_SBB_GPR8i8_GPR8i8_GPR8i8_APX = 3653
  fromEnum INTRINSIC_XED_IFORM_SBB_GPR8i8_GPR8i8_IMM8_APX = 3654
  fromEnum INTRINSIC_XED_IFORM_SBB_GPR8i8_GPR8i8_MEMi8_APX = 3655
  fromEnum INTRINSIC_XED_IFORM_SBB_GPR8i8_IMM8_APX = 3656
  fromEnum INTRINSIC_XED_IFORM_SBB_GPR8i8_MEMi8_APX = 3657
  fromEnum INTRINSIC_XED_IFORM_SBB_GPR8i8_MEMi8_GPR8i8_APX = 3658
  fromEnum INTRINSIC_XED_IFORM_SBB_GPR8i8_MEMi8_IMM8_APX = 3659
  fromEnum INTRINSIC_XED_IFORM_SBB_GPRv_GPRv_19 = 3660
  fromEnum INTRINSIC_XED_IFORM_SBB_GPRv_GPRv_1B = 3661
  fromEnum INTRINSIC_XED_IFORM_SBB_GPRv_GPRv_APX = 3662
  fromEnum INTRINSIC_XED_IFORM_SBB_GPRv_GPRv_GPRv_APX = 3663
  fromEnum INTRINSIC_XED_IFORM_SBB_GPRv_GPRv_IMM8_APX = 3664
  fromEnum INTRINSIC_XED_IFORM_SBB_GPRv_GPRv_IMMz_APX = 3665
  fromEnum INTRINSIC_XED_IFORM_SBB_GPRv_GPRv_MEMv_APX = 3666
  fromEnum INTRINSIC_XED_IFORM_SBB_GPRv_IMM8_APX = 3667
  fromEnum INTRINSIC_XED_IFORM_SBB_GPRv_IMMb = 3668
  fromEnum INTRINSIC_XED_IFORM_SBB_GPRv_IMMz = 3669
  fromEnum INTRINSIC_XED_IFORM_SBB_GPRv_IMMz_APX = 3670
  fromEnum INTRINSIC_XED_IFORM_SBB_GPRv_MEMv = 3671
  fromEnum INTRINSIC_XED_IFORM_SBB_GPRv_MEMv_APX = 3672
  fromEnum INTRINSIC_XED_IFORM_SBB_GPRv_MEMv_GPRv_APX = 3673
  fromEnum INTRINSIC_XED_IFORM_SBB_GPRv_MEMv_IMM8_APX = 3674
  fromEnum INTRINSIC_XED_IFORM_SBB_GPRv_MEMv_IMMz_APX = 3675
  fromEnum INTRINSIC_XED_IFORM_SBB_MEMb_GPR8 = 3676
  fromEnum INTRINSIC_XED_IFORM_SBB_MEMb_IMMb_80r3 = 3677
  fromEnum INTRINSIC_XED_IFORM_SBB_MEMb_IMMb_82r3 = 3678
  fromEnum INTRINSIC_XED_IFORM_SBB_MEMi8_GPR8i8_APX = 3679
  fromEnum INTRINSIC_XED_IFORM_SBB_MEMi8_IMM8_APX = 3680
  fromEnum INTRINSIC_XED_IFORM_SBB_MEMv_GPRv = 3681
  fromEnum INTRINSIC_XED_IFORM_SBB_MEMv_GPRv_APX = 3682
  fromEnum INTRINSIC_XED_IFORM_SBB_MEMv_IMM8_APX = 3683
  fromEnum INTRINSIC_XED_IFORM_SBB_MEMv_IMMb = 3684
  fromEnum INTRINSIC_XED_IFORM_SBB_MEMv_IMMz = 3685
  fromEnum INTRINSIC_XED_IFORM_SBB_MEMv_IMMz_APX = 3686
  fromEnum INTRINSIC_XED_IFORM_SBB_OrAX_IMMz = 3687
  fromEnum INTRINSIC_XED_IFORM_SBB_LOCK_MEMb_GPR8 = 3688
  fromEnum INTRINSIC_XED_IFORM_SBB_LOCK_MEMb_IMMb_80r3 = 3689
  fromEnum INTRINSIC_XED_IFORM_SBB_LOCK_MEMb_IMMb_82r3 = 3690
  fromEnum INTRINSIC_XED_IFORM_SBB_LOCK_MEMv_GPRv = 3691
  fromEnum INTRINSIC_XED_IFORM_SBB_LOCK_MEMv_IMMb = 3692
  fromEnum INTRINSIC_XED_IFORM_SBB_LOCK_MEMv_IMMz = 3693
  fromEnum INTRINSIC_XED_IFORM_SCASB = 3694
  fromEnum INTRINSIC_XED_IFORM_SCASD = 3695
  fromEnum INTRINSIC_XED_IFORM_SCASQ = 3696
  fromEnum INTRINSIC_XED_IFORM_SCASW = 3697
  fromEnum INTRINSIC_XED_IFORM_SEAMCALL = 3698
  fromEnum INTRINSIC_XED_IFORM_SEAMOPS = 3699
  fromEnum INTRINSIC_XED_IFORM_SEAMRET = 3700
  fromEnum INTRINSIC_XED_IFORM_SENDUIPI_GPR64u32 = 3701
  fromEnum INTRINSIC_XED_IFORM_SERIALIZE = 3702
  fromEnum INTRINSIC_XED_IFORM_SETB_GPR8 = 3703
  fromEnum INTRINSIC_XED_IFORM_SETB_GPR8i8_APX = 3704
  fromEnum INTRINSIC_XED_IFORM_SETB_MEMb = 3705
  fromEnum INTRINSIC_XED_IFORM_SETB_MEMi8_APX = 3706
  fromEnum INTRINSIC_XED_IFORM_SETBE_GPR8 = 3707
  fromEnum INTRINSIC_XED_IFORM_SETBE_GPR8i8_APX = 3708
  fromEnum INTRINSIC_XED_IFORM_SETBE_MEMb = 3709
  fromEnum INTRINSIC_XED_IFORM_SETBE_MEMi8_APX = 3710
  fromEnum INTRINSIC_XED_IFORM_SETL_GPR8 = 3711
  fromEnum INTRINSIC_XED_IFORM_SETL_GPR8i8_APX = 3712
  fromEnum INTRINSIC_XED_IFORM_SETL_MEMb = 3713
  fromEnum INTRINSIC_XED_IFORM_SETL_MEMi8_APX = 3714
  fromEnum INTRINSIC_XED_IFORM_SETLE_GPR8 = 3715
  fromEnum INTRINSIC_XED_IFORM_SETLE_GPR8i8_APX = 3716
  fromEnum INTRINSIC_XED_IFORM_SETLE_MEMb = 3717
  fromEnum INTRINSIC_XED_IFORM_SETLE_MEMi8_APX = 3718
  fromEnum INTRINSIC_XED_IFORM_SETNB_GPR8 = 3719
  fromEnum INTRINSIC_XED_IFORM_SETNB_GPR8i8_APX = 3720
  fromEnum INTRINSIC_XED_IFORM_SETNB_MEMb = 3721
  fromEnum INTRINSIC_XED_IFORM_SETNB_MEMi8_APX = 3722
  fromEnum INTRINSIC_XED_IFORM_SETNBE_GPR8 = 3723
  fromEnum INTRINSIC_XED_IFORM_SETNBE_GPR8i8_APX = 3724
  fromEnum INTRINSIC_XED_IFORM_SETNBE_MEMb = 3725
  fromEnum INTRINSIC_XED_IFORM_SETNBE_MEMi8_APX = 3726
  fromEnum INTRINSIC_XED_IFORM_SETNL_GPR8 = 3727
  fromEnum INTRINSIC_XED_IFORM_SETNL_GPR8i8_APX = 3728
  fromEnum INTRINSIC_XED_IFORM_SETNL_MEMb = 3729
  fromEnum INTRINSIC_XED_IFORM_SETNL_MEMi8_APX = 3730
  fromEnum INTRINSIC_XED_IFORM_SETNLE_GPR8 = 3731
  fromEnum INTRINSIC_XED_IFORM_SETNLE_GPR8i8_APX = 3732
  fromEnum INTRINSIC_XED_IFORM_SETNLE_MEMb = 3733
  fromEnum INTRINSIC_XED_IFORM_SETNLE_MEMi8_APX = 3734
  fromEnum INTRINSIC_XED_IFORM_SETNO_GPR8 = 3735
  fromEnum INTRINSIC_XED_IFORM_SETNO_GPR8i8_APX = 3736
  fromEnum INTRINSIC_XED_IFORM_SETNO_MEMb = 3737
  fromEnum INTRINSIC_XED_IFORM_SETNO_MEMi8_APX = 3738
  fromEnum INTRINSIC_XED_IFORM_SETNP_GPR8 = 3739
  fromEnum INTRINSIC_XED_IFORM_SETNP_GPR8i8_APX = 3740
  fromEnum INTRINSIC_XED_IFORM_SETNP_MEMb = 3741
  fromEnum INTRINSIC_XED_IFORM_SETNP_MEMi8_APX = 3742
  fromEnum INTRINSIC_XED_IFORM_SETNS_GPR8 = 3743
  fromEnum INTRINSIC_XED_IFORM_SETNS_GPR8i8_APX = 3744
  fromEnum INTRINSIC_XED_IFORM_SETNS_MEMb = 3745
  fromEnum INTRINSIC_XED_IFORM_SETNS_MEMi8_APX = 3746
  fromEnum INTRINSIC_XED_IFORM_SETNZ_GPR8 = 3747
  fromEnum INTRINSIC_XED_IFORM_SETNZ_GPR8i8_APX = 3748
  fromEnum INTRINSIC_XED_IFORM_SETNZ_MEMb = 3749
  fromEnum INTRINSIC_XED_IFORM_SETNZ_MEMi8_APX = 3750
  fromEnum INTRINSIC_XED_IFORM_SETO_GPR8 = 3751
  fromEnum INTRINSIC_XED_IFORM_SETO_GPR8i8_APX = 3752
  fromEnum INTRINSIC_XED_IFORM_SETO_MEMb = 3753
  fromEnum INTRINSIC_XED_IFORM_SETO_MEMi8_APX = 3754
  fromEnum INTRINSIC_XED_IFORM_SETP_GPR8 = 3755
  fromEnum INTRINSIC_XED_IFORM_SETP_GPR8i8_APX = 3756
  fromEnum INTRINSIC_XED_IFORM_SETP_MEMb = 3757
  fromEnum INTRINSIC_XED_IFORM_SETP_MEMi8_APX = 3758
  fromEnum INTRINSIC_XED_IFORM_SETS_GPR8 = 3759
  fromEnum INTRINSIC_XED_IFORM_SETS_GPR8i8_APX = 3760
  fromEnum INTRINSIC_XED_IFORM_SETS_MEMb = 3761
  fromEnum INTRINSIC_XED_IFORM_SETS_MEMi8_APX = 3762
  fromEnum INTRINSIC_XED_IFORM_SETSSBSY = 3763
  fromEnum INTRINSIC_XED_IFORM_SETZ_GPR8 = 3764
  fromEnum INTRINSIC_XED_IFORM_SETZ_GPR8i8_APX = 3765
  fromEnum INTRINSIC_XED_IFORM_SETZ_MEMb = 3766
  fromEnum INTRINSIC_XED_IFORM_SETZ_MEMi8_APX = 3767
  fromEnum INTRINSIC_XED_IFORM_SFENCE = 3768
  fromEnum INTRINSIC_XED_IFORM_SGDT_MEMs = 3769
  fromEnum INTRINSIC_XED_IFORM_SGDT_MEMs64 = 3770
  fromEnum INTRINSIC_XED_IFORM_SHA1MSG1_XMMi32_MEMi32_SHA = 3771
  fromEnum INTRINSIC_XED_IFORM_SHA1MSG1_XMMi32_XMMi32_SHA = 3772
  fromEnum INTRINSIC_XED_IFORM_SHA1MSG2_XMMi32_MEMi32_SHA = 3773
  fromEnum INTRINSIC_XED_IFORM_SHA1MSG2_XMMi32_XMMi32_SHA = 3774
  fromEnum INTRINSIC_XED_IFORM_SHA1NEXTE_XMMi32_MEMi32_SHA = 3775
  fromEnum INTRINSIC_XED_IFORM_SHA1NEXTE_XMMi32_XMMi32_SHA = 3776
  fromEnum INTRINSIC_XED_IFORM_SHA1RNDS4_XMMi32_MEMi32_IMM8_SHA = 3777
  fromEnum INTRINSIC_XED_IFORM_SHA1RNDS4_XMMi32_XMMi32_IMM8_SHA = 3778
  fromEnum INTRINSIC_XED_IFORM_SHA256MSG1_XMMi32_MEMi32_SHA = 3779
  fromEnum INTRINSIC_XED_IFORM_SHA256MSG1_XMMi32_XMMi32_SHA = 3780
  fromEnum INTRINSIC_XED_IFORM_SHA256MSG2_XMMi32_MEMi32_SHA = 3781
  fromEnum INTRINSIC_XED_IFORM_SHA256MSG2_XMMi32_XMMi32_SHA = 3782
  fromEnum INTRINSIC_XED_IFORM_SHA256RNDS2_XMMi32_MEMi32_SHA = 3783
  fromEnum INTRINSIC_XED_IFORM_SHA256RNDS2_XMMi32_XMMi32_SHA = 3784
  fromEnum INTRINSIC_XED_IFORM_SHL_GPR8_CL_D2r4 = 3785
  fromEnum INTRINSIC_XED_IFORM_SHL_GPR8_CL_D2r6 = 3786
  fromEnum INTRINSIC_XED_IFORM_SHL_GPR8_IMMb_C0r4 = 3787
  fromEnum INTRINSIC_XED_IFORM_SHL_GPR8_IMMb_C0r6 = 3788
  fromEnum INTRINSIC_XED_IFORM_SHL_GPR8_ONE_D0r4 = 3789
  fromEnum INTRINSIC_XED_IFORM_SHL_GPR8_ONE_D0r6 = 3790
  fromEnum INTRINSIC_XED_IFORM_SHL_GPR8i8_CL_APX = 3791
  fromEnum INTRINSIC_XED_IFORM_SHL_GPR8i8_GPR8i8_CL_APX = 3792
  fromEnum INTRINSIC_XED_IFORM_SHL_GPR8i8_GPR8i8_IMM8_APX = 3793
  fromEnum INTRINSIC_XED_IFORM_SHL_GPR8i8_GPR8i8_ONE_APX = 3794
  fromEnum INTRINSIC_XED_IFORM_SHL_GPR8i8_IMM8_APX = 3795
  fromEnum INTRINSIC_XED_IFORM_SHL_GPR8i8_MEMi8_CL_APX = 3796
  fromEnum INTRINSIC_XED_IFORM_SHL_GPR8i8_MEMi8_IMM8_APX = 3797
  fromEnum INTRINSIC_XED_IFORM_SHL_GPR8i8_MEMi8_ONE_APX = 3798
  fromEnum INTRINSIC_XED_IFORM_SHL_GPR8i8_ONE_APX = 3799
  fromEnum INTRINSIC_XED_IFORM_SHL_GPRv_CL_APX = 3800
  fromEnum INTRINSIC_XED_IFORM_SHL_GPRv_CL_D3r4 = 3801
  fromEnum INTRINSIC_XED_IFORM_SHL_GPRv_CL_D3r6 = 3802
  fromEnum INTRINSIC_XED_IFORM_SHL_GPRv_GPRv_CL_APX = 3803
  fromEnum INTRINSIC_XED_IFORM_SHL_GPRv_GPRv_IMM8_APX = 3804
  fromEnum INTRINSIC_XED_IFORM_SHL_GPRv_GPRv_ONE_APX = 3805
  fromEnum INTRINSIC_XED_IFORM_SHL_GPRv_IMM8_APX = 3806
  fromEnum INTRINSIC_XED_IFORM_SHL_GPRv_IMMb_C1r4 = 3807
  fromEnum INTRINSIC_XED_IFORM_SHL_GPRv_IMMb_C1r6 = 3808
  fromEnum INTRINSIC_XED_IFORM_SHL_GPRv_MEMv_CL_APX = 3809
  fromEnum INTRINSIC_XED_IFORM_SHL_GPRv_MEMv_IMM8_APX = 3810
  fromEnum INTRINSIC_XED_IFORM_SHL_GPRv_MEMv_ONE_APX = 3811
  fromEnum INTRINSIC_XED_IFORM_SHL_GPRv_ONE_APX = 3812
  fromEnum INTRINSIC_XED_IFORM_SHL_GPRv_ONE_D1r4 = 3813
  fromEnum INTRINSIC_XED_IFORM_SHL_GPRv_ONE_D1r6 = 3814
  fromEnum INTRINSIC_XED_IFORM_SHL_MEMb_CL_D2r4 = 3815
  fromEnum INTRINSIC_XED_IFORM_SHL_MEMb_CL_D2r6 = 3816
  fromEnum INTRINSIC_XED_IFORM_SHL_MEMb_IMMb_C0r4 = 3817
  fromEnum INTRINSIC_XED_IFORM_SHL_MEMb_IMMb_C0r6 = 3818
  fromEnum INTRINSIC_XED_IFORM_SHL_MEMb_ONE_D0r4 = 3819
  fromEnum INTRINSIC_XED_IFORM_SHL_MEMb_ONE_D0r6 = 3820
  fromEnum INTRINSIC_XED_IFORM_SHL_MEMi8_CL_APX = 3821
  fromEnum INTRINSIC_XED_IFORM_SHL_MEMi8_IMM8_APX = 3822
  fromEnum INTRINSIC_XED_IFORM_SHL_MEMi8_ONE_APX = 3823
  fromEnum INTRINSIC_XED_IFORM_SHL_MEMv_CL_APX = 3824
  fromEnum INTRINSIC_XED_IFORM_SHL_MEMv_CL_D3r4 = 3825
  fromEnum INTRINSIC_XED_IFORM_SHL_MEMv_CL_D3r6 = 3826
  fromEnum INTRINSIC_XED_IFORM_SHL_MEMv_IMM8_APX = 3827
  fromEnum INTRINSIC_XED_IFORM_SHL_MEMv_IMMb_C1r4 = 3828
  fromEnum INTRINSIC_XED_IFORM_SHL_MEMv_IMMb_C1r6 = 3829
  fromEnum INTRINSIC_XED_IFORM_SHL_MEMv_ONE_APX = 3830
  fromEnum INTRINSIC_XED_IFORM_SHL_MEMv_ONE_D1r4 = 3831
  fromEnum INTRINSIC_XED_IFORM_SHL_MEMv_ONE_D1r6 = 3832
  fromEnum INTRINSIC_XED_IFORM_SHLD_GPRv_GPRv_CL = 3833
  fromEnum INTRINSIC_XED_IFORM_SHLD_GPRv_GPRv_CL_APX = 3834
  fromEnum INTRINSIC_XED_IFORM_SHLD_GPRv_GPRv_GPRv_CL_APX = 3835
  fromEnum INTRINSIC_XED_IFORM_SHLD_GPRv_GPRv_GPRv_IMM8_APX = 3836
  fromEnum INTRINSIC_XED_IFORM_SHLD_GPRv_GPRv_IMM8_APX = 3837
  fromEnum INTRINSIC_XED_IFORM_SHLD_GPRv_GPRv_IMMb = 3838
  fromEnum INTRINSIC_XED_IFORM_SHLD_GPRv_MEMv_GPRv_CL_APX = 3839
  fromEnum INTRINSIC_XED_IFORM_SHLD_GPRv_MEMv_GPRv_IMM8_APX = 3840
  fromEnum INTRINSIC_XED_IFORM_SHLD_MEMv_GPRv_CL = 3841
  fromEnum INTRINSIC_XED_IFORM_SHLD_MEMv_GPRv_CL_APX = 3842
  fromEnum INTRINSIC_XED_IFORM_SHLD_MEMv_GPRv_IMM8_APX = 3843
  fromEnum INTRINSIC_XED_IFORM_SHLD_MEMv_GPRv_IMMb = 3844
  fromEnum INTRINSIC_XED_IFORM_SHLX_GPR32d_GPR32d_GPR32d = 3845
  fromEnum INTRINSIC_XED_IFORM_SHLX_GPR32d_MEMd_GPR32d = 3846
  fromEnum INTRINSIC_XED_IFORM_SHLX_GPR32i32_GPR32i32_GPR32i32_APX = 3847
  fromEnum INTRINSIC_XED_IFORM_SHLX_GPR32i32_MEMi32_GPR32i32_APX = 3848
  fromEnum INTRINSIC_XED_IFORM_SHLX_GPR64i64_GPR64i64_GPR64i64_APX = 3849
  fromEnum INTRINSIC_XED_IFORM_SHLX_GPR64i64_MEMi64_GPR64i64_APX = 3850
  fromEnum INTRINSIC_XED_IFORM_SHLX_GPR64q_GPR64q_GPR64q = 3851
  fromEnum INTRINSIC_XED_IFORM_SHLX_GPR64q_MEMq_GPR64q = 3852
  fromEnum INTRINSIC_XED_IFORM_SHR_GPR8_CL = 3853
  fromEnum INTRINSIC_XED_IFORM_SHR_GPR8_IMMb = 3854
  fromEnum INTRINSIC_XED_IFORM_SHR_GPR8_ONE = 3855
  fromEnum INTRINSIC_XED_IFORM_SHR_GPR8i8_CL_APX = 3856
  fromEnum INTRINSIC_XED_IFORM_SHR_GPR8i8_GPR8i8_CL_APX = 3857
  fromEnum INTRINSIC_XED_IFORM_SHR_GPR8i8_GPR8i8_IMM8_APX = 3858
  fromEnum INTRINSIC_XED_IFORM_SHR_GPR8i8_GPR8i8_ONE_APX = 3859
  fromEnum INTRINSIC_XED_IFORM_SHR_GPR8i8_IMM8_APX = 3860
  fromEnum INTRINSIC_XED_IFORM_SHR_GPR8i8_MEMi8_CL_APX = 3861
  fromEnum INTRINSIC_XED_IFORM_SHR_GPR8i8_MEMi8_IMM8_APX = 3862
  fromEnum INTRINSIC_XED_IFORM_SHR_GPR8i8_MEMi8_ONE_APX = 3863
  fromEnum INTRINSIC_XED_IFORM_SHR_GPR8i8_ONE_APX = 3864
  fromEnum INTRINSIC_XED_IFORM_SHR_GPRv_CL = 3865
  fromEnum INTRINSIC_XED_IFORM_SHR_GPRv_CL_APX = 3866
  fromEnum INTRINSIC_XED_IFORM_SHR_GPRv_GPRv_CL_APX = 3867
  fromEnum INTRINSIC_XED_IFORM_SHR_GPRv_GPRv_IMM8_APX = 3868
  fromEnum INTRINSIC_XED_IFORM_SHR_GPRv_GPRv_ONE_APX = 3869
  fromEnum INTRINSIC_XED_IFORM_SHR_GPRv_IMM8_APX = 3870
  fromEnum INTRINSIC_XED_IFORM_SHR_GPRv_IMMb = 3871
  fromEnum INTRINSIC_XED_IFORM_SHR_GPRv_MEMv_CL_APX = 3872
  fromEnum INTRINSIC_XED_IFORM_SHR_GPRv_MEMv_IMM8_APX = 3873
  fromEnum INTRINSIC_XED_IFORM_SHR_GPRv_MEMv_ONE_APX = 3874
  fromEnum INTRINSIC_XED_IFORM_SHR_GPRv_ONE = 3875
  fromEnum INTRINSIC_XED_IFORM_SHR_GPRv_ONE_APX = 3876
  fromEnum INTRINSIC_XED_IFORM_SHR_MEMb_CL = 3877
  fromEnum INTRINSIC_XED_IFORM_SHR_MEMb_IMMb = 3878
  fromEnum INTRINSIC_XED_IFORM_SHR_MEMb_ONE = 3879
  fromEnum INTRINSIC_XED_IFORM_SHR_MEMi8_CL_APX = 3880
  fromEnum INTRINSIC_XED_IFORM_SHR_MEMi8_IMM8_APX = 3881
  fromEnum INTRINSIC_XED_IFORM_SHR_MEMi8_ONE_APX = 3882
  fromEnum INTRINSIC_XED_IFORM_SHR_MEMv_CL = 3883
  fromEnum INTRINSIC_XED_IFORM_SHR_MEMv_CL_APX = 3884
  fromEnum INTRINSIC_XED_IFORM_SHR_MEMv_IMM8_APX = 3885
  fromEnum INTRINSIC_XED_IFORM_SHR_MEMv_IMMb = 3886
  fromEnum INTRINSIC_XED_IFORM_SHR_MEMv_ONE = 3887
  fromEnum INTRINSIC_XED_IFORM_SHR_MEMv_ONE_APX = 3888
  fromEnum INTRINSIC_XED_IFORM_SHRD_GPRv_GPRv_CL = 3889
  fromEnum INTRINSIC_XED_IFORM_SHRD_GPRv_GPRv_CL_APX = 3890
  fromEnum INTRINSIC_XED_IFORM_SHRD_GPRv_GPRv_GPRv_CL_APX = 3891
  fromEnum INTRINSIC_XED_IFORM_SHRD_GPRv_GPRv_GPRv_IMM8_APX = 3892
  fromEnum INTRINSIC_XED_IFORM_SHRD_GPRv_GPRv_IMM8_APX = 3893
  fromEnum INTRINSIC_XED_IFORM_SHRD_GPRv_GPRv_IMMb = 3894
  fromEnum INTRINSIC_XED_IFORM_SHRD_GPRv_MEMv_GPRv_CL_APX = 3895
  fromEnum INTRINSIC_XED_IFORM_SHRD_GPRv_MEMv_GPRv_IMM8_APX = 3896
  fromEnum INTRINSIC_XED_IFORM_SHRD_MEMv_GPRv_CL = 3897
  fromEnum INTRINSIC_XED_IFORM_SHRD_MEMv_GPRv_CL_APX = 3898
  fromEnum INTRINSIC_XED_IFORM_SHRD_MEMv_GPRv_IMM8_APX = 3899
  fromEnum INTRINSIC_XED_IFORM_SHRD_MEMv_GPRv_IMMb = 3900
  fromEnum INTRINSIC_XED_IFORM_SHRX_GPR32d_GPR32d_GPR32d = 3901
  fromEnum INTRINSIC_XED_IFORM_SHRX_GPR32d_MEMd_GPR32d = 3902
  fromEnum INTRINSIC_XED_IFORM_SHRX_GPR32i32_GPR32i32_GPR32i32_APX = 3903
  fromEnum INTRINSIC_XED_IFORM_SHRX_GPR32i32_MEMi32_GPR32i32_APX = 3904
  fromEnum INTRINSIC_XED_IFORM_SHRX_GPR64i64_GPR64i64_GPR64i64_APX = 3905
  fromEnum INTRINSIC_XED_IFORM_SHRX_GPR64i64_MEMi64_GPR64i64_APX = 3906
  fromEnum INTRINSIC_XED_IFORM_SHRX_GPR64q_GPR64q_GPR64q = 3907
  fromEnum INTRINSIC_XED_IFORM_SHRX_GPR64q_MEMq_GPR64q = 3908
  fromEnum INTRINSIC_XED_IFORM_SHUFPD_XMMpd_MEMpd_IMMb = 3909
  fromEnum INTRINSIC_XED_IFORM_SHUFPD_XMMpd_XMMpd_IMMb = 3910
  fromEnum INTRINSIC_XED_IFORM_SHUFPS_XMMps_MEMps_IMMb = 3911
  fromEnum INTRINSIC_XED_IFORM_SHUFPS_XMMps_XMMps_IMMb = 3912
  fromEnum INTRINSIC_XED_IFORM_SIDT_MEMs = 3913
  fromEnum INTRINSIC_XED_IFORM_SIDT_MEMs64 = 3914
  fromEnum INTRINSIC_XED_IFORM_SKINIT_EAX = 3915
  fromEnum INTRINSIC_XED_IFORM_SLDT_GPRv = 3916
  fromEnum INTRINSIC_XED_IFORM_SLDT_MEMw = 3917
  fromEnum INTRINSIC_XED_IFORM_SLWPCB_GPRyy = 3918
  fromEnum INTRINSIC_XED_IFORM_SMSW_GPRv = 3919
  fromEnum INTRINSIC_XED_IFORM_SMSW_MEMw = 3920
  fromEnum INTRINSIC_XED_IFORM_SQRTPD_XMMpd_MEMpd = 3921
  fromEnum INTRINSIC_XED_IFORM_SQRTPD_XMMpd_XMMpd = 3922
  fromEnum INTRINSIC_XED_IFORM_SQRTPS_XMMps_MEMps = 3923
  fromEnum INTRINSIC_XED_IFORM_SQRTPS_XMMps_XMMps = 3924
  fromEnum INTRINSIC_XED_IFORM_SQRTSD_XMMsd_MEMsd = 3925
  fromEnum INTRINSIC_XED_IFORM_SQRTSD_XMMsd_XMMsd = 3926
  fromEnum INTRINSIC_XED_IFORM_SQRTSS_XMMss_MEMss = 3927
  fromEnum INTRINSIC_XED_IFORM_SQRTSS_XMMss_XMMss = 3928
  fromEnum INTRINSIC_XED_IFORM_STAC = 3929
  fromEnum INTRINSIC_XED_IFORM_STC = 3930
  fromEnum INTRINSIC_XED_IFORM_STD = 3931
  fromEnum INTRINSIC_XED_IFORM_STGI = 3932
  fromEnum INTRINSIC_XED_IFORM_STI = 3933
  fromEnum INTRINSIC_XED_IFORM_STMXCSR_MEMd = 3934
  fromEnum INTRINSIC_XED_IFORM_STOSB = 3935
  fromEnum INTRINSIC_XED_IFORM_STOSD = 3936
  fromEnum INTRINSIC_XED_IFORM_STOSQ = 3937
  fromEnum INTRINSIC_XED_IFORM_STOSW = 3938
  fromEnum INTRINSIC_XED_IFORM_STR_GPRv = 3939
  fromEnum INTRINSIC_XED_IFORM_STR_MEMw = 3940
  fromEnum INTRINSIC_XED_IFORM_STTILECFG_MEM = 3941
  fromEnum INTRINSIC_XED_IFORM_STTILECFG_MEM_APX = 3942
  fromEnum INTRINSIC_XED_IFORM_STUI = 3943
  fromEnum INTRINSIC_XED_IFORM_SUB_AL_IMMb = 3944
  fromEnum INTRINSIC_XED_IFORM_SUB_GPR8_GPR8_28 = 3945
  fromEnum INTRINSIC_XED_IFORM_SUB_GPR8_GPR8_2A = 3946
  fromEnum INTRINSIC_XED_IFORM_SUB_GPR8_IMMb_80r5 = 3947
  fromEnum INTRINSIC_XED_IFORM_SUB_GPR8_IMMb_82r5 = 3948
  fromEnum INTRINSIC_XED_IFORM_SUB_GPR8_MEMb = 3949
  fromEnum INTRINSIC_XED_IFORM_SUB_GPR8i8_GPR8i8_APX = 3950
  fromEnum INTRINSIC_XED_IFORM_SUB_GPR8i8_GPR8i8_GPR8i8_APX = 3951
  fromEnum INTRINSIC_XED_IFORM_SUB_GPR8i8_GPR8i8_IMM8_APX = 3952
  fromEnum INTRINSIC_XED_IFORM_SUB_GPR8i8_GPR8i8_MEMi8_APX = 3953
  fromEnum INTRINSIC_XED_IFORM_SUB_GPR8i8_IMM8_APX = 3954
  fromEnum INTRINSIC_XED_IFORM_SUB_GPR8i8_MEMi8_APX = 3955
  fromEnum INTRINSIC_XED_IFORM_SUB_GPR8i8_MEMi8_GPR8i8_APX = 3956
  fromEnum INTRINSIC_XED_IFORM_SUB_GPR8i8_MEMi8_IMM8_APX = 3957
  fromEnum INTRINSIC_XED_IFORM_SUB_GPRv_GPRv_29 = 3958
  fromEnum INTRINSIC_XED_IFORM_SUB_GPRv_GPRv_2B = 3959
  fromEnum INTRINSIC_XED_IFORM_SUB_GPRv_GPRv_APX = 3960
  fromEnum INTRINSIC_XED_IFORM_SUB_GPRv_GPRv_GPRv_APX = 3961
  fromEnum INTRINSIC_XED_IFORM_SUB_GPRv_GPRv_IMM8_APX = 3962
  fromEnum INTRINSIC_XED_IFORM_SUB_GPRv_GPRv_IMMz_APX = 3963
  fromEnum INTRINSIC_XED_IFORM_SUB_GPRv_GPRv_MEMv_APX = 3964
  fromEnum INTRINSIC_XED_IFORM_SUB_GPRv_IMM8_APX = 3965
  fromEnum INTRINSIC_XED_IFORM_SUB_GPRv_IMMb = 3966
  fromEnum INTRINSIC_XED_IFORM_SUB_GPRv_IMMz = 3967
  fromEnum INTRINSIC_XED_IFORM_SUB_GPRv_IMMz_APX = 3968
  fromEnum INTRINSIC_XED_IFORM_SUB_GPRv_MEMv = 3969
  fromEnum INTRINSIC_XED_IFORM_SUB_GPRv_MEMv_APX = 3970
  fromEnum INTRINSIC_XED_IFORM_SUB_GPRv_MEMv_GPRv_APX = 3971
  fromEnum INTRINSIC_XED_IFORM_SUB_GPRv_MEMv_IMM8_APX = 3972
  fromEnum INTRINSIC_XED_IFORM_SUB_GPRv_MEMv_IMMz_APX = 3973
  fromEnum INTRINSIC_XED_IFORM_SUB_MEMb_GPR8 = 3974
  fromEnum INTRINSIC_XED_IFORM_SUB_MEMb_IMMb_80r5 = 3975
  fromEnum INTRINSIC_XED_IFORM_SUB_MEMb_IMMb_82r5 = 3976
  fromEnum INTRINSIC_XED_IFORM_SUB_MEMi8_GPR8i8_APX = 3977
  fromEnum INTRINSIC_XED_IFORM_SUB_MEMi8_IMM8_APX = 3978
  fromEnum INTRINSIC_XED_IFORM_SUB_MEMv_GPRv = 3979
  fromEnum INTRINSIC_XED_IFORM_SUB_MEMv_GPRv_APX = 3980
  fromEnum INTRINSIC_XED_IFORM_SUB_MEMv_IMM8_APX = 3981
  fromEnum INTRINSIC_XED_IFORM_SUB_MEMv_IMMb = 3982
  fromEnum INTRINSIC_XED_IFORM_SUB_MEMv_IMMz = 3983
  fromEnum INTRINSIC_XED_IFORM_SUB_MEMv_IMMz_APX = 3984
  fromEnum INTRINSIC_XED_IFORM_SUB_OrAX_IMMz = 3985
  fromEnum INTRINSIC_XED_IFORM_SUBPD_XMMpd_MEMpd = 3986
  fromEnum INTRINSIC_XED_IFORM_SUBPD_XMMpd_XMMpd = 3987
  fromEnum INTRINSIC_XED_IFORM_SUBPS_XMMps_MEMps = 3988
  fromEnum INTRINSIC_XED_IFORM_SUBPS_XMMps_XMMps = 3989
  fromEnum INTRINSIC_XED_IFORM_SUBSD_XMMsd_MEMsd = 3990
  fromEnum INTRINSIC_XED_IFORM_SUBSD_XMMsd_XMMsd = 3991
  fromEnum INTRINSIC_XED_IFORM_SUBSS_XMMss_MEMss = 3992
  fromEnum INTRINSIC_XED_IFORM_SUBSS_XMMss_XMMss = 3993
  fromEnum INTRINSIC_XED_IFORM_SUB_LOCK_MEMb_GPR8 = 3994
  fromEnum INTRINSIC_XED_IFORM_SUB_LOCK_MEMb_IMMb_80r5 = 3995
  fromEnum INTRINSIC_XED_IFORM_SUB_LOCK_MEMb_IMMb_82r5 = 3996
  fromEnum INTRINSIC_XED_IFORM_SUB_LOCK_MEMv_GPRv = 3997
  fromEnum INTRINSIC_XED_IFORM_SUB_LOCK_MEMv_IMMb = 3998
  fromEnum INTRINSIC_XED_IFORM_SUB_LOCK_MEMv_IMMz = 3999
  fromEnum INTRINSIC_XED_IFORM_SWAPGS = 4000
  fromEnum INTRINSIC_XED_IFORM_SYSCALL = 4001
  fromEnum INTRINSIC_XED_IFORM_SYSCALL_32 = 4002
  fromEnum INTRINSIC_XED_IFORM_SYSENTER = 4003
  fromEnum INTRINSIC_XED_IFORM_SYSEXIT = 4004
  fromEnum INTRINSIC_XED_IFORM_SYSRET = 4005
  fromEnum INTRINSIC_XED_IFORM_SYSRET64 = 4006
  fromEnum INTRINSIC_XED_IFORM_SYSRET_AMD = 4007
  fromEnum INTRINSIC_XED_IFORM_T1MSKC_GPR32d_GPR32d = 4008
  fromEnum INTRINSIC_XED_IFORM_T1MSKC_GPR32d_MEMd = 4009
  fromEnum INTRINSIC_XED_IFORM_T1MSKC_GPRyy_GPRyy = 4010
  fromEnum INTRINSIC_XED_IFORM_T1MSKC_GPRyy_MEMy = 4011
  fromEnum INTRINSIC_XED_IFORM_TCMMIMFP16PS_TMMf32_TMM2f16_TMM2f16 = 4012
  fromEnum INTRINSIC_XED_IFORM_TCMMRLFP16PS_TMMf32_TMM2f16_TMM2f16 = 4013
  fromEnum INTRINSIC_XED_IFORM_TDCALL = 4014
  fromEnum INTRINSIC_XED_IFORM_TDPBF16PS_TMMf32_TMM2bf16_TMM2bf16 = 4015
  fromEnum INTRINSIC_XED_IFORM_TDPBSSD_TMMi32_TMM4i8_TMM4i8 = 4016
  fromEnum INTRINSIC_XED_IFORM_TDPBSUD_TMMi32_TMM4i8_TMM4u8 = 4017
  fromEnum INTRINSIC_XED_IFORM_TDPBUSD_TMMi32_TMM4u8_TMM4i8 = 4018
  fromEnum INTRINSIC_XED_IFORM_TDPBUUD_TMMu32_TMM4u8_TMM4u8 = 4019
  fromEnum INTRINSIC_XED_IFORM_TDPFP16PS_TMMf32_TMM2f16_TMM2f16 = 4020
  fromEnum INTRINSIC_XED_IFORM_TEST_AL_IMMb = 4021
  fromEnum INTRINSIC_XED_IFORM_TEST_GPR8_GPR8 = 4022
  fromEnum INTRINSIC_XED_IFORM_TEST_GPR8_IMMb_F6r0 = 4023
  fromEnum INTRINSIC_XED_IFORM_TEST_GPR8_IMMb_F6r1 = 4024
  fromEnum INTRINSIC_XED_IFORM_TEST_GPRv_GPRv = 4025
  fromEnum INTRINSIC_XED_IFORM_TEST_GPRv_IMMz_F7r0 = 4026
  fromEnum INTRINSIC_XED_IFORM_TEST_GPRv_IMMz_F7r1 = 4027
  fromEnum INTRINSIC_XED_IFORM_TEST_MEMb_GPR8 = 4028
  fromEnum INTRINSIC_XED_IFORM_TEST_MEMb_IMMb_F6r0 = 4029
  fromEnum INTRINSIC_XED_IFORM_TEST_MEMb_IMMb_F6r1 = 4030
  fromEnum INTRINSIC_XED_IFORM_TEST_MEMv_GPRv = 4031
  fromEnum INTRINSIC_XED_IFORM_TEST_MEMv_IMMz_F7r0 = 4032
  fromEnum INTRINSIC_XED_IFORM_TEST_MEMv_IMMz_F7r1 = 4033
  fromEnum INTRINSIC_XED_IFORM_TEST_OrAX_IMMz = 4034
  fromEnum INTRINSIC_XED_IFORM_TESTUI = 4035
  fromEnum INTRINSIC_XED_IFORM_TILELOADD_TMMu32_MEMu32 = 4036
  fromEnum INTRINSIC_XED_IFORM_TILELOADD_TMMu32_MEMu32_APX = 4037
  fromEnum INTRINSIC_XED_IFORM_TILELOADDT1_TMMu32_MEMu32 = 4038
  fromEnum INTRINSIC_XED_IFORM_TILELOADDT1_TMMu32_MEMu32_APX = 4039
  fromEnum INTRINSIC_XED_IFORM_TILERELEASE = 4040
  fromEnum INTRINSIC_XED_IFORM_TILESTORED_MEMu32_TMMu32 = 4041
  fromEnum INTRINSIC_XED_IFORM_TILESTORED_MEMu32_TMMu32_APX = 4042
  fromEnum INTRINSIC_XED_IFORM_TILEZERO_TMMu32 = 4043
  fromEnum INTRINSIC_XED_IFORM_TLBSYNC = 4044
  fromEnum INTRINSIC_XED_IFORM_TPAUSE_GPR32u32 = 4045
  fromEnum INTRINSIC_XED_IFORM_TZCNT_GPRv_GPRv = 4046
  fromEnum INTRINSIC_XED_IFORM_TZCNT_GPRv_GPRv_APX = 4047
  fromEnum INTRINSIC_XED_IFORM_TZCNT_GPRv_MEMv = 4048
  fromEnum INTRINSIC_XED_IFORM_TZCNT_GPRv_MEMv_APX = 4049
  fromEnum INTRINSIC_XED_IFORM_TZMSK_GPR32d_GPR32d = 4050
  fromEnum INTRINSIC_XED_IFORM_TZMSK_GPR32d_MEMd = 4051
  fromEnum INTRINSIC_XED_IFORM_TZMSK_GPRyy_GPRyy = 4052
  fromEnum INTRINSIC_XED_IFORM_TZMSK_GPRyy_MEMy = 4053
  fromEnum INTRINSIC_XED_IFORM_UCOMISD_XMMsd_MEMsd = 4054
  fromEnum INTRINSIC_XED_IFORM_UCOMISD_XMMsd_XMMsd = 4055
  fromEnum INTRINSIC_XED_IFORM_UCOMISS_XMMss_MEMss = 4056
  fromEnum INTRINSIC_XED_IFORM_UCOMISS_XMMss_XMMss = 4057
  fromEnum INTRINSIC_XED_IFORM_UD0 = 4058
  fromEnum INTRINSIC_XED_IFORM_UD0_GPR32_GPR32 = 4059
  fromEnum INTRINSIC_XED_IFORM_UD0_GPR32_MEMd = 4060
  fromEnum INTRINSIC_XED_IFORM_UD1_GPR32_GPR32 = 4061
  fromEnum INTRINSIC_XED_IFORM_UD1_GPR32_MEMd = 4062
  fromEnum INTRINSIC_XED_IFORM_UD2 = 4063
  fromEnum INTRINSIC_XED_IFORM_UIRET = 4064
  fromEnum INTRINSIC_XED_IFORM_UMONITOR_GPRa = 4065
  fromEnum INTRINSIC_XED_IFORM_UMWAIT_GPR32 = 4066
  fromEnum INTRINSIC_XED_IFORM_UNPCKHPD_XMMpd_MEMdq = 4067
  fromEnum INTRINSIC_XED_IFORM_UNPCKHPD_XMMpd_XMMq = 4068
  fromEnum INTRINSIC_XED_IFORM_UNPCKHPS_XMMps_MEMdq = 4069
  fromEnum INTRINSIC_XED_IFORM_UNPCKHPS_XMMps_XMMdq = 4070
  fromEnum INTRINSIC_XED_IFORM_UNPCKLPD_XMMpd_MEMdq = 4071
  fromEnum INTRINSIC_XED_IFORM_UNPCKLPD_XMMpd_XMMq = 4072
  fromEnum INTRINSIC_XED_IFORM_UNPCKLPS_XMMps_MEMdq = 4073
  fromEnum INTRINSIC_XED_IFORM_UNPCKLPS_XMMps_XMMq = 4074
  fromEnum INTRINSIC_XED_IFORM_URDMSR_GPR64u64_GPR64u64 = 4075
  fromEnum INTRINSIC_XED_IFORM_URDMSR_GPR64u64_GPR64u64_APX = 4076
  fromEnum INTRINSIC_XED_IFORM_URDMSR_GPR64u64_IMM32 = 4077
  fromEnum INTRINSIC_XED_IFORM_URDMSR_GPR64u64_IMM32_APX = 4078
  fromEnum INTRINSIC_XED_IFORM_UWRMSR_GPR64u64_GPR64u64 = 4079
  fromEnum INTRINSIC_XED_IFORM_UWRMSR_GPR64u64_GPR64u64_APX = 4080
  fromEnum INTRINSIC_XED_IFORM_UWRMSR_IMM32_GPR64u64 = 4081
  fromEnum INTRINSIC_XED_IFORM_UWRMSR_IMM32_GPR64u64_APX = 4082
  fromEnum INTRINSIC_XED_IFORM_V4FMADDPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 = 4083
  fromEnum INTRINSIC_XED_IFORM_V4FMADDSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 4084
  fromEnum INTRINSIC_XED_IFORM_V4FNMADDPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 = 4085
  fromEnum INTRINSIC_XED_IFORM_V4FNMADDSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 4086
  fromEnum INTRINSIC_XED_IFORM_VADDPD_XMMdq_XMMdq_MEMdq = 4087
  fromEnum INTRINSIC_XED_IFORM_VADDPD_XMMdq_XMMdq_XMMdq = 4088
  fromEnum INTRINSIC_XED_IFORM_VADDPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 4089
  fromEnum INTRINSIC_XED_IFORM_VADDPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 4090
  fromEnum INTRINSIC_XED_IFORM_VADDPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 = 4091
  fromEnum INTRINSIC_XED_IFORM_VADDPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 = 4092
  fromEnum INTRINSIC_XED_IFORM_VADDPD_YMMqq_YMMqq_MEMqq = 4093
  fromEnum INTRINSIC_XED_IFORM_VADDPD_YMMqq_YMMqq_YMMqq = 4094
  fromEnum INTRINSIC_XED_IFORM_VADDPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 = 4095
  fromEnum INTRINSIC_XED_IFORM_VADDPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 = 4096
  fromEnum INTRINSIC_XED_IFORM_VADDPH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 = 4097
  fromEnum INTRINSIC_XED_IFORM_VADDPH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 4098
  fromEnum INTRINSIC_XED_IFORM_VADDPH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 = 4099
  fromEnum INTRINSIC_XED_IFORM_VADDPH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 = 4100
  fromEnum INTRINSIC_XED_IFORM_VADDPH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 = 4101
  fromEnum INTRINSIC_XED_IFORM_VADDPH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 = 4102
  fromEnum INTRINSIC_XED_IFORM_VADDPS_XMMdq_XMMdq_MEMdq = 4103
  fromEnum INTRINSIC_XED_IFORM_VADDPS_XMMdq_XMMdq_XMMdq = 4104
  fromEnum INTRINSIC_XED_IFORM_VADDPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 4105
  fromEnum INTRINSIC_XED_IFORM_VADDPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 4106
  fromEnum INTRINSIC_XED_IFORM_VADDPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 = 4107
  fromEnum INTRINSIC_XED_IFORM_VADDPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 = 4108
  fromEnum INTRINSIC_XED_IFORM_VADDPS_YMMqq_YMMqq_MEMqq = 4109
  fromEnum INTRINSIC_XED_IFORM_VADDPS_YMMqq_YMMqq_YMMqq = 4110
  fromEnum INTRINSIC_XED_IFORM_VADDPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 = 4111
  fromEnum INTRINSIC_XED_IFORM_VADDPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 = 4112
  fromEnum INTRINSIC_XED_IFORM_VADDSD_XMMdq_XMMdq_MEMq = 4113
  fromEnum INTRINSIC_XED_IFORM_VADDSD_XMMdq_XMMdq_XMMq = 4114
  fromEnum INTRINSIC_XED_IFORM_VADDSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 4115
  fromEnum INTRINSIC_XED_IFORM_VADDSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 4116
  fromEnum INTRINSIC_XED_IFORM_VADDSH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 = 4117
  fromEnum INTRINSIC_XED_IFORM_VADDSH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 4118
  fromEnum INTRINSIC_XED_IFORM_VADDSS_XMMdq_XMMdq_MEMd = 4119
  fromEnum INTRINSIC_XED_IFORM_VADDSS_XMMdq_XMMdq_XMMd = 4120
  fromEnum INTRINSIC_XED_IFORM_VADDSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 4121
  fromEnum INTRINSIC_XED_IFORM_VADDSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 4122
  fromEnum INTRINSIC_XED_IFORM_VADDSUBPD_XMMdq_XMMdq_MEMdq = 4123
  fromEnum INTRINSIC_XED_IFORM_VADDSUBPD_XMMdq_XMMdq_XMMdq = 4124
  fromEnum INTRINSIC_XED_IFORM_VADDSUBPD_YMMqq_YMMqq_MEMqq = 4125
  fromEnum INTRINSIC_XED_IFORM_VADDSUBPD_YMMqq_YMMqq_YMMqq = 4126
  fromEnum INTRINSIC_XED_IFORM_VADDSUBPS_XMMdq_XMMdq_MEMdq = 4127
  fromEnum INTRINSIC_XED_IFORM_VADDSUBPS_XMMdq_XMMdq_XMMdq = 4128
  fromEnum INTRINSIC_XED_IFORM_VADDSUBPS_YMMqq_YMMqq_MEMqq = 4129
  fromEnum INTRINSIC_XED_IFORM_VADDSUBPS_YMMqq_YMMqq_YMMqq = 4130
  fromEnum INTRINSIC_XED_IFORM_VAESDEC_XMMdq_XMMdq_MEMdq = 4131
  fromEnum INTRINSIC_XED_IFORM_VAESDEC_XMMdq_XMMdq_XMMdq = 4132
  fromEnum INTRINSIC_XED_IFORM_VAESDEC_XMMu128_XMMu128_MEMu128_AVX512 = 4133
  fromEnum INTRINSIC_XED_IFORM_VAESDEC_XMMu128_XMMu128_XMMu128_AVX512 = 4134
  fromEnum INTRINSIC_XED_IFORM_VAESDEC_YMMu128_YMMu128_MEMu128 = 4135
  fromEnum INTRINSIC_XED_IFORM_VAESDEC_YMMu128_YMMu128_MEMu128_AVX512 = 4136
  fromEnum INTRINSIC_XED_IFORM_VAESDEC_YMMu128_YMMu128_YMMu128 = 4137
  fromEnum INTRINSIC_XED_IFORM_VAESDEC_YMMu128_YMMu128_YMMu128_AVX512 = 4138
  fromEnum INTRINSIC_XED_IFORM_VAESDEC_ZMMu128_ZMMu128_MEMu128_AVX512 = 4139
  fromEnum INTRINSIC_XED_IFORM_VAESDEC_ZMMu128_ZMMu128_ZMMu128_AVX512 = 4140
  fromEnum INTRINSIC_XED_IFORM_VAESDECLAST_XMMdq_XMMdq_MEMdq = 4141
  fromEnum INTRINSIC_XED_IFORM_VAESDECLAST_XMMdq_XMMdq_XMMdq = 4142
  fromEnum INTRINSIC_XED_IFORM_VAESDECLAST_XMMu128_XMMu128_MEMu128_AVX512 = 4143
  fromEnum INTRINSIC_XED_IFORM_VAESDECLAST_XMMu128_XMMu128_XMMu128_AVX512 = 4144
  fromEnum INTRINSIC_XED_IFORM_VAESDECLAST_YMMu128_YMMu128_MEMu128 = 4145
  fromEnum INTRINSIC_XED_IFORM_VAESDECLAST_YMMu128_YMMu128_MEMu128_AVX512 = 4146
  fromEnum INTRINSIC_XED_IFORM_VAESDECLAST_YMMu128_YMMu128_YMMu128 = 4147
  fromEnum INTRINSIC_XED_IFORM_VAESDECLAST_YMMu128_YMMu128_YMMu128_AVX512 = 4148
  fromEnum INTRINSIC_XED_IFORM_VAESDECLAST_ZMMu128_ZMMu128_MEMu128_AVX512 = 4149
  fromEnum INTRINSIC_XED_IFORM_VAESDECLAST_ZMMu128_ZMMu128_ZMMu128_AVX512 = 4150
  fromEnum INTRINSIC_XED_IFORM_VAESENC_XMMdq_XMMdq_MEMdq = 4151
  fromEnum INTRINSIC_XED_IFORM_VAESENC_XMMdq_XMMdq_XMMdq = 4152
  fromEnum INTRINSIC_XED_IFORM_VAESENC_XMMu128_XMMu128_MEMu128_AVX512 = 4153
  fromEnum INTRINSIC_XED_IFORM_VAESENC_XMMu128_XMMu128_XMMu128_AVX512 = 4154
  fromEnum INTRINSIC_XED_IFORM_VAESENC_YMMu128_YMMu128_MEMu128 = 4155
  fromEnum INTRINSIC_XED_IFORM_VAESENC_YMMu128_YMMu128_MEMu128_AVX512 = 4156
  fromEnum INTRINSIC_XED_IFORM_VAESENC_YMMu128_YMMu128_YMMu128 = 4157
  fromEnum INTRINSIC_XED_IFORM_VAESENC_YMMu128_YMMu128_YMMu128_AVX512 = 4158
  fromEnum INTRINSIC_XED_IFORM_VAESENC_ZMMu128_ZMMu128_MEMu128_AVX512 = 4159
  fromEnum INTRINSIC_XED_IFORM_VAESENC_ZMMu128_ZMMu128_ZMMu128_AVX512 = 4160
  fromEnum INTRINSIC_XED_IFORM_VAESENCLAST_XMMdq_XMMdq_MEMdq = 4161
  fromEnum INTRINSIC_XED_IFORM_VAESENCLAST_XMMdq_XMMdq_XMMdq = 4162
  fromEnum INTRINSIC_XED_IFORM_VAESENCLAST_XMMu128_XMMu128_MEMu128_AVX512 = 4163
  fromEnum INTRINSIC_XED_IFORM_VAESENCLAST_XMMu128_XMMu128_XMMu128_AVX512 = 4164
  fromEnum INTRINSIC_XED_IFORM_VAESENCLAST_YMMu128_YMMu128_MEMu128 = 4165
  fromEnum INTRINSIC_XED_IFORM_VAESENCLAST_YMMu128_YMMu128_MEMu128_AVX512 = 4166
  fromEnum INTRINSIC_XED_IFORM_VAESENCLAST_YMMu128_YMMu128_YMMu128 = 4167
  fromEnum INTRINSIC_XED_IFORM_VAESENCLAST_YMMu128_YMMu128_YMMu128_AVX512 = 4168
  fromEnum INTRINSIC_XED_IFORM_VAESENCLAST_ZMMu128_ZMMu128_MEMu128_AVX512 = 4169
  fromEnum INTRINSIC_XED_IFORM_VAESENCLAST_ZMMu128_ZMMu128_ZMMu128_AVX512 = 4170
  fromEnum INTRINSIC_XED_IFORM_VAESIMC_XMMdq_MEMdq = 4171
  fromEnum INTRINSIC_XED_IFORM_VAESIMC_XMMdq_XMMdq = 4172
  fromEnum INTRINSIC_XED_IFORM_VAESKEYGENASSIST_XMMdq_MEMdq_IMMb = 4173
  fromEnum INTRINSIC_XED_IFORM_VAESKEYGENASSIST_XMMdq_XMMdq_IMMb = 4174
  fromEnum INTRINSIC_XED_IFORM_VALIGND_XMMu32_MASKmskw_XMMu32_MEMu32_IMM8_AVX512 = 4175
  fromEnum INTRINSIC_XED_IFORM_VALIGND_XMMu32_MASKmskw_XMMu32_XMMu32_IMM8_AVX512 = 4176
  fromEnum INTRINSIC_XED_IFORM_VALIGND_YMMu32_MASKmskw_YMMu32_MEMu32_IMM8_AVX512 = 4177
  fromEnum INTRINSIC_XED_IFORM_VALIGND_YMMu32_MASKmskw_YMMu32_YMMu32_IMM8_AVX512 = 4178
  fromEnum INTRINSIC_XED_IFORM_VALIGND_ZMMu32_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512 = 4179
  fromEnum INTRINSIC_XED_IFORM_VALIGND_ZMMu32_MASKmskw_ZMMu32_ZMMu32_IMM8_AVX512 = 4180
  fromEnum INTRINSIC_XED_IFORM_VALIGNQ_XMMu64_MASKmskw_XMMu64_MEMu64_IMM8_AVX512 = 4181
  fromEnum INTRINSIC_XED_IFORM_VALIGNQ_XMMu64_MASKmskw_XMMu64_XMMu64_IMM8_AVX512 = 4182
  fromEnum INTRINSIC_XED_IFORM_VALIGNQ_YMMu64_MASKmskw_YMMu64_MEMu64_IMM8_AVX512 = 4183
  fromEnum INTRINSIC_XED_IFORM_VALIGNQ_YMMu64_MASKmskw_YMMu64_YMMu64_IMM8_AVX512 = 4184
  fromEnum INTRINSIC_XED_IFORM_VALIGNQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512 = 4185
  fromEnum INTRINSIC_XED_IFORM_VALIGNQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_IMM8_AVX512 = 4186
  fromEnum INTRINSIC_XED_IFORM_VANDNPD_XMMdq_XMMdq_MEMdq = 4187
  fromEnum INTRINSIC_XED_IFORM_VANDNPD_XMMdq_XMMdq_XMMdq = 4188
  fromEnum INTRINSIC_XED_IFORM_VANDNPD_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 = 4189
  fromEnum INTRINSIC_XED_IFORM_VANDNPD_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 = 4190
  fromEnum INTRINSIC_XED_IFORM_VANDNPD_YMMqq_YMMqq_MEMqq = 4191
  fromEnum INTRINSIC_XED_IFORM_VANDNPD_YMMqq_YMMqq_YMMqq = 4192
  fromEnum INTRINSIC_XED_IFORM_VANDNPD_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 = 4193
  fromEnum INTRINSIC_XED_IFORM_VANDNPD_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 = 4194
  fromEnum INTRINSIC_XED_IFORM_VANDNPD_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 = 4195
  fromEnum INTRINSIC_XED_IFORM_VANDNPD_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 = 4196
  fromEnum INTRINSIC_XED_IFORM_VANDNPS_XMMdq_XMMdq_MEMdq = 4197
  fromEnum INTRINSIC_XED_IFORM_VANDNPS_XMMdq_XMMdq_XMMdq = 4198
  fromEnum INTRINSIC_XED_IFORM_VANDNPS_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 = 4199
  fromEnum INTRINSIC_XED_IFORM_VANDNPS_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 = 4200
  fromEnum INTRINSIC_XED_IFORM_VANDNPS_YMMqq_YMMqq_MEMqq = 4201
  fromEnum INTRINSIC_XED_IFORM_VANDNPS_YMMqq_YMMqq_YMMqq = 4202
  fromEnum INTRINSIC_XED_IFORM_VANDNPS_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 = 4203
  fromEnum INTRINSIC_XED_IFORM_VANDNPS_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 = 4204
  fromEnum INTRINSIC_XED_IFORM_VANDNPS_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 = 4205
  fromEnum INTRINSIC_XED_IFORM_VANDNPS_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 = 4206
  fromEnum INTRINSIC_XED_IFORM_VANDPD_XMMdq_XMMdq_MEMdq = 4207
  fromEnum INTRINSIC_XED_IFORM_VANDPD_XMMdq_XMMdq_XMMdq = 4208
  fromEnum INTRINSIC_XED_IFORM_VANDPD_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 = 4209
  fromEnum INTRINSIC_XED_IFORM_VANDPD_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 = 4210
  fromEnum INTRINSIC_XED_IFORM_VANDPD_YMMqq_YMMqq_MEMqq = 4211
  fromEnum INTRINSIC_XED_IFORM_VANDPD_YMMqq_YMMqq_YMMqq = 4212
  fromEnum INTRINSIC_XED_IFORM_VANDPD_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 = 4213
  fromEnum INTRINSIC_XED_IFORM_VANDPD_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 = 4214
  fromEnum INTRINSIC_XED_IFORM_VANDPD_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 = 4215
  fromEnum INTRINSIC_XED_IFORM_VANDPD_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 = 4216
  fromEnum INTRINSIC_XED_IFORM_VANDPS_XMMdq_XMMdq_MEMdq = 4217
  fromEnum INTRINSIC_XED_IFORM_VANDPS_XMMdq_XMMdq_XMMdq = 4218
  fromEnum INTRINSIC_XED_IFORM_VANDPS_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 = 4219
  fromEnum INTRINSIC_XED_IFORM_VANDPS_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 = 4220
  fromEnum INTRINSIC_XED_IFORM_VANDPS_YMMqq_YMMqq_MEMqq = 4221
  fromEnum INTRINSIC_XED_IFORM_VANDPS_YMMqq_YMMqq_YMMqq = 4222
  fromEnum INTRINSIC_XED_IFORM_VANDPS_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 = 4223
  fromEnum INTRINSIC_XED_IFORM_VANDPS_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 = 4224
  fromEnum INTRINSIC_XED_IFORM_VANDPS_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 = 4225
  fromEnum INTRINSIC_XED_IFORM_VANDPS_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 = 4226
  fromEnum INTRINSIC_XED_IFORM_VBCSTNEBF162PS_XMMf32_MEMbf16 = 4227
  fromEnum INTRINSIC_XED_IFORM_VBCSTNEBF162PS_YMMf32_MEMbf16 = 4228
  fromEnum INTRINSIC_XED_IFORM_VBCSTNESH2PS_XMMf32_MEMf16 = 4229
  fromEnum INTRINSIC_XED_IFORM_VBCSTNESH2PS_YMMf32_MEMf16 = 4230
  fromEnum INTRINSIC_XED_IFORM_VBLENDMPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 4231
  fromEnum INTRINSIC_XED_IFORM_VBLENDMPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 4232
  fromEnum INTRINSIC_XED_IFORM_VBLENDMPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 = 4233
  fromEnum INTRINSIC_XED_IFORM_VBLENDMPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 = 4234
  fromEnum INTRINSIC_XED_IFORM_VBLENDMPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 = 4235
  fromEnum INTRINSIC_XED_IFORM_VBLENDMPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 = 4236
  fromEnum INTRINSIC_XED_IFORM_VBLENDMPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 4237
  fromEnum INTRINSIC_XED_IFORM_VBLENDMPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 4238
  fromEnum INTRINSIC_XED_IFORM_VBLENDMPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 = 4239
  fromEnum INTRINSIC_XED_IFORM_VBLENDMPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 = 4240
  fromEnum INTRINSIC_XED_IFORM_VBLENDMPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 = 4241
  fromEnum INTRINSIC_XED_IFORM_VBLENDMPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 = 4242
  fromEnum INTRINSIC_XED_IFORM_VBLENDPD_XMMdq_XMMdq_MEMdq_IMMb = 4243
  fromEnum INTRINSIC_XED_IFORM_VBLENDPD_XMMdq_XMMdq_XMMdq_IMMb = 4244
  fromEnum INTRINSIC_XED_IFORM_VBLENDPD_YMMqq_YMMqq_MEMqq_IMMb = 4245
  fromEnum INTRINSIC_XED_IFORM_VBLENDPD_YMMqq_YMMqq_YMMqq_IMMb = 4246
  fromEnum INTRINSIC_XED_IFORM_VBLENDPS_XMMdq_XMMdq_MEMdq_IMMb = 4247
  fromEnum INTRINSIC_XED_IFORM_VBLENDPS_XMMdq_XMMdq_XMMdq_IMMb = 4248
  fromEnum INTRINSIC_XED_IFORM_VBLENDPS_YMMqq_YMMqq_MEMqq_IMMb = 4249
  fromEnum INTRINSIC_XED_IFORM_VBLENDPS_YMMqq_YMMqq_YMMqq_IMMb = 4250
  fromEnum INTRINSIC_XED_IFORM_VBLENDVPD_XMMdq_XMMdq_MEMdq_XMMdq = 4251
  fromEnum INTRINSIC_XED_IFORM_VBLENDVPD_XMMdq_XMMdq_XMMdq_XMMdq = 4252
  fromEnum INTRINSIC_XED_IFORM_VBLENDVPD_YMMqq_YMMqq_MEMqq_YMMqq = 4253
  fromEnum INTRINSIC_XED_IFORM_VBLENDVPD_YMMqq_YMMqq_YMMqq_YMMqq = 4254
  fromEnum INTRINSIC_XED_IFORM_VBLENDVPS_XMMdq_XMMdq_MEMdq_XMMdq = 4255
  fromEnum INTRINSIC_XED_IFORM_VBLENDVPS_XMMdq_XMMdq_XMMdq_XMMdq = 4256
  fromEnum INTRINSIC_XED_IFORM_VBLENDVPS_YMMqq_YMMqq_MEMqq_YMMqq = 4257
  fromEnum INTRINSIC_XED_IFORM_VBLENDVPS_YMMqq_YMMqq_YMMqq_YMMqq = 4258
  fromEnum INTRINSIC_XED_IFORM_VBROADCASTF128_YMMqq_MEMdq = 4259
  fromEnum INTRINSIC_XED_IFORM_VBROADCASTF32X2_YMMf32_MASKmskw_MEMf32_AVX512 = 4260
  fromEnum INTRINSIC_XED_IFORM_VBROADCASTF32X2_YMMf32_MASKmskw_XMMf32_AVX512 = 4261
  fromEnum INTRINSIC_XED_IFORM_VBROADCASTF32X2_ZMMf32_MASKmskw_MEMf32_AVX512 = 4262
  fromEnum INTRINSIC_XED_IFORM_VBROADCASTF32X2_ZMMf32_MASKmskw_XMMf32_AVX512 = 4263
  fromEnum INTRINSIC_XED_IFORM_VBROADCASTF32X4_YMMf32_MASKmskw_MEMf32_AVX512 = 4264
  fromEnum INTRINSIC_XED_IFORM_VBROADCASTF32X4_ZMMf32_MASKmskw_MEMf32_AVX512 = 4265
  fromEnum INTRINSIC_XED_IFORM_VBROADCASTF32X8_ZMMf32_MASKmskw_MEMf32_AVX512 = 4266
  fromEnum INTRINSIC_XED_IFORM_VBROADCASTF64X2_YMMf64_MASKmskw_MEMf64_AVX512 = 4267
  fromEnum INTRINSIC_XED_IFORM_VBROADCASTF64X2_ZMMf64_MASKmskw_MEMf64_AVX512 = 4268
  fromEnum INTRINSIC_XED_IFORM_VBROADCASTF64X4_ZMMf64_MASKmskw_MEMf64_AVX512 = 4269
  fromEnum INTRINSIC_XED_IFORM_VBROADCASTI128_YMMqq_MEMdq = 4270
  fromEnum INTRINSIC_XED_IFORM_VBROADCASTI32X2_XMMu32_MASKmskw_MEMu32_AVX512 = 4271
  fromEnum INTRINSIC_XED_IFORM_VBROADCASTI32X2_XMMu32_MASKmskw_XMMu32_AVX512 = 4272
  fromEnum INTRINSIC_XED_IFORM_VBROADCASTI32X2_YMMu32_MASKmskw_MEMu32_AVX512 = 4273
  fromEnum INTRINSIC_XED_IFORM_VBROADCASTI32X2_YMMu32_MASKmskw_XMMu32_AVX512 = 4274
  fromEnum INTRINSIC_XED_IFORM_VBROADCASTI32X2_ZMMu32_MASKmskw_MEMu32_AVX512 = 4275
  fromEnum INTRINSIC_XED_IFORM_VBROADCASTI32X2_ZMMu32_MASKmskw_XMMu32_AVX512 = 4276
  fromEnum INTRINSIC_XED_IFORM_VBROADCASTI32X4_YMMu32_MASKmskw_MEMu32_AVX512 = 4277
  fromEnum INTRINSIC_XED_IFORM_VBROADCASTI32X4_ZMMu32_MASKmskw_MEMu32_AVX512 = 4278
  fromEnum INTRINSIC_XED_IFORM_VBROADCASTI32X8_ZMMu32_MASKmskw_MEMu32_AVX512 = 4279
  fromEnum INTRINSIC_XED_IFORM_VBROADCASTI64X2_YMMu64_MASKmskw_MEMu64_AVX512 = 4280
  fromEnum INTRINSIC_XED_IFORM_VBROADCASTI64X2_ZMMu64_MASKmskw_MEMu64_AVX512 = 4281
  fromEnum INTRINSIC_XED_IFORM_VBROADCASTI64X4_ZMMu64_MASKmskw_MEMu64_AVX512 = 4282
  fromEnum INTRINSIC_XED_IFORM_VBROADCASTSD_YMMf64_MASKmskw_MEMf64_AVX512 = 4283
  fromEnum INTRINSIC_XED_IFORM_VBROADCASTSD_YMMf64_MASKmskw_XMMf64_AVX512 = 4284
  fromEnum INTRINSIC_XED_IFORM_VBROADCASTSD_YMMqq_MEMq = 4285
  fromEnum INTRINSIC_XED_IFORM_VBROADCASTSD_YMMqq_XMMdq = 4286
  fromEnum INTRINSIC_XED_IFORM_VBROADCASTSD_ZMMf64_MASKmskw_MEMf64_AVX512 = 4287
  fromEnum INTRINSIC_XED_IFORM_VBROADCASTSD_ZMMf64_MASKmskw_XMMf64_AVX512 = 4288
  fromEnum INTRINSIC_XED_IFORM_VBROADCASTSS_XMMdq_MEMd = 4289
  fromEnum INTRINSIC_XED_IFORM_VBROADCASTSS_XMMdq_XMMdq = 4290
  fromEnum INTRINSIC_XED_IFORM_VBROADCASTSS_XMMf32_MASKmskw_MEMf32_AVX512 = 4291
  fromEnum INTRINSIC_XED_IFORM_VBROADCASTSS_XMMf32_MASKmskw_XMMf32_AVX512 = 4292
  fromEnum INTRINSIC_XED_IFORM_VBROADCASTSS_YMMf32_MASKmskw_MEMf32_AVX512 = 4293
  fromEnum INTRINSIC_XED_IFORM_VBROADCASTSS_YMMf32_MASKmskw_XMMf32_AVX512 = 4294
  fromEnum INTRINSIC_XED_IFORM_VBROADCASTSS_YMMqq_MEMd = 4295
  fromEnum INTRINSIC_XED_IFORM_VBROADCASTSS_YMMqq_XMMdq = 4296
  fromEnum INTRINSIC_XED_IFORM_VBROADCASTSS_ZMMf32_MASKmskw_MEMf32_AVX512 = 4297
  fromEnum INTRINSIC_XED_IFORM_VBROADCASTSS_ZMMf32_MASKmskw_XMMf32_AVX512 = 4298
  fromEnum INTRINSIC_XED_IFORM_VCMPPD_MASKmskw_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 = 4299
  fromEnum INTRINSIC_XED_IFORM_VCMPPD_MASKmskw_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 = 4300
  fromEnum INTRINSIC_XED_IFORM_VCMPPD_MASKmskw_MASKmskw_YMMf64_MEMf64_IMM8_AVX512 = 4301
  fromEnum INTRINSIC_XED_IFORM_VCMPPD_MASKmskw_MASKmskw_YMMf64_YMMf64_IMM8_AVX512 = 4302
  fromEnum INTRINSIC_XED_IFORM_VCMPPD_MASKmskw_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512 = 4303
  fromEnum INTRINSIC_XED_IFORM_VCMPPD_MASKmskw_MASKmskw_ZMMf64_ZMMf64_IMM8_AVX512 = 4304
  fromEnum INTRINSIC_XED_IFORM_VCMPPD_XMMdq_XMMdq_MEMdq_IMMb = 4305
  fromEnum INTRINSIC_XED_IFORM_VCMPPD_XMMdq_XMMdq_XMMdq_IMMb = 4306
  fromEnum INTRINSIC_XED_IFORM_VCMPPD_YMMqq_YMMqq_MEMqq_IMMb = 4307
  fromEnum INTRINSIC_XED_IFORM_VCMPPD_YMMqq_YMMqq_YMMqq_IMMb = 4308
  fromEnum INTRINSIC_XED_IFORM_VCMPPH_MASKmskw_MASKmskw_XMMf16_MEMf16_IMM8_AVX512 = 4309
  fromEnum INTRINSIC_XED_IFORM_VCMPPH_MASKmskw_MASKmskw_XMMf16_XMMf16_IMM8_AVX512 = 4310
  fromEnum INTRINSIC_XED_IFORM_VCMPPH_MASKmskw_MASKmskw_YMMf16_MEMf16_IMM8_AVX512 = 4311
  fromEnum INTRINSIC_XED_IFORM_VCMPPH_MASKmskw_MASKmskw_YMMf16_YMMf16_IMM8_AVX512 = 4312
  fromEnum INTRINSIC_XED_IFORM_VCMPPH_MASKmskw_MASKmskw_ZMMf16_MEMf16_IMM8_AVX512 = 4313
  fromEnum INTRINSIC_XED_IFORM_VCMPPH_MASKmskw_MASKmskw_ZMMf16_ZMMf16_IMM8_AVX512 = 4314
  fromEnum INTRINSIC_XED_IFORM_VCMPPS_MASKmskw_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 = 4315
  fromEnum INTRINSIC_XED_IFORM_VCMPPS_MASKmskw_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 = 4316
  fromEnum INTRINSIC_XED_IFORM_VCMPPS_MASKmskw_MASKmskw_YMMf32_MEMf32_IMM8_AVX512 = 4317
  fromEnum INTRINSIC_XED_IFORM_VCMPPS_MASKmskw_MASKmskw_YMMf32_YMMf32_IMM8_AVX512 = 4318
  fromEnum INTRINSIC_XED_IFORM_VCMPPS_MASKmskw_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512 = 4319
  fromEnum INTRINSIC_XED_IFORM_VCMPPS_MASKmskw_MASKmskw_ZMMf32_ZMMf32_IMM8_AVX512 = 4320
  fromEnum INTRINSIC_XED_IFORM_VCMPPS_XMMdq_XMMdq_MEMdq_IMMb = 4321
  fromEnum INTRINSIC_XED_IFORM_VCMPPS_XMMdq_XMMdq_XMMdq_IMMb = 4322
  fromEnum INTRINSIC_XED_IFORM_VCMPPS_YMMqq_YMMqq_MEMqq_IMMb = 4323
  fromEnum INTRINSIC_XED_IFORM_VCMPPS_YMMqq_YMMqq_YMMqq_IMMb = 4324
  fromEnum INTRINSIC_XED_IFORM_VCMPSD_MASKmskw_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 = 4325
  fromEnum INTRINSIC_XED_IFORM_VCMPSD_MASKmskw_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 = 4326
  fromEnum INTRINSIC_XED_IFORM_VCMPSD_XMMdq_XMMdq_MEMq_IMMb = 4327
  fromEnum INTRINSIC_XED_IFORM_VCMPSD_XMMdq_XMMdq_XMMq_IMMb = 4328
  fromEnum INTRINSIC_XED_IFORM_VCMPSH_MASKmskw_MASKmskw_XMMf16_MEMf16_IMM8_AVX512 = 4329
  fromEnum INTRINSIC_XED_IFORM_VCMPSH_MASKmskw_MASKmskw_XMMf16_XMMf16_IMM8_AVX512 = 4330
  fromEnum INTRINSIC_XED_IFORM_VCMPSS_MASKmskw_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 = 4331
  fromEnum INTRINSIC_XED_IFORM_VCMPSS_MASKmskw_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 = 4332
  fromEnum INTRINSIC_XED_IFORM_VCMPSS_XMMdq_XMMdq_MEMd_IMMb = 4333
  fromEnum INTRINSIC_XED_IFORM_VCMPSS_XMMdq_XMMdq_XMMd_IMMb = 4334
  fromEnum INTRINSIC_XED_IFORM_VCOMISD_XMMf64_MEMf64_AVX512 = 4335
  fromEnum INTRINSIC_XED_IFORM_VCOMISD_XMMf64_XMMf64_AVX512 = 4336
  fromEnum INTRINSIC_XED_IFORM_VCOMISD_XMMq_MEMq = 4337
  fromEnum INTRINSIC_XED_IFORM_VCOMISD_XMMq_XMMq = 4338
  fromEnum INTRINSIC_XED_IFORM_VCOMISH_XMMf16_MEMf16_AVX512 = 4339
  fromEnum INTRINSIC_XED_IFORM_VCOMISH_XMMf16_XMMf16_AVX512 = 4340
  fromEnum INTRINSIC_XED_IFORM_VCOMISS_XMMd_MEMd = 4341
  fromEnum INTRINSIC_XED_IFORM_VCOMISS_XMMd_XMMd = 4342
  fromEnum INTRINSIC_XED_IFORM_VCOMISS_XMMf32_MEMf32_AVX512 = 4343
  fromEnum INTRINSIC_XED_IFORM_VCOMISS_XMMf32_XMMf32_AVX512 = 4344
  fromEnum INTRINSIC_XED_IFORM_VCOMPRESSPD_MEMf64_MASKmskw_XMMf64_AVX512 = 4345
  fromEnum INTRINSIC_XED_IFORM_VCOMPRESSPD_MEMf64_MASKmskw_YMMf64_AVX512 = 4346
  fromEnum INTRINSIC_XED_IFORM_VCOMPRESSPD_MEMf64_MASKmskw_ZMMf64_AVX512 = 4347
  fromEnum INTRINSIC_XED_IFORM_VCOMPRESSPD_XMMf64_MASKmskw_XMMf64_AVX512 = 4348
  fromEnum INTRINSIC_XED_IFORM_VCOMPRESSPD_YMMf64_MASKmskw_YMMf64_AVX512 = 4349
  fromEnum INTRINSIC_XED_IFORM_VCOMPRESSPD_ZMMf64_MASKmskw_ZMMf64_AVX512 = 4350
  fromEnum INTRINSIC_XED_IFORM_VCOMPRESSPS_MEMf32_MASKmskw_XMMf32_AVX512 = 4351
  fromEnum INTRINSIC_XED_IFORM_VCOMPRESSPS_MEMf32_MASKmskw_YMMf32_AVX512 = 4352
  fromEnum INTRINSIC_XED_IFORM_VCOMPRESSPS_MEMf32_MASKmskw_ZMMf32_AVX512 = 4353
  fromEnum INTRINSIC_XED_IFORM_VCOMPRESSPS_XMMf32_MASKmskw_XMMf32_AVX512 = 4354
  fromEnum INTRINSIC_XED_IFORM_VCOMPRESSPS_YMMf32_MASKmskw_YMMf32_AVX512 = 4355
  fromEnum INTRINSIC_XED_IFORM_VCOMPRESSPS_ZMMf32_MASKmskw_ZMMf32_AVX512 = 4356
  fromEnum INTRINSIC_XED_IFORM_VCVTDQ2PD_XMMdq_MEMq = 4357
  fromEnum INTRINSIC_XED_IFORM_VCVTDQ2PD_XMMdq_XMMq = 4358
  fromEnum INTRINSIC_XED_IFORM_VCVTDQ2PD_XMMf64_MASKmskw_MEMi32_AVX512 = 4359
  fromEnum INTRINSIC_XED_IFORM_VCVTDQ2PD_XMMf64_MASKmskw_XMMi32_AVX512 = 4360
  fromEnum INTRINSIC_XED_IFORM_VCVTDQ2PD_YMMf64_MASKmskw_MEMi32_AVX512 = 4361
  fromEnum INTRINSIC_XED_IFORM_VCVTDQ2PD_YMMf64_MASKmskw_XMMi32_AVX512 = 4362
  fromEnum INTRINSIC_XED_IFORM_VCVTDQ2PD_YMMqq_MEMdq = 4363
  fromEnum INTRINSIC_XED_IFORM_VCVTDQ2PD_YMMqq_XMMdq = 4364
  fromEnum INTRINSIC_XED_IFORM_VCVTDQ2PD_ZMMf64_MASKmskw_MEMi32_AVX512 = 4365
  fromEnum INTRINSIC_XED_IFORM_VCVTDQ2PD_ZMMf64_MASKmskw_YMMi32_AVX512 = 4366
  fromEnum INTRINSIC_XED_IFORM_VCVTDQ2PH_XMMf16_MASKmskw_MEMi32_AVX512_VL128 = 4367
  fromEnum INTRINSIC_XED_IFORM_VCVTDQ2PH_XMMf16_MASKmskw_MEMi32_AVX512_VL256 = 4368
  fromEnum INTRINSIC_XED_IFORM_VCVTDQ2PH_XMMf16_MASKmskw_XMMi32_AVX512 = 4369
  fromEnum INTRINSIC_XED_IFORM_VCVTDQ2PH_XMMf16_MASKmskw_YMMi32_AVX512 = 4370
  fromEnum INTRINSIC_XED_IFORM_VCVTDQ2PH_YMMf16_MASKmskw_MEMi32_AVX512 = 4371
  fromEnum INTRINSIC_XED_IFORM_VCVTDQ2PH_YMMf16_MASKmskw_ZMMi32_AVX512 = 4372
  fromEnum INTRINSIC_XED_IFORM_VCVTDQ2PS_XMMdq_MEMdq = 4373
  fromEnum INTRINSIC_XED_IFORM_VCVTDQ2PS_XMMdq_XMMdq = 4374
  fromEnum INTRINSIC_XED_IFORM_VCVTDQ2PS_XMMf32_MASKmskw_MEMi32_AVX512 = 4375
  fromEnum INTRINSIC_XED_IFORM_VCVTDQ2PS_XMMf32_MASKmskw_XMMi32_AVX512 = 4376
  fromEnum INTRINSIC_XED_IFORM_VCVTDQ2PS_YMMf32_MASKmskw_MEMi32_AVX512 = 4377
  fromEnum INTRINSIC_XED_IFORM_VCVTDQ2PS_YMMf32_MASKmskw_YMMi32_AVX512 = 4378
  fromEnum INTRINSIC_XED_IFORM_VCVTDQ2PS_YMMqq_MEMqq = 4379
  fromEnum INTRINSIC_XED_IFORM_VCVTDQ2PS_YMMqq_YMMqq = 4380
  fromEnum INTRINSIC_XED_IFORM_VCVTDQ2PS_ZMMf32_MASKmskw_MEMi32_AVX512 = 4381
  fromEnum INTRINSIC_XED_IFORM_VCVTDQ2PS_ZMMf32_MASKmskw_ZMMi32_AVX512 = 4382
  fromEnum INTRINSIC_XED_IFORM_VCVTNE2PS2BF16_XMMbf16_MASKmskw_XMMf32_MEMf32_AVX512_VL128 = 4383
  fromEnum INTRINSIC_XED_IFORM_VCVTNE2PS2BF16_XMMbf16_MASKmskw_XMMf32_XMMf32_AVX512 = 4384
  fromEnum INTRINSIC_XED_IFORM_VCVTNE2PS2BF16_YMMbf16_MASKmskw_YMMf32_MEMf32_AVX512_VL256 = 4385
  fromEnum INTRINSIC_XED_IFORM_VCVTNE2PS2BF16_YMMbf16_MASKmskw_YMMf32_YMMf32_AVX512 = 4386
  fromEnum INTRINSIC_XED_IFORM_VCVTNE2PS2BF16_ZMMbf16_MASKmskw_ZMMf32_MEMf32_AVX512_VL512 = 4387
  fromEnum INTRINSIC_XED_IFORM_VCVTNE2PS2BF16_ZMMbf16_MASKmskw_ZMMf32_ZMMf32_AVX512 = 4388
  fromEnum INTRINSIC_XED_IFORM_VCVTNEEBF162PS_XMMf32_MEM2bf16 = 4389
  fromEnum INTRINSIC_XED_IFORM_VCVTNEEBF162PS_YMMf32_MEM2bf16 = 4390
  fromEnum INTRINSIC_XED_IFORM_VCVTNEEPH2PS_XMMf32_MEM2f16 = 4391
  fromEnum INTRINSIC_XED_IFORM_VCVTNEEPH2PS_YMMf32_MEM2f16 = 4392
  fromEnum INTRINSIC_XED_IFORM_VCVTNEOBF162PS_XMMf32_MEM2bf16 = 4393
  fromEnum INTRINSIC_XED_IFORM_VCVTNEOBF162PS_YMMf32_MEM2bf16 = 4394
  fromEnum INTRINSIC_XED_IFORM_VCVTNEOPH2PS_XMMf32_MEM2f16 = 4395
  fromEnum INTRINSIC_XED_IFORM_VCVTNEOPH2PS_YMMf32_MEM2f16 = 4396
  fromEnum INTRINSIC_XED_IFORM_VCVTNEPS2BF16_XMMbf16_MASKmskw_MEMf32_AVX512_VL128 = 4397
  fromEnum INTRINSIC_XED_IFORM_VCVTNEPS2BF16_XMMbf16_MASKmskw_MEMf32_AVX512_VL256 = 4398
  fromEnum INTRINSIC_XED_IFORM_VCVTNEPS2BF16_XMMbf16_MASKmskw_XMMf32_AVX512 = 4399
  fromEnum INTRINSIC_XED_IFORM_VCVTNEPS2BF16_XMMbf16_MASKmskw_YMMf32_AVX512 = 4400
  fromEnum INTRINSIC_XED_IFORM_VCVTNEPS2BF16_XMMbf16_MEMf32_VL128 = 4401
  fromEnum INTRINSIC_XED_IFORM_VCVTNEPS2BF16_XMMbf16_MEMf32_VL256 = 4402
  fromEnum INTRINSIC_XED_IFORM_VCVTNEPS2BF16_XMMbf16_XMMf32 = 4403
  fromEnum INTRINSIC_XED_IFORM_VCVTNEPS2BF16_XMMbf16_YMMf32 = 4404
  fromEnum INTRINSIC_XED_IFORM_VCVTNEPS2BF16_YMMbf16_MASKmskw_MEMf32_AVX512_VL512 = 4405
  fromEnum INTRINSIC_XED_IFORM_VCVTNEPS2BF16_YMMbf16_MASKmskw_ZMMf32_AVX512 = 4406
  fromEnum INTRINSIC_XED_IFORM_VCVTPD2DQ_XMMdq_MEMdq = 4407
  fromEnum INTRINSIC_XED_IFORM_VCVTPD2DQ_XMMdq_MEMqq = 4408
  fromEnum INTRINSIC_XED_IFORM_VCVTPD2DQ_XMMdq_XMMdq = 4409
  fromEnum INTRINSIC_XED_IFORM_VCVTPD2DQ_XMMdq_YMMqq = 4410
  fromEnum INTRINSIC_XED_IFORM_VCVTPD2DQ_XMMi32_MASKmskw_MEMf64_AVX512_VL128 = 4411
  fromEnum INTRINSIC_XED_IFORM_VCVTPD2DQ_XMMi32_MASKmskw_MEMf64_AVX512_VL256 = 4412
  fromEnum INTRINSIC_XED_IFORM_VCVTPD2DQ_XMMi32_MASKmskw_XMMf64_AVX512_VL128 = 4413
  fromEnum INTRINSIC_XED_IFORM_VCVTPD2DQ_XMMi32_MASKmskw_YMMf64_AVX512_VL256 = 4414
  fromEnum INTRINSIC_XED_IFORM_VCVTPD2DQ_YMMi32_MASKmskw_MEMf64_AVX512_VL512 = 4415
  fromEnum INTRINSIC_XED_IFORM_VCVTPD2DQ_YMMi32_MASKmskw_ZMMf64_AVX512_VL512 = 4416
  fromEnum INTRINSIC_XED_IFORM_VCVTPD2PH_XMMf16_MASKmskw_MEMf64_AVX512_VL128 = 4417
  fromEnum INTRINSIC_XED_IFORM_VCVTPD2PH_XMMf16_MASKmskw_MEMf64_AVX512_VL256 = 4418
  fromEnum INTRINSIC_XED_IFORM_VCVTPD2PH_XMMf16_MASKmskw_MEMf64_AVX512_VL512 = 4419
  fromEnum INTRINSIC_XED_IFORM_VCVTPD2PH_XMMf16_MASKmskw_XMMf64_AVX512 = 4420
  fromEnum INTRINSIC_XED_IFORM_VCVTPD2PH_XMMf16_MASKmskw_YMMf64_AVX512 = 4421
  fromEnum INTRINSIC_XED_IFORM_VCVTPD2PH_XMMf16_MASKmskw_ZMMf64_AVX512 = 4422
  fromEnum INTRINSIC_XED_IFORM_VCVTPD2PS_XMMdq_MEMdq = 4423
  fromEnum INTRINSIC_XED_IFORM_VCVTPD2PS_XMMdq_MEMqq = 4424
  fromEnum INTRINSIC_XED_IFORM_VCVTPD2PS_XMMdq_XMMdq = 4425
  fromEnum INTRINSIC_XED_IFORM_VCVTPD2PS_XMMdq_YMMqq = 4426
  fromEnum INTRINSIC_XED_IFORM_VCVTPD2PS_XMMf32_MASKmskw_MEMf64_AVX512_VL128 = 4427
  fromEnum INTRINSIC_XED_IFORM_VCVTPD2PS_XMMf32_MASKmskw_MEMf64_AVX512_VL256 = 4428
  fromEnum INTRINSIC_XED_IFORM_VCVTPD2PS_XMMf32_MASKmskw_XMMf64_AVX512_VL128 = 4429
  fromEnum INTRINSIC_XED_IFORM_VCVTPD2PS_XMMf32_MASKmskw_YMMf64_AVX512_VL256 = 4430
  fromEnum INTRINSIC_XED_IFORM_VCVTPD2PS_YMMf32_MASKmskw_MEMf64_AVX512_VL512 = 4431
  fromEnum INTRINSIC_XED_IFORM_VCVTPD2PS_YMMf32_MASKmskw_ZMMf64_AVX512_VL512 = 4432
  fromEnum INTRINSIC_XED_IFORM_VCVTPD2QQ_XMMi64_MASKmskw_MEMf64_AVX512 = 4433
  fromEnum INTRINSIC_XED_IFORM_VCVTPD2QQ_XMMi64_MASKmskw_XMMf64_AVX512 = 4434
  fromEnum INTRINSIC_XED_IFORM_VCVTPD2QQ_YMMi64_MASKmskw_MEMf64_AVX512 = 4435
  fromEnum INTRINSIC_XED_IFORM_VCVTPD2QQ_YMMi64_MASKmskw_YMMf64_AVX512 = 4436
  fromEnum INTRINSIC_XED_IFORM_VCVTPD2QQ_ZMMi64_MASKmskw_MEMf64_AVX512 = 4437
  fromEnum INTRINSIC_XED_IFORM_VCVTPD2QQ_ZMMi64_MASKmskw_ZMMf64_AVX512 = 4438
  fromEnum INTRINSIC_XED_IFORM_VCVTPD2UDQ_XMMu32_MASKmskw_MEMf64_AVX512_VL128 = 4439
  fromEnum INTRINSIC_XED_IFORM_VCVTPD2UDQ_XMMu32_MASKmskw_MEMf64_AVX512_VL256 = 4440
  fromEnum INTRINSIC_XED_IFORM_VCVTPD2UDQ_XMMu32_MASKmskw_XMMf64_AVX512_VL128 = 4441
  fromEnum INTRINSIC_XED_IFORM_VCVTPD2UDQ_XMMu32_MASKmskw_YMMf64_AVX512_VL256 = 4442
  fromEnum INTRINSIC_XED_IFORM_VCVTPD2UDQ_YMMu32_MASKmskw_MEMf64_AVX512_VL512 = 4443
  fromEnum INTRINSIC_XED_IFORM_VCVTPD2UDQ_YMMu32_MASKmskw_ZMMf64_AVX512_VL512 = 4444
  fromEnum INTRINSIC_XED_IFORM_VCVTPD2UQQ_XMMu64_MASKmskw_MEMf64_AVX512 = 4445
  fromEnum INTRINSIC_XED_IFORM_VCVTPD2UQQ_XMMu64_MASKmskw_XMMf64_AVX512 = 4446
  fromEnum INTRINSIC_XED_IFORM_VCVTPD2UQQ_YMMu64_MASKmskw_MEMf64_AVX512 = 4447
  fromEnum INTRINSIC_XED_IFORM_VCVTPD2UQQ_YMMu64_MASKmskw_YMMf64_AVX512 = 4448
  fromEnum INTRINSIC_XED_IFORM_VCVTPD2UQQ_ZMMu64_MASKmskw_MEMf64_AVX512 = 4449
  fromEnum INTRINSIC_XED_IFORM_VCVTPD2UQQ_ZMMu64_MASKmskw_ZMMf64_AVX512 = 4450
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2DQ_XMMi32_MASKmskw_MEMf16_AVX512 = 4451
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2DQ_XMMi32_MASKmskw_XMMf16_AVX512 = 4452
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2DQ_YMMi32_MASKmskw_MEMf16_AVX512 = 4453
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2DQ_YMMi32_MASKmskw_XMMf16_AVX512 = 4454
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2DQ_ZMMi32_MASKmskw_MEMf16_AVX512 = 4455
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2DQ_ZMMi32_MASKmskw_YMMf16_AVX512 = 4456
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2PD_XMMf64_MASKmskw_MEMf16_AVX512 = 4457
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2PD_XMMf64_MASKmskw_XMMf16_AVX512 = 4458
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2PD_YMMf64_MASKmskw_MEMf16_AVX512 = 4459
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2PD_YMMf64_MASKmskw_XMMf16_AVX512 = 4460
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2PD_ZMMf64_MASKmskw_MEMf16_AVX512 = 4461
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2PD_ZMMf64_MASKmskw_XMMf16_AVX512 = 4462
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2PS_XMMdq_MEMq = 4463
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2PS_XMMdq_XMMq = 4464
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2PS_XMMf32_MASKmskw_MEMf16_AVX512 = 4465
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2PS_XMMf32_MASKmskw_XMMf16_AVX512 = 4466
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2PS_YMMf32_MASKmskw_MEMf16_AVX512 = 4467
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2PS_YMMf32_MASKmskw_XMMf16_AVX512 = 4468
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2PS_YMMqq_MEMdq = 4469
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2PS_YMMqq_XMMdq = 4470
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2PS_ZMMf32_MASKmskw_MEMf16_AVX512 = 4471
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2PS_ZMMf32_MASKmskw_YMMf16_AVX512 = 4472
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2PSX_XMMf32_MASKmskw_MEMf16_AVX512 = 4473
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2PSX_XMMf32_MASKmskw_XMMf16_AVX512 = 4474
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2PSX_YMMf32_MASKmskw_MEMf16_AVX512 = 4475
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2PSX_YMMf32_MASKmskw_XMMf16_AVX512 = 4476
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2PSX_ZMMf32_MASKmskw_MEMf16_AVX512 = 4477
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2PSX_ZMMf32_MASKmskw_YMMf16_AVX512 = 4478
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2QQ_XMMi64_MASKmskw_MEMf16_AVX512 = 4479
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2QQ_XMMi64_MASKmskw_XMMf16_AVX512 = 4480
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2QQ_YMMi64_MASKmskw_MEMf16_AVX512 = 4481
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2QQ_YMMi64_MASKmskw_XMMf16_AVX512 = 4482
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2QQ_ZMMi64_MASKmskw_MEMf16_AVX512 = 4483
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2QQ_ZMMi64_MASKmskw_XMMf16_AVX512 = 4484
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2UDQ_XMMu32_MASKmskw_MEMf16_AVX512 = 4485
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2UDQ_XMMu32_MASKmskw_XMMf16_AVX512 = 4486
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2UDQ_YMMu32_MASKmskw_MEMf16_AVX512 = 4487
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2UDQ_YMMu32_MASKmskw_XMMf16_AVX512 = 4488
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2UDQ_ZMMu32_MASKmskw_MEMf16_AVX512 = 4489
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2UDQ_ZMMu32_MASKmskw_YMMf16_AVX512 = 4490
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2UQQ_XMMu64_MASKmskw_MEMf16_AVX512 = 4491
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2UQQ_XMMu64_MASKmskw_XMMf16_AVX512 = 4492
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2UQQ_YMMu64_MASKmskw_MEMf16_AVX512 = 4493
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2UQQ_YMMu64_MASKmskw_XMMf16_AVX512 = 4494
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2UQQ_ZMMu64_MASKmskw_MEMf16_AVX512 = 4495
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2UQQ_ZMMu64_MASKmskw_XMMf16_AVX512 = 4496
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2UW_XMMu16_MASKmskw_MEMf16_AVX512 = 4497
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2UW_XMMu16_MASKmskw_XMMf16_AVX512 = 4498
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2UW_YMMu16_MASKmskw_MEMf16_AVX512 = 4499
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2UW_YMMu16_MASKmskw_YMMf16_AVX512 = 4500
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2UW_ZMMu16_MASKmskw_MEMf16_AVX512 = 4501
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2UW_ZMMu16_MASKmskw_ZMMf16_AVX512 = 4502
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2W_XMMi16_MASKmskw_MEMf16_AVX512 = 4503
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2W_XMMi16_MASKmskw_XMMf16_AVX512 = 4504
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2W_YMMi16_MASKmskw_MEMf16_AVX512 = 4505
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2W_YMMi16_MASKmskw_YMMf16_AVX512 = 4506
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2W_ZMMi16_MASKmskw_MEMf16_AVX512 = 4507
  fromEnum INTRINSIC_XED_IFORM_VCVTPH2W_ZMMi16_MASKmskw_ZMMf16_AVX512 = 4508
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2DQ_XMMdq_MEMdq = 4509
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2DQ_XMMdq_XMMdq = 4510
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2DQ_XMMi32_MASKmskw_MEMf32_AVX512 = 4511
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2DQ_XMMi32_MASKmskw_XMMf32_AVX512 = 4512
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2DQ_YMMi32_MASKmskw_MEMf32_AVX512 = 4513
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2DQ_YMMi32_MASKmskw_YMMf32_AVX512 = 4514
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2DQ_YMMqq_MEMqq = 4515
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2DQ_YMMqq_YMMqq = 4516
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2DQ_ZMMi32_MASKmskw_MEMf32_AVX512 = 4517
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2DQ_ZMMi32_MASKmskw_ZMMf32_AVX512 = 4518
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2PD_XMMdq_MEMq = 4519
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2PD_XMMdq_XMMq = 4520
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2PD_XMMf64_MASKmskw_MEMf32_AVX512 = 4521
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2PD_XMMf64_MASKmskw_XMMf32_AVX512 = 4522
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2PD_YMMf64_MASKmskw_MEMf32_AVX512 = 4523
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2PD_YMMf64_MASKmskw_XMMf32_AVX512 = 4524
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2PD_YMMqq_MEMdq = 4525
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2PD_YMMqq_XMMdq = 4526
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2PD_ZMMf64_MASKmskw_MEMf32_AVX512 = 4527
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2PD_ZMMf64_MASKmskw_YMMf32_AVX512 = 4528
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2PH_MEMdq_YMMqq_IMMb = 4529
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2PH_MEMf16_MASKmskw_XMMf32_IMM8_AVX512 = 4530
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2PH_MEMf16_MASKmskw_YMMf32_IMM8_AVX512 = 4531
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2PH_MEMf16_MASKmskw_ZMMf32_IMM8_AVX512 = 4532
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2PH_MEMq_XMMdq_IMMb = 4533
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2PH_XMMdq_YMMqq_IMMb = 4534
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2PH_XMMf16_MASKmskw_XMMf32_IMM8_AVX512 = 4535
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2PH_XMMf16_MASKmskw_YMMf32_IMM8_AVX512 = 4536
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2PH_XMMq_XMMdq_IMMb = 4537
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2PH_YMMf16_MASKmskw_ZMMf32_IMM8_AVX512 = 4538
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2PHX_XMMf16_MASKmskw_MEMf32_AVX512_VL128 = 4539
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2PHX_XMMf16_MASKmskw_MEMf32_AVX512_VL256 = 4540
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2PHX_XMMf16_MASKmskw_XMMf32_AVX512 = 4541
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2PHX_XMMf16_MASKmskw_YMMf32_AVX512 = 4542
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2PHX_YMMf16_MASKmskw_MEMf32_AVX512_VL512 = 4543
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2PHX_YMMf16_MASKmskw_ZMMf32_AVX512 = 4544
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2QQ_XMMi64_MASKmskw_MEMf32_AVX512 = 4545
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2QQ_XMMi64_MASKmskw_XMMf32_AVX512 = 4546
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2QQ_YMMi64_MASKmskw_MEMf32_AVX512 = 4547
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2QQ_YMMi64_MASKmskw_XMMf32_AVX512 = 4548
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2QQ_ZMMi64_MASKmskw_MEMf32_AVX512 = 4549
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2QQ_ZMMi64_MASKmskw_YMMf32_AVX512 = 4550
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2UDQ_XMMu32_MASKmskw_MEMf32_AVX512 = 4551
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2UDQ_XMMu32_MASKmskw_XMMf32_AVX512 = 4552
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2UDQ_YMMu32_MASKmskw_MEMf32_AVX512 = 4553
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2UDQ_YMMu32_MASKmskw_YMMf32_AVX512 = 4554
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2UDQ_ZMMu32_MASKmskw_MEMf32_AVX512 = 4555
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2UDQ_ZMMu32_MASKmskw_ZMMf32_AVX512 = 4556
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2UQQ_XMMu64_MASKmskw_MEMf32_AVX512 = 4557
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2UQQ_XMMu64_MASKmskw_XMMf32_AVX512 = 4558
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2UQQ_YMMu64_MASKmskw_MEMf32_AVX512 = 4559
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2UQQ_YMMu64_MASKmskw_XMMf32_AVX512 = 4560
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2UQQ_ZMMu64_MASKmskw_MEMf32_AVX512 = 4561
  fromEnum INTRINSIC_XED_IFORM_VCVTPS2UQQ_ZMMu64_MASKmskw_YMMf32_AVX512 = 4562
  fromEnum INTRINSIC_XED_IFORM_VCVTQQ2PD_XMMi64_MASKmskw_MEMf64_AVX512 = 4563
  fromEnum INTRINSIC_XED_IFORM_VCVTQQ2PD_XMMi64_MASKmskw_XMMf64_AVX512 = 4564
  fromEnum INTRINSIC_XED_IFORM_VCVTQQ2PD_YMMi64_MASKmskw_MEMf64_AVX512 = 4565
  fromEnum INTRINSIC_XED_IFORM_VCVTQQ2PD_YMMi64_MASKmskw_YMMf64_AVX512 = 4566
  fromEnum INTRINSIC_XED_IFORM_VCVTQQ2PD_ZMMi64_MASKmskw_MEMf64_AVX512 = 4567
  fromEnum INTRINSIC_XED_IFORM_VCVTQQ2PD_ZMMi64_MASKmskw_ZMMf64_AVX512 = 4568
  fromEnum INTRINSIC_XED_IFORM_VCVTQQ2PH_XMMf16_MASKmskw_MEMu64_AVX512_VL128 = 4569
  fromEnum INTRINSIC_XED_IFORM_VCVTQQ2PH_XMMf16_MASKmskw_MEMu64_AVX512_VL256 = 4570
  fromEnum INTRINSIC_XED_IFORM_VCVTQQ2PH_XMMf16_MASKmskw_MEMu64_AVX512_VL512 = 4571
  fromEnum INTRINSIC_XED_IFORM_VCVTQQ2PH_XMMf16_MASKmskw_XMMu64_AVX512 = 4572
  fromEnum INTRINSIC_XED_IFORM_VCVTQQ2PH_XMMf16_MASKmskw_YMMu64_AVX512 = 4573
  fromEnum INTRINSIC_XED_IFORM_VCVTQQ2PH_XMMf16_MASKmskw_ZMMu64_AVX512 = 4574
  fromEnum INTRINSIC_XED_IFORM_VCVTQQ2PS_XMMf32_MASKmskw_MEMu64_AVX512_VL128 = 4575
  fromEnum INTRINSIC_XED_IFORM_VCVTQQ2PS_XMMf32_MASKmskw_MEMu64_AVX512_VL256 = 4576
  fromEnum INTRINSIC_XED_IFORM_VCVTQQ2PS_XMMf32_MASKmskw_XMMu64_AVX512_VL128 = 4577
  fromEnum INTRINSIC_XED_IFORM_VCVTQQ2PS_XMMf32_MASKmskw_YMMu64_AVX512_VL256 = 4578
  fromEnum INTRINSIC_XED_IFORM_VCVTQQ2PS_YMMf32_MASKmskw_MEMu64_AVX512_VL512 = 4579
  fromEnum INTRINSIC_XED_IFORM_VCVTQQ2PS_YMMf32_MASKmskw_ZMMu64_AVX512_VL512 = 4580
  fromEnum INTRINSIC_XED_IFORM_VCVTSD2SH_XMMf16_MASKmskw_XMMf64_MEMf64_AVX512 = 4581
  fromEnum INTRINSIC_XED_IFORM_VCVTSD2SH_XMMf16_MASKmskw_XMMf64_XMMf64_AVX512 = 4582
  fromEnum INTRINSIC_XED_IFORM_VCVTSD2SI_GPR32d_MEMq = 4583
  fromEnum INTRINSIC_XED_IFORM_VCVTSD2SI_GPR32d_XMMq = 4584
  fromEnum INTRINSIC_XED_IFORM_VCVTSD2SI_GPR32i32_MEMf64_AVX512 = 4585
  fromEnum INTRINSIC_XED_IFORM_VCVTSD2SI_GPR32i32_XMMf64_AVX512 = 4586
  fromEnum INTRINSIC_XED_IFORM_VCVTSD2SI_GPR64i64_MEMf64_AVX512 = 4587
  fromEnum INTRINSIC_XED_IFORM_VCVTSD2SI_GPR64i64_XMMf64_AVX512 = 4588
  fromEnum INTRINSIC_XED_IFORM_VCVTSD2SI_GPR64q_MEMq = 4589
  fromEnum INTRINSIC_XED_IFORM_VCVTSD2SI_GPR64q_XMMq = 4590
  fromEnum INTRINSIC_XED_IFORM_VCVTSD2SS_XMMdq_XMMdq_MEMq = 4591
  fromEnum INTRINSIC_XED_IFORM_VCVTSD2SS_XMMdq_XMMdq_XMMq = 4592
  fromEnum INTRINSIC_XED_IFORM_VCVTSD2SS_XMMf32_MASKmskw_XMMf64_MEMf64_AVX512 = 4593
  fromEnum INTRINSIC_XED_IFORM_VCVTSD2SS_XMMf32_MASKmskw_XMMf64_XMMf64_AVX512 = 4594
  fromEnum INTRINSIC_XED_IFORM_VCVTSD2USI_GPR32u32_MEMf64_AVX512 = 4595
  fromEnum INTRINSIC_XED_IFORM_VCVTSD2USI_GPR32u32_XMMf64_AVX512 = 4596
  fromEnum INTRINSIC_XED_IFORM_VCVTSD2USI_GPR64u64_MEMf64_AVX512 = 4597
  fromEnum INTRINSIC_XED_IFORM_VCVTSD2USI_GPR64u64_XMMf64_AVX512 = 4598
  fromEnum INTRINSIC_XED_IFORM_VCVTSH2SD_XMMf64_MASKmskw_XMMf64_MEMf16_AVX512 = 4599
  fromEnum INTRINSIC_XED_IFORM_VCVTSH2SD_XMMf64_MASKmskw_XMMf64_XMMf16_AVX512 = 4600
  fromEnum INTRINSIC_XED_IFORM_VCVTSH2SI_GPR32i32_MEMf16_AVX512 = 4601
  fromEnum INTRINSIC_XED_IFORM_VCVTSH2SI_GPR32i32_XMMf16_AVX512 = 4602
  fromEnum INTRINSIC_XED_IFORM_VCVTSH2SI_GPR64i64_MEMf16_AVX512 = 4603
  fromEnum INTRINSIC_XED_IFORM_VCVTSH2SI_GPR64i64_XMMf16_AVX512 = 4604
  fromEnum INTRINSIC_XED_IFORM_VCVTSH2SS_XMMf32_MASKmskw_XMMf32_MEMf16_AVX512 = 4605
  fromEnum INTRINSIC_XED_IFORM_VCVTSH2SS_XMMf32_MASKmskw_XMMf32_XMMf16_AVX512 = 4606
  fromEnum INTRINSIC_XED_IFORM_VCVTSH2USI_GPR32u32_MEMf16_AVX512 = 4607
  fromEnum INTRINSIC_XED_IFORM_VCVTSH2USI_GPR32u32_XMMf16_AVX512 = 4608
  fromEnum INTRINSIC_XED_IFORM_VCVTSH2USI_GPR64u64_MEMf16_AVX512 = 4609
  fromEnum INTRINSIC_XED_IFORM_VCVTSH2USI_GPR64u64_XMMf16_AVX512 = 4610
  fromEnum INTRINSIC_XED_IFORM_VCVTSI2SD_XMMdq_XMMdq_GPR32d = 4611
  fromEnum INTRINSIC_XED_IFORM_VCVTSI2SD_XMMdq_XMMdq_GPR64q = 4612
  fromEnum INTRINSIC_XED_IFORM_VCVTSI2SD_XMMdq_XMMdq_MEMd = 4613
  fromEnum INTRINSIC_XED_IFORM_VCVTSI2SD_XMMdq_XMMdq_MEMq = 4614
  fromEnum INTRINSIC_XED_IFORM_VCVTSI2SD_XMMf64_XMMf64_GPR32i32_AVX512 = 4615
  fromEnum INTRINSIC_XED_IFORM_VCVTSI2SD_XMMf64_XMMf64_GPR64i64_AVX512 = 4616
  fromEnum INTRINSIC_XED_IFORM_VCVTSI2SD_XMMf64_XMMf64_MEMi32_AVX512 = 4617
  fromEnum INTRINSIC_XED_IFORM_VCVTSI2SD_XMMf64_XMMf64_MEMi64_AVX512 = 4618
  fromEnum INTRINSIC_XED_IFORM_VCVTSI2SH_XMMf16_XMMf16_GPR32i32_AVX512 = 4619
  fromEnum INTRINSIC_XED_IFORM_VCVTSI2SH_XMMf16_XMMf16_GPR64i64_AVX512 = 4620
  fromEnum INTRINSIC_XED_IFORM_VCVTSI2SH_XMMf16_XMMf16_MEMi32_AVX512 = 4621
  fromEnum INTRINSIC_XED_IFORM_VCVTSI2SH_XMMf16_XMMf16_MEMi64_AVX512 = 4622
  fromEnum INTRINSIC_XED_IFORM_VCVTSI2SS_XMMdq_XMMdq_GPR32d = 4623
  fromEnum INTRINSIC_XED_IFORM_VCVTSI2SS_XMMdq_XMMdq_GPR64q = 4624
  fromEnum INTRINSIC_XED_IFORM_VCVTSI2SS_XMMdq_XMMdq_MEMd = 4625
  fromEnum INTRINSIC_XED_IFORM_VCVTSI2SS_XMMdq_XMMdq_MEMq = 4626
  fromEnum INTRINSIC_XED_IFORM_VCVTSI2SS_XMMf32_XMMf32_GPR32i32_AVX512 = 4627
  fromEnum INTRINSIC_XED_IFORM_VCVTSI2SS_XMMf32_XMMf32_GPR64i64_AVX512 = 4628
  fromEnum INTRINSIC_XED_IFORM_VCVTSI2SS_XMMf32_XMMf32_MEMi32_AVX512 = 4629
  fromEnum INTRINSIC_XED_IFORM_VCVTSI2SS_XMMf32_XMMf32_MEMi64_AVX512 = 4630
  fromEnum INTRINSIC_XED_IFORM_VCVTSS2SD_XMMdq_XMMdq_MEMd = 4631
  fromEnum INTRINSIC_XED_IFORM_VCVTSS2SD_XMMdq_XMMdq_XMMd = 4632
  fromEnum INTRINSIC_XED_IFORM_VCVTSS2SD_XMMf64_MASKmskw_XMMf32_MEMf32_AVX512 = 4633
  fromEnum INTRINSIC_XED_IFORM_VCVTSS2SD_XMMf64_MASKmskw_XMMf32_XMMf32_AVX512 = 4634
  fromEnum INTRINSIC_XED_IFORM_VCVTSS2SH_XMMf16_MASKmskw_XMMf16_MEMf32_AVX512 = 4635
  fromEnum INTRINSIC_XED_IFORM_VCVTSS2SH_XMMf16_MASKmskw_XMMf16_XMMf32_AVX512 = 4636
  fromEnum INTRINSIC_XED_IFORM_VCVTSS2SI_GPR32d_MEMd = 4637
  fromEnum INTRINSIC_XED_IFORM_VCVTSS2SI_GPR32d_XMMd = 4638
  fromEnum INTRINSIC_XED_IFORM_VCVTSS2SI_GPR32i32_MEMf32_AVX512 = 4639
  fromEnum INTRINSIC_XED_IFORM_VCVTSS2SI_GPR32i32_XMMf32_AVX512 = 4640
  fromEnum INTRINSIC_XED_IFORM_VCVTSS2SI_GPR64i64_MEMf32_AVX512 = 4641
  fromEnum INTRINSIC_XED_IFORM_VCVTSS2SI_GPR64i64_XMMf32_AVX512 = 4642
  fromEnum INTRINSIC_XED_IFORM_VCVTSS2SI_GPR64q_MEMd = 4643
  fromEnum INTRINSIC_XED_IFORM_VCVTSS2SI_GPR64q_XMMd = 4644
  fromEnum INTRINSIC_XED_IFORM_VCVTSS2USI_GPR32u32_MEMf32_AVX512 = 4645
  fromEnum INTRINSIC_XED_IFORM_VCVTSS2USI_GPR32u32_XMMf32_AVX512 = 4646
  fromEnum INTRINSIC_XED_IFORM_VCVTSS2USI_GPR64u64_MEMf32_AVX512 = 4647
  fromEnum INTRINSIC_XED_IFORM_VCVTSS2USI_GPR64u64_XMMf32_AVX512 = 4648
  fromEnum INTRINSIC_XED_IFORM_VCVTTPD2DQ_XMMdq_MEMdq = 4649
  fromEnum INTRINSIC_XED_IFORM_VCVTTPD2DQ_XMMdq_MEMqq = 4650
  fromEnum INTRINSIC_XED_IFORM_VCVTTPD2DQ_XMMdq_XMMdq = 4651
  fromEnum INTRINSIC_XED_IFORM_VCVTTPD2DQ_XMMdq_YMMqq = 4652
  fromEnum INTRINSIC_XED_IFORM_VCVTTPD2DQ_XMMi32_MASKmskw_MEMf64_AVX512_VL128 = 4653
  fromEnum INTRINSIC_XED_IFORM_VCVTTPD2DQ_XMMi32_MASKmskw_MEMf64_AVX512_VL256 = 4654
  fromEnum INTRINSIC_XED_IFORM_VCVTTPD2DQ_XMMi32_MASKmskw_XMMf64_AVX512_VL128 = 4655
  fromEnum INTRINSIC_XED_IFORM_VCVTTPD2DQ_XMMi32_MASKmskw_YMMf64_AVX512_VL256 = 4656
  fromEnum INTRINSIC_XED_IFORM_VCVTTPD2DQ_YMMi32_MASKmskw_MEMf64_AVX512_VL512 = 4657
  fromEnum INTRINSIC_XED_IFORM_VCVTTPD2DQ_YMMi32_MASKmskw_ZMMf64_AVX512_VL512 = 4658
  fromEnum INTRINSIC_XED_IFORM_VCVTTPD2QQ_XMMi64_MASKmskw_MEMf64_AVX512 = 4659
  fromEnum INTRINSIC_XED_IFORM_VCVTTPD2QQ_XMMi64_MASKmskw_XMMf64_AVX512 = 4660
  fromEnum INTRINSIC_XED_IFORM_VCVTTPD2QQ_YMMi64_MASKmskw_MEMf64_AVX512 = 4661
  fromEnum INTRINSIC_XED_IFORM_VCVTTPD2QQ_YMMi64_MASKmskw_YMMf64_AVX512 = 4662
  fromEnum INTRINSIC_XED_IFORM_VCVTTPD2QQ_ZMMi64_MASKmskw_MEMf64_AVX512 = 4663
  fromEnum INTRINSIC_XED_IFORM_VCVTTPD2QQ_ZMMi64_MASKmskw_ZMMf64_AVX512 = 4664
  fromEnum INTRINSIC_XED_IFORM_VCVTTPD2UDQ_XMMu32_MASKmskw_MEMf64_AVX512_VL128 = 4665
  fromEnum INTRINSIC_XED_IFORM_VCVTTPD2UDQ_XMMu32_MASKmskw_MEMf64_AVX512_VL256 = 4666
  fromEnum INTRINSIC_XED_IFORM_VCVTTPD2UDQ_XMMu32_MASKmskw_XMMf64_AVX512_VL128 = 4667
  fromEnum INTRINSIC_XED_IFORM_VCVTTPD2UDQ_XMMu32_MASKmskw_YMMf64_AVX512_VL256 = 4668
  fromEnum INTRINSIC_XED_IFORM_VCVTTPD2UDQ_YMMu32_MASKmskw_MEMf64_AVX512_VL512 = 4669
  fromEnum INTRINSIC_XED_IFORM_VCVTTPD2UDQ_YMMu32_MASKmskw_ZMMf64_AVX512_VL512 = 4670
  fromEnum INTRINSIC_XED_IFORM_VCVTTPD2UQQ_XMMu64_MASKmskw_MEMf64_AVX512 = 4671
  fromEnum INTRINSIC_XED_IFORM_VCVTTPD2UQQ_XMMu64_MASKmskw_XMMf64_AVX512 = 4672
  fromEnum INTRINSIC_XED_IFORM_VCVTTPD2UQQ_YMMu64_MASKmskw_MEMf64_AVX512 = 4673
  fromEnum INTRINSIC_XED_IFORM_VCVTTPD2UQQ_YMMu64_MASKmskw_YMMf64_AVX512 = 4674
  fromEnum INTRINSIC_XED_IFORM_VCVTTPD2UQQ_ZMMu64_MASKmskw_MEMf64_AVX512 = 4675
  fromEnum INTRINSIC_XED_IFORM_VCVTTPD2UQQ_ZMMu64_MASKmskw_ZMMf64_AVX512 = 4676
  fromEnum INTRINSIC_XED_IFORM_VCVTTPH2DQ_XMMi32_MASKmskw_MEMf16_AVX512 = 4677
  fromEnum INTRINSIC_XED_IFORM_VCVTTPH2DQ_XMMi32_MASKmskw_XMMf16_AVX512 = 4678
  fromEnum INTRINSIC_XED_IFORM_VCVTTPH2DQ_YMMi32_MASKmskw_MEMf16_AVX512 = 4679
  fromEnum INTRINSIC_XED_IFORM_VCVTTPH2DQ_YMMi32_MASKmskw_XMMf16_AVX512 = 4680
  fromEnum INTRINSIC_XED_IFORM_VCVTTPH2DQ_ZMMi32_MASKmskw_MEMf16_AVX512 = 4681
  fromEnum INTRINSIC_XED_IFORM_VCVTTPH2DQ_ZMMi32_MASKmskw_YMMf16_AVX512 = 4682
  fromEnum INTRINSIC_XED_IFORM_VCVTTPH2QQ_XMMi64_MASKmskw_MEMf16_AVX512 = 4683
  fromEnum INTRINSIC_XED_IFORM_VCVTTPH2QQ_XMMi64_MASKmskw_XMMf16_AVX512 = 4684
  fromEnum INTRINSIC_XED_IFORM_VCVTTPH2QQ_YMMi64_MASKmskw_MEMf16_AVX512 = 4685
  fromEnum INTRINSIC_XED_IFORM_VCVTTPH2QQ_YMMi64_MASKmskw_XMMf16_AVX512 = 4686
  fromEnum INTRINSIC_XED_IFORM_VCVTTPH2QQ_ZMMi64_MASKmskw_MEMf16_AVX512 = 4687
  fromEnum INTRINSIC_XED_IFORM_VCVTTPH2QQ_ZMMi64_MASKmskw_XMMf16_AVX512 = 4688
  fromEnum INTRINSIC_XED_IFORM_VCVTTPH2UDQ_XMMu32_MASKmskw_MEMf16_AVX512 = 4689
  fromEnum INTRINSIC_XED_IFORM_VCVTTPH2UDQ_XMMu32_MASKmskw_XMMf16_AVX512 = 4690
  fromEnum INTRINSIC_XED_IFORM_VCVTTPH2UDQ_YMMu32_MASKmskw_MEMf16_AVX512 = 4691
  fromEnum INTRINSIC_XED_IFORM_VCVTTPH2UDQ_YMMu32_MASKmskw_XMMf16_AVX512 = 4692
  fromEnum INTRINSIC_XED_IFORM_VCVTTPH2UDQ_ZMMu32_MASKmskw_MEMf16_AVX512 = 4693
  fromEnum INTRINSIC_XED_IFORM_VCVTTPH2UDQ_ZMMu32_MASKmskw_YMMf16_AVX512 = 4694
  fromEnum INTRINSIC_XED_IFORM_VCVTTPH2UQQ_XMMu64_MASKmskw_MEMf16_AVX512 = 4695
  fromEnum INTRINSIC_XED_IFORM_VCVTTPH2UQQ_XMMu64_MASKmskw_XMMf16_AVX512 = 4696
  fromEnum INTRINSIC_XED_IFORM_VCVTTPH2UQQ_YMMu64_MASKmskw_MEMf16_AVX512 = 4697
  fromEnum INTRINSIC_XED_IFORM_VCVTTPH2UQQ_YMMu64_MASKmskw_XMMf16_AVX512 = 4698
  fromEnum INTRINSIC_XED_IFORM_VCVTTPH2UQQ_ZMMu64_MASKmskw_MEMf16_AVX512 = 4699
  fromEnum INTRINSIC_XED_IFORM_VCVTTPH2UQQ_ZMMu64_MASKmskw_XMMf16_AVX512 = 4700
  fromEnum INTRINSIC_XED_IFORM_VCVTTPH2UW_XMMu16_MASKmskw_MEMf16_AVX512 = 4701
  fromEnum INTRINSIC_XED_IFORM_VCVTTPH2UW_XMMu16_MASKmskw_XMMf16_AVX512 = 4702
  fromEnum INTRINSIC_XED_IFORM_VCVTTPH2UW_YMMu16_MASKmskw_MEMf16_AVX512 = 4703
  fromEnum INTRINSIC_XED_IFORM_VCVTTPH2UW_YMMu16_MASKmskw_YMMf16_AVX512 = 4704
  fromEnum INTRINSIC_XED_IFORM_VCVTTPH2UW_ZMMu16_MASKmskw_MEMf16_AVX512 = 4705
  fromEnum INTRINSIC_XED_IFORM_VCVTTPH2UW_ZMMu16_MASKmskw_ZMMf16_AVX512 = 4706
  fromEnum INTRINSIC_XED_IFORM_VCVTTPH2W_XMMi16_MASKmskw_MEMf16_AVX512 = 4707
  fromEnum INTRINSIC_XED_IFORM_VCVTTPH2W_XMMi16_MASKmskw_XMMf16_AVX512 = 4708
  fromEnum INTRINSIC_XED_IFORM_VCVTTPH2W_YMMi16_MASKmskw_MEMf16_AVX512 = 4709
  fromEnum INTRINSIC_XED_IFORM_VCVTTPH2W_YMMi16_MASKmskw_YMMf16_AVX512 = 4710
  fromEnum INTRINSIC_XED_IFORM_VCVTTPH2W_ZMMi16_MASKmskw_MEMf16_AVX512 = 4711
  fromEnum INTRINSIC_XED_IFORM_VCVTTPH2W_ZMMi16_MASKmskw_ZMMf16_AVX512 = 4712
  fromEnum INTRINSIC_XED_IFORM_VCVTTPS2DQ_XMMdq_MEMdq = 4713
  fromEnum INTRINSIC_XED_IFORM_VCVTTPS2DQ_XMMdq_XMMdq = 4714
  fromEnum INTRINSIC_XED_IFORM_VCVTTPS2DQ_XMMi32_MASKmskw_MEMf32_AVX512 = 4715
  fromEnum INTRINSIC_XED_IFORM_VCVTTPS2DQ_XMMi32_MASKmskw_XMMf32_AVX512 = 4716
  fromEnum INTRINSIC_XED_IFORM_VCVTTPS2DQ_YMMi32_MASKmskw_MEMf32_AVX512 = 4717
  fromEnum INTRINSIC_XED_IFORM_VCVTTPS2DQ_YMMi32_MASKmskw_YMMf32_AVX512 = 4718
  fromEnum INTRINSIC_XED_IFORM_VCVTTPS2DQ_YMMqq_MEMqq = 4719
  fromEnum INTRINSIC_XED_IFORM_VCVTTPS2DQ_YMMqq_YMMqq = 4720
  fromEnum INTRINSIC_XED_IFORM_VCVTTPS2DQ_ZMMi32_MASKmskw_MEMf32_AVX512 = 4721
  fromEnum INTRINSIC_XED_IFORM_VCVTTPS2DQ_ZMMi32_MASKmskw_ZMMf32_AVX512 = 4722
  fromEnum INTRINSIC_XED_IFORM_VCVTTPS2QQ_XMMi64_MASKmskw_MEMf32_AVX512 = 4723
  fromEnum INTRINSIC_XED_IFORM_VCVTTPS2QQ_XMMi64_MASKmskw_XMMf32_AVX512 = 4724
  fromEnum INTRINSIC_XED_IFORM_VCVTTPS2QQ_YMMi64_MASKmskw_MEMf32_AVX512 = 4725
  fromEnum INTRINSIC_XED_IFORM_VCVTTPS2QQ_YMMi64_MASKmskw_XMMf32_AVX512 = 4726
  fromEnum INTRINSIC_XED_IFORM_VCVTTPS2QQ_ZMMi64_MASKmskw_MEMf32_AVX512 = 4727
  fromEnum INTRINSIC_XED_IFORM_VCVTTPS2QQ_ZMMi64_MASKmskw_YMMf32_AVX512 = 4728
  fromEnum INTRINSIC_XED_IFORM_VCVTTPS2UDQ_XMMu32_MASKmskw_MEMf32_AVX512 = 4729
  fromEnum INTRINSIC_XED_IFORM_VCVTTPS2UDQ_XMMu32_MASKmskw_XMMf32_AVX512 = 4730
  fromEnum INTRINSIC_XED_IFORM_VCVTTPS2UDQ_YMMu32_MASKmskw_MEMf32_AVX512 = 4731
  fromEnum INTRINSIC_XED_IFORM_VCVTTPS2UDQ_YMMu32_MASKmskw_YMMf32_AVX512 = 4732
  fromEnum INTRINSIC_XED_IFORM_VCVTTPS2UDQ_ZMMu32_MASKmskw_MEMf32_AVX512 = 4733
  fromEnum INTRINSIC_XED_IFORM_VCVTTPS2UDQ_ZMMu32_MASKmskw_ZMMf32_AVX512 = 4734
  fromEnum INTRINSIC_XED_IFORM_VCVTTPS2UQQ_XMMu64_MASKmskw_MEMf32_AVX512 = 4735
  fromEnum INTRINSIC_XED_IFORM_VCVTTPS2UQQ_XMMu64_MASKmskw_XMMf32_AVX512 = 4736
  fromEnum INTRINSIC_XED_IFORM_VCVTTPS2UQQ_YMMu64_MASKmskw_MEMf32_AVX512 = 4737
  fromEnum INTRINSIC_XED_IFORM_VCVTTPS2UQQ_YMMu64_MASKmskw_XMMf32_AVX512 = 4738
  fromEnum INTRINSIC_XED_IFORM_VCVTTPS2UQQ_ZMMu64_MASKmskw_MEMf32_AVX512 = 4739
  fromEnum INTRINSIC_XED_IFORM_VCVTTPS2UQQ_ZMMu64_MASKmskw_YMMf32_AVX512 = 4740
  fromEnum INTRINSIC_XED_IFORM_VCVTTSD2SI_GPR32d_MEMq = 4741
  fromEnum INTRINSIC_XED_IFORM_VCVTTSD2SI_GPR32d_XMMq = 4742
  fromEnum INTRINSIC_XED_IFORM_VCVTTSD2SI_GPR32i32_MEMf64_AVX512 = 4743
  fromEnum INTRINSIC_XED_IFORM_VCVTTSD2SI_GPR32i32_XMMf64_AVX512 = 4744
  fromEnum INTRINSIC_XED_IFORM_VCVTTSD2SI_GPR64i64_MEMf64_AVX512 = 4745
  fromEnum INTRINSIC_XED_IFORM_VCVTTSD2SI_GPR64i64_XMMf64_AVX512 = 4746
  fromEnum INTRINSIC_XED_IFORM_VCVTTSD2SI_GPR64q_MEMq = 4747
  fromEnum INTRINSIC_XED_IFORM_VCVTTSD2SI_GPR64q_XMMq = 4748
  fromEnum INTRINSIC_XED_IFORM_VCVTTSD2USI_GPR32u32_MEMf64_AVX512 = 4749
  fromEnum INTRINSIC_XED_IFORM_VCVTTSD2USI_GPR32u32_XMMf64_AVX512 = 4750
  fromEnum INTRINSIC_XED_IFORM_VCVTTSD2USI_GPR64u64_MEMf64_AVX512 = 4751
  fromEnum INTRINSIC_XED_IFORM_VCVTTSD2USI_GPR64u64_XMMf64_AVX512 = 4752
  fromEnum INTRINSIC_XED_IFORM_VCVTTSH2SI_GPR32i32_MEMf16_AVX512 = 4753
  fromEnum INTRINSIC_XED_IFORM_VCVTTSH2SI_GPR32i32_XMMf16_AVX512 = 4754
  fromEnum INTRINSIC_XED_IFORM_VCVTTSH2SI_GPR64i64_MEMf16_AVX512 = 4755
  fromEnum INTRINSIC_XED_IFORM_VCVTTSH2SI_GPR64i64_XMMf16_AVX512 = 4756
  fromEnum INTRINSIC_XED_IFORM_VCVTTSH2USI_GPR32u32_MEMf16_AVX512 = 4757
  fromEnum INTRINSIC_XED_IFORM_VCVTTSH2USI_GPR32u32_XMMf16_AVX512 = 4758
  fromEnum INTRINSIC_XED_IFORM_VCVTTSH2USI_GPR64u64_MEMf16_AVX512 = 4759
  fromEnum INTRINSIC_XED_IFORM_VCVTTSH2USI_GPR64u64_XMMf16_AVX512 = 4760
  fromEnum INTRINSIC_XED_IFORM_VCVTTSS2SI_GPR32d_MEMd = 4761
  fromEnum INTRINSIC_XED_IFORM_VCVTTSS2SI_GPR32d_XMMd = 4762
  fromEnum INTRINSIC_XED_IFORM_VCVTTSS2SI_GPR32i32_MEMf32_AVX512 = 4763
  fromEnum INTRINSIC_XED_IFORM_VCVTTSS2SI_GPR32i32_XMMf32_AVX512 = 4764
  fromEnum INTRINSIC_XED_IFORM_VCVTTSS2SI_GPR64i64_MEMf32_AVX512 = 4765
  fromEnum INTRINSIC_XED_IFORM_VCVTTSS2SI_GPR64i64_XMMf32_AVX512 = 4766
  fromEnum INTRINSIC_XED_IFORM_VCVTTSS2SI_GPR64q_MEMd = 4767
  fromEnum INTRINSIC_XED_IFORM_VCVTTSS2SI_GPR64q_XMMd = 4768
  fromEnum INTRINSIC_XED_IFORM_VCVTTSS2USI_GPR32u32_MEMf32_AVX512 = 4769
  fromEnum INTRINSIC_XED_IFORM_VCVTTSS2USI_GPR32u32_XMMf32_AVX512 = 4770
  fromEnum INTRINSIC_XED_IFORM_VCVTTSS2USI_GPR64u64_MEMf32_AVX512 = 4771
  fromEnum INTRINSIC_XED_IFORM_VCVTTSS2USI_GPR64u64_XMMf32_AVX512 = 4772
  fromEnum INTRINSIC_XED_IFORM_VCVTUDQ2PD_XMMf64_MASKmskw_MEMu32_AVX512 = 4773
  fromEnum INTRINSIC_XED_IFORM_VCVTUDQ2PD_XMMf64_MASKmskw_XMMu32_AVX512 = 4774
  fromEnum INTRINSIC_XED_IFORM_VCVTUDQ2PD_YMMf64_MASKmskw_MEMu32_AVX512 = 4775
  fromEnum INTRINSIC_XED_IFORM_VCVTUDQ2PD_YMMf64_MASKmskw_XMMu32_AVX512 = 4776
  fromEnum INTRINSIC_XED_IFORM_VCVTUDQ2PD_ZMMf64_MASKmskw_MEMu32_AVX512 = 4777
  fromEnum INTRINSIC_XED_IFORM_VCVTUDQ2PD_ZMMf64_MASKmskw_YMMu32_AVX512 = 4778
  fromEnum INTRINSIC_XED_IFORM_VCVTUDQ2PH_XMMf16_MASKmskw_MEMu32_AVX512_VL128 = 4779
  fromEnum INTRINSIC_XED_IFORM_VCVTUDQ2PH_XMMf16_MASKmskw_MEMu32_AVX512_VL256 = 4780
  fromEnum INTRINSIC_XED_IFORM_VCVTUDQ2PH_XMMf16_MASKmskw_XMMu32_AVX512 = 4781
  fromEnum INTRINSIC_XED_IFORM_VCVTUDQ2PH_XMMf16_MASKmskw_YMMu32_AVX512 = 4782
  fromEnum INTRINSIC_XED_IFORM_VCVTUDQ2PH_YMMf16_MASKmskw_MEMu32_AVX512 = 4783
  fromEnum INTRINSIC_XED_IFORM_VCVTUDQ2PH_YMMf16_MASKmskw_ZMMu32_AVX512 = 4784
  fromEnum INTRINSIC_XED_IFORM_VCVTUDQ2PS_XMMf32_MASKmskw_MEMu32_AVX512 = 4785
  fromEnum INTRINSIC_XED_IFORM_VCVTUDQ2PS_XMMf32_MASKmskw_XMMu32_AVX512 = 4786
  fromEnum INTRINSIC_XED_IFORM_VCVTUDQ2PS_YMMf32_MASKmskw_MEMu32_AVX512 = 4787
  fromEnum INTRINSIC_XED_IFORM_VCVTUDQ2PS_YMMf32_MASKmskw_YMMu32_AVX512 = 4788
  fromEnum INTRINSIC_XED_IFORM_VCVTUDQ2PS_ZMMf32_MASKmskw_MEMu32_AVX512 = 4789
  fromEnum INTRINSIC_XED_IFORM_VCVTUDQ2PS_ZMMf32_MASKmskw_ZMMu32_AVX512 = 4790
  fromEnum INTRINSIC_XED_IFORM_VCVTUQQ2PD_XMMf64_MASKmskw_MEMu64_AVX512 = 4791
  fromEnum INTRINSIC_XED_IFORM_VCVTUQQ2PD_XMMf64_MASKmskw_XMMu64_AVX512 = 4792
  fromEnum INTRINSIC_XED_IFORM_VCVTUQQ2PD_YMMf64_MASKmskw_MEMu64_AVX512 = 4793
  fromEnum INTRINSIC_XED_IFORM_VCVTUQQ2PD_YMMf64_MASKmskw_YMMu64_AVX512 = 4794
  fromEnum INTRINSIC_XED_IFORM_VCVTUQQ2PD_ZMMf64_MASKmskw_MEMu64_AVX512 = 4795
  fromEnum INTRINSIC_XED_IFORM_VCVTUQQ2PD_ZMMf64_MASKmskw_ZMMu64_AVX512 = 4796
  fromEnum INTRINSIC_XED_IFORM_VCVTUQQ2PH_XMMf16_MASKmskw_MEMu64_AVX512_VL128 = 4797
  fromEnum INTRINSIC_XED_IFORM_VCVTUQQ2PH_XMMf16_MASKmskw_MEMu64_AVX512_VL256 = 4798
  fromEnum INTRINSIC_XED_IFORM_VCVTUQQ2PH_XMMf16_MASKmskw_MEMu64_AVX512_VL512 = 4799
  fromEnum INTRINSIC_XED_IFORM_VCVTUQQ2PH_XMMf16_MASKmskw_XMMu64_AVX512 = 4800
  fromEnum INTRINSIC_XED_IFORM_VCVTUQQ2PH_XMMf16_MASKmskw_YMMu64_AVX512 = 4801
  fromEnum INTRINSIC_XED_IFORM_VCVTUQQ2PH_XMMf16_MASKmskw_ZMMu64_AVX512 = 4802
  fromEnum INTRINSIC_XED_IFORM_VCVTUQQ2PS_XMMf32_MASKmskw_MEMu64_AVX512_VL128 = 4803
  fromEnum INTRINSIC_XED_IFORM_VCVTUQQ2PS_XMMf32_MASKmskw_MEMu64_AVX512_VL256 = 4804
  fromEnum INTRINSIC_XED_IFORM_VCVTUQQ2PS_XMMf32_MASKmskw_XMMu64_AVX512_VL128 = 4805
  fromEnum INTRINSIC_XED_IFORM_VCVTUQQ2PS_XMMf32_MASKmskw_YMMu64_AVX512_VL256 = 4806
  fromEnum INTRINSIC_XED_IFORM_VCVTUQQ2PS_YMMf32_MASKmskw_MEMu64_AVX512_VL512 = 4807
  fromEnum INTRINSIC_XED_IFORM_VCVTUQQ2PS_YMMf32_MASKmskw_ZMMu64_AVX512_VL512 = 4808
  fromEnum INTRINSIC_XED_IFORM_VCVTUSI2SD_XMMf64_XMMf64_GPR32u32_AVX512 = 4809
  fromEnum INTRINSIC_XED_IFORM_VCVTUSI2SD_XMMf64_XMMf64_GPR64u64_AVX512 = 4810
  fromEnum INTRINSIC_XED_IFORM_VCVTUSI2SD_XMMf64_XMMf64_MEMu32_AVX512 = 4811
  fromEnum INTRINSIC_XED_IFORM_VCVTUSI2SD_XMMf64_XMMf64_MEMu64_AVX512 = 4812
  fromEnum INTRINSIC_XED_IFORM_VCVTUSI2SH_XMMf16_XMMf16_GPR32u32_AVX512 = 4813
  fromEnum INTRINSIC_XED_IFORM_VCVTUSI2SH_XMMf16_XMMf16_GPR64u64_AVX512 = 4814
  fromEnum INTRINSIC_XED_IFORM_VCVTUSI2SH_XMMf16_XMMf16_MEMu32_AVX512 = 4815
  fromEnum INTRINSIC_XED_IFORM_VCVTUSI2SH_XMMf16_XMMf16_MEMu64_AVX512 = 4816
  fromEnum INTRINSIC_XED_IFORM_VCVTUSI2SS_XMMf32_XMMf32_GPR32u32_AVX512 = 4817
  fromEnum INTRINSIC_XED_IFORM_VCVTUSI2SS_XMMf32_XMMf32_GPR64u64_AVX512 = 4818
  fromEnum INTRINSIC_XED_IFORM_VCVTUSI2SS_XMMf32_XMMf32_MEMu32_AVX512 = 4819
  fromEnum INTRINSIC_XED_IFORM_VCVTUSI2SS_XMMf32_XMMf32_MEMu64_AVX512 = 4820
  fromEnum INTRINSIC_XED_IFORM_VCVTUW2PH_XMMf16_MASKmskw_MEMu16_AVX512 = 4821
  fromEnum INTRINSIC_XED_IFORM_VCVTUW2PH_XMMf16_MASKmskw_XMMu16_AVX512 = 4822
  fromEnum INTRINSIC_XED_IFORM_VCVTUW2PH_YMMf16_MASKmskw_MEMu16_AVX512 = 4823
  fromEnum INTRINSIC_XED_IFORM_VCVTUW2PH_YMMf16_MASKmskw_YMMu16_AVX512 = 4824
  fromEnum INTRINSIC_XED_IFORM_VCVTUW2PH_ZMMf16_MASKmskw_MEMu16_AVX512 = 4825
  fromEnum INTRINSIC_XED_IFORM_VCVTUW2PH_ZMMf16_MASKmskw_ZMMu16_AVX512 = 4826
  fromEnum INTRINSIC_XED_IFORM_VCVTW2PH_XMMf16_MASKmskw_MEMi16_AVX512 = 4827
  fromEnum INTRINSIC_XED_IFORM_VCVTW2PH_XMMf16_MASKmskw_XMMi16_AVX512 = 4828
  fromEnum INTRINSIC_XED_IFORM_VCVTW2PH_YMMf16_MASKmskw_MEMi16_AVX512 = 4829
  fromEnum INTRINSIC_XED_IFORM_VCVTW2PH_YMMf16_MASKmskw_YMMi16_AVX512 = 4830
  fromEnum INTRINSIC_XED_IFORM_VCVTW2PH_ZMMf16_MASKmskw_MEMi16_AVX512 = 4831
  fromEnum INTRINSIC_XED_IFORM_VCVTW2PH_ZMMf16_MASKmskw_ZMMi16_AVX512 = 4832
  fromEnum INTRINSIC_XED_IFORM_VDBPSADBW_XMMu16_MASKmskw_XMMu8_MEMu8_IMM8_AVX512 = 4833
  fromEnum INTRINSIC_XED_IFORM_VDBPSADBW_XMMu16_MASKmskw_XMMu8_XMMu8_IMM8_AVX512 = 4834
  fromEnum INTRINSIC_XED_IFORM_VDBPSADBW_YMMu16_MASKmskw_YMMu8_MEMu8_IMM8_AVX512 = 4835
  fromEnum INTRINSIC_XED_IFORM_VDBPSADBW_YMMu16_MASKmskw_YMMu8_YMMu8_IMM8_AVX512 = 4836
  fromEnum INTRINSIC_XED_IFORM_VDBPSADBW_ZMMu16_MASKmskw_ZMMu8_MEMu8_IMM8_AVX512 = 4837
  fromEnum INTRINSIC_XED_IFORM_VDBPSADBW_ZMMu16_MASKmskw_ZMMu8_ZMMu8_IMM8_AVX512 = 4838
  fromEnum INTRINSIC_XED_IFORM_VDIVPD_XMMdq_XMMdq_MEMdq = 4839
  fromEnum INTRINSIC_XED_IFORM_VDIVPD_XMMdq_XMMdq_XMMdq = 4840
  fromEnum INTRINSIC_XED_IFORM_VDIVPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 4841
  fromEnum INTRINSIC_XED_IFORM_VDIVPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 4842
  fromEnum INTRINSIC_XED_IFORM_VDIVPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 = 4843
  fromEnum INTRINSIC_XED_IFORM_VDIVPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 = 4844
  fromEnum INTRINSIC_XED_IFORM_VDIVPD_YMMqq_YMMqq_MEMqq = 4845
  fromEnum INTRINSIC_XED_IFORM_VDIVPD_YMMqq_YMMqq_YMMqq = 4846
  fromEnum INTRINSIC_XED_IFORM_VDIVPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 = 4847
  fromEnum INTRINSIC_XED_IFORM_VDIVPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 = 4848
  fromEnum INTRINSIC_XED_IFORM_VDIVPH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 = 4849
  fromEnum INTRINSIC_XED_IFORM_VDIVPH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 4850
  fromEnum INTRINSIC_XED_IFORM_VDIVPH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 = 4851
  fromEnum INTRINSIC_XED_IFORM_VDIVPH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 = 4852
  fromEnum INTRINSIC_XED_IFORM_VDIVPH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 = 4853
  fromEnum INTRINSIC_XED_IFORM_VDIVPH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 = 4854
  fromEnum INTRINSIC_XED_IFORM_VDIVPS_XMMdq_XMMdq_MEMdq = 4855
  fromEnum INTRINSIC_XED_IFORM_VDIVPS_XMMdq_XMMdq_XMMdq = 4856
  fromEnum INTRINSIC_XED_IFORM_VDIVPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 4857
  fromEnum INTRINSIC_XED_IFORM_VDIVPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 4858
  fromEnum INTRINSIC_XED_IFORM_VDIVPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 = 4859
  fromEnum INTRINSIC_XED_IFORM_VDIVPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 = 4860
  fromEnum INTRINSIC_XED_IFORM_VDIVPS_YMMqq_YMMqq_MEMqq = 4861
  fromEnum INTRINSIC_XED_IFORM_VDIVPS_YMMqq_YMMqq_YMMqq = 4862
  fromEnum INTRINSIC_XED_IFORM_VDIVPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 = 4863
  fromEnum INTRINSIC_XED_IFORM_VDIVPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 = 4864
  fromEnum INTRINSIC_XED_IFORM_VDIVSD_XMMdq_XMMdq_MEMq = 4865
  fromEnum INTRINSIC_XED_IFORM_VDIVSD_XMMdq_XMMdq_XMMq = 4866
  fromEnum INTRINSIC_XED_IFORM_VDIVSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 4867
  fromEnum INTRINSIC_XED_IFORM_VDIVSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 4868
  fromEnum INTRINSIC_XED_IFORM_VDIVSH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 = 4869
  fromEnum INTRINSIC_XED_IFORM_VDIVSH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 4870
  fromEnum INTRINSIC_XED_IFORM_VDIVSS_XMMdq_XMMdq_MEMd = 4871
  fromEnum INTRINSIC_XED_IFORM_VDIVSS_XMMdq_XMMdq_XMMd = 4872
  fromEnum INTRINSIC_XED_IFORM_VDIVSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 4873
  fromEnum INTRINSIC_XED_IFORM_VDIVSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 4874
  fromEnum INTRINSIC_XED_IFORM_VDPBF16PS_XMMf32_MASKmskw_XMMu32_MEMu32_AVX512 = 4875
  fromEnum INTRINSIC_XED_IFORM_VDPBF16PS_XMMf32_MASKmskw_XMMu32_XMMu32_AVX512 = 4876
  fromEnum INTRINSIC_XED_IFORM_VDPBF16PS_YMMf32_MASKmskw_YMMu32_MEMu32_AVX512 = 4877
  fromEnum INTRINSIC_XED_IFORM_VDPBF16PS_YMMf32_MASKmskw_YMMu32_YMMu32_AVX512 = 4878
  fromEnum INTRINSIC_XED_IFORM_VDPBF16PS_ZMMf32_MASKmskw_ZMMu32_MEMu32_AVX512 = 4879
  fromEnum INTRINSIC_XED_IFORM_VDPBF16PS_ZMMf32_MASKmskw_ZMMu32_ZMMu32_AVX512 = 4880
  fromEnum INTRINSIC_XED_IFORM_VDPPD_XMMdq_XMMdq_MEMdq_IMMb = 4881
  fromEnum INTRINSIC_XED_IFORM_VDPPD_XMMdq_XMMdq_XMMdq_IMMb = 4882
  fromEnum INTRINSIC_XED_IFORM_VDPPS_XMMdq_XMMdq_MEMdq_IMMb = 4883
  fromEnum INTRINSIC_XED_IFORM_VDPPS_XMMdq_XMMdq_XMMdq_IMMb = 4884
  fromEnum INTRINSIC_XED_IFORM_VDPPS_YMMqq_YMMqq_MEMqq_IMMb = 4885
  fromEnum INTRINSIC_XED_IFORM_VDPPS_YMMqq_YMMqq_YMMqq_IMMb = 4886
  fromEnum INTRINSIC_XED_IFORM_VERR_GPR16 = 4887
  fromEnum INTRINSIC_XED_IFORM_VERR_MEMw = 4888
  fromEnum INTRINSIC_XED_IFORM_VERW_GPR16 = 4889
  fromEnum INTRINSIC_XED_IFORM_VERW_MEMw = 4890
  fromEnum INTRINSIC_XED_IFORM_VEXP2PD_ZMMf64_MASKmskw_MEMf64_AVX512ER = 4891
  fromEnum INTRINSIC_XED_IFORM_VEXP2PD_ZMMf64_MASKmskw_ZMMf64_AVX512ER = 4892
  fromEnum INTRINSIC_XED_IFORM_VEXP2PS_ZMMf32_MASKmskw_MEMf32_AVX512ER = 4893
  fromEnum INTRINSIC_XED_IFORM_VEXP2PS_ZMMf32_MASKmskw_ZMMf32_AVX512ER = 4894
  fromEnum INTRINSIC_XED_IFORM_VEXPANDPD_XMMf64_MASKmskw_MEMf64_AVX512 = 4895
  fromEnum INTRINSIC_XED_IFORM_VEXPANDPD_XMMf64_MASKmskw_XMMf64_AVX512 = 4896
  fromEnum INTRINSIC_XED_IFORM_VEXPANDPD_YMMf64_MASKmskw_MEMf64_AVX512 = 4897
  fromEnum INTRINSIC_XED_IFORM_VEXPANDPD_YMMf64_MASKmskw_YMMf64_AVX512 = 4898
  fromEnum INTRINSIC_XED_IFORM_VEXPANDPD_ZMMf64_MASKmskw_MEMf64_AVX512 = 4899
  fromEnum INTRINSIC_XED_IFORM_VEXPANDPD_ZMMf64_MASKmskw_ZMMf64_AVX512 = 4900
  fromEnum INTRINSIC_XED_IFORM_VEXPANDPS_XMMf32_MASKmskw_MEMf32_AVX512 = 4901
  fromEnum INTRINSIC_XED_IFORM_VEXPANDPS_XMMf32_MASKmskw_XMMf32_AVX512 = 4902
  fromEnum INTRINSIC_XED_IFORM_VEXPANDPS_YMMf32_MASKmskw_MEMf32_AVX512 = 4903
  fromEnum INTRINSIC_XED_IFORM_VEXPANDPS_YMMf32_MASKmskw_YMMf32_AVX512 = 4904
  fromEnum INTRINSIC_XED_IFORM_VEXPANDPS_ZMMf32_MASKmskw_MEMf32_AVX512 = 4905
  fromEnum INTRINSIC_XED_IFORM_VEXPANDPS_ZMMf32_MASKmskw_ZMMf32_AVX512 = 4906
  fromEnum INTRINSIC_XED_IFORM_VEXTRACTF128_MEMdq_YMMdq_IMMb = 4907
  fromEnum INTRINSIC_XED_IFORM_VEXTRACTF128_XMMdq_YMMdq_IMMb = 4908
  fromEnum INTRINSIC_XED_IFORM_VEXTRACTF32X4_MEMf32_MASKmskw_YMMf32_IMM8_AVX512 = 4909
  fromEnum INTRINSIC_XED_IFORM_VEXTRACTF32X4_MEMf32_MASKmskw_ZMMf32_IMM8_AVX512 = 4910
  fromEnum INTRINSIC_XED_IFORM_VEXTRACTF32X4_XMMf32_MASKmskw_YMMf32_IMM8_AVX512 = 4911
  fromEnum INTRINSIC_XED_IFORM_VEXTRACTF32X4_XMMf32_MASKmskw_ZMMf32_IMM8_AVX512 = 4912
  fromEnum INTRINSIC_XED_IFORM_VEXTRACTF32X8_MEMf32_MASKmskw_ZMMf32_IMM8_AVX512 = 4913
  fromEnum INTRINSIC_XED_IFORM_VEXTRACTF32X8_YMMf32_MASKmskw_ZMMf32_IMM8_AVX512 = 4914
  fromEnum INTRINSIC_XED_IFORM_VEXTRACTF64X2_MEMf64_MASKmskw_YMMf64_IMM8_AVX512 = 4915
  fromEnum INTRINSIC_XED_IFORM_VEXTRACTF64X2_MEMf64_MASKmskw_ZMMf64_IMM8_AVX512 = 4916
  fromEnum INTRINSIC_XED_IFORM_VEXTRACTF64X2_XMMf64_MASKmskw_YMMf64_IMM8_AVX512 = 4917
  fromEnum INTRINSIC_XED_IFORM_VEXTRACTF64X2_XMMf64_MASKmskw_ZMMf64_IMM8_AVX512 = 4918
  fromEnum INTRINSIC_XED_IFORM_VEXTRACTF64X4_MEMf64_MASKmskw_ZMMf64_IMM8_AVX512 = 4919
  fromEnum INTRINSIC_XED_IFORM_VEXTRACTF64X4_YMMf64_MASKmskw_ZMMf64_IMM8_AVX512 = 4920
  fromEnum INTRINSIC_XED_IFORM_VEXTRACTI128_MEMdq_YMMqq_IMMb = 4921
  fromEnum INTRINSIC_XED_IFORM_VEXTRACTI128_XMMdq_YMMqq_IMMb = 4922
  fromEnum INTRINSIC_XED_IFORM_VEXTRACTI32X4_MEMu32_MASKmskw_YMMu32_IMM8_AVX512 = 4923
  fromEnum INTRINSIC_XED_IFORM_VEXTRACTI32X4_MEMu32_MASKmskw_ZMMu32_IMM8_AVX512 = 4924
  fromEnum INTRINSIC_XED_IFORM_VEXTRACTI32X4_XMMu32_MASKmskw_YMMu32_IMM8_AVX512 = 4925
  fromEnum INTRINSIC_XED_IFORM_VEXTRACTI32X4_XMMu32_MASKmskw_ZMMu32_IMM8_AVX512 = 4926
  fromEnum INTRINSIC_XED_IFORM_VEXTRACTI32X8_MEMu32_MASKmskw_ZMMu32_IMM8_AVX512 = 4927
  fromEnum INTRINSIC_XED_IFORM_VEXTRACTI32X8_YMMu32_MASKmskw_ZMMu32_IMM8_AVX512 = 4928
  fromEnum INTRINSIC_XED_IFORM_VEXTRACTI64X2_MEMu64_MASKmskw_YMMu64_IMM8_AVX512 = 4929
  fromEnum INTRINSIC_XED_IFORM_VEXTRACTI64X2_MEMu64_MASKmskw_ZMMu64_IMM8_AVX512 = 4930
  fromEnum INTRINSIC_XED_IFORM_VEXTRACTI64X2_XMMu64_MASKmskw_YMMu64_IMM8_AVX512 = 4931
  fromEnum INTRINSIC_XED_IFORM_VEXTRACTI64X2_XMMu64_MASKmskw_ZMMu64_IMM8_AVX512 = 4932
  fromEnum INTRINSIC_XED_IFORM_VEXTRACTI64X4_MEMu64_MASKmskw_ZMMu64_IMM8_AVX512 = 4933
  fromEnum INTRINSIC_XED_IFORM_VEXTRACTI64X4_YMMu64_MASKmskw_ZMMu64_IMM8_AVX512 = 4934
  fromEnum INTRINSIC_XED_IFORM_VEXTRACTPS_GPR32_XMMdq_IMMb = 4935
  fromEnum INTRINSIC_XED_IFORM_VEXTRACTPS_GPR32f32_XMMf32_IMM8_AVX512 = 4936
  fromEnum INTRINSIC_XED_IFORM_VEXTRACTPS_MEMd_XMMdq_IMMb = 4937
  fromEnum INTRINSIC_XED_IFORM_VEXTRACTPS_MEMf32_XMMf32_IMM8_AVX512 = 4938
  fromEnum INTRINSIC_XED_IFORM_VFCMADDCPH_XMM2f16_MASKmskw_XMM2f16_MEM2f16_AVX512 = 4939
  fromEnum INTRINSIC_XED_IFORM_VFCMADDCPH_XMM2f16_MASKmskw_XMM2f16_XMM2f16_AVX512 = 4940
  fromEnum INTRINSIC_XED_IFORM_VFCMADDCPH_YMM2f16_MASKmskw_YMM2f16_MEM2f16_AVX512 = 4941
  fromEnum INTRINSIC_XED_IFORM_VFCMADDCPH_YMM2f16_MASKmskw_YMM2f16_YMM2f16_AVX512 = 4942
  fromEnum INTRINSIC_XED_IFORM_VFCMADDCPH_ZMM2f16_MASKmskw_ZMM2f16_MEM2f16_AVX512 = 4943
  fromEnum INTRINSIC_XED_IFORM_VFCMADDCPH_ZMM2f16_MASKmskw_ZMM2f16_ZMM2f16_AVX512 = 4944
  fromEnum INTRINSIC_XED_IFORM_VFCMADDCSH_XMM2f16_MASKmskw_XMM2f16_MEM2f16_AVX512 = 4945
  fromEnum INTRINSIC_XED_IFORM_VFCMADDCSH_XMM2f16_MASKmskw_XMM2f16_XMM2f16_AVX512 = 4946
  fromEnum INTRINSIC_XED_IFORM_VFCMULCPH_XMM2f16_MASKmskw_XMM2f16_MEM2f16_AVX512 = 4947
  fromEnum INTRINSIC_XED_IFORM_VFCMULCPH_XMM2f16_MASKmskw_XMM2f16_XMM2f16_AVX512 = 4948
  fromEnum INTRINSIC_XED_IFORM_VFCMULCPH_YMM2f16_MASKmskw_YMM2f16_MEM2f16_AVX512 = 4949
  fromEnum INTRINSIC_XED_IFORM_VFCMULCPH_YMM2f16_MASKmskw_YMM2f16_YMM2f16_AVX512 = 4950
  fromEnum INTRINSIC_XED_IFORM_VFCMULCPH_ZMM2f16_MASKmskw_ZMM2f16_MEM2f16_AVX512 = 4951
  fromEnum INTRINSIC_XED_IFORM_VFCMULCPH_ZMM2f16_MASKmskw_ZMM2f16_ZMM2f16_AVX512 = 4952
  fromEnum INTRINSIC_XED_IFORM_VFCMULCSH_XMM2f16_MASKmskw_XMM2f16_MEM2f16_AVX512 = 4953
  fromEnum INTRINSIC_XED_IFORM_VFCMULCSH_XMM2f16_MASKmskw_XMM2f16_XMM2f16_AVX512 = 4954
  fromEnum INTRINSIC_XED_IFORM_VFIXUPIMMPD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 = 4955
  fromEnum INTRINSIC_XED_IFORM_VFIXUPIMMPD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 = 4956
  fromEnum INTRINSIC_XED_IFORM_VFIXUPIMMPD_YMMf64_MASKmskw_YMMf64_MEMf64_IMM8_AVX512 = 4957
  fromEnum INTRINSIC_XED_IFORM_VFIXUPIMMPD_YMMf64_MASKmskw_YMMf64_YMMf64_IMM8_AVX512 = 4958
  fromEnum INTRINSIC_XED_IFORM_VFIXUPIMMPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512 = 4959
  fromEnum INTRINSIC_XED_IFORM_VFIXUPIMMPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_IMM8_AVX512 = 4960
  fromEnum INTRINSIC_XED_IFORM_VFIXUPIMMPS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 = 4961
  fromEnum INTRINSIC_XED_IFORM_VFIXUPIMMPS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 = 4962
  fromEnum INTRINSIC_XED_IFORM_VFIXUPIMMPS_YMMf32_MASKmskw_YMMf32_MEMf32_IMM8_AVX512 = 4963
  fromEnum INTRINSIC_XED_IFORM_VFIXUPIMMPS_YMMf32_MASKmskw_YMMf32_YMMf32_IMM8_AVX512 = 4964
  fromEnum INTRINSIC_XED_IFORM_VFIXUPIMMPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512 = 4965
  fromEnum INTRINSIC_XED_IFORM_VFIXUPIMMPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_IMM8_AVX512 = 4966
  fromEnum INTRINSIC_XED_IFORM_VFIXUPIMMSD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 = 4967
  fromEnum INTRINSIC_XED_IFORM_VFIXUPIMMSD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 = 4968
  fromEnum INTRINSIC_XED_IFORM_VFIXUPIMMSS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 = 4969
  fromEnum INTRINSIC_XED_IFORM_VFIXUPIMMSS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 = 4970
  fromEnum INTRINSIC_XED_IFORM_VFMADD132PD_XMMdq_XMMdq_MEMdq = 4971
  fromEnum INTRINSIC_XED_IFORM_VFMADD132PD_XMMdq_XMMdq_XMMdq = 4972
  fromEnum INTRINSIC_XED_IFORM_VFMADD132PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 4973
  fromEnum INTRINSIC_XED_IFORM_VFMADD132PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 4974
  fromEnum INTRINSIC_XED_IFORM_VFMADD132PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 = 4975
  fromEnum INTRINSIC_XED_IFORM_VFMADD132PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 = 4976
  fromEnum INTRINSIC_XED_IFORM_VFMADD132PD_YMMqq_YMMqq_MEMqq = 4977
  fromEnum INTRINSIC_XED_IFORM_VFMADD132PD_YMMqq_YMMqq_YMMqq = 4978
  fromEnum INTRINSIC_XED_IFORM_VFMADD132PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 = 4979
  fromEnum INTRINSIC_XED_IFORM_VFMADD132PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 = 4980
  fromEnum INTRINSIC_XED_IFORM_VFMADD132PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 = 4981
  fromEnum INTRINSIC_XED_IFORM_VFMADD132PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 4982
  fromEnum INTRINSIC_XED_IFORM_VFMADD132PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 = 4983
  fromEnum INTRINSIC_XED_IFORM_VFMADD132PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 = 4984
  fromEnum INTRINSIC_XED_IFORM_VFMADD132PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 = 4985
  fromEnum INTRINSIC_XED_IFORM_VFMADD132PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 = 4986
  fromEnum INTRINSIC_XED_IFORM_VFMADD132PS_XMMdq_XMMdq_MEMdq = 4987
  fromEnum INTRINSIC_XED_IFORM_VFMADD132PS_XMMdq_XMMdq_XMMdq = 4988
  fromEnum INTRINSIC_XED_IFORM_VFMADD132PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 4989
  fromEnum INTRINSIC_XED_IFORM_VFMADD132PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 4990
  fromEnum INTRINSIC_XED_IFORM_VFMADD132PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 = 4991
  fromEnum INTRINSIC_XED_IFORM_VFMADD132PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 = 4992
  fromEnum INTRINSIC_XED_IFORM_VFMADD132PS_YMMqq_YMMqq_MEMqq = 4993
  fromEnum INTRINSIC_XED_IFORM_VFMADD132PS_YMMqq_YMMqq_YMMqq = 4994
  fromEnum INTRINSIC_XED_IFORM_VFMADD132PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 = 4995
  fromEnum INTRINSIC_XED_IFORM_VFMADD132PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 = 4996
  fromEnum INTRINSIC_XED_IFORM_VFMADD132SD_XMMdq_XMMq_MEMq = 4997
  fromEnum INTRINSIC_XED_IFORM_VFMADD132SD_XMMdq_XMMq_XMMq = 4998
  fromEnum INTRINSIC_XED_IFORM_VFMADD132SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 4999
  fromEnum INTRINSIC_XED_IFORM_VFMADD132SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 5000
  fromEnum INTRINSIC_XED_IFORM_VFMADD132SH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 = 5001
  fromEnum INTRINSIC_XED_IFORM_VFMADD132SH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 5002
  fromEnum INTRINSIC_XED_IFORM_VFMADD132SS_XMMdq_XMMd_MEMd = 5003
  fromEnum INTRINSIC_XED_IFORM_VFMADD132SS_XMMdq_XMMd_XMMd = 5004
  fromEnum INTRINSIC_XED_IFORM_VFMADD132SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 5005
  fromEnum INTRINSIC_XED_IFORM_VFMADD132SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 5006
  fromEnum INTRINSIC_XED_IFORM_VFMADD213PD_XMMdq_XMMdq_MEMdq = 5007
  fromEnum INTRINSIC_XED_IFORM_VFMADD213PD_XMMdq_XMMdq_XMMdq = 5008
  fromEnum INTRINSIC_XED_IFORM_VFMADD213PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 5009
  fromEnum INTRINSIC_XED_IFORM_VFMADD213PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 5010
  fromEnum INTRINSIC_XED_IFORM_VFMADD213PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 = 5011
  fromEnum INTRINSIC_XED_IFORM_VFMADD213PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 = 5012
  fromEnum INTRINSIC_XED_IFORM_VFMADD213PD_YMMqq_YMMqq_MEMqq = 5013
  fromEnum INTRINSIC_XED_IFORM_VFMADD213PD_YMMqq_YMMqq_YMMqq = 5014
  fromEnum INTRINSIC_XED_IFORM_VFMADD213PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 = 5015
  fromEnum INTRINSIC_XED_IFORM_VFMADD213PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 = 5016
  fromEnum INTRINSIC_XED_IFORM_VFMADD213PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 = 5017
  fromEnum INTRINSIC_XED_IFORM_VFMADD213PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 5018
  fromEnum INTRINSIC_XED_IFORM_VFMADD213PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 = 5019
  fromEnum INTRINSIC_XED_IFORM_VFMADD213PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 = 5020
  fromEnum INTRINSIC_XED_IFORM_VFMADD213PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 = 5021
  fromEnum INTRINSIC_XED_IFORM_VFMADD213PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 = 5022
  fromEnum INTRINSIC_XED_IFORM_VFMADD213PS_XMMdq_XMMdq_MEMdq = 5023
  fromEnum INTRINSIC_XED_IFORM_VFMADD213PS_XMMdq_XMMdq_XMMdq = 5024
  fromEnum INTRINSIC_XED_IFORM_VFMADD213PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 5025
  fromEnum INTRINSIC_XED_IFORM_VFMADD213PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 5026
  fromEnum INTRINSIC_XED_IFORM_VFMADD213PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 = 5027
  fromEnum INTRINSIC_XED_IFORM_VFMADD213PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 = 5028
  fromEnum INTRINSIC_XED_IFORM_VFMADD213PS_YMMqq_YMMqq_MEMqq = 5029
  fromEnum INTRINSIC_XED_IFORM_VFMADD213PS_YMMqq_YMMqq_YMMqq = 5030
  fromEnum INTRINSIC_XED_IFORM_VFMADD213PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 = 5031
  fromEnum INTRINSIC_XED_IFORM_VFMADD213PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 = 5032
  fromEnum INTRINSIC_XED_IFORM_VFMADD213SD_XMMdq_XMMq_MEMq = 5033
  fromEnum INTRINSIC_XED_IFORM_VFMADD213SD_XMMdq_XMMq_XMMq = 5034
  fromEnum INTRINSIC_XED_IFORM_VFMADD213SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 5035
  fromEnum INTRINSIC_XED_IFORM_VFMADD213SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 5036
  fromEnum INTRINSIC_XED_IFORM_VFMADD213SH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 = 5037
  fromEnum INTRINSIC_XED_IFORM_VFMADD213SH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 5038
  fromEnum INTRINSIC_XED_IFORM_VFMADD213SS_XMMdq_XMMd_MEMd = 5039
  fromEnum INTRINSIC_XED_IFORM_VFMADD213SS_XMMdq_XMMd_XMMd = 5040
  fromEnum INTRINSIC_XED_IFORM_VFMADD213SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 5041
  fromEnum INTRINSIC_XED_IFORM_VFMADD213SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 5042
  fromEnum INTRINSIC_XED_IFORM_VFMADD231PD_XMMdq_XMMdq_MEMdq = 5043
  fromEnum INTRINSIC_XED_IFORM_VFMADD231PD_XMMdq_XMMdq_XMMdq = 5044
  fromEnum INTRINSIC_XED_IFORM_VFMADD231PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 5045
  fromEnum INTRINSIC_XED_IFORM_VFMADD231PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 5046
  fromEnum INTRINSIC_XED_IFORM_VFMADD231PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 = 5047
  fromEnum INTRINSIC_XED_IFORM_VFMADD231PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 = 5048
  fromEnum INTRINSIC_XED_IFORM_VFMADD231PD_YMMqq_YMMqq_MEMqq = 5049
  fromEnum INTRINSIC_XED_IFORM_VFMADD231PD_YMMqq_YMMqq_YMMqq = 5050
  fromEnum INTRINSIC_XED_IFORM_VFMADD231PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 = 5051
  fromEnum INTRINSIC_XED_IFORM_VFMADD231PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 = 5052
  fromEnum INTRINSIC_XED_IFORM_VFMADD231PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 = 5053
  fromEnum INTRINSIC_XED_IFORM_VFMADD231PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 5054
  fromEnum INTRINSIC_XED_IFORM_VFMADD231PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 = 5055
  fromEnum INTRINSIC_XED_IFORM_VFMADD231PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 = 5056
  fromEnum INTRINSIC_XED_IFORM_VFMADD231PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 = 5057
  fromEnum INTRINSIC_XED_IFORM_VFMADD231PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 = 5058
  fromEnum INTRINSIC_XED_IFORM_VFMADD231PS_XMMdq_XMMdq_MEMdq = 5059
  fromEnum INTRINSIC_XED_IFORM_VFMADD231PS_XMMdq_XMMdq_XMMdq = 5060
  fromEnum INTRINSIC_XED_IFORM_VFMADD231PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 5061
  fromEnum INTRINSIC_XED_IFORM_VFMADD231PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 5062
  fromEnum INTRINSIC_XED_IFORM_VFMADD231PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 = 5063
  fromEnum INTRINSIC_XED_IFORM_VFMADD231PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 = 5064
  fromEnum INTRINSIC_XED_IFORM_VFMADD231PS_YMMqq_YMMqq_MEMqq = 5065
  fromEnum INTRINSIC_XED_IFORM_VFMADD231PS_YMMqq_YMMqq_YMMqq = 5066
  fromEnum INTRINSIC_XED_IFORM_VFMADD231PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 = 5067
  fromEnum INTRINSIC_XED_IFORM_VFMADD231PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 = 5068
  fromEnum INTRINSIC_XED_IFORM_VFMADD231SD_XMMdq_XMMq_MEMq = 5069
  fromEnum INTRINSIC_XED_IFORM_VFMADD231SD_XMMdq_XMMq_XMMq = 5070
  fromEnum INTRINSIC_XED_IFORM_VFMADD231SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 5071
  fromEnum INTRINSIC_XED_IFORM_VFMADD231SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 5072
  fromEnum INTRINSIC_XED_IFORM_VFMADD231SH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 = 5073
  fromEnum INTRINSIC_XED_IFORM_VFMADD231SH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 5074
  fromEnum INTRINSIC_XED_IFORM_VFMADD231SS_XMMdq_XMMd_MEMd = 5075
  fromEnum INTRINSIC_XED_IFORM_VFMADD231SS_XMMdq_XMMd_XMMd = 5076
  fromEnum INTRINSIC_XED_IFORM_VFMADD231SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 5077
  fromEnum INTRINSIC_XED_IFORM_VFMADD231SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 5078
  fromEnum INTRINSIC_XED_IFORM_VFMADDCPH_XMM2f16_MASKmskw_XMM2f16_MEM2f16_AVX512 = 5079
  fromEnum INTRINSIC_XED_IFORM_VFMADDCPH_XMM2f16_MASKmskw_XMM2f16_XMM2f16_AVX512 = 5080
  fromEnum INTRINSIC_XED_IFORM_VFMADDCPH_YMM2f16_MASKmskw_YMM2f16_MEM2f16_AVX512 = 5081
  fromEnum INTRINSIC_XED_IFORM_VFMADDCPH_YMM2f16_MASKmskw_YMM2f16_YMM2f16_AVX512 = 5082
  fromEnum INTRINSIC_XED_IFORM_VFMADDCPH_ZMM2f16_MASKmskw_ZMM2f16_MEM2f16_AVX512 = 5083
  fromEnum INTRINSIC_XED_IFORM_VFMADDCPH_ZMM2f16_MASKmskw_ZMM2f16_ZMM2f16_AVX512 = 5084
  fromEnum INTRINSIC_XED_IFORM_VFMADDCSH_XMM2f16_MASKmskw_XMM2f16_MEM2f16_AVX512 = 5085
  fromEnum INTRINSIC_XED_IFORM_VFMADDCSH_XMM2f16_MASKmskw_XMM2f16_XMM2f16_AVX512 = 5086
  fromEnum INTRINSIC_XED_IFORM_VFMADDPD_XMMdq_XMMdq_MEMdq_XMMdq = 5087
  fromEnum INTRINSIC_XED_IFORM_VFMADDPD_XMMdq_XMMdq_XMMdq_MEMdq = 5088
  fromEnum INTRINSIC_XED_IFORM_VFMADDPD_XMMdq_XMMdq_XMMdq_XMMdq = 5089
  fromEnum INTRINSIC_XED_IFORM_VFMADDPD_YMMqq_YMMqq_MEMqq_YMMqq = 5090
  fromEnum INTRINSIC_XED_IFORM_VFMADDPD_YMMqq_YMMqq_YMMqq_MEMqq = 5091
  fromEnum INTRINSIC_XED_IFORM_VFMADDPD_YMMqq_YMMqq_YMMqq_YMMqq = 5092
  fromEnum INTRINSIC_XED_IFORM_VFMADDPS_XMMdq_XMMdq_MEMdq_XMMdq = 5093
  fromEnum INTRINSIC_XED_IFORM_VFMADDPS_XMMdq_XMMdq_XMMdq_MEMdq = 5094
  fromEnum INTRINSIC_XED_IFORM_VFMADDPS_XMMdq_XMMdq_XMMdq_XMMdq = 5095
  fromEnum INTRINSIC_XED_IFORM_VFMADDPS_YMMqq_YMMqq_MEMqq_YMMqq = 5096
  fromEnum INTRINSIC_XED_IFORM_VFMADDPS_YMMqq_YMMqq_YMMqq_MEMqq = 5097
  fromEnum INTRINSIC_XED_IFORM_VFMADDPS_YMMqq_YMMqq_YMMqq_YMMqq = 5098
  fromEnum INTRINSIC_XED_IFORM_VFMADDSD_XMMdq_XMMq_MEMq_XMMq = 5099
  fromEnum INTRINSIC_XED_IFORM_VFMADDSD_XMMdq_XMMq_XMMq_MEMq = 5100
  fromEnum INTRINSIC_XED_IFORM_VFMADDSD_XMMdq_XMMq_XMMq_XMMq = 5101
  fromEnum INTRINSIC_XED_IFORM_VFMADDSS_XMMdq_XMMd_MEMd_XMMd = 5102
  fromEnum INTRINSIC_XED_IFORM_VFMADDSS_XMMdq_XMMd_XMMd_MEMd = 5103
  fromEnum INTRINSIC_XED_IFORM_VFMADDSS_XMMdq_XMMd_XMMd_XMMd = 5104
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB132PD_XMMdq_XMMdq_MEMdq = 5105
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB132PD_XMMdq_XMMdq_XMMdq = 5106
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB132PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 5107
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB132PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 5108
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB132PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 = 5109
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB132PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 = 5110
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB132PD_YMMqq_YMMqq_MEMqq = 5111
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB132PD_YMMqq_YMMqq_YMMqq = 5112
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB132PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 = 5113
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB132PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 = 5114
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB132PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 = 5115
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB132PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 5116
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB132PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 = 5117
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB132PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 = 5118
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB132PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 = 5119
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB132PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 = 5120
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB132PS_XMMdq_XMMdq_MEMdq = 5121
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB132PS_XMMdq_XMMdq_XMMdq = 5122
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB132PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 5123
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB132PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 5124
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB132PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 = 5125
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB132PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 = 5126
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB132PS_YMMqq_YMMqq_MEMqq = 5127
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB132PS_YMMqq_YMMqq_YMMqq = 5128
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB132PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 = 5129
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB132PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 = 5130
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB213PD_XMMdq_XMMdq_MEMdq = 5131
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB213PD_XMMdq_XMMdq_XMMdq = 5132
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB213PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 5133
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB213PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 5134
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB213PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 = 5135
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB213PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 = 5136
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB213PD_YMMqq_YMMqq_MEMqq = 5137
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB213PD_YMMqq_YMMqq_YMMqq = 5138
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB213PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 = 5139
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB213PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 = 5140
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB213PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 = 5141
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB213PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 5142
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB213PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 = 5143
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB213PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 = 5144
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB213PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 = 5145
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB213PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 = 5146
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB213PS_XMMdq_XMMdq_MEMdq = 5147
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB213PS_XMMdq_XMMdq_XMMdq = 5148
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB213PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 5149
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB213PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 5150
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB213PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 = 5151
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB213PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 = 5152
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB213PS_YMMqq_YMMqq_MEMqq = 5153
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB213PS_YMMqq_YMMqq_YMMqq = 5154
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB213PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 = 5155
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB213PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 = 5156
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB231PD_XMMdq_XMMdq_MEMdq = 5157
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB231PD_XMMdq_XMMdq_XMMdq = 5158
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB231PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 5159
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB231PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 5160
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB231PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 = 5161
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB231PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 = 5162
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB231PD_YMMqq_YMMqq_MEMqq = 5163
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB231PD_YMMqq_YMMqq_YMMqq = 5164
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB231PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 = 5165
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB231PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 = 5166
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB231PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 = 5167
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB231PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 5168
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB231PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 = 5169
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB231PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 = 5170
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB231PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 = 5171
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB231PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 = 5172
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB231PS_XMMdq_XMMdq_MEMdq = 5173
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB231PS_XMMdq_XMMdq_XMMdq = 5174
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB231PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 5175
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB231PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 5176
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB231PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 = 5177
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB231PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 = 5178
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB231PS_YMMqq_YMMqq_MEMqq = 5179
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB231PS_YMMqq_YMMqq_YMMqq = 5180
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB231PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 = 5181
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUB231PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 = 5182
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUBPD_XMMdq_XMMdq_MEMdq_XMMdq = 5183
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUBPD_XMMdq_XMMdq_XMMdq_MEMdq = 5184
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUBPD_XMMdq_XMMdq_XMMdq_XMMdq = 5185
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUBPD_YMMqq_YMMqq_MEMqq_YMMqq = 5186
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUBPD_YMMqq_YMMqq_YMMqq_MEMqq = 5187
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUBPD_YMMqq_YMMqq_YMMqq_YMMqq = 5188
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUBPS_XMMdq_XMMdq_MEMdq_XMMdq = 5189
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUBPS_XMMdq_XMMdq_XMMdq_MEMdq = 5190
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUBPS_XMMdq_XMMdq_XMMdq_XMMdq = 5191
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUBPS_YMMqq_YMMqq_MEMqq_YMMqq = 5192
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUBPS_YMMqq_YMMqq_YMMqq_MEMqq = 5193
  fromEnum INTRINSIC_XED_IFORM_VFMADDSUBPS_YMMqq_YMMqq_YMMqq_YMMqq = 5194
  fromEnum INTRINSIC_XED_IFORM_VFMSUB132PD_XMMdq_XMMdq_MEMdq = 5195
  fromEnum INTRINSIC_XED_IFORM_VFMSUB132PD_XMMdq_XMMdq_XMMdq = 5196
  fromEnum INTRINSIC_XED_IFORM_VFMSUB132PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 5197
  fromEnum INTRINSIC_XED_IFORM_VFMSUB132PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 5198
  fromEnum INTRINSIC_XED_IFORM_VFMSUB132PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 = 5199
  fromEnum INTRINSIC_XED_IFORM_VFMSUB132PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 = 5200
  fromEnum INTRINSIC_XED_IFORM_VFMSUB132PD_YMMqq_YMMqq_MEMqq = 5201
  fromEnum INTRINSIC_XED_IFORM_VFMSUB132PD_YMMqq_YMMqq_YMMqq = 5202
  fromEnum INTRINSIC_XED_IFORM_VFMSUB132PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 = 5203
  fromEnum INTRINSIC_XED_IFORM_VFMSUB132PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 = 5204
  fromEnum INTRINSIC_XED_IFORM_VFMSUB132PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 = 5205
  fromEnum INTRINSIC_XED_IFORM_VFMSUB132PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 5206
  fromEnum INTRINSIC_XED_IFORM_VFMSUB132PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 = 5207
  fromEnum INTRINSIC_XED_IFORM_VFMSUB132PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 = 5208
  fromEnum INTRINSIC_XED_IFORM_VFMSUB132PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 = 5209
  fromEnum INTRINSIC_XED_IFORM_VFMSUB132PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 = 5210
  fromEnum INTRINSIC_XED_IFORM_VFMSUB132PS_XMMdq_XMMdq_MEMdq = 5211
  fromEnum INTRINSIC_XED_IFORM_VFMSUB132PS_XMMdq_XMMdq_XMMdq = 5212
  fromEnum INTRINSIC_XED_IFORM_VFMSUB132PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 5213
  fromEnum INTRINSIC_XED_IFORM_VFMSUB132PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 5214
  fromEnum INTRINSIC_XED_IFORM_VFMSUB132PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 = 5215
  fromEnum INTRINSIC_XED_IFORM_VFMSUB132PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 = 5216
  fromEnum INTRINSIC_XED_IFORM_VFMSUB132PS_YMMqq_YMMqq_MEMqq = 5217
  fromEnum INTRINSIC_XED_IFORM_VFMSUB132PS_YMMqq_YMMqq_YMMqq = 5218
  fromEnum INTRINSIC_XED_IFORM_VFMSUB132PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 = 5219
  fromEnum INTRINSIC_XED_IFORM_VFMSUB132PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 = 5220
  fromEnum INTRINSIC_XED_IFORM_VFMSUB132SD_XMMdq_XMMq_MEMq = 5221
  fromEnum INTRINSIC_XED_IFORM_VFMSUB132SD_XMMdq_XMMq_XMMq = 5222
  fromEnum INTRINSIC_XED_IFORM_VFMSUB132SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 5223
  fromEnum INTRINSIC_XED_IFORM_VFMSUB132SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 5224
  fromEnum INTRINSIC_XED_IFORM_VFMSUB132SH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 = 5225
  fromEnum INTRINSIC_XED_IFORM_VFMSUB132SH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 5226
  fromEnum INTRINSIC_XED_IFORM_VFMSUB132SS_XMMdq_XMMd_MEMd = 5227
  fromEnum INTRINSIC_XED_IFORM_VFMSUB132SS_XMMdq_XMMd_XMMd = 5228
  fromEnum INTRINSIC_XED_IFORM_VFMSUB132SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 5229
  fromEnum INTRINSIC_XED_IFORM_VFMSUB132SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 5230
  fromEnum INTRINSIC_XED_IFORM_VFMSUB213PD_XMMdq_XMMdq_MEMdq = 5231
  fromEnum INTRINSIC_XED_IFORM_VFMSUB213PD_XMMdq_XMMdq_XMMdq = 5232
  fromEnum INTRINSIC_XED_IFORM_VFMSUB213PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 5233
  fromEnum INTRINSIC_XED_IFORM_VFMSUB213PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 5234
  fromEnum INTRINSIC_XED_IFORM_VFMSUB213PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 = 5235
  fromEnum INTRINSIC_XED_IFORM_VFMSUB213PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 = 5236
  fromEnum INTRINSIC_XED_IFORM_VFMSUB213PD_YMMqq_YMMqq_MEMqq = 5237
  fromEnum INTRINSIC_XED_IFORM_VFMSUB213PD_YMMqq_YMMqq_YMMqq = 5238
  fromEnum INTRINSIC_XED_IFORM_VFMSUB213PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 = 5239
  fromEnum INTRINSIC_XED_IFORM_VFMSUB213PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 = 5240
  fromEnum INTRINSIC_XED_IFORM_VFMSUB213PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 = 5241
  fromEnum INTRINSIC_XED_IFORM_VFMSUB213PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 5242
  fromEnum INTRINSIC_XED_IFORM_VFMSUB213PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 = 5243
  fromEnum INTRINSIC_XED_IFORM_VFMSUB213PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 = 5244
  fromEnum INTRINSIC_XED_IFORM_VFMSUB213PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 = 5245
  fromEnum INTRINSIC_XED_IFORM_VFMSUB213PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 = 5246
  fromEnum INTRINSIC_XED_IFORM_VFMSUB213PS_XMMdq_XMMdq_MEMdq = 5247
  fromEnum INTRINSIC_XED_IFORM_VFMSUB213PS_XMMdq_XMMdq_XMMdq = 5248
  fromEnum INTRINSIC_XED_IFORM_VFMSUB213PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 5249
  fromEnum INTRINSIC_XED_IFORM_VFMSUB213PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 5250
  fromEnum INTRINSIC_XED_IFORM_VFMSUB213PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 = 5251
  fromEnum INTRINSIC_XED_IFORM_VFMSUB213PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 = 5252
  fromEnum INTRINSIC_XED_IFORM_VFMSUB213PS_YMMqq_YMMqq_MEMqq = 5253
  fromEnum INTRINSIC_XED_IFORM_VFMSUB213PS_YMMqq_YMMqq_YMMqq = 5254
  fromEnum INTRINSIC_XED_IFORM_VFMSUB213PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 = 5255
  fromEnum INTRINSIC_XED_IFORM_VFMSUB213PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 = 5256
  fromEnum INTRINSIC_XED_IFORM_VFMSUB213SD_XMMdq_XMMq_MEMq = 5257
  fromEnum INTRINSIC_XED_IFORM_VFMSUB213SD_XMMdq_XMMq_XMMq = 5258
  fromEnum INTRINSIC_XED_IFORM_VFMSUB213SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 5259
  fromEnum INTRINSIC_XED_IFORM_VFMSUB213SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 5260
  fromEnum INTRINSIC_XED_IFORM_VFMSUB213SH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 = 5261
  fromEnum INTRINSIC_XED_IFORM_VFMSUB213SH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 5262
  fromEnum INTRINSIC_XED_IFORM_VFMSUB213SS_XMMdq_XMMd_MEMd = 5263
  fromEnum INTRINSIC_XED_IFORM_VFMSUB213SS_XMMdq_XMMd_XMMd = 5264
  fromEnum INTRINSIC_XED_IFORM_VFMSUB213SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 5265
  fromEnum INTRINSIC_XED_IFORM_VFMSUB213SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 5266
  fromEnum INTRINSIC_XED_IFORM_VFMSUB231PD_XMMdq_XMMdq_MEMdq = 5267
  fromEnum INTRINSIC_XED_IFORM_VFMSUB231PD_XMMdq_XMMdq_XMMdq = 5268
  fromEnum INTRINSIC_XED_IFORM_VFMSUB231PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 5269
  fromEnum INTRINSIC_XED_IFORM_VFMSUB231PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 5270
  fromEnum INTRINSIC_XED_IFORM_VFMSUB231PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 = 5271
  fromEnum INTRINSIC_XED_IFORM_VFMSUB231PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 = 5272
  fromEnum INTRINSIC_XED_IFORM_VFMSUB231PD_YMMqq_YMMqq_MEMqq = 5273
  fromEnum INTRINSIC_XED_IFORM_VFMSUB231PD_YMMqq_YMMqq_YMMqq = 5274
  fromEnum INTRINSIC_XED_IFORM_VFMSUB231PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 = 5275
  fromEnum INTRINSIC_XED_IFORM_VFMSUB231PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 = 5276
  fromEnum INTRINSIC_XED_IFORM_VFMSUB231PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 = 5277
  fromEnum INTRINSIC_XED_IFORM_VFMSUB231PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 5278
  fromEnum INTRINSIC_XED_IFORM_VFMSUB231PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 = 5279
  fromEnum INTRINSIC_XED_IFORM_VFMSUB231PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 = 5280
  fromEnum INTRINSIC_XED_IFORM_VFMSUB231PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 = 5281
  fromEnum INTRINSIC_XED_IFORM_VFMSUB231PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 = 5282
  fromEnum INTRINSIC_XED_IFORM_VFMSUB231PS_XMMdq_XMMdq_MEMdq = 5283
  fromEnum INTRINSIC_XED_IFORM_VFMSUB231PS_XMMdq_XMMdq_XMMdq = 5284
  fromEnum INTRINSIC_XED_IFORM_VFMSUB231PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 5285
  fromEnum INTRINSIC_XED_IFORM_VFMSUB231PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 5286
  fromEnum INTRINSIC_XED_IFORM_VFMSUB231PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 = 5287
  fromEnum INTRINSIC_XED_IFORM_VFMSUB231PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 = 5288
  fromEnum INTRINSIC_XED_IFORM_VFMSUB231PS_YMMqq_YMMqq_MEMqq = 5289
  fromEnum INTRINSIC_XED_IFORM_VFMSUB231PS_YMMqq_YMMqq_YMMqq = 5290
  fromEnum INTRINSIC_XED_IFORM_VFMSUB231PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 = 5291
  fromEnum INTRINSIC_XED_IFORM_VFMSUB231PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 = 5292
  fromEnum INTRINSIC_XED_IFORM_VFMSUB231SD_XMMdq_XMMq_MEMq = 5293
  fromEnum INTRINSIC_XED_IFORM_VFMSUB231SD_XMMdq_XMMq_XMMq = 5294
  fromEnum INTRINSIC_XED_IFORM_VFMSUB231SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 5295
  fromEnum INTRINSIC_XED_IFORM_VFMSUB231SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 5296
  fromEnum INTRINSIC_XED_IFORM_VFMSUB231SH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 = 5297
  fromEnum INTRINSIC_XED_IFORM_VFMSUB231SH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 5298
  fromEnum INTRINSIC_XED_IFORM_VFMSUB231SS_XMMdq_XMMd_MEMd = 5299
  fromEnum INTRINSIC_XED_IFORM_VFMSUB231SS_XMMdq_XMMd_XMMd = 5300
  fromEnum INTRINSIC_XED_IFORM_VFMSUB231SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 5301
  fromEnum INTRINSIC_XED_IFORM_VFMSUB231SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 5302
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD132PD_XMMdq_XMMdq_MEMdq = 5303
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD132PD_XMMdq_XMMdq_XMMdq = 5304
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD132PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 5305
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD132PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 5306
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD132PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 = 5307
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD132PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 = 5308
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD132PD_YMMqq_YMMqq_MEMqq = 5309
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD132PD_YMMqq_YMMqq_YMMqq = 5310
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD132PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 = 5311
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD132PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 = 5312
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD132PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 = 5313
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD132PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 5314
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD132PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 = 5315
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD132PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 = 5316
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD132PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 = 5317
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD132PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 = 5318
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD132PS_XMMdq_XMMdq_MEMdq = 5319
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD132PS_XMMdq_XMMdq_XMMdq = 5320
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD132PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 5321
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD132PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 5322
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD132PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 = 5323
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD132PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 = 5324
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD132PS_YMMqq_YMMqq_MEMqq = 5325
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD132PS_YMMqq_YMMqq_YMMqq = 5326
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD132PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 = 5327
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD132PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 = 5328
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD213PD_XMMdq_XMMdq_MEMdq = 5329
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD213PD_XMMdq_XMMdq_XMMdq = 5330
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD213PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 5331
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD213PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 5332
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD213PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 = 5333
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD213PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 = 5334
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD213PD_YMMqq_YMMqq_MEMqq = 5335
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD213PD_YMMqq_YMMqq_YMMqq = 5336
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD213PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 = 5337
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD213PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 = 5338
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD213PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 = 5339
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD213PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 5340
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD213PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 = 5341
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD213PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 = 5342
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD213PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 = 5343
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD213PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 = 5344
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD213PS_XMMdq_XMMdq_MEMdq = 5345
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD213PS_XMMdq_XMMdq_XMMdq = 5346
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD213PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 5347
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD213PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 5348
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD213PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 = 5349
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD213PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 = 5350
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD213PS_YMMqq_YMMqq_MEMqq = 5351
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD213PS_YMMqq_YMMqq_YMMqq = 5352
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD213PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 = 5353
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD213PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 = 5354
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD231PD_XMMdq_XMMdq_MEMdq = 5355
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD231PD_XMMdq_XMMdq_XMMdq = 5356
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD231PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 5357
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD231PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 5358
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD231PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 = 5359
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD231PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 = 5360
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD231PD_YMMqq_YMMqq_MEMqq = 5361
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD231PD_YMMqq_YMMqq_YMMqq = 5362
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD231PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 = 5363
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD231PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 = 5364
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD231PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 = 5365
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD231PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 5366
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD231PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 = 5367
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD231PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 = 5368
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD231PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 = 5369
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD231PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 = 5370
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD231PS_XMMdq_XMMdq_MEMdq = 5371
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD231PS_XMMdq_XMMdq_XMMdq = 5372
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD231PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 5373
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD231PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 5374
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD231PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 = 5375
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD231PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 = 5376
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD231PS_YMMqq_YMMqq_MEMqq = 5377
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD231PS_YMMqq_YMMqq_YMMqq = 5378
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD231PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 = 5379
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADD231PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 = 5380
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADDPD_XMMdq_XMMdq_MEMdq_XMMdq = 5381
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADDPD_XMMdq_XMMdq_XMMdq_MEMdq = 5382
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADDPD_XMMdq_XMMdq_XMMdq_XMMdq = 5383
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADDPD_YMMqq_YMMqq_MEMqq_YMMqq = 5384
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADDPD_YMMqq_YMMqq_YMMqq_MEMqq = 5385
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADDPD_YMMqq_YMMqq_YMMqq_YMMqq = 5386
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADDPS_XMMdq_XMMdq_MEMdq_XMMdq = 5387
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADDPS_XMMdq_XMMdq_XMMdq_MEMdq = 5388
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADDPS_XMMdq_XMMdq_XMMdq_XMMdq = 5389
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADDPS_YMMqq_YMMqq_MEMqq_YMMqq = 5390
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADDPS_YMMqq_YMMqq_YMMqq_MEMqq = 5391
  fromEnum INTRINSIC_XED_IFORM_VFMSUBADDPS_YMMqq_YMMqq_YMMqq_YMMqq = 5392
  fromEnum INTRINSIC_XED_IFORM_VFMSUBPD_XMMdq_XMMdq_MEMdq_XMMdq = 5393
  fromEnum INTRINSIC_XED_IFORM_VFMSUBPD_XMMdq_XMMdq_XMMdq_MEMdq = 5394
  fromEnum INTRINSIC_XED_IFORM_VFMSUBPD_XMMdq_XMMdq_XMMdq_XMMdq = 5395
  fromEnum INTRINSIC_XED_IFORM_VFMSUBPD_YMMqq_YMMqq_MEMqq_YMMqq = 5396
  fromEnum INTRINSIC_XED_IFORM_VFMSUBPD_YMMqq_YMMqq_YMMqq_MEMqq = 5397
  fromEnum INTRINSIC_XED_IFORM_VFMSUBPD_YMMqq_YMMqq_YMMqq_YMMqq = 5398
  fromEnum INTRINSIC_XED_IFORM_VFMSUBPS_XMMdq_XMMdq_MEMdq_XMMdq = 5399
  fromEnum INTRINSIC_XED_IFORM_VFMSUBPS_XMMdq_XMMdq_XMMdq_MEMdq = 5400
  fromEnum INTRINSIC_XED_IFORM_VFMSUBPS_XMMdq_XMMdq_XMMdq_XMMdq = 5401
  fromEnum INTRINSIC_XED_IFORM_VFMSUBPS_YMMqq_YMMqq_MEMqq_YMMqq = 5402
  fromEnum INTRINSIC_XED_IFORM_VFMSUBPS_YMMqq_YMMqq_YMMqq_MEMqq = 5403
  fromEnum INTRINSIC_XED_IFORM_VFMSUBPS_YMMqq_YMMqq_YMMqq_YMMqq = 5404
  fromEnum INTRINSIC_XED_IFORM_VFMSUBSD_XMMdq_XMMq_MEMq_XMMq = 5405
  fromEnum INTRINSIC_XED_IFORM_VFMSUBSD_XMMdq_XMMq_XMMq_MEMq = 5406
  fromEnum INTRINSIC_XED_IFORM_VFMSUBSD_XMMdq_XMMq_XMMq_XMMq = 5407
  fromEnum INTRINSIC_XED_IFORM_VFMSUBSS_XMMdq_XMMd_MEMd_XMMd = 5408
  fromEnum INTRINSIC_XED_IFORM_VFMSUBSS_XMMdq_XMMd_XMMd_MEMd = 5409
  fromEnum INTRINSIC_XED_IFORM_VFMSUBSS_XMMdq_XMMd_XMMd_XMMd = 5410
  fromEnum INTRINSIC_XED_IFORM_VFMULCPH_XMM2f16_MASKmskw_XMM2f16_MEM2f16_AVX512 = 5411
  fromEnum INTRINSIC_XED_IFORM_VFMULCPH_XMM2f16_MASKmskw_XMM2f16_XMM2f16_AVX512 = 5412
  fromEnum INTRINSIC_XED_IFORM_VFMULCPH_YMM2f16_MASKmskw_YMM2f16_MEM2f16_AVX512 = 5413
  fromEnum INTRINSIC_XED_IFORM_VFMULCPH_YMM2f16_MASKmskw_YMM2f16_YMM2f16_AVX512 = 5414
  fromEnum INTRINSIC_XED_IFORM_VFMULCPH_ZMM2f16_MASKmskw_ZMM2f16_MEM2f16_AVX512 = 5415
  fromEnum INTRINSIC_XED_IFORM_VFMULCPH_ZMM2f16_MASKmskw_ZMM2f16_ZMM2f16_AVX512 = 5416
  fromEnum INTRINSIC_XED_IFORM_VFMULCSH_XMM2f16_MASKmskw_XMM2f16_MEM2f16_AVX512 = 5417
  fromEnum INTRINSIC_XED_IFORM_VFMULCSH_XMM2f16_MASKmskw_XMM2f16_XMM2f16_AVX512 = 5418
  fromEnum INTRINSIC_XED_IFORM_VFNMADD132PD_XMMdq_XMMdq_MEMdq = 5419
  fromEnum INTRINSIC_XED_IFORM_VFNMADD132PD_XMMdq_XMMdq_XMMdq = 5420
  fromEnum INTRINSIC_XED_IFORM_VFNMADD132PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 5421
  fromEnum INTRINSIC_XED_IFORM_VFNMADD132PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 5422
  fromEnum INTRINSIC_XED_IFORM_VFNMADD132PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 = 5423
  fromEnum INTRINSIC_XED_IFORM_VFNMADD132PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 = 5424
  fromEnum INTRINSIC_XED_IFORM_VFNMADD132PD_YMMqq_YMMqq_MEMqq = 5425
  fromEnum INTRINSIC_XED_IFORM_VFNMADD132PD_YMMqq_YMMqq_YMMqq = 5426
  fromEnum INTRINSIC_XED_IFORM_VFNMADD132PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 = 5427
  fromEnum INTRINSIC_XED_IFORM_VFNMADD132PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 = 5428
  fromEnum INTRINSIC_XED_IFORM_VFNMADD132PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 = 5429
  fromEnum INTRINSIC_XED_IFORM_VFNMADD132PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 5430
  fromEnum INTRINSIC_XED_IFORM_VFNMADD132PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 = 5431
  fromEnum INTRINSIC_XED_IFORM_VFNMADD132PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 = 5432
  fromEnum INTRINSIC_XED_IFORM_VFNMADD132PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 = 5433
  fromEnum INTRINSIC_XED_IFORM_VFNMADD132PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 = 5434
  fromEnum INTRINSIC_XED_IFORM_VFNMADD132PS_XMMdq_XMMdq_MEMdq = 5435
  fromEnum INTRINSIC_XED_IFORM_VFNMADD132PS_XMMdq_XMMdq_XMMdq = 5436
  fromEnum INTRINSIC_XED_IFORM_VFNMADD132PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 5437
  fromEnum INTRINSIC_XED_IFORM_VFNMADD132PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 5438
  fromEnum INTRINSIC_XED_IFORM_VFNMADD132PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 = 5439
  fromEnum INTRINSIC_XED_IFORM_VFNMADD132PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 = 5440
  fromEnum INTRINSIC_XED_IFORM_VFNMADD132PS_YMMqq_YMMqq_MEMqq = 5441
  fromEnum INTRINSIC_XED_IFORM_VFNMADD132PS_YMMqq_YMMqq_YMMqq = 5442
  fromEnum INTRINSIC_XED_IFORM_VFNMADD132PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 = 5443
  fromEnum INTRINSIC_XED_IFORM_VFNMADD132PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 = 5444
  fromEnum INTRINSIC_XED_IFORM_VFNMADD132SD_XMMdq_XMMq_MEMq = 5445
  fromEnum INTRINSIC_XED_IFORM_VFNMADD132SD_XMMdq_XMMq_XMMq = 5446
  fromEnum INTRINSIC_XED_IFORM_VFNMADD132SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 5447
  fromEnum INTRINSIC_XED_IFORM_VFNMADD132SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 5448
  fromEnum INTRINSIC_XED_IFORM_VFNMADD132SH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 = 5449
  fromEnum INTRINSIC_XED_IFORM_VFNMADD132SH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 5450
  fromEnum INTRINSIC_XED_IFORM_VFNMADD132SS_XMMdq_XMMd_MEMd = 5451
  fromEnum INTRINSIC_XED_IFORM_VFNMADD132SS_XMMdq_XMMd_XMMd = 5452
  fromEnum INTRINSIC_XED_IFORM_VFNMADD132SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 5453
  fromEnum INTRINSIC_XED_IFORM_VFNMADD132SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 5454
  fromEnum INTRINSIC_XED_IFORM_VFNMADD213PD_XMMdq_XMMdq_MEMdq = 5455
  fromEnum INTRINSIC_XED_IFORM_VFNMADD213PD_XMMdq_XMMdq_XMMdq = 5456
  fromEnum INTRINSIC_XED_IFORM_VFNMADD213PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 5457
  fromEnum INTRINSIC_XED_IFORM_VFNMADD213PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 5458
  fromEnum INTRINSIC_XED_IFORM_VFNMADD213PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 = 5459
  fromEnum INTRINSIC_XED_IFORM_VFNMADD213PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 = 5460
  fromEnum INTRINSIC_XED_IFORM_VFNMADD213PD_YMMqq_YMMqq_MEMqq = 5461
  fromEnum INTRINSIC_XED_IFORM_VFNMADD213PD_YMMqq_YMMqq_YMMqq = 5462
  fromEnum INTRINSIC_XED_IFORM_VFNMADD213PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 = 5463
  fromEnum INTRINSIC_XED_IFORM_VFNMADD213PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 = 5464
  fromEnum INTRINSIC_XED_IFORM_VFNMADD213PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 = 5465
  fromEnum INTRINSIC_XED_IFORM_VFNMADD213PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 5466
  fromEnum INTRINSIC_XED_IFORM_VFNMADD213PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 = 5467
  fromEnum INTRINSIC_XED_IFORM_VFNMADD213PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 = 5468
  fromEnum INTRINSIC_XED_IFORM_VFNMADD213PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 = 5469
  fromEnum INTRINSIC_XED_IFORM_VFNMADD213PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 = 5470
  fromEnum INTRINSIC_XED_IFORM_VFNMADD213PS_XMMdq_XMMdq_MEMdq = 5471
  fromEnum INTRINSIC_XED_IFORM_VFNMADD213PS_XMMdq_XMMdq_XMMdq = 5472
  fromEnum INTRINSIC_XED_IFORM_VFNMADD213PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 5473
  fromEnum INTRINSIC_XED_IFORM_VFNMADD213PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 5474
  fromEnum INTRINSIC_XED_IFORM_VFNMADD213PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 = 5475
  fromEnum INTRINSIC_XED_IFORM_VFNMADD213PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 = 5476
  fromEnum INTRINSIC_XED_IFORM_VFNMADD213PS_YMMqq_YMMqq_MEMqq = 5477
  fromEnum INTRINSIC_XED_IFORM_VFNMADD213PS_YMMqq_YMMqq_YMMqq = 5478
  fromEnum INTRINSIC_XED_IFORM_VFNMADD213PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 = 5479
  fromEnum INTRINSIC_XED_IFORM_VFNMADD213PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 = 5480
  fromEnum INTRINSIC_XED_IFORM_VFNMADD213SD_XMMdq_XMMq_MEMq = 5481
  fromEnum INTRINSIC_XED_IFORM_VFNMADD213SD_XMMdq_XMMq_XMMq = 5482
  fromEnum INTRINSIC_XED_IFORM_VFNMADD213SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 5483
  fromEnum INTRINSIC_XED_IFORM_VFNMADD213SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 5484
  fromEnum INTRINSIC_XED_IFORM_VFNMADD213SH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 = 5485
  fromEnum INTRINSIC_XED_IFORM_VFNMADD213SH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 5486
  fromEnum INTRINSIC_XED_IFORM_VFNMADD213SS_XMMdq_XMMd_MEMd = 5487
  fromEnum INTRINSIC_XED_IFORM_VFNMADD213SS_XMMdq_XMMd_XMMd = 5488
  fromEnum INTRINSIC_XED_IFORM_VFNMADD213SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 5489
  fromEnum INTRINSIC_XED_IFORM_VFNMADD213SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 5490
  fromEnum INTRINSIC_XED_IFORM_VFNMADD231PD_XMMdq_XMMdq_MEMdq = 5491
  fromEnum INTRINSIC_XED_IFORM_VFNMADD231PD_XMMdq_XMMdq_XMMdq = 5492
  fromEnum INTRINSIC_XED_IFORM_VFNMADD231PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 5493
  fromEnum INTRINSIC_XED_IFORM_VFNMADD231PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 5494
  fromEnum INTRINSIC_XED_IFORM_VFNMADD231PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 = 5495
  fromEnum INTRINSIC_XED_IFORM_VFNMADD231PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 = 5496
  fromEnum INTRINSIC_XED_IFORM_VFNMADD231PD_YMMqq_YMMqq_MEMqq = 5497
  fromEnum INTRINSIC_XED_IFORM_VFNMADD231PD_YMMqq_YMMqq_YMMqq = 5498
  fromEnum INTRINSIC_XED_IFORM_VFNMADD231PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 = 5499
  fromEnum INTRINSIC_XED_IFORM_VFNMADD231PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 = 5500
  fromEnum INTRINSIC_XED_IFORM_VFNMADD231PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 = 5501
  fromEnum INTRINSIC_XED_IFORM_VFNMADD231PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 5502
  fromEnum INTRINSIC_XED_IFORM_VFNMADD231PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 = 5503
  fromEnum INTRINSIC_XED_IFORM_VFNMADD231PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 = 5504
  fromEnum INTRINSIC_XED_IFORM_VFNMADD231PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 = 5505
  fromEnum INTRINSIC_XED_IFORM_VFNMADD231PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 = 5506
  fromEnum INTRINSIC_XED_IFORM_VFNMADD231PS_XMMdq_XMMdq_MEMdq = 5507
  fromEnum INTRINSIC_XED_IFORM_VFNMADD231PS_XMMdq_XMMdq_XMMdq = 5508
  fromEnum INTRINSIC_XED_IFORM_VFNMADD231PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 5509
  fromEnum INTRINSIC_XED_IFORM_VFNMADD231PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 5510
  fromEnum INTRINSIC_XED_IFORM_VFNMADD231PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 = 5511
  fromEnum INTRINSIC_XED_IFORM_VFNMADD231PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 = 5512
  fromEnum INTRINSIC_XED_IFORM_VFNMADD231PS_YMMqq_YMMqq_MEMqq = 5513
  fromEnum INTRINSIC_XED_IFORM_VFNMADD231PS_YMMqq_YMMqq_YMMqq = 5514
  fromEnum INTRINSIC_XED_IFORM_VFNMADD231PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 = 5515
  fromEnum INTRINSIC_XED_IFORM_VFNMADD231PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 = 5516
  fromEnum INTRINSIC_XED_IFORM_VFNMADD231SD_XMMdq_XMMq_MEMq = 5517
  fromEnum INTRINSIC_XED_IFORM_VFNMADD231SD_XMMdq_XMMq_XMMq = 5518
  fromEnum INTRINSIC_XED_IFORM_VFNMADD231SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 5519
  fromEnum INTRINSIC_XED_IFORM_VFNMADD231SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 5520
  fromEnum INTRINSIC_XED_IFORM_VFNMADD231SH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 = 5521
  fromEnum INTRINSIC_XED_IFORM_VFNMADD231SH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 5522
  fromEnum INTRINSIC_XED_IFORM_VFNMADD231SS_XMMdq_XMMd_MEMd = 5523
  fromEnum INTRINSIC_XED_IFORM_VFNMADD231SS_XMMdq_XMMd_XMMd = 5524
  fromEnum INTRINSIC_XED_IFORM_VFNMADD231SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 5525
  fromEnum INTRINSIC_XED_IFORM_VFNMADD231SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 5526
  fromEnum INTRINSIC_XED_IFORM_VFNMADDPD_XMMdq_XMMdq_MEMdq_XMMdq = 5527
  fromEnum INTRINSIC_XED_IFORM_VFNMADDPD_XMMdq_XMMdq_XMMdq_MEMdq = 5528
  fromEnum INTRINSIC_XED_IFORM_VFNMADDPD_XMMdq_XMMdq_XMMdq_XMMdq = 5529
  fromEnum INTRINSIC_XED_IFORM_VFNMADDPD_YMMqq_YMMqq_MEMqq_YMMqq = 5530
  fromEnum INTRINSIC_XED_IFORM_VFNMADDPD_YMMqq_YMMqq_YMMqq_MEMqq = 5531
  fromEnum INTRINSIC_XED_IFORM_VFNMADDPD_YMMqq_YMMqq_YMMqq_YMMqq = 5532
  fromEnum INTRINSIC_XED_IFORM_VFNMADDPS_XMMdq_XMMdq_MEMdq_XMMdq = 5533
  fromEnum INTRINSIC_XED_IFORM_VFNMADDPS_XMMdq_XMMdq_XMMdq_MEMdq = 5534
  fromEnum INTRINSIC_XED_IFORM_VFNMADDPS_XMMdq_XMMdq_XMMdq_XMMdq = 5535
  fromEnum INTRINSIC_XED_IFORM_VFNMADDPS_YMMqq_YMMqq_MEMqq_YMMqq = 5536
  fromEnum INTRINSIC_XED_IFORM_VFNMADDPS_YMMqq_YMMqq_YMMqq_MEMqq = 5537
  fromEnum INTRINSIC_XED_IFORM_VFNMADDPS_YMMqq_YMMqq_YMMqq_YMMqq = 5538
  fromEnum INTRINSIC_XED_IFORM_VFNMADDSD_XMMdq_XMMq_MEMq_XMMq = 5539
  fromEnum INTRINSIC_XED_IFORM_VFNMADDSD_XMMdq_XMMq_XMMq_MEMq = 5540
  fromEnum INTRINSIC_XED_IFORM_VFNMADDSD_XMMdq_XMMq_XMMq_XMMq = 5541
  fromEnum INTRINSIC_XED_IFORM_VFNMADDSS_XMMdq_XMMd_MEMd_XMMd = 5542
  fromEnum INTRINSIC_XED_IFORM_VFNMADDSS_XMMdq_XMMd_XMMd_MEMd = 5543
  fromEnum INTRINSIC_XED_IFORM_VFNMADDSS_XMMdq_XMMd_XMMd_XMMd = 5544
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB132PD_XMMdq_XMMdq_MEMdq = 5545
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB132PD_XMMdq_XMMdq_XMMdq = 5546
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB132PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 5547
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB132PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 5548
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB132PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 = 5549
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB132PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 = 5550
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB132PD_YMMqq_YMMqq_MEMqq = 5551
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB132PD_YMMqq_YMMqq_YMMqq = 5552
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB132PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 = 5553
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB132PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 = 5554
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB132PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 = 5555
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB132PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 5556
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB132PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 = 5557
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB132PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 = 5558
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB132PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 = 5559
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB132PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 = 5560
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB132PS_XMMdq_XMMdq_MEMdq = 5561
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB132PS_XMMdq_XMMdq_XMMdq = 5562
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB132PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 5563
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB132PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 5564
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB132PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 = 5565
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB132PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 = 5566
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB132PS_YMMqq_YMMqq_MEMqq = 5567
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB132PS_YMMqq_YMMqq_YMMqq = 5568
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB132PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 = 5569
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB132PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 = 5570
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB132SD_XMMdq_XMMq_MEMq = 5571
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB132SD_XMMdq_XMMq_XMMq = 5572
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB132SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 5573
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB132SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 5574
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB132SH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 = 5575
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB132SH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 5576
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB132SS_XMMdq_XMMd_MEMd = 5577
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB132SS_XMMdq_XMMd_XMMd = 5578
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB132SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 5579
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB132SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 5580
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB213PD_XMMdq_XMMdq_MEMdq = 5581
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB213PD_XMMdq_XMMdq_XMMdq = 5582
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB213PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 5583
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB213PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 5584
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB213PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 = 5585
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB213PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 = 5586
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB213PD_YMMqq_YMMqq_MEMqq = 5587
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB213PD_YMMqq_YMMqq_YMMqq = 5588
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB213PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 = 5589
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB213PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 = 5590
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB213PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 = 5591
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB213PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 5592
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB213PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 = 5593
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB213PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 = 5594
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB213PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 = 5595
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB213PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 = 5596
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB213PS_XMMdq_XMMdq_MEMdq = 5597
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB213PS_XMMdq_XMMdq_XMMdq = 5598
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB213PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 5599
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB213PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 5600
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB213PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 = 5601
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB213PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 = 5602
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB213PS_YMMqq_YMMqq_MEMqq = 5603
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB213PS_YMMqq_YMMqq_YMMqq = 5604
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB213PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 = 5605
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB213PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 = 5606
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB213SD_XMMdq_XMMq_MEMq = 5607
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB213SD_XMMdq_XMMq_XMMq = 5608
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB213SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 5609
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB213SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 5610
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB213SH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 = 5611
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB213SH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 5612
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB213SS_XMMdq_XMMd_MEMd = 5613
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB213SS_XMMdq_XMMd_XMMd = 5614
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB213SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 5615
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB213SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 5616
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB231PD_XMMdq_XMMdq_MEMdq = 5617
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB231PD_XMMdq_XMMdq_XMMdq = 5618
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB231PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 5619
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB231PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 5620
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB231PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 = 5621
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB231PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 = 5622
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB231PD_YMMqq_YMMqq_MEMqq = 5623
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB231PD_YMMqq_YMMqq_YMMqq = 5624
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB231PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 = 5625
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB231PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 = 5626
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB231PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 = 5627
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB231PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 5628
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB231PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 = 5629
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB231PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 = 5630
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB231PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 = 5631
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB231PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 = 5632
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB231PS_XMMdq_XMMdq_MEMdq = 5633
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB231PS_XMMdq_XMMdq_XMMdq = 5634
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB231PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 5635
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB231PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 5636
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB231PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 = 5637
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB231PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 = 5638
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB231PS_YMMqq_YMMqq_MEMqq = 5639
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB231PS_YMMqq_YMMqq_YMMqq = 5640
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB231PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 = 5641
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB231PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 = 5642
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB231SD_XMMdq_XMMq_MEMq = 5643
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB231SD_XMMdq_XMMq_XMMq = 5644
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB231SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 5645
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB231SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 5646
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB231SH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 = 5647
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB231SH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 5648
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB231SS_XMMdq_XMMd_MEMd = 5649
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB231SS_XMMdq_XMMd_XMMd = 5650
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB231SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 5651
  fromEnum INTRINSIC_XED_IFORM_VFNMSUB231SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 5652
  fromEnum INTRINSIC_XED_IFORM_VFNMSUBPD_XMMdq_XMMdq_MEMdq_XMMdq = 5653
  fromEnum INTRINSIC_XED_IFORM_VFNMSUBPD_XMMdq_XMMdq_XMMdq_MEMdq = 5654
  fromEnum INTRINSIC_XED_IFORM_VFNMSUBPD_XMMdq_XMMdq_XMMdq_XMMdq = 5655
  fromEnum INTRINSIC_XED_IFORM_VFNMSUBPD_YMMqq_YMMqq_MEMqq_YMMqq = 5656
  fromEnum INTRINSIC_XED_IFORM_VFNMSUBPD_YMMqq_YMMqq_YMMqq_MEMqq = 5657
  fromEnum INTRINSIC_XED_IFORM_VFNMSUBPD_YMMqq_YMMqq_YMMqq_YMMqq = 5658
  fromEnum INTRINSIC_XED_IFORM_VFNMSUBPS_XMMdq_XMMdq_MEMdq_XMMdq = 5659
  fromEnum INTRINSIC_XED_IFORM_VFNMSUBPS_XMMdq_XMMdq_XMMdq_MEMdq = 5660
  fromEnum INTRINSIC_XED_IFORM_VFNMSUBPS_XMMdq_XMMdq_XMMdq_XMMdq = 5661
  fromEnum INTRINSIC_XED_IFORM_VFNMSUBPS_YMMqq_YMMqq_MEMqq_YMMqq = 5662
  fromEnum INTRINSIC_XED_IFORM_VFNMSUBPS_YMMqq_YMMqq_YMMqq_MEMqq = 5663
  fromEnum INTRINSIC_XED_IFORM_VFNMSUBPS_YMMqq_YMMqq_YMMqq_YMMqq = 5664
  fromEnum INTRINSIC_XED_IFORM_VFNMSUBSD_XMMdq_XMMq_MEMq_XMMq = 5665
  fromEnum INTRINSIC_XED_IFORM_VFNMSUBSD_XMMdq_XMMq_XMMq_MEMq = 5666
  fromEnum INTRINSIC_XED_IFORM_VFNMSUBSD_XMMdq_XMMq_XMMq_XMMq = 5667
  fromEnum INTRINSIC_XED_IFORM_VFNMSUBSS_XMMdq_XMMd_MEMd_XMMd = 5668
  fromEnum INTRINSIC_XED_IFORM_VFNMSUBSS_XMMdq_XMMd_XMMd_MEMd = 5669
  fromEnum INTRINSIC_XED_IFORM_VFNMSUBSS_XMMdq_XMMd_XMMd_XMMd = 5670
  fromEnum INTRINSIC_XED_IFORM_VFPCLASSPD_MASKmskw_MASKmskw_MEMf64_IMM8_AVX512_VL128 = 5671
  fromEnum INTRINSIC_XED_IFORM_VFPCLASSPD_MASKmskw_MASKmskw_MEMf64_IMM8_AVX512_VL256 = 5672
  fromEnum INTRINSIC_XED_IFORM_VFPCLASSPD_MASKmskw_MASKmskw_MEMf64_IMM8_AVX512_VL512 = 5673
  fromEnum INTRINSIC_XED_IFORM_VFPCLASSPD_MASKmskw_MASKmskw_XMMf64_IMM8_AVX512 = 5674
  fromEnum INTRINSIC_XED_IFORM_VFPCLASSPD_MASKmskw_MASKmskw_YMMf64_IMM8_AVX512 = 5675
  fromEnum INTRINSIC_XED_IFORM_VFPCLASSPD_MASKmskw_MASKmskw_ZMMf64_IMM8_AVX512 = 5676
  fromEnum INTRINSIC_XED_IFORM_VFPCLASSPH_MASKmskw_MASKmskw_MEMf16_IMM8_AVX512_VL128 = 5677
  fromEnum INTRINSIC_XED_IFORM_VFPCLASSPH_MASKmskw_MASKmskw_MEMf16_IMM8_AVX512_VL256 = 5678
  fromEnum INTRINSIC_XED_IFORM_VFPCLASSPH_MASKmskw_MASKmskw_MEMf16_IMM8_AVX512_VL512 = 5679
  fromEnum INTRINSIC_XED_IFORM_VFPCLASSPH_MASKmskw_MASKmskw_XMMf16_IMM8_AVX512 = 5680
  fromEnum INTRINSIC_XED_IFORM_VFPCLASSPH_MASKmskw_MASKmskw_YMMf16_IMM8_AVX512 = 5681
  fromEnum INTRINSIC_XED_IFORM_VFPCLASSPH_MASKmskw_MASKmskw_ZMMf16_IMM8_AVX512 = 5682
  fromEnum INTRINSIC_XED_IFORM_VFPCLASSPS_MASKmskw_MASKmskw_MEMf32_IMM8_AVX512_VL128 = 5683
  fromEnum INTRINSIC_XED_IFORM_VFPCLASSPS_MASKmskw_MASKmskw_MEMf32_IMM8_AVX512_VL256 = 5684
  fromEnum INTRINSIC_XED_IFORM_VFPCLASSPS_MASKmskw_MASKmskw_MEMf32_IMM8_AVX512_VL512 = 5685
  fromEnum INTRINSIC_XED_IFORM_VFPCLASSPS_MASKmskw_MASKmskw_XMMf32_IMM8_AVX512 = 5686
  fromEnum INTRINSIC_XED_IFORM_VFPCLASSPS_MASKmskw_MASKmskw_YMMf32_IMM8_AVX512 = 5687
  fromEnum INTRINSIC_XED_IFORM_VFPCLASSPS_MASKmskw_MASKmskw_ZMMf32_IMM8_AVX512 = 5688
  fromEnum INTRINSIC_XED_IFORM_VFPCLASSSD_MASKmskw_MASKmskw_MEMf64_IMM8_AVX512 = 5689
  fromEnum INTRINSIC_XED_IFORM_VFPCLASSSD_MASKmskw_MASKmskw_XMMf64_IMM8_AVX512 = 5690
  fromEnum INTRINSIC_XED_IFORM_VFPCLASSSH_MASKmskw_MASKmskw_MEMf16_IMM8_AVX512 = 5691
  fromEnum INTRINSIC_XED_IFORM_VFPCLASSSH_MASKmskw_MASKmskw_XMMf16_IMM8_AVX512 = 5692
  fromEnum INTRINSIC_XED_IFORM_VFPCLASSSS_MASKmskw_MASKmskw_MEMf32_IMM8_AVX512 = 5693
  fromEnum INTRINSIC_XED_IFORM_VFPCLASSSS_MASKmskw_MASKmskw_XMMf32_IMM8_AVX512 = 5694
  fromEnum INTRINSIC_XED_IFORM_VFRCZPD_XMMdq_MEMdq = 5695
  fromEnum INTRINSIC_XED_IFORM_VFRCZPD_XMMdq_XMMdq = 5696
  fromEnum INTRINSIC_XED_IFORM_VFRCZPD_YMMqq_MEMqq = 5697
  fromEnum INTRINSIC_XED_IFORM_VFRCZPD_YMMqq_YMMqq = 5698
  fromEnum INTRINSIC_XED_IFORM_VFRCZPS_XMMdq_MEMdq = 5699
  fromEnum INTRINSIC_XED_IFORM_VFRCZPS_XMMdq_XMMdq = 5700
  fromEnum INTRINSIC_XED_IFORM_VFRCZPS_YMMqq_MEMqq = 5701
  fromEnum INTRINSIC_XED_IFORM_VFRCZPS_YMMqq_YMMqq = 5702
  fromEnum INTRINSIC_XED_IFORM_VFRCZSD_XMMdq_MEMq = 5703
  fromEnum INTRINSIC_XED_IFORM_VFRCZSD_XMMdq_XMMq = 5704
  fromEnum INTRINSIC_XED_IFORM_VFRCZSS_XMMdq_MEMd = 5705
  fromEnum INTRINSIC_XED_IFORM_VFRCZSS_XMMdq_XMMd = 5706
  fromEnum INTRINSIC_XED_IFORM_VGATHERDPD_XMMf64_MASKmskw_MEMf64_AVX512_VL128 = 5707
  fromEnum INTRINSIC_XED_IFORM_VGATHERDPD_XMMf64_MEMf64_XMMi64_VL128 = 5708
  fromEnum INTRINSIC_XED_IFORM_VGATHERDPD_YMMf64_MASKmskw_MEMf64_AVX512_VL256 = 5709
  fromEnum INTRINSIC_XED_IFORM_VGATHERDPD_YMMf64_MEMf64_YMMi64_VL256 = 5710
  fromEnum INTRINSIC_XED_IFORM_VGATHERDPD_ZMMf64_MASKmskw_MEMf64_AVX512_VL512 = 5711
  fromEnum INTRINSIC_XED_IFORM_VGATHERDPS_XMMf32_MASKmskw_MEMf32_AVX512_VL128 = 5712
  fromEnum INTRINSIC_XED_IFORM_VGATHERDPS_XMMf32_MEMf32_XMMi32_VL128 = 5713
  fromEnum INTRINSIC_XED_IFORM_VGATHERDPS_YMMf32_MASKmskw_MEMf32_AVX512_VL256 = 5714
  fromEnum INTRINSIC_XED_IFORM_VGATHERDPS_YMMf32_MEMf32_YMMi32_VL256 = 5715
  fromEnum INTRINSIC_XED_IFORM_VGATHERDPS_ZMMf32_MASKmskw_MEMf32_AVX512_VL512 = 5716
  fromEnum INTRINSIC_XED_IFORM_VGATHERPF0DPD_MEMf64_MASKmskw_AVX512PF_VL512 = 5717
  fromEnum INTRINSIC_XED_IFORM_VGATHERPF0DPS_MEMf32_MASKmskw_AVX512PF_VL512 = 5718
  fromEnum INTRINSIC_XED_IFORM_VGATHERPF0QPD_MEMf64_MASKmskw_AVX512PF_VL512 = 5719
  fromEnum INTRINSIC_XED_IFORM_VGATHERPF0QPS_MEMf32_MASKmskw_AVX512PF_VL512 = 5720
  fromEnum INTRINSIC_XED_IFORM_VGATHERPF1DPD_MEMf64_MASKmskw_AVX512PF_VL512 = 5721
  fromEnum INTRINSIC_XED_IFORM_VGATHERPF1DPS_MEMf32_MASKmskw_AVX512PF_VL512 = 5722
  fromEnum INTRINSIC_XED_IFORM_VGATHERPF1QPD_MEMf64_MASKmskw_AVX512PF_VL512 = 5723
  fromEnum INTRINSIC_XED_IFORM_VGATHERPF1QPS_MEMf32_MASKmskw_AVX512PF_VL512 = 5724
  fromEnum INTRINSIC_XED_IFORM_VGATHERQPD_XMMf64_MASKmskw_MEMf64_AVX512_VL128 = 5725
  fromEnum INTRINSIC_XED_IFORM_VGATHERQPD_XMMf64_MEMf64_XMMi64_VL128 = 5726
  fromEnum INTRINSIC_XED_IFORM_VGATHERQPD_YMMf64_MASKmskw_MEMf64_AVX512_VL256 = 5727
  fromEnum INTRINSIC_XED_IFORM_VGATHERQPD_YMMf64_MEMf64_YMMi64_VL256 = 5728
  fromEnum INTRINSIC_XED_IFORM_VGATHERQPD_ZMMf64_MASKmskw_MEMf64_AVX512_VL512 = 5729
  fromEnum INTRINSIC_XED_IFORM_VGATHERQPS_XMMf32_MASKmskw_MEMf32_AVX512_VL128 = 5730
  fromEnum INTRINSIC_XED_IFORM_VGATHERQPS_XMMf32_MASKmskw_MEMf32_AVX512_VL256 = 5731
  fromEnum INTRINSIC_XED_IFORM_VGATHERQPS_XMMf32_MEMf32_XMMi32_VL128 = 5732
  fromEnum INTRINSIC_XED_IFORM_VGATHERQPS_XMMf32_MEMf32_XMMi32_VL256 = 5733
  fromEnum INTRINSIC_XED_IFORM_VGATHERQPS_YMMf32_MASKmskw_MEMf32_AVX512_VL512 = 5734
  fromEnum INTRINSIC_XED_IFORM_VGETEXPPD_XMMf64_MASKmskw_MEMf64_AVX512 = 5735
  fromEnum INTRINSIC_XED_IFORM_VGETEXPPD_XMMf64_MASKmskw_XMMf64_AVX512 = 5736
  fromEnum INTRINSIC_XED_IFORM_VGETEXPPD_YMMf64_MASKmskw_MEMf64_AVX512 = 5737
  fromEnum INTRINSIC_XED_IFORM_VGETEXPPD_YMMf64_MASKmskw_YMMf64_AVX512 = 5738
  fromEnum INTRINSIC_XED_IFORM_VGETEXPPD_ZMMf64_MASKmskw_MEMf64_AVX512 = 5739
  fromEnum INTRINSIC_XED_IFORM_VGETEXPPD_ZMMf64_MASKmskw_ZMMf64_AVX512 = 5740
  fromEnum INTRINSIC_XED_IFORM_VGETEXPPH_XMMf16_MASKmskw_MEMf16_AVX512 = 5741
  fromEnum INTRINSIC_XED_IFORM_VGETEXPPH_XMMf16_MASKmskw_XMMf16_AVX512 = 5742
  fromEnum INTRINSIC_XED_IFORM_VGETEXPPH_YMMf16_MASKmskw_MEMf16_AVX512 = 5743
  fromEnum INTRINSIC_XED_IFORM_VGETEXPPH_YMMf16_MASKmskw_YMMf16_AVX512 = 5744
  fromEnum INTRINSIC_XED_IFORM_VGETEXPPH_ZMMf16_MASKmskw_MEMf16_AVX512 = 5745
  fromEnum INTRINSIC_XED_IFORM_VGETEXPPH_ZMMf16_MASKmskw_ZMMf16_AVX512 = 5746
  fromEnum INTRINSIC_XED_IFORM_VGETEXPPS_XMMf32_MASKmskw_MEMf32_AVX512 = 5747
  fromEnum INTRINSIC_XED_IFORM_VGETEXPPS_XMMf32_MASKmskw_XMMf32_AVX512 = 5748
  fromEnum INTRINSIC_XED_IFORM_VGETEXPPS_YMMf32_MASKmskw_MEMf32_AVX512 = 5749
  fromEnum INTRINSIC_XED_IFORM_VGETEXPPS_YMMf32_MASKmskw_YMMf32_AVX512 = 5750
  fromEnum INTRINSIC_XED_IFORM_VGETEXPPS_ZMMf32_MASKmskw_MEMf32_AVX512 = 5751
  fromEnum INTRINSIC_XED_IFORM_VGETEXPPS_ZMMf32_MASKmskw_ZMMf32_AVX512 = 5752
  fromEnum INTRINSIC_XED_IFORM_VGETEXPSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 5753
  fromEnum INTRINSIC_XED_IFORM_VGETEXPSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 5754
  fromEnum INTRINSIC_XED_IFORM_VGETEXPSH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 = 5755
  fromEnum INTRINSIC_XED_IFORM_VGETEXPSH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 5756
  fromEnum INTRINSIC_XED_IFORM_VGETEXPSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 5757
  fromEnum INTRINSIC_XED_IFORM_VGETEXPSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 5758
  fromEnum INTRINSIC_XED_IFORM_VGETMANTPD_XMMf64_MASKmskw_MEMf64_IMM8_AVX512 = 5759
  fromEnum INTRINSIC_XED_IFORM_VGETMANTPD_XMMf64_MASKmskw_XMMf64_IMM8_AVX512 = 5760
  fromEnum INTRINSIC_XED_IFORM_VGETMANTPD_YMMf64_MASKmskw_MEMf64_IMM8_AVX512 = 5761
  fromEnum INTRINSIC_XED_IFORM_VGETMANTPD_YMMf64_MASKmskw_YMMf64_IMM8_AVX512 = 5762
  fromEnum INTRINSIC_XED_IFORM_VGETMANTPD_ZMMf64_MASKmskw_MEMf64_IMM8_AVX512 = 5763
  fromEnum INTRINSIC_XED_IFORM_VGETMANTPD_ZMMf64_MASKmskw_ZMMf64_IMM8_AVX512 = 5764
  fromEnum INTRINSIC_XED_IFORM_VGETMANTPH_XMMf16_MASKmskw_MEMf16_IMM8_AVX512 = 5765
  fromEnum INTRINSIC_XED_IFORM_VGETMANTPH_XMMf16_MASKmskw_XMMf16_IMM8_AVX512 = 5766
  fromEnum INTRINSIC_XED_IFORM_VGETMANTPH_YMMf16_MASKmskw_MEMf16_IMM8_AVX512 = 5767
  fromEnum INTRINSIC_XED_IFORM_VGETMANTPH_YMMf16_MASKmskw_YMMf16_IMM8_AVX512 = 5768
  fromEnum INTRINSIC_XED_IFORM_VGETMANTPH_ZMMf16_MASKmskw_MEMf16_IMM8_AVX512 = 5769
  fromEnum INTRINSIC_XED_IFORM_VGETMANTPH_ZMMf16_MASKmskw_ZMMf16_IMM8_AVX512 = 5770
  fromEnum INTRINSIC_XED_IFORM_VGETMANTPS_XMMf32_MASKmskw_MEMf32_IMM8_AVX512 = 5771
  fromEnum INTRINSIC_XED_IFORM_VGETMANTPS_XMMf32_MASKmskw_XMMf32_IMM8_AVX512 = 5772
  fromEnum INTRINSIC_XED_IFORM_VGETMANTPS_YMMf32_MASKmskw_MEMf32_IMM8_AVX512 = 5773
  fromEnum INTRINSIC_XED_IFORM_VGETMANTPS_YMMf32_MASKmskw_YMMf32_IMM8_AVX512 = 5774
  fromEnum INTRINSIC_XED_IFORM_VGETMANTPS_ZMMf32_MASKmskw_MEMf32_IMM8_AVX512 = 5775
  fromEnum INTRINSIC_XED_IFORM_VGETMANTPS_ZMMf32_MASKmskw_ZMMf32_IMM8_AVX512 = 5776
  fromEnum INTRINSIC_XED_IFORM_VGETMANTSD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 = 5777
  fromEnum INTRINSIC_XED_IFORM_VGETMANTSD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 = 5778
  fromEnum INTRINSIC_XED_IFORM_VGETMANTSH_XMMf16_MASKmskw_XMMf16_MEMf16_IMM8_AVX512 = 5779
  fromEnum INTRINSIC_XED_IFORM_VGETMANTSH_XMMf16_MASKmskw_XMMf16_XMMf16_IMM8_AVX512 = 5780
  fromEnum INTRINSIC_XED_IFORM_VGETMANTSS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 = 5781
  fromEnum INTRINSIC_XED_IFORM_VGETMANTSS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 = 5782
  fromEnum INTRINSIC_XED_IFORM_VGF2P8AFFINEINVQB_XMMu8_MASKmskw_XMMu8_MEMu64_IMM8_AVX512 = 5783
  fromEnum INTRINSIC_XED_IFORM_VGF2P8AFFINEINVQB_XMMu8_MASKmskw_XMMu8_XMMu64_IMM8_AVX512 = 5784
  fromEnum INTRINSIC_XED_IFORM_VGF2P8AFFINEINVQB_XMMu8_XMMu8_MEMu64_IMM8 = 5785
  fromEnum INTRINSIC_XED_IFORM_VGF2P8AFFINEINVQB_XMMu8_XMMu8_XMMu64_IMM8 = 5786
  fromEnum INTRINSIC_XED_IFORM_VGF2P8AFFINEINVQB_YMMu8_MASKmskw_YMMu8_MEMu64_IMM8_AVX512 = 5787
  fromEnum INTRINSIC_XED_IFORM_VGF2P8AFFINEINVQB_YMMu8_MASKmskw_YMMu8_YMMu64_IMM8_AVX512 = 5788
  fromEnum INTRINSIC_XED_IFORM_VGF2P8AFFINEINVQB_YMMu8_YMMu8_MEMu64_IMM8 = 5789
  fromEnum INTRINSIC_XED_IFORM_VGF2P8AFFINEINVQB_YMMu8_YMMu8_YMMu64_IMM8 = 5790
  fromEnum INTRINSIC_XED_IFORM_VGF2P8AFFINEINVQB_ZMMu8_MASKmskw_ZMMu8_MEMu64_IMM8_AVX512 = 5791
  fromEnum INTRINSIC_XED_IFORM_VGF2P8AFFINEINVQB_ZMMu8_MASKmskw_ZMMu8_ZMMu64_IMM8_AVX512 = 5792
  fromEnum INTRINSIC_XED_IFORM_VGF2P8AFFINEQB_XMMu8_MASKmskw_XMMu8_MEMu64_IMM8_AVX512 = 5793
  fromEnum INTRINSIC_XED_IFORM_VGF2P8AFFINEQB_XMMu8_MASKmskw_XMMu8_XMMu64_IMM8_AVX512 = 5794
  fromEnum INTRINSIC_XED_IFORM_VGF2P8AFFINEQB_XMMu8_XMMu8_MEMu64_IMM8 = 5795
  fromEnum INTRINSIC_XED_IFORM_VGF2P8AFFINEQB_XMMu8_XMMu8_XMMu64_IMM8 = 5796
  fromEnum INTRINSIC_XED_IFORM_VGF2P8AFFINEQB_YMMu8_MASKmskw_YMMu8_MEMu64_IMM8_AVX512 = 5797
  fromEnum INTRINSIC_XED_IFORM_VGF2P8AFFINEQB_YMMu8_MASKmskw_YMMu8_YMMu64_IMM8_AVX512 = 5798
  fromEnum INTRINSIC_XED_IFORM_VGF2P8AFFINEQB_YMMu8_YMMu8_MEMu64_IMM8 = 5799
  fromEnum INTRINSIC_XED_IFORM_VGF2P8AFFINEQB_YMMu8_YMMu8_YMMu64_IMM8 = 5800
  fromEnum INTRINSIC_XED_IFORM_VGF2P8AFFINEQB_ZMMu8_MASKmskw_ZMMu8_MEMu64_IMM8_AVX512 = 5801
  fromEnum INTRINSIC_XED_IFORM_VGF2P8AFFINEQB_ZMMu8_MASKmskw_ZMMu8_ZMMu64_IMM8_AVX512 = 5802
  fromEnum INTRINSIC_XED_IFORM_VGF2P8MULB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 = 5803
  fromEnum INTRINSIC_XED_IFORM_VGF2P8MULB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 = 5804
  fromEnum INTRINSIC_XED_IFORM_VGF2P8MULB_XMMu8_XMMu8_MEMu8 = 5805
  fromEnum INTRINSIC_XED_IFORM_VGF2P8MULB_XMMu8_XMMu8_XMMu8 = 5806
  fromEnum INTRINSIC_XED_IFORM_VGF2P8MULB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 = 5807
  fromEnum INTRINSIC_XED_IFORM_VGF2P8MULB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 = 5808
  fromEnum INTRINSIC_XED_IFORM_VGF2P8MULB_YMMu8_YMMu8_MEMu8 = 5809
  fromEnum INTRINSIC_XED_IFORM_VGF2P8MULB_YMMu8_YMMu8_YMMu8 = 5810
  fromEnum INTRINSIC_XED_IFORM_VGF2P8MULB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 = 5811
  fromEnum INTRINSIC_XED_IFORM_VGF2P8MULB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 = 5812
  fromEnum INTRINSIC_XED_IFORM_VHADDPD_XMMdq_XMMdq_MEMdq = 5813
  fromEnum INTRINSIC_XED_IFORM_VHADDPD_XMMdq_XMMdq_XMMdq = 5814
  fromEnum INTRINSIC_XED_IFORM_VHADDPD_YMMqq_YMMqq_MEMqq = 5815
  fromEnum INTRINSIC_XED_IFORM_VHADDPD_YMMqq_YMMqq_YMMqq = 5816
  fromEnum INTRINSIC_XED_IFORM_VHADDPS_XMMdq_XMMdq_MEMdq = 5817
  fromEnum INTRINSIC_XED_IFORM_VHADDPS_XMMdq_XMMdq_XMMdq = 5818
  fromEnum INTRINSIC_XED_IFORM_VHADDPS_YMMqq_YMMqq_MEMqq = 5819
  fromEnum INTRINSIC_XED_IFORM_VHADDPS_YMMqq_YMMqq_YMMqq = 5820
  fromEnum INTRINSIC_XED_IFORM_VHSUBPD_XMMdq_XMMdq_MEMdq = 5821
  fromEnum INTRINSIC_XED_IFORM_VHSUBPD_XMMdq_XMMdq_XMMdq = 5822
  fromEnum INTRINSIC_XED_IFORM_VHSUBPD_YMMqq_YMMqq_MEMqq = 5823
  fromEnum INTRINSIC_XED_IFORM_VHSUBPD_YMMqq_YMMqq_YMMqq = 5824
  fromEnum INTRINSIC_XED_IFORM_VHSUBPS_XMMdq_XMMdq_MEMdq = 5825
  fromEnum INTRINSIC_XED_IFORM_VHSUBPS_XMMdq_XMMdq_XMMdq = 5826
  fromEnum INTRINSIC_XED_IFORM_VHSUBPS_YMMqq_YMMqq_MEMqq = 5827
  fromEnum INTRINSIC_XED_IFORM_VHSUBPS_YMMqq_YMMqq_YMMqq = 5828
  fromEnum INTRINSIC_XED_IFORM_VINSERTF128_YMMqq_YMMqq_MEMdq_IMMb = 5829
  fromEnum INTRINSIC_XED_IFORM_VINSERTF128_YMMqq_YMMqq_XMMdq_IMMb = 5830
  fromEnum INTRINSIC_XED_IFORM_VINSERTF32X4_YMMf32_MASKmskw_YMMf32_MEMf32_IMM8_AVX512 = 5831
  fromEnum INTRINSIC_XED_IFORM_VINSERTF32X4_YMMf32_MASKmskw_YMMf32_XMMf32_IMM8_AVX512 = 5832
  fromEnum INTRINSIC_XED_IFORM_VINSERTF32X4_ZMMf32_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512 = 5833
  fromEnum INTRINSIC_XED_IFORM_VINSERTF32X4_ZMMf32_MASKmskw_ZMMf32_XMMf32_IMM8_AVX512 = 5834
  fromEnum INTRINSIC_XED_IFORM_VINSERTF32X8_ZMMf32_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512 = 5835
  fromEnum INTRINSIC_XED_IFORM_VINSERTF32X8_ZMMf32_MASKmskw_ZMMf32_YMMf32_IMM8_AVX512 = 5836
  fromEnum INTRINSIC_XED_IFORM_VINSERTF64X2_YMMf64_MASKmskw_YMMf64_MEMf64_IMM8_AVX512 = 5837
  fromEnum INTRINSIC_XED_IFORM_VINSERTF64X2_YMMf64_MASKmskw_YMMf64_XMMf64_IMM8_AVX512 = 5838
  fromEnum INTRINSIC_XED_IFORM_VINSERTF64X2_ZMMf64_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512 = 5839
  fromEnum INTRINSIC_XED_IFORM_VINSERTF64X2_ZMMf64_MASKmskw_ZMMf64_XMMf64_IMM8_AVX512 = 5840
  fromEnum INTRINSIC_XED_IFORM_VINSERTF64X4_ZMMf64_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512 = 5841
  fromEnum INTRINSIC_XED_IFORM_VINSERTF64X4_ZMMf64_MASKmskw_ZMMf64_YMMf64_IMM8_AVX512 = 5842
  fromEnum INTRINSIC_XED_IFORM_VINSERTI128_YMMqq_YMMqq_MEMdq_IMMb = 5843
  fromEnum INTRINSIC_XED_IFORM_VINSERTI128_YMMqq_YMMqq_XMMdq_IMMb = 5844
  fromEnum INTRINSIC_XED_IFORM_VINSERTI32X4_YMMu32_MASKmskw_YMMu32_MEMu32_IMM8_AVX512 = 5845
  fromEnum INTRINSIC_XED_IFORM_VINSERTI32X4_YMMu32_MASKmskw_YMMu32_XMMu32_IMM8_AVX512 = 5846
  fromEnum INTRINSIC_XED_IFORM_VINSERTI32X4_ZMMu32_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512 = 5847
  fromEnum INTRINSIC_XED_IFORM_VINSERTI32X4_ZMMu32_MASKmskw_ZMMu32_XMMu32_IMM8_AVX512 = 5848
  fromEnum INTRINSIC_XED_IFORM_VINSERTI32X8_ZMMu32_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512 = 5849
  fromEnum INTRINSIC_XED_IFORM_VINSERTI32X8_ZMMu32_MASKmskw_ZMMu32_YMMu32_IMM8_AVX512 = 5850
  fromEnum INTRINSIC_XED_IFORM_VINSERTI64X2_YMMu64_MASKmskw_YMMu64_MEMu64_IMM8_AVX512 = 5851
  fromEnum INTRINSIC_XED_IFORM_VINSERTI64X2_YMMu64_MASKmskw_YMMu64_XMMu64_IMM8_AVX512 = 5852
  fromEnum INTRINSIC_XED_IFORM_VINSERTI64X2_ZMMu64_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512 = 5853
  fromEnum INTRINSIC_XED_IFORM_VINSERTI64X2_ZMMu64_MASKmskw_ZMMu64_XMMu64_IMM8_AVX512 = 5854
  fromEnum INTRINSIC_XED_IFORM_VINSERTI64X4_ZMMu64_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512 = 5855
  fromEnum INTRINSIC_XED_IFORM_VINSERTI64X4_ZMMu64_MASKmskw_ZMMu64_YMMu64_IMM8_AVX512 = 5856
  fromEnum INTRINSIC_XED_IFORM_VINSERTPS_XMMdq_XMMdq_MEMd_IMMb = 5857
  fromEnum INTRINSIC_XED_IFORM_VINSERTPS_XMMdq_XMMdq_XMMdq_IMMb = 5858
  fromEnum INTRINSIC_XED_IFORM_VINSERTPS_XMMf32_XMMf32_MEMf32_IMM8_AVX512 = 5859
  fromEnum INTRINSIC_XED_IFORM_VINSERTPS_XMMf32_XMMf32_XMMf32_IMM8_AVX512 = 5860
  fromEnum INTRINSIC_XED_IFORM_VLDDQU_XMMdq_MEMdq = 5861
  fromEnum INTRINSIC_XED_IFORM_VLDDQU_YMMqq_MEMqq = 5862
  fromEnum INTRINSIC_XED_IFORM_VLDMXCSR_MEMd = 5863
  fromEnum INTRINSIC_XED_IFORM_VMASKMOVDQU_XMMxub_XMMxub = 5864
  fromEnum INTRINSIC_XED_IFORM_VMASKMOVPD_MEMdq_XMMdq_XMMdq = 5865
  fromEnum INTRINSIC_XED_IFORM_VMASKMOVPD_MEMqq_YMMqq_YMMqq = 5866
  fromEnum INTRINSIC_XED_IFORM_VMASKMOVPD_XMMdq_XMMdq_MEMdq = 5867
  fromEnum INTRINSIC_XED_IFORM_VMASKMOVPD_YMMqq_YMMqq_MEMqq = 5868
  fromEnum INTRINSIC_XED_IFORM_VMASKMOVPS_MEMdq_XMMdq_XMMdq = 5869
  fromEnum INTRINSIC_XED_IFORM_VMASKMOVPS_MEMqq_YMMqq_YMMqq = 5870
  fromEnum INTRINSIC_XED_IFORM_VMASKMOVPS_XMMdq_XMMdq_MEMdq = 5871
  fromEnum INTRINSIC_XED_IFORM_VMASKMOVPS_YMMqq_YMMqq_MEMqq = 5872
  fromEnum INTRINSIC_XED_IFORM_VMAXPD_XMMdq_XMMdq_MEMdq = 5873
  fromEnum INTRINSIC_XED_IFORM_VMAXPD_XMMdq_XMMdq_XMMdq = 5874
  fromEnum INTRINSIC_XED_IFORM_VMAXPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 5875
  fromEnum INTRINSIC_XED_IFORM_VMAXPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 5876
  fromEnum INTRINSIC_XED_IFORM_VMAXPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 = 5877
  fromEnum INTRINSIC_XED_IFORM_VMAXPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 = 5878
  fromEnum INTRINSIC_XED_IFORM_VMAXPD_YMMqq_YMMqq_MEMqq = 5879
  fromEnum INTRINSIC_XED_IFORM_VMAXPD_YMMqq_YMMqq_YMMqq = 5880
  fromEnum INTRINSIC_XED_IFORM_VMAXPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 = 5881
  fromEnum INTRINSIC_XED_IFORM_VMAXPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 = 5882
  fromEnum INTRINSIC_XED_IFORM_VMAXPH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 = 5883
  fromEnum INTRINSIC_XED_IFORM_VMAXPH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 5884
  fromEnum INTRINSIC_XED_IFORM_VMAXPH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 = 5885
  fromEnum INTRINSIC_XED_IFORM_VMAXPH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 = 5886
  fromEnum INTRINSIC_XED_IFORM_VMAXPH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 = 5887
  fromEnum INTRINSIC_XED_IFORM_VMAXPH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 = 5888
  fromEnum INTRINSIC_XED_IFORM_VMAXPS_XMMdq_XMMdq_MEMdq = 5889
  fromEnum INTRINSIC_XED_IFORM_VMAXPS_XMMdq_XMMdq_XMMdq = 5890
  fromEnum INTRINSIC_XED_IFORM_VMAXPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 5891
  fromEnum INTRINSIC_XED_IFORM_VMAXPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 5892
  fromEnum INTRINSIC_XED_IFORM_VMAXPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 = 5893
  fromEnum INTRINSIC_XED_IFORM_VMAXPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 = 5894
  fromEnum INTRINSIC_XED_IFORM_VMAXPS_YMMqq_YMMqq_MEMqq = 5895
  fromEnum INTRINSIC_XED_IFORM_VMAXPS_YMMqq_YMMqq_YMMqq = 5896
  fromEnum INTRINSIC_XED_IFORM_VMAXPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 = 5897
  fromEnum INTRINSIC_XED_IFORM_VMAXPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 = 5898
  fromEnum INTRINSIC_XED_IFORM_VMAXSD_XMMdq_XMMdq_MEMq = 5899
  fromEnum INTRINSIC_XED_IFORM_VMAXSD_XMMdq_XMMdq_XMMq = 5900
  fromEnum INTRINSIC_XED_IFORM_VMAXSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 5901
  fromEnum INTRINSIC_XED_IFORM_VMAXSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 5902
  fromEnum INTRINSIC_XED_IFORM_VMAXSH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 = 5903
  fromEnum INTRINSIC_XED_IFORM_VMAXSH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 5904
  fromEnum INTRINSIC_XED_IFORM_VMAXSS_XMMdq_XMMdq_MEMd = 5905
  fromEnum INTRINSIC_XED_IFORM_VMAXSS_XMMdq_XMMdq_XMMd = 5906
  fromEnum INTRINSIC_XED_IFORM_VMAXSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 5907
  fromEnum INTRINSIC_XED_IFORM_VMAXSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 5908
  fromEnum INTRINSIC_XED_IFORM_VMCALL = 5909
  fromEnum INTRINSIC_XED_IFORM_VMCLEAR_MEMq = 5910
  fromEnum INTRINSIC_XED_IFORM_VMFUNC = 5911
  fromEnum INTRINSIC_XED_IFORM_VMINPD_XMMdq_XMMdq_MEMdq = 5912
  fromEnum INTRINSIC_XED_IFORM_VMINPD_XMMdq_XMMdq_XMMdq = 5913
  fromEnum INTRINSIC_XED_IFORM_VMINPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 5914
  fromEnum INTRINSIC_XED_IFORM_VMINPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 5915
  fromEnum INTRINSIC_XED_IFORM_VMINPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 = 5916
  fromEnum INTRINSIC_XED_IFORM_VMINPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 = 5917
  fromEnum INTRINSIC_XED_IFORM_VMINPD_YMMqq_YMMqq_MEMqq = 5918
  fromEnum INTRINSIC_XED_IFORM_VMINPD_YMMqq_YMMqq_YMMqq = 5919
  fromEnum INTRINSIC_XED_IFORM_VMINPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 = 5920
  fromEnum INTRINSIC_XED_IFORM_VMINPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 = 5921
  fromEnum INTRINSIC_XED_IFORM_VMINPH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 = 5922
  fromEnum INTRINSIC_XED_IFORM_VMINPH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 5923
  fromEnum INTRINSIC_XED_IFORM_VMINPH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 = 5924
  fromEnum INTRINSIC_XED_IFORM_VMINPH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 = 5925
  fromEnum INTRINSIC_XED_IFORM_VMINPH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 = 5926
  fromEnum INTRINSIC_XED_IFORM_VMINPH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 = 5927
  fromEnum INTRINSIC_XED_IFORM_VMINPS_XMMdq_XMMdq_MEMdq = 5928
  fromEnum INTRINSIC_XED_IFORM_VMINPS_XMMdq_XMMdq_XMMdq = 5929
  fromEnum INTRINSIC_XED_IFORM_VMINPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 5930
  fromEnum INTRINSIC_XED_IFORM_VMINPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 5931
  fromEnum INTRINSIC_XED_IFORM_VMINPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 = 5932
  fromEnum INTRINSIC_XED_IFORM_VMINPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 = 5933
  fromEnum INTRINSIC_XED_IFORM_VMINPS_YMMqq_YMMqq_MEMqq = 5934
  fromEnum INTRINSIC_XED_IFORM_VMINPS_YMMqq_YMMqq_YMMqq = 5935
  fromEnum INTRINSIC_XED_IFORM_VMINPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 = 5936
  fromEnum INTRINSIC_XED_IFORM_VMINPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 = 5937
  fromEnum INTRINSIC_XED_IFORM_VMINSD_XMMdq_XMMdq_MEMq = 5938
  fromEnum INTRINSIC_XED_IFORM_VMINSD_XMMdq_XMMdq_XMMq = 5939
  fromEnum INTRINSIC_XED_IFORM_VMINSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 5940
  fromEnum INTRINSIC_XED_IFORM_VMINSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 5941
  fromEnum INTRINSIC_XED_IFORM_VMINSH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 = 5942
  fromEnum INTRINSIC_XED_IFORM_VMINSH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 5943
  fromEnum INTRINSIC_XED_IFORM_VMINSS_XMMdq_XMMdq_MEMd = 5944
  fromEnum INTRINSIC_XED_IFORM_VMINSS_XMMdq_XMMdq_XMMd = 5945
  fromEnum INTRINSIC_XED_IFORM_VMINSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 5946
  fromEnum INTRINSIC_XED_IFORM_VMINSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 5947
  fromEnum INTRINSIC_XED_IFORM_VMLAUNCH = 5948
  fromEnum INTRINSIC_XED_IFORM_VMLOAD_ArAX = 5949
  fromEnum INTRINSIC_XED_IFORM_VMMCALL = 5950
  fromEnum INTRINSIC_XED_IFORM_VMOVAPD_MEMdq_XMMdq = 5951
  fromEnum INTRINSIC_XED_IFORM_VMOVAPD_MEMf64_MASKmskw_XMMf64_AVX512 = 5952
  fromEnum INTRINSIC_XED_IFORM_VMOVAPD_MEMf64_MASKmskw_YMMf64_AVX512 = 5953
  fromEnum INTRINSIC_XED_IFORM_VMOVAPD_MEMf64_MASKmskw_ZMMf64_AVX512 = 5954
  fromEnum INTRINSIC_XED_IFORM_VMOVAPD_MEMqq_YMMqq = 5955
  fromEnum INTRINSIC_XED_IFORM_VMOVAPD_XMMdq_MEMdq = 5956
  fromEnum INTRINSIC_XED_IFORM_VMOVAPD_XMMdq_XMMdq_28 = 5957
  fromEnum INTRINSIC_XED_IFORM_VMOVAPD_XMMdq_XMMdq_29 = 5958
  fromEnum INTRINSIC_XED_IFORM_VMOVAPD_XMMf64_MASKmskw_MEMf64_AVX512 = 5959
  fromEnum INTRINSIC_XED_IFORM_VMOVAPD_XMMf64_MASKmskw_XMMf64_AVX512 = 5960
  fromEnum INTRINSIC_XED_IFORM_VMOVAPD_YMMf64_MASKmskw_MEMf64_AVX512 = 5961
  fromEnum INTRINSIC_XED_IFORM_VMOVAPD_YMMf64_MASKmskw_YMMf64_AVX512 = 5962
  fromEnum INTRINSIC_XED_IFORM_VMOVAPD_YMMqq_MEMqq = 5963
  fromEnum INTRINSIC_XED_IFORM_VMOVAPD_YMMqq_YMMqq_28 = 5964
  fromEnum INTRINSIC_XED_IFORM_VMOVAPD_YMMqq_YMMqq_29 = 5965
  fromEnum INTRINSIC_XED_IFORM_VMOVAPD_ZMMf64_MASKmskw_MEMf64_AVX512 = 5966
  fromEnum INTRINSIC_XED_IFORM_VMOVAPD_ZMMf64_MASKmskw_ZMMf64_AVX512 = 5967
  fromEnum INTRINSIC_XED_IFORM_VMOVAPS_MEMdq_XMMdq = 5968
  fromEnum INTRINSIC_XED_IFORM_VMOVAPS_MEMf32_MASKmskw_XMMf32_AVX512 = 5969
  fromEnum INTRINSIC_XED_IFORM_VMOVAPS_MEMf32_MASKmskw_YMMf32_AVX512 = 5970
  fromEnum INTRINSIC_XED_IFORM_VMOVAPS_MEMf32_MASKmskw_ZMMf32_AVX512 = 5971
  fromEnum INTRINSIC_XED_IFORM_VMOVAPS_MEMqq_YMMqq = 5972
  fromEnum INTRINSIC_XED_IFORM_VMOVAPS_XMMdq_MEMdq = 5973
  fromEnum INTRINSIC_XED_IFORM_VMOVAPS_XMMdq_XMMdq_28 = 5974
  fromEnum INTRINSIC_XED_IFORM_VMOVAPS_XMMdq_XMMdq_29 = 5975
  fromEnum INTRINSIC_XED_IFORM_VMOVAPS_XMMf32_MASKmskw_MEMf32_AVX512 = 5976
  fromEnum INTRINSIC_XED_IFORM_VMOVAPS_XMMf32_MASKmskw_XMMf32_AVX512 = 5977
  fromEnum INTRINSIC_XED_IFORM_VMOVAPS_YMMf32_MASKmskw_MEMf32_AVX512 = 5978
  fromEnum INTRINSIC_XED_IFORM_VMOVAPS_YMMf32_MASKmskw_YMMf32_AVX512 = 5979
  fromEnum INTRINSIC_XED_IFORM_VMOVAPS_YMMqq_MEMqq = 5980
  fromEnum INTRINSIC_XED_IFORM_VMOVAPS_YMMqq_YMMqq_28 = 5981
  fromEnum INTRINSIC_XED_IFORM_VMOVAPS_YMMqq_YMMqq_29 = 5982
  fromEnum INTRINSIC_XED_IFORM_VMOVAPS_ZMMf32_MASKmskw_MEMf32_AVX512 = 5983
  fromEnum INTRINSIC_XED_IFORM_VMOVAPS_ZMMf32_MASKmskw_ZMMf32_AVX512 = 5984
  fromEnum INTRINSIC_XED_IFORM_VMOVD_GPR32d_XMMd = 5985
  fromEnum INTRINSIC_XED_IFORM_VMOVD_GPR32u32_XMMu32_AVX512 = 5986
  fromEnum INTRINSIC_XED_IFORM_VMOVD_MEMd_XMMd = 5987
  fromEnum INTRINSIC_XED_IFORM_VMOVD_MEMu32_XMMu32_AVX512 = 5988
  fromEnum INTRINSIC_XED_IFORM_VMOVD_XMMdq_GPR32d = 5989
  fromEnum INTRINSIC_XED_IFORM_VMOVD_XMMdq_MEMd = 5990
  fromEnum INTRINSIC_XED_IFORM_VMOVD_XMMu32_GPR32u32_AVX512 = 5991
  fromEnum INTRINSIC_XED_IFORM_VMOVD_XMMu32_MEMu32_AVX512 = 5992
  fromEnum INTRINSIC_XED_IFORM_VMOVDDUP_XMMdq_MEMq = 5993
  fromEnum INTRINSIC_XED_IFORM_VMOVDDUP_XMMdq_XMMq = 5994
  fromEnum INTRINSIC_XED_IFORM_VMOVDDUP_XMMf64_MASKmskw_MEMf64_AVX512 = 5995
  fromEnum INTRINSIC_XED_IFORM_VMOVDDUP_XMMf64_MASKmskw_XMMf64_AVX512 = 5996
  fromEnum INTRINSIC_XED_IFORM_VMOVDDUP_YMMf64_MASKmskw_MEMf64_AVX512 = 5997
  fromEnum INTRINSIC_XED_IFORM_VMOVDDUP_YMMf64_MASKmskw_YMMf64_AVX512 = 5998
  fromEnum INTRINSIC_XED_IFORM_VMOVDDUP_YMMqq_MEMqq = 5999
  fromEnum INTRINSIC_XED_IFORM_VMOVDDUP_YMMqq_YMMqq = 6000
  fromEnum INTRINSIC_XED_IFORM_VMOVDDUP_ZMMf64_MASKmskw_MEMf64_AVX512 = 6001
  fromEnum INTRINSIC_XED_IFORM_VMOVDDUP_ZMMf64_MASKmskw_ZMMf64_AVX512 = 6002
  fromEnum INTRINSIC_XED_IFORM_VMOVDQA_MEMdq_XMMdq = 6003
  fromEnum INTRINSIC_XED_IFORM_VMOVDQA_MEMqq_YMMqq = 6004
  fromEnum INTRINSIC_XED_IFORM_VMOVDQA_XMMdq_MEMdq = 6005
  fromEnum INTRINSIC_XED_IFORM_VMOVDQA_XMMdq_XMMdq_6F = 6006
  fromEnum INTRINSIC_XED_IFORM_VMOVDQA_XMMdq_XMMdq_7F = 6007
  fromEnum INTRINSIC_XED_IFORM_VMOVDQA_YMMqq_MEMqq = 6008
  fromEnum INTRINSIC_XED_IFORM_VMOVDQA_YMMqq_YMMqq_6F = 6009
  fromEnum INTRINSIC_XED_IFORM_VMOVDQA_YMMqq_YMMqq_7F = 6010
  fromEnum INTRINSIC_XED_IFORM_VMOVDQA32_MEMu32_MASKmskw_XMMu32_AVX512 = 6011
  fromEnum INTRINSIC_XED_IFORM_VMOVDQA32_MEMu32_MASKmskw_YMMu32_AVX512 = 6012
  fromEnum INTRINSIC_XED_IFORM_VMOVDQA32_MEMu32_MASKmskw_ZMMu32_AVX512 = 6013
  fromEnum INTRINSIC_XED_IFORM_VMOVDQA32_XMMu32_MASKmskw_MEMu32_AVX512 = 6014
  fromEnum INTRINSIC_XED_IFORM_VMOVDQA32_XMMu32_MASKmskw_XMMu32_AVX512 = 6015
  fromEnum INTRINSIC_XED_IFORM_VMOVDQA32_YMMu32_MASKmskw_MEMu32_AVX512 = 6016
  fromEnum INTRINSIC_XED_IFORM_VMOVDQA32_YMMu32_MASKmskw_YMMu32_AVX512 = 6017
  fromEnum INTRINSIC_XED_IFORM_VMOVDQA32_ZMMu32_MASKmskw_MEMu32_AVX512 = 6018
  fromEnum INTRINSIC_XED_IFORM_VMOVDQA32_ZMMu32_MASKmskw_ZMMu32_AVX512 = 6019
  fromEnum INTRINSIC_XED_IFORM_VMOVDQA64_MEMu64_MASKmskw_XMMu64_AVX512 = 6020
  fromEnum INTRINSIC_XED_IFORM_VMOVDQA64_MEMu64_MASKmskw_YMMu64_AVX512 = 6021
  fromEnum INTRINSIC_XED_IFORM_VMOVDQA64_MEMu64_MASKmskw_ZMMu64_AVX512 = 6022
  fromEnum INTRINSIC_XED_IFORM_VMOVDQA64_XMMu64_MASKmskw_MEMu64_AVX512 = 6023
  fromEnum INTRINSIC_XED_IFORM_VMOVDQA64_XMMu64_MASKmskw_XMMu64_AVX512 = 6024
  fromEnum INTRINSIC_XED_IFORM_VMOVDQA64_YMMu64_MASKmskw_MEMu64_AVX512 = 6025
  fromEnum INTRINSIC_XED_IFORM_VMOVDQA64_YMMu64_MASKmskw_YMMu64_AVX512 = 6026
  fromEnum INTRINSIC_XED_IFORM_VMOVDQA64_ZMMu64_MASKmskw_MEMu64_AVX512 = 6027
  fromEnum INTRINSIC_XED_IFORM_VMOVDQA64_ZMMu64_MASKmskw_ZMMu64_AVX512 = 6028
  fromEnum INTRINSIC_XED_IFORM_VMOVDQU_MEMdq_XMMdq = 6029
  fromEnum INTRINSIC_XED_IFORM_VMOVDQU_MEMqq_YMMqq = 6030
  fromEnum INTRINSIC_XED_IFORM_VMOVDQU_XMMdq_MEMdq = 6031
  fromEnum INTRINSIC_XED_IFORM_VMOVDQU_XMMdq_XMMdq_6F = 6032
  fromEnum INTRINSIC_XED_IFORM_VMOVDQU_XMMdq_XMMdq_7F = 6033
  fromEnum INTRINSIC_XED_IFORM_VMOVDQU_YMMqq_MEMqq = 6034
  fromEnum INTRINSIC_XED_IFORM_VMOVDQU_YMMqq_YMMqq_6F = 6035
  fromEnum INTRINSIC_XED_IFORM_VMOVDQU_YMMqq_YMMqq_7F = 6036
  fromEnum INTRINSIC_XED_IFORM_VMOVDQU16_MEMu16_MASKmskw_XMMu16_AVX512 = 6037
  fromEnum INTRINSIC_XED_IFORM_VMOVDQU16_MEMu16_MASKmskw_YMMu16_AVX512 = 6038
  fromEnum INTRINSIC_XED_IFORM_VMOVDQU16_MEMu16_MASKmskw_ZMMu16_AVX512 = 6039
  fromEnum INTRINSIC_XED_IFORM_VMOVDQU16_XMMu16_MASKmskw_MEMu16_AVX512 = 6040
  fromEnum INTRINSIC_XED_IFORM_VMOVDQU16_XMMu16_MASKmskw_XMMu16_AVX512 = 6041
  fromEnum INTRINSIC_XED_IFORM_VMOVDQU16_YMMu16_MASKmskw_MEMu16_AVX512 = 6042
  fromEnum INTRINSIC_XED_IFORM_VMOVDQU16_YMMu16_MASKmskw_YMMu16_AVX512 = 6043
  fromEnum INTRINSIC_XED_IFORM_VMOVDQU16_ZMMu16_MASKmskw_MEMu16_AVX512 = 6044
  fromEnum INTRINSIC_XED_IFORM_VMOVDQU16_ZMMu16_MASKmskw_ZMMu16_AVX512 = 6045
  fromEnum INTRINSIC_XED_IFORM_VMOVDQU32_MEMu32_MASKmskw_XMMu32_AVX512 = 6046
  fromEnum INTRINSIC_XED_IFORM_VMOVDQU32_MEMu32_MASKmskw_YMMu32_AVX512 = 6047
  fromEnum INTRINSIC_XED_IFORM_VMOVDQU32_MEMu32_MASKmskw_ZMMu32_AVX512 = 6048
  fromEnum INTRINSIC_XED_IFORM_VMOVDQU32_XMMu32_MASKmskw_MEMu32_AVX512 = 6049
  fromEnum INTRINSIC_XED_IFORM_VMOVDQU32_XMMu32_MASKmskw_XMMu32_AVX512 = 6050
  fromEnum INTRINSIC_XED_IFORM_VMOVDQU32_YMMu32_MASKmskw_MEMu32_AVX512 = 6051
  fromEnum INTRINSIC_XED_IFORM_VMOVDQU32_YMMu32_MASKmskw_YMMu32_AVX512 = 6052
  fromEnum INTRINSIC_XED_IFORM_VMOVDQU32_ZMMu32_MASKmskw_MEMu32_AVX512 = 6053
  fromEnum INTRINSIC_XED_IFORM_VMOVDQU32_ZMMu32_MASKmskw_ZMMu32_AVX512 = 6054
  fromEnum INTRINSIC_XED_IFORM_VMOVDQU64_MEMu64_MASKmskw_XMMu64_AVX512 = 6055
  fromEnum INTRINSIC_XED_IFORM_VMOVDQU64_MEMu64_MASKmskw_YMMu64_AVX512 = 6056
  fromEnum INTRINSIC_XED_IFORM_VMOVDQU64_MEMu64_MASKmskw_ZMMu64_AVX512 = 6057
  fromEnum INTRINSIC_XED_IFORM_VMOVDQU64_XMMu64_MASKmskw_MEMu64_AVX512 = 6058
  fromEnum INTRINSIC_XED_IFORM_VMOVDQU64_XMMu64_MASKmskw_XMMu64_AVX512 = 6059
  fromEnum INTRINSIC_XED_IFORM_VMOVDQU64_YMMu64_MASKmskw_MEMu64_AVX512 = 6060
  fromEnum INTRINSIC_XED_IFORM_VMOVDQU64_YMMu64_MASKmskw_YMMu64_AVX512 = 6061
  fromEnum INTRINSIC_XED_IFORM_VMOVDQU64_ZMMu64_MASKmskw_MEMu64_AVX512 = 6062
  fromEnum INTRINSIC_XED_IFORM_VMOVDQU64_ZMMu64_MASKmskw_ZMMu64_AVX512 = 6063
  fromEnum INTRINSIC_XED_IFORM_VMOVDQU8_MEMu8_MASKmskw_XMMu8_AVX512 = 6064
  fromEnum INTRINSIC_XED_IFORM_VMOVDQU8_MEMu8_MASKmskw_YMMu8_AVX512 = 6065
  fromEnum INTRINSIC_XED_IFORM_VMOVDQU8_MEMu8_MASKmskw_ZMMu8_AVX512 = 6066
  fromEnum INTRINSIC_XED_IFORM_VMOVDQU8_XMMu8_MASKmskw_MEMu8_AVX512 = 6067
  fromEnum INTRINSIC_XED_IFORM_VMOVDQU8_XMMu8_MASKmskw_XMMu8_AVX512 = 6068
  fromEnum INTRINSIC_XED_IFORM_VMOVDQU8_YMMu8_MASKmskw_MEMu8_AVX512 = 6069
  fromEnum INTRINSIC_XED_IFORM_VMOVDQU8_YMMu8_MASKmskw_YMMu8_AVX512 = 6070
  fromEnum INTRINSIC_XED_IFORM_VMOVDQU8_ZMMu8_MASKmskw_MEMu8_AVX512 = 6071
  fromEnum INTRINSIC_XED_IFORM_VMOVDQU8_ZMMu8_MASKmskw_ZMMu8_AVX512 = 6072
  fromEnum INTRINSIC_XED_IFORM_VMOVHLPS_XMMdq_XMMdq_XMMdq = 6073
  fromEnum INTRINSIC_XED_IFORM_VMOVHLPS_XMMf32_XMMf32_XMMf32_AVX512 = 6074
  fromEnum INTRINSIC_XED_IFORM_VMOVHPD_MEMf64_XMMf64_AVX512 = 6075
  fromEnum INTRINSIC_XED_IFORM_VMOVHPD_MEMq_XMMdq = 6076
  fromEnum INTRINSIC_XED_IFORM_VMOVHPD_XMMdq_XMMq_MEMq = 6077
  fromEnum INTRINSIC_XED_IFORM_VMOVHPD_XMMf64_XMMf64_MEMf64_AVX512 = 6078
  fromEnum INTRINSIC_XED_IFORM_VMOVHPS_MEMf32_XMMf32_AVX512 = 6079
  fromEnum INTRINSIC_XED_IFORM_VMOVHPS_MEMq_XMMdq = 6080
  fromEnum INTRINSIC_XED_IFORM_VMOVHPS_XMMdq_XMMq_MEMq = 6081
  fromEnum INTRINSIC_XED_IFORM_VMOVHPS_XMMf32_XMMf32_MEMf32_AVX512 = 6082
  fromEnum INTRINSIC_XED_IFORM_VMOVLHPS_XMMdq_XMMq_XMMq = 6083
  fromEnum INTRINSIC_XED_IFORM_VMOVLHPS_XMMf32_XMMf32_XMMf32_AVX512 = 6084
  fromEnum INTRINSIC_XED_IFORM_VMOVLPD_MEMf64_XMMf64_AVX512 = 6085
  fromEnum INTRINSIC_XED_IFORM_VMOVLPD_MEMq_XMMq = 6086
  fromEnum INTRINSIC_XED_IFORM_VMOVLPD_XMMdq_XMMdq_MEMq = 6087
  fromEnum INTRINSIC_XED_IFORM_VMOVLPD_XMMf64_XMMf64_MEMf64_AVX512 = 6088
  fromEnum INTRINSIC_XED_IFORM_VMOVLPS_MEMf32_XMMf32_AVX512 = 6089
  fromEnum INTRINSIC_XED_IFORM_VMOVLPS_MEMq_XMMq = 6090
  fromEnum INTRINSIC_XED_IFORM_VMOVLPS_XMMdq_XMMdq_MEMq = 6091
  fromEnum INTRINSIC_XED_IFORM_VMOVLPS_XMMf32_XMMf32_MEMf32_AVX512 = 6092
  fromEnum INTRINSIC_XED_IFORM_VMOVMSKPD_GPR32d_XMMdq = 6093
  fromEnum INTRINSIC_XED_IFORM_VMOVMSKPD_GPR32d_YMMqq = 6094
  fromEnum INTRINSIC_XED_IFORM_VMOVMSKPS_GPR32d_XMMdq = 6095
  fromEnum INTRINSIC_XED_IFORM_VMOVMSKPS_GPR32d_YMMqq = 6096
  fromEnum INTRINSIC_XED_IFORM_VMOVNTDQ_MEMdq_XMMdq = 6097
  fromEnum INTRINSIC_XED_IFORM_VMOVNTDQ_MEMqq_YMMqq = 6098
  fromEnum INTRINSIC_XED_IFORM_VMOVNTDQ_MEMu32_XMMu32_AVX512 = 6099
  fromEnum INTRINSIC_XED_IFORM_VMOVNTDQ_MEMu32_YMMu32_AVX512 = 6100
  fromEnum INTRINSIC_XED_IFORM_VMOVNTDQ_MEMu32_ZMMu32_AVX512 = 6101
  fromEnum INTRINSIC_XED_IFORM_VMOVNTDQA_XMMdq_MEMdq = 6102
  fromEnum INTRINSIC_XED_IFORM_VMOVNTDQA_XMMu32_MEMu32_AVX512 = 6103
  fromEnum INTRINSIC_XED_IFORM_VMOVNTDQA_YMMqq_MEMqq = 6104
  fromEnum INTRINSIC_XED_IFORM_VMOVNTDQA_YMMu32_MEMu32_AVX512 = 6105
  fromEnum INTRINSIC_XED_IFORM_VMOVNTDQA_ZMMu32_MEMu32_AVX512 = 6106
  fromEnum INTRINSIC_XED_IFORM_VMOVNTPD_MEMdq_XMMdq = 6107
  fromEnum INTRINSIC_XED_IFORM_VMOVNTPD_MEMf64_XMMf64_AVX512 = 6108
  fromEnum INTRINSIC_XED_IFORM_VMOVNTPD_MEMf64_YMMf64_AVX512 = 6109
  fromEnum INTRINSIC_XED_IFORM_VMOVNTPD_MEMf64_ZMMf64_AVX512 = 6110
  fromEnum INTRINSIC_XED_IFORM_VMOVNTPD_MEMqq_YMMqq = 6111
  fromEnum INTRINSIC_XED_IFORM_VMOVNTPS_MEMdq_XMMdq = 6112
  fromEnum INTRINSIC_XED_IFORM_VMOVNTPS_MEMf32_XMMf32_AVX512 = 6113
  fromEnum INTRINSIC_XED_IFORM_VMOVNTPS_MEMf32_YMMf32_AVX512 = 6114
  fromEnum INTRINSIC_XED_IFORM_VMOVNTPS_MEMf32_ZMMf32_AVX512 = 6115
  fromEnum INTRINSIC_XED_IFORM_VMOVNTPS_MEMqq_YMMqq = 6116
  fromEnum INTRINSIC_XED_IFORM_VMOVQ_GPR64q_XMMq = 6117
  fromEnum INTRINSIC_XED_IFORM_VMOVQ_GPR64u64_XMMu64_AVX512 = 6118
  fromEnum INTRINSIC_XED_IFORM_VMOVQ_MEMq_XMMq_7E = 6119
  fromEnum INTRINSIC_XED_IFORM_VMOVQ_MEMq_XMMq_D6 = 6120
  fromEnum INTRINSIC_XED_IFORM_VMOVQ_MEMu64_XMMu64_AVX512 = 6121
  fromEnum INTRINSIC_XED_IFORM_VMOVQ_XMMdq_GPR64q = 6122
  fromEnum INTRINSIC_XED_IFORM_VMOVQ_XMMdq_MEMq_6E = 6123
  fromEnum INTRINSIC_XED_IFORM_VMOVQ_XMMdq_MEMq_7E = 6124
  fromEnum INTRINSIC_XED_IFORM_VMOVQ_XMMdq_XMMq_7E = 6125
  fromEnum INTRINSIC_XED_IFORM_VMOVQ_XMMdq_XMMq_D6 = 6126
  fromEnum INTRINSIC_XED_IFORM_VMOVQ_XMMu64_GPR64u64_AVX512 = 6127
  fromEnum INTRINSIC_XED_IFORM_VMOVQ_XMMu64_MEMu64_AVX512 = 6128
  fromEnum INTRINSIC_XED_IFORM_VMOVQ_XMMu64_XMMu64_AVX512 = 6129
  fromEnum INTRINSIC_XED_IFORM_VMOVSD_MEMf64_MASKmskw_XMMf64_AVX512 = 6130
  fromEnum INTRINSIC_XED_IFORM_VMOVSD_MEMq_XMMq = 6131
  fromEnum INTRINSIC_XED_IFORM_VMOVSD_XMMdq_MEMq = 6132
  fromEnum INTRINSIC_XED_IFORM_VMOVSD_XMMdq_XMMdq_XMMq_10 = 6133
  fromEnum INTRINSIC_XED_IFORM_VMOVSD_XMMdq_XMMdq_XMMq_11 = 6134
  fromEnum INTRINSIC_XED_IFORM_VMOVSD_XMMf64_MASKmskw_MEMf64_AVX512 = 6135
  fromEnum INTRINSIC_XED_IFORM_VMOVSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 6136
  fromEnum INTRINSIC_XED_IFORM_VMOVSH_MEMf16_MASKmskw_XMMf16_AVX512 = 6137
  fromEnum INTRINSIC_XED_IFORM_VMOVSH_XMMf16_MASKmskw_MEMf16_AVX512 = 6138
  fromEnum INTRINSIC_XED_IFORM_VMOVSH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 6139
  fromEnum INTRINSIC_XED_IFORM_VMOVSHDUP_XMMdq_MEMdq = 6140
  fromEnum INTRINSIC_XED_IFORM_VMOVSHDUP_XMMdq_XMMdq = 6141
  fromEnum INTRINSIC_XED_IFORM_VMOVSHDUP_XMMf32_MASKmskw_MEMf32_AVX512 = 6142
  fromEnum INTRINSIC_XED_IFORM_VMOVSHDUP_XMMf32_MASKmskw_XMMf32_AVX512 = 6143
  fromEnum INTRINSIC_XED_IFORM_VMOVSHDUP_YMMf32_MASKmskw_MEMf32_AVX512 = 6144
  fromEnum INTRINSIC_XED_IFORM_VMOVSHDUP_YMMf32_MASKmskw_YMMf32_AVX512 = 6145
  fromEnum INTRINSIC_XED_IFORM_VMOVSHDUP_YMMqq_MEMqq = 6146
  fromEnum INTRINSIC_XED_IFORM_VMOVSHDUP_YMMqq_YMMqq = 6147
  fromEnum INTRINSIC_XED_IFORM_VMOVSHDUP_ZMMf32_MASKmskw_MEMf32_AVX512 = 6148
  fromEnum INTRINSIC_XED_IFORM_VMOVSHDUP_ZMMf32_MASKmskw_ZMMf32_AVX512 = 6149
  fromEnum INTRINSIC_XED_IFORM_VMOVSLDUP_XMMdq_MEMdq = 6150
  fromEnum INTRINSIC_XED_IFORM_VMOVSLDUP_XMMdq_XMMdq = 6151
  fromEnum INTRINSIC_XED_IFORM_VMOVSLDUP_XMMf32_MASKmskw_MEMf32_AVX512 = 6152
  fromEnum INTRINSIC_XED_IFORM_VMOVSLDUP_XMMf32_MASKmskw_XMMf32_AVX512 = 6153
  fromEnum INTRINSIC_XED_IFORM_VMOVSLDUP_YMMf32_MASKmskw_MEMf32_AVX512 = 6154
  fromEnum INTRINSIC_XED_IFORM_VMOVSLDUP_YMMf32_MASKmskw_YMMf32_AVX512 = 6155
  fromEnum INTRINSIC_XED_IFORM_VMOVSLDUP_YMMqq_MEMqq = 6156
  fromEnum INTRINSIC_XED_IFORM_VMOVSLDUP_YMMqq_YMMqq = 6157
  fromEnum INTRINSIC_XED_IFORM_VMOVSLDUP_ZMMf32_MASKmskw_MEMf32_AVX512 = 6158
  fromEnum INTRINSIC_XED_IFORM_VMOVSLDUP_ZMMf32_MASKmskw_ZMMf32_AVX512 = 6159
  fromEnum INTRINSIC_XED_IFORM_VMOVSS_MEMd_XMMd = 6160
  fromEnum INTRINSIC_XED_IFORM_VMOVSS_MEMf32_MASKmskw_XMMf32_AVX512 = 6161
  fromEnum INTRINSIC_XED_IFORM_VMOVSS_XMMdq_MEMd = 6162
  fromEnum INTRINSIC_XED_IFORM_VMOVSS_XMMdq_XMMdq_XMMd_10 = 6163
  fromEnum INTRINSIC_XED_IFORM_VMOVSS_XMMdq_XMMdq_XMMd_11 = 6164
  fromEnum INTRINSIC_XED_IFORM_VMOVSS_XMMf32_MASKmskw_MEMf32_AVX512 = 6165
  fromEnum INTRINSIC_XED_IFORM_VMOVSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 6166
  fromEnum INTRINSIC_XED_IFORM_VMOVUPD_MEMdq_XMMdq = 6167
  fromEnum INTRINSIC_XED_IFORM_VMOVUPD_MEMf64_MASKmskw_XMMf64_AVX512 = 6168
  fromEnum INTRINSIC_XED_IFORM_VMOVUPD_MEMf64_MASKmskw_YMMf64_AVX512 = 6169
  fromEnum INTRINSIC_XED_IFORM_VMOVUPD_MEMf64_MASKmskw_ZMMf64_AVX512 = 6170
  fromEnum INTRINSIC_XED_IFORM_VMOVUPD_MEMqq_YMMqq = 6171
  fromEnum INTRINSIC_XED_IFORM_VMOVUPD_XMMdq_MEMdq = 6172
  fromEnum INTRINSIC_XED_IFORM_VMOVUPD_XMMdq_XMMdq_10 = 6173
  fromEnum INTRINSIC_XED_IFORM_VMOVUPD_XMMdq_XMMdq_11 = 6174
  fromEnum INTRINSIC_XED_IFORM_VMOVUPD_XMMf64_MASKmskw_MEMf64_AVX512 = 6175
  fromEnum INTRINSIC_XED_IFORM_VMOVUPD_XMMf64_MASKmskw_XMMf64_AVX512 = 6176
  fromEnum INTRINSIC_XED_IFORM_VMOVUPD_YMMf64_MASKmskw_MEMf64_AVX512 = 6177
  fromEnum INTRINSIC_XED_IFORM_VMOVUPD_YMMf64_MASKmskw_YMMf64_AVX512 = 6178
  fromEnum INTRINSIC_XED_IFORM_VMOVUPD_YMMqq_MEMqq = 6179
  fromEnum INTRINSIC_XED_IFORM_VMOVUPD_YMMqq_YMMqq_10 = 6180
  fromEnum INTRINSIC_XED_IFORM_VMOVUPD_YMMqq_YMMqq_11 = 6181
  fromEnum INTRINSIC_XED_IFORM_VMOVUPD_ZMMf64_MASKmskw_MEMf64_AVX512 = 6182
  fromEnum INTRINSIC_XED_IFORM_VMOVUPD_ZMMf64_MASKmskw_ZMMf64_AVX512 = 6183
  fromEnum INTRINSIC_XED_IFORM_VMOVUPS_MEMdq_XMMdq = 6184
  fromEnum INTRINSIC_XED_IFORM_VMOVUPS_MEMf32_MASKmskw_XMMf32_AVX512 = 6185
  fromEnum INTRINSIC_XED_IFORM_VMOVUPS_MEMf32_MASKmskw_YMMf32_AVX512 = 6186
  fromEnum INTRINSIC_XED_IFORM_VMOVUPS_MEMf32_MASKmskw_ZMMf32_AVX512 = 6187
  fromEnum INTRINSIC_XED_IFORM_VMOVUPS_MEMqq_YMMqq = 6188
  fromEnum INTRINSIC_XED_IFORM_VMOVUPS_XMMdq_MEMdq = 6189
  fromEnum INTRINSIC_XED_IFORM_VMOVUPS_XMMdq_XMMdq_10 = 6190
  fromEnum INTRINSIC_XED_IFORM_VMOVUPS_XMMdq_XMMdq_11 = 6191
  fromEnum INTRINSIC_XED_IFORM_VMOVUPS_XMMf32_MASKmskw_MEMf32_AVX512 = 6192
  fromEnum INTRINSIC_XED_IFORM_VMOVUPS_XMMf32_MASKmskw_XMMf32_AVX512 = 6193
  fromEnum INTRINSIC_XED_IFORM_VMOVUPS_YMMf32_MASKmskw_MEMf32_AVX512 = 6194
  fromEnum INTRINSIC_XED_IFORM_VMOVUPS_YMMf32_MASKmskw_YMMf32_AVX512 = 6195
  fromEnum INTRINSIC_XED_IFORM_VMOVUPS_YMMqq_MEMqq = 6196
  fromEnum INTRINSIC_XED_IFORM_VMOVUPS_YMMqq_YMMqq_10 = 6197
  fromEnum INTRINSIC_XED_IFORM_VMOVUPS_YMMqq_YMMqq_11 = 6198
  fromEnum INTRINSIC_XED_IFORM_VMOVUPS_ZMMf32_MASKmskw_MEMf32_AVX512 = 6199
  fromEnum INTRINSIC_XED_IFORM_VMOVUPS_ZMMf32_MASKmskw_ZMMf32_AVX512 = 6200
  fromEnum INTRINSIC_XED_IFORM_VMOVW_GPR32f16_XMMf16_AVX512 = 6201
  fromEnum INTRINSIC_XED_IFORM_VMOVW_MEMf16_XMMf16_AVX512 = 6202
  fromEnum INTRINSIC_XED_IFORM_VMOVW_XMMf16_GPR32f16_AVX512 = 6203
  fromEnum INTRINSIC_XED_IFORM_VMOVW_XMMf16_MEMf16_AVX512 = 6204
  fromEnum INTRINSIC_XED_IFORM_VMPSADBW_XMMdq_XMMdq_MEMdq_IMMb = 6205
  fromEnum INTRINSIC_XED_IFORM_VMPSADBW_XMMdq_XMMdq_XMMdq_IMMb = 6206
  fromEnum INTRINSIC_XED_IFORM_VMPSADBW_YMMqq_YMMqq_MEMqq_IMMb = 6207
  fromEnum INTRINSIC_XED_IFORM_VMPSADBW_YMMqq_YMMqq_YMMqq_IMMb = 6208
  fromEnum INTRINSIC_XED_IFORM_VMPTRLD_MEMq = 6209
  fromEnum INTRINSIC_XED_IFORM_VMPTRST_MEMq = 6210
  fromEnum INTRINSIC_XED_IFORM_VMREAD_GPR32_GPR32 = 6211
  fromEnum INTRINSIC_XED_IFORM_VMREAD_GPR64_GPR64 = 6212
  fromEnum INTRINSIC_XED_IFORM_VMREAD_MEMd_GPR32 = 6213
  fromEnum INTRINSIC_XED_IFORM_VMREAD_MEMq_GPR64 = 6214
  fromEnum INTRINSIC_XED_IFORM_VMRESUME = 6215
  fromEnum INTRINSIC_XED_IFORM_VMRUN_ArAX = 6216
  fromEnum INTRINSIC_XED_IFORM_VMSAVE = 6217
  fromEnum INTRINSIC_XED_IFORM_VMULPD_XMMdq_XMMdq_MEMdq = 6218
  fromEnum INTRINSIC_XED_IFORM_VMULPD_XMMdq_XMMdq_XMMdq = 6219
  fromEnum INTRINSIC_XED_IFORM_VMULPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 6220
  fromEnum INTRINSIC_XED_IFORM_VMULPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 6221
  fromEnum INTRINSIC_XED_IFORM_VMULPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 = 6222
  fromEnum INTRINSIC_XED_IFORM_VMULPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 = 6223
  fromEnum INTRINSIC_XED_IFORM_VMULPD_YMMqq_YMMqq_MEMqq = 6224
  fromEnum INTRINSIC_XED_IFORM_VMULPD_YMMqq_YMMqq_YMMqq = 6225
  fromEnum INTRINSIC_XED_IFORM_VMULPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 = 6226
  fromEnum INTRINSIC_XED_IFORM_VMULPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 = 6227
  fromEnum INTRINSIC_XED_IFORM_VMULPH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 = 6228
  fromEnum INTRINSIC_XED_IFORM_VMULPH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 6229
  fromEnum INTRINSIC_XED_IFORM_VMULPH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 = 6230
  fromEnum INTRINSIC_XED_IFORM_VMULPH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 = 6231
  fromEnum INTRINSIC_XED_IFORM_VMULPH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 = 6232
  fromEnum INTRINSIC_XED_IFORM_VMULPH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 = 6233
  fromEnum INTRINSIC_XED_IFORM_VMULPS_XMMdq_XMMdq_MEMdq = 6234
  fromEnum INTRINSIC_XED_IFORM_VMULPS_XMMdq_XMMdq_XMMdq = 6235
  fromEnum INTRINSIC_XED_IFORM_VMULPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 6236
  fromEnum INTRINSIC_XED_IFORM_VMULPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 6237
  fromEnum INTRINSIC_XED_IFORM_VMULPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 = 6238
  fromEnum INTRINSIC_XED_IFORM_VMULPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 = 6239
  fromEnum INTRINSIC_XED_IFORM_VMULPS_YMMqq_YMMqq_MEMqq = 6240
  fromEnum INTRINSIC_XED_IFORM_VMULPS_YMMqq_YMMqq_YMMqq = 6241
  fromEnum INTRINSIC_XED_IFORM_VMULPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 = 6242
  fromEnum INTRINSIC_XED_IFORM_VMULPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 = 6243
  fromEnum INTRINSIC_XED_IFORM_VMULSD_XMMdq_XMMdq_MEMq = 6244
  fromEnum INTRINSIC_XED_IFORM_VMULSD_XMMdq_XMMdq_XMMq = 6245
  fromEnum INTRINSIC_XED_IFORM_VMULSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 6246
  fromEnum INTRINSIC_XED_IFORM_VMULSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 6247
  fromEnum INTRINSIC_XED_IFORM_VMULSH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 = 6248
  fromEnum INTRINSIC_XED_IFORM_VMULSH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 6249
  fromEnum INTRINSIC_XED_IFORM_VMULSS_XMMdq_XMMdq_MEMd = 6250
  fromEnum INTRINSIC_XED_IFORM_VMULSS_XMMdq_XMMdq_XMMd = 6251
  fromEnum INTRINSIC_XED_IFORM_VMULSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 6252
  fromEnum INTRINSIC_XED_IFORM_VMULSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 6253
  fromEnum INTRINSIC_XED_IFORM_VMWRITE_GPR32_GPR32 = 6254
  fromEnum INTRINSIC_XED_IFORM_VMWRITE_GPR32_MEMd = 6255
  fromEnum INTRINSIC_XED_IFORM_VMWRITE_GPR64_GPR64 = 6256
  fromEnum INTRINSIC_XED_IFORM_VMWRITE_GPR64_MEMq = 6257
  fromEnum INTRINSIC_XED_IFORM_VMXOFF = 6258
  fromEnum INTRINSIC_XED_IFORM_VMXON_MEMq = 6259
  fromEnum INTRINSIC_XED_IFORM_VORPD_XMMdq_XMMdq_MEMdq = 6260
  fromEnum INTRINSIC_XED_IFORM_VORPD_XMMdq_XMMdq_XMMdq = 6261
  fromEnum INTRINSIC_XED_IFORM_VORPD_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 = 6262
  fromEnum INTRINSIC_XED_IFORM_VORPD_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 = 6263
  fromEnum INTRINSIC_XED_IFORM_VORPD_YMMqq_YMMqq_MEMqq = 6264
  fromEnum INTRINSIC_XED_IFORM_VORPD_YMMqq_YMMqq_YMMqq = 6265
  fromEnum INTRINSIC_XED_IFORM_VORPD_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 = 6266
  fromEnum INTRINSIC_XED_IFORM_VORPD_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 = 6267
  fromEnum INTRINSIC_XED_IFORM_VORPD_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 = 6268
  fromEnum INTRINSIC_XED_IFORM_VORPD_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 = 6269
  fromEnum INTRINSIC_XED_IFORM_VORPS_XMMdq_XMMdq_MEMdq = 6270
  fromEnum INTRINSIC_XED_IFORM_VORPS_XMMdq_XMMdq_XMMdq = 6271
  fromEnum INTRINSIC_XED_IFORM_VORPS_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 = 6272
  fromEnum INTRINSIC_XED_IFORM_VORPS_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 = 6273
  fromEnum INTRINSIC_XED_IFORM_VORPS_YMMqq_YMMqq_MEMqq = 6274
  fromEnum INTRINSIC_XED_IFORM_VORPS_YMMqq_YMMqq_YMMqq = 6275
  fromEnum INTRINSIC_XED_IFORM_VORPS_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 = 6276
  fromEnum INTRINSIC_XED_IFORM_VORPS_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 = 6277
  fromEnum INTRINSIC_XED_IFORM_VORPS_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 = 6278
  fromEnum INTRINSIC_XED_IFORM_VORPS_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 = 6279
  fromEnum INTRINSIC_XED_IFORM_VP2INTERSECTD_MASKmskw_XMMu32_MEMu32_AVX512 = 6280
  fromEnum INTRINSIC_XED_IFORM_VP2INTERSECTD_MASKmskw_XMMu32_XMMu32_AVX512 = 6281
  fromEnum INTRINSIC_XED_IFORM_VP2INTERSECTD_MASKmskw_YMMu32_MEMu32_AVX512 = 6282
  fromEnum INTRINSIC_XED_IFORM_VP2INTERSECTD_MASKmskw_YMMu32_YMMu32_AVX512 = 6283
  fromEnum INTRINSIC_XED_IFORM_VP2INTERSECTD_MASKmskw_ZMMu32_MEMu32_AVX512 = 6284
  fromEnum INTRINSIC_XED_IFORM_VP2INTERSECTD_MASKmskw_ZMMu32_ZMMu32_AVX512 = 6285
  fromEnum INTRINSIC_XED_IFORM_VP2INTERSECTQ_MASKmskw_XMMu64_MEMu64_AVX512 = 6286
  fromEnum INTRINSIC_XED_IFORM_VP2INTERSECTQ_MASKmskw_XMMu64_XMMu64_AVX512 = 6287
  fromEnum INTRINSIC_XED_IFORM_VP2INTERSECTQ_MASKmskw_YMMu64_MEMu64_AVX512 = 6288
  fromEnum INTRINSIC_XED_IFORM_VP2INTERSECTQ_MASKmskw_YMMu64_YMMu64_AVX512 = 6289
  fromEnum INTRINSIC_XED_IFORM_VP2INTERSECTQ_MASKmskw_ZMMu64_MEMu64_AVX512 = 6290
  fromEnum INTRINSIC_XED_IFORM_VP2INTERSECTQ_MASKmskw_ZMMu64_ZMMu64_AVX512 = 6291
  fromEnum INTRINSIC_XED_IFORM_VP4DPWSSD_ZMMi32_MASKmskw_ZMMi16_MEMu32_AVX512 = 6292
  fromEnum INTRINSIC_XED_IFORM_VP4DPWSSDS_ZMMi32_MASKmskw_ZMMi16_MEMu32_AVX512 = 6293
  fromEnum INTRINSIC_XED_IFORM_VPABSB_XMMdq_MEMdq = 6294
  fromEnum INTRINSIC_XED_IFORM_VPABSB_XMMdq_XMMdq = 6295
  fromEnum INTRINSIC_XED_IFORM_VPABSB_XMMi8_MASKmskw_MEMi8_AVX512 = 6296
  fromEnum INTRINSIC_XED_IFORM_VPABSB_XMMi8_MASKmskw_XMMi8_AVX512 = 6297
  fromEnum INTRINSIC_XED_IFORM_VPABSB_YMMi8_MASKmskw_MEMi8_AVX512 = 6298
  fromEnum INTRINSIC_XED_IFORM_VPABSB_YMMi8_MASKmskw_YMMi8_AVX512 = 6299
  fromEnum INTRINSIC_XED_IFORM_VPABSB_YMMqq_MEMqq = 6300
  fromEnum INTRINSIC_XED_IFORM_VPABSB_YMMqq_YMMqq = 6301
  fromEnum INTRINSIC_XED_IFORM_VPABSB_ZMMi8_MASKmskw_MEMi8_AVX512 = 6302
  fromEnum INTRINSIC_XED_IFORM_VPABSB_ZMMi8_MASKmskw_ZMMi8_AVX512 = 6303
  fromEnum INTRINSIC_XED_IFORM_VPABSD_XMMdq_MEMdq = 6304
  fromEnum INTRINSIC_XED_IFORM_VPABSD_XMMdq_XMMdq = 6305
  fromEnum INTRINSIC_XED_IFORM_VPABSD_XMMi32_MASKmskw_MEMi32_AVX512 = 6306
  fromEnum INTRINSIC_XED_IFORM_VPABSD_XMMi32_MASKmskw_XMMi32_AVX512 = 6307
  fromEnum INTRINSIC_XED_IFORM_VPABSD_YMMi32_MASKmskw_MEMi32_AVX512 = 6308
  fromEnum INTRINSIC_XED_IFORM_VPABSD_YMMi32_MASKmskw_YMMi32_AVX512 = 6309
  fromEnum INTRINSIC_XED_IFORM_VPABSD_YMMqq_MEMqq = 6310
  fromEnum INTRINSIC_XED_IFORM_VPABSD_YMMqq_YMMqq = 6311
  fromEnum INTRINSIC_XED_IFORM_VPABSD_ZMMi32_MASKmskw_MEMi32_AVX512 = 6312
  fromEnum INTRINSIC_XED_IFORM_VPABSD_ZMMi32_MASKmskw_ZMMi32_AVX512 = 6313
  fromEnum INTRINSIC_XED_IFORM_VPABSQ_XMMi64_MASKmskw_MEMi64_AVX512 = 6314
  fromEnum INTRINSIC_XED_IFORM_VPABSQ_XMMi64_MASKmskw_XMMi64_AVX512 = 6315
  fromEnum INTRINSIC_XED_IFORM_VPABSQ_YMMi64_MASKmskw_MEMi64_AVX512 = 6316
  fromEnum INTRINSIC_XED_IFORM_VPABSQ_YMMi64_MASKmskw_YMMi64_AVX512 = 6317
  fromEnum INTRINSIC_XED_IFORM_VPABSQ_ZMMi64_MASKmskw_MEMi64_AVX512 = 6318
  fromEnum INTRINSIC_XED_IFORM_VPABSQ_ZMMi64_MASKmskw_ZMMi64_AVX512 = 6319
  fromEnum INTRINSIC_XED_IFORM_VPABSW_XMMdq_MEMdq = 6320
  fromEnum INTRINSIC_XED_IFORM_VPABSW_XMMdq_XMMdq = 6321
  fromEnum INTRINSIC_XED_IFORM_VPABSW_XMMi16_MASKmskw_MEMi16_AVX512 = 6322
  fromEnum INTRINSIC_XED_IFORM_VPABSW_XMMi16_MASKmskw_XMMi16_AVX512 = 6323
  fromEnum INTRINSIC_XED_IFORM_VPABSW_YMMi16_MASKmskw_MEMi16_AVX512 = 6324
  fromEnum INTRINSIC_XED_IFORM_VPABSW_YMMi16_MASKmskw_YMMi16_AVX512 = 6325
  fromEnum INTRINSIC_XED_IFORM_VPABSW_YMMqq_MEMqq = 6326
  fromEnum INTRINSIC_XED_IFORM_VPABSW_YMMqq_YMMqq = 6327
  fromEnum INTRINSIC_XED_IFORM_VPABSW_ZMMi16_MASKmskw_MEMi16_AVX512 = 6328
  fromEnum INTRINSIC_XED_IFORM_VPABSW_ZMMi16_MASKmskw_ZMMi16_AVX512 = 6329
  fromEnum INTRINSIC_XED_IFORM_VPACKSSDW_XMMdq_XMMdq_MEMdq = 6330
  fromEnum INTRINSIC_XED_IFORM_VPACKSSDW_XMMdq_XMMdq_XMMdq = 6331
  fromEnum INTRINSIC_XED_IFORM_VPACKSSDW_XMMi16_MASKmskw_XMMi32_MEMi32_AVX512 = 6332
  fromEnum INTRINSIC_XED_IFORM_VPACKSSDW_XMMi16_MASKmskw_XMMi32_XMMi32_AVX512 = 6333
  fromEnum INTRINSIC_XED_IFORM_VPACKSSDW_YMMi16_MASKmskw_YMMi32_MEMi32_AVX512 = 6334
  fromEnum INTRINSIC_XED_IFORM_VPACKSSDW_YMMi16_MASKmskw_YMMi32_YMMi32_AVX512 = 6335
  fromEnum INTRINSIC_XED_IFORM_VPACKSSDW_YMMqq_YMMqq_MEMqq = 6336
  fromEnum INTRINSIC_XED_IFORM_VPACKSSDW_YMMqq_YMMqq_YMMqq = 6337
  fromEnum INTRINSIC_XED_IFORM_VPACKSSDW_ZMMi16_MASKmskw_ZMMi32_MEMi32_AVX512 = 6338
  fromEnum INTRINSIC_XED_IFORM_VPACKSSDW_ZMMi16_MASKmskw_ZMMi32_ZMMi32_AVX512 = 6339
  fromEnum INTRINSIC_XED_IFORM_VPACKSSWB_XMMdq_XMMdq_MEMdq = 6340
  fromEnum INTRINSIC_XED_IFORM_VPACKSSWB_XMMdq_XMMdq_XMMdq = 6341
  fromEnum INTRINSIC_XED_IFORM_VPACKSSWB_XMMi8_MASKmskw_XMMi16_MEMi16_AVX512 = 6342
  fromEnum INTRINSIC_XED_IFORM_VPACKSSWB_XMMi8_MASKmskw_XMMi16_XMMi16_AVX512 = 6343
  fromEnum INTRINSIC_XED_IFORM_VPACKSSWB_YMMi8_MASKmskw_YMMi16_MEMi16_AVX512 = 6344
  fromEnum INTRINSIC_XED_IFORM_VPACKSSWB_YMMi8_MASKmskw_YMMi16_YMMi16_AVX512 = 6345
  fromEnum INTRINSIC_XED_IFORM_VPACKSSWB_YMMqq_YMMqq_MEMqq = 6346
  fromEnum INTRINSIC_XED_IFORM_VPACKSSWB_YMMqq_YMMqq_YMMqq = 6347
  fromEnum INTRINSIC_XED_IFORM_VPACKSSWB_ZMMi8_MASKmskw_ZMMi16_MEMi16_AVX512 = 6348
  fromEnum INTRINSIC_XED_IFORM_VPACKSSWB_ZMMi8_MASKmskw_ZMMi16_ZMMi16_AVX512 = 6349
  fromEnum INTRINSIC_XED_IFORM_VPACKUSDW_XMMdq_XMMdq_MEMdq = 6350
  fromEnum INTRINSIC_XED_IFORM_VPACKUSDW_XMMdq_XMMdq_XMMdq = 6351
  fromEnum INTRINSIC_XED_IFORM_VPACKUSDW_XMMu16_MASKmskw_XMMu32_MEMu32_AVX512 = 6352
  fromEnum INTRINSIC_XED_IFORM_VPACKUSDW_XMMu16_MASKmskw_XMMu32_XMMu32_AVX512 = 6353
  fromEnum INTRINSIC_XED_IFORM_VPACKUSDW_YMMqq_YMMqq_MEMqq = 6354
  fromEnum INTRINSIC_XED_IFORM_VPACKUSDW_YMMqq_YMMqq_YMMqq = 6355
  fromEnum INTRINSIC_XED_IFORM_VPACKUSDW_YMMu16_MASKmskw_YMMu32_MEMu32_AVX512 = 6356
  fromEnum INTRINSIC_XED_IFORM_VPACKUSDW_YMMu16_MASKmskw_YMMu32_YMMu32_AVX512 = 6357
  fromEnum INTRINSIC_XED_IFORM_VPACKUSDW_ZMMu16_MASKmskw_ZMMu32_MEMu32_AVX512 = 6358
  fromEnum INTRINSIC_XED_IFORM_VPACKUSDW_ZMMu16_MASKmskw_ZMMu32_ZMMu32_AVX512 = 6359
  fromEnum INTRINSIC_XED_IFORM_VPACKUSWB_XMMdq_XMMdq_MEMdq = 6360
  fromEnum INTRINSIC_XED_IFORM_VPACKUSWB_XMMdq_XMMdq_XMMdq = 6361
  fromEnum INTRINSIC_XED_IFORM_VPACKUSWB_XMMu8_MASKmskw_XMMu16_MEMu16_AVX512 = 6362
  fromEnum INTRINSIC_XED_IFORM_VPACKUSWB_XMMu8_MASKmskw_XMMu16_XMMu16_AVX512 = 6363
  fromEnum INTRINSIC_XED_IFORM_VPACKUSWB_YMMqq_YMMqq_MEMqq = 6364
  fromEnum INTRINSIC_XED_IFORM_VPACKUSWB_YMMqq_YMMqq_YMMqq = 6365
  fromEnum INTRINSIC_XED_IFORM_VPACKUSWB_YMMu8_MASKmskw_YMMu16_MEMu16_AVX512 = 6366
  fromEnum INTRINSIC_XED_IFORM_VPACKUSWB_YMMu8_MASKmskw_YMMu16_YMMu16_AVX512 = 6367
  fromEnum INTRINSIC_XED_IFORM_VPACKUSWB_ZMMu8_MASKmskw_ZMMu16_MEMu16_AVX512 = 6368
  fromEnum INTRINSIC_XED_IFORM_VPACKUSWB_ZMMu8_MASKmskw_ZMMu16_ZMMu16_AVX512 = 6369
  fromEnum INTRINSIC_XED_IFORM_VPADDB_XMMdq_XMMdq_MEMdq = 6370
  fromEnum INTRINSIC_XED_IFORM_VPADDB_XMMdq_XMMdq_XMMdq = 6371
  fromEnum INTRINSIC_XED_IFORM_VPADDB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 = 6372
  fromEnum INTRINSIC_XED_IFORM_VPADDB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 = 6373
  fromEnum INTRINSIC_XED_IFORM_VPADDB_YMMqq_YMMqq_MEMqq = 6374
  fromEnum INTRINSIC_XED_IFORM_VPADDB_YMMqq_YMMqq_YMMqq = 6375
  fromEnum INTRINSIC_XED_IFORM_VPADDB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 = 6376
  fromEnum INTRINSIC_XED_IFORM_VPADDB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 = 6377
  fromEnum INTRINSIC_XED_IFORM_VPADDB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 = 6378
  fromEnum INTRINSIC_XED_IFORM_VPADDB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 = 6379
  fromEnum INTRINSIC_XED_IFORM_VPADDD_XMMdq_XMMdq_MEMdq = 6380
  fromEnum INTRINSIC_XED_IFORM_VPADDD_XMMdq_XMMdq_XMMdq = 6381
  fromEnum INTRINSIC_XED_IFORM_VPADDD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 = 6382
  fromEnum INTRINSIC_XED_IFORM_VPADDD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 = 6383
  fromEnum INTRINSIC_XED_IFORM_VPADDD_YMMqq_YMMqq_MEMqq = 6384
  fromEnum INTRINSIC_XED_IFORM_VPADDD_YMMqq_YMMqq_YMMqq = 6385
  fromEnum INTRINSIC_XED_IFORM_VPADDD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 = 6386
  fromEnum INTRINSIC_XED_IFORM_VPADDD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 = 6387
  fromEnum INTRINSIC_XED_IFORM_VPADDD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 = 6388
  fromEnum INTRINSIC_XED_IFORM_VPADDD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 = 6389
  fromEnum INTRINSIC_XED_IFORM_VPADDQ_XMMdq_XMMdq_MEMdq = 6390
  fromEnum INTRINSIC_XED_IFORM_VPADDQ_XMMdq_XMMdq_XMMdq = 6391
  fromEnum INTRINSIC_XED_IFORM_VPADDQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 = 6392
  fromEnum INTRINSIC_XED_IFORM_VPADDQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 = 6393
  fromEnum INTRINSIC_XED_IFORM_VPADDQ_YMMqq_YMMqq_MEMqq = 6394
  fromEnum INTRINSIC_XED_IFORM_VPADDQ_YMMqq_YMMqq_YMMqq = 6395
  fromEnum INTRINSIC_XED_IFORM_VPADDQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 = 6396
  fromEnum INTRINSIC_XED_IFORM_VPADDQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 = 6397
  fromEnum INTRINSIC_XED_IFORM_VPADDQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 = 6398
  fromEnum INTRINSIC_XED_IFORM_VPADDQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 = 6399
  fromEnum INTRINSIC_XED_IFORM_VPADDSB_XMMdq_XMMdq_MEMdq = 6400
  fromEnum INTRINSIC_XED_IFORM_VPADDSB_XMMdq_XMMdq_XMMdq = 6401
  fromEnum INTRINSIC_XED_IFORM_VPADDSB_XMMi8_MASKmskw_XMMi8_MEMi8_AVX512 = 6402
  fromEnum INTRINSIC_XED_IFORM_VPADDSB_XMMi8_MASKmskw_XMMi8_XMMi8_AVX512 = 6403
  fromEnum INTRINSIC_XED_IFORM_VPADDSB_YMMi8_MASKmskw_YMMi8_MEMi8_AVX512 = 6404
  fromEnum INTRINSIC_XED_IFORM_VPADDSB_YMMi8_MASKmskw_YMMi8_YMMi8_AVX512 = 6405
  fromEnum INTRINSIC_XED_IFORM_VPADDSB_YMMqq_YMMqq_MEMqq = 6406
  fromEnum INTRINSIC_XED_IFORM_VPADDSB_YMMqq_YMMqq_YMMqq = 6407
  fromEnum INTRINSIC_XED_IFORM_VPADDSB_ZMMi8_MASKmskw_ZMMi8_MEMi8_AVX512 = 6408
  fromEnum INTRINSIC_XED_IFORM_VPADDSB_ZMMi8_MASKmskw_ZMMi8_ZMMi8_AVX512 = 6409
  fromEnum INTRINSIC_XED_IFORM_VPADDSW_XMMdq_XMMdq_MEMdq = 6410
  fromEnum INTRINSIC_XED_IFORM_VPADDSW_XMMdq_XMMdq_XMMdq = 6411
  fromEnum INTRINSIC_XED_IFORM_VPADDSW_XMMi16_MASKmskw_XMMi16_MEMi16_AVX512 = 6412
  fromEnum INTRINSIC_XED_IFORM_VPADDSW_XMMi16_MASKmskw_XMMi16_XMMi16_AVX512 = 6413
  fromEnum INTRINSIC_XED_IFORM_VPADDSW_YMMi16_MASKmskw_YMMi16_MEMi16_AVX512 = 6414
  fromEnum INTRINSIC_XED_IFORM_VPADDSW_YMMi16_MASKmskw_YMMi16_YMMi16_AVX512 = 6415
  fromEnum INTRINSIC_XED_IFORM_VPADDSW_YMMqq_YMMqq_MEMqq = 6416
  fromEnum INTRINSIC_XED_IFORM_VPADDSW_YMMqq_YMMqq_YMMqq = 6417
  fromEnum INTRINSIC_XED_IFORM_VPADDSW_ZMMi16_MASKmskw_ZMMi16_MEMi16_AVX512 = 6418
  fromEnum INTRINSIC_XED_IFORM_VPADDSW_ZMMi16_MASKmskw_ZMMi16_ZMMi16_AVX512 = 6419
  fromEnum INTRINSIC_XED_IFORM_VPADDUSB_XMMdq_XMMdq_MEMdq = 6420
  fromEnum INTRINSIC_XED_IFORM_VPADDUSB_XMMdq_XMMdq_XMMdq = 6421
  fromEnum INTRINSIC_XED_IFORM_VPADDUSB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 = 6422
  fromEnum INTRINSIC_XED_IFORM_VPADDUSB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 = 6423
  fromEnum INTRINSIC_XED_IFORM_VPADDUSB_YMMqq_YMMqq_MEMqq = 6424
  fromEnum INTRINSIC_XED_IFORM_VPADDUSB_YMMqq_YMMqq_YMMqq = 6425
  fromEnum INTRINSIC_XED_IFORM_VPADDUSB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 = 6426
  fromEnum INTRINSIC_XED_IFORM_VPADDUSB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 = 6427
  fromEnum INTRINSIC_XED_IFORM_VPADDUSB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 = 6428
  fromEnum INTRINSIC_XED_IFORM_VPADDUSB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 = 6429
  fromEnum INTRINSIC_XED_IFORM_VPADDUSW_XMMdq_XMMdq_MEMdq = 6430
  fromEnum INTRINSIC_XED_IFORM_VPADDUSW_XMMdq_XMMdq_XMMdq = 6431
  fromEnum INTRINSIC_XED_IFORM_VPADDUSW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 = 6432
  fromEnum INTRINSIC_XED_IFORM_VPADDUSW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 = 6433
  fromEnum INTRINSIC_XED_IFORM_VPADDUSW_YMMqq_YMMqq_MEMqq = 6434
  fromEnum INTRINSIC_XED_IFORM_VPADDUSW_YMMqq_YMMqq_YMMqq = 6435
  fromEnum INTRINSIC_XED_IFORM_VPADDUSW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 = 6436
  fromEnum INTRINSIC_XED_IFORM_VPADDUSW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 = 6437
  fromEnum INTRINSIC_XED_IFORM_VPADDUSW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 = 6438
  fromEnum INTRINSIC_XED_IFORM_VPADDUSW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 = 6439
  fromEnum INTRINSIC_XED_IFORM_VPADDW_XMMdq_XMMdq_MEMdq = 6440
  fromEnum INTRINSIC_XED_IFORM_VPADDW_XMMdq_XMMdq_XMMdq = 6441
  fromEnum INTRINSIC_XED_IFORM_VPADDW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 = 6442
  fromEnum INTRINSIC_XED_IFORM_VPADDW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 = 6443
  fromEnum INTRINSIC_XED_IFORM_VPADDW_YMMqq_YMMqq_MEMqq = 6444
  fromEnum INTRINSIC_XED_IFORM_VPADDW_YMMqq_YMMqq_YMMqq = 6445
  fromEnum INTRINSIC_XED_IFORM_VPADDW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 = 6446
  fromEnum INTRINSIC_XED_IFORM_VPADDW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 = 6447
  fromEnum INTRINSIC_XED_IFORM_VPADDW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 = 6448
  fromEnum INTRINSIC_XED_IFORM_VPADDW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 = 6449
  fromEnum INTRINSIC_XED_IFORM_VPALIGNR_XMMdq_XMMdq_MEMdq_IMMb = 6450
  fromEnum INTRINSIC_XED_IFORM_VPALIGNR_XMMdq_XMMdq_XMMdq_IMMb = 6451
  fromEnum INTRINSIC_XED_IFORM_VPALIGNR_XMMu8_MASKmskw_XMMu8_MEMu8_IMM8_AVX512 = 6452
  fromEnum INTRINSIC_XED_IFORM_VPALIGNR_XMMu8_MASKmskw_XMMu8_XMMu8_IMM8_AVX512 = 6453
  fromEnum INTRINSIC_XED_IFORM_VPALIGNR_YMMqq_YMMqq_MEMqq_IMMb = 6454
  fromEnum INTRINSIC_XED_IFORM_VPALIGNR_YMMqq_YMMqq_YMMqq_IMMb = 6455
  fromEnum INTRINSIC_XED_IFORM_VPALIGNR_YMMu8_MASKmskw_YMMu8_MEMu8_IMM8_AVX512 = 6456
  fromEnum INTRINSIC_XED_IFORM_VPALIGNR_YMMu8_MASKmskw_YMMu8_YMMu8_IMM8_AVX512 = 6457
  fromEnum INTRINSIC_XED_IFORM_VPALIGNR_ZMMu8_MASKmskw_ZMMu8_MEMu8_IMM8_AVX512 = 6458
  fromEnum INTRINSIC_XED_IFORM_VPALIGNR_ZMMu8_MASKmskw_ZMMu8_ZMMu8_IMM8_AVX512 = 6459
  fromEnum INTRINSIC_XED_IFORM_VPAND_XMMdq_XMMdq_MEMdq = 6460
  fromEnum INTRINSIC_XED_IFORM_VPAND_XMMdq_XMMdq_XMMdq = 6461
  fromEnum INTRINSIC_XED_IFORM_VPAND_YMMqq_YMMqq_MEMqq = 6462
  fromEnum INTRINSIC_XED_IFORM_VPAND_YMMqq_YMMqq_YMMqq = 6463
  fromEnum INTRINSIC_XED_IFORM_VPANDD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 = 6464
  fromEnum INTRINSIC_XED_IFORM_VPANDD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 = 6465
  fromEnum INTRINSIC_XED_IFORM_VPANDD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 = 6466
  fromEnum INTRINSIC_XED_IFORM_VPANDD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 = 6467
  fromEnum INTRINSIC_XED_IFORM_VPANDD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 = 6468
  fromEnum INTRINSIC_XED_IFORM_VPANDD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 = 6469
  fromEnum INTRINSIC_XED_IFORM_VPANDN_XMMdq_XMMdq_MEMdq = 6470
  fromEnum INTRINSIC_XED_IFORM_VPANDN_XMMdq_XMMdq_XMMdq = 6471
  fromEnum INTRINSIC_XED_IFORM_VPANDN_YMMqq_YMMqq_MEMqq = 6472
  fromEnum INTRINSIC_XED_IFORM_VPANDN_YMMqq_YMMqq_YMMqq = 6473
  fromEnum INTRINSIC_XED_IFORM_VPANDND_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 = 6474
  fromEnum INTRINSIC_XED_IFORM_VPANDND_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 = 6475
  fromEnum INTRINSIC_XED_IFORM_VPANDND_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 = 6476
  fromEnum INTRINSIC_XED_IFORM_VPANDND_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 = 6477
  fromEnum INTRINSIC_XED_IFORM_VPANDND_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 = 6478
  fromEnum INTRINSIC_XED_IFORM_VPANDND_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 = 6479
  fromEnum INTRINSIC_XED_IFORM_VPANDNQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 = 6480
  fromEnum INTRINSIC_XED_IFORM_VPANDNQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 = 6481
  fromEnum INTRINSIC_XED_IFORM_VPANDNQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 = 6482
  fromEnum INTRINSIC_XED_IFORM_VPANDNQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 = 6483
  fromEnum INTRINSIC_XED_IFORM_VPANDNQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 = 6484
  fromEnum INTRINSIC_XED_IFORM_VPANDNQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 = 6485
  fromEnum INTRINSIC_XED_IFORM_VPANDQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 = 6486
  fromEnum INTRINSIC_XED_IFORM_VPANDQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 = 6487
  fromEnum INTRINSIC_XED_IFORM_VPANDQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 = 6488
  fromEnum INTRINSIC_XED_IFORM_VPANDQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 = 6489
  fromEnum INTRINSIC_XED_IFORM_VPANDQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 = 6490
  fromEnum INTRINSIC_XED_IFORM_VPANDQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 = 6491
  fromEnum INTRINSIC_XED_IFORM_VPAVGB_XMMdq_XMMdq_MEMdq = 6492
  fromEnum INTRINSIC_XED_IFORM_VPAVGB_XMMdq_XMMdq_XMMdq = 6493
  fromEnum INTRINSIC_XED_IFORM_VPAVGB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 = 6494
  fromEnum INTRINSIC_XED_IFORM_VPAVGB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 = 6495
  fromEnum INTRINSIC_XED_IFORM_VPAVGB_YMMqq_YMMqq_MEMqq = 6496
  fromEnum INTRINSIC_XED_IFORM_VPAVGB_YMMqq_YMMqq_YMMqq = 6497
  fromEnum INTRINSIC_XED_IFORM_VPAVGB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 = 6498
  fromEnum INTRINSIC_XED_IFORM_VPAVGB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 = 6499
  fromEnum INTRINSIC_XED_IFORM_VPAVGB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 = 6500
  fromEnum INTRINSIC_XED_IFORM_VPAVGB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 = 6501
  fromEnum INTRINSIC_XED_IFORM_VPAVGW_XMMdq_XMMdq_MEMdq = 6502
  fromEnum INTRINSIC_XED_IFORM_VPAVGW_XMMdq_XMMdq_XMMdq = 6503
  fromEnum INTRINSIC_XED_IFORM_VPAVGW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 = 6504
  fromEnum INTRINSIC_XED_IFORM_VPAVGW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 = 6505
  fromEnum INTRINSIC_XED_IFORM_VPAVGW_YMMqq_YMMqq_MEMqq = 6506
  fromEnum INTRINSIC_XED_IFORM_VPAVGW_YMMqq_YMMqq_YMMqq = 6507
  fromEnum INTRINSIC_XED_IFORM_VPAVGW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 = 6508
  fromEnum INTRINSIC_XED_IFORM_VPAVGW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 = 6509
  fromEnum INTRINSIC_XED_IFORM_VPAVGW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 = 6510
  fromEnum INTRINSIC_XED_IFORM_VPAVGW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 = 6511
  fromEnum INTRINSIC_XED_IFORM_VPBLENDD_XMMdq_XMMdq_MEMdq_IMMb = 6512
  fromEnum INTRINSIC_XED_IFORM_VPBLENDD_XMMdq_XMMdq_XMMdq_IMMb = 6513
  fromEnum INTRINSIC_XED_IFORM_VPBLENDD_YMMqq_YMMqq_MEMqq_IMMb = 6514
  fromEnum INTRINSIC_XED_IFORM_VPBLENDD_YMMqq_YMMqq_YMMqq_IMMb = 6515
  fromEnum INTRINSIC_XED_IFORM_VPBLENDMB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 = 6516
  fromEnum INTRINSIC_XED_IFORM_VPBLENDMB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 = 6517
  fromEnum INTRINSIC_XED_IFORM_VPBLENDMB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 = 6518
  fromEnum INTRINSIC_XED_IFORM_VPBLENDMB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 = 6519
  fromEnum INTRINSIC_XED_IFORM_VPBLENDMB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 = 6520
  fromEnum INTRINSIC_XED_IFORM_VPBLENDMB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 = 6521
  fromEnum INTRINSIC_XED_IFORM_VPBLENDMD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 = 6522
  fromEnum INTRINSIC_XED_IFORM_VPBLENDMD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 = 6523
  fromEnum INTRINSIC_XED_IFORM_VPBLENDMD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 = 6524
  fromEnum INTRINSIC_XED_IFORM_VPBLENDMD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 = 6525
  fromEnum INTRINSIC_XED_IFORM_VPBLENDMD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 = 6526
  fromEnum INTRINSIC_XED_IFORM_VPBLENDMD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 = 6527
  fromEnum INTRINSIC_XED_IFORM_VPBLENDMQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 = 6528
  fromEnum INTRINSIC_XED_IFORM_VPBLENDMQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 = 6529
  fromEnum INTRINSIC_XED_IFORM_VPBLENDMQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 = 6530
  fromEnum INTRINSIC_XED_IFORM_VPBLENDMQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 = 6531
  fromEnum INTRINSIC_XED_IFORM_VPBLENDMQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 = 6532
  fromEnum INTRINSIC_XED_IFORM_VPBLENDMQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 = 6533
  fromEnum INTRINSIC_XED_IFORM_VPBLENDMW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 = 6534
  fromEnum INTRINSIC_XED_IFORM_VPBLENDMW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 = 6535
  fromEnum INTRINSIC_XED_IFORM_VPBLENDMW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 = 6536
  fromEnum INTRINSIC_XED_IFORM_VPBLENDMW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 = 6537
  fromEnum INTRINSIC_XED_IFORM_VPBLENDMW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 = 6538
  fromEnum INTRINSIC_XED_IFORM_VPBLENDMW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 = 6539
  fromEnum INTRINSIC_XED_IFORM_VPBLENDVB_XMMdq_XMMdq_MEMdq_XMMdq = 6540
  fromEnum INTRINSIC_XED_IFORM_VPBLENDVB_XMMdq_XMMdq_XMMdq_XMMdq = 6541
  fromEnum INTRINSIC_XED_IFORM_VPBLENDVB_YMMqq_YMMqq_MEMqq_YMMqq = 6542
  fromEnum INTRINSIC_XED_IFORM_VPBLENDVB_YMMqq_YMMqq_YMMqq_YMMqq = 6543
  fromEnum INTRINSIC_XED_IFORM_VPBLENDW_XMMdq_XMMdq_MEMdq_IMMb = 6544
  fromEnum INTRINSIC_XED_IFORM_VPBLENDW_XMMdq_XMMdq_XMMdq_IMMb = 6545
  fromEnum INTRINSIC_XED_IFORM_VPBLENDW_YMMqq_YMMqq_MEMqq_IMMb = 6546
  fromEnum INTRINSIC_XED_IFORM_VPBLENDW_YMMqq_YMMqq_YMMqq_IMMb = 6547
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTB_XMMdq_MEMb = 6548
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTB_XMMdq_XMMb = 6549
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTB_XMMu8_MASKmskw_GPR32u8_AVX512 = 6550
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTB_XMMu8_MASKmskw_MEMu8_AVX512 = 6551
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTB_XMMu8_MASKmskw_XMMu8_AVX512 = 6552
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTB_YMMqq_MEMb = 6553
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTB_YMMqq_XMMb = 6554
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTB_YMMu8_MASKmskw_GPR32u8_AVX512 = 6555
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTB_YMMu8_MASKmskw_MEMu8_AVX512 = 6556
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTB_YMMu8_MASKmskw_XMMu8_AVX512 = 6557
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTB_ZMMu8_MASKmskw_GPR32u8_AVX512 = 6558
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTB_ZMMu8_MASKmskw_MEMu8_AVX512 = 6559
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTB_ZMMu8_MASKmskw_XMMu8_AVX512 = 6560
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTD_XMMdq_MEMd = 6561
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTD_XMMdq_XMMd = 6562
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTD_XMMu32_MASKmskw_GPR32u32_AVX512 = 6563
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTD_XMMu32_MASKmskw_MEMu32_AVX512 = 6564
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTD_XMMu32_MASKmskw_XMMu32_AVX512 = 6565
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTD_YMMqq_MEMd = 6566
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTD_YMMqq_XMMd = 6567
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTD_YMMu32_MASKmskw_GPR32u32_AVX512 = 6568
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTD_YMMu32_MASKmskw_MEMu32_AVX512 = 6569
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTD_YMMu32_MASKmskw_XMMu32_AVX512 = 6570
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTD_ZMMu32_MASKmskw_GPR32u32_AVX512 = 6571
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTD_ZMMu32_MASKmskw_MEMu32_AVX512 = 6572
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTD_ZMMu32_MASKmskw_XMMu32_AVX512 = 6573
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTMB2Q_XMMu64_MASKu64_AVX512 = 6574
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTMB2Q_YMMu64_MASKu64_AVX512 = 6575
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTMB2Q_ZMMu64_MASKu64_AVX512CD = 6576
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTMW2D_XMMu32_MASKu32_AVX512 = 6577
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTMW2D_YMMu32_MASKu32_AVX512 = 6578
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTMW2D_ZMMu32_MASKu32_AVX512CD = 6579
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTQ_XMMdq_MEMq = 6580
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTQ_XMMdq_XMMq = 6581
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTQ_XMMu64_MASKmskw_GPR64u64_AVX512 = 6582
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTQ_XMMu64_MASKmskw_MEMu64_AVX512 = 6583
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTQ_XMMu64_MASKmskw_XMMu64_AVX512 = 6584
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTQ_YMMqq_MEMq = 6585
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTQ_YMMqq_XMMq = 6586
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTQ_YMMu64_MASKmskw_GPR64u64_AVX512 = 6587
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTQ_YMMu64_MASKmskw_MEMu64_AVX512 = 6588
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTQ_YMMu64_MASKmskw_XMMu64_AVX512 = 6589
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTQ_ZMMu64_MASKmskw_GPR64u64_AVX512 = 6590
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTQ_ZMMu64_MASKmskw_MEMu64_AVX512 = 6591
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTQ_ZMMu64_MASKmskw_XMMu64_AVX512 = 6592
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTW_XMMdq_MEMw = 6593
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTW_XMMdq_XMMw = 6594
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTW_XMMu16_MASKmskw_GPR32u16_AVX512 = 6595
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTW_XMMu16_MASKmskw_MEMu16_AVX512 = 6596
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTW_XMMu16_MASKmskw_XMMu16_AVX512 = 6597
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTW_YMMqq_MEMw = 6598
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTW_YMMqq_XMMw = 6599
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTW_YMMu16_MASKmskw_GPR32u16_AVX512 = 6600
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTW_YMMu16_MASKmskw_MEMu16_AVX512 = 6601
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTW_YMMu16_MASKmskw_XMMu16_AVX512 = 6602
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTW_ZMMu16_MASKmskw_GPR32u16_AVX512 = 6603
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTW_ZMMu16_MASKmskw_MEMu16_AVX512 = 6604
  fromEnum INTRINSIC_XED_IFORM_VPBROADCASTW_ZMMu16_MASKmskw_XMMu16_AVX512 = 6605
  fromEnum INTRINSIC_XED_IFORM_VPCLMULQDQ_XMMdq_XMMdq_MEMdq_IMMb = 6606
  fromEnum INTRINSIC_XED_IFORM_VPCLMULQDQ_XMMdq_XMMdq_XMMdq_IMMb = 6607
  fromEnum INTRINSIC_XED_IFORM_VPCLMULQDQ_XMMu128_XMMu64_MEMu64_IMM8_AVX512 = 6608
  fromEnum INTRINSIC_XED_IFORM_VPCLMULQDQ_XMMu128_XMMu64_XMMu64_IMM8_AVX512 = 6609
  fromEnum INTRINSIC_XED_IFORM_VPCLMULQDQ_YMMu128_YMMu64_MEMu64_IMM8 = 6610
  fromEnum INTRINSIC_XED_IFORM_VPCLMULQDQ_YMMu128_YMMu64_MEMu64_IMM8_AVX512 = 6611
  fromEnum INTRINSIC_XED_IFORM_VPCLMULQDQ_YMMu128_YMMu64_YMMu64_IMM8 = 6612
  fromEnum INTRINSIC_XED_IFORM_VPCLMULQDQ_YMMu128_YMMu64_YMMu64_IMM8_AVX512 = 6613
  fromEnum INTRINSIC_XED_IFORM_VPCLMULQDQ_ZMMu128_ZMMu64_MEMu64_IMM8_AVX512 = 6614
  fromEnum INTRINSIC_XED_IFORM_VPCLMULQDQ_ZMMu128_ZMMu64_ZMMu64_IMM8_AVX512 = 6615
  fromEnum INTRINSIC_XED_IFORM_VPCMOV_XMMdq_XMMdq_MEMdq_XMMdq = 6616
  fromEnum INTRINSIC_XED_IFORM_VPCMOV_XMMdq_XMMdq_XMMdq_MEMdq = 6617
  fromEnum INTRINSIC_XED_IFORM_VPCMOV_XMMdq_XMMdq_XMMdq_XMMdq = 6618
  fromEnum INTRINSIC_XED_IFORM_VPCMOV_YMMqq_YMMqq_MEMqq_YMMqq = 6619
  fromEnum INTRINSIC_XED_IFORM_VPCMOV_YMMqq_YMMqq_YMMqq_MEMqq = 6620
  fromEnum INTRINSIC_XED_IFORM_VPCMOV_YMMqq_YMMqq_YMMqq_YMMqq = 6621
  fromEnum INTRINSIC_XED_IFORM_VPCMPB_MASKmskw_MASKmskw_XMMi8_MEMi8_IMM8_AVX512 = 6622
  fromEnum INTRINSIC_XED_IFORM_VPCMPB_MASKmskw_MASKmskw_XMMi8_XMMi8_IMM8_AVX512 = 6623
  fromEnum INTRINSIC_XED_IFORM_VPCMPB_MASKmskw_MASKmskw_YMMi8_MEMi8_IMM8_AVX512 = 6624
  fromEnum INTRINSIC_XED_IFORM_VPCMPB_MASKmskw_MASKmskw_YMMi8_YMMi8_IMM8_AVX512 = 6625
  fromEnum INTRINSIC_XED_IFORM_VPCMPB_MASKmskw_MASKmskw_ZMMi8_MEMi8_IMM8_AVX512 = 6626
  fromEnum INTRINSIC_XED_IFORM_VPCMPB_MASKmskw_MASKmskw_ZMMi8_ZMMi8_IMM8_AVX512 = 6627
  fromEnum INTRINSIC_XED_IFORM_VPCMPD_MASKmskw_MASKmskw_XMMi32_MEMi32_IMM8_AVX512 = 6628
  fromEnum INTRINSIC_XED_IFORM_VPCMPD_MASKmskw_MASKmskw_XMMi32_XMMi32_IMM8_AVX512 = 6629
  fromEnum INTRINSIC_XED_IFORM_VPCMPD_MASKmskw_MASKmskw_YMMi32_MEMi32_IMM8_AVX512 = 6630
  fromEnum INTRINSIC_XED_IFORM_VPCMPD_MASKmskw_MASKmskw_YMMi32_YMMi32_IMM8_AVX512 = 6631
  fromEnum INTRINSIC_XED_IFORM_VPCMPD_MASKmskw_MASKmskw_ZMMi32_MEMi32_IMM8_AVX512 = 6632
  fromEnum INTRINSIC_XED_IFORM_VPCMPD_MASKmskw_MASKmskw_ZMMi32_ZMMi32_IMM8_AVX512 = 6633
  fromEnum INTRINSIC_XED_IFORM_VPCMPEQB_MASKmskw_MASKmskw_XMMu8_MEMu8_AVX512 = 6634
  fromEnum INTRINSIC_XED_IFORM_VPCMPEQB_MASKmskw_MASKmskw_XMMu8_XMMu8_AVX512 = 6635
  fromEnum INTRINSIC_XED_IFORM_VPCMPEQB_MASKmskw_MASKmskw_YMMu8_MEMu8_AVX512 = 6636
  fromEnum INTRINSIC_XED_IFORM_VPCMPEQB_MASKmskw_MASKmskw_YMMu8_YMMu8_AVX512 = 6637
  fromEnum INTRINSIC_XED_IFORM_VPCMPEQB_MASKmskw_MASKmskw_ZMMu8_MEMu8_AVX512 = 6638
  fromEnum INTRINSIC_XED_IFORM_VPCMPEQB_MASKmskw_MASKmskw_ZMMu8_ZMMu8_AVX512 = 6639
  fromEnum INTRINSIC_XED_IFORM_VPCMPEQB_XMMdq_XMMdq_MEMdq = 6640
  fromEnum INTRINSIC_XED_IFORM_VPCMPEQB_XMMdq_XMMdq_XMMdq = 6641
  fromEnum INTRINSIC_XED_IFORM_VPCMPEQB_YMMqq_YMMqq_MEMqq = 6642
  fromEnum INTRINSIC_XED_IFORM_VPCMPEQB_YMMqq_YMMqq_YMMqq = 6643
  fromEnum INTRINSIC_XED_IFORM_VPCMPEQD_MASKmskw_MASKmskw_XMMu32_MEMu32_AVX512 = 6644
  fromEnum INTRINSIC_XED_IFORM_VPCMPEQD_MASKmskw_MASKmskw_XMMu32_XMMu32_AVX512 = 6645
  fromEnum INTRINSIC_XED_IFORM_VPCMPEQD_MASKmskw_MASKmskw_YMMu32_MEMu32_AVX512 = 6646
  fromEnum INTRINSIC_XED_IFORM_VPCMPEQD_MASKmskw_MASKmskw_YMMu32_YMMu32_AVX512 = 6647
  fromEnum INTRINSIC_XED_IFORM_VPCMPEQD_MASKmskw_MASKmskw_ZMMu32_MEMu32_AVX512 = 6648
  fromEnum INTRINSIC_XED_IFORM_VPCMPEQD_MASKmskw_MASKmskw_ZMMu32_ZMMu32_AVX512 = 6649
  fromEnum INTRINSIC_XED_IFORM_VPCMPEQD_XMMdq_XMMdq_MEMdq = 6650
  fromEnum INTRINSIC_XED_IFORM_VPCMPEQD_XMMdq_XMMdq_XMMdq = 6651
  fromEnum INTRINSIC_XED_IFORM_VPCMPEQD_YMMqq_YMMqq_MEMqq = 6652
  fromEnum INTRINSIC_XED_IFORM_VPCMPEQD_YMMqq_YMMqq_YMMqq = 6653
  fromEnum INTRINSIC_XED_IFORM_VPCMPEQQ_MASKmskw_MASKmskw_XMMu64_MEMu64_AVX512 = 6654
  fromEnum INTRINSIC_XED_IFORM_VPCMPEQQ_MASKmskw_MASKmskw_XMMu64_XMMu64_AVX512 = 6655
  fromEnum INTRINSIC_XED_IFORM_VPCMPEQQ_MASKmskw_MASKmskw_YMMu64_MEMu64_AVX512 = 6656
  fromEnum INTRINSIC_XED_IFORM_VPCMPEQQ_MASKmskw_MASKmskw_YMMu64_YMMu64_AVX512 = 6657
  fromEnum INTRINSIC_XED_IFORM_VPCMPEQQ_MASKmskw_MASKmskw_ZMMu64_MEMu64_AVX512 = 6658
  fromEnum INTRINSIC_XED_IFORM_VPCMPEQQ_MASKmskw_MASKmskw_ZMMu64_ZMMu64_AVX512 = 6659
  fromEnum INTRINSIC_XED_IFORM_VPCMPEQQ_XMMdq_XMMdq_MEMdq = 6660
  fromEnum INTRINSIC_XED_IFORM_VPCMPEQQ_XMMdq_XMMdq_XMMdq = 6661
  fromEnum INTRINSIC_XED_IFORM_VPCMPEQQ_YMMqq_YMMqq_MEMqq = 6662
  fromEnum INTRINSIC_XED_IFORM_VPCMPEQQ_YMMqq_YMMqq_YMMqq = 6663
  fromEnum INTRINSIC_XED_IFORM_VPCMPEQW_MASKmskw_MASKmskw_XMMu16_MEMu16_AVX512 = 6664
  fromEnum INTRINSIC_XED_IFORM_VPCMPEQW_MASKmskw_MASKmskw_XMMu16_XMMu16_AVX512 = 6665
  fromEnum INTRINSIC_XED_IFORM_VPCMPEQW_MASKmskw_MASKmskw_YMMu16_MEMu16_AVX512 = 6666
  fromEnum INTRINSIC_XED_IFORM_VPCMPEQW_MASKmskw_MASKmskw_YMMu16_YMMu16_AVX512 = 6667
  fromEnum INTRINSIC_XED_IFORM_VPCMPEQW_MASKmskw_MASKmskw_ZMMu16_MEMu16_AVX512 = 6668
  fromEnum INTRINSIC_XED_IFORM_VPCMPEQW_MASKmskw_MASKmskw_ZMMu16_ZMMu16_AVX512 = 6669
  fromEnum INTRINSIC_XED_IFORM_VPCMPEQW_XMMdq_XMMdq_MEMdq = 6670
  fromEnum INTRINSIC_XED_IFORM_VPCMPEQW_XMMdq_XMMdq_XMMdq = 6671
  fromEnum INTRINSIC_XED_IFORM_VPCMPEQW_YMMqq_YMMqq_MEMqq = 6672
  fromEnum INTRINSIC_XED_IFORM_VPCMPEQW_YMMqq_YMMqq_YMMqq = 6673
  fromEnum INTRINSIC_XED_IFORM_VPCMPESTRI_XMMdq_MEMdq_IMMb = 6674
  fromEnum INTRINSIC_XED_IFORM_VPCMPESTRI_XMMdq_XMMdq_IMMb = 6675
  fromEnum INTRINSIC_XED_IFORM_VPCMPESTRI64_XMMdq_MEMdq_IMMb = 6676
  fromEnum INTRINSIC_XED_IFORM_VPCMPESTRI64_XMMdq_XMMdq_IMMb = 6677
  fromEnum INTRINSIC_XED_IFORM_VPCMPESTRM_XMMdq_MEMdq_IMMb = 6678
  fromEnum INTRINSIC_XED_IFORM_VPCMPESTRM_XMMdq_XMMdq_IMMb = 6679
  fromEnum INTRINSIC_XED_IFORM_VPCMPESTRM64_XMMdq_MEMdq_IMMb = 6680
  fromEnum INTRINSIC_XED_IFORM_VPCMPESTRM64_XMMdq_XMMdq_IMMb = 6681
  fromEnum INTRINSIC_XED_IFORM_VPCMPGTB_MASKmskw_MASKmskw_XMMu8_MEMu8_AVX512 = 6682
  fromEnum INTRINSIC_XED_IFORM_VPCMPGTB_MASKmskw_MASKmskw_XMMu8_XMMu8_AVX512 = 6683
  fromEnum INTRINSIC_XED_IFORM_VPCMPGTB_MASKmskw_MASKmskw_YMMu8_MEMu8_AVX512 = 6684
  fromEnum INTRINSIC_XED_IFORM_VPCMPGTB_MASKmskw_MASKmskw_YMMu8_YMMu8_AVX512 = 6685
  fromEnum INTRINSIC_XED_IFORM_VPCMPGTB_MASKmskw_MASKmskw_ZMMu8_MEMu8_AVX512 = 6686
  fromEnum INTRINSIC_XED_IFORM_VPCMPGTB_MASKmskw_MASKmskw_ZMMu8_ZMMu8_AVX512 = 6687
  fromEnum INTRINSIC_XED_IFORM_VPCMPGTB_XMMdq_XMMdq_MEMdq = 6688
  fromEnum INTRINSIC_XED_IFORM_VPCMPGTB_XMMdq_XMMdq_XMMdq = 6689
  fromEnum INTRINSIC_XED_IFORM_VPCMPGTB_YMMqq_YMMqq_MEMqq = 6690
  fromEnum INTRINSIC_XED_IFORM_VPCMPGTB_YMMqq_YMMqq_YMMqq = 6691
  fromEnum INTRINSIC_XED_IFORM_VPCMPGTD_MASKmskw_MASKmskw_XMMi32_MEMi32_AVX512 = 6692
  fromEnum INTRINSIC_XED_IFORM_VPCMPGTD_MASKmskw_MASKmskw_XMMi32_XMMi32_AVX512 = 6693
  fromEnum INTRINSIC_XED_IFORM_VPCMPGTD_MASKmskw_MASKmskw_YMMi32_MEMi32_AVX512 = 6694
  fromEnum INTRINSIC_XED_IFORM_VPCMPGTD_MASKmskw_MASKmskw_YMMi32_YMMi32_AVX512 = 6695
  fromEnum INTRINSIC_XED_IFORM_VPCMPGTD_MASKmskw_MASKmskw_ZMMi32_MEMi32_AVX512 = 6696
  fromEnum INTRINSIC_XED_IFORM_VPCMPGTD_MASKmskw_MASKmskw_ZMMi32_ZMMi32_AVX512 = 6697
  fromEnum INTRINSIC_XED_IFORM_VPCMPGTD_XMMdq_XMMdq_MEMdq = 6698
  fromEnum INTRINSIC_XED_IFORM_VPCMPGTD_XMMdq_XMMdq_XMMdq = 6699
  fromEnum INTRINSIC_XED_IFORM_VPCMPGTD_YMMqq_YMMqq_MEMqq = 6700
  fromEnum INTRINSIC_XED_IFORM_VPCMPGTD_YMMqq_YMMqq_YMMqq = 6701
  fromEnum INTRINSIC_XED_IFORM_VPCMPGTQ_MASKmskw_MASKmskw_XMMi64_MEMi64_AVX512 = 6702
  fromEnum INTRINSIC_XED_IFORM_VPCMPGTQ_MASKmskw_MASKmskw_XMMi64_XMMi64_AVX512 = 6703
  fromEnum INTRINSIC_XED_IFORM_VPCMPGTQ_MASKmskw_MASKmskw_YMMi64_MEMi64_AVX512 = 6704
  fromEnum INTRINSIC_XED_IFORM_VPCMPGTQ_MASKmskw_MASKmskw_YMMi64_YMMi64_AVX512 = 6705
  fromEnum INTRINSIC_XED_IFORM_VPCMPGTQ_MASKmskw_MASKmskw_ZMMi64_MEMi64_AVX512 = 6706
  fromEnum INTRINSIC_XED_IFORM_VPCMPGTQ_MASKmskw_MASKmskw_ZMMi64_ZMMi64_AVX512 = 6707
  fromEnum INTRINSIC_XED_IFORM_VPCMPGTQ_XMMdq_XMMdq_MEMdq = 6708
  fromEnum INTRINSIC_XED_IFORM_VPCMPGTQ_XMMdq_XMMdq_XMMdq = 6709
  fromEnum INTRINSIC_XED_IFORM_VPCMPGTQ_YMMqq_YMMqq_MEMqq = 6710
  fromEnum INTRINSIC_XED_IFORM_VPCMPGTQ_YMMqq_YMMqq_YMMqq = 6711
  fromEnum INTRINSIC_XED_IFORM_VPCMPGTW_MASKmskw_MASKmskw_XMMu16_MEMu16_AVX512 = 6712
  fromEnum INTRINSIC_XED_IFORM_VPCMPGTW_MASKmskw_MASKmskw_XMMu16_XMMu16_AVX512 = 6713
  fromEnum INTRINSIC_XED_IFORM_VPCMPGTW_MASKmskw_MASKmskw_YMMu16_MEMu16_AVX512 = 6714
  fromEnum INTRINSIC_XED_IFORM_VPCMPGTW_MASKmskw_MASKmskw_YMMu16_YMMu16_AVX512 = 6715
  fromEnum INTRINSIC_XED_IFORM_VPCMPGTW_MASKmskw_MASKmskw_ZMMu16_MEMu16_AVX512 = 6716
  fromEnum INTRINSIC_XED_IFORM_VPCMPGTW_MASKmskw_MASKmskw_ZMMu16_ZMMu16_AVX512 = 6717
  fromEnum INTRINSIC_XED_IFORM_VPCMPGTW_XMMdq_XMMdq_MEMdq = 6718
  fromEnum INTRINSIC_XED_IFORM_VPCMPGTW_XMMdq_XMMdq_XMMdq = 6719
  fromEnum INTRINSIC_XED_IFORM_VPCMPGTW_YMMqq_YMMqq_MEMqq = 6720
  fromEnum INTRINSIC_XED_IFORM_VPCMPGTW_YMMqq_YMMqq_YMMqq = 6721
  fromEnum INTRINSIC_XED_IFORM_VPCMPISTRI_XMMdq_MEMdq_IMMb = 6722
  fromEnum INTRINSIC_XED_IFORM_VPCMPISTRI_XMMdq_XMMdq_IMMb = 6723
  fromEnum INTRINSIC_XED_IFORM_VPCMPISTRI64_XMMdq_MEMdq_IMMb = 6724
  fromEnum INTRINSIC_XED_IFORM_VPCMPISTRI64_XMMdq_XMMdq_IMMb = 6725
  fromEnum INTRINSIC_XED_IFORM_VPCMPISTRM_XMMdq_MEMdq_IMMb = 6726
  fromEnum INTRINSIC_XED_IFORM_VPCMPISTRM_XMMdq_XMMdq_IMMb = 6727
  fromEnum INTRINSIC_XED_IFORM_VPCMPQ_MASKmskw_MASKmskw_XMMi64_MEMi64_IMM8_AVX512 = 6728
  fromEnum INTRINSIC_XED_IFORM_VPCMPQ_MASKmskw_MASKmskw_XMMi64_XMMi64_IMM8_AVX512 = 6729
  fromEnum INTRINSIC_XED_IFORM_VPCMPQ_MASKmskw_MASKmskw_YMMi64_MEMi64_IMM8_AVX512 = 6730
  fromEnum INTRINSIC_XED_IFORM_VPCMPQ_MASKmskw_MASKmskw_YMMi64_YMMi64_IMM8_AVX512 = 6731
  fromEnum INTRINSIC_XED_IFORM_VPCMPQ_MASKmskw_MASKmskw_ZMMi64_MEMi64_IMM8_AVX512 = 6732
  fromEnum INTRINSIC_XED_IFORM_VPCMPQ_MASKmskw_MASKmskw_ZMMi64_ZMMi64_IMM8_AVX512 = 6733
  fromEnum INTRINSIC_XED_IFORM_VPCMPUB_MASKmskw_MASKmskw_XMMu8_MEMu8_IMM8_AVX512 = 6734
  fromEnum INTRINSIC_XED_IFORM_VPCMPUB_MASKmskw_MASKmskw_XMMu8_XMMu8_IMM8_AVX512 = 6735
  fromEnum INTRINSIC_XED_IFORM_VPCMPUB_MASKmskw_MASKmskw_YMMu8_MEMu8_IMM8_AVX512 = 6736
  fromEnum INTRINSIC_XED_IFORM_VPCMPUB_MASKmskw_MASKmskw_YMMu8_YMMu8_IMM8_AVX512 = 6737
  fromEnum INTRINSIC_XED_IFORM_VPCMPUB_MASKmskw_MASKmskw_ZMMu8_MEMu8_IMM8_AVX512 = 6738
  fromEnum INTRINSIC_XED_IFORM_VPCMPUB_MASKmskw_MASKmskw_ZMMu8_ZMMu8_IMM8_AVX512 = 6739
  fromEnum INTRINSIC_XED_IFORM_VPCMPUD_MASKmskw_MASKmskw_XMMu32_MEMu32_IMM8_AVX512 = 6740
  fromEnum INTRINSIC_XED_IFORM_VPCMPUD_MASKmskw_MASKmskw_XMMu32_XMMu32_IMM8_AVX512 = 6741
  fromEnum INTRINSIC_XED_IFORM_VPCMPUD_MASKmskw_MASKmskw_YMMu32_MEMu32_IMM8_AVX512 = 6742
  fromEnum INTRINSIC_XED_IFORM_VPCMPUD_MASKmskw_MASKmskw_YMMu32_YMMu32_IMM8_AVX512 = 6743
  fromEnum INTRINSIC_XED_IFORM_VPCMPUD_MASKmskw_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512 = 6744
  fromEnum INTRINSIC_XED_IFORM_VPCMPUD_MASKmskw_MASKmskw_ZMMu32_ZMMu32_IMM8_AVX512 = 6745
  fromEnum INTRINSIC_XED_IFORM_VPCMPUQ_MASKmskw_MASKmskw_XMMu64_MEMu64_IMM8_AVX512 = 6746
  fromEnum INTRINSIC_XED_IFORM_VPCMPUQ_MASKmskw_MASKmskw_XMMu64_XMMu64_IMM8_AVX512 = 6747
  fromEnum INTRINSIC_XED_IFORM_VPCMPUQ_MASKmskw_MASKmskw_YMMu64_MEMu64_IMM8_AVX512 = 6748
  fromEnum INTRINSIC_XED_IFORM_VPCMPUQ_MASKmskw_MASKmskw_YMMu64_YMMu64_IMM8_AVX512 = 6749
  fromEnum INTRINSIC_XED_IFORM_VPCMPUQ_MASKmskw_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512 = 6750
  fromEnum INTRINSIC_XED_IFORM_VPCMPUQ_MASKmskw_MASKmskw_ZMMu64_ZMMu64_IMM8_AVX512 = 6751
  fromEnum INTRINSIC_XED_IFORM_VPCMPUW_MASKmskw_MASKmskw_XMMu16_MEMu16_IMM8_AVX512 = 6752
  fromEnum INTRINSIC_XED_IFORM_VPCMPUW_MASKmskw_MASKmskw_XMMu16_XMMu16_IMM8_AVX512 = 6753
  fromEnum INTRINSIC_XED_IFORM_VPCMPUW_MASKmskw_MASKmskw_YMMu16_MEMu16_IMM8_AVX512 = 6754
  fromEnum INTRINSIC_XED_IFORM_VPCMPUW_MASKmskw_MASKmskw_YMMu16_YMMu16_IMM8_AVX512 = 6755
  fromEnum INTRINSIC_XED_IFORM_VPCMPUW_MASKmskw_MASKmskw_ZMMu16_MEMu16_IMM8_AVX512 = 6756
  fromEnum INTRINSIC_XED_IFORM_VPCMPUW_MASKmskw_MASKmskw_ZMMu16_ZMMu16_IMM8_AVX512 = 6757
  fromEnum INTRINSIC_XED_IFORM_VPCMPW_MASKmskw_MASKmskw_XMMi16_MEMi16_IMM8_AVX512 = 6758
  fromEnum INTRINSIC_XED_IFORM_VPCMPW_MASKmskw_MASKmskw_XMMi16_XMMi16_IMM8_AVX512 = 6759
  fromEnum INTRINSIC_XED_IFORM_VPCMPW_MASKmskw_MASKmskw_YMMi16_MEMi16_IMM8_AVX512 = 6760
  fromEnum INTRINSIC_XED_IFORM_VPCMPW_MASKmskw_MASKmskw_YMMi16_YMMi16_IMM8_AVX512 = 6761
  fromEnum INTRINSIC_XED_IFORM_VPCMPW_MASKmskw_MASKmskw_ZMMi16_MEMi16_IMM8_AVX512 = 6762
  fromEnum INTRINSIC_XED_IFORM_VPCMPW_MASKmskw_MASKmskw_ZMMi16_ZMMi16_IMM8_AVX512 = 6763
  fromEnum INTRINSIC_XED_IFORM_VPCOMB_XMMdq_XMMdq_MEMdq_IMMb = 6764
  fromEnum INTRINSIC_XED_IFORM_VPCOMB_XMMdq_XMMdq_XMMdq_IMMb = 6765
  fromEnum INTRINSIC_XED_IFORM_VPCOMD_XMMdq_XMMdq_MEMdq_IMMb = 6766
  fromEnum INTRINSIC_XED_IFORM_VPCOMD_XMMdq_XMMdq_XMMdq_IMMb = 6767
  fromEnum INTRINSIC_XED_IFORM_VPCOMPRESSB_MEMu8_MASKmskw_XMMu8_AVX512 = 6768
  fromEnum INTRINSIC_XED_IFORM_VPCOMPRESSB_MEMu8_MASKmskw_YMMu8_AVX512 = 6769
  fromEnum INTRINSIC_XED_IFORM_VPCOMPRESSB_MEMu8_MASKmskw_ZMMu8_AVX512 = 6770
  fromEnum INTRINSIC_XED_IFORM_VPCOMPRESSB_XMMu8_MASKmskw_XMMu8_AVX512 = 6771
  fromEnum INTRINSIC_XED_IFORM_VPCOMPRESSB_YMMu8_MASKmskw_YMMu8_AVX512 = 6772
  fromEnum INTRINSIC_XED_IFORM_VPCOMPRESSB_ZMMu8_MASKmskw_ZMMu8_AVX512 = 6773
  fromEnum INTRINSIC_XED_IFORM_VPCOMPRESSD_MEMu32_MASKmskw_XMMu32_AVX512 = 6774
  fromEnum INTRINSIC_XED_IFORM_VPCOMPRESSD_MEMu32_MASKmskw_YMMu32_AVX512 = 6775
  fromEnum INTRINSIC_XED_IFORM_VPCOMPRESSD_MEMu32_MASKmskw_ZMMu32_AVX512 = 6776
  fromEnum INTRINSIC_XED_IFORM_VPCOMPRESSD_XMMu32_MASKmskw_XMMu32_AVX512 = 6777
  fromEnum INTRINSIC_XED_IFORM_VPCOMPRESSD_YMMu32_MASKmskw_YMMu32_AVX512 = 6778
  fromEnum INTRINSIC_XED_IFORM_VPCOMPRESSD_ZMMu32_MASKmskw_ZMMu32_AVX512 = 6779
  fromEnum INTRINSIC_XED_IFORM_VPCOMPRESSQ_MEMu64_MASKmskw_XMMu64_AVX512 = 6780
  fromEnum INTRINSIC_XED_IFORM_VPCOMPRESSQ_MEMu64_MASKmskw_YMMu64_AVX512 = 6781
  fromEnum INTRINSIC_XED_IFORM_VPCOMPRESSQ_MEMu64_MASKmskw_ZMMu64_AVX512 = 6782
  fromEnum INTRINSIC_XED_IFORM_VPCOMPRESSQ_XMMu64_MASKmskw_XMMu64_AVX512 = 6783
  fromEnum INTRINSIC_XED_IFORM_VPCOMPRESSQ_YMMu64_MASKmskw_YMMu64_AVX512 = 6784
  fromEnum INTRINSIC_XED_IFORM_VPCOMPRESSQ_ZMMu64_MASKmskw_ZMMu64_AVX512 = 6785
  fromEnum INTRINSIC_XED_IFORM_VPCOMPRESSW_MEMu16_MASKmskw_XMMu16_AVX512 = 6786
  fromEnum INTRINSIC_XED_IFORM_VPCOMPRESSW_MEMu16_MASKmskw_YMMu16_AVX512 = 6787
  fromEnum INTRINSIC_XED_IFORM_VPCOMPRESSW_MEMu16_MASKmskw_ZMMu16_AVX512 = 6788
  fromEnum INTRINSIC_XED_IFORM_VPCOMPRESSW_XMMu16_MASKmskw_XMMu16_AVX512 = 6789
  fromEnum INTRINSIC_XED_IFORM_VPCOMPRESSW_YMMu16_MASKmskw_YMMu16_AVX512 = 6790
  fromEnum INTRINSIC_XED_IFORM_VPCOMPRESSW_ZMMu16_MASKmskw_ZMMu16_AVX512 = 6791
  fromEnum INTRINSIC_XED_IFORM_VPCOMQ_XMMdq_XMMdq_MEMdq_IMMb = 6792
  fromEnum INTRINSIC_XED_IFORM_VPCOMQ_XMMdq_XMMdq_XMMdq_IMMb = 6793
  fromEnum INTRINSIC_XED_IFORM_VPCOMUB_XMMdq_XMMdq_MEMdq_IMMb = 6794
  fromEnum INTRINSIC_XED_IFORM_VPCOMUB_XMMdq_XMMdq_XMMdq_IMMb = 6795
  fromEnum INTRINSIC_XED_IFORM_VPCOMUD_XMMdq_XMMdq_MEMdq_IMMb = 6796
  fromEnum INTRINSIC_XED_IFORM_VPCOMUD_XMMdq_XMMdq_XMMdq_IMMb = 6797
  fromEnum INTRINSIC_XED_IFORM_VPCOMUQ_XMMdq_XMMdq_MEMdq_IMMb = 6798
  fromEnum INTRINSIC_XED_IFORM_VPCOMUQ_XMMdq_XMMdq_XMMdq_IMMb = 6799
  fromEnum INTRINSIC_XED_IFORM_VPCOMUW_XMMdq_XMMdq_MEMdq_IMMb = 6800
  fromEnum INTRINSIC_XED_IFORM_VPCOMUW_XMMdq_XMMdq_XMMdq_IMMb = 6801
  fromEnum INTRINSIC_XED_IFORM_VPCOMW_XMMdq_XMMdq_MEMdq_IMMb = 6802
  fromEnum INTRINSIC_XED_IFORM_VPCOMW_XMMdq_XMMdq_XMMdq_IMMb = 6803
  fromEnum INTRINSIC_XED_IFORM_VPCONFLICTD_XMMu32_MASKmskw_MEMu32_AVX512 = 6804
  fromEnum INTRINSIC_XED_IFORM_VPCONFLICTD_XMMu32_MASKmskw_XMMu32_AVX512 = 6805
  fromEnum INTRINSIC_XED_IFORM_VPCONFLICTD_YMMu32_MASKmskw_MEMu32_AVX512 = 6806
  fromEnum INTRINSIC_XED_IFORM_VPCONFLICTD_YMMu32_MASKmskw_YMMu32_AVX512 = 6807
  fromEnum INTRINSIC_XED_IFORM_VPCONFLICTD_ZMMu32_MASKmskw_MEMu32_AVX512CD = 6808
  fromEnum INTRINSIC_XED_IFORM_VPCONFLICTD_ZMMu32_MASKmskw_ZMMu32_AVX512CD = 6809
  fromEnum INTRINSIC_XED_IFORM_VPCONFLICTQ_XMMu64_MASKmskw_MEMu64_AVX512 = 6810
  fromEnum INTRINSIC_XED_IFORM_VPCONFLICTQ_XMMu64_MASKmskw_XMMu64_AVX512 = 6811
  fromEnum INTRINSIC_XED_IFORM_VPCONFLICTQ_YMMu64_MASKmskw_MEMu64_AVX512 = 6812
  fromEnum INTRINSIC_XED_IFORM_VPCONFLICTQ_YMMu64_MASKmskw_YMMu64_AVX512 = 6813
  fromEnum INTRINSIC_XED_IFORM_VPCONFLICTQ_ZMMu64_MASKmskw_MEMu64_AVX512CD = 6814
  fromEnum INTRINSIC_XED_IFORM_VPCONFLICTQ_ZMMu64_MASKmskw_ZMMu64_AVX512CD = 6815
  fromEnum INTRINSIC_XED_IFORM_VPDPBSSD_XMMi32_XMM4i8_MEM4i8 = 6816
  fromEnum INTRINSIC_XED_IFORM_VPDPBSSD_XMMi32_XMM4i8_XMM4i8 = 6817
  fromEnum INTRINSIC_XED_IFORM_VPDPBSSD_YMMi32_YMM4i8_MEM4i8 = 6818
  fromEnum INTRINSIC_XED_IFORM_VPDPBSSD_YMMi32_YMM4i8_YMM4i8 = 6819
  fromEnum INTRINSIC_XED_IFORM_VPDPBSSDS_XMMi32_XMM4i8_MEM4i8 = 6820
  fromEnum INTRINSIC_XED_IFORM_VPDPBSSDS_XMMi32_XMM4i8_XMM4i8 = 6821
  fromEnum INTRINSIC_XED_IFORM_VPDPBSSDS_YMMi32_YMM4i8_MEM4i8 = 6822
  fromEnum INTRINSIC_XED_IFORM_VPDPBSSDS_YMMi32_YMM4i8_YMM4i8 = 6823
  fromEnum INTRINSIC_XED_IFORM_VPDPBSUD_XMMi32_XMM4i8_MEM4u8 = 6824
  fromEnum INTRINSIC_XED_IFORM_VPDPBSUD_XMMi32_XMM4i8_XMM4u8 = 6825
  fromEnum INTRINSIC_XED_IFORM_VPDPBSUD_YMMi32_YMM4i8_MEM4u8 = 6826
  fromEnum INTRINSIC_XED_IFORM_VPDPBSUD_YMMi32_YMM4i8_YMM4u8 = 6827
  fromEnum INTRINSIC_XED_IFORM_VPDPBSUDS_XMMi32_XMM4i8_MEM4u8 = 6828
  fromEnum INTRINSIC_XED_IFORM_VPDPBSUDS_XMMi32_XMM4i8_XMM4u8 = 6829
  fromEnum INTRINSIC_XED_IFORM_VPDPBSUDS_YMMi32_YMM4i8_MEM4u8 = 6830
  fromEnum INTRINSIC_XED_IFORM_VPDPBSUDS_YMMi32_YMM4i8_YMM4u8 = 6831
  fromEnum INTRINSIC_XED_IFORM_VPDPBUSD_XMMi32_MASKmskw_XMMu8_MEMu32_AVX512 = 6832
  fromEnum INTRINSIC_XED_IFORM_VPDPBUSD_XMMi32_MASKmskw_XMMu8_XMMu32_AVX512 = 6833
  fromEnum INTRINSIC_XED_IFORM_VPDPBUSD_XMMi32_XMMu32_MEMu32 = 6834
  fromEnum INTRINSIC_XED_IFORM_VPDPBUSD_XMMi32_XMMu32_XMMu32 = 6835
  fromEnum INTRINSIC_XED_IFORM_VPDPBUSD_YMMi32_MASKmskw_YMMu8_MEMu32_AVX512 = 6836
  fromEnum INTRINSIC_XED_IFORM_VPDPBUSD_YMMi32_MASKmskw_YMMu8_YMMu32_AVX512 = 6837
  fromEnum INTRINSIC_XED_IFORM_VPDPBUSD_YMMi32_YMMu32_MEMu32 = 6838
  fromEnum INTRINSIC_XED_IFORM_VPDPBUSD_YMMi32_YMMu32_YMMu32 = 6839
  fromEnum INTRINSIC_XED_IFORM_VPDPBUSD_ZMMi32_MASKmskw_ZMMu8_MEMu32_AVX512 = 6840
  fromEnum INTRINSIC_XED_IFORM_VPDPBUSD_ZMMi32_MASKmskw_ZMMu8_ZMMu32_AVX512 = 6841
  fromEnum INTRINSIC_XED_IFORM_VPDPBUSDS_XMMi32_MASKmskw_XMMu8_MEMu32_AVX512 = 6842
  fromEnum INTRINSIC_XED_IFORM_VPDPBUSDS_XMMi32_MASKmskw_XMMu8_XMMu32_AVX512 = 6843
  fromEnum INTRINSIC_XED_IFORM_VPDPBUSDS_XMMi32_XMMu32_MEMu32 = 6844
  fromEnum INTRINSIC_XED_IFORM_VPDPBUSDS_XMMi32_XMMu32_XMMu32 = 6845
  fromEnum INTRINSIC_XED_IFORM_VPDPBUSDS_YMMi32_MASKmskw_YMMu8_MEMu32_AVX512 = 6846
  fromEnum INTRINSIC_XED_IFORM_VPDPBUSDS_YMMi32_MASKmskw_YMMu8_YMMu32_AVX512 = 6847
  fromEnum INTRINSIC_XED_IFORM_VPDPBUSDS_YMMi32_YMMu32_MEMu32 = 6848
  fromEnum INTRINSIC_XED_IFORM_VPDPBUSDS_YMMi32_YMMu32_YMMu32 = 6849
  fromEnum INTRINSIC_XED_IFORM_VPDPBUSDS_ZMMi32_MASKmskw_ZMMu8_MEMu32_AVX512 = 6850
  fromEnum INTRINSIC_XED_IFORM_VPDPBUSDS_ZMMi32_MASKmskw_ZMMu8_ZMMu32_AVX512 = 6851
  fromEnum INTRINSIC_XED_IFORM_VPDPBUUD_XMMu32_XMM4u8_MEM4u8 = 6852
  fromEnum INTRINSIC_XED_IFORM_VPDPBUUD_XMMu32_XMM4u8_XMM4u8 = 6853
  fromEnum INTRINSIC_XED_IFORM_VPDPBUUD_YMMu32_YMM4u8_MEM4u8 = 6854
  fromEnum INTRINSIC_XED_IFORM_VPDPBUUD_YMMu32_YMM4u8_YMM4u8 = 6855
  fromEnum INTRINSIC_XED_IFORM_VPDPBUUDS_XMMu32_XMM4u8_MEM4u8 = 6856
  fromEnum INTRINSIC_XED_IFORM_VPDPBUUDS_XMMu32_XMM4u8_XMM4u8 = 6857
  fromEnum INTRINSIC_XED_IFORM_VPDPBUUDS_YMMu32_YMM4u8_MEM4u8 = 6858
  fromEnum INTRINSIC_XED_IFORM_VPDPBUUDS_YMMu32_YMM4u8_YMM4u8 = 6859
  fromEnum INTRINSIC_XED_IFORM_VPDPWSSD_XMMi32_MASKmskw_XMMi16_MEMu32_AVX512 = 6860
  fromEnum INTRINSIC_XED_IFORM_VPDPWSSD_XMMi32_MASKmskw_XMMi16_XMMu32_AVX512 = 6861
  fromEnum INTRINSIC_XED_IFORM_VPDPWSSD_XMMi32_XMMu32_MEMu32 = 6862
  fromEnum INTRINSIC_XED_IFORM_VPDPWSSD_XMMi32_XMMu32_XMMu32 = 6863
  fromEnum INTRINSIC_XED_IFORM_VPDPWSSD_YMMi32_MASKmskw_YMMi16_MEMu32_AVX512 = 6864
  fromEnum INTRINSIC_XED_IFORM_VPDPWSSD_YMMi32_MASKmskw_YMMi16_YMMu32_AVX512 = 6865
  fromEnum INTRINSIC_XED_IFORM_VPDPWSSD_YMMi32_YMMu32_MEMu32 = 6866
  fromEnum INTRINSIC_XED_IFORM_VPDPWSSD_YMMi32_YMMu32_YMMu32 = 6867
  fromEnum INTRINSIC_XED_IFORM_VPDPWSSD_ZMMi32_MASKmskw_ZMMi16_MEMu32_AVX512 = 6868
  fromEnum INTRINSIC_XED_IFORM_VPDPWSSD_ZMMi32_MASKmskw_ZMMi16_ZMMu32_AVX512 = 6869
  fromEnum INTRINSIC_XED_IFORM_VPDPWSSDS_XMMi32_MASKmskw_XMMi16_MEMu32_AVX512 = 6870
  fromEnum INTRINSIC_XED_IFORM_VPDPWSSDS_XMMi32_MASKmskw_XMMi16_XMMu32_AVX512 = 6871
  fromEnum INTRINSIC_XED_IFORM_VPDPWSSDS_XMMi32_XMMu32_MEMu32 = 6872
  fromEnum INTRINSIC_XED_IFORM_VPDPWSSDS_XMMi32_XMMu32_XMMu32 = 6873
  fromEnum INTRINSIC_XED_IFORM_VPDPWSSDS_YMMi32_MASKmskw_YMMi16_MEMu32_AVX512 = 6874
  fromEnum INTRINSIC_XED_IFORM_VPDPWSSDS_YMMi32_MASKmskw_YMMi16_YMMu32_AVX512 = 6875
  fromEnum INTRINSIC_XED_IFORM_VPDPWSSDS_YMMi32_YMMu32_MEMu32 = 6876
  fromEnum INTRINSIC_XED_IFORM_VPDPWSSDS_YMMi32_YMMu32_YMMu32 = 6877
  fromEnum INTRINSIC_XED_IFORM_VPDPWSSDS_ZMMi32_MASKmskw_ZMMi16_MEMu32_AVX512 = 6878
  fromEnum INTRINSIC_XED_IFORM_VPDPWSSDS_ZMMi32_MASKmskw_ZMMi16_ZMMu32_AVX512 = 6879
  fromEnum INTRINSIC_XED_IFORM_VPDPWSUD_XMMi32_XMM2i16_MEM2u16 = 6880
  fromEnum INTRINSIC_XED_IFORM_VPDPWSUD_XMMi32_XMM2i16_XMM2u16 = 6881
  fromEnum INTRINSIC_XED_IFORM_VPDPWSUD_YMMi32_YMM2i16_MEM2u16 = 6882
  fromEnum INTRINSIC_XED_IFORM_VPDPWSUD_YMMi32_YMM2i16_YMM2u16 = 6883
  fromEnum INTRINSIC_XED_IFORM_VPDPWSUDS_XMMi32_XMM2i16_MEM2u16 = 6884
  fromEnum INTRINSIC_XED_IFORM_VPDPWSUDS_XMMi32_XMM2i16_XMM2u16 = 6885
  fromEnum INTRINSIC_XED_IFORM_VPDPWSUDS_YMMi32_YMM2i16_MEM2u16 = 6886
  fromEnum INTRINSIC_XED_IFORM_VPDPWSUDS_YMMi32_YMM2i16_YMM2u16 = 6887
  fromEnum INTRINSIC_XED_IFORM_VPDPWUSD_XMMi32_XMM2u16_MEM2i16 = 6888
  fromEnum INTRINSIC_XED_IFORM_VPDPWUSD_XMMi32_XMM2u16_XMM2i16 = 6889
  fromEnum INTRINSIC_XED_IFORM_VPDPWUSD_YMMi32_YMM2u16_MEM2i16 = 6890
  fromEnum INTRINSIC_XED_IFORM_VPDPWUSD_YMMi32_YMM2u16_YMM2i16 = 6891
  fromEnum INTRINSIC_XED_IFORM_VPDPWUSDS_XMMi32_XMM2u16_MEM2i16 = 6892
  fromEnum INTRINSIC_XED_IFORM_VPDPWUSDS_XMMi32_XMM2u16_XMM2i16 = 6893
  fromEnum INTRINSIC_XED_IFORM_VPDPWUSDS_YMMi32_YMM2u16_MEM2i16 = 6894
  fromEnum INTRINSIC_XED_IFORM_VPDPWUSDS_YMMi32_YMM2u16_YMM2i16 = 6895
  fromEnum INTRINSIC_XED_IFORM_VPDPWUUD_XMMu32_XMM2u16_MEM2u16 = 6896
  fromEnum INTRINSIC_XED_IFORM_VPDPWUUD_XMMu32_XMM2u16_XMM2u16 = 6897
  fromEnum INTRINSIC_XED_IFORM_VPDPWUUD_YMMu32_YMM2u16_MEM2u16 = 6898
  fromEnum INTRINSIC_XED_IFORM_VPDPWUUD_YMMu32_YMM2u16_YMM2u16 = 6899
  fromEnum INTRINSIC_XED_IFORM_VPDPWUUDS_XMMu32_XMM2u16_MEM2u16 = 6900
  fromEnum INTRINSIC_XED_IFORM_VPDPWUUDS_XMMu32_XMM2u16_XMM2u16 = 6901
  fromEnum INTRINSIC_XED_IFORM_VPDPWUUDS_YMMu32_YMM2u16_MEM2u16 = 6902
  fromEnum INTRINSIC_XED_IFORM_VPDPWUUDS_YMMu32_YMM2u16_YMM2u16 = 6903
  fromEnum INTRINSIC_XED_IFORM_VPERM2F128_YMMqq_YMMqq_MEMqq_IMMb = 6904
  fromEnum INTRINSIC_XED_IFORM_VPERM2F128_YMMqq_YMMqq_YMMqq_IMMb = 6905
  fromEnum INTRINSIC_XED_IFORM_VPERM2I128_YMMqq_YMMqq_MEMqq_IMMb = 6906
  fromEnum INTRINSIC_XED_IFORM_VPERM2I128_YMMqq_YMMqq_YMMqq_IMMb = 6907
  fromEnum INTRINSIC_XED_IFORM_VPERMB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 = 6908
  fromEnum INTRINSIC_XED_IFORM_VPERMB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 = 6909
  fromEnum INTRINSIC_XED_IFORM_VPERMB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 = 6910
  fromEnum INTRINSIC_XED_IFORM_VPERMB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 = 6911
  fromEnum INTRINSIC_XED_IFORM_VPERMB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 = 6912
  fromEnum INTRINSIC_XED_IFORM_VPERMB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 = 6913
  fromEnum INTRINSIC_XED_IFORM_VPERMD_YMMqq_YMMqq_MEMqq = 6914
  fromEnum INTRINSIC_XED_IFORM_VPERMD_YMMqq_YMMqq_YMMqq = 6915
  fromEnum INTRINSIC_XED_IFORM_VPERMD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 = 6916
  fromEnum INTRINSIC_XED_IFORM_VPERMD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 = 6917
  fromEnum INTRINSIC_XED_IFORM_VPERMD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 = 6918
  fromEnum INTRINSIC_XED_IFORM_VPERMD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 = 6919
  fromEnum INTRINSIC_XED_IFORM_VPERMI2B_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 = 6920
  fromEnum INTRINSIC_XED_IFORM_VPERMI2B_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 = 6921
  fromEnum INTRINSIC_XED_IFORM_VPERMI2B_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 = 6922
  fromEnum INTRINSIC_XED_IFORM_VPERMI2B_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 = 6923
  fromEnum INTRINSIC_XED_IFORM_VPERMI2B_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 = 6924
  fromEnum INTRINSIC_XED_IFORM_VPERMI2B_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 = 6925
  fromEnum INTRINSIC_XED_IFORM_VPERMI2D_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 = 6926
  fromEnum INTRINSIC_XED_IFORM_VPERMI2D_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 = 6927
  fromEnum INTRINSIC_XED_IFORM_VPERMI2D_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 = 6928
  fromEnum INTRINSIC_XED_IFORM_VPERMI2D_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 = 6929
  fromEnum INTRINSIC_XED_IFORM_VPERMI2D_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 = 6930
  fromEnum INTRINSIC_XED_IFORM_VPERMI2D_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 = 6931
  fromEnum INTRINSIC_XED_IFORM_VPERMI2PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 6932
  fromEnum INTRINSIC_XED_IFORM_VPERMI2PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 6933
  fromEnum INTRINSIC_XED_IFORM_VPERMI2PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 = 6934
  fromEnum INTRINSIC_XED_IFORM_VPERMI2PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 = 6935
  fromEnum INTRINSIC_XED_IFORM_VPERMI2PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 = 6936
  fromEnum INTRINSIC_XED_IFORM_VPERMI2PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 = 6937
  fromEnum INTRINSIC_XED_IFORM_VPERMI2PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 6938
  fromEnum INTRINSIC_XED_IFORM_VPERMI2PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 6939
  fromEnum INTRINSIC_XED_IFORM_VPERMI2PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 = 6940
  fromEnum INTRINSIC_XED_IFORM_VPERMI2PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 = 6941
  fromEnum INTRINSIC_XED_IFORM_VPERMI2PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 = 6942
  fromEnum INTRINSIC_XED_IFORM_VPERMI2PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 = 6943
  fromEnum INTRINSIC_XED_IFORM_VPERMI2Q_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 = 6944
  fromEnum INTRINSIC_XED_IFORM_VPERMI2Q_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 = 6945
  fromEnum INTRINSIC_XED_IFORM_VPERMI2Q_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 = 6946
  fromEnum INTRINSIC_XED_IFORM_VPERMI2Q_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 = 6947
  fromEnum INTRINSIC_XED_IFORM_VPERMI2Q_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 = 6948
  fromEnum INTRINSIC_XED_IFORM_VPERMI2Q_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 = 6949
  fromEnum INTRINSIC_XED_IFORM_VPERMI2W_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 = 6950
  fromEnum INTRINSIC_XED_IFORM_VPERMI2W_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 = 6951
  fromEnum INTRINSIC_XED_IFORM_VPERMI2W_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 = 6952
  fromEnum INTRINSIC_XED_IFORM_VPERMI2W_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 = 6953
  fromEnum INTRINSIC_XED_IFORM_VPERMI2W_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 = 6954
  fromEnum INTRINSIC_XED_IFORM_VPERMI2W_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 = 6955
  fromEnum INTRINSIC_XED_IFORM_VPERMIL2PD_XMMdq_XMMdq_MEMdq_XMMdq_IMMb = 6956
  fromEnum INTRINSIC_XED_IFORM_VPERMIL2PD_XMMdq_XMMdq_XMMdq_MEMdq_IMMb = 6957
  fromEnum INTRINSIC_XED_IFORM_VPERMIL2PD_XMMdq_XMMdq_XMMdq_XMMdq_IMMb = 6958
  fromEnum INTRINSIC_XED_IFORM_VPERMIL2PD_YMMqq_YMMqq_MEMqq_YMMqq_IMMb = 6959
  fromEnum INTRINSIC_XED_IFORM_VPERMIL2PD_YMMqq_YMMqq_YMMqq_MEMqq_IMMb = 6960
  fromEnum INTRINSIC_XED_IFORM_VPERMIL2PD_YMMqq_YMMqq_YMMqq_YMMqq_IMMb = 6961
  fromEnum INTRINSIC_XED_IFORM_VPERMIL2PS_XMMdq_XMMdq_MEMdq_XMMdq_IMMb = 6962
  fromEnum INTRINSIC_XED_IFORM_VPERMIL2PS_XMMdq_XMMdq_XMMdq_MEMdq_IMMb = 6963
  fromEnum INTRINSIC_XED_IFORM_VPERMIL2PS_XMMdq_XMMdq_XMMdq_XMMdq_IMMb = 6964
  fromEnum INTRINSIC_XED_IFORM_VPERMIL2PS_YMMqq_YMMqq_MEMqq_YMMqq_IMMb = 6965
  fromEnum INTRINSIC_XED_IFORM_VPERMIL2PS_YMMqq_YMMqq_YMMqq_MEMqq_IMMb = 6966
  fromEnum INTRINSIC_XED_IFORM_VPERMIL2PS_YMMqq_YMMqq_YMMqq_YMMqq_IMMb = 6967
  fromEnum INTRINSIC_XED_IFORM_VPERMILPD_XMMdq_MEMdq_IMMb = 6968
  fromEnum INTRINSIC_XED_IFORM_VPERMILPD_XMMdq_XMMdq_IMMb = 6969
  fromEnum INTRINSIC_XED_IFORM_VPERMILPD_XMMdq_XMMdq_MEMdq = 6970
  fromEnum INTRINSIC_XED_IFORM_VPERMILPD_XMMdq_XMMdq_XMMdq = 6971
  fromEnum INTRINSIC_XED_IFORM_VPERMILPD_XMMf64_MASKmskw_MEMf64_IMM8_AVX512 = 6972
  fromEnum INTRINSIC_XED_IFORM_VPERMILPD_XMMf64_MASKmskw_XMMf64_IMM8_AVX512 = 6973
  fromEnum INTRINSIC_XED_IFORM_VPERMILPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 6974
  fromEnum INTRINSIC_XED_IFORM_VPERMILPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 6975
  fromEnum INTRINSIC_XED_IFORM_VPERMILPD_YMMf64_MASKmskw_MEMf64_IMM8_AVX512 = 6976
  fromEnum INTRINSIC_XED_IFORM_VPERMILPD_YMMf64_MASKmskw_YMMf64_IMM8_AVX512 = 6977
  fromEnum INTRINSIC_XED_IFORM_VPERMILPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 = 6978
  fromEnum INTRINSIC_XED_IFORM_VPERMILPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 = 6979
  fromEnum INTRINSIC_XED_IFORM_VPERMILPD_YMMqq_MEMqq_IMMb = 6980
  fromEnum INTRINSIC_XED_IFORM_VPERMILPD_YMMqq_YMMqq_IMMb = 6981
  fromEnum INTRINSIC_XED_IFORM_VPERMILPD_YMMqq_YMMqq_MEMqq = 6982
  fromEnum INTRINSIC_XED_IFORM_VPERMILPD_YMMqq_YMMqq_YMMqq = 6983
  fromEnum INTRINSIC_XED_IFORM_VPERMILPD_ZMMf64_MASKmskw_MEMf64_IMM8_AVX512 = 6984
  fromEnum INTRINSIC_XED_IFORM_VPERMILPD_ZMMf64_MASKmskw_ZMMf64_IMM8_AVX512 = 6985
  fromEnum INTRINSIC_XED_IFORM_VPERMILPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 = 6986
  fromEnum INTRINSIC_XED_IFORM_VPERMILPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 = 6987
  fromEnum INTRINSIC_XED_IFORM_VPERMILPS_XMMdq_MEMdq_IMMb = 6988
  fromEnum INTRINSIC_XED_IFORM_VPERMILPS_XMMdq_XMMdq_IMMb = 6989
  fromEnum INTRINSIC_XED_IFORM_VPERMILPS_XMMdq_XMMdq_MEMdq = 6990
  fromEnum INTRINSIC_XED_IFORM_VPERMILPS_XMMdq_XMMdq_XMMdq = 6991
  fromEnum INTRINSIC_XED_IFORM_VPERMILPS_XMMf32_MASKmskw_MEMf32_IMM8_AVX512 = 6992
  fromEnum INTRINSIC_XED_IFORM_VPERMILPS_XMMf32_MASKmskw_XMMf32_IMM8_AVX512 = 6993
  fromEnum INTRINSIC_XED_IFORM_VPERMILPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 6994
  fromEnum INTRINSIC_XED_IFORM_VPERMILPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 6995
  fromEnum INTRINSIC_XED_IFORM_VPERMILPS_YMMf32_MASKmskw_MEMf32_IMM8_AVX512 = 6996
  fromEnum INTRINSIC_XED_IFORM_VPERMILPS_YMMf32_MASKmskw_YMMf32_IMM8_AVX512 = 6997
  fromEnum INTRINSIC_XED_IFORM_VPERMILPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 = 6998
  fromEnum INTRINSIC_XED_IFORM_VPERMILPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 = 6999
  fromEnum INTRINSIC_XED_IFORM_VPERMILPS_YMMqq_MEMqq_IMMb = 7000
  fromEnum INTRINSIC_XED_IFORM_VPERMILPS_YMMqq_YMMqq_IMMb = 7001
  fromEnum INTRINSIC_XED_IFORM_VPERMILPS_YMMqq_YMMqq_MEMqq = 7002
  fromEnum INTRINSIC_XED_IFORM_VPERMILPS_YMMqq_YMMqq_YMMqq = 7003
  fromEnum INTRINSIC_XED_IFORM_VPERMILPS_ZMMf32_MASKmskw_MEMf32_IMM8_AVX512 = 7004
  fromEnum INTRINSIC_XED_IFORM_VPERMILPS_ZMMf32_MASKmskw_ZMMf32_IMM8_AVX512 = 7005
  fromEnum INTRINSIC_XED_IFORM_VPERMILPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 = 7006
  fromEnum INTRINSIC_XED_IFORM_VPERMILPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 = 7007
  fromEnum INTRINSIC_XED_IFORM_VPERMPD_YMMf64_MASKmskw_MEMf64_IMM8_AVX512 = 7008
  fromEnum INTRINSIC_XED_IFORM_VPERMPD_YMMf64_MASKmskw_YMMf64_IMM8_AVX512 = 7009
  fromEnum INTRINSIC_XED_IFORM_VPERMPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 = 7010
  fromEnum INTRINSIC_XED_IFORM_VPERMPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 = 7011
  fromEnum INTRINSIC_XED_IFORM_VPERMPD_YMMqq_MEMqq_IMMb = 7012
  fromEnum INTRINSIC_XED_IFORM_VPERMPD_YMMqq_YMMqq_IMMb = 7013
  fromEnum INTRINSIC_XED_IFORM_VPERMPD_ZMMf64_MASKmskw_MEMf64_IMM8_AVX512 = 7014
  fromEnum INTRINSIC_XED_IFORM_VPERMPD_ZMMf64_MASKmskw_ZMMf64_IMM8_AVX512 = 7015
  fromEnum INTRINSIC_XED_IFORM_VPERMPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 = 7016
  fromEnum INTRINSIC_XED_IFORM_VPERMPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 = 7017
  fromEnum INTRINSIC_XED_IFORM_VPERMPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 = 7018
  fromEnum INTRINSIC_XED_IFORM_VPERMPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 = 7019
  fromEnum INTRINSIC_XED_IFORM_VPERMPS_YMMqq_YMMqq_MEMqq = 7020
  fromEnum INTRINSIC_XED_IFORM_VPERMPS_YMMqq_YMMqq_YMMqq = 7021
  fromEnum INTRINSIC_XED_IFORM_VPERMPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 = 7022
  fromEnum INTRINSIC_XED_IFORM_VPERMPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 = 7023
  fromEnum INTRINSIC_XED_IFORM_VPERMQ_YMMqq_MEMqq_IMMb = 7024
  fromEnum INTRINSIC_XED_IFORM_VPERMQ_YMMqq_YMMqq_IMMb = 7025
  fromEnum INTRINSIC_XED_IFORM_VPERMQ_YMMu64_MASKmskw_MEMu64_IMM8_AVX512 = 7026
  fromEnum INTRINSIC_XED_IFORM_VPERMQ_YMMu64_MASKmskw_YMMu64_IMM8_AVX512 = 7027
  fromEnum INTRINSIC_XED_IFORM_VPERMQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 = 7028
  fromEnum INTRINSIC_XED_IFORM_VPERMQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 = 7029
  fromEnum INTRINSIC_XED_IFORM_VPERMQ_ZMMu64_MASKmskw_MEMu64_IMM8_AVX512 = 7030
  fromEnum INTRINSIC_XED_IFORM_VPERMQ_ZMMu64_MASKmskw_ZMMu64_IMM8_AVX512 = 7031
  fromEnum INTRINSIC_XED_IFORM_VPERMQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 = 7032
  fromEnum INTRINSIC_XED_IFORM_VPERMQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 = 7033
  fromEnum INTRINSIC_XED_IFORM_VPERMT2B_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 = 7034
  fromEnum INTRINSIC_XED_IFORM_VPERMT2B_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 = 7035
  fromEnum INTRINSIC_XED_IFORM_VPERMT2B_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 = 7036
  fromEnum INTRINSIC_XED_IFORM_VPERMT2B_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 = 7037
  fromEnum INTRINSIC_XED_IFORM_VPERMT2B_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 = 7038
  fromEnum INTRINSIC_XED_IFORM_VPERMT2B_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 = 7039
  fromEnum INTRINSIC_XED_IFORM_VPERMT2D_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 = 7040
  fromEnum INTRINSIC_XED_IFORM_VPERMT2D_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 = 7041
  fromEnum INTRINSIC_XED_IFORM_VPERMT2D_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 = 7042
  fromEnum INTRINSIC_XED_IFORM_VPERMT2D_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 = 7043
  fromEnum INTRINSIC_XED_IFORM_VPERMT2D_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 = 7044
  fromEnum INTRINSIC_XED_IFORM_VPERMT2D_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 = 7045
  fromEnum INTRINSIC_XED_IFORM_VPERMT2PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 7046
  fromEnum INTRINSIC_XED_IFORM_VPERMT2PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 7047
  fromEnum INTRINSIC_XED_IFORM_VPERMT2PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 = 7048
  fromEnum INTRINSIC_XED_IFORM_VPERMT2PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 = 7049
  fromEnum INTRINSIC_XED_IFORM_VPERMT2PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 = 7050
  fromEnum INTRINSIC_XED_IFORM_VPERMT2PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 = 7051
  fromEnum INTRINSIC_XED_IFORM_VPERMT2PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 7052
  fromEnum INTRINSIC_XED_IFORM_VPERMT2PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 7053
  fromEnum INTRINSIC_XED_IFORM_VPERMT2PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 = 7054
  fromEnum INTRINSIC_XED_IFORM_VPERMT2PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 = 7055
  fromEnum INTRINSIC_XED_IFORM_VPERMT2PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 = 7056
  fromEnum INTRINSIC_XED_IFORM_VPERMT2PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 = 7057
  fromEnum INTRINSIC_XED_IFORM_VPERMT2Q_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 = 7058
  fromEnum INTRINSIC_XED_IFORM_VPERMT2Q_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 = 7059
  fromEnum INTRINSIC_XED_IFORM_VPERMT2Q_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 = 7060
  fromEnum INTRINSIC_XED_IFORM_VPERMT2Q_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 = 7061
  fromEnum INTRINSIC_XED_IFORM_VPERMT2Q_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 = 7062
  fromEnum INTRINSIC_XED_IFORM_VPERMT2Q_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 = 7063
  fromEnum INTRINSIC_XED_IFORM_VPERMT2W_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 = 7064
  fromEnum INTRINSIC_XED_IFORM_VPERMT2W_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 = 7065
  fromEnum INTRINSIC_XED_IFORM_VPERMT2W_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 = 7066
  fromEnum INTRINSIC_XED_IFORM_VPERMT2W_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 = 7067
  fromEnum INTRINSIC_XED_IFORM_VPERMT2W_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 = 7068
  fromEnum INTRINSIC_XED_IFORM_VPERMT2W_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 = 7069
  fromEnum INTRINSIC_XED_IFORM_VPERMW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 = 7070
  fromEnum INTRINSIC_XED_IFORM_VPERMW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 = 7071
  fromEnum INTRINSIC_XED_IFORM_VPERMW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 = 7072
  fromEnum INTRINSIC_XED_IFORM_VPERMW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 = 7073
  fromEnum INTRINSIC_XED_IFORM_VPERMW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 = 7074
  fromEnum INTRINSIC_XED_IFORM_VPERMW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 = 7075
  fromEnum INTRINSIC_XED_IFORM_VPEXPANDB_XMMu8_MASKmskw_MEMu8_AVX512 = 7076
  fromEnum INTRINSIC_XED_IFORM_VPEXPANDB_XMMu8_MASKmskw_XMMu8_AVX512 = 7077
  fromEnum INTRINSIC_XED_IFORM_VPEXPANDB_YMMu8_MASKmskw_MEMu8_AVX512 = 7078
  fromEnum INTRINSIC_XED_IFORM_VPEXPANDB_YMMu8_MASKmskw_YMMu8_AVX512 = 7079
  fromEnum INTRINSIC_XED_IFORM_VPEXPANDB_ZMMu8_MASKmskw_MEMu8_AVX512 = 7080
  fromEnum INTRINSIC_XED_IFORM_VPEXPANDB_ZMMu8_MASKmskw_ZMMu8_AVX512 = 7081
  fromEnum INTRINSIC_XED_IFORM_VPEXPANDD_XMMu32_MASKmskw_MEMu32_AVX512 = 7082
  fromEnum INTRINSIC_XED_IFORM_VPEXPANDD_XMMu32_MASKmskw_XMMu32_AVX512 = 7083
  fromEnum INTRINSIC_XED_IFORM_VPEXPANDD_YMMu32_MASKmskw_MEMu32_AVX512 = 7084
  fromEnum INTRINSIC_XED_IFORM_VPEXPANDD_YMMu32_MASKmskw_YMMu32_AVX512 = 7085
  fromEnum INTRINSIC_XED_IFORM_VPEXPANDD_ZMMu32_MASKmskw_MEMu32_AVX512 = 7086
  fromEnum INTRINSIC_XED_IFORM_VPEXPANDD_ZMMu32_MASKmskw_ZMMu32_AVX512 = 7087
  fromEnum INTRINSIC_XED_IFORM_VPEXPANDQ_XMMu64_MASKmskw_MEMu64_AVX512 = 7088
  fromEnum INTRINSIC_XED_IFORM_VPEXPANDQ_XMMu64_MASKmskw_XMMu64_AVX512 = 7089
  fromEnum INTRINSIC_XED_IFORM_VPEXPANDQ_YMMu64_MASKmskw_MEMu64_AVX512 = 7090
  fromEnum INTRINSIC_XED_IFORM_VPEXPANDQ_YMMu64_MASKmskw_YMMu64_AVX512 = 7091
  fromEnum INTRINSIC_XED_IFORM_VPEXPANDQ_ZMMu64_MASKmskw_MEMu64_AVX512 = 7092
  fromEnum INTRINSIC_XED_IFORM_VPEXPANDQ_ZMMu64_MASKmskw_ZMMu64_AVX512 = 7093
  fromEnum INTRINSIC_XED_IFORM_VPEXPANDW_XMMu16_MASKmskw_MEMu16_AVX512 = 7094
  fromEnum INTRINSIC_XED_IFORM_VPEXPANDW_XMMu16_MASKmskw_XMMu16_AVX512 = 7095
  fromEnum INTRINSIC_XED_IFORM_VPEXPANDW_YMMu16_MASKmskw_MEMu16_AVX512 = 7096
  fromEnum INTRINSIC_XED_IFORM_VPEXPANDW_YMMu16_MASKmskw_YMMu16_AVX512 = 7097
  fromEnum INTRINSIC_XED_IFORM_VPEXPANDW_ZMMu16_MASKmskw_MEMu16_AVX512 = 7098
  fromEnum INTRINSIC_XED_IFORM_VPEXPANDW_ZMMu16_MASKmskw_ZMMu16_AVX512 = 7099
  fromEnum INTRINSIC_XED_IFORM_VPEXTRB_GPR32d_XMMdq_IMMb = 7100
  fromEnum INTRINSIC_XED_IFORM_VPEXTRB_GPR32u8_XMMu8_IMM8_AVX512 = 7101
  fromEnum INTRINSIC_XED_IFORM_VPEXTRB_MEMb_XMMdq_IMMb = 7102
  fromEnum INTRINSIC_XED_IFORM_VPEXTRB_MEMu8_XMMu8_IMM8_AVX512 = 7103
  fromEnum INTRINSIC_XED_IFORM_VPEXTRD_GPR32d_XMMdq_IMMb = 7104
  fromEnum INTRINSIC_XED_IFORM_VPEXTRD_GPR32u32_XMMu32_IMM8_AVX512 = 7105
  fromEnum INTRINSIC_XED_IFORM_VPEXTRD_MEMd_XMMdq_IMMb = 7106
  fromEnum INTRINSIC_XED_IFORM_VPEXTRD_MEMu32_XMMu32_IMM8_AVX512 = 7107
  fromEnum INTRINSIC_XED_IFORM_VPEXTRQ_GPR64q_XMMdq_IMMb = 7108
  fromEnum INTRINSIC_XED_IFORM_VPEXTRQ_GPR64u64_XMMu64_IMM8_AVX512 = 7109
  fromEnum INTRINSIC_XED_IFORM_VPEXTRQ_MEMq_XMMdq_IMMb = 7110
  fromEnum INTRINSIC_XED_IFORM_VPEXTRQ_MEMu64_XMMu64_IMM8_AVX512 = 7111
  fromEnum INTRINSIC_XED_IFORM_VPEXTRW_GPR32d_XMMdq_IMMb_15 = 7112
  fromEnum INTRINSIC_XED_IFORM_VPEXTRW_GPR32d_XMMdq_IMMb_C5 = 7113
  fromEnum INTRINSIC_XED_IFORM_VPEXTRW_GPR32u16_XMMu16_IMM8_AVX512 = 7114
  fromEnum INTRINSIC_XED_IFORM_VPEXTRW_MEMu16_XMMu16_IMM8_AVX512 = 7115
  fromEnum INTRINSIC_XED_IFORM_VPEXTRW_MEMw_XMMdq_IMMb = 7116
  fromEnum INTRINSIC_XED_IFORM_VPEXTRW_GPR32u16_XMMu16_IMM8_AVX512_C5 = 7117
  fromEnum INTRINSIC_XED_IFORM_VPGATHERDD_XMMu32_MASKmskw_MEMu32_AVX512_VL128 = 7118
  fromEnum INTRINSIC_XED_IFORM_VPGATHERDD_XMMu32_MEMd_XMMi32_VL128 = 7119
  fromEnum INTRINSIC_XED_IFORM_VPGATHERDD_YMMu32_MASKmskw_MEMu32_AVX512_VL256 = 7120
  fromEnum INTRINSIC_XED_IFORM_VPGATHERDD_YMMu32_MEMd_YMMi32_VL256 = 7121
  fromEnum INTRINSIC_XED_IFORM_VPGATHERDD_ZMMu32_MASKmskw_MEMu32_AVX512_VL512 = 7122
  fromEnum INTRINSIC_XED_IFORM_VPGATHERDQ_XMMu64_MASKmskw_MEMu64_AVX512_VL128 = 7123
  fromEnum INTRINSIC_XED_IFORM_VPGATHERDQ_XMMu64_MEMq_XMMi64_VL128 = 7124
  fromEnum INTRINSIC_XED_IFORM_VPGATHERDQ_YMMu64_MASKmskw_MEMu64_AVX512_VL256 = 7125
  fromEnum INTRINSIC_XED_IFORM_VPGATHERDQ_YMMu64_MEMq_YMMi64_VL256 = 7126
  fromEnum INTRINSIC_XED_IFORM_VPGATHERDQ_ZMMu64_MASKmskw_MEMu64_AVX512_VL512 = 7127
  fromEnum INTRINSIC_XED_IFORM_VPGATHERQD_XMMu32_MASKmskw_MEMu32_AVX512_VL128 = 7128
  fromEnum INTRINSIC_XED_IFORM_VPGATHERQD_XMMu32_MASKmskw_MEMu32_AVX512_VL256 = 7129
  fromEnum INTRINSIC_XED_IFORM_VPGATHERQD_XMMu32_MEMd_XMMi32_VL128 = 7130
  fromEnum INTRINSIC_XED_IFORM_VPGATHERQD_XMMu32_MEMd_XMMi32_VL256 = 7131
  fromEnum INTRINSIC_XED_IFORM_VPGATHERQD_YMMu32_MASKmskw_MEMu32_AVX512_VL512 = 7132
  fromEnum INTRINSIC_XED_IFORM_VPGATHERQQ_XMMu64_MASKmskw_MEMu64_AVX512_VL128 = 7133
  fromEnum INTRINSIC_XED_IFORM_VPGATHERQQ_XMMu64_MEMq_XMMi64_VL128 = 7134
  fromEnum INTRINSIC_XED_IFORM_VPGATHERQQ_YMMu64_MASKmskw_MEMu64_AVX512_VL256 = 7135
  fromEnum INTRINSIC_XED_IFORM_VPGATHERQQ_YMMu64_MEMq_YMMi64_VL256 = 7136
  fromEnum INTRINSIC_XED_IFORM_VPGATHERQQ_ZMMu64_MASKmskw_MEMu64_AVX512_VL512 = 7137
  fromEnum INTRINSIC_XED_IFORM_VPHADDBD_XMMdq_MEMdq = 7138
  fromEnum INTRINSIC_XED_IFORM_VPHADDBD_XMMdq_XMMdq = 7139
  fromEnum INTRINSIC_XED_IFORM_VPHADDBQ_XMMdq_MEMdq = 7140
  fromEnum INTRINSIC_XED_IFORM_VPHADDBQ_XMMdq_XMMdq = 7141
  fromEnum INTRINSIC_XED_IFORM_VPHADDBW_XMMdq_MEMdq = 7142
  fromEnum INTRINSIC_XED_IFORM_VPHADDBW_XMMdq_XMMdq = 7143
  fromEnum INTRINSIC_XED_IFORM_VPHADDD_XMMdq_XMMdq_MEMdq = 7144
  fromEnum INTRINSIC_XED_IFORM_VPHADDD_XMMdq_XMMdq_XMMdq = 7145
  fromEnum INTRINSIC_XED_IFORM_VPHADDD_YMMqq_YMMqq_MEMqq = 7146
  fromEnum INTRINSIC_XED_IFORM_VPHADDD_YMMqq_YMMqq_YMMqq = 7147
  fromEnum INTRINSIC_XED_IFORM_VPHADDDQ_XMMdq_MEMdq = 7148
  fromEnum INTRINSIC_XED_IFORM_VPHADDDQ_XMMdq_XMMdq = 7149
  fromEnum INTRINSIC_XED_IFORM_VPHADDSW_XMMdq_XMMdq_MEMdq = 7150
  fromEnum INTRINSIC_XED_IFORM_VPHADDSW_XMMdq_XMMdq_XMMdq = 7151
  fromEnum INTRINSIC_XED_IFORM_VPHADDSW_YMMqq_YMMqq_MEMqq = 7152
  fromEnum INTRINSIC_XED_IFORM_VPHADDSW_YMMqq_YMMqq_YMMqq = 7153
  fromEnum INTRINSIC_XED_IFORM_VPHADDUBD_XMMdq_MEMdq = 7154
  fromEnum INTRINSIC_XED_IFORM_VPHADDUBD_XMMdq_XMMdq = 7155
  fromEnum INTRINSIC_XED_IFORM_VPHADDUBQ_XMMdq_MEMdq = 7156
  fromEnum INTRINSIC_XED_IFORM_VPHADDUBQ_XMMdq_XMMdq = 7157
  fromEnum INTRINSIC_XED_IFORM_VPHADDUBW_XMMdq_MEMdq = 7158
  fromEnum INTRINSIC_XED_IFORM_VPHADDUBW_XMMdq_XMMdq = 7159
  fromEnum INTRINSIC_XED_IFORM_VPHADDUDQ_XMMdq_MEMdq = 7160
  fromEnum INTRINSIC_XED_IFORM_VPHADDUDQ_XMMdq_XMMdq = 7161
  fromEnum INTRINSIC_XED_IFORM_VPHADDUWD_XMMdq_MEMdq = 7162
  fromEnum INTRINSIC_XED_IFORM_VPHADDUWD_XMMdq_XMMdq = 7163
  fromEnum INTRINSIC_XED_IFORM_VPHADDUWQ_XMMdq_MEMdq = 7164
  fromEnum INTRINSIC_XED_IFORM_VPHADDUWQ_XMMdq_XMMdq = 7165
  fromEnum INTRINSIC_XED_IFORM_VPHADDW_XMMdq_XMMdq_MEMdq = 7166
  fromEnum INTRINSIC_XED_IFORM_VPHADDW_XMMdq_XMMdq_XMMdq = 7167
  fromEnum INTRINSIC_XED_IFORM_VPHADDW_YMMqq_YMMqq_MEMqq = 7168
  fromEnum INTRINSIC_XED_IFORM_VPHADDW_YMMqq_YMMqq_YMMqq = 7169
  fromEnum INTRINSIC_XED_IFORM_VPHADDWD_XMMdq_MEMdq = 7170
  fromEnum INTRINSIC_XED_IFORM_VPHADDWD_XMMdq_XMMdq = 7171
  fromEnum INTRINSIC_XED_IFORM_VPHADDWQ_XMMdq_MEMdq = 7172
  fromEnum INTRINSIC_XED_IFORM_VPHADDWQ_XMMdq_XMMdq = 7173
  fromEnum INTRINSIC_XED_IFORM_VPHMINPOSUW_XMMdq_MEMdq = 7174
  fromEnum INTRINSIC_XED_IFORM_VPHMINPOSUW_XMMdq_XMMdq = 7175
  fromEnum INTRINSIC_XED_IFORM_VPHSUBBW_XMMdq_MEMdq = 7176
  fromEnum INTRINSIC_XED_IFORM_VPHSUBBW_XMMdq_XMMdq = 7177
  fromEnum INTRINSIC_XED_IFORM_VPHSUBD_XMMdq_XMMdq_MEMdq = 7178
  fromEnum INTRINSIC_XED_IFORM_VPHSUBD_XMMdq_XMMdq_XMMdq = 7179
  fromEnum INTRINSIC_XED_IFORM_VPHSUBD_YMMqq_YMMqq_MEMqq = 7180
  fromEnum INTRINSIC_XED_IFORM_VPHSUBD_YMMqq_YMMqq_YMMqq = 7181
  fromEnum INTRINSIC_XED_IFORM_VPHSUBDQ_XMMdq_MEMdq = 7182
  fromEnum INTRINSIC_XED_IFORM_VPHSUBDQ_XMMdq_XMMdq = 7183
  fromEnum INTRINSIC_XED_IFORM_VPHSUBSW_XMMdq_XMMdq_MEMdq = 7184
  fromEnum INTRINSIC_XED_IFORM_VPHSUBSW_XMMdq_XMMdq_XMMdq = 7185
  fromEnum INTRINSIC_XED_IFORM_VPHSUBSW_YMMqq_YMMqq_MEMqq = 7186
  fromEnum INTRINSIC_XED_IFORM_VPHSUBSW_YMMqq_YMMqq_YMMqq = 7187
  fromEnum INTRINSIC_XED_IFORM_VPHSUBW_XMMdq_XMMdq_MEMdq = 7188
  fromEnum INTRINSIC_XED_IFORM_VPHSUBW_XMMdq_XMMdq_XMMdq = 7189
  fromEnum INTRINSIC_XED_IFORM_VPHSUBW_YMMqq_YMMqq_MEMqq = 7190
  fromEnum INTRINSIC_XED_IFORM_VPHSUBW_YMMqq_YMMqq_YMMqq = 7191
  fromEnum INTRINSIC_XED_IFORM_VPHSUBWD_XMMdq_MEMdq = 7192
  fromEnum INTRINSIC_XED_IFORM_VPHSUBWD_XMMdq_XMMdq = 7193
  fromEnum INTRINSIC_XED_IFORM_VPINSRB_XMMdq_XMMdq_GPR32d_IMMb = 7194
  fromEnum INTRINSIC_XED_IFORM_VPINSRB_XMMdq_XMMdq_MEMb_IMMb = 7195
  fromEnum INTRINSIC_XED_IFORM_VPINSRB_XMMu8_XMMu8_GPR32u8_IMM8_AVX512 = 7196
  fromEnum INTRINSIC_XED_IFORM_VPINSRB_XMMu8_XMMu8_MEMu8_IMM8_AVX512 = 7197
  fromEnum INTRINSIC_XED_IFORM_VPINSRD_XMMdq_XMMdq_GPR32d_IMMb = 7198
  fromEnum INTRINSIC_XED_IFORM_VPINSRD_XMMdq_XMMdq_MEMd_IMMb = 7199
  fromEnum INTRINSIC_XED_IFORM_VPINSRD_XMMu32_XMMu32_GPR32u32_IMM8_AVX512 = 7200
  fromEnum INTRINSIC_XED_IFORM_VPINSRD_XMMu32_XMMu32_MEMu32_IMM8_AVX512 = 7201
  fromEnum INTRINSIC_XED_IFORM_VPINSRQ_XMMdq_XMMdq_GPR64q_IMMb = 7202
  fromEnum INTRINSIC_XED_IFORM_VPINSRQ_XMMdq_XMMdq_MEMq_IMMb = 7203
  fromEnum INTRINSIC_XED_IFORM_VPINSRQ_XMMu64_XMMu64_GPR64u64_IMM8_AVX512 = 7204
  fromEnum INTRINSIC_XED_IFORM_VPINSRQ_XMMu64_XMMu64_MEMu64_IMM8_AVX512 = 7205
  fromEnum INTRINSIC_XED_IFORM_VPINSRW_XMMdq_XMMdq_GPR32d_IMMb = 7206
  fromEnum INTRINSIC_XED_IFORM_VPINSRW_XMMdq_XMMdq_MEMw_IMMb = 7207
  fromEnum INTRINSIC_XED_IFORM_VPINSRW_XMMu16_XMMu16_GPR32u16_IMM8_AVX512 = 7208
  fromEnum INTRINSIC_XED_IFORM_VPINSRW_XMMu16_XMMu16_MEMu16_IMM8_AVX512 = 7209
  fromEnum INTRINSIC_XED_IFORM_VPLZCNTD_XMMu32_MASKmskw_MEMu32_AVX512 = 7210
  fromEnum INTRINSIC_XED_IFORM_VPLZCNTD_XMMu32_MASKmskw_XMMu32_AVX512 = 7211
  fromEnum INTRINSIC_XED_IFORM_VPLZCNTD_YMMu32_MASKmskw_MEMu32_AVX512 = 7212
  fromEnum INTRINSIC_XED_IFORM_VPLZCNTD_YMMu32_MASKmskw_YMMu32_AVX512 = 7213
  fromEnum INTRINSIC_XED_IFORM_VPLZCNTD_ZMMu32_MASKmskw_MEMu32_AVX512CD = 7214
  fromEnum INTRINSIC_XED_IFORM_VPLZCNTD_ZMMu32_MASKmskw_ZMMu32_AVX512CD = 7215
  fromEnum INTRINSIC_XED_IFORM_VPLZCNTQ_XMMu64_MASKmskw_MEMu64_AVX512 = 7216
  fromEnum INTRINSIC_XED_IFORM_VPLZCNTQ_XMMu64_MASKmskw_XMMu64_AVX512 = 7217
  fromEnum INTRINSIC_XED_IFORM_VPLZCNTQ_YMMu64_MASKmskw_MEMu64_AVX512 = 7218
  fromEnum INTRINSIC_XED_IFORM_VPLZCNTQ_YMMu64_MASKmskw_YMMu64_AVX512 = 7219
  fromEnum INTRINSIC_XED_IFORM_VPLZCNTQ_ZMMu64_MASKmskw_MEMu64_AVX512CD = 7220
  fromEnum INTRINSIC_XED_IFORM_VPLZCNTQ_ZMMu64_MASKmskw_ZMMu64_AVX512CD = 7221
  fromEnum INTRINSIC_XED_IFORM_VPMACSDD_XMMdq_XMMdq_MEMdq_XMMdq = 7222
  fromEnum INTRINSIC_XED_IFORM_VPMACSDD_XMMdq_XMMdq_XMMdq_XMMdq = 7223
  fromEnum INTRINSIC_XED_IFORM_VPMACSDQH_XMMdq_XMMdq_MEMdq_XMMdq = 7224
  fromEnum INTRINSIC_XED_IFORM_VPMACSDQH_XMMdq_XMMdq_XMMdq_XMMdq = 7225
  fromEnum INTRINSIC_XED_IFORM_VPMACSDQL_XMMdq_XMMdq_MEMdq_XMMdq = 7226
  fromEnum INTRINSIC_XED_IFORM_VPMACSDQL_XMMdq_XMMdq_XMMdq_XMMdq = 7227
  fromEnum INTRINSIC_XED_IFORM_VPMACSSDD_XMMdq_XMMdq_MEMdq_XMMdq = 7228
  fromEnum INTRINSIC_XED_IFORM_VPMACSSDD_XMMdq_XMMdq_XMMdq_XMMdq = 7229
  fromEnum INTRINSIC_XED_IFORM_VPMACSSDQH_XMMdq_XMMdq_MEMdq_XMMdq = 7230
  fromEnum INTRINSIC_XED_IFORM_VPMACSSDQH_XMMdq_XMMdq_XMMdq_XMMdq = 7231
  fromEnum INTRINSIC_XED_IFORM_VPMACSSDQL_XMMdq_XMMdq_MEMdq_XMMdq = 7232
  fromEnum INTRINSIC_XED_IFORM_VPMACSSDQL_XMMdq_XMMdq_XMMdq_XMMdq = 7233
  fromEnum INTRINSIC_XED_IFORM_VPMACSSWD_XMMdq_XMMdq_MEMdq_XMMdq = 7234
  fromEnum INTRINSIC_XED_IFORM_VPMACSSWD_XMMdq_XMMdq_XMMdq_XMMdq = 7235
  fromEnum INTRINSIC_XED_IFORM_VPMACSSWW_XMMdq_XMMdq_MEMdq_XMMdq = 7236
  fromEnum INTRINSIC_XED_IFORM_VPMACSSWW_XMMdq_XMMdq_XMMdq_XMMdq = 7237
  fromEnum INTRINSIC_XED_IFORM_VPMACSWD_XMMdq_XMMdq_MEMdq_XMMdq = 7238
  fromEnum INTRINSIC_XED_IFORM_VPMACSWD_XMMdq_XMMdq_XMMdq_XMMdq = 7239
  fromEnum INTRINSIC_XED_IFORM_VPMACSWW_XMMdq_XMMdq_MEMdq_XMMdq = 7240
  fromEnum INTRINSIC_XED_IFORM_VPMACSWW_XMMdq_XMMdq_XMMdq_XMMdq = 7241
  fromEnum INTRINSIC_XED_IFORM_VPMADCSSWD_XMMdq_XMMdq_MEMdq_XMMdq = 7242
  fromEnum INTRINSIC_XED_IFORM_VPMADCSSWD_XMMdq_XMMdq_XMMdq_XMMdq = 7243
  fromEnum INTRINSIC_XED_IFORM_VPMADCSWD_XMMdq_XMMdq_MEMdq_XMMdq = 7244
  fromEnum INTRINSIC_XED_IFORM_VPMADCSWD_XMMdq_XMMdq_XMMdq_XMMdq = 7245
  fromEnum INTRINSIC_XED_IFORM_VPMADD52HUQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 = 7246
  fromEnum INTRINSIC_XED_IFORM_VPMADD52HUQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 = 7247
  fromEnum INTRINSIC_XED_IFORM_VPMADD52HUQ_XMMu64_XMMu64_MEMu64 = 7248
  fromEnum INTRINSIC_XED_IFORM_VPMADD52HUQ_XMMu64_XMMu64_XMMu64 = 7249
  fromEnum INTRINSIC_XED_IFORM_VPMADD52HUQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 = 7250
  fromEnum INTRINSIC_XED_IFORM_VPMADD52HUQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 = 7251
  fromEnum INTRINSIC_XED_IFORM_VPMADD52HUQ_YMMu64_YMMu64_MEMu64 = 7252
  fromEnum INTRINSIC_XED_IFORM_VPMADD52HUQ_YMMu64_YMMu64_YMMu64 = 7253
  fromEnum INTRINSIC_XED_IFORM_VPMADD52HUQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 = 7254
  fromEnum INTRINSIC_XED_IFORM_VPMADD52HUQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 = 7255
  fromEnum INTRINSIC_XED_IFORM_VPMADD52LUQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 = 7256
  fromEnum INTRINSIC_XED_IFORM_VPMADD52LUQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 = 7257
  fromEnum INTRINSIC_XED_IFORM_VPMADD52LUQ_XMMu64_XMMu64_MEMu64 = 7258
  fromEnum INTRINSIC_XED_IFORM_VPMADD52LUQ_XMMu64_XMMu64_XMMu64 = 7259
  fromEnum INTRINSIC_XED_IFORM_VPMADD52LUQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 = 7260
  fromEnum INTRINSIC_XED_IFORM_VPMADD52LUQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 = 7261
  fromEnum INTRINSIC_XED_IFORM_VPMADD52LUQ_YMMu64_YMMu64_MEMu64 = 7262
  fromEnum INTRINSIC_XED_IFORM_VPMADD52LUQ_YMMu64_YMMu64_YMMu64 = 7263
  fromEnum INTRINSIC_XED_IFORM_VPMADD52LUQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 = 7264
  fromEnum INTRINSIC_XED_IFORM_VPMADD52LUQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 = 7265
  fromEnum INTRINSIC_XED_IFORM_VPMADDUBSW_XMMdq_XMMdq_MEMdq = 7266
  fromEnum INTRINSIC_XED_IFORM_VPMADDUBSW_XMMdq_XMMdq_XMMdq = 7267
  fromEnum INTRINSIC_XED_IFORM_VPMADDUBSW_XMMi16_MASKmskw_XMMi16_MEMi16_AVX512 = 7268
  fromEnum INTRINSIC_XED_IFORM_VPMADDUBSW_XMMi16_MASKmskw_XMMi16_XMMi16_AVX512 = 7269
  fromEnum INTRINSIC_XED_IFORM_VPMADDUBSW_YMMi16_MASKmskw_YMMi16_MEMi16_AVX512 = 7270
  fromEnum INTRINSIC_XED_IFORM_VPMADDUBSW_YMMi16_MASKmskw_YMMi16_YMMi16_AVX512 = 7271
  fromEnum INTRINSIC_XED_IFORM_VPMADDUBSW_YMMqq_YMMqq_MEMqq = 7272
  fromEnum INTRINSIC_XED_IFORM_VPMADDUBSW_YMMqq_YMMqq_YMMqq = 7273
  fromEnum INTRINSIC_XED_IFORM_VPMADDUBSW_ZMMi16_MASKmskw_ZMMi16_MEMi16_AVX512 = 7274
  fromEnum INTRINSIC_XED_IFORM_VPMADDUBSW_ZMMi16_MASKmskw_ZMMi16_ZMMi16_AVX512 = 7275
  fromEnum INTRINSIC_XED_IFORM_VPMADDWD_XMMdq_XMMdq_MEMdq = 7276
  fromEnum INTRINSIC_XED_IFORM_VPMADDWD_XMMdq_XMMdq_XMMdq = 7277
  fromEnum INTRINSIC_XED_IFORM_VPMADDWD_XMMi32_MASKmskw_XMMi16_MEMi16_AVX512 = 7278
  fromEnum INTRINSIC_XED_IFORM_VPMADDWD_XMMi32_MASKmskw_XMMi16_XMMi16_AVX512 = 7279
  fromEnum INTRINSIC_XED_IFORM_VPMADDWD_YMMi32_MASKmskw_YMMi16_MEMi16_AVX512 = 7280
  fromEnum INTRINSIC_XED_IFORM_VPMADDWD_YMMi32_MASKmskw_YMMi16_YMMi16_AVX512 = 7281
  fromEnum INTRINSIC_XED_IFORM_VPMADDWD_YMMqq_YMMqq_MEMqq = 7282
  fromEnum INTRINSIC_XED_IFORM_VPMADDWD_YMMqq_YMMqq_YMMqq = 7283
  fromEnum INTRINSIC_XED_IFORM_VPMADDWD_ZMMi32_MASKmskw_ZMMi16_MEMi16_AVX512 = 7284
  fromEnum INTRINSIC_XED_IFORM_VPMADDWD_ZMMi32_MASKmskw_ZMMi16_ZMMi16_AVX512 = 7285
  fromEnum INTRINSIC_XED_IFORM_VPMASKMOVD_MEMdq_XMMdq_XMMdq = 7286
  fromEnum INTRINSIC_XED_IFORM_VPMASKMOVD_MEMqq_YMMqq_YMMqq = 7287
  fromEnum INTRINSIC_XED_IFORM_VPMASKMOVD_XMMdq_XMMdq_MEMdq = 7288
  fromEnum INTRINSIC_XED_IFORM_VPMASKMOVD_YMMqq_YMMqq_MEMqq = 7289
  fromEnum INTRINSIC_XED_IFORM_VPMASKMOVQ_MEMdq_XMMdq_XMMdq = 7290
  fromEnum INTRINSIC_XED_IFORM_VPMASKMOVQ_MEMqq_YMMqq_YMMqq = 7291
  fromEnum INTRINSIC_XED_IFORM_VPMASKMOVQ_XMMdq_XMMdq_MEMdq = 7292
  fromEnum INTRINSIC_XED_IFORM_VPMASKMOVQ_YMMqq_YMMqq_MEMqq = 7293
  fromEnum INTRINSIC_XED_IFORM_VPMAXSB_XMMdq_XMMdq_MEMdq = 7294
  fromEnum INTRINSIC_XED_IFORM_VPMAXSB_XMMdq_XMMdq_XMMdq = 7295
  fromEnum INTRINSIC_XED_IFORM_VPMAXSB_XMMi8_MASKmskw_XMMi8_MEMi8_AVX512 = 7296
  fromEnum INTRINSIC_XED_IFORM_VPMAXSB_XMMi8_MASKmskw_XMMi8_XMMi8_AVX512 = 7297
  fromEnum INTRINSIC_XED_IFORM_VPMAXSB_YMMi8_MASKmskw_YMMi8_MEMi8_AVX512 = 7298
  fromEnum INTRINSIC_XED_IFORM_VPMAXSB_YMMi8_MASKmskw_YMMi8_YMMi8_AVX512 = 7299
  fromEnum INTRINSIC_XED_IFORM_VPMAXSB_YMMqq_YMMqq_MEMqq = 7300
  fromEnum INTRINSIC_XED_IFORM_VPMAXSB_YMMqq_YMMqq_YMMqq = 7301
  fromEnum INTRINSIC_XED_IFORM_VPMAXSB_ZMMi8_MASKmskw_ZMMi8_MEMi8_AVX512 = 7302
  fromEnum INTRINSIC_XED_IFORM_VPMAXSB_ZMMi8_MASKmskw_ZMMi8_ZMMi8_AVX512 = 7303
  fromEnum INTRINSIC_XED_IFORM_VPMAXSD_XMMdq_XMMdq_MEMdq = 7304
  fromEnum INTRINSIC_XED_IFORM_VPMAXSD_XMMdq_XMMdq_XMMdq = 7305
  fromEnum INTRINSIC_XED_IFORM_VPMAXSD_XMMi32_MASKmskw_XMMi32_MEMi32_AVX512 = 7306
  fromEnum INTRINSIC_XED_IFORM_VPMAXSD_XMMi32_MASKmskw_XMMi32_XMMi32_AVX512 = 7307
  fromEnum INTRINSIC_XED_IFORM_VPMAXSD_YMMi32_MASKmskw_YMMi32_MEMi32_AVX512 = 7308
  fromEnum INTRINSIC_XED_IFORM_VPMAXSD_YMMi32_MASKmskw_YMMi32_YMMi32_AVX512 = 7309
  fromEnum INTRINSIC_XED_IFORM_VPMAXSD_YMMqq_YMMqq_MEMqq = 7310
  fromEnum INTRINSIC_XED_IFORM_VPMAXSD_YMMqq_YMMqq_YMMqq = 7311
  fromEnum INTRINSIC_XED_IFORM_VPMAXSD_ZMMi32_MASKmskw_ZMMi32_MEMi32_AVX512 = 7312
  fromEnum INTRINSIC_XED_IFORM_VPMAXSD_ZMMi32_MASKmskw_ZMMi32_ZMMi32_AVX512 = 7313
  fromEnum INTRINSIC_XED_IFORM_VPMAXSQ_XMMi64_MASKmskw_XMMi64_MEMi64_AVX512 = 7314
  fromEnum INTRINSIC_XED_IFORM_VPMAXSQ_XMMi64_MASKmskw_XMMi64_XMMi64_AVX512 = 7315
  fromEnum INTRINSIC_XED_IFORM_VPMAXSQ_YMMi64_MASKmskw_YMMi64_MEMi64_AVX512 = 7316
  fromEnum INTRINSIC_XED_IFORM_VPMAXSQ_YMMi64_MASKmskw_YMMi64_YMMi64_AVX512 = 7317
  fromEnum INTRINSIC_XED_IFORM_VPMAXSQ_ZMMi64_MASKmskw_ZMMi64_MEMi64_AVX512 = 7318
  fromEnum INTRINSIC_XED_IFORM_VPMAXSQ_ZMMi64_MASKmskw_ZMMi64_ZMMi64_AVX512 = 7319
  fromEnum INTRINSIC_XED_IFORM_VPMAXSW_XMMdq_XMMdq_MEMdq = 7320
  fromEnum INTRINSIC_XED_IFORM_VPMAXSW_XMMdq_XMMdq_XMMdq = 7321
  fromEnum INTRINSIC_XED_IFORM_VPMAXSW_XMMi16_MASKmskw_XMMi16_MEMi16_AVX512 = 7322
  fromEnum INTRINSIC_XED_IFORM_VPMAXSW_XMMi16_MASKmskw_XMMi16_XMMi16_AVX512 = 7323
  fromEnum INTRINSIC_XED_IFORM_VPMAXSW_YMMi16_MASKmskw_YMMi16_MEMi16_AVX512 = 7324
  fromEnum INTRINSIC_XED_IFORM_VPMAXSW_YMMi16_MASKmskw_YMMi16_YMMi16_AVX512 = 7325
  fromEnum INTRINSIC_XED_IFORM_VPMAXSW_YMMqq_YMMqq_MEMqq = 7326
  fromEnum INTRINSIC_XED_IFORM_VPMAXSW_YMMqq_YMMqq_YMMqq = 7327
  fromEnum INTRINSIC_XED_IFORM_VPMAXSW_ZMMi16_MASKmskw_ZMMi16_MEMi16_AVX512 = 7328
  fromEnum INTRINSIC_XED_IFORM_VPMAXSW_ZMMi16_MASKmskw_ZMMi16_ZMMi16_AVX512 = 7329
  fromEnum INTRINSIC_XED_IFORM_VPMAXUB_XMMdq_XMMdq_MEMdq = 7330
  fromEnum INTRINSIC_XED_IFORM_VPMAXUB_XMMdq_XMMdq_XMMdq = 7331
  fromEnum INTRINSIC_XED_IFORM_VPMAXUB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 = 7332
  fromEnum INTRINSIC_XED_IFORM_VPMAXUB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 = 7333
  fromEnum INTRINSIC_XED_IFORM_VPMAXUB_YMMqq_YMMqq_MEMqq = 7334
  fromEnum INTRINSIC_XED_IFORM_VPMAXUB_YMMqq_YMMqq_YMMqq = 7335
  fromEnum INTRINSIC_XED_IFORM_VPMAXUB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 = 7336
  fromEnum INTRINSIC_XED_IFORM_VPMAXUB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 = 7337
  fromEnum INTRINSIC_XED_IFORM_VPMAXUB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 = 7338
  fromEnum INTRINSIC_XED_IFORM_VPMAXUB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 = 7339
  fromEnum INTRINSIC_XED_IFORM_VPMAXUD_XMMdq_XMMdq_MEMdq = 7340
  fromEnum INTRINSIC_XED_IFORM_VPMAXUD_XMMdq_XMMdq_XMMdq = 7341
  fromEnum INTRINSIC_XED_IFORM_VPMAXUD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 = 7342
  fromEnum INTRINSIC_XED_IFORM_VPMAXUD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 = 7343
  fromEnum INTRINSIC_XED_IFORM_VPMAXUD_YMMqq_YMMqq_MEMqq = 7344
  fromEnum INTRINSIC_XED_IFORM_VPMAXUD_YMMqq_YMMqq_YMMqq = 7345
  fromEnum INTRINSIC_XED_IFORM_VPMAXUD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 = 7346
  fromEnum INTRINSIC_XED_IFORM_VPMAXUD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 = 7347
  fromEnum INTRINSIC_XED_IFORM_VPMAXUD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 = 7348
  fromEnum INTRINSIC_XED_IFORM_VPMAXUD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 = 7349
  fromEnum INTRINSIC_XED_IFORM_VPMAXUQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 = 7350
  fromEnum INTRINSIC_XED_IFORM_VPMAXUQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 = 7351
  fromEnum INTRINSIC_XED_IFORM_VPMAXUQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 = 7352
  fromEnum INTRINSIC_XED_IFORM_VPMAXUQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 = 7353
  fromEnum INTRINSIC_XED_IFORM_VPMAXUQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 = 7354
  fromEnum INTRINSIC_XED_IFORM_VPMAXUQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 = 7355
  fromEnum INTRINSIC_XED_IFORM_VPMAXUW_XMMdq_XMMdq_MEMdq = 7356
  fromEnum INTRINSIC_XED_IFORM_VPMAXUW_XMMdq_XMMdq_XMMdq = 7357
  fromEnum INTRINSIC_XED_IFORM_VPMAXUW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 = 7358
  fromEnum INTRINSIC_XED_IFORM_VPMAXUW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 = 7359
  fromEnum INTRINSIC_XED_IFORM_VPMAXUW_YMMqq_YMMqq_MEMqq = 7360
  fromEnum INTRINSIC_XED_IFORM_VPMAXUW_YMMqq_YMMqq_YMMqq = 7361
  fromEnum INTRINSIC_XED_IFORM_VPMAXUW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 = 7362
  fromEnum INTRINSIC_XED_IFORM_VPMAXUW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 = 7363
  fromEnum INTRINSIC_XED_IFORM_VPMAXUW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 = 7364
  fromEnum INTRINSIC_XED_IFORM_VPMAXUW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 = 7365
  fromEnum INTRINSIC_XED_IFORM_VPMINSB_XMMdq_XMMdq_MEMdq = 7366
  fromEnum INTRINSIC_XED_IFORM_VPMINSB_XMMdq_XMMdq_XMMdq = 7367
  fromEnum INTRINSIC_XED_IFORM_VPMINSB_XMMi8_MASKmskw_XMMi8_MEMi8_AVX512 = 7368
  fromEnum INTRINSIC_XED_IFORM_VPMINSB_XMMi8_MASKmskw_XMMi8_XMMi8_AVX512 = 7369
  fromEnum INTRINSIC_XED_IFORM_VPMINSB_YMMi8_MASKmskw_YMMi8_MEMi8_AVX512 = 7370
  fromEnum INTRINSIC_XED_IFORM_VPMINSB_YMMi8_MASKmskw_YMMi8_YMMi8_AVX512 = 7371
  fromEnum INTRINSIC_XED_IFORM_VPMINSB_YMMqq_YMMqq_MEMqq = 7372
  fromEnum INTRINSIC_XED_IFORM_VPMINSB_YMMqq_YMMqq_YMMqq = 7373
  fromEnum INTRINSIC_XED_IFORM_VPMINSB_ZMMi8_MASKmskw_ZMMi8_MEMi8_AVX512 = 7374
  fromEnum INTRINSIC_XED_IFORM_VPMINSB_ZMMi8_MASKmskw_ZMMi8_ZMMi8_AVX512 = 7375
  fromEnum INTRINSIC_XED_IFORM_VPMINSD_XMMdq_XMMdq_MEMdq = 7376
  fromEnum INTRINSIC_XED_IFORM_VPMINSD_XMMdq_XMMdq_XMMdq = 7377
  fromEnum INTRINSIC_XED_IFORM_VPMINSD_XMMi32_MASKmskw_XMMi32_MEMi32_AVX512 = 7378
  fromEnum INTRINSIC_XED_IFORM_VPMINSD_XMMi32_MASKmskw_XMMi32_XMMi32_AVX512 = 7379
  fromEnum INTRINSIC_XED_IFORM_VPMINSD_YMMi32_MASKmskw_YMMi32_MEMi32_AVX512 = 7380
  fromEnum INTRINSIC_XED_IFORM_VPMINSD_YMMi32_MASKmskw_YMMi32_YMMi32_AVX512 = 7381
  fromEnum INTRINSIC_XED_IFORM_VPMINSD_YMMqq_YMMqq_MEMqq = 7382
  fromEnum INTRINSIC_XED_IFORM_VPMINSD_YMMqq_YMMqq_YMMqq = 7383
  fromEnum INTRINSIC_XED_IFORM_VPMINSD_ZMMi32_MASKmskw_ZMMi32_MEMi32_AVX512 = 7384
  fromEnum INTRINSIC_XED_IFORM_VPMINSD_ZMMi32_MASKmskw_ZMMi32_ZMMi32_AVX512 = 7385
  fromEnum INTRINSIC_XED_IFORM_VPMINSQ_XMMi64_MASKmskw_XMMi64_MEMi64_AVX512 = 7386
  fromEnum INTRINSIC_XED_IFORM_VPMINSQ_XMMi64_MASKmskw_XMMi64_XMMi64_AVX512 = 7387
  fromEnum INTRINSIC_XED_IFORM_VPMINSQ_YMMi64_MASKmskw_YMMi64_MEMi64_AVX512 = 7388
  fromEnum INTRINSIC_XED_IFORM_VPMINSQ_YMMi64_MASKmskw_YMMi64_YMMi64_AVX512 = 7389
  fromEnum INTRINSIC_XED_IFORM_VPMINSQ_ZMMi64_MASKmskw_ZMMi64_MEMi64_AVX512 = 7390
  fromEnum INTRINSIC_XED_IFORM_VPMINSQ_ZMMi64_MASKmskw_ZMMi64_ZMMi64_AVX512 = 7391
  fromEnum INTRINSIC_XED_IFORM_VPMINSW_XMMdq_XMMdq_MEMdq = 7392
  fromEnum INTRINSIC_XED_IFORM_VPMINSW_XMMdq_XMMdq_XMMdq = 7393
  fromEnum INTRINSIC_XED_IFORM_VPMINSW_XMMi16_MASKmskw_XMMi16_MEMi16_AVX512 = 7394
  fromEnum INTRINSIC_XED_IFORM_VPMINSW_XMMi16_MASKmskw_XMMi16_XMMi16_AVX512 = 7395
  fromEnum INTRINSIC_XED_IFORM_VPMINSW_YMMi16_MASKmskw_YMMi16_MEMi16_AVX512 = 7396
  fromEnum INTRINSIC_XED_IFORM_VPMINSW_YMMi16_MASKmskw_YMMi16_YMMi16_AVX512 = 7397
  fromEnum INTRINSIC_XED_IFORM_VPMINSW_YMMqq_YMMqq_MEMqq = 7398
  fromEnum INTRINSIC_XED_IFORM_VPMINSW_YMMqq_YMMqq_YMMqq = 7399
  fromEnum INTRINSIC_XED_IFORM_VPMINSW_ZMMi16_MASKmskw_ZMMi16_MEMi16_AVX512 = 7400
  fromEnum INTRINSIC_XED_IFORM_VPMINSW_ZMMi16_MASKmskw_ZMMi16_ZMMi16_AVX512 = 7401
  fromEnum INTRINSIC_XED_IFORM_VPMINUB_XMMdq_XMMdq_MEMdq = 7402
  fromEnum INTRINSIC_XED_IFORM_VPMINUB_XMMdq_XMMdq_XMMdq = 7403
  fromEnum INTRINSIC_XED_IFORM_VPMINUB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 = 7404
  fromEnum INTRINSIC_XED_IFORM_VPMINUB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 = 7405
  fromEnum INTRINSIC_XED_IFORM_VPMINUB_YMMqq_YMMqq_MEMqq = 7406
  fromEnum INTRINSIC_XED_IFORM_VPMINUB_YMMqq_YMMqq_YMMqq = 7407
  fromEnum INTRINSIC_XED_IFORM_VPMINUB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 = 7408
  fromEnum INTRINSIC_XED_IFORM_VPMINUB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 = 7409
  fromEnum INTRINSIC_XED_IFORM_VPMINUB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 = 7410
  fromEnum INTRINSIC_XED_IFORM_VPMINUB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 = 7411
  fromEnum INTRINSIC_XED_IFORM_VPMINUD_XMMdq_XMMdq_MEMdq = 7412
  fromEnum INTRINSIC_XED_IFORM_VPMINUD_XMMdq_XMMdq_XMMdq = 7413
  fromEnum INTRINSIC_XED_IFORM_VPMINUD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 = 7414
  fromEnum INTRINSIC_XED_IFORM_VPMINUD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 = 7415
  fromEnum INTRINSIC_XED_IFORM_VPMINUD_YMMqq_YMMqq_MEMqq = 7416
  fromEnum INTRINSIC_XED_IFORM_VPMINUD_YMMqq_YMMqq_YMMqq = 7417
  fromEnum INTRINSIC_XED_IFORM_VPMINUD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 = 7418
  fromEnum INTRINSIC_XED_IFORM_VPMINUD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 = 7419
  fromEnum INTRINSIC_XED_IFORM_VPMINUD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 = 7420
  fromEnum INTRINSIC_XED_IFORM_VPMINUD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 = 7421
  fromEnum INTRINSIC_XED_IFORM_VPMINUQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 = 7422
  fromEnum INTRINSIC_XED_IFORM_VPMINUQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 = 7423
  fromEnum INTRINSIC_XED_IFORM_VPMINUQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 = 7424
  fromEnum INTRINSIC_XED_IFORM_VPMINUQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 = 7425
  fromEnum INTRINSIC_XED_IFORM_VPMINUQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 = 7426
  fromEnum INTRINSIC_XED_IFORM_VPMINUQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 = 7427
  fromEnum INTRINSIC_XED_IFORM_VPMINUW_XMMdq_XMMdq_MEMdq = 7428
  fromEnum INTRINSIC_XED_IFORM_VPMINUW_XMMdq_XMMdq_XMMdq = 7429
  fromEnum INTRINSIC_XED_IFORM_VPMINUW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 = 7430
  fromEnum INTRINSIC_XED_IFORM_VPMINUW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 = 7431
  fromEnum INTRINSIC_XED_IFORM_VPMINUW_YMMqq_YMMqq_MEMqq = 7432
  fromEnum INTRINSIC_XED_IFORM_VPMINUW_YMMqq_YMMqq_YMMqq = 7433
  fromEnum INTRINSIC_XED_IFORM_VPMINUW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 = 7434
  fromEnum INTRINSIC_XED_IFORM_VPMINUW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 = 7435
  fromEnum INTRINSIC_XED_IFORM_VPMINUW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 = 7436
  fromEnum INTRINSIC_XED_IFORM_VPMINUW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 = 7437
  fromEnum INTRINSIC_XED_IFORM_VPMOVB2M_MASKmskw_XMMu8_AVX512 = 7438
  fromEnum INTRINSIC_XED_IFORM_VPMOVB2M_MASKmskw_YMMu8_AVX512 = 7439
  fromEnum INTRINSIC_XED_IFORM_VPMOVB2M_MASKmskw_ZMMu8_AVX512 = 7440
  fromEnum INTRINSIC_XED_IFORM_VPMOVD2M_MASKmskw_XMMu32_AVX512 = 7441
  fromEnum INTRINSIC_XED_IFORM_VPMOVD2M_MASKmskw_YMMu32_AVX512 = 7442
  fromEnum INTRINSIC_XED_IFORM_VPMOVD2M_MASKmskw_ZMMu32_AVX512 = 7443
  fromEnum INTRINSIC_XED_IFORM_VPMOVDB_MEMu8_MASKmskw_XMMu32_AVX512 = 7444
  fromEnum INTRINSIC_XED_IFORM_VPMOVDB_MEMu8_MASKmskw_YMMu32_AVX512 = 7445
  fromEnum INTRINSIC_XED_IFORM_VPMOVDB_MEMu8_MASKmskw_ZMMu32_AVX512 = 7446
  fromEnum INTRINSIC_XED_IFORM_VPMOVDB_XMMu8_MASKmskw_XMMu32_AVX512 = 7447
  fromEnum INTRINSIC_XED_IFORM_VPMOVDB_XMMu8_MASKmskw_YMMu32_AVX512 = 7448
  fromEnum INTRINSIC_XED_IFORM_VPMOVDB_XMMu8_MASKmskw_ZMMu32_AVX512 = 7449
  fromEnum INTRINSIC_XED_IFORM_VPMOVDW_MEMu16_MASKmskw_XMMu32_AVX512 = 7450
  fromEnum INTRINSIC_XED_IFORM_VPMOVDW_MEMu16_MASKmskw_YMMu32_AVX512 = 7451
  fromEnum INTRINSIC_XED_IFORM_VPMOVDW_MEMu16_MASKmskw_ZMMu32_AVX512 = 7452
  fromEnum INTRINSIC_XED_IFORM_VPMOVDW_XMMu16_MASKmskw_XMMu32_AVX512 = 7453
  fromEnum INTRINSIC_XED_IFORM_VPMOVDW_XMMu16_MASKmskw_YMMu32_AVX512 = 7454
  fromEnum INTRINSIC_XED_IFORM_VPMOVDW_YMMu16_MASKmskw_ZMMu32_AVX512 = 7455
  fromEnum INTRINSIC_XED_IFORM_VPMOVM2B_XMMu8_MASKmskw_AVX512 = 7456
  fromEnum INTRINSIC_XED_IFORM_VPMOVM2B_YMMu8_MASKmskw_AVX512 = 7457
  fromEnum INTRINSIC_XED_IFORM_VPMOVM2B_ZMMu8_MASKmskw_AVX512 = 7458
  fromEnum INTRINSIC_XED_IFORM_VPMOVM2D_XMMu32_MASKmskw_AVX512 = 7459
  fromEnum INTRINSIC_XED_IFORM_VPMOVM2D_YMMu32_MASKmskw_AVX512 = 7460
  fromEnum INTRINSIC_XED_IFORM_VPMOVM2D_ZMMu32_MASKmskw_AVX512 = 7461
  fromEnum INTRINSIC_XED_IFORM_VPMOVM2Q_XMMu64_MASKmskw_AVX512 = 7462
  fromEnum INTRINSIC_XED_IFORM_VPMOVM2Q_YMMu64_MASKmskw_AVX512 = 7463
  fromEnum INTRINSIC_XED_IFORM_VPMOVM2Q_ZMMu64_MASKmskw_AVX512 = 7464
  fromEnum INTRINSIC_XED_IFORM_VPMOVM2W_XMMu16_MASKmskw_AVX512 = 7465
  fromEnum INTRINSIC_XED_IFORM_VPMOVM2W_YMMu16_MASKmskw_AVX512 = 7466
  fromEnum INTRINSIC_XED_IFORM_VPMOVM2W_ZMMu16_MASKmskw_AVX512 = 7467
  fromEnum INTRINSIC_XED_IFORM_VPMOVMSKB_GPR32d_XMMdq = 7468
  fromEnum INTRINSIC_XED_IFORM_VPMOVMSKB_GPR32d_YMMqq = 7469
  fromEnum INTRINSIC_XED_IFORM_VPMOVQ2M_MASKmskw_XMMu64_AVX512 = 7470
  fromEnum INTRINSIC_XED_IFORM_VPMOVQ2M_MASKmskw_YMMu64_AVX512 = 7471
  fromEnum INTRINSIC_XED_IFORM_VPMOVQ2M_MASKmskw_ZMMu64_AVX512 = 7472
  fromEnum INTRINSIC_XED_IFORM_VPMOVQB_MEMu8_MASKmskw_XMMu64_AVX512 = 7473
  fromEnum INTRINSIC_XED_IFORM_VPMOVQB_MEMu8_MASKmskw_YMMu64_AVX512 = 7474
  fromEnum INTRINSIC_XED_IFORM_VPMOVQB_MEMu8_MASKmskw_ZMMu64_AVX512 = 7475
  fromEnum INTRINSIC_XED_IFORM_VPMOVQB_XMMu8_MASKmskw_XMMu64_AVX512 = 7476
  fromEnum INTRINSIC_XED_IFORM_VPMOVQB_XMMu8_MASKmskw_YMMu64_AVX512 = 7477
  fromEnum INTRINSIC_XED_IFORM_VPMOVQB_XMMu8_MASKmskw_ZMMu64_AVX512 = 7478
  fromEnum INTRINSIC_XED_IFORM_VPMOVQD_MEMu32_MASKmskw_XMMu64_AVX512 = 7479
  fromEnum INTRINSIC_XED_IFORM_VPMOVQD_MEMu32_MASKmskw_YMMu64_AVX512 = 7480
  fromEnum INTRINSIC_XED_IFORM_VPMOVQD_MEMu32_MASKmskw_ZMMu64_AVX512 = 7481
  fromEnum INTRINSIC_XED_IFORM_VPMOVQD_XMMu32_MASKmskw_XMMu64_AVX512 = 7482
  fromEnum INTRINSIC_XED_IFORM_VPMOVQD_XMMu32_MASKmskw_YMMu64_AVX512 = 7483
  fromEnum INTRINSIC_XED_IFORM_VPMOVQD_YMMu32_MASKmskw_ZMMu64_AVX512 = 7484
  fromEnum INTRINSIC_XED_IFORM_VPMOVQW_MEMu16_MASKmskw_XMMu64_AVX512 = 7485
  fromEnum INTRINSIC_XED_IFORM_VPMOVQW_MEMu16_MASKmskw_YMMu64_AVX512 = 7486
  fromEnum INTRINSIC_XED_IFORM_VPMOVQW_MEMu16_MASKmskw_ZMMu64_AVX512 = 7487
  fromEnum INTRINSIC_XED_IFORM_VPMOVQW_XMMu16_MASKmskw_XMMu64_AVX512 = 7488
  fromEnum INTRINSIC_XED_IFORM_VPMOVQW_XMMu16_MASKmskw_YMMu64_AVX512 = 7489
  fromEnum INTRINSIC_XED_IFORM_VPMOVQW_XMMu16_MASKmskw_ZMMu64_AVX512 = 7490
  fromEnum INTRINSIC_XED_IFORM_VPMOVSDB_MEMi8_MASKmskw_XMMi32_AVX512 = 7491
  fromEnum INTRINSIC_XED_IFORM_VPMOVSDB_MEMi8_MASKmskw_YMMi32_AVX512 = 7492
  fromEnum INTRINSIC_XED_IFORM_VPMOVSDB_MEMi8_MASKmskw_ZMMi32_AVX512 = 7493
  fromEnum INTRINSIC_XED_IFORM_VPMOVSDB_XMMi8_MASKmskw_XMMi32_AVX512 = 7494
  fromEnum INTRINSIC_XED_IFORM_VPMOVSDB_XMMi8_MASKmskw_YMMi32_AVX512 = 7495
  fromEnum INTRINSIC_XED_IFORM_VPMOVSDB_XMMi8_MASKmskw_ZMMi32_AVX512 = 7496
  fromEnum INTRINSIC_XED_IFORM_VPMOVSDW_MEMi16_MASKmskw_XMMi32_AVX512 = 7497
  fromEnum INTRINSIC_XED_IFORM_VPMOVSDW_MEMi16_MASKmskw_YMMi32_AVX512 = 7498
  fromEnum INTRINSIC_XED_IFORM_VPMOVSDW_MEMi16_MASKmskw_ZMMi32_AVX512 = 7499
  fromEnum INTRINSIC_XED_IFORM_VPMOVSDW_XMMi16_MASKmskw_XMMi32_AVX512 = 7500
  fromEnum INTRINSIC_XED_IFORM_VPMOVSDW_XMMi16_MASKmskw_YMMi32_AVX512 = 7501
  fromEnum INTRINSIC_XED_IFORM_VPMOVSDW_YMMi16_MASKmskw_ZMMi32_AVX512 = 7502
  fromEnum INTRINSIC_XED_IFORM_VPMOVSQB_MEMi8_MASKmskw_XMMi64_AVX512 = 7503
  fromEnum INTRINSIC_XED_IFORM_VPMOVSQB_MEMi8_MASKmskw_YMMi64_AVX512 = 7504
  fromEnum INTRINSIC_XED_IFORM_VPMOVSQB_MEMi8_MASKmskw_ZMMi64_AVX512 = 7505
  fromEnum INTRINSIC_XED_IFORM_VPMOVSQB_XMMi8_MASKmskw_XMMi64_AVX512 = 7506
  fromEnum INTRINSIC_XED_IFORM_VPMOVSQB_XMMi8_MASKmskw_YMMi64_AVX512 = 7507
  fromEnum INTRINSIC_XED_IFORM_VPMOVSQB_XMMi8_MASKmskw_ZMMi64_AVX512 = 7508
  fromEnum INTRINSIC_XED_IFORM_VPMOVSQD_MEMi32_MASKmskw_XMMi64_AVX512 = 7509
  fromEnum INTRINSIC_XED_IFORM_VPMOVSQD_MEMi32_MASKmskw_YMMi64_AVX512 = 7510
  fromEnum INTRINSIC_XED_IFORM_VPMOVSQD_MEMi32_MASKmskw_ZMMi64_AVX512 = 7511
  fromEnum INTRINSIC_XED_IFORM_VPMOVSQD_XMMi32_MASKmskw_XMMi64_AVX512 = 7512
  fromEnum INTRINSIC_XED_IFORM_VPMOVSQD_XMMi32_MASKmskw_YMMi64_AVX512 = 7513
  fromEnum INTRINSIC_XED_IFORM_VPMOVSQD_YMMi32_MASKmskw_ZMMi64_AVX512 = 7514
  fromEnum INTRINSIC_XED_IFORM_VPMOVSQW_MEMi16_MASKmskw_XMMi64_AVX512 = 7515
  fromEnum INTRINSIC_XED_IFORM_VPMOVSQW_MEMi16_MASKmskw_YMMi64_AVX512 = 7516
  fromEnum INTRINSIC_XED_IFORM_VPMOVSQW_MEMi16_MASKmskw_ZMMi64_AVX512 = 7517
  fromEnum INTRINSIC_XED_IFORM_VPMOVSQW_XMMi16_MASKmskw_XMMi64_AVX512 = 7518
  fromEnum INTRINSIC_XED_IFORM_VPMOVSQW_XMMi16_MASKmskw_YMMi64_AVX512 = 7519
  fromEnum INTRINSIC_XED_IFORM_VPMOVSQW_XMMi16_MASKmskw_ZMMi64_AVX512 = 7520
  fromEnum INTRINSIC_XED_IFORM_VPMOVSWB_MEMi8_MASKmskw_XMMi16_AVX512 = 7521
  fromEnum INTRINSIC_XED_IFORM_VPMOVSWB_MEMi8_MASKmskw_YMMi16_AVX512 = 7522
  fromEnum INTRINSIC_XED_IFORM_VPMOVSWB_MEMi8_MASKmskw_ZMMi16_AVX512 = 7523
  fromEnum INTRINSIC_XED_IFORM_VPMOVSWB_XMMi8_MASKmskw_XMMi16_AVX512 = 7524
  fromEnum INTRINSIC_XED_IFORM_VPMOVSWB_XMMi8_MASKmskw_YMMi16_AVX512 = 7525
  fromEnum INTRINSIC_XED_IFORM_VPMOVSWB_YMMi8_MASKmskw_ZMMi16_AVX512 = 7526
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXBD_XMMdq_MEMd = 7527
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXBD_XMMdq_XMMd = 7528
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXBD_XMMi32_MASKmskw_MEMi8_AVX512 = 7529
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXBD_XMMi32_MASKmskw_XMMi8_AVX512 = 7530
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXBD_YMMi32_MASKmskw_MEMi8_AVX512 = 7531
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXBD_YMMi32_MASKmskw_XMMi8_AVX512 = 7532
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXBD_YMMqq_MEMq = 7533
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXBD_YMMqq_XMMq = 7534
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXBD_ZMMi32_MASKmskw_MEMi8_AVX512 = 7535
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXBD_ZMMi32_MASKmskw_XMMi8_AVX512 = 7536
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXBQ_XMMdq_MEMw = 7537
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXBQ_XMMdq_XMMw = 7538
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXBQ_XMMi64_MASKmskw_MEMi8_AVX512 = 7539
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXBQ_XMMi64_MASKmskw_XMMi8_AVX512 = 7540
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXBQ_YMMi64_MASKmskw_MEMi8_AVX512 = 7541
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXBQ_YMMi64_MASKmskw_XMMi8_AVX512 = 7542
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXBQ_YMMqq_MEMd = 7543
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXBQ_YMMqq_XMMd = 7544
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXBQ_ZMMi64_MASKmskw_MEMi8_AVX512 = 7545
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXBQ_ZMMi64_MASKmskw_XMMi8_AVX512 = 7546
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXBW_XMMdq_MEMq = 7547
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXBW_XMMdq_XMMq = 7548
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXBW_XMMi16_MASKmskw_MEMi8_AVX512 = 7549
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXBW_XMMi16_MASKmskw_XMMi8_AVX512 = 7550
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXBW_YMMi16_MASKmskw_MEMi8_AVX512 = 7551
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXBW_YMMi16_MASKmskw_XMMi8_AVX512 = 7552
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXBW_YMMqq_MEMdq = 7553
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXBW_YMMqq_XMMdq = 7554
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXBW_ZMMi16_MASKmskw_MEMi8_AVX512 = 7555
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXBW_ZMMi16_MASKmskw_YMMi8_AVX512 = 7556
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXDQ_XMMdq_MEMq = 7557
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXDQ_XMMdq_XMMq = 7558
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXDQ_XMMi64_MASKmskw_MEMi32_AVX512 = 7559
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXDQ_XMMi64_MASKmskw_XMMi32_AVX512 = 7560
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXDQ_YMMi64_MASKmskw_MEMi32_AVX512 = 7561
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXDQ_YMMi64_MASKmskw_XMMi32_AVX512 = 7562
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXDQ_YMMqq_MEMdq = 7563
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXDQ_YMMqq_XMMdq = 7564
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXDQ_ZMMi64_MASKmskw_MEMi32_AVX512 = 7565
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXDQ_ZMMi64_MASKmskw_YMMi32_AVX512 = 7566
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXWD_XMMdq_MEMq = 7567
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXWD_XMMdq_XMMq = 7568
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXWD_XMMi32_MASKmskw_MEMi16_AVX512 = 7569
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXWD_XMMi32_MASKmskw_XMMi16_AVX512 = 7570
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXWD_YMMi32_MASKmskw_MEMi16_AVX512 = 7571
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXWD_YMMi32_MASKmskw_XMMi16_AVX512 = 7572
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXWD_YMMqq_MEMdq = 7573
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXWD_YMMqq_XMMdq = 7574
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXWD_ZMMi32_MASKmskw_MEMi16_AVX512 = 7575
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXWD_ZMMi32_MASKmskw_YMMi16_AVX512 = 7576
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXWQ_XMMdq_MEMd = 7577
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXWQ_XMMdq_XMMd = 7578
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXWQ_XMMi64_MASKmskw_MEMi16_AVX512 = 7579
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXWQ_XMMi64_MASKmskw_XMMi16_AVX512 = 7580
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXWQ_YMMi64_MASKmskw_MEMi16_AVX512 = 7581
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXWQ_YMMi64_MASKmskw_XMMi16_AVX512 = 7582
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXWQ_YMMqq_MEMq = 7583
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXWQ_YMMqq_XMMq = 7584
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXWQ_ZMMi64_MASKmskw_MEMi16_AVX512 = 7585
  fromEnum INTRINSIC_XED_IFORM_VPMOVSXWQ_ZMMi64_MASKmskw_XMMi16_AVX512 = 7586
  fromEnum INTRINSIC_XED_IFORM_VPMOVUSDB_MEMu8_MASKmskw_XMMu32_AVX512 = 7587
  fromEnum INTRINSIC_XED_IFORM_VPMOVUSDB_MEMu8_MASKmskw_YMMu32_AVX512 = 7588
  fromEnum INTRINSIC_XED_IFORM_VPMOVUSDB_MEMu8_MASKmskw_ZMMu32_AVX512 = 7589
  fromEnum INTRINSIC_XED_IFORM_VPMOVUSDB_XMMu8_MASKmskw_XMMu32_AVX512 = 7590
  fromEnum INTRINSIC_XED_IFORM_VPMOVUSDB_XMMu8_MASKmskw_YMMu32_AVX512 = 7591
  fromEnum INTRINSIC_XED_IFORM_VPMOVUSDB_XMMu8_MASKmskw_ZMMu32_AVX512 = 7592
  fromEnum INTRINSIC_XED_IFORM_VPMOVUSDW_MEMu16_MASKmskw_XMMu32_AVX512 = 7593
  fromEnum INTRINSIC_XED_IFORM_VPMOVUSDW_MEMu16_MASKmskw_YMMu32_AVX512 = 7594
  fromEnum INTRINSIC_XED_IFORM_VPMOVUSDW_MEMu16_MASKmskw_ZMMu32_AVX512 = 7595
  fromEnum INTRINSIC_XED_IFORM_VPMOVUSDW_XMMu16_MASKmskw_XMMu32_AVX512 = 7596
  fromEnum INTRINSIC_XED_IFORM_VPMOVUSDW_XMMu16_MASKmskw_YMMu32_AVX512 = 7597
  fromEnum INTRINSIC_XED_IFORM_VPMOVUSDW_YMMu16_MASKmskw_ZMMu32_AVX512 = 7598
  fromEnum INTRINSIC_XED_IFORM_VPMOVUSQB_MEMu8_MASKmskw_XMMu64_AVX512 = 7599
  fromEnum INTRINSIC_XED_IFORM_VPMOVUSQB_MEMu8_MASKmskw_YMMu64_AVX512 = 7600
  fromEnum INTRINSIC_XED_IFORM_VPMOVUSQB_MEMu8_MASKmskw_ZMMu64_AVX512 = 7601
  fromEnum INTRINSIC_XED_IFORM_VPMOVUSQB_XMMu8_MASKmskw_XMMu64_AVX512 = 7602
  fromEnum INTRINSIC_XED_IFORM_VPMOVUSQB_XMMu8_MASKmskw_YMMu64_AVX512 = 7603
  fromEnum INTRINSIC_XED_IFORM_VPMOVUSQB_XMMu8_MASKmskw_ZMMu64_AVX512 = 7604
  fromEnum INTRINSIC_XED_IFORM_VPMOVUSQD_MEMu32_MASKmskw_XMMu64_AVX512 = 7605
  fromEnum INTRINSIC_XED_IFORM_VPMOVUSQD_MEMu32_MASKmskw_YMMu64_AVX512 = 7606
  fromEnum INTRINSIC_XED_IFORM_VPMOVUSQD_MEMu32_MASKmskw_ZMMu64_AVX512 = 7607
  fromEnum INTRINSIC_XED_IFORM_VPMOVUSQD_XMMu32_MASKmskw_XMMu64_AVX512 = 7608
  fromEnum INTRINSIC_XED_IFORM_VPMOVUSQD_XMMu32_MASKmskw_YMMu64_AVX512 = 7609
  fromEnum INTRINSIC_XED_IFORM_VPMOVUSQD_YMMu32_MASKmskw_ZMMu64_AVX512 = 7610
  fromEnum INTRINSIC_XED_IFORM_VPMOVUSQW_MEMu16_MASKmskw_XMMu64_AVX512 = 7611
  fromEnum INTRINSIC_XED_IFORM_VPMOVUSQW_MEMu16_MASKmskw_YMMu64_AVX512 = 7612
  fromEnum INTRINSIC_XED_IFORM_VPMOVUSQW_MEMu16_MASKmskw_ZMMu64_AVX512 = 7613
  fromEnum INTRINSIC_XED_IFORM_VPMOVUSQW_XMMu16_MASKmskw_XMMu64_AVX512 = 7614
  fromEnum INTRINSIC_XED_IFORM_VPMOVUSQW_XMMu16_MASKmskw_YMMu64_AVX512 = 7615
  fromEnum INTRINSIC_XED_IFORM_VPMOVUSQW_XMMu16_MASKmskw_ZMMu64_AVX512 = 7616
  fromEnum INTRINSIC_XED_IFORM_VPMOVUSWB_MEMu8_MASKmskw_XMMu16_AVX512 = 7617
  fromEnum INTRINSIC_XED_IFORM_VPMOVUSWB_MEMu8_MASKmskw_YMMu16_AVX512 = 7618
  fromEnum INTRINSIC_XED_IFORM_VPMOVUSWB_MEMu8_MASKmskw_ZMMu16_AVX512 = 7619
  fromEnum INTRINSIC_XED_IFORM_VPMOVUSWB_XMMu8_MASKmskw_XMMu16_AVX512 = 7620
  fromEnum INTRINSIC_XED_IFORM_VPMOVUSWB_XMMu8_MASKmskw_YMMu16_AVX512 = 7621
  fromEnum INTRINSIC_XED_IFORM_VPMOVUSWB_YMMu8_MASKmskw_ZMMu16_AVX512 = 7622
  fromEnum INTRINSIC_XED_IFORM_VPMOVW2M_MASKmskw_XMMu16_AVX512 = 7623
  fromEnum INTRINSIC_XED_IFORM_VPMOVW2M_MASKmskw_YMMu16_AVX512 = 7624
  fromEnum INTRINSIC_XED_IFORM_VPMOVW2M_MASKmskw_ZMMu16_AVX512 = 7625
  fromEnum INTRINSIC_XED_IFORM_VPMOVWB_MEMu8_MASKmskw_XMMu16_AVX512 = 7626
  fromEnum INTRINSIC_XED_IFORM_VPMOVWB_MEMu8_MASKmskw_YMMu16_AVX512 = 7627
  fromEnum INTRINSIC_XED_IFORM_VPMOVWB_MEMu8_MASKmskw_ZMMu16_AVX512 = 7628
  fromEnum INTRINSIC_XED_IFORM_VPMOVWB_XMMu8_MASKmskw_XMMu16_AVX512 = 7629
  fromEnum INTRINSIC_XED_IFORM_VPMOVWB_XMMu8_MASKmskw_YMMu16_AVX512 = 7630
  fromEnum INTRINSIC_XED_IFORM_VPMOVWB_YMMu8_MASKmskw_ZMMu16_AVX512 = 7631
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXBD_XMMdq_MEMd = 7632
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXBD_XMMdq_XMMd = 7633
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXBD_XMMi32_MASKmskw_MEMi8_AVX512 = 7634
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXBD_XMMi32_MASKmskw_XMMi8_AVX512 = 7635
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXBD_YMMi32_MASKmskw_MEMi8_AVX512 = 7636
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXBD_YMMi32_MASKmskw_XMMi8_AVX512 = 7637
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXBD_YMMqq_MEMq = 7638
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXBD_YMMqq_XMMq = 7639
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXBD_ZMMi32_MASKmskw_MEMi8_AVX512 = 7640
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXBD_ZMMi32_MASKmskw_XMMi8_AVX512 = 7641
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXBQ_XMMdq_MEMw = 7642
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXBQ_XMMdq_XMMw = 7643
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXBQ_XMMi64_MASKmskw_MEMi8_AVX512 = 7644
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXBQ_XMMi64_MASKmskw_XMMi8_AVX512 = 7645
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXBQ_YMMi64_MASKmskw_MEMi8_AVX512 = 7646
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXBQ_YMMi64_MASKmskw_XMMi8_AVX512 = 7647
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXBQ_YMMqq_MEMd = 7648
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXBQ_YMMqq_XMMd = 7649
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXBQ_ZMMi64_MASKmskw_MEMi8_AVX512 = 7650
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXBQ_ZMMi64_MASKmskw_XMMi8_AVX512 = 7651
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXBW_XMMdq_MEMq = 7652
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXBW_XMMdq_XMMq = 7653
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXBW_XMMi16_MASKmskw_MEMi8_AVX512 = 7654
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXBW_XMMi16_MASKmskw_XMMi8_AVX512 = 7655
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXBW_YMMi16_MASKmskw_MEMi8_AVX512 = 7656
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXBW_YMMi16_MASKmskw_XMMi8_AVX512 = 7657
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXBW_YMMqq_MEMdq = 7658
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXBW_YMMqq_XMMdq = 7659
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXBW_ZMMi16_MASKmskw_MEMi8_AVX512 = 7660
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXBW_ZMMi16_MASKmskw_YMMi8_AVX512 = 7661
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXDQ_XMMdq_MEMq = 7662
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXDQ_XMMdq_XMMq = 7663
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXDQ_XMMi64_MASKmskw_MEMi32_AVX512 = 7664
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXDQ_XMMi64_MASKmskw_XMMi32_AVX512 = 7665
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXDQ_YMMi64_MASKmskw_MEMi32_AVX512 = 7666
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXDQ_YMMi64_MASKmskw_XMMi32_AVX512 = 7667
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXDQ_YMMqq_MEMdq = 7668
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXDQ_YMMqq_XMMdq = 7669
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXDQ_ZMMi64_MASKmskw_MEMi32_AVX512 = 7670
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXDQ_ZMMi64_MASKmskw_YMMi32_AVX512 = 7671
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXWD_XMMdq_MEMq = 7672
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXWD_XMMdq_XMMq = 7673
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXWD_XMMi32_MASKmskw_MEMi16_AVX512 = 7674
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXWD_XMMi32_MASKmskw_XMMi16_AVX512 = 7675
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXWD_YMMi32_MASKmskw_MEMi16_AVX512 = 7676
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXWD_YMMi32_MASKmskw_XMMi16_AVX512 = 7677
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXWD_YMMqq_MEMdq = 7678
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXWD_YMMqq_XMMdq = 7679
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXWD_ZMMi32_MASKmskw_MEMi16_AVX512 = 7680
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXWD_ZMMi32_MASKmskw_YMMi16_AVX512 = 7681
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXWQ_XMMdq_MEMd = 7682
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXWQ_XMMdq_XMMd = 7683
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXWQ_XMMi64_MASKmskw_MEMi16_AVX512 = 7684
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXWQ_XMMi64_MASKmskw_XMMi16_AVX512 = 7685
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXWQ_YMMi64_MASKmskw_MEMi16_AVX512 = 7686
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXWQ_YMMi64_MASKmskw_XMMi16_AVX512 = 7687
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXWQ_YMMqq_MEMq = 7688
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXWQ_YMMqq_XMMq = 7689
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXWQ_ZMMi64_MASKmskw_MEMi16_AVX512 = 7690
  fromEnum INTRINSIC_XED_IFORM_VPMOVZXWQ_ZMMi64_MASKmskw_XMMi16_AVX512 = 7691
  fromEnum INTRINSIC_XED_IFORM_VPMULDQ_XMMdq_XMMdq_MEMdq = 7692
  fromEnum INTRINSIC_XED_IFORM_VPMULDQ_XMMdq_XMMdq_XMMdq = 7693
  fromEnum INTRINSIC_XED_IFORM_VPMULDQ_XMMi64_MASKmskw_XMMi32_MEMi32_AVX512 = 7694
  fromEnum INTRINSIC_XED_IFORM_VPMULDQ_XMMi64_MASKmskw_XMMi32_XMMi32_AVX512 = 7695
  fromEnum INTRINSIC_XED_IFORM_VPMULDQ_YMMi64_MASKmskw_YMMi32_MEMi32_AVX512 = 7696
  fromEnum INTRINSIC_XED_IFORM_VPMULDQ_YMMi64_MASKmskw_YMMi32_YMMi32_AVX512 = 7697
  fromEnum INTRINSIC_XED_IFORM_VPMULDQ_YMMqq_YMMqq_MEMqq = 7698
  fromEnum INTRINSIC_XED_IFORM_VPMULDQ_YMMqq_YMMqq_YMMqq = 7699
  fromEnum INTRINSIC_XED_IFORM_VPMULDQ_ZMMi64_MASKmskw_ZMMi32_MEMi32_AVX512 = 7700
  fromEnum INTRINSIC_XED_IFORM_VPMULDQ_ZMMi64_MASKmskw_ZMMi32_ZMMi32_AVX512 = 7701
  fromEnum INTRINSIC_XED_IFORM_VPMULHRSW_XMMdq_XMMdq_MEMdq = 7702
  fromEnum INTRINSIC_XED_IFORM_VPMULHRSW_XMMdq_XMMdq_XMMdq = 7703
  fromEnum INTRINSIC_XED_IFORM_VPMULHRSW_XMMi16_MASKmskw_XMMi16_MEMi16_AVX512 = 7704
  fromEnum INTRINSIC_XED_IFORM_VPMULHRSW_XMMi16_MASKmskw_XMMi16_XMMi16_AVX512 = 7705
  fromEnum INTRINSIC_XED_IFORM_VPMULHRSW_YMMi16_MASKmskw_YMMi16_MEMi16_AVX512 = 7706
  fromEnum INTRINSIC_XED_IFORM_VPMULHRSW_YMMi16_MASKmskw_YMMi16_YMMi16_AVX512 = 7707
  fromEnum INTRINSIC_XED_IFORM_VPMULHRSW_YMMqq_YMMqq_MEMqq = 7708
  fromEnum INTRINSIC_XED_IFORM_VPMULHRSW_YMMqq_YMMqq_YMMqq = 7709
  fromEnum INTRINSIC_XED_IFORM_VPMULHRSW_ZMMi16_MASKmskw_ZMMi16_MEMi16_AVX512 = 7710
  fromEnum INTRINSIC_XED_IFORM_VPMULHRSW_ZMMi16_MASKmskw_ZMMi16_ZMMi16_AVX512 = 7711
  fromEnum INTRINSIC_XED_IFORM_VPMULHUW_XMMdq_XMMdq_MEMdq = 7712
  fromEnum INTRINSIC_XED_IFORM_VPMULHUW_XMMdq_XMMdq_XMMdq = 7713
  fromEnum INTRINSIC_XED_IFORM_VPMULHUW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 = 7714
  fromEnum INTRINSIC_XED_IFORM_VPMULHUW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 = 7715
  fromEnum INTRINSIC_XED_IFORM_VPMULHUW_YMMqq_YMMqq_MEMqq = 7716
  fromEnum INTRINSIC_XED_IFORM_VPMULHUW_YMMqq_YMMqq_YMMqq = 7717
  fromEnum INTRINSIC_XED_IFORM_VPMULHUW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 = 7718
  fromEnum INTRINSIC_XED_IFORM_VPMULHUW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 = 7719
  fromEnum INTRINSIC_XED_IFORM_VPMULHUW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 = 7720
  fromEnum INTRINSIC_XED_IFORM_VPMULHUW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 = 7721
  fromEnum INTRINSIC_XED_IFORM_VPMULHW_XMMdq_XMMdq_MEMdq = 7722
  fromEnum INTRINSIC_XED_IFORM_VPMULHW_XMMdq_XMMdq_XMMdq = 7723
  fromEnum INTRINSIC_XED_IFORM_VPMULHW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 = 7724
  fromEnum INTRINSIC_XED_IFORM_VPMULHW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 = 7725
  fromEnum INTRINSIC_XED_IFORM_VPMULHW_YMMqq_YMMqq_MEMqq = 7726
  fromEnum INTRINSIC_XED_IFORM_VPMULHW_YMMqq_YMMqq_YMMqq = 7727
  fromEnum INTRINSIC_XED_IFORM_VPMULHW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 = 7728
  fromEnum INTRINSIC_XED_IFORM_VPMULHW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 = 7729
  fromEnum INTRINSIC_XED_IFORM_VPMULHW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 = 7730
  fromEnum INTRINSIC_XED_IFORM_VPMULHW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 = 7731
  fromEnum INTRINSIC_XED_IFORM_VPMULLD_XMMdq_XMMdq_MEMdq = 7732
  fromEnum INTRINSIC_XED_IFORM_VPMULLD_XMMdq_XMMdq_XMMdq = 7733
  fromEnum INTRINSIC_XED_IFORM_VPMULLD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 = 7734
  fromEnum INTRINSIC_XED_IFORM_VPMULLD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 = 7735
  fromEnum INTRINSIC_XED_IFORM_VPMULLD_YMMqq_YMMqq_MEMqq = 7736
  fromEnum INTRINSIC_XED_IFORM_VPMULLD_YMMqq_YMMqq_YMMqq = 7737
  fromEnum INTRINSIC_XED_IFORM_VPMULLD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 = 7738
  fromEnum INTRINSIC_XED_IFORM_VPMULLD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 = 7739
  fromEnum INTRINSIC_XED_IFORM_VPMULLD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 = 7740
  fromEnum INTRINSIC_XED_IFORM_VPMULLD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 = 7741
  fromEnum INTRINSIC_XED_IFORM_VPMULLQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 = 7742
  fromEnum INTRINSIC_XED_IFORM_VPMULLQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 = 7743
  fromEnum INTRINSIC_XED_IFORM_VPMULLQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 = 7744
  fromEnum INTRINSIC_XED_IFORM_VPMULLQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 = 7745
  fromEnum INTRINSIC_XED_IFORM_VPMULLQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 = 7746
  fromEnum INTRINSIC_XED_IFORM_VPMULLQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 = 7747
  fromEnum INTRINSIC_XED_IFORM_VPMULLW_XMMdq_XMMdq_MEMdq = 7748
  fromEnum INTRINSIC_XED_IFORM_VPMULLW_XMMdq_XMMdq_XMMdq = 7749
  fromEnum INTRINSIC_XED_IFORM_VPMULLW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 = 7750
  fromEnum INTRINSIC_XED_IFORM_VPMULLW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 = 7751
  fromEnum INTRINSIC_XED_IFORM_VPMULLW_YMMqq_YMMqq_MEMqq = 7752
  fromEnum INTRINSIC_XED_IFORM_VPMULLW_YMMqq_YMMqq_YMMqq = 7753
  fromEnum INTRINSIC_XED_IFORM_VPMULLW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 = 7754
  fromEnum INTRINSIC_XED_IFORM_VPMULLW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 = 7755
  fromEnum INTRINSIC_XED_IFORM_VPMULLW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 = 7756
  fromEnum INTRINSIC_XED_IFORM_VPMULLW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 = 7757
  fromEnum INTRINSIC_XED_IFORM_VPMULTISHIFTQB_XMMu8_MASKmskw_XMMu8_MEMu64_AVX512 = 7758
  fromEnum INTRINSIC_XED_IFORM_VPMULTISHIFTQB_XMMu8_MASKmskw_XMMu8_XMMu64_AVX512 = 7759
  fromEnum INTRINSIC_XED_IFORM_VPMULTISHIFTQB_YMMu8_MASKmskw_YMMu8_MEMu64_AVX512 = 7760
  fromEnum INTRINSIC_XED_IFORM_VPMULTISHIFTQB_YMMu8_MASKmskw_YMMu8_YMMu64_AVX512 = 7761
  fromEnum INTRINSIC_XED_IFORM_VPMULTISHIFTQB_ZMMu8_MASKmskw_ZMMu8_MEMu64_AVX512 = 7762
  fromEnum INTRINSIC_XED_IFORM_VPMULTISHIFTQB_ZMMu8_MASKmskw_ZMMu8_ZMMu64_AVX512 = 7763
  fromEnum INTRINSIC_XED_IFORM_VPMULUDQ_XMMdq_XMMdq_MEMdq = 7764
  fromEnum INTRINSIC_XED_IFORM_VPMULUDQ_XMMdq_XMMdq_XMMdq = 7765
  fromEnum INTRINSIC_XED_IFORM_VPMULUDQ_XMMu64_MASKmskw_XMMu32_MEMu32_AVX512 = 7766
  fromEnum INTRINSIC_XED_IFORM_VPMULUDQ_XMMu64_MASKmskw_XMMu32_XMMu32_AVX512 = 7767
  fromEnum INTRINSIC_XED_IFORM_VPMULUDQ_YMMqq_YMMqq_MEMqq = 7768
  fromEnum INTRINSIC_XED_IFORM_VPMULUDQ_YMMqq_YMMqq_YMMqq = 7769
  fromEnum INTRINSIC_XED_IFORM_VPMULUDQ_YMMu64_MASKmskw_YMMu32_MEMu32_AVX512 = 7770
  fromEnum INTRINSIC_XED_IFORM_VPMULUDQ_YMMu64_MASKmskw_YMMu32_YMMu32_AVX512 = 7771
  fromEnum INTRINSIC_XED_IFORM_VPMULUDQ_ZMMu64_MASKmskw_ZMMu32_MEMu32_AVX512 = 7772
  fromEnum INTRINSIC_XED_IFORM_VPMULUDQ_ZMMu64_MASKmskw_ZMMu32_ZMMu32_AVX512 = 7773
  fromEnum INTRINSIC_XED_IFORM_VPOPCNTB_XMMu8_MASKmskw_MEMu8_AVX512 = 7774
  fromEnum INTRINSIC_XED_IFORM_VPOPCNTB_XMMu8_MASKmskw_XMMu8_AVX512 = 7775
  fromEnum INTRINSIC_XED_IFORM_VPOPCNTB_YMMu8_MASKmskw_MEMu8_AVX512 = 7776
  fromEnum INTRINSIC_XED_IFORM_VPOPCNTB_YMMu8_MASKmskw_YMMu8_AVX512 = 7777
  fromEnum INTRINSIC_XED_IFORM_VPOPCNTB_ZMMu8_MASKmskw_MEMu8_AVX512 = 7778
  fromEnum INTRINSIC_XED_IFORM_VPOPCNTB_ZMMu8_MASKmskw_ZMMu8_AVX512 = 7779
  fromEnum INTRINSIC_XED_IFORM_VPOPCNTD_XMMu32_MASKmskw_MEMu32_AVX512 = 7780
  fromEnum INTRINSIC_XED_IFORM_VPOPCNTD_XMMu32_MASKmskw_XMMu32_AVX512 = 7781
  fromEnum INTRINSIC_XED_IFORM_VPOPCNTD_YMMu32_MASKmskw_MEMu32_AVX512 = 7782
  fromEnum INTRINSIC_XED_IFORM_VPOPCNTD_YMMu32_MASKmskw_YMMu32_AVX512 = 7783
  fromEnum INTRINSIC_XED_IFORM_VPOPCNTD_ZMMu32_MASKmskw_MEMu32_AVX512 = 7784
  fromEnum INTRINSIC_XED_IFORM_VPOPCNTD_ZMMu32_MASKmskw_ZMMu32_AVX512 = 7785
  fromEnum INTRINSIC_XED_IFORM_VPOPCNTQ_XMMu64_MASKmskw_MEMu64_AVX512 = 7786
  fromEnum INTRINSIC_XED_IFORM_VPOPCNTQ_XMMu64_MASKmskw_XMMu64_AVX512 = 7787
  fromEnum INTRINSIC_XED_IFORM_VPOPCNTQ_YMMu64_MASKmskw_MEMu64_AVX512 = 7788
  fromEnum INTRINSIC_XED_IFORM_VPOPCNTQ_YMMu64_MASKmskw_YMMu64_AVX512 = 7789
  fromEnum INTRINSIC_XED_IFORM_VPOPCNTQ_ZMMu64_MASKmskw_MEMu64_AVX512 = 7790
  fromEnum INTRINSIC_XED_IFORM_VPOPCNTQ_ZMMu64_MASKmskw_ZMMu64_AVX512 = 7791
  fromEnum INTRINSIC_XED_IFORM_VPOPCNTW_XMMu16_MASKmskw_MEMu16_AVX512 = 7792
  fromEnum INTRINSIC_XED_IFORM_VPOPCNTW_XMMu16_MASKmskw_XMMu16_AVX512 = 7793
  fromEnum INTRINSIC_XED_IFORM_VPOPCNTW_YMMu16_MASKmskw_MEMu16_AVX512 = 7794
  fromEnum INTRINSIC_XED_IFORM_VPOPCNTW_YMMu16_MASKmskw_YMMu16_AVX512 = 7795
  fromEnum INTRINSIC_XED_IFORM_VPOPCNTW_ZMMu16_MASKmskw_MEMu16_AVX512 = 7796
  fromEnum INTRINSIC_XED_IFORM_VPOPCNTW_ZMMu16_MASKmskw_ZMMu16_AVX512 = 7797
  fromEnum INTRINSIC_XED_IFORM_VPOR_XMMdq_XMMdq_MEMdq = 7798
  fromEnum INTRINSIC_XED_IFORM_VPOR_XMMdq_XMMdq_XMMdq = 7799
  fromEnum INTRINSIC_XED_IFORM_VPOR_YMMqq_YMMqq_MEMqq = 7800
  fromEnum INTRINSIC_XED_IFORM_VPOR_YMMqq_YMMqq_YMMqq = 7801
  fromEnum INTRINSIC_XED_IFORM_VPORD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 = 7802
  fromEnum INTRINSIC_XED_IFORM_VPORD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 = 7803
  fromEnum INTRINSIC_XED_IFORM_VPORD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 = 7804
  fromEnum INTRINSIC_XED_IFORM_VPORD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 = 7805
  fromEnum INTRINSIC_XED_IFORM_VPORD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 = 7806
  fromEnum INTRINSIC_XED_IFORM_VPORD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 = 7807
  fromEnum INTRINSIC_XED_IFORM_VPORQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 = 7808
  fromEnum INTRINSIC_XED_IFORM_VPORQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 = 7809
  fromEnum INTRINSIC_XED_IFORM_VPORQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 = 7810
  fromEnum INTRINSIC_XED_IFORM_VPORQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 = 7811
  fromEnum INTRINSIC_XED_IFORM_VPORQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 = 7812
  fromEnum INTRINSIC_XED_IFORM_VPORQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 = 7813
  fromEnum INTRINSIC_XED_IFORM_VPPERM_XMMdq_XMMdq_MEMdq_XMMdq = 7814
  fromEnum INTRINSIC_XED_IFORM_VPPERM_XMMdq_XMMdq_XMMdq_MEMdq = 7815
  fromEnum INTRINSIC_XED_IFORM_VPPERM_XMMdq_XMMdq_XMMdq_XMMdq = 7816
  fromEnum INTRINSIC_XED_IFORM_VPROLD_XMMu32_MASKmskw_MEMu32_IMM8_AVX512 = 7817
  fromEnum INTRINSIC_XED_IFORM_VPROLD_XMMu32_MASKmskw_XMMu32_IMM8_AVX512 = 7818
  fromEnum INTRINSIC_XED_IFORM_VPROLD_YMMu32_MASKmskw_MEMu32_IMM8_AVX512 = 7819
  fromEnum INTRINSIC_XED_IFORM_VPROLD_YMMu32_MASKmskw_YMMu32_IMM8_AVX512 = 7820
  fromEnum INTRINSIC_XED_IFORM_VPROLD_ZMMu32_MASKmskw_MEMu32_IMM8_AVX512 = 7821
  fromEnum INTRINSIC_XED_IFORM_VPROLD_ZMMu32_MASKmskw_ZMMu32_IMM8_AVX512 = 7822
  fromEnum INTRINSIC_XED_IFORM_VPROLQ_XMMu64_MASKmskw_MEMu64_IMM8_AVX512 = 7823
  fromEnum INTRINSIC_XED_IFORM_VPROLQ_XMMu64_MASKmskw_XMMu64_IMM8_AVX512 = 7824
  fromEnum INTRINSIC_XED_IFORM_VPROLQ_YMMu64_MASKmskw_MEMu64_IMM8_AVX512 = 7825
  fromEnum INTRINSIC_XED_IFORM_VPROLQ_YMMu64_MASKmskw_YMMu64_IMM8_AVX512 = 7826
  fromEnum INTRINSIC_XED_IFORM_VPROLQ_ZMMu64_MASKmskw_MEMu64_IMM8_AVX512 = 7827
  fromEnum INTRINSIC_XED_IFORM_VPROLQ_ZMMu64_MASKmskw_ZMMu64_IMM8_AVX512 = 7828
  fromEnum INTRINSIC_XED_IFORM_VPROLVD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 = 7829
  fromEnum INTRINSIC_XED_IFORM_VPROLVD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 = 7830
  fromEnum INTRINSIC_XED_IFORM_VPROLVD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 = 7831
  fromEnum INTRINSIC_XED_IFORM_VPROLVD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 = 7832
  fromEnum INTRINSIC_XED_IFORM_VPROLVD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 = 7833
  fromEnum INTRINSIC_XED_IFORM_VPROLVD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 = 7834
  fromEnum INTRINSIC_XED_IFORM_VPROLVQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 = 7835
  fromEnum INTRINSIC_XED_IFORM_VPROLVQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 = 7836
  fromEnum INTRINSIC_XED_IFORM_VPROLVQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 = 7837
  fromEnum INTRINSIC_XED_IFORM_VPROLVQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 = 7838
  fromEnum INTRINSIC_XED_IFORM_VPROLVQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 = 7839
  fromEnum INTRINSIC_XED_IFORM_VPROLVQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 = 7840
  fromEnum INTRINSIC_XED_IFORM_VPRORD_XMMu32_MASKmskw_MEMu32_IMM8_AVX512 = 7841
  fromEnum INTRINSIC_XED_IFORM_VPRORD_XMMu32_MASKmskw_XMMu32_IMM8_AVX512 = 7842
  fromEnum INTRINSIC_XED_IFORM_VPRORD_YMMu32_MASKmskw_MEMu32_IMM8_AVX512 = 7843
  fromEnum INTRINSIC_XED_IFORM_VPRORD_YMMu32_MASKmskw_YMMu32_IMM8_AVX512 = 7844
  fromEnum INTRINSIC_XED_IFORM_VPRORD_ZMMu32_MASKmskw_MEMu32_IMM8_AVX512 = 7845
  fromEnum INTRINSIC_XED_IFORM_VPRORD_ZMMu32_MASKmskw_ZMMu32_IMM8_AVX512 = 7846
  fromEnum INTRINSIC_XED_IFORM_VPRORQ_XMMu64_MASKmskw_MEMu64_IMM8_AVX512 = 7847
  fromEnum INTRINSIC_XED_IFORM_VPRORQ_XMMu64_MASKmskw_XMMu64_IMM8_AVX512 = 7848
  fromEnum INTRINSIC_XED_IFORM_VPRORQ_YMMu64_MASKmskw_MEMu64_IMM8_AVX512 = 7849
  fromEnum INTRINSIC_XED_IFORM_VPRORQ_YMMu64_MASKmskw_YMMu64_IMM8_AVX512 = 7850
  fromEnum INTRINSIC_XED_IFORM_VPRORQ_ZMMu64_MASKmskw_MEMu64_IMM8_AVX512 = 7851
  fromEnum INTRINSIC_XED_IFORM_VPRORQ_ZMMu64_MASKmskw_ZMMu64_IMM8_AVX512 = 7852
  fromEnum INTRINSIC_XED_IFORM_VPRORVD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 = 7853
  fromEnum INTRINSIC_XED_IFORM_VPRORVD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 = 7854
  fromEnum INTRINSIC_XED_IFORM_VPRORVD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 = 7855
  fromEnum INTRINSIC_XED_IFORM_VPRORVD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 = 7856
  fromEnum INTRINSIC_XED_IFORM_VPRORVD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 = 7857
  fromEnum INTRINSIC_XED_IFORM_VPRORVD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 = 7858
  fromEnum INTRINSIC_XED_IFORM_VPRORVQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 = 7859
  fromEnum INTRINSIC_XED_IFORM_VPRORVQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 = 7860
  fromEnum INTRINSIC_XED_IFORM_VPRORVQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 = 7861
  fromEnum INTRINSIC_XED_IFORM_VPRORVQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 = 7862
  fromEnum INTRINSIC_XED_IFORM_VPRORVQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 = 7863
  fromEnum INTRINSIC_XED_IFORM_VPRORVQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 = 7864
  fromEnum INTRINSIC_XED_IFORM_VPROTB_XMMdq_MEMdq_IMMb = 7865
  fromEnum INTRINSIC_XED_IFORM_VPROTB_XMMdq_MEMdq_XMMdq = 7866
  fromEnum INTRINSIC_XED_IFORM_VPROTB_XMMdq_XMMdq_IMMb = 7867
  fromEnum INTRINSIC_XED_IFORM_VPROTB_XMMdq_XMMdq_MEMdq = 7868
  fromEnum INTRINSIC_XED_IFORM_VPROTB_XMMdq_XMMdq_XMMdq = 7869
  fromEnum INTRINSIC_XED_IFORM_VPROTD_XMMdq_MEMdq_IMMb = 7870
  fromEnum INTRINSIC_XED_IFORM_VPROTD_XMMdq_MEMdq_XMMdq = 7871
  fromEnum INTRINSIC_XED_IFORM_VPROTD_XMMdq_XMMdq_IMMb = 7872
  fromEnum INTRINSIC_XED_IFORM_VPROTD_XMMdq_XMMdq_MEMdq = 7873
  fromEnum INTRINSIC_XED_IFORM_VPROTD_XMMdq_XMMdq_XMMdq = 7874
  fromEnum INTRINSIC_XED_IFORM_VPROTQ_XMMdq_MEMdq_IMMb = 7875
  fromEnum INTRINSIC_XED_IFORM_VPROTQ_XMMdq_MEMdq_XMMdq = 7876
  fromEnum INTRINSIC_XED_IFORM_VPROTQ_XMMdq_XMMdq_IMMb = 7877
  fromEnum INTRINSIC_XED_IFORM_VPROTQ_XMMdq_XMMdq_MEMdq = 7878
  fromEnum INTRINSIC_XED_IFORM_VPROTQ_XMMdq_XMMdq_XMMdq = 7879
  fromEnum INTRINSIC_XED_IFORM_VPROTW_XMMdq_MEMdq_IMMb = 7880
  fromEnum INTRINSIC_XED_IFORM_VPROTW_XMMdq_MEMdq_XMMdq = 7881
  fromEnum INTRINSIC_XED_IFORM_VPROTW_XMMdq_XMMdq_IMMb = 7882
  fromEnum INTRINSIC_XED_IFORM_VPROTW_XMMdq_XMMdq_MEMdq = 7883
  fromEnum INTRINSIC_XED_IFORM_VPROTW_XMMdq_XMMdq_XMMdq = 7884
  fromEnum INTRINSIC_XED_IFORM_VPSADBW_XMMdq_XMMdq_MEMdq = 7885
  fromEnum INTRINSIC_XED_IFORM_VPSADBW_XMMdq_XMMdq_XMMdq = 7886
  fromEnum INTRINSIC_XED_IFORM_VPSADBW_XMMu16_XMMu8_MEMu8_AVX512 = 7887
  fromEnum INTRINSIC_XED_IFORM_VPSADBW_XMMu16_XMMu8_XMMu8_AVX512 = 7888
  fromEnum INTRINSIC_XED_IFORM_VPSADBW_YMMqq_YMMqq_MEMqq = 7889
  fromEnum INTRINSIC_XED_IFORM_VPSADBW_YMMqq_YMMqq_YMMqq = 7890
  fromEnum INTRINSIC_XED_IFORM_VPSADBW_YMMu16_YMMu8_MEMu8_AVX512 = 7891
  fromEnum INTRINSIC_XED_IFORM_VPSADBW_YMMu16_YMMu8_YMMu8_AVX512 = 7892
  fromEnum INTRINSIC_XED_IFORM_VPSADBW_ZMMu16_ZMMu8_MEMu8_AVX512 = 7893
  fromEnum INTRINSIC_XED_IFORM_VPSADBW_ZMMu16_ZMMu8_ZMMu8_AVX512 = 7894
  fromEnum INTRINSIC_XED_IFORM_VPSCATTERDD_MEMu32_MASKmskw_XMMu32_AVX512_VL128 = 7895
  fromEnum INTRINSIC_XED_IFORM_VPSCATTERDD_MEMu32_MASKmskw_YMMu32_AVX512_VL256 = 7896
  fromEnum INTRINSIC_XED_IFORM_VPSCATTERDD_MEMu32_MASKmskw_ZMMu32_AVX512_VL512 = 7897
  fromEnum INTRINSIC_XED_IFORM_VPSCATTERDQ_MEMu64_MASKmskw_XMMu64_AVX512_VL128 = 7898
  fromEnum INTRINSIC_XED_IFORM_VPSCATTERDQ_MEMu64_MASKmskw_YMMu64_AVX512_VL256 = 7899
  fromEnum INTRINSIC_XED_IFORM_VPSCATTERDQ_MEMu64_MASKmskw_ZMMu64_AVX512_VL512 = 7900
  fromEnum INTRINSIC_XED_IFORM_VPSCATTERQD_MEMu32_MASKmskw_XMMu32_AVX512_VL128 = 7901
  fromEnum INTRINSIC_XED_IFORM_VPSCATTERQD_MEMu32_MASKmskw_XMMu32_AVX512_VL256 = 7902
  fromEnum INTRINSIC_XED_IFORM_VPSCATTERQD_MEMu32_MASKmskw_YMMu32_AVX512_VL512 = 7903
  fromEnum INTRINSIC_XED_IFORM_VPSCATTERQQ_MEMu64_MASKmskw_XMMu64_AVX512_VL128 = 7904
  fromEnum INTRINSIC_XED_IFORM_VPSCATTERQQ_MEMu64_MASKmskw_YMMu64_AVX512_VL256 = 7905
  fromEnum INTRINSIC_XED_IFORM_VPSCATTERQQ_MEMu64_MASKmskw_ZMMu64_AVX512_VL512 = 7906
  fromEnum INTRINSIC_XED_IFORM_VPSHAB_XMMdq_MEMdq_XMMdq = 7907
  fromEnum INTRINSIC_XED_IFORM_VPSHAB_XMMdq_XMMdq_MEMdq = 7908
  fromEnum INTRINSIC_XED_IFORM_VPSHAB_XMMdq_XMMdq_XMMdq = 7909
  fromEnum INTRINSIC_XED_IFORM_VPSHAD_XMMdq_MEMdq_XMMdq = 7910
  fromEnum INTRINSIC_XED_IFORM_VPSHAD_XMMdq_XMMdq_MEMdq = 7911
  fromEnum INTRINSIC_XED_IFORM_VPSHAD_XMMdq_XMMdq_XMMdq = 7912
  fromEnum INTRINSIC_XED_IFORM_VPSHAQ_XMMdq_MEMdq_XMMdq = 7913
  fromEnum INTRINSIC_XED_IFORM_VPSHAQ_XMMdq_XMMdq_MEMdq = 7914
  fromEnum INTRINSIC_XED_IFORM_VPSHAQ_XMMdq_XMMdq_XMMdq = 7915
  fromEnum INTRINSIC_XED_IFORM_VPSHAW_XMMdq_MEMdq_XMMdq = 7916
  fromEnum INTRINSIC_XED_IFORM_VPSHAW_XMMdq_XMMdq_MEMdq = 7917
  fromEnum INTRINSIC_XED_IFORM_VPSHAW_XMMdq_XMMdq_XMMdq = 7918
  fromEnum INTRINSIC_XED_IFORM_VPSHLB_XMMdq_MEMdq_XMMdq = 7919
  fromEnum INTRINSIC_XED_IFORM_VPSHLB_XMMdq_XMMdq_MEMdq = 7920
  fromEnum INTRINSIC_XED_IFORM_VPSHLB_XMMdq_XMMdq_XMMdq = 7921
  fromEnum INTRINSIC_XED_IFORM_VPSHLD_XMMdq_MEMdq_XMMdq = 7922
  fromEnum INTRINSIC_XED_IFORM_VPSHLD_XMMdq_XMMdq_MEMdq = 7923
  fromEnum INTRINSIC_XED_IFORM_VPSHLD_XMMdq_XMMdq_XMMdq = 7924
  fromEnum INTRINSIC_XED_IFORM_VPSHLDD_XMMu32_MASKmskw_XMMu32_MEMu32_IMM8_AVX512 = 7925
  fromEnum INTRINSIC_XED_IFORM_VPSHLDD_XMMu32_MASKmskw_XMMu32_XMMu32_IMM8_AVX512 = 7926
  fromEnum INTRINSIC_XED_IFORM_VPSHLDD_YMMu32_MASKmskw_YMMu32_MEMu32_IMM8_AVX512 = 7927
  fromEnum INTRINSIC_XED_IFORM_VPSHLDD_YMMu32_MASKmskw_YMMu32_YMMu32_IMM8_AVX512 = 7928
  fromEnum INTRINSIC_XED_IFORM_VPSHLDD_ZMMu32_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512 = 7929
  fromEnum INTRINSIC_XED_IFORM_VPSHLDD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_IMM8_AVX512 = 7930
  fromEnum INTRINSIC_XED_IFORM_VPSHLDQ_XMMu64_MASKmskw_XMMu64_MEMu64_IMM8_AVX512 = 7931
  fromEnum INTRINSIC_XED_IFORM_VPSHLDQ_XMMu64_MASKmskw_XMMu64_XMMu64_IMM8_AVX512 = 7932
  fromEnum INTRINSIC_XED_IFORM_VPSHLDQ_YMMu64_MASKmskw_YMMu64_MEMu64_IMM8_AVX512 = 7933
  fromEnum INTRINSIC_XED_IFORM_VPSHLDQ_YMMu64_MASKmskw_YMMu64_YMMu64_IMM8_AVX512 = 7934
  fromEnum INTRINSIC_XED_IFORM_VPSHLDQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512 = 7935
  fromEnum INTRINSIC_XED_IFORM_VPSHLDQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_IMM8_AVX512 = 7936
  fromEnum INTRINSIC_XED_IFORM_VPSHLDVD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 = 7937
  fromEnum INTRINSIC_XED_IFORM_VPSHLDVD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 = 7938
  fromEnum INTRINSIC_XED_IFORM_VPSHLDVD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 = 7939
  fromEnum INTRINSIC_XED_IFORM_VPSHLDVD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 = 7940
  fromEnum INTRINSIC_XED_IFORM_VPSHLDVD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 = 7941
  fromEnum INTRINSIC_XED_IFORM_VPSHLDVD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 = 7942
  fromEnum INTRINSIC_XED_IFORM_VPSHLDVQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 = 7943
  fromEnum INTRINSIC_XED_IFORM_VPSHLDVQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 = 7944
  fromEnum INTRINSIC_XED_IFORM_VPSHLDVQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 = 7945
  fromEnum INTRINSIC_XED_IFORM_VPSHLDVQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 = 7946
  fromEnum INTRINSIC_XED_IFORM_VPSHLDVQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 = 7947
  fromEnum INTRINSIC_XED_IFORM_VPSHLDVQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 = 7948
  fromEnum INTRINSIC_XED_IFORM_VPSHLDVW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 = 7949
  fromEnum INTRINSIC_XED_IFORM_VPSHLDVW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 = 7950
  fromEnum INTRINSIC_XED_IFORM_VPSHLDVW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 = 7951
  fromEnum INTRINSIC_XED_IFORM_VPSHLDVW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 = 7952
  fromEnum INTRINSIC_XED_IFORM_VPSHLDVW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 = 7953
  fromEnum INTRINSIC_XED_IFORM_VPSHLDVW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 = 7954
  fromEnum INTRINSIC_XED_IFORM_VPSHLDW_XMMu16_MASKmskw_XMMu16_MEMu16_IMM8_AVX512 = 7955
  fromEnum INTRINSIC_XED_IFORM_VPSHLDW_XMMu16_MASKmskw_XMMu16_XMMu16_IMM8_AVX512 = 7956
  fromEnum INTRINSIC_XED_IFORM_VPSHLDW_YMMu16_MASKmskw_YMMu16_MEMu16_IMM8_AVX512 = 7957
  fromEnum INTRINSIC_XED_IFORM_VPSHLDW_YMMu16_MASKmskw_YMMu16_YMMu16_IMM8_AVX512 = 7958
  fromEnum INTRINSIC_XED_IFORM_VPSHLDW_ZMMu16_MASKmskw_ZMMu16_MEMu16_IMM8_AVX512 = 7959
  fromEnum INTRINSIC_XED_IFORM_VPSHLDW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_IMM8_AVX512 = 7960
  fromEnum INTRINSIC_XED_IFORM_VPSHLQ_XMMdq_MEMdq_XMMdq = 7961
  fromEnum INTRINSIC_XED_IFORM_VPSHLQ_XMMdq_XMMdq_MEMdq = 7962
  fromEnum INTRINSIC_XED_IFORM_VPSHLQ_XMMdq_XMMdq_XMMdq = 7963
  fromEnum INTRINSIC_XED_IFORM_VPSHLW_XMMdq_MEMdq_XMMdq = 7964
  fromEnum INTRINSIC_XED_IFORM_VPSHLW_XMMdq_XMMdq_MEMdq = 7965
  fromEnum INTRINSIC_XED_IFORM_VPSHLW_XMMdq_XMMdq_XMMdq = 7966
  fromEnum INTRINSIC_XED_IFORM_VPSHRDD_XMMu32_MASKmskw_XMMu32_MEMu32_IMM8_AVX512 = 7967
  fromEnum INTRINSIC_XED_IFORM_VPSHRDD_XMMu32_MASKmskw_XMMu32_XMMu32_IMM8_AVX512 = 7968
  fromEnum INTRINSIC_XED_IFORM_VPSHRDD_YMMu32_MASKmskw_YMMu32_MEMu32_IMM8_AVX512 = 7969
  fromEnum INTRINSIC_XED_IFORM_VPSHRDD_YMMu32_MASKmskw_YMMu32_YMMu32_IMM8_AVX512 = 7970
  fromEnum INTRINSIC_XED_IFORM_VPSHRDD_ZMMu32_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512 = 7971
  fromEnum INTRINSIC_XED_IFORM_VPSHRDD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_IMM8_AVX512 = 7972
  fromEnum INTRINSIC_XED_IFORM_VPSHRDQ_XMMu64_MASKmskw_XMMu64_MEMu64_IMM8_AVX512 = 7973
  fromEnum INTRINSIC_XED_IFORM_VPSHRDQ_XMMu64_MASKmskw_XMMu64_XMMu64_IMM8_AVX512 = 7974
  fromEnum INTRINSIC_XED_IFORM_VPSHRDQ_YMMu64_MASKmskw_YMMu64_MEMu64_IMM8_AVX512 = 7975
  fromEnum INTRINSIC_XED_IFORM_VPSHRDQ_YMMu64_MASKmskw_YMMu64_YMMu64_IMM8_AVX512 = 7976
  fromEnum INTRINSIC_XED_IFORM_VPSHRDQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512 = 7977
  fromEnum INTRINSIC_XED_IFORM_VPSHRDQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_IMM8_AVX512 = 7978
  fromEnum INTRINSIC_XED_IFORM_VPSHRDVD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 = 7979
  fromEnum INTRINSIC_XED_IFORM_VPSHRDVD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 = 7980
  fromEnum INTRINSIC_XED_IFORM_VPSHRDVD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 = 7981
  fromEnum INTRINSIC_XED_IFORM_VPSHRDVD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 = 7982
  fromEnum INTRINSIC_XED_IFORM_VPSHRDVD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 = 7983
  fromEnum INTRINSIC_XED_IFORM_VPSHRDVD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 = 7984
  fromEnum INTRINSIC_XED_IFORM_VPSHRDVQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 = 7985
  fromEnum INTRINSIC_XED_IFORM_VPSHRDVQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 = 7986
  fromEnum INTRINSIC_XED_IFORM_VPSHRDVQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 = 7987
  fromEnum INTRINSIC_XED_IFORM_VPSHRDVQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 = 7988
  fromEnum INTRINSIC_XED_IFORM_VPSHRDVQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 = 7989
  fromEnum INTRINSIC_XED_IFORM_VPSHRDVQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 = 7990
  fromEnum INTRINSIC_XED_IFORM_VPSHRDVW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 = 7991
  fromEnum INTRINSIC_XED_IFORM_VPSHRDVW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 = 7992
  fromEnum INTRINSIC_XED_IFORM_VPSHRDVW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 = 7993
  fromEnum INTRINSIC_XED_IFORM_VPSHRDVW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 = 7994
  fromEnum INTRINSIC_XED_IFORM_VPSHRDVW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 = 7995
  fromEnum INTRINSIC_XED_IFORM_VPSHRDVW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 = 7996
  fromEnum INTRINSIC_XED_IFORM_VPSHRDW_XMMu16_MASKmskw_XMMu16_MEMu16_IMM8_AVX512 = 7997
  fromEnum INTRINSIC_XED_IFORM_VPSHRDW_XMMu16_MASKmskw_XMMu16_XMMu16_IMM8_AVX512 = 7998
  fromEnum INTRINSIC_XED_IFORM_VPSHRDW_YMMu16_MASKmskw_YMMu16_MEMu16_IMM8_AVX512 = 7999
  fromEnum INTRINSIC_XED_IFORM_VPSHRDW_YMMu16_MASKmskw_YMMu16_YMMu16_IMM8_AVX512 = 8000
  fromEnum INTRINSIC_XED_IFORM_VPSHRDW_ZMMu16_MASKmskw_ZMMu16_MEMu16_IMM8_AVX512 = 8001
  fromEnum INTRINSIC_XED_IFORM_VPSHRDW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_IMM8_AVX512 = 8002
  fromEnum INTRINSIC_XED_IFORM_VPSHUFB_XMMdq_XMMdq_MEMdq = 8003
  fromEnum INTRINSIC_XED_IFORM_VPSHUFB_XMMdq_XMMdq_XMMdq = 8004
  fromEnum INTRINSIC_XED_IFORM_VPSHUFB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 = 8005
  fromEnum INTRINSIC_XED_IFORM_VPSHUFB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 = 8006
  fromEnum INTRINSIC_XED_IFORM_VPSHUFB_YMMqq_YMMqq_MEMqq = 8007
  fromEnum INTRINSIC_XED_IFORM_VPSHUFB_YMMqq_YMMqq_YMMqq = 8008
  fromEnum INTRINSIC_XED_IFORM_VPSHUFB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 = 8009
  fromEnum INTRINSIC_XED_IFORM_VPSHUFB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 = 8010
  fromEnum INTRINSIC_XED_IFORM_VPSHUFB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 = 8011
  fromEnum INTRINSIC_XED_IFORM_VPSHUFB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 = 8012
  fromEnum INTRINSIC_XED_IFORM_VPSHUFBITQMB_MASKmskw_MASKmskw_XMMu64_MEMu8_AVX512 = 8013
  fromEnum INTRINSIC_XED_IFORM_VPSHUFBITQMB_MASKmskw_MASKmskw_XMMu64_XMMu8_AVX512 = 8014
  fromEnum INTRINSIC_XED_IFORM_VPSHUFBITQMB_MASKmskw_MASKmskw_YMMu64_MEMu8_AVX512 = 8015
  fromEnum INTRINSIC_XED_IFORM_VPSHUFBITQMB_MASKmskw_MASKmskw_YMMu64_YMMu8_AVX512 = 8016
  fromEnum INTRINSIC_XED_IFORM_VPSHUFBITQMB_MASKmskw_MASKmskw_ZMMu64_MEMu8_AVX512 = 8017
  fromEnum INTRINSIC_XED_IFORM_VPSHUFBITQMB_MASKmskw_MASKmskw_ZMMu64_ZMMu8_AVX512 = 8018
  fromEnum INTRINSIC_XED_IFORM_VPSHUFD_XMMdq_MEMdq_IMMb = 8019
  fromEnum INTRINSIC_XED_IFORM_VPSHUFD_XMMdq_XMMdq_IMMb = 8020
  fromEnum INTRINSIC_XED_IFORM_VPSHUFD_XMMu32_MASKmskw_MEMu32_IMM8_AVX512 = 8021
  fromEnum INTRINSIC_XED_IFORM_VPSHUFD_XMMu32_MASKmskw_XMMu32_IMM8_AVX512 = 8022
  fromEnum INTRINSIC_XED_IFORM_VPSHUFD_YMMqq_MEMqq_IMMb = 8023
  fromEnum INTRINSIC_XED_IFORM_VPSHUFD_YMMqq_YMMqq_IMMb = 8024
  fromEnum INTRINSIC_XED_IFORM_VPSHUFD_YMMu32_MASKmskw_MEMu32_IMM8_AVX512 = 8025
  fromEnum INTRINSIC_XED_IFORM_VPSHUFD_YMMu32_MASKmskw_YMMu32_IMM8_AVX512 = 8026
  fromEnum INTRINSIC_XED_IFORM_VPSHUFD_ZMMu32_MASKmskw_MEMu32_IMM8_AVX512 = 8027
  fromEnum INTRINSIC_XED_IFORM_VPSHUFD_ZMMu32_MASKmskw_ZMMu32_IMM8_AVX512 = 8028
  fromEnum INTRINSIC_XED_IFORM_VPSHUFHW_XMMdq_MEMdq_IMMb = 8029
  fromEnum INTRINSIC_XED_IFORM_VPSHUFHW_XMMdq_XMMdq_IMMb = 8030
  fromEnum INTRINSIC_XED_IFORM_VPSHUFHW_XMMu16_MASKmskw_MEMu16_IMM8_AVX512 = 8031
  fromEnum INTRINSIC_XED_IFORM_VPSHUFHW_XMMu16_MASKmskw_XMMu16_IMM8_AVX512 = 8032
  fromEnum INTRINSIC_XED_IFORM_VPSHUFHW_YMMqq_MEMqq_IMMb = 8033
  fromEnum INTRINSIC_XED_IFORM_VPSHUFHW_YMMqq_YMMqq_IMMb = 8034
  fromEnum INTRINSIC_XED_IFORM_VPSHUFHW_YMMu16_MASKmskw_MEMu16_IMM8_AVX512 = 8035
  fromEnum INTRINSIC_XED_IFORM_VPSHUFHW_YMMu16_MASKmskw_YMMu16_IMM8_AVX512 = 8036
  fromEnum INTRINSIC_XED_IFORM_VPSHUFHW_ZMMu16_MASKmskw_MEMu16_IMM8_AVX512 = 8037
  fromEnum INTRINSIC_XED_IFORM_VPSHUFHW_ZMMu16_MASKmskw_ZMMu16_IMM8_AVX512 = 8038
  fromEnum INTRINSIC_XED_IFORM_VPSHUFLW_XMMdq_MEMdq_IMMb = 8039
  fromEnum INTRINSIC_XED_IFORM_VPSHUFLW_XMMdq_XMMdq_IMMb = 8040
  fromEnum INTRINSIC_XED_IFORM_VPSHUFLW_XMMu16_MASKmskw_MEMu16_IMM8_AVX512 = 8041
  fromEnum INTRINSIC_XED_IFORM_VPSHUFLW_XMMu16_MASKmskw_XMMu16_IMM8_AVX512 = 8042
  fromEnum INTRINSIC_XED_IFORM_VPSHUFLW_YMMqq_MEMqq_IMMb = 8043
  fromEnum INTRINSIC_XED_IFORM_VPSHUFLW_YMMqq_YMMqq_IMMb = 8044
  fromEnum INTRINSIC_XED_IFORM_VPSHUFLW_YMMu16_MASKmskw_MEMu16_IMM8_AVX512 = 8045
  fromEnum INTRINSIC_XED_IFORM_VPSHUFLW_YMMu16_MASKmskw_YMMu16_IMM8_AVX512 = 8046
  fromEnum INTRINSIC_XED_IFORM_VPSHUFLW_ZMMu16_MASKmskw_MEMu16_IMM8_AVX512 = 8047
  fromEnum INTRINSIC_XED_IFORM_VPSHUFLW_ZMMu16_MASKmskw_ZMMu16_IMM8_AVX512 = 8048
  fromEnum INTRINSIC_XED_IFORM_VPSIGNB_XMMdq_XMMdq_MEMdq = 8049
  fromEnum INTRINSIC_XED_IFORM_VPSIGNB_XMMdq_XMMdq_XMMdq = 8050
  fromEnum INTRINSIC_XED_IFORM_VPSIGNB_YMMqq_YMMqq_MEMqq = 8051
  fromEnum INTRINSIC_XED_IFORM_VPSIGNB_YMMqq_YMMqq_YMMqq = 8052
  fromEnum INTRINSIC_XED_IFORM_VPSIGND_XMMdq_XMMdq_MEMdq = 8053
  fromEnum INTRINSIC_XED_IFORM_VPSIGND_XMMdq_XMMdq_XMMdq = 8054
  fromEnum INTRINSIC_XED_IFORM_VPSIGND_YMMqq_YMMqq_MEMqq = 8055
  fromEnum INTRINSIC_XED_IFORM_VPSIGND_YMMqq_YMMqq_YMMqq = 8056
  fromEnum INTRINSIC_XED_IFORM_VPSIGNW_XMMdq_XMMdq_MEMdq = 8057
  fromEnum INTRINSIC_XED_IFORM_VPSIGNW_XMMdq_XMMdq_XMMdq = 8058
  fromEnum INTRINSIC_XED_IFORM_VPSIGNW_YMMqq_YMMqq_MEMqq = 8059
  fromEnum INTRINSIC_XED_IFORM_VPSIGNW_YMMqq_YMMqq_YMMqq = 8060
  fromEnum INTRINSIC_XED_IFORM_VPSLLD_XMMdq_XMMdq_IMMb = 8061
  fromEnum INTRINSIC_XED_IFORM_VPSLLD_XMMdq_XMMdq_MEMdq = 8062
  fromEnum INTRINSIC_XED_IFORM_VPSLLD_XMMdq_XMMdq_XMMdq = 8063
  fromEnum INTRINSIC_XED_IFORM_VPSLLD_XMMu32_MASKmskw_MEMu32_IMM8_AVX512 = 8064
  fromEnum INTRINSIC_XED_IFORM_VPSLLD_XMMu32_MASKmskw_XMMu32_IMM8_AVX512 = 8065
  fromEnum INTRINSIC_XED_IFORM_VPSLLD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 = 8066
  fromEnum INTRINSIC_XED_IFORM_VPSLLD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 = 8067
  fromEnum INTRINSIC_XED_IFORM_VPSLLD_YMMqq_YMMqq_IMMb = 8068
  fromEnum INTRINSIC_XED_IFORM_VPSLLD_YMMqq_YMMqq_MEMdq = 8069
  fromEnum INTRINSIC_XED_IFORM_VPSLLD_YMMqq_YMMqq_XMMq = 8070
  fromEnum INTRINSIC_XED_IFORM_VPSLLD_YMMu32_MASKmskw_MEMu32_IMM8_AVX512 = 8071
  fromEnum INTRINSIC_XED_IFORM_VPSLLD_YMMu32_MASKmskw_YMMu32_IMM8_AVX512 = 8072
  fromEnum INTRINSIC_XED_IFORM_VPSLLD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 = 8073
  fromEnum INTRINSIC_XED_IFORM_VPSLLD_YMMu32_MASKmskw_YMMu32_XMMu32_AVX512 = 8074
  fromEnum INTRINSIC_XED_IFORM_VPSLLD_ZMMu32_MASKmskw_MEMu32_IMM8_AVX512 = 8075
  fromEnum INTRINSIC_XED_IFORM_VPSLLD_ZMMu32_MASKmskw_ZMMu32_IMM8_AVX512 = 8076
  fromEnum INTRINSIC_XED_IFORM_VPSLLD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 = 8077
  fromEnum INTRINSIC_XED_IFORM_VPSLLD_ZMMu32_MASKmskw_ZMMu32_XMMu32_AVX512 = 8078
  fromEnum INTRINSIC_XED_IFORM_VPSLLDQ_XMMdq_XMMdq_IMMb = 8079
  fromEnum INTRINSIC_XED_IFORM_VPSLLDQ_XMMu8_MEMu8_IMM8_AVX512 = 8080
  fromEnum INTRINSIC_XED_IFORM_VPSLLDQ_XMMu8_XMMu8_IMM8_AVX512 = 8081
  fromEnum INTRINSIC_XED_IFORM_VPSLLDQ_YMMqq_YMMqq_IMMb = 8082
  fromEnum INTRINSIC_XED_IFORM_VPSLLDQ_YMMu8_MEMu8_IMM8_AVX512 = 8083
  fromEnum INTRINSIC_XED_IFORM_VPSLLDQ_YMMu8_YMMu8_IMM8_AVX512 = 8084
  fromEnum INTRINSIC_XED_IFORM_VPSLLDQ_ZMMu8_MEMu8_IMM8_AVX512 = 8085
  fromEnum INTRINSIC_XED_IFORM_VPSLLDQ_ZMMu8_ZMMu8_IMM8_AVX512 = 8086
  fromEnum INTRINSIC_XED_IFORM_VPSLLQ_XMMdq_XMMdq_IMMb = 8087
  fromEnum INTRINSIC_XED_IFORM_VPSLLQ_XMMdq_XMMdq_MEMdq = 8088
  fromEnum INTRINSIC_XED_IFORM_VPSLLQ_XMMdq_XMMdq_XMMdq = 8089
  fromEnum INTRINSIC_XED_IFORM_VPSLLQ_XMMu64_MASKmskw_MEMu64_IMM8_AVX512 = 8090
  fromEnum INTRINSIC_XED_IFORM_VPSLLQ_XMMu64_MASKmskw_XMMu64_IMM8_AVX512 = 8091
  fromEnum INTRINSIC_XED_IFORM_VPSLLQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 = 8092
  fromEnum INTRINSIC_XED_IFORM_VPSLLQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 = 8093
  fromEnum INTRINSIC_XED_IFORM_VPSLLQ_YMMqq_YMMqq_IMMb = 8094
  fromEnum INTRINSIC_XED_IFORM_VPSLLQ_YMMqq_YMMqq_MEMdq = 8095
  fromEnum INTRINSIC_XED_IFORM_VPSLLQ_YMMqq_YMMqq_XMMq = 8096
  fromEnum INTRINSIC_XED_IFORM_VPSLLQ_YMMu64_MASKmskw_MEMu64_IMM8_AVX512 = 8097
  fromEnum INTRINSIC_XED_IFORM_VPSLLQ_YMMu64_MASKmskw_YMMu64_IMM8_AVX512 = 8098
  fromEnum INTRINSIC_XED_IFORM_VPSLLQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 = 8099
  fromEnum INTRINSIC_XED_IFORM_VPSLLQ_YMMu64_MASKmskw_YMMu64_XMMu64_AVX512 = 8100
  fromEnum INTRINSIC_XED_IFORM_VPSLLQ_ZMMu64_MASKmskw_MEMu64_IMM8_AVX512 = 8101
  fromEnum INTRINSIC_XED_IFORM_VPSLLQ_ZMMu64_MASKmskw_ZMMu64_IMM8_AVX512 = 8102
  fromEnum INTRINSIC_XED_IFORM_VPSLLQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 = 8103
  fromEnum INTRINSIC_XED_IFORM_VPSLLQ_ZMMu64_MASKmskw_ZMMu64_XMMu64_AVX512 = 8104
  fromEnum INTRINSIC_XED_IFORM_VPSLLVD_XMMdq_XMMdq_MEMdq = 8105
  fromEnum INTRINSIC_XED_IFORM_VPSLLVD_XMMdq_XMMdq_XMMdq = 8106
  fromEnum INTRINSIC_XED_IFORM_VPSLLVD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 = 8107
  fromEnum INTRINSIC_XED_IFORM_VPSLLVD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 = 8108
  fromEnum INTRINSIC_XED_IFORM_VPSLLVD_YMMqq_YMMqq_MEMqq = 8109
  fromEnum INTRINSIC_XED_IFORM_VPSLLVD_YMMqq_YMMqq_YMMqq = 8110
  fromEnum INTRINSIC_XED_IFORM_VPSLLVD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 = 8111
  fromEnum INTRINSIC_XED_IFORM_VPSLLVD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 = 8112
  fromEnum INTRINSIC_XED_IFORM_VPSLLVD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 = 8113
  fromEnum INTRINSIC_XED_IFORM_VPSLLVD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 = 8114
  fromEnum INTRINSIC_XED_IFORM_VPSLLVQ_XMMdq_XMMdq_MEMdq = 8115
  fromEnum INTRINSIC_XED_IFORM_VPSLLVQ_XMMdq_XMMdq_XMMdq = 8116
  fromEnum INTRINSIC_XED_IFORM_VPSLLVQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 = 8117
  fromEnum INTRINSIC_XED_IFORM_VPSLLVQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 = 8118
  fromEnum INTRINSIC_XED_IFORM_VPSLLVQ_YMMqq_YMMqq_MEMqq = 8119
  fromEnum INTRINSIC_XED_IFORM_VPSLLVQ_YMMqq_YMMqq_YMMqq = 8120
  fromEnum INTRINSIC_XED_IFORM_VPSLLVQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 = 8121
  fromEnum INTRINSIC_XED_IFORM_VPSLLVQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 = 8122
  fromEnum INTRINSIC_XED_IFORM_VPSLLVQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 = 8123
  fromEnum INTRINSIC_XED_IFORM_VPSLLVQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 = 8124
  fromEnum INTRINSIC_XED_IFORM_VPSLLVW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 = 8125
  fromEnum INTRINSIC_XED_IFORM_VPSLLVW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 = 8126
  fromEnum INTRINSIC_XED_IFORM_VPSLLVW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 = 8127
  fromEnum INTRINSIC_XED_IFORM_VPSLLVW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 = 8128
  fromEnum INTRINSIC_XED_IFORM_VPSLLVW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 = 8129
  fromEnum INTRINSIC_XED_IFORM_VPSLLVW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 = 8130
  fromEnum INTRINSIC_XED_IFORM_VPSLLW_XMMdq_XMMdq_IMMb = 8131
  fromEnum INTRINSIC_XED_IFORM_VPSLLW_XMMdq_XMMdq_MEMdq = 8132
  fromEnum INTRINSIC_XED_IFORM_VPSLLW_XMMdq_XMMdq_XMMdq = 8133
  fromEnum INTRINSIC_XED_IFORM_VPSLLW_XMMu16_MASKmskw_MEMu16_IMM8_AVX512 = 8134
  fromEnum INTRINSIC_XED_IFORM_VPSLLW_XMMu16_MASKmskw_XMMu16_IMM8_AVX512 = 8135
  fromEnum INTRINSIC_XED_IFORM_VPSLLW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 = 8136
  fromEnum INTRINSIC_XED_IFORM_VPSLLW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 = 8137
  fromEnum INTRINSIC_XED_IFORM_VPSLLW_YMMqq_YMMqq_IMMb = 8138
  fromEnum INTRINSIC_XED_IFORM_VPSLLW_YMMqq_YMMqq_MEMdq = 8139
  fromEnum INTRINSIC_XED_IFORM_VPSLLW_YMMqq_YMMqq_XMMq = 8140
  fromEnum INTRINSIC_XED_IFORM_VPSLLW_YMMu16_MASKmskw_MEMu16_IMM8_AVX512 = 8141
  fromEnum INTRINSIC_XED_IFORM_VPSLLW_YMMu16_MASKmskw_YMMu16_IMM8_AVX512 = 8142
  fromEnum INTRINSIC_XED_IFORM_VPSLLW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 = 8143
  fromEnum INTRINSIC_XED_IFORM_VPSLLW_YMMu16_MASKmskw_YMMu16_XMMu16_AVX512 = 8144
  fromEnum INTRINSIC_XED_IFORM_VPSLLW_ZMMu16_MASKmskw_MEMu16_IMM8_AVX512 = 8145
  fromEnum INTRINSIC_XED_IFORM_VPSLLW_ZMMu16_MASKmskw_ZMMu16_IMM8_AVX512 = 8146
  fromEnum INTRINSIC_XED_IFORM_VPSLLW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 = 8147
  fromEnum INTRINSIC_XED_IFORM_VPSLLW_ZMMu16_MASKmskw_ZMMu16_XMMu16_AVX512 = 8148
  fromEnum INTRINSIC_XED_IFORM_VPSRAD_XMMdq_XMMdq_IMMb = 8149
  fromEnum INTRINSIC_XED_IFORM_VPSRAD_XMMdq_XMMdq_MEMdq = 8150
  fromEnum INTRINSIC_XED_IFORM_VPSRAD_XMMdq_XMMdq_XMMdq = 8151
  fromEnum INTRINSIC_XED_IFORM_VPSRAD_XMMu32_MASKmskw_MEMu32_IMM8_AVX512 = 8152
  fromEnum INTRINSIC_XED_IFORM_VPSRAD_XMMu32_MASKmskw_XMMu32_IMM8_AVX512 = 8153
  fromEnum INTRINSIC_XED_IFORM_VPSRAD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 = 8154
  fromEnum INTRINSIC_XED_IFORM_VPSRAD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 = 8155
  fromEnum INTRINSIC_XED_IFORM_VPSRAD_YMMqq_YMMqq_IMMb = 8156
  fromEnum INTRINSIC_XED_IFORM_VPSRAD_YMMqq_YMMqq_MEMdq = 8157
  fromEnum INTRINSIC_XED_IFORM_VPSRAD_YMMqq_YMMqq_XMMq = 8158
  fromEnum INTRINSIC_XED_IFORM_VPSRAD_YMMu32_MASKmskw_MEMu32_IMM8_AVX512 = 8159
  fromEnum INTRINSIC_XED_IFORM_VPSRAD_YMMu32_MASKmskw_YMMu32_IMM8_AVX512 = 8160
  fromEnum INTRINSIC_XED_IFORM_VPSRAD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 = 8161
  fromEnum INTRINSIC_XED_IFORM_VPSRAD_YMMu32_MASKmskw_YMMu32_XMMu32_AVX512 = 8162
  fromEnum INTRINSIC_XED_IFORM_VPSRAD_ZMMu32_MASKmskw_MEMu32_IMM8_AVX512 = 8163
  fromEnum INTRINSIC_XED_IFORM_VPSRAD_ZMMu32_MASKmskw_ZMMu32_IMM8_AVX512 = 8164
  fromEnum INTRINSIC_XED_IFORM_VPSRAD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 = 8165
  fromEnum INTRINSIC_XED_IFORM_VPSRAD_ZMMu32_MASKmskw_ZMMu32_XMMu32_AVX512 = 8166
  fromEnum INTRINSIC_XED_IFORM_VPSRAQ_XMMu64_MASKmskw_MEMu64_IMM8_AVX512 = 8167
  fromEnum INTRINSIC_XED_IFORM_VPSRAQ_XMMu64_MASKmskw_XMMu64_IMM8_AVX512 = 8168
  fromEnum INTRINSIC_XED_IFORM_VPSRAQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 = 8169
  fromEnum INTRINSIC_XED_IFORM_VPSRAQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 = 8170
  fromEnum INTRINSIC_XED_IFORM_VPSRAQ_YMMu64_MASKmskw_MEMu64_IMM8_AVX512 = 8171
  fromEnum INTRINSIC_XED_IFORM_VPSRAQ_YMMu64_MASKmskw_YMMu64_IMM8_AVX512 = 8172
  fromEnum INTRINSIC_XED_IFORM_VPSRAQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 = 8173
  fromEnum INTRINSIC_XED_IFORM_VPSRAQ_YMMu64_MASKmskw_YMMu64_XMMu64_AVX512 = 8174
  fromEnum INTRINSIC_XED_IFORM_VPSRAQ_ZMMu64_MASKmskw_MEMu64_IMM8_AVX512 = 8175
  fromEnum INTRINSIC_XED_IFORM_VPSRAQ_ZMMu64_MASKmskw_ZMMu64_IMM8_AVX512 = 8176
  fromEnum INTRINSIC_XED_IFORM_VPSRAQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 = 8177
  fromEnum INTRINSIC_XED_IFORM_VPSRAQ_ZMMu64_MASKmskw_ZMMu64_XMMu64_AVX512 = 8178
  fromEnum INTRINSIC_XED_IFORM_VPSRAVD_XMMdq_XMMdq_MEMdq = 8179
  fromEnum INTRINSIC_XED_IFORM_VPSRAVD_XMMdq_XMMdq_XMMdq = 8180
  fromEnum INTRINSIC_XED_IFORM_VPSRAVD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 = 8181
  fromEnum INTRINSIC_XED_IFORM_VPSRAVD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 = 8182
  fromEnum INTRINSIC_XED_IFORM_VPSRAVD_YMMqq_YMMqq_MEMqq = 8183
  fromEnum INTRINSIC_XED_IFORM_VPSRAVD_YMMqq_YMMqq_YMMqq = 8184
  fromEnum INTRINSIC_XED_IFORM_VPSRAVD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 = 8185
  fromEnum INTRINSIC_XED_IFORM_VPSRAVD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 = 8186
  fromEnum INTRINSIC_XED_IFORM_VPSRAVD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 = 8187
  fromEnum INTRINSIC_XED_IFORM_VPSRAVD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 = 8188
  fromEnum INTRINSIC_XED_IFORM_VPSRAVQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 = 8189
  fromEnum INTRINSIC_XED_IFORM_VPSRAVQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 = 8190
  fromEnum INTRINSIC_XED_IFORM_VPSRAVQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 = 8191
  fromEnum INTRINSIC_XED_IFORM_VPSRAVQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 = 8192
  fromEnum INTRINSIC_XED_IFORM_VPSRAVQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 = 8193
  fromEnum INTRINSIC_XED_IFORM_VPSRAVQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 = 8194
  fromEnum INTRINSIC_XED_IFORM_VPSRAVW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 = 8195
  fromEnum INTRINSIC_XED_IFORM_VPSRAVW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 = 8196
  fromEnum INTRINSIC_XED_IFORM_VPSRAVW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 = 8197
  fromEnum INTRINSIC_XED_IFORM_VPSRAVW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 = 8198
  fromEnum INTRINSIC_XED_IFORM_VPSRAVW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 = 8199
  fromEnum INTRINSIC_XED_IFORM_VPSRAVW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 = 8200
  fromEnum INTRINSIC_XED_IFORM_VPSRAW_XMMdq_XMMdq_IMMb = 8201
  fromEnum INTRINSIC_XED_IFORM_VPSRAW_XMMdq_XMMdq_MEMdq = 8202
  fromEnum INTRINSIC_XED_IFORM_VPSRAW_XMMdq_XMMdq_XMMdq = 8203
  fromEnum INTRINSIC_XED_IFORM_VPSRAW_XMMu16_MASKmskw_MEMu16_IMM8_AVX512 = 8204
  fromEnum INTRINSIC_XED_IFORM_VPSRAW_XMMu16_MASKmskw_XMMu16_IMM8_AVX512 = 8205
  fromEnum INTRINSIC_XED_IFORM_VPSRAW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 = 8206
  fromEnum INTRINSIC_XED_IFORM_VPSRAW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 = 8207
  fromEnum INTRINSIC_XED_IFORM_VPSRAW_YMMqq_YMMqq_IMMb = 8208
  fromEnum INTRINSIC_XED_IFORM_VPSRAW_YMMqq_YMMqq_MEMdq = 8209
  fromEnum INTRINSIC_XED_IFORM_VPSRAW_YMMqq_YMMqq_XMMq = 8210
  fromEnum INTRINSIC_XED_IFORM_VPSRAW_YMMu16_MASKmskw_MEMu16_IMM8_AVX512 = 8211
  fromEnum INTRINSIC_XED_IFORM_VPSRAW_YMMu16_MASKmskw_YMMu16_IMM8_AVX512 = 8212
  fromEnum INTRINSIC_XED_IFORM_VPSRAW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 = 8213
  fromEnum INTRINSIC_XED_IFORM_VPSRAW_YMMu16_MASKmskw_YMMu16_XMMu16_AVX512 = 8214
  fromEnum INTRINSIC_XED_IFORM_VPSRAW_ZMMu16_MASKmskw_MEMu16_IMM8_AVX512 = 8215
  fromEnum INTRINSIC_XED_IFORM_VPSRAW_ZMMu16_MASKmskw_ZMMu16_IMM8_AVX512 = 8216
  fromEnum INTRINSIC_XED_IFORM_VPSRAW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 = 8217
  fromEnum INTRINSIC_XED_IFORM_VPSRAW_ZMMu16_MASKmskw_ZMMu16_XMMu16_AVX512 = 8218
  fromEnum INTRINSIC_XED_IFORM_VPSRLD_XMMdq_XMMdq_IMMb = 8219
  fromEnum INTRINSIC_XED_IFORM_VPSRLD_XMMdq_XMMdq_MEMdq = 8220
  fromEnum INTRINSIC_XED_IFORM_VPSRLD_XMMdq_XMMdq_XMMdq = 8221
  fromEnum INTRINSIC_XED_IFORM_VPSRLD_XMMu32_MASKmskw_MEMu32_IMM8_AVX512 = 8222
  fromEnum INTRINSIC_XED_IFORM_VPSRLD_XMMu32_MASKmskw_XMMu32_IMM8_AVX512 = 8223
  fromEnum INTRINSIC_XED_IFORM_VPSRLD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 = 8224
  fromEnum INTRINSIC_XED_IFORM_VPSRLD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 = 8225
  fromEnum INTRINSIC_XED_IFORM_VPSRLD_YMMqq_YMMqq_IMMb = 8226
  fromEnum INTRINSIC_XED_IFORM_VPSRLD_YMMqq_YMMqq_MEMdq = 8227
  fromEnum INTRINSIC_XED_IFORM_VPSRLD_YMMqq_YMMqq_XMMq = 8228
  fromEnum INTRINSIC_XED_IFORM_VPSRLD_YMMu32_MASKmskw_MEMu32_IMM8_AVX512 = 8229
  fromEnum INTRINSIC_XED_IFORM_VPSRLD_YMMu32_MASKmskw_YMMu32_IMM8_AVX512 = 8230
  fromEnum INTRINSIC_XED_IFORM_VPSRLD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 = 8231
  fromEnum INTRINSIC_XED_IFORM_VPSRLD_YMMu32_MASKmskw_YMMu32_XMMu32_AVX512 = 8232
  fromEnum INTRINSIC_XED_IFORM_VPSRLD_ZMMu32_MASKmskw_MEMu32_IMM8_AVX512 = 8233
  fromEnum INTRINSIC_XED_IFORM_VPSRLD_ZMMu32_MASKmskw_ZMMu32_IMM8_AVX512 = 8234
  fromEnum INTRINSIC_XED_IFORM_VPSRLD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 = 8235
  fromEnum INTRINSIC_XED_IFORM_VPSRLD_ZMMu32_MASKmskw_ZMMu32_XMMu32_AVX512 = 8236
  fromEnum INTRINSIC_XED_IFORM_VPSRLDQ_XMMdq_XMMdq_IMMb = 8237
  fromEnum INTRINSIC_XED_IFORM_VPSRLDQ_XMMu8_MEMu8_IMM8_AVX512 = 8238
  fromEnum INTRINSIC_XED_IFORM_VPSRLDQ_XMMu8_XMMu8_IMM8_AVX512 = 8239
  fromEnum INTRINSIC_XED_IFORM_VPSRLDQ_YMMqq_YMMqq_IMMb = 8240
  fromEnum INTRINSIC_XED_IFORM_VPSRLDQ_YMMu8_MEMu8_IMM8_AVX512 = 8241
  fromEnum INTRINSIC_XED_IFORM_VPSRLDQ_YMMu8_YMMu8_IMM8_AVX512 = 8242
  fromEnum INTRINSIC_XED_IFORM_VPSRLDQ_ZMMu8_MEMu8_IMM8_AVX512 = 8243
  fromEnum INTRINSIC_XED_IFORM_VPSRLDQ_ZMMu8_ZMMu8_IMM8_AVX512 = 8244
  fromEnum INTRINSIC_XED_IFORM_VPSRLQ_XMMdq_XMMdq_IMMb = 8245
  fromEnum INTRINSIC_XED_IFORM_VPSRLQ_XMMdq_XMMdq_MEMdq = 8246
  fromEnum INTRINSIC_XED_IFORM_VPSRLQ_XMMdq_XMMdq_XMMdq = 8247
  fromEnum INTRINSIC_XED_IFORM_VPSRLQ_XMMu64_MASKmskw_MEMu64_IMM8_AVX512 = 8248
  fromEnum INTRINSIC_XED_IFORM_VPSRLQ_XMMu64_MASKmskw_XMMu64_IMM8_AVX512 = 8249
  fromEnum INTRINSIC_XED_IFORM_VPSRLQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 = 8250
  fromEnum INTRINSIC_XED_IFORM_VPSRLQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 = 8251
  fromEnum INTRINSIC_XED_IFORM_VPSRLQ_YMMqq_YMMqq_IMMb = 8252
  fromEnum INTRINSIC_XED_IFORM_VPSRLQ_YMMqq_YMMqq_MEMdq = 8253
  fromEnum INTRINSIC_XED_IFORM_VPSRLQ_YMMqq_YMMqq_XMMq = 8254
  fromEnum INTRINSIC_XED_IFORM_VPSRLQ_YMMu64_MASKmskw_MEMu64_IMM8_AVX512 = 8255
  fromEnum INTRINSIC_XED_IFORM_VPSRLQ_YMMu64_MASKmskw_YMMu64_IMM8_AVX512 = 8256
  fromEnum INTRINSIC_XED_IFORM_VPSRLQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 = 8257
  fromEnum INTRINSIC_XED_IFORM_VPSRLQ_YMMu64_MASKmskw_YMMu64_XMMu64_AVX512 = 8258
  fromEnum INTRINSIC_XED_IFORM_VPSRLQ_ZMMu64_MASKmskw_MEMu64_IMM8_AVX512 = 8259
  fromEnum INTRINSIC_XED_IFORM_VPSRLQ_ZMMu64_MASKmskw_ZMMu64_IMM8_AVX512 = 8260
  fromEnum INTRINSIC_XED_IFORM_VPSRLQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 = 8261
  fromEnum INTRINSIC_XED_IFORM_VPSRLQ_ZMMu64_MASKmskw_ZMMu64_XMMu64_AVX512 = 8262
  fromEnum INTRINSIC_XED_IFORM_VPSRLVD_XMMdq_XMMdq_MEMdq = 8263
  fromEnum INTRINSIC_XED_IFORM_VPSRLVD_XMMdq_XMMdq_XMMdq = 8264
  fromEnum INTRINSIC_XED_IFORM_VPSRLVD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 = 8265
  fromEnum INTRINSIC_XED_IFORM_VPSRLVD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 = 8266
  fromEnum INTRINSIC_XED_IFORM_VPSRLVD_YMMqq_YMMqq_MEMqq = 8267
  fromEnum INTRINSIC_XED_IFORM_VPSRLVD_YMMqq_YMMqq_YMMqq = 8268
  fromEnum INTRINSIC_XED_IFORM_VPSRLVD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 = 8269
  fromEnum INTRINSIC_XED_IFORM_VPSRLVD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 = 8270
  fromEnum INTRINSIC_XED_IFORM_VPSRLVD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 = 8271
  fromEnum INTRINSIC_XED_IFORM_VPSRLVD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 = 8272
  fromEnum INTRINSIC_XED_IFORM_VPSRLVQ_XMMdq_XMMdq_MEMdq = 8273
  fromEnum INTRINSIC_XED_IFORM_VPSRLVQ_XMMdq_XMMdq_XMMdq = 8274
  fromEnum INTRINSIC_XED_IFORM_VPSRLVQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 = 8275
  fromEnum INTRINSIC_XED_IFORM_VPSRLVQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 = 8276
  fromEnum INTRINSIC_XED_IFORM_VPSRLVQ_YMMqq_YMMqq_MEMqq = 8277
  fromEnum INTRINSIC_XED_IFORM_VPSRLVQ_YMMqq_YMMqq_YMMqq = 8278
  fromEnum INTRINSIC_XED_IFORM_VPSRLVQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 = 8279
  fromEnum INTRINSIC_XED_IFORM_VPSRLVQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 = 8280
  fromEnum INTRINSIC_XED_IFORM_VPSRLVQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 = 8281
  fromEnum INTRINSIC_XED_IFORM_VPSRLVQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 = 8282
  fromEnum INTRINSIC_XED_IFORM_VPSRLVW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 = 8283
  fromEnum INTRINSIC_XED_IFORM_VPSRLVW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 = 8284
  fromEnum INTRINSIC_XED_IFORM_VPSRLVW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 = 8285
  fromEnum INTRINSIC_XED_IFORM_VPSRLVW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 = 8286
  fromEnum INTRINSIC_XED_IFORM_VPSRLVW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 = 8287
  fromEnum INTRINSIC_XED_IFORM_VPSRLVW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 = 8288
  fromEnum INTRINSIC_XED_IFORM_VPSRLW_XMMdq_XMMdq_IMMb = 8289
  fromEnum INTRINSIC_XED_IFORM_VPSRLW_XMMdq_XMMdq_MEMdq = 8290
  fromEnum INTRINSIC_XED_IFORM_VPSRLW_XMMdq_XMMdq_XMMdq = 8291
  fromEnum INTRINSIC_XED_IFORM_VPSRLW_XMMu16_MASKmskw_MEMu16_IMM8_AVX512 = 8292
  fromEnum INTRINSIC_XED_IFORM_VPSRLW_XMMu16_MASKmskw_XMMu16_IMM8_AVX512 = 8293
  fromEnum INTRINSIC_XED_IFORM_VPSRLW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 = 8294
  fromEnum INTRINSIC_XED_IFORM_VPSRLW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 = 8295
  fromEnum INTRINSIC_XED_IFORM_VPSRLW_YMMqq_YMMqq_IMMb = 8296
  fromEnum INTRINSIC_XED_IFORM_VPSRLW_YMMqq_YMMqq_MEMdq = 8297
  fromEnum INTRINSIC_XED_IFORM_VPSRLW_YMMqq_YMMqq_XMMq = 8298
  fromEnum INTRINSIC_XED_IFORM_VPSRLW_YMMu16_MASKmskw_MEMu16_IMM8_AVX512 = 8299
  fromEnum INTRINSIC_XED_IFORM_VPSRLW_YMMu16_MASKmskw_YMMu16_IMM8_AVX512 = 8300
  fromEnum INTRINSIC_XED_IFORM_VPSRLW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 = 8301
  fromEnum INTRINSIC_XED_IFORM_VPSRLW_YMMu16_MASKmskw_YMMu16_XMMu16_AVX512 = 8302
  fromEnum INTRINSIC_XED_IFORM_VPSRLW_ZMMu16_MASKmskw_MEMu16_IMM8_AVX512 = 8303
  fromEnum INTRINSIC_XED_IFORM_VPSRLW_ZMMu16_MASKmskw_ZMMu16_IMM8_AVX512 = 8304
  fromEnum INTRINSIC_XED_IFORM_VPSRLW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 = 8305
  fromEnum INTRINSIC_XED_IFORM_VPSRLW_ZMMu16_MASKmskw_ZMMu16_XMMu16_AVX512 = 8306
  fromEnum INTRINSIC_XED_IFORM_VPSUBB_XMMdq_XMMdq_MEMdq = 8307
  fromEnum INTRINSIC_XED_IFORM_VPSUBB_XMMdq_XMMdq_XMMdq = 8308
  fromEnum INTRINSIC_XED_IFORM_VPSUBB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 = 8309
  fromEnum INTRINSIC_XED_IFORM_VPSUBB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 = 8310
  fromEnum INTRINSIC_XED_IFORM_VPSUBB_YMMqq_YMMqq_MEMqq = 8311
  fromEnum INTRINSIC_XED_IFORM_VPSUBB_YMMqq_YMMqq_YMMqq = 8312
  fromEnum INTRINSIC_XED_IFORM_VPSUBB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 = 8313
  fromEnum INTRINSIC_XED_IFORM_VPSUBB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 = 8314
  fromEnum INTRINSIC_XED_IFORM_VPSUBB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 = 8315
  fromEnum INTRINSIC_XED_IFORM_VPSUBB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 = 8316
  fromEnum INTRINSIC_XED_IFORM_VPSUBD_XMMdq_XMMdq_MEMdq = 8317
  fromEnum INTRINSIC_XED_IFORM_VPSUBD_XMMdq_XMMdq_XMMdq = 8318
  fromEnum INTRINSIC_XED_IFORM_VPSUBD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 = 8319
  fromEnum INTRINSIC_XED_IFORM_VPSUBD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 = 8320
  fromEnum INTRINSIC_XED_IFORM_VPSUBD_YMMqq_YMMqq_MEMqq = 8321
  fromEnum INTRINSIC_XED_IFORM_VPSUBD_YMMqq_YMMqq_YMMqq = 8322
  fromEnum INTRINSIC_XED_IFORM_VPSUBD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 = 8323
  fromEnum INTRINSIC_XED_IFORM_VPSUBD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 = 8324
  fromEnum INTRINSIC_XED_IFORM_VPSUBD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 = 8325
  fromEnum INTRINSIC_XED_IFORM_VPSUBD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 = 8326
  fromEnum INTRINSIC_XED_IFORM_VPSUBQ_XMMdq_XMMdq_MEMdq = 8327
  fromEnum INTRINSIC_XED_IFORM_VPSUBQ_XMMdq_XMMdq_XMMdq = 8328
  fromEnum INTRINSIC_XED_IFORM_VPSUBQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 = 8329
  fromEnum INTRINSIC_XED_IFORM_VPSUBQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 = 8330
  fromEnum INTRINSIC_XED_IFORM_VPSUBQ_YMMqq_YMMqq_MEMqq = 8331
  fromEnum INTRINSIC_XED_IFORM_VPSUBQ_YMMqq_YMMqq_YMMqq = 8332
  fromEnum INTRINSIC_XED_IFORM_VPSUBQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 = 8333
  fromEnum INTRINSIC_XED_IFORM_VPSUBQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 = 8334
  fromEnum INTRINSIC_XED_IFORM_VPSUBQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 = 8335
  fromEnum INTRINSIC_XED_IFORM_VPSUBQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 = 8336
  fromEnum INTRINSIC_XED_IFORM_VPSUBSB_XMMdq_XMMdq_MEMdq = 8337
  fromEnum INTRINSIC_XED_IFORM_VPSUBSB_XMMdq_XMMdq_XMMdq = 8338
  fromEnum INTRINSIC_XED_IFORM_VPSUBSB_XMMi8_MASKmskw_XMMi8_MEMi8_AVX512 = 8339
  fromEnum INTRINSIC_XED_IFORM_VPSUBSB_XMMi8_MASKmskw_XMMi8_XMMi8_AVX512 = 8340
  fromEnum INTRINSIC_XED_IFORM_VPSUBSB_YMMi8_MASKmskw_YMMi8_MEMi8_AVX512 = 8341
  fromEnum INTRINSIC_XED_IFORM_VPSUBSB_YMMi8_MASKmskw_YMMi8_YMMi8_AVX512 = 8342
  fromEnum INTRINSIC_XED_IFORM_VPSUBSB_YMMqq_YMMqq_MEMqq = 8343
  fromEnum INTRINSIC_XED_IFORM_VPSUBSB_YMMqq_YMMqq_YMMqq = 8344
  fromEnum INTRINSIC_XED_IFORM_VPSUBSB_ZMMi8_MASKmskw_ZMMi8_MEMi8_AVX512 = 8345
  fromEnum INTRINSIC_XED_IFORM_VPSUBSB_ZMMi8_MASKmskw_ZMMi8_ZMMi8_AVX512 = 8346
  fromEnum INTRINSIC_XED_IFORM_VPSUBSW_XMMdq_XMMdq_MEMdq = 8347
  fromEnum INTRINSIC_XED_IFORM_VPSUBSW_XMMdq_XMMdq_XMMdq = 8348
  fromEnum INTRINSIC_XED_IFORM_VPSUBSW_XMMi16_MASKmskw_XMMi16_MEMi16_AVX512 = 8349
  fromEnum INTRINSIC_XED_IFORM_VPSUBSW_XMMi16_MASKmskw_XMMi16_XMMi16_AVX512 = 8350
  fromEnum INTRINSIC_XED_IFORM_VPSUBSW_YMMi16_MASKmskw_YMMi16_MEMi16_AVX512 = 8351
  fromEnum INTRINSIC_XED_IFORM_VPSUBSW_YMMi16_MASKmskw_YMMi16_YMMi16_AVX512 = 8352
  fromEnum INTRINSIC_XED_IFORM_VPSUBSW_YMMqq_YMMqq_MEMqq = 8353
  fromEnum INTRINSIC_XED_IFORM_VPSUBSW_YMMqq_YMMqq_YMMqq = 8354
  fromEnum INTRINSIC_XED_IFORM_VPSUBSW_ZMMi16_MASKmskw_ZMMi16_MEMi16_AVX512 = 8355
  fromEnum INTRINSIC_XED_IFORM_VPSUBSW_ZMMi16_MASKmskw_ZMMi16_ZMMi16_AVX512 = 8356
  fromEnum INTRINSIC_XED_IFORM_VPSUBUSB_XMMdq_XMMdq_MEMdq = 8357
  fromEnum INTRINSIC_XED_IFORM_VPSUBUSB_XMMdq_XMMdq_XMMdq = 8358
  fromEnum INTRINSIC_XED_IFORM_VPSUBUSB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 = 8359
  fromEnum INTRINSIC_XED_IFORM_VPSUBUSB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 = 8360
  fromEnum INTRINSIC_XED_IFORM_VPSUBUSB_YMMqq_YMMqq_MEMqq = 8361
  fromEnum INTRINSIC_XED_IFORM_VPSUBUSB_YMMqq_YMMqq_YMMqq = 8362
  fromEnum INTRINSIC_XED_IFORM_VPSUBUSB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 = 8363
  fromEnum INTRINSIC_XED_IFORM_VPSUBUSB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 = 8364
  fromEnum INTRINSIC_XED_IFORM_VPSUBUSB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 = 8365
  fromEnum INTRINSIC_XED_IFORM_VPSUBUSB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 = 8366
  fromEnum INTRINSIC_XED_IFORM_VPSUBUSW_XMMdq_XMMdq_MEMdq = 8367
  fromEnum INTRINSIC_XED_IFORM_VPSUBUSW_XMMdq_XMMdq_XMMdq = 8368
  fromEnum INTRINSIC_XED_IFORM_VPSUBUSW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 = 8369
  fromEnum INTRINSIC_XED_IFORM_VPSUBUSW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 = 8370
  fromEnum INTRINSIC_XED_IFORM_VPSUBUSW_YMMqq_YMMqq_MEMqq = 8371
  fromEnum INTRINSIC_XED_IFORM_VPSUBUSW_YMMqq_YMMqq_YMMqq = 8372
  fromEnum INTRINSIC_XED_IFORM_VPSUBUSW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 = 8373
  fromEnum INTRINSIC_XED_IFORM_VPSUBUSW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 = 8374
  fromEnum INTRINSIC_XED_IFORM_VPSUBUSW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 = 8375
  fromEnum INTRINSIC_XED_IFORM_VPSUBUSW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 = 8376
  fromEnum INTRINSIC_XED_IFORM_VPSUBW_XMMdq_XMMdq_MEMdq = 8377
  fromEnum INTRINSIC_XED_IFORM_VPSUBW_XMMdq_XMMdq_XMMdq = 8378
  fromEnum INTRINSIC_XED_IFORM_VPSUBW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 = 8379
  fromEnum INTRINSIC_XED_IFORM_VPSUBW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 = 8380
  fromEnum INTRINSIC_XED_IFORM_VPSUBW_YMMqq_YMMqq_MEMqq = 8381
  fromEnum INTRINSIC_XED_IFORM_VPSUBW_YMMqq_YMMqq_YMMqq = 8382
  fromEnum INTRINSIC_XED_IFORM_VPSUBW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 = 8383
  fromEnum INTRINSIC_XED_IFORM_VPSUBW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 = 8384
  fromEnum INTRINSIC_XED_IFORM_VPSUBW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 = 8385
  fromEnum INTRINSIC_XED_IFORM_VPSUBW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 = 8386
  fromEnum INTRINSIC_XED_IFORM_VPTERNLOGD_XMMu32_MASKmskw_XMMu32_MEMu32_IMM8_AVX512 = 8387
  fromEnum INTRINSIC_XED_IFORM_VPTERNLOGD_XMMu32_MASKmskw_XMMu32_XMMu32_IMM8_AVX512 = 8388
  fromEnum INTRINSIC_XED_IFORM_VPTERNLOGD_YMMu32_MASKmskw_YMMu32_MEMu32_IMM8_AVX512 = 8389
  fromEnum INTRINSIC_XED_IFORM_VPTERNLOGD_YMMu32_MASKmskw_YMMu32_YMMu32_IMM8_AVX512 = 8390
  fromEnum INTRINSIC_XED_IFORM_VPTERNLOGD_ZMMu32_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512 = 8391
  fromEnum INTRINSIC_XED_IFORM_VPTERNLOGD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_IMM8_AVX512 = 8392
  fromEnum INTRINSIC_XED_IFORM_VPTERNLOGQ_XMMu64_MASKmskw_XMMu64_MEMu64_IMM8_AVX512 = 8393
  fromEnum INTRINSIC_XED_IFORM_VPTERNLOGQ_XMMu64_MASKmskw_XMMu64_XMMu64_IMM8_AVX512 = 8394
  fromEnum INTRINSIC_XED_IFORM_VPTERNLOGQ_YMMu64_MASKmskw_YMMu64_MEMu64_IMM8_AVX512 = 8395
  fromEnum INTRINSIC_XED_IFORM_VPTERNLOGQ_YMMu64_MASKmskw_YMMu64_YMMu64_IMM8_AVX512 = 8396
  fromEnum INTRINSIC_XED_IFORM_VPTERNLOGQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512 = 8397
  fromEnum INTRINSIC_XED_IFORM_VPTERNLOGQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_IMM8_AVX512 = 8398
  fromEnum INTRINSIC_XED_IFORM_VPTEST_XMMdq_MEMdq = 8399
  fromEnum INTRINSIC_XED_IFORM_VPTEST_XMMdq_XMMdq = 8400
  fromEnum INTRINSIC_XED_IFORM_VPTEST_YMMqq_MEMqq = 8401
  fromEnum INTRINSIC_XED_IFORM_VPTEST_YMMqq_YMMqq = 8402
  fromEnum INTRINSIC_XED_IFORM_VPTESTMB_MASKmskw_MASKmskw_XMMu8_MEMu8_AVX512 = 8403
  fromEnum INTRINSIC_XED_IFORM_VPTESTMB_MASKmskw_MASKmskw_XMMu8_XMMu8_AVX512 = 8404
  fromEnum INTRINSIC_XED_IFORM_VPTESTMB_MASKmskw_MASKmskw_YMMu8_MEMu8_AVX512 = 8405
  fromEnum INTRINSIC_XED_IFORM_VPTESTMB_MASKmskw_MASKmskw_YMMu8_YMMu8_AVX512 = 8406
  fromEnum INTRINSIC_XED_IFORM_VPTESTMB_MASKmskw_MASKmskw_ZMMu8_MEMu8_AVX512 = 8407
  fromEnum INTRINSIC_XED_IFORM_VPTESTMB_MASKmskw_MASKmskw_ZMMu8_ZMMu8_AVX512 = 8408
  fromEnum INTRINSIC_XED_IFORM_VPTESTMD_MASKmskw_MASKmskw_XMMu32_MEMu32_AVX512 = 8409
  fromEnum INTRINSIC_XED_IFORM_VPTESTMD_MASKmskw_MASKmskw_XMMu32_XMMu32_AVX512 = 8410
  fromEnum INTRINSIC_XED_IFORM_VPTESTMD_MASKmskw_MASKmskw_YMMu32_MEMu32_AVX512 = 8411
  fromEnum INTRINSIC_XED_IFORM_VPTESTMD_MASKmskw_MASKmskw_YMMu32_YMMu32_AVX512 = 8412
  fromEnum INTRINSIC_XED_IFORM_VPTESTMD_MASKmskw_MASKmskw_ZMMu32_MEMu32_AVX512 = 8413
  fromEnum INTRINSIC_XED_IFORM_VPTESTMD_MASKmskw_MASKmskw_ZMMu32_ZMMu32_AVX512 = 8414
  fromEnum INTRINSIC_XED_IFORM_VPTESTMQ_MASKmskw_MASKmskw_XMMu64_MEMu64_AVX512 = 8415
  fromEnum INTRINSIC_XED_IFORM_VPTESTMQ_MASKmskw_MASKmskw_XMMu64_XMMu64_AVX512 = 8416
  fromEnum INTRINSIC_XED_IFORM_VPTESTMQ_MASKmskw_MASKmskw_YMMu64_MEMu64_AVX512 = 8417
  fromEnum INTRINSIC_XED_IFORM_VPTESTMQ_MASKmskw_MASKmskw_YMMu64_YMMu64_AVX512 = 8418
  fromEnum INTRINSIC_XED_IFORM_VPTESTMQ_MASKmskw_MASKmskw_ZMMu64_MEMu64_AVX512 = 8419
  fromEnum INTRINSIC_XED_IFORM_VPTESTMQ_MASKmskw_MASKmskw_ZMMu64_ZMMu64_AVX512 = 8420
  fromEnum INTRINSIC_XED_IFORM_VPTESTMW_MASKmskw_MASKmskw_XMMu16_MEMu16_AVX512 = 8421
  fromEnum INTRINSIC_XED_IFORM_VPTESTMW_MASKmskw_MASKmskw_XMMu16_XMMu16_AVX512 = 8422
  fromEnum INTRINSIC_XED_IFORM_VPTESTMW_MASKmskw_MASKmskw_YMMu16_MEMu16_AVX512 = 8423
  fromEnum INTRINSIC_XED_IFORM_VPTESTMW_MASKmskw_MASKmskw_YMMu16_YMMu16_AVX512 = 8424
  fromEnum INTRINSIC_XED_IFORM_VPTESTMW_MASKmskw_MASKmskw_ZMMu16_MEMu16_AVX512 = 8425
  fromEnum INTRINSIC_XED_IFORM_VPTESTMW_MASKmskw_MASKmskw_ZMMu16_ZMMu16_AVX512 = 8426
  fromEnum INTRINSIC_XED_IFORM_VPTESTNMB_MASKmskw_MASKmskw_XMMu8_MEMu8_AVX512 = 8427
  fromEnum INTRINSIC_XED_IFORM_VPTESTNMB_MASKmskw_MASKmskw_XMMu8_XMMu8_AVX512 = 8428
  fromEnum INTRINSIC_XED_IFORM_VPTESTNMB_MASKmskw_MASKmskw_YMMu8_MEMu8_AVX512 = 8429
  fromEnum INTRINSIC_XED_IFORM_VPTESTNMB_MASKmskw_MASKmskw_YMMu8_YMMu8_AVX512 = 8430
  fromEnum INTRINSIC_XED_IFORM_VPTESTNMB_MASKmskw_MASKmskw_ZMMu8_MEMu8_AVX512 = 8431
  fromEnum INTRINSIC_XED_IFORM_VPTESTNMB_MASKmskw_MASKmskw_ZMMu8_ZMMu8_AVX512 = 8432
  fromEnum INTRINSIC_XED_IFORM_VPTESTNMD_MASKmskw_MASKmskw_XMMu32_MEMu32_AVX512 = 8433
  fromEnum INTRINSIC_XED_IFORM_VPTESTNMD_MASKmskw_MASKmskw_XMMu32_XMMu32_AVX512 = 8434
  fromEnum INTRINSIC_XED_IFORM_VPTESTNMD_MASKmskw_MASKmskw_YMMu32_MEMu32_AVX512 = 8435
  fromEnum INTRINSIC_XED_IFORM_VPTESTNMD_MASKmskw_MASKmskw_YMMu32_YMMu32_AVX512 = 8436
  fromEnum INTRINSIC_XED_IFORM_VPTESTNMD_MASKmskw_MASKmskw_ZMMu32_MEMu32_AVX512 = 8437
  fromEnum INTRINSIC_XED_IFORM_VPTESTNMD_MASKmskw_MASKmskw_ZMMu32_ZMMu32_AVX512 = 8438
  fromEnum INTRINSIC_XED_IFORM_VPTESTNMQ_MASKmskw_MASKmskw_XMMu64_MEMu64_AVX512 = 8439
  fromEnum INTRINSIC_XED_IFORM_VPTESTNMQ_MASKmskw_MASKmskw_XMMu64_XMMu64_AVX512 = 8440
  fromEnum INTRINSIC_XED_IFORM_VPTESTNMQ_MASKmskw_MASKmskw_YMMu64_MEMu64_AVX512 = 8441
  fromEnum INTRINSIC_XED_IFORM_VPTESTNMQ_MASKmskw_MASKmskw_YMMu64_YMMu64_AVX512 = 8442
  fromEnum INTRINSIC_XED_IFORM_VPTESTNMQ_MASKmskw_MASKmskw_ZMMu64_MEMu64_AVX512 = 8443
  fromEnum INTRINSIC_XED_IFORM_VPTESTNMQ_MASKmskw_MASKmskw_ZMMu64_ZMMu64_AVX512 = 8444
  fromEnum INTRINSIC_XED_IFORM_VPTESTNMW_MASKmskw_MASKmskw_XMMu16_MEMu16_AVX512 = 8445
  fromEnum INTRINSIC_XED_IFORM_VPTESTNMW_MASKmskw_MASKmskw_XMMu16_XMMu16_AVX512 = 8446
  fromEnum INTRINSIC_XED_IFORM_VPTESTNMW_MASKmskw_MASKmskw_YMMu16_MEMu16_AVX512 = 8447
  fromEnum INTRINSIC_XED_IFORM_VPTESTNMW_MASKmskw_MASKmskw_YMMu16_YMMu16_AVX512 = 8448
  fromEnum INTRINSIC_XED_IFORM_VPTESTNMW_MASKmskw_MASKmskw_ZMMu16_MEMu16_AVX512 = 8449
  fromEnum INTRINSIC_XED_IFORM_VPTESTNMW_MASKmskw_MASKmskw_ZMMu16_ZMMu16_AVX512 = 8450
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKHBW_XMMdq_XMMdq_MEMdq = 8451
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKHBW_XMMdq_XMMdq_XMMdq = 8452
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKHBW_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 = 8453
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKHBW_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 = 8454
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKHBW_YMMqq_YMMqq_MEMqq = 8455
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKHBW_YMMqq_YMMqq_YMMqq = 8456
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKHBW_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 = 8457
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKHBW_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 = 8458
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKHBW_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 = 8459
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKHBW_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 = 8460
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKHDQ_XMMdq_XMMdq_MEMdq = 8461
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKHDQ_XMMdq_XMMdq_XMMdq = 8462
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKHDQ_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 = 8463
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKHDQ_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 = 8464
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKHDQ_YMMqq_YMMqq_MEMqq = 8465
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKHDQ_YMMqq_YMMqq_YMMqq = 8466
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKHDQ_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 = 8467
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKHDQ_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 = 8468
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKHDQ_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 = 8469
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKHDQ_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 = 8470
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKHQDQ_XMMdq_XMMdq_MEMdq = 8471
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKHQDQ_XMMdq_XMMdq_XMMdq = 8472
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKHQDQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 = 8473
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKHQDQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 = 8474
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKHQDQ_YMMqq_YMMqq_MEMqq = 8475
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKHQDQ_YMMqq_YMMqq_YMMqq = 8476
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKHQDQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 = 8477
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKHQDQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 = 8478
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKHQDQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 = 8479
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKHQDQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 = 8480
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKHWD_XMMdq_XMMdq_MEMdq = 8481
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKHWD_XMMdq_XMMdq_XMMdq = 8482
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKHWD_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 = 8483
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKHWD_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 = 8484
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKHWD_YMMqq_YMMqq_MEMqq = 8485
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKHWD_YMMqq_YMMqq_YMMqq = 8486
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKHWD_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 = 8487
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKHWD_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 = 8488
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKHWD_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 = 8489
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKHWD_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 = 8490
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKLBW_XMMdq_XMMdq_MEMdq = 8491
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKLBW_XMMdq_XMMdq_XMMdq = 8492
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKLBW_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 = 8493
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKLBW_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 = 8494
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKLBW_YMMqq_YMMqq_MEMqq = 8495
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKLBW_YMMqq_YMMqq_YMMqq = 8496
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKLBW_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 = 8497
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKLBW_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 = 8498
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKLBW_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 = 8499
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKLBW_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 = 8500
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKLDQ_XMMdq_XMMdq_MEMdq = 8501
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKLDQ_XMMdq_XMMdq_XMMdq = 8502
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKLDQ_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 = 8503
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKLDQ_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 = 8504
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKLDQ_YMMqq_YMMqq_MEMqq = 8505
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKLDQ_YMMqq_YMMqq_YMMqq = 8506
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKLDQ_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 = 8507
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKLDQ_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 = 8508
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKLDQ_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 = 8509
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKLDQ_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 = 8510
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKLQDQ_XMMdq_XMMdq_MEMdq = 8511
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKLQDQ_XMMdq_XMMdq_XMMdq = 8512
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKLQDQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 = 8513
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKLQDQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 = 8514
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKLQDQ_YMMqq_YMMqq_MEMqq = 8515
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKLQDQ_YMMqq_YMMqq_YMMqq = 8516
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKLQDQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 = 8517
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKLQDQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 = 8518
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKLQDQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 = 8519
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKLQDQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 = 8520
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKLWD_XMMdq_XMMdq_MEMdq = 8521
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKLWD_XMMdq_XMMdq_XMMdq = 8522
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKLWD_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 = 8523
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKLWD_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 = 8524
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKLWD_YMMqq_YMMqq_MEMqq = 8525
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKLWD_YMMqq_YMMqq_YMMqq = 8526
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKLWD_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 = 8527
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKLWD_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 = 8528
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKLWD_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 = 8529
  fromEnum INTRINSIC_XED_IFORM_VPUNPCKLWD_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 = 8530
  fromEnum INTRINSIC_XED_IFORM_VPXOR_XMMdq_XMMdq_MEMdq = 8531
  fromEnum INTRINSIC_XED_IFORM_VPXOR_XMMdq_XMMdq_XMMdq = 8532
  fromEnum INTRINSIC_XED_IFORM_VPXOR_YMMqq_YMMqq_MEMqq = 8533
  fromEnum INTRINSIC_XED_IFORM_VPXOR_YMMqq_YMMqq_YMMqq = 8534
  fromEnum INTRINSIC_XED_IFORM_VPXORD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 = 8535
  fromEnum INTRINSIC_XED_IFORM_VPXORD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 = 8536
  fromEnum INTRINSIC_XED_IFORM_VPXORD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 = 8537
  fromEnum INTRINSIC_XED_IFORM_VPXORD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 = 8538
  fromEnum INTRINSIC_XED_IFORM_VPXORD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 = 8539
  fromEnum INTRINSIC_XED_IFORM_VPXORD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 = 8540
  fromEnum INTRINSIC_XED_IFORM_VPXORQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 = 8541
  fromEnum INTRINSIC_XED_IFORM_VPXORQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 = 8542
  fromEnum INTRINSIC_XED_IFORM_VPXORQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 = 8543
  fromEnum INTRINSIC_XED_IFORM_VPXORQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 = 8544
  fromEnum INTRINSIC_XED_IFORM_VPXORQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 = 8545
  fromEnum INTRINSIC_XED_IFORM_VPXORQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 = 8546
  fromEnum INTRINSIC_XED_IFORM_VRANGEPD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 = 8547
  fromEnum INTRINSIC_XED_IFORM_VRANGEPD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 = 8548
  fromEnum INTRINSIC_XED_IFORM_VRANGEPD_YMMf64_MASKmskw_YMMf64_MEMf64_IMM8_AVX512 = 8549
  fromEnum INTRINSIC_XED_IFORM_VRANGEPD_YMMf64_MASKmskw_YMMf64_YMMf64_IMM8_AVX512 = 8550
  fromEnum INTRINSIC_XED_IFORM_VRANGEPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512 = 8551
  fromEnum INTRINSIC_XED_IFORM_VRANGEPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_IMM8_AVX512 = 8552
  fromEnum INTRINSIC_XED_IFORM_VRANGEPS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 = 8553
  fromEnum INTRINSIC_XED_IFORM_VRANGEPS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 = 8554
  fromEnum INTRINSIC_XED_IFORM_VRANGEPS_YMMf32_MASKmskw_YMMf32_MEMf32_IMM8_AVX512 = 8555
  fromEnum INTRINSIC_XED_IFORM_VRANGEPS_YMMf32_MASKmskw_YMMf32_YMMf32_IMM8_AVX512 = 8556
  fromEnum INTRINSIC_XED_IFORM_VRANGEPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512 = 8557
  fromEnum INTRINSIC_XED_IFORM_VRANGEPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_IMM8_AVX512 = 8558
  fromEnum INTRINSIC_XED_IFORM_VRANGESD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 = 8559
  fromEnum INTRINSIC_XED_IFORM_VRANGESD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 = 8560
  fromEnum INTRINSIC_XED_IFORM_VRANGESS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 = 8561
  fromEnum INTRINSIC_XED_IFORM_VRANGESS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 = 8562
  fromEnum INTRINSIC_XED_IFORM_VRCP14PD_XMMf64_MASKmskw_MEMf64_AVX512 = 8563
  fromEnum INTRINSIC_XED_IFORM_VRCP14PD_XMMf64_MASKmskw_XMMf64_AVX512 = 8564
  fromEnum INTRINSIC_XED_IFORM_VRCP14PD_YMMf64_MASKmskw_MEMf64_AVX512 = 8565
  fromEnum INTRINSIC_XED_IFORM_VRCP14PD_YMMf64_MASKmskw_YMMf64_AVX512 = 8566
  fromEnum INTRINSIC_XED_IFORM_VRCP14PD_ZMMf64_MASKmskw_MEMf64_AVX512 = 8567
  fromEnum INTRINSIC_XED_IFORM_VRCP14PD_ZMMf64_MASKmskw_ZMMf64_AVX512 = 8568
  fromEnum INTRINSIC_XED_IFORM_VRCP14PS_XMMf32_MASKmskw_MEMf32_AVX512 = 8569
  fromEnum INTRINSIC_XED_IFORM_VRCP14PS_XMMf32_MASKmskw_XMMf32_AVX512 = 8570
  fromEnum INTRINSIC_XED_IFORM_VRCP14PS_YMMf32_MASKmskw_MEMf32_AVX512 = 8571
  fromEnum INTRINSIC_XED_IFORM_VRCP14PS_YMMf32_MASKmskw_YMMf32_AVX512 = 8572
  fromEnum INTRINSIC_XED_IFORM_VRCP14PS_ZMMf32_MASKmskw_MEMf32_AVX512 = 8573
  fromEnum INTRINSIC_XED_IFORM_VRCP14PS_ZMMf32_MASKmskw_ZMMf32_AVX512 = 8574
  fromEnum INTRINSIC_XED_IFORM_VRCP14SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 8575
  fromEnum INTRINSIC_XED_IFORM_VRCP14SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 8576
  fromEnum INTRINSIC_XED_IFORM_VRCP14SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 8577
  fromEnum INTRINSIC_XED_IFORM_VRCP14SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 8578
  fromEnum INTRINSIC_XED_IFORM_VRCP28PD_ZMMf64_MASKmskw_MEMf64_AVX512ER = 8579
  fromEnum INTRINSIC_XED_IFORM_VRCP28PD_ZMMf64_MASKmskw_ZMMf64_AVX512ER = 8580
  fromEnum INTRINSIC_XED_IFORM_VRCP28PS_ZMMf32_MASKmskw_MEMf32_AVX512ER = 8581
  fromEnum INTRINSIC_XED_IFORM_VRCP28PS_ZMMf32_MASKmskw_ZMMf32_AVX512ER = 8582
  fromEnum INTRINSIC_XED_IFORM_VRCP28SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512ER = 8583
  fromEnum INTRINSIC_XED_IFORM_VRCP28SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512ER = 8584
  fromEnum INTRINSIC_XED_IFORM_VRCP28SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512ER = 8585
  fromEnum INTRINSIC_XED_IFORM_VRCP28SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512ER = 8586
  fromEnum INTRINSIC_XED_IFORM_VRCPPH_XMMf16_MASKmskw_MEMf16_AVX512 = 8587
  fromEnum INTRINSIC_XED_IFORM_VRCPPH_XMMf16_MASKmskw_XMMf16_AVX512 = 8588
  fromEnum INTRINSIC_XED_IFORM_VRCPPH_YMMf16_MASKmskw_MEMf16_AVX512 = 8589
  fromEnum INTRINSIC_XED_IFORM_VRCPPH_YMMf16_MASKmskw_YMMf16_AVX512 = 8590
  fromEnum INTRINSIC_XED_IFORM_VRCPPH_ZMMf16_MASKmskw_MEMf16_AVX512 = 8591
  fromEnum INTRINSIC_XED_IFORM_VRCPPH_ZMMf16_MASKmskw_ZMMf16_AVX512 = 8592
  fromEnum INTRINSIC_XED_IFORM_VRCPPS_XMMdq_MEMdq = 8593
  fromEnum INTRINSIC_XED_IFORM_VRCPPS_XMMdq_XMMdq = 8594
  fromEnum INTRINSIC_XED_IFORM_VRCPPS_YMMqq_MEMqq = 8595
  fromEnum INTRINSIC_XED_IFORM_VRCPPS_YMMqq_YMMqq = 8596
  fromEnum INTRINSIC_XED_IFORM_VRCPSH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 = 8597
  fromEnum INTRINSIC_XED_IFORM_VRCPSH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 8598
  fromEnum INTRINSIC_XED_IFORM_VRCPSS_XMMdq_XMMdq_MEMd = 8599
  fromEnum INTRINSIC_XED_IFORM_VRCPSS_XMMdq_XMMdq_XMMd = 8600
  fromEnum INTRINSIC_XED_IFORM_VREDUCEPD_XMMf64_MASKmskw_MEMf64_IMM8_AVX512 = 8601
  fromEnum INTRINSIC_XED_IFORM_VREDUCEPD_XMMf64_MASKmskw_XMMf64_IMM8_AVX512 = 8602
  fromEnum INTRINSIC_XED_IFORM_VREDUCEPD_YMMf64_MASKmskw_MEMf64_IMM8_AVX512 = 8603
  fromEnum INTRINSIC_XED_IFORM_VREDUCEPD_YMMf64_MASKmskw_YMMf64_IMM8_AVX512 = 8604
  fromEnum INTRINSIC_XED_IFORM_VREDUCEPD_ZMMf64_MASKmskw_MEMf64_IMM8_AVX512 = 8605
  fromEnum INTRINSIC_XED_IFORM_VREDUCEPD_ZMMf64_MASKmskw_ZMMf64_IMM8_AVX512 = 8606
  fromEnum INTRINSIC_XED_IFORM_VREDUCEPH_XMMf16_MASKmskw_MEMf16_IMM8_AVX512 = 8607
  fromEnum INTRINSIC_XED_IFORM_VREDUCEPH_XMMf16_MASKmskw_XMMf16_IMM8_AVX512 = 8608
  fromEnum INTRINSIC_XED_IFORM_VREDUCEPH_YMMf16_MASKmskw_MEMf16_IMM8_AVX512 = 8609
  fromEnum INTRINSIC_XED_IFORM_VREDUCEPH_YMMf16_MASKmskw_YMMf16_IMM8_AVX512 = 8610
  fromEnum INTRINSIC_XED_IFORM_VREDUCEPH_ZMMf16_MASKmskw_MEMf16_IMM8_AVX512 = 8611
  fromEnum INTRINSIC_XED_IFORM_VREDUCEPH_ZMMf16_MASKmskw_ZMMf16_IMM8_AVX512 = 8612
  fromEnum INTRINSIC_XED_IFORM_VREDUCEPS_XMMf32_MASKmskw_MEMf32_IMM8_AVX512 = 8613
  fromEnum INTRINSIC_XED_IFORM_VREDUCEPS_XMMf32_MASKmskw_XMMf32_IMM8_AVX512 = 8614
  fromEnum INTRINSIC_XED_IFORM_VREDUCEPS_YMMf32_MASKmskw_MEMf32_IMM8_AVX512 = 8615
  fromEnum INTRINSIC_XED_IFORM_VREDUCEPS_YMMf32_MASKmskw_YMMf32_IMM8_AVX512 = 8616
  fromEnum INTRINSIC_XED_IFORM_VREDUCEPS_ZMMf32_MASKmskw_MEMf32_IMM8_AVX512 = 8617
  fromEnum INTRINSIC_XED_IFORM_VREDUCEPS_ZMMf32_MASKmskw_ZMMf32_IMM8_AVX512 = 8618
  fromEnum INTRINSIC_XED_IFORM_VREDUCESD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 = 8619
  fromEnum INTRINSIC_XED_IFORM_VREDUCESD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 = 8620
  fromEnum INTRINSIC_XED_IFORM_VREDUCESH_XMMf16_MASKmskw_XMMf16_MEMf16_IMM8_AVX512 = 8621
  fromEnum INTRINSIC_XED_IFORM_VREDUCESH_XMMf16_MASKmskw_XMMf16_XMMf16_IMM8_AVX512 = 8622
  fromEnum INTRINSIC_XED_IFORM_VREDUCESS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 = 8623
  fromEnum INTRINSIC_XED_IFORM_VREDUCESS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 = 8624
  fromEnum INTRINSIC_XED_IFORM_VRNDSCALEPD_XMMf64_MASKmskw_MEMf64_IMM8_AVX512 = 8625
  fromEnum INTRINSIC_XED_IFORM_VRNDSCALEPD_XMMf64_MASKmskw_XMMf64_IMM8_AVX512 = 8626
  fromEnum INTRINSIC_XED_IFORM_VRNDSCALEPD_YMMf64_MASKmskw_MEMf64_IMM8_AVX512 = 8627
  fromEnum INTRINSIC_XED_IFORM_VRNDSCALEPD_YMMf64_MASKmskw_YMMf64_IMM8_AVX512 = 8628
  fromEnum INTRINSIC_XED_IFORM_VRNDSCALEPD_ZMMf64_MASKmskw_MEMf64_IMM8_AVX512 = 8629
  fromEnum INTRINSIC_XED_IFORM_VRNDSCALEPD_ZMMf64_MASKmskw_ZMMf64_IMM8_AVX512 = 8630
  fromEnum INTRINSIC_XED_IFORM_VRNDSCALEPH_XMMf16_MASKmskw_MEMf16_IMM8_AVX512 = 8631
  fromEnum INTRINSIC_XED_IFORM_VRNDSCALEPH_XMMf16_MASKmskw_XMMf16_IMM8_AVX512 = 8632
  fromEnum INTRINSIC_XED_IFORM_VRNDSCALEPH_YMMf16_MASKmskw_MEMf16_IMM8_AVX512 = 8633
  fromEnum INTRINSIC_XED_IFORM_VRNDSCALEPH_YMMf16_MASKmskw_YMMf16_IMM8_AVX512 = 8634
  fromEnum INTRINSIC_XED_IFORM_VRNDSCALEPH_ZMMf16_MASKmskw_MEMf16_IMM8_AVX512 = 8635
  fromEnum INTRINSIC_XED_IFORM_VRNDSCALEPH_ZMMf16_MASKmskw_ZMMf16_IMM8_AVX512 = 8636
  fromEnum INTRINSIC_XED_IFORM_VRNDSCALEPS_XMMf32_MASKmskw_MEMf32_IMM8_AVX512 = 8637
  fromEnum INTRINSIC_XED_IFORM_VRNDSCALEPS_XMMf32_MASKmskw_XMMf32_IMM8_AVX512 = 8638
  fromEnum INTRINSIC_XED_IFORM_VRNDSCALEPS_YMMf32_MASKmskw_MEMf32_IMM8_AVX512 = 8639
  fromEnum INTRINSIC_XED_IFORM_VRNDSCALEPS_YMMf32_MASKmskw_YMMf32_IMM8_AVX512 = 8640
  fromEnum INTRINSIC_XED_IFORM_VRNDSCALEPS_ZMMf32_MASKmskw_MEMf32_IMM8_AVX512 = 8641
  fromEnum INTRINSIC_XED_IFORM_VRNDSCALEPS_ZMMf32_MASKmskw_ZMMf32_IMM8_AVX512 = 8642
  fromEnum INTRINSIC_XED_IFORM_VRNDSCALESD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 = 8643
  fromEnum INTRINSIC_XED_IFORM_VRNDSCALESD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 = 8644
  fromEnum INTRINSIC_XED_IFORM_VRNDSCALESH_XMMf16_MASKmskw_XMMf16_MEMf16_IMM8_AVX512 = 8645
  fromEnum INTRINSIC_XED_IFORM_VRNDSCALESH_XMMf16_MASKmskw_XMMf16_XMMf16_IMM8_AVX512 = 8646
  fromEnum INTRINSIC_XED_IFORM_VRNDSCALESS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 = 8647
  fromEnum INTRINSIC_XED_IFORM_VRNDSCALESS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 = 8648
  fromEnum INTRINSIC_XED_IFORM_VROUNDPD_XMMdq_MEMdq_IMMb = 8649
  fromEnum INTRINSIC_XED_IFORM_VROUNDPD_XMMdq_XMMdq_IMMb = 8650
  fromEnum INTRINSIC_XED_IFORM_VROUNDPD_YMMqq_MEMqq_IMMb = 8651
  fromEnum INTRINSIC_XED_IFORM_VROUNDPD_YMMqq_YMMqq_IMMb = 8652
  fromEnum INTRINSIC_XED_IFORM_VROUNDPS_XMMdq_MEMdq_IMMb = 8653
  fromEnum INTRINSIC_XED_IFORM_VROUNDPS_XMMdq_XMMdq_IMMb = 8654
  fromEnum INTRINSIC_XED_IFORM_VROUNDPS_YMMqq_MEMqq_IMMb = 8655
  fromEnum INTRINSIC_XED_IFORM_VROUNDPS_YMMqq_YMMqq_IMMb = 8656
  fromEnum INTRINSIC_XED_IFORM_VROUNDSD_XMMdq_XMMdq_MEMq_IMMb = 8657
  fromEnum INTRINSIC_XED_IFORM_VROUNDSD_XMMdq_XMMdq_XMMq_IMMb = 8658
  fromEnum INTRINSIC_XED_IFORM_VROUNDSS_XMMdq_XMMdq_MEMd_IMMb = 8659
  fromEnum INTRINSIC_XED_IFORM_VROUNDSS_XMMdq_XMMdq_XMMd_IMMb = 8660
  fromEnum INTRINSIC_XED_IFORM_VRSQRT14PD_XMMf64_MASKmskw_MEMf64_AVX512 = 8661
  fromEnum INTRINSIC_XED_IFORM_VRSQRT14PD_XMMf64_MASKmskw_XMMf64_AVX512 = 8662
  fromEnum INTRINSIC_XED_IFORM_VRSQRT14PD_YMMf64_MASKmskw_MEMf64_AVX512 = 8663
  fromEnum INTRINSIC_XED_IFORM_VRSQRT14PD_YMMf64_MASKmskw_YMMf64_AVX512 = 8664
  fromEnum INTRINSIC_XED_IFORM_VRSQRT14PD_ZMMf64_MASKmskw_MEMf64_AVX512 = 8665
  fromEnum INTRINSIC_XED_IFORM_VRSQRT14PD_ZMMf64_MASKmskw_ZMMf64_AVX512 = 8666
  fromEnum INTRINSIC_XED_IFORM_VRSQRT14PS_XMMf32_MASKmskw_MEMf32_AVX512 = 8667
  fromEnum INTRINSIC_XED_IFORM_VRSQRT14PS_XMMf32_MASKmskw_XMMf32_AVX512 = 8668
  fromEnum INTRINSIC_XED_IFORM_VRSQRT14PS_YMMf32_MASKmskw_MEMf32_AVX512 = 8669
  fromEnum INTRINSIC_XED_IFORM_VRSQRT14PS_YMMf32_MASKmskw_YMMf32_AVX512 = 8670
  fromEnum INTRINSIC_XED_IFORM_VRSQRT14PS_ZMMf32_MASKmskw_MEMf32_AVX512 = 8671
  fromEnum INTRINSIC_XED_IFORM_VRSQRT14PS_ZMMf32_MASKmskw_ZMMf32_AVX512 = 8672
  fromEnum INTRINSIC_XED_IFORM_VRSQRT14SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 8673
  fromEnum INTRINSIC_XED_IFORM_VRSQRT14SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 8674
  fromEnum INTRINSIC_XED_IFORM_VRSQRT14SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 8675
  fromEnum INTRINSIC_XED_IFORM_VRSQRT14SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 8676
  fromEnum INTRINSIC_XED_IFORM_VRSQRT28PD_ZMMf64_MASKmskw_MEMf64_AVX512ER = 8677
  fromEnum INTRINSIC_XED_IFORM_VRSQRT28PD_ZMMf64_MASKmskw_ZMMf64_AVX512ER = 8678
  fromEnum INTRINSIC_XED_IFORM_VRSQRT28PS_ZMMf32_MASKmskw_MEMf32_AVX512ER = 8679
  fromEnum INTRINSIC_XED_IFORM_VRSQRT28PS_ZMMf32_MASKmskw_ZMMf32_AVX512ER = 8680
  fromEnum INTRINSIC_XED_IFORM_VRSQRT28SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512ER = 8681
  fromEnum INTRINSIC_XED_IFORM_VRSQRT28SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512ER = 8682
  fromEnum INTRINSIC_XED_IFORM_VRSQRT28SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512ER = 8683
  fromEnum INTRINSIC_XED_IFORM_VRSQRT28SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512ER = 8684
  fromEnum INTRINSIC_XED_IFORM_VRSQRTPH_XMMf16_MASKmskw_MEMf16_AVX512 = 8685
  fromEnum INTRINSIC_XED_IFORM_VRSQRTPH_XMMf16_MASKmskw_XMMf16_AVX512 = 8686
  fromEnum INTRINSIC_XED_IFORM_VRSQRTPH_YMMf16_MASKmskw_MEMf16_AVX512 = 8687
  fromEnum INTRINSIC_XED_IFORM_VRSQRTPH_YMMf16_MASKmskw_YMMf16_AVX512 = 8688
  fromEnum INTRINSIC_XED_IFORM_VRSQRTPH_ZMMf16_MASKmskw_MEMf16_AVX512 = 8689
  fromEnum INTRINSIC_XED_IFORM_VRSQRTPH_ZMMf16_MASKmskw_ZMMf16_AVX512 = 8690
  fromEnum INTRINSIC_XED_IFORM_VRSQRTPS_XMMdq_MEMdq = 8691
  fromEnum INTRINSIC_XED_IFORM_VRSQRTPS_XMMdq_XMMdq = 8692
  fromEnum INTRINSIC_XED_IFORM_VRSQRTPS_YMMqq_MEMqq = 8693
  fromEnum INTRINSIC_XED_IFORM_VRSQRTPS_YMMqq_YMMqq = 8694
  fromEnum INTRINSIC_XED_IFORM_VRSQRTSH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 = 8695
  fromEnum INTRINSIC_XED_IFORM_VRSQRTSH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 8696
  fromEnum INTRINSIC_XED_IFORM_VRSQRTSS_XMMdq_XMMdq_MEMd = 8697
  fromEnum INTRINSIC_XED_IFORM_VRSQRTSS_XMMdq_XMMdq_XMMd = 8698
  fromEnum INTRINSIC_XED_IFORM_VSCALEFPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 8699
  fromEnum INTRINSIC_XED_IFORM_VSCALEFPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 8700
  fromEnum INTRINSIC_XED_IFORM_VSCALEFPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 = 8701
  fromEnum INTRINSIC_XED_IFORM_VSCALEFPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 = 8702
  fromEnum INTRINSIC_XED_IFORM_VSCALEFPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 = 8703
  fromEnum INTRINSIC_XED_IFORM_VSCALEFPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 = 8704
  fromEnum INTRINSIC_XED_IFORM_VSCALEFPH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 = 8705
  fromEnum INTRINSIC_XED_IFORM_VSCALEFPH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 8706
  fromEnum INTRINSIC_XED_IFORM_VSCALEFPH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 = 8707
  fromEnum INTRINSIC_XED_IFORM_VSCALEFPH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 = 8708
  fromEnum INTRINSIC_XED_IFORM_VSCALEFPH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 = 8709
  fromEnum INTRINSIC_XED_IFORM_VSCALEFPH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 = 8710
  fromEnum INTRINSIC_XED_IFORM_VSCALEFPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 8711
  fromEnum INTRINSIC_XED_IFORM_VSCALEFPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 8712
  fromEnum INTRINSIC_XED_IFORM_VSCALEFPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 = 8713
  fromEnum INTRINSIC_XED_IFORM_VSCALEFPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 = 8714
  fromEnum INTRINSIC_XED_IFORM_VSCALEFPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 = 8715
  fromEnum INTRINSIC_XED_IFORM_VSCALEFPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 = 8716
  fromEnum INTRINSIC_XED_IFORM_VSCALEFSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 8717
  fromEnum INTRINSIC_XED_IFORM_VSCALEFSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 8718
  fromEnum INTRINSIC_XED_IFORM_VSCALEFSH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 = 8719
  fromEnum INTRINSIC_XED_IFORM_VSCALEFSH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 8720
  fromEnum INTRINSIC_XED_IFORM_VSCALEFSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 8721
  fromEnum INTRINSIC_XED_IFORM_VSCALEFSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 8722
  fromEnum INTRINSIC_XED_IFORM_VSCATTERDPD_MEMf64_MASKmskw_XMMf64_AVX512_VL128 = 8723
  fromEnum INTRINSIC_XED_IFORM_VSCATTERDPD_MEMf64_MASKmskw_YMMf64_AVX512_VL256 = 8724
  fromEnum INTRINSIC_XED_IFORM_VSCATTERDPD_MEMf64_MASKmskw_ZMMf64_AVX512_VL512 = 8725
  fromEnum INTRINSIC_XED_IFORM_VSCATTERDPS_MEMf32_MASKmskw_XMMf32_AVX512_VL128 = 8726
  fromEnum INTRINSIC_XED_IFORM_VSCATTERDPS_MEMf32_MASKmskw_YMMf32_AVX512_VL256 = 8727
  fromEnum INTRINSIC_XED_IFORM_VSCATTERDPS_MEMf32_MASKmskw_ZMMf32_AVX512_VL512 = 8728
  fromEnum INTRINSIC_XED_IFORM_VSCATTERPF0DPD_MEMf64_MASKmskw_AVX512PF_VL512 = 8729
  fromEnum INTRINSIC_XED_IFORM_VSCATTERPF0DPS_MEMf32_MASKmskw_AVX512PF_VL512 = 8730
  fromEnum INTRINSIC_XED_IFORM_VSCATTERPF0QPD_MEMf64_MASKmskw_AVX512PF_VL512 = 8731
  fromEnum INTRINSIC_XED_IFORM_VSCATTERPF0QPS_MEMf32_MASKmskw_AVX512PF_VL512 = 8732
  fromEnum INTRINSIC_XED_IFORM_VSCATTERPF1DPD_MEMf64_MASKmskw_AVX512PF_VL512 = 8733
  fromEnum INTRINSIC_XED_IFORM_VSCATTERPF1DPS_MEMf32_MASKmskw_AVX512PF_VL512 = 8734
  fromEnum INTRINSIC_XED_IFORM_VSCATTERPF1QPD_MEMf64_MASKmskw_AVX512PF_VL512 = 8735
  fromEnum INTRINSIC_XED_IFORM_VSCATTERPF1QPS_MEMf32_MASKmskw_AVX512PF_VL512 = 8736
  fromEnum INTRINSIC_XED_IFORM_VSCATTERQPD_MEMf64_MASKmskw_XMMf64_AVX512_VL128 = 8737
  fromEnum INTRINSIC_XED_IFORM_VSCATTERQPD_MEMf64_MASKmskw_YMMf64_AVX512_VL256 = 8738
  fromEnum INTRINSIC_XED_IFORM_VSCATTERQPD_MEMf64_MASKmskw_ZMMf64_AVX512_VL512 = 8739
  fromEnum INTRINSIC_XED_IFORM_VSCATTERQPS_MEMf32_MASKmskw_XMMf32_AVX512_VL128 = 8740
  fromEnum INTRINSIC_XED_IFORM_VSCATTERQPS_MEMf32_MASKmskw_XMMf32_AVX512_VL256 = 8741
  fromEnum INTRINSIC_XED_IFORM_VSCATTERQPS_MEMf32_MASKmskw_YMMf32_AVX512_VL512 = 8742
  fromEnum INTRINSIC_XED_IFORM_VSHA512MSG1_YMMu64_XMMu64 = 8743
  fromEnum INTRINSIC_XED_IFORM_VSHA512MSG2_YMMu64_YMMu64 = 8744
  fromEnum INTRINSIC_XED_IFORM_VSHA512RNDS2_YMMu64_YMMu64_XMMu64 = 8745
  fromEnum INTRINSIC_XED_IFORM_VSHUFF32X4_YMMf32_MASKmskw_YMMf32_MEMf32_IMM8_AVX512 = 8746
  fromEnum INTRINSIC_XED_IFORM_VSHUFF32X4_YMMf32_MASKmskw_YMMf32_YMMf32_IMM8_AVX512 = 8747
  fromEnum INTRINSIC_XED_IFORM_VSHUFF32X4_ZMMf32_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512 = 8748
  fromEnum INTRINSIC_XED_IFORM_VSHUFF32X4_ZMMf32_MASKmskw_ZMMf32_ZMMf32_IMM8_AVX512 = 8749
  fromEnum INTRINSIC_XED_IFORM_VSHUFF64X2_YMMf64_MASKmskw_YMMf64_MEMf64_IMM8_AVX512 = 8750
  fromEnum INTRINSIC_XED_IFORM_VSHUFF64X2_YMMf64_MASKmskw_YMMf64_YMMf64_IMM8_AVX512 = 8751
  fromEnum INTRINSIC_XED_IFORM_VSHUFF64X2_ZMMf64_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512 = 8752
  fromEnum INTRINSIC_XED_IFORM_VSHUFF64X2_ZMMf64_MASKmskw_ZMMf64_ZMMf64_IMM8_AVX512 = 8753
  fromEnum INTRINSIC_XED_IFORM_VSHUFI32X4_YMMu32_MASKmskw_YMMu32_MEMu32_IMM8_AVX512 = 8754
  fromEnum INTRINSIC_XED_IFORM_VSHUFI32X4_YMMu32_MASKmskw_YMMu32_YMMu32_IMM8_AVX512 = 8755
  fromEnum INTRINSIC_XED_IFORM_VSHUFI32X4_ZMMu32_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512 = 8756
  fromEnum INTRINSIC_XED_IFORM_VSHUFI32X4_ZMMu32_MASKmskw_ZMMu32_ZMMu32_IMM8_AVX512 = 8757
  fromEnum INTRINSIC_XED_IFORM_VSHUFI64X2_YMMu64_MASKmskw_YMMu64_MEMu64_IMM8_AVX512 = 8758
  fromEnum INTRINSIC_XED_IFORM_VSHUFI64X2_YMMu64_MASKmskw_YMMu64_YMMu64_IMM8_AVX512 = 8759
  fromEnum INTRINSIC_XED_IFORM_VSHUFI64X2_ZMMu64_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512 = 8760
  fromEnum INTRINSIC_XED_IFORM_VSHUFI64X2_ZMMu64_MASKmskw_ZMMu64_ZMMu64_IMM8_AVX512 = 8761
  fromEnum INTRINSIC_XED_IFORM_VSHUFPD_XMMdq_XMMdq_MEMdq_IMMb = 8762
  fromEnum INTRINSIC_XED_IFORM_VSHUFPD_XMMdq_XMMdq_XMMdq_IMMb = 8763
  fromEnum INTRINSIC_XED_IFORM_VSHUFPD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 = 8764
  fromEnum INTRINSIC_XED_IFORM_VSHUFPD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 = 8765
  fromEnum INTRINSIC_XED_IFORM_VSHUFPD_YMMf64_MASKmskw_YMMf64_MEMf64_IMM8_AVX512 = 8766
  fromEnum INTRINSIC_XED_IFORM_VSHUFPD_YMMf64_MASKmskw_YMMf64_YMMf64_IMM8_AVX512 = 8767
  fromEnum INTRINSIC_XED_IFORM_VSHUFPD_YMMqq_YMMqq_MEMqq_IMMb = 8768
  fromEnum INTRINSIC_XED_IFORM_VSHUFPD_YMMqq_YMMqq_YMMqq_IMMb = 8769
  fromEnum INTRINSIC_XED_IFORM_VSHUFPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512 = 8770
  fromEnum INTRINSIC_XED_IFORM_VSHUFPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_IMM8_AVX512 = 8771
  fromEnum INTRINSIC_XED_IFORM_VSHUFPS_XMMdq_XMMdq_MEMdq_IMMb = 8772
  fromEnum INTRINSIC_XED_IFORM_VSHUFPS_XMMdq_XMMdq_XMMdq_IMMb = 8773
  fromEnum INTRINSIC_XED_IFORM_VSHUFPS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 = 8774
  fromEnum INTRINSIC_XED_IFORM_VSHUFPS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 = 8775
  fromEnum INTRINSIC_XED_IFORM_VSHUFPS_YMMf32_MASKmskw_YMMf32_MEMf32_IMM8_AVX512 = 8776
  fromEnum INTRINSIC_XED_IFORM_VSHUFPS_YMMf32_MASKmskw_YMMf32_YMMf32_IMM8_AVX512 = 8777
  fromEnum INTRINSIC_XED_IFORM_VSHUFPS_YMMqq_YMMqq_MEMqq_IMMb = 8778
  fromEnum INTRINSIC_XED_IFORM_VSHUFPS_YMMqq_YMMqq_YMMqq_IMMb = 8779
  fromEnum INTRINSIC_XED_IFORM_VSHUFPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512 = 8780
  fromEnum INTRINSIC_XED_IFORM_VSHUFPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_IMM8_AVX512 = 8781
  fromEnum INTRINSIC_XED_IFORM_VSM3MSG1_XMMu32_XMMu32_MEMu32 = 8782
  fromEnum INTRINSIC_XED_IFORM_VSM3MSG1_XMMu32_XMMu32_XMMu32 = 8783
  fromEnum INTRINSIC_XED_IFORM_VSM3MSG2_XMMu32_XMMu32_MEMu32 = 8784
  fromEnum INTRINSIC_XED_IFORM_VSM3MSG2_XMMu32_XMMu32_XMMu32 = 8785
  fromEnum INTRINSIC_XED_IFORM_VSM3RNDS2_XMMu32_XMMu32_MEMu32_IMM8 = 8786
  fromEnum INTRINSIC_XED_IFORM_VSM3RNDS2_XMMu32_XMMu32_XMMu32_IMM8 = 8787
  fromEnum INTRINSIC_XED_IFORM_VSM4KEY4_XMMu32_XMMu32_MEMu32 = 8788
  fromEnum INTRINSIC_XED_IFORM_VSM4KEY4_XMMu32_XMMu32_XMMu32 = 8789
  fromEnum INTRINSIC_XED_IFORM_VSM4KEY4_YMMu32_YMMu32_MEMu32 = 8790
  fromEnum INTRINSIC_XED_IFORM_VSM4KEY4_YMMu32_YMMu32_YMMu32 = 8791
  fromEnum INTRINSIC_XED_IFORM_VSM4RNDS4_XMMu32_XMMu32_MEMu32 = 8792
  fromEnum INTRINSIC_XED_IFORM_VSM4RNDS4_XMMu32_XMMu32_XMMu32 = 8793
  fromEnum INTRINSIC_XED_IFORM_VSM4RNDS4_YMMu32_YMMu32_MEMu32 = 8794
  fromEnum INTRINSIC_XED_IFORM_VSM4RNDS4_YMMu32_YMMu32_YMMu32 = 8795
  fromEnum INTRINSIC_XED_IFORM_VSQRTPD_XMMdq_MEMdq = 8796
  fromEnum INTRINSIC_XED_IFORM_VSQRTPD_XMMdq_XMMdq = 8797
  fromEnum INTRINSIC_XED_IFORM_VSQRTPD_XMMf64_MASKmskw_MEMf64_AVX512 = 8798
  fromEnum INTRINSIC_XED_IFORM_VSQRTPD_XMMf64_MASKmskw_XMMf64_AVX512 = 8799
  fromEnum INTRINSIC_XED_IFORM_VSQRTPD_YMMf64_MASKmskw_MEMf64_AVX512 = 8800
  fromEnum INTRINSIC_XED_IFORM_VSQRTPD_YMMf64_MASKmskw_YMMf64_AVX512 = 8801
  fromEnum INTRINSIC_XED_IFORM_VSQRTPD_YMMqq_MEMqq = 8802
  fromEnum INTRINSIC_XED_IFORM_VSQRTPD_YMMqq_YMMqq = 8803
  fromEnum INTRINSIC_XED_IFORM_VSQRTPD_ZMMf64_MASKmskw_MEMf64_AVX512 = 8804
  fromEnum INTRINSIC_XED_IFORM_VSQRTPD_ZMMf64_MASKmskw_ZMMf64_AVX512 = 8805
  fromEnum INTRINSIC_XED_IFORM_VSQRTPH_XMMf16_MASKmskw_MEMf16_AVX512 = 8806
  fromEnum INTRINSIC_XED_IFORM_VSQRTPH_XMMf16_MASKmskw_XMMf16_AVX512 = 8807
  fromEnum INTRINSIC_XED_IFORM_VSQRTPH_YMMf16_MASKmskw_MEMf16_AVX512 = 8808
  fromEnum INTRINSIC_XED_IFORM_VSQRTPH_YMMf16_MASKmskw_YMMf16_AVX512 = 8809
  fromEnum INTRINSIC_XED_IFORM_VSQRTPH_ZMMf16_MASKmskw_MEMf16_AVX512 = 8810
  fromEnum INTRINSIC_XED_IFORM_VSQRTPH_ZMMf16_MASKmskw_ZMMf16_AVX512 = 8811
  fromEnum INTRINSIC_XED_IFORM_VSQRTPS_XMMdq_MEMdq = 8812
  fromEnum INTRINSIC_XED_IFORM_VSQRTPS_XMMdq_XMMdq = 8813
  fromEnum INTRINSIC_XED_IFORM_VSQRTPS_XMMf32_MASKmskw_MEMf32_AVX512 = 8814
  fromEnum INTRINSIC_XED_IFORM_VSQRTPS_XMMf32_MASKmskw_XMMf32_AVX512 = 8815
  fromEnum INTRINSIC_XED_IFORM_VSQRTPS_YMMf32_MASKmskw_MEMf32_AVX512 = 8816
  fromEnum INTRINSIC_XED_IFORM_VSQRTPS_YMMf32_MASKmskw_YMMf32_AVX512 = 8817
  fromEnum INTRINSIC_XED_IFORM_VSQRTPS_YMMqq_MEMqq = 8818
  fromEnum INTRINSIC_XED_IFORM_VSQRTPS_YMMqq_YMMqq = 8819
  fromEnum INTRINSIC_XED_IFORM_VSQRTPS_ZMMf32_MASKmskw_MEMf32_AVX512 = 8820
  fromEnum INTRINSIC_XED_IFORM_VSQRTPS_ZMMf32_MASKmskw_ZMMf32_AVX512 = 8821
  fromEnum INTRINSIC_XED_IFORM_VSQRTSD_XMMdq_XMMdq_MEMq = 8822
  fromEnum INTRINSIC_XED_IFORM_VSQRTSD_XMMdq_XMMdq_XMMq = 8823
  fromEnum INTRINSIC_XED_IFORM_VSQRTSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 8824
  fromEnum INTRINSIC_XED_IFORM_VSQRTSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 8825
  fromEnum INTRINSIC_XED_IFORM_VSQRTSH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 = 8826
  fromEnum INTRINSIC_XED_IFORM_VSQRTSH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 8827
  fromEnum INTRINSIC_XED_IFORM_VSQRTSS_XMMdq_XMMdq_MEMd = 8828
  fromEnum INTRINSIC_XED_IFORM_VSQRTSS_XMMdq_XMMdq_XMMd = 8829
  fromEnum INTRINSIC_XED_IFORM_VSQRTSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 8830
  fromEnum INTRINSIC_XED_IFORM_VSQRTSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 8831
  fromEnum INTRINSIC_XED_IFORM_VSTMXCSR_MEMd = 8832
  fromEnum INTRINSIC_XED_IFORM_VSUBPD_XMMdq_XMMdq_MEMdq = 8833
  fromEnum INTRINSIC_XED_IFORM_VSUBPD_XMMdq_XMMdq_XMMdq = 8834
  fromEnum INTRINSIC_XED_IFORM_VSUBPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 8835
  fromEnum INTRINSIC_XED_IFORM_VSUBPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 8836
  fromEnum INTRINSIC_XED_IFORM_VSUBPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 = 8837
  fromEnum INTRINSIC_XED_IFORM_VSUBPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 = 8838
  fromEnum INTRINSIC_XED_IFORM_VSUBPD_YMMqq_YMMqq_MEMqq = 8839
  fromEnum INTRINSIC_XED_IFORM_VSUBPD_YMMqq_YMMqq_YMMqq = 8840
  fromEnum INTRINSIC_XED_IFORM_VSUBPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 = 8841
  fromEnum INTRINSIC_XED_IFORM_VSUBPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 = 8842
  fromEnum INTRINSIC_XED_IFORM_VSUBPH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 = 8843
  fromEnum INTRINSIC_XED_IFORM_VSUBPH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 8844
  fromEnum INTRINSIC_XED_IFORM_VSUBPH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512 = 8845
  fromEnum INTRINSIC_XED_IFORM_VSUBPH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512 = 8846
  fromEnum INTRINSIC_XED_IFORM_VSUBPH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512 = 8847
  fromEnum INTRINSIC_XED_IFORM_VSUBPH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512 = 8848
  fromEnum INTRINSIC_XED_IFORM_VSUBPS_XMMdq_XMMdq_MEMdq = 8849
  fromEnum INTRINSIC_XED_IFORM_VSUBPS_XMMdq_XMMdq_XMMdq = 8850
  fromEnum INTRINSIC_XED_IFORM_VSUBPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 8851
  fromEnum INTRINSIC_XED_IFORM_VSUBPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 8852
  fromEnum INTRINSIC_XED_IFORM_VSUBPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 = 8853
  fromEnum INTRINSIC_XED_IFORM_VSUBPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 = 8854
  fromEnum INTRINSIC_XED_IFORM_VSUBPS_YMMqq_YMMqq_MEMqq = 8855
  fromEnum INTRINSIC_XED_IFORM_VSUBPS_YMMqq_YMMqq_YMMqq = 8856
  fromEnum INTRINSIC_XED_IFORM_VSUBPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 = 8857
  fromEnum INTRINSIC_XED_IFORM_VSUBPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 = 8858
  fromEnum INTRINSIC_XED_IFORM_VSUBSD_XMMdq_XMMdq_MEMq = 8859
  fromEnum INTRINSIC_XED_IFORM_VSUBSD_XMMdq_XMMdq_XMMq = 8860
  fromEnum INTRINSIC_XED_IFORM_VSUBSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 8861
  fromEnum INTRINSIC_XED_IFORM_VSUBSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 8862
  fromEnum INTRINSIC_XED_IFORM_VSUBSH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512 = 8863
  fromEnum INTRINSIC_XED_IFORM_VSUBSH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512 = 8864
  fromEnum INTRINSIC_XED_IFORM_VSUBSS_XMMdq_XMMdq_MEMd = 8865
  fromEnum INTRINSIC_XED_IFORM_VSUBSS_XMMdq_XMMdq_XMMd = 8866
  fromEnum INTRINSIC_XED_IFORM_VSUBSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 8867
  fromEnum INTRINSIC_XED_IFORM_VSUBSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 8868
  fromEnum INTRINSIC_XED_IFORM_VTESTPD_XMMdq_MEMdq = 8869
  fromEnum INTRINSIC_XED_IFORM_VTESTPD_XMMdq_XMMdq = 8870
  fromEnum INTRINSIC_XED_IFORM_VTESTPD_YMMqq_MEMqq = 8871
  fromEnum INTRINSIC_XED_IFORM_VTESTPD_YMMqq_YMMqq = 8872
  fromEnum INTRINSIC_XED_IFORM_VTESTPS_XMMdq_MEMdq = 8873
  fromEnum INTRINSIC_XED_IFORM_VTESTPS_XMMdq_XMMdq = 8874
  fromEnum INTRINSIC_XED_IFORM_VTESTPS_YMMqq_MEMqq = 8875
  fromEnum INTRINSIC_XED_IFORM_VTESTPS_YMMqq_YMMqq = 8876
  fromEnum INTRINSIC_XED_IFORM_VUCOMISD_XMMdq_MEMq = 8877
  fromEnum INTRINSIC_XED_IFORM_VUCOMISD_XMMdq_XMMq = 8878
  fromEnum INTRINSIC_XED_IFORM_VUCOMISD_XMMf64_MEMf64_AVX512 = 8879
  fromEnum INTRINSIC_XED_IFORM_VUCOMISD_XMMf64_XMMf64_AVX512 = 8880
  fromEnum INTRINSIC_XED_IFORM_VUCOMISH_XMMf16_MEMf16_AVX512 = 8881
  fromEnum INTRINSIC_XED_IFORM_VUCOMISH_XMMf16_XMMf16_AVX512 = 8882
  fromEnum INTRINSIC_XED_IFORM_VUCOMISS_XMMdq_MEMd = 8883
  fromEnum INTRINSIC_XED_IFORM_VUCOMISS_XMMdq_XMMd = 8884
  fromEnum INTRINSIC_XED_IFORM_VUCOMISS_XMMf32_MEMf32_AVX512 = 8885
  fromEnum INTRINSIC_XED_IFORM_VUCOMISS_XMMf32_XMMf32_AVX512 = 8886
  fromEnum INTRINSIC_XED_IFORM_VUNPCKHPD_XMMdq_XMMdq_MEMdq = 8887
  fromEnum INTRINSIC_XED_IFORM_VUNPCKHPD_XMMdq_XMMdq_XMMdq = 8888
  fromEnum INTRINSIC_XED_IFORM_VUNPCKHPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 8889
  fromEnum INTRINSIC_XED_IFORM_VUNPCKHPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 8890
  fromEnum INTRINSIC_XED_IFORM_VUNPCKHPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 = 8891
  fromEnum INTRINSIC_XED_IFORM_VUNPCKHPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 = 8892
  fromEnum INTRINSIC_XED_IFORM_VUNPCKHPD_YMMqq_YMMqq_MEMqq = 8893
  fromEnum INTRINSIC_XED_IFORM_VUNPCKHPD_YMMqq_YMMqq_YMMqq = 8894
  fromEnum INTRINSIC_XED_IFORM_VUNPCKHPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 = 8895
  fromEnum INTRINSIC_XED_IFORM_VUNPCKHPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 = 8896
  fromEnum INTRINSIC_XED_IFORM_VUNPCKHPS_XMMdq_XMMdq_MEMdq = 8897
  fromEnum INTRINSIC_XED_IFORM_VUNPCKHPS_XMMdq_XMMdq_XMMdq = 8898
  fromEnum INTRINSIC_XED_IFORM_VUNPCKHPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 8899
  fromEnum INTRINSIC_XED_IFORM_VUNPCKHPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 8900
  fromEnum INTRINSIC_XED_IFORM_VUNPCKHPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 = 8901
  fromEnum INTRINSIC_XED_IFORM_VUNPCKHPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 = 8902
  fromEnum INTRINSIC_XED_IFORM_VUNPCKHPS_YMMqq_YMMqq_MEMqq = 8903
  fromEnum INTRINSIC_XED_IFORM_VUNPCKHPS_YMMqq_YMMqq_YMMqq = 8904
  fromEnum INTRINSIC_XED_IFORM_VUNPCKHPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 = 8905
  fromEnum INTRINSIC_XED_IFORM_VUNPCKHPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 = 8906
  fromEnum INTRINSIC_XED_IFORM_VUNPCKLPD_XMMdq_XMMdq_MEMdq = 8907
  fromEnum INTRINSIC_XED_IFORM_VUNPCKLPD_XMMdq_XMMdq_XMMdq = 8908
  fromEnum INTRINSIC_XED_IFORM_VUNPCKLPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 = 8909
  fromEnum INTRINSIC_XED_IFORM_VUNPCKLPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 = 8910
  fromEnum INTRINSIC_XED_IFORM_VUNPCKLPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 = 8911
  fromEnum INTRINSIC_XED_IFORM_VUNPCKLPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 = 8912
  fromEnum INTRINSIC_XED_IFORM_VUNPCKLPD_YMMqq_YMMqq_MEMqq = 8913
  fromEnum INTRINSIC_XED_IFORM_VUNPCKLPD_YMMqq_YMMqq_YMMqq = 8914
  fromEnum INTRINSIC_XED_IFORM_VUNPCKLPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 = 8915
  fromEnum INTRINSIC_XED_IFORM_VUNPCKLPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 = 8916
  fromEnum INTRINSIC_XED_IFORM_VUNPCKLPS_XMMdq_XMMdq_MEMdq = 8917
  fromEnum INTRINSIC_XED_IFORM_VUNPCKLPS_XMMdq_XMMdq_XMMdq = 8918
  fromEnum INTRINSIC_XED_IFORM_VUNPCKLPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 = 8919
  fromEnum INTRINSIC_XED_IFORM_VUNPCKLPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 = 8920
  fromEnum INTRINSIC_XED_IFORM_VUNPCKLPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 = 8921
  fromEnum INTRINSIC_XED_IFORM_VUNPCKLPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 = 8922
  fromEnum INTRINSIC_XED_IFORM_VUNPCKLPS_YMMqq_YMMqq_MEMqq = 8923
  fromEnum INTRINSIC_XED_IFORM_VUNPCKLPS_YMMqq_YMMqq_YMMqq = 8924
  fromEnum INTRINSIC_XED_IFORM_VUNPCKLPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 = 8925
  fromEnum INTRINSIC_XED_IFORM_VUNPCKLPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 = 8926
  fromEnum INTRINSIC_XED_IFORM_VXORPD_XMMdq_XMMdq_MEMdq = 8927
  fromEnum INTRINSIC_XED_IFORM_VXORPD_XMMdq_XMMdq_XMMdq = 8928
  fromEnum INTRINSIC_XED_IFORM_VXORPD_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 = 8929
  fromEnum INTRINSIC_XED_IFORM_VXORPD_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 = 8930
  fromEnum INTRINSIC_XED_IFORM_VXORPD_YMMqq_YMMqq_MEMqq = 8931
  fromEnum INTRINSIC_XED_IFORM_VXORPD_YMMqq_YMMqq_YMMqq = 8932
  fromEnum INTRINSIC_XED_IFORM_VXORPD_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 = 8933
  fromEnum INTRINSIC_XED_IFORM_VXORPD_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 = 8934
  fromEnum INTRINSIC_XED_IFORM_VXORPD_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 = 8935
  fromEnum INTRINSIC_XED_IFORM_VXORPD_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 = 8936
  fromEnum INTRINSIC_XED_IFORM_VXORPS_XMMdq_XMMdq_MEMdq = 8937
  fromEnum INTRINSIC_XED_IFORM_VXORPS_XMMdq_XMMdq_XMMdq = 8938
  fromEnum INTRINSIC_XED_IFORM_VXORPS_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 = 8939
  fromEnum INTRINSIC_XED_IFORM_VXORPS_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 = 8940
  fromEnum INTRINSIC_XED_IFORM_VXORPS_YMMqq_YMMqq_MEMqq = 8941
  fromEnum INTRINSIC_XED_IFORM_VXORPS_YMMqq_YMMqq_YMMqq = 8942
  fromEnum INTRINSIC_XED_IFORM_VXORPS_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 = 8943
  fromEnum INTRINSIC_XED_IFORM_VXORPS_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 = 8944
  fromEnum INTRINSIC_XED_IFORM_VXORPS_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 = 8945
  fromEnum INTRINSIC_XED_IFORM_VXORPS_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 = 8946
  fromEnum INTRINSIC_XED_IFORM_VZEROALL = 8947
  fromEnum INTRINSIC_XED_IFORM_VZEROUPPER = 8948
  fromEnum INTRINSIC_XED_IFORM_WBINVD = 8949
  fromEnum INTRINSIC_XED_IFORM_WBNOINVD = 8950
  fromEnum INTRINSIC_XED_IFORM_WRFSBASE_GPRy = 8951
  fromEnum INTRINSIC_XED_IFORM_WRGSBASE_GPRy = 8952
  fromEnum INTRINSIC_XED_IFORM_WRMSR = 8953
  fromEnum INTRINSIC_XED_IFORM_WRMSRLIST = 8954
  fromEnum INTRINSIC_XED_IFORM_WRMSRNS = 8955
  fromEnum INTRINSIC_XED_IFORM_WRPKRU = 8956
  fromEnum INTRINSIC_XED_IFORM_WRSSD_MEMu32_GPR32u32 = 8957
  fromEnum INTRINSIC_XED_IFORM_WRSSD_MEMu32_GPR32u32_APX = 8958
  fromEnum INTRINSIC_XED_IFORM_WRSSQ_MEMu64_GPR64u64 = 8959
  fromEnum INTRINSIC_XED_IFORM_WRSSQ_MEMu64_GPR64u64_APX = 8960
  fromEnum INTRINSIC_XED_IFORM_WRUSSD_MEMu32_GPR32u32 = 8961
  fromEnum INTRINSIC_XED_IFORM_WRUSSD_MEMu32_GPR32u32_APX = 8962
  fromEnum INTRINSIC_XED_IFORM_WRUSSQ_MEMu64_GPR64u64 = 8963
  fromEnum INTRINSIC_XED_IFORM_WRUSSQ_MEMu64_GPR64u64_APX = 8964
  fromEnum INTRINSIC_XED_IFORM_XABORT_IMMb = 8965
  fromEnum INTRINSIC_XED_IFORM_XADD_GPR8_GPR8 = 8966
  fromEnum INTRINSIC_XED_IFORM_XADD_GPRv_GPRv = 8967
  fromEnum INTRINSIC_XED_IFORM_XADD_MEMb_GPR8 = 8968
  fromEnum INTRINSIC_XED_IFORM_XADD_MEMv_GPRv = 8969
  fromEnum INTRINSIC_XED_IFORM_XADD_LOCK_MEMb_GPR8 = 8970
  fromEnum INTRINSIC_XED_IFORM_XADD_LOCK_MEMv_GPRv = 8971
  fromEnum INTRINSIC_XED_IFORM_XBEGIN_RELBRz = 8972
  fromEnum INTRINSIC_XED_IFORM_XCHG_GPR8_GPR8 = 8973
  fromEnum INTRINSIC_XED_IFORM_XCHG_GPRv_GPRv = 8974
  fromEnum INTRINSIC_XED_IFORM_XCHG_GPRv_OrAX = 8975
  fromEnum INTRINSIC_XED_IFORM_XCHG_MEMb_GPR8 = 8976
  fromEnum INTRINSIC_XED_IFORM_XCHG_MEMv_GPRv = 8977
  fromEnum INTRINSIC_XED_IFORM_XEND = 8978
  fromEnum INTRINSIC_XED_IFORM_XGETBV = 8979
  fromEnum INTRINSIC_XED_IFORM_XLAT = 8980
  fromEnum INTRINSIC_XED_IFORM_XOR_AL_IMMb = 8981
  fromEnum INTRINSIC_XED_IFORM_XOR_GPR8_GPR8_30 = 8982
  fromEnum INTRINSIC_XED_IFORM_XOR_GPR8_GPR8_32 = 8983
  fromEnum INTRINSIC_XED_IFORM_XOR_GPR8_IMMb_80r6 = 8984
  fromEnum INTRINSIC_XED_IFORM_XOR_GPR8_IMMb_82r6 = 8985
  fromEnum INTRINSIC_XED_IFORM_XOR_GPR8_MEMb = 8986
  fromEnum INTRINSIC_XED_IFORM_XOR_GPR8i8_GPR8i8_APX = 8987
  fromEnum INTRINSIC_XED_IFORM_XOR_GPR8i8_GPR8i8_GPR8i8_APX = 8988
  fromEnum INTRINSIC_XED_IFORM_XOR_GPR8i8_GPR8i8_IMM8_APX = 8989
  fromEnum INTRINSIC_XED_IFORM_XOR_GPR8i8_GPR8i8_MEMi8_APX = 8990
  fromEnum INTRINSIC_XED_IFORM_XOR_GPR8i8_IMM8_APX = 8991
  fromEnum INTRINSIC_XED_IFORM_XOR_GPR8i8_MEMi8_APX = 8992
  fromEnum INTRINSIC_XED_IFORM_XOR_GPR8i8_MEMi8_GPR8i8_APX = 8993
  fromEnum INTRINSIC_XED_IFORM_XOR_GPR8i8_MEMi8_IMM8_APX = 8994
  fromEnum INTRINSIC_XED_IFORM_XOR_GPRv_GPRv_31 = 8995
  fromEnum INTRINSIC_XED_IFORM_XOR_GPRv_GPRv_33 = 8996
  fromEnum INTRINSIC_XED_IFORM_XOR_GPRv_GPRv_APX = 8997
  fromEnum INTRINSIC_XED_IFORM_XOR_GPRv_GPRv_GPRv_APX = 8998
  fromEnum INTRINSIC_XED_IFORM_XOR_GPRv_GPRv_IMM8_APX = 8999
  fromEnum INTRINSIC_XED_IFORM_XOR_GPRv_GPRv_IMMz_APX = 9000
  fromEnum INTRINSIC_XED_IFORM_XOR_GPRv_GPRv_MEMv_APX = 9001
  fromEnum INTRINSIC_XED_IFORM_XOR_GPRv_IMM8_APX = 9002
  fromEnum INTRINSIC_XED_IFORM_XOR_GPRv_IMMb = 9003
  fromEnum INTRINSIC_XED_IFORM_XOR_GPRv_IMMz = 9004
  fromEnum INTRINSIC_XED_IFORM_XOR_GPRv_IMMz_APX = 9005
  fromEnum INTRINSIC_XED_IFORM_XOR_GPRv_MEMv = 9006
  fromEnum INTRINSIC_XED_IFORM_XOR_GPRv_MEMv_APX = 9007
  fromEnum INTRINSIC_XED_IFORM_XOR_GPRv_MEMv_GPRv_APX = 9008
  fromEnum INTRINSIC_XED_IFORM_XOR_GPRv_MEMv_IMM8_APX = 9009
  fromEnum INTRINSIC_XED_IFORM_XOR_GPRv_MEMv_IMMz_APX = 9010
  fromEnum INTRINSIC_XED_IFORM_XOR_MEMb_GPR8 = 9011
  fromEnum INTRINSIC_XED_IFORM_XOR_MEMb_IMMb_80r6 = 9012
  fromEnum INTRINSIC_XED_IFORM_XOR_MEMb_IMMb_82r6 = 9013
  fromEnum INTRINSIC_XED_IFORM_XOR_MEMi8_GPR8i8_APX = 9014
  fromEnum INTRINSIC_XED_IFORM_XOR_MEMi8_IMM8_APX = 9015
  fromEnum INTRINSIC_XED_IFORM_XOR_MEMv_GPRv = 9016
  fromEnum INTRINSIC_XED_IFORM_XOR_MEMv_GPRv_APX = 9017
  fromEnum INTRINSIC_XED_IFORM_XOR_MEMv_IMM8_APX = 9018
  fromEnum INTRINSIC_XED_IFORM_XOR_MEMv_IMMb = 9019
  fromEnum INTRINSIC_XED_IFORM_XOR_MEMv_IMMz = 9020
  fromEnum INTRINSIC_XED_IFORM_XOR_MEMv_IMMz_APX = 9021
  fromEnum INTRINSIC_XED_IFORM_XOR_OrAX_IMMz = 9022
  fromEnum INTRINSIC_XED_IFORM_XORPD_XMMxuq_MEMxuq = 9023
  fromEnum INTRINSIC_XED_IFORM_XORPD_XMMxuq_XMMxuq = 9024
  fromEnum INTRINSIC_XED_IFORM_XORPS_XMMxud_MEMxud = 9025
  fromEnum INTRINSIC_XED_IFORM_XORPS_XMMxud_XMMxud = 9026
  fromEnum INTRINSIC_XED_IFORM_XOR_LOCK_MEMb_GPR8 = 9027
  fromEnum INTRINSIC_XED_IFORM_XOR_LOCK_MEMb_IMMb_80r6 = 9028
  fromEnum INTRINSIC_XED_IFORM_XOR_LOCK_MEMb_IMMb_82r6 = 9029
  fromEnum INTRINSIC_XED_IFORM_XOR_LOCK_MEMv_GPRv = 9030
  fromEnum INTRINSIC_XED_IFORM_XOR_LOCK_MEMv_IMMb = 9031
  fromEnum INTRINSIC_XED_IFORM_XOR_LOCK_MEMv_IMMz = 9032
  fromEnum INTRINSIC_XED_IFORM_XRESLDTRK = 9033
  fromEnum INTRINSIC_XED_IFORM_XRSTOR_MEMmxsave = 9034
  fromEnum INTRINSIC_XED_IFORM_XRSTOR64_MEMmxsave = 9035
  fromEnum INTRINSIC_XED_IFORM_XRSTORS_MEMmxsave = 9036
  fromEnum INTRINSIC_XED_IFORM_XRSTORS64_MEMmxsave = 9037
  fromEnum INTRINSIC_XED_IFORM_XSAVE_MEMmxsave = 9038
  fromEnum INTRINSIC_XED_IFORM_XSAVE64_MEMmxsave = 9039
  fromEnum INTRINSIC_XED_IFORM_XSAVEC_MEMmxsave = 9040
  fromEnum INTRINSIC_XED_IFORM_XSAVEC64_MEMmxsave = 9041
  fromEnum INTRINSIC_XED_IFORM_XSAVEOPT_MEMmxsave = 9042
  fromEnum INTRINSIC_XED_IFORM_XSAVEOPT64_MEMmxsave = 9043
  fromEnum INTRINSIC_XED_IFORM_XSAVES_MEMmxsave = 9044
  fromEnum INTRINSIC_XED_IFORM_XSAVES64_MEMmxsave = 9045
  fromEnum INTRINSIC_XED_IFORM_XSETBV = 9046
  fromEnum INTRINSIC_XED_IFORM_XSTORE = 9047
  fromEnum INTRINSIC_XED_IFORM_XSUSLDTRK = 9048
  fromEnum INTRINSIC_XED_IFORM_XTEST = 9049
  fromEnum INTRINSIC_XED_IFORM_LAST = 9050
  fromEnum INTRINSIC_XED_IFORM_TZCNT_GPR64_GPRMEM64 = 9051
  fromEnum INTRINSIC_XED_IFORM_TZCNT_GPR32_GPRMEM32 = 9052
  fromEnum INTRINSIC_XED_IFORM_TZCNT_GPR16_GPRMEM16 = 9053
  fromEnum INTRINSIC_XED_IFORM_LZCNT_GPR64_GPRMEM64 = 9054
  fromEnum INTRINSIC_XED_IFORM_LZCNT_GPR32_GPRMEM32 = 9055
  fromEnum INTRINSIC_XED_IFORM_LZCNT_GPR16_GPRMEM16 = 9056
  fromEnum INTRINSIC_XED_IFORM_POPCNT_GPR64_GPRMEM64 = 9057
  fromEnum INTRINSIC_XED_IFORM_POPCNT_GPR32_GPRMEM32 = 9058
  fromEnum INTRINSIC_XED_IFORM_POPCNT_GPR16_GPRMEM16 = 9059
  fromEnum INTRINSIC_LAST = 9060

  toEnum 0 = INTRINSIC_F2XM1
  toEnum 1 = INTRINSIC_FBLD
  toEnum 2 = INTRINSIC_FBST
  toEnum 3 = INTRINSIC_FSIN
  toEnum 4 = INTRINSIC_FCOS
  toEnum 5 = INTRINSIC_FSINCOS
  toEnum 6 = INTRINSIC_FPATAN
  toEnum 7 = INTRINSIC_FPREM
  toEnum 8 = INTRINSIC_FPREM1
  toEnum 9 = INTRINSIC_FPTAN
  toEnum 10 = INTRINSIC_FSCALE
  toEnum 11 = INTRINSIC_FXAM
  toEnum 12 = INTRINSIC_FXTRACT
  toEnum 13 = INTRINSIC_FYL2X
  toEnum 14 = INTRINSIC_FYL2XP1
  -- Jumps to 1k
  toEnum 1000 = INTRINSIC_XED_IFORM_INVALID
  toEnum 1001 = INTRINSIC_XED_IFORM_AAA
  toEnum 1002 = INTRINSIC_XED_IFORM_AAD_IMMb
  toEnum 1003 = INTRINSIC_XED_IFORM_AADD_MEM32_GPR32
  toEnum 1004 = INTRINSIC_XED_IFORM_AADD_MEM64_GPR64
  toEnum 1005 = INTRINSIC_XED_IFORM_AADD_MEMi32_GPR32i32_APX
  toEnum 1006 = INTRINSIC_XED_IFORM_AADD_MEMi64_GPR64i64_APX
  toEnum 1007 = INTRINSIC_XED_IFORM_AAM_IMMb
  toEnum 1008 = INTRINSIC_XED_IFORM_AAND_MEM32_GPR32
  toEnum 1009 = INTRINSIC_XED_IFORM_AAND_MEM64_GPR64
  toEnum 1010 = INTRINSIC_XED_IFORM_AAND_MEMi32_GPR32i32_APX
  toEnum 1011 = INTRINSIC_XED_IFORM_AAND_MEMi64_GPR64i64_APX
  toEnum 1012 = INTRINSIC_XED_IFORM_AAS
  toEnum 1013 = INTRINSIC_XED_IFORM_ADC_AL_IMMb
  toEnum 1014 = INTRINSIC_XED_IFORM_ADC_GPR8_GPR8_10
  toEnum 1015 = INTRINSIC_XED_IFORM_ADC_GPR8_GPR8_12
  toEnum 1016 = INTRINSIC_XED_IFORM_ADC_GPR8_IMMb_80r2
  toEnum 1017 = INTRINSIC_XED_IFORM_ADC_GPR8_IMMb_82r2
  toEnum 1018 = INTRINSIC_XED_IFORM_ADC_GPR8_MEMb
  toEnum 1019 = INTRINSIC_XED_IFORM_ADC_GPR8i8_GPR8i8_APX
  toEnum 1020 = INTRINSIC_XED_IFORM_ADC_GPR8i8_GPR8i8_GPR8i8_APX
  toEnum 1021 = INTRINSIC_XED_IFORM_ADC_GPR8i8_GPR8i8_IMM8_APX
  toEnum 1022 = INTRINSIC_XED_IFORM_ADC_GPR8i8_GPR8i8_MEMi8_APX
  toEnum 1023 = INTRINSIC_XED_IFORM_ADC_GPR8i8_IMM8_APX
  toEnum 1024 = INTRINSIC_XED_IFORM_ADC_GPR8i8_MEMi8_APX
  toEnum 1025 = INTRINSIC_XED_IFORM_ADC_GPR8i8_MEMi8_GPR8i8_APX
  toEnum 1026 = INTRINSIC_XED_IFORM_ADC_GPR8i8_MEMi8_IMM8_APX
  toEnum 1027 = INTRINSIC_XED_IFORM_ADC_GPRv_GPRv_11
  toEnum 1028 = INTRINSIC_XED_IFORM_ADC_GPRv_GPRv_13
  toEnum 1029 = INTRINSIC_XED_IFORM_ADC_GPRv_GPRv_APX
  toEnum 1030 = INTRINSIC_XED_IFORM_ADC_GPRv_GPRv_GPRv_APX
  toEnum 1031 = INTRINSIC_XED_IFORM_ADC_GPRv_GPRv_IMM8_APX
  toEnum 1032 = INTRINSIC_XED_IFORM_ADC_GPRv_GPRv_IMMz_APX
  toEnum 1033 = INTRINSIC_XED_IFORM_ADC_GPRv_GPRv_MEMv_APX
  toEnum 1034 = INTRINSIC_XED_IFORM_ADC_GPRv_IMM8_APX
  toEnum 1035 = INTRINSIC_XED_IFORM_ADC_GPRv_IMMb
  toEnum 1036 = INTRINSIC_XED_IFORM_ADC_GPRv_IMMz
  toEnum 1037 = INTRINSIC_XED_IFORM_ADC_GPRv_IMMz_APX
  toEnum 1038 = INTRINSIC_XED_IFORM_ADC_GPRv_MEMv
  toEnum 1039 = INTRINSIC_XED_IFORM_ADC_GPRv_MEMv_APX
  toEnum 1040 = INTRINSIC_XED_IFORM_ADC_GPRv_MEMv_GPRv_APX
  toEnum 1041 = INTRINSIC_XED_IFORM_ADC_GPRv_MEMv_IMM8_APX
  toEnum 1042 = INTRINSIC_XED_IFORM_ADC_GPRv_MEMv_IMMz_APX
  toEnum 1043 = INTRINSIC_XED_IFORM_ADC_MEMb_GPR8
  toEnum 1044 = INTRINSIC_XED_IFORM_ADC_MEMb_IMMb_80r2
  toEnum 1045 = INTRINSIC_XED_IFORM_ADC_MEMb_IMMb_82r2
  toEnum 1046 = INTRINSIC_XED_IFORM_ADC_MEMi8_GPR8i8_APX
  toEnum 1047 = INTRINSIC_XED_IFORM_ADC_MEMi8_IMM8_APX
  toEnum 1048 = INTRINSIC_XED_IFORM_ADC_MEMv_GPRv
  toEnum 1049 = INTRINSIC_XED_IFORM_ADC_MEMv_GPRv_APX
  toEnum 1050 = INTRINSIC_XED_IFORM_ADC_MEMv_IMM8_APX
  toEnum 1051 = INTRINSIC_XED_IFORM_ADC_MEMv_IMMb
  toEnum 1052 = INTRINSIC_XED_IFORM_ADC_MEMv_IMMz
  toEnum 1053 = INTRINSIC_XED_IFORM_ADC_MEMv_IMMz_APX
  toEnum 1054 = INTRINSIC_XED_IFORM_ADC_OrAX_IMMz
  toEnum 1055 = INTRINSIC_XED_IFORM_ADCX_GPR32d_GPR32d
  toEnum 1056 = INTRINSIC_XED_IFORM_ADCX_GPR32d_MEMd
  toEnum 1057 = INTRINSIC_XED_IFORM_ADCX_GPR32i32_GPR32i32_APX
  toEnum 1058 = INTRINSIC_XED_IFORM_ADCX_GPR32i32_GPR32i32_GPR32i32_APX
  toEnum 1059 = INTRINSIC_XED_IFORM_ADCX_GPR32i32_GPR32i32_MEMi32_APX
  toEnum 1060 = INTRINSIC_XED_IFORM_ADCX_GPR32i32_MEMi32_APX
  toEnum 1061 = INTRINSIC_XED_IFORM_ADCX_GPR64i64_GPR64i64_APX
  toEnum 1062 = INTRINSIC_XED_IFORM_ADCX_GPR64i64_GPR64i64_GPR64i64_APX
  toEnum 1063 = INTRINSIC_XED_IFORM_ADCX_GPR64i64_GPR64i64_MEMi64_APX
  toEnum 1064 = INTRINSIC_XED_IFORM_ADCX_GPR64i64_MEMi64_APX
  toEnum 1065 = INTRINSIC_XED_IFORM_ADCX_GPR64q_GPR64q
  toEnum 1066 = INTRINSIC_XED_IFORM_ADCX_GPR64q_MEMq
  toEnum 1067 = INTRINSIC_XED_IFORM_ADC_LOCK_MEMb_GPR8
  toEnum 1068 = INTRINSIC_XED_IFORM_ADC_LOCK_MEMb_IMMb_80r2
  toEnum 1069 = INTRINSIC_XED_IFORM_ADC_LOCK_MEMb_IMMb_82r2
  toEnum 1070 = INTRINSIC_XED_IFORM_ADC_LOCK_MEMv_GPRv
  toEnum 1071 = INTRINSIC_XED_IFORM_ADC_LOCK_MEMv_IMMb
  toEnum 1072 = INTRINSIC_XED_IFORM_ADC_LOCK_MEMv_IMMz
  toEnum 1073 = INTRINSIC_XED_IFORM_ADD_AL_IMMb
  toEnum 1074 = INTRINSIC_XED_IFORM_ADD_GPR8_GPR8_00
  toEnum 1075 = INTRINSIC_XED_IFORM_ADD_GPR8_GPR8_02
  toEnum 1076 = INTRINSIC_XED_IFORM_ADD_GPR8_IMMb_80r0
  toEnum 1077 = INTRINSIC_XED_IFORM_ADD_GPR8_IMMb_82r0
  toEnum 1078 = INTRINSIC_XED_IFORM_ADD_GPR8_MEMb
  toEnum 1079 = INTRINSIC_XED_IFORM_ADD_GPR8i8_GPR8i8_APX
  toEnum 1080 = INTRINSIC_XED_IFORM_ADD_GPR8i8_GPR8i8_GPR8i8_APX
  toEnum 1081 = INTRINSIC_XED_IFORM_ADD_GPR8i8_GPR8i8_IMM8_APX
  toEnum 1082 = INTRINSIC_XED_IFORM_ADD_GPR8i8_GPR8i8_MEMi8_APX
  toEnum 1083 = INTRINSIC_XED_IFORM_ADD_GPR8i8_IMM8_APX
  toEnum 1084 = INTRINSIC_XED_IFORM_ADD_GPR8i8_MEMi8_APX
  toEnum 1085 = INTRINSIC_XED_IFORM_ADD_GPR8i8_MEMi8_GPR8i8_APX
  toEnum 1086 = INTRINSIC_XED_IFORM_ADD_GPR8i8_MEMi8_IMM8_APX
  toEnum 1087 = INTRINSIC_XED_IFORM_ADD_GPRv_GPRv_01
  toEnum 1088 = INTRINSIC_XED_IFORM_ADD_GPRv_GPRv_03
  toEnum 1089 = INTRINSIC_XED_IFORM_ADD_GPRv_GPRv_APX
  toEnum 1090 = INTRINSIC_XED_IFORM_ADD_GPRv_GPRv_GPRv_APX
  toEnum 1091 = INTRINSIC_XED_IFORM_ADD_GPRv_GPRv_IMM8_APX
  toEnum 1092 = INTRINSIC_XED_IFORM_ADD_GPRv_GPRv_IMMz_APX
  toEnum 1093 = INTRINSIC_XED_IFORM_ADD_GPRv_GPRv_MEMv_APX
  toEnum 1094 = INTRINSIC_XED_IFORM_ADD_GPRv_IMM8_APX
  toEnum 1095 = INTRINSIC_XED_IFORM_ADD_GPRv_IMMb
  toEnum 1096 = INTRINSIC_XED_IFORM_ADD_GPRv_IMMz
  toEnum 1097 = INTRINSIC_XED_IFORM_ADD_GPRv_IMMz_APX
  toEnum 1098 = INTRINSIC_XED_IFORM_ADD_GPRv_MEMv
  toEnum 1099 = INTRINSIC_XED_IFORM_ADD_GPRv_MEMv_APX
  toEnum 1100 = INTRINSIC_XED_IFORM_ADD_GPRv_MEMv_GPRv_APX
  toEnum 1101 = INTRINSIC_XED_IFORM_ADD_GPRv_MEMv_IMM8_APX
  toEnum 1102 = INTRINSIC_XED_IFORM_ADD_GPRv_MEMv_IMMz_APX
  toEnum 1103 = INTRINSIC_XED_IFORM_ADD_MEMb_GPR8
  toEnum 1104 = INTRINSIC_XED_IFORM_ADD_MEMb_IMMb_80r0
  toEnum 1105 = INTRINSIC_XED_IFORM_ADD_MEMb_IMMb_82r0
  toEnum 1106 = INTRINSIC_XED_IFORM_ADD_MEMi8_GPR8i8_APX
  toEnum 1107 = INTRINSIC_XED_IFORM_ADD_MEMi8_IMM8_APX
  toEnum 1108 = INTRINSIC_XED_IFORM_ADD_MEMv_GPRv
  toEnum 1109 = INTRINSIC_XED_IFORM_ADD_MEMv_GPRv_APX
  toEnum 1110 = INTRINSIC_XED_IFORM_ADD_MEMv_IMM8_APX
  toEnum 1111 = INTRINSIC_XED_IFORM_ADD_MEMv_IMMb
  toEnum 1112 = INTRINSIC_XED_IFORM_ADD_MEMv_IMMz
  toEnum 1113 = INTRINSIC_XED_IFORM_ADD_MEMv_IMMz_APX
  toEnum 1114 = INTRINSIC_XED_IFORM_ADD_OrAX_IMMz
  toEnum 1115 = INTRINSIC_XED_IFORM_ADDPD_XMMpd_MEMpd
  toEnum 1116 = INTRINSIC_XED_IFORM_ADDPD_XMMpd_XMMpd
  toEnum 1117 = INTRINSIC_XED_IFORM_ADDPS_XMMps_MEMps
  toEnum 1118 = INTRINSIC_XED_IFORM_ADDPS_XMMps_XMMps
  toEnum 1119 = INTRINSIC_XED_IFORM_ADDSD_XMMsd_MEMsd
  toEnum 1120 = INTRINSIC_XED_IFORM_ADDSD_XMMsd_XMMsd
  toEnum 1121 = INTRINSIC_XED_IFORM_ADDSS_XMMss_MEMss
  toEnum 1122 = INTRINSIC_XED_IFORM_ADDSS_XMMss_XMMss
  toEnum 1123 = INTRINSIC_XED_IFORM_ADDSUBPD_XMMpd_MEMpd
  toEnum 1124 = INTRINSIC_XED_IFORM_ADDSUBPD_XMMpd_XMMpd
  toEnum 1125 = INTRINSIC_XED_IFORM_ADDSUBPS_XMMps_MEMps
  toEnum 1126 = INTRINSIC_XED_IFORM_ADDSUBPS_XMMps_XMMps
  toEnum 1127 = INTRINSIC_XED_IFORM_ADD_LOCK_MEMb_GPR8
  toEnum 1128 = INTRINSIC_XED_IFORM_ADD_LOCK_MEMb_IMMb_80r0
  toEnum 1129 = INTRINSIC_XED_IFORM_ADD_LOCK_MEMb_IMMb_82r0
  toEnum 1130 = INTRINSIC_XED_IFORM_ADD_LOCK_MEMv_GPRv
  toEnum 1131 = INTRINSIC_XED_IFORM_ADD_LOCK_MEMv_IMMb
  toEnum 1132 = INTRINSIC_XED_IFORM_ADD_LOCK_MEMv_IMMz
  toEnum 1133 = INTRINSIC_XED_IFORM_ADOX_GPR32d_GPR32d
  toEnum 1134 = INTRINSIC_XED_IFORM_ADOX_GPR32d_MEMd
  toEnum 1135 = INTRINSIC_XED_IFORM_ADOX_GPR32i32_GPR32i32_APX
  toEnum 1136 = INTRINSIC_XED_IFORM_ADOX_GPR32i32_GPR32i32_GPR32i32_APX
  toEnum 1137 = INTRINSIC_XED_IFORM_ADOX_GPR32i32_GPR32i32_MEMi32_APX
  toEnum 1138 = INTRINSIC_XED_IFORM_ADOX_GPR32i32_MEMi32_APX
  toEnum 1139 = INTRINSIC_XED_IFORM_ADOX_GPR64i64_GPR64i64_APX
  toEnum 1140 = INTRINSIC_XED_IFORM_ADOX_GPR64i64_GPR64i64_GPR64i64_APX
  toEnum 1141 = INTRINSIC_XED_IFORM_ADOX_GPR64i64_GPR64i64_MEMi64_APX
  toEnum 1142 = INTRINSIC_XED_IFORM_ADOX_GPR64i64_MEMi64_APX
  toEnum 1143 = INTRINSIC_XED_IFORM_ADOX_GPR64q_GPR64q
  toEnum 1144 = INTRINSIC_XED_IFORM_ADOX_GPR64q_MEMq
  toEnum 1145 = INTRINSIC_XED_IFORM_AESDEC_XMMdq_MEMdq
  toEnum 1146 = INTRINSIC_XED_IFORM_AESDEC_XMMdq_XMMdq
  toEnum 1147 = INTRINSIC_XED_IFORM_AESDEC128KL_XMMu8_MEMu8
  toEnum 1148 = INTRINSIC_XED_IFORM_AESDEC256KL_XMMu8_MEMu8
  toEnum 1149 = INTRINSIC_XED_IFORM_AESDECLAST_XMMdq_MEMdq
  toEnum 1150 = INTRINSIC_XED_IFORM_AESDECLAST_XMMdq_XMMdq
  toEnum 1151 = INTRINSIC_XED_IFORM_AESDECWIDE128KL_MEMu8
  toEnum 1152 = INTRINSIC_XED_IFORM_AESDECWIDE256KL_MEMu8
  toEnum 1153 = INTRINSIC_XED_IFORM_AESENC_XMMdq_MEMdq
  toEnum 1154 = INTRINSIC_XED_IFORM_AESENC_XMMdq_XMMdq
  toEnum 1155 = INTRINSIC_XED_IFORM_AESENC128KL_XMMu8_MEMu8
  toEnum 1156 = INTRINSIC_XED_IFORM_AESENC256KL_XMMu8_MEMu8
  toEnum 1157 = INTRINSIC_XED_IFORM_AESENCLAST_XMMdq_MEMdq
  toEnum 1158 = INTRINSIC_XED_IFORM_AESENCLAST_XMMdq_XMMdq
  toEnum 1159 = INTRINSIC_XED_IFORM_AESENCWIDE128KL_MEMu8
  toEnum 1160 = INTRINSIC_XED_IFORM_AESENCWIDE256KL_MEMu8
  toEnum 1161 = INTRINSIC_XED_IFORM_AESIMC_XMMdq_MEMdq
  toEnum 1162 = INTRINSIC_XED_IFORM_AESIMC_XMMdq_XMMdq
  toEnum 1163 = INTRINSIC_XED_IFORM_AESKEYGENASSIST_XMMdq_MEMdq_IMMb
  toEnum 1164 = INTRINSIC_XED_IFORM_AESKEYGENASSIST_XMMdq_XMMdq_IMMb
  toEnum 1165 = INTRINSIC_XED_IFORM_AND_AL_IMMb
  toEnum 1166 = INTRINSIC_XED_IFORM_AND_GPR8_GPR8_20
  toEnum 1167 = INTRINSIC_XED_IFORM_AND_GPR8_GPR8_22
  toEnum 1168 = INTRINSIC_XED_IFORM_AND_GPR8_IMMb_80r4
  toEnum 1169 = INTRINSIC_XED_IFORM_AND_GPR8_IMMb_82r4
  toEnum 1170 = INTRINSIC_XED_IFORM_AND_GPR8_MEMb
  toEnum 1171 = INTRINSIC_XED_IFORM_AND_GPR8i8_GPR8i8_APX
  toEnum 1172 = INTRINSIC_XED_IFORM_AND_GPR8i8_GPR8i8_GPR8i8_APX
  toEnum 1173 = INTRINSIC_XED_IFORM_AND_GPR8i8_GPR8i8_IMM8_APX
  toEnum 1174 = INTRINSIC_XED_IFORM_AND_GPR8i8_GPR8i8_MEMi8_APX
  toEnum 1175 = INTRINSIC_XED_IFORM_AND_GPR8i8_IMM8_APX
  toEnum 1176 = INTRINSIC_XED_IFORM_AND_GPR8i8_MEMi8_APX
  toEnum 1177 = INTRINSIC_XED_IFORM_AND_GPR8i8_MEMi8_GPR8i8_APX
  toEnum 1178 = INTRINSIC_XED_IFORM_AND_GPR8i8_MEMi8_IMM8_APX
  toEnum 1179 = INTRINSIC_XED_IFORM_AND_GPRv_GPRv_21
  toEnum 1180 = INTRINSIC_XED_IFORM_AND_GPRv_GPRv_23
  toEnum 1181 = INTRINSIC_XED_IFORM_AND_GPRv_GPRv_APX
  toEnum 1182 = INTRINSIC_XED_IFORM_AND_GPRv_GPRv_GPRv_APX
  toEnum 1183 = INTRINSIC_XED_IFORM_AND_GPRv_GPRv_IMM8_APX
  toEnum 1184 = INTRINSIC_XED_IFORM_AND_GPRv_GPRv_IMMz_APX
  toEnum 1185 = INTRINSIC_XED_IFORM_AND_GPRv_GPRv_MEMv_APX
  toEnum 1186 = INTRINSIC_XED_IFORM_AND_GPRv_IMM8_APX
  toEnum 1187 = INTRINSIC_XED_IFORM_AND_GPRv_IMMb
  toEnum 1188 = INTRINSIC_XED_IFORM_AND_GPRv_IMMz
  toEnum 1189 = INTRINSIC_XED_IFORM_AND_GPRv_IMMz_APX
  toEnum 1190 = INTRINSIC_XED_IFORM_AND_GPRv_MEMv
  toEnum 1191 = INTRINSIC_XED_IFORM_AND_GPRv_MEMv_APX
  toEnum 1192 = INTRINSIC_XED_IFORM_AND_GPRv_MEMv_GPRv_APX
  toEnum 1193 = INTRINSIC_XED_IFORM_AND_GPRv_MEMv_IMM8_APX
  toEnum 1194 = INTRINSIC_XED_IFORM_AND_GPRv_MEMv_IMMz_APX
  toEnum 1195 = INTRINSIC_XED_IFORM_AND_MEMb_GPR8
  toEnum 1196 = INTRINSIC_XED_IFORM_AND_MEMb_IMMb_80r4
  toEnum 1197 = INTRINSIC_XED_IFORM_AND_MEMb_IMMb_82r4
  toEnum 1198 = INTRINSIC_XED_IFORM_AND_MEMi8_GPR8i8_APX
  toEnum 1199 = INTRINSIC_XED_IFORM_AND_MEMi8_IMM8_APX
  toEnum 1200 = INTRINSIC_XED_IFORM_AND_MEMv_GPRv
  toEnum 1201 = INTRINSIC_XED_IFORM_AND_MEMv_GPRv_APX
  toEnum 1202 = INTRINSIC_XED_IFORM_AND_MEMv_IMM8_APX
  toEnum 1203 = INTRINSIC_XED_IFORM_AND_MEMv_IMMb
  toEnum 1204 = INTRINSIC_XED_IFORM_AND_MEMv_IMMz
  toEnum 1205 = INTRINSIC_XED_IFORM_AND_MEMv_IMMz_APX
  toEnum 1206 = INTRINSIC_XED_IFORM_AND_OrAX_IMMz
  toEnum 1207 = INTRINSIC_XED_IFORM_ANDN_GPR32d_GPR32d_GPR32d
  toEnum 1208 = INTRINSIC_XED_IFORM_ANDN_GPR32d_GPR32d_MEMd
  toEnum 1209 = INTRINSIC_XED_IFORM_ANDN_GPR32i32_GPR32i32_GPR32i32_APX
  toEnum 1210 = INTRINSIC_XED_IFORM_ANDN_GPR32i32_GPR32i32_MEMi32_APX
  toEnum 1211 = INTRINSIC_XED_IFORM_ANDN_GPR64i64_GPR64i64_GPR64i64_APX
  toEnum 1212 = INTRINSIC_XED_IFORM_ANDN_GPR64i64_GPR64i64_MEMi64_APX
  toEnum 1213 = INTRINSIC_XED_IFORM_ANDN_GPR64q_GPR64q_GPR64q
  toEnum 1214 = INTRINSIC_XED_IFORM_ANDN_GPR64q_GPR64q_MEMq
  toEnum 1215 = INTRINSIC_XED_IFORM_ANDNPD_XMMxuq_MEMxuq
  toEnum 1216 = INTRINSIC_XED_IFORM_ANDNPD_XMMxuq_XMMxuq
  toEnum 1217 = INTRINSIC_XED_IFORM_ANDNPS_XMMxud_MEMxud
  toEnum 1218 = INTRINSIC_XED_IFORM_ANDNPS_XMMxud_XMMxud
  toEnum 1219 = INTRINSIC_XED_IFORM_ANDPD_XMMxuq_MEMxuq
  toEnum 1220 = INTRINSIC_XED_IFORM_ANDPD_XMMxuq_XMMxuq
  toEnum 1221 = INTRINSIC_XED_IFORM_ANDPS_XMMxud_MEMxud
  toEnum 1222 = INTRINSIC_XED_IFORM_ANDPS_XMMxud_XMMxud
  toEnum 1223 = INTRINSIC_XED_IFORM_AND_LOCK_MEMb_GPR8
  toEnum 1224 = INTRINSIC_XED_IFORM_AND_LOCK_MEMb_IMMb_80r4
  toEnum 1225 = INTRINSIC_XED_IFORM_AND_LOCK_MEMb_IMMb_82r4
  toEnum 1226 = INTRINSIC_XED_IFORM_AND_LOCK_MEMv_GPRv
  toEnum 1227 = INTRINSIC_XED_IFORM_AND_LOCK_MEMv_IMMb
  toEnum 1228 = INTRINSIC_XED_IFORM_AND_LOCK_MEMv_IMMz
  toEnum 1229 = INTRINSIC_XED_IFORM_AOR_MEM32_GPR32
  toEnum 1230 = INTRINSIC_XED_IFORM_AOR_MEM64_GPR64
  toEnum 1231 = INTRINSIC_XED_IFORM_AOR_MEMi32_GPR32i32_APX
  toEnum 1232 = INTRINSIC_XED_IFORM_AOR_MEMi64_GPR64i64_APX
  toEnum 1233 = INTRINSIC_XED_IFORM_ARPL_GPR16_GPR16
  toEnum 1234 = INTRINSIC_XED_IFORM_ARPL_MEMw_GPR16
  toEnum 1235 = INTRINSIC_XED_IFORM_AXOR_MEM32_GPR32
  toEnum 1236 = INTRINSIC_XED_IFORM_AXOR_MEM64_GPR64
  toEnum 1237 = INTRINSIC_XED_IFORM_AXOR_MEMi32_GPR32i32_APX
  toEnum 1238 = INTRINSIC_XED_IFORM_AXOR_MEMi64_GPR64i64_APX
  toEnum 1239 = INTRINSIC_XED_IFORM_BEXTR_GPR32d_GPR32d_GPR32d
  toEnum 1240 = INTRINSIC_XED_IFORM_BEXTR_GPR32d_MEMd_GPR32d
  toEnum 1241 = INTRINSIC_XED_IFORM_BEXTR_GPR32i32_GPR32i32_GPR32i32_APX
  toEnum 1242 = INTRINSIC_XED_IFORM_BEXTR_GPR32i32_MEMi32_GPR32i32_APX
  toEnum 1243 = INTRINSIC_XED_IFORM_BEXTR_GPR64i64_GPR64i64_GPR64i64_APX
  toEnum 1244 = INTRINSIC_XED_IFORM_BEXTR_GPR64i64_MEMi64_GPR64i64_APX
  toEnum 1245 = INTRINSIC_XED_IFORM_BEXTR_GPR64q_GPR64q_GPR64q
  toEnum 1246 = INTRINSIC_XED_IFORM_BEXTR_GPR64q_MEMq_GPR64q
  toEnum 1247 = INTRINSIC_XED_IFORM_BEXTR_XOP_GPR32d_GPR32d_IMMd
  toEnum 1248 = INTRINSIC_XED_IFORM_BEXTR_XOP_GPR32d_MEMd_IMMd
  toEnum 1249 = INTRINSIC_XED_IFORM_BEXTR_XOP_GPRyy_GPRyy_IMMd
  toEnum 1250 = INTRINSIC_XED_IFORM_BEXTR_XOP_GPRyy_MEMy_IMMd
  toEnum 1251 = INTRINSIC_XED_IFORM_BLCFILL_GPR32d_GPR32d
  toEnum 1252 = INTRINSIC_XED_IFORM_BLCFILL_GPR32d_MEMd
  toEnum 1253 = INTRINSIC_XED_IFORM_BLCFILL_GPRyy_GPRyy
  toEnum 1254 = INTRINSIC_XED_IFORM_BLCFILL_GPRyy_MEMy
  toEnum 1255 = INTRINSIC_XED_IFORM_BLCI_GPR32d_GPR32d
  toEnum 1256 = INTRINSIC_XED_IFORM_BLCI_GPR32d_MEMd
  toEnum 1257 = INTRINSIC_XED_IFORM_BLCI_GPRyy_GPRyy
  toEnum 1258 = INTRINSIC_XED_IFORM_BLCI_GPRyy_MEMy
  toEnum 1259 = INTRINSIC_XED_IFORM_BLCIC_GPR32d_GPR32d
  toEnum 1260 = INTRINSIC_XED_IFORM_BLCIC_GPR32d_MEMd
  toEnum 1261 = INTRINSIC_XED_IFORM_BLCIC_GPRyy_GPRyy
  toEnum 1262 = INTRINSIC_XED_IFORM_BLCIC_GPRyy_MEMy
  toEnum 1263 = INTRINSIC_XED_IFORM_BLCMSK_GPR32d_GPR32d
  toEnum 1264 = INTRINSIC_XED_IFORM_BLCMSK_GPR32d_MEMd
  toEnum 1265 = INTRINSIC_XED_IFORM_BLCMSK_GPRyy_GPRyy
  toEnum 1266 = INTRINSIC_XED_IFORM_BLCMSK_GPRyy_MEMy
  toEnum 1267 = INTRINSIC_XED_IFORM_BLCS_GPR32d_GPR32d
  toEnum 1268 = INTRINSIC_XED_IFORM_BLCS_GPR32d_MEMd
  toEnum 1269 = INTRINSIC_XED_IFORM_BLCS_GPRyy_GPRyy
  toEnum 1270 = INTRINSIC_XED_IFORM_BLCS_GPRyy_MEMy
  toEnum 1271 = INTRINSIC_XED_IFORM_BLENDPD_XMMdq_MEMdq_IMMb
  toEnum 1272 = INTRINSIC_XED_IFORM_BLENDPD_XMMdq_XMMdq_IMMb
  toEnum 1273 = INTRINSIC_XED_IFORM_BLENDPS_XMMdq_MEMdq_IMMb
  toEnum 1274 = INTRINSIC_XED_IFORM_BLENDPS_XMMdq_XMMdq_IMMb
  toEnum 1275 = INTRINSIC_XED_IFORM_BLENDVPD_XMMdq_MEMdq
  toEnum 1276 = INTRINSIC_XED_IFORM_BLENDVPD_XMMdq_XMMdq
  toEnum 1277 = INTRINSIC_XED_IFORM_BLENDVPS_XMMdq_MEMdq
  toEnum 1278 = INTRINSIC_XED_IFORM_BLENDVPS_XMMdq_XMMdq
  toEnum 1279 = INTRINSIC_XED_IFORM_BLSFILL_GPR32d_GPR32d
  toEnum 1280 = INTRINSIC_XED_IFORM_BLSFILL_GPR32d_MEMd
  toEnum 1281 = INTRINSIC_XED_IFORM_BLSFILL_GPRyy_GPRyy
  toEnum 1282 = INTRINSIC_XED_IFORM_BLSFILL_GPRyy_MEMy
  toEnum 1283 = INTRINSIC_XED_IFORM_BLSI_GPR32d_GPR32d
  toEnum 1284 = INTRINSIC_XED_IFORM_BLSI_GPR32d_MEMd
  toEnum 1285 = INTRINSIC_XED_IFORM_BLSI_GPR32i32_GPR32i32_APX
  toEnum 1286 = INTRINSIC_XED_IFORM_BLSI_GPR32i32_MEMi32_APX
  toEnum 1287 = INTRINSIC_XED_IFORM_BLSI_GPR64i64_GPR64i64_APX
  toEnum 1288 = INTRINSIC_XED_IFORM_BLSI_GPR64i64_MEMi64_APX
  toEnum 1289 = INTRINSIC_XED_IFORM_BLSI_GPR64q_GPR64q
  toEnum 1290 = INTRINSIC_XED_IFORM_BLSI_GPR64q_MEMq
  toEnum 1291 = INTRINSIC_XED_IFORM_BLSIC_GPR32d_GPR32d
  toEnum 1292 = INTRINSIC_XED_IFORM_BLSIC_GPR32d_MEMd
  toEnum 1293 = INTRINSIC_XED_IFORM_BLSIC_GPRyy_GPRyy
  toEnum 1294 = INTRINSIC_XED_IFORM_BLSIC_GPRyy_MEMy
  toEnum 1295 = INTRINSIC_XED_IFORM_BLSMSK_GPR32d_GPR32d
  toEnum 1296 = INTRINSIC_XED_IFORM_BLSMSK_GPR32d_MEMd
  toEnum 1297 = INTRINSIC_XED_IFORM_BLSMSK_GPR32i32_GPR32i32_APX
  toEnum 1298 = INTRINSIC_XED_IFORM_BLSMSK_GPR32i32_MEMi32_APX
  toEnum 1299 = INTRINSIC_XED_IFORM_BLSMSK_GPR64i64_GPR64i64_APX
  toEnum 1300 = INTRINSIC_XED_IFORM_BLSMSK_GPR64i64_MEMi64_APX
  toEnum 1301 = INTRINSIC_XED_IFORM_BLSMSK_GPR64q_GPR64q
  toEnum 1302 = INTRINSIC_XED_IFORM_BLSMSK_GPR64q_MEMq
  toEnum 1303 = INTRINSIC_XED_IFORM_BLSR_GPR32d_GPR32d
  toEnum 1304 = INTRINSIC_XED_IFORM_BLSR_GPR32d_MEMd
  toEnum 1305 = INTRINSIC_XED_IFORM_BLSR_GPR32i32_GPR32i32_APX
  toEnum 1306 = INTRINSIC_XED_IFORM_BLSR_GPR32i32_MEMi32_APX
  toEnum 1307 = INTRINSIC_XED_IFORM_BLSR_GPR64i64_GPR64i64_APX
  toEnum 1308 = INTRINSIC_XED_IFORM_BLSR_GPR64i64_MEMi64_APX
  toEnum 1309 = INTRINSIC_XED_IFORM_BLSR_GPR64q_GPR64q
  toEnum 1310 = INTRINSIC_XED_IFORM_BLSR_GPR64q_MEMq
  toEnum 1311 = INTRINSIC_XED_IFORM_BNDCL_BND_AGEN
  toEnum 1312 = INTRINSIC_XED_IFORM_BNDCL_BND_GPR32
  toEnum 1313 = INTRINSIC_XED_IFORM_BNDCL_BND_GPR64
  toEnum 1314 = INTRINSIC_XED_IFORM_BNDCN_BND_AGEN
  toEnum 1315 = INTRINSIC_XED_IFORM_BNDCN_BND_GPR32
  toEnum 1316 = INTRINSIC_XED_IFORM_BNDCN_BND_GPR64
  toEnum 1317 = INTRINSIC_XED_IFORM_BNDCU_BND_AGEN
  toEnum 1318 = INTRINSIC_XED_IFORM_BNDCU_BND_GPR32
  toEnum 1319 = INTRINSIC_XED_IFORM_BNDCU_BND_GPR64
  toEnum 1320 = INTRINSIC_XED_IFORM_BNDLDX_BND_MEMbnd32
  toEnum 1321 = INTRINSIC_XED_IFORM_BNDLDX_BND_MEMbnd64
  toEnum 1322 = INTRINSIC_XED_IFORM_BNDMK_BND_AGEN
  toEnum 1323 = INTRINSIC_XED_IFORM_BNDMOV_BND_BND
  toEnum 1324 = INTRINSIC_XED_IFORM_BNDMOV_BND_MEMdq
  toEnum 1325 = INTRINSIC_XED_IFORM_BNDMOV_BND_MEMq
  toEnum 1326 = INTRINSIC_XED_IFORM_BNDMOV_MEMdq_BND
  toEnum 1327 = INTRINSIC_XED_IFORM_BNDMOV_MEMq_BND
  toEnum 1328 = INTRINSIC_XED_IFORM_BNDSTX_MEMbnd32_BND
  toEnum 1329 = INTRINSIC_XED_IFORM_BNDSTX_MEMbnd64_BND
  toEnum 1330 = INTRINSIC_XED_IFORM_BOUND_GPRv_MEMa16
  toEnum 1331 = INTRINSIC_XED_IFORM_BOUND_GPRv_MEMa32
  toEnum 1332 = INTRINSIC_XED_IFORM_BSF_GPRv_GPRv
  toEnum 1333 = INTRINSIC_XED_IFORM_BSF_GPRv_MEMv
  toEnum 1334 = INTRINSIC_XED_IFORM_BSR_GPRv_GPRv
  toEnum 1335 = INTRINSIC_XED_IFORM_BSR_GPRv_MEMv
  toEnum 1336 = INTRINSIC_XED_IFORM_BSWAP_GPRv
  toEnum 1337 = INTRINSIC_XED_IFORM_BT_GPRv_GPRv
  toEnum 1338 = INTRINSIC_XED_IFORM_BT_GPRv_IMMb
  toEnum 1339 = INTRINSIC_XED_IFORM_BT_MEMv_GPRv
  toEnum 1340 = INTRINSIC_XED_IFORM_BT_MEMv_IMMb
  toEnum 1341 = INTRINSIC_XED_IFORM_BTC_GPRv_GPRv
  toEnum 1342 = INTRINSIC_XED_IFORM_BTC_GPRv_IMMb
  toEnum 1343 = INTRINSIC_XED_IFORM_BTC_MEMv_GPRv
  toEnum 1344 = INTRINSIC_XED_IFORM_BTC_MEMv_IMMb
  toEnum 1345 = INTRINSIC_XED_IFORM_BTC_LOCK_MEMv_GPRv
  toEnum 1346 = INTRINSIC_XED_IFORM_BTC_LOCK_MEMv_IMMb
  toEnum 1347 = INTRINSIC_XED_IFORM_BTR_GPRv_GPRv
  toEnum 1348 = INTRINSIC_XED_IFORM_BTR_GPRv_IMMb
  toEnum 1349 = INTRINSIC_XED_IFORM_BTR_MEMv_GPRv
  toEnum 1350 = INTRINSIC_XED_IFORM_BTR_MEMv_IMMb
  toEnum 1351 = INTRINSIC_XED_IFORM_BTR_LOCK_MEMv_GPRv
  toEnum 1352 = INTRINSIC_XED_IFORM_BTR_LOCK_MEMv_IMMb
  toEnum 1353 = INTRINSIC_XED_IFORM_BTS_GPRv_GPRv
  toEnum 1354 = INTRINSIC_XED_IFORM_BTS_GPRv_IMMb
  toEnum 1355 = INTRINSIC_XED_IFORM_BTS_MEMv_GPRv
  toEnum 1356 = INTRINSIC_XED_IFORM_BTS_MEMv_IMMb
  toEnum 1357 = INTRINSIC_XED_IFORM_BTS_LOCK_MEMv_GPRv
  toEnum 1358 = INTRINSIC_XED_IFORM_BTS_LOCK_MEMv_IMMb
  toEnum 1359 = INTRINSIC_XED_IFORM_BZHI_GPR32d_GPR32d_GPR32d
  toEnum 1360 = INTRINSIC_XED_IFORM_BZHI_GPR32d_MEMd_GPR32d
  toEnum 1361 = INTRINSIC_XED_IFORM_BZHI_GPR32i32_GPR32i32_GPR32i32_APX
  toEnum 1362 = INTRINSIC_XED_IFORM_BZHI_GPR32i32_MEMi32_GPR32i32_APX
  toEnum 1363 = INTRINSIC_XED_IFORM_BZHI_GPR64i64_GPR64i64_GPR64i64_APX
  toEnum 1364 = INTRINSIC_XED_IFORM_BZHI_GPR64i64_MEMi64_GPR64i64_APX
  toEnum 1365 = INTRINSIC_XED_IFORM_BZHI_GPR64q_GPR64q_GPR64q
  toEnum 1366 = INTRINSIC_XED_IFORM_BZHI_GPR64q_MEMq_GPR64q
  toEnum 1367 = INTRINSIC_XED_IFORM_CALL_FAR_MEMp2
  toEnum 1368 = INTRINSIC_XED_IFORM_CALL_FAR_PTRp_IMMw
  toEnum 1369 = INTRINSIC_XED_IFORM_CALL_NEAR_GPRv
  toEnum 1370 = INTRINSIC_XED_IFORM_CALL_NEAR_MEMv
  toEnum 1371 = INTRINSIC_XED_IFORM_CALL_NEAR_RELBRd
  toEnum 1372 = INTRINSIC_XED_IFORM_CALL_NEAR_RELBRz
  toEnum 1373 = INTRINSIC_XED_IFORM_CBW
  toEnum 1374 = INTRINSIC_XED_IFORM_CCMPB_GPR8i8_GPR8i8_DFV_APX
  toEnum 1375 = INTRINSIC_XED_IFORM_CCMPB_GPR8i8_IMM8_DFV_APX
  toEnum 1376 = INTRINSIC_XED_IFORM_CCMPB_GPR8i8_MEMi8_DFV_APX
  toEnum 1377 = INTRINSIC_XED_IFORM_CCMPB_GPRv_GPRv_DFV_APX
  toEnum 1378 = INTRINSIC_XED_IFORM_CCMPB_GPRv_IMM8_DFV_APX
  toEnum 1379 = INTRINSIC_XED_IFORM_CCMPB_GPRv_IMMz_DFV_APX
  toEnum 1380 = INTRINSIC_XED_IFORM_CCMPB_GPRv_MEMv_DFV_APX
  toEnum 1381 = INTRINSIC_XED_IFORM_CCMPB_MEMi8_GPR8i8_DFV_APX
  toEnum 1382 = INTRINSIC_XED_IFORM_CCMPB_MEMi8_IMM8_DFV_APX
  toEnum 1383 = INTRINSIC_XED_IFORM_CCMPB_MEMv_GPRv_DFV_APX
  toEnum 1384 = INTRINSIC_XED_IFORM_CCMPB_MEMv_IMM8_DFV_APX
  toEnum 1385 = INTRINSIC_XED_IFORM_CCMPB_MEMv_IMMz_DFV_APX
  toEnum 1386 = INTRINSIC_XED_IFORM_CCMPBE_GPR8i8_GPR8i8_DFV_APX
  toEnum 1387 = INTRINSIC_XED_IFORM_CCMPBE_GPR8i8_IMM8_DFV_APX
  toEnum 1388 = INTRINSIC_XED_IFORM_CCMPBE_GPR8i8_MEMi8_DFV_APX
  toEnum 1389 = INTRINSIC_XED_IFORM_CCMPBE_GPRv_GPRv_DFV_APX
  toEnum 1390 = INTRINSIC_XED_IFORM_CCMPBE_GPRv_IMM8_DFV_APX
  toEnum 1391 = INTRINSIC_XED_IFORM_CCMPBE_GPRv_IMMz_DFV_APX
  toEnum 1392 = INTRINSIC_XED_IFORM_CCMPBE_GPRv_MEMv_DFV_APX
  toEnum 1393 = INTRINSIC_XED_IFORM_CCMPBE_MEMi8_GPR8i8_DFV_APX
  toEnum 1394 = INTRINSIC_XED_IFORM_CCMPBE_MEMi8_IMM8_DFV_APX
  toEnum 1395 = INTRINSIC_XED_IFORM_CCMPBE_MEMv_GPRv_DFV_APX
  toEnum 1396 = INTRINSIC_XED_IFORM_CCMPBE_MEMv_IMM8_DFV_APX
  toEnum 1397 = INTRINSIC_XED_IFORM_CCMPBE_MEMv_IMMz_DFV_APX
  toEnum 1398 = INTRINSIC_XED_IFORM_CCMPF_GPR8i8_GPR8i8_DFV_APX
  toEnum 1399 = INTRINSIC_XED_IFORM_CCMPF_GPR8i8_IMM8_DFV_APX
  toEnum 1400 = INTRINSIC_XED_IFORM_CCMPF_GPR8i8_MEMi8_DFV_APX
  toEnum 1401 = INTRINSIC_XED_IFORM_CCMPF_GPRv_GPRv_DFV_APX
  toEnum 1402 = INTRINSIC_XED_IFORM_CCMPF_GPRv_IMM8_DFV_APX
  toEnum 1403 = INTRINSIC_XED_IFORM_CCMPF_GPRv_IMMz_DFV_APX
  toEnum 1404 = INTRINSIC_XED_IFORM_CCMPF_GPRv_MEMv_DFV_APX
  toEnum 1405 = INTRINSIC_XED_IFORM_CCMPF_MEMi8_GPR8i8_DFV_APX
  toEnum 1406 = INTRINSIC_XED_IFORM_CCMPF_MEMi8_IMM8_DFV_APX
  toEnum 1407 = INTRINSIC_XED_IFORM_CCMPF_MEMv_GPRv_DFV_APX
  toEnum 1408 = INTRINSIC_XED_IFORM_CCMPF_MEMv_IMM8_DFV_APX
  toEnum 1409 = INTRINSIC_XED_IFORM_CCMPF_MEMv_IMMz_DFV_APX
  toEnum 1410 = INTRINSIC_XED_IFORM_CCMPL_GPR8i8_GPR8i8_DFV_APX
  toEnum 1411 = INTRINSIC_XED_IFORM_CCMPL_GPR8i8_IMM8_DFV_APX
  toEnum 1412 = INTRINSIC_XED_IFORM_CCMPL_GPR8i8_MEMi8_DFV_APX
  toEnum 1413 = INTRINSIC_XED_IFORM_CCMPL_GPRv_GPRv_DFV_APX
  toEnum 1414 = INTRINSIC_XED_IFORM_CCMPL_GPRv_IMM8_DFV_APX
  toEnum 1415 = INTRINSIC_XED_IFORM_CCMPL_GPRv_IMMz_DFV_APX
  toEnum 1416 = INTRINSIC_XED_IFORM_CCMPL_GPRv_MEMv_DFV_APX
  toEnum 1417 = INTRINSIC_XED_IFORM_CCMPL_MEMi8_GPR8i8_DFV_APX
  toEnum 1418 = INTRINSIC_XED_IFORM_CCMPL_MEMi8_IMM8_DFV_APX
  toEnum 1419 = INTRINSIC_XED_IFORM_CCMPL_MEMv_GPRv_DFV_APX
  toEnum 1420 = INTRINSIC_XED_IFORM_CCMPL_MEMv_IMM8_DFV_APX
  toEnum 1421 = INTRINSIC_XED_IFORM_CCMPL_MEMv_IMMz_DFV_APX
  toEnum 1422 = INTRINSIC_XED_IFORM_CCMPLE_GPR8i8_GPR8i8_DFV_APX
  toEnum 1423 = INTRINSIC_XED_IFORM_CCMPLE_GPR8i8_IMM8_DFV_APX
  toEnum 1424 = INTRINSIC_XED_IFORM_CCMPLE_GPR8i8_MEMi8_DFV_APX
  toEnum 1425 = INTRINSIC_XED_IFORM_CCMPLE_GPRv_GPRv_DFV_APX
  toEnum 1426 = INTRINSIC_XED_IFORM_CCMPLE_GPRv_IMM8_DFV_APX
  toEnum 1427 = INTRINSIC_XED_IFORM_CCMPLE_GPRv_IMMz_DFV_APX
  toEnum 1428 = INTRINSIC_XED_IFORM_CCMPLE_GPRv_MEMv_DFV_APX
  toEnum 1429 = INTRINSIC_XED_IFORM_CCMPLE_MEMi8_GPR8i8_DFV_APX
  toEnum 1430 = INTRINSIC_XED_IFORM_CCMPLE_MEMi8_IMM8_DFV_APX
  toEnum 1431 = INTRINSIC_XED_IFORM_CCMPLE_MEMv_GPRv_DFV_APX
  toEnum 1432 = INTRINSIC_XED_IFORM_CCMPLE_MEMv_IMM8_DFV_APX
  toEnum 1433 = INTRINSIC_XED_IFORM_CCMPLE_MEMv_IMMz_DFV_APX
  toEnum 1434 = INTRINSIC_XED_IFORM_CCMPNB_GPR8i8_GPR8i8_DFV_APX
  toEnum 1435 = INTRINSIC_XED_IFORM_CCMPNB_GPR8i8_IMM8_DFV_APX
  toEnum 1436 = INTRINSIC_XED_IFORM_CCMPNB_GPR8i8_MEMi8_DFV_APX
  toEnum 1437 = INTRINSIC_XED_IFORM_CCMPNB_GPRv_GPRv_DFV_APX
  toEnum 1438 = INTRINSIC_XED_IFORM_CCMPNB_GPRv_IMM8_DFV_APX
  toEnum 1439 = INTRINSIC_XED_IFORM_CCMPNB_GPRv_IMMz_DFV_APX
  toEnum 1440 = INTRINSIC_XED_IFORM_CCMPNB_GPRv_MEMv_DFV_APX
  toEnum 1441 = INTRINSIC_XED_IFORM_CCMPNB_MEMi8_GPR8i8_DFV_APX
  toEnum 1442 = INTRINSIC_XED_IFORM_CCMPNB_MEMi8_IMM8_DFV_APX
  toEnum 1443 = INTRINSIC_XED_IFORM_CCMPNB_MEMv_GPRv_DFV_APX
  toEnum 1444 = INTRINSIC_XED_IFORM_CCMPNB_MEMv_IMM8_DFV_APX
  toEnum 1445 = INTRINSIC_XED_IFORM_CCMPNB_MEMv_IMMz_DFV_APX
  toEnum 1446 = INTRINSIC_XED_IFORM_CCMPNBE_GPR8i8_GPR8i8_DFV_APX
  toEnum 1447 = INTRINSIC_XED_IFORM_CCMPNBE_GPR8i8_IMM8_DFV_APX
  toEnum 1448 = INTRINSIC_XED_IFORM_CCMPNBE_GPR8i8_MEMi8_DFV_APX
  toEnum 1449 = INTRINSIC_XED_IFORM_CCMPNBE_GPRv_GPRv_DFV_APX
  toEnum 1450 = INTRINSIC_XED_IFORM_CCMPNBE_GPRv_IMM8_DFV_APX
  toEnum 1451 = INTRINSIC_XED_IFORM_CCMPNBE_GPRv_IMMz_DFV_APX
  toEnum 1452 = INTRINSIC_XED_IFORM_CCMPNBE_GPRv_MEMv_DFV_APX
  toEnum 1453 = INTRINSIC_XED_IFORM_CCMPNBE_MEMi8_GPR8i8_DFV_APX
  toEnum 1454 = INTRINSIC_XED_IFORM_CCMPNBE_MEMi8_IMM8_DFV_APX
  toEnum 1455 = INTRINSIC_XED_IFORM_CCMPNBE_MEMv_GPRv_DFV_APX
  toEnum 1456 = INTRINSIC_XED_IFORM_CCMPNBE_MEMv_IMM8_DFV_APX
  toEnum 1457 = INTRINSIC_XED_IFORM_CCMPNBE_MEMv_IMMz_DFV_APX
  toEnum 1458 = INTRINSIC_XED_IFORM_CCMPNL_GPR8i8_GPR8i8_DFV_APX
  toEnum 1459 = INTRINSIC_XED_IFORM_CCMPNL_GPR8i8_IMM8_DFV_APX
  toEnum 1460 = INTRINSIC_XED_IFORM_CCMPNL_GPR8i8_MEMi8_DFV_APX
  toEnum 1461 = INTRINSIC_XED_IFORM_CCMPNL_GPRv_GPRv_DFV_APX
  toEnum 1462 = INTRINSIC_XED_IFORM_CCMPNL_GPRv_IMM8_DFV_APX
  toEnum 1463 = INTRINSIC_XED_IFORM_CCMPNL_GPRv_IMMz_DFV_APX
  toEnum 1464 = INTRINSIC_XED_IFORM_CCMPNL_GPRv_MEMv_DFV_APX
  toEnum 1465 = INTRINSIC_XED_IFORM_CCMPNL_MEMi8_GPR8i8_DFV_APX
  toEnum 1466 = INTRINSIC_XED_IFORM_CCMPNL_MEMi8_IMM8_DFV_APX
  toEnum 1467 = INTRINSIC_XED_IFORM_CCMPNL_MEMv_GPRv_DFV_APX
  toEnum 1468 = INTRINSIC_XED_IFORM_CCMPNL_MEMv_IMM8_DFV_APX
  toEnum 1469 = INTRINSIC_XED_IFORM_CCMPNL_MEMv_IMMz_DFV_APX
  toEnum 1470 = INTRINSIC_XED_IFORM_CCMPNLE_GPR8i8_GPR8i8_DFV_APX
  toEnum 1471 = INTRINSIC_XED_IFORM_CCMPNLE_GPR8i8_IMM8_DFV_APX
  toEnum 1472 = INTRINSIC_XED_IFORM_CCMPNLE_GPR8i8_MEMi8_DFV_APX
  toEnum 1473 = INTRINSIC_XED_IFORM_CCMPNLE_GPRv_GPRv_DFV_APX
  toEnum 1474 = INTRINSIC_XED_IFORM_CCMPNLE_GPRv_IMM8_DFV_APX
  toEnum 1475 = INTRINSIC_XED_IFORM_CCMPNLE_GPRv_IMMz_DFV_APX
  toEnum 1476 = INTRINSIC_XED_IFORM_CCMPNLE_GPRv_MEMv_DFV_APX
  toEnum 1477 = INTRINSIC_XED_IFORM_CCMPNLE_MEMi8_GPR8i8_DFV_APX
  toEnum 1478 = INTRINSIC_XED_IFORM_CCMPNLE_MEMi8_IMM8_DFV_APX
  toEnum 1479 = INTRINSIC_XED_IFORM_CCMPNLE_MEMv_GPRv_DFV_APX
  toEnum 1480 = INTRINSIC_XED_IFORM_CCMPNLE_MEMv_IMM8_DFV_APX
  toEnum 1481 = INTRINSIC_XED_IFORM_CCMPNLE_MEMv_IMMz_DFV_APX
  toEnum 1482 = INTRINSIC_XED_IFORM_CCMPNO_GPR8i8_GPR8i8_DFV_APX
  toEnum 1483 = INTRINSIC_XED_IFORM_CCMPNO_GPR8i8_IMM8_DFV_APX
  toEnum 1484 = INTRINSIC_XED_IFORM_CCMPNO_GPR8i8_MEMi8_DFV_APX
  toEnum 1485 = INTRINSIC_XED_IFORM_CCMPNO_GPRv_GPRv_DFV_APX
  toEnum 1486 = INTRINSIC_XED_IFORM_CCMPNO_GPRv_IMM8_DFV_APX
  toEnum 1487 = INTRINSIC_XED_IFORM_CCMPNO_GPRv_IMMz_DFV_APX
  toEnum 1488 = INTRINSIC_XED_IFORM_CCMPNO_GPRv_MEMv_DFV_APX
  toEnum 1489 = INTRINSIC_XED_IFORM_CCMPNO_MEMi8_GPR8i8_DFV_APX
  toEnum 1490 = INTRINSIC_XED_IFORM_CCMPNO_MEMi8_IMM8_DFV_APX
  toEnum 1491 = INTRINSIC_XED_IFORM_CCMPNO_MEMv_GPRv_DFV_APX
  toEnum 1492 = INTRINSIC_XED_IFORM_CCMPNO_MEMv_IMM8_DFV_APX
  toEnum 1493 = INTRINSIC_XED_IFORM_CCMPNO_MEMv_IMMz_DFV_APX
  toEnum 1494 = INTRINSIC_XED_IFORM_CCMPNS_GPR8i8_GPR8i8_DFV_APX
  toEnum 1495 = INTRINSIC_XED_IFORM_CCMPNS_GPR8i8_IMM8_DFV_APX
  toEnum 1496 = INTRINSIC_XED_IFORM_CCMPNS_GPR8i8_MEMi8_DFV_APX
  toEnum 1497 = INTRINSIC_XED_IFORM_CCMPNS_GPRv_GPRv_DFV_APX
  toEnum 1498 = INTRINSIC_XED_IFORM_CCMPNS_GPRv_IMM8_DFV_APX
  toEnum 1499 = INTRINSIC_XED_IFORM_CCMPNS_GPRv_IMMz_DFV_APX
  toEnum 1500 = INTRINSIC_XED_IFORM_CCMPNS_GPRv_MEMv_DFV_APX
  toEnum 1501 = INTRINSIC_XED_IFORM_CCMPNS_MEMi8_GPR8i8_DFV_APX
  toEnum 1502 = INTRINSIC_XED_IFORM_CCMPNS_MEMi8_IMM8_DFV_APX
  toEnum 1503 = INTRINSIC_XED_IFORM_CCMPNS_MEMv_GPRv_DFV_APX
  toEnum 1504 = INTRINSIC_XED_IFORM_CCMPNS_MEMv_IMM8_DFV_APX
  toEnum 1505 = INTRINSIC_XED_IFORM_CCMPNS_MEMv_IMMz_DFV_APX
  toEnum 1506 = INTRINSIC_XED_IFORM_CCMPNZ_GPR8i8_GPR8i8_DFV_APX
  toEnum 1507 = INTRINSIC_XED_IFORM_CCMPNZ_GPR8i8_IMM8_DFV_APX
  toEnum 1508 = INTRINSIC_XED_IFORM_CCMPNZ_GPR8i8_MEMi8_DFV_APX
  toEnum 1509 = INTRINSIC_XED_IFORM_CCMPNZ_GPRv_GPRv_DFV_APX
  toEnum 1510 = INTRINSIC_XED_IFORM_CCMPNZ_GPRv_IMM8_DFV_APX
  toEnum 1511 = INTRINSIC_XED_IFORM_CCMPNZ_GPRv_IMMz_DFV_APX
  toEnum 1512 = INTRINSIC_XED_IFORM_CCMPNZ_GPRv_MEMv_DFV_APX
  toEnum 1513 = INTRINSIC_XED_IFORM_CCMPNZ_MEMi8_GPR8i8_DFV_APX
  toEnum 1514 = INTRINSIC_XED_IFORM_CCMPNZ_MEMi8_IMM8_DFV_APX
  toEnum 1515 = INTRINSIC_XED_IFORM_CCMPNZ_MEMv_GPRv_DFV_APX
  toEnum 1516 = INTRINSIC_XED_IFORM_CCMPNZ_MEMv_IMM8_DFV_APX
  toEnum 1517 = INTRINSIC_XED_IFORM_CCMPNZ_MEMv_IMMz_DFV_APX
  toEnum 1518 = INTRINSIC_XED_IFORM_CCMPO_GPR8i8_GPR8i8_DFV_APX
  toEnum 1519 = INTRINSIC_XED_IFORM_CCMPO_GPR8i8_IMM8_DFV_APX
  toEnum 1520 = INTRINSIC_XED_IFORM_CCMPO_GPR8i8_MEMi8_DFV_APX
  toEnum 1521 = INTRINSIC_XED_IFORM_CCMPO_GPRv_GPRv_DFV_APX
  toEnum 1522 = INTRINSIC_XED_IFORM_CCMPO_GPRv_IMM8_DFV_APX
  toEnum 1523 = INTRINSIC_XED_IFORM_CCMPO_GPRv_IMMz_DFV_APX
  toEnum 1524 = INTRINSIC_XED_IFORM_CCMPO_GPRv_MEMv_DFV_APX
  toEnum 1525 = INTRINSIC_XED_IFORM_CCMPO_MEMi8_GPR8i8_DFV_APX
  toEnum 1526 = INTRINSIC_XED_IFORM_CCMPO_MEMi8_IMM8_DFV_APX
  toEnum 1527 = INTRINSIC_XED_IFORM_CCMPO_MEMv_GPRv_DFV_APX
  toEnum 1528 = INTRINSIC_XED_IFORM_CCMPO_MEMv_IMM8_DFV_APX
  toEnum 1529 = INTRINSIC_XED_IFORM_CCMPO_MEMv_IMMz_DFV_APX
  toEnum 1530 = INTRINSIC_XED_IFORM_CCMPS_GPR8i8_GPR8i8_DFV_APX
  toEnum 1531 = INTRINSIC_XED_IFORM_CCMPS_GPR8i8_IMM8_DFV_APX
  toEnum 1532 = INTRINSIC_XED_IFORM_CCMPS_GPR8i8_MEMi8_DFV_APX
  toEnum 1533 = INTRINSIC_XED_IFORM_CCMPS_GPRv_GPRv_DFV_APX
  toEnum 1534 = INTRINSIC_XED_IFORM_CCMPS_GPRv_IMM8_DFV_APX
  toEnum 1535 = INTRINSIC_XED_IFORM_CCMPS_GPRv_IMMz_DFV_APX
  toEnum 1536 = INTRINSIC_XED_IFORM_CCMPS_GPRv_MEMv_DFV_APX
  toEnum 1537 = INTRINSIC_XED_IFORM_CCMPS_MEMi8_GPR8i8_DFV_APX
  toEnum 1538 = INTRINSIC_XED_IFORM_CCMPS_MEMi8_IMM8_DFV_APX
  toEnum 1539 = INTRINSIC_XED_IFORM_CCMPS_MEMv_GPRv_DFV_APX
  toEnum 1540 = INTRINSIC_XED_IFORM_CCMPS_MEMv_IMM8_DFV_APX
  toEnum 1541 = INTRINSIC_XED_IFORM_CCMPS_MEMv_IMMz_DFV_APX
  toEnum 1542 = INTRINSIC_XED_IFORM_CCMPT_GPR8i8_GPR8i8_DFV_APX
  toEnum 1543 = INTRINSIC_XED_IFORM_CCMPT_GPR8i8_IMM8_DFV_APX
  toEnum 1544 = INTRINSIC_XED_IFORM_CCMPT_GPR8i8_MEMi8_DFV_APX
  toEnum 1545 = INTRINSIC_XED_IFORM_CCMPT_GPRv_GPRv_DFV_APX
  toEnum 1546 = INTRINSIC_XED_IFORM_CCMPT_GPRv_IMM8_DFV_APX
  toEnum 1547 = INTRINSIC_XED_IFORM_CCMPT_GPRv_IMMz_DFV_APX
  toEnum 1548 = INTRINSIC_XED_IFORM_CCMPT_GPRv_MEMv_DFV_APX
  toEnum 1549 = INTRINSIC_XED_IFORM_CCMPT_MEMi8_GPR8i8_DFV_APX
  toEnum 1550 = INTRINSIC_XED_IFORM_CCMPT_MEMi8_IMM8_DFV_APX
  toEnum 1551 = INTRINSIC_XED_IFORM_CCMPT_MEMv_GPRv_DFV_APX
  toEnum 1552 = INTRINSIC_XED_IFORM_CCMPT_MEMv_IMM8_DFV_APX
  toEnum 1553 = INTRINSIC_XED_IFORM_CCMPT_MEMv_IMMz_DFV_APX
  toEnum 1554 = INTRINSIC_XED_IFORM_CCMPZ_GPR8i8_GPR8i8_DFV_APX
  toEnum 1555 = INTRINSIC_XED_IFORM_CCMPZ_GPR8i8_IMM8_DFV_APX
  toEnum 1556 = INTRINSIC_XED_IFORM_CCMPZ_GPR8i8_MEMi8_DFV_APX
  toEnum 1557 = INTRINSIC_XED_IFORM_CCMPZ_GPRv_GPRv_DFV_APX
  toEnum 1558 = INTRINSIC_XED_IFORM_CCMPZ_GPRv_IMM8_DFV_APX
  toEnum 1559 = INTRINSIC_XED_IFORM_CCMPZ_GPRv_IMMz_DFV_APX
  toEnum 1560 = INTRINSIC_XED_IFORM_CCMPZ_GPRv_MEMv_DFV_APX
  toEnum 1561 = INTRINSIC_XED_IFORM_CCMPZ_MEMi8_GPR8i8_DFV_APX
  toEnum 1562 = INTRINSIC_XED_IFORM_CCMPZ_MEMi8_IMM8_DFV_APX
  toEnum 1563 = INTRINSIC_XED_IFORM_CCMPZ_MEMv_GPRv_DFV_APX
  toEnum 1564 = INTRINSIC_XED_IFORM_CCMPZ_MEMv_IMM8_DFV_APX
  toEnum 1565 = INTRINSIC_XED_IFORM_CCMPZ_MEMv_IMMz_DFV_APX
  toEnum 1566 = INTRINSIC_XED_IFORM_CDQ
  toEnum 1567 = INTRINSIC_XED_IFORM_CDQE
  toEnum 1568 = INTRINSIC_XED_IFORM_CFCMOVB_GPRv_GPRv_APX
  toEnum 1569 = INTRINSIC_XED_IFORM_CFCMOVB_GPRv_GPRv_GPRv_APX
  toEnum 1570 = INTRINSIC_XED_IFORM_CFCMOVB_GPRv_GPRv_MEMv_APX
  toEnum 1571 = INTRINSIC_XED_IFORM_CFCMOVB_GPRv_MEMv_APX
  toEnum 1572 = INTRINSIC_XED_IFORM_CFCMOVB_MEMv_GPRv_APX
  toEnum 1573 = INTRINSIC_XED_IFORM_CFCMOVBE_GPRv_GPRv_APX
  toEnum 1574 = INTRINSIC_XED_IFORM_CFCMOVBE_GPRv_GPRv_GPRv_APX
  toEnum 1575 = INTRINSIC_XED_IFORM_CFCMOVBE_GPRv_GPRv_MEMv_APX
  toEnum 1576 = INTRINSIC_XED_IFORM_CFCMOVBE_GPRv_MEMv_APX
  toEnum 1577 = INTRINSIC_XED_IFORM_CFCMOVBE_MEMv_GPRv_APX
  toEnum 1578 = INTRINSIC_XED_IFORM_CFCMOVL_GPRv_GPRv_APX
  toEnum 1579 = INTRINSIC_XED_IFORM_CFCMOVL_GPRv_GPRv_GPRv_APX
  toEnum 1580 = INTRINSIC_XED_IFORM_CFCMOVL_GPRv_GPRv_MEMv_APX
  toEnum 1581 = INTRINSIC_XED_IFORM_CFCMOVL_GPRv_MEMv_APX
  toEnum 1582 = INTRINSIC_XED_IFORM_CFCMOVL_MEMv_GPRv_APX
  toEnum 1583 = INTRINSIC_XED_IFORM_CFCMOVLE_GPRv_GPRv_APX
  toEnum 1584 = INTRINSIC_XED_IFORM_CFCMOVLE_GPRv_GPRv_GPRv_APX
  toEnum 1585 = INTRINSIC_XED_IFORM_CFCMOVLE_GPRv_GPRv_MEMv_APX
  toEnum 1586 = INTRINSIC_XED_IFORM_CFCMOVLE_GPRv_MEMv_APX
  toEnum 1587 = INTRINSIC_XED_IFORM_CFCMOVLE_MEMv_GPRv_APX
  toEnum 1588 = INTRINSIC_XED_IFORM_CFCMOVNB_GPRv_GPRv_APX
  toEnum 1589 = INTRINSIC_XED_IFORM_CFCMOVNB_GPRv_GPRv_GPRv_APX
  toEnum 1590 = INTRINSIC_XED_IFORM_CFCMOVNB_GPRv_GPRv_MEMv_APX
  toEnum 1591 = INTRINSIC_XED_IFORM_CFCMOVNB_GPRv_MEMv_APX
  toEnum 1592 = INTRINSIC_XED_IFORM_CFCMOVNB_MEMv_GPRv_APX
  toEnum 1593 = INTRINSIC_XED_IFORM_CFCMOVNBE_GPRv_GPRv_APX
  toEnum 1594 = INTRINSIC_XED_IFORM_CFCMOVNBE_GPRv_GPRv_GPRv_APX
  toEnum 1595 = INTRINSIC_XED_IFORM_CFCMOVNBE_GPRv_GPRv_MEMv_APX
  toEnum 1596 = INTRINSIC_XED_IFORM_CFCMOVNBE_GPRv_MEMv_APX
  toEnum 1597 = INTRINSIC_XED_IFORM_CFCMOVNBE_MEMv_GPRv_APX
  toEnum 1598 = INTRINSIC_XED_IFORM_CFCMOVNL_GPRv_GPRv_APX
  toEnum 1599 = INTRINSIC_XED_IFORM_CFCMOVNL_GPRv_GPRv_GPRv_APX
  toEnum 1600 = INTRINSIC_XED_IFORM_CFCMOVNL_GPRv_GPRv_MEMv_APX
  toEnum 1601 = INTRINSIC_XED_IFORM_CFCMOVNL_GPRv_MEMv_APX
  toEnum 1602 = INTRINSIC_XED_IFORM_CFCMOVNL_MEMv_GPRv_APX
  toEnum 1603 = INTRINSIC_XED_IFORM_CFCMOVNLE_GPRv_GPRv_APX
  toEnum 1604 = INTRINSIC_XED_IFORM_CFCMOVNLE_GPRv_GPRv_GPRv_APX
  toEnum 1605 = INTRINSIC_XED_IFORM_CFCMOVNLE_GPRv_GPRv_MEMv_APX
  toEnum 1606 = INTRINSIC_XED_IFORM_CFCMOVNLE_GPRv_MEMv_APX
  toEnum 1607 = INTRINSIC_XED_IFORM_CFCMOVNLE_MEMv_GPRv_APX
  toEnum 1608 = INTRINSIC_XED_IFORM_CFCMOVNO_GPRv_GPRv_APX
  toEnum 1609 = INTRINSIC_XED_IFORM_CFCMOVNO_GPRv_GPRv_GPRv_APX
  toEnum 1610 = INTRINSIC_XED_IFORM_CFCMOVNO_GPRv_GPRv_MEMv_APX
  toEnum 1611 = INTRINSIC_XED_IFORM_CFCMOVNO_GPRv_MEMv_APX
  toEnum 1612 = INTRINSIC_XED_IFORM_CFCMOVNO_MEMv_GPRv_APX
  toEnum 1613 = INTRINSIC_XED_IFORM_CFCMOVNP_GPRv_GPRv_APX
  toEnum 1614 = INTRINSIC_XED_IFORM_CFCMOVNP_GPRv_GPRv_GPRv_APX
  toEnum 1615 = INTRINSIC_XED_IFORM_CFCMOVNP_GPRv_GPRv_MEMv_APX
  toEnum 1616 = INTRINSIC_XED_IFORM_CFCMOVNP_GPRv_MEMv_APX
  toEnum 1617 = INTRINSIC_XED_IFORM_CFCMOVNP_MEMv_GPRv_APX
  toEnum 1618 = INTRINSIC_XED_IFORM_CFCMOVNS_GPRv_GPRv_APX
  toEnum 1619 = INTRINSIC_XED_IFORM_CFCMOVNS_GPRv_GPRv_GPRv_APX
  toEnum 1620 = INTRINSIC_XED_IFORM_CFCMOVNS_GPRv_GPRv_MEMv_APX
  toEnum 1621 = INTRINSIC_XED_IFORM_CFCMOVNS_GPRv_MEMv_APX
  toEnum 1622 = INTRINSIC_XED_IFORM_CFCMOVNS_MEMv_GPRv_APX
  toEnum 1623 = INTRINSIC_XED_IFORM_CFCMOVNZ_GPRv_GPRv_APX
  toEnum 1624 = INTRINSIC_XED_IFORM_CFCMOVNZ_GPRv_GPRv_GPRv_APX
  toEnum 1625 = INTRINSIC_XED_IFORM_CFCMOVNZ_GPRv_GPRv_MEMv_APX
  toEnum 1626 = INTRINSIC_XED_IFORM_CFCMOVNZ_GPRv_MEMv_APX
  toEnum 1627 = INTRINSIC_XED_IFORM_CFCMOVNZ_MEMv_GPRv_APX
  toEnum 1628 = INTRINSIC_XED_IFORM_CFCMOVO_GPRv_GPRv_APX
  toEnum 1629 = INTRINSIC_XED_IFORM_CFCMOVO_GPRv_GPRv_GPRv_APX
  toEnum 1630 = INTRINSIC_XED_IFORM_CFCMOVO_GPRv_GPRv_MEMv_APX
  toEnum 1631 = INTRINSIC_XED_IFORM_CFCMOVO_GPRv_MEMv_APX
  toEnum 1632 = INTRINSIC_XED_IFORM_CFCMOVO_MEMv_GPRv_APX
  toEnum 1633 = INTRINSIC_XED_IFORM_CFCMOVP_GPRv_GPRv_APX
  toEnum 1634 = INTRINSIC_XED_IFORM_CFCMOVP_GPRv_GPRv_GPRv_APX
  toEnum 1635 = INTRINSIC_XED_IFORM_CFCMOVP_GPRv_GPRv_MEMv_APX
  toEnum 1636 = INTRINSIC_XED_IFORM_CFCMOVP_GPRv_MEMv_APX
  toEnum 1637 = INTRINSIC_XED_IFORM_CFCMOVP_MEMv_GPRv_APX
  toEnum 1638 = INTRINSIC_XED_IFORM_CFCMOVS_GPRv_GPRv_APX
  toEnum 1639 = INTRINSIC_XED_IFORM_CFCMOVS_GPRv_GPRv_GPRv_APX
  toEnum 1640 = INTRINSIC_XED_IFORM_CFCMOVS_GPRv_GPRv_MEMv_APX
  toEnum 1641 = INTRINSIC_XED_IFORM_CFCMOVS_GPRv_MEMv_APX
  toEnum 1642 = INTRINSIC_XED_IFORM_CFCMOVS_MEMv_GPRv_APX
  toEnum 1643 = INTRINSIC_XED_IFORM_CFCMOVZ_GPRv_GPRv_APX
  toEnum 1644 = INTRINSIC_XED_IFORM_CFCMOVZ_GPRv_GPRv_GPRv_APX
  toEnum 1645 = INTRINSIC_XED_IFORM_CFCMOVZ_GPRv_GPRv_MEMv_APX
  toEnum 1646 = INTRINSIC_XED_IFORM_CFCMOVZ_GPRv_MEMv_APX
  toEnum 1647 = INTRINSIC_XED_IFORM_CFCMOVZ_MEMv_GPRv_APX
  toEnum 1648 = INTRINSIC_XED_IFORM_CLAC
  toEnum 1649 = INTRINSIC_XED_IFORM_CLC
  toEnum 1650 = INTRINSIC_XED_IFORM_CLD
  toEnum 1651 = INTRINSIC_XED_IFORM_CLDEMOTE_MEMu8
  toEnum 1652 = INTRINSIC_XED_IFORM_CLFLUSH_MEMmprefetch
  toEnum 1653 = INTRINSIC_XED_IFORM_CLFLUSHOPT_MEMmprefetch
  toEnum 1654 = INTRINSIC_XED_IFORM_CLGI
  toEnum 1655 = INTRINSIC_XED_IFORM_CLI
  toEnum 1656 = INTRINSIC_XED_IFORM_CLRSSBSY_MEMu64
  toEnum 1657 = INTRINSIC_XED_IFORM_CLTS
  toEnum 1658 = INTRINSIC_XED_IFORM_CLUI
  toEnum 1659 = INTRINSIC_XED_IFORM_CLWB_MEMmprefetch
  toEnum 1660 = INTRINSIC_XED_IFORM_CLZERO
  toEnum 1661 = INTRINSIC_XED_IFORM_CMC
  toEnum 1662 = INTRINSIC_XED_IFORM_CMOVB_GPRv_GPRv
  toEnum 1663 = INTRINSIC_XED_IFORM_CMOVB_GPRv_GPRv_GPRv_APX
  toEnum 1664 = INTRINSIC_XED_IFORM_CMOVB_GPRv_GPRv_MEMv_APX
  toEnum 1665 = INTRINSIC_XED_IFORM_CMOVB_GPRv_MEMv
  toEnum 1666 = INTRINSIC_XED_IFORM_CMOVBE_GPRv_GPRv
  toEnum 1667 = INTRINSIC_XED_IFORM_CMOVBE_GPRv_GPRv_GPRv_APX
  toEnum 1668 = INTRINSIC_XED_IFORM_CMOVBE_GPRv_GPRv_MEMv_APX
  toEnum 1669 = INTRINSIC_XED_IFORM_CMOVBE_GPRv_MEMv
  toEnum 1670 = INTRINSIC_XED_IFORM_CMOVL_GPRv_GPRv
  toEnum 1671 = INTRINSIC_XED_IFORM_CMOVL_GPRv_GPRv_GPRv_APX
  toEnum 1672 = INTRINSIC_XED_IFORM_CMOVL_GPRv_GPRv_MEMv_APX
  toEnum 1673 = INTRINSIC_XED_IFORM_CMOVL_GPRv_MEMv
  toEnum 1674 = INTRINSIC_XED_IFORM_CMOVLE_GPRv_GPRv
  toEnum 1675 = INTRINSIC_XED_IFORM_CMOVLE_GPRv_GPRv_GPRv_APX
  toEnum 1676 = INTRINSIC_XED_IFORM_CMOVLE_GPRv_GPRv_MEMv_APX
  toEnum 1677 = INTRINSIC_XED_IFORM_CMOVLE_GPRv_MEMv
  toEnum 1678 = INTRINSIC_XED_IFORM_CMOVNB_GPRv_GPRv
  toEnum 1679 = INTRINSIC_XED_IFORM_CMOVNB_GPRv_GPRv_GPRv_APX
  toEnum 1680 = INTRINSIC_XED_IFORM_CMOVNB_GPRv_GPRv_MEMv_APX
  toEnum 1681 = INTRINSIC_XED_IFORM_CMOVNB_GPRv_MEMv
  toEnum 1682 = INTRINSIC_XED_IFORM_CMOVNBE_GPRv_GPRv
  toEnum 1683 = INTRINSIC_XED_IFORM_CMOVNBE_GPRv_GPRv_GPRv_APX
  toEnum 1684 = INTRINSIC_XED_IFORM_CMOVNBE_GPRv_GPRv_MEMv_APX
  toEnum 1685 = INTRINSIC_XED_IFORM_CMOVNBE_GPRv_MEMv
  toEnum 1686 = INTRINSIC_XED_IFORM_CMOVNL_GPRv_GPRv
  toEnum 1687 = INTRINSIC_XED_IFORM_CMOVNL_GPRv_GPRv_GPRv_APX
  toEnum 1688 = INTRINSIC_XED_IFORM_CMOVNL_GPRv_GPRv_MEMv_APX
  toEnum 1689 = INTRINSIC_XED_IFORM_CMOVNL_GPRv_MEMv
  toEnum 1690 = INTRINSIC_XED_IFORM_CMOVNLE_GPRv_GPRv
  toEnum 1691 = INTRINSIC_XED_IFORM_CMOVNLE_GPRv_GPRv_GPRv_APX
  toEnum 1692 = INTRINSIC_XED_IFORM_CMOVNLE_GPRv_GPRv_MEMv_APX
  toEnum 1693 = INTRINSIC_XED_IFORM_CMOVNLE_GPRv_MEMv
  toEnum 1694 = INTRINSIC_XED_IFORM_CMOVNO_GPRv_GPRv
  toEnum 1695 = INTRINSIC_XED_IFORM_CMOVNO_GPRv_GPRv_GPRv_APX
  toEnum 1696 = INTRINSIC_XED_IFORM_CMOVNO_GPRv_GPRv_MEMv_APX
  toEnum 1697 = INTRINSIC_XED_IFORM_CMOVNO_GPRv_MEMv
  toEnum 1698 = INTRINSIC_XED_IFORM_CMOVNP_GPRv_GPRv
  toEnum 1699 = INTRINSIC_XED_IFORM_CMOVNP_GPRv_GPRv_GPRv_APX
  toEnum 1700 = INTRINSIC_XED_IFORM_CMOVNP_GPRv_GPRv_MEMv_APX
  toEnum 1701 = INTRINSIC_XED_IFORM_CMOVNP_GPRv_MEMv
  toEnum 1702 = INTRINSIC_XED_IFORM_CMOVNS_GPRv_GPRv
  toEnum 1703 = INTRINSIC_XED_IFORM_CMOVNS_GPRv_GPRv_GPRv_APX
  toEnum 1704 = INTRINSIC_XED_IFORM_CMOVNS_GPRv_GPRv_MEMv_APX
  toEnum 1705 = INTRINSIC_XED_IFORM_CMOVNS_GPRv_MEMv
  toEnum 1706 = INTRINSIC_XED_IFORM_CMOVNZ_GPRv_GPRv
  toEnum 1707 = INTRINSIC_XED_IFORM_CMOVNZ_GPRv_GPRv_GPRv_APX
  toEnum 1708 = INTRINSIC_XED_IFORM_CMOVNZ_GPRv_GPRv_MEMv_APX
  toEnum 1709 = INTRINSIC_XED_IFORM_CMOVNZ_GPRv_MEMv
  toEnum 1710 = INTRINSIC_XED_IFORM_CMOVO_GPRv_GPRv
  toEnum 1711 = INTRINSIC_XED_IFORM_CMOVO_GPRv_GPRv_GPRv_APX
  toEnum 1712 = INTRINSIC_XED_IFORM_CMOVO_GPRv_GPRv_MEMv_APX
  toEnum 1713 = INTRINSIC_XED_IFORM_CMOVO_GPRv_MEMv
  toEnum 1714 = INTRINSIC_XED_IFORM_CMOVP_GPRv_GPRv
  toEnum 1715 = INTRINSIC_XED_IFORM_CMOVP_GPRv_GPRv_GPRv_APX
  toEnum 1716 = INTRINSIC_XED_IFORM_CMOVP_GPRv_GPRv_MEMv_APX
  toEnum 1717 = INTRINSIC_XED_IFORM_CMOVP_GPRv_MEMv
  toEnum 1718 = INTRINSIC_XED_IFORM_CMOVS_GPRv_GPRv
  toEnum 1719 = INTRINSIC_XED_IFORM_CMOVS_GPRv_GPRv_GPRv_APX
  toEnum 1720 = INTRINSIC_XED_IFORM_CMOVS_GPRv_GPRv_MEMv_APX
  toEnum 1721 = INTRINSIC_XED_IFORM_CMOVS_GPRv_MEMv
  toEnum 1722 = INTRINSIC_XED_IFORM_CMOVZ_GPRv_GPRv
  toEnum 1723 = INTRINSIC_XED_IFORM_CMOVZ_GPRv_GPRv_GPRv_APX
  toEnum 1724 = INTRINSIC_XED_IFORM_CMOVZ_GPRv_GPRv_MEMv_APX
  toEnum 1725 = INTRINSIC_XED_IFORM_CMOVZ_GPRv_MEMv
  toEnum 1726 = INTRINSIC_XED_IFORM_CMP_AL_IMMb
  toEnum 1727 = INTRINSIC_XED_IFORM_CMP_GPR8_GPR8_38
  toEnum 1728 = INTRINSIC_XED_IFORM_CMP_GPR8_GPR8_3A
  toEnum 1729 = INTRINSIC_XED_IFORM_CMP_GPR8_IMMb_80r7
  toEnum 1730 = INTRINSIC_XED_IFORM_CMP_GPR8_IMMb_82r7
  toEnum 1731 = INTRINSIC_XED_IFORM_CMP_GPR8_MEMb
  toEnum 1732 = INTRINSIC_XED_IFORM_CMP_GPRv_GPRv_39
  toEnum 1733 = INTRINSIC_XED_IFORM_CMP_GPRv_GPRv_3B
  toEnum 1734 = INTRINSIC_XED_IFORM_CMP_GPRv_IMMb
  toEnum 1735 = INTRINSIC_XED_IFORM_CMP_GPRv_IMMz
  toEnum 1736 = INTRINSIC_XED_IFORM_CMP_GPRv_MEMv
  toEnum 1737 = INTRINSIC_XED_IFORM_CMP_MEMb_GPR8
  toEnum 1738 = INTRINSIC_XED_IFORM_CMP_MEMb_IMMb_80r7
  toEnum 1739 = INTRINSIC_XED_IFORM_CMP_MEMb_IMMb_82r7
  toEnum 1740 = INTRINSIC_XED_IFORM_CMP_MEMv_GPRv
  toEnum 1741 = INTRINSIC_XED_IFORM_CMP_MEMv_IMMb
  toEnum 1742 = INTRINSIC_XED_IFORM_CMP_MEMv_IMMz
  toEnum 1743 = INTRINSIC_XED_IFORM_CMP_OrAX_IMMz
  toEnum 1744 = INTRINSIC_XED_IFORM_CMPBEXADD_MEMu32_GPR32u32_GPR32u32
  toEnum 1745 = INTRINSIC_XED_IFORM_CMPBEXADD_MEMu32_GPR32u32_GPR32u32_APX
  toEnum 1746 = INTRINSIC_XED_IFORM_CMPBEXADD_MEMu64_GPR64u64_GPR64u64
  toEnum 1747 = INTRINSIC_XED_IFORM_CMPBEXADD_MEMu64_GPR64u64_GPR64u64_APX
  toEnum 1748 = INTRINSIC_XED_IFORM_CMPBXADD_MEMu32_GPR32u32_GPR32u32
  toEnum 1749 = INTRINSIC_XED_IFORM_CMPBXADD_MEMu32_GPR32u32_GPR32u32_APX
  toEnum 1750 = INTRINSIC_XED_IFORM_CMPBXADD_MEMu64_GPR64u64_GPR64u64
  toEnum 1751 = INTRINSIC_XED_IFORM_CMPBXADD_MEMu64_GPR64u64_GPR64u64_APX
  toEnum 1752 = INTRINSIC_XED_IFORM_CMPLEXADD_MEMu32_GPR32u32_GPR32u32
  toEnum 1753 = INTRINSIC_XED_IFORM_CMPLEXADD_MEMu32_GPR32u32_GPR32u32_APX
  toEnum 1754 = INTRINSIC_XED_IFORM_CMPLEXADD_MEMu64_GPR64u64_GPR64u64
  toEnum 1755 = INTRINSIC_XED_IFORM_CMPLEXADD_MEMu64_GPR64u64_GPR64u64_APX
  toEnum 1756 = INTRINSIC_XED_IFORM_CMPLXADD_MEMu32_GPR32u32_GPR32u32
  toEnum 1757 = INTRINSIC_XED_IFORM_CMPLXADD_MEMu32_GPR32u32_GPR32u32_APX
  toEnum 1758 = INTRINSIC_XED_IFORM_CMPLXADD_MEMu64_GPR64u64_GPR64u64
  toEnum 1759 = INTRINSIC_XED_IFORM_CMPLXADD_MEMu64_GPR64u64_GPR64u64_APX
  toEnum 1760 = INTRINSIC_XED_IFORM_CMPNBEXADD_MEMu32_GPR32u32_GPR32u32
  toEnum 1761 = INTRINSIC_XED_IFORM_CMPNBEXADD_MEMu32_GPR32u32_GPR32u32_APX
  toEnum 1762 = INTRINSIC_XED_IFORM_CMPNBEXADD_MEMu64_GPR64u64_GPR64u64
  toEnum 1763 = INTRINSIC_XED_IFORM_CMPNBEXADD_MEMu64_GPR64u64_GPR64u64_APX
  toEnum 1764 = INTRINSIC_XED_IFORM_CMPNBXADD_MEMu32_GPR32u32_GPR32u32
  toEnum 1765 = INTRINSIC_XED_IFORM_CMPNBXADD_MEMu32_GPR32u32_GPR32u32_APX
  toEnum 1766 = INTRINSIC_XED_IFORM_CMPNBXADD_MEMu64_GPR64u64_GPR64u64
  toEnum 1767 = INTRINSIC_XED_IFORM_CMPNBXADD_MEMu64_GPR64u64_GPR64u64_APX
  toEnum 1768 = INTRINSIC_XED_IFORM_CMPNLEXADD_MEMu32_GPR32u32_GPR32u32
  toEnum 1769 = INTRINSIC_XED_IFORM_CMPNLEXADD_MEMu32_GPR32u32_GPR32u32_APX
  toEnum 1770 = INTRINSIC_XED_IFORM_CMPNLEXADD_MEMu64_GPR64u64_GPR64u64
  toEnum 1771 = INTRINSIC_XED_IFORM_CMPNLEXADD_MEMu64_GPR64u64_GPR64u64_APX
  toEnum 1772 = INTRINSIC_XED_IFORM_CMPNLXADD_MEMu32_GPR32u32_GPR32u32
  toEnum 1773 = INTRINSIC_XED_IFORM_CMPNLXADD_MEMu32_GPR32u32_GPR32u32_APX
  toEnum 1774 = INTRINSIC_XED_IFORM_CMPNLXADD_MEMu64_GPR64u64_GPR64u64
  toEnum 1775 = INTRINSIC_XED_IFORM_CMPNLXADD_MEMu64_GPR64u64_GPR64u64_APX
  toEnum 1776 = INTRINSIC_XED_IFORM_CMPNOXADD_MEMu32_GPR32u32_GPR32u32
  toEnum 1777 = INTRINSIC_XED_IFORM_CMPNOXADD_MEMu32_GPR32u32_GPR32u32_APX
  toEnum 1778 = INTRINSIC_XED_IFORM_CMPNOXADD_MEMu64_GPR64u64_GPR64u64
  toEnum 1779 = INTRINSIC_XED_IFORM_CMPNOXADD_MEMu64_GPR64u64_GPR64u64_APX
  toEnum 1780 = INTRINSIC_XED_IFORM_CMPNPXADD_MEMu32_GPR32u32_GPR32u32
  toEnum 1781 = INTRINSIC_XED_IFORM_CMPNPXADD_MEMu32_GPR32u32_GPR32u32_APX
  toEnum 1782 = INTRINSIC_XED_IFORM_CMPNPXADD_MEMu64_GPR64u64_GPR64u64
  toEnum 1783 = INTRINSIC_XED_IFORM_CMPNPXADD_MEMu64_GPR64u64_GPR64u64_APX
  toEnum 1784 = INTRINSIC_XED_IFORM_CMPNSXADD_MEMu32_GPR32u32_GPR32u32
  toEnum 1785 = INTRINSIC_XED_IFORM_CMPNSXADD_MEMu32_GPR32u32_GPR32u32_APX
  toEnum 1786 = INTRINSIC_XED_IFORM_CMPNSXADD_MEMu64_GPR64u64_GPR64u64
  toEnum 1787 = INTRINSIC_XED_IFORM_CMPNSXADD_MEMu64_GPR64u64_GPR64u64_APX
  toEnum 1788 = INTRINSIC_XED_IFORM_CMPNZXADD_MEMu32_GPR32u32_GPR32u32
  toEnum 1789 = INTRINSIC_XED_IFORM_CMPNZXADD_MEMu32_GPR32u32_GPR32u32_APX
  toEnum 1790 = INTRINSIC_XED_IFORM_CMPNZXADD_MEMu64_GPR64u64_GPR64u64
  toEnum 1791 = INTRINSIC_XED_IFORM_CMPNZXADD_MEMu64_GPR64u64_GPR64u64_APX
  toEnum 1792 = INTRINSIC_XED_IFORM_CMPOXADD_MEMu32_GPR32u32_GPR32u32
  toEnum 1793 = INTRINSIC_XED_IFORM_CMPOXADD_MEMu32_GPR32u32_GPR32u32_APX
  toEnum 1794 = INTRINSIC_XED_IFORM_CMPOXADD_MEMu64_GPR64u64_GPR64u64
  toEnum 1795 = INTRINSIC_XED_IFORM_CMPOXADD_MEMu64_GPR64u64_GPR64u64_APX
  toEnum 1796 = INTRINSIC_XED_IFORM_CMPPD_XMMpd_MEMpd_IMMb
  toEnum 1797 = INTRINSIC_XED_IFORM_CMPPD_XMMpd_XMMpd_IMMb
  toEnum 1798 = INTRINSIC_XED_IFORM_CMPPS_XMMps_MEMps_IMMb
  toEnum 1799 = INTRINSIC_XED_IFORM_CMPPS_XMMps_XMMps_IMMb
  toEnum 1800 = INTRINSIC_XED_IFORM_CMPPXADD_MEMu32_GPR32u32_GPR32u32
  toEnum 1801 = INTRINSIC_XED_IFORM_CMPPXADD_MEMu32_GPR32u32_GPR32u32_APX
  toEnum 1802 = INTRINSIC_XED_IFORM_CMPPXADD_MEMu64_GPR64u64_GPR64u64
  toEnum 1803 = INTRINSIC_XED_IFORM_CMPPXADD_MEMu64_GPR64u64_GPR64u64_APX
  toEnum 1804 = INTRINSIC_XED_IFORM_CMPSB
  toEnum 1805 = INTRINSIC_XED_IFORM_CMPSD
  toEnum 1806 = INTRINSIC_XED_IFORM_CMPSD_XMM_XMMsd_MEMsd_IMMb
  toEnum 1807 = INTRINSIC_XED_IFORM_CMPSD_XMM_XMMsd_XMMsd_IMMb
  toEnum 1808 = INTRINSIC_XED_IFORM_CMPSQ
  toEnum 1809 = INTRINSIC_XED_IFORM_CMPSS_XMMss_MEMss_IMMb
  toEnum 1810 = INTRINSIC_XED_IFORM_CMPSS_XMMss_XMMss_IMMb
  toEnum 1811 = INTRINSIC_XED_IFORM_CMPSW
  toEnum 1812 = INTRINSIC_XED_IFORM_CMPSXADD_MEMu32_GPR32u32_GPR32u32
  toEnum 1813 = INTRINSIC_XED_IFORM_CMPSXADD_MEMu32_GPR32u32_GPR32u32_APX
  toEnum 1814 = INTRINSIC_XED_IFORM_CMPSXADD_MEMu64_GPR64u64_GPR64u64
  toEnum 1815 = INTRINSIC_XED_IFORM_CMPSXADD_MEMu64_GPR64u64_GPR64u64_APX
  toEnum 1816 = INTRINSIC_XED_IFORM_CMPXCHG_GPR8_GPR8
  toEnum 1817 = INTRINSIC_XED_IFORM_CMPXCHG_GPRv_GPRv
  toEnum 1818 = INTRINSIC_XED_IFORM_CMPXCHG_MEMb_GPR8
  toEnum 1819 = INTRINSIC_XED_IFORM_CMPXCHG_MEMv_GPRv
  toEnum 1820 = INTRINSIC_XED_IFORM_CMPXCHG16B_MEMdq
  toEnum 1821 = INTRINSIC_XED_IFORM_CMPXCHG16B_LOCK_MEMdq
  toEnum 1822 = INTRINSIC_XED_IFORM_CMPXCHG8B_MEMq
  toEnum 1823 = INTRINSIC_XED_IFORM_CMPXCHG8B_LOCK_MEMq
  toEnum 1824 = INTRINSIC_XED_IFORM_CMPXCHG_LOCK_MEMb_GPR8
  toEnum 1825 = INTRINSIC_XED_IFORM_CMPXCHG_LOCK_MEMv_GPRv
  toEnum 1826 = INTRINSIC_XED_IFORM_CMPZXADD_MEMu32_GPR32u32_GPR32u32
  toEnum 1827 = INTRINSIC_XED_IFORM_CMPZXADD_MEMu32_GPR32u32_GPR32u32_APX
  toEnum 1828 = INTRINSIC_XED_IFORM_CMPZXADD_MEMu64_GPR64u64_GPR64u64
  toEnum 1829 = INTRINSIC_XED_IFORM_CMPZXADD_MEMu64_GPR64u64_GPR64u64_APX
  toEnum 1830 = INTRINSIC_XED_IFORM_COMISD_XMMsd_MEMsd
  toEnum 1831 = INTRINSIC_XED_IFORM_COMISD_XMMsd_XMMsd
  toEnum 1832 = INTRINSIC_XED_IFORM_COMISS_XMMss_MEMss
  toEnum 1833 = INTRINSIC_XED_IFORM_COMISS_XMMss_XMMss
  toEnum 1834 = INTRINSIC_XED_IFORM_CPUID
  toEnum 1835 = INTRINSIC_XED_IFORM_CQO
  toEnum 1836 = INTRINSIC_XED_IFORM_CRC32_GPRy_GPR8i8_APX
  toEnum 1837 = INTRINSIC_XED_IFORM_CRC32_GPRy_GPRv_APX
  toEnum 1838 = INTRINSIC_XED_IFORM_CRC32_GPRy_MEMi8_APX
  toEnum 1839 = INTRINSIC_XED_IFORM_CRC32_GPRy_MEMv_APX
  toEnum 1840 = INTRINSIC_XED_IFORM_CRC32_GPRyy_GPR8b
  toEnum 1841 = INTRINSIC_XED_IFORM_CRC32_GPRyy_GPRv
  toEnum 1842 = INTRINSIC_XED_IFORM_CRC32_GPRyy_MEMb
  toEnum 1843 = INTRINSIC_XED_IFORM_CRC32_GPRyy_MEMv
  toEnum 1844 = INTRINSIC_XED_IFORM_CTESTB_GPR8i8_GPR8i8_DFV_APX
  toEnum 1845 = INTRINSIC_XED_IFORM_CTESTB_GPR8i8_IMM8_DFV_APX
  toEnum 1846 = INTRINSIC_XED_IFORM_CTESTB_GPRv_GPRv_DFV_APX
  toEnum 1847 = INTRINSIC_XED_IFORM_CTESTB_GPRv_IMMz_DFV_APX
  toEnum 1848 = INTRINSIC_XED_IFORM_CTESTB_MEMi8_GPR8i8_DFV_APX
  toEnum 1849 = INTRINSIC_XED_IFORM_CTESTB_MEMi8_IMM8_DFV_APX
  toEnum 1850 = INTRINSIC_XED_IFORM_CTESTB_MEMv_GPRv_DFV_APX
  toEnum 1851 = INTRINSIC_XED_IFORM_CTESTB_MEMv_IMMz_DFV_APX
  toEnum 1852 = INTRINSIC_XED_IFORM_CTESTBE_GPR8i8_GPR8i8_DFV_APX
  toEnum 1853 = INTRINSIC_XED_IFORM_CTESTBE_GPR8i8_IMM8_DFV_APX
  toEnum 1854 = INTRINSIC_XED_IFORM_CTESTBE_GPRv_GPRv_DFV_APX
  toEnum 1855 = INTRINSIC_XED_IFORM_CTESTBE_GPRv_IMMz_DFV_APX
  toEnum 1856 = INTRINSIC_XED_IFORM_CTESTBE_MEMi8_GPR8i8_DFV_APX
  toEnum 1857 = INTRINSIC_XED_IFORM_CTESTBE_MEMi8_IMM8_DFV_APX
  toEnum 1858 = INTRINSIC_XED_IFORM_CTESTBE_MEMv_GPRv_DFV_APX
  toEnum 1859 = INTRINSIC_XED_IFORM_CTESTBE_MEMv_IMMz_DFV_APX
  toEnum 1860 = INTRINSIC_XED_IFORM_CTESTF_GPR8i8_GPR8i8_DFV_APX
  toEnum 1861 = INTRINSIC_XED_IFORM_CTESTF_GPR8i8_IMM8_DFV_APX
  toEnum 1862 = INTRINSIC_XED_IFORM_CTESTF_GPRv_GPRv_DFV_APX
  toEnum 1863 = INTRINSIC_XED_IFORM_CTESTF_GPRv_IMMz_DFV_APX
  toEnum 1864 = INTRINSIC_XED_IFORM_CTESTF_MEMi8_GPR8i8_DFV_APX
  toEnum 1865 = INTRINSIC_XED_IFORM_CTESTF_MEMi8_IMM8_DFV_APX
  toEnum 1866 = INTRINSIC_XED_IFORM_CTESTF_MEMv_GPRv_DFV_APX
  toEnum 1867 = INTRINSIC_XED_IFORM_CTESTF_MEMv_IMMz_DFV_APX
  toEnum 1868 = INTRINSIC_XED_IFORM_CTESTL_GPR8i8_GPR8i8_DFV_APX
  toEnum 1869 = INTRINSIC_XED_IFORM_CTESTL_GPR8i8_IMM8_DFV_APX
  toEnum 1870 = INTRINSIC_XED_IFORM_CTESTL_GPRv_GPRv_DFV_APX
  toEnum 1871 = INTRINSIC_XED_IFORM_CTESTL_GPRv_IMMz_DFV_APX
  toEnum 1872 = INTRINSIC_XED_IFORM_CTESTL_MEMi8_GPR8i8_DFV_APX
  toEnum 1873 = INTRINSIC_XED_IFORM_CTESTL_MEMi8_IMM8_DFV_APX
  toEnum 1874 = INTRINSIC_XED_IFORM_CTESTL_MEMv_GPRv_DFV_APX
  toEnum 1875 = INTRINSIC_XED_IFORM_CTESTL_MEMv_IMMz_DFV_APX
  toEnum 1876 = INTRINSIC_XED_IFORM_CTESTLE_GPR8i8_GPR8i8_DFV_APX
  toEnum 1877 = INTRINSIC_XED_IFORM_CTESTLE_GPR8i8_IMM8_DFV_APX
  toEnum 1878 = INTRINSIC_XED_IFORM_CTESTLE_GPRv_GPRv_DFV_APX
  toEnum 1879 = INTRINSIC_XED_IFORM_CTESTLE_GPRv_IMMz_DFV_APX
  toEnum 1880 = INTRINSIC_XED_IFORM_CTESTLE_MEMi8_GPR8i8_DFV_APX
  toEnum 1881 = INTRINSIC_XED_IFORM_CTESTLE_MEMi8_IMM8_DFV_APX
  toEnum 1882 = INTRINSIC_XED_IFORM_CTESTLE_MEMv_GPRv_DFV_APX
  toEnum 1883 = INTRINSIC_XED_IFORM_CTESTLE_MEMv_IMMz_DFV_APX
  toEnum 1884 = INTRINSIC_XED_IFORM_CTESTNB_GPR8i8_GPR8i8_DFV_APX
  toEnum 1885 = INTRINSIC_XED_IFORM_CTESTNB_GPR8i8_IMM8_DFV_APX
  toEnum 1886 = INTRINSIC_XED_IFORM_CTESTNB_GPRv_GPRv_DFV_APX
  toEnum 1887 = INTRINSIC_XED_IFORM_CTESTNB_GPRv_IMMz_DFV_APX
  toEnum 1888 = INTRINSIC_XED_IFORM_CTESTNB_MEMi8_GPR8i8_DFV_APX
  toEnum 1889 = INTRINSIC_XED_IFORM_CTESTNB_MEMi8_IMM8_DFV_APX
  toEnum 1890 = INTRINSIC_XED_IFORM_CTESTNB_MEMv_GPRv_DFV_APX
  toEnum 1891 = INTRINSIC_XED_IFORM_CTESTNB_MEMv_IMMz_DFV_APX
  toEnum 1892 = INTRINSIC_XED_IFORM_CTESTNBE_GPR8i8_GPR8i8_DFV_APX
  toEnum 1893 = INTRINSIC_XED_IFORM_CTESTNBE_GPR8i8_IMM8_DFV_APX
  toEnum 1894 = INTRINSIC_XED_IFORM_CTESTNBE_GPRv_GPRv_DFV_APX
  toEnum 1895 = INTRINSIC_XED_IFORM_CTESTNBE_GPRv_IMMz_DFV_APX
  toEnum 1896 = INTRINSIC_XED_IFORM_CTESTNBE_MEMi8_GPR8i8_DFV_APX
  toEnum 1897 = INTRINSIC_XED_IFORM_CTESTNBE_MEMi8_IMM8_DFV_APX
  toEnum 1898 = INTRINSIC_XED_IFORM_CTESTNBE_MEMv_GPRv_DFV_APX
  toEnum 1899 = INTRINSIC_XED_IFORM_CTESTNBE_MEMv_IMMz_DFV_APX
  toEnum 1900 = INTRINSIC_XED_IFORM_CTESTNL_GPR8i8_GPR8i8_DFV_APX
  toEnum 1901 = INTRINSIC_XED_IFORM_CTESTNL_GPR8i8_IMM8_DFV_APX
  toEnum 1902 = INTRINSIC_XED_IFORM_CTESTNL_GPRv_GPRv_DFV_APX
  toEnum 1903 = INTRINSIC_XED_IFORM_CTESTNL_GPRv_IMMz_DFV_APX
  toEnum 1904 = INTRINSIC_XED_IFORM_CTESTNL_MEMi8_GPR8i8_DFV_APX
  toEnum 1905 = INTRINSIC_XED_IFORM_CTESTNL_MEMi8_IMM8_DFV_APX
  toEnum 1906 = INTRINSIC_XED_IFORM_CTESTNL_MEMv_GPRv_DFV_APX
  toEnum 1907 = INTRINSIC_XED_IFORM_CTESTNL_MEMv_IMMz_DFV_APX
  toEnum 1908 = INTRINSIC_XED_IFORM_CTESTNLE_GPR8i8_GPR8i8_DFV_APX
  toEnum 1909 = INTRINSIC_XED_IFORM_CTESTNLE_GPR8i8_IMM8_DFV_APX
  toEnum 1910 = INTRINSIC_XED_IFORM_CTESTNLE_GPRv_GPRv_DFV_APX
  toEnum 1911 = INTRINSIC_XED_IFORM_CTESTNLE_GPRv_IMMz_DFV_APX
  toEnum 1912 = INTRINSIC_XED_IFORM_CTESTNLE_MEMi8_GPR8i8_DFV_APX
  toEnum 1913 = INTRINSIC_XED_IFORM_CTESTNLE_MEMi8_IMM8_DFV_APX
  toEnum 1914 = INTRINSIC_XED_IFORM_CTESTNLE_MEMv_GPRv_DFV_APX
  toEnum 1915 = INTRINSIC_XED_IFORM_CTESTNLE_MEMv_IMMz_DFV_APX
  toEnum 1916 = INTRINSIC_XED_IFORM_CTESTNO_GPR8i8_GPR8i8_DFV_APX
  toEnum 1917 = INTRINSIC_XED_IFORM_CTESTNO_GPR8i8_IMM8_DFV_APX
  toEnum 1918 = INTRINSIC_XED_IFORM_CTESTNO_GPRv_GPRv_DFV_APX
  toEnum 1919 = INTRINSIC_XED_IFORM_CTESTNO_GPRv_IMMz_DFV_APX
  toEnum 1920 = INTRINSIC_XED_IFORM_CTESTNO_MEMi8_GPR8i8_DFV_APX
  toEnum 1921 = INTRINSIC_XED_IFORM_CTESTNO_MEMi8_IMM8_DFV_APX
  toEnum 1922 = INTRINSIC_XED_IFORM_CTESTNO_MEMv_GPRv_DFV_APX
  toEnum 1923 = INTRINSIC_XED_IFORM_CTESTNO_MEMv_IMMz_DFV_APX
  toEnum 1924 = INTRINSIC_XED_IFORM_CTESTNS_GPR8i8_GPR8i8_DFV_APX
  toEnum 1925 = INTRINSIC_XED_IFORM_CTESTNS_GPR8i8_IMM8_DFV_APX
  toEnum 1926 = INTRINSIC_XED_IFORM_CTESTNS_GPRv_GPRv_DFV_APX
  toEnum 1927 = INTRINSIC_XED_IFORM_CTESTNS_GPRv_IMMz_DFV_APX
  toEnum 1928 = INTRINSIC_XED_IFORM_CTESTNS_MEMi8_GPR8i8_DFV_APX
  toEnum 1929 = INTRINSIC_XED_IFORM_CTESTNS_MEMi8_IMM8_DFV_APX
  toEnum 1930 = INTRINSIC_XED_IFORM_CTESTNS_MEMv_GPRv_DFV_APX
  toEnum 1931 = INTRINSIC_XED_IFORM_CTESTNS_MEMv_IMMz_DFV_APX
  toEnum 1932 = INTRINSIC_XED_IFORM_CTESTNZ_GPR8i8_GPR8i8_DFV_APX
  toEnum 1933 = INTRINSIC_XED_IFORM_CTESTNZ_GPR8i8_IMM8_DFV_APX
  toEnum 1934 = INTRINSIC_XED_IFORM_CTESTNZ_GPRv_GPRv_DFV_APX
  toEnum 1935 = INTRINSIC_XED_IFORM_CTESTNZ_GPRv_IMMz_DFV_APX
  toEnum 1936 = INTRINSIC_XED_IFORM_CTESTNZ_MEMi8_GPR8i8_DFV_APX
  toEnum 1937 = INTRINSIC_XED_IFORM_CTESTNZ_MEMi8_IMM8_DFV_APX
  toEnum 1938 = INTRINSIC_XED_IFORM_CTESTNZ_MEMv_GPRv_DFV_APX
  toEnum 1939 = INTRINSIC_XED_IFORM_CTESTNZ_MEMv_IMMz_DFV_APX
  toEnum 1940 = INTRINSIC_XED_IFORM_CTESTO_GPR8i8_GPR8i8_DFV_APX
  toEnum 1941 = INTRINSIC_XED_IFORM_CTESTO_GPR8i8_IMM8_DFV_APX
  toEnum 1942 = INTRINSIC_XED_IFORM_CTESTO_GPRv_GPRv_DFV_APX
  toEnum 1943 = INTRINSIC_XED_IFORM_CTESTO_GPRv_IMMz_DFV_APX
  toEnum 1944 = INTRINSIC_XED_IFORM_CTESTO_MEMi8_GPR8i8_DFV_APX
  toEnum 1945 = INTRINSIC_XED_IFORM_CTESTO_MEMi8_IMM8_DFV_APX
  toEnum 1946 = INTRINSIC_XED_IFORM_CTESTO_MEMv_GPRv_DFV_APX
  toEnum 1947 = INTRINSIC_XED_IFORM_CTESTO_MEMv_IMMz_DFV_APX
  toEnum 1948 = INTRINSIC_XED_IFORM_CTESTS_GPR8i8_GPR8i8_DFV_APX
  toEnum 1949 = INTRINSIC_XED_IFORM_CTESTS_GPR8i8_IMM8_DFV_APX
  toEnum 1950 = INTRINSIC_XED_IFORM_CTESTS_GPRv_GPRv_DFV_APX
  toEnum 1951 = INTRINSIC_XED_IFORM_CTESTS_GPRv_IMMz_DFV_APX
  toEnum 1952 = INTRINSIC_XED_IFORM_CTESTS_MEMi8_GPR8i8_DFV_APX
  toEnum 1953 = INTRINSIC_XED_IFORM_CTESTS_MEMi8_IMM8_DFV_APX
  toEnum 1954 = INTRINSIC_XED_IFORM_CTESTS_MEMv_GPRv_DFV_APX
  toEnum 1955 = INTRINSIC_XED_IFORM_CTESTS_MEMv_IMMz_DFV_APX
  toEnum 1956 = INTRINSIC_XED_IFORM_CTESTT_GPR8i8_GPR8i8_DFV_APX
  toEnum 1957 = INTRINSIC_XED_IFORM_CTESTT_GPR8i8_IMM8_DFV_APX
  toEnum 1958 = INTRINSIC_XED_IFORM_CTESTT_GPRv_GPRv_DFV_APX
  toEnum 1959 = INTRINSIC_XED_IFORM_CTESTT_GPRv_IMMz_DFV_APX
  toEnum 1960 = INTRINSIC_XED_IFORM_CTESTT_MEMi8_GPR8i8_DFV_APX
  toEnum 1961 = INTRINSIC_XED_IFORM_CTESTT_MEMi8_IMM8_DFV_APX
  toEnum 1962 = INTRINSIC_XED_IFORM_CTESTT_MEMv_GPRv_DFV_APX
  toEnum 1963 = INTRINSIC_XED_IFORM_CTESTT_MEMv_IMMz_DFV_APX
  toEnum 1964 = INTRINSIC_XED_IFORM_CTESTZ_GPR8i8_GPR8i8_DFV_APX
  toEnum 1965 = INTRINSIC_XED_IFORM_CTESTZ_GPR8i8_IMM8_DFV_APX
  toEnum 1966 = INTRINSIC_XED_IFORM_CTESTZ_GPRv_GPRv_DFV_APX
  toEnum 1967 = INTRINSIC_XED_IFORM_CTESTZ_GPRv_IMMz_DFV_APX
  toEnum 1968 = INTRINSIC_XED_IFORM_CTESTZ_MEMi8_GPR8i8_DFV_APX
  toEnum 1969 = INTRINSIC_XED_IFORM_CTESTZ_MEMi8_IMM8_DFV_APX
  toEnum 1970 = INTRINSIC_XED_IFORM_CTESTZ_MEMv_GPRv_DFV_APX
  toEnum 1971 = INTRINSIC_XED_IFORM_CTESTZ_MEMv_IMMz_DFV_APX
  toEnum 1972 = INTRINSIC_XED_IFORM_CVTDQ2PD_XMMpd_MEMq
  toEnum 1973 = INTRINSIC_XED_IFORM_CVTDQ2PD_XMMpd_XMMq
  toEnum 1974 = INTRINSIC_XED_IFORM_CVTDQ2PS_XMMps_MEMdq
  toEnum 1975 = INTRINSIC_XED_IFORM_CVTDQ2PS_XMMps_XMMdq
  toEnum 1976 = INTRINSIC_XED_IFORM_CVTPD2DQ_XMMdq_MEMpd
  toEnum 1977 = INTRINSIC_XED_IFORM_CVTPD2DQ_XMMdq_XMMpd
  toEnum 1978 = INTRINSIC_XED_IFORM_CVTPD2PI_MMXq_MEMpd
  toEnum 1979 = INTRINSIC_XED_IFORM_CVTPD2PI_MMXq_XMMpd
  toEnum 1980 = INTRINSIC_XED_IFORM_CVTPD2PS_XMMps_MEMpd
  toEnum 1981 = INTRINSIC_XED_IFORM_CVTPD2PS_XMMps_XMMpd
  toEnum 1982 = INTRINSIC_XED_IFORM_CVTPI2PD_XMMpd_MEMq
  toEnum 1983 = INTRINSIC_XED_IFORM_CVTPI2PD_XMMpd_MMXq
  toEnum 1984 = INTRINSIC_XED_IFORM_CVTPI2PS_XMMq_MEMq
  toEnum 1985 = INTRINSIC_XED_IFORM_CVTPI2PS_XMMq_MMXq
  toEnum 1986 = INTRINSIC_XED_IFORM_CVTPS2DQ_XMMdq_MEMps
  toEnum 1987 = INTRINSIC_XED_IFORM_CVTPS2DQ_XMMdq_XMMps
  toEnum 1988 = INTRINSIC_XED_IFORM_CVTPS2PD_XMMpd_MEMq
  toEnum 1989 = INTRINSIC_XED_IFORM_CVTPS2PD_XMMpd_XMMq
  toEnum 1990 = INTRINSIC_XED_IFORM_CVTPS2PI_MMXq_MEMq
  toEnum 1991 = INTRINSIC_XED_IFORM_CVTPS2PI_MMXq_XMMq
  toEnum 1992 = INTRINSIC_XED_IFORM_CVTSD2SI_GPR32d_MEMsd
  toEnum 1993 = INTRINSIC_XED_IFORM_CVTSD2SI_GPR32d_XMMsd
  toEnum 1994 = INTRINSIC_XED_IFORM_CVTSD2SI_GPR64q_MEMsd
  toEnum 1995 = INTRINSIC_XED_IFORM_CVTSD2SI_GPR64q_XMMsd
  toEnum 1996 = INTRINSIC_XED_IFORM_CVTSD2SS_XMMss_MEMsd
  toEnum 1997 = INTRINSIC_XED_IFORM_CVTSD2SS_XMMss_XMMsd
  toEnum 1998 = INTRINSIC_XED_IFORM_CVTSI2SD_XMMsd_GPR32d
  toEnum 1999 = INTRINSIC_XED_IFORM_CVTSI2SD_XMMsd_GPR64q
  toEnum 2000 = INTRINSIC_XED_IFORM_CVTSI2SD_XMMsd_MEMd
  toEnum 2001 = INTRINSIC_XED_IFORM_CVTSI2SD_XMMsd_MEMq
  toEnum 2002 = INTRINSIC_XED_IFORM_CVTSI2SS_XMMss_GPR32d
  toEnum 2003 = INTRINSIC_XED_IFORM_CVTSI2SS_XMMss_GPR64q
  toEnum 2004 = INTRINSIC_XED_IFORM_CVTSI2SS_XMMss_MEMd
  toEnum 2005 = INTRINSIC_XED_IFORM_CVTSI2SS_XMMss_MEMq
  toEnum 2006 = INTRINSIC_XED_IFORM_CVTSS2SD_XMMsd_MEMss
  toEnum 2007 = INTRINSIC_XED_IFORM_CVTSS2SD_XMMsd_XMMss
  toEnum 2008 = INTRINSIC_XED_IFORM_CVTSS2SI_GPR32d_MEMss
  toEnum 2009 = INTRINSIC_XED_IFORM_CVTSS2SI_GPR32d_XMMss
  toEnum 2010 = INTRINSIC_XED_IFORM_CVTSS2SI_GPR64q_MEMss
  toEnum 2011 = INTRINSIC_XED_IFORM_CVTSS2SI_GPR64q_XMMss
  toEnum 2012 = INTRINSIC_XED_IFORM_CVTTPD2DQ_XMMdq_MEMpd
  toEnum 2013 = INTRINSIC_XED_IFORM_CVTTPD2DQ_XMMdq_XMMpd
  toEnum 2014 = INTRINSIC_XED_IFORM_CVTTPD2PI_MMXq_MEMpd
  toEnum 2015 = INTRINSIC_XED_IFORM_CVTTPD2PI_MMXq_XMMpd
  toEnum 2016 = INTRINSIC_XED_IFORM_CVTTPS2DQ_XMMdq_MEMps
  toEnum 2017 = INTRINSIC_XED_IFORM_CVTTPS2DQ_XMMdq_XMMps
  toEnum 2018 = INTRINSIC_XED_IFORM_CVTTPS2PI_MMXq_MEMq
  toEnum 2019 = INTRINSIC_XED_IFORM_CVTTPS2PI_MMXq_XMMq
  toEnum 2020 = INTRINSIC_XED_IFORM_CVTTSD2SI_GPR32d_MEMsd
  toEnum 2021 = INTRINSIC_XED_IFORM_CVTTSD2SI_GPR32d_XMMsd
  toEnum 2022 = INTRINSIC_XED_IFORM_CVTTSD2SI_GPR64q_MEMsd
  toEnum 2023 = INTRINSIC_XED_IFORM_CVTTSD2SI_GPR64q_XMMsd
  toEnum 2024 = INTRINSIC_XED_IFORM_CVTTSS2SI_GPR32d_MEMss
  toEnum 2025 = INTRINSIC_XED_IFORM_CVTTSS2SI_GPR32d_XMMss
  toEnum 2026 = INTRINSIC_XED_IFORM_CVTTSS2SI_GPR64q_MEMss
  toEnum 2027 = INTRINSIC_XED_IFORM_CVTTSS2SI_GPR64q_XMMss
  toEnum 2028 = INTRINSIC_XED_IFORM_CWD
  toEnum 2029 = INTRINSIC_XED_IFORM_CWDE
  toEnum 2030 = INTRINSIC_XED_IFORM_DAA
  toEnum 2031 = INTRINSIC_XED_IFORM_DAS
  toEnum 2032 = INTRINSIC_XED_IFORM_DEC_GPR8
  toEnum 2033 = INTRINSIC_XED_IFORM_DEC_GPR8i8_APX
  toEnum 2034 = INTRINSIC_XED_IFORM_DEC_GPR8i8_GPR8i8_APX
  toEnum 2035 = INTRINSIC_XED_IFORM_DEC_GPR8i8_MEMi8_APX
  toEnum 2036 = INTRINSIC_XED_IFORM_DEC_GPRv_48
  toEnum 2037 = INTRINSIC_XED_IFORM_DEC_GPRv_APX
  toEnum 2038 = INTRINSIC_XED_IFORM_DEC_GPRv_FFr1
  toEnum 2039 = INTRINSIC_XED_IFORM_DEC_GPRv_GPRv_APX
  toEnum 2040 = INTRINSIC_XED_IFORM_DEC_GPRv_MEMv_APX
  toEnum 2041 = INTRINSIC_XED_IFORM_DEC_MEMb
  toEnum 2042 = INTRINSIC_XED_IFORM_DEC_MEMi8_APX
  toEnum 2043 = INTRINSIC_XED_IFORM_DEC_MEMv
  toEnum 2044 = INTRINSIC_XED_IFORM_DEC_MEMv_APX
  toEnum 2045 = INTRINSIC_XED_IFORM_DEC_LOCK_MEMb
  toEnum 2046 = INTRINSIC_XED_IFORM_DEC_LOCK_MEMv
  toEnum 2047 = INTRINSIC_XED_IFORM_DIV_GPR8
  toEnum 2048 = INTRINSIC_XED_IFORM_DIV_GPR8i8_APX
  toEnum 2049 = INTRINSIC_XED_IFORM_DIV_GPRv
  toEnum 2050 = INTRINSIC_XED_IFORM_DIV_GPRv_APX
  toEnum 2051 = INTRINSIC_XED_IFORM_DIV_MEMb
  toEnum 2052 = INTRINSIC_XED_IFORM_DIV_MEMi8_APX
  toEnum 2053 = INTRINSIC_XED_IFORM_DIV_MEMv
  toEnum 2054 = INTRINSIC_XED_IFORM_DIV_MEMv_APX
  toEnum 2055 = INTRINSIC_XED_IFORM_DIVPD_XMMpd_MEMpd
  toEnum 2056 = INTRINSIC_XED_IFORM_DIVPD_XMMpd_XMMpd
  toEnum 2057 = INTRINSIC_XED_IFORM_DIVPS_XMMps_MEMps
  toEnum 2058 = INTRINSIC_XED_IFORM_DIVPS_XMMps_XMMps
  toEnum 2059 = INTRINSIC_XED_IFORM_DIVSD_XMMsd_MEMsd
  toEnum 2060 = INTRINSIC_XED_IFORM_DIVSD_XMMsd_XMMsd
  toEnum 2061 = INTRINSIC_XED_IFORM_DIVSS_XMMss_MEMss
  toEnum 2062 = INTRINSIC_XED_IFORM_DIVSS_XMMss_XMMss
  toEnum 2063 = INTRINSIC_XED_IFORM_DPPD_XMMdq_MEMdq_IMMb
  toEnum 2064 = INTRINSIC_XED_IFORM_DPPD_XMMdq_XMMdq_IMMb
  toEnum 2065 = INTRINSIC_XED_IFORM_DPPS_XMMdq_MEMdq_IMMb
  toEnum 2066 = INTRINSIC_XED_IFORM_DPPS_XMMdq_XMMdq_IMMb
  toEnum 2067 = INTRINSIC_XED_IFORM_EMMS
  toEnum 2068 = INTRINSIC_XED_IFORM_ENCLS
  toEnum 2069 = INTRINSIC_XED_IFORM_ENCLU
  toEnum 2070 = INTRINSIC_XED_IFORM_ENCLV
  toEnum 2071 = INTRINSIC_XED_IFORM_ENCODEKEY128_GPR32u8_GPR32u8
  toEnum 2072 = INTRINSIC_XED_IFORM_ENCODEKEY256_GPR32u8_GPR32u8
  toEnum 2073 = INTRINSIC_XED_IFORM_ENDBR32
  toEnum 2074 = INTRINSIC_XED_IFORM_ENDBR64
  toEnum 2075 = INTRINSIC_XED_IFORM_ENQCMD_GPRa_MEMu32
  toEnum 2076 = INTRINSIC_XED_IFORM_ENQCMD_GPRav_MEMu32_APX
  toEnum 2077 = INTRINSIC_XED_IFORM_ENQCMDS_GPRa_MEMu32
  toEnum 2078 = INTRINSIC_XED_IFORM_ENQCMDS_GPRav_MEMu32_APX
  toEnum 2079 = INTRINSIC_XED_IFORM_ENTER_IMMw_IMMb
  toEnum 2080 = INTRINSIC_XED_IFORM_ERETS
  toEnum 2081 = INTRINSIC_XED_IFORM_ERETU
  toEnum 2082 = INTRINSIC_XED_IFORM_EXTRACTPS_GPR32d_XMMdq_IMMb
  toEnum 2083 = INTRINSIC_XED_IFORM_EXTRACTPS_MEMd_XMMps_IMMb
  toEnum 2084 = INTRINSIC_XED_IFORM_EXTRQ_XMMq_IMMb_IMMb
  toEnum 2085 = INTRINSIC_XED_IFORM_EXTRQ_XMMq_XMMdq
  toEnum 2086 = INTRINSIC_XED_IFORM_F2XM1
  toEnum 2087 = INTRINSIC_XED_IFORM_FABS
  toEnum 2088 = INTRINSIC_XED_IFORM_FADD_MEMm64real
  toEnum 2089 = INTRINSIC_XED_IFORM_FADD_MEMmem32real
  toEnum 2090 = INTRINSIC_XED_IFORM_FADD_ST0_X87
  toEnum 2091 = INTRINSIC_XED_IFORM_FADD_X87_ST0
  toEnum 2092 = INTRINSIC_XED_IFORM_FADDP_X87_ST0
  toEnum 2093 = INTRINSIC_XED_IFORM_FBLD_ST0_MEMmem80dec
  toEnum 2094 = INTRINSIC_XED_IFORM_FBSTP_MEMmem80dec_ST0
  toEnum 2095 = INTRINSIC_XED_IFORM_FCHS
  toEnum 2096 = INTRINSIC_XED_IFORM_FCMOVB_ST0_X87
  toEnum 2097 = INTRINSIC_XED_IFORM_FCMOVBE_ST0_X87
  toEnum 2098 = INTRINSIC_XED_IFORM_FCMOVE_ST0_X87
  toEnum 2099 = INTRINSIC_XED_IFORM_FCMOVNB_ST0_X87
  toEnum 2100 = INTRINSIC_XED_IFORM_FCMOVNBE_ST0_X87
  toEnum 2101 = INTRINSIC_XED_IFORM_FCMOVNE_ST0_X87
  toEnum 2102 = INTRINSIC_XED_IFORM_FCMOVNU_ST0_X87
  toEnum 2103 = INTRINSIC_XED_IFORM_FCMOVU_ST0_X87
  toEnum 2104 = INTRINSIC_XED_IFORM_FCOM_ST0_MEMm64real
  toEnum 2105 = INTRINSIC_XED_IFORM_FCOM_ST0_MEMmem32real
  toEnum 2106 = INTRINSIC_XED_IFORM_FCOM_ST0_X87
  toEnum 2107 = INTRINSIC_XED_IFORM_FCOM_ST0_X87_DCD0
  toEnum 2108 = INTRINSIC_XED_IFORM_FCOMI_ST0_X87
  toEnum 2109 = INTRINSIC_XED_IFORM_FCOMIP_ST0_X87
  toEnum 2110 = INTRINSIC_XED_IFORM_FCOMP_ST0_MEMm64real
  toEnum 2111 = INTRINSIC_XED_IFORM_FCOMP_ST0_MEMmem32real
  toEnum 2112 = INTRINSIC_XED_IFORM_FCOMP_ST0_X87
  toEnum 2113 = INTRINSIC_XED_IFORM_FCOMP_ST0_X87_DCD1
  toEnum 2114 = INTRINSIC_XED_IFORM_FCOMP_ST0_X87_DED0
  toEnum 2115 = INTRINSIC_XED_IFORM_FCOMPP
  toEnum 2116 = INTRINSIC_XED_IFORM_FCOS
  toEnum 2117 = INTRINSIC_XED_IFORM_FDECSTP
  toEnum 2118 = INTRINSIC_XED_IFORM_FDISI8087_NOP
  toEnum 2119 = INTRINSIC_XED_IFORM_FDIV_ST0_MEMm64real
  toEnum 2120 = INTRINSIC_XED_IFORM_FDIV_ST0_MEMmem32real
  toEnum 2121 = INTRINSIC_XED_IFORM_FDIV_ST0_X87
  toEnum 2122 = INTRINSIC_XED_IFORM_FDIV_X87_ST0
  toEnum 2123 = INTRINSIC_XED_IFORM_FDIVP_X87_ST0
  toEnum 2124 = INTRINSIC_XED_IFORM_FDIVR_ST0_MEMm64real
  toEnum 2125 = INTRINSIC_XED_IFORM_FDIVR_ST0_MEMmem32real
  toEnum 2126 = INTRINSIC_XED_IFORM_FDIVR_ST0_X87
  toEnum 2127 = INTRINSIC_XED_IFORM_FDIVR_X87_ST0
  toEnum 2128 = INTRINSIC_XED_IFORM_FDIVRP_X87_ST0
  toEnum 2129 = INTRINSIC_XED_IFORM_FEMMS
  toEnum 2130 = INTRINSIC_XED_IFORM_FENI8087_NOP
  toEnum 2131 = INTRINSIC_XED_IFORM_FFREE_X87
  toEnum 2132 = INTRINSIC_XED_IFORM_FFREEP_X87
  toEnum 2133 = INTRINSIC_XED_IFORM_FIADD_ST0_MEMmem16int
  toEnum 2134 = INTRINSIC_XED_IFORM_FIADD_ST0_MEMmem32int
  toEnum 2135 = INTRINSIC_XED_IFORM_FICOM_ST0_MEMmem16int
  toEnum 2136 = INTRINSIC_XED_IFORM_FICOM_ST0_MEMmem32int
  toEnum 2137 = INTRINSIC_XED_IFORM_FICOMP_ST0_MEMmem16int
  toEnum 2138 = INTRINSIC_XED_IFORM_FICOMP_ST0_MEMmem32int
  toEnum 2139 = INTRINSIC_XED_IFORM_FIDIV_ST0_MEMmem16int
  toEnum 2140 = INTRINSIC_XED_IFORM_FIDIV_ST0_MEMmem32int
  toEnum 2141 = INTRINSIC_XED_IFORM_FIDIVR_ST0_MEMmem16int
  toEnum 2142 = INTRINSIC_XED_IFORM_FIDIVR_ST0_MEMmem32int
  toEnum 2143 = INTRINSIC_XED_IFORM_FILD_ST0_MEMm64int
  toEnum 2144 = INTRINSIC_XED_IFORM_FILD_ST0_MEMmem16int
  toEnum 2145 = INTRINSIC_XED_IFORM_FILD_ST0_MEMmem32int
  toEnum 2146 = INTRINSIC_XED_IFORM_FIMUL_ST0_MEMmem16int
  toEnum 2147 = INTRINSIC_XED_IFORM_FIMUL_ST0_MEMmem32int
  toEnum 2148 = INTRINSIC_XED_IFORM_FINCSTP
  toEnum 2149 = INTRINSIC_XED_IFORM_FIST_MEMmem16int_ST0
  toEnum 2150 = INTRINSIC_XED_IFORM_FIST_MEMmem32int_ST0
  toEnum 2151 = INTRINSIC_XED_IFORM_FISTP_MEMm64int_ST0
  toEnum 2152 = INTRINSIC_XED_IFORM_FISTP_MEMmem16int_ST0
  toEnum 2153 = INTRINSIC_XED_IFORM_FISTP_MEMmem32int_ST0
  toEnum 2154 = INTRINSIC_XED_IFORM_FISTTP_MEMm64int_ST0
  toEnum 2155 = INTRINSIC_XED_IFORM_FISTTP_MEMmem16int_ST0
  toEnum 2156 = INTRINSIC_XED_IFORM_FISTTP_MEMmem32int_ST0
  toEnum 2157 = INTRINSIC_XED_IFORM_FISUB_ST0_MEMmem16int
  toEnum 2158 = INTRINSIC_XED_IFORM_FISUB_ST0_MEMmem32int
  toEnum 2159 = INTRINSIC_XED_IFORM_FISUBR_ST0_MEMmem16int
  toEnum 2160 = INTRINSIC_XED_IFORM_FISUBR_ST0_MEMmem32int
  toEnum 2161 = INTRINSIC_XED_IFORM_FLD_ST0_MEMm64real
  toEnum 2162 = INTRINSIC_XED_IFORM_FLD_ST0_MEMmem32real
  toEnum 2163 = INTRINSIC_XED_IFORM_FLD_ST0_MEMmem80real
  toEnum 2164 = INTRINSIC_XED_IFORM_FLD_ST0_X87
  toEnum 2165 = INTRINSIC_XED_IFORM_FLD1
  toEnum 2166 = INTRINSIC_XED_IFORM_FLDCW_MEMmem16
  toEnum 2167 = INTRINSIC_XED_IFORM_FLDENV_MEMmem14
  toEnum 2168 = INTRINSIC_XED_IFORM_FLDENV_MEMmem28
  toEnum 2169 = INTRINSIC_XED_IFORM_FLDL2E
  toEnum 2170 = INTRINSIC_XED_IFORM_FLDL2T
  toEnum 2171 = INTRINSIC_XED_IFORM_FLDLG2
  toEnum 2172 = INTRINSIC_XED_IFORM_FLDLN2
  toEnum 2173 = INTRINSIC_XED_IFORM_FLDPI
  toEnum 2174 = INTRINSIC_XED_IFORM_FLDZ
  toEnum 2175 = INTRINSIC_XED_IFORM_FMUL_ST0_MEMm64real
  toEnum 2176 = INTRINSIC_XED_IFORM_FMUL_ST0_MEMmem32real
  toEnum 2177 = INTRINSIC_XED_IFORM_FMUL_ST0_X87
  toEnum 2178 = INTRINSIC_XED_IFORM_FMUL_X87_ST0
  toEnum 2179 = INTRINSIC_XED_IFORM_FMULP_X87_ST0
  toEnum 2180 = INTRINSIC_XED_IFORM_FNCLEX
  toEnum 2181 = INTRINSIC_XED_IFORM_FNINIT
  toEnum 2182 = INTRINSIC_XED_IFORM_FNOP
  toEnum 2183 = INTRINSIC_XED_IFORM_FNSAVE_MEMmem108
  toEnum 2184 = INTRINSIC_XED_IFORM_FNSAVE_MEMmem94
  toEnum 2185 = INTRINSIC_XED_IFORM_FNSTCW_MEMmem16
  toEnum 2186 = INTRINSIC_XED_IFORM_FNSTENV_MEMmem14
  toEnum 2187 = INTRINSIC_XED_IFORM_FNSTENV_MEMmem28
  toEnum 2188 = INTRINSIC_XED_IFORM_FNSTSW_AX
  toEnum 2189 = INTRINSIC_XED_IFORM_FNSTSW_MEMmem16
  toEnum 2190 = INTRINSIC_XED_IFORM_FPATAN
  toEnum 2191 = INTRINSIC_XED_IFORM_FPREM
  toEnum 2192 = INTRINSIC_XED_IFORM_FPREM1
  toEnum 2193 = INTRINSIC_XED_IFORM_FPTAN
  toEnum 2194 = INTRINSIC_XED_IFORM_FRNDINT
  toEnum 2195 = INTRINSIC_XED_IFORM_FRSTOR_MEMmem108
  toEnum 2196 = INTRINSIC_XED_IFORM_FRSTOR_MEMmem94
  toEnum 2197 = INTRINSIC_XED_IFORM_FSCALE
  toEnum 2198 = INTRINSIC_XED_IFORM_FSETPM287_NOP
  toEnum 2199 = INTRINSIC_XED_IFORM_FSIN
  toEnum 2200 = INTRINSIC_XED_IFORM_FSINCOS
  toEnum 2201 = INTRINSIC_XED_IFORM_FSQRT
  toEnum 2202 = INTRINSIC_XED_IFORM_FST_MEMm64real_ST0
  toEnum 2203 = INTRINSIC_XED_IFORM_FST_MEMmem32real_ST0
  toEnum 2204 = INTRINSIC_XED_IFORM_FST_X87_ST0
  toEnum 2205 = INTRINSIC_XED_IFORM_FSTP_MEMm64real_ST0
  toEnum 2206 = INTRINSIC_XED_IFORM_FSTP_MEMmem32real_ST0
  toEnum 2207 = INTRINSIC_XED_IFORM_FSTP_MEMmem80real_ST0
  toEnum 2208 = INTRINSIC_XED_IFORM_FSTP_X87_ST0
  toEnum 2209 = INTRINSIC_XED_IFORM_FSTP_X87_ST0_DFD0
  toEnum 2210 = INTRINSIC_XED_IFORM_FSTP_X87_ST0_DFD1
  toEnum 2211 = INTRINSIC_XED_IFORM_FSTPNCE_X87_ST0
  toEnum 2212 = INTRINSIC_XED_IFORM_FSUB_ST0_MEMm64real
  toEnum 2213 = INTRINSIC_XED_IFORM_FSUB_ST0_MEMmem32real
  toEnum 2214 = INTRINSIC_XED_IFORM_FSUB_ST0_X87
  toEnum 2215 = INTRINSIC_XED_IFORM_FSUB_X87_ST0
  toEnum 2216 = INTRINSIC_XED_IFORM_FSUBP_X87_ST0
  toEnum 2217 = INTRINSIC_XED_IFORM_FSUBR_ST0_MEMm64real
  toEnum 2218 = INTRINSIC_XED_IFORM_FSUBR_ST0_MEMmem32real
  toEnum 2219 = INTRINSIC_XED_IFORM_FSUBR_ST0_X87
  toEnum 2220 = INTRINSIC_XED_IFORM_FSUBR_X87_ST0
  toEnum 2221 = INTRINSIC_XED_IFORM_FSUBRP_X87_ST0
  toEnum 2222 = INTRINSIC_XED_IFORM_FTST
  toEnum 2223 = INTRINSIC_XED_IFORM_FUCOM_ST0_X87
  toEnum 2224 = INTRINSIC_XED_IFORM_FUCOMI_ST0_X87
  toEnum 2225 = INTRINSIC_XED_IFORM_FUCOMIP_ST0_X87
  toEnum 2226 = INTRINSIC_XED_IFORM_FUCOMP_ST0_X87
  toEnum 2227 = INTRINSIC_XED_IFORM_FUCOMPP
  toEnum 2228 = INTRINSIC_XED_IFORM_FWAIT
  toEnum 2229 = INTRINSIC_XED_IFORM_FXAM
  toEnum 2230 = INTRINSIC_XED_IFORM_FXCH_ST0_X87
  toEnum 2231 = INTRINSIC_XED_IFORM_FXCH_ST0_X87_DDC1
  toEnum 2232 = INTRINSIC_XED_IFORM_FXCH_ST0_X87_DFC1
  toEnum 2233 = INTRINSIC_XED_IFORM_FXRSTOR_MEMmfpxenv
  toEnum 2234 = INTRINSIC_XED_IFORM_FXRSTOR64_MEMmfpxenv
  toEnum 2235 = INTRINSIC_XED_IFORM_FXSAVE_MEMmfpxenv
  toEnum 2236 = INTRINSIC_XED_IFORM_FXSAVE64_MEMmfpxenv
  toEnum 2237 = INTRINSIC_XED_IFORM_FXTRACT
  toEnum 2238 = INTRINSIC_XED_IFORM_FYL2X
  toEnum 2239 = INTRINSIC_XED_IFORM_FYL2XP1
  toEnum 2240 = INTRINSIC_XED_IFORM_GETSEC
  toEnum 2241 = INTRINSIC_XED_IFORM_GF2P8AFFINEINVQB_XMMu8_MEMu64_IMM8
  toEnum 2242 = INTRINSIC_XED_IFORM_GF2P8AFFINEINVQB_XMMu8_XMMu64_IMM8
  toEnum 2243 = INTRINSIC_XED_IFORM_GF2P8AFFINEQB_XMMu8_MEMu64_IMM8
  toEnum 2244 = INTRINSIC_XED_IFORM_GF2P8AFFINEQB_XMMu8_XMMu64_IMM8
  toEnum 2245 = INTRINSIC_XED_IFORM_GF2P8MULB_XMMu8_MEMu8
  toEnum 2246 = INTRINSIC_XED_IFORM_GF2P8MULB_XMMu8_XMMu8
  toEnum 2247 = INTRINSIC_XED_IFORM_HADDPD_XMMpd_MEMpd
  toEnum 2248 = INTRINSIC_XED_IFORM_HADDPD_XMMpd_XMMpd
  toEnum 2249 = INTRINSIC_XED_IFORM_HADDPS_XMMps_MEMps
  toEnum 2250 = INTRINSIC_XED_IFORM_HADDPS_XMMps_XMMps
  toEnum 2251 = INTRINSIC_XED_IFORM_HLT
  toEnum 2252 = INTRINSIC_XED_IFORM_HRESET_IMM8
  toEnum 2253 = INTRINSIC_XED_IFORM_HSUBPD_XMMpd_MEMpd
  toEnum 2254 = INTRINSIC_XED_IFORM_HSUBPD_XMMpd_XMMpd
  toEnum 2255 = INTRINSIC_XED_IFORM_HSUBPS_XMMps_MEMps
  toEnum 2256 = INTRINSIC_XED_IFORM_HSUBPS_XMMps_XMMps
  toEnum 2257 = INTRINSIC_XED_IFORM_IDIV_GPR8
  toEnum 2258 = INTRINSIC_XED_IFORM_IDIV_GPR8i8_APX
  toEnum 2259 = INTRINSIC_XED_IFORM_IDIV_GPRv
  toEnum 2260 = INTRINSIC_XED_IFORM_IDIV_GPRv_APX
  toEnum 2261 = INTRINSIC_XED_IFORM_IDIV_MEMb
  toEnum 2262 = INTRINSIC_XED_IFORM_IDIV_MEMi8_APX
  toEnum 2263 = INTRINSIC_XED_IFORM_IDIV_MEMv
  toEnum 2264 = INTRINSIC_XED_IFORM_IDIV_MEMv_APX
  toEnum 2265 = INTRINSIC_XED_IFORM_IMUL_GPR8
  toEnum 2266 = INTRINSIC_XED_IFORM_IMUL_GPR8i8_APX
  toEnum 2267 = INTRINSIC_XED_IFORM_IMUL_GPRv
  toEnum 2268 = INTRINSIC_XED_IFORM_IMUL_GPRv_APX
  toEnum 2269 = INTRINSIC_XED_IFORM_IMUL_GPRv_GPRv
  toEnum 2270 = INTRINSIC_XED_IFORM_IMUL_GPRv_GPRv_APX
  toEnum 2271 = INTRINSIC_XED_IFORM_IMUL_GPRv_GPRv_GPRv_APX
  toEnum 2272 = INTRINSIC_XED_IFORM_IMUL_GPRv_GPRv_IMM8_APX
  toEnum 2273 = INTRINSIC_XED_IFORM_IMUL_GPRv_GPRv_IMMb
  toEnum 2274 = INTRINSIC_XED_IFORM_IMUL_GPRv_GPRv_IMMz
  toEnum 2275 = INTRINSIC_XED_IFORM_IMUL_GPRv_GPRv_IMMz_APX
  toEnum 2276 = INTRINSIC_XED_IFORM_IMUL_GPRv_GPRv_MEMv_APX
  toEnum 2277 = INTRINSIC_XED_IFORM_IMUL_GPRv_MEMv
  toEnum 2278 = INTRINSIC_XED_IFORM_IMUL_GPRv_MEMv_APX
  toEnum 2279 = INTRINSIC_XED_IFORM_IMUL_GPRv_MEMv_IMM8_APX
  toEnum 2280 = INTRINSIC_XED_IFORM_IMUL_GPRv_MEMv_IMMb
  toEnum 2281 = INTRINSIC_XED_IFORM_IMUL_GPRv_MEMv_IMMz
  toEnum 2282 = INTRINSIC_XED_IFORM_IMUL_GPRv_MEMv_IMMz_APX
  toEnum 2283 = INTRINSIC_XED_IFORM_IMUL_MEMb
  toEnum 2284 = INTRINSIC_XED_IFORM_IMUL_MEMi8_APX
  toEnum 2285 = INTRINSIC_XED_IFORM_IMUL_MEMv
  toEnum 2286 = INTRINSIC_XED_IFORM_IMUL_MEMv_APX
  toEnum 2287 = INTRINSIC_XED_IFORM_IN_AL_DX
  toEnum 2288 = INTRINSIC_XED_IFORM_IN_AL_IMMb
  toEnum 2289 = INTRINSIC_XED_IFORM_IN_OeAX_DX
  toEnum 2290 = INTRINSIC_XED_IFORM_IN_OeAX_IMMb
  toEnum 2291 = INTRINSIC_XED_IFORM_INC_GPR8
  toEnum 2292 = INTRINSIC_XED_IFORM_INC_GPR8i8_APX
  toEnum 2293 = INTRINSIC_XED_IFORM_INC_GPR8i8_GPR8i8_APX
  toEnum 2294 = INTRINSIC_XED_IFORM_INC_GPR8i8_MEMi8_APX
  toEnum 2295 = INTRINSIC_XED_IFORM_INC_GPRv_40
  toEnum 2296 = INTRINSIC_XED_IFORM_INC_GPRv_APX
  toEnum 2297 = INTRINSIC_XED_IFORM_INC_GPRv_FFr0
  toEnum 2298 = INTRINSIC_XED_IFORM_INC_GPRv_GPRv_APX
  toEnum 2299 = INTRINSIC_XED_IFORM_INC_GPRv_MEMv_APX
  toEnum 2300 = INTRINSIC_XED_IFORM_INC_MEMb
  toEnum 2301 = INTRINSIC_XED_IFORM_INC_MEMi8_APX
  toEnum 2302 = INTRINSIC_XED_IFORM_INC_MEMv
  toEnum 2303 = INTRINSIC_XED_IFORM_INC_MEMv_APX
  toEnum 2304 = INTRINSIC_XED_IFORM_INCSSPD_GPR32u8
  toEnum 2305 = INTRINSIC_XED_IFORM_INCSSPQ_GPR64u8
  toEnum 2306 = INTRINSIC_XED_IFORM_INC_LOCK_MEMb
  toEnum 2307 = INTRINSIC_XED_IFORM_INC_LOCK_MEMv
  toEnum 2308 = INTRINSIC_XED_IFORM_INSB
  toEnum 2309 = INTRINSIC_XED_IFORM_INSD
  toEnum 2310 = INTRINSIC_XED_IFORM_INSERTPS_XMMps_MEMd_IMMb
  toEnum 2311 = INTRINSIC_XED_IFORM_INSERTPS_XMMps_XMMps_IMMb
  toEnum 2312 = INTRINSIC_XED_IFORM_INSERTQ_XMMq_XMMdq
  toEnum 2313 = INTRINSIC_XED_IFORM_INSERTQ_XMMq_XMMq_IMMb_IMMb
  toEnum 2314 = INTRINSIC_XED_IFORM_INSW
  toEnum 2315 = INTRINSIC_XED_IFORM_INT_IMMb
  toEnum 2316 = INTRINSIC_XED_IFORM_INT1
  toEnum 2317 = INTRINSIC_XED_IFORM_INT3
  toEnum 2318 = INTRINSIC_XED_IFORM_INTO
  toEnum 2319 = INTRINSIC_XED_IFORM_INVD
  toEnum 2320 = INTRINSIC_XED_IFORM_INVEPT_GPR32_MEMdq
  toEnum 2321 = INTRINSIC_XED_IFORM_INVEPT_GPR64_MEMdq
  toEnum 2322 = INTRINSIC_XED_IFORM_INVEPT_GPR64i64_MEMi128_APX
  toEnum 2323 = INTRINSIC_XED_IFORM_INVLPG_MEMb
  toEnum 2324 = INTRINSIC_XED_IFORM_INVLPGA_ArAX_ECX
  toEnum 2325 = INTRINSIC_XED_IFORM_INVLPGB_EAX_EDX_ECX
  toEnum 2326 = INTRINSIC_XED_IFORM_INVLPGB_RAX_EDX_ECX
  toEnum 2327 = INTRINSIC_XED_IFORM_INVPCID_GPR32_MEMdq
  toEnum 2328 = INTRINSIC_XED_IFORM_INVPCID_GPR64_MEMdq
  toEnum 2329 = INTRINSIC_XED_IFORM_INVPCID_GPR64i64_MEMi128_APX
  toEnum 2330 = INTRINSIC_XED_IFORM_INVVPID_GPR32_MEMdq
  toEnum 2331 = INTRINSIC_XED_IFORM_INVVPID_GPR64_MEMdq
  toEnum 2332 = INTRINSIC_XED_IFORM_INVVPID_GPR64i64_MEMi128_APX
  toEnum 2333 = INTRINSIC_XED_IFORM_IRET
  toEnum 2334 = INTRINSIC_XED_IFORM_IRETD
  toEnum 2335 = INTRINSIC_XED_IFORM_IRETQ
  toEnum 2336 = INTRINSIC_XED_IFORM_JB_RELBRb
  toEnum 2337 = INTRINSIC_XED_IFORM_JB_RELBRd
  toEnum 2338 = INTRINSIC_XED_IFORM_JB_RELBRz
  toEnum 2339 = INTRINSIC_XED_IFORM_JBE_RELBRb
  toEnum 2340 = INTRINSIC_XED_IFORM_JBE_RELBRd
  toEnum 2341 = INTRINSIC_XED_IFORM_JBE_RELBRz
  toEnum 2342 = INTRINSIC_XED_IFORM_JCXZ_RELBRb
  toEnum 2343 = INTRINSIC_XED_IFORM_JECXZ_RELBRb
  toEnum 2344 = INTRINSIC_XED_IFORM_JL_RELBRb
  toEnum 2345 = INTRINSIC_XED_IFORM_JL_RELBRd
  toEnum 2346 = INTRINSIC_XED_IFORM_JL_RELBRz
  toEnum 2347 = INTRINSIC_XED_IFORM_JLE_RELBRb
  toEnum 2348 = INTRINSIC_XED_IFORM_JLE_RELBRd
  toEnum 2349 = INTRINSIC_XED_IFORM_JLE_RELBRz
  toEnum 2350 = INTRINSIC_XED_IFORM_JMP_GPRv
  toEnum 2351 = INTRINSIC_XED_IFORM_JMP_MEMv
  toEnum 2352 = INTRINSIC_XED_IFORM_JMP_RELBRb
  toEnum 2353 = INTRINSIC_XED_IFORM_JMP_RELBRd
  toEnum 2354 = INTRINSIC_XED_IFORM_JMP_RELBRz
  toEnum 2355 = INTRINSIC_XED_IFORM_JMPABS_ABSBRu64_APX
  toEnum 2356 = INTRINSIC_XED_IFORM_JMP_FAR_MEMp2
  toEnum 2357 = INTRINSIC_XED_IFORM_JMP_FAR_PTRp_IMMw
  toEnum 2358 = INTRINSIC_XED_IFORM_JNB_RELBRb
  toEnum 2359 = INTRINSIC_XED_IFORM_JNB_RELBRd
  toEnum 2360 = INTRINSIC_XED_IFORM_JNB_RELBRz
  toEnum 2361 = INTRINSIC_XED_IFORM_JNBE_RELBRb
  toEnum 2362 = INTRINSIC_XED_IFORM_JNBE_RELBRd
  toEnum 2363 = INTRINSIC_XED_IFORM_JNBE_RELBRz
  toEnum 2364 = INTRINSIC_XED_IFORM_JNL_RELBRb
  toEnum 2365 = INTRINSIC_XED_IFORM_JNL_RELBRd
  toEnum 2366 = INTRINSIC_XED_IFORM_JNL_RELBRz
  toEnum 2367 = INTRINSIC_XED_IFORM_JNLE_RELBRb
  toEnum 2368 = INTRINSIC_XED_IFORM_JNLE_RELBRd
  toEnum 2369 = INTRINSIC_XED_IFORM_JNLE_RELBRz
  toEnum 2370 = INTRINSIC_XED_IFORM_JNO_RELBRb
  toEnum 2371 = INTRINSIC_XED_IFORM_JNO_RELBRd
  toEnum 2372 = INTRINSIC_XED_IFORM_JNO_RELBRz
  toEnum 2373 = INTRINSIC_XED_IFORM_JNP_RELBRb
  toEnum 2374 = INTRINSIC_XED_IFORM_JNP_RELBRd
  toEnum 2375 = INTRINSIC_XED_IFORM_JNP_RELBRz
  toEnum 2376 = INTRINSIC_XED_IFORM_JNS_RELBRb
  toEnum 2377 = INTRINSIC_XED_IFORM_JNS_RELBRd
  toEnum 2378 = INTRINSIC_XED_IFORM_JNS_RELBRz
  toEnum 2379 = INTRINSIC_XED_IFORM_JNZ_RELBRb
  toEnum 2380 = INTRINSIC_XED_IFORM_JNZ_RELBRd
  toEnum 2381 = INTRINSIC_XED_IFORM_JNZ_RELBRz
  toEnum 2382 = INTRINSIC_XED_IFORM_JO_RELBRb
  toEnum 2383 = INTRINSIC_XED_IFORM_JO_RELBRd
  toEnum 2384 = INTRINSIC_XED_IFORM_JO_RELBRz
  toEnum 2385 = INTRINSIC_XED_IFORM_JP_RELBRb
  toEnum 2386 = INTRINSIC_XED_IFORM_JP_RELBRd
  toEnum 2387 = INTRINSIC_XED_IFORM_JP_RELBRz
  toEnum 2388 = INTRINSIC_XED_IFORM_JRCXZ_RELBRb
  toEnum 2389 = INTRINSIC_XED_IFORM_JS_RELBRb
  toEnum 2390 = INTRINSIC_XED_IFORM_JS_RELBRd
  toEnum 2391 = INTRINSIC_XED_IFORM_JS_RELBRz
  toEnum 2392 = INTRINSIC_XED_IFORM_JZ_RELBRb
  toEnum 2393 = INTRINSIC_XED_IFORM_JZ_RELBRd
  toEnum 2394 = INTRINSIC_XED_IFORM_JZ_RELBRz
  toEnum 2395 = INTRINSIC_XED_IFORM_KADDB_MASKmskw_MASKmskw_MASKmskw_AVX512
  toEnum 2396 = INTRINSIC_XED_IFORM_KADDD_MASKmskw_MASKmskw_MASKmskw_AVX512
  toEnum 2397 = INTRINSIC_XED_IFORM_KADDQ_MASKmskw_MASKmskw_MASKmskw_AVX512
  toEnum 2398 = INTRINSIC_XED_IFORM_KADDW_MASKmskw_MASKmskw_MASKmskw_AVX512
  toEnum 2399 = INTRINSIC_XED_IFORM_KANDB_MASKmskw_MASKmskw_MASKmskw_AVX512
  toEnum 2400 = INTRINSIC_XED_IFORM_KANDD_MASKmskw_MASKmskw_MASKmskw_AVX512
  toEnum 2401 = INTRINSIC_XED_IFORM_KANDNB_MASKmskw_MASKmskw_MASKmskw_AVX512
  toEnum 2402 = INTRINSIC_XED_IFORM_KANDND_MASKmskw_MASKmskw_MASKmskw_AVX512
  toEnum 2403 = INTRINSIC_XED_IFORM_KANDNQ_MASKmskw_MASKmskw_MASKmskw_AVX512
  toEnum 2404 = INTRINSIC_XED_IFORM_KANDNW_MASKmskw_MASKmskw_MASKmskw_AVX512
  toEnum 2405 = INTRINSIC_XED_IFORM_KANDQ_MASKmskw_MASKmskw_MASKmskw_AVX512
  toEnum 2406 = INTRINSIC_XED_IFORM_KANDW_MASKmskw_MASKmskw_MASKmskw_AVX512
  toEnum 2407 = INTRINSIC_XED_IFORM_KMOVB_GPR32u32_MASKmskw_APX
  toEnum 2408 = INTRINSIC_XED_IFORM_KMOVB_GPR32u32_MASKmskw_AVX512
  toEnum 2409 = INTRINSIC_XED_IFORM_KMOVB_MASKmskw_GPR32u32_APX
  toEnum 2410 = INTRINSIC_XED_IFORM_KMOVB_MASKmskw_GPR32u32_AVX512
  toEnum 2411 = INTRINSIC_XED_IFORM_KMOVB_MASKmskw_MASKu8_APX
  toEnum 2412 = INTRINSIC_XED_IFORM_KMOVB_MASKmskw_MASKu8_AVX512
  toEnum 2413 = INTRINSIC_XED_IFORM_KMOVB_MASKmskw_MEMu8_APX
  toEnum 2414 = INTRINSIC_XED_IFORM_KMOVB_MASKmskw_MEMu8_AVX512
  toEnum 2415 = INTRINSIC_XED_IFORM_KMOVB_MEMu8_MASKmskw_APX
  toEnum 2416 = INTRINSIC_XED_IFORM_KMOVB_MEMu8_MASKmskw_AVX512
  toEnum 2417 = INTRINSIC_XED_IFORM_KMOVD_GPR32u32_MASKmskw_APX
  toEnum 2418 = INTRINSIC_XED_IFORM_KMOVD_GPR32u32_MASKmskw_AVX512
  toEnum 2419 = INTRINSIC_XED_IFORM_KMOVD_MASKmskw_GPR32u32_APX
  toEnum 2420 = INTRINSIC_XED_IFORM_KMOVD_MASKmskw_GPR32u32_AVX512
  toEnum 2421 = INTRINSIC_XED_IFORM_KMOVD_MASKmskw_MASKu32_APX
  toEnum 2422 = INTRINSIC_XED_IFORM_KMOVD_MASKmskw_MASKu32_AVX512
  toEnum 2423 = INTRINSIC_XED_IFORM_KMOVD_MASKmskw_MEMu32_APX
  toEnum 2424 = INTRINSIC_XED_IFORM_KMOVD_MASKmskw_MEMu32_AVX512
  toEnum 2425 = INTRINSIC_XED_IFORM_KMOVD_MEMu32_MASKmskw_APX
  toEnum 2426 = INTRINSIC_XED_IFORM_KMOVD_MEMu32_MASKmskw_AVX512
  toEnum 2427 = INTRINSIC_XED_IFORM_KMOVQ_GPR64u64_MASKmskw_APX
  toEnum 2428 = INTRINSIC_XED_IFORM_KMOVQ_GPR64u64_MASKmskw_AVX512
  toEnum 2429 = INTRINSIC_XED_IFORM_KMOVQ_MASKmskw_GPR64u64_APX
  toEnum 2430 = INTRINSIC_XED_IFORM_KMOVQ_MASKmskw_GPR64u64_AVX512
  toEnum 2431 = INTRINSIC_XED_IFORM_KMOVQ_MASKmskw_MASKu64_APX
  toEnum 2432 = INTRINSIC_XED_IFORM_KMOVQ_MASKmskw_MASKu64_AVX512
  toEnum 2433 = INTRINSIC_XED_IFORM_KMOVQ_MASKmskw_MEMu64_APX
  toEnum 2434 = INTRINSIC_XED_IFORM_KMOVQ_MASKmskw_MEMu64_AVX512
  toEnum 2435 = INTRINSIC_XED_IFORM_KMOVQ_MEMu64_MASKmskw_APX
  toEnum 2436 = INTRINSIC_XED_IFORM_KMOVQ_MEMu64_MASKmskw_AVX512
  toEnum 2437 = INTRINSIC_XED_IFORM_KMOVW_GPR32u32_MASKmskw_APX
  toEnum 2438 = INTRINSIC_XED_IFORM_KMOVW_GPR32u32_MASKmskw_AVX512
  toEnum 2439 = INTRINSIC_XED_IFORM_KMOVW_MASKmskw_GPR32u32_APX
  toEnum 2440 = INTRINSIC_XED_IFORM_KMOVW_MASKmskw_GPR32u32_AVX512
  toEnum 2441 = INTRINSIC_XED_IFORM_KMOVW_MASKmskw_MASKu16_APX
  toEnum 2442 = INTRINSIC_XED_IFORM_KMOVW_MASKmskw_MASKu16_AVX512
  toEnum 2443 = INTRINSIC_XED_IFORM_KMOVW_MASKmskw_MEMu16_APX
  toEnum 2444 = INTRINSIC_XED_IFORM_KMOVW_MASKmskw_MEMu16_AVX512
  toEnum 2445 = INTRINSIC_XED_IFORM_KMOVW_MEMu16_MASKmskw_APX
  toEnum 2446 = INTRINSIC_XED_IFORM_KMOVW_MEMu16_MASKmskw_AVX512
  toEnum 2447 = INTRINSIC_XED_IFORM_KNOTB_MASKmskw_MASKmskw_AVX512
  toEnum 2448 = INTRINSIC_XED_IFORM_KNOTD_MASKmskw_MASKmskw_AVX512
  toEnum 2449 = INTRINSIC_XED_IFORM_KNOTQ_MASKmskw_MASKmskw_AVX512
  toEnum 2450 = INTRINSIC_XED_IFORM_KNOTW_MASKmskw_MASKmskw_AVX512
  toEnum 2451 = INTRINSIC_XED_IFORM_KORB_MASKmskw_MASKmskw_MASKmskw_AVX512
  toEnum 2452 = INTRINSIC_XED_IFORM_KORD_MASKmskw_MASKmskw_MASKmskw_AVX512
  toEnum 2453 = INTRINSIC_XED_IFORM_KORQ_MASKmskw_MASKmskw_MASKmskw_AVX512
  toEnum 2454 = INTRINSIC_XED_IFORM_KORTESTB_MASKmskw_MASKmskw_AVX512
  toEnum 2455 = INTRINSIC_XED_IFORM_KORTESTD_MASKmskw_MASKmskw_AVX512
  toEnum 2456 = INTRINSIC_XED_IFORM_KORTESTQ_MASKmskw_MASKmskw_AVX512
  toEnum 2457 = INTRINSIC_XED_IFORM_KORTESTW_MASKmskw_MASKmskw_AVX512
  toEnum 2458 = INTRINSIC_XED_IFORM_KORW_MASKmskw_MASKmskw_MASKmskw_AVX512
  toEnum 2459 = INTRINSIC_XED_IFORM_KSHIFTLB_MASKmskw_MASKmskw_IMM8_AVX512
  toEnum 2460 = INTRINSIC_XED_IFORM_KSHIFTLD_MASKmskw_MASKmskw_IMM8_AVX512
  toEnum 2461 = INTRINSIC_XED_IFORM_KSHIFTLQ_MASKmskw_MASKmskw_IMM8_AVX512
  toEnum 2462 = INTRINSIC_XED_IFORM_KSHIFTLW_MASKmskw_MASKmskw_IMM8_AVX512
  toEnum 2463 = INTRINSIC_XED_IFORM_KSHIFTRB_MASKmskw_MASKmskw_IMM8_AVX512
  toEnum 2464 = INTRINSIC_XED_IFORM_KSHIFTRD_MASKmskw_MASKmskw_IMM8_AVX512
  toEnum 2465 = INTRINSIC_XED_IFORM_KSHIFTRQ_MASKmskw_MASKmskw_IMM8_AVX512
  toEnum 2466 = INTRINSIC_XED_IFORM_KSHIFTRW_MASKmskw_MASKmskw_IMM8_AVX512
  toEnum 2467 = INTRINSIC_XED_IFORM_KTESTB_MASKmskw_MASKmskw_AVX512
  toEnum 2468 = INTRINSIC_XED_IFORM_KTESTD_MASKmskw_MASKmskw_AVX512
  toEnum 2469 = INTRINSIC_XED_IFORM_KTESTQ_MASKmskw_MASKmskw_AVX512
  toEnum 2470 = INTRINSIC_XED_IFORM_KTESTW_MASKmskw_MASKmskw_AVX512
  toEnum 2471 = INTRINSIC_XED_IFORM_KUNPCKBW_MASKmskw_MASKmskw_MASKmskw_AVX512
  toEnum 2472 = INTRINSIC_XED_IFORM_KUNPCKDQ_MASKmskw_MASKmskw_MASKmskw_AVX512
  toEnum 2473 = INTRINSIC_XED_IFORM_KUNPCKWD_MASKmskw_MASKmskw_MASKmskw_AVX512
  toEnum 2474 = INTRINSIC_XED_IFORM_KXNORB_MASKmskw_MASKmskw_MASKmskw_AVX512
  toEnum 2475 = INTRINSIC_XED_IFORM_KXNORD_MASKmskw_MASKmskw_MASKmskw_AVX512
  toEnum 2476 = INTRINSIC_XED_IFORM_KXNORQ_MASKmskw_MASKmskw_MASKmskw_AVX512
  toEnum 2477 = INTRINSIC_XED_IFORM_KXNORW_MASKmskw_MASKmskw_MASKmskw_AVX512
  toEnum 2478 = INTRINSIC_XED_IFORM_KXORB_MASKmskw_MASKmskw_MASKmskw_AVX512
  toEnum 2479 = INTRINSIC_XED_IFORM_KXORD_MASKmskw_MASKmskw_MASKmskw_AVX512
  toEnum 2480 = INTRINSIC_XED_IFORM_KXORQ_MASKmskw_MASKmskw_MASKmskw_AVX512
  toEnum 2481 = INTRINSIC_XED_IFORM_KXORW_MASKmskw_MASKmskw_MASKmskw_AVX512
  toEnum 2482 = INTRINSIC_XED_IFORM_LAHF
  toEnum 2483 = INTRINSIC_XED_IFORM_LAR_GPRv_GPRv
  toEnum 2484 = INTRINSIC_XED_IFORM_LAR_GPRv_MEMw
  toEnum 2485 = INTRINSIC_XED_IFORM_LDDQU_XMMpd_MEMdq
  toEnum 2486 = INTRINSIC_XED_IFORM_LDMXCSR_MEMd
  toEnum 2487 = INTRINSIC_XED_IFORM_LDS_GPRz_MEMp
  toEnum 2488 = INTRINSIC_XED_IFORM_LDTILECFG_MEM
  toEnum 2489 = INTRINSIC_XED_IFORM_LDTILECFG_MEM_APX
  toEnum 2490 = INTRINSIC_XED_IFORM_LEA_GPRv_AGEN
  toEnum 2491 = INTRINSIC_XED_IFORM_LEAVE
  toEnum 2492 = INTRINSIC_XED_IFORM_LES_GPRz_MEMp
  toEnum 2493 = INTRINSIC_XED_IFORM_LFENCE
  toEnum 2494 = INTRINSIC_XED_IFORM_LFS_GPRv_MEMp2
  toEnum 2495 = INTRINSIC_XED_IFORM_LGDT_MEMs
  toEnum 2496 = INTRINSIC_XED_IFORM_LGDT_MEMs64
  toEnum 2497 = INTRINSIC_XED_IFORM_LGS_GPRv_MEMp2
  toEnum 2498 = INTRINSIC_XED_IFORM_LIDT_MEMs
  toEnum 2499 = INTRINSIC_XED_IFORM_LIDT_MEMs64
  toEnum 2500 = INTRINSIC_XED_IFORM_LKGS_GPR16u16
  toEnum 2501 = INTRINSIC_XED_IFORM_LKGS_MEMu16
  toEnum 2502 = INTRINSIC_XED_IFORM_LLDT_GPR16
  toEnum 2503 = INTRINSIC_XED_IFORM_LLDT_MEMw
  toEnum 2504 = INTRINSIC_XED_IFORM_LLWPCB_GPRyy
  toEnum 2505 = INTRINSIC_XED_IFORM_LMSW_GPR16
  toEnum 2506 = INTRINSIC_XED_IFORM_LMSW_MEMw
  toEnum 2507 = INTRINSIC_XED_IFORM_LOADIWKEY_XMMu8_XMMu8
  toEnum 2508 = INTRINSIC_XED_IFORM_LODSB
  toEnum 2509 = INTRINSIC_XED_IFORM_LODSD
  toEnum 2510 = INTRINSIC_XED_IFORM_LODSQ
  toEnum 2511 = INTRINSIC_XED_IFORM_LODSW
  toEnum 2512 = INTRINSIC_XED_IFORM_LOOP_RELBRb
  toEnum 2513 = INTRINSIC_XED_IFORM_LOOPE_RELBRb
  toEnum 2514 = INTRINSIC_XED_IFORM_LOOPNE_RELBRb
  toEnum 2515 = INTRINSIC_XED_IFORM_LSL_GPRv_GPRz
  toEnum 2516 = INTRINSIC_XED_IFORM_LSL_GPRv_MEMw
  toEnum 2517 = INTRINSIC_XED_IFORM_LSS_GPRv_MEMp2
  toEnum 2518 = INTRINSIC_XED_IFORM_LTR_GPR16
  toEnum 2519 = INTRINSIC_XED_IFORM_LTR_MEMw
  toEnum 2520 = INTRINSIC_XED_IFORM_LWPINS_GPRyy_GPR32d_IMMd
  toEnum 2521 = INTRINSIC_XED_IFORM_LWPINS_GPRyy_MEMd_IMMd
  toEnum 2522 = INTRINSIC_XED_IFORM_LWPVAL_GPRyy_GPR32d_IMMd
  toEnum 2523 = INTRINSIC_XED_IFORM_LWPVAL_GPRyy_MEMd_IMMd
  toEnum 2524 = INTRINSIC_XED_IFORM_LZCNT_GPRv_GPRv
  toEnum 2525 = INTRINSIC_XED_IFORM_LZCNT_GPRv_GPRv_APX
  toEnum 2526 = INTRINSIC_XED_IFORM_LZCNT_GPRv_MEMv
  toEnum 2527 = INTRINSIC_XED_IFORM_LZCNT_GPRv_MEMv_APX
  toEnum 2528 = INTRINSIC_XED_IFORM_MASKMOVDQU_XMMxub_XMMxub
  toEnum 2529 = INTRINSIC_XED_IFORM_MASKMOVQ_MMXq_MMXq
  toEnum 2530 = INTRINSIC_XED_IFORM_MAXPD_XMMpd_MEMpd
  toEnum 2531 = INTRINSIC_XED_IFORM_MAXPD_XMMpd_XMMpd
  toEnum 2532 = INTRINSIC_XED_IFORM_MAXPS_XMMps_MEMps
  toEnum 2533 = INTRINSIC_XED_IFORM_MAXPS_XMMps_XMMps
  toEnum 2534 = INTRINSIC_XED_IFORM_MAXSD_XMMsd_MEMsd
  toEnum 2535 = INTRINSIC_XED_IFORM_MAXSD_XMMsd_XMMsd
  toEnum 2536 = INTRINSIC_XED_IFORM_MAXSS_XMMss_MEMss
  toEnum 2537 = INTRINSIC_XED_IFORM_MAXSS_XMMss_XMMss
  toEnum 2538 = INTRINSIC_XED_IFORM_MCOMMIT
  toEnum 2539 = INTRINSIC_XED_IFORM_MFENCE
  toEnum 2540 = INTRINSIC_XED_IFORM_MINPD_XMMpd_MEMpd
  toEnum 2541 = INTRINSIC_XED_IFORM_MINPD_XMMpd_XMMpd
  toEnum 2542 = INTRINSIC_XED_IFORM_MINPS_XMMps_MEMps
  toEnum 2543 = INTRINSIC_XED_IFORM_MINPS_XMMps_XMMps
  toEnum 2544 = INTRINSIC_XED_IFORM_MINSD_XMMsd_MEMsd
  toEnum 2545 = INTRINSIC_XED_IFORM_MINSD_XMMsd_XMMsd
  toEnum 2546 = INTRINSIC_XED_IFORM_MINSS_XMMss_MEMss
  toEnum 2547 = INTRINSIC_XED_IFORM_MINSS_XMMss_XMMss
  toEnum 2548 = INTRINSIC_XED_IFORM_MONITOR
  toEnum 2549 = INTRINSIC_XED_IFORM_MONITORX
  toEnum 2550 = INTRINSIC_XED_IFORM_MOV_AL_MEMb
  toEnum 2551 = INTRINSIC_XED_IFORM_MOV_GPR8_GPR8_88
  toEnum 2552 = INTRINSIC_XED_IFORM_MOV_GPR8_GPR8_8A
  toEnum 2553 = INTRINSIC_XED_IFORM_MOV_GPR8_IMMb_B0
  toEnum 2554 = INTRINSIC_XED_IFORM_MOV_GPR8_IMMb_C6r0
  toEnum 2555 = INTRINSIC_XED_IFORM_MOV_GPR8_MEMb
  toEnum 2556 = INTRINSIC_XED_IFORM_MOV_GPRv_GPRv_89
  toEnum 2557 = INTRINSIC_XED_IFORM_MOV_GPRv_GPRv_8B
  toEnum 2558 = INTRINSIC_XED_IFORM_MOV_GPRv_IMMv
  toEnum 2559 = INTRINSIC_XED_IFORM_MOV_GPRv_IMMz
  toEnum 2560 = INTRINSIC_XED_IFORM_MOV_GPRv_MEMv
  toEnum 2561 = INTRINSIC_XED_IFORM_MOV_GPRv_SEG
  toEnum 2562 = INTRINSIC_XED_IFORM_MOV_MEMb_AL
  toEnum 2563 = INTRINSIC_XED_IFORM_MOV_MEMb_GPR8
  toEnum 2564 = INTRINSIC_XED_IFORM_MOV_MEMb_IMMb
  toEnum 2565 = INTRINSIC_XED_IFORM_MOV_MEMv_GPRv
  toEnum 2566 = INTRINSIC_XED_IFORM_MOV_MEMv_IMMz
  toEnum 2567 = INTRINSIC_XED_IFORM_MOV_MEMv_OrAX
  toEnum 2568 = INTRINSIC_XED_IFORM_MOV_MEMw_SEG
  toEnum 2569 = INTRINSIC_XED_IFORM_MOV_OrAX_MEMv
  toEnum 2570 = INTRINSIC_XED_IFORM_MOV_SEG_GPR16
  toEnum 2571 = INTRINSIC_XED_IFORM_MOV_SEG_MEMw
  toEnum 2572 = INTRINSIC_XED_IFORM_MOVAPD_MEMpd_XMMpd
  toEnum 2573 = INTRINSIC_XED_IFORM_MOVAPD_XMMpd_MEMpd
  toEnum 2574 = INTRINSIC_XED_IFORM_MOVAPD_XMMpd_XMMpd_0F28
  toEnum 2575 = INTRINSIC_XED_IFORM_MOVAPD_XMMpd_XMMpd_0F29
  toEnum 2576 = INTRINSIC_XED_IFORM_MOVAPS_MEMps_XMMps
  toEnum 2577 = INTRINSIC_XED_IFORM_MOVAPS_XMMps_MEMps
  toEnum 2578 = INTRINSIC_XED_IFORM_MOVAPS_XMMps_XMMps_0F28
  toEnum 2579 = INTRINSIC_XED_IFORM_MOVAPS_XMMps_XMMps_0F29
  toEnum 2580 = INTRINSIC_XED_IFORM_MOVBE_GPRv_GPRv_APX
  toEnum 2581 = INTRINSIC_XED_IFORM_MOVBE_GPRv_MEMv
  toEnum 2582 = INTRINSIC_XED_IFORM_MOVBE_GPRv_MEMv_APX
  toEnum 2583 = INTRINSIC_XED_IFORM_MOVBE_MEMv_GPRv
  toEnum 2584 = INTRINSIC_XED_IFORM_MOVBE_MEMv_GPRv_APX
  toEnum 2585 = INTRINSIC_XED_IFORM_MOVD_GPR32_MMXd
  toEnum 2586 = INTRINSIC_XED_IFORM_MOVD_GPR32_XMMd
  toEnum 2587 = INTRINSIC_XED_IFORM_MOVD_MEMd_MMXd
  toEnum 2588 = INTRINSIC_XED_IFORM_MOVD_MEMd_XMMd
  toEnum 2589 = INTRINSIC_XED_IFORM_MOVD_MMXq_GPR32
  toEnum 2590 = INTRINSIC_XED_IFORM_MOVD_MMXq_MEMd
  toEnum 2591 = INTRINSIC_XED_IFORM_MOVD_XMMdq_GPR32
  toEnum 2592 = INTRINSIC_XED_IFORM_MOVD_XMMdq_MEMd
  toEnum 2593 = INTRINSIC_XED_IFORM_MOVDDUP_XMMdq_MEMq
  toEnum 2594 = INTRINSIC_XED_IFORM_MOVDDUP_XMMdq_XMMq
  toEnum 2595 = INTRINSIC_XED_IFORM_MOVDIR64B_GPRa_MEM
  toEnum 2596 = INTRINSIC_XED_IFORM_MOVDIR64B_GPRav_MEMu32_APX
  toEnum 2597 = INTRINSIC_XED_IFORM_MOVDIRI_MEMu32_GPR32u32
  toEnum 2598 = INTRINSIC_XED_IFORM_MOVDIRI_MEMu64_GPR64u64
  toEnum 2599 = INTRINSIC_XED_IFORM_MOVDIRI_MEMyu_GPRyu_APX
  toEnum 2600 = INTRINSIC_XED_IFORM_MOVDQ2Q_MMXq_XMMq
  toEnum 2601 = INTRINSIC_XED_IFORM_MOVDQA_MEMdq_XMMdq
  toEnum 2602 = INTRINSIC_XED_IFORM_MOVDQA_XMMdq_MEMdq
  toEnum 2603 = INTRINSIC_XED_IFORM_MOVDQA_XMMdq_XMMdq_0F6F
  toEnum 2604 = INTRINSIC_XED_IFORM_MOVDQA_XMMdq_XMMdq_0F7F
  toEnum 2605 = INTRINSIC_XED_IFORM_MOVDQU_MEMdq_XMMdq
  toEnum 2606 = INTRINSIC_XED_IFORM_MOVDQU_XMMdq_MEMdq
  toEnum 2607 = INTRINSIC_XED_IFORM_MOVDQU_XMMdq_XMMdq_0F6F
  toEnum 2608 = INTRINSIC_XED_IFORM_MOVDQU_XMMdq_XMMdq_0F7F
  toEnum 2609 = INTRINSIC_XED_IFORM_MOVHLPS_XMMq_XMMq
  toEnum 2610 = INTRINSIC_XED_IFORM_MOVHPD_MEMq_XMMsd
  toEnum 2611 = INTRINSIC_XED_IFORM_MOVHPD_XMMsd_MEMq
  toEnum 2612 = INTRINSIC_XED_IFORM_MOVHPS_MEMq_XMMps
  toEnum 2613 = INTRINSIC_XED_IFORM_MOVHPS_XMMq_MEMq
  toEnum 2614 = INTRINSIC_XED_IFORM_MOVLHPS_XMMq_XMMq
  toEnum 2615 = INTRINSIC_XED_IFORM_MOVLPD_MEMq_XMMsd
  toEnum 2616 = INTRINSIC_XED_IFORM_MOVLPD_XMMsd_MEMq
  toEnum 2617 = INTRINSIC_XED_IFORM_MOVLPS_MEMq_XMMq
  toEnum 2618 = INTRINSIC_XED_IFORM_MOVLPS_XMMq_MEMq
  toEnum 2619 = INTRINSIC_XED_IFORM_MOVMSKPD_GPR32_XMMpd
  toEnum 2620 = INTRINSIC_XED_IFORM_MOVMSKPS_GPR32_XMMps
  toEnum 2621 = INTRINSIC_XED_IFORM_MOVNTDQ_MEMdq_XMMdq
  toEnum 2622 = INTRINSIC_XED_IFORM_MOVNTDQA_XMMdq_MEMdq
  toEnum 2623 = INTRINSIC_XED_IFORM_MOVNTI_MEMd_GPR32
  toEnum 2624 = INTRINSIC_XED_IFORM_MOVNTI_MEMq_GPR64
  toEnum 2625 = INTRINSIC_XED_IFORM_MOVNTPD_MEMdq_XMMpd
  toEnum 2626 = INTRINSIC_XED_IFORM_MOVNTPS_MEMdq_XMMps
  toEnum 2627 = INTRINSIC_XED_IFORM_MOVNTQ_MEMq_MMXq
  toEnum 2628 = INTRINSIC_XED_IFORM_MOVNTSD_MEMq_XMMq
  toEnum 2629 = INTRINSIC_XED_IFORM_MOVNTSS_MEMd_XMMd
  toEnum 2630 = INTRINSIC_XED_IFORM_MOVQ_GPR64_MMXq
  toEnum 2631 = INTRINSIC_XED_IFORM_MOVQ_GPR64_XMMq
  toEnum 2632 = INTRINSIC_XED_IFORM_MOVQ_MEMq_MMXq_0F7E
  toEnum 2633 = INTRINSIC_XED_IFORM_MOVQ_MEMq_MMXq_0F7F
  toEnum 2634 = INTRINSIC_XED_IFORM_MOVQ_MEMq_XMMq_0F7E
  toEnum 2635 = INTRINSIC_XED_IFORM_MOVQ_MEMq_XMMq_0FD6
  toEnum 2636 = INTRINSIC_XED_IFORM_MOVQ_MMXq_GPR64
  toEnum 2637 = INTRINSIC_XED_IFORM_MOVQ_MMXq_MEMq_0F6E
  toEnum 2638 = INTRINSIC_XED_IFORM_MOVQ_MMXq_MEMq_0F6F
  toEnum 2639 = INTRINSIC_XED_IFORM_MOVQ_MMXq_MMXq_0F6F
  toEnum 2640 = INTRINSIC_XED_IFORM_MOVQ_MMXq_MMXq_0F7F
  toEnum 2641 = INTRINSIC_XED_IFORM_MOVQ_XMMdq_GPR64
  toEnum 2642 = INTRINSIC_XED_IFORM_MOVQ_XMMdq_MEMq_0F6E
  toEnum 2643 = INTRINSIC_XED_IFORM_MOVQ_XMMdq_MEMq_0F7E
  toEnum 2644 = INTRINSIC_XED_IFORM_MOVQ_XMMdq_XMMq_0F7E
  toEnum 2645 = INTRINSIC_XED_IFORM_MOVQ_XMMdq_XMMq_0FD6
  toEnum 2646 = INTRINSIC_XED_IFORM_MOVQ2DQ_XMMdq_MMXq
  toEnum 2647 = INTRINSIC_XED_IFORM_MOVSB
  toEnum 2648 = INTRINSIC_XED_IFORM_MOVSD
  toEnum 2649 = INTRINSIC_XED_IFORM_MOVSD_XMM_MEMsd_XMMsd
  toEnum 2650 = INTRINSIC_XED_IFORM_MOVSD_XMM_XMMdq_MEMsd
  toEnum 2651 = INTRINSIC_XED_IFORM_MOVSD_XMM_XMMsd_XMMsd_0F10
  toEnum 2652 = INTRINSIC_XED_IFORM_MOVSD_XMM_XMMsd_XMMsd_0F11
  toEnum 2653 = INTRINSIC_XED_IFORM_MOVSHDUP_XMMps_MEMps
  toEnum 2654 = INTRINSIC_XED_IFORM_MOVSHDUP_XMMps_XMMps
  toEnum 2655 = INTRINSIC_XED_IFORM_MOVSLDUP_XMMps_MEMps
  toEnum 2656 = INTRINSIC_XED_IFORM_MOVSLDUP_XMMps_XMMps
  toEnum 2657 = INTRINSIC_XED_IFORM_MOVSQ
  toEnum 2658 = INTRINSIC_XED_IFORM_MOVSS_MEMss_XMMss
  toEnum 2659 = INTRINSIC_XED_IFORM_MOVSS_XMMdq_MEMss
  toEnum 2660 = INTRINSIC_XED_IFORM_MOVSS_XMMss_XMMss_0F10
  toEnum 2661 = INTRINSIC_XED_IFORM_MOVSS_XMMss_XMMss_0F11
  toEnum 2662 = INTRINSIC_XED_IFORM_MOVSW
  toEnum 2663 = INTRINSIC_XED_IFORM_MOVSX_GPRv_GPR16
  toEnum 2664 = INTRINSIC_XED_IFORM_MOVSX_GPRv_GPR8
  toEnum 2665 = INTRINSIC_XED_IFORM_MOVSX_GPRv_MEMb
  toEnum 2666 = INTRINSIC_XED_IFORM_MOVSX_GPRv_MEMw
  toEnum 2667 = INTRINSIC_XED_IFORM_MOVSXD_GPRv_GPRz
  toEnum 2668 = INTRINSIC_XED_IFORM_MOVSXD_GPRv_MEMz
  toEnum 2669 = INTRINSIC_XED_IFORM_MOVUPD_MEMpd_XMMpd
  toEnum 2670 = INTRINSIC_XED_IFORM_MOVUPD_XMMpd_MEMpd
  toEnum 2671 = INTRINSIC_XED_IFORM_MOVUPD_XMMpd_XMMpd_0F10
  toEnum 2672 = INTRINSIC_XED_IFORM_MOVUPD_XMMpd_XMMpd_0F11
  toEnum 2673 = INTRINSIC_XED_IFORM_MOVUPS_MEMps_XMMps
  toEnum 2674 = INTRINSIC_XED_IFORM_MOVUPS_XMMps_MEMps
  toEnum 2675 = INTRINSIC_XED_IFORM_MOVUPS_XMMps_XMMps_0F10
  toEnum 2676 = INTRINSIC_XED_IFORM_MOVUPS_XMMps_XMMps_0F11
  toEnum 2677 = INTRINSIC_XED_IFORM_MOVZX_GPRv_GPR16
  toEnum 2678 = INTRINSIC_XED_IFORM_MOVZX_GPRv_GPR8
  toEnum 2679 = INTRINSIC_XED_IFORM_MOVZX_GPRv_MEMb
  toEnum 2680 = INTRINSIC_XED_IFORM_MOVZX_GPRv_MEMw
  toEnum 2681 = INTRINSIC_XED_IFORM_MOV_CR_CR_GPR32
  toEnum 2682 = INTRINSIC_XED_IFORM_MOV_CR_CR_GPR64
  toEnum 2683 = INTRINSIC_XED_IFORM_MOV_CR_GPR32_CR
  toEnum 2684 = INTRINSIC_XED_IFORM_MOV_CR_GPR64_CR
  toEnum 2685 = INTRINSIC_XED_IFORM_MOV_DR_DR_GPR32
  toEnum 2686 = INTRINSIC_XED_IFORM_MOV_DR_DR_GPR64
  toEnum 2687 = INTRINSIC_XED_IFORM_MOV_DR_GPR32_DR
  toEnum 2688 = INTRINSIC_XED_IFORM_MOV_DR_GPR64_DR
  toEnum 2689 = INTRINSIC_XED_IFORM_MPSADBW_XMMdq_MEMdq_IMMb
  toEnum 2690 = INTRINSIC_XED_IFORM_MPSADBW_XMMdq_XMMdq_IMMb
  toEnum 2691 = INTRINSIC_XED_IFORM_MUL_GPR8
  toEnum 2692 = INTRINSIC_XED_IFORM_MUL_GPR8i8_APX
  toEnum 2693 = INTRINSIC_XED_IFORM_MUL_GPRv
  toEnum 2694 = INTRINSIC_XED_IFORM_MUL_GPRv_APX
  toEnum 2695 = INTRINSIC_XED_IFORM_MUL_MEMb
  toEnum 2696 = INTRINSIC_XED_IFORM_MUL_MEMi8_APX
  toEnum 2697 = INTRINSIC_XED_IFORM_MUL_MEMv
  toEnum 2698 = INTRINSIC_XED_IFORM_MUL_MEMv_APX
  toEnum 2699 = INTRINSIC_XED_IFORM_MULPD_XMMpd_MEMpd
  toEnum 2700 = INTRINSIC_XED_IFORM_MULPD_XMMpd_XMMpd
  toEnum 2701 = INTRINSIC_XED_IFORM_MULPS_XMMps_MEMps
  toEnum 2702 = INTRINSIC_XED_IFORM_MULPS_XMMps_XMMps
  toEnum 2703 = INTRINSIC_XED_IFORM_MULSD_XMMsd_MEMsd
  toEnum 2704 = INTRINSIC_XED_IFORM_MULSD_XMMsd_XMMsd
  toEnum 2705 = INTRINSIC_XED_IFORM_MULSS_XMMss_MEMss
  toEnum 2706 = INTRINSIC_XED_IFORM_MULSS_XMMss_XMMss
  toEnum 2707 = INTRINSIC_XED_IFORM_MULX_GPR32d_GPR32d_GPR32d
  toEnum 2708 = INTRINSIC_XED_IFORM_MULX_GPR32d_GPR32d_MEMd
  toEnum 2709 = INTRINSIC_XED_IFORM_MULX_GPR32i32_GPR32i32_GPR32i32_APX
  toEnum 2710 = INTRINSIC_XED_IFORM_MULX_GPR32i32_GPR32i32_MEMi32_APX
  toEnum 2711 = INTRINSIC_XED_IFORM_MULX_GPR64i64_GPR64i64_GPR64i64_APX
  toEnum 2712 = INTRINSIC_XED_IFORM_MULX_GPR64i64_GPR64i64_MEMi64_APX
  toEnum 2713 = INTRINSIC_XED_IFORM_MULX_GPR64q_GPR64q_GPR64q
  toEnum 2714 = INTRINSIC_XED_IFORM_MULX_GPR64q_GPR64q_MEMq
  toEnum 2715 = INTRINSIC_XED_IFORM_MWAIT
  toEnum 2716 = INTRINSIC_XED_IFORM_MWAITX
  toEnum 2717 = INTRINSIC_XED_IFORM_NEG_GPR8
  toEnum 2718 = INTRINSIC_XED_IFORM_NEG_GPR8i8_APX
  toEnum 2719 = INTRINSIC_XED_IFORM_NEG_GPR8i8_GPR8i8_APX
  toEnum 2720 = INTRINSIC_XED_IFORM_NEG_GPR8i8_MEMi8_APX
  toEnum 2721 = INTRINSIC_XED_IFORM_NEG_GPRv
  toEnum 2722 = INTRINSIC_XED_IFORM_NEG_GPRv_APX
  toEnum 2723 = INTRINSIC_XED_IFORM_NEG_GPRv_GPRv_APX
  toEnum 2724 = INTRINSIC_XED_IFORM_NEG_GPRv_MEMv_APX
  toEnum 2725 = INTRINSIC_XED_IFORM_NEG_MEMb
  toEnum 2726 = INTRINSIC_XED_IFORM_NEG_MEMi8_APX
  toEnum 2727 = INTRINSIC_XED_IFORM_NEG_MEMv
  toEnum 2728 = INTRINSIC_XED_IFORM_NEG_MEMv_APX
  toEnum 2729 = INTRINSIC_XED_IFORM_NEG_LOCK_MEMb
  toEnum 2730 = INTRINSIC_XED_IFORM_NEG_LOCK_MEMv
  toEnum 2731 = INTRINSIC_XED_IFORM_NOP_90
  toEnum 2732 = INTRINSIC_XED_IFORM_NOP_GPRv_0F18r0
  toEnum 2733 = INTRINSIC_XED_IFORM_NOP_GPRv_0F18r1
  toEnum 2734 = INTRINSIC_XED_IFORM_NOP_GPRv_0F18r2
  toEnum 2735 = INTRINSIC_XED_IFORM_NOP_GPRv_0F18r3
  toEnum 2736 = INTRINSIC_XED_IFORM_NOP_GPRv_0F18r4
  toEnum 2737 = INTRINSIC_XED_IFORM_NOP_GPRv_0F18r5
  toEnum 2738 = INTRINSIC_XED_IFORM_NOP_GPRv_0F18r6
  toEnum 2739 = INTRINSIC_XED_IFORM_NOP_GPRv_0F18r7
  toEnum 2740 = INTRINSIC_XED_IFORM_NOP_GPRv_0F1F
  toEnum 2741 = INTRINSIC_XED_IFORM_NOP_GPRv_GPRv_0F0D
  toEnum 2742 = INTRINSIC_XED_IFORM_NOP_GPRv_GPRv_0F19
  toEnum 2743 = INTRINSIC_XED_IFORM_NOP_GPRv_GPRv_0F1A
  toEnum 2744 = INTRINSIC_XED_IFORM_NOP_GPRv_GPRv_0F1B
  toEnum 2745 = INTRINSIC_XED_IFORM_NOP_GPRv_GPRv_0F1C
  toEnum 2746 = INTRINSIC_XED_IFORM_NOP_GPRv_GPRv_0F1D
  toEnum 2747 = INTRINSIC_XED_IFORM_NOP_GPRv_GPRv_0F1E
  toEnum 2748 = INTRINSIC_XED_IFORM_NOP_GPRv_MEM_0F1B
  toEnum 2749 = INTRINSIC_XED_IFORM_NOP_GPRv_MEMv_0F1A
  toEnum 2750 = INTRINSIC_XED_IFORM_NOP_MEMv_0F18r4
  toEnum 2751 = INTRINSIC_XED_IFORM_NOP_MEMv_0F18r5
  toEnum 2752 = INTRINSIC_XED_IFORM_NOP_MEMv_0F1F
  toEnum 2753 = INTRINSIC_XED_IFORM_NOP_MEMv_GPRv_0F19
  toEnum 2754 = INTRINSIC_XED_IFORM_NOP_MEMv_GPRv_0F1C
  toEnum 2755 = INTRINSIC_XED_IFORM_NOP_MEMv_GPRv_0F1D
  toEnum 2756 = INTRINSIC_XED_IFORM_NOP_MEMv_GPRv_0F1E
  toEnum 2757 = INTRINSIC_XED_IFORM_NOT_GPR8
  toEnum 2758 = INTRINSIC_XED_IFORM_NOT_GPR8i8_APX
  toEnum 2759 = INTRINSIC_XED_IFORM_NOT_GPR8i8_GPR8i8_APX
  toEnum 2760 = INTRINSIC_XED_IFORM_NOT_GPR8i8_MEMi8_APX
  toEnum 2761 = INTRINSIC_XED_IFORM_NOT_GPRv
  toEnum 2762 = INTRINSIC_XED_IFORM_NOT_GPRv_APX
  toEnum 2763 = INTRINSIC_XED_IFORM_NOT_GPRv_GPRv_APX
  toEnum 2764 = INTRINSIC_XED_IFORM_NOT_GPRv_MEMv_APX
  toEnum 2765 = INTRINSIC_XED_IFORM_NOT_MEMb
  toEnum 2766 = INTRINSIC_XED_IFORM_NOT_MEMi8_APX
  toEnum 2767 = INTRINSIC_XED_IFORM_NOT_MEMv
  toEnum 2768 = INTRINSIC_XED_IFORM_NOT_MEMv_APX
  toEnum 2769 = INTRINSIC_XED_IFORM_NOT_LOCK_MEMb
  toEnum 2770 = INTRINSIC_XED_IFORM_NOT_LOCK_MEMv
  toEnum 2771 = INTRINSIC_XED_IFORM_OR_AL_IMMb
  toEnum 2772 = INTRINSIC_XED_IFORM_OR_GPR8_GPR8_08
  toEnum 2773 = INTRINSIC_XED_IFORM_OR_GPR8_GPR8_0A
  toEnum 2774 = INTRINSIC_XED_IFORM_OR_GPR8_IMMb_80r1
  toEnum 2775 = INTRINSIC_XED_IFORM_OR_GPR8_IMMb_82r1
  toEnum 2776 = INTRINSIC_XED_IFORM_OR_GPR8_MEMb
  toEnum 2777 = INTRINSIC_XED_IFORM_OR_GPR8i8_GPR8i8_APX
  toEnum 2778 = INTRINSIC_XED_IFORM_OR_GPR8i8_GPR8i8_GPR8i8_APX
  toEnum 2779 = INTRINSIC_XED_IFORM_OR_GPR8i8_GPR8i8_IMM8_APX
  toEnum 2780 = INTRINSIC_XED_IFORM_OR_GPR8i8_GPR8i8_MEMi8_APX
  toEnum 2781 = INTRINSIC_XED_IFORM_OR_GPR8i8_IMM8_APX
  toEnum 2782 = INTRINSIC_XED_IFORM_OR_GPR8i8_MEMi8_APX
  toEnum 2783 = INTRINSIC_XED_IFORM_OR_GPR8i8_MEMi8_GPR8i8_APX
  toEnum 2784 = INTRINSIC_XED_IFORM_OR_GPR8i8_MEMi8_IMM8_APX
  toEnum 2785 = INTRINSIC_XED_IFORM_OR_GPRv_GPRv_09
  toEnum 2786 = INTRINSIC_XED_IFORM_OR_GPRv_GPRv_0B
  toEnum 2787 = INTRINSIC_XED_IFORM_OR_GPRv_GPRv_APX
  toEnum 2788 = INTRINSIC_XED_IFORM_OR_GPRv_GPRv_GPRv_APX
  toEnum 2789 = INTRINSIC_XED_IFORM_OR_GPRv_GPRv_IMM8_APX
  toEnum 2790 = INTRINSIC_XED_IFORM_OR_GPRv_GPRv_IMMz_APX
  toEnum 2791 = INTRINSIC_XED_IFORM_OR_GPRv_GPRv_MEMv_APX
  toEnum 2792 = INTRINSIC_XED_IFORM_OR_GPRv_IMM8_APX
  toEnum 2793 = INTRINSIC_XED_IFORM_OR_GPRv_IMMb
  toEnum 2794 = INTRINSIC_XED_IFORM_OR_GPRv_IMMz
  toEnum 2795 = INTRINSIC_XED_IFORM_OR_GPRv_IMMz_APX
  toEnum 2796 = INTRINSIC_XED_IFORM_OR_GPRv_MEMv
  toEnum 2797 = INTRINSIC_XED_IFORM_OR_GPRv_MEMv_APX
  toEnum 2798 = INTRINSIC_XED_IFORM_OR_GPRv_MEMv_GPRv_APX
  toEnum 2799 = INTRINSIC_XED_IFORM_OR_GPRv_MEMv_IMM8_APX
  toEnum 2800 = INTRINSIC_XED_IFORM_OR_GPRv_MEMv_IMMz_APX
  toEnum 2801 = INTRINSIC_XED_IFORM_OR_MEMb_GPR8
  toEnum 2802 = INTRINSIC_XED_IFORM_OR_MEMb_IMMb_80r1
  toEnum 2803 = INTRINSIC_XED_IFORM_OR_MEMb_IMMb_82r1
  toEnum 2804 = INTRINSIC_XED_IFORM_OR_MEMi8_GPR8i8_APX
  toEnum 2805 = INTRINSIC_XED_IFORM_OR_MEMi8_IMM8_APX
  toEnum 2806 = INTRINSIC_XED_IFORM_OR_MEMv_GPRv
  toEnum 2807 = INTRINSIC_XED_IFORM_OR_MEMv_GPRv_APX
  toEnum 2808 = INTRINSIC_XED_IFORM_OR_MEMv_IMM8_APX
  toEnum 2809 = INTRINSIC_XED_IFORM_OR_MEMv_IMMb
  toEnum 2810 = INTRINSIC_XED_IFORM_OR_MEMv_IMMz
  toEnum 2811 = INTRINSIC_XED_IFORM_OR_MEMv_IMMz_APX
  toEnum 2812 = INTRINSIC_XED_IFORM_OR_OrAX_IMMz
  toEnum 2813 = INTRINSIC_XED_IFORM_ORPD_XMMxuq_MEMxuq
  toEnum 2814 = INTRINSIC_XED_IFORM_ORPD_XMMxuq_XMMxuq
  toEnum 2815 = INTRINSIC_XED_IFORM_ORPS_XMMxud_MEMxud
  toEnum 2816 = INTRINSIC_XED_IFORM_ORPS_XMMxud_XMMxud
  toEnum 2817 = INTRINSIC_XED_IFORM_OR_LOCK_MEMb_GPR8
  toEnum 2818 = INTRINSIC_XED_IFORM_OR_LOCK_MEMb_IMMb_80r1
  toEnum 2819 = INTRINSIC_XED_IFORM_OR_LOCK_MEMb_IMMb_82r1
  toEnum 2820 = INTRINSIC_XED_IFORM_OR_LOCK_MEMv_GPRv
  toEnum 2821 = INTRINSIC_XED_IFORM_OR_LOCK_MEMv_IMMb
  toEnum 2822 = INTRINSIC_XED_IFORM_OR_LOCK_MEMv_IMMz
  toEnum 2823 = INTRINSIC_XED_IFORM_OUT_DX_AL
  toEnum 2824 = INTRINSIC_XED_IFORM_OUT_DX_OeAX
  toEnum 2825 = INTRINSIC_XED_IFORM_OUT_IMMb_AL
  toEnum 2826 = INTRINSIC_XED_IFORM_OUT_IMMb_OeAX
  toEnum 2827 = INTRINSIC_XED_IFORM_OUTSB
  toEnum 2828 = INTRINSIC_XED_IFORM_OUTSD
  toEnum 2829 = INTRINSIC_XED_IFORM_OUTSW
  toEnum 2830 = INTRINSIC_XED_IFORM_PABSB_MMXq_MEMq
  toEnum 2831 = INTRINSIC_XED_IFORM_PABSB_MMXq_MMXq
  toEnum 2832 = INTRINSIC_XED_IFORM_PABSB_XMMdq_MEMdq
  toEnum 2833 = INTRINSIC_XED_IFORM_PABSB_XMMdq_XMMdq
  toEnum 2834 = INTRINSIC_XED_IFORM_PABSD_MMXq_MEMq
  toEnum 2835 = INTRINSIC_XED_IFORM_PABSD_MMXq_MMXq
  toEnum 2836 = INTRINSIC_XED_IFORM_PABSD_XMMdq_MEMdq
  toEnum 2837 = INTRINSIC_XED_IFORM_PABSD_XMMdq_XMMdq
  toEnum 2838 = INTRINSIC_XED_IFORM_PABSW_MMXq_MEMq
  toEnum 2839 = INTRINSIC_XED_IFORM_PABSW_MMXq_MMXq
  toEnum 2840 = INTRINSIC_XED_IFORM_PABSW_XMMdq_MEMdq
  toEnum 2841 = INTRINSIC_XED_IFORM_PABSW_XMMdq_XMMdq
  toEnum 2842 = INTRINSIC_XED_IFORM_PACKSSDW_MMXq_MEMq
  toEnum 2843 = INTRINSIC_XED_IFORM_PACKSSDW_MMXq_MMXq
  toEnum 2844 = INTRINSIC_XED_IFORM_PACKSSDW_XMMdq_MEMdq
  toEnum 2845 = INTRINSIC_XED_IFORM_PACKSSDW_XMMdq_XMMdq
  toEnum 2846 = INTRINSIC_XED_IFORM_PACKSSWB_MMXq_MEMq
  toEnum 2847 = INTRINSIC_XED_IFORM_PACKSSWB_MMXq_MMXq
  toEnum 2848 = INTRINSIC_XED_IFORM_PACKSSWB_XMMdq_MEMdq
  toEnum 2849 = INTRINSIC_XED_IFORM_PACKSSWB_XMMdq_XMMdq
  toEnum 2850 = INTRINSIC_XED_IFORM_PACKUSDW_XMMdq_MEMdq
  toEnum 2851 = INTRINSIC_XED_IFORM_PACKUSDW_XMMdq_XMMdq
  toEnum 2852 = INTRINSIC_XED_IFORM_PACKUSWB_MMXq_MEMq
  toEnum 2853 = INTRINSIC_XED_IFORM_PACKUSWB_MMXq_MMXq
  toEnum 2854 = INTRINSIC_XED_IFORM_PACKUSWB_XMMdq_MEMdq
  toEnum 2855 = INTRINSIC_XED_IFORM_PACKUSWB_XMMdq_XMMdq
  toEnum 2856 = INTRINSIC_XED_IFORM_PADDB_MMXq_MEMq
  toEnum 2857 = INTRINSIC_XED_IFORM_PADDB_MMXq_MMXq
  toEnum 2858 = INTRINSIC_XED_IFORM_PADDB_XMMdq_MEMdq
  toEnum 2859 = INTRINSIC_XED_IFORM_PADDB_XMMdq_XMMdq
  toEnum 2860 = INTRINSIC_XED_IFORM_PADDD_MMXq_MEMq
  toEnum 2861 = INTRINSIC_XED_IFORM_PADDD_MMXq_MMXq
  toEnum 2862 = INTRINSIC_XED_IFORM_PADDD_XMMdq_MEMdq
  toEnum 2863 = INTRINSIC_XED_IFORM_PADDD_XMMdq_XMMdq
  toEnum 2864 = INTRINSIC_XED_IFORM_PADDQ_MMXq_MEMq
  toEnum 2865 = INTRINSIC_XED_IFORM_PADDQ_MMXq_MMXq
  toEnum 2866 = INTRINSIC_XED_IFORM_PADDQ_XMMdq_MEMdq
  toEnum 2867 = INTRINSIC_XED_IFORM_PADDQ_XMMdq_XMMdq
  toEnum 2868 = INTRINSIC_XED_IFORM_PADDSB_MMXq_MEMq
  toEnum 2869 = INTRINSIC_XED_IFORM_PADDSB_MMXq_MMXq
  toEnum 2870 = INTRINSIC_XED_IFORM_PADDSB_XMMdq_MEMdq
  toEnum 2871 = INTRINSIC_XED_IFORM_PADDSB_XMMdq_XMMdq
  toEnum 2872 = INTRINSIC_XED_IFORM_PADDSW_MMXq_MEMq
  toEnum 2873 = INTRINSIC_XED_IFORM_PADDSW_MMXq_MMXq
  toEnum 2874 = INTRINSIC_XED_IFORM_PADDSW_XMMdq_MEMdq
  toEnum 2875 = INTRINSIC_XED_IFORM_PADDSW_XMMdq_XMMdq
  toEnum 2876 = INTRINSIC_XED_IFORM_PADDUSB_MMXq_MEMq
  toEnum 2877 = INTRINSIC_XED_IFORM_PADDUSB_MMXq_MMXq
  toEnum 2878 = INTRINSIC_XED_IFORM_PADDUSB_XMMdq_MEMdq
  toEnum 2879 = INTRINSIC_XED_IFORM_PADDUSB_XMMdq_XMMdq
  toEnum 2880 = INTRINSIC_XED_IFORM_PADDUSW_MMXq_MEMq
  toEnum 2881 = INTRINSIC_XED_IFORM_PADDUSW_MMXq_MMXq
  toEnum 2882 = INTRINSIC_XED_IFORM_PADDUSW_XMMdq_MEMdq
  toEnum 2883 = INTRINSIC_XED_IFORM_PADDUSW_XMMdq_XMMdq
  toEnum 2884 = INTRINSIC_XED_IFORM_PADDW_MMXq_MEMq
  toEnum 2885 = INTRINSIC_XED_IFORM_PADDW_MMXq_MMXq
  toEnum 2886 = INTRINSIC_XED_IFORM_PADDW_XMMdq_MEMdq
  toEnum 2887 = INTRINSIC_XED_IFORM_PADDW_XMMdq_XMMdq
  toEnum 2888 = INTRINSIC_XED_IFORM_PALIGNR_MMXq_MEMq_IMMb
  toEnum 2889 = INTRINSIC_XED_IFORM_PALIGNR_MMXq_MMXq_IMMb
  toEnum 2890 = INTRINSIC_XED_IFORM_PALIGNR_XMMdq_MEMdq_IMMb
  toEnum 2891 = INTRINSIC_XED_IFORM_PALIGNR_XMMdq_XMMdq_IMMb
  toEnum 2892 = INTRINSIC_XED_IFORM_PAND_MMXq_MEMq
  toEnum 2893 = INTRINSIC_XED_IFORM_PAND_MMXq_MMXq
  toEnum 2894 = INTRINSIC_XED_IFORM_PAND_XMMdq_MEMdq
  toEnum 2895 = INTRINSIC_XED_IFORM_PAND_XMMdq_XMMdq
  toEnum 2896 = INTRINSIC_XED_IFORM_PANDN_MMXq_MEMq
  toEnum 2897 = INTRINSIC_XED_IFORM_PANDN_MMXq_MMXq
  toEnum 2898 = INTRINSIC_XED_IFORM_PANDN_XMMdq_MEMdq
  toEnum 2899 = INTRINSIC_XED_IFORM_PANDN_XMMdq_XMMdq
  toEnum 2900 = INTRINSIC_XED_IFORM_PAUSE
  toEnum 2901 = INTRINSIC_XED_IFORM_PAVGB_MMXq_MEMq
  toEnum 2902 = INTRINSIC_XED_IFORM_PAVGB_MMXq_MMXq
  toEnum 2903 = INTRINSIC_XED_IFORM_PAVGB_XMMdq_MEMdq
  toEnum 2904 = INTRINSIC_XED_IFORM_PAVGB_XMMdq_XMMdq
  toEnum 2905 = INTRINSIC_XED_IFORM_PAVGUSB_MMXq_MEMq
  toEnum 2906 = INTRINSIC_XED_IFORM_PAVGUSB_MMXq_MMXq
  toEnum 2907 = INTRINSIC_XED_IFORM_PAVGW_MMXq_MEMq
  toEnum 2908 = INTRINSIC_XED_IFORM_PAVGW_MMXq_MMXq
  toEnum 2909 = INTRINSIC_XED_IFORM_PAVGW_XMMdq_MEMdq
  toEnum 2910 = INTRINSIC_XED_IFORM_PAVGW_XMMdq_XMMdq
  toEnum 2911 = INTRINSIC_XED_IFORM_PBLENDVB_XMMdq_MEMdq
  toEnum 2912 = INTRINSIC_XED_IFORM_PBLENDVB_XMMdq_XMMdq
  toEnum 2913 = INTRINSIC_XED_IFORM_PBLENDW_XMMdq_MEMdq_IMMb
  toEnum 2914 = INTRINSIC_XED_IFORM_PBLENDW_XMMdq_XMMdq_IMMb
  toEnum 2915 = INTRINSIC_XED_IFORM_PBNDKB
  toEnum 2916 = INTRINSIC_XED_IFORM_PCLMULQDQ_XMMdq_MEMdq_IMMb
  toEnum 2917 = INTRINSIC_XED_IFORM_PCLMULQDQ_XMMdq_XMMdq_IMMb
  toEnum 2918 = INTRINSIC_XED_IFORM_PCMPEQB_MMXq_MEMq
  toEnum 2919 = INTRINSIC_XED_IFORM_PCMPEQB_MMXq_MMXq
  toEnum 2920 = INTRINSIC_XED_IFORM_PCMPEQB_XMMdq_MEMdq
  toEnum 2921 = INTRINSIC_XED_IFORM_PCMPEQB_XMMdq_XMMdq
  toEnum 2922 = INTRINSIC_XED_IFORM_PCMPEQD_MMXq_MEMq
  toEnum 2923 = INTRINSIC_XED_IFORM_PCMPEQD_MMXq_MMXq
  toEnum 2924 = INTRINSIC_XED_IFORM_PCMPEQD_XMMdq_MEMdq
  toEnum 2925 = INTRINSIC_XED_IFORM_PCMPEQD_XMMdq_XMMdq
  toEnum 2926 = INTRINSIC_XED_IFORM_PCMPEQQ_XMMdq_MEMdq
  toEnum 2927 = INTRINSIC_XED_IFORM_PCMPEQQ_XMMdq_XMMdq
  toEnum 2928 = INTRINSIC_XED_IFORM_PCMPEQW_MMXq_MEMq
  toEnum 2929 = INTRINSIC_XED_IFORM_PCMPEQW_MMXq_MMXq
  toEnum 2930 = INTRINSIC_XED_IFORM_PCMPEQW_XMMdq_MEMdq
  toEnum 2931 = INTRINSIC_XED_IFORM_PCMPEQW_XMMdq_XMMdq
  toEnum 2932 = INTRINSIC_XED_IFORM_PCMPESTRI_XMMdq_MEMdq_IMMb
  toEnum 2933 = INTRINSIC_XED_IFORM_PCMPESTRI_XMMdq_XMMdq_IMMb
  toEnum 2934 = INTRINSIC_XED_IFORM_PCMPESTRI64_XMMdq_MEMdq_IMMb
  toEnum 2935 = INTRINSIC_XED_IFORM_PCMPESTRI64_XMMdq_XMMdq_IMMb
  toEnum 2936 = INTRINSIC_XED_IFORM_PCMPESTRM_XMMdq_MEMdq_IMMb
  toEnum 2937 = INTRINSIC_XED_IFORM_PCMPESTRM_XMMdq_XMMdq_IMMb
  toEnum 2938 = INTRINSIC_XED_IFORM_PCMPESTRM64_XMMdq_MEMdq_IMMb
  toEnum 2939 = INTRINSIC_XED_IFORM_PCMPESTRM64_XMMdq_XMMdq_IMMb
  toEnum 2940 = INTRINSIC_XED_IFORM_PCMPGTB_MMXq_MEMq
  toEnum 2941 = INTRINSIC_XED_IFORM_PCMPGTB_MMXq_MMXq
  toEnum 2942 = INTRINSIC_XED_IFORM_PCMPGTB_XMMdq_MEMdq
  toEnum 2943 = INTRINSIC_XED_IFORM_PCMPGTB_XMMdq_XMMdq
  toEnum 2944 = INTRINSIC_XED_IFORM_PCMPGTD_MMXq_MEMq
  toEnum 2945 = INTRINSIC_XED_IFORM_PCMPGTD_MMXq_MMXq
  toEnum 2946 = INTRINSIC_XED_IFORM_PCMPGTD_XMMdq_MEMdq
  toEnum 2947 = INTRINSIC_XED_IFORM_PCMPGTD_XMMdq_XMMdq
  toEnum 2948 = INTRINSIC_XED_IFORM_PCMPGTQ_XMMdq_MEMdq
  toEnum 2949 = INTRINSIC_XED_IFORM_PCMPGTQ_XMMdq_XMMdq
  toEnum 2950 = INTRINSIC_XED_IFORM_PCMPGTW_MMXq_MEMq
  toEnum 2951 = INTRINSIC_XED_IFORM_PCMPGTW_MMXq_MMXq
  toEnum 2952 = INTRINSIC_XED_IFORM_PCMPGTW_XMMdq_MEMdq
  toEnum 2953 = INTRINSIC_XED_IFORM_PCMPGTW_XMMdq_XMMdq
  toEnum 2954 = INTRINSIC_XED_IFORM_PCMPISTRI_XMMdq_MEMdq_IMMb
  toEnum 2955 = INTRINSIC_XED_IFORM_PCMPISTRI_XMMdq_XMMdq_IMMb
  toEnum 2956 = INTRINSIC_XED_IFORM_PCMPISTRI64_XMMdq_MEMdq_IMMb
  toEnum 2957 = INTRINSIC_XED_IFORM_PCMPISTRI64_XMMdq_XMMdq_IMMb
  toEnum 2958 = INTRINSIC_XED_IFORM_PCMPISTRM_XMMdq_MEMdq_IMMb
  toEnum 2959 = INTRINSIC_XED_IFORM_PCMPISTRM_XMMdq_XMMdq_IMMb
  toEnum 2960 = INTRINSIC_XED_IFORM_PCONFIG
  toEnum 2961 = INTRINSIC_XED_IFORM_PCONFIG64
  toEnum 2962 = INTRINSIC_XED_IFORM_PDEP_GPR32d_GPR32d_GPR32d
  toEnum 2963 = INTRINSIC_XED_IFORM_PDEP_GPR32d_GPR32d_MEMd
  toEnum 2964 = INTRINSIC_XED_IFORM_PDEP_GPR32i32_GPR32i32_GPR32i32_APX
  toEnum 2965 = INTRINSIC_XED_IFORM_PDEP_GPR32i32_GPR32i32_MEMi32_APX
  toEnum 2966 = INTRINSIC_XED_IFORM_PDEP_GPR64i64_GPR64i64_GPR64i64_APX
  toEnum 2967 = INTRINSIC_XED_IFORM_PDEP_GPR64i64_GPR64i64_MEMi64_APX
  toEnum 2968 = INTRINSIC_XED_IFORM_PDEP_GPR64q_GPR64q_GPR64q
  toEnum 2969 = INTRINSIC_XED_IFORM_PDEP_GPR64q_GPR64q_MEMq
  toEnum 2970 = INTRINSIC_XED_IFORM_PEXT_GPR32d_GPR32d_GPR32d
  toEnum 2971 = INTRINSIC_XED_IFORM_PEXT_GPR32d_GPR32d_MEMd
  toEnum 2972 = INTRINSIC_XED_IFORM_PEXT_GPR32i32_GPR32i32_GPR32i32_APX
  toEnum 2973 = INTRINSIC_XED_IFORM_PEXT_GPR32i32_GPR32i32_MEMi32_APX
  toEnum 2974 = INTRINSIC_XED_IFORM_PEXT_GPR64i64_GPR64i64_GPR64i64_APX
  toEnum 2975 = INTRINSIC_XED_IFORM_PEXT_GPR64i64_GPR64i64_MEMi64_APX
  toEnum 2976 = INTRINSIC_XED_IFORM_PEXT_GPR64q_GPR64q_GPR64q
  toEnum 2977 = INTRINSIC_XED_IFORM_PEXT_GPR64q_GPR64q_MEMq
  toEnum 2978 = INTRINSIC_XED_IFORM_PEXTRB_GPR32d_XMMdq_IMMb
  toEnum 2979 = INTRINSIC_XED_IFORM_PEXTRB_MEMb_XMMdq_IMMb
  toEnum 2980 = INTRINSIC_XED_IFORM_PEXTRD_GPR32d_XMMdq_IMMb
  toEnum 2981 = INTRINSIC_XED_IFORM_PEXTRD_MEMd_XMMdq_IMMb
  toEnum 2982 = INTRINSIC_XED_IFORM_PEXTRQ_GPR64q_XMMdq_IMMb
  toEnum 2983 = INTRINSIC_XED_IFORM_PEXTRQ_MEMq_XMMdq_IMMb
  toEnum 2984 = INTRINSIC_XED_IFORM_PEXTRW_GPR32_MMXq_IMMb
  toEnum 2985 = INTRINSIC_XED_IFORM_PEXTRW_GPR32_XMMdq_IMMb
  toEnum 2986 = INTRINSIC_XED_IFORM_PEXTRW_SSE4_GPR32_XMMdq_IMMb
  toEnum 2987 = INTRINSIC_XED_IFORM_PEXTRW_SSE4_MEMw_XMMdq_IMMb
  toEnum 2988 = INTRINSIC_XED_IFORM_PF2ID_MMXq_MEMq
  toEnum 2989 = INTRINSIC_XED_IFORM_PF2ID_MMXq_MMXq
  toEnum 2990 = INTRINSIC_XED_IFORM_PF2IW_MMXq_MEMq
  toEnum 2991 = INTRINSIC_XED_IFORM_PF2IW_MMXq_MMXq
  toEnum 2992 = INTRINSIC_XED_IFORM_PFACC_MMXq_MEMq
  toEnum 2993 = INTRINSIC_XED_IFORM_PFACC_MMXq_MMXq
  toEnum 2994 = INTRINSIC_XED_IFORM_PFADD_MMXq_MEMq
  toEnum 2995 = INTRINSIC_XED_IFORM_PFADD_MMXq_MMXq
  toEnum 2996 = INTRINSIC_XED_IFORM_PFCMPEQ_MMXq_MEMq
  toEnum 2997 = INTRINSIC_XED_IFORM_PFCMPEQ_MMXq_MMXq
  toEnum 2998 = INTRINSIC_XED_IFORM_PFCMPGE_MMXq_MEMq
  toEnum 2999 = INTRINSIC_XED_IFORM_PFCMPGE_MMXq_MMXq
  toEnum 3000 = INTRINSIC_XED_IFORM_PFCMPGT_MMXq_MEMq
  toEnum 3001 = INTRINSIC_XED_IFORM_PFCMPGT_MMXq_MMXq
  toEnum 3002 = INTRINSIC_XED_IFORM_PFMAX_MMXq_MEMq
  toEnum 3003 = INTRINSIC_XED_IFORM_PFMAX_MMXq_MMXq
  toEnum 3004 = INTRINSIC_XED_IFORM_PFMIN_MMXq_MEMq
  toEnum 3005 = INTRINSIC_XED_IFORM_PFMIN_MMXq_MMXq
  toEnum 3006 = INTRINSIC_XED_IFORM_PFMUL_MMXq_MEMq
  toEnum 3007 = INTRINSIC_XED_IFORM_PFMUL_MMXq_MMXq
  toEnum 3008 = INTRINSIC_XED_IFORM_PFNACC_MMXq_MEMq
  toEnum 3009 = INTRINSIC_XED_IFORM_PFNACC_MMXq_MMXq
  toEnum 3010 = INTRINSIC_XED_IFORM_PFPNACC_MMXq_MEMq
  toEnum 3011 = INTRINSIC_XED_IFORM_PFPNACC_MMXq_MMXq
  toEnum 3012 = INTRINSIC_XED_IFORM_PFRCP_MMXq_MEMq
  toEnum 3013 = INTRINSIC_XED_IFORM_PFRCP_MMXq_MMXq
  toEnum 3014 = INTRINSIC_XED_IFORM_PFRCPIT1_MMXq_MEMq
  toEnum 3015 = INTRINSIC_XED_IFORM_PFRCPIT1_MMXq_MMXq
  toEnum 3016 = INTRINSIC_XED_IFORM_PFRCPIT2_MMXq_MEMq
  toEnum 3017 = INTRINSIC_XED_IFORM_PFRCPIT2_MMXq_MMXq
  toEnum 3018 = INTRINSIC_XED_IFORM_PFRSQIT1_MMXq_MEMq
  toEnum 3019 = INTRINSIC_XED_IFORM_PFRSQIT1_MMXq_MMXq
  toEnum 3020 = INTRINSIC_XED_IFORM_PFRSQRT_MMXq_MEMq
  toEnum 3021 = INTRINSIC_XED_IFORM_PFRSQRT_MMXq_MMXq
  toEnum 3022 = INTRINSIC_XED_IFORM_PFSUB_MMXq_MEMq
  toEnum 3023 = INTRINSIC_XED_IFORM_PFSUB_MMXq_MMXq
  toEnum 3024 = INTRINSIC_XED_IFORM_PFSUBR_MMXq_MEMq
  toEnum 3025 = INTRINSIC_XED_IFORM_PFSUBR_MMXq_MMXq
  toEnum 3026 = INTRINSIC_XED_IFORM_PHADDD_MMXq_MEMq
  toEnum 3027 = INTRINSIC_XED_IFORM_PHADDD_MMXq_MMXq
  toEnum 3028 = INTRINSIC_XED_IFORM_PHADDD_XMMdq_MEMdq
  toEnum 3029 = INTRINSIC_XED_IFORM_PHADDD_XMMdq_XMMdq
  toEnum 3030 = INTRINSIC_XED_IFORM_PHADDSW_MMXq_MEMq
  toEnum 3031 = INTRINSIC_XED_IFORM_PHADDSW_MMXq_MMXq
  toEnum 3032 = INTRINSIC_XED_IFORM_PHADDSW_XMMdq_MEMdq
  toEnum 3033 = INTRINSIC_XED_IFORM_PHADDSW_XMMdq_XMMdq
  toEnum 3034 = INTRINSIC_XED_IFORM_PHADDW_MMXq_MEMq
  toEnum 3035 = INTRINSIC_XED_IFORM_PHADDW_MMXq_MMXq
  toEnum 3036 = INTRINSIC_XED_IFORM_PHADDW_XMMdq_MEMdq
  toEnum 3037 = INTRINSIC_XED_IFORM_PHADDW_XMMdq_XMMdq
  toEnum 3038 = INTRINSIC_XED_IFORM_PHMINPOSUW_XMMdq_MEMdq
  toEnum 3039 = INTRINSIC_XED_IFORM_PHMINPOSUW_XMMdq_XMMdq
  toEnum 3040 = INTRINSIC_XED_IFORM_PHSUBD_MMXq_MEMq
  toEnum 3041 = INTRINSIC_XED_IFORM_PHSUBD_MMXq_MMXq
  toEnum 3042 = INTRINSIC_XED_IFORM_PHSUBD_XMMdq_MEMdq
  toEnum 3043 = INTRINSIC_XED_IFORM_PHSUBD_XMMdq_XMMdq
  toEnum 3044 = INTRINSIC_XED_IFORM_PHSUBSW_MMXq_MEMq
  toEnum 3045 = INTRINSIC_XED_IFORM_PHSUBSW_MMXq_MMXq
  toEnum 3046 = INTRINSIC_XED_IFORM_PHSUBSW_XMMdq_MEMdq
  toEnum 3047 = INTRINSIC_XED_IFORM_PHSUBSW_XMMdq_XMMdq
  toEnum 3048 = INTRINSIC_XED_IFORM_PHSUBW_MMXq_MEMq
  toEnum 3049 = INTRINSIC_XED_IFORM_PHSUBW_MMXq_MMXq
  toEnum 3050 = INTRINSIC_XED_IFORM_PHSUBW_XMMdq_MEMdq
  toEnum 3051 = INTRINSIC_XED_IFORM_PHSUBW_XMMdq_XMMdq
  toEnum 3052 = INTRINSIC_XED_IFORM_PI2FD_MMXq_MEMq
  toEnum 3053 = INTRINSIC_XED_IFORM_PI2FD_MMXq_MMXq
  toEnum 3054 = INTRINSIC_XED_IFORM_PI2FW_MMXq_MEMq
  toEnum 3055 = INTRINSIC_XED_IFORM_PI2FW_MMXq_MMXq
  toEnum 3056 = INTRINSIC_XED_IFORM_PINSRB_XMMdq_GPR32d_IMMb
  toEnum 3057 = INTRINSIC_XED_IFORM_PINSRB_XMMdq_MEMb_IMMb
  toEnum 3058 = INTRINSIC_XED_IFORM_PINSRD_XMMdq_GPR32d_IMMb
  toEnum 3059 = INTRINSIC_XED_IFORM_PINSRD_XMMdq_MEMd_IMMb
  toEnum 3060 = INTRINSIC_XED_IFORM_PINSRQ_XMMdq_GPR64q_IMMb
  toEnum 3061 = INTRINSIC_XED_IFORM_PINSRQ_XMMdq_MEMq_IMMb
  toEnum 3062 = INTRINSIC_XED_IFORM_PINSRW_MMXq_GPR32_IMMb
  toEnum 3063 = INTRINSIC_XED_IFORM_PINSRW_MMXq_MEMw_IMMb
  toEnum 3064 = INTRINSIC_XED_IFORM_PINSRW_XMMdq_GPR32_IMMb
  toEnum 3065 = INTRINSIC_XED_IFORM_PINSRW_XMMdq_MEMw_IMMb
  toEnum 3066 = INTRINSIC_XED_IFORM_PMADDUBSW_MMXq_MEMq
  toEnum 3067 = INTRINSIC_XED_IFORM_PMADDUBSW_MMXq_MMXq
  toEnum 3068 = INTRINSIC_XED_IFORM_PMADDUBSW_XMMdq_MEMdq
  toEnum 3069 = INTRINSIC_XED_IFORM_PMADDUBSW_XMMdq_XMMdq
  toEnum 3070 = INTRINSIC_XED_IFORM_PMADDWD_MMXq_MEMq
  toEnum 3071 = INTRINSIC_XED_IFORM_PMADDWD_MMXq_MMXq
  toEnum 3072 = INTRINSIC_XED_IFORM_PMADDWD_XMMdq_MEMdq
  toEnum 3073 = INTRINSIC_XED_IFORM_PMADDWD_XMMdq_XMMdq
  toEnum 3074 = INTRINSIC_XED_IFORM_PMAXSB_XMMdq_MEMdq
  toEnum 3075 = INTRINSIC_XED_IFORM_PMAXSB_XMMdq_XMMdq
  toEnum 3076 = INTRINSIC_XED_IFORM_PMAXSD_XMMdq_MEMdq
  toEnum 3077 = INTRINSIC_XED_IFORM_PMAXSD_XMMdq_XMMdq
  toEnum 3078 = INTRINSIC_XED_IFORM_PMAXSW_MMXq_MEMq
  toEnum 3079 = INTRINSIC_XED_IFORM_PMAXSW_MMXq_MMXq
  toEnum 3080 = INTRINSIC_XED_IFORM_PMAXSW_XMMdq_MEMdq
  toEnum 3081 = INTRINSIC_XED_IFORM_PMAXSW_XMMdq_XMMdq
  toEnum 3082 = INTRINSIC_XED_IFORM_PMAXUB_MMXq_MEMq
  toEnum 3083 = INTRINSIC_XED_IFORM_PMAXUB_MMXq_MMXq
  toEnum 3084 = INTRINSIC_XED_IFORM_PMAXUB_XMMdq_MEMdq
  toEnum 3085 = INTRINSIC_XED_IFORM_PMAXUB_XMMdq_XMMdq
  toEnum 3086 = INTRINSIC_XED_IFORM_PMAXUD_XMMdq_MEMdq
  toEnum 3087 = INTRINSIC_XED_IFORM_PMAXUD_XMMdq_XMMdq
  toEnum 3088 = INTRINSIC_XED_IFORM_PMAXUW_XMMdq_MEMdq
  toEnum 3089 = INTRINSIC_XED_IFORM_PMAXUW_XMMdq_XMMdq
  toEnum 3090 = INTRINSIC_XED_IFORM_PMINSB_XMMdq_MEMdq
  toEnum 3091 = INTRINSIC_XED_IFORM_PMINSB_XMMdq_XMMdq
  toEnum 3092 = INTRINSIC_XED_IFORM_PMINSD_XMMdq_MEMdq
  toEnum 3093 = INTRINSIC_XED_IFORM_PMINSD_XMMdq_XMMdq
  toEnum 3094 = INTRINSIC_XED_IFORM_PMINSW_MMXq_MEMq
  toEnum 3095 = INTRINSIC_XED_IFORM_PMINSW_MMXq_MMXq
  toEnum 3096 = INTRINSIC_XED_IFORM_PMINSW_XMMdq_MEMdq
  toEnum 3097 = INTRINSIC_XED_IFORM_PMINSW_XMMdq_XMMdq
  toEnum 3098 = INTRINSIC_XED_IFORM_PMINUB_MMXq_MEMq
  toEnum 3099 = INTRINSIC_XED_IFORM_PMINUB_MMXq_MMXq
  toEnum 3100 = INTRINSIC_XED_IFORM_PMINUB_XMMdq_MEMdq
  toEnum 3101 = INTRINSIC_XED_IFORM_PMINUB_XMMdq_XMMdq
  toEnum 3102 = INTRINSIC_XED_IFORM_PMINUD_XMMdq_MEMdq
  toEnum 3103 = INTRINSIC_XED_IFORM_PMINUD_XMMdq_XMMdq
  toEnum 3104 = INTRINSIC_XED_IFORM_PMINUW_XMMdq_MEMdq
  toEnum 3105 = INTRINSIC_XED_IFORM_PMINUW_XMMdq_XMMdq
  toEnum 3106 = INTRINSIC_XED_IFORM_PMOVMSKB_GPR32_MMXq
  toEnum 3107 = INTRINSIC_XED_IFORM_PMOVMSKB_GPR32_XMMdq
  toEnum 3108 = INTRINSIC_XED_IFORM_PMOVSXBD_XMMdq_MEMd
  toEnum 3109 = INTRINSIC_XED_IFORM_PMOVSXBD_XMMdq_XMMd
  toEnum 3110 = INTRINSIC_XED_IFORM_PMOVSXBQ_XMMdq_MEMw
  toEnum 3111 = INTRINSIC_XED_IFORM_PMOVSXBQ_XMMdq_XMMw
  toEnum 3112 = INTRINSIC_XED_IFORM_PMOVSXBW_XMMdq_MEMq
  toEnum 3113 = INTRINSIC_XED_IFORM_PMOVSXBW_XMMdq_XMMq
  toEnum 3114 = INTRINSIC_XED_IFORM_PMOVSXDQ_XMMdq_MEMq
  toEnum 3115 = INTRINSIC_XED_IFORM_PMOVSXDQ_XMMdq_XMMq
  toEnum 3116 = INTRINSIC_XED_IFORM_PMOVSXWD_XMMdq_MEMq
  toEnum 3117 = INTRINSIC_XED_IFORM_PMOVSXWD_XMMdq_XMMq
  toEnum 3118 = INTRINSIC_XED_IFORM_PMOVSXWQ_XMMdq_MEMd
  toEnum 3119 = INTRINSIC_XED_IFORM_PMOVSXWQ_XMMdq_XMMd
  toEnum 3120 = INTRINSIC_XED_IFORM_PMOVZXBD_XMMdq_MEMd
  toEnum 3121 = INTRINSIC_XED_IFORM_PMOVZXBD_XMMdq_XMMd
  toEnum 3122 = INTRINSIC_XED_IFORM_PMOVZXBQ_XMMdq_MEMw
  toEnum 3123 = INTRINSIC_XED_IFORM_PMOVZXBQ_XMMdq_XMMw
  toEnum 3124 = INTRINSIC_XED_IFORM_PMOVZXBW_XMMdq_MEMq
  toEnum 3125 = INTRINSIC_XED_IFORM_PMOVZXBW_XMMdq_XMMq
  toEnum 3126 = INTRINSIC_XED_IFORM_PMOVZXDQ_XMMdq_MEMq
  toEnum 3127 = INTRINSIC_XED_IFORM_PMOVZXDQ_XMMdq_XMMq
  toEnum 3128 = INTRINSIC_XED_IFORM_PMOVZXWD_XMMdq_MEMq
  toEnum 3129 = INTRINSIC_XED_IFORM_PMOVZXWD_XMMdq_XMMq
  toEnum 3130 = INTRINSIC_XED_IFORM_PMOVZXWQ_XMMdq_MEMd
  toEnum 3131 = INTRINSIC_XED_IFORM_PMOVZXWQ_XMMdq_XMMd
  toEnum 3132 = INTRINSIC_XED_IFORM_PMULDQ_XMMdq_MEMdq
  toEnum 3133 = INTRINSIC_XED_IFORM_PMULDQ_XMMdq_XMMdq
  toEnum 3134 = INTRINSIC_XED_IFORM_PMULHRSW_MMXq_MEMq
  toEnum 3135 = INTRINSIC_XED_IFORM_PMULHRSW_MMXq_MMXq
  toEnum 3136 = INTRINSIC_XED_IFORM_PMULHRSW_XMMdq_MEMdq
  toEnum 3137 = INTRINSIC_XED_IFORM_PMULHRSW_XMMdq_XMMdq
  toEnum 3138 = INTRINSIC_XED_IFORM_PMULHRW_MMXq_MEMq
  toEnum 3139 = INTRINSIC_XED_IFORM_PMULHRW_MMXq_MMXq
  toEnum 3140 = INTRINSIC_XED_IFORM_PMULHUW_MMXq_MEMq
  toEnum 3141 = INTRINSIC_XED_IFORM_PMULHUW_MMXq_MMXq
  toEnum 3142 = INTRINSIC_XED_IFORM_PMULHUW_XMMdq_MEMdq
  toEnum 3143 = INTRINSIC_XED_IFORM_PMULHUW_XMMdq_XMMdq
  toEnum 3144 = INTRINSIC_XED_IFORM_PMULHW_MMXq_MEMq
  toEnum 3145 = INTRINSIC_XED_IFORM_PMULHW_MMXq_MMXq
  toEnum 3146 = INTRINSIC_XED_IFORM_PMULHW_XMMdq_MEMdq
  toEnum 3147 = INTRINSIC_XED_IFORM_PMULHW_XMMdq_XMMdq
  toEnum 3148 = INTRINSIC_XED_IFORM_PMULLD_XMMdq_MEMdq
  toEnum 3149 = INTRINSIC_XED_IFORM_PMULLD_XMMdq_XMMdq
  toEnum 3150 = INTRINSIC_XED_IFORM_PMULLW_MMXq_MEMq
  toEnum 3151 = INTRINSIC_XED_IFORM_PMULLW_MMXq_MMXq
  toEnum 3152 = INTRINSIC_XED_IFORM_PMULLW_XMMdq_MEMdq
  toEnum 3153 = INTRINSIC_XED_IFORM_PMULLW_XMMdq_XMMdq
  toEnum 3154 = INTRINSIC_XED_IFORM_PMULUDQ_MMXq_MEMq
  toEnum 3155 = INTRINSIC_XED_IFORM_PMULUDQ_MMXq_MMXq
  toEnum 3156 = INTRINSIC_XED_IFORM_PMULUDQ_XMMdq_MEMdq
  toEnum 3157 = INTRINSIC_XED_IFORM_PMULUDQ_XMMdq_XMMdq
  toEnum 3158 = INTRINSIC_XED_IFORM_POP_DS
  toEnum 3159 = INTRINSIC_XED_IFORM_POP_ES
  toEnum 3160 = INTRINSIC_XED_IFORM_POP_FS
  toEnum 3161 = INTRINSIC_XED_IFORM_POP_GPRv_58
  toEnum 3162 = INTRINSIC_XED_IFORM_POP_GPRv_8F
  toEnum 3163 = INTRINSIC_XED_IFORM_POP_GS
  toEnum 3164 = INTRINSIC_XED_IFORM_POP_MEMv
  toEnum 3165 = INTRINSIC_XED_IFORM_POP_SS
  toEnum 3166 = INTRINSIC_XED_IFORM_POP2_GPR64u64_GPR64u64_APX
  toEnum 3167 = INTRINSIC_XED_IFORM_POP2P_GPR64u64_GPR64u64_APX
  toEnum 3168 = INTRINSIC_XED_IFORM_POPA
  toEnum 3169 = INTRINSIC_XED_IFORM_POPAD
  toEnum 3170 = INTRINSIC_XED_IFORM_POPCNT_GPRv_GPRv
  toEnum 3171 = INTRINSIC_XED_IFORM_POPCNT_GPRv_GPRv_APX
  toEnum 3172 = INTRINSIC_XED_IFORM_POPCNT_GPRv_MEMv
  toEnum 3173 = INTRINSIC_XED_IFORM_POPCNT_GPRv_MEMv_APX
  toEnum 3174 = INTRINSIC_XED_IFORM_POPF
  toEnum 3175 = INTRINSIC_XED_IFORM_POPFD
  toEnum 3176 = INTRINSIC_XED_IFORM_POPFQ
  toEnum 3177 = INTRINSIC_XED_IFORM_POPP_GPR64
  toEnum 3178 = INTRINSIC_XED_IFORM_POR_MMXq_MEMq
  toEnum 3179 = INTRINSIC_XED_IFORM_POR_MMXq_MMXq
  toEnum 3180 = INTRINSIC_XED_IFORM_POR_XMMdq_MEMdq
  toEnum 3181 = INTRINSIC_XED_IFORM_POR_XMMdq_XMMdq
  toEnum 3182 = INTRINSIC_XED_IFORM_PREFETCHIT0_MEMu8
  toEnum 3183 = INTRINSIC_XED_IFORM_PREFETCHIT1_MEMu8
  toEnum 3184 = INTRINSIC_XED_IFORM_PREFETCHNTA_MEMmprefetch
  toEnum 3185 = INTRINSIC_XED_IFORM_PREFETCHT0_MEMmprefetch
  toEnum 3186 = INTRINSIC_XED_IFORM_PREFETCHT1_MEMmprefetch
  toEnum 3187 = INTRINSIC_XED_IFORM_PREFETCHT2_MEMmprefetch
  toEnum 3188 = INTRINSIC_XED_IFORM_PREFETCHW_0F0Dr1
  toEnum 3189 = INTRINSIC_XED_IFORM_PREFETCHW_0F0Dr3
  toEnum 3190 = INTRINSIC_XED_IFORM_PREFETCHWT1_MEMu8
  toEnum 3191 = INTRINSIC_XED_IFORM_PREFETCH_EXCLUSIVE_MEMmprefetch
  toEnum 3192 = INTRINSIC_XED_IFORM_PREFETCH_RESERVED_0F0Dr4
  toEnum 3193 = INTRINSIC_XED_IFORM_PREFETCH_RESERVED_0F0Dr5
  toEnum 3194 = INTRINSIC_XED_IFORM_PREFETCH_RESERVED_0F0Dr6
  toEnum 3195 = INTRINSIC_XED_IFORM_PREFETCH_RESERVED_0F0Dr7
  toEnum 3196 = INTRINSIC_XED_IFORM_PSADBW_MMXq_MEMq
  toEnum 3197 = INTRINSIC_XED_IFORM_PSADBW_MMXq_MMXq
  toEnum 3198 = INTRINSIC_XED_IFORM_PSADBW_XMMdq_MEMdq
  toEnum 3199 = INTRINSIC_XED_IFORM_PSADBW_XMMdq_XMMdq
  toEnum 3200 = INTRINSIC_XED_IFORM_PSHUFB_MMXq_MEMq
  toEnum 3201 = INTRINSIC_XED_IFORM_PSHUFB_MMXq_MMXq
  toEnum 3202 = INTRINSIC_XED_IFORM_PSHUFB_XMMdq_MEMdq
  toEnum 3203 = INTRINSIC_XED_IFORM_PSHUFB_XMMdq_XMMdq
  toEnum 3204 = INTRINSIC_XED_IFORM_PSHUFD_XMMdq_MEMdq_IMMb
  toEnum 3205 = INTRINSIC_XED_IFORM_PSHUFD_XMMdq_XMMdq_IMMb
  toEnum 3206 = INTRINSIC_XED_IFORM_PSHUFHW_XMMdq_MEMdq_IMMb
  toEnum 3207 = INTRINSIC_XED_IFORM_PSHUFHW_XMMdq_XMMdq_IMMb
  toEnum 3208 = INTRINSIC_XED_IFORM_PSHUFLW_XMMdq_MEMdq_IMMb
  toEnum 3209 = INTRINSIC_XED_IFORM_PSHUFLW_XMMdq_XMMdq_IMMb
  toEnum 3210 = INTRINSIC_XED_IFORM_PSHUFW_MMXq_MEMq_IMMb
  toEnum 3211 = INTRINSIC_XED_IFORM_PSHUFW_MMXq_MMXq_IMMb
  toEnum 3212 = INTRINSIC_XED_IFORM_PSIGNB_MMXq_MEMq
  toEnum 3213 = INTRINSIC_XED_IFORM_PSIGNB_MMXq_MMXq
  toEnum 3214 = INTRINSIC_XED_IFORM_PSIGNB_XMMdq_MEMdq
  toEnum 3215 = INTRINSIC_XED_IFORM_PSIGNB_XMMdq_XMMdq
  toEnum 3216 = INTRINSIC_XED_IFORM_PSIGND_MMXq_MEMq
  toEnum 3217 = INTRINSIC_XED_IFORM_PSIGND_MMXq_MMXq
  toEnum 3218 = INTRINSIC_XED_IFORM_PSIGND_XMMdq_MEMdq
  toEnum 3219 = INTRINSIC_XED_IFORM_PSIGND_XMMdq_XMMdq
  toEnum 3220 = INTRINSIC_XED_IFORM_PSIGNW_MMXq_MEMq
  toEnum 3221 = INTRINSIC_XED_IFORM_PSIGNW_MMXq_MMXq
  toEnum 3222 = INTRINSIC_XED_IFORM_PSIGNW_XMMdq_MEMdq
  toEnum 3223 = INTRINSIC_XED_IFORM_PSIGNW_XMMdq_XMMdq
  toEnum 3224 = INTRINSIC_XED_IFORM_PSLLD_MMXq_IMMb
  toEnum 3225 = INTRINSIC_XED_IFORM_PSLLD_MMXq_MEMq
  toEnum 3226 = INTRINSIC_XED_IFORM_PSLLD_MMXq_MMXq
  toEnum 3227 = INTRINSIC_XED_IFORM_PSLLD_XMMdq_IMMb
  toEnum 3228 = INTRINSIC_XED_IFORM_PSLLD_XMMdq_MEMdq
  toEnum 3229 = INTRINSIC_XED_IFORM_PSLLD_XMMdq_XMMdq
  toEnum 3230 = INTRINSIC_XED_IFORM_PSLLDQ_XMMdq_IMMb
  toEnum 3231 = INTRINSIC_XED_IFORM_PSLLQ_MMXq_IMMb
  toEnum 3232 = INTRINSIC_XED_IFORM_PSLLQ_MMXq_MEMq
  toEnum 3233 = INTRINSIC_XED_IFORM_PSLLQ_MMXq_MMXq
  toEnum 3234 = INTRINSIC_XED_IFORM_PSLLQ_XMMdq_IMMb
  toEnum 3235 = INTRINSIC_XED_IFORM_PSLLQ_XMMdq_MEMdq
  toEnum 3236 = INTRINSIC_XED_IFORM_PSLLQ_XMMdq_XMMdq
  toEnum 3237 = INTRINSIC_XED_IFORM_PSLLW_MMXq_IMMb
  toEnum 3238 = INTRINSIC_XED_IFORM_PSLLW_MMXq_MEMq
  toEnum 3239 = INTRINSIC_XED_IFORM_PSLLW_MMXq_MMXq
  toEnum 3240 = INTRINSIC_XED_IFORM_PSLLW_XMMdq_IMMb
  toEnum 3241 = INTRINSIC_XED_IFORM_PSLLW_XMMdq_MEMdq
  toEnum 3242 = INTRINSIC_XED_IFORM_PSLLW_XMMdq_XMMdq
  toEnum 3243 = INTRINSIC_XED_IFORM_PSMASH_RAX
  toEnum 3244 = INTRINSIC_XED_IFORM_PSRAD_MMXq_IMMb
  toEnum 3245 = INTRINSIC_XED_IFORM_PSRAD_MMXq_MEMq
  toEnum 3246 = INTRINSIC_XED_IFORM_PSRAD_MMXq_MMXq
  toEnum 3247 = INTRINSIC_XED_IFORM_PSRAD_XMMdq_IMMb
  toEnum 3248 = INTRINSIC_XED_IFORM_PSRAD_XMMdq_MEMdq
  toEnum 3249 = INTRINSIC_XED_IFORM_PSRAD_XMMdq_XMMdq
  toEnum 3250 = INTRINSIC_XED_IFORM_PSRAW_MMXq_IMMb
  toEnum 3251 = INTRINSIC_XED_IFORM_PSRAW_MMXq_MEMq
  toEnum 3252 = INTRINSIC_XED_IFORM_PSRAW_MMXq_MMXq
  toEnum 3253 = INTRINSIC_XED_IFORM_PSRAW_XMMdq_IMMb
  toEnum 3254 = INTRINSIC_XED_IFORM_PSRAW_XMMdq_MEMdq
  toEnum 3255 = INTRINSIC_XED_IFORM_PSRAW_XMMdq_XMMdq
  toEnum 3256 = INTRINSIC_XED_IFORM_PSRLD_MMXq_IMMb
  toEnum 3257 = INTRINSIC_XED_IFORM_PSRLD_MMXq_MEMq
  toEnum 3258 = INTRINSIC_XED_IFORM_PSRLD_MMXq_MMXq
  toEnum 3259 = INTRINSIC_XED_IFORM_PSRLD_XMMdq_IMMb
  toEnum 3260 = INTRINSIC_XED_IFORM_PSRLD_XMMdq_MEMdq
  toEnum 3261 = INTRINSIC_XED_IFORM_PSRLD_XMMdq_XMMdq
  toEnum 3262 = INTRINSIC_XED_IFORM_PSRLDQ_XMMdq_IMMb
  toEnum 3263 = INTRINSIC_XED_IFORM_PSRLQ_MMXq_IMMb
  toEnum 3264 = INTRINSIC_XED_IFORM_PSRLQ_MMXq_MEMq
  toEnum 3265 = INTRINSIC_XED_IFORM_PSRLQ_MMXq_MMXq
  toEnum 3266 = INTRINSIC_XED_IFORM_PSRLQ_XMMdq_IMMb
  toEnum 3267 = INTRINSIC_XED_IFORM_PSRLQ_XMMdq_MEMdq
  toEnum 3268 = INTRINSIC_XED_IFORM_PSRLQ_XMMdq_XMMdq
  toEnum 3269 = INTRINSIC_XED_IFORM_PSRLW_MMXq_IMMb
  toEnum 3270 = INTRINSIC_XED_IFORM_PSRLW_MMXq_MEMq
  toEnum 3271 = INTRINSIC_XED_IFORM_PSRLW_MMXq_MMXq
  toEnum 3272 = INTRINSIC_XED_IFORM_PSRLW_XMMdq_IMMb
  toEnum 3273 = INTRINSIC_XED_IFORM_PSRLW_XMMdq_MEMdq
  toEnum 3274 = INTRINSIC_XED_IFORM_PSRLW_XMMdq_XMMdq
  toEnum 3275 = INTRINSIC_XED_IFORM_PSUBB_MMXq_MEMq
  toEnum 3276 = INTRINSIC_XED_IFORM_PSUBB_MMXq_MMXq
  toEnum 3277 = INTRINSIC_XED_IFORM_PSUBB_XMMdq_MEMdq
  toEnum 3278 = INTRINSIC_XED_IFORM_PSUBB_XMMdq_XMMdq
  toEnum 3279 = INTRINSIC_XED_IFORM_PSUBD_MMXq_MEMq
  toEnum 3280 = INTRINSIC_XED_IFORM_PSUBD_MMXq_MMXq
  toEnum 3281 = INTRINSIC_XED_IFORM_PSUBD_XMMdq_MEMdq
  toEnum 3282 = INTRINSIC_XED_IFORM_PSUBD_XMMdq_XMMdq
  toEnum 3283 = INTRINSIC_XED_IFORM_PSUBQ_MMXq_MEMq
  toEnum 3284 = INTRINSIC_XED_IFORM_PSUBQ_MMXq_MMXq
  toEnum 3285 = INTRINSIC_XED_IFORM_PSUBQ_XMMdq_MEMdq
  toEnum 3286 = INTRINSIC_XED_IFORM_PSUBQ_XMMdq_XMMdq
  toEnum 3287 = INTRINSIC_XED_IFORM_PSUBSB_MMXq_MEMq
  toEnum 3288 = INTRINSIC_XED_IFORM_PSUBSB_MMXq_MMXq
  toEnum 3289 = INTRINSIC_XED_IFORM_PSUBSB_XMMdq_MEMdq
  toEnum 3290 = INTRINSIC_XED_IFORM_PSUBSB_XMMdq_XMMdq
  toEnum 3291 = INTRINSIC_XED_IFORM_PSUBSW_MMXq_MEMq
  toEnum 3292 = INTRINSIC_XED_IFORM_PSUBSW_MMXq_MMXq
  toEnum 3293 = INTRINSIC_XED_IFORM_PSUBSW_XMMdq_MEMdq
  toEnum 3294 = INTRINSIC_XED_IFORM_PSUBSW_XMMdq_XMMdq
  toEnum 3295 = INTRINSIC_XED_IFORM_PSUBUSB_MMXq_MEMq
  toEnum 3296 = INTRINSIC_XED_IFORM_PSUBUSB_MMXq_MMXq
  toEnum 3297 = INTRINSIC_XED_IFORM_PSUBUSB_XMMdq_MEMdq
  toEnum 3298 = INTRINSIC_XED_IFORM_PSUBUSB_XMMdq_XMMdq
  toEnum 3299 = INTRINSIC_XED_IFORM_PSUBUSW_MMXq_MEMq
  toEnum 3300 = INTRINSIC_XED_IFORM_PSUBUSW_MMXq_MMXq
  toEnum 3301 = INTRINSIC_XED_IFORM_PSUBUSW_XMMdq_MEMdq
  toEnum 3302 = INTRINSIC_XED_IFORM_PSUBUSW_XMMdq_XMMdq
  toEnum 3303 = INTRINSIC_XED_IFORM_PSUBW_MMXq_MEMq
  toEnum 3304 = INTRINSIC_XED_IFORM_PSUBW_MMXq_MMXq
  toEnum 3305 = INTRINSIC_XED_IFORM_PSUBW_XMMdq_MEMdq
  toEnum 3306 = INTRINSIC_XED_IFORM_PSUBW_XMMdq_XMMdq
  toEnum 3307 = INTRINSIC_XED_IFORM_PSWAPD_MMXq_MEMq
  toEnum 3308 = INTRINSIC_XED_IFORM_PSWAPD_MMXq_MMXq
  toEnum 3309 = INTRINSIC_XED_IFORM_PTEST_XMMdq_MEMdq
  toEnum 3310 = INTRINSIC_XED_IFORM_PTEST_XMMdq_XMMdq
  toEnum 3311 = INTRINSIC_XED_IFORM_PTWRITE_GPRy
  toEnum 3312 = INTRINSIC_XED_IFORM_PTWRITE_MEMy
  toEnum 3313 = INTRINSIC_XED_IFORM_PUNPCKHBW_MMXq_MEMq
  toEnum 3314 = INTRINSIC_XED_IFORM_PUNPCKHBW_MMXq_MMXd
  toEnum 3315 = INTRINSIC_XED_IFORM_PUNPCKHBW_XMMdq_MEMdq
  toEnum 3316 = INTRINSIC_XED_IFORM_PUNPCKHBW_XMMdq_XMMq
  toEnum 3317 = INTRINSIC_XED_IFORM_PUNPCKHDQ_MMXq_MEMq
  toEnum 3318 = INTRINSIC_XED_IFORM_PUNPCKHDQ_MMXq_MMXd
  toEnum 3319 = INTRINSIC_XED_IFORM_PUNPCKHDQ_XMMdq_MEMdq
  toEnum 3320 = INTRINSIC_XED_IFORM_PUNPCKHDQ_XMMdq_XMMq
  toEnum 3321 = INTRINSIC_XED_IFORM_PUNPCKHQDQ_XMMdq_MEMdq
  toEnum 3322 = INTRINSIC_XED_IFORM_PUNPCKHQDQ_XMMdq_XMMq
  toEnum 3323 = INTRINSIC_XED_IFORM_PUNPCKHWD_MMXq_MEMq
  toEnum 3324 = INTRINSIC_XED_IFORM_PUNPCKHWD_MMXq_MMXd
  toEnum 3325 = INTRINSIC_XED_IFORM_PUNPCKHWD_XMMdq_MEMdq
  toEnum 3326 = INTRINSIC_XED_IFORM_PUNPCKHWD_XMMdq_XMMq
  toEnum 3327 = INTRINSIC_XED_IFORM_PUNPCKLBW_MMXq_MEMd
  toEnum 3328 = INTRINSIC_XED_IFORM_PUNPCKLBW_MMXq_MMXd
  toEnum 3329 = INTRINSIC_XED_IFORM_PUNPCKLBW_XMMdq_MEMdq
  toEnum 3330 = INTRINSIC_XED_IFORM_PUNPCKLBW_XMMdq_XMMq
  toEnum 3331 = INTRINSIC_XED_IFORM_PUNPCKLDQ_MMXq_MEMd
  toEnum 3332 = INTRINSIC_XED_IFORM_PUNPCKLDQ_MMXq_MMXd
  toEnum 3333 = INTRINSIC_XED_IFORM_PUNPCKLDQ_XMMdq_MEMdq
  toEnum 3334 = INTRINSIC_XED_IFORM_PUNPCKLDQ_XMMdq_XMMq
  toEnum 3335 = INTRINSIC_XED_IFORM_PUNPCKLQDQ_XMMdq_MEMdq
  toEnum 3336 = INTRINSIC_XED_IFORM_PUNPCKLQDQ_XMMdq_XMMq
  toEnum 3337 = INTRINSIC_XED_IFORM_PUNPCKLWD_MMXq_MEMd
  toEnum 3338 = INTRINSIC_XED_IFORM_PUNPCKLWD_MMXq_MMXd
  toEnum 3339 = INTRINSIC_XED_IFORM_PUNPCKLWD_XMMdq_MEMdq
  toEnum 3340 = INTRINSIC_XED_IFORM_PUNPCKLWD_XMMdq_XMMq
  toEnum 3341 = INTRINSIC_XED_IFORM_PUSH_CS
  toEnum 3342 = INTRINSIC_XED_IFORM_PUSH_DS
  toEnum 3343 = INTRINSIC_XED_IFORM_PUSH_ES
  toEnum 3344 = INTRINSIC_XED_IFORM_PUSH_FS
  toEnum 3345 = INTRINSIC_XED_IFORM_PUSH_GPRv_50
  toEnum 3346 = INTRINSIC_XED_IFORM_PUSH_GPRv_FFr6
  toEnum 3347 = INTRINSIC_XED_IFORM_PUSH_GS
  toEnum 3348 = INTRINSIC_XED_IFORM_PUSH_IMMb
  toEnum 3349 = INTRINSIC_XED_IFORM_PUSH_IMMz
  toEnum 3350 = INTRINSIC_XED_IFORM_PUSH_MEMv
  toEnum 3351 = INTRINSIC_XED_IFORM_PUSH_SS
  toEnum 3352 = INTRINSIC_XED_IFORM_PUSH2_GPR64u64_GPR64u64_APX
  toEnum 3353 = INTRINSIC_XED_IFORM_PUSH2P_GPR64u64_GPR64u64_APX
  toEnum 3354 = INTRINSIC_XED_IFORM_PUSHA
  toEnum 3355 = INTRINSIC_XED_IFORM_PUSHAD
  toEnum 3356 = INTRINSIC_XED_IFORM_PUSHF
  toEnum 3357 = INTRINSIC_XED_IFORM_PUSHFD
  toEnum 3358 = INTRINSIC_XED_IFORM_PUSHFQ
  toEnum 3359 = INTRINSIC_XED_IFORM_PUSHP_GPR64
  toEnum 3360 = INTRINSIC_XED_IFORM_PVALIDATE_RAX_ECX_EDX
  toEnum 3361 = INTRINSIC_XED_IFORM_PXOR_MMXq_MEMq
  toEnum 3362 = INTRINSIC_XED_IFORM_PXOR_MMXq_MMXq
  toEnum 3363 = INTRINSIC_XED_IFORM_PXOR_XMMdq_MEMdq
  toEnum 3364 = INTRINSIC_XED_IFORM_PXOR_XMMdq_XMMdq
  toEnum 3365 = INTRINSIC_XED_IFORM_RCL_GPR8_CL
  toEnum 3366 = INTRINSIC_XED_IFORM_RCL_GPR8_IMMb
  toEnum 3367 = INTRINSIC_XED_IFORM_RCL_GPR8_ONE
  toEnum 3368 = INTRINSIC_XED_IFORM_RCL_GPR8i8_CL_APX
  toEnum 3369 = INTRINSIC_XED_IFORM_RCL_GPR8i8_GPR8i8_CL_APX
  toEnum 3370 = INTRINSIC_XED_IFORM_RCL_GPR8i8_GPR8i8_IMM8_APX
  toEnum 3371 = INTRINSIC_XED_IFORM_RCL_GPR8i8_GPR8i8_ONE_APX
  toEnum 3372 = INTRINSIC_XED_IFORM_RCL_GPR8i8_IMM8_APX
  toEnum 3373 = INTRINSIC_XED_IFORM_RCL_GPR8i8_MEMi8_CL_APX
  toEnum 3374 = INTRINSIC_XED_IFORM_RCL_GPR8i8_MEMi8_IMM8_APX
  toEnum 3375 = INTRINSIC_XED_IFORM_RCL_GPR8i8_MEMi8_ONE_APX
  toEnum 3376 = INTRINSIC_XED_IFORM_RCL_GPR8i8_ONE_APX
  toEnum 3377 = INTRINSIC_XED_IFORM_RCL_GPRv_CL
  toEnum 3378 = INTRINSIC_XED_IFORM_RCL_GPRv_CL_APX
  toEnum 3379 = INTRINSIC_XED_IFORM_RCL_GPRv_GPRv_CL_APX
  toEnum 3380 = INTRINSIC_XED_IFORM_RCL_GPRv_GPRv_IMM8_APX
  toEnum 3381 = INTRINSIC_XED_IFORM_RCL_GPRv_GPRv_ONE_APX
  toEnum 3382 = INTRINSIC_XED_IFORM_RCL_GPRv_IMM8_APX
  toEnum 3383 = INTRINSIC_XED_IFORM_RCL_GPRv_IMMb
  toEnum 3384 = INTRINSIC_XED_IFORM_RCL_GPRv_MEMv_CL_APX
  toEnum 3385 = INTRINSIC_XED_IFORM_RCL_GPRv_MEMv_IMM8_APX
  toEnum 3386 = INTRINSIC_XED_IFORM_RCL_GPRv_MEMv_ONE_APX
  toEnum 3387 = INTRINSIC_XED_IFORM_RCL_GPRv_ONE
  toEnum 3388 = INTRINSIC_XED_IFORM_RCL_GPRv_ONE_APX
  toEnum 3389 = INTRINSIC_XED_IFORM_RCL_MEMb_CL
  toEnum 3390 = INTRINSIC_XED_IFORM_RCL_MEMb_IMMb
  toEnum 3391 = INTRINSIC_XED_IFORM_RCL_MEMb_ONE
  toEnum 3392 = INTRINSIC_XED_IFORM_RCL_MEMi8_CL_APX
  toEnum 3393 = INTRINSIC_XED_IFORM_RCL_MEMi8_IMM8_APX
  toEnum 3394 = INTRINSIC_XED_IFORM_RCL_MEMi8_ONE_APX
  toEnum 3395 = INTRINSIC_XED_IFORM_RCL_MEMv_CL
  toEnum 3396 = INTRINSIC_XED_IFORM_RCL_MEMv_CL_APX
  toEnum 3397 = INTRINSIC_XED_IFORM_RCL_MEMv_IMM8_APX
  toEnum 3398 = INTRINSIC_XED_IFORM_RCL_MEMv_IMMb
  toEnum 3399 = INTRINSIC_XED_IFORM_RCL_MEMv_ONE
  toEnum 3400 = INTRINSIC_XED_IFORM_RCL_MEMv_ONE_APX
  toEnum 3401 = INTRINSIC_XED_IFORM_RCPPS_XMMps_MEMps
  toEnum 3402 = INTRINSIC_XED_IFORM_RCPPS_XMMps_XMMps
  toEnum 3403 = INTRINSIC_XED_IFORM_RCPSS_XMMss_MEMss
  toEnum 3404 = INTRINSIC_XED_IFORM_RCPSS_XMMss_XMMss
  toEnum 3405 = INTRINSIC_XED_IFORM_RCR_GPR8_CL
  toEnum 3406 = INTRINSIC_XED_IFORM_RCR_GPR8_IMMb
  toEnum 3407 = INTRINSIC_XED_IFORM_RCR_GPR8_ONE
  toEnum 3408 = INTRINSIC_XED_IFORM_RCR_GPR8i8_CL_APX
  toEnum 3409 = INTRINSIC_XED_IFORM_RCR_GPR8i8_GPR8i8_CL_APX
  toEnum 3410 = INTRINSIC_XED_IFORM_RCR_GPR8i8_GPR8i8_IMM8_APX
  toEnum 3411 = INTRINSIC_XED_IFORM_RCR_GPR8i8_GPR8i8_ONE_APX
  toEnum 3412 = INTRINSIC_XED_IFORM_RCR_GPR8i8_IMM8_APX
  toEnum 3413 = INTRINSIC_XED_IFORM_RCR_GPR8i8_MEMi8_CL_APX
  toEnum 3414 = INTRINSIC_XED_IFORM_RCR_GPR8i8_MEMi8_IMM8_APX
  toEnum 3415 = INTRINSIC_XED_IFORM_RCR_GPR8i8_MEMi8_ONE_APX
  toEnum 3416 = INTRINSIC_XED_IFORM_RCR_GPR8i8_ONE_APX
  toEnum 3417 = INTRINSIC_XED_IFORM_RCR_GPRv_CL
  toEnum 3418 = INTRINSIC_XED_IFORM_RCR_GPRv_CL_APX
  toEnum 3419 = INTRINSIC_XED_IFORM_RCR_GPRv_GPRv_CL_APX
  toEnum 3420 = INTRINSIC_XED_IFORM_RCR_GPRv_GPRv_IMM8_APX
  toEnum 3421 = INTRINSIC_XED_IFORM_RCR_GPRv_GPRv_ONE_APX
  toEnum 3422 = INTRINSIC_XED_IFORM_RCR_GPRv_IMM8_APX
  toEnum 3423 = INTRINSIC_XED_IFORM_RCR_GPRv_IMMb
  toEnum 3424 = INTRINSIC_XED_IFORM_RCR_GPRv_MEMv_CL_APX
  toEnum 3425 = INTRINSIC_XED_IFORM_RCR_GPRv_MEMv_IMM8_APX
  toEnum 3426 = INTRINSIC_XED_IFORM_RCR_GPRv_MEMv_ONE_APX
  toEnum 3427 = INTRINSIC_XED_IFORM_RCR_GPRv_ONE
  toEnum 3428 = INTRINSIC_XED_IFORM_RCR_GPRv_ONE_APX
  toEnum 3429 = INTRINSIC_XED_IFORM_RCR_MEMb_CL
  toEnum 3430 = INTRINSIC_XED_IFORM_RCR_MEMb_IMMb
  toEnum 3431 = INTRINSIC_XED_IFORM_RCR_MEMb_ONE
  toEnum 3432 = INTRINSIC_XED_IFORM_RCR_MEMi8_CL_APX
  toEnum 3433 = INTRINSIC_XED_IFORM_RCR_MEMi8_IMM8_APX
  toEnum 3434 = INTRINSIC_XED_IFORM_RCR_MEMi8_ONE_APX
  toEnum 3435 = INTRINSIC_XED_IFORM_RCR_MEMv_CL
  toEnum 3436 = INTRINSIC_XED_IFORM_RCR_MEMv_CL_APX
  toEnum 3437 = INTRINSIC_XED_IFORM_RCR_MEMv_IMM8_APX
  toEnum 3438 = INTRINSIC_XED_IFORM_RCR_MEMv_IMMb
  toEnum 3439 = INTRINSIC_XED_IFORM_RCR_MEMv_ONE
  toEnum 3440 = INTRINSIC_XED_IFORM_RCR_MEMv_ONE_APX
  toEnum 3441 = INTRINSIC_XED_IFORM_RDFSBASE_GPRy
  toEnum 3442 = INTRINSIC_XED_IFORM_RDGSBASE_GPRy
  toEnum 3443 = INTRINSIC_XED_IFORM_RDMSR
  toEnum 3444 = INTRINSIC_XED_IFORM_RDMSRLIST
  toEnum 3445 = INTRINSIC_XED_IFORM_RDPID_GPR32u32
  toEnum 3446 = INTRINSIC_XED_IFORM_RDPID_GPR64u64
  toEnum 3447 = INTRINSIC_XED_IFORM_RDPKRU
  toEnum 3448 = INTRINSIC_XED_IFORM_RDPMC
  toEnum 3449 = INTRINSIC_XED_IFORM_RDPRU
  toEnum 3450 = INTRINSIC_XED_IFORM_RDRAND_GPRv
  toEnum 3451 = INTRINSIC_XED_IFORM_RDSEED_GPRv
  toEnum 3452 = INTRINSIC_XED_IFORM_RDSSPD_GPR32u32
  toEnum 3453 = INTRINSIC_XED_IFORM_RDSSPQ_GPR64u64
  toEnum 3454 = INTRINSIC_XED_IFORM_RDTSC
  toEnum 3455 = INTRINSIC_XED_IFORM_RDTSCP
  toEnum 3456 = INTRINSIC_XED_IFORM_REPE_CMPSB
  toEnum 3457 = INTRINSIC_XED_IFORM_REPE_CMPSD
  toEnum 3458 = INTRINSIC_XED_IFORM_REPE_CMPSQ
  toEnum 3459 = INTRINSIC_XED_IFORM_REPE_CMPSW
  toEnum 3460 = INTRINSIC_XED_IFORM_REPE_SCASB
  toEnum 3461 = INTRINSIC_XED_IFORM_REPE_SCASD
  toEnum 3462 = INTRINSIC_XED_IFORM_REPE_SCASQ
  toEnum 3463 = INTRINSIC_XED_IFORM_REPE_SCASW
  toEnum 3464 = INTRINSIC_XED_IFORM_REPNE_CMPSB
  toEnum 3465 = INTRINSIC_XED_IFORM_REPNE_CMPSD
  toEnum 3466 = INTRINSIC_XED_IFORM_REPNE_CMPSQ
  toEnum 3467 = INTRINSIC_XED_IFORM_REPNE_CMPSW
  toEnum 3468 = INTRINSIC_XED_IFORM_REPNE_SCASB
  toEnum 3469 = INTRINSIC_XED_IFORM_REPNE_SCASD
  toEnum 3470 = INTRINSIC_XED_IFORM_REPNE_SCASQ
  toEnum 3471 = INTRINSIC_XED_IFORM_REPNE_SCASW
  toEnum 3472 = INTRINSIC_XED_IFORM_REP_INSB
  toEnum 3473 = INTRINSIC_XED_IFORM_REP_INSD
  toEnum 3474 = INTRINSIC_XED_IFORM_REP_INSW
  toEnum 3475 = INTRINSIC_XED_IFORM_REP_LODSB
  toEnum 3476 = INTRINSIC_XED_IFORM_REP_LODSD
  toEnum 3477 = INTRINSIC_XED_IFORM_REP_LODSQ
  toEnum 3478 = INTRINSIC_XED_IFORM_REP_LODSW
  toEnum 3479 = INTRINSIC_XED_IFORM_REP_MONTMUL
  toEnum 3480 = INTRINSIC_XED_IFORM_REP_MOVSB
  toEnum 3481 = INTRINSIC_XED_IFORM_REP_MOVSD
  toEnum 3482 = INTRINSIC_XED_IFORM_REP_MOVSQ
  toEnum 3483 = INTRINSIC_XED_IFORM_REP_MOVSW
  toEnum 3484 = INTRINSIC_XED_IFORM_REP_OUTSB
  toEnum 3485 = INTRINSIC_XED_IFORM_REP_OUTSD
  toEnum 3486 = INTRINSIC_XED_IFORM_REP_OUTSW
  toEnum 3487 = INTRINSIC_XED_IFORM_REP_STOSB
  toEnum 3488 = INTRINSIC_XED_IFORM_REP_STOSD
  toEnum 3489 = INTRINSIC_XED_IFORM_REP_STOSQ
  toEnum 3490 = INTRINSIC_XED_IFORM_REP_STOSW
  toEnum 3491 = INTRINSIC_XED_IFORM_REP_XCRYPTCBC
  toEnum 3492 = INTRINSIC_XED_IFORM_REP_XCRYPTCFB
  toEnum 3493 = INTRINSIC_XED_IFORM_REP_XCRYPTCTR
  toEnum 3494 = INTRINSIC_XED_IFORM_REP_XCRYPTECB
  toEnum 3495 = INTRINSIC_XED_IFORM_REP_XCRYPTOFB
  toEnum 3496 = INTRINSIC_XED_IFORM_REP_XSHA1
  toEnum 3497 = INTRINSIC_XED_IFORM_REP_XSHA256
  toEnum 3498 = INTRINSIC_XED_IFORM_REP_XSTORE
  toEnum 3499 = INTRINSIC_XED_IFORM_RET_FAR
  toEnum 3500 = INTRINSIC_XED_IFORM_RET_FAR_IMMw
  toEnum 3501 = INTRINSIC_XED_IFORM_RET_NEAR
  toEnum 3502 = INTRINSIC_XED_IFORM_RET_NEAR_IMMw
  toEnum 3503 = INTRINSIC_XED_IFORM_RMPADJUST_RAX_RCX_RDX
  toEnum 3504 = INTRINSIC_XED_IFORM_RMPUPDATE_RAX_RCX
  toEnum 3505 = INTRINSIC_XED_IFORM_ROL_GPR8_CL
  toEnum 3506 = INTRINSIC_XED_IFORM_ROL_GPR8_IMMb
  toEnum 3507 = INTRINSIC_XED_IFORM_ROL_GPR8_ONE
  toEnum 3508 = INTRINSIC_XED_IFORM_ROL_GPR8i8_CL_APX
  toEnum 3509 = INTRINSIC_XED_IFORM_ROL_GPR8i8_GPR8i8_CL_APX
  toEnum 3510 = INTRINSIC_XED_IFORM_ROL_GPR8i8_GPR8i8_IMM8_APX
  toEnum 3511 = INTRINSIC_XED_IFORM_ROL_GPR8i8_GPR8i8_ONE_APX
  toEnum 3512 = INTRINSIC_XED_IFORM_ROL_GPR8i8_IMM8_APX
  toEnum 3513 = INTRINSIC_XED_IFORM_ROL_GPR8i8_MEMi8_CL_APX
  toEnum 3514 = INTRINSIC_XED_IFORM_ROL_GPR8i8_MEMi8_IMM8_APX
  toEnum 3515 = INTRINSIC_XED_IFORM_ROL_GPR8i8_MEMi8_ONE_APX
  toEnum 3516 = INTRINSIC_XED_IFORM_ROL_GPR8i8_ONE_APX
  toEnum 3517 = INTRINSIC_XED_IFORM_ROL_GPRv_CL
  toEnum 3518 = INTRINSIC_XED_IFORM_ROL_GPRv_CL_APX
  toEnum 3519 = INTRINSIC_XED_IFORM_ROL_GPRv_GPRv_CL_APX
  toEnum 3520 = INTRINSIC_XED_IFORM_ROL_GPRv_GPRv_IMM8_APX
  toEnum 3521 = INTRINSIC_XED_IFORM_ROL_GPRv_GPRv_ONE_APX
  toEnum 3522 = INTRINSIC_XED_IFORM_ROL_GPRv_IMM8_APX
  toEnum 3523 = INTRINSIC_XED_IFORM_ROL_GPRv_IMMb
  toEnum 3524 = INTRINSIC_XED_IFORM_ROL_GPRv_MEMv_CL_APX
  toEnum 3525 = INTRINSIC_XED_IFORM_ROL_GPRv_MEMv_IMM8_APX
  toEnum 3526 = INTRINSIC_XED_IFORM_ROL_GPRv_MEMv_ONE_APX
  toEnum 3527 = INTRINSIC_XED_IFORM_ROL_GPRv_ONE
  toEnum 3528 = INTRINSIC_XED_IFORM_ROL_GPRv_ONE_APX
  toEnum 3529 = INTRINSIC_XED_IFORM_ROL_MEMb_CL
  toEnum 3530 = INTRINSIC_XED_IFORM_ROL_MEMb_IMMb
  toEnum 3531 = INTRINSIC_XED_IFORM_ROL_MEMb_ONE
  toEnum 3532 = INTRINSIC_XED_IFORM_ROL_MEMi8_CL_APX
  toEnum 3533 = INTRINSIC_XED_IFORM_ROL_MEMi8_IMM8_APX
  toEnum 3534 = INTRINSIC_XED_IFORM_ROL_MEMi8_ONE_APX
  toEnum 3535 = INTRINSIC_XED_IFORM_ROL_MEMv_CL
  toEnum 3536 = INTRINSIC_XED_IFORM_ROL_MEMv_CL_APX
  toEnum 3537 = INTRINSIC_XED_IFORM_ROL_MEMv_IMM8_APX
  toEnum 3538 = INTRINSIC_XED_IFORM_ROL_MEMv_IMMb
  toEnum 3539 = INTRINSIC_XED_IFORM_ROL_MEMv_ONE
  toEnum 3540 = INTRINSIC_XED_IFORM_ROL_MEMv_ONE_APX
  toEnum 3541 = INTRINSIC_XED_IFORM_ROR_GPR8_CL
  toEnum 3542 = INTRINSIC_XED_IFORM_ROR_GPR8_IMMb
  toEnum 3543 = INTRINSIC_XED_IFORM_ROR_GPR8_ONE
  toEnum 3544 = INTRINSIC_XED_IFORM_ROR_GPR8i8_CL_APX
  toEnum 3545 = INTRINSIC_XED_IFORM_ROR_GPR8i8_GPR8i8_CL_APX
  toEnum 3546 = INTRINSIC_XED_IFORM_ROR_GPR8i8_GPR8i8_IMM8_APX
  toEnum 3547 = INTRINSIC_XED_IFORM_ROR_GPR8i8_GPR8i8_ONE_APX
  toEnum 3548 = INTRINSIC_XED_IFORM_ROR_GPR8i8_IMM8_APX
  toEnum 3549 = INTRINSIC_XED_IFORM_ROR_GPR8i8_MEMi8_CL_APX
  toEnum 3550 = INTRINSIC_XED_IFORM_ROR_GPR8i8_MEMi8_IMM8_APX
  toEnum 3551 = INTRINSIC_XED_IFORM_ROR_GPR8i8_MEMi8_ONE_APX
  toEnum 3552 = INTRINSIC_XED_IFORM_ROR_GPR8i8_ONE_APX
  toEnum 3553 = INTRINSIC_XED_IFORM_ROR_GPRv_CL
  toEnum 3554 = INTRINSIC_XED_IFORM_ROR_GPRv_CL_APX
  toEnum 3555 = INTRINSIC_XED_IFORM_ROR_GPRv_GPRv_CL_APX
  toEnum 3556 = INTRINSIC_XED_IFORM_ROR_GPRv_GPRv_IMM8_APX
  toEnum 3557 = INTRINSIC_XED_IFORM_ROR_GPRv_GPRv_ONE_APX
  toEnum 3558 = INTRINSIC_XED_IFORM_ROR_GPRv_IMM8_APX
  toEnum 3559 = INTRINSIC_XED_IFORM_ROR_GPRv_IMMb
  toEnum 3560 = INTRINSIC_XED_IFORM_ROR_GPRv_MEMv_CL_APX
  toEnum 3561 = INTRINSIC_XED_IFORM_ROR_GPRv_MEMv_IMM8_APX
  toEnum 3562 = INTRINSIC_XED_IFORM_ROR_GPRv_MEMv_ONE_APX
  toEnum 3563 = INTRINSIC_XED_IFORM_ROR_GPRv_ONE
  toEnum 3564 = INTRINSIC_XED_IFORM_ROR_GPRv_ONE_APX
  toEnum 3565 = INTRINSIC_XED_IFORM_ROR_MEMb_CL
  toEnum 3566 = INTRINSIC_XED_IFORM_ROR_MEMb_IMMb
  toEnum 3567 = INTRINSIC_XED_IFORM_ROR_MEMb_ONE
  toEnum 3568 = INTRINSIC_XED_IFORM_ROR_MEMi8_CL_APX
  toEnum 3569 = INTRINSIC_XED_IFORM_ROR_MEMi8_IMM8_APX
  toEnum 3570 = INTRINSIC_XED_IFORM_ROR_MEMi8_ONE_APX
  toEnum 3571 = INTRINSIC_XED_IFORM_ROR_MEMv_CL
  toEnum 3572 = INTRINSIC_XED_IFORM_ROR_MEMv_CL_APX
  toEnum 3573 = INTRINSIC_XED_IFORM_ROR_MEMv_IMM8_APX
  toEnum 3574 = INTRINSIC_XED_IFORM_ROR_MEMv_IMMb
  toEnum 3575 = INTRINSIC_XED_IFORM_ROR_MEMv_ONE
  toEnum 3576 = INTRINSIC_XED_IFORM_ROR_MEMv_ONE_APX
  toEnum 3577 = INTRINSIC_XED_IFORM_RORX_GPR32d_GPR32d_IMMb
  toEnum 3578 = INTRINSIC_XED_IFORM_RORX_GPR32d_MEMd_IMMb
  toEnum 3579 = INTRINSIC_XED_IFORM_RORX_GPR32i32_GPR32i32_IMM8_APX
  toEnum 3580 = INTRINSIC_XED_IFORM_RORX_GPR32i32_MEMi32_IMM8_APX
  toEnum 3581 = INTRINSIC_XED_IFORM_RORX_GPR64i64_GPR64i64_IMM8_APX
  toEnum 3582 = INTRINSIC_XED_IFORM_RORX_GPR64i64_MEMi64_IMM8_APX
  toEnum 3583 = INTRINSIC_XED_IFORM_RORX_GPR64q_GPR64q_IMMb
  toEnum 3584 = INTRINSIC_XED_IFORM_RORX_GPR64q_MEMq_IMMb
  toEnum 3585 = INTRINSIC_XED_IFORM_ROUNDPD_XMMpd_MEMpd_IMMb
  toEnum 3586 = INTRINSIC_XED_IFORM_ROUNDPD_XMMpd_XMMpd_IMMb
  toEnum 3587 = INTRINSIC_XED_IFORM_ROUNDPS_XMMps_MEMps_IMMb
  toEnum 3588 = INTRINSIC_XED_IFORM_ROUNDPS_XMMps_XMMps_IMMb
  toEnum 3589 = INTRINSIC_XED_IFORM_ROUNDSD_XMMq_MEMq_IMMb
  toEnum 3590 = INTRINSIC_XED_IFORM_ROUNDSD_XMMq_XMMq_IMMb
  toEnum 3591 = INTRINSIC_XED_IFORM_ROUNDSS_XMMd_MEMd_IMMb
  toEnum 3592 = INTRINSIC_XED_IFORM_ROUNDSS_XMMd_XMMd_IMMb
  toEnum 3593 = INTRINSIC_XED_IFORM_RSM
  toEnum 3594 = INTRINSIC_XED_IFORM_RSQRTPS_XMMps_MEMps
  toEnum 3595 = INTRINSIC_XED_IFORM_RSQRTPS_XMMps_XMMps
  toEnum 3596 = INTRINSIC_XED_IFORM_RSQRTSS_XMMss_MEMss
  toEnum 3597 = INTRINSIC_XED_IFORM_RSQRTSS_XMMss_XMMss
  toEnum 3598 = INTRINSIC_XED_IFORM_RSTORSSP_MEMu64
  toEnum 3599 = INTRINSIC_XED_IFORM_SAHF
  toEnum 3600 = INTRINSIC_XED_IFORM_SALC
  toEnum 3601 = INTRINSIC_XED_IFORM_SAR_GPR8_CL
  toEnum 3602 = INTRINSIC_XED_IFORM_SAR_GPR8_IMMb
  toEnum 3603 = INTRINSIC_XED_IFORM_SAR_GPR8_ONE
  toEnum 3604 = INTRINSIC_XED_IFORM_SAR_GPR8i8_CL_APX
  toEnum 3605 = INTRINSIC_XED_IFORM_SAR_GPR8i8_GPR8i8_CL_APX
  toEnum 3606 = INTRINSIC_XED_IFORM_SAR_GPR8i8_GPR8i8_IMM8_APX
  toEnum 3607 = INTRINSIC_XED_IFORM_SAR_GPR8i8_GPR8i8_ONE_APX
  toEnum 3608 = INTRINSIC_XED_IFORM_SAR_GPR8i8_IMM8_APX
  toEnum 3609 = INTRINSIC_XED_IFORM_SAR_GPR8i8_MEMi8_CL_APX
  toEnum 3610 = INTRINSIC_XED_IFORM_SAR_GPR8i8_MEMi8_IMM8_APX
  toEnum 3611 = INTRINSIC_XED_IFORM_SAR_GPR8i8_MEMi8_ONE_APX
  toEnum 3612 = INTRINSIC_XED_IFORM_SAR_GPR8i8_ONE_APX
  toEnum 3613 = INTRINSIC_XED_IFORM_SAR_GPRv_CL
  toEnum 3614 = INTRINSIC_XED_IFORM_SAR_GPRv_CL_APX
  toEnum 3615 = INTRINSIC_XED_IFORM_SAR_GPRv_GPRv_CL_APX
  toEnum 3616 = INTRINSIC_XED_IFORM_SAR_GPRv_GPRv_IMM8_APX
  toEnum 3617 = INTRINSIC_XED_IFORM_SAR_GPRv_GPRv_ONE_APX
  toEnum 3618 = INTRINSIC_XED_IFORM_SAR_GPRv_IMM8_APX
  toEnum 3619 = INTRINSIC_XED_IFORM_SAR_GPRv_IMMb
  toEnum 3620 = INTRINSIC_XED_IFORM_SAR_GPRv_MEMv_CL_APX
  toEnum 3621 = INTRINSIC_XED_IFORM_SAR_GPRv_MEMv_IMM8_APX
  toEnum 3622 = INTRINSIC_XED_IFORM_SAR_GPRv_MEMv_ONE_APX
  toEnum 3623 = INTRINSIC_XED_IFORM_SAR_GPRv_ONE
  toEnum 3624 = INTRINSIC_XED_IFORM_SAR_GPRv_ONE_APX
  toEnum 3625 = INTRINSIC_XED_IFORM_SAR_MEMb_CL
  toEnum 3626 = INTRINSIC_XED_IFORM_SAR_MEMb_IMMb
  toEnum 3627 = INTRINSIC_XED_IFORM_SAR_MEMb_ONE
  toEnum 3628 = INTRINSIC_XED_IFORM_SAR_MEMi8_CL_APX
  toEnum 3629 = INTRINSIC_XED_IFORM_SAR_MEMi8_IMM8_APX
  toEnum 3630 = INTRINSIC_XED_IFORM_SAR_MEMi8_ONE_APX
  toEnum 3631 = INTRINSIC_XED_IFORM_SAR_MEMv_CL
  toEnum 3632 = INTRINSIC_XED_IFORM_SAR_MEMv_CL_APX
  toEnum 3633 = INTRINSIC_XED_IFORM_SAR_MEMv_IMM8_APX
  toEnum 3634 = INTRINSIC_XED_IFORM_SAR_MEMv_IMMb
  toEnum 3635 = INTRINSIC_XED_IFORM_SAR_MEMv_ONE
  toEnum 3636 = INTRINSIC_XED_IFORM_SAR_MEMv_ONE_APX
  toEnum 3637 = INTRINSIC_XED_IFORM_SARX_GPR32d_GPR32d_GPR32d
  toEnum 3638 = INTRINSIC_XED_IFORM_SARX_GPR32d_MEMd_GPR32d
  toEnum 3639 = INTRINSIC_XED_IFORM_SARX_GPR32i32_GPR32i32_GPR32i32_APX
  toEnum 3640 = INTRINSIC_XED_IFORM_SARX_GPR32i32_MEMi32_GPR32i32_APX
  toEnum 3641 = INTRINSIC_XED_IFORM_SARX_GPR64i64_GPR64i64_GPR64i64_APX
  toEnum 3642 = INTRINSIC_XED_IFORM_SARX_GPR64i64_MEMi64_GPR64i64_APX
  toEnum 3643 = INTRINSIC_XED_IFORM_SARX_GPR64q_GPR64q_GPR64q
  toEnum 3644 = INTRINSIC_XED_IFORM_SARX_GPR64q_MEMq_GPR64q
  toEnum 3645 = INTRINSIC_XED_IFORM_SAVEPREVSSP
  toEnum 3646 = INTRINSIC_XED_IFORM_SBB_AL_IMMb
  toEnum 3647 = INTRINSIC_XED_IFORM_SBB_GPR8_GPR8_18
  toEnum 3648 = INTRINSIC_XED_IFORM_SBB_GPR8_GPR8_1A
  toEnum 3649 = INTRINSIC_XED_IFORM_SBB_GPR8_IMMb_80r3
  toEnum 3650 = INTRINSIC_XED_IFORM_SBB_GPR8_IMMb_82r3
  toEnum 3651 = INTRINSIC_XED_IFORM_SBB_GPR8_MEMb
  toEnum 3652 = INTRINSIC_XED_IFORM_SBB_GPR8i8_GPR8i8_APX
  toEnum 3653 = INTRINSIC_XED_IFORM_SBB_GPR8i8_GPR8i8_GPR8i8_APX
  toEnum 3654 = INTRINSIC_XED_IFORM_SBB_GPR8i8_GPR8i8_IMM8_APX
  toEnum 3655 = INTRINSIC_XED_IFORM_SBB_GPR8i8_GPR8i8_MEMi8_APX
  toEnum 3656 = INTRINSIC_XED_IFORM_SBB_GPR8i8_IMM8_APX
  toEnum 3657 = INTRINSIC_XED_IFORM_SBB_GPR8i8_MEMi8_APX
  toEnum 3658 = INTRINSIC_XED_IFORM_SBB_GPR8i8_MEMi8_GPR8i8_APX
  toEnum 3659 = INTRINSIC_XED_IFORM_SBB_GPR8i8_MEMi8_IMM8_APX
  toEnum 3660 = INTRINSIC_XED_IFORM_SBB_GPRv_GPRv_19
  toEnum 3661 = INTRINSIC_XED_IFORM_SBB_GPRv_GPRv_1B
  toEnum 3662 = INTRINSIC_XED_IFORM_SBB_GPRv_GPRv_APX
  toEnum 3663 = INTRINSIC_XED_IFORM_SBB_GPRv_GPRv_GPRv_APX
  toEnum 3664 = INTRINSIC_XED_IFORM_SBB_GPRv_GPRv_IMM8_APX
  toEnum 3665 = INTRINSIC_XED_IFORM_SBB_GPRv_GPRv_IMMz_APX
  toEnum 3666 = INTRINSIC_XED_IFORM_SBB_GPRv_GPRv_MEMv_APX
  toEnum 3667 = INTRINSIC_XED_IFORM_SBB_GPRv_IMM8_APX
  toEnum 3668 = INTRINSIC_XED_IFORM_SBB_GPRv_IMMb
  toEnum 3669 = INTRINSIC_XED_IFORM_SBB_GPRv_IMMz
  toEnum 3670 = INTRINSIC_XED_IFORM_SBB_GPRv_IMMz_APX
  toEnum 3671 = INTRINSIC_XED_IFORM_SBB_GPRv_MEMv
  toEnum 3672 = INTRINSIC_XED_IFORM_SBB_GPRv_MEMv_APX
  toEnum 3673 = INTRINSIC_XED_IFORM_SBB_GPRv_MEMv_GPRv_APX
  toEnum 3674 = INTRINSIC_XED_IFORM_SBB_GPRv_MEMv_IMM8_APX
  toEnum 3675 = INTRINSIC_XED_IFORM_SBB_GPRv_MEMv_IMMz_APX
  toEnum 3676 = INTRINSIC_XED_IFORM_SBB_MEMb_GPR8
  toEnum 3677 = INTRINSIC_XED_IFORM_SBB_MEMb_IMMb_80r3
  toEnum 3678 = INTRINSIC_XED_IFORM_SBB_MEMb_IMMb_82r3
  toEnum 3679 = INTRINSIC_XED_IFORM_SBB_MEMi8_GPR8i8_APX
  toEnum 3680 = INTRINSIC_XED_IFORM_SBB_MEMi8_IMM8_APX
  toEnum 3681 = INTRINSIC_XED_IFORM_SBB_MEMv_GPRv
  toEnum 3682 = INTRINSIC_XED_IFORM_SBB_MEMv_GPRv_APX
  toEnum 3683 = INTRINSIC_XED_IFORM_SBB_MEMv_IMM8_APX
  toEnum 3684 = INTRINSIC_XED_IFORM_SBB_MEMv_IMMb
  toEnum 3685 = INTRINSIC_XED_IFORM_SBB_MEMv_IMMz
  toEnum 3686 = INTRINSIC_XED_IFORM_SBB_MEMv_IMMz_APX
  toEnum 3687 = INTRINSIC_XED_IFORM_SBB_OrAX_IMMz
  toEnum 3688 = INTRINSIC_XED_IFORM_SBB_LOCK_MEMb_GPR8
  toEnum 3689 = INTRINSIC_XED_IFORM_SBB_LOCK_MEMb_IMMb_80r3
  toEnum 3690 = INTRINSIC_XED_IFORM_SBB_LOCK_MEMb_IMMb_82r3
  toEnum 3691 = INTRINSIC_XED_IFORM_SBB_LOCK_MEMv_GPRv
  toEnum 3692 = INTRINSIC_XED_IFORM_SBB_LOCK_MEMv_IMMb
  toEnum 3693 = INTRINSIC_XED_IFORM_SBB_LOCK_MEMv_IMMz
  toEnum 3694 = INTRINSIC_XED_IFORM_SCASB
  toEnum 3695 = INTRINSIC_XED_IFORM_SCASD
  toEnum 3696 = INTRINSIC_XED_IFORM_SCASQ
  toEnum 3697 = INTRINSIC_XED_IFORM_SCASW
  toEnum 3698 = INTRINSIC_XED_IFORM_SEAMCALL
  toEnum 3699 = INTRINSIC_XED_IFORM_SEAMOPS
  toEnum 3700 = INTRINSIC_XED_IFORM_SEAMRET
  toEnum 3701 = INTRINSIC_XED_IFORM_SENDUIPI_GPR64u32
  toEnum 3702 = INTRINSIC_XED_IFORM_SERIALIZE
  toEnum 3703 = INTRINSIC_XED_IFORM_SETB_GPR8
  toEnum 3704 = INTRINSIC_XED_IFORM_SETB_GPR8i8_APX
  toEnum 3705 = INTRINSIC_XED_IFORM_SETB_MEMb
  toEnum 3706 = INTRINSIC_XED_IFORM_SETB_MEMi8_APX
  toEnum 3707 = INTRINSIC_XED_IFORM_SETBE_GPR8
  toEnum 3708 = INTRINSIC_XED_IFORM_SETBE_GPR8i8_APX
  toEnum 3709 = INTRINSIC_XED_IFORM_SETBE_MEMb
  toEnum 3710 = INTRINSIC_XED_IFORM_SETBE_MEMi8_APX
  toEnum 3711 = INTRINSIC_XED_IFORM_SETL_GPR8
  toEnum 3712 = INTRINSIC_XED_IFORM_SETL_GPR8i8_APX
  toEnum 3713 = INTRINSIC_XED_IFORM_SETL_MEMb
  toEnum 3714 = INTRINSIC_XED_IFORM_SETL_MEMi8_APX
  toEnum 3715 = INTRINSIC_XED_IFORM_SETLE_GPR8
  toEnum 3716 = INTRINSIC_XED_IFORM_SETLE_GPR8i8_APX
  toEnum 3717 = INTRINSIC_XED_IFORM_SETLE_MEMb
  toEnum 3718 = INTRINSIC_XED_IFORM_SETLE_MEMi8_APX
  toEnum 3719 = INTRINSIC_XED_IFORM_SETNB_GPR8
  toEnum 3720 = INTRINSIC_XED_IFORM_SETNB_GPR8i8_APX
  toEnum 3721 = INTRINSIC_XED_IFORM_SETNB_MEMb
  toEnum 3722 = INTRINSIC_XED_IFORM_SETNB_MEMi8_APX
  toEnum 3723 = INTRINSIC_XED_IFORM_SETNBE_GPR8
  toEnum 3724 = INTRINSIC_XED_IFORM_SETNBE_GPR8i8_APX
  toEnum 3725 = INTRINSIC_XED_IFORM_SETNBE_MEMb
  toEnum 3726 = INTRINSIC_XED_IFORM_SETNBE_MEMi8_APX
  toEnum 3727 = INTRINSIC_XED_IFORM_SETNL_GPR8
  toEnum 3728 = INTRINSIC_XED_IFORM_SETNL_GPR8i8_APX
  toEnum 3729 = INTRINSIC_XED_IFORM_SETNL_MEMb
  toEnum 3730 = INTRINSIC_XED_IFORM_SETNL_MEMi8_APX
  toEnum 3731 = INTRINSIC_XED_IFORM_SETNLE_GPR8
  toEnum 3732 = INTRINSIC_XED_IFORM_SETNLE_GPR8i8_APX
  toEnum 3733 = INTRINSIC_XED_IFORM_SETNLE_MEMb
  toEnum 3734 = INTRINSIC_XED_IFORM_SETNLE_MEMi8_APX
  toEnum 3735 = INTRINSIC_XED_IFORM_SETNO_GPR8
  toEnum 3736 = INTRINSIC_XED_IFORM_SETNO_GPR8i8_APX
  toEnum 3737 = INTRINSIC_XED_IFORM_SETNO_MEMb
  toEnum 3738 = INTRINSIC_XED_IFORM_SETNO_MEMi8_APX
  toEnum 3739 = INTRINSIC_XED_IFORM_SETNP_GPR8
  toEnum 3740 = INTRINSIC_XED_IFORM_SETNP_GPR8i8_APX
  toEnum 3741 = INTRINSIC_XED_IFORM_SETNP_MEMb
  toEnum 3742 = INTRINSIC_XED_IFORM_SETNP_MEMi8_APX
  toEnum 3743 = INTRINSIC_XED_IFORM_SETNS_GPR8
  toEnum 3744 = INTRINSIC_XED_IFORM_SETNS_GPR8i8_APX
  toEnum 3745 = INTRINSIC_XED_IFORM_SETNS_MEMb
  toEnum 3746 = INTRINSIC_XED_IFORM_SETNS_MEMi8_APX
  toEnum 3747 = INTRINSIC_XED_IFORM_SETNZ_GPR8
  toEnum 3748 = INTRINSIC_XED_IFORM_SETNZ_GPR8i8_APX
  toEnum 3749 = INTRINSIC_XED_IFORM_SETNZ_MEMb
  toEnum 3750 = INTRINSIC_XED_IFORM_SETNZ_MEMi8_APX
  toEnum 3751 = INTRINSIC_XED_IFORM_SETO_GPR8
  toEnum 3752 = INTRINSIC_XED_IFORM_SETO_GPR8i8_APX
  toEnum 3753 = INTRINSIC_XED_IFORM_SETO_MEMb
  toEnum 3754 = INTRINSIC_XED_IFORM_SETO_MEMi8_APX
  toEnum 3755 = INTRINSIC_XED_IFORM_SETP_GPR8
  toEnum 3756 = INTRINSIC_XED_IFORM_SETP_GPR8i8_APX
  toEnum 3757 = INTRINSIC_XED_IFORM_SETP_MEMb
  toEnum 3758 = INTRINSIC_XED_IFORM_SETP_MEMi8_APX
  toEnum 3759 = INTRINSIC_XED_IFORM_SETS_GPR8
  toEnum 3760 = INTRINSIC_XED_IFORM_SETS_GPR8i8_APX
  toEnum 3761 = INTRINSIC_XED_IFORM_SETS_MEMb
  toEnum 3762 = INTRINSIC_XED_IFORM_SETS_MEMi8_APX
  toEnum 3763 = INTRINSIC_XED_IFORM_SETSSBSY
  toEnum 3764 = INTRINSIC_XED_IFORM_SETZ_GPR8
  toEnum 3765 = INTRINSIC_XED_IFORM_SETZ_GPR8i8_APX
  toEnum 3766 = INTRINSIC_XED_IFORM_SETZ_MEMb
  toEnum 3767 = INTRINSIC_XED_IFORM_SETZ_MEMi8_APX
  toEnum 3768 = INTRINSIC_XED_IFORM_SFENCE
  toEnum 3769 = INTRINSIC_XED_IFORM_SGDT_MEMs
  toEnum 3770 = INTRINSIC_XED_IFORM_SGDT_MEMs64
  toEnum 3771 = INTRINSIC_XED_IFORM_SHA1MSG1_XMMi32_MEMi32_SHA
  toEnum 3772 = INTRINSIC_XED_IFORM_SHA1MSG1_XMMi32_XMMi32_SHA
  toEnum 3773 = INTRINSIC_XED_IFORM_SHA1MSG2_XMMi32_MEMi32_SHA
  toEnum 3774 = INTRINSIC_XED_IFORM_SHA1MSG2_XMMi32_XMMi32_SHA
  toEnum 3775 = INTRINSIC_XED_IFORM_SHA1NEXTE_XMMi32_MEMi32_SHA
  toEnum 3776 = INTRINSIC_XED_IFORM_SHA1NEXTE_XMMi32_XMMi32_SHA
  toEnum 3777 = INTRINSIC_XED_IFORM_SHA1RNDS4_XMMi32_MEMi32_IMM8_SHA
  toEnum 3778 = INTRINSIC_XED_IFORM_SHA1RNDS4_XMMi32_XMMi32_IMM8_SHA
  toEnum 3779 = INTRINSIC_XED_IFORM_SHA256MSG1_XMMi32_MEMi32_SHA
  toEnum 3780 = INTRINSIC_XED_IFORM_SHA256MSG1_XMMi32_XMMi32_SHA
  toEnum 3781 = INTRINSIC_XED_IFORM_SHA256MSG2_XMMi32_MEMi32_SHA
  toEnum 3782 = INTRINSIC_XED_IFORM_SHA256MSG2_XMMi32_XMMi32_SHA
  toEnum 3783 = INTRINSIC_XED_IFORM_SHA256RNDS2_XMMi32_MEMi32_SHA
  toEnum 3784 = INTRINSIC_XED_IFORM_SHA256RNDS2_XMMi32_XMMi32_SHA
  toEnum 3785 = INTRINSIC_XED_IFORM_SHL_GPR8_CL_D2r4
  toEnum 3786 = INTRINSIC_XED_IFORM_SHL_GPR8_CL_D2r6
  toEnum 3787 = INTRINSIC_XED_IFORM_SHL_GPR8_IMMb_C0r4
  toEnum 3788 = INTRINSIC_XED_IFORM_SHL_GPR8_IMMb_C0r6
  toEnum 3789 = INTRINSIC_XED_IFORM_SHL_GPR8_ONE_D0r4
  toEnum 3790 = INTRINSIC_XED_IFORM_SHL_GPR8_ONE_D0r6
  toEnum 3791 = INTRINSIC_XED_IFORM_SHL_GPR8i8_CL_APX
  toEnum 3792 = INTRINSIC_XED_IFORM_SHL_GPR8i8_GPR8i8_CL_APX
  toEnum 3793 = INTRINSIC_XED_IFORM_SHL_GPR8i8_GPR8i8_IMM8_APX
  toEnum 3794 = INTRINSIC_XED_IFORM_SHL_GPR8i8_GPR8i8_ONE_APX
  toEnum 3795 = INTRINSIC_XED_IFORM_SHL_GPR8i8_IMM8_APX
  toEnum 3796 = INTRINSIC_XED_IFORM_SHL_GPR8i8_MEMi8_CL_APX
  toEnum 3797 = INTRINSIC_XED_IFORM_SHL_GPR8i8_MEMi8_IMM8_APX
  toEnum 3798 = INTRINSIC_XED_IFORM_SHL_GPR8i8_MEMi8_ONE_APX
  toEnum 3799 = INTRINSIC_XED_IFORM_SHL_GPR8i8_ONE_APX
  toEnum 3800 = INTRINSIC_XED_IFORM_SHL_GPRv_CL_APX
  toEnum 3801 = INTRINSIC_XED_IFORM_SHL_GPRv_CL_D3r4
  toEnum 3802 = INTRINSIC_XED_IFORM_SHL_GPRv_CL_D3r6
  toEnum 3803 = INTRINSIC_XED_IFORM_SHL_GPRv_GPRv_CL_APX
  toEnum 3804 = INTRINSIC_XED_IFORM_SHL_GPRv_GPRv_IMM8_APX
  toEnum 3805 = INTRINSIC_XED_IFORM_SHL_GPRv_GPRv_ONE_APX
  toEnum 3806 = INTRINSIC_XED_IFORM_SHL_GPRv_IMM8_APX
  toEnum 3807 = INTRINSIC_XED_IFORM_SHL_GPRv_IMMb_C1r4
  toEnum 3808 = INTRINSIC_XED_IFORM_SHL_GPRv_IMMb_C1r6
  toEnum 3809 = INTRINSIC_XED_IFORM_SHL_GPRv_MEMv_CL_APX
  toEnum 3810 = INTRINSIC_XED_IFORM_SHL_GPRv_MEMv_IMM8_APX
  toEnum 3811 = INTRINSIC_XED_IFORM_SHL_GPRv_MEMv_ONE_APX
  toEnum 3812 = INTRINSIC_XED_IFORM_SHL_GPRv_ONE_APX
  toEnum 3813 = INTRINSIC_XED_IFORM_SHL_GPRv_ONE_D1r4
  toEnum 3814 = INTRINSIC_XED_IFORM_SHL_GPRv_ONE_D1r6
  toEnum 3815 = INTRINSIC_XED_IFORM_SHL_MEMb_CL_D2r4
  toEnum 3816 = INTRINSIC_XED_IFORM_SHL_MEMb_CL_D2r6
  toEnum 3817 = INTRINSIC_XED_IFORM_SHL_MEMb_IMMb_C0r4
  toEnum 3818 = INTRINSIC_XED_IFORM_SHL_MEMb_IMMb_C0r6
  toEnum 3819 = INTRINSIC_XED_IFORM_SHL_MEMb_ONE_D0r4
  toEnum 3820 = INTRINSIC_XED_IFORM_SHL_MEMb_ONE_D0r6
  toEnum 3821 = INTRINSIC_XED_IFORM_SHL_MEMi8_CL_APX
  toEnum 3822 = INTRINSIC_XED_IFORM_SHL_MEMi8_IMM8_APX
  toEnum 3823 = INTRINSIC_XED_IFORM_SHL_MEMi8_ONE_APX
  toEnum 3824 = INTRINSIC_XED_IFORM_SHL_MEMv_CL_APX
  toEnum 3825 = INTRINSIC_XED_IFORM_SHL_MEMv_CL_D3r4
  toEnum 3826 = INTRINSIC_XED_IFORM_SHL_MEMv_CL_D3r6
  toEnum 3827 = INTRINSIC_XED_IFORM_SHL_MEMv_IMM8_APX
  toEnum 3828 = INTRINSIC_XED_IFORM_SHL_MEMv_IMMb_C1r4
  toEnum 3829 = INTRINSIC_XED_IFORM_SHL_MEMv_IMMb_C1r6
  toEnum 3830 = INTRINSIC_XED_IFORM_SHL_MEMv_ONE_APX
  toEnum 3831 = INTRINSIC_XED_IFORM_SHL_MEMv_ONE_D1r4
  toEnum 3832 = INTRINSIC_XED_IFORM_SHL_MEMv_ONE_D1r6
  toEnum 3833 = INTRINSIC_XED_IFORM_SHLD_GPRv_GPRv_CL
  toEnum 3834 = INTRINSIC_XED_IFORM_SHLD_GPRv_GPRv_CL_APX
  toEnum 3835 = INTRINSIC_XED_IFORM_SHLD_GPRv_GPRv_GPRv_CL_APX
  toEnum 3836 = INTRINSIC_XED_IFORM_SHLD_GPRv_GPRv_GPRv_IMM8_APX
  toEnum 3837 = INTRINSIC_XED_IFORM_SHLD_GPRv_GPRv_IMM8_APX
  toEnum 3838 = INTRINSIC_XED_IFORM_SHLD_GPRv_GPRv_IMMb
  toEnum 3839 = INTRINSIC_XED_IFORM_SHLD_GPRv_MEMv_GPRv_CL_APX
  toEnum 3840 = INTRINSIC_XED_IFORM_SHLD_GPRv_MEMv_GPRv_IMM8_APX
  toEnum 3841 = INTRINSIC_XED_IFORM_SHLD_MEMv_GPRv_CL
  toEnum 3842 = INTRINSIC_XED_IFORM_SHLD_MEMv_GPRv_CL_APX
  toEnum 3843 = INTRINSIC_XED_IFORM_SHLD_MEMv_GPRv_IMM8_APX
  toEnum 3844 = INTRINSIC_XED_IFORM_SHLD_MEMv_GPRv_IMMb
  toEnum 3845 = INTRINSIC_XED_IFORM_SHLX_GPR32d_GPR32d_GPR32d
  toEnum 3846 = INTRINSIC_XED_IFORM_SHLX_GPR32d_MEMd_GPR32d
  toEnum 3847 = INTRINSIC_XED_IFORM_SHLX_GPR32i32_GPR32i32_GPR32i32_APX
  toEnum 3848 = INTRINSIC_XED_IFORM_SHLX_GPR32i32_MEMi32_GPR32i32_APX
  toEnum 3849 = INTRINSIC_XED_IFORM_SHLX_GPR64i64_GPR64i64_GPR64i64_APX
  toEnum 3850 = INTRINSIC_XED_IFORM_SHLX_GPR64i64_MEMi64_GPR64i64_APX
  toEnum 3851 = INTRINSIC_XED_IFORM_SHLX_GPR64q_GPR64q_GPR64q
  toEnum 3852 = INTRINSIC_XED_IFORM_SHLX_GPR64q_MEMq_GPR64q
  toEnum 3853 = INTRINSIC_XED_IFORM_SHR_GPR8_CL
  toEnum 3854 = INTRINSIC_XED_IFORM_SHR_GPR8_IMMb
  toEnum 3855 = INTRINSIC_XED_IFORM_SHR_GPR8_ONE
  toEnum 3856 = INTRINSIC_XED_IFORM_SHR_GPR8i8_CL_APX
  toEnum 3857 = INTRINSIC_XED_IFORM_SHR_GPR8i8_GPR8i8_CL_APX
  toEnum 3858 = INTRINSIC_XED_IFORM_SHR_GPR8i8_GPR8i8_IMM8_APX
  toEnum 3859 = INTRINSIC_XED_IFORM_SHR_GPR8i8_GPR8i8_ONE_APX
  toEnum 3860 = INTRINSIC_XED_IFORM_SHR_GPR8i8_IMM8_APX
  toEnum 3861 = INTRINSIC_XED_IFORM_SHR_GPR8i8_MEMi8_CL_APX
  toEnum 3862 = INTRINSIC_XED_IFORM_SHR_GPR8i8_MEMi8_IMM8_APX
  toEnum 3863 = INTRINSIC_XED_IFORM_SHR_GPR8i8_MEMi8_ONE_APX
  toEnum 3864 = INTRINSIC_XED_IFORM_SHR_GPR8i8_ONE_APX
  toEnum 3865 = INTRINSIC_XED_IFORM_SHR_GPRv_CL
  toEnum 3866 = INTRINSIC_XED_IFORM_SHR_GPRv_CL_APX
  toEnum 3867 = INTRINSIC_XED_IFORM_SHR_GPRv_GPRv_CL_APX
  toEnum 3868 = INTRINSIC_XED_IFORM_SHR_GPRv_GPRv_IMM8_APX
  toEnum 3869 = INTRINSIC_XED_IFORM_SHR_GPRv_GPRv_ONE_APX
  toEnum 3870 = INTRINSIC_XED_IFORM_SHR_GPRv_IMM8_APX
  toEnum 3871 = INTRINSIC_XED_IFORM_SHR_GPRv_IMMb
  toEnum 3872 = INTRINSIC_XED_IFORM_SHR_GPRv_MEMv_CL_APX
  toEnum 3873 = INTRINSIC_XED_IFORM_SHR_GPRv_MEMv_IMM8_APX
  toEnum 3874 = INTRINSIC_XED_IFORM_SHR_GPRv_MEMv_ONE_APX
  toEnum 3875 = INTRINSIC_XED_IFORM_SHR_GPRv_ONE
  toEnum 3876 = INTRINSIC_XED_IFORM_SHR_GPRv_ONE_APX
  toEnum 3877 = INTRINSIC_XED_IFORM_SHR_MEMb_CL
  toEnum 3878 = INTRINSIC_XED_IFORM_SHR_MEMb_IMMb
  toEnum 3879 = INTRINSIC_XED_IFORM_SHR_MEMb_ONE
  toEnum 3880 = INTRINSIC_XED_IFORM_SHR_MEMi8_CL_APX
  toEnum 3881 = INTRINSIC_XED_IFORM_SHR_MEMi8_IMM8_APX
  toEnum 3882 = INTRINSIC_XED_IFORM_SHR_MEMi8_ONE_APX
  toEnum 3883 = INTRINSIC_XED_IFORM_SHR_MEMv_CL
  toEnum 3884 = INTRINSIC_XED_IFORM_SHR_MEMv_CL_APX
  toEnum 3885 = INTRINSIC_XED_IFORM_SHR_MEMv_IMM8_APX
  toEnum 3886 = INTRINSIC_XED_IFORM_SHR_MEMv_IMMb
  toEnum 3887 = INTRINSIC_XED_IFORM_SHR_MEMv_ONE
  toEnum 3888 = INTRINSIC_XED_IFORM_SHR_MEMv_ONE_APX
  toEnum 3889 = INTRINSIC_XED_IFORM_SHRD_GPRv_GPRv_CL
  toEnum 3890 = INTRINSIC_XED_IFORM_SHRD_GPRv_GPRv_CL_APX
  toEnum 3891 = INTRINSIC_XED_IFORM_SHRD_GPRv_GPRv_GPRv_CL_APX
  toEnum 3892 = INTRINSIC_XED_IFORM_SHRD_GPRv_GPRv_GPRv_IMM8_APX
  toEnum 3893 = INTRINSIC_XED_IFORM_SHRD_GPRv_GPRv_IMM8_APX
  toEnum 3894 = INTRINSIC_XED_IFORM_SHRD_GPRv_GPRv_IMMb
  toEnum 3895 = INTRINSIC_XED_IFORM_SHRD_GPRv_MEMv_GPRv_CL_APX
  toEnum 3896 = INTRINSIC_XED_IFORM_SHRD_GPRv_MEMv_GPRv_IMM8_APX
  toEnum 3897 = INTRINSIC_XED_IFORM_SHRD_MEMv_GPRv_CL
  toEnum 3898 = INTRINSIC_XED_IFORM_SHRD_MEMv_GPRv_CL_APX
  toEnum 3899 = INTRINSIC_XED_IFORM_SHRD_MEMv_GPRv_IMM8_APX
  toEnum 3900 = INTRINSIC_XED_IFORM_SHRD_MEMv_GPRv_IMMb
  toEnum 3901 = INTRINSIC_XED_IFORM_SHRX_GPR32d_GPR32d_GPR32d
  toEnum 3902 = INTRINSIC_XED_IFORM_SHRX_GPR32d_MEMd_GPR32d
  toEnum 3903 = INTRINSIC_XED_IFORM_SHRX_GPR32i32_GPR32i32_GPR32i32_APX
  toEnum 3904 = INTRINSIC_XED_IFORM_SHRX_GPR32i32_MEMi32_GPR32i32_APX
  toEnum 3905 = INTRINSIC_XED_IFORM_SHRX_GPR64i64_GPR64i64_GPR64i64_APX
  toEnum 3906 = INTRINSIC_XED_IFORM_SHRX_GPR64i64_MEMi64_GPR64i64_APX
  toEnum 3907 = INTRINSIC_XED_IFORM_SHRX_GPR64q_GPR64q_GPR64q
  toEnum 3908 = INTRINSIC_XED_IFORM_SHRX_GPR64q_MEMq_GPR64q
  toEnum 3909 = INTRINSIC_XED_IFORM_SHUFPD_XMMpd_MEMpd_IMMb
  toEnum 3910 = INTRINSIC_XED_IFORM_SHUFPD_XMMpd_XMMpd_IMMb
  toEnum 3911 = INTRINSIC_XED_IFORM_SHUFPS_XMMps_MEMps_IMMb
  toEnum 3912 = INTRINSIC_XED_IFORM_SHUFPS_XMMps_XMMps_IMMb
  toEnum 3913 = INTRINSIC_XED_IFORM_SIDT_MEMs
  toEnum 3914 = INTRINSIC_XED_IFORM_SIDT_MEMs64
  toEnum 3915 = INTRINSIC_XED_IFORM_SKINIT_EAX
  toEnum 3916 = INTRINSIC_XED_IFORM_SLDT_GPRv
  toEnum 3917 = INTRINSIC_XED_IFORM_SLDT_MEMw
  toEnum 3918 = INTRINSIC_XED_IFORM_SLWPCB_GPRyy
  toEnum 3919 = INTRINSIC_XED_IFORM_SMSW_GPRv
  toEnum 3920 = INTRINSIC_XED_IFORM_SMSW_MEMw
  toEnum 3921 = INTRINSIC_XED_IFORM_SQRTPD_XMMpd_MEMpd
  toEnum 3922 = INTRINSIC_XED_IFORM_SQRTPD_XMMpd_XMMpd
  toEnum 3923 = INTRINSIC_XED_IFORM_SQRTPS_XMMps_MEMps
  toEnum 3924 = INTRINSIC_XED_IFORM_SQRTPS_XMMps_XMMps
  toEnum 3925 = INTRINSIC_XED_IFORM_SQRTSD_XMMsd_MEMsd
  toEnum 3926 = INTRINSIC_XED_IFORM_SQRTSD_XMMsd_XMMsd
  toEnum 3927 = INTRINSIC_XED_IFORM_SQRTSS_XMMss_MEMss
  toEnum 3928 = INTRINSIC_XED_IFORM_SQRTSS_XMMss_XMMss
  toEnum 3929 = INTRINSIC_XED_IFORM_STAC
  toEnum 3930 = INTRINSIC_XED_IFORM_STC
  toEnum 3931 = INTRINSIC_XED_IFORM_STD
  toEnum 3932 = INTRINSIC_XED_IFORM_STGI
  toEnum 3933 = INTRINSIC_XED_IFORM_STI
  toEnum 3934 = INTRINSIC_XED_IFORM_STMXCSR_MEMd
  toEnum 3935 = INTRINSIC_XED_IFORM_STOSB
  toEnum 3936 = INTRINSIC_XED_IFORM_STOSD
  toEnum 3937 = INTRINSIC_XED_IFORM_STOSQ
  toEnum 3938 = INTRINSIC_XED_IFORM_STOSW
  toEnum 3939 = INTRINSIC_XED_IFORM_STR_GPRv
  toEnum 3940 = INTRINSIC_XED_IFORM_STR_MEMw
  toEnum 3941 = INTRINSIC_XED_IFORM_STTILECFG_MEM
  toEnum 3942 = INTRINSIC_XED_IFORM_STTILECFG_MEM_APX
  toEnum 3943 = INTRINSIC_XED_IFORM_STUI
  toEnum 3944 = INTRINSIC_XED_IFORM_SUB_AL_IMMb
  toEnum 3945 = INTRINSIC_XED_IFORM_SUB_GPR8_GPR8_28
  toEnum 3946 = INTRINSIC_XED_IFORM_SUB_GPR8_GPR8_2A
  toEnum 3947 = INTRINSIC_XED_IFORM_SUB_GPR8_IMMb_80r5
  toEnum 3948 = INTRINSIC_XED_IFORM_SUB_GPR8_IMMb_82r5
  toEnum 3949 = INTRINSIC_XED_IFORM_SUB_GPR8_MEMb
  toEnum 3950 = INTRINSIC_XED_IFORM_SUB_GPR8i8_GPR8i8_APX
  toEnum 3951 = INTRINSIC_XED_IFORM_SUB_GPR8i8_GPR8i8_GPR8i8_APX
  toEnum 3952 = INTRINSIC_XED_IFORM_SUB_GPR8i8_GPR8i8_IMM8_APX
  toEnum 3953 = INTRINSIC_XED_IFORM_SUB_GPR8i8_GPR8i8_MEMi8_APX
  toEnum 3954 = INTRINSIC_XED_IFORM_SUB_GPR8i8_IMM8_APX
  toEnum 3955 = INTRINSIC_XED_IFORM_SUB_GPR8i8_MEMi8_APX
  toEnum 3956 = INTRINSIC_XED_IFORM_SUB_GPR8i8_MEMi8_GPR8i8_APX
  toEnum 3957 = INTRINSIC_XED_IFORM_SUB_GPR8i8_MEMi8_IMM8_APX
  toEnum 3958 = INTRINSIC_XED_IFORM_SUB_GPRv_GPRv_29
  toEnum 3959 = INTRINSIC_XED_IFORM_SUB_GPRv_GPRv_2B
  toEnum 3960 = INTRINSIC_XED_IFORM_SUB_GPRv_GPRv_APX
  toEnum 3961 = INTRINSIC_XED_IFORM_SUB_GPRv_GPRv_GPRv_APX
  toEnum 3962 = INTRINSIC_XED_IFORM_SUB_GPRv_GPRv_IMM8_APX
  toEnum 3963 = INTRINSIC_XED_IFORM_SUB_GPRv_GPRv_IMMz_APX
  toEnum 3964 = INTRINSIC_XED_IFORM_SUB_GPRv_GPRv_MEMv_APX
  toEnum 3965 = INTRINSIC_XED_IFORM_SUB_GPRv_IMM8_APX
  toEnum 3966 = INTRINSIC_XED_IFORM_SUB_GPRv_IMMb
  toEnum 3967 = INTRINSIC_XED_IFORM_SUB_GPRv_IMMz
  toEnum 3968 = INTRINSIC_XED_IFORM_SUB_GPRv_IMMz_APX
  toEnum 3969 = INTRINSIC_XED_IFORM_SUB_GPRv_MEMv
  toEnum 3970 = INTRINSIC_XED_IFORM_SUB_GPRv_MEMv_APX
  toEnum 3971 = INTRINSIC_XED_IFORM_SUB_GPRv_MEMv_GPRv_APX
  toEnum 3972 = INTRINSIC_XED_IFORM_SUB_GPRv_MEMv_IMM8_APX
  toEnum 3973 = INTRINSIC_XED_IFORM_SUB_GPRv_MEMv_IMMz_APX
  toEnum 3974 = INTRINSIC_XED_IFORM_SUB_MEMb_GPR8
  toEnum 3975 = INTRINSIC_XED_IFORM_SUB_MEMb_IMMb_80r5
  toEnum 3976 = INTRINSIC_XED_IFORM_SUB_MEMb_IMMb_82r5
  toEnum 3977 = INTRINSIC_XED_IFORM_SUB_MEMi8_GPR8i8_APX
  toEnum 3978 = INTRINSIC_XED_IFORM_SUB_MEMi8_IMM8_APX
  toEnum 3979 = INTRINSIC_XED_IFORM_SUB_MEMv_GPRv
  toEnum 3980 = INTRINSIC_XED_IFORM_SUB_MEMv_GPRv_APX
  toEnum 3981 = INTRINSIC_XED_IFORM_SUB_MEMv_IMM8_APX
  toEnum 3982 = INTRINSIC_XED_IFORM_SUB_MEMv_IMMb
  toEnum 3983 = INTRINSIC_XED_IFORM_SUB_MEMv_IMMz
  toEnum 3984 = INTRINSIC_XED_IFORM_SUB_MEMv_IMMz_APX
  toEnum 3985 = INTRINSIC_XED_IFORM_SUB_OrAX_IMMz
  toEnum 3986 = INTRINSIC_XED_IFORM_SUBPD_XMMpd_MEMpd
  toEnum 3987 = INTRINSIC_XED_IFORM_SUBPD_XMMpd_XMMpd
  toEnum 3988 = INTRINSIC_XED_IFORM_SUBPS_XMMps_MEMps
  toEnum 3989 = INTRINSIC_XED_IFORM_SUBPS_XMMps_XMMps
  toEnum 3990 = INTRINSIC_XED_IFORM_SUBSD_XMMsd_MEMsd
  toEnum 3991 = INTRINSIC_XED_IFORM_SUBSD_XMMsd_XMMsd
  toEnum 3992 = INTRINSIC_XED_IFORM_SUBSS_XMMss_MEMss
  toEnum 3993 = INTRINSIC_XED_IFORM_SUBSS_XMMss_XMMss
  toEnum 3994 = INTRINSIC_XED_IFORM_SUB_LOCK_MEMb_GPR8
  toEnum 3995 = INTRINSIC_XED_IFORM_SUB_LOCK_MEMb_IMMb_80r5
  toEnum 3996 = INTRINSIC_XED_IFORM_SUB_LOCK_MEMb_IMMb_82r5
  toEnum 3997 = INTRINSIC_XED_IFORM_SUB_LOCK_MEMv_GPRv
  toEnum 3998 = INTRINSIC_XED_IFORM_SUB_LOCK_MEMv_IMMb
  toEnum 3999 = INTRINSIC_XED_IFORM_SUB_LOCK_MEMv_IMMz
  toEnum 4000 = INTRINSIC_XED_IFORM_SWAPGS
  toEnum 4001 = INTRINSIC_XED_IFORM_SYSCALL
  toEnum 4002 = INTRINSIC_XED_IFORM_SYSCALL_32
  toEnum 4003 = INTRINSIC_XED_IFORM_SYSENTER
  toEnum 4004 = INTRINSIC_XED_IFORM_SYSEXIT
  toEnum 4005 = INTRINSIC_XED_IFORM_SYSRET
  toEnum 4006 = INTRINSIC_XED_IFORM_SYSRET64
  toEnum 4007 = INTRINSIC_XED_IFORM_SYSRET_AMD
  toEnum 4008 = INTRINSIC_XED_IFORM_T1MSKC_GPR32d_GPR32d
  toEnum 4009 = INTRINSIC_XED_IFORM_T1MSKC_GPR32d_MEMd
  toEnum 4010 = INTRINSIC_XED_IFORM_T1MSKC_GPRyy_GPRyy
  toEnum 4011 = INTRINSIC_XED_IFORM_T1MSKC_GPRyy_MEMy
  toEnum 4012 = INTRINSIC_XED_IFORM_TCMMIMFP16PS_TMMf32_TMM2f16_TMM2f16
  toEnum 4013 = INTRINSIC_XED_IFORM_TCMMRLFP16PS_TMMf32_TMM2f16_TMM2f16
  toEnum 4014 = INTRINSIC_XED_IFORM_TDCALL
  toEnum 4015 = INTRINSIC_XED_IFORM_TDPBF16PS_TMMf32_TMM2bf16_TMM2bf16
  toEnum 4016 = INTRINSIC_XED_IFORM_TDPBSSD_TMMi32_TMM4i8_TMM4i8
  toEnum 4017 = INTRINSIC_XED_IFORM_TDPBSUD_TMMi32_TMM4i8_TMM4u8
  toEnum 4018 = INTRINSIC_XED_IFORM_TDPBUSD_TMMi32_TMM4u8_TMM4i8
  toEnum 4019 = INTRINSIC_XED_IFORM_TDPBUUD_TMMu32_TMM4u8_TMM4u8
  toEnum 4020 = INTRINSIC_XED_IFORM_TDPFP16PS_TMMf32_TMM2f16_TMM2f16
  toEnum 4021 = INTRINSIC_XED_IFORM_TEST_AL_IMMb
  toEnum 4022 = INTRINSIC_XED_IFORM_TEST_GPR8_GPR8
  toEnum 4023 = INTRINSIC_XED_IFORM_TEST_GPR8_IMMb_F6r0
  toEnum 4024 = INTRINSIC_XED_IFORM_TEST_GPR8_IMMb_F6r1
  toEnum 4025 = INTRINSIC_XED_IFORM_TEST_GPRv_GPRv
  toEnum 4026 = INTRINSIC_XED_IFORM_TEST_GPRv_IMMz_F7r0
  toEnum 4027 = INTRINSIC_XED_IFORM_TEST_GPRv_IMMz_F7r1
  toEnum 4028 = INTRINSIC_XED_IFORM_TEST_MEMb_GPR8
  toEnum 4029 = INTRINSIC_XED_IFORM_TEST_MEMb_IMMb_F6r0
  toEnum 4030 = INTRINSIC_XED_IFORM_TEST_MEMb_IMMb_F6r1
  toEnum 4031 = INTRINSIC_XED_IFORM_TEST_MEMv_GPRv
  toEnum 4032 = INTRINSIC_XED_IFORM_TEST_MEMv_IMMz_F7r0
  toEnum 4033 = INTRINSIC_XED_IFORM_TEST_MEMv_IMMz_F7r1
  toEnum 4034 = INTRINSIC_XED_IFORM_TEST_OrAX_IMMz
  toEnum 4035 = INTRINSIC_XED_IFORM_TESTUI
  toEnum 4036 = INTRINSIC_XED_IFORM_TILELOADD_TMMu32_MEMu32
  toEnum 4037 = INTRINSIC_XED_IFORM_TILELOADD_TMMu32_MEMu32_APX
  toEnum 4038 = INTRINSIC_XED_IFORM_TILELOADDT1_TMMu32_MEMu32
  toEnum 4039 = INTRINSIC_XED_IFORM_TILELOADDT1_TMMu32_MEMu32_APX
  toEnum 4040 = INTRINSIC_XED_IFORM_TILERELEASE
  toEnum 4041 = INTRINSIC_XED_IFORM_TILESTORED_MEMu32_TMMu32
  toEnum 4042 = INTRINSIC_XED_IFORM_TILESTORED_MEMu32_TMMu32_APX
  toEnum 4043 = INTRINSIC_XED_IFORM_TILEZERO_TMMu32
  toEnum 4044 = INTRINSIC_XED_IFORM_TLBSYNC
  toEnum 4045 = INTRINSIC_XED_IFORM_TPAUSE_GPR32u32
  toEnum 4046 = INTRINSIC_XED_IFORM_TZCNT_GPRv_GPRv
  toEnum 4047 = INTRINSIC_XED_IFORM_TZCNT_GPRv_GPRv_APX
  toEnum 4048 = INTRINSIC_XED_IFORM_TZCNT_GPRv_MEMv
  toEnum 4049 = INTRINSIC_XED_IFORM_TZCNT_GPRv_MEMv_APX
  toEnum 4050 = INTRINSIC_XED_IFORM_TZMSK_GPR32d_GPR32d
  toEnum 4051 = INTRINSIC_XED_IFORM_TZMSK_GPR32d_MEMd
  toEnum 4052 = INTRINSIC_XED_IFORM_TZMSK_GPRyy_GPRyy
  toEnum 4053 = INTRINSIC_XED_IFORM_TZMSK_GPRyy_MEMy
  toEnum 4054 = INTRINSIC_XED_IFORM_UCOMISD_XMMsd_MEMsd
  toEnum 4055 = INTRINSIC_XED_IFORM_UCOMISD_XMMsd_XMMsd
  toEnum 4056 = INTRINSIC_XED_IFORM_UCOMISS_XMMss_MEMss
  toEnum 4057 = INTRINSIC_XED_IFORM_UCOMISS_XMMss_XMMss
  toEnum 4058 = INTRINSIC_XED_IFORM_UD0
  toEnum 4059 = INTRINSIC_XED_IFORM_UD0_GPR32_GPR32
  toEnum 4060 = INTRINSIC_XED_IFORM_UD0_GPR32_MEMd
  toEnum 4061 = INTRINSIC_XED_IFORM_UD1_GPR32_GPR32
  toEnum 4062 = INTRINSIC_XED_IFORM_UD1_GPR32_MEMd
  toEnum 4063 = INTRINSIC_XED_IFORM_UD2
  toEnum 4064 = INTRINSIC_XED_IFORM_UIRET
  toEnum 4065 = INTRINSIC_XED_IFORM_UMONITOR_GPRa
  toEnum 4066 = INTRINSIC_XED_IFORM_UMWAIT_GPR32
  toEnum 4067 = INTRINSIC_XED_IFORM_UNPCKHPD_XMMpd_MEMdq
  toEnum 4068 = INTRINSIC_XED_IFORM_UNPCKHPD_XMMpd_XMMq
  toEnum 4069 = INTRINSIC_XED_IFORM_UNPCKHPS_XMMps_MEMdq
  toEnum 4070 = INTRINSIC_XED_IFORM_UNPCKHPS_XMMps_XMMdq
  toEnum 4071 = INTRINSIC_XED_IFORM_UNPCKLPD_XMMpd_MEMdq
  toEnum 4072 = INTRINSIC_XED_IFORM_UNPCKLPD_XMMpd_XMMq
  toEnum 4073 = INTRINSIC_XED_IFORM_UNPCKLPS_XMMps_MEMdq
  toEnum 4074 = INTRINSIC_XED_IFORM_UNPCKLPS_XMMps_XMMq
  toEnum 4075 = INTRINSIC_XED_IFORM_URDMSR_GPR64u64_GPR64u64
  toEnum 4076 = INTRINSIC_XED_IFORM_URDMSR_GPR64u64_GPR64u64_APX
  toEnum 4077 = INTRINSIC_XED_IFORM_URDMSR_GPR64u64_IMM32
  toEnum 4078 = INTRINSIC_XED_IFORM_URDMSR_GPR64u64_IMM32_APX
  toEnum 4079 = INTRINSIC_XED_IFORM_UWRMSR_GPR64u64_GPR64u64
  toEnum 4080 = INTRINSIC_XED_IFORM_UWRMSR_GPR64u64_GPR64u64_APX
  toEnum 4081 = INTRINSIC_XED_IFORM_UWRMSR_IMM32_GPR64u64
  toEnum 4082 = INTRINSIC_XED_IFORM_UWRMSR_IMM32_GPR64u64_APX
  toEnum 4083 = INTRINSIC_XED_IFORM_V4FMADDPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512
  toEnum 4084 = INTRINSIC_XED_IFORM_V4FMADDSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 4085 = INTRINSIC_XED_IFORM_V4FNMADDPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512
  toEnum 4086 = INTRINSIC_XED_IFORM_V4FNMADDSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 4087 = INTRINSIC_XED_IFORM_VADDPD_XMMdq_XMMdq_MEMdq
  toEnum 4088 = INTRINSIC_XED_IFORM_VADDPD_XMMdq_XMMdq_XMMdq
  toEnum 4089 = INTRINSIC_XED_IFORM_VADDPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 4090 = INTRINSIC_XED_IFORM_VADDPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 4091 = INTRINSIC_XED_IFORM_VADDPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512
  toEnum 4092 = INTRINSIC_XED_IFORM_VADDPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512
  toEnum 4093 = INTRINSIC_XED_IFORM_VADDPD_YMMqq_YMMqq_MEMqq
  toEnum 4094 = INTRINSIC_XED_IFORM_VADDPD_YMMqq_YMMqq_YMMqq
  toEnum 4095 = INTRINSIC_XED_IFORM_VADDPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512
  toEnum 4096 = INTRINSIC_XED_IFORM_VADDPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512
  toEnum 4097 = INTRINSIC_XED_IFORM_VADDPH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512
  toEnum 4098 = INTRINSIC_XED_IFORM_VADDPH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 4099 = INTRINSIC_XED_IFORM_VADDPH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512
  toEnum 4100 = INTRINSIC_XED_IFORM_VADDPH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512
  toEnum 4101 = INTRINSIC_XED_IFORM_VADDPH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512
  toEnum 4102 = INTRINSIC_XED_IFORM_VADDPH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512
  toEnum 4103 = INTRINSIC_XED_IFORM_VADDPS_XMMdq_XMMdq_MEMdq
  toEnum 4104 = INTRINSIC_XED_IFORM_VADDPS_XMMdq_XMMdq_XMMdq
  toEnum 4105 = INTRINSIC_XED_IFORM_VADDPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 4106 = INTRINSIC_XED_IFORM_VADDPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 4107 = INTRINSIC_XED_IFORM_VADDPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512
  toEnum 4108 = INTRINSIC_XED_IFORM_VADDPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512
  toEnum 4109 = INTRINSIC_XED_IFORM_VADDPS_YMMqq_YMMqq_MEMqq
  toEnum 4110 = INTRINSIC_XED_IFORM_VADDPS_YMMqq_YMMqq_YMMqq
  toEnum 4111 = INTRINSIC_XED_IFORM_VADDPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512
  toEnum 4112 = INTRINSIC_XED_IFORM_VADDPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512
  toEnum 4113 = INTRINSIC_XED_IFORM_VADDSD_XMMdq_XMMdq_MEMq
  toEnum 4114 = INTRINSIC_XED_IFORM_VADDSD_XMMdq_XMMdq_XMMq
  toEnum 4115 = INTRINSIC_XED_IFORM_VADDSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 4116 = INTRINSIC_XED_IFORM_VADDSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 4117 = INTRINSIC_XED_IFORM_VADDSH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512
  toEnum 4118 = INTRINSIC_XED_IFORM_VADDSH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 4119 = INTRINSIC_XED_IFORM_VADDSS_XMMdq_XMMdq_MEMd
  toEnum 4120 = INTRINSIC_XED_IFORM_VADDSS_XMMdq_XMMdq_XMMd
  toEnum 4121 = INTRINSIC_XED_IFORM_VADDSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 4122 = INTRINSIC_XED_IFORM_VADDSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 4123 = INTRINSIC_XED_IFORM_VADDSUBPD_XMMdq_XMMdq_MEMdq
  toEnum 4124 = INTRINSIC_XED_IFORM_VADDSUBPD_XMMdq_XMMdq_XMMdq
  toEnum 4125 = INTRINSIC_XED_IFORM_VADDSUBPD_YMMqq_YMMqq_MEMqq
  toEnum 4126 = INTRINSIC_XED_IFORM_VADDSUBPD_YMMqq_YMMqq_YMMqq
  toEnum 4127 = INTRINSIC_XED_IFORM_VADDSUBPS_XMMdq_XMMdq_MEMdq
  toEnum 4128 = INTRINSIC_XED_IFORM_VADDSUBPS_XMMdq_XMMdq_XMMdq
  toEnum 4129 = INTRINSIC_XED_IFORM_VADDSUBPS_YMMqq_YMMqq_MEMqq
  toEnum 4130 = INTRINSIC_XED_IFORM_VADDSUBPS_YMMqq_YMMqq_YMMqq
  toEnum 4131 = INTRINSIC_XED_IFORM_VAESDEC_XMMdq_XMMdq_MEMdq
  toEnum 4132 = INTRINSIC_XED_IFORM_VAESDEC_XMMdq_XMMdq_XMMdq
  toEnum 4133 = INTRINSIC_XED_IFORM_VAESDEC_XMMu128_XMMu128_MEMu128_AVX512
  toEnum 4134 = INTRINSIC_XED_IFORM_VAESDEC_XMMu128_XMMu128_XMMu128_AVX512
  toEnum 4135 = INTRINSIC_XED_IFORM_VAESDEC_YMMu128_YMMu128_MEMu128
  toEnum 4136 = INTRINSIC_XED_IFORM_VAESDEC_YMMu128_YMMu128_MEMu128_AVX512
  toEnum 4137 = INTRINSIC_XED_IFORM_VAESDEC_YMMu128_YMMu128_YMMu128
  toEnum 4138 = INTRINSIC_XED_IFORM_VAESDEC_YMMu128_YMMu128_YMMu128_AVX512
  toEnum 4139 = INTRINSIC_XED_IFORM_VAESDEC_ZMMu128_ZMMu128_MEMu128_AVX512
  toEnum 4140 = INTRINSIC_XED_IFORM_VAESDEC_ZMMu128_ZMMu128_ZMMu128_AVX512
  toEnum 4141 = INTRINSIC_XED_IFORM_VAESDECLAST_XMMdq_XMMdq_MEMdq
  toEnum 4142 = INTRINSIC_XED_IFORM_VAESDECLAST_XMMdq_XMMdq_XMMdq
  toEnum 4143 = INTRINSIC_XED_IFORM_VAESDECLAST_XMMu128_XMMu128_MEMu128_AVX512
  toEnum 4144 = INTRINSIC_XED_IFORM_VAESDECLAST_XMMu128_XMMu128_XMMu128_AVX512
  toEnum 4145 = INTRINSIC_XED_IFORM_VAESDECLAST_YMMu128_YMMu128_MEMu128
  toEnum 4146 = INTRINSIC_XED_IFORM_VAESDECLAST_YMMu128_YMMu128_MEMu128_AVX512
  toEnum 4147 = INTRINSIC_XED_IFORM_VAESDECLAST_YMMu128_YMMu128_YMMu128
  toEnum 4148 = INTRINSIC_XED_IFORM_VAESDECLAST_YMMu128_YMMu128_YMMu128_AVX512
  toEnum 4149 = INTRINSIC_XED_IFORM_VAESDECLAST_ZMMu128_ZMMu128_MEMu128_AVX512
  toEnum 4150 = INTRINSIC_XED_IFORM_VAESDECLAST_ZMMu128_ZMMu128_ZMMu128_AVX512
  toEnum 4151 = INTRINSIC_XED_IFORM_VAESENC_XMMdq_XMMdq_MEMdq
  toEnum 4152 = INTRINSIC_XED_IFORM_VAESENC_XMMdq_XMMdq_XMMdq
  toEnum 4153 = INTRINSIC_XED_IFORM_VAESENC_XMMu128_XMMu128_MEMu128_AVX512
  toEnum 4154 = INTRINSIC_XED_IFORM_VAESENC_XMMu128_XMMu128_XMMu128_AVX512
  toEnum 4155 = INTRINSIC_XED_IFORM_VAESENC_YMMu128_YMMu128_MEMu128
  toEnum 4156 = INTRINSIC_XED_IFORM_VAESENC_YMMu128_YMMu128_MEMu128_AVX512
  toEnum 4157 = INTRINSIC_XED_IFORM_VAESENC_YMMu128_YMMu128_YMMu128
  toEnum 4158 = INTRINSIC_XED_IFORM_VAESENC_YMMu128_YMMu128_YMMu128_AVX512
  toEnum 4159 = INTRINSIC_XED_IFORM_VAESENC_ZMMu128_ZMMu128_MEMu128_AVX512
  toEnum 4160 = INTRINSIC_XED_IFORM_VAESENC_ZMMu128_ZMMu128_ZMMu128_AVX512
  toEnum 4161 = INTRINSIC_XED_IFORM_VAESENCLAST_XMMdq_XMMdq_MEMdq
  toEnum 4162 = INTRINSIC_XED_IFORM_VAESENCLAST_XMMdq_XMMdq_XMMdq
  toEnum 4163 = INTRINSIC_XED_IFORM_VAESENCLAST_XMMu128_XMMu128_MEMu128_AVX512
  toEnum 4164 = INTRINSIC_XED_IFORM_VAESENCLAST_XMMu128_XMMu128_XMMu128_AVX512
  toEnum 4165 = INTRINSIC_XED_IFORM_VAESENCLAST_YMMu128_YMMu128_MEMu128
  toEnum 4166 = INTRINSIC_XED_IFORM_VAESENCLAST_YMMu128_YMMu128_MEMu128_AVX512
  toEnum 4167 = INTRINSIC_XED_IFORM_VAESENCLAST_YMMu128_YMMu128_YMMu128
  toEnum 4168 = INTRINSIC_XED_IFORM_VAESENCLAST_YMMu128_YMMu128_YMMu128_AVX512
  toEnum 4169 = INTRINSIC_XED_IFORM_VAESENCLAST_ZMMu128_ZMMu128_MEMu128_AVX512
  toEnum 4170 = INTRINSIC_XED_IFORM_VAESENCLAST_ZMMu128_ZMMu128_ZMMu128_AVX512
  toEnum 4171 = INTRINSIC_XED_IFORM_VAESIMC_XMMdq_MEMdq
  toEnum 4172 = INTRINSIC_XED_IFORM_VAESIMC_XMMdq_XMMdq
  toEnum 4173 = INTRINSIC_XED_IFORM_VAESKEYGENASSIST_XMMdq_MEMdq_IMMb
  toEnum 4174 = INTRINSIC_XED_IFORM_VAESKEYGENASSIST_XMMdq_XMMdq_IMMb
  toEnum 4175 = INTRINSIC_XED_IFORM_VALIGND_XMMu32_MASKmskw_XMMu32_MEMu32_IMM8_AVX512
  toEnum 4176 = INTRINSIC_XED_IFORM_VALIGND_XMMu32_MASKmskw_XMMu32_XMMu32_IMM8_AVX512
  toEnum 4177 = INTRINSIC_XED_IFORM_VALIGND_YMMu32_MASKmskw_YMMu32_MEMu32_IMM8_AVX512
  toEnum 4178 = INTRINSIC_XED_IFORM_VALIGND_YMMu32_MASKmskw_YMMu32_YMMu32_IMM8_AVX512
  toEnum 4179 = INTRINSIC_XED_IFORM_VALIGND_ZMMu32_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512
  toEnum 4180 = INTRINSIC_XED_IFORM_VALIGND_ZMMu32_MASKmskw_ZMMu32_ZMMu32_IMM8_AVX512
  toEnum 4181 = INTRINSIC_XED_IFORM_VALIGNQ_XMMu64_MASKmskw_XMMu64_MEMu64_IMM8_AVX512
  toEnum 4182 = INTRINSIC_XED_IFORM_VALIGNQ_XMMu64_MASKmskw_XMMu64_XMMu64_IMM8_AVX512
  toEnum 4183 = INTRINSIC_XED_IFORM_VALIGNQ_YMMu64_MASKmskw_YMMu64_MEMu64_IMM8_AVX512
  toEnum 4184 = INTRINSIC_XED_IFORM_VALIGNQ_YMMu64_MASKmskw_YMMu64_YMMu64_IMM8_AVX512
  toEnum 4185 = INTRINSIC_XED_IFORM_VALIGNQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512
  toEnum 4186 = INTRINSIC_XED_IFORM_VALIGNQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_IMM8_AVX512
  toEnum 4187 = INTRINSIC_XED_IFORM_VANDNPD_XMMdq_XMMdq_MEMdq
  toEnum 4188 = INTRINSIC_XED_IFORM_VANDNPD_XMMdq_XMMdq_XMMdq
  toEnum 4189 = INTRINSIC_XED_IFORM_VANDNPD_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512
  toEnum 4190 = INTRINSIC_XED_IFORM_VANDNPD_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512
  toEnum 4191 = INTRINSIC_XED_IFORM_VANDNPD_YMMqq_YMMqq_MEMqq
  toEnum 4192 = INTRINSIC_XED_IFORM_VANDNPD_YMMqq_YMMqq_YMMqq
  toEnum 4193 = INTRINSIC_XED_IFORM_VANDNPD_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512
  toEnum 4194 = INTRINSIC_XED_IFORM_VANDNPD_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512
  toEnum 4195 = INTRINSIC_XED_IFORM_VANDNPD_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512
  toEnum 4196 = INTRINSIC_XED_IFORM_VANDNPD_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512
  toEnum 4197 = INTRINSIC_XED_IFORM_VANDNPS_XMMdq_XMMdq_MEMdq
  toEnum 4198 = INTRINSIC_XED_IFORM_VANDNPS_XMMdq_XMMdq_XMMdq
  toEnum 4199 = INTRINSIC_XED_IFORM_VANDNPS_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512
  toEnum 4200 = INTRINSIC_XED_IFORM_VANDNPS_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512
  toEnum 4201 = INTRINSIC_XED_IFORM_VANDNPS_YMMqq_YMMqq_MEMqq
  toEnum 4202 = INTRINSIC_XED_IFORM_VANDNPS_YMMqq_YMMqq_YMMqq
  toEnum 4203 = INTRINSIC_XED_IFORM_VANDNPS_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512
  toEnum 4204 = INTRINSIC_XED_IFORM_VANDNPS_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512
  toEnum 4205 = INTRINSIC_XED_IFORM_VANDNPS_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512
  toEnum 4206 = INTRINSIC_XED_IFORM_VANDNPS_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512
  toEnum 4207 = INTRINSIC_XED_IFORM_VANDPD_XMMdq_XMMdq_MEMdq
  toEnum 4208 = INTRINSIC_XED_IFORM_VANDPD_XMMdq_XMMdq_XMMdq
  toEnum 4209 = INTRINSIC_XED_IFORM_VANDPD_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512
  toEnum 4210 = INTRINSIC_XED_IFORM_VANDPD_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512
  toEnum 4211 = INTRINSIC_XED_IFORM_VANDPD_YMMqq_YMMqq_MEMqq
  toEnum 4212 = INTRINSIC_XED_IFORM_VANDPD_YMMqq_YMMqq_YMMqq
  toEnum 4213 = INTRINSIC_XED_IFORM_VANDPD_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512
  toEnum 4214 = INTRINSIC_XED_IFORM_VANDPD_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512
  toEnum 4215 = INTRINSIC_XED_IFORM_VANDPD_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512
  toEnum 4216 = INTRINSIC_XED_IFORM_VANDPD_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512
  toEnum 4217 = INTRINSIC_XED_IFORM_VANDPS_XMMdq_XMMdq_MEMdq
  toEnum 4218 = INTRINSIC_XED_IFORM_VANDPS_XMMdq_XMMdq_XMMdq
  toEnum 4219 = INTRINSIC_XED_IFORM_VANDPS_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512
  toEnum 4220 = INTRINSIC_XED_IFORM_VANDPS_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512
  toEnum 4221 = INTRINSIC_XED_IFORM_VANDPS_YMMqq_YMMqq_MEMqq
  toEnum 4222 = INTRINSIC_XED_IFORM_VANDPS_YMMqq_YMMqq_YMMqq
  toEnum 4223 = INTRINSIC_XED_IFORM_VANDPS_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512
  toEnum 4224 = INTRINSIC_XED_IFORM_VANDPS_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512
  toEnum 4225 = INTRINSIC_XED_IFORM_VANDPS_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512
  toEnum 4226 = INTRINSIC_XED_IFORM_VANDPS_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512
  toEnum 4227 = INTRINSIC_XED_IFORM_VBCSTNEBF162PS_XMMf32_MEMbf16
  toEnum 4228 = INTRINSIC_XED_IFORM_VBCSTNEBF162PS_YMMf32_MEMbf16
  toEnum 4229 = INTRINSIC_XED_IFORM_VBCSTNESH2PS_XMMf32_MEMf16
  toEnum 4230 = INTRINSIC_XED_IFORM_VBCSTNESH2PS_YMMf32_MEMf16
  toEnum 4231 = INTRINSIC_XED_IFORM_VBLENDMPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 4232 = INTRINSIC_XED_IFORM_VBLENDMPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 4233 = INTRINSIC_XED_IFORM_VBLENDMPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512
  toEnum 4234 = INTRINSIC_XED_IFORM_VBLENDMPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512
  toEnum 4235 = INTRINSIC_XED_IFORM_VBLENDMPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512
  toEnum 4236 = INTRINSIC_XED_IFORM_VBLENDMPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512
  toEnum 4237 = INTRINSIC_XED_IFORM_VBLENDMPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 4238 = INTRINSIC_XED_IFORM_VBLENDMPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 4239 = INTRINSIC_XED_IFORM_VBLENDMPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512
  toEnum 4240 = INTRINSIC_XED_IFORM_VBLENDMPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512
  toEnum 4241 = INTRINSIC_XED_IFORM_VBLENDMPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512
  toEnum 4242 = INTRINSIC_XED_IFORM_VBLENDMPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512
  toEnum 4243 = INTRINSIC_XED_IFORM_VBLENDPD_XMMdq_XMMdq_MEMdq_IMMb
  toEnum 4244 = INTRINSIC_XED_IFORM_VBLENDPD_XMMdq_XMMdq_XMMdq_IMMb
  toEnum 4245 = INTRINSIC_XED_IFORM_VBLENDPD_YMMqq_YMMqq_MEMqq_IMMb
  toEnum 4246 = INTRINSIC_XED_IFORM_VBLENDPD_YMMqq_YMMqq_YMMqq_IMMb
  toEnum 4247 = INTRINSIC_XED_IFORM_VBLENDPS_XMMdq_XMMdq_MEMdq_IMMb
  toEnum 4248 = INTRINSIC_XED_IFORM_VBLENDPS_XMMdq_XMMdq_XMMdq_IMMb
  toEnum 4249 = INTRINSIC_XED_IFORM_VBLENDPS_YMMqq_YMMqq_MEMqq_IMMb
  toEnum 4250 = INTRINSIC_XED_IFORM_VBLENDPS_YMMqq_YMMqq_YMMqq_IMMb
  toEnum 4251 = INTRINSIC_XED_IFORM_VBLENDVPD_XMMdq_XMMdq_MEMdq_XMMdq
  toEnum 4252 = INTRINSIC_XED_IFORM_VBLENDVPD_XMMdq_XMMdq_XMMdq_XMMdq
  toEnum 4253 = INTRINSIC_XED_IFORM_VBLENDVPD_YMMqq_YMMqq_MEMqq_YMMqq
  toEnum 4254 = INTRINSIC_XED_IFORM_VBLENDVPD_YMMqq_YMMqq_YMMqq_YMMqq
  toEnum 4255 = INTRINSIC_XED_IFORM_VBLENDVPS_XMMdq_XMMdq_MEMdq_XMMdq
  toEnum 4256 = INTRINSIC_XED_IFORM_VBLENDVPS_XMMdq_XMMdq_XMMdq_XMMdq
  toEnum 4257 = INTRINSIC_XED_IFORM_VBLENDVPS_YMMqq_YMMqq_MEMqq_YMMqq
  toEnum 4258 = INTRINSIC_XED_IFORM_VBLENDVPS_YMMqq_YMMqq_YMMqq_YMMqq
  toEnum 4259 = INTRINSIC_XED_IFORM_VBROADCASTF128_YMMqq_MEMdq
  toEnum 4260 = INTRINSIC_XED_IFORM_VBROADCASTF32X2_YMMf32_MASKmskw_MEMf32_AVX512
  toEnum 4261 = INTRINSIC_XED_IFORM_VBROADCASTF32X2_YMMf32_MASKmskw_XMMf32_AVX512
  toEnum 4262 = INTRINSIC_XED_IFORM_VBROADCASTF32X2_ZMMf32_MASKmskw_MEMf32_AVX512
  toEnum 4263 = INTRINSIC_XED_IFORM_VBROADCASTF32X2_ZMMf32_MASKmskw_XMMf32_AVX512
  toEnum 4264 = INTRINSIC_XED_IFORM_VBROADCASTF32X4_YMMf32_MASKmskw_MEMf32_AVX512
  toEnum 4265 = INTRINSIC_XED_IFORM_VBROADCASTF32X4_ZMMf32_MASKmskw_MEMf32_AVX512
  toEnum 4266 = INTRINSIC_XED_IFORM_VBROADCASTF32X8_ZMMf32_MASKmskw_MEMf32_AVX512
  toEnum 4267 = INTRINSIC_XED_IFORM_VBROADCASTF64X2_YMMf64_MASKmskw_MEMf64_AVX512
  toEnum 4268 = INTRINSIC_XED_IFORM_VBROADCASTF64X2_ZMMf64_MASKmskw_MEMf64_AVX512
  toEnum 4269 = INTRINSIC_XED_IFORM_VBROADCASTF64X4_ZMMf64_MASKmskw_MEMf64_AVX512
  toEnum 4270 = INTRINSIC_XED_IFORM_VBROADCASTI128_YMMqq_MEMdq
  toEnum 4271 = INTRINSIC_XED_IFORM_VBROADCASTI32X2_XMMu32_MASKmskw_MEMu32_AVX512
  toEnum 4272 = INTRINSIC_XED_IFORM_VBROADCASTI32X2_XMMu32_MASKmskw_XMMu32_AVX512
  toEnum 4273 = INTRINSIC_XED_IFORM_VBROADCASTI32X2_YMMu32_MASKmskw_MEMu32_AVX512
  toEnum 4274 = INTRINSIC_XED_IFORM_VBROADCASTI32X2_YMMu32_MASKmskw_XMMu32_AVX512
  toEnum 4275 = INTRINSIC_XED_IFORM_VBROADCASTI32X2_ZMMu32_MASKmskw_MEMu32_AVX512
  toEnum 4276 = INTRINSIC_XED_IFORM_VBROADCASTI32X2_ZMMu32_MASKmskw_XMMu32_AVX512
  toEnum 4277 = INTRINSIC_XED_IFORM_VBROADCASTI32X4_YMMu32_MASKmskw_MEMu32_AVX512
  toEnum 4278 = INTRINSIC_XED_IFORM_VBROADCASTI32X4_ZMMu32_MASKmskw_MEMu32_AVX512
  toEnum 4279 = INTRINSIC_XED_IFORM_VBROADCASTI32X8_ZMMu32_MASKmskw_MEMu32_AVX512
  toEnum 4280 = INTRINSIC_XED_IFORM_VBROADCASTI64X2_YMMu64_MASKmskw_MEMu64_AVX512
  toEnum 4281 = INTRINSIC_XED_IFORM_VBROADCASTI64X2_ZMMu64_MASKmskw_MEMu64_AVX512
  toEnum 4282 = INTRINSIC_XED_IFORM_VBROADCASTI64X4_ZMMu64_MASKmskw_MEMu64_AVX512
  toEnum 4283 = INTRINSIC_XED_IFORM_VBROADCASTSD_YMMf64_MASKmskw_MEMf64_AVX512
  toEnum 4284 = INTRINSIC_XED_IFORM_VBROADCASTSD_YMMf64_MASKmskw_XMMf64_AVX512
  toEnum 4285 = INTRINSIC_XED_IFORM_VBROADCASTSD_YMMqq_MEMq
  toEnum 4286 = INTRINSIC_XED_IFORM_VBROADCASTSD_YMMqq_XMMdq
  toEnum 4287 = INTRINSIC_XED_IFORM_VBROADCASTSD_ZMMf64_MASKmskw_MEMf64_AVX512
  toEnum 4288 = INTRINSIC_XED_IFORM_VBROADCASTSD_ZMMf64_MASKmskw_XMMf64_AVX512
  toEnum 4289 = INTRINSIC_XED_IFORM_VBROADCASTSS_XMMdq_MEMd
  toEnum 4290 = INTRINSIC_XED_IFORM_VBROADCASTSS_XMMdq_XMMdq
  toEnum 4291 = INTRINSIC_XED_IFORM_VBROADCASTSS_XMMf32_MASKmskw_MEMf32_AVX512
  toEnum 4292 = INTRINSIC_XED_IFORM_VBROADCASTSS_XMMf32_MASKmskw_XMMf32_AVX512
  toEnum 4293 = INTRINSIC_XED_IFORM_VBROADCASTSS_YMMf32_MASKmskw_MEMf32_AVX512
  toEnum 4294 = INTRINSIC_XED_IFORM_VBROADCASTSS_YMMf32_MASKmskw_XMMf32_AVX512
  toEnum 4295 = INTRINSIC_XED_IFORM_VBROADCASTSS_YMMqq_MEMd
  toEnum 4296 = INTRINSIC_XED_IFORM_VBROADCASTSS_YMMqq_XMMdq
  toEnum 4297 = INTRINSIC_XED_IFORM_VBROADCASTSS_ZMMf32_MASKmskw_MEMf32_AVX512
  toEnum 4298 = INTRINSIC_XED_IFORM_VBROADCASTSS_ZMMf32_MASKmskw_XMMf32_AVX512
  toEnum 4299 = INTRINSIC_XED_IFORM_VCMPPD_MASKmskw_MASKmskw_XMMf64_MEMf64_IMM8_AVX512
  toEnum 4300 = INTRINSIC_XED_IFORM_VCMPPD_MASKmskw_MASKmskw_XMMf64_XMMf64_IMM8_AVX512
  toEnum 4301 = INTRINSIC_XED_IFORM_VCMPPD_MASKmskw_MASKmskw_YMMf64_MEMf64_IMM8_AVX512
  toEnum 4302 = INTRINSIC_XED_IFORM_VCMPPD_MASKmskw_MASKmskw_YMMf64_YMMf64_IMM8_AVX512
  toEnum 4303 = INTRINSIC_XED_IFORM_VCMPPD_MASKmskw_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512
  toEnum 4304 = INTRINSIC_XED_IFORM_VCMPPD_MASKmskw_MASKmskw_ZMMf64_ZMMf64_IMM8_AVX512
  toEnum 4305 = INTRINSIC_XED_IFORM_VCMPPD_XMMdq_XMMdq_MEMdq_IMMb
  toEnum 4306 = INTRINSIC_XED_IFORM_VCMPPD_XMMdq_XMMdq_XMMdq_IMMb
  toEnum 4307 = INTRINSIC_XED_IFORM_VCMPPD_YMMqq_YMMqq_MEMqq_IMMb
  toEnum 4308 = INTRINSIC_XED_IFORM_VCMPPD_YMMqq_YMMqq_YMMqq_IMMb
  toEnum 4309 = INTRINSIC_XED_IFORM_VCMPPH_MASKmskw_MASKmskw_XMMf16_MEMf16_IMM8_AVX512
  toEnum 4310 = INTRINSIC_XED_IFORM_VCMPPH_MASKmskw_MASKmskw_XMMf16_XMMf16_IMM8_AVX512
  toEnum 4311 = INTRINSIC_XED_IFORM_VCMPPH_MASKmskw_MASKmskw_YMMf16_MEMf16_IMM8_AVX512
  toEnum 4312 = INTRINSIC_XED_IFORM_VCMPPH_MASKmskw_MASKmskw_YMMf16_YMMf16_IMM8_AVX512
  toEnum 4313 = INTRINSIC_XED_IFORM_VCMPPH_MASKmskw_MASKmskw_ZMMf16_MEMf16_IMM8_AVX512
  toEnum 4314 = INTRINSIC_XED_IFORM_VCMPPH_MASKmskw_MASKmskw_ZMMf16_ZMMf16_IMM8_AVX512
  toEnum 4315 = INTRINSIC_XED_IFORM_VCMPPS_MASKmskw_MASKmskw_XMMf32_MEMf32_IMM8_AVX512
  toEnum 4316 = INTRINSIC_XED_IFORM_VCMPPS_MASKmskw_MASKmskw_XMMf32_XMMf32_IMM8_AVX512
  toEnum 4317 = INTRINSIC_XED_IFORM_VCMPPS_MASKmskw_MASKmskw_YMMf32_MEMf32_IMM8_AVX512
  toEnum 4318 = INTRINSIC_XED_IFORM_VCMPPS_MASKmskw_MASKmskw_YMMf32_YMMf32_IMM8_AVX512
  toEnum 4319 = INTRINSIC_XED_IFORM_VCMPPS_MASKmskw_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512
  toEnum 4320 = INTRINSIC_XED_IFORM_VCMPPS_MASKmskw_MASKmskw_ZMMf32_ZMMf32_IMM8_AVX512
  toEnum 4321 = INTRINSIC_XED_IFORM_VCMPPS_XMMdq_XMMdq_MEMdq_IMMb
  toEnum 4322 = INTRINSIC_XED_IFORM_VCMPPS_XMMdq_XMMdq_XMMdq_IMMb
  toEnum 4323 = INTRINSIC_XED_IFORM_VCMPPS_YMMqq_YMMqq_MEMqq_IMMb
  toEnum 4324 = INTRINSIC_XED_IFORM_VCMPPS_YMMqq_YMMqq_YMMqq_IMMb
  toEnum 4325 = INTRINSIC_XED_IFORM_VCMPSD_MASKmskw_MASKmskw_XMMf64_MEMf64_IMM8_AVX512
  toEnum 4326 = INTRINSIC_XED_IFORM_VCMPSD_MASKmskw_MASKmskw_XMMf64_XMMf64_IMM8_AVX512
  toEnum 4327 = INTRINSIC_XED_IFORM_VCMPSD_XMMdq_XMMdq_MEMq_IMMb
  toEnum 4328 = INTRINSIC_XED_IFORM_VCMPSD_XMMdq_XMMdq_XMMq_IMMb
  toEnum 4329 = INTRINSIC_XED_IFORM_VCMPSH_MASKmskw_MASKmskw_XMMf16_MEMf16_IMM8_AVX512
  toEnum 4330 = INTRINSIC_XED_IFORM_VCMPSH_MASKmskw_MASKmskw_XMMf16_XMMf16_IMM8_AVX512
  toEnum 4331 = INTRINSIC_XED_IFORM_VCMPSS_MASKmskw_MASKmskw_XMMf32_MEMf32_IMM8_AVX512
  toEnum 4332 = INTRINSIC_XED_IFORM_VCMPSS_MASKmskw_MASKmskw_XMMf32_XMMf32_IMM8_AVX512
  toEnum 4333 = INTRINSIC_XED_IFORM_VCMPSS_XMMdq_XMMdq_MEMd_IMMb
  toEnum 4334 = INTRINSIC_XED_IFORM_VCMPSS_XMMdq_XMMdq_XMMd_IMMb
  toEnum 4335 = INTRINSIC_XED_IFORM_VCOMISD_XMMf64_MEMf64_AVX512
  toEnum 4336 = INTRINSIC_XED_IFORM_VCOMISD_XMMf64_XMMf64_AVX512
  toEnum 4337 = INTRINSIC_XED_IFORM_VCOMISD_XMMq_MEMq
  toEnum 4338 = INTRINSIC_XED_IFORM_VCOMISD_XMMq_XMMq
  toEnum 4339 = INTRINSIC_XED_IFORM_VCOMISH_XMMf16_MEMf16_AVX512
  toEnum 4340 = INTRINSIC_XED_IFORM_VCOMISH_XMMf16_XMMf16_AVX512
  toEnum 4341 = INTRINSIC_XED_IFORM_VCOMISS_XMMd_MEMd
  toEnum 4342 = INTRINSIC_XED_IFORM_VCOMISS_XMMd_XMMd
  toEnum 4343 = INTRINSIC_XED_IFORM_VCOMISS_XMMf32_MEMf32_AVX512
  toEnum 4344 = INTRINSIC_XED_IFORM_VCOMISS_XMMf32_XMMf32_AVX512
  toEnum 4345 = INTRINSIC_XED_IFORM_VCOMPRESSPD_MEMf64_MASKmskw_XMMf64_AVX512
  toEnum 4346 = INTRINSIC_XED_IFORM_VCOMPRESSPD_MEMf64_MASKmskw_YMMf64_AVX512
  toEnum 4347 = INTRINSIC_XED_IFORM_VCOMPRESSPD_MEMf64_MASKmskw_ZMMf64_AVX512
  toEnum 4348 = INTRINSIC_XED_IFORM_VCOMPRESSPD_XMMf64_MASKmskw_XMMf64_AVX512
  toEnum 4349 = INTRINSIC_XED_IFORM_VCOMPRESSPD_YMMf64_MASKmskw_YMMf64_AVX512
  toEnum 4350 = INTRINSIC_XED_IFORM_VCOMPRESSPD_ZMMf64_MASKmskw_ZMMf64_AVX512
  toEnum 4351 = INTRINSIC_XED_IFORM_VCOMPRESSPS_MEMf32_MASKmskw_XMMf32_AVX512
  toEnum 4352 = INTRINSIC_XED_IFORM_VCOMPRESSPS_MEMf32_MASKmskw_YMMf32_AVX512
  toEnum 4353 = INTRINSIC_XED_IFORM_VCOMPRESSPS_MEMf32_MASKmskw_ZMMf32_AVX512
  toEnum 4354 = INTRINSIC_XED_IFORM_VCOMPRESSPS_XMMf32_MASKmskw_XMMf32_AVX512
  toEnum 4355 = INTRINSIC_XED_IFORM_VCOMPRESSPS_YMMf32_MASKmskw_YMMf32_AVX512
  toEnum 4356 = INTRINSIC_XED_IFORM_VCOMPRESSPS_ZMMf32_MASKmskw_ZMMf32_AVX512
  toEnum 4357 = INTRINSIC_XED_IFORM_VCVTDQ2PD_XMMdq_MEMq
  toEnum 4358 = INTRINSIC_XED_IFORM_VCVTDQ2PD_XMMdq_XMMq
  toEnum 4359 = INTRINSIC_XED_IFORM_VCVTDQ2PD_XMMf64_MASKmskw_MEMi32_AVX512
  toEnum 4360 = INTRINSIC_XED_IFORM_VCVTDQ2PD_XMMf64_MASKmskw_XMMi32_AVX512
  toEnum 4361 = INTRINSIC_XED_IFORM_VCVTDQ2PD_YMMf64_MASKmskw_MEMi32_AVX512
  toEnum 4362 = INTRINSIC_XED_IFORM_VCVTDQ2PD_YMMf64_MASKmskw_XMMi32_AVX512
  toEnum 4363 = INTRINSIC_XED_IFORM_VCVTDQ2PD_YMMqq_MEMdq
  toEnum 4364 = INTRINSIC_XED_IFORM_VCVTDQ2PD_YMMqq_XMMdq
  toEnum 4365 = INTRINSIC_XED_IFORM_VCVTDQ2PD_ZMMf64_MASKmskw_MEMi32_AVX512
  toEnum 4366 = INTRINSIC_XED_IFORM_VCVTDQ2PD_ZMMf64_MASKmskw_YMMi32_AVX512
  toEnum 4367 = INTRINSIC_XED_IFORM_VCVTDQ2PH_XMMf16_MASKmskw_MEMi32_AVX512_VL128
  toEnum 4368 = INTRINSIC_XED_IFORM_VCVTDQ2PH_XMMf16_MASKmskw_MEMi32_AVX512_VL256
  toEnum 4369 = INTRINSIC_XED_IFORM_VCVTDQ2PH_XMMf16_MASKmskw_XMMi32_AVX512
  toEnum 4370 = INTRINSIC_XED_IFORM_VCVTDQ2PH_XMMf16_MASKmskw_YMMi32_AVX512
  toEnum 4371 = INTRINSIC_XED_IFORM_VCVTDQ2PH_YMMf16_MASKmskw_MEMi32_AVX512
  toEnum 4372 = INTRINSIC_XED_IFORM_VCVTDQ2PH_YMMf16_MASKmskw_ZMMi32_AVX512
  toEnum 4373 = INTRINSIC_XED_IFORM_VCVTDQ2PS_XMMdq_MEMdq
  toEnum 4374 = INTRINSIC_XED_IFORM_VCVTDQ2PS_XMMdq_XMMdq
  toEnum 4375 = INTRINSIC_XED_IFORM_VCVTDQ2PS_XMMf32_MASKmskw_MEMi32_AVX512
  toEnum 4376 = INTRINSIC_XED_IFORM_VCVTDQ2PS_XMMf32_MASKmskw_XMMi32_AVX512
  toEnum 4377 = INTRINSIC_XED_IFORM_VCVTDQ2PS_YMMf32_MASKmskw_MEMi32_AVX512
  toEnum 4378 = INTRINSIC_XED_IFORM_VCVTDQ2PS_YMMf32_MASKmskw_YMMi32_AVX512
  toEnum 4379 = INTRINSIC_XED_IFORM_VCVTDQ2PS_YMMqq_MEMqq
  toEnum 4380 = INTRINSIC_XED_IFORM_VCVTDQ2PS_YMMqq_YMMqq
  toEnum 4381 = INTRINSIC_XED_IFORM_VCVTDQ2PS_ZMMf32_MASKmskw_MEMi32_AVX512
  toEnum 4382 = INTRINSIC_XED_IFORM_VCVTDQ2PS_ZMMf32_MASKmskw_ZMMi32_AVX512
  toEnum 4383 = INTRINSIC_XED_IFORM_VCVTNE2PS2BF16_XMMbf16_MASKmskw_XMMf32_MEMf32_AVX512_VL128
  toEnum 4384 = INTRINSIC_XED_IFORM_VCVTNE2PS2BF16_XMMbf16_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 4385 = INTRINSIC_XED_IFORM_VCVTNE2PS2BF16_YMMbf16_MASKmskw_YMMf32_MEMf32_AVX512_VL256
  toEnum 4386 = INTRINSIC_XED_IFORM_VCVTNE2PS2BF16_YMMbf16_MASKmskw_YMMf32_YMMf32_AVX512
  toEnum 4387 = INTRINSIC_XED_IFORM_VCVTNE2PS2BF16_ZMMbf16_MASKmskw_ZMMf32_MEMf32_AVX512_VL512
  toEnum 4388 = INTRINSIC_XED_IFORM_VCVTNE2PS2BF16_ZMMbf16_MASKmskw_ZMMf32_ZMMf32_AVX512
  toEnum 4389 = INTRINSIC_XED_IFORM_VCVTNEEBF162PS_XMMf32_MEM2bf16
  toEnum 4390 = INTRINSIC_XED_IFORM_VCVTNEEBF162PS_YMMf32_MEM2bf16
  toEnum 4391 = INTRINSIC_XED_IFORM_VCVTNEEPH2PS_XMMf32_MEM2f16
  toEnum 4392 = INTRINSIC_XED_IFORM_VCVTNEEPH2PS_YMMf32_MEM2f16
  toEnum 4393 = INTRINSIC_XED_IFORM_VCVTNEOBF162PS_XMMf32_MEM2bf16
  toEnum 4394 = INTRINSIC_XED_IFORM_VCVTNEOBF162PS_YMMf32_MEM2bf16
  toEnum 4395 = INTRINSIC_XED_IFORM_VCVTNEOPH2PS_XMMf32_MEM2f16
  toEnum 4396 = INTRINSIC_XED_IFORM_VCVTNEOPH2PS_YMMf32_MEM2f16
  toEnum 4397 = INTRINSIC_XED_IFORM_VCVTNEPS2BF16_XMMbf16_MASKmskw_MEMf32_AVX512_VL128
  toEnum 4398 = INTRINSIC_XED_IFORM_VCVTNEPS2BF16_XMMbf16_MASKmskw_MEMf32_AVX512_VL256
  toEnum 4399 = INTRINSIC_XED_IFORM_VCVTNEPS2BF16_XMMbf16_MASKmskw_XMMf32_AVX512
  toEnum 4400 = INTRINSIC_XED_IFORM_VCVTNEPS2BF16_XMMbf16_MASKmskw_YMMf32_AVX512
  toEnum 4401 = INTRINSIC_XED_IFORM_VCVTNEPS2BF16_XMMbf16_MEMf32_VL128
  toEnum 4402 = INTRINSIC_XED_IFORM_VCVTNEPS2BF16_XMMbf16_MEMf32_VL256
  toEnum 4403 = INTRINSIC_XED_IFORM_VCVTNEPS2BF16_XMMbf16_XMMf32
  toEnum 4404 = INTRINSIC_XED_IFORM_VCVTNEPS2BF16_XMMbf16_YMMf32
  toEnum 4405 = INTRINSIC_XED_IFORM_VCVTNEPS2BF16_YMMbf16_MASKmskw_MEMf32_AVX512_VL512
  toEnum 4406 = INTRINSIC_XED_IFORM_VCVTNEPS2BF16_YMMbf16_MASKmskw_ZMMf32_AVX512
  toEnum 4407 = INTRINSIC_XED_IFORM_VCVTPD2DQ_XMMdq_MEMdq
  toEnum 4408 = INTRINSIC_XED_IFORM_VCVTPD2DQ_XMMdq_MEMqq
  toEnum 4409 = INTRINSIC_XED_IFORM_VCVTPD2DQ_XMMdq_XMMdq
  toEnum 4410 = INTRINSIC_XED_IFORM_VCVTPD2DQ_XMMdq_YMMqq
  toEnum 4411 = INTRINSIC_XED_IFORM_VCVTPD2DQ_XMMi32_MASKmskw_MEMf64_AVX512_VL128
  toEnum 4412 = INTRINSIC_XED_IFORM_VCVTPD2DQ_XMMi32_MASKmskw_MEMf64_AVX512_VL256
  toEnum 4413 = INTRINSIC_XED_IFORM_VCVTPD2DQ_XMMi32_MASKmskw_XMMf64_AVX512_VL128
  toEnum 4414 = INTRINSIC_XED_IFORM_VCVTPD2DQ_XMMi32_MASKmskw_YMMf64_AVX512_VL256
  toEnum 4415 = INTRINSIC_XED_IFORM_VCVTPD2DQ_YMMi32_MASKmskw_MEMf64_AVX512_VL512
  toEnum 4416 = INTRINSIC_XED_IFORM_VCVTPD2DQ_YMMi32_MASKmskw_ZMMf64_AVX512_VL512
  toEnum 4417 = INTRINSIC_XED_IFORM_VCVTPD2PH_XMMf16_MASKmskw_MEMf64_AVX512_VL128
  toEnum 4418 = INTRINSIC_XED_IFORM_VCVTPD2PH_XMMf16_MASKmskw_MEMf64_AVX512_VL256
  toEnum 4419 = INTRINSIC_XED_IFORM_VCVTPD2PH_XMMf16_MASKmskw_MEMf64_AVX512_VL512
  toEnum 4420 = INTRINSIC_XED_IFORM_VCVTPD2PH_XMMf16_MASKmskw_XMMf64_AVX512
  toEnum 4421 = INTRINSIC_XED_IFORM_VCVTPD2PH_XMMf16_MASKmskw_YMMf64_AVX512
  toEnum 4422 = INTRINSIC_XED_IFORM_VCVTPD2PH_XMMf16_MASKmskw_ZMMf64_AVX512
  toEnum 4423 = INTRINSIC_XED_IFORM_VCVTPD2PS_XMMdq_MEMdq
  toEnum 4424 = INTRINSIC_XED_IFORM_VCVTPD2PS_XMMdq_MEMqq
  toEnum 4425 = INTRINSIC_XED_IFORM_VCVTPD2PS_XMMdq_XMMdq
  toEnum 4426 = INTRINSIC_XED_IFORM_VCVTPD2PS_XMMdq_YMMqq
  toEnum 4427 = INTRINSIC_XED_IFORM_VCVTPD2PS_XMMf32_MASKmskw_MEMf64_AVX512_VL128
  toEnum 4428 = INTRINSIC_XED_IFORM_VCVTPD2PS_XMMf32_MASKmskw_MEMf64_AVX512_VL256
  toEnum 4429 = INTRINSIC_XED_IFORM_VCVTPD2PS_XMMf32_MASKmskw_XMMf64_AVX512_VL128
  toEnum 4430 = INTRINSIC_XED_IFORM_VCVTPD2PS_XMMf32_MASKmskw_YMMf64_AVX512_VL256
  toEnum 4431 = INTRINSIC_XED_IFORM_VCVTPD2PS_YMMf32_MASKmskw_MEMf64_AVX512_VL512
  toEnum 4432 = INTRINSIC_XED_IFORM_VCVTPD2PS_YMMf32_MASKmskw_ZMMf64_AVX512_VL512
  toEnum 4433 = INTRINSIC_XED_IFORM_VCVTPD2QQ_XMMi64_MASKmskw_MEMf64_AVX512
  toEnum 4434 = INTRINSIC_XED_IFORM_VCVTPD2QQ_XMMi64_MASKmskw_XMMf64_AVX512
  toEnum 4435 = INTRINSIC_XED_IFORM_VCVTPD2QQ_YMMi64_MASKmskw_MEMf64_AVX512
  toEnum 4436 = INTRINSIC_XED_IFORM_VCVTPD2QQ_YMMi64_MASKmskw_YMMf64_AVX512
  toEnum 4437 = INTRINSIC_XED_IFORM_VCVTPD2QQ_ZMMi64_MASKmskw_MEMf64_AVX512
  toEnum 4438 = INTRINSIC_XED_IFORM_VCVTPD2QQ_ZMMi64_MASKmskw_ZMMf64_AVX512
  toEnum 4439 = INTRINSIC_XED_IFORM_VCVTPD2UDQ_XMMu32_MASKmskw_MEMf64_AVX512_VL128
  toEnum 4440 = INTRINSIC_XED_IFORM_VCVTPD2UDQ_XMMu32_MASKmskw_MEMf64_AVX512_VL256
  toEnum 4441 = INTRINSIC_XED_IFORM_VCVTPD2UDQ_XMMu32_MASKmskw_XMMf64_AVX512_VL128
  toEnum 4442 = INTRINSIC_XED_IFORM_VCVTPD2UDQ_XMMu32_MASKmskw_YMMf64_AVX512_VL256
  toEnum 4443 = INTRINSIC_XED_IFORM_VCVTPD2UDQ_YMMu32_MASKmskw_MEMf64_AVX512_VL512
  toEnum 4444 = INTRINSIC_XED_IFORM_VCVTPD2UDQ_YMMu32_MASKmskw_ZMMf64_AVX512_VL512
  toEnum 4445 = INTRINSIC_XED_IFORM_VCVTPD2UQQ_XMMu64_MASKmskw_MEMf64_AVX512
  toEnum 4446 = INTRINSIC_XED_IFORM_VCVTPD2UQQ_XMMu64_MASKmskw_XMMf64_AVX512
  toEnum 4447 = INTRINSIC_XED_IFORM_VCVTPD2UQQ_YMMu64_MASKmskw_MEMf64_AVX512
  toEnum 4448 = INTRINSIC_XED_IFORM_VCVTPD2UQQ_YMMu64_MASKmskw_YMMf64_AVX512
  toEnum 4449 = INTRINSIC_XED_IFORM_VCVTPD2UQQ_ZMMu64_MASKmskw_MEMf64_AVX512
  toEnum 4450 = INTRINSIC_XED_IFORM_VCVTPD2UQQ_ZMMu64_MASKmskw_ZMMf64_AVX512
  toEnum 4451 = INTRINSIC_XED_IFORM_VCVTPH2DQ_XMMi32_MASKmskw_MEMf16_AVX512
  toEnum 4452 = INTRINSIC_XED_IFORM_VCVTPH2DQ_XMMi32_MASKmskw_XMMf16_AVX512
  toEnum 4453 = INTRINSIC_XED_IFORM_VCVTPH2DQ_YMMi32_MASKmskw_MEMf16_AVX512
  toEnum 4454 = INTRINSIC_XED_IFORM_VCVTPH2DQ_YMMi32_MASKmskw_XMMf16_AVX512
  toEnum 4455 = INTRINSIC_XED_IFORM_VCVTPH2DQ_ZMMi32_MASKmskw_MEMf16_AVX512
  toEnum 4456 = INTRINSIC_XED_IFORM_VCVTPH2DQ_ZMMi32_MASKmskw_YMMf16_AVX512
  toEnum 4457 = INTRINSIC_XED_IFORM_VCVTPH2PD_XMMf64_MASKmskw_MEMf16_AVX512
  toEnum 4458 = INTRINSIC_XED_IFORM_VCVTPH2PD_XMMf64_MASKmskw_XMMf16_AVX512
  toEnum 4459 = INTRINSIC_XED_IFORM_VCVTPH2PD_YMMf64_MASKmskw_MEMf16_AVX512
  toEnum 4460 = INTRINSIC_XED_IFORM_VCVTPH2PD_YMMf64_MASKmskw_XMMf16_AVX512
  toEnum 4461 = INTRINSIC_XED_IFORM_VCVTPH2PD_ZMMf64_MASKmskw_MEMf16_AVX512
  toEnum 4462 = INTRINSIC_XED_IFORM_VCVTPH2PD_ZMMf64_MASKmskw_XMMf16_AVX512
  toEnum 4463 = INTRINSIC_XED_IFORM_VCVTPH2PS_XMMdq_MEMq
  toEnum 4464 = INTRINSIC_XED_IFORM_VCVTPH2PS_XMMdq_XMMq
  toEnum 4465 = INTRINSIC_XED_IFORM_VCVTPH2PS_XMMf32_MASKmskw_MEMf16_AVX512
  toEnum 4466 = INTRINSIC_XED_IFORM_VCVTPH2PS_XMMf32_MASKmskw_XMMf16_AVX512
  toEnum 4467 = INTRINSIC_XED_IFORM_VCVTPH2PS_YMMf32_MASKmskw_MEMf16_AVX512
  toEnum 4468 = INTRINSIC_XED_IFORM_VCVTPH2PS_YMMf32_MASKmskw_XMMf16_AVX512
  toEnum 4469 = INTRINSIC_XED_IFORM_VCVTPH2PS_YMMqq_MEMdq
  toEnum 4470 = INTRINSIC_XED_IFORM_VCVTPH2PS_YMMqq_XMMdq
  toEnum 4471 = INTRINSIC_XED_IFORM_VCVTPH2PS_ZMMf32_MASKmskw_MEMf16_AVX512
  toEnum 4472 = INTRINSIC_XED_IFORM_VCVTPH2PS_ZMMf32_MASKmskw_YMMf16_AVX512
  toEnum 4473 = INTRINSIC_XED_IFORM_VCVTPH2PSX_XMMf32_MASKmskw_MEMf16_AVX512
  toEnum 4474 = INTRINSIC_XED_IFORM_VCVTPH2PSX_XMMf32_MASKmskw_XMMf16_AVX512
  toEnum 4475 = INTRINSIC_XED_IFORM_VCVTPH2PSX_YMMf32_MASKmskw_MEMf16_AVX512
  toEnum 4476 = INTRINSIC_XED_IFORM_VCVTPH2PSX_YMMf32_MASKmskw_XMMf16_AVX512
  toEnum 4477 = INTRINSIC_XED_IFORM_VCVTPH2PSX_ZMMf32_MASKmskw_MEMf16_AVX512
  toEnum 4478 = INTRINSIC_XED_IFORM_VCVTPH2PSX_ZMMf32_MASKmskw_YMMf16_AVX512
  toEnum 4479 = INTRINSIC_XED_IFORM_VCVTPH2QQ_XMMi64_MASKmskw_MEMf16_AVX512
  toEnum 4480 = INTRINSIC_XED_IFORM_VCVTPH2QQ_XMMi64_MASKmskw_XMMf16_AVX512
  toEnum 4481 = INTRINSIC_XED_IFORM_VCVTPH2QQ_YMMi64_MASKmskw_MEMf16_AVX512
  toEnum 4482 = INTRINSIC_XED_IFORM_VCVTPH2QQ_YMMi64_MASKmskw_XMMf16_AVX512
  toEnum 4483 = INTRINSIC_XED_IFORM_VCVTPH2QQ_ZMMi64_MASKmskw_MEMf16_AVX512
  toEnum 4484 = INTRINSIC_XED_IFORM_VCVTPH2QQ_ZMMi64_MASKmskw_XMMf16_AVX512
  toEnum 4485 = INTRINSIC_XED_IFORM_VCVTPH2UDQ_XMMu32_MASKmskw_MEMf16_AVX512
  toEnum 4486 = INTRINSIC_XED_IFORM_VCVTPH2UDQ_XMMu32_MASKmskw_XMMf16_AVX512
  toEnum 4487 = INTRINSIC_XED_IFORM_VCVTPH2UDQ_YMMu32_MASKmskw_MEMf16_AVX512
  toEnum 4488 = INTRINSIC_XED_IFORM_VCVTPH2UDQ_YMMu32_MASKmskw_XMMf16_AVX512
  toEnum 4489 = INTRINSIC_XED_IFORM_VCVTPH2UDQ_ZMMu32_MASKmskw_MEMf16_AVX512
  toEnum 4490 = INTRINSIC_XED_IFORM_VCVTPH2UDQ_ZMMu32_MASKmskw_YMMf16_AVX512
  toEnum 4491 = INTRINSIC_XED_IFORM_VCVTPH2UQQ_XMMu64_MASKmskw_MEMf16_AVX512
  toEnum 4492 = INTRINSIC_XED_IFORM_VCVTPH2UQQ_XMMu64_MASKmskw_XMMf16_AVX512
  toEnum 4493 = INTRINSIC_XED_IFORM_VCVTPH2UQQ_YMMu64_MASKmskw_MEMf16_AVX512
  toEnum 4494 = INTRINSIC_XED_IFORM_VCVTPH2UQQ_YMMu64_MASKmskw_XMMf16_AVX512
  toEnum 4495 = INTRINSIC_XED_IFORM_VCVTPH2UQQ_ZMMu64_MASKmskw_MEMf16_AVX512
  toEnum 4496 = INTRINSIC_XED_IFORM_VCVTPH2UQQ_ZMMu64_MASKmskw_XMMf16_AVX512
  toEnum 4497 = INTRINSIC_XED_IFORM_VCVTPH2UW_XMMu16_MASKmskw_MEMf16_AVX512
  toEnum 4498 = INTRINSIC_XED_IFORM_VCVTPH2UW_XMMu16_MASKmskw_XMMf16_AVX512
  toEnum 4499 = INTRINSIC_XED_IFORM_VCVTPH2UW_YMMu16_MASKmskw_MEMf16_AVX512
  toEnum 4500 = INTRINSIC_XED_IFORM_VCVTPH2UW_YMMu16_MASKmskw_YMMf16_AVX512
  toEnum 4501 = INTRINSIC_XED_IFORM_VCVTPH2UW_ZMMu16_MASKmskw_MEMf16_AVX512
  toEnum 4502 = INTRINSIC_XED_IFORM_VCVTPH2UW_ZMMu16_MASKmskw_ZMMf16_AVX512
  toEnum 4503 = INTRINSIC_XED_IFORM_VCVTPH2W_XMMi16_MASKmskw_MEMf16_AVX512
  toEnum 4504 = INTRINSIC_XED_IFORM_VCVTPH2W_XMMi16_MASKmskw_XMMf16_AVX512
  toEnum 4505 = INTRINSIC_XED_IFORM_VCVTPH2W_YMMi16_MASKmskw_MEMf16_AVX512
  toEnum 4506 = INTRINSIC_XED_IFORM_VCVTPH2W_YMMi16_MASKmskw_YMMf16_AVX512
  toEnum 4507 = INTRINSIC_XED_IFORM_VCVTPH2W_ZMMi16_MASKmskw_MEMf16_AVX512
  toEnum 4508 = INTRINSIC_XED_IFORM_VCVTPH2W_ZMMi16_MASKmskw_ZMMf16_AVX512
  toEnum 4509 = INTRINSIC_XED_IFORM_VCVTPS2DQ_XMMdq_MEMdq
  toEnum 4510 = INTRINSIC_XED_IFORM_VCVTPS2DQ_XMMdq_XMMdq
  toEnum 4511 = INTRINSIC_XED_IFORM_VCVTPS2DQ_XMMi32_MASKmskw_MEMf32_AVX512
  toEnum 4512 = INTRINSIC_XED_IFORM_VCVTPS2DQ_XMMi32_MASKmskw_XMMf32_AVX512
  toEnum 4513 = INTRINSIC_XED_IFORM_VCVTPS2DQ_YMMi32_MASKmskw_MEMf32_AVX512
  toEnum 4514 = INTRINSIC_XED_IFORM_VCVTPS2DQ_YMMi32_MASKmskw_YMMf32_AVX512
  toEnum 4515 = INTRINSIC_XED_IFORM_VCVTPS2DQ_YMMqq_MEMqq
  toEnum 4516 = INTRINSIC_XED_IFORM_VCVTPS2DQ_YMMqq_YMMqq
  toEnum 4517 = INTRINSIC_XED_IFORM_VCVTPS2DQ_ZMMi32_MASKmskw_MEMf32_AVX512
  toEnum 4518 = INTRINSIC_XED_IFORM_VCVTPS2DQ_ZMMi32_MASKmskw_ZMMf32_AVX512
  toEnum 4519 = INTRINSIC_XED_IFORM_VCVTPS2PD_XMMdq_MEMq
  toEnum 4520 = INTRINSIC_XED_IFORM_VCVTPS2PD_XMMdq_XMMq
  toEnum 4521 = INTRINSIC_XED_IFORM_VCVTPS2PD_XMMf64_MASKmskw_MEMf32_AVX512
  toEnum 4522 = INTRINSIC_XED_IFORM_VCVTPS2PD_XMMf64_MASKmskw_XMMf32_AVX512
  toEnum 4523 = INTRINSIC_XED_IFORM_VCVTPS2PD_YMMf64_MASKmskw_MEMf32_AVX512
  toEnum 4524 = INTRINSIC_XED_IFORM_VCVTPS2PD_YMMf64_MASKmskw_XMMf32_AVX512
  toEnum 4525 = INTRINSIC_XED_IFORM_VCVTPS2PD_YMMqq_MEMdq
  toEnum 4526 = INTRINSIC_XED_IFORM_VCVTPS2PD_YMMqq_XMMdq
  toEnum 4527 = INTRINSIC_XED_IFORM_VCVTPS2PD_ZMMf64_MASKmskw_MEMf32_AVX512
  toEnum 4528 = INTRINSIC_XED_IFORM_VCVTPS2PD_ZMMf64_MASKmskw_YMMf32_AVX512
  toEnum 4529 = INTRINSIC_XED_IFORM_VCVTPS2PH_MEMdq_YMMqq_IMMb
  toEnum 4530 = INTRINSIC_XED_IFORM_VCVTPS2PH_MEMf16_MASKmskw_XMMf32_IMM8_AVX512
  toEnum 4531 = INTRINSIC_XED_IFORM_VCVTPS2PH_MEMf16_MASKmskw_YMMf32_IMM8_AVX512
  toEnum 4532 = INTRINSIC_XED_IFORM_VCVTPS2PH_MEMf16_MASKmskw_ZMMf32_IMM8_AVX512
  toEnum 4533 = INTRINSIC_XED_IFORM_VCVTPS2PH_MEMq_XMMdq_IMMb
  toEnum 4534 = INTRINSIC_XED_IFORM_VCVTPS2PH_XMMdq_YMMqq_IMMb
  toEnum 4535 = INTRINSIC_XED_IFORM_VCVTPS2PH_XMMf16_MASKmskw_XMMf32_IMM8_AVX512
  toEnum 4536 = INTRINSIC_XED_IFORM_VCVTPS2PH_XMMf16_MASKmskw_YMMf32_IMM8_AVX512
  toEnum 4537 = INTRINSIC_XED_IFORM_VCVTPS2PH_XMMq_XMMdq_IMMb
  toEnum 4538 = INTRINSIC_XED_IFORM_VCVTPS2PH_YMMf16_MASKmskw_ZMMf32_IMM8_AVX512
  toEnum 4539 = INTRINSIC_XED_IFORM_VCVTPS2PHX_XMMf16_MASKmskw_MEMf32_AVX512_VL128
  toEnum 4540 = INTRINSIC_XED_IFORM_VCVTPS2PHX_XMMf16_MASKmskw_MEMf32_AVX512_VL256
  toEnum 4541 = INTRINSIC_XED_IFORM_VCVTPS2PHX_XMMf16_MASKmskw_XMMf32_AVX512
  toEnum 4542 = INTRINSIC_XED_IFORM_VCVTPS2PHX_XMMf16_MASKmskw_YMMf32_AVX512
  toEnum 4543 = INTRINSIC_XED_IFORM_VCVTPS2PHX_YMMf16_MASKmskw_MEMf32_AVX512_VL512
  toEnum 4544 = INTRINSIC_XED_IFORM_VCVTPS2PHX_YMMf16_MASKmskw_ZMMf32_AVX512
  toEnum 4545 = INTRINSIC_XED_IFORM_VCVTPS2QQ_XMMi64_MASKmskw_MEMf32_AVX512
  toEnum 4546 = INTRINSIC_XED_IFORM_VCVTPS2QQ_XMMi64_MASKmskw_XMMf32_AVX512
  toEnum 4547 = INTRINSIC_XED_IFORM_VCVTPS2QQ_YMMi64_MASKmskw_MEMf32_AVX512
  toEnum 4548 = INTRINSIC_XED_IFORM_VCVTPS2QQ_YMMi64_MASKmskw_XMMf32_AVX512
  toEnum 4549 = INTRINSIC_XED_IFORM_VCVTPS2QQ_ZMMi64_MASKmskw_MEMf32_AVX512
  toEnum 4550 = INTRINSIC_XED_IFORM_VCVTPS2QQ_ZMMi64_MASKmskw_YMMf32_AVX512
  toEnum 4551 = INTRINSIC_XED_IFORM_VCVTPS2UDQ_XMMu32_MASKmskw_MEMf32_AVX512
  toEnum 4552 = INTRINSIC_XED_IFORM_VCVTPS2UDQ_XMMu32_MASKmskw_XMMf32_AVX512
  toEnum 4553 = INTRINSIC_XED_IFORM_VCVTPS2UDQ_YMMu32_MASKmskw_MEMf32_AVX512
  toEnum 4554 = INTRINSIC_XED_IFORM_VCVTPS2UDQ_YMMu32_MASKmskw_YMMf32_AVX512
  toEnum 4555 = INTRINSIC_XED_IFORM_VCVTPS2UDQ_ZMMu32_MASKmskw_MEMf32_AVX512
  toEnum 4556 = INTRINSIC_XED_IFORM_VCVTPS2UDQ_ZMMu32_MASKmskw_ZMMf32_AVX512
  toEnum 4557 = INTRINSIC_XED_IFORM_VCVTPS2UQQ_XMMu64_MASKmskw_MEMf32_AVX512
  toEnum 4558 = INTRINSIC_XED_IFORM_VCVTPS2UQQ_XMMu64_MASKmskw_XMMf32_AVX512
  toEnum 4559 = INTRINSIC_XED_IFORM_VCVTPS2UQQ_YMMu64_MASKmskw_MEMf32_AVX512
  toEnum 4560 = INTRINSIC_XED_IFORM_VCVTPS2UQQ_YMMu64_MASKmskw_XMMf32_AVX512
  toEnum 4561 = INTRINSIC_XED_IFORM_VCVTPS2UQQ_ZMMu64_MASKmskw_MEMf32_AVX512
  toEnum 4562 = INTRINSIC_XED_IFORM_VCVTPS2UQQ_ZMMu64_MASKmskw_YMMf32_AVX512
  toEnum 4563 = INTRINSIC_XED_IFORM_VCVTQQ2PD_XMMi64_MASKmskw_MEMf64_AVX512
  toEnum 4564 = INTRINSIC_XED_IFORM_VCVTQQ2PD_XMMi64_MASKmskw_XMMf64_AVX512
  toEnum 4565 = INTRINSIC_XED_IFORM_VCVTQQ2PD_YMMi64_MASKmskw_MEMf64_AVX512
  toEnum 4566 = INTRINSIC_XED_IFORM_VCVTQQ2PD_YMMi64_MASKmskw_YMMf64_AVX512
  toEnum 4567 = INTRINSIC_XED_IFORM_VCVTQQ2PD_ZMMi64_MASKmskw_MEMf64_AVX512
  toEnum 4568 = INTRINSIC_XED_IFORM_VCVTQQ2PD_ZMMi64_MASKmskw_ZMMf64_AVX512
  toEnum 4569 = INTRINSIC_XED_IFORM_VCVTQQ2PH_XMMf16_MASKmskw_MEMu64_AVX512_VL128
  toEnum 4570 = INTRINSIC_XED_IFORM_VCVTQQ2PH_XMMf16_MASKmskw_MEMu64_AVX512_VL256
  toEnum 4571 = INTRINSIC_XED_IFORM_VCVTQQ2PH_XMMf16_MASKmskw_MEMu64_AVX512_VL512
  toEnum 4572 = INTRINSIC_XED_IFORM_VCVTQQ2PH_XMMf16_MASKmskw_XMMu64_AVX512
  toEnum 4573 = INTRINSIC_XED_IFORM_VCVTQQ2PH_XMMf16_MASKmskw_YMMu64_AVX512
  toEnum 4574 = INTRINSIC_XED_IFORM_VCVTQQ2PH_XMMf16_MASKmskw_ZMMu64_AVX512
  toEnum 4575 = INTRINSIC_XED_IFORM_VCVTQQ2PS_XMMf32_MASKmskw_MEMu64_AVX512_VL128
  toEnum 4576 = INTRINSIC_XED_IFORM_VCVTQQ2PS_XMMf32_MASKmskw_MEMu64_AVX512_VL256
  toEnum 4577 = INTRINSIC_XED_IFORM_VCVTQQ2PS_XMMf32_MASKmskw_XMMu64_AVX512_VL128
  toEnum 4578 = INTRINSIC_XED_IFORM_VCVTQQ2PS_XMMf32_MASKmskw_YMMu64_AVX512_VL256
  toEnum 4579 = INTRINSIC_XED_IFORM_VCVTQQ2PS_YMMf32_MASKmskw_MEMu64_AVX512_VL512
  toEnum 4580 = INTRINSIC_XED_IFORM_VCVTQQ2PS_YMMf32_MASKmskw_ZMMu64_AVX512_VL512
  toEnum 4581 = INTRINSIC_XED_IFORM_VCVTSD2SH_XMMf16_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 4582 = INTRINSIC_XED_IFORM_VCVTSD2SH_XMMf16_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 4583 = INTRINSIC_XED_IFORM_VCVTSD2SI_GPR32d_MEMq
  toEnum 4584 = INTRINSIC_XED_IFORM_VCVTSD2SI_GPR32d_XMMq
  toEnum 4585 = INTRINSIC_XED_IFORM_VCVTSD2SI_GPR32i32_MEMf64_AVX512
  toEnum 4586 = INTRINSIC_XED_IFORM_VCVTSD2SI_GPR32i32_XMMf64_AVX512
  toEnum 4587 = INTRINSIC_XED_IFORM_VCVTSD2SI_GPR64i64_MEMf64_AVX512
  toEnum 4588 = INTRINSIC_XED_IFORM_VCVTSD2SI_GPR64i64_XMMf64_AVX512
  toEnum 4589 = INTRINSIC_XED_IFORM_VCVTSD2SI_GPR64q_MEMq
  toEnum 4590 = INTRINSIC_XED_IFORM_VCVTSD2SI_GPR64q_XMMq
  toEnum 4591 = INTRINSIC_XED_IFORM_VCVTSD2SS_XMMdq_XMMdq_MEMq
  toEnum 4592 = INTRINSIC_XED_IFORM_VCVTSD2SS_XMMdq_XMMdq_XMMq
  toEnum 4593 = INTRINSIC_XED_IFORM_VCVTSD2SS_XMMf32_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 4594 = INTRINSIC_XED_IFORM_VCVTSD2SS_XMMf32_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 4595 = INTRINSIC_XED_IFORM_VCVTSD2USI_GPR32u32_MEMf64_AVX512
  toEnum 4596 = INTRINSIC_XED_IFORM_VCVTSD2USI_GPR32u32_XMMf64_AVX512
  toEnum 4597 = INTRINSIC_XED_IFORM_VCVTSD2USI_GPR64u64_MEMf64_AVX512
  toEnum 4598 = INTRINSIC_XED_IFORM_VCVTSD2USI_GPR64u64_XMMf64_AVX512
  toEnum 4599 = INTRINSIC_XED_IFORM_VCVTSH2SD_XMMf64_MASKmskw_XMMf64_MEMf16_AVX512
  toEnum 4600 = INTRINSIC_XED_IFORM_VCVTSH2SD_XMMf64_MASKmskw_XMMf64_XMMf16_AVX512
  toEnum 4601 = INTRINSIC_XED_IFORM_VCVTSH2SI_GPR32i32_MEMf16_AVX512
  toEnum 4602 = INTRINSIC_XED_IFORM_VCVTSH2SI_GPR32i32_XMMf16_AVX512
  toEnum 4603 = INTRINSIC_XED_IFORM_VCVTSH2SI_GPR64i64_MEMf16_AVX512
  toEnum 4604 = INTRINSIC_XED_IFORM_VCVTSH2SI_GPR64i64_XMMf16_AVX512
  toEnum 4605 = INTRINSIC_XED_IFORM_VCVTSH2SS_XMMf32_MASKmskw_XMMf32_MEMf16_AVX512
  toEnum 4606 = INTRINSIC_XED_IFORM_VCVTSH2SS_XMMf32_MASKmskw_XMMf32_XMMf16_AVX512
  toEnum 4607 = INTRINSIC_XED_IFORM_VCVTSH2USI_GPR32u32_MEMf16_AVX512
  toEnum 4608 = INTRINSIC_XED_IFORM_VCVTSH2USI_GPR32u32_XMMf16_AVX512
  toEnum 4609 = INTRINSIC_XED_IFORM_VCVTSH2USI_GPR64u64_MEMf16_AVX512
  toEnum 4610 = INTRINSIC_XED_IFORM_VCVTSH2USI_GPR64u64_XMMf16_AVX512
  toEnum 4611 = INTRINSIC_XED_IFORM_VCVTSI2SD_XMMdq_XMMdq_GPR32d
  toEnum 4612 = INTRINSIC_XED_IFORM_VCVTSI2SD_XMMdq_XMMdq_GPR64q
  toEnum 4613 = INTRINSIC_XED_IFORM_VCVTSI2SD_XMMdq_XMMdq_MEMd
  toEnum 4614 = INTRINSIC_XED_IFORM_VCVTSI2SD_XMMdq_XMMdq_MEMq
  toEnum 4615 = INTRINSIC_XED_IFORM_VCVTSI2SD_XMMf64_XMMf64_GPR32i32_AVX512
  toEnum 4616 = INTRINSIC_XED_IFORM_VCVTSI2SD_XMMf64_XMMf64_GPR64i64_AVX512
  toEnum 4617 = INTRINSIC_XED_IFORM_VCVTSI2SD_XMMf64_XMMf64_MEMi32_AVX512
  toEnum 4618 = INTRINSIC_XED_IFORM_VCVTSI2SD_XMMf64_XMMf64_MEMi64_AVX512
  toEnum 4619 = INTRINSIC_XED_IFORM_VCVTSI2SH_XMMf16_XMMf16_GPR32i32_AVX512
  toEnum 4620 = INTRINSIC_XED_IFORM_VCVTSI2SH_XMMf16_XMMf16_GPR64i64_AVX512
  toEnum 4621 = INTRINSIC_XED_IFORM_VCVTSI2SH_XMMf16_XMMf16_MEMi32_AVX512
  toEnum 4622 = INTRINSIC_XED_IFORM_VCVTSI2SH_XMMf16_XMMf16_MEMi64_AVX512
  toEnum 4623 = INTRINSIC_XED_IFORM_VCVTSI2SS_XMMdq_XMMdq_GPR32d
  toEnum 4624 = INTRINSIC_XED_IFORM_VCVTSI2SS_XMMdq_XMMdq_GPR64q
  toEnum 4625 = INTRINSIC_XED_IFORM_VCVTSI2SS_XMMdq_XMMdq_MEMd
  toEnum 4626 = INTRINSIC_XED_IFORM_VCVTSI2SS_XMMdq_XMMdq_MEMq
  toEnum 4627 = INTRINSIC_XED_IFORM_VCVTSI2SS_XMMf32_XMMf32_GPR32i32_AVX512
  toEnum 4628 = INTRINSIC_XED_IFORM_VCVTSI2SS_XMMf32_XMMf32_GPR64i64_AVX512
  toEnum 4629 = INTRINSIC_XED_IFORM_VCVTSI2SS_XMMf32_XMMf32_MEMi32_AVX512
  toEnum 4630 = INTRINSIC_XED_IFORM_VCVTSI2SS_XMMf32_XMMf32_MEMi64_AVX512
  toEnum 4631 = INTRINSIC_XED_IFORM_VCVTSS2SD_XMMdq_XMMdq_MEMd
  toEnum 4632 = INTRINSIC_XED_IFORM_VCVTSS2SD_XMMdq_XMMdq_XMMd
  toEnum 4633 = INTRINSIC_XED_IFORM_VCVTSS2SD_XMMf64_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 4634 = INTRINSIC_XED_IFORM_VCVTSS2SD_XMMf64_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 4635 = INTRINSIC_XED_IFORM_VCVTSS2SH_XMMf16_MASKmskw_XMMf16_MEMf32_AVX512
  toEnum 4636 = INTRINSIC_XED_IFORM_VCVTSS2SH_XMMf16_MASKmskw_XMMf16_XMMf32_AVX512
  toEnum 4637 = INTRINSIC_XED_IFORM_VCVTSS2SI_GPR32d_MEMd
  toEnum 4638 = INTRINSIC_XED_IFORM_VCVTSS2SI_GPR32d_XMMd
  toEnum 4639 = INTRINSIC_XED_IFORM_VCVTSS2SI_GPR32i32_MEMf32_AVX512
  toEnum 4640 = INTRINSIC_XED_IFORM_VCVTSS2SI_GPR32i32_XMMf32_AVX512
  toEnum 4641 = INTRINSIC_XED_IFORM_VCVTSS2SI_GPR64i64_MEMf32_AVX512
  toEnum 4642 = INTRINSIC_XED_IFORM_VCVTSS2SI_GPR64i64_XMMf32_AVX512
  toEnum 4643 = INTRINSIC_XED_IFORM_VCVTSS2SI_GPR64q_MEMd
  toEnum 4644 = INTRINSIC_XED_IFORM_VCVTSS2SI_GPR64q_XMMd
  toEnum 4645 = INTRINSIC_XED_IFORM_VCVTSS2USI_GPR32u32_MEMf32_AVX512
  toEnum 4646 = INTRINSIC_XED_IFORM_VCVTSS2USI_GPR32u32_XMMf32_AVX512
  toEnum 4647 = INTRINSIC_XED_IFORM_VCVTSS2USI_GPR64u64_MEMf32_AVX512
  toEnum 4648 = INTRINSIC_XED_IFORM_VCVTSS2USI_GPR64u64_XMMf32_AVX512
  toEnum 4649 = INTRINSIC_XED_IFORM_VCVTTPD2DQ_XMMdq_MEMdq
  toEnum 4650 = INTRINSIC_XED_IFORM_VCVTTPD2DQ_XMMdq_MEMqq
  toEnum 4651 = INTRINSIC_XED_IFORM_VCVTTPD2DQ_XMMdq_XMMdq
  toEnum 4652 = INTRINSIC_XED_IFORM_VCVTTPD2DQ_XMMdq_YMMqq
  toEnum 4653 = INTRINSIC_XED_IFORM_VCVTTPD2DQ_XMMi32_MASKmskw_MEMf64_AVX512_VL128
  toEnum 4654 = INTRINSIC_XED_IFORM_VCVTTPD2DQ_XMMi32_MASKmskw_MEMf64_AVX512_VL256
  toEnum 4655 = INTRINSIC_XED_IFORM_VCVTTPD2DQ_XMMi32_MASKmskw_XMMf64_AVX512_VL128
  toEnum 4656 = INTRINSIC_XED_IFORM_VCVTTPD2DQ_XMMi32_MASKmskw_YMMf64_AVX512_VL256
  toEnum 4657 = INTRINSIC_XED_IFORM_VCVTTPD2DQ_YMMi32_MASKmskw_MEMf64_AVX512_VL512
  toEnum 4658 = INTRINSIC_XED_IFORM_VCVTTPD2DQ_YMMi32_MASKmskw_ZMMf64_AVX512_VL512
  toEnum 4659 = INTRINSIC_XED_IFORM_VCVTTPD2QQ_XMMi64_MASKmskw_MEMf64_AVX512
  toEnum 4660 = INTRINSIC_XED_IFORM_VCVTTPD2QQ_XMMi64_MASKmskw_XMMf64_AVX512
  toEnum 4661 = INTRINSIC_XED_IFORM_VCVTTPD2QQ_YMMi64_MASKmskw_MEMf64_AVX512
  toEnum 4662 = INTRINSIC_XED_IFORM_VCVTTPD2QQ_YMMi64_MASKmskw_YMMf64_AVX512
  toEnum 4663 = INTRINSIC_XED_IFORM_VCVTTPD2QQ_ZMMi64_MASKmskw_MEMf64_AVX512
  toEnum 4664 = INTRINSIC_XED_IFORM_VCVTTPD2QQ_ZMMi64_MASKmskw_ZMMf64_AVX512
  toEnum 4665 = INTRINSIC_XED_IFORM_VCVTTPD2UDQ_XMMu32_MASKmskw_MEMf64_AVX512_VL128
  toEnum 4666 = INTRINSIC_XED_IFORM_VCVTTPD2UDQ_XMMu32_MASKmskw_MEMf64_AVX512_VL256
  toEnum 4667 = INTRINSIC_XED_IFORM_VCVTTPD2UDQ_XMMu32_MASKmskw_XMMf64_AVX512_VL128
  toEnum 4668 = INTRINSIC_XED_IFORM_VCVTTPD2UDQ_XMMu32_MASKmskw_YMMf64_AVX512_VL256
  toEnum 4669 = INTRINSIC_XED_IFORM_VCVTTPD2UDQ_YMMu32_MASKmskw_MEMf64_AVX512_VL512
  toEnum 4670 = INTRINSIC_XED_IFORM_VCVTTPD2UDQ_YMMu32_MASKmskw_ZMMf64_AVX512_VL512
  toEnum 4671 = INTRINSIC_XED_IFORM_VCVTTPD2UQQ_XMMu64_MASKmskw_MEMf64_AVX512
  toEnum 4672 = INTRINSIC_XED_IFORM_VCVTTPD2UQQ_XMMu64_MASKmskw_XMMf64_AVX512
  toEnum 4673 = INTRINSIC_XED_IFORM_VCVTTPD2UQQ_YMMu64_MASKmskw_MEMf64_AVX512
  toEnum 4674 = INTRINSIC_XED_IFORM_VCVTTPD2UQQ_YMMu64_MASKmskw_YMMf64_AVX512
  toEnum 4675 = INTRINSIC_XED_IFORM_VCVTTPD2UQQ_ZMMu64_MASKmskw_MEMf64_AVX512
  toEnum 4676 = INTRINSIC_XED_IFORM_VCVTTPD2UQQ_ZMMu64_MASKmskw_ZMMf64_AVX512
  toEnum 4677 = INTRINSIC_XED_IFORM_VCVTTPH2DQ_XMMi32_MASKmskw_MEMf16_AVX512
  toEnum 4678 = INTRINSIC_XED_IFORM_VCVTTPH2DQ_XMMi32_MASKmskw_XMMf16_AVX512
  toEnum 4679 = INTRINSIC_XED_IFORM_VCVTTPH2DQ_YMMi32_MASKmskw_MEMf16_AVX512
  toEnum 4680 = INTRINSIC_XED_IFORM_VCVTTPH2DQ_YMMi32_MASKmskw_XMMf16_AVX512
  toEnum 4681 = INTRINSIC_XED_IFORM_VCVTTPH2DQ_ZMMi32_MASKmskw_MEMf16_AVX512
  toEnum 4682 = INTRINSIC_XED_IFORM_VCVTTPH2DQ_ZMMi32_MASKmskw_YMMf16_AVX512
  toEnum 4683 = INTRINSIC_XED_IFORM_VCVTTPH2QQ_XMMi64_MASKmskw_MEMf16_AVX512
  toEnum 4684 = INTRINSIC_XED_IFORM_VCVTTPH2QQ_XMMi64_MASKmskw_XMMf16_AVX512
  toEnum 4685 = INTRINSIC_XED_IFORM_VCVTTPH2QQ_YMMi64_MASKmskw_MEMf16_AVX512
  toEnum 4686 = INTRINSIC_XED_IFORM_VCVTTPH2QQ_YMMi64_MASKmskw_XMMf16_AVX512
  toEnum 4687 = INTRINSIC_XED_IFORM_VCVTTPH2QQ_ZMMi64_MASKmskw_MEMf16_AVX512
  toEnum 4688 = INTRINSIC_XED_IFORM_VCVTTPH2QQ_ZMMi64_MASKmskw_XMMf16_AVX512
  toEnum 4689 = INTRINSIC_XED_IFORM_VCVTTPH2UDQ_XMMu32_MASKmskw_MEMf16_AVX512
  toEnum 4690 = INTRINSIC_XED_IFORM_VCVTTPH2UDQ_XMMu32_MASKmskw_XMMf16_AVX512
  toEnum 4691 = INTRINSIC_XED_IFORM_VCVTTPH2UDQ_YMMu32_MASKmskw_MEMf16_AVX512
  toEnum 4692 = INTRINSIC_XED_IFORM_VCVTTPH2UDQ_YMMu32_MASKmskw_XMMf16_AVX512
  toEnum 4693 = INTRINSIC_XED_IFORM_VCVTTPH2UDQ_ZMMu32_MASKmskw_MEMf16_AVX512
  toEnum 4694 = INTRINSIC_XED_IFORM_VCVTTPH2UDQ_ZMMu32_MASKmskw_YMMf16_AVX512
  toEnum 4695 = INTRINSIC_XED_IFORM_VCVTTPH2UQQ_XMMu64_MASKmskw_MEMf16_AVX512
  toEnum 4696 = INTRINSIC_XED_IFORM_VCVTTPH2UQQ_XMMu64_MASKmskw_XMMf16_AVX512
  toEnum 4697 = INTRINSIC_XED_IFORM_VCVTTPH2UQQ_YMMu64_MASKmskw_MEMf16_AVX512
  toEnum 4698 = INTRINSIC_XED_IFORM_VCVTTPH2UQQ_YMMu64_MASKmskw_XMMf16_AVX512
  toEnum 4699 = INTRINSIC_XED_IFORM_VCVTTPH2UQQ_ZMMu64_MASKmskw_MEMf16_AVX512
  toEnum 4700 = INTRINSIC_XED_IFORM_VCVTTPH2UQQ_ZMMu64_MASKmskw_XMMf16_AVX512
  toEnum 4701 = INTRINSIC_XED_IFORM_VCVTTPH2UW_XMMu16_MASKmskw_MEMf16_AVX512
  toEnum 4702 = INTRINSIC_XED_IFORM_VCVTTPH2UW_XMMu16_MASKmskw_XMMf16_AVX512
  toEnum 4703 = INTRINSIC_XED_IFORM_VCVTTPH2UW_YMMu16_MASKmskw_MEMf16_AVX512
  toEnum 4704 = INTRINSIC_XED_IFORM_VCVTTPH2UW_YMMu16_MASKmskw_YMMf16_AVX512
  toEnum 4705 = INTRINSIC_XED_IFORM_VCVTTPH2UW_ZMMu16_MASKmskw_MEMf16_AVX512
  toEnum 4706 = INTRINSIC_XED_IFORM_VCVTTPH2UW_ZMMu16_MASKmskw_ZMMf16_AVX512
  toEnum 4707 = INTRINSIC_XED_IFORM_VCVTTPH2W_XMMi16_MASKmskw_MEMf16_AVX512
  toEnum 4708 = INTRINSIC_XED_IFORM_VCVTTPH2W_XMMi16_MASKmskw_XMMf16_AVX512
  toEnum 4709 = INTRINSIC_XED_IFORM_VCVTTPH2W_YMMi16_MASKmskw_MEMf16_AVX512
  toEnum 4710 = INTRINSIC_XED_IFORM_VCVTTPH2W_YMMi16_MASKmskw_YMMf16_AVX512
  toEnum 4711 = INTRINSIC_XED_IFORM_VCVTTPH2W_ZMMi16_MASKmskw_MEMf16_AVX512
  toEnum 4712 = INTRINSIC_XED_IFORM_VCVTTPH2W_ZMMi16_MASKmskw_ZMMf16_AVX512
  toEnum 4713 = INTRINSIC_XED_IFORM_VCVTTPS2DQ_XMMdq_MEMdq
  toEnum 4714 = INTRINSIC_XED_IFORM_VCVTTPS2DQ_XMMdq_XMMdq
  toEnum 4715 = INTRINSIC_XED_IFORM_VCVTTPS2DQ_XMMi32_MASKmskw_MEMf32_AVX512
  toEnum 4716 = INTRINSIC_XED_IFORM_VCVTTPS2DQ_XMMi32_MASKmskw_XMMf32_AVX512
  toEnum 4717 = INTRINSIC_XED_IFORM_VCVTTPS2DQ_YMMi32_MASKmskw_MEMf32_AVX512
  toEnum 4718 = INTRINSIC_XED_IFORM_VCVTTPS2DQ_YMMi32_MASKmskw_YMMf32_AVX512
  toEnum 4719 = INTRINSIC_XED_IFORM_VCVTTPS2DQ_YMMqq_MEMqq
  toEnum 4720 = INTRINSIC_XED_IFORM_VCVTTPS2DQ_YMMqq_YMMqq
  toEnum 4721 = INTRINSIC_XED_IFORM_VCVTTPS2DQ_ZMMi32_MASKmskw_MEMf32_AVX512
  toEnum 4722 = INTRINSIC_XED_IFORM_VCVTTPS2DQ_ZMMi32_MASKmskw_ZMMf32_AVX512
  toEnum 4723 = INTRINSIC_XED_IFORM_VCVTTPS2QQ_XMMi64_MASKmskw_MEMf32_AVX512
  toEnum 4724 = INTRINSIC_XED_IFORM_VCVTTPS2QQ_XMMi64_MASKmskw_XMMf32_AVX512
  toEnum 4725 = INTRINSIC_XED_IFORM_VCVTTPS2QQ_YMMi64_MASKmskw_MEMf32_AVX512
  toEnum 4726 = INTRINSIC_XED_IFORM_VCVTTPS2QQ_YMMi64_MASKmskw_XMMf32_AVX512
  toEnum 4727 = INTRINSIC_XED_IFORM_VCVTTPS2QQ_ZMMi64_MASKmskw_MEMf32_AVX512
  toEnum 4728 = INTRINSIC_XED_IFORM_VCVTTPS2QQ_ZMMi64_MASKmskw_YMMf32_AVX512
  toEnum 4729 = INTRINSIC_XED_IFORM_VCVTTPS2UDQ_XMMu32_MASKmskw_MEMf32_AVX512
  toEnum 4730 = INTRINSIC_XED_IFORM_VCVTTPS2UDQ_XMMu32_MASKmskw_XMMf32_AVX512
  toEnum 4731 = INTRINSIC_XED_IFORM_VCVTTPS2UDQ_YMMu32_MASKmskw_MEMf32_AVX512
  toEnum 4732 = INTRINSIC_XED_IFORM_VCVTTPS2UDQ_YMMu32_MASKmskw_YMMf32_AVX512
  toEnum 4733 = INTRINSIC_XED_IFORM_VCVTTPS2UDQ_ZMMu32_MASKmskw_MEMf32_AVX512
  toEnum 4734 = INTRINSIC_XED_IFORM_VCVTTPS2UDQ_ZMMu32_MASKmskw_ZMMf32_AVX512
  toEnum 4735 = INTRINSIC_XED_IFORM_VCVTTPS2UQQ_XMMu64_MASKmskw_MEMf32_AVX512
  toEnum 4736 = INTRINSIC_XED_IFORM_VCVTTPS2UQQ_XMMu64_MASKmskw_XMMf32_AVX512
  toEnum 4737 = INTRINSIC_XED_IFORM_VCVTTPS2UQQ_YMMu64_MASKmskw_MEMf32_AVX512
  toEnum 4738 = INTRINSIC_XED_IFORM_VCVTTPS2UQQ_YMMu64_MASKmskw_XMMf32_AVX512
  toEnum 4739 = INTRINSIC_XED_IFORM_VCVTTPS2UQQ_ZMMu64_MASKmskw_MEMf32_AVX512
  toEnum 4740 = INTRINSIC_XED_IFORM_VCVTTPS2UQQ_ZMMu64_MASKmskw_YMMf32_AVX512
  toEnum 4741 = INTRINSIC_XED_IFORM_VCVTTSD2SI_GPR32d_MEMq
  toEnum 4742 = INTRINSIC_XED_IFORM_VCVTTSD2SI_GPR32d_XMMq
  toEnum 4743 = INTRINSIC_XED_IFORM_VCVTTSD2SI_GPR32i32_MEMf64_AVX512
  toEnum 4744 = INTRINSIC_XED_IFORM_VCVTTSD2SI_GPR32i32_XMMf64_AVX512
  toEnum 4745 = INTRINSIC_XED_IFORM_VCVTTSD2SI_GPR64i64_MEMf64_AVX512
  toEnum 4746 = INTRINSIC_XED_IFORM_VCVTTSD2SI_GPR64i64_XMMf64_AVX512
  toEnum 4747 = INTRINSIC_XED_IFORM_VCVTTSD2SI_GPR64q_MEMq
  toEnum 4748 = INTRINSIC_XED_IFORM_VCVTTSD2SI_GPR64q_XMMq
  toEnum 4749 = INTRINSIC_XED_IFORM_VCVTTSD2USI_GPR32u32_MEMf64_AVX512
  toEnum 4750 = INTRINSIC_XED_IFORM_VCVTTSD2USI_GPR32u32_XMMf64_AVX512
  toEnum 4751 = INTRINSIC_XED_IFORM_VCVTTSD2USI_GPR64u64_MEMf64_AVX512
  toEnum 4752 = INTRINSIC_XED_IFORM_VCVTTSD2USI_GPR64u64_XMMf64_AVX512
  toEnum 4753 = INTRINSIC_XED_IFORM_VCVTTSH2SI_GPR32i32_MEMf16_AVX512
  toEnum 4754 = INTRINSIC_XED_IFORM_VCVTTSH2SI_GPR32i32_XMMf16_AVX512
  toEnum 4755 = INTRINSIC_XED_IFORM_VCVTTSH2SI_GPR64i64_MEMf16_AVX512
  toEnum 4756 = INTRINSIC_XED_IFORM_VCVTTSH2SI_GPR64i64_XMMf16_AVX512
  toEnum 4757 = INTRINSIC_XED_IFORM_VCVTTSH2USI_GPR32u32_MEMf16_AVX512
  toEnum 4758 = INTRINSIC_XED_IFORM_VCVTTSH2USI_GPR32u32_XMMf16_AVX512
  toEnum 4759 = INTRINSIC_XED_IFORM_VCVTTSH2USI_GPR64u64_MEMf16_AVX512
  toEnum 4760 = INTRINSIC_XED_IFORM_VCVTTSH2USI_GPR64u64_XMMf16_AVX512
  toEnum 4761 = INTRINSIC_XED_IFORM_VCVTTSS2SI_GPR32d_MEMd
  toEnum 4762 = INTRINSIC_XED_IFORM_VCVTTSS2SI_GPR32d_XMMd
  toEnum 4763 = INTRINSIC_XED_IFORM_VCVTTSS2SI_GPR32i32_MEMf32_AVX512
  toEnum 4764 = INTRINSIC_XED_IFORM_VCVTTSS2SI_GPR32i32_XMMf32_AVX512
  toEnum 4765 = INTRINSIC_XED_IFORM_VCVTTSS2SI_GPR64i64_MEMf32_AVX512
  toEnum 4766 = INTRINSIC_XED_IFORM_VCVTTSS2SI_GPR64i64_XMMf32_AVX512
  toEnum 4767 = INTRINSIC_XED_IFORM_VCVTTSS2SI_GPR64q_MEMd
  toEnum 4768 = INTRINSIC_XED_IFORM_VCVTTSS2SI_GPR64q_XMMd
  toEnum 4769 = INTRINSIC_XED_IFORM_VCVTTSS2USI_GPR32u32_MEMf32_AVX512
  toEnum 4770 = INTRINSIC_XED_IFORM_VCVTTSS2USI_GPR32u32_XMMf32_AVX512
  toEnum 4771 = INTRINSIC_XED_IFORM_VCVTTSS2USI_GPR64u64_MEMf32_AVX512
  toEnum 4772 = INTRINSIC_XED_IFORM_VCVTTSS2USI_GPR64u64_XMMf32_AVX512
  toEnum 4773 = INTRINSIC_XED_IFORM_VCVTUDQ2PD_XMMf64_MASKmskw_MEMu32_AVX512
  toEnum 4774 = INTRINSIC_XED_IFORM_VCVTUDQ2PD_XMMf64_MASKmskw_XMMu32_AVX512
  toEnum 4775 = INTRINSIC_XED_IFORM_VCVTUDQ2PD_YMMf64_MASKmskw_MEMu32_AVX512
  toEnum 4776 = INTRINSIC_XED_IFORM_VCVTUDQ2PD_YMMf64_MASKmskw_XMMu32_AVX512
  toEnum 4777 = INTRINSIC_XED_IFORM_VCVTUDQ2PD_ZMMf64_MASKmskw_MEMu32_AVX512
  toEnum 4778 = INTRINSIC_XED_IFORM_VCVTUDQ2PD_ZMMf64_MASKmskw_YMMu32_AVX512
  toEnum 4779 = INTRINSIC_XED_IFORM_VCVTUDQ2PH_XMMf16_MASKmskw_MEMu32_AVX512_VL128
  toEnum 4780 = INTRINSIC_XED_IFORM_VCVTUDQ2PH_XMMf16_MASKmskw_MEMu32_AVX512_VL256
  toEnum 4781 = INTRINSIC_XED_IFORM_VCVTUDQ2PH_XMMf16_MASKmskw_XMMu32_AVX512
  toEnum 4782 = INTRINSIC_XED_IFORM_VCVTUDQ2PH_XMMf16_MASKmskw_YMMu32_AVX512
  toEnum 4783 = INTRINSIC_XED_IFORM_VCVTUDQ2PH_YMMf16_MASKmskw_MEMu32_AVX512
  toEnum 4784 = INTRINSIC_XED_IFORM_VCVTUDQ2PH_YMMf16_MASKmskw_ZMMu32_AVX512
  toEnum 4785 = INTRINSIC_XED_IFORM_VCVTUDQ2PS_XMMf32_MASKmskw_MEMu32_AVX512
  toEnum 4786 = INTRINSIC_XED_IFORM_VCVTUDQ2PS_XMMf32_MASKmskw_XMMu32_AVX512
  toEnum 4787 = INTRINSIC_XED_IFORM_VCVTUDQ2PS_YMMf32_MASKmskw_MEMu32_AVX512
  toEnum 4788 = INTRINSIC_XED_IFORM_VCVTUDQ2PS_YMMf32_MASKmskw_YMMu32_AVX512
  toEnum 4789 = INTRINSIC_XED_IFORM_VCVTUDQ2PS_ZMMf32_MASKmskw_MEMu32_AVX512
  toEnum 4790 = INTRINSIC_XED_IFORM_VCVTUDQ2PS_ZMMf32_MASKmskw_ZMMu32_AVX512
  toEnum 4791 = INTRINSIC_XED_IFORM_VCVTUQQ2PD_XMMf64_MASKmskw_MEMu64_AVX512
  toEnum 4792 = INTRINSIC_XED_IFORM_VCVTUQQ2PD_XMMf64_MASKmskw_XMMu64_AVX512
  toEnum 4793 = INTRINSIC_XED_IFORM_VCVTUQQ2PD_YMMf64_MASKmskw_MEMu64_AVX512
  toEnum 4794 = INTRINSIC_XED_IFORM_VCVTUQQ2PD_YMMf64_MASKmskw_YMMu64_AVX512
  toEnum 4795 = INTRINSIC_XED_IFORM_VCVTUQQ2PD_ZMMf64_MASKmskw_MEMu64_AVX512
  toEnum 4796 = INTRINSIC_XED_IFORM_VCVTUQQ2PD_ZMMf64_MASKmskw_ZMMu64_AVX512
  toEnum 4797 = INTRINSIC_XED_IFORM_VCVTUQQ2PH_XMMf16_MASKmskw_MEMu64_AVX512_VL128
  toEnum 4798 = INTRINSIC_XED_IFORM_VCVTUQQ2PH_XMMf16_MASKmskw_MEMu64_AVX512_VL256
  toEnum 4799 = INTRINSIC_XED_IFORM_VCVTUQQ2PH_XMMf16_MASKmskw_MEMu64_AVX512_VL512
  toEnum 4800 = INTRINSIC_XED_IFORM_VCVTUQQ2PH_XMMf16_MASKmskw_XMMu64_AVX512
  toEnum 4801 = INTRINSIC_XED_IFORM_VCVTUQQ2PH_XMMf16_MASKmskw_YMMu64_AVX512
  toEnum 4802 = INTRINSIC_XED_IFORM_VCVTUQQ2PH_XMMf16_MASKmskw_ZMMu64_AVX512
  toEnum 4803 = INTRINSIC_XED_IFORM_VCVTUQQ2PS_XMMf32_MASKmskw_MEMu64_AVX512_VL128
  toEnum 4804 = INTRINSIC_XED_IFORM_VCVTUQQ2PS_XMMf32_MASKmskw_MEMu64_AVX512_VL256
  toEnum 4805 = INTRINSIC_XED_IFORM_VCVTUQQ2PS_XMMf32_MASKmskw_XMMu64_AVX512_VL128
  toEnum 4806 = INTRINSIC_XED_IFORM_VCVTUQQ2PS_XMMf32_MASKmskw_YMMu64_AVX512_VL256
  toEnum 4807 = INTRINSIC_XED_IFORM_VCVTUQQ2PS_YMMf32_MASKmskw_MEMu64_AVX512_VL512
  toEnum 4808 = INTRINSIC_XED_IFORM_VCVTUQQ2PS_YMMf32_MASKmskw_ZMMu64_AVX512_VL512
  toEnum 4809 = INTRINSIC_XED_IFORM_VCVTUSI2SD_XMMf64_XMMf64_GPR32u32_AVX512
  toEnum 4810 = INTRINSIC_XED_IFORM_VCVTUSI2SD_XMMf64_XMMf64_GPR64u64_AVX512
  toEnum 4811 = INTRINSIC_XED_IFORM_VCVTUSI2SD_XMMf64_XMMf64_MEMu32_AVX512
  toEnum 4812 = INTRINSIC_XED_IFORM_VCVTUSI2SD_XMMf64_XMMf64_MEMu64_AVX512
  toEnum 4813 = INTRINSIC_XED_IFORM_VCVTUSI2SH_XMMf16_XMMf16_GPR32u32_AVX512
  toEnum 4814 = INTRINSIC_XED_IFORM_VCVTUSI2SH_XMMf16_XMMf16_GPR64u64_AVX512
  toEnum 4815 = INTRINSIC_XED_IFORM_VCVTUSI2SH_XMMf16_XMMf16_MEMu32_AVX512
  toEnum 4816 = INTRINSIC_XED_IFORM_VCVTUSI2SH_XMMf16_XMMf16_MEMu64_AVX512
  toEnum 4817 = INTRINSIC_XED_IFORM_VCVTUSI2SS_XMMf32_XMMf32_GPR32u32_AVX512
  toEnum 4818 = INTRINSIC_XED_IFORM_VCVTUSI2SS_XMMf32_XMMf32_GPR64u64_AVX512
  toEnum 4819 = INTRINSIC_XED_IFORM_VCVTUSI2SS_XMMf32_XMMf32_MEMu32_AVX512
  toEnum 4820 = INTRINSIC_XED_IFORM_VCVTUSI2SS_XMMf32_XMMf32_MEMu64_AVX512
  toEnum 4821 = INTRINSIC_XED_IFORM_VCVTUW2PH_XMMf16_MASKmskw_MEMu16_AVX512
  toEnum 4822 = INTRINSIC_XED_IFORM_VCVTUW2PH_XMMf16_MASKmskw_XMMu16_AVX512
  toEnum 4823 = INTRINSIC_XED_IFORM_VCVTUW2PH_YMMf16_MASKmskw_MEMu16_AVX512
  toEnum 4824 = INTRINSIC_XED_IFORM_VCVTUW2PH_YMMf16_MASKmskw_YMMu16_AVX512
  toEnum 4825 = INTRINSIC_XED_IFORM_VCVTUW2PH_ZMMf16_MASKmskw_MEMu16_AVX512
  toEnum 4826 = INTRINSIC_XED_IFORM_VCVTUW2PH_ZMMf16_MASKmskw_ZMMu16_AVX512
  toEnum 4827 = INTRINSIC_XED_IFORM_VCVTW2PH_XMMf16_MASKmskw_MEMi16_AVX512
  toEnum 4828 = INTRINSIC_XED_IFORM_VCVTW2PH_XMMf16_MASKmskw_XMMi16_AVX512
  toEnum 4829 = INTRINSIC_XED_IFORM_VCVTW2PH_YMMf16_MASKmskw_MEMi16_AVX512
  toEnum 4830 = INTRINSIC_XED_IFORM_VCVTW2PH_YMMf16_MASKmskw_YMMi16_AVX512
  toEnum 4831 = INTRINSIC_XED_IFORM_VCVTW2PH_ZMMf16_MASKmskw_MEMi16_AVX512
  toEnum 4832 = INTRINSIC_XED_IFORM_VCVTW2PH_ZMMf16_MASKmskw_ZMMi16_AVX512
  toEnum 4833 = INTRINSIC_XED_IFORM_VDBPSADBW_XMMu16_MASKmskw_XMMu8_MEMu8_IMM8_AVX512
  toEnum 4834 = INTRINSIC_XED_IFORM_VDBPSADBW_XMMu16_MASKmskw_XMMu8_XMMu8_IMM8_AVX512
  toEnum 4835 = INTRINSIC_XED_IFORM_VDBPSADBW_YMMu16_MASKmskw_YMMu8_MEMu8_IMM8_AVX512
  toEnum 4836 = INTRINSIC_XED_IFORM_VDBPSADBW_YMMu16_MASKmskw_YMMu8_YMMu8_IMM8_AVX512
  toEnum 4837 = INTRINSIC_XED_IFORM_VDBPSADBW_ZMMu16_MASKmskw_ZMMu8_MEMu8_IMM8_AVX512
  toEnum 4838 = INTRINSIC_XED_IFORM_VDBPSADBW_ZMMu16_MASKmskw_ZMMu8_ZMMu8_IMM8_AVX512
  toEnum 4839 = INTRINSIC_XED_IFORM_VDIVPD_XMMdq_XMMdq_MEMdq
  toEnum 4840 = INTRINSIC_XED_IFORM_VDIVPD_XMMdq_XMMdq_XMMdq
  toEnum 4841 = INTRINSIC_XED_IFORM_VDIVPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 4842 = INTRINSIC_XED_IFORM_VDIVPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 4843 = INTRINSIC_XED_IFORM_VDIVPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512
  toEnum 4844 = INTRINSIC_XED_IFORM_VDIVPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512
  toEnum 4845 = INTRINSIC_XED_IFORM_VDIVPD_YMMqq_YMMqq_MEMqq
  toEnum 4846 = INTRINSIC_XED_IFORM_VDIVPD_YMMqq_YMMqq_YMMqq
  toEnum 4847 = INTRINSIC_XED_IFORM_VDIVPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512
  toEnum 4848 = INTRINSIC_XED_IFORM_VDIVPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512
  toEnum 4849 = INTRINSIC_XED_IFORM_VDIVPH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512
  toEnum 4850 = INTRINSIC_XED_IFORM_VDIVPH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 4851 = INTRINSIC_XED_IFORM_VDIVPH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512
  toEnum 4852 = INTRINSIC_XED_IFORM_VDIVPH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512
  toEnum 4853 = INTRINSIC_XED_IFORM_VDIVPH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512
  toEnum 4854 = INTRINSIC_XED_IFORM_VDIVPH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512
  toEnum 4855 = INTRINSIC_XED_IFORM_VDIVPS_XMMdq_XMMdq_MEMdq
  toEnum 4856 = INTRINSIC_XED_IFORM_VDIVPS_XMMdq_XMMdq_XMMdq
  toEnum 4857 = INTRINSIC_XED_IFORM_VDIVPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 4858 = INTRINSIC_XED_IFORM_VDIVPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 4859 = INTRINSIC_XED_IFORM_VDIVPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512
  toEnum 4860 = INTRINSIC_XED_IFORM_VDIVPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512
  toEnum 4861 = INTRINSIC_XED_IFORM_VDIVPS_YMMqq_YMMqq_MEMqq
  toEnum 4862 = INTRINSIC_XED_IFORM_VDIVPS_YMMqq_YMMqq_YMMqq
  toEnum 4863 = INTRINSIC_XED_IFORM_VDIVPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512
  toEnum 4864 = INTRINSIC_XED_IFORM_VDIVPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512
  toEnum 4865 = INTRINSIC_XED_IFORM_VDIVSD_XMMdq_XMMdq_MEMq
  toEnum 4866 = INTRINSIC_XED_IFORM_VDIVSD_XMMdq_XMMdq_XMMq
  toEnum 4867 = INTRINSIC_XED_IFORM_VDIVSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 4868 = INTRINSIC_XED_IFORM_VDIVSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 4869 = INTRINSIC_XED_IFORM_VDIVSH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512
  toEnum 4870 = INTRINSIC_XED_IFORM_VDIVSH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 4871 = INTRINSIC_XED_IFORM_VDIVSS_XMMdq_XMMdq_MEMd
  toEnum 4872 = INTRINSIC_XED_IFORM_VDIVSS_XMMdq_XMMdq_XMMd
  toEnum 4873 = INTRINSIC_XED_IFORM_VDIVSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 4874 = INTRINSIC_XED_IFORM_VDIVSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 4875 = INTRINSIC_XED_IFORM_VDPBF16PS_XMMf32_MASKmskw_XMMu32_MEMu32_AVX512
  toEnum 4876 = INTRINSIC_XED_IFORM_VDPBF16PS_XMMf32_MASKmskw_XMMu32_XMMu32_AVX512
  toEnum 4877 = INTRINSIC_XED_IFORM_VDPBF16PS_YMMf32_MASKmskw_YMMu32_MEMu32_AVX512
  toEnum 4878 = INTRINSIC_XED_IFORM_VDPBF16PS_YMMf32_MASKmskw_YMMu32_YMMu32_AVX512
  toEnum 4879 = INTRINSIC_XED_IFORM_VDPBF16PS_ZMMf32_MASKmskw_ZMMu32_MEMu32_AVX512
  toEnum 4880 = INTRINSIC_XED_IFORM_VDPBF16PS_ZMMf32_MASKmskw_ZMMu32_ZMMu32_AVX512
  toEnum 4881 = INTRINSIC_XED_IFORM_VDPPD_XMMdq_XMMdq_MEMdq_IMMb
  toEnum 4882 = INTRINSIC_XED_IFORM_VDPPD_XMMdq_XMMdq_XMMdq_IMMb
  toEnum 4883 = INTRINSIC_XED_IFORM_VDPPS_XMMdq_XMMdq_MEMdq_IMMb
  toEnum 4884 = INTRINSIC_XED_IFORM_VDPPS_XMMdq_XMMdq_XMMdq_IMMb
  toEnum 4885 = INTRINSIC_XED_IFORM_VDPPS_YMMqq_YMMqq_MEMqq_IMMb
  toEnum 4886 = INTRINSIC_XED_IFORM_VDPPS_YMMqq_YMMqq_YMMqq_IMMb
  toEnum 4887 = INTRINSIC_XED_IFORM_VERR_GPR16
  toEnum 4888 = INTRINSIC_XED_IFORM_VERR_MEMw
  toEnum 4889 = INTRINSIC_XED_IFORM_VERW_GPR16
  toEnum 4890 = INTRINSIC_XED_IFORM_VERW_MEMw
  toEnum 4891 = INTRINSIC_XED_IFORM_VEXP2PD_ZMMf64_MASKmskw_MEMf64_AVX512ER
  toEnum 4892 = INTRINSIC_XED_IFORM_VEXP2PD_ZMMf64_MASKmskw_ZMMf64_AVX512ER
  toEnum 4893 = INTRINSIC_XED_IFORM_VEXP2PS_ZMMf32_MASKmskw_MEMf32_AVX512ER
  toEnum 4894 = INTRINSIC_XED_IFORM_VEXP2PS_ZMMf32_MASKmskw_ZMMf32_AVX512ER
  toEnum 4895 = INTRINSIC_XED_IFORM_VEXPANDPD_XMMf64_MASKmskw_MEMf64_AVX512
  toEnum 4896 = INTRINSIC_XED_IFORM_VEXPANDPD_XMMf64_MASKmskw_XMMf64_AVX512
  toEnum 4897 = INTRINSIC_XED_IFORM_VEXPANDPD_YMMf64_MASKmskw_MEMf64_AVX512
  toEnum 4898 = INTRINSIC_XED_IFORM_VEXPANDPD_YMMf64_MASKmskw_YMMf64_AVX512
  toEnum 4899 = INTRINSIC_XED_IFORM_VEXPANDPD_ZMMf64_MASKmskw_MEMf64_AVX512
  toEnum 4900 = INTRINSIC_XED_IFORM_VEXPANDPD_ZMMf64_MASKmskw_ZMMf64_AVX512
  toEnum 4901 = INTRINSIC_XED_IFORM_VEXPANDPS_XMMf32_MASKmskw_MEMf32_AVX512
  toEnum 4902 = INTRINSIC_XED_IFORM_VEXPANDPS_XMMf32_MASKmskw_XMMf32_AVX512
  toEnum 4903 = INTRINSIC_XED_IFORM_VEXPANDPS_YMMf32_MASKmskw_MEMf32_AVX512
  toEnum 4904 = INTRINSIC_XED_IFORM_VEXPANDPS_YMMf32_MASKmskw_YMMf32_AVX512
  toEnum 4905 = INTRINSIC_XED_IFORM_VEXPANDPS_ZMMf32_MASKmskw_MEMf32_AVX512
  toEnum 4906 = INTRINSIC_XED_IFORM_VEXPANDPS_ZMMf32_MASKmskw_ZMMf32_AVX512
  toEnum 4907 = INTRINSIC_XED_IFORM_VEXTRACTF128_MEMdq_YMMdq_IMMb
  toEnum 4908 = INTRINSIC_XED_IFORM_VEXTRACTF128_XMMdq_YMMdq_IMMb
  toEnum 4909 = INTRINSIC_XED_IFORM_VEXTRACTF32X4_MEMf32_MASKmskw_YMMf32_IMM8_AVX512
  toEnum 4910 = INTRINSIC_XED_IFORM_VEXTRACTF32X4_MEMf32_MASKmskw_ZMMf32_IMM8_AVX512
  toEnum 4911 = INTRINSIC_XED_IFORM_VEXTRACTF32X4_XMMf32_MASKmskw_YMMf32_IMM8_AVX512
  toEnum 4912 = INTRINSIC_XED_IFORM_VEXTRACTF32X4_XMMf32_MASKmskw_ZMMf32_IMM8_AVX512
  toEnum 4913 = INTRINSIC_XED_IFORM_VEXTRACTF32X8_MEMf32_MASKmskw_ZMMf32_IMM8_AVX512
  toEnum 4914 = INTRINSIC_XED_IFORM_VEXTRACTF32X8_YMMf32_MASKmskw_ZMMf32_IMM8_AVX512
  toEnum 4915 = INTRINSIC_XED_IFORM_VEXTRACTF64X2_MEMf64_MASKmskw_YMMf64_IMM8_AVX512
  toEnum 4916 = INTRINSIC_XED_IFORM_VEXTRACTF64X2_MEMf64_MASKmskw_ZMMf64_IMM8_AVX512
  toEnum 4917 = INTRINSIC_XED_IFORM_VEXTRACTF64X2_XMMf64_MASKmskw_YMMf64_IMM8_AVX512
  toEnum 4918 = INTRINSIC_XED_IFORM_VEXTRACTF64X2_XMMf64_MASKmskw_ZMMf64_IMM8_AVX512
  toEnum 4919 = INTRINSIC_XED_IFORM_VEXTRACTF64X4_MEMf64_MASKmskw_ZMMf64_IMM8_AVX512
  toEnum 4920 = INTRINSIC_XED_IFORM_VEXTRACTF64X4_YMMf64_MASKmskw_ZMMf64_IMM8_AVX512
  toEnum 4921 = INTRINSIC_XED_IFORM_VEXTRACTI128_MEMdq_YMMqq_IMMb
  toEnum 4922 = INTRINSIC_XED_IFORM_VEXTRACTI128_XMMdq_YMMqq_IMMb
  toEnum 4923 = INTRINSIC_XED_IFORM_VEXTRACTI32X4_MEMu32_MASKmskw_YMMu32_IMM8_AVX512
  toEnum 4924 = INTRINSIC_XED_IFORM_VEXTRACTI32X4_MEMu32_MASKmskw_ZMMu32_IMM8_AVX512
  toEnum 4925 = INTRINSIC_XED_IFORM_VEXTRACTI32X4_XMMu32_MASKmskw_YMMu32_IMM8_AVX512
  toEnum 4926 = INTRINSIC_XED_IFORM_VEXTRACTI32X4_XMMu32_MASKmskw_ZMMu32_IMM8_AVX512
  toEnum 4927 = INTRINSIC_XED_IFORM_VEXTRACTI32X8_MEMu32_MASKmskw_ZMMu32_IMM8_AVX512
  toEnum 4928 = INTRINSIC_XED_IFORM_VEXTRACTI32X8_YMMu32_MASKmskw_ZMMu32_IMM8_AVX512
  toEnum 4929 = INTRINSIC_XED_IFORM_VEXTRACTI64X2_MEMu64_MASKmskw_YMMu64_IMM8_AVX512
  toEnum 4930 = INTRINSIC_XED_IFORM_VEXTRACTI64X2_MEMu64_MASKmskw_ZMMu64_IMM8_AVX512
  toEnum 4931 = INTRINSIC_XED_IFORM_VEXTRACTI64X2_XMMu64_MASKmskw_YMMu64_IMM8_AVX512
  toEnum 4932 = INTRINSIC_XED_IFORM_VEXTRACTI64X2_XMMu64_MASKmskw_ZMMu64_IMM8_AVX512
  toEnum 4933 = INTRINSIC_XED_IFORM_VEXTRACTI64X4_MEMu64_MASKmskw_ZMMu64_IMM8_AVX512
  toEnum 4934 = INTRINSIC_XED_IFORM_VEXTRACTI64X4_YMMu64_MASKmskw_ZMMu64_IMM8_AVX512
  toEnum 4935 = INTRINSIC_XED_IFORM_VEXTRACTPS_GPR32_XMMdq_IMMb
  toEnum 4936 = INTRINSIC_XED_IFORM_VEXTRACTPS_GPR32f32_XMMf32_IMM8_AVX512
  toEnum 4937 = INTRINSIC_XED_IFORM_VEXTRACTPS_MEMd_XMMdq_IMMb
  toEnum 4938 = INTRINSIC_XED_IFORM_VEXTRACTPS_MEMf32_XMMf32_IMM8_AVX512
  toEnum 4939 = INTRINSIC_XED_IFORM_VFCMADDCPH_XMM2f16_MASKmskw_XMM2f16_MEM2f16_AVX512
  toEnum 4940 = INTRINSIC_XED_IFORM_VFCMADDCPH_XMM2f16_MASKmskw_XMM2f16_XMM2f16_AVX512
  toEnum 4941 = INTRINSIC_XED_IFORM_VFCMADDCPH_YMM2f16_MASKmskw_YMM2f16_MEM2f16_AVX512
  toEnum 4942 = INTRINSIC_XED_IFORM_VFCMADDCPH_YMM2f16_MASKmskw_YMM2f16_YMM2f16_AVX512
  toEnum 4943 = INTRINSIC_XED_IFORM_VFCMADDCPH_ZMM2f16_MASKmskw_ZMM2f16_MEM2f16_AVX512
  toEnum 4944 = INTRINSIC_XED_IFORM_VFCMADDCPH_ZMM2f16_MASKmskw_ZMM2f16_ZMM2f16_AVX512
  toEnum 4945 = INTRINSIC_XED_IFORM_VFCMADDCSH_XMM2f16_MASKmskw_XMM2f16_MEM2f16_AVX512
  toEnum 4946 = INTRINSIC_XED_IFORM_VFCMADDCSH_XMM2f16_MASKmskw_XMM2f16_XMM2f16_AVX512
  toEnum 4947 = INTRINSIC_XED_IFORM_VFCMULCPH_XMM2f16_MASKmskw_XMM2f16_MEM2f16_AVX512
  toEnum 4948 = INTRINSIC_XED_IFORM_VFCMULCPH_XMM2f16_MASKmskw_XMM2f16_XMM2f16_AVX512
  toEnum 4949 = INTRINSIC_XED_IFORM_VFCMULCPH_YMM2f16_MASKmskw_YMM2f16_MEM2f16_AVX512
  toEnum 4950 = INTRINSIC_XED_IFORM_VFCMULCPH_YMM2f16_MASKmskw_YMM2f16_YMM2f16_AVX512
  toEnum 4951 = INTRINSIC_XED_IFORM_VFCMULCPH_ZMM2f16_MASKmskw_ZMM2f16_MEM2f16_AVX512
  toEnum 4952 = INTRINSIC_XED_IFORM_VFCMULCPH_ZMM2f16_MASKmskw_ZMM2f16_ZMM2f16_AVX512
  toEnum 4953 = INTRINSIC_XED_IFORM_VFCMULCSH_XMM2f16_MASKmskw_XMM2f16_MEM2f16_AVX512
  toEnum 4954 = INTRINSIC_XED_IFORM_VFCMULCSH_XMM2f16_MASKmskw_XMM2f16_XMM2f16_AVX512
  toEnum 4955 = INTRINSIC_XED_IFORM_VFIXUPIMMPD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512
  toEnum 4956 = INTRINSIC_XED_IFORM_VFIXUPIMMPD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512
  toEnum 4957 = INTRINSIC_XED_IFORM_VFIXUPIMMPD_YMMf64_MASKmskw_YMMf64_MEMf64_IMM8_AVX512
  toEnum 4958 = INTRINSIC_XED_IFORM_VFIXUPIMMPD_YMMf64_MASKmskw_YMMf64_YMMf64_IMM8_AVX512
  toEnum 4959 = INTRINSIC_XED_IFORM_VFIXUPIMMPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512
  toEnum 4960 = INTRINSIC_XED_IFORM_VFIXUPIMMPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_IMM8_AVX512
  toEnum 4961 = INTRINSIC_XED_IFORM_VFIXUPIMMPS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512
  toEnum 4962 = INTRINSIC_XED_IFORM_VFIXUPIMMPS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512
  toEnum 4963 = INTRINSIC_XED_IFORM_VFIXUPIMMPS_YMMf32_MASKmskw_YMMf32_MEMf32_IMM8_AVX512
  toEnum 4964 = INTRINSIC_XED_IFORM_VFIXUPIMMPS_YMMf32_MASKmskw_YMMf32_YMMf32_IMM8_AVX512
  toEnum 4965 = INTRINSIC_XED_IFORM_VFIXUPIMMPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512
  toEnum 4966 = INTRINSIC_XED_IFORM_VFIXUPIMMPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_IMM8_AVX512
  toEnum 4967 = INTRINSIC_XED_IFORM_VFIXUPIMMSD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512
  toEnum 4968 = INTRINSIC_XED_IFORM_VFIXUPIMMSD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512
  toEnum 4969 = INTRINSIC_XED_IFORM_VFIXUPIMMSS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512
  toEnum 4970 = INTRINSIC_XED_IFORM_VFIXUPIMMSS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512
  toEnum 4971 = INTRINSIC_XED_IFORM_VFMADD132PD_XMMdq_XMMdq_MEMdq
  toEnum 4972 = INTRINSIC_XED_IFORM_VFMADD132PD_XMMdq_XMMdq_XMMdq
  toEnum 4973 = INTRINSIC_XED_IFORM_VFMADD132PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 4974 = INTRINSIC_XED_IFORM_VFMADD132PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 4975 = INTRINSIC_XED_IFORM_VFMADD132PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512
  toEnum 4976 = INTRINSIC_XED_IFORM_VFMADD132PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512
  toEnum 4977 = INTRINSIC_XED_IFORM_VFMADD132PD_YMMqq_YMMqq_MEMqq
  toEnum 4978 = INTRINSIC_XED_IFORM_VFMADD132PD_YMMqq_YMMqq_YMMqq
  toEnum 4979 = INTRINSIC_XED_IFORM_VFMADD132PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512
  toEnum 4980 = INTRINSIC_XED_IFORM_VFMADD132PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512
  toEnum 4981 = INTRINSIC_XED_IFORM_VFMADD132PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512
  toEnum 4982 = INTRINSIC_XED_IFORM_VFMADD132PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 4983 = INTRINSIC_XED_IFORM_VFMADD132PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512
  toEnum 4984 = INTRINSIC_XED_IFORM_VFMADD132PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512
  toEnum 4985 = INTRINSIC_XED_IFORM_VFMADD132PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512
  toEnum 4986 = INTRINSIC_XED_IFORM_VFMADD132PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512
  toEnum 4987 = INTRINSIC_XED_IFORM_VFMADD132PS_XMMdq_XMMdq_MEMdq
  toEnum 4988 = INTRINSIC_XED_IFORM_VFMADD132PS_XMMdq_XMMdq_XMMdq
  toEnum 4989 = INTRINSIC_XED_IFORM_VFMADD132PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 4990 = INTRINSIC_XED_IFORM_VFMADD132PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 4991 = INTRINSIC_XED_IFORM_VFMADD132PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512
  toEnum 4992 = INTRINSIC_XED_IFORM_VFMADD132PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512
  toEnum 4993 = INTRINSIC_XED_IFORM_VFMADD132PS_YMMqq_YMMqq_MEMqq
  toEnum 4994 = INTRINSIC_XED_IFORM_VFMADD132PS_YMMqq_YMMqq_YMMqq
  toEnum 4995 = INTRINSIC_XED_IFORM_VFMADD132PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512
  toEnum 4996 = INTRINSIC_XED_IFORM_VFMADD132PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512
  toEnum 4997 = INTRINSIC_XED_IFORM_VFMADD132SD_XMMdq_XMMq_MEMq
  toEnum 4998 = INTRINSIC_XED_IFORM_VFMADD132SD_XMMdq_XMMq_XMMq
  toEnum 4999 = INTRINSIC_XED_IFORM_VFMADD132SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 5000 = INTRINSIC_XED_IFORM_VFMADD132SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 5001 = INTRINSIC_XED_IFORM_VFMADD132SH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512
  toEnum 5002 = INTRINSIC_XED_IFORM_VFMADD132SH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 5003 = INTRINSIC_XED_IFORM_VFMADD132SS_XMMdq_XMMd_MEMd
  toEnum 5004 = INTRINSIC_XED_IFORM_VFMADD132SS_XMMdq_XMMd_XMMd
  toEnum 5005 = INTRINSIC_XED_IFORM_VFMADD132SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 5006 = INTRINSIC_XED_IFORM_VFMADD132SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 5007 = INTRINSIC_XED_IFORM_VFMADD213PD_XMMdq_XMMdq_MEMdq
  toEnum 5008 = INTRINSIC_XED_IFORM_VFMADD213PD_XMMdq_XMMdq_XMMdq
  toEnum 5009 = INTRINSIC_XED_IFORM_VFMADD213PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 5010 = INTRINSIC_XED_IFORM_VFMADD213PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 5011 = INTRINSIC_XED_IFORM_VFMADD213PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512
  toEnum 5012 = INTRINSIC_XED_IFORM_VFMADD213PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512
  toEnum 5013 = INTRINSIC_XED_IFORM_VFMADD213PD_YMMqq_YMMqq_MEMqq
  toEnum 5014 = INTRINSIC_XED_IFORM_VFMADD213PD_YMMqq_YMMqq_YMMqq
  toEnum 5015 = INTRINSIC_XED_IFORM_VFMADD213PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512
  toEnum 5016 = INTRINSIC_XED_IFORM_VFMADD213PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512
  toEnum 5017 = INTRINSIC_XED_IFORM_VFMADD213PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512
  toEnum 5018 = INTRINSIC_XED_IFORM_VFMADD213PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 5019 = INTRINSIC_XED_IFORM_VFMADD213PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512
  toEnum 5020 = INTRINSIC_XED_IFORM_VFMADD213PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512
  toEnum 5021 = INTRINSIC_XED_IFORM_VFMADD213PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512
  toEnum 5022 = INTRINSIC_XED_IFORM_VFMADD213PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512
  toEnum 5023 = INTRINSIC_XED_IFORM_VFMADD213PS_XMMdq_XMMdq_MEMdq
  toEnum 5024 = INTRINSIC_XED_IFORM_VFMADD213PS_XMMdq_XMMdq_XMMdq
  toEnum 5025 = INTRINSIC_XED_IFORM_VFMADD213PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 5026 = INTRINSIC_XED_IFORM_VFMADD213PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 5027 = INTRINSIC_XED_IFORM_VFMADD213PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512
  toEnum 5028 = INTRINSIC_XED_IFORM_VFMADD213PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512
  toEnum 5029 = INTRINSIC_XED_IFORM_VFMADD213PS_YMMqq_YMMqq_MEMqq
  toEnum 5030 = INTRINSIC_XED_IFORM_VFMADD213PS_YMMqq_YMMqq_YMMqq
  toEnum 5031 = INTRINSIC_XED_IFORM_VFMADD213PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512
  toEnum 5032 = INTRINSIC_XED_IFORM_VFMADD213PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512
  toEnum 5033 = INTRINSIC_XED_IFORM_VFMADD213SD_XMMdq_XMMq_MEMq
  toEnum 5034 = INTRINSIC_XED_IFORM_VFMADD213SD_XMMdq_XMMq_XMMq
  toEnum 5035 = INTRINSIC_XED_IFORM_VFMADD213SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 5036 = INTRINSIC_XED_IFORM_VFMADD213SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 5037 = INTRINSIC_XED_IFORM_VFMADD213SH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512
  toEnum 5038 = INTRINSIC_XED_IFORM_VFMADD213SH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 5039 = INTRINSIC_XED_IFORM_VFMADD213SS_XMMdq_XMMd_MEMd
  toEnum 5040 = INTRINSIC_XED_IFORM_VFMADD213SS_XMMdq_XMMd_XMMd
  toEnum 5041 = INTRINSIC_XED_IFORM_VFMADD213SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 5042 = INTRINSIC_XED_IFORM_VFMADD213SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 5043 = INTRINSIC_XED_IFORM_VFMADD231PD_XMMdq_XMMdq_MEMdq
  toEnum 5044 = INTRINSIC_XED_IFORM_VFMADD231PD_XMMdq_XMMdq_XMMdq
  toEnum 5045 = INTRINSIC_XED_IFORM_VFMADD231PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 5046 = INTRINSIC_XED_IFORM_VFMADD231PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 5047 = INTRINSIC_XED_IFORM_VFMADD231PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512
  toEnum 5048 = INTRINSIC_XED_IFORM_VFMADD231PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512
  toEnum 5049 = INTRINSIC_XED_IFORM_VFMADD231PD_YMMqq_YMMqq_MEMqq
  toEnum 5050 = INTRINSIC_XED_IFORM_VFMADD231PD_YMMqq_YMMqq_YMMqq
  toEnum 5051 = INTRINSIC_XED_IFORM_VFMADD231PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512
  toEnum 5052 = INTRINSIC_XED_IFORM_VFMADD231PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512
  toEnum 5053 = INTRINSIC_XED_IFORM_VFMADD231PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512
  toEnum 5054 = INTRINSIC_XED_IFORM_VFMADD231PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 5055 = INTRINSIC_XED_IFORM_VFMADD231PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512
  toEnum 5056 = INTRINSIC_XED_IFORM_VFMADD231PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512
  toEnum 5057 = INTRINSIC_XED_IFORM_VFMADD231PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512
  toEnum 5058 = INTRINSIC_XED_IFORM_VFMADD231PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512
  toEnum 5059 = INTRINSIC_XED_IFORM_VFMADD231PS_XMMdq_XMMdq_MEMdq
  toEnum 5060 = INTRINSIC_XED_IFORM_VFMADD231PS_XMMdq_XMMdq_XMMdq
  toEnum 5061 = INTRINSIC_XED_IFORM_VFMADD231PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 5062 = INTRINSIC_XED_IFORM_VFMADD231PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 5063 = INTRINSIC_XED_IFORM_VFMADD231PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512
  toEnum 5064 = INTRINSIC_XED_IFORM_VFMADD231PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512
  toEnum 5065 = INTRINSIC_XED_IFORM_VFMADD231PS_YMMqq_YMMqq_MEMqq
  toEnum 5066 = INTRINSIC_XED_IFORM_VFMADD231PS_YMMqq_YMMqq_YMMqq
  toEnum 5067 = INTRINSIC_XED_IFORM_VFMADD231PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512
  toEnum 5068 = INTRINSIC_XED_IFORM_VFMADD231PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512
  toEnum 5069 = INTRINSIC_XED_IFORM_VFMADD231SD_XMMdq_XMMq_MEMq
  toEnum 5070 = INTRINSIC_XED_IFORM_VFMADD231SD_XMMdq_XMMq_XMMq
  toEnum 5071 = INTRINSIC_XED_IFORM_VFMADD231SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 5072 = INTRINSIC_XED_IFORM_VFMADD231SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 5073 = INTRINSIC_XED_IFORM_VFMADD231SH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512
  toEnum 5074 = INTRINSIC_XED_IFORM_VFMADD231SH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 5075 = INTRINSIC_XED_IFORM_VFMADD231SS_XMMdq_XMMd_MEMd
  toEnum 5076 = INTRINSIC_XED_IFORM_VFMADD231SS_XMMdq_XMMd_XMMd
  toEnum 5077 = INTRINSIC_XED_IFORM_VFMADD231SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 5078 = INTRINSIC_XED_IFORM_VFMADD231SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 5079 = INTRINSIC_XED_IFORM_VFMADDCPH_XMM2f16_MASKmskw_XMM2f16_MEM2f16_AVX512
  toEnum 5080 = INTRINSIC_XED_IFORM_VFMADDCPH_XMM2f16_MASKmskw_XMM2f16_XMM2f16_AVX512
  toEnum 5081 = INTRINSIC_XED_IFORM_VFMADDCPH_YMM2f16_MASKmskw_YMM2f16_MEM2f16_AVX512
  toEnum 5082 = INTRINSIC_XED_IFORM_VFMADDCPH_YMM2f16_MASKmskw_YMM2f16_YMM2f16_AVX512
  toEnum 5083 = INTRINSIC_XED_IFORM_VFMADDCPH_ZMM2f16_MASKmskw_ZMM2f16_MEM2f16_AVX512
  toEnum 5084 = INTRINSIC_XED_IFORM_VFMADDCPH_ZMM2f16_MASKmskw_ZMM2f16_ZMM2f16_AVX512
  toEnum 5085 = INTRINSIC_XED_IFORM_VFMADDCSH_XMM2f16_MASKmskw_XMM2f16_MEM2f16_AVX512
  toEnum 5086 = INTRINSIC_XED_IFORM_VFMADDCSH_XMM2f16_MASKmskw_XMM2f16_XMM2f16_AVX512
  toEnum 5087 = INTRINSIC_XED_IFORM_VFMADDPD_XMMdq_XMMdq_MEMdq_XMMdq
  toEnum 5088 = INTRINSIC_XED_IFORM_VFMADDPD_XMMdq_XMMdq_XMMdq_MEMdq
  toEnum 5089 = INTRINSIC_XED_IFORM_VFMADDPD_XMMdq_XMMdq_XMMdq_XMMdq
  toEnum 5090 = INTRINSIC_XED_IFORM_VFMADDPD_YMMqq_YMMqq_MEMqq_YMMqq
  toEnum 5091 = INTRINSIC_XED_IFORM_VFMADDPD_YMMqq_YMMqq_YMMqq_MEMqq
  toEnum 5092 = INTRINSIC_XED_IFORM_VFMADDPD_YMMqq_YMMqq_YMMqq_YMMqq
  toEnum 5093 = INTRINSIC_XED_IFORM_VFMADDPS_XMMdq_XMMdq_MEMdq_XMMdq
  toEnum 5094 = INTRINSIC_XED_IFORM_VFMADDPS_XMMdq_XMMdq_XMMdq_MEMdq
  toEnum 5095 = INTRINSIC_XED_IFORM_VFMADDPS_XMMdq_XMMdq_XMMdq_XMMdq
  toEnum 5096 = INTRINSIC_XED_IFORM_VFMADDPS_YMMqq_YMMqq_MEMqq_YMMqq
  toEnum 5097 = INTRINSIC_XED_IFORM_VFMADDPS_YMMqq_YMMqq_YMMqq_MEMqq
  toEnum 5098 = INTRINSIC_XED_IFORM_VFMADDPS_YMMqq_YMMqq_YMMqq_YMMqq
  toEnum 5099 = INTRINSIC_XED_IFORM_VFMADDSD_XMMdq_XMMq_MEMq_XMMq
  toEnum 5100 = INTRINSIC_XED_IFORM_VFMADDSD_XMMdq_XMMq_XMMq_MEMq
  toEnum 5101 = INTRINSIC_XED_IFORM_VFMADDSD_XMMdq_XMMq_XMMq_XMMq
  toEnum 5102 = INTRINSIC_XED_IFORM_VFMADDSS_XMMdq_XMMd_MEMd_XMMd
  toEnum 5103 = INTRINSIC_XED_IFORM_VFMADDSS_XMMdq_XMMd_XMMd_MEMd
  toEnum 5104 = INTRINSIC_XED_IFORM_VFMADDSS_XMMdq_XMMd_XMMd_XMMd
  toEnum 5105 = INTRINSIC_XED_IFORM_VFMADDSUB132PD_XMMdq_XMMdq_MEMdq
  toEnum 5106 = INTRINSIC_XED_IFORM_VFMADDSUB132PD_XMMdq_XMMdq_XMMdq
  toEnum 5107 = INTRINSIC_XED_IFORM_VFMADDSUB132PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 5108 = INTRINSIC_XED_IFORM_VFMADDSUB132PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 5109 = INTRINSIC_XED_IFORM_VFMADDSUB132PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512
  toEnum 5110 = INTRINSIC_XED_IFORM_VFMADDSUB132PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512
  toEnum 5111 = INTRINSIC_XED_IFORM_VFMADDSUB132PD_YMMqq_YMMqq_MEMqq
  toEnum 5112 = INTRINSIC_XED_IFORM_VFMADDSUB132PD_YMMqq_YMMqq_YMMqq
  toEnum 5113 = INTRINSIC_XED_IFORM_VFMADDSUB132PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512
  toEnum 5114 = INTRINSIC_XED_IFORM_VFMADDSUB132PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512
  toEnum 5115 = INTRINSIC_XED_IFORM_VFMADDSUB132PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512
  toEnum 5116 = INTRINSIC_XED_IFORM_VFMADDSUB132PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 5117 = INTRINSIC_XED_IFORM_VFMADDSUB132PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512
  toEnum 5118 = INTRINSIC_XED_IFORM_VFMADDSUB132PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512
  toEnum 5119 = INTRINSIC_XED_IFORM_VFMADDSUB132PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512
  toEnum 5120 = INTRINSIC_XED_IFORM_VFMADDSUB132PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512
  toEnum 5121 = INTRINSIC_XED_IFORM_VFMADDSUB132PS_XMMdq_XMMdq_MEMdq
  toEnum 5122 = INTRINSIC_XED_IFORM_VFMADDSUB132PS_XMMdq_XMMdq_XMMdq
  toEnum 5123 = INTRINSIC_XED_IFORM_VFMADDSUB132PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 5124 = INTRINSIC_XED_IFORM_VFMADDSUB132PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 5125 = INTRINSIC_XED_IFORM_VFMADDSUB132PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512
  toEnum 5126 = INTRINSIC_XED_IFORM_VFMADDSUB132PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512
  toEnum 5127 = INTRINSIC_XED_IFORM_VFMADDSUB132PS_YMMqq_YMMqq_MEMqq
  toEnum 5128 = INTRINSIC_XED_IFORM_VFMADDSUB132PS_YMMqq_YMMqq_YMMqq
  toEnum 5129 = INTRINSIC_XED_IFORM_VFMADDSUB132PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512
  toEnum 5130 = INTRINSIC_XED_IFORM_VFMADDSUB132PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512
  toEnum 5131 = INTRINSIC_XED_IFORM_VFMADDSUB213PD_XMMdq_XMMdq_MEMdq
  toEnum 5132 = INTRINSIC_XED_IFORM_VFMADDSUB213PD_XMMdq_XMMdq_XMMdq
  toEnum 5133 = INTRINSIC_XED_IFORM_VFMADDSUB213PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 5134 = INTRINSIC_XED_IFORM_VFMADDSUB213PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 5135 = INTRINSIC_XED_IFORM_VFMADDSUB213PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512
  toEnum 5136 = INTRINSIC_XED_IFORM_VFMADDSUB213PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512
  toEnum 5137 = INTRINSIC_XED_IFORM_VFMADDSUB213PD_YMMqq_YMMqq_MEMqq
  toEnum 5138 = INTRINSIC_XED_IFORM_VFMADDSUB213PD_YMMqq_YMMqq_YMMqq
  toEnum 5139 = INTRINSIC_XED_IFORM_VFMADDSUB213PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512
  toEnum 5140 = INTRINSIC_XED_IFORM_VFMADDSUB213PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512
  toEnum 5141 = INTRINSIC_XED_IFORM_VFMADDSUB213PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512
  toEnum 5142 = INTRINSIC_XED_IFORM_VFMADDSUB213PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 5143 = INTRINSIC_XED_IFORM_VFMADDSUB213PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512
  toEnum 5144 = INTRINSIC_XED_IFORM_VFMADDSUB213PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512
  toEnum 5145 = INTRINSIC_XED_IFORM_VFMADDSUB213PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512
  toEnum 5146 = INTRINSIC_XED_IFORM_VFMADDSUB213PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512
  toEnum 5147 = INTRINSIC_XED_IFORM_VFMADDSUB213PS_XMMdq_XMMdq_MEMdq
  toEnum 5148 = INTRINSIC_XED_IFORM_VFMADDSUB213PS_XMMdq_XMMdq_XMMdq
  toEnum 5149 = INTRINSIC_XED_IFORM_VFMADDSUB213PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 5150 = INTRINSIC_XED_IFORM_VFMADDSUB213PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 5151 = INTRINSIC_XED_IFORM_VFMADDSUB213PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512
  toEnum 5152 = INTRINSIC_XED_IFORM_VFMADDSUB213PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512
  toEnum 5153 = INTRINSIC_XED_IFORM_VFMADDSUB213PS_YMMqq_YMMqq_MEMqq
  toEnum 5154 = INTRINSIC_XED_IFORM_VFMADDSUB213PS_YMMqq_YMMqq_YMMqq
  toEnum 5155 = INTRINSIC_XED_IFORM_VFMADDSUB213PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512
  toEnum 5156 = INTRINSIC_XED_IFORM_VFMADDSUB213PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512
  toEnum 5157 = INTRINSIC_XED_IFORM_VFMADDSUB231PD_XMMdq_XMMdq_MEMdq
  toEnum 5158 = INTRINSIC_XED_IFORM_VFMADDSUB231PD_XMMdq_XMMdq_XMMdq
  toEnum 5159 = INTRINSIC_XED_IFORM_VFMADDSUB231PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 5160 = INTRINSIC_XED_IFORM_VFMADDSUB231PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 5161 = INTRINSIC_XED_IFORM_VFMADDSUB231PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512
  toEnum 5162 = INTRINSIC_XED_IFORM_VFMADDSUB231PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512
  toEnum 5163 = INTRINSIC_XED_IFORM_VFMADDSUB231PD_YMMqq_YMMqq_MEMqq
  toEnum 5164 = INTRINSIC_XED_IFORM_VFMADDSUB231PD_YMMqq_YMMqq_YMMqq
  toEnum 5165 = INTRINSIC_XED_IFORM_VFMADDSUB231PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512
  toEnum 5166 = INTRINSIC_XED_IFORM_VFMADDSUB231PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512
  toEnum 5167 = INTRINSIC_XED_IFORM_VFMADDSUB231PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512
  toEnum 5168 = INTRINSIC_XED_IFORM_VFMADDSUB231PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 5169 = INTRINSIC_XED_IFORM_VFMADDSUB231PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512
  toEnum 5170 = INTRINSIC_XED_IFORM_VFMADDSUB231PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512
  toEnum 5171 = INTRINSIC_XED_IFORM_VFMADDSUB231PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512
  toEnum 5172 = INTRINSIC_XED_IFORM_VFMADDSUB231PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512
  toEnum 5173 = INTRINSIC_XED_IFORM_VFMADDSUB231PS_XMMdq_XMMdq_MEMdq
  toEnum 5174 = INTRINSIC_XED_IFORM_VFMADDSUB231PS_XMMdq_XMMdq_XMMdq
  toEnum 5175 = INTRINSIC_XED_IFORM_VFMADDSUB231PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 5176 = INTRINSIC_XED_IFORM_VFMADDSUB231PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 5177 = INTRINSIC_XED_IFORM_VFMADDSUB231PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512
  toEnum 5178 = INTRINSIC_XED_IFORM_VFMADDSUB231PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512
  toEnum 5179 = INTRINSIC_XED_IFORM_VFMADDSUB231PS_YMMqq_YMMqq_MEMqq
  toEnum 5180 = INTRINSIC_XED_IFORM_VFMADDSUB231PS_YMMqq_YMMqq_YMMqq
  toEnum 5181 = INTRINSIC_XED_IFORM_VFMADDSUB231PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512
  toEnum 5182 = INTRINSIC_XED_IFORM_VFMADDSUB231PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512
  toEnum 5183 = INTRINSIC_XED_IFORM_VFMADDSUBPD_XMMdq_XMMdq_MEMdq_XMMdq
  toEnum 5184 = INTRINSIC_XED_IFORM_VFMADDSUBPD_XMMdq_XMMdq_XMMdq_MEMdq
  toEnum 5185 = INTRINSIC_XED_IFORM_VFMADDSUBPD_XMMdq_XMMdq_XMMdq_XMMdq
  toEnum 5186 = INTRINSIC_XED_IFORM_VFMADDSUBPD_YMMqq_YMMqq_MEMqq_YMMqq
  toEnum 5187 = INTRINSIC_XED_IFORM_VFMADDSUBPD_YMMqq_YMMqq_YMMqq_MEMqq
  toEnum 5188 = INTRINSIC_XED_IFORM_VFMADDSUBPD_YMMqq_YMMqq_YMMqq_YMMqq
  toEnum 5189 = INTRINSIC_XED_IFORM_VFMADDSUBPS_XMMdq_XMMdq_MEMdq_XMMdq
  toEnum 5190 = INTRINSIC_XED_IFORM_VFMADDSUBPS_XMMdq_XMMdq_XMMdq_MEMdq
  toEnum 5191 = INTRINSIC_XED_IFORM_VFMADDSUBPS_XMMdq_XMMdq_XMMdq_XMMdq
  toEnum 5192 = INTRINSIC_XED_IFORM_VFMADDSUBPS_YMMqq_YMMqq_MEMqq_YMMqq
  toEnum 5193 = INTRINSIC_XED_IFORM_VFMADDSUBPS_YMMqq_YMMqq_YMMqq_MEMqq
  toEnum 5194 = INTRINSIC_XED_IFORM_VFMADDSUBPS_YMMqq_YMMqq_YMMqq_YMMqq
  toEnum 5195 = INTRINSIC_XED_IFORM_VFMSUB132PD_XMMdq_XMMdq_MEMdq
  toEnum 5196 = INTRINSIC_XED_IFORM_VFMSUB132PD_XMMdq_XMMdq_XMMdq
  toEnum 5197 = INTRINSIC_XED_IFORM_VFMSUB132PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 5198 = INTRINSIC_XED_IFORM_VFMSUB132PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 5199 = INTRINSIC_XED_IFORM_VFMSUB132PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512
  toEnum 5200 = INTRINSIC_XED_IFORM_VFMSUB132PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512
  toEnum 5201 = INTRINSIC_XED_IFORM_VFMSUB132PD_YMMqq_YMMqq_MEMqq
  toEnum 5202 = INTRINSIC_XED_IFORM_VFMSUB132PD_YMMqq_YMMqq_YMMqq
  toEnum 5203 = INTRINSIC_XED_IFORM_VFMSUB132PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512
  toEnum 5204 = INTRINSIC_XED_IFORM_VFMSUB132PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512
  toEnum 5205 = INTRINSIC_XED_IFORM_VFMSUB132PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512
  toEnum 5206 = INTRINSIC_XED_IFORM_VFMSUB132PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 5207 = INTRINSIC_XED_IFORM_VFMSUB132PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512
  toEnum 5208 = INTRINSIC_XED_IFORM_VFMSUB132PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512
  toEnum 5209 = INTRINSIC_XED_IFORM_VFMSUB132PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512
  toEnum 5210 = INTRINSIC_XED_IFORM_VFMSUB132PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512
  toEnum 5211 = INTRINSIC_XED_IFORM_VFMSUB132PS_XMMdq_XMMdq_MEMdq
  toEnum 5212 = INTRINSIC_XED_IFORM_VFMSUB132PS_XMMdq_XMMdq_XMMdq
  toEnum 5213 = INTRINSIC_XED_IFORM_VFMSUB132PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 5214 = INTRINSIC_XED_IFORM_VFMSUB132PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 5215 = INTRINSIC_XED_IFORM_VFMSUB132PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512
  toEnum 5216 = INTRINSIC_XED_IFORM_VFMSUB132PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512
  toEnum 5217 = INTRINSIC_XED_IFORM_VFMSUB132PS_YMMqq_YMMqq_MEMqq
  toEnum 5218 = INTRINSIC_XED_IFORM_VFMSUB132PS_YMMqq_YMMqq_YMMqq
  toEnum 5219 = INTRINSIC_XED_IFORM_VFMSUB132PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512
  toEnum 5220 = INTRINSIC_XED_IFORM_VFMSUB132PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512
  toEnum 5221 = INTRINSIC_XED_IFORM_VFMSUB132SD_XMMdq_XMMq_MEMq
  toEnum 5222 = INTRINSIC_XED_IFORM_VFMSUB132SD_XMMdq_XMMq_XMMq
  toEnum 5223 = INTRINSIC_XED_IFORM_VFMSUB132SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 5224 = INTRINSIC_XED_IFORM_VFMSUB132SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 5225 = INTRINSIC_XED_IFORM_VFMSUB132SH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512
  toEnum 5226 = INTRINSIC_XED_IFORM_VFMSUB132SH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 5227 = INTRINSIC_XED_IFORM_VFMSUB132SS_XMMdq_XMMd_MEMd
  toEnum 5228 = INTRINSIC_XED_IFORM_VFMSUB132SS_XMMdq_XMMd_XMMd
  toEnum 5229 = INTRINSIC_XED_IFORM_VFMSUB132SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 5230 = INTRINSIC_XED_IFORM_VFMSUB132SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 5231 = INTRINSIC_XED_IFORM_VFMSUB213PD_XMMdq_XMMdq_MEMdq
  toEnum 5232 = INTRINSIC_XED_IFORM_VFMSUB213PD_XMMdq_XMMdq_XMMdq
  toEnum 5233 = INTRINSIC_XED_IFORM_VFMSUB213PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 5234 = INTRINSIC_XED_IFORM_VFMSUB213PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 5235 = INTRINSIC_XED_IFORM_VFMSUB213PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512
  toEnum 5236 = INTRINSIC_XED_IFORM_VFMSUB213PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512
  toEnum 5237 = INTRINSIC_XED_IFORM_VFMSUB213PD_YMMqq_YMMqq_MEMqq
  toEnum 5238 = INTRINSIC_XED_IFORM_VFMSUB213PD_YMMqq_YMMqq_YMMqq
  toEnum 5239 = INTRINSIC_XED_IFORM_VFMSUB213PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512
  toEnum 5240 = INTRINSIC_XED_IFORM_VFMSUB213PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512
  toEnum 5241 = INTRINSIC_XED_IFORM_VFMSUB213PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512
  toEnum 5242 = INTRINSIC_XED_IFORM_VFMSUB213PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 5243 = INTRINSIC_XED_IFORM_VFMSUB213PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512
  toEnum 5244 = INTRINSIC_XED_IFORM_VFMSUB213PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512
  toEnum 5245 = INTRINSIC_XED_IFORM_VFMSUB213PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512
  toEnum 5246 = INTRINSIC_XED_IFORM_VFMSUB213PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512
  toEnum 5247 = INTRINSIC_XED_IFORM_VFMSUB213PS_XMMdq_XMMdq_MEMdq
  toEnum 5248 = INTRINSIC_XED_IFORM_VFMSUB213PS_XMMdq_XMMdq_XMMdq
  toEnum 5249 = INTRINSIC_XED_IFORM_VFMSUB213PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 5250 = INTRINSIC_XED_IFORM_VFMSUB213PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 5251 = INTRINSIC_XED_IFORM_VFMSUB213PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512
  toEnum 5252 = INTRINSIC_XED_IFORM_VFMSUB213PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512
  toEnum 5253 = INTRINSIC_XED_IFORM_VFMSUB213PS_YMMqq_YMMqq_MEMqq
  toEnum 5254 = INTRINSIC_XED_IFORM_VFMSUB213PS_YMMqq_YMMqq_YMMqq
  toEnum 5255 = INTRINSIC_XED_IFORM_VFMSUB213PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512
  toEnum 5256 = INTRINSIC_XED_IFORM_VFMSUB213PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512
  toEnum 5257 = INTRINSIC_XED_IFORM_VFMSUB213SD_XMMdq_XMMq_MEMq
  toEnum 5258 = INTRINSIC_XED_IFORM_VFMSUB213SD_XMMdq_XMMq_XMMq
  toEnum 5259 = INTRINSIC_XED_IFORM_VFMSUB213SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 5260 = INTRINSIC_XED_IFORM_VFMSUB213SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 5261 = INTRINSIC_XED_IFORM_VFMSUB213SH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512
  toEnum 5262 = INTRINSIC_XED_IFORM_VFMSUB213SH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 5263 = INTRINSIC_XED_IFORM_VFMSUB213SS_XMMdq_XMMd_MEMd
  toEnum 5264 = INTRINSIC_XED_IFORM_VFMSUB213SS_XMMdq_XMMd_XMMd
  toEnum 5265 = INTRINSIC_XED_IFORM_VFMSUB213SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 5266 = INTRINSIC_XED_IFORM_VFMSUB213SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 5267 = INTRINSIC_XED_IFORM_VFMSUB231PD_XMMdq_XMMdq_MEMdq
  toEnum 5268 = INTRINSIC_XED_IFORM_VFMSUB231PD_XMMdq_XMMdq_XMMdq
  toEnum 5269 = INTRINSIC_XED_IFORM_VFMSUB231PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 5270 = INTRINSIC_XED_IFORM_VFMSUB231PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 5271 = INTRINSIC_XED_IFORM_VFMSUB231PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512
  toEnum 5272 = INTRINSIC_XED_IFORM_VFMSUB231PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512
  toEnum 5273 = INTRINSIC_XED_IFORM_VFMSUB231PD_YMMqq_YMMqq_MEMqq
  toEnum 5274 = INTRINSIC_XED_IFORM_VFMSUB231PD_YMMqq_YMMqq_YMMqq
  toEnum 5275 = INTRINSIC_XED_IFORM_VFMSUB231PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512
  toEnum 5276 = INTRINSIC_XED_IFORM_VFMSUB231PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512
  toEnum 5277 = INTRINSIC_XED_IFORM_VFMSUB231PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512
  toEnum 5278 = INTRINSIC_XED_IFORM_VFMSUB231PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 5279 = INTRINSIC_XED_IFORM_VFMSUB231PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512
  toEnum 5280 = INTRINSIC_XED_IFORM_VFMSUB231PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512
  toEnum 5281 = INTRINSIC_XED_IFORM_VFMSUB231PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512
  toEnum 5282 = INTRINSIC_XED_IFORM_VFMSUB231PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512
  toEnum 5283 = INTRINSIC_XED_IFORM_VFMSUB231PS_XMMdq_XMMdq_MEMdq
  toEnum 5284 = INTRINSIC_XED_IFORM_VFMSUB231PS_XMMdq_XMMdq_XMMdq
  toEnum 5285 = INTRINSIC_XED_IFORM_VFMSUB231PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 5286 = INTRINSIC_XED_IFORM_VFMSUB231PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 5287 = INTRINSIC_XED_IFORM_VFMSUB231PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512
  toEnum 5288 = INTRINSIC_XED_IFORM_VFMSUB231PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512
  toEnum 5289 = INTRINSIC_XED_IFORM_VFMSUB231PS_YMMqq_YMMqq_MEMqq
  toEnum 5290 = INTRINSIC_XED_IFORM_VFMSUB231PS_YMMqq_YMMqq_YMMqq
  toEnum 5291 = INTRINSIC_XED_IFORM_VFMSUB231PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512
  toEnum 5292 = INTRINSIC_XED_IFORM_VFMSUB231PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512
  toEnum 5293 = INTRINSIC_XED_IFORM_VFMSUB231SD_XMMdq_XMMq_MEMq
  toEnum 5294 = INTRINSIC_XED_IFORM_VFMSUB231SD_XMMdq_XMMq_XMMq
  toEnum 5295 = INTRINSIC_XED_IFORM_VFMSUB231SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 5296 = INTRINSIC_XED_IFORM_VFMSUB231SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 5297 = INTRINSIC_XED_IFORM_VFMSUB231SH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512
  toEnum 5298 = INTRINSIC_XED_IFORM_VFMSUB231SH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 5299 = INTRINSIC_XED_IFORM_VFMSUB231SS_XMMdq_XMMd_MEMd
  toEnum 5300 = INTRINSIC_XED_IFORM_VFMSUB231SS_XMMdq_XMMd_XMMd
  toEnum 5301 = INTRINSIC_XED_IFORM_VFMSUB231SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 5302 = INTRINSIC_XED_IFORM_VFMSUB231SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 5303 = INTRINSIC_XED_IFORM_VFMSUBADD132PD_XMMdq_XMMdq_MEMdq
  toEnum 5304 = INTRINSIC_XED_IFORM_VFMSUBADD132PD_XMMdq_XMMdq_XMMdq
  toEnum 5305 = INTRINSIC_XED_IFORM_VFMSUBADD132PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 5306 = INTRINSIC_XED_IFORM_VFMSUBADD132PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 5307 = INTRINSIC_XED_IFORM_VFMSUBADD132PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512
  toEnum 5308 = INTRINSIC_XED_IFORM_VFMSUBADD132PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512
  toEnum 5309 = INTRINSIC_XED_IFORM_VFMSUBADD132PD_YMMqq_YMMqq_MEMqq
  toEnum 5310 = INTRINSIC_XED_IFORM_VFMSUBADD132PD_YMMqq_YMMqq_YMMqq
  toEnum 5311 = INTRINSIC_XED_IFORM_VFMSUBADD132PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512
  toEnum 5312 = INTRINSIC_XED_IFORM_VFMSUBADD132PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512
  toEnum 5313 = INTRINSIC_XED_IFORM_VFMSUBADD132PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512
  toEnum 5314 = INTRINSIC_XED_IFORM_VFMSUBADD132PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 5315 = INTRINSIC_XED_IFORM_VFMSUBADD132PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512
  toEnum 5316 = INTRINSIC_XED_IFORM_VFMSUBADD132PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512
  toEnum 5317 = INTRINSIC_XED_IFORM_VFMSUBADD132PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512
  toEnum 5318 = INTRINSIC_XED_IFORM_VFMSUBADD132PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512
  toEnum 5319 = INTRINSIC_XED_IFORM_VFMSUBADD132PS_XMMdq_XMMdq_MEMdq
  toEnum 5320 = INTRINSIC_XED_IFORM_VFMSUBADD132PS_XMMdq_XMMdq_XMMdq
  toEnum 5321 = INTRINSIC_XED_IFORM_VFMSUBADD132PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 5322 = INTRINSIC_XED_IFORM_VFMSUBADD132PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 5323 = INTRINSIC_XED_IFORM_VFMSUBADD132PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512
  toEnum 5324 = INTRINSIC_XED_IFORM_VFMSUBADD132PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512
  toEnum 5325 = INTRINSIC_XED_IFORM_VFMSUBADD132PS_YMMqq_YMMqq_MEMqq
  toEnum 5326 = INTRINSIC_XED_IFORM_VFMSUBADD132PS_YMMqq_YMMqq_YMMqq
  toEnum 5327 = INTRINSIC_XED_IFORM_VFMSUBADD132PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512
  toEnum 5328 = INTRINSIC_XED_IFORM_VFMSUBADD132PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512
  toEnum 5329 = INTRINSIC_XED_IFORM_VFMSUBADD213PD_XMMdq_XMMdq_MEMdq
  toEnum 5330 = INTRINSIC_XED_IFORM_VFMSUBADD213PD_XMMdq_XMMdq_XMMdq
  toEnum 5331 = INTRINSIC_XED_IFORM_VFMSUBADD213PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 5332 = INTRINSIC_XED_IFORM_VFMSUBADD213PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 5333 = INTRINSIC_XED_IFORM_VFMSUBADD213PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512
  toEnum 5334 = INTRINSIC_XED_IFORM_VFMSUBADD213PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512
  toEnum 5335 = INTRINSIC_XED_IFORM_VFMSUBADD213PD_YMMqq_YMMqq_MEMqq
  toEnum 5336 = INTRINSIC_XED_IFORM_VFMSUBADD213PD_YMMqq_YMMqq_YMMqq
  toEnum 5337 = INTRINSIC_XED_IFORM_VFMSUBADD213PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512
  toEnum 5338 = INTRINSIC_XED_IFORM_VFMSUBADD213PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512
  toEnum 5339 = INTRINSIC_XED_IFORM_VFMSUBADD213PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512
  toEnum 5340 = INTRINSIC_XED_IFORM_VFMSUBADD213PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 5341 = INTRINSIC_XED_IFORM_VFMSUBADD213PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512
  toEnum 5342 = INTRINSIC_XED_IFORM_VFMSUBADD213PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512
  toEnum 5343 = INTRINSIC_XED_IFORM_VFMSUBADD213PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512
  toEnum 5344 = INTRINSIC_XED_IFORM_VFMSUBADD213PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512
  toEnum 5345 = INTRINSIC_XED_IFORM_VFMSUBADD213PS_XMMdq_XMMdq_MEMdq
  toEnum 5346 = INTRINSIC_XED_IFORM_VFMSUBADD213PS_XMMdq_XMMdq_XMMdq
  toEnum 5347 = INTRINSIC_XED_IFORM_VFMSUBADD213PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 5348 = INTRINSIC_XED_IFORM_VFMSUBADD213PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 5349 = INTRINSIC_XED_IFORM_VFMSUBADD213PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512
  toEnum 5350 = INTRINSIC_XED_IFORM_VFMSUBADD213PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512
  toEnum 5351 = INTRINSIC_XED_IFORM_VFMSUBADD213PS_YMMqq_YMMqq_MEMqq
  toEnum 5352 = INTRINSIC_XED_IFORM_VFMSUBADD213PS_YMMqq_YMMqq_YMMqq
  toEnum 5353 = INTRINSIC_XED_IFORM_VFMSUBADD213PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512
  toEnum 5354 = INTRINSIC_XED_IFORM_VFMSUBADD213PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512
  toEnum 5355 = INTRINSIC_XED_IFORM_VFMSUBADD231PD_XMMdq_XMMdq_MEMdq
  toEnum 5356 = INTRINSIC_XED_IFORM_VFMSUBADD231PD_XMMdq_XMMdq_XMMdq
  toEnum 5357 = INTRINSIC_XED_IFORM_VFMSUBADD231PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 5358 = INTRINSIC_XED_IFORM_VFMSUBADD231PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 5359 = INTRINSIC_XED_IFORM_VFMSUBADD231PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512
  toEnum 5360 = INTRINSIC_XED_IFORM_VFMSUBADD231PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512
  toEnum 5361 = INTRINSIC_XED_IFORM_VFMSUBADD231PD_YMMqq_YMMqq_MEMqq
  toEnum 5362 = INTRINSIC_XED_IFORM_VFMSUBADD231PD_YMMqq_YMMqq_YMMqq
  toEnum 5363 = INTRINSIC_XED_IFORM_VFMSUBADD231PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512
  toEnum 5364 = INTRINSIC_XED_IFORM_VFMSUBADD231PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512
  toEnum 5365 = INTRINSIC_XED_IFORM_VFMSUBADD231PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512
  toEnum 5366 = INTRINSIC_XED_IFORM_VFMSUBADD231PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 5367 = INTRINSIC_XED_IFORM_VFMSUBADD231PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512
  toEnum 5368 = INTRINSIC_XED_IFORM_VFMSUBADD231PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512
  toEnum 5369 = INTRINSIC_XED_IFORM_VFMSUBADD231PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512
  toEnum 5370 = INTRINSIC_XED_IFORM_VFMSUBADD231PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512
  toEnum 5371 = INTRINSIC_XED_IFORM_VFMSUBADD231PS_XMMdq_XMMdq_MEMdq
  toEnum 5372 = INTRINSIC_XED_IFORM_VFMSUBADD231PS_XMMdq_XMMdq_XMMdq
  toEnum 5373 = INTRINSIC_XED_IFORM_VFMSUBADD231PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 5374 = INTRINSIC_XED_IFORM_VFMSUBADD231PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 5375 = INTRINSIC_XED_IFORM_VFMSUBADD231PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512
  toEnum 5376 = INTRINSIC_XED_IFORM_VFMSUBADD231PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512
  toEnum 5377 = INTRINSIC_XED_IFORM_VFMSUBADD231PS_YMMqq_YMMqq_MEMqq
  toEnum 5378 = INTRINSIC_XED_IFORM_VFMSUBADD231PS_YMMqq_YMMqq_YMMqq
  toEnum 5379 = INTRINSIC_XED_IFORM_VFMSUBADD231PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512
  toEnum 5380 = INTRINSIC_XED_IFORM_VFMSUBADD231PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512
  toEnum 5381 = INTRINSIC_XED_IFORM_VFMSUBADDPD_XMMdq_XMMdq_MEMdq_XMMdq
  toEnum 5382 = INTRINSIC_XED_IFORM_VFMSUBADDPD_XMMdq_XMMdq_XMMdq_MEMdq
  toEnum 5383 = INTRINSIC_XED_IFORM_VFMSUBADDPD_XMMdq_XMMdq_XMMdq_XMMdq
  toEnum 5384 = INTRINSIC_XED_IFORM_VFMSUBADDPD_YMMqq_YMMqq_MEMqq_YMMqq
  toEnum 5385 = INTRINSIC_XED_IFORM_VFMSUBADDPD_YMMqq_YMMqq_YMMqq_MEMqq
  toEnum 5386 = INTRINSIC_XED_IFORM_VFMSUBADDPD_YMMqq_YMMqq_YMMqq_YMMqq
  toEnum 5387 = INTRINSIC_XED_IFORM_VFMSUBADDPS_XMMdq_XMMdq_MEMdq_XMMdq
  toEnum 5388 = INTRINSIC_XED_IFORM_VFMSUBADDPS_XMMdq_XMMdq_XMMdq_MEMdq
  toEnum 5389 = INTRINSIC_XED_IFORM_VFMSUBADDPS_XMMdq_XMMdq_XMMdq_XMMdq
  toEnum 5390 = INTRINSIC_XED_IFORM_VFMSUBADDPS_YMMqq_YMMqq_MEMqq_YMMqq
  toEnum 5391 = INTRINSIC_XED_IFORM_VFMSUBADDPS_YMMqq_YMMqq_YMMqq_MEMqq
  toEnum 5392 = INTRINSIC_XED_IFORM_VFMSUBADDPS_YMMqq_YMMqq_YMMqq_YMMqq
  toEnum 5393 = INTRINSIC_XED_IFORM_VFMSUBPD_XMMdq_XMMdq_MEMdq_XMMdq
  toEnum 5394 = INTRINSIC_XED_IFORM_VFMSUBPD_XMMdq_XMMdq_XMMdq_MEMdq
  toEnum 5395 = INTRINSIC_XED_IFORM_VFMSUBPD_XMMdq_XMMdq_XMMdq_XMMdq
  toEnum 5396 = INTRINSIC_XED_IFORM_VFMSUBPD_YMMqq_YMMqq_MEMqq_YMMqq
  toEnum 5397 = INTRINSIC_XED_IFORM_VFMSUBPD_YMMqq_YMMqq_YMMqq_MEMqq
  toEnum 5398 = INTRINSIC_XED_IFORM_VFMSUBPD_YMMqq_YMMqq_YMMqq_YMMqq
  toEnum 5399 = INTRINSIC_XED_IFORM_VFMSUBPS_XMMdq_XMMdq_MEMdq_XMMdq
  toEnum 5400 = INTRINSIC_XED_IFORM_VFMSUBPS_XMMdq_XMMdq_XMMdq_MEMdq
  toEnum 5401 = INTRINSIC_XED_IFORM_VFMSUBPS_XMMdq_XMMdq_XMMdq_XMMdq
  toEnum 5402 = INTRINSIC_XED_IFORM_VFMSUBPS_YMMqq_YMMqq_MEMqq_YMMqq
  toEnum 5403 = INTRINSIC_XED_IFORM_VFMSUBPS_YMMqq_YMMqq_YMMqq_MEMqq
  toEnum 5404 = INTRINSIC_XED_IFORM_VFMSUBPS_YMMqq_YMMqq_YMMqq_YMMqq
  toEnum 5405 = INTRINSIC_XED_IFORM_VFMSUBSD_XMMdq_XMMq_MEMq_XMMq
  toEnum 5406 = INTRINSIC_XED_IFORM_VFMSUBSD_XMMdq_XMMq_XMMq_MEMq
  toEnum 5407 = INTRINSIC_XED_IFORM_VFMSUBSD_XMMdq_XMMq_XMMq_XMMq
  toEnum 5408 = INTRINSIC_XED_IFORM_VFMSUBSS_XMMdq_XMMd_MEMd_XMMd
  toEnum 5409 = INTRINSIC_XED_IFORM_VFMSUBSS_XMMdq_XMMd_XMMd_MEMd
  toEnum 5410 = INTRINSIC_XED_IFORM_VFMSUBSS_XMMdq_XMMd_XMMd_XMMd
  toEnum 5411 = INTRINSIC_XED_IFORM_VFMULCPH_XMM2f16_MASKmskw_XMM2f16_MEM2f16_AVX512
  toEnum 5412 = INTRINSIC_XED_IFORM_VFMULCPH_XMM2f16_MASKmskw_XMM2f16_XMM2f16_AVX512
  toEnum 5413 = INTRINSIC_XED_IFORM_VFMULCPH_YMM2f16_MASKmskw_YMM2f16_MEM2f16_AVX512
  toEnum 5414 = INTRINSIC_XED_IFORM_VFMULCPH_YMM2f16_MASKmskw_YMM2f16_YMM2f16_AVX512
  toEnum 5415 = INTRINSIC_XED_IFORM_VFMULCPH_ZMM2f16_MASKmskw_ZMM2f16_MEM2f16_AVX512
  toEnum 5416 = INTRINSIC_XED_IFORM_VFMULCPH_ZMM2f16_MASKmskw_ZMM2f16_ZMM2f16_AVX512
  toEnum 5417 = INTRINSIC_XED_IFORM_VFMULCSH_XMM2f16_MASKmskw_XMM2f16_MEM2f16_AVX512
  toEnum 5418 = INTRINSIC_XED_IFORM_VFMULCSH_XMM2f16_MASKmskw_XMM2f16_XMM2f16_AVX512
  toEnum 5419 = INTRINSIC_XED_IFORM_VFNMADD132PD_XMMdq_XMMdq_MEMdq
  toEnum 5420 = INTRINSIC_XED_IFORM_VFNMADD132PD_XMMdq_XMMdq_XMMdq
  toEnum 5421 = INTRINSIC_XED_IFORM_VFNMADD132PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 5422 = INTRINSIC_XED_IFORM_VFNMADD132PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 5423 = INTRINSIC_XED_IFORM_VFNMADD132PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512
  toEnum 5424 = INTRINSIC_XED_IFORM_VFNMADD132PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512
  toEnum 5425 = INTRINSIC_XED_IFORM_VFNMADD132PD_YMMqq_YMMqq_MEMqq
  toEnum 5426 = INTRINSIC_XED_IFORM_VFNMADD132PD_YMMqq_YMMqq_YMMqq
  toEnum 5427 = INTRINSIC_XED_IFORM_VFNMADD132PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512
  toEnum 5428 = INTRINSIC_XED_IFORM_VFNMADD132PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512
  toEnum 5429 = INTRINSIC_XED_IFORM_VFNMADD132PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512
  toEnum 5430 = INTRINSIC_XED_IFORM_VFNMADD132PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 5431 = INTRINSIC_XED_IFORM_VFNMADD132PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512
  toEnum 5432 = INTRINSIC_XED_IFORM_VFNMADD132PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512
  toEnum 5433 = INTRINSIC_XED_IFORM_VFNMADD132PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512
  toEnum 5434 = INTRINSIC_XED_IFORM_VFNMADD132PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512
  toEnum 5435 = INTRINSIC_XED_IFORM_VFNMADD132PS_XMMdq_XMMdq_MEMdq
  toEnum 5436 = INTRINSIC_XED_IFORM_VFNMADD132PS_XMMdq_XMMdq_XMMdq
  toEnum 5437 = INTRINSIC_XED_IFORM_VFNMADD132PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 5438 = INTRINSIC_XED_IFORM_VFNMADD132PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 5439 = INTRINSIC_XED_IFORM_VFNMADD132PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512
  toEnum 5440 = INTRINSIC_XED_IFORM_VFNMADD132PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512
  toEnum 5441 = INTRINSIC_XED_IFORM_VFNMADD132PS_YMMqq_YMMqq_MEMqq
  toEnum 5442 = INTRINSIC_XED_IFORM_VFNMADD132PS_YMMqq_YMMqq_YMMqq
  toEnum 5443 = INTRINSIC_XED_IFORM_VFNMADD132PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512
  toEnum 5444 = INTRINSIC_XED_IFORM_VFNMADD132PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512
  toEnum 5445 = INTRINSIC_XED_IFORM_VFNMADD132SD_XMMdq_XMMq_MEMq
  toEnum 5446 = INTRINSIC_XED_IFORM_VFNMADD132SD_XMMdq_XMMq_XMMq
  toEnum 5447 = INTRINSIC_XED_IFORM_VFNMADD132SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 5448 = INTRINSIC_XED_IFORM_VFNMADD132SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 5449 = INTRINSIC_XED_IFORM_VFNMADD132SH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512
  toEnum 5450 = INTRINSIC_XED_IFORM_VFNMADD132SH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 5451 = INTRINSIC_XED_IFORM_VFNMADD132SS_XMMdq_XMMd_MEMd
  toEnum 5452 = INTRINSIC_XED_IFORM_VFNMADD132SS_XMMdq_XMMd_XMMd
  toEnum 5453 = INTRINSIC_XED_IFORM_VFNMADD132SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 5454 = INTRINSIC_XED_IFORM_VFNMADD132SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 5455 = INTRINSIC_XED_IFORM_VFNMADD213PD_XMMdq_XMMdq_MEMdq
  toEnum 5456 = INTRINSIC_XED_IFORM_VFNMADD213PD_XMMdq_XMMdq_XMMdq
  toEnum 5457 = INTRINSIC_XED_IFORM_VFNMADD213PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 5458 = INTRINSIC_XED_IFORM_VFNMADD213PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 5459 = INTRINSIC_XED_IFORM_VFNMADD213PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512
  toEnum 5460 = INTRINSIC_XED_IFORM_VFNMADD213PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512
  toEnum 5461 = INTRINSIC_XED_IFORM_VFNMADD213PD_YMMqq_YMMqq_MEMqq
  toEnum 5462 = INTRINSIC_XED_IFORM_VFNMADD213PD_YMMqq_YMMqq_YMMqq
  toEnum 5463 = INTRINSIC_XED_IFORM_VFNMADD213PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512
  toEnum 5464 = INTRINSIC_XED_IFORM_VFNMADD213PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512
  toEnum 5465 = INTRINSIC_XED_IFORM_VFNMADD213PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512
  toEnum 5466 = INTRINSIC_XED_IFORM_VFNMADD213PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 5467 = INTRINSIC_XED_IFORM_VFNMADD213PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512
  toEnum 5468 = INTRINSIC_XED_IFORM_VFNMADD213PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512
  toEnum 5469 = INTRINSIC_XED_IFORM_VFNMADD213PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512
  toEnum 5470 = INTRINSIC_XED_IFORM_VFNMADD213PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512
  toEnum 5471 = INTRINSIC_XED_IFORM_VFNMADD213PS_XMMdq_XMMdq_MEMdq
  toEnum 5472 = INTRINSIC_XED_IFORM_VFNMADD213PS_XMMdq_XMMdq_XMMdq
  toEnum 5473 = INTRINSIC_XED_IFORM_VFNMADD213PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 5474 = INTRINSIC_XED_IFORM_VFNMADD213PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 5475 = INTRINSIC_XED_IFORM_VFNMADD213PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512
  toEnum 5476 = INTRINSIC_XED_IFORM_VFNMADD213PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512
  toEnum 5477 = INTRINSIC_XED_IFORM_VFNMADD213PS_YMMqq_YMMqq_MEMqq
  toEnum 5478 = INTRINSIC_XED_IFORM_VFNMADD213PS_YMMqq_YMMqq_YMMqq
  toEnum 5479 = INTRINSIC_XED_IFORM_VFNMADD213PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512
  toEnum 5480 = INTRINSIC_XED_IFORM_VFNMADD213PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512
  toEnum 5481 = INTRINSIC_XED_IFORM_VFNMADD213SD_XMMdq_XMMq_MEMq
  toEnum 5482 = INTRINSIC_XED_IFORM_VFNMADD213SD_XMMdq_XMMq_XMMq
  toEnum 5483 = INTRINSIC_XED_IFORM_VFNMADD213SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 5484 = INTRINSIC_XED_IFORM_VFNMADD213SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 5485 = INTRINSIC_XED_IFORM_VFNMADD213SH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512
  toEnum 5486 = INTRINSIC_XED_IFORM_VFNMADD213SH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 5487 = INTRINSIC_XED_IFORM_VFNMADD213SS_XMMdq_XMMd_MEMd
  toEnum 5488 = INTRINSIC_XED_IFORM_VFNMADD213SS_XMMdq_XMMd_XMMd
  toEnum 5489 = INTRINSIC_XED_IFORM_VFNMADD213SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 5490 = INTRINSIC_XED_IFORM_VFNMADD213SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 5491 = INTRINSIC_XED_IFORM_VFNMADD231PD_XMMdq_XMMdq_MEMdq
  toEnum 5492 = INTRINSIC_XED_IFORM_VFNMADD231PD_XMMdq_XMMdq_XMMdq
  toEnum 5493 = INTRINSIC_XED_IFORM_VFNMADD231PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 5494 = INTRINSIC_XED_IFORM_VFNMADD231PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 5495 = INTRINSIC_XED_IFORM_VFNMADD231PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512
  toEnum 5496 = INTRINSIC_XED_IFORM_VFNMADD231PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512
  toEnum 5497 = INTRINSIC_XED_IFORM_VFNMADD231PD_YMMqq_YMMqq_MEMqq
  toEnum 5498 = INTRINSIC_XED_IFORM_VFNMADD231PD_YMMqq_YMMqq_YMMqq
  toEnum 5499 = INTRINSIC_XED_IFORM_VFNMADD231PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512
  toEnum 5500 = INTRINSIC_XED_IFORM_VFNMADD231PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512
  toEnum 5501 = INTRINSIC_XED_IFORM_VFNMADD231PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512
  toEnum 5502 = INTRINSIC_XED_IFORM_VFNMADD231PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 5503 = INTRINSIC_XED_IFORM_VFNMADD231PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512
  toEnum 5504 = INTRINSIC_XED_IFORM_VFNMADD231PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512
  toEnum 5505 = INTRINSIC_XED_IFORM_VFNMADD231PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512
  toEnum 5506 = INTRINSIC_XED_IFORM_VFNMADD231PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512
  toEnum 5507 = INTRINSIC_XED_IFORM_VFNMADD231PS_XMMdq_XMMdq_MEMdq
  toEnum 5508 = INTRINSIC_XED_IFORM_VFNMADD231PS_XMMdq_XMMdq_XMMdq
  toEnum 5509 = INTRINSIC_XED_IFORM_VFNMADD231PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 5510 = INTRINSIC_XED_IFORM_VFNMADD231PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 5511 = INTRINSIC_XED_IFORM_VFNMADD231PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512
  toEnum 5512 = INTRINSIC_XED_IFORM_VFNMADD231PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512
  toEnum 5513 = INTRINSIC_XED_IFORM_VFNMADD231PS_YMMqq_YMMqq_MEMqq
  toEnum 5514 = INTRINSIC_XED_IFORM_VFNMADD231PS_YMMqq_YMMqq_YMMqq
  toEnum 5515 = INTRINSIC_XED_IFORM_VFNMADD231PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512
  toEnum 5516 = INTRINSIC_XED_IFORM_VFNMADD231PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512
  toEnum 5517 = INTRINSIC_XED_IFORM_VFNMADD231SD_XMMdq_XMMq_MEMq
  toEnum 5518 = INTRINSIC_XED_IFORM_VFNMADD231SD_XMMdq_XMMq_XMMq
  toEnum 5519 = INTRINSIC_XED_IFORM_VFNMADD231SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 5520 = INTRINSIC_XED_IFORM_VFNMADD231SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 5521 = INTRINSIC_XED_IFORM_VFNMADD231SH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512
  toEnum 5522 = INTRINSIC_XED_IFORM_VFNMADD231SH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 5523 = INTRINSIC_XED_IFORM_VFNMADD231SS_XMMdq_XMMd_MEMd
  toEnum 5524 = INTRINSIC_XED_IFORM_VFNMADD231SS_XMMdq_XMMd_XMMd
  toEnum 5525 = INTRINSIC_XED_IFORM_VFNMADD231SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 5526 = INTRINSIC_XED_IFORM_VFNMADD231SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 5527 = INTRINSIC_XED_IFORM_VFNMADDPD_XMMdq_XMMdq_MEMdq_XMMdq
  toEnum 5528 = INTRINSIC_XED_IFORM_VFNMADDPD_XMMdq_XMMdq_XMMdq_MEMdq
  toEnum 5529 = INTRINSIC_XED_IFORM_VFNMADDPD_XMMdq_XMMdq_XMMdq_XMMdq
  toEnum 5530 = INTRINSIC_XED_IFORM_VFNMADDPD_YMMqq_YMMqq_MEMqq_YMMqq
  toEnum 5531 = INTRINSIC_XED_IFORM_VFNMADDPD_YMMqq_YMMqq_YMMqq_MEMqq
  toEnum 5532 = INTRINSIC_XED_IFORM_VFNMADDPD_YMMqq_YMMqq_YMMqq_YMMqq
  toEnum 5533 = INTRINSIC_XED_IFORM_VFNMADDPS_XMMdq_XMMdq_MEMdq_XMMdq
  toEnum 5534 = INTRINSIC_XED_IFORM_VFNMADDPS_XMMdq_XMMdq_XMMdq_MEMdq
  toEnum 5535 = INTRINSIC_XED_IFORM_VFNMADDPS_XMMdq_XMMdq_XMMdq_XMMdq
  toEnum 5536 = INTRINSIC_XED_IFORM_VFNMADDPS_YMMqq_YMMqq_MEMqq_YMMqq
  toEnum 5537 = INTRINSIC_XED_IFORM_VFNMADDPS_YMMqq_YMMqq_YMMqq_MEMqq
  toEnum 5538 = INTRINSIC_XED_IFORM_VFNMADDPS_YMMqq_YMMqq_YMMqq_YMMqq
  toEnum 5539 = INTRINSIC_XED_IFORM_VFNMADDSD_XMMdq_XMMq_MEMq_XMMq
  toEnum 5540 = INTRINSIC_XED_IFORM_VFNMADDSD_XMMdq_XMMq_XMMq_MEMq
  toEnum 5541 = INTRINSIC_XED_IFORM_VFNMADDSD_XMMdq_XMMq_XMMq_XMMq
  toEnum 5542 = INTRINSIC_XED_IFORM_VFNMADDSS_XMMdq_XMMd_MEMd_XMMd
  toEnum 5543 = INTRINSIC_XED_IFORM_VFNMADDSS_XMMdq_XMMd_XMMd_MEMd
  toEnum 5544 = INTRINSIC_XED_IFORM_VFNMADDSS_XMMdq_XMMd_XMMd_XMMd
  toEnum 5545 = INTRINSIC_XED_IFORM_VFNMSUB132PD_XMMdq_XMMdq_MEMdq
  toEnum 5546 = INTRINSIC_XED_IFORM_VFNMSUB132PD_XMMdq_XMMdq_XMMdq
  toEnum 5547 = INTRINSIC_XED_IFORM_VFNMSUB132PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 5548 = INTRINSIC_XED_IFORM_VFNMSUB132PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 5549 = INTRINSIC_XED_IFORM_VFNMSUB132PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512
  toEnum 5550 = INTRINSIC_XED_IFORM_VFNMSUB132PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512
  toEnum 5551 = INTRINSIC_XED_IFORM_VFNMSUB132PD_YMMqq_YMMqq_MEMqq
  toEnum 5552 = INTRINSIC_XED_IFORM_VFNMSUB132PD_YMMqq_YMMqq_YMMqq
  toEnum 5553 = INTRINSIC_XED_IFORM_VFNMSUB132PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512
  toEnum 5554 = INTRINSIC_XED_IFORM_VFNMSUB132PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512
  toEnum 5555 = INTRINSIC_XED_IFORM_VFNMSUB132PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512
  toEnum 5556 = INTRINSIC_XED_IFORM_VFNMSUB132PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 5557 = INTRINSIC_XED_IFORM_VFNMSUB132PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512
  toEnum 5558 = INTRINSIC_XED_IFORM_VFNMSUB132PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512
  toEnum 5559 = INTRINSIC_XED_IFORM_VFNMSUB132PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512
  toEnum 5560 = INTRINSIC_XED_IFORM_VFNMSUB132PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512
  toEnum 5561 = INTRINSIC_XED_IFORM_VFNMSUB132PS_XMMdq_XMMdq_MEMdq
  toEnum 5562 = INTRINSIC_XED_IFORM_VFNMSUB132PS_XMMdq_XMMdq_XMMdq
  toEnum 5563 = INTRINSIC_XED_IFORM_VFNMSUB132PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 5564 = INTRINSIC_XED_IFORM_VFNMSUB132PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 5565 = INTRINSIC_XED_IFORM_VFNMSUB132PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512
  toEnum 5566 = INTRINSIC_XED_IFORM_VFNMSUB132PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512
  toEnum 5567 = INTRINSIC_XED_IFORM_VFNMSUB132PS_YMMqq_YMMqq_MEMqq
  toEnum 5568 = INTRINSIC_XED_IFORM_VFNMSUB132PS_YMMqq_YMMqq_YMMqq
  toEnum 5569 = INTRINSIC_XED_IFORM_VFNMSUB132PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512
  toEnum 5570 = INTRINSIC_XED_IFORM_VFNMSUB132PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512
  toEnum 5571 = INTRINSIC_XED_IFORM_VFNMSUB132SD_XMMdq_XMMq_MEMq
  toEnum 5572 = INTRINSIC_XED_IFORM_VFNMSUB132SD_XMMdq_XMMq_XMMq
  toEnum 5573 = INTRINSIC_XED_IFORM_VFNMSUB132SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 5574 = INTRINSIC_XED_IFORM_VFNMSUB132SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 5575 = INTRINSIC_XED_IFORM_VFNMSUB132SH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512
  toEnum 5576 = INTRINSIC_XED_IFORM_VFNMSUB132SH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 5577 = INTRINSIC_XED_IFORM_VFNMSUB132SS_XMMdq_XMMd_MEMd
  toEnum 5578 = INTRINSIC_XED_IFORM_VFNMSUB132SS_XMMdq_XMMd_XMMd
  toEnum 5579 = INTRINSIC_XED_IFORM_VFNMSUB132SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 5580 = INTRINSIC_XED_IFORM_VFNMSUB132SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 5581 = INTRINSIC_XED_IFORM_VFNMSUB213PD_XMMdq_XMMdq_MEMdq
  toEnum 5582 = INTRINSIC_XED_IFORM_VFNMSUB213PD_XMMdq_XMMdq_XMMdq
  toEnum 5583 = INTRINSIC_XED_IFORM_VFNMSUB213PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 5584 = INTRINSIC_XED_IFORM_VFNMSUB213PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 5585 = INTRINSIC_XED_IFORM_VFNMSUB213PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512
  toEnum 5586 = INTRINSIC_XED_IFORM_VFNMSUB213PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512
  toEnum 5587 = INTRINSIC_XED_IFORM_VFNMSUB213PD_YMMqq_YMMqq_MEMqq
  toEnum 5588 = INTRINSIC_XED_IFORM_VFNMSUB213PD_YMMqq_YMMqq_YMMqq
  toEnum 5589 = INTRINSIC_XED_IFORM_VFNMSUB213PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512
  toEnum 5590 = INTRINSIC_XED_IFORM_VFNMSUB213PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512
  toEnum 5591 = INTRINSIC_XED_IFORM_VFNMSUB213PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512
  toEnum 5592 = INTRINSIC_XED_IFORM_VFNMSUB213PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 5593 = INTRINSIC_XED_IFORM_VFNMSUB213PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512
  toEnum 5594 = INTRINSIC_XED_IFORM_VFNMSUB213PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512
  toEnum 5595 = INTRINSIC_XED_IFORM_VFNMSUB213PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512
  toEnum 5596 = INTRINSIC_XED_IFORM_VFNMSUB213PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512
  toEnum 5597 = INTRINSIC_XED_IFORM_VFNMSUB213PS_XMMdq_XMMdq_MEMdq
  toEnum 5598 = INTRINSIC_XED_IFORM_VFNMSUB213PS_XMMdq_XMMdq_XMMdq
  toEnum 5599 = INTRINSIC_XED_IFORM_VFNMSUB213PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 5600 = INTRINSIC_XED_IFORM_VFNMSUB213PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 5601 = INTRINSIC_XED_IFORM_VFNMSUB213PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512
  toEnum 5602 = INTRINSIC_XED_IFORM_VFNMSUB213PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512
  toEnum 5603 = INTRINSIC_XED_IFORM_VFNMSUB213PS_YMMqq_YMMqq_MEMqq
  toEnum 5604 = INTRINSIC_XED_IFORM_VFNMSUB213PS_YMMqq_YMMqq_YMMqq
  toEnum 5605 = INTRINSIC_XED_IFORM_VFNMSUB213PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512
  toEnum 5606 = INTRINSIC_XED_IFORM_VFNMSUB213PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512
  toEnum 5607 = INTRINSIC_XED_IFORM_VFNMSUB213SD_XMMdq_XMMq_MEMq
  toEnum 5608 = INTRINSIC_XED_IFORM_VFNMSUB213SD_XMMdq_XMMq_XMMq
  toEnum 5609 = INTRINSIC_XED_IFORM_VFNMSUB213SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 5610 = INTRINSIC_XED_IFORM_VFNMSUB213SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 5611 = INTRINSIC_XED_IFORM_VFNMSUB213SH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512
  toEnum 5612 = INTRINSIC_XED_IFORM_VFNMSUB213SH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 5613 = INTRINSIC_XED_IFORM_VFNMSUB213SS_XMMdq_XMMd_MEMd
  toEnum 5614 = INTRINSIC_XED_IFORM_VFNMSUB213SS_XMMdq_XMMd_XMMd
  toEnum 5615 = INTRINSIC_XED_IFORM_VFNMSUB213SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 5616 = INTRINSIC_XED_IFORM_VFNMSUB213SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 5617 = INTRINSIC_XED_IFORM_VFNMSUB231PD_XMMdq_XMMdq_MEMdq
  toEnum 5618 = INTRINSIC_XED_IFORM_VFNMSUB231PD_XMMdq_XMMdq_XMMdq
  toEnum 5619 = INTRINSIC_XED_IFORM_VFNMSUB231PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 5620 = INTRINSIC_XED_IFORM_VFNMSUB231PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 5621 = INTRINSIC_XED_IFORM_VFNMSUB231PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512
  toEnum 5622 = INTRINSIC_XED_IFORM_VFNMSUB231PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512
  toEnum 5623 = INTRINSIC_XED_IFORM_VFNMSUB231PD_YMMqq_YMMqq_MEMqq
  toEnum 5624 = INTRINSIC_XED_IFORM_VFNMSUB231PD_YMMqq_YMMqq_YMMqq
  toEnum 5625 = INTRINSIC_XED_IFORM_VFNMSUB231PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512
  toEnum 5626 = INTRINSIC_XED_IFORM_VFNMSUB231PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512
  toEnum 5627 = INTRINSIC_XED_IFORM_VFNMSUB231PH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512
  toEnum 5628 = INTRINSIC_XED_IFORM_VFNMSUB231PH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 5629 = INTRINSIC_XED_IFORM_VFNMSUB231PH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512
  toEnum 5630 = INTRINSIC_XED_IFORM_VFNMSUB231PH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512
  toEnum 5631 = INTRINSIC_XED_IFORM_VFNMSUB231PH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512
  toEnum 5632 = INTRINSIC_XED_IFORM_VFNMSUB231PH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512
  toEnum 5633 = INTRINSIC_XED_IFORM_VFNMSUB231PS_XMMdq_XMMdq_MEMdq
  toEnum 5634 = INTRINSIC_XED_IFORM_VFNMSUB231PS_XMMdq_XMMdq_XMMdq
  toEnum 5635 = INTRINSIC_XED_IFORM_VFNMSUB231PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 5636 = INTRINSIC_XED_IFORM_VFNMSUB231PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 5637 = INTRINSIC_XED_IFORM_VFNMSUB231PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512
  toEnum 5638 = INTRINSIC_XED_IFORM_VFNMSUB231PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512
  toEnum 5639 = INTRINSIC_XED_IFORM_VFNMSUB231PS_YMMqq_YMMqq_MEMqq
  toEnum 5640 = INTRINSIC_XED_IFORM_VFNMSUB231PS_YMMqq_YMMqq_YMMqq
  toEnum 5641 = INTRINSIC_XED_IFORM_VFNMSUB231PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512
  toEnum 5642 = INTRINSIC_XED_IFORM_VFNMSUB231PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512
  toEnum 5643 = INTRINSIC_XED_IFORM_VFNMSUB231SD_XMMdq_XMMq_MEMq
  toEnum 5644 = INTRINSIC_XED_IFORM_VFNMSUB231SD_XMMdq_XMMq_XMMq
  toEnum 5645 = INTRINSIC_XED_IFORM_VFNMSUB231SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 5646 = INTRINSIC_XED_IFORM_VFNMSUB231SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 5647 = INTRINSIC_XED_IFORM_VFNMSUB231SH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512
  toEnum 5648 = INTRINSIC_XED_IFORM_VFNMSUB231SH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 5649 = INTRINSIC_XED_IFORM_VFNMSUB231SS_XMMdq_XMMd_MEMd
  toEnum 5650 = INTRINSIC_XED_IFORM_VFNMSUB231SS_XMMdq_XMMd_XMMd
  toEnum 5651 = INTRINSIC_XED_IFORM_VFNMSUB231SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 5652 = INTRINSIC_XED_IFORM_VFNMSUB231SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 5653 = INTRINSIC_XED_IFORM_VFNMSUBPD_XMMdq_XMMdq_MEMdq_XMMdq
  toEnum 5654 = INTRINSIC_XED_IFORM_VFNMSUBPD_XMMdq_XMMdq_XMMdq_MEMdq
  toEnum 5655 = INTRINSIC_XED_IFORM_VFNMSUBPD_XMMdq_XMMdq_XMMdq_XMMdq
  toEnum 5656 = INTRINSIC_XED_IFORM_VFNMSUBPD_YMMqq_YMMqq_MEMqq_YMMqq
  toEnum 5657 = INTRINSIC_XED_IFORM_VFNMSUBPD_YMMqq_YMMqq_YMMqq_MEMqq
  toEnum 5658 = INTRINSIC_XED_IFORM_VFNMSUBPD_YMMqq_YMMqq_YMMqq_YMMqq
  toEnum 5659 = INTRINSIC_XED_IFORM_VFNMSUBPS_XMMdq_XMMdq_MEMdq_XMMdq
  toEnum 5660 = INTRINSIC_XED_IFORM_VFNMSUBPS_XMMdq_XMMdq_XMMdq_MEMdq
  toEnum 5661 = INTRINSIC_XED_IFORM_VFNMSUBPS_XMMdq_XMMdq_XMMdq_XMMdq
  toEnum 5662 = INTRINSIC_XED_IFORM_VFNMSUBPS_YMMqq_YMMqq_MEMqq_YMMqq
  toEnum 5663 = INTRINSIC_XED_IFORM_VFNMSUBPS_YMMqq_YMMqq_YMMqq_MEMqq
  toEnum 5664 = INTRINSIC_XED_IFORM_VFNMSUBPS_YMMqq_YMMqq_YMMqq_YMMqq
  toEnum 5665 = INTRINSIC_XED_IFORM_VFNMSUBSD_XMMdq_XMMq_MEMq_XMMq
  toEnum 5666 = INTRINSIC_XED_IFORM_VFNMSUBSD_XMMdq_XMMq_XMMq_MEMq
  toEnum 5667 = INTRINSIC_XED_IFORM_VFNMSUBSD_XMMdq_XMMq_XMMq_XMMq
  toEnum 5668 = INTRINSIC_XED_IFORM_VFNMSUBSS_XMMdq_XMMd_MEMd_XMMd
  toEnum 5669 = INTRINSIC_XED_IFORM_VFNMSUBSS_XMMdq_XMMd_XMMd_MEMd
  toEnum 5670 = INTRINSIC_XED_IFORM_VFNMSUBSS_XMMdq_XMMd_XMMd_XMMd
  toEnum 5671 = INTRINSIC_XED_IFORM_VFPCLASSPD_MASKmskw_MASKmskw_MEMf64_IMM8_AVX512_VL128
  toEnum 5672 = INTRINSIC_XED_IFORM_VFPCLASSPD_MASKmskw_MASKmskw_MEMf64_IMM8_AVX512_VL256
  toEnum 5673 = INTRINSIC_XED_IFORM_VFPCLASSPD_MASKmskw_MASKmskw_MEMf64_IMM8_AVX512_VL512
  toEnum 5674 = INTRINSIC_XED_IFORM_VFPCLASSPD_MASKmskw_MASKmskw_XMMf64_IMM8_AVX512
  toEnum 5675 = INTRINSIC_XED_IFORM_VFPCLASSPD_MASKmskw_MASKmskw_YMMf64_IMM8_AVX512
  toEnum 5676 = INTRINSIC_XED_IFORM_VFPCLASSPD_MASKmskw_MASKmskw_ZMMf64_IMM8_AVX512
  toEnum 5677 = INTRINSIC_XED_IFORM_VFPCLASSPH_MASKmskw_MASKmskw_MEMf16_IMM8_AVX512_VL128
  toEnum 5678 = INTRINSIC_XED_IFORM_VFPCLASSPH_MASKmskw_MASKmskw_MEMf16_IMM8_AVX512_VL256
  toEnum 5679 = INTRINSIC_XED_IFORM_VFPCLASSPH_MASKmskw_MASKmskw_MEMf16_IMM8_AVX512_VL512
  toEnum 5680 = INTRINSIC_XED_IFORM_VFPCLASSPH_MASKmskw_MASKmskw_XMMf16_IMM8_AVX512
  toEnum 5681 = INTRINSIC_XED_IFORM_VFPCLASSPH_MASKmskw_MASKmskw_YMMf16_IMM8_AVX512
  toEnum 5682 = INTRINSIC_XED_IFORM_VFPCLASSPH_MASKmskw_MASKmskw_ZMMf16_IMM8_AVX512
  toEnum 5683 = INTRINSIC_XED_IFORM_VFPCLASSPS_MASKmskw_MASKmskw_MEMf32_IMM8_AVX512_VL128
  toEnum 5684 = INTRINSIC_XED_IFORM_VFPCLASSPS_MASKmskw_MASKmskw_MEMf32_IMM8_AVX512_VL256
  toEnum 5685 = INTRINSIC_XED_IFORM_VFPCLASSPS_MASKmskw_MASKmskw_MEMf32_IMM8_AVX512_VL512
  toEnum 5686 = INTRINSIC_XED_IFORM_VFPCLASSPS_MASKmskw_MASKmskw_XMMf32_IMM8_AVX512
  toEnum 5687 = INTRINSIC_XED_IFORM_VFPCLASSPS_MASKmskw_MASKmskw_YMMf32_IMM8_AVX512
  toEnum 5688 = INTRINSIC_XED_IFORM_VFPCLASSPS_MASKmskw_MASKmskw_ZMMf32_IMM8_AVX512
  toEnum 5689 = INTRINSIC_XED_IFORM_VFPCLASSSD_MASKmskw_MASKmskw_MEMf64_IMM8_AVX512
  toEnum 5690 = INTRINSIC_XED_IFORM_VFPCLASSSD_MASKmskw_MASKmskw_XMMf64_IMM8_AVX512
  toEnum 5691 = INTRINSIC_XED_IFORM_VFPCLASSSH_MASKmskw_MASKmskw_MEMf16_IMM8_AVX512
  toEnum 5692 = INTRINSIC_XED_IFORM_VFPCLASSSH_MASKmskw_MASKmskw_XMMf16_IMM8_AVX512
  toEnum 5693 = INTRINSIC_XED_IFORM_VFPCLASSSS_MASKmskw_MASKmskw_MEMf32_IMM8_AVX512
  toEnum 5694 = INTRINSIC_XED_IFORM_VFPCLASSSS_MASKmskw_MASKmskw_XMMf32_IMM8_AVX512
  toEnum 5695 = INTRINSIC_XED_IFORM_VFRCZPD_XMMdq_MEMdq
  toEnum 5696 = INTRINSIC_XED_IFORM_VFRCZPD_XMMdq_XMMdq
  toEnum 5697 = INTRINSIC_XED_IFORM_VFRCZPD_YMMqq_MEMqq
  toEnum 5698 = INTRINSIC_XED_IFORM_VFRCZPD_YMMqq_YMMqq
  toEnum 5699 = INTRINSIC_XED_IFORM_VFRCZPS_XMMdq_MEMdq
  toEnum 5700 = INTRINSIC_XED_IFORM_VFRCZPS_XMMdq_XMMdq
  toEnum 5701 = INTRINSIC_XED_IFORM_VFRCZPS_YMMqq_MEMqq
  toEnum 5702 = INTRINSIC_XED_IFORM_VFRCZPS_YMMqq_YMMqq
  toEnum 5703 = INTRINSIC_XED_IFORM_VFRCZSD_XMMdq_MEMq
  toEnum 5704 = INTRINSIC_XED_IFORM_VFRCZSD_XMMdq_XMMq
  toEnum 5705 = INTRINSIC_XED_IFORM_VFRCZSS_XMMdq_MEMd
  toEnum 5706 = INTRINSIC_XED_IFORM_VFRCZSS_XMMdq_XMMd
  toEnum 5707 = INTRINSIC_XED_IFORM_VGATHERDPD_XMMf64_MASKmskw_MEMf64_AVX512_VL128
  toEnum 5708 = INTRINSIC_XED_IFORM_VGATHERDPD_XMMf64_MEMf64_XMMi64_VL128
  toEnum 5709 = INTRINSIC_XED_IFORM_VGATHERDPD_YMMf64_MASKmskw_MEMf64_AVX512_VL256
  toEnum 5710 = INTRINSIC_XED_IFORM_VGATHERDPD_YMMf64_MEMf64_YMMi64_VL256
  toEnum 5711 = INTRINSIC_XED_IFORM_VGATHERDPD_ZMMf64_MASKmskw_MEMf64_AVX512_VL512
  toEnum 5712 = INTRINSIC_XED_IFORM_VGATHERDPS_XMMf32_MASKmskw_MEMf32_AVX512_VL128
  toEnum 5713 = INTRINSIC_XED_IFORM_VGATHERDPS_XMMf32_MEMf32_XMMi32_VL128
  toEnum 5714 = INTRINSIC_XED_IFORM_VGATHERDPS_YMMf32_MASKmskw_MEMf32_AVX512_VL256
  toEnum 5715 = INTRINSIC_XED_IFORM_VGATHERDPS_YMMf32_MEMf32_YMMi32_VL256
  toEnum 5716 = INTRINSIC_XED_IFORM_VGATHERDPS_ZMMf32_MASKmskw_MEMf32_AVX512_VL512
  toEnum 5717 = INTRINSIC_XED_IFORM_VGATHERPF0DPD_MEMf64_MASKmskw_AVX512PF_VL512
  toEnum 5718 = INTRINSIC_XED_IFORM_VGATHERPF0DPS_MEMf32_MASKmskw_AVX512PF_VL512
  toEnum 5719 = INTRINSIC_XED_IFORM_VGATHERPF0QPD_MEMf64_MASKmskw_AVX512PF_VL512
  toEnum 5720 = INTRINSIC_XED_IFORM_VGATHERPF0QPS_MEMf32_MASKmskw_AVX512PF_VL512
  toEnum 5721 = INTRINSIC_XED_IFORM_VGATHERPF1DPD_MEMf64_MASKmskw_AVX512PF_VL512
  toEnum 5722 = INTRINSIC_XED_IFORM_VGATHERPF1DPS_MEMf32_MASKmskw_AVX512PF_VL512
  toEnum 5723 = INTRINSIC_XED_IFORM_VGATHERPF1QPD_MEMf64_MASKmskw_AVX512PF_VL512
  toEnum 5724 = INTRINSIC_XED_IFORM_VGATHERPF1QPS_MEMf32_MASKmskw_AVX512PF_VL512
  toEnum 5725 = INTRINSIC_XED_IFORM_VGATHERQPD_XMMf64_MASKmskw_MEMf64_AVX512_VL128
  toEnum 5726 = INTRINSIC_XED_IFORM_VGATHERQPD_XMMf64_MEMf64_XMMi64_VL128
  toEnum 5727 = INTRINSIC_XED_IFORM_VGATHERQPD_YMMf64_MASKmskw_MEMf64_AVX512_VL256
  toEnum 5728 = INTRINSIC_XED_IFORM_VGATHERQPD_YMMf64_MEMf64_YMMi64_VL256
  toEnum 5729 = INTRINSIC_XED_IFORM_VGATHERQPD_ZMMf64_MASKmskw_MEMf64_AVX512_VL512
  toEnum 5730 = INTRINSIC_XED_IFORM_VGATHERQPS_XMMf32_MASKmskw_MEMf32_AVX512_VL128
  toEnum 5731 = INTRINSIC_XED_IFORM_VGATHERQPS_XMMf32_MASKmskw_MEMf32_AVX512_VL256
  toEnum 5732 = INTRINSIC_XED_IFORM_VGATHERQPS_XMMf32_MEMf32_XMMi32_VL128
  toEnum 5733 = INTRINSIC_XED_IFORM_VGATHERQPS_XMMf32_MEMf32_XMMi32_VL256
  toEnum 5734 = INTRINSIC_XED_IFORM_VGATHERQPS_YMMf32_MASKmskw_MEMf32_AVX512_VL512
  toEnum 5735 = INTRINSIC_XED_IFORM_VGETEXPPD_XMMf64_MASKmskw_MEMf64_AVX512
  toEnum 5736 = INTRINSIC_XED_IFORM_VGETEXPPD_XMMf64_MASKmskw_XMMf64_AVX512
  toEnum 5737 = INTRINSIC_XED_IFORM_VGETEXPPD_YMMf64_MASKmskw_MEMf64_AVX512
  toEnum 5738 = INTRINSIC_XED_IFORM_VGETEXPPD_YMMf64_MASKmskw_YMMf64_AVX512
  toEnum 5739 = INTRINSIC_XED_IFORM_VGETEXPPD_ZMMf64_MASKmskw_MEMf64_AVX512
  toEnum 5740 = INTRINSIC_XED_IFORM_VGETEXPPD_ZMMf64_MASKmskw_ZMMf64_AVX512
  toEnum 5741 = INTRINSIC_XED_IFORM_VGETEXPPH_XMMf16_MASKmskw_MEMf16_AVX512
  toEnum 5742 = INTRINSIC_XED_IFORM_VGETEXPPH_XMMf16_MASKmskw_XMMf16_AVX512
  toEnum 5743 = INTRINSIC_XED_IFORM_VGETEXPPH_YMMf16_MASKmskw_MEMf16_AVX512
  toEnum 5744 = INTRINSIC_XED_IFORM_VGETEXPPH_YMMf16_MASKmskw_YMMf16_AVX512
  toEnum 5745 = INTRINSIC_XED_IFORM_VGETEXPPH_ZMMf16_MASKmskw_MEMf16_AVX512
  toEnum 5746 = INTRINSIC_XED_IFORM_VGETEXPPH_ZMMf16_MASKmskw_ZMMf16_AVX512
  toEnum 5747 = INTRINSIC_XED_IFORM_VGETEXPPS_XMMf32_MASKmskw_MEMf32_AVX512
  toEnum 5748 = INTRINSIC_XED_IFORM_VGETEXPPS_XMMf32_MASKmskw_XMMf32_AVX512
  toEnum 5749 = INTRINSIC_XED_IFORM_VGETEXPPS_YMMf32_MASKmskw_MEMf32_AVX512
  toEnum 5750 = INTRINSIC_XED_IFORM_VGETEXPPS_YMMf32_MASKmskw_YMMf32_AVX512
  toEnum 5751 = INTRINSIC_XED_IFORM_VGETEXPPS_ZMMf32_MASKmskw_MEMf32_AVX512
  toEnum 5752 = INTRINSIC_XED_IFORM_VGETEXPPS_ZMMf32_MASKmskw_ZMMf32_AVX512
  toEnum 5753 = INTRINSIC_XED_IFORM_VGETEXPSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 5754 = INTRINSIC_XED_IFORM_VGETEXPSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 5755 = INTRINSIC_XED_IFORM_VGETEXPSH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512
  toEnum 5756 = INTRINSIC_XED_IFORM_VGETEXPSH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 5757 = INTRINSIC_XED_IFORM_VGETEXPSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 5758 = INTRINSIC_XED_IFORM_VGETEXPSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 5759 = INTRINSIC_XED_IFORM_VGETMANTPD_XMMf64_MASKmskw_MEMf64_IMM8_AVX512
  toEnum 5760 = INTRINSIC_XED_IFORM_VGETMANTPD_XMMf64_MASKmskw_XMMf64_IMM8_AVX512
  toEnum 5761 = INTRINSIC_XED_IFORM_VGETMANTPD_YMMf64_MASKmskw_MEMf64_IMM8_AVX512
  toEnum 5762 = INTRINSIC_XED_IFORM_VGETMANTPD_YMMf64_MASKmskw_YMMf64_IMM8_AVX512
  toEnum 5763 = INTRINSIC_XED_IFORM_VGETMANTPD_ZMMf64_MASKmskw_MEMf64_IMM8_AVX512
  toEnum 5764 = INTRINSIC_XED_IFORM_VGETMANTPD_ZMMf64_MASKmskw_ZMMf64_IMM8_AVX512
  toEnum 5765 = INTRINSIC_XED_IFORM_VGETMANTPH_XMMf16_MASKmskw_MEMf16_IMM8_AVX512
  toEnum 5766 = INTRINSIC_XED_IFORM_VGETMANTPH_XMMf16_MASKmskw_XMMf16_IMM8_AVX512
  toEnum 5767 = INTRINSIC_XED_IFORM_VGETMANTPH_YMMf16_MASKmskw_MEMf16_IMM8_AVX512
  toEnum 5768 = INTRINSIC_XED_IFORM_VGETMANTPH_YMMf16_MASKmskw_YMMf16_IMM8_AVX512
  toEnum 5769 = INTRINSIC_XED_IFORM_VGETMANTPH_ZMMf16_MASKmskw_MEMf16_IMM8_AVX512
  toEnum 5770 = INTRINSIC_XED_IFORM_VGETMANTPH_ZMMf16_MASKmskw_ZMMf16_IMM8_AVX512
  toEnum 5771 = INTRINSIC_XED_IFORM_VGETMANTPS_XMMf32_MASKmskw_MEMf32_IMM8_AVX512
  toEnum 5772 = INTRINSIC_XED_IFORM_VGETMANTPS_XMMf32_MASKmskw_XMMf32_IMM8_AVX512
  toEnum 5773 = INTRINSIC_XED_IFORM_VGETMANTPS_YMMf32_MASKmskw_MEMf32_IMM8_AVX512
  toEnum 5774 = INTRINSIC_XED_IFORM_VGETMANTPS_YMMf32_MASKmskw_YMMf32_IMM8_AVX512
  toEnum 5775 = INTRINSIC_XED_IFORM_VGETMANTPS_ZMMf32_MASKmskw_MEMf32_IMM8_AVX512
  toEnum 5776 = INTRINSIC_XED_IFORM_VGETMANTPS_ZMMf32_MASKmskw_ZMMf32_IMM8_AVX512
  toEnum 5777 = INTRINSIC_XED_IFORM_VGETMANTSD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512
  toEnum 5778 = INTRINSIC_XED_IFORM_VGETMANTSD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512
  toEnum 5779 = INTRINSIC_XED_IFORM_VGETMANTSH_XMMf16_MASKmskw_XMMf16_MEMf16_IMM8_AVX512
  toEnum 5780 = INTRINSIC_XED_IFORM_VGETMANTSH_XMMf16_MASKmskw_XMMf16_XMMf16_IMM8_AVX512
  toEnum 5781 = INTRINSIC_XED_IFORM_VGETMANTSS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512
  toEnum 5782 = INTRINSIC_XED_IFORM_VGETMANTSS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512
  toEnum 5783 = INTRINSIC_XED_IFORM_VGF2P8AFFINEINVQB_XMMu8_MASKmskw_XMMu8_MEMu64_IMM8_AVX512
  toEnum 5784 = INTRINSIC_XED_IFORM_VGF2P8AFFINEINVQB_XMMu8_MASKmskw_XMMu8_XMMu64_IMM8_AVX512
  toEnum 5785 = INTRINSIC_XED_IFORM_VGF2P8AFFINEINVQB_XMMu8_XMMu8_MEMu64_IMM8
  toEnum 5786 = INTRINSIC_XED_IFORM_VGF2P8AFFINEINVQB_XMMu8_XMMu8_XMMu64_IMM8
  toEnum 5787 = INTRINSIC_XED_IFORM_VGF2P8AFFINEINVQB_YMMu8_MASKmskw_YMMu8_MEMu64_IMM8_AVX512
  toEnum 5788 = INTRINSIC_XED_IFORM_VGF2P8AFFINEINVQB_YMMu8_MASKmskw_YMMu8_YMMu64_IMM8_AVX512
  toEnum 5789 = INTRINSIC_XED_IFORM_VGF2P8AFFINEINVQB_YMMu8_YMMu8_MEMu64_IMM8
  toEnum 5790 = INTRINSIC_XED_IFORM_VGF2P8AFFINEINVQB_YMMu8_YMMu8_YMMu64_IMM8
  toEnum 5791 = INTRINSIC_XED_IFORM_VGF2P8AFFINEINVQB_ZMMu8_MASKmskw_ZMMu8_MEMu64_IMM8_AVX512
  toEnum 5792 = INTRINSIC_XED_IFORM_VGF2P8AFFINEINVQB_ZMMu8_MASKmskw_ZMMu8_ZMMu64_IMM8_AVX512
  toEnum 5793 = INTRINSIC_XED_IFORM_VGF2P8AFFINEQB_XMMu8_MASKmskw_XMMu8_MEMu64_IMM8_AVX512
  toEnum 5794 = INTRINSIC_XED_IFORM_VGF2P8AFFINEQB_XMMu8_MASKmskw_XMMu8_XMMu64_IMM8_AVX512
  toEnum 5795 = INTRINSIC_XED_IFORM_VGF2P8AFFINEQB_XMMu8_XMMu8_MEMu64_IMM8
  toEnum 5796 = INTRINSIC_XED_IFORM_VGF2P8AFFINEQB_XMMu8_XMMu8_XMMu64_IMM8
  toEnum 5797 = INTRINSIC_XED_IFORM_VGF2P8AFFINEQB_YMMu8_MASKmskw_YMMu8_MEMu64_IMM8_AVX512
  toEnum 5798 = INTRINSIC_XED_IFORM_VGF2P8AFFINEQB_YMMu8_MASKmskw_YMMu8_YMMu64_IMM8_AVX512
  toEnum 5799 = INTRINSIC_XED_IFORM_VGF2P8AFFINEQB_YMMu8_YMMu8_MEMu64_IMM8
  toEnum 5800 = INTRINSIC_XED_IFORM_VGF2P8AFFINEQB_YMMu8_YMMu8_YMMu64_IMM8
  toEnum 5801 = INTRINSIC_XED_IFORM_VGF2P8AFFINEQB_ZMMu8_MASKmskw_ZMMu8_MEMu64_IMM8_AVX512
  toEnum 5802 = INTRINSIC_XED_IFORM_VGF2P8AFFINEQB_ZMMu8_MASKmskw_ZMMu8_ZMMu64_IMM8_AVX512
  toEnum 5803 = INTRINSIC_XED_IFORM_VGF2P8MULB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512
  toEnum 5804 = INTRINSIC_XED_IFORM_VGF2P8MULB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512
  toEnum 5805 = INTRINSIC_XED_IFORM_VGF2P8MULB_XMMu8_XMMu8_MEMu8
  toEnum 5806 = INTRINSIC_XED_IFORM_VGF2P8MULB_XMMu8_XMMu8_XMMu8
  toEnum 5807 = INTRINSIC_XED_IFORM_VGF2P8MULB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512
  toEnum 5808 = INTRINSIC_XED_IFORM_VGF2P8MULB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512
  toEnum 5809 = INTRINSIC_XED_IFORM_VGF2P8MULB_YMMu8_YMMu8_MEMu8
  toEnum 5810 = INTRINSIC_XED_IFORM_VGF2P8MULB_YMMu8_YMMu8_YMMu8
  toEnum 5811 = INTRINSIC_XED_IFORM_VGF2P8MULB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512
  toEnum 5812 = INTRINSIC_XED_IFORM_VGF2P8MULB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512
  toEnum 5813 = INTRINSIC_XED_IFORM_VHADDPD_XMMdq_XMMdq_MEMdq
  toEnum 5814 = INTRINSIC_XED_IFORM_VHADDPD_XMMdq_XMMdq_XMMdq
  toEnum 5815 = INTRINSIC_XED_IFORM_VHADDPD_YMMqq_YMMqq_MEMqq
  toEnum 5816 = INTRINSIC_XED_IFORM_VHADDPD_YMMqq_YMMqq_YMMqq
  toEnum 5817 = INTRINSIC_XED_IFORM_VHADDPS_XMMdq_XMMdq_MEMdq
  toEnum 5818 = INTRINSIC_XED_IFORM_VHADDPS_XMMdq_XMMdq_XMMdq
  toEnum 5819 = INTRINSIC_XED_IFORM_VHADDPS_YMMqq_YMMqq_MEMqq
  toEnum 5820 = INTRINSIC_XED_IFORM_VHADDPS_YMMqq_YMMqq_YMMqq
  toEnum 5821 = INTRINSIC_XED_IFORM_VHSUBPD_XMMdq_XMMdq_MEMdq
  toEnum 5822 = INTRINSIC_XED_IFORM_VHSUBPD_XMMdq_XMMdq_XMMdq
  toEnum 5823 = INTRINSIC_XED_IFORM_VHSUBPD_YMMqq_YMMqq_MEMqq
  toEnum 5824 = INTRINSIC_XED_IFORM_VHSUBPD_YMMqq_YMMqq_YMMqq
  toEnum 5825 = INTRINSIC_XED_IFORM_VHSUBPS_XMMdq_XMMdq_MEMdq
  toEnum 5826 = INTRINSIC_XED_IFORM_VHSUBPS_XMMdq_XMMdq_XMMdq
  toEnum 5827 = INTRINSIC_XED_IFORM_VHSUBPS_YMMqq_YMMqq_MEMqq
  toEnum 5828 = INTRINSIC_XED_IFORM_VHSUBPS_YMMqq_YMMqq_YMMqq
  toEnum 5829 = INTRINSIC_XED_IFORM_VINSERTF128_YMMqq_YMMqq_MEMdq_IMMb
  toEnum 5830 = INTRINSIC_XED_IFORM_VINSERTF128_YMMqq_YMMqq_XMMdq_IMMb
  toEnum 5831 = INTRINSIC_XED_IFORM_VINSERTF32X4_YMMf32_MASKmskw_YMMf32_MEMf32_IMM8_AVX512
  toEnum 5832 = INTRINSIC_XED_IFORM_VINSERTF32X4_YMMf32_MASKmskw_YMMf32_XMMf32_IMM8_AVX512
  toEnum 5833 = INTRINSIC_XED_IFORM_VINSERTF32X4_ZMMf32_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512
  toEnum 5834 = INTRINSIC_XED_IFORM_VINSERTF32X4_ZMMf32_MASKmskw_ZMMf32_XMMf32_IMM8_AVX512
  toEnum 5835 = INTRINSIC_XED_IFORM_VINSERTF32X8_ZMMf32_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512
  toEnum 5836 = INTRINSIC_XED_IFORM_VINSERTF32X8_ZMMf32_MASKmskw_ZMMf32_YMMf32_IMM8_AVX512
  toEnum 5837 = INTRINSIC_XED_IFORM_VINSERTF64X2_YMMf64_MASKmskw_YMMf64_MEMf64_IMM8_AVX512
  toEnum 5838 = INTRINSIC_XED_IFORM_VINSERTF64X2_YMMf64_MASKmskw_YMMf64_XMMf64_IMM8_AVX512
  toEnum 5839 = INTRINSIC_XED_IFORM_VINSERTF64X2_ZMMf64_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512
  toEnum 5840 = INTRINSIC_XED_IFORM_VINSERTF64X2_ZMMf64_MASKmskw_ZMMf64_XMMf64_IMM8_AVX512
  toEnum 5841 = INTRINSIC_XED_IFORM_VINSERTF64X4_ZMMf64_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512
  toEnum 5842 = INTRINSIC_XED_IFORM_VINSERTF64X4_ZMMf64_MASKmskw_ZMMf64_YMMf64_IMM8_AVX512
  toEnum 5843 = INTRINSIC_XED_IFORM_VINSERTI128_YMMqq_YMMqq_MEMdq_IMMb
  toEnum 5844 = INTRINSIC_XED_IFORM_VINSERTI128_YMMqq_YMMqq_XMMdq_IMMb
  toEnum 5845 = INTRINSIC_XED_IFORM_VINSERTI32X4_YMMu32_MASKmskw_YMMu32_MEMu32_IMM8_AVX512
  toEnum 5846 = INTRINSIC_XED_IFORM_VINSERTI32X4_YMMu32_MASKmskw_YMMu32_XMMu32_IMM8_AVX512
  toEnum 5847 = INTRINSIC_XED_IFORM_VINSERTI32X4_ZMMu32_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512
  toEnum 5848 = INTRINSIC_XED_IFORM_VINSERTI32X4_ZMMu32_MASKmskw_ZMMu32_XMMu32_IMM8_AVX512
  toEnum 5849 = INTRINSIC_XED_IFORM_VINSERTI32X8_ZMMu32_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512
  toEnum 5850 = INTRINSIC_XED_IFORM_VINSERTI32X8_ZMMu32_MASKmskw_ZMMu32_YMMu32_IMM8_AVX512
  toEnum 5851 = INTRINSIC_XED_IFORM_VINSERTI64X2_YMMu64_MASKmskw_YMMu64_MEMu64_IMM8_AVX512
  toEnum 5852 = INTRINSIC_XED_IFORM_VINSERTI64X2_YMMu64_MASKmskw_YMMu64_XMMu64_IMM8_AVX512
  toEnum 5853 = INTRINSIC_XED_IFORM_VINSERTI64X2_ZMMu64_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512
  toEnum 5854 = INTRINSIC_XED_IFORM_VINSERTI64X2_ZMMu64_MASKmskw_ZMMu64_XMMu64_IMM8_AVX512
  toEnum 5855 = INTRINSIC_XED_IFORM_VINSERTI64X4_ZMMu64_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512
  toEnum 5856 = INTRINSIC_XED_IFORM_VINSERTI64X4_ZMMu64_MASKmskw_ZMMu64_YMMu64_IMM8_AVX512
  toEnum 5857 = INTRINSIC_XED_IFORM_VINSERTPS_XMMdq_XMMdq_MEMd_IMMb
  toEnum 5858 = INTRINSIC_XED_IFORM_VINSERTPS_XMMdq_XMMdq_XMMdq_IMMb
  toEnum 5859 = INTRINSIC_XED_IFORM_VINSERTPS_XMMf32_XMMf32_MEMf32_IMM8_AVX512
  toEnum 5860 = INTRINSIC_XED_IFORM_VINSERTPS_XMMf32_XMMf32_XMMf32_IMM8_AVX512
  toEnum 5861 = INTRINSIC_XED_IFORM_VLDDQU_XMMdq_MEMdq
  toEnum 5862 = INTRINSIC_XED_IFORM_VLDDQU_YMMqq_MEMqq
  toEnum 5863 = INTRINSIC_XED_IFORM_VLDMXCSR_MEMd
  toEnum 5864 = INTRINSIC_XED_IFORM_VMASKMOVDQU_XMMxub_XMMxub
  toEnum 5865 = INTRINSIC_XED_IFORM_VMASKMOVPD_MEMdq_XMMdq_XMMdq
  toEnum 5866 = INTRINSIC_XED_IFORM_VMASKMOVPD_MEMqq_YMMqq_YMMqq
  toEnum 5867 = INTRINSIC_XED_IFORM_VMASKMOVPD_XMMdq_XMMdq_MEMdq
  toEnum 5868 = INTRINSIC_XED_IFORM_VMASKMOVPD_YMMqq_YMMqq_MEMqq
  toEnum 5869 = INTRINSIC_XED_IFORM_VMASKMOVPS_MEMdq_XMMdq_XMMdq
  toEnum 5870 = INTRINSIC_XED_IFORM_VMASKMOVPS_MEMqq_YMMqq_YMMqq
  toEnum 5871 = INTRINSIC_XED_IFORM_VMASKMOVPS_XMMdq_XMMdq_MEMdq
  toEnum 5872 = INTRINSIC_XED_IFORM_VMASKMOVPS_YMMqq_YMMqq_MEMqq
  toEnum 5873 = INTRINSIC_XED_IFORM_VMAXPD_XMMdq_XMMdq_MEMdq
  toEnum 5874 = INTRINSIC_XED_IFORM_VMAXPD_XMMdq_XMMdq_XMMdq
  toEnum 5875 = INTRINSIC_XED_IFORM_VMAXPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 5876 = INTRINSIC_XED_IFORM_VMAXPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 5877 = INTRINSIC_XED_IFORM_VMAXPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512
  toEnum 5878 = INTRINSIC_XED_IFORM_VMAXPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512
  toEnum 5879 = INTRINSIC_XED_IFORM_VMAXPD_YMMqq_YMMqq_MEMqq
  toEnum 5880 = INTRINSIC_XED_IFORM_VMAXPD_YMMqq_YMMqq_YMMqq
  toEnum 5881 = INTRINSIC_XED_IFORM_VMAXPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512
  toEnum 5882 = INTRINSIC_XED_IFORM_VMAXPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512
  toEnum 5883 = INTRINSIC_XED_IFORM_VMAXPH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512
  toEnum 5884 = INTRINSIC_XED_IFORM_VMAXPH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 5885 = INTRINSIC_XED_IFORM_VMAXPH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512
  toEnum 5886 = INTRINSIC_XED_IFORM_VMAXPH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512
  toEnum 5887 = INTRINSIC_XED_IFORM_VMAXPH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512
  toEnum 5888 = INTRINSIC_XED_IFORM_VMAXPH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512
  toEnum 5889 = INTRINSIC_XED_IFORM_VMAXPS_XMMdq_XMMdq_MEMdq
  toEnum 5890 = INTRINSIC_XED_IFORM_VMAXPS_XMMdq_XMMdq_XMMdq
  toEnum 5891 = INTRINSIC_XED_IFORM_VMAXPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 5892 = INTRINSIC_XED_IFORM_VMAXPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 5893 = INTRINSIC_XED_IFORM_VMAXPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512
  toEnum 5894 = INTRINSIC_XED_IFORM_VMAXPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512
  toEnum 5895 = INTRINSIC_XED_IFORM_VMAXPS_YMMqq_YMMqq_MEMqq
  toEnum 5896 = INTRINSIC_XED_IFORM_VMAXPS_YMMqq_YMMqq_YMMqq
  toEnum 5897 = INTRINSIC_XED_IFORM_VMAXPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512
  toEnum 5898 = INTRINSIC_XED_IFORM_VMAXPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512
  toEnum 5899 = INTRINSIC_XED_IFORM_VMAXSD_XMMdq_XMMdq_MEMq
  toEnum 5900 = INTRINSIC_XED_IFORM_VMAXSD_XMMdq_XMMdq_XMMq
  toEnum 5901 = INTRINSIC_XED_IFORM_VMAXSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 5902 = INTRINSIC_XED_IFORM_VMAXSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 5903 = INTRINSIC_XED_IFORM_VMAXSH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512
  toEnum 5904 = INTRINSIC_XED_IFORM_VMAXSH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 5905 = INTRINSIC_XED_IFORM_VMAXSS_XMMdq_XMMdq_MEMd
  toEnum 5906 = INTRINSIC_XED_IFORM_VMAXSS_XMMdq_XMMdq_XMMd
  toEnum 5907 = INTRINSIC_XED_IFORM_VMAXSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 5908 = INTRINSIC_XED_IFORM_VMAXSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 5909 = INTRINSIC_XED_IFORM_VMCALL
  toEnum 5910 = INTRINSIC_XED_IFORM_VMCLEAR_MEMq
  toEnum 5911 = INTRINSIC_XED_IFORM_VMFUNC
  toEnum 5912 = INTRINSIC_XED_IFORM_VMINPD_XMMdq_XMMdq_MEMdq
  toEnum 5913 = INTRINSIC_XED_IFORM_VMINPD_XMMdq_XMMdq_XMMdq
  toEnum 5914 = INTRINSIC_XED_IFORM_VMINPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 5915 = INTRINSIC_XED_IFORM_VMINPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 5916 = INTRINSIC_XED_IFORM_VMINPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512
  toEnum 5917 = INTRINSIC_XED_IFORM_VMINPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512
  toEnum 5918 = INTRINSIC_XED_IFORM_VMINPD_YMMqq_YMMqq_MEMqq
  toEnum 5919 = INTRINSIC_XED_IFORM_VMINPD_YMMqq_YMMqq_YMMqq
  toEnum 5920 = INTRINSIC_XED_IFORM_VMINPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512
  toEnum 5921 = INTRINSIC_XED_IFORM_VMINPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512
  toEnum 5922 = INTRINSIC_XED_IFORM_VMINPH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512
  toEnum 5923 = INTRINSIC_XED_IFORM_VMINPH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 5924 = INTRINSIC_XED_IFORM_VMINPH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512
  toEnum 5925 = INTRINSIC_XED_IFORM_VMINPH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512
  toEnum 5926 = INTRINSIC_XED_IFORM_VMINPH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512
  toEnum 5927 = INTRINSIC_XED_IFORM_VMINPH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512
  toEnum 5928 = INTRINSIC_XED_IFORM_VMINPS_XMMdq_XMMdq_MEMdq
  toEnum 5929 = INTRINSIC_XED_IFORM_VMINPS_XMMdq_XMMdq_XMMdq
  toEnum 5930 = INTRINSIC_XED_IFORM_VMINPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 5931 = INTRINSIC_XED_IFORM_VMINPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 5932 = INTRINSIC_XED_IFORM_VMINPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512
  toEnum 5933 = INTRINSIC_XED_IFORM_VMINPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512
  toEnum 5934 = INTRINSIC_XED_IFORM_VMINPS_YMMqq_YMMqq_MEMqq
  toEnum 5935 = INTRINSIC_XED_IFORM_VMINPS_YMMqq_YMMqq_YMMqq
  toEnum 5936 = INTRINSIC_XED_IFORM_VMINPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512
  toEnum 5937 = INTRINSIC_XED_IFORM_VMINPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512
  toEnum 5938 = INTRINSIC_XED_IFORM_VMINSD_XMMdq_XMMdq_MEMq
  toEnum 5939 = INTRINSIC_XED_IFORM_VMINSD_XMMdq_XMMdq_XMMq
  toEnum 5940 = INTRINSIC_XED_IFORM_VMINSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 5941 = INTRINSIC_XED_IFORM_VMINSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 5942 = INTRINSIC_XED_IFORM_VMINSH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512
  toEnum 5943 = INTRINSIC_XED_IFORM_VMINSH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 5944 = INTRINSIC_XED_IFORM_VMINSS_XMMdq_XMMdq_MEMd
  toEnum 5945 = INTRINSIC_XED_IFORM_VMINSS_XMMdq_XMMdq_XMMd
  toEnum 5946 = INTRINSIC_XED_IFORM_VMINSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 5947 = INTRINSIC_XED_IFORM_VMINSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 5948 = INTRINSIC_XED_IFORM_VMLAUNCH
  toEnum 5949 = INTRINSIC_XED_IFORM_VMLOAD_ArAX
  toEnum 5950 = INTRINSIC_XED_IFORM_VMMCALL
  toEnum 5951 = INTRINSIC_XED_IFORM_VMOVAPD_MEMdq_XMMdq
  toEnum 5952 = INTRINSIC_XED_IFORM_VMOVAPD_MEMf64_MASKmskw_XMMf64_AVX512
  toEnum 5953 = INTRINSIC_XED_IFORM_VMOVAPD_MEMf64_MASKmskw_YMMf64_AVX512
  toEnum 5954 = INTRINSIC_XED_IFORM_VMOVAPD_MEMf64_MASKmskw_ZMMf64_AVX512
  toEnum 5955 = INTRINSIC_XED_IFORM_VMOVAPD_MEMqq_YMMqq
  toEnum 5956 = INTRINSIC_XED_IFORM_VMOVAPD_XMMdq_MEMdq
  toEnum 5957 = INTRINSIC_XED_IFORM_VMOVAPD_XMMdq_XMMdq_28
  toEnum 5958 = INTRINSIC_XED_IFORM_VMOVAPD_XMMdq_XMMdq_29
  toEnum 5959 = INTRINSIC_XED_IFORM_VMOVAPD_XMMf64_MASKmskw_MEMf64_AVX512
  toEnum 5960 = INTRINSIC_XED_IFORM_VMOVAPD_XMMf64_MASKmskw_XMMf64_AVX512
  toEnum 5961 = INTRINSIC_XED_IFORM_VMOVAPD_YMMf64_MASKmskw_MEMf64_AVX512
  toEnum 5962 = INTRINSIC_XED_IFORM_VMOVAPD_YMMf64_MASKmskw_YMMf64_AVX512
  toEnum 5963 = INTRINSIC_XED_IFORM_VMOVAPD_YMMqq_MEMqq
  toEnum 5964 = INTRINSIC_XED_IFORM_VMOVAPD_YMMqq_YMMqq_28
  toEnum 5965 = INTRINSIC_XED_IFORM_VMOVAPD_YMMqq_YMMqq_29
  toEnum 5966 = INTRINSIC_XED_IFORM_VMOVAPD_ZMMf64_MASKmskw_MEMf64_AVX512
  toEnum 5967 = INTRINSIC_XED_IFORM_VMOVAPD_ZMMf64_MASKmskw_ZMMf64_AVX512
  toEnum 5968 = INTRINSIC_XED_IFORM_VMOVAPS_MEMdq_XMMdq
  toEnum 5969 = INTRINSIC_XED_IFORM_VMOVAPS_MEMf32_MASKmskw_XMMf32_AVX512
  toEnum 5970 = INTRINSIC_XED_IFORM_VMOVAPS_MEMf32_MASKmskw_YMMf32_AVX512
  toEnum 5971 = INTRINSIC_XED_IFORM_VMOVAPS_MEMf32_MASKmskw_ZMMf32_AVX512
  toEnum 5972 = INTRINSIC_XED_IFORM_VMOVAPS_MEMqq_YMMqq
  toEnum 5973 = INTRINSIC_XED_IFORM_VMOVAPS_XMMdq_MEMdq
  toEnum 5974 = INTRINSIC_XED_IFORM_VMOVAPS_XMMdq_XMMdq_28
  toEnum 5975 = INTRINSIC_XED_IFORM_VMOVAPS_XMMdq_XMMdq_29
  toEnum 5976 = INTRINSIC_XED_IFORM_VMOVAPS_XMMf32_MASKmskw_MEMf32_AVX512
  toEnum 5977 = INTRINSIC_XED_IFORM_VMOVAPS_XMMf32_MASKmskw_XMMf32_AVX512
  toEnum 5978 = INTRINSIC_XED_IFORM_VMOVAPS_YMMf32_MASKmskw_MEMf32_AVX512
  toEnum 5979 = INTRINSIC_XED_IFORM_VMOVAPS_YMMf32_MASKmskw_YMMf32_AVX512
  toEnum 5980 = INTRINSIC_XED_IFORM_VMOVAPS_YMMqq_MEMqq
  toEnum 5981 = INTRINSIC_XED_IFORM_VMOVAPS_YMMqq_YMMqq_28
  toEnum 5982 = INTRINSIC_XED_IFORM_VMOVAPS_YMMqq_YMMqq_29
  toEnum 5983 = INTRINSIC_XED_IFORM_VMOVAPS_ZMMf32_MASKmskw_MEMf32_AVX512
  toEnum 5984 = INTRINSIC_XED_IFORM_VMOVAPS_ZMMf32_MASKmskw_ZMMf32_AVX512
  toEnum 5985 = INTRINSIC_XED_IFORM_VMOVD_GPR32d_XMMd
  toEnum 5986 = INTRINSIC_XED_IFORM_VMOVD_GPR32u32_XMMu32_AVX512
  toEnum 5987 = INTRINSIC_XED_IFORM_VMOVD_MEMd_XMMd
  toEnum 5988 = INTRINSIC_XED_IFORM_VMOVD_MEMu32_XMMu32_AVX512
  toEnum 5989 = INTRINSIC_XED_IFORM_VMOVD_XMMdq_GPR32d
  toEnum 5990 = INTRINSIC_XED_IFORM_VMOVD_XMMdq_MEMd
  toEnum 5991 = INTRINSIC_XED_IFORM_VMOVD_XMMu32_GPR32u32_AVX512
  toEnum 5992 = INTRINSIC_XED_IFORM_VMOVD_XMMu32_MEMu32_AVX512
  toEnum 5993 = INTRINSIC_XED_IFORM_VMOVDDUP_XMMdq_MEMq
  toEnum 5994 = INTRINSIC_XED_IFORM_VMOVDDUP_XMMdq_XMMq
  toEnum 5995 = INTRINSIC_XED_IFORM_VMOVDDUP_XMMf64_MASKmskw_MEMf64_AVX512
  toEnum 5996 = INTRINSIC_XED_IFORM_VMOVDDUP_XMMf64_MASKmskw_XMMf64_AVX512
  toEnum 5997 = INTRINSIC_XED_IFORM_VMOVDDUP_YMMf64_MASKmskw_MEMf64_AVX512
  toEnum 5998 = INTRINSIC_XED_IFORM_VMOVDDUP_YMMf64_MASKmskw_YMMf64_AVX512
  toEnum 5999 = INTRINSIC_XED_IFORM_VMOVDDUP_YMMqq_MEMqq
  toEnum 6000 = INTRINSIC_XED_IFORM_VMOVDDUP_YMMqq_YMMqq
  toEnum 6001 = INTRINSIC_XED_IFORM_VMOVDDUP_ZMMf64_MASKmskw_MEMf64_AVX512
  toEnum 6002 = INTRINSIC_XED_IFORM_VMOVDDUP_ZMMf64_MASKmskw_ZMMf64_AVX512
  toEnum 6003 = INTRINSIC_XED_IFORM_VMOVDQA_MEMdq_XMMdq
  toEnum 6004 = INTRINSIC_XED_IFORM_VMOVDQA_MEMqq_YMMqq
  toEnum 6005 = INTRINSIC_XED_IFORM_VMOVDQA_XMMdq_MEMdq
  toEnum 6006 = INTRINSIC_XED_IFORM_VMOVDQA_XMMdq_XMMdq_6F
  toEnum 6007 = INTRINSIC_XED_IFORM_VMOVDQA_XMMdq_XMMdq_7F
  toEnum 6008 = INTRINSIC_XED_IFORM_VMOVDQA_YMMqq_MEMqq
  toEnum 6009 = INTRINSIC_XED_IFORM_VMOVDQA_YMMqq_YMMqq_6F
  toEnum 6010 = INTRINSIC_XED_IFORM_VMOVDQA_YMMqq_YMMqq_7F
  toEnum 6011 = INTRINSIC_XED_IFORM_VMOVDQA32_MEMu32_MASKmskw_XMMu32_AVX512
  toEnum 6012 = INTRINSIC_XED_IFORM_VMOVDQA32_MEMu32_MASKmskw_YMMu32_AVX512
  toEnum 6013 = INTRINSIC_XED_IFORM_VMOVDQA32_MEMu32_MASKmskw_ZMMu32_AVX512
  toEnum 6014 = INTRINSIC_XED_IFORM_VMOVDQA32_XMMu32_MASKmskw_MEMu32_AVX512
  toEnum 6015 = INTRINSIC_XED_IFORM_VMOVDQA32_XMMu32_MASKmskw_XMMu32_AVX512
  toEnum 6016 = INTRINSIC_XED_IFORM_VMOVDQA32_YMMu32_MASKmskw_MEMu32_AVX512
  toEnum 6017 = INTRINSIC_XED_IFORM_VMOVDQA32_YMMu32_MASKmskw_YMMu32_AVX512
  toEnum 6018 = INTRINSIC_XED_IFORM_VMOVDQA32_ZMMu32_MASKmskw_MEMu32_AVX512
  toEnum 6019 = INTRINSIC_XED_IFORM_VMOVDQA32_ZMMu32_MASKmskw_ZMMu32_AVX512
  toEnum 6020 = INTRINSIC_XED_IFORM_VMOVDQA64_MEMu64_MASKmskw_XMMu64_AVX512
  toEnum 6021 = INTRINSIC_XED_IFORM_VMOVDQA64_MEMu64_MASKmskw_YMMu64_AVX512
  toEnum 6022 = INTRINSIC_XED_IFORM_VMOVDQA64_MEMu64_MASKmskw_ZMMu64_AVX512
  toEnum 6023 = INTRINSIC_XED_IFORM_VMOVDQA64_XMMu64_MASKmskw_MEMu64_AVX512
  toEnum 6024 = INTRINSIC_XED_IFORM_VMOVDQA64_XMMu64_MASKmskw_XMMu64_AVX512
  toEnum 6025 = INTRINSIC_XED_IFORM_VMOVDQA64_YMMu64_MASKmskw_MEMu64_AVX512
  toEnum 6026 = INTRINSIC_XED_IFORM_VMOVDQA64_YMMu64_MASKmskw_YMMu64_AVX512
  toEnum 6027 = INTRINSIC_XED_IFORM_VMOVDQA64_ZMMu64_MASKmskw_MEMu64_AVX512
  toEnum 6028 = INTRINSIC_XED_IFORM_VMOVDQA64_ZMMu64_MASKmskw_ZMMu64_AVX512
  toEnum 6029 = INTRINSIC_XED_IFORM_VMOVDQU_MEMdq_XMMdq
  toEnum 6030 = INTRINSIC_XED_IFORM_VMOVDQU_MEMqq_YMMqq
  toEnum 6031 = INTRINSIC_XED_IFORM_VMOVDQU_XMMdq_MEMdq
  toEnum 6032 = INTRINSIC_XED_IFORM_VMOVDQU_XMMdq_XMMdq_6F
  toEnum 6033 = INTRINSIC_XED_IFORM_VMOVDQU_XMMdq_XMMdq_7F
  toEnum 6034 = INTRINSIC_XED_IFORM_VMOVDQU_YMMqq_MEMqq
  toEnum 6035 = INTRINSIC_XED_IFORM_VMOVDQU_YMMqq_YMMqq_6F
  toEnum 6036 = INTRINSIC_XED_IFORM_VMOVDQU_YMMqq_YMMqq_7F
  toEnum 6037 = INTRINSIC_XED_IFORM_VMOVDQU16_MEMu16_MASKmskw_XMMu16_AVX512
  toEnum 6038 = INTRINSIC_XED_IFORM_VMOVDQU16_MEMu16_MASKmskw_YMMu16_AVX512
  toEnum 6039 = INTRINSIC_XED_IFORM_VMOVDQU16_MEMu16_MASKmskw_ZMMu16_AVX512
  toEnum 6040 = INTRINSIC_XED_IFORM_VMOVDQU16_XMMu16_MASKmskw_MEMu16_AVX512
  toEnum 6041 = INTRINSIC_XED_IFORM_VMOVDQU16_XMMu16_MASKmskw_XMMu16_AVX512
  toEnum 6042 = INTRINSIC_XED_IFORM_VMOVDQU16_YMMu16_MASKmskw_MEMu16_AVX512
  toEnum 6043 = INTRINSIC_XED_IFORM_VMOVDQU16_YMMu16_MASKmskw_YMMu16_AVX512
  toEnum 6044 = INTRINSIC_XED_IFORM_VMOVDQU16_ZMMu16_MASKmskw_MEMu16_AVX512
  toEnum 6045 = INTRINSIC_XED_IFORM_VMOVDQU16_ZMMu16_MASKmskw_ZMMu16_AVX512
  toEnum 6046 = INTRINSIC_XED_IFORM_VMOVDQU32_MEMu32_MASKmskw_XMMu32_AVX512
  toEnum 6047 = INTRINSIC_XED_IFORM_VMOVDQU32_MEMu32_MASKmskw_YMMu32_AVX512
  toEnum 6048 = INTRINSIC_XED_IFORM_VMOVDQU32_MEMu32_MASKmskw_ZMMu32_AVX512
  toEnum 6049 = INTRINSIC_XED_IFORM_VMOVDQU32_XMMu32_MASKmskw_MEMu32_AVX512
  toEnum 6050 = INTRINSIC_XED_IFORM_VMOVDQU32_XMMu32_MASKmskw_XMMu32_AVX512
  toEnum 6051 = INTRINSIC_XED_IFORM_VMOVDQU32_YMMu32_MASKmskw_MEMu32_AVX512
  toEnum 6052 = INTRINSIC_XED_IFORM_VMOVDQU32_YMMu32_MASKmskw_YMMu32_AVX512
  toEnum 6053 = INTRINSIC_XED_IFORM_VMOVDQU32_ZMMu32_MASKmskw_MEMu32_AVX512
  toEnum 6054 = INTRINSIC_XED_IFORM_VMOVDQU32_ZMMu32_MASKmskw_ZMMu32_AVX512
  toEnum 6055 = INTRINSIC_XED_IFORM_VMOVDQU64_MEMu64_MASKmskw_XMMu64_AVX512
  toEnum 6056 = INTRINSIC_XED_IFORM_VMOVDQU64_MEMu64_MASKmskw_YMMu64_AVX512
  toEnum 6057 = INTRINSIC_XED_IFORM_VMOVDQU64_MEMu64_MASKmskw_ZMMu64_AVX512
  toEnum 6058 = INTRINSIC_XED_IFORM_VMOVDQU64_XMMu64_MASKmskw_MEMu64_AVX512
  toEnum 6059 = INTRINSIC_XED_IFORM_VMOVDQU64_XMMu64_MASKmskw_XMMu64_AVX512
  toEnum 6060 = INTRINSIC_XED_IFORM_VMOVDQU64_YMMu64_MASKmskw_MEMu64_AVX512
  toEnum 6061 = INTRINSIC_XED_IFORM_VMOVDQU64_YMMu64_MASKmskw_YMMu64_AVX512
  toEnum 6062 = INTRINSIC_XED_IFORM_VMOVDQU64_ZMMu64_MASKmskw_MEMu64_AVX512
  toEnum 6063 = INTRINSIC_XED_IFORM_VMOVDQU64_ZMMu64_MASKmskw_ZMMu64_AVX512
  toEnum 6064 = INTRINSIC_XED_IFORM_VMOVDQU8_MEMu8_MASKmskw_XMMu8_AVX512
  toEnum 6065 = INTRINSIC_XED_IFORM_VMOVDQU8_MEMu8_MASKmskw_YMMu8_AVX512
  toEnum 6066 = INTRINSIC_XED_IFORM_VMOVDQU8_MEMu8_MASKmskw_ZMMu8_AVX512
  toEnum 6067 = INTRINSIC_XED_IFORM_VMOVDQU8_XMMu8_MASKmskw_MEMu8_AVX512
  toEnum 6068 = INTRINSIC_XED_IFORM_VMOVDQU8_XMMu8_MASKmskw_XMMu8_AVX512
  toEnum 6069 = INTRINSIC_XED_IFORM_VMOVDQU8_YMMu8_MASKmskw_MEMu8_AVX512
  toEnum 6070 = INTRINSIC_XED_IFORM_VMOVDQU8_YMMu8_MASKmskw_YMMu8_AVX512
  toEnum 6071 = INTRINSIC_XED_IFORM_VMOVDQU8_ZMMu8_MASKmskw_MEMu8_AVX512
  toEnum 6072 = INTRINSIC_XED_IFORM_VMOVDQU8_ZMMu8_MASKmskw_ZMMu8_AVX512
  toEnum 6073 = INTRINSIC_XED_IFORM_VMOVHLPS_XMMdq_XMMdq_XMMdq
  toEnum 6074 = INTRINSIC_XED_IFORM_VMOVHLPS_XMMf32_XMMf32_XMMf32_AVX512
  toEnum 6075 = INTRINSIC_XED_IFORM_VMOVHPD_MEMf64_XMMf64_AVX512
  toEnum 6076 = INTRINSIC_XED_IFORM_VMOVHPD_MEMq_XMMdq
  toEnum 6077 = INTRINSIC_XED_IFORM_VMOVHPD_XMMdq_XMMq_MEMq
  toEnum 6078 = INTRINSIC_XED_IFORM_VMOVHPD_XMMf64_XMMf64_MEMf64_AVX512
  toEnum 6079 = INTRINSIC_XED_IFORM_VMOVHPS_MEMf32_XMMf32_AVX512
  toEnum 6080 = INTRINSIC_XED_IFORM_VMOVHPS_MEMq_XMMdq
  toEnum 6081 = INTRINSIC_XED_IFORM_VMOVHPS_XMMdq_XMMq_MEMq
  toEnum 6082 = INTRINSIC_XED_IFORM_VMOVHPS_XMMf32_XMMf32_MEMf32_AVX512
  toEnum 6083 = INTRINSIC_XED_IFORM_VMOVLHPS_XMMdq_XMMq_XMMq
  toEnum 6084 = INTRINSIC_XED_IFORM_VMOVLHPS_XMMf32_XMMf32_XMMf32_AVX512
  toEnum 6085 = INTRINSIC_XED_IFORM_VMOVLPD_MEMf64_XMMf64_AVX512
  toEnum 6086 = INTRINSIC_XED_IFORM_VMOVLPD_MEMq_XMMq
  toEnum 6087 = INTRINSIC_XED_IFORM_VMOVLPD_XMMdq_XMMdq_MEMq
  toEnum 6088 = INTRINSIC_XED_IFORM_VMOVLPD_XMMf64_XMMf64_MEMf64_AVX512
  toEnum 6089 = INTRINSIC_XED_IFORM_VMOVLPS_MEMf32_XMMf32_AVX512
  toEnum 6090 = INTRINSIC_XED_IFORM_VMOVLPS_MEMq_XMMq
  toEnum 6091 = INTRINSIC_XED_IFORM_VMOVLPS_XMMdq_XMMdq_MEMq
  toEnum 6092 = INTRINSIC_XED_IFORM_VMOVLPS_XMMf32_XMMf32_MEMf32_AVX512
  toEnum 6093 = INTRINSIC_XED_IFORM_VMOVMSKPD_GPR32d_XMMdq
  toEnum 6094 = INTRINSIC_XED_IFORM_VMOVMSKPD_GPR32d_YMMqq
  toEnum 6095 = INTRINSIC_XED_IFORM_VMOVMSKPS_GPR32d_XMMdq
  toEnum 6096 = INTRINSIC_XED_IFORM_VMOVMSKPS_GPR32d_YMMqq
  toEnum 6097 = INTRINSIC_XED_IFORM_VMOVNTDQ_MEMdq_XMMdq
  toEnum 6098 = INTRINSIC_XED_IFORM_VMOVNTDQ_MEMqq_YMMqq
  toEnum 6099 = INTRINSIC_XED_IFORM_VMOVNTDQ_MEMu32_XMMu32_AVX512
  toEnum 6100 = INTRINSIC_XED_IFORM_VMOVNTDQ_MEMu32_YMMu32_AVX512
  toEnum 6101 = INTRINSIC_XED_IFORM_VMOVNTDQ_MEMu32_ZMMu32_AVX512
  toEnum 6102 = INTRINSIC_XED_IFORM_VMOVNTDQA_XMMdq_MEMdq
  toEnum 6103 = INTRINSIC_XED_IFORM_VMOVNTDQA_XMMu32_MEMu32_AVX512
  toEnum 6104 = INTRINSIC_XED_IFORM_VMOVNTDQA_YMMqq_MEMqq
  toEnum 6105 = INTRINSIC_XED_IFORM_VMOVNTDQA_YMMu32_MEMu32_AVX512
  toEnum 6106 = INTRINSIC_XED_IFORM_VMOVNTDQA_ZMMu32_MEMu32_AVX512
  toEnum 6107 = INTRINSIC_XED_IFORM_VMOVNTPD_MEMdq_XMMdq
  toEnum 6108 = INTRINSIC_XED_IFORM_VMOVNTPD_MEMf64_XMMf64_AVX512
  toEnum 6109 = INTRINSIC_XED_IFORM_VMOVNTPD_MEMf64_YMMf64_AVX512
  toEnum 6110 = INTRINSIC_XED_IFORM_VMOVNTPD_MEMf64_ZMMf64_AVX512
  toEnum 6111 = INTRINSIC_XED_IFORM_VMOVNTPD_MEMqq_YMMqq
  toEnum 6112 = INTRINSIC_XED_IFORM_VMOVNTPS_MEMdq_XMMdq
  toEnum 6113 = INTRINSIC_XED_IFORM_VMOVNTPS_MEMf32_XMMf32_AVX512
  toEnum 6114 = INTRINSIC_XED_IFORM_VMOVNTPS_MEMf32_YMMf32_AVX512
  toEnum 6115 = INTRINSIC_XED_IFORM_VMOVNTPS_MEMf32_ZMMf32_AVX512
  toEnum 6116 = INTRINSIC_XED_IFORM_VMOVNTPS_MEMqq_YMMqq
  toEnum 6117 = INTRINSIC_XED_IFORM_VMOVQ_GPR64q_XMMq
  toEnum 6118 = INTRINSIC_XED_IFORM_VMOVQ_GPR64u64_XMMu64_AVX512
  toEnum 6119 = INTRINSIC_XED_IFORM_VMOVQ_MEMq_XMMq_7E
  toEnum 6120 = INTRINSIC_XED_IFORM_VMOVQ_MEMq_XMMq_D6
  toEnum 6121 = INTRINSIC_XED_IFORM_VMOVQ_MEMu64_XMMu64_AVX512
  toEnum 6122 = INTRINSIC_XED_IFORM_VMOVQ_XMMdq_GPR64q
  toEnum 6123 = INTRINSIC_XED_IFORM_VMOVQ_XMMdq_MEMq_6E
  toEnum 6124 = INTRINSIC_XED_IFORM_VMOVQ_XMMdq_MEMq_7E
  toEnum 6125 = INTRINSIC_XED_IFORM_VMOVQ_XMMdq_XMMq_7E
  toEnum 6126 = INTRINSIC_XED_IFORM_VMOVQ_XMMdq_XMMq_D6
  toEnum 6127 = INTRINSIC_XED_IFORM_VMOVQ_XMMu64_GPR64u64_AVX512
  toEnum 6128 = INTRINSIC_XED_IFORM_VMOVQ_XMMu64_MEMu64_AVX512
  toEnum 6129 = INTRINSIC_XED_IFORM_VMOVQ_XMMu64_XMMu64_AVX512
  toEnum 6130 = INTRINSIC_XED_IFORM_VMOVSD_MEMf64_MASKmskw_XMMf64_AVX512
  toEnum 6131 = INTRINSIC_XED_IFORM_VMOVSD_MEMq_XMMq
  toEnum 6132 = INTRINSIC_XED_IFORM_VMOVSD_XMMdq_MEMq
  toEnum 6133 = INTRINSIC_XED_IFORM_VMOVSD_XMMdq_XMMdq_XMMq_10
  toEnum 6134 = INTRINSIC_XED_IFORM_VMOVSD_XMMdq_XMMdq_XMMq_11
  toEnum 6135 = INTRINSIC_XED_IFORM_VMOVSD_XMMf64_MASKmskw_MEMf64_AVX512
  toEnum 6136 = INTRINSIC_XED_IFORM_VMOVSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 6137 = INTRINSIC_XED_IFORM_VMOVSH_MEMf16_MASKmskw_XMMf16_AVX512
  toEnum 6138 = INTRINSIC_XED_IFORM_VMOVSH_XMMf16_MASKmskw_MEMf16_AVX512
  toEnum 6139 = INTRINSIC_XED_IFORM_VMOVSH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 6140 = INTRINSIC_XED_IFORM_VMOVSHDUP_XMMdq_MEMdq
  toEnum 6141 = INTRINSIC_XED_IFORM_VMOVSHDUP_XMMdq_XMMdq
  toEnum 6142 = INTRINSIC_XED_IFORM_VMOVSHDUP_XMMf32_MASKmskw_MEMf32_AVX512
  toEnum 6143 = INTRINSIC_XED_IFORM_VMOVSHDUP_XMMf32_MASKmskw_XMMf32_AVX512
  toEnum 6144 = INTRINSIC_XED_IFORM_VMOVSHDUP_YMMf32_MASKmskw_MEMf32_AVX512
  toEnum 6145 = INTRINSIC_XED_IFORM_VMOVSHDUP_YMMf32_MASKmskw_YMMf32_AVX512
  toEnum 6146 = INTRINSIC_XED_IFORM_VMOVSHDUP_YMMqq_MEMqq
  toEnum 6147 = INTRINSIC_XED_IFORM_VMOVSHDUP_YMMqq_YMMqq
  toEnum 6148 = INTRINSIC_XED_IFORM_VMOVSHDUP_ZMMf32_MASKmskw_MEMf32_AVX512
  toEnum 6149 = INTRINSIC_XED_IFORM_VMOVSHDUP_ZMMf32_MASKmskw_ZMMf32_AVX512
  toEnum 6150 = INTRINSIC_XED_IFORM_VMOVSLDUP_XMMdq_MEMdq
  toEnum 6151 = INTRINSIC_XED_IFORM_VMOVSLDUP_XMMdq_XMMdq
  toEnum 6152 = INTRINSIC_XED_IFORM_VMOVSLDUP_XMMf32_MASKmskw_MEMf32_AVX512
  toEnum 6153 = INTRINSIC_XED_IFORM_VMOVSLDUP_XMMf32_MASKmskw_XMMf32_AVX512
  toEnum 6154 = INTRINSIC_XED_IFORM_VMOVSLDUP_YMMf32_MASKmskw_MEMf32_AVX512
  toEnum 6155 = INTRINSIC_XED_IFORM_VMOVSLDUP_YMMf32_MASKmskw_YMMf32_AVX512
  toEnum 6156 = INTRINSIC_XED_IFORM_VMOVSLDUP_YMMqq_MEMqq
  toEnum 6157 = INTRINSIC_XED_IFORM_VMOVSLDUP_YMMqq_YMMqq
  toEnum 6158 = INTRINSIC_XED_IFORM_VMOVSLDUP_ZMMf32_MASKmskw_MEMf32_AVX512
  toEnum 6159 = INTRINSIC_XED_IFORM_VMOVSLDUP_ZMMf32_MASKmskw_ZMMf32_AVX512
  toEnum 6160 = INTRINSIC_XED_IFORM_VMOVSS_MEMd_XMMd
  toEnum 6161 = INTRINSIC_XED_IFORM_VMOVSS_MEMf32_MASKmskw_XMMf32_AVX512
  toEnum 6162 = INTRINSIC_XED_IFORM_VMOVSS_XMMdq_MEMd
  toEnum 6163 = INTRINSIC_XED_IFORM_VMOVSS_XMMdq_XMMdq_XMMd_10
  toEnum 6164 = INTRINSIC_XED_IFORM_VMOVSS_XMMdq_XMMdq_XMMd_11
  toEnum 6165 = INTRINSIC_XED_IFORM_VMOVSS_XMMf32_MASKmskw_MEMf32_AVX512
  toEnum 6166 = INTRINSIC_XED_IFORM_VMOVSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 6167 = INTRINSIC_XED_IFORM_VMOVUPD_MEMdq_XMMdq
  toEnum 6168 = INTRINSIC_XED_IFORM_VMOVUPD_MEMf64_MASKmskw_XMMf64_AVX512
  toEnum 6169 = INTRINSIC_XED_IFORM_VMOVUPD_MEMf64_MASKmskw_YMMf64_AVX512
  toEnum 6170 = INTRINSIC_XED_IFORM_VMOVUPD_MEMf64_MASKmskw_ZMMf64_AVX512
  toEnum 6171 = INTRINSIC_XED_IFORM_VMOVUPD_MEMqq_YMMqq
  toEnum 6172 = INTRINSIC_XED_IFORM_VMOVUPD_XMMdq_MEMdq
  toEnum 6173 = INTRINSIC_XED_IFORM_VMOVUPD_XMMdq_XMMdq_10
  toEnum 6174 = INTRINSIC_XED_IFORM_VMOVUPD_XMMdq_XMMdq_11
  toEnum 6175 = INTRINSIC_XED_IFORM_VMOVUPD_XMMf64_MASKmskw_MEMf64_AVX512
  toEnum 6176 = INTRINSIC_XED_IFORM_VMOVUPD_XMMf64_MASKmskw_XMMf64_AVX512
  toEnum 6177 = INTRINSIC_XED_IFORM_VMOVUPD_YMMf64_MASKmskw_MEMf64_AVX512
  toEnum 6178 = INTRINSIC_XED_IFORM_VMOVUPD_YMMf64_MASKmskw_YMMf64_AVX512
  toEnum 6179 = INTRINSIC_XED_IFORM_VMOVUPD_YMMqq_MEMqq
  toEnum 6180 = INTRINSIC_XED_IFORM_VMOVUPD_YMMqq_YMMqq_10
  toEnum 6181 = INTRINSIC_XED_IFORM_VMOVUPD_YMMqq_YMMqq_11
  toEnum 6182 = INTRINSIC_XED_IFORM_VMOVUPD_ZMMf64_MASKmskw_MEMf64_AVX512
  toEnum 6183 = INTRINSIC_XED_IFORM_VMOVUPD_ZMMf64_MASKmskw_ZMMf64_AVX512
  toEnum 6184 = INTRINSIC_XED_IFORM_VMOVUPS_MEMdq_XMMdq
  toEnum 6185 = INTRINSIC_XED_IFORM_VMOVUPS_MEMf32_MASKmskw_XMMf32_AVX512
  toEnum 6186 = INTRINSIC_XED_IFORM_VMOVUPS_MEMf32_MASKmskw_YMMf32_AVX512
  toEnum 6187 = INTRINSIC_XED_IFORM_VMOVUPS_MEMf32_MASKmskw_ZMMf32_AVX512
  toEnum 6188 = INTRINSIC_XED_IFORM_VMOVUPS_MEMqq_YMMqq
  toEnum 6189 = INTRINSIC_XED_IFORM_VMOVUPS_XMMdq_MEMdq
  toEnum 6190 = INTRINSIC_XED_IFORM_VMOVUPS_XMMdq_XMMdq_10
  toEnum 6191 = INTRINSIC_XED_IFORM_VMOVUPS_XMMdq_XMMdq_11
  toEnum 6192 = INTRINSIC_XED_IFORM_VMOVUPS_XMMf32_MASKmskw_MEMf32_AVX512
  toEnum 6193 = INTRINSIC_XED_IFORM_VMOVUPS_XMMf32_MASKmskw_XMMf32_AVX512
  toEnum 6194 = INTRINSIC_XED_IFORM_VMOVUPS_YMMf32_MASKmskw_MEMf32_AVX512
  toEnum 6195 = INTRINSIC_XED_IFORM_VMOVUPS_YMMf32_MASKmskw_YMMf32_AVX512
  toEnum 6196 = INTRINSIC_XED_IFORM_VMOVUPS_YMMqq_MEMqq
  toEnum 6197 = INTRINSIC_XED_IFORM_VMOVUPS_YMMqq_YMMqq_10
  toEnum 6198 = INTRINSIC_XED_IFORM_VMOVUPS_YMMqq_YMMqq_11
  toEnum 6199 = INTRINSIC_XED_IFORM_VMOVUPS_ZMMf32_MASKmskw_MEMf32_AVX512
  toEnum 6200 = INTRINSIC_XED_IFORM_VMOVUPS_ZMMf32_MASKmskw_ZMMf32_AVX512
  toEnum 6201 = INTRINSIC_XED_IFORM_VMOVW_GPR32f16_XMMf16_AVX512
  toEnum 6202 = INTRINSIC_XED_IFORM_VMOVW_MEMf16_XMMf16_AVX512
  toEnum 6203 = INTRINSIC_XED_IFORM_VMOVW_XMMf16_GPR32f16_AVX512
  toEnum 6204 = INTRINSIC_XED_IFORM_VMOVW_XMMf16_MEMf16_AVX512
  toEnum 6205 = INTRINSIC_XED_IFORM_VMPSADBW_XMMdq_XMMdq_MEMdq_IMMb
  toEnum 6206 = INTRINSIC_XED_IFORM_VMPSADBW_XMMdq_XMMdq_XMMdq_IMMb
  toEnum 6207 = INTRINSIC_XED_IFORM_VMPSADBW_YMMqq_YMMqq_MEMqq_IMMb
  toEnum 6208 = INTRINSIC_XED_IFORM_VMPSADBW_YMMqq_YMMqq_YMMqq_IMMb
  toEnum 6209 = INTRINSIC_XED_IFORM_VMPTRLD_MEMq
  toEnum 6210 = INTRINSIC_XED_IFORM_VMPTRST_MEMq
  toEnum 6211 = INTRINSIC_XED_IFORM_VMREAD_GPR32_GPR32
  toEnum 6212 = INTRINSIC_XED_IFORM_VMREAD_GPR64_GPR64
  toEnum 6213 = INTRINSIC_XED_IFORM_VMREAD_MEMd_GPR32
  toEnum 6214 = INTRINSIC_XED_IFORM_VMREAD_MEMq_GPR64
  toEnum 6215 = INTRINSIC_XED_IFORM_VMRESUME
  toEnum 6216 = INTRINSIC_XED_IFORM_VMRUN_ArAX
  toEnum 6217 = INTRINSIC_XED_IFORM_VMSAVE
  toEnum 6218 = INTRINSIC_XED_IFORM_VMULPD_XMMdq_XMMdq_MEMdq
  toEnum 6219 = INTRINSIC_XED_IFORM_VMULPD_XMMdq_XMMdq_XMMdq
  toEnum 6220 = INTRINSIC_XED_IFORM_VMULPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 6221 = INTRINSIC_XED_IFORM_VMULPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 6222 = INTRINSIC_XED_IFORM_VMULPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512
  toEnum 6223 = INTRINSIC_XED_IFORM_VMULPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512
  toEnum 6224 = INTRINSIC_XED_IFORM_VMULPD_YMMqq_YMMqq_MEMqq
  toEnum 6225 = INTRINSIC_XED_IFORM_VMULPD_YMMqq_YMMqq_YMMqq
  toEnum 6226 = INTRINSIC_XED_IFORM_VMULPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512
  toEnum 6227 = INTRINSIC_XED_IFORM_VMULPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512
  toEnum 6228 = INTRINSIC_XED_IFORM_VMULPH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512
  toEnum 6229 = INTRINSIC_XED_IFORM_VMULPH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 6230 = INTRINSIC_XED_IFORM_VMULPH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512
  toEnum 6231 = INTRINSIC_XED_IFORM_VMULPH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512
  toEnum 6232 = INTRINSIC_XED_IFORM_VMULPH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512
  toEnum 6233 = INTRINSIC_XED_IFORM_VMULPH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512
  toEnum 6234 = INTRINSIC_XED_IFORM_VMULPS_XMMdq_XMMdq_MEMdq
  toEnum 6235 = INTRINSIC_XED_IFORM_VMULPS_XMMdq_XMMdq_XMMdq
  toEnum 6236 = INTRINSIC_XED_IFORM_VMULPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 6237 = INTRINSIC_XED_IFORM_VMULPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 6238 = INTRINSIC_XED_IFORM_VMULPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512
  toEnum 6239 = INTRINSIC_XED_IFORM_VMULPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512
  toEnum 6240 = INTRINSIC_XED_IFORM_VMULPS_YMMqq_YMMqq_MEMqq
  toEnum 6241 = INTRINSIC_XED_IFORM_VMULPS_YMMqq_YMMqq_YMMqq
  toEnum 6242 = INTRINSIC_XED_IFORM_VMULPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512
  toEnum 6243 = INTRINSIC_XED_IFORM_VMULPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512
  toEnum 6244 = INTRINSIC_XED_IFORM_VMULSD_XMMdq_XMMdq_MEMq
  toEnum 6245 = INTRINSIC_XED_IFORM_VMULSD_XMMdq_XMMdq_XMMq
  toEnum 6246 = INTRINSIC_XED_IFORM_VMULSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 6247 = INTRINSIC_XED_IFORM_VMULSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 6248 = INTRINSIC_XED_IFORM_VMULSH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512
  toEnum 6249 = INTRINSIC_XED_IFORM_VMULSH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 6250 = INTRINSIC_XED_IFORM_VMULSS_XMMdq_XMMdq_MEMd
  toEnum 6251 = INTRINSIC_XED_IFORM_VMULSS_XMMdq_XMMdq_XMMd
  toEnum 6252 = INTRINSIC_XED_IFORM_VMULSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 6253 = INTRINSIC_XED_IFORM_VMULSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 6254 = INTRINSIC_XED_IFORM_VMWRITE_GPR32_GPR32
  toEnum 6255 = INTRINSIC_XED_IFORM_VMWRITE_GPR32_MEMd
  toEnum 6256 = INTRINSIC_XED_IFORM_VMWRITE_GPR64_GPR64
  toEnum 6257 = INTRINSIC_XED_IFORM_VMWRITE_GPR64_MEMq
  toEnum 6258 = INTRINSIC_XED_IFORM_VMXOFF
  toEnum 6259 = INTRINSIC_XED_IFORM_VMXON_MEMq
  toEnum 6260 = INTRINSIC_XED_IFORM_VORPD_XMMdq_XMMdq_MEMdq
  toEnum 6261 = INTRINSIC_XED_IFORM_VORPD_XMMdq_XMMdq_XMMdq
  toEnum 6262 = INTRINSIC_XED_IFORM_VORPD_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512
  toEnum 6263 = INTRINSIC_XED_IFORM_VORPD_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512
  toEnum 6264 = INTRINSIC_XED_IFORM_VORPD_YMMqq_YMMqq_MEMqq
  toEnum 6265 = INTRINSIC_XED_IFORM_VORPD_YMMqq_YMMqq_YMMqq
  toEnum 6266 = INTRINSIC_XED_IFORM_VORPD_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512
  toEnum 6267 = INTRINSIC_XED_IFORM_VORPD_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512
  toEnum 6268 = INTRINSIC_XED_IFORM_VORPD_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512
  toEnum 6269 = INTRINSIC_XED_IFORM_VORPD_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512
  toEnum 6270 = INTRINSIC_XED_IFORM_VORPS_XMMdq_XMMdq_MEMdq
  toEnum 6271 = INTRINSIC_XED_IFORM_VORPS_XMMdq_XMMdq_XMMdq
  toEnum 6272 = INTRINSIC_XED_IFORM_VORPS_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512
  toEnum 6273 = INTRINSIC_XED_IFORM_VORPS_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512
  toEnum 6274 = INTRINSIC_XED_IFORM_VORPS_YMMqq_YMMqq_MEMqq
  toEnum 6275 = INTRINSIC_XED_IFORM_VORPS_YMMqq_YMMqq_YMMqq
  toEnum 6276 = INTRINSIC_XED_IFORM_VORPS_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512
  toEnum 6277 = INTRINSIC_XED_IFORM_VORPS_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512
  toEnum 6278 = INTRINSIC_XED_IFORM_VORPS_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512
  toEnum 6279 = INTRINSIC_XED_IFORM_VORPS_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512
  toEnum 6280 = INTRINSIC_XED_IFORM_VP2INTERSECTD_MASKmskw_XMMu32_MEMu32_AVX512
  toEnum 6281 = INTRINSIC_XED_IFORM_VP2INTERSECTD_MASKmskw_XMMu32_XMMu32_AVX512
  toEnum 6282 = INTRINSIC_XED_IFORM_VP2INTERSECTD_MASKmskw_YMMu32_MEMu32_AVX512
  toEnum 6283 = INTRINSIC_XED_IFORM_VP2INTERSECTD_MASKmskw_YMMu32_YMMu32_AVX512
  toEnum 6284 = INTRINSIC_XED_IFORM_VP2INTERSECTD_MASKmskw_ZMMu32_MEMu32_AVX512
  toEnum 6285 = INTRINSIC_XED_IFORM_VP2INTERSECTD_MASKmskw_ZMMu32_ZMMu32_AVX512
  toEnum 6286 = INTRINSIC_XED_IFORM_VP2INTERSECTQ_MASKmskw_XMMu64_MEMu64_AVX512
  toEnum 6287 = INTRINSIC_XED_IFORM_VP2INTERSECTQ_MASKmskw_XMMu64_XMMu64_AVX512
  toEnum 6288 = INTRINSIC_XED_IFORM_VP2INTERSECTQ_MASKmskw_YMMu64_MEMu64_AVX512
  toEnum 6289 = INTRINSIC_XED_IFORM_VP2INTERSECTQ_MASKmskw_YMMu64_YMMu64_AVX512
  toEnum 6290 = INTRINSIC_XED_IFORM_VP2INTERSECTQ_MASKmskw_ZMMu64_MEMu64_AVX512
  toEnum 6291 = INTRINSIC_XED_IFORM_VP2INTERSECTQ_MASKmskw_ZMMu64_ZMMu64_AVX512
  toEnum 6292 = INTRINSIC_XED_IFORM_VP4DPWSSD_ZMMi32_MASKmskw_ZMMi16_MEMu32_AVX512
  toEnum 6293 = INTRINSIC_XED_IFORM_VP4DPWSSDS_ZMMi32_MASKmskw_ZMMi16_MEMu32_AVX512
  toEnum 6294 = INTRINSIC_XED_IFORM_VPABSB_XMMdq_MEMdq
  toEnum 6295 = INTRINSIC_XED_IFORM_VPABSB_XMMdq_XMMdq
  toEnum 6296 = INTRINSIC_XED_IFORM_VPABSB_XMMi8_MASKmskw_MEMi8_AVX512
  toEnum 6297 = INTRINSIC_XED_IFORM_VPABSB_XMMi8_MASKmskw_XMMi8_AVX512
  toEnum 6298 = INTRINSIC_XED_IFORM_VPABSB_YMMi8_MASKmskw_MEMi8_AVX512
  toEnum 6299 = INTRINSIC_XED_IFORM_VPABSB_YMMi8_MASKmskw_YMMi8_AVX512
  toEnum 6300 = INTRINSIC_XED_IFORM_VPABSB_YMMqq_MEMqq
  toEnum 6301 = INTRINSIC_XED_IFORM_VPABSB_YMMqq_YMMqq
  toEnum 6302 = INTRINSIC_XED_IFORM_VPABSB_ZMMi8_MASKmskw_MEMi8_AVX512
  toEnum 6303 = INTRINSIC_XED_IFORM_VPABSB_ZMMi8_MASKmskw_ZMMi8_AVX512
  toEnum 6304 = INTRINSIC_XED_IFORM_VPABSD_XMMdq_MEMdq
  toEnum 6305 = INTRINSIC_XED_IFORM_VPABSD_XMMdq_XMMdq
  toEnum 6306 = INTRINSIC_XED_IFORM_VPABSD_XMMi32_MASKmskw_MEMi32_AVX512
  toEnum 6307 = INTRINSIC_XED_IFORM_VPABSD_XMMi32_MASKmskw_XMMi32_AVX512
  toEnum 6308 = INTRINSIC_XED_IFORM_VPABSD_YMMi32_MASKmskw_MEMi32_AVX512
  toEnum 6309 = INTRINSIC_XED_IFORM_VPABSD_YMMi32_MASKmskw_YMMi32_AVX512
  toEnum 6310 = INTRINSIC_XED_IFORM_VPABSD_YMMqq_MEMqq
  toEnum 6311 = INTRINSIC_XED_IFORM_VPABSD_YMMqq_YMMqq
  toEnum 6312 = INTRINSIC_XED_IFORM_VPABSD_ZMMi32_MASKmskw_MEMi32_AVX512
  toEnum 6313 = INTRINSIC_XED_IFORM_VPABSD_ZMMi32_MASKmskw_ZMMi32_AVX512
  toEnum 6314 = INTRINSIC_XED_IFORM_VPABSQ_XMMi64_MASKmskw_MEMi64_AVX512
  toEnum 6315 = INTRINSIC_XED_IFORM_VPABSQ_XMMi64_MASKmskw_XMMi64_AVX512
  toEnum 6316 = INTRINSIC_XED_IFORM_VPABSQ_YMMi64_MASKmskw_MEMi64_AVX512
  toEnum 6317 = INTRINSIC_XED_IFORM_VPABSQ_YMMi64_MASKmskw_YMMi64_AVX512
  toEnum 6318 = INTRINSIC_XED_IFORM_VPABSQ_ZMMi64_MASKmskw_MEMi64_AVX512
  toEnum 6319 = INTRINSIC_XED_IFORM_VPABSQ_ZMMi64_MASKmskw_ZMMi64_AVX512
  toEnum 6320 = INTRINSIC_XED_IFORM_VPABSW_XMMdq_MEMdq
  toEnum 6321 = INTRINSIC_XED_IFORM_VPABSW_XMMdq_XMMdq
  toEnum 6322 = INTRINSIC_XED_IFORM_VPABSW_XMMi16_MASKmskw_MEMi16_AVX512
  toEnum 6323 = INTRINSIC_XED_IFORM_VPABSW_XMMi16_MASKmskw_XMMi16_AVX512
  toEnum 6324 = INTRINSIC_XED_IFORM_VPABSW_YMMi16_MASKmskw_MEMi16_AVX512
  toEnum 6325 = INTRINSIC_XED_IFORM_VPABSW_YMMi16_MASKmskw_YMMi16_AVX512
  toEnum 6326 = INTRINSIC_XED_IFORM_VPABSW_YMMqq_MEMqq
  toEnum 6327 = INTRINSIC_XED_IFORM_VPABSW_YMMqq_YMMqq
  toEnum 6328 = INTRINSIC_XED_IFORM_VPABSW_ZMMi16_MASKmskw_MEMi16_AVX512
  toEnum 6329 = INTRINSIC_XED_IFORM_VPABSW_ZMMi16_MASKmskw_ZMMi16_AVX512
  toEnum 6330 = INTRINSIC_XED_IFORM_VPACKSSDW_XMMdq_XMMdq_MEMdq
  toEnum 6331 = INTRINSIC_XED_IFORM_VPACKSSDW_XMMdq_XMMdq_XMMdq
  toEnum 6332 = INTRINSIC_XED_IFORM_VPACKSSDW_XMMi16_MASKmskw_XMMi32_MEMi32_AVX512
  toEnum 6333 = INTRINSIC_XED_IFORM_VPACKSSDW_XMMi16_MASKmskw_XMMi32_XMMi32_AVX512
  toEnum 6334 = INTRINSIC_XED_IFORM_VPACKSSDW_YMMi16_MASKmskw_YMMi32_MEMi32_AVX512
  toEnum 6335 = INTRINSIC_XED_IFORM_VPACKSSDW_YMMi16_MASKmskw_YMMi32_YMMi32_AVX512
  toEnum 6336 = INTRINSIC_XED_IFORM_VPACKSSDW_YMMqq_YMMqq_MEMqq
  toEnum 6337 = INTRINSIC_XED_IFORM_VPACKSSDW_YMMqq_YMMqq_YMMqq
  toEnum 6338 = INTRINSIC_XED_IFORM_VPACKSSDW_ZMMi16_MASKmskw_ZMMi32_MEMi32_AVX512
  toEnum 6339 = INTRINSIC_XED_IFORM_VPACKSSDW_ZMMi16_MASKmskw_ZMMi32_ZMMi32_AVX512
  toEnum 6340 = INTRINSIC_XED_IFORM_VPACKSSWB_XMMdq_XMMdq_MEMdq
  toEnum 6341 = INTRINSIC_XED_IFORM_VPACKSSWB_XMMdq_XMMdq_XMMdq
  toEnum 6342 = INTRINSIC_XED_IFORM_VPACKSSWB_XMMi8_MASKmskw_XMMi16_MEMi16_AVX512
  toEnum 6343 = INTRINSIC_XED_IFORM_VPACKSSWB_XMMi8_MASKmskw_XMMi16_XMMi16_AVX512
  toEnum 6344 = INTRINSIC_XED_IFORM_VPACKSSWB_YMMi8_MASKmskw_YMMi16_MEMi16_AVX512
  toEnum 6345 = INTRINSIC_XED_IFORM_VPACKSSWB_YMMi8_MASKmskw_YMMi16_YMMi16_AVX512
  toEnum 6346 = INTRINSIC_XED_IFORM_VPACKSSWB_YMMqq_YMMqq_MEMqq
  toEnum 6347 = INTRINSIC_XED_IFORM_VPACKSSWB_YMMqq_YMMqq_YMMqq
  toEnum 6348 = INTRINSIC_XED_IFORM_VPACKSSWB_ZMMi8_MASKmskw_ZMMi16_MEMi16_AVX512
  toEnum 6349 = INTRINSIC_XED_IFORM_VPACKSSWB_ZMMi8_MASKmskw_ZMMi16_ZMMi16_AVX512
  toEnum 6350 = INTRINSIC_XED_IFORM_VPACKUSDW_XMMdq_XMMdq_MEMdq
  toEnum 6351 = INTRINSIC_XED_IFORM_VPACKUSDW_XMMdq_XMMdq_XMMdq
  toEnum 6352 = INTRINSIC_XED_IFORM_VPACKUSDW_XMMu16_MASKmskw_XMMu32_MEMu32_AVX512
  toEnum 6353 = INTRINSIC_XED_IFORM_VPACKUSDW_XMMu16_MASKmskw_XMMu32_XMMu32_AVX512
  toEnum 6354 = INTRINSIC_XED_IFORM_VPACKUSDW_YMMqq_YMMqq_MEMqq
  toEnum 6355 = INTRINSIC_XED_IFORM_VPACKUSDW_YMMqq_YMMqq_YMMqq
  toEnum 6356 = INTRINSIC_XED_IFORM_VPACKUSDW_YMMu16_MASKmskw_YMMu32_MEMu32_AVX512
  toEnum 6357 = INTRINSIC_XED_IFORM_VPACKUSDW_YMMu16_MASKmskw_YMMu32_YMMu32_AVX512
  toEnum 6358 = INTRINSIC_XED_IFORM_VPACKUSDW_ZMMu16_MASKmskw_ZMMu32_MEMu32_AVX512
  toEnum 6359 = INTRINSIC_XED_IFORM_VPACKUSDW_ZMMu16_MASKmskw_ZMMu32_ZMMu32_AVX512
  toEnum 6360 = INTRINSIC_XED_IFORM_VPACKUSWB_XMMdq_XMMdq_MEMdq
  toEnum 6361 = INTRINSIC_XED_IFORM_VPACKUSWB_XMMdq_XMMdq_XMMdq
  toEnum 6362 = INTRINSIC_XED_IFORM_VPACKUSWB_XMMu8_MASKmskw_XMMu16_MEMu16_AVX512
  toEnum 6363 = INTRINSIC_XED_IFORM_VPACKUSWB_XMMu8_MASKmskw_XMMu16_XMMu16_AVX512
  toEnum 6364 = INTRINSIC_XED_IFORM_VPACKUSWB_YMMqq_YMMqq_MEMqq
  toEnum 6365 = INTRINSIC_XED_IFORM_VPACKUSWB_YMMqq_YMMqq_YMMqq
  toEnum 6366 = INTRINSIC_XED_IFORM_VPACKUSWB_YMMu8_MASKmskw_YMMu16_MEMu16_AVX512
  toEnum 6367 = INTRINSIC_XED_IFORM_VPACKUSWB_YMMu8_MASKmskw_YMMu16_YMMu16_AVX512
  toEnum 6368 = INTRINSIC_XED_IFORM_VPACKUSWB_ZMMu8_MASKmskw_ZMMu16_MEMu16_AVX512
  toEnum 6369 = INTRINSIC_XED_IFORM_VPACKUSWB_ZMMu8_MASKmskw_ZMMu16_ZMMu16_AVX512
  toEnum 6370 = INTRINSIC_XED_IFORM_VPADDB_XMMdq_XMMdq_MEMdq
  toEnum 6371 = INTRINSIC_XED_IFORM_VPADDB_XMMdq_XMMdq_XMMdq
  toEnum 6372 = INTRINSIC_XED_IFORM_VPADDB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512
  toEnum 6373 = INTRINSIC_XED_IFORM_VPADDB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512
  toEnum 6374 = INTRINSIC_XED_IFORM_VPADDB_YMMqq_YMMqq_MEMqq
  toEnum 6375 = INTRINSIC_XED_IFORM_VPADDB_YMMqq_YMMqq_YMMqq
  toEnum 6376 = INTRINSIC_XED_IFORM_VPADDB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512
  toEnum 6377 = INTRINSIC_XED_IFORM_VPADDB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512
  toEnum 6378 = INTRINSIC_XED_IFORM_VPADDB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512
  toEnum 6379 = INTRINSIC_XED_IFORM_VPADDB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512
  toEnum 6380 = INTRINSIC_XED_IFORM_VPADDD_XMMdq_XMMdq_MEMdq
  toEnum 6381 = INTRINSIC_XED_IFORM_VPADDD_XMMdq_XMMdq_XMMdq
  toEnum 6382 = INTRINSIC_XED_IFORM_VPADDD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512
  toEnum 6383 = INTRINSIC_XED_IFORM_VPADDD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512
  toEnum 6384 = INTRINSIC_XED_IFORM_VPADDD_YMMqq_YMMqq_MEMqq
  toEnum 6385 = INTRINSIC_XED_IFORM_VPADDD_YMMqq_YMMqq_YMMqq
  toEnum 6386 = INTRINSIC_XED_IFORM_VPADDD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512
  toEnum 6387 = INTRINSIC_XED_IFORM_VPADDD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512
  toEnum 6388 = INTRINSIC_XED_IFORM_VPADDD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512
  toEnum 6389 = INTRINSIC_XED_IFORM_VPADDD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512
  toEnum 6390 = INTRINSIC_XED_IFORM_VPADDQ_XMMdq_XMMdq_MEMdq
  toEnum 6391 = INTRINSIC_XED_IFORM_VPADDQ_XMMdq_XMMdq_XMMdq
  toEnum 6392 = INTRINSIC_XED_IFORM_VPADDQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512
  toEnum 6393 = INTRINSIC_XED_IFORM_VPADDQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512
  toEnum 6394 = INTRINSIC_XED_IFORM_VPADDQ_YMMqq_YMMqq_MEMqq
  toEnum 6395 = INTRINSIC_XED_IFORM_VPADDQ_YMMqq_YMMqq_YMMqq
  toEnum 6396 = INTRINSIC_XED_IFORM_VPADDQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512
  toEnum 6397 = INTRINSIC_XED_IFORM_VPADDQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512
  toEnum 6398 = INTRINSIC_XED_IFORM_VPADDQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512
  toEnum 6399 = INTRINSIC_XED_IFORM_VPADDQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512
  toEnum 6400 = INTRINSIC_XED_IFORM_VPADDSB_XMMdq_XMMdq_MEMdq
  toEnum 6401 = INTRINSIC_XED_IFORM_VPADDSB_XMMdq_XMMdq_XMMdq
  toEnum 6402 = INTRINSIC_XED_IFORM_VPADDSB_XMMi8_MASKmskw_XMMi8_MEMi8_AVX512
  toEnum 6403 = INTRINSIC_XED_IFORM_VPADDSB_XMMi8_MASKmskw_XMMi8_XMMi8_AVX512
  toEnum 6404 = INTRINSIC_XED_IFORM_VPADDSB_YMMi8_MASKmskw_YMMi8_MEMi8_AVX512
  toEnum 6405 = INTRINSIC_XED_IFORM_VPADDSB_YMMi8_MASKmskw_YMMi8_YMMi8_AVX512
  toEnum 6406 = INTRINSIC_XED_IFORM_VPADDSB_YMMqq_YMMqq_MEMqq
  toEnum 6407 = INTRINSIC_XED_IFORM_VPADDSB_YMMqq_YMMqq_YMMqq
  toEnum 6408 = INTRINSIC_XED_IFORM_VPADDSB_ZMMi8_MASKmskw_ZMMi8_MEMi8_AVX512
  toEnum 6409 = INTRINSIC_XED_IFORM_VPADDSB_ZMMi8_MASKmskw_ZMMi8_ZMMi8_AVX512
  toEnum 6410 = INTRINSIC_XED_IFORM_VPADDSW_XMMdq_XMMdq_MEMdq
  toEnum 6411 = INTRINSIC_XED_IFORM_VPADDSW_XMMdq_XMMdq_XMMdq
  toEnum 6412 = INTRINSIC_XED_IFORM_VPADDSW_XMMi16_MASKmskw_XMMi16_MEMi16_AVX512
  toEnum 6413 = INTRINSIC_XED_IFORM_VPADDSW_XMMi16_MASKmskw_XMMi16_XMMi16_AVX512
  toEnum 6414 = INTRINSIC_XED_IFORM_VPADDSW_YMMi16_MASKmskw_YMMi16_MEMi16_AVX512
  toEnum 6415 = INTRINSIC_XED_IFORM_VPADDSW_YMMi16_MASKmskw_YMMi16_YMMi16_AVX512
  toEnum 6416 = INTRINSIC_XED_IFORM_VPADDSW_YMMqq_YMMqq_MEMqq
  toEnum 6417 = INTRINSIC_XED_IFORM_VPADDSW_YMMqq_YMMqq_YMMqq
  toEnum 6418 = INTRINSIC_XED_IFORM_VPADDSW_ZMMi16_MASKmskw_ZMMi16_MEMi16_AVX512
  toEnum 6419 = INTRINSIC_XED_IFORM_VPADDSW_ZMMi16_MASKmskw_ZMMi16_ZMMi16_AVX512
  toEnum 6420 = INTRINSIC_XED_IFORM_VPADDUSB_XMMdq_XMMdq_MEMdq
  toEnum 6421 = INTRINSIC_XED_IFORM_VPADDUSB_XMMdq_XMMdq_XMMdq
  toEnum 6422 = INTRINSIC_XED_IFORM_VPADDUSB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512
  toEnum 6423 = INTRINSIC_XED_IFORM_VPADDUSB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512
  toEnum 6424 = INTRINSIC_XED_IFORM_VPADDUSB_YMMqq_YMMqq_MEMqq
  toEnum 6425 = INTRINSIC_XED_IFORM_VPADDUSB_YMMqq_YMMqq_YMMqq
  toEnum 6426 = INTRINSIC_XED_IFORM_VPADDUSB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512
  toEnum 6427 = INTRINSIC_XED_IFORM_VPADDUSB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512
  toEnum 6428 = INTRINSIC_XED_IFORM_VPADDUSB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512
  toEnum 6429 = INTRINSIC_XED_IFORM_VPADDUSB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512
  toEnum 6430 = INTRINSIC_XED_IFORM_VPADDUSW_XMMdq_XMMdq_MEMdq
  toEnum 6431 = INTRINSIC_XED_IFORM_VPADDUSW_XMMdq_XMMdq_XMMdq
  toEnum 6432 = INTRINSIC_XED_IFORM_VPADDUSW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512
  toEnum 6433 = INTRINSIC_XED_IFORM_VPADDUSW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512
  toEnum 6434 = INTRINSIC_XED_IFORM_VPADDUSW_YMMqq_YMMqq_MEMqq
  toEnum 6435 = INTRINSIC_XED_IFORM_VPADDUSW_YMMqq_YMMqq_YMMqq
  toEnum 6436 = INTRINSIC_XED_IFORM_VPADDUSW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512
  toEnum 6437 = INTRINSIC_XED_IFORM_VPADDUSW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512
  toEnum 6438 = INTRINSIC_XED_IFORM_VPADDUSW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512
  toEnum 6439 = INTRINSIC_XED_IFORM_VPADDUSW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512
  toEnum 6440 = INTRINSIC_XED_IFORM_VPADDW_XMMdq_XMMdq_MEMdq
  toEnum 6441 = INTRINSIC_XED_IFORM_VPADDW_XMMdq_XMMdq_XMMdq
  toEnum 6442 = INTRINSIC_XED_IFORM_VPADDW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512
  toEnum 6443 = INTRINSIC_XED_IFORM_VPADDW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512
  toEnum 6444 = INTRINSIC_XED_IFORM_VPADDW_YMMqq_YMMqq_MEMqq
  toEnum 6445 = INTRINSIC_XED_IFORM_VPADDW_YMMqq_YMMqq_YMMqq
  toEnum 6446 = INTRINSIC_XED_IFORM_VPADDW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512
  toEnum 6447 = INTRINSIC_XED_IFORM_VPADDW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512
  toEnum 6448 = INTRINSIC_XED_IFORM_VPADDW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512
  toEnum 6449 = INTRINSIC_XED_IFORM_VPADDW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512
  toEnum 6450 = INTRINSIC_XED_IFORM_VPALIGNR_XMMdq_XMMdq_MEMdq_IMMb
  toEnum 6451 = INTRINSIC_XED_IFORM_VPALIGNR_XMMdq_XMMdq_XMMdq_IMMb
  toEnum 6452 = INTRINSIC_XED_IFORM_VPALIGNR_XMMu8_MASKmskw_XMMu8_MEMu8_IMM8_AVX512
  toEnum 6453 = INTRINSIC_XED_IFORM_VPALIGNR_XMMu8_MASKmskw_XMMu8_XMMu8_IMM8_AVX512
  toEnum 6454 = INTRINSIC_XED_IFORM_VPALIGNR_YMMqq_YMMqq_MEMqq_IMMb
  toEnum 6455 = INTRINSIC_XED_IFORM_VPALIGNR_YMMqq_YMMqq_YMMqq_IMMb
  toEnum 6456 = INTRINSIC_XED_IFORM_VPALIGNR_YMMu8_MASKmskw_YMMu8_MEMu8_IMM8_AVX512
  toEnum 6457 = INTRINSIC_XED_IFORM_VPALIGNR_YMMu8_MASKmskw_YMMu8_YMMu8_IMM8_AVX512
  toEnum 6458 = INTRINSIC_XED_IFORM_VPALIGNR_ZMMu8_MASKmskw_ZMMu8_MEMu8_IMM8_AVX512
  toEnum 6459 = INTRINSIC_XED_IFORM_VPALIGNR_ZMMu8_MASKmskw_ZMMu8_ZMMu8_IMM8_AVX512
  toEnum 6460 = INTRINSIC_XED_IFORM_VPAND_XMMdq_XMMdq_MEMdq
  toEnum 6461 = INTRINSIC_XED_IFORM_VPAND_XMMdq_XMMdq_XMMdq
  toEnum 6462 = INTRINSIC_XED_IFORM_VPAND_YMMqq_YMMqq_MEMqq
  toEnum 6463 = INTRINSIC_XED_IFORM_VPAND_YMMqq_YMMqq_YMMqq
  toEnum 6464 = INTRINSIC_XED_IFORM_VPANDD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512
  toEnum 6465 = INTRINSIC_XED_IFORM_VPANDD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512
  toEnum 6466 = INTRINSIC_XED_IFORM_VPANDD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512
  toEnum 6467 = INTRINSIC_XED_IFORM_VPANDD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512
  toEnum 6468 = INTRINSIC_XED_IFORM_VPANDD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512
  toEnum 6469 = INTRINSIC_XED_IFORM_VPANDD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512
  toEnum 6470 = INTRINSIC_XED_IFORM_VPANDN_XMMdq_XMMdq_MEMdq
  toEnum 6471 = INTRINSIC_XED_IFORM_VPANDN_XMMdq_XMMdq_XMMdq
  toEnum 6472 = INTRINSIC_XED_IFORM_VPANDN_YMMqq_YMMqq_MEMqq
  toEnum 6473 = INTRINSIC_XED_IFORM_VPANDN_YMMqq_YMMqq_YMMqq
  toEnum 6474 = INTRINSIC_XED_IFORM_VPANDND_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512
  toEnum 6475 = INTRINSIC_XED_IFORM_VPANDND_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512
  toEnum 6476 = INTRINSIC_XED_IFORM_VPANDND_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512
  toEnum 6477 = INTRINSIC_XED_IFORM_VPANDND_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512
  toEnum 6478 = INTRINSIC_XED_IFORM_VPANDND_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512
  toEnum 6479 = INTRINSIC_XED_IFORM_VPANDND_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512
  toEnum 6480 = INTRINSIC_XED_IFORM_VPANDNQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512
  toEnum 6481 = INTRINSIC_XED_IFORM_VPANDNQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512
  toEnum 6482 = INTRINSIC_XED_IFORM_VPANDNQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512
  toEnum 6483 = INTRINSIC_XED_IFORM_VPANDNQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512
  toEnum 6484 = INTRINSIC_XED_IFORM_VPANDNQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512
  toEnum 6485 = INTRINSIC_XED_IFORM_VPANDNQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512
  toEnum 6486 = INTRINSIC_XED_IFORM_VPANDQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512
  toEnum 6487 = INTRINSIC_XED_IFORM_VPANDQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512
  toEnum 6488 = INTRINSIC_XED_IFORM_VPANDQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512
  toEnum 6489 = INTRINSIC_XED_IFORM_VPANDQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512
  toEnum 6490 = INTRINSIC_XED_IFORM_VPANDQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512
  toEnum 6491 = INTRINSIC_XED_IFORM_VPANDQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512
  toEnum 6492 = INTRINSIC_XED_IFORM_VPAVGB_XMMdq_XMMdq_MEMdq
  toEnum 6493 = INTRINSIC_XED_IFORM_VPAVGB_XMMdq_XMMdq_XMMdq
  toEnum 6494 = INTRINSIC_XED_IFORM_VPAVGB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512
  toEnum 6495 = INTRINSIC_XED_IFORM_VPAVGB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512
  toEnum 6496 = INTRINSIC_XED_IFORM_VPAVGB_YMMqq_YMMqq_MEMqq
  toEnum 6497 = INTRINSIC_XED_IFORM_VPAVGB_YMMqq_YMMqq_YMMqq
  toEnum 6498 = INTRINSIC_XED_IFORM_VPAVGB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512
  toEnum 6499 = INTRINSIC_XED_IFORM_VPAVGB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512
  toEnum 6500 = INTRINSIC_XED_IFORM_VPAVGB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512
  toEnum 6501 = INTRINSIC_XED_IFORM_VPAVGB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512
  toEnum 6502 = INTRINSIC_XED_IFORM_VPAVGW_XMMdq_XMMdq_MEMdq
  toEnum 6503 = INTRINSIC_XED_IFORM_VPAVGW_XMMdq_XMMdq_XMMdq
  toEnum 6504 = INTRINSIC_XED_IFORM_VPAVGW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512
  toEnum 6505 = INTRINSIC_XED_IFORM_VPAVGW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512
  toEnum 6506 = INTRINSIC_XED_IFORM_VPAVGW_YMMqq_YMMqq_MEMqq
  toEnum 6507 = INTRINSIC_XED_IFORM_VPAVGW_YMMqq_YMMqq_YMMqq
  toEnum 6508 = INTRINSIC_XED_IFORM_VPAVGW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512
  toEnum 6509 = INTRINSIC_XED_IFORM_VPAVGW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512
  toEnum 6510 = INTRINSIC_XED_IFORM_VPAVGW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512
  toEnum 6511 = INTRINSIC_XED_IFORM_VPAVGW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512
  toEnum 6512 = INTRINSIC_XED_IFORM_VPBLENDD_XMMdq_XMMdq_MEMdq_IMMb
  toEnum 6513 = INTRINSIC_XED_IFORM_VPBLENDD_XMMdq_XMMdq_XMMdq_IMMb
  toEnum 6514 = INTRINSIC_XED_IFORM_VPBLENDD_YMMqq_YMMqq_MEMqq_IMMb
  toEnum 6515 = INTRINSIC_XED_IFORM_VPBLENDD_YMMqq_YMMqq_YMMqq_IMMb
  toEnum 6516 = INTRINSIC_XED_IFORM_VPBLENDMB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512
  toEnum 6517 = INTRINSIC_XED_IFORM_VPBLENDMB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512
  toEnum 6518 = INTRINSIC_XED_IFORM_VPBLENDMB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512
  toEnum 6519 = INTRINSIC_XED_IFORM_VPBLENDMB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512
  toEnum 6520 = INTRINSIC_XED_IFORM_VPBLENDMB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512
  toEnum 6521 = INTRINSIC_XED_IFORM_VPBLENDMB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512
  toEnum 6522 = INTRINSIC_XED_IFORM_VPBLENDMD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512
  toEnum 6523 = INTRINSIC_XED_IFORM_VPBLENDMD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512
  toEnum 6524 = INTRINSIC_XED_IFORM_VPBLENDMD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512
  toEnum 6525 = INTRINSIC_XED_IFORM_VPBLENDMD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512
  toEnum 6526 = INTRINSIC_XED_IFORM_VPBLENDMD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512
  toEnum 6527 = INTRINSIC_XED_IFORM_VPBLENDMD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512
  toEnum 6528 = INTRINSIC_XED_IFORM_VPBLENDMQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512
  toEnum 6529 = INTRINSIC_XED_IFORM_VPBLENDMQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512
  toEnum 6530 = INTRINSIC_XED_IFORM_VPBLENDMQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512
  toEnum 6531 = INTRINSIC_XED_IFORM_VPBLENDMQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512
  toEnum 6532 = INTRINSIC_XED_IFORM_VPBLENDMQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512
  toEnum 6533 = INTRINSIC_XED_IFORM_VPBLENDMQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512
  toEnum 6534 = INTRINSIC_XED_IFORM_VPBLENDMW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512
  toEnum 6535 = INTRINSIC_XED_IFORM_VPBLENDMW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512
  toEnum 6536 = INTRINSIC_XED_IFORM_VPBLENDMW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512
  toEnum 6537 = INTRINSIC_XED_IFORM_VPBLENDMW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512
  toEnum 6538 = INTRINSIC_XED_IFORM_VPBLENDMW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512
  toEnum 6539 = INTRINSIC_XED_IFORM_VPBLENDMW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512
  toEnum 6540 = INTRINSIC_XED_IFORM_VPBLENDVB_XMMdq_XMMdq_MEMdq_XMMdq
  toEnum 6541 = INTRINSIC_XED_IFORM_VPBLENDVB_XMMdq_XMMdq_XMMdq_XMMdq
  toEnum 6542 = INTRINSIC_XED_IFORM_VPBLENDVB_YMMqq_YMMqq_MEMqq_YMMqq
  toEnum 6543 = INTRINSIC_XED_IFORM_VPBLENDVB_YMMqq_YMMqq_YMMqq_YMMqq
  toEnum 6544 = INTRINSIC_XED_IFORM_VPBLENDW_XMMdq_XMMdq_MEMdq_IMMb
  toEnum 6545 = INTRINSIC_XED_IFORM_VPBLENDW_XMMdq_XMMdq_XMMdq_IMMb
  toEnum 6546 = INTRINSIC_XED_IFORM_VPBLENDW_YMMqq_YMMqq_MEMqq_IMMb
  toEnum 6547 = INTRINSIC_XED_IFORM_VPBLENDW_YMMqq_YMMqq_YMMqq_IMMb
  toEnum 6548 = INTRINSIC_XED_IFORM_VPBROADCASTB_XMMdq_MEMb
  toEnum 6549 = INTRINSIC_XED_IFORM_VPBROADCASTB_XMMdq_XMMb
  toEnum 6550 = INTRINSIC_XED_IFORM_VPBROADCASTB_XMMu8_MASKmskw_GPR32u8_AVX512
  toEnum 6551 = INTRINSIC_XED_IFORM_VPBROADCASTB_XMMu8_MASKmskw_MEMu8_AVX512
  toEnum 6552 = INTRINSIC_XED_IFORM_VPBROADCASTB_XMMu8_MASKmskw_XMMu8_AVX512
  toEnum 6553 = INTRINSIC_XED_IFORM_VPBROADCASTB_YMMqq_MEMb
  toEnum 6554 = INTRINSIC_XED_IFORM_VPBROADCASTB_YMMqq_XMMb
  toEnum 6555 = INTRINSIC_XED_IFORM_VPBROADCASTB_YMMu8_MASKmskw_GPR32u8_AVX512
  toEnum 6556 = INTRINSIC_XED_IFORM_VPBROADCASTB_YMMu8_MASKmskw_MEMu8_AVX512
  toEnum 6557 = INTRINSIC_XED_IFORM_VPBROADCASTB_YMMu8_MASKmskw_XMMu8_AVX512
  toEnum 6558 = INTRINSIC_XED_IFORM_VPBROADCASTB_ZMMu8_MASKmskw_GPR32u8_AVX512
  toEnum 6559 = INTRINSIC_XED_IFORM_VPBROADCASTB_ZMMu8_MASKmskw_MEMu8_AVX512
  toEnum 6560 = INTRINSIC_XED_IFORM_VPBROADCASTB_ZMMu8_MASKmskw_XMMu8_AVX512
  toEnum 6561 = INTRINSIC_XED_IFORM_VPBROADCASTD_XMMdq_MEMd
  toEnum 6562 = INTRINSIC_XED_IFORM_VPBROADCASTD_XMMdq_XMMd
  toEnum 6563 = INTRINSIC_XED_IFORM_VPBROADCASTD_XMMu32_MASKmskw_GPR32u32_AVX512
  toEnum 6564 = INTRINSIC_XED_IFORM_VPBROADCASTD_XMMu32_MASKmskw_MEMu32_AVX512
  toEnum 6565 = INTRINSIC_XED_IFORM_VPBROADCASTD_XMMu32_MASKmskw_XMMu32_AVX512
  toEnum 6566 = INTRINSIC_XED_IFORM_VPBROADCASTD_YMMqq_MEMd
  toEnum 6567 = INTRINSIC_XED_IFORM_VPBROADCASTD_YMMqq_XMMd
  toEnum 6568 = INTRINSIC_XED_IFORM_VPBROADCASTD_YMMu32_MASKmskw_GPR32u32_AVX512
  toEnum 6569 = INTRINSIC_XED_IFORM_VPBROADCASTD_YMMu32_MASKmskw_MEMu32_AVX512
  toEnum 6570 = INTRINSIC_XED_IFORM_VPBROADCASTD_YMMu32_MASKmskw_XMMu32_AVX512
  toEnum 6571 = INTRINSIC_XED_IFORM_VPBROADCASTD_ZMMu32_MASKmskw_GPR32u32_AVX512
  toEnum 6572 = INTRINSIC_XED_IFORM_VPBROADCASTD_ZMMu32_MASKmskw_MEMu32_AVX512
  toEnum 6573 = INTRINSIC_XED_IFORM_VPBROADCASTD_ZMMu32_MASKmskw_XMMu32_AVX512
  toEnum 6574 = INTRINSIC_XED_IFORM_VPBROADCASTMB2Q_XMMu64_MASKu64_AVX512
  toEnum 6575 = INTRINSIC_XED_IFORM_VPBROADCASTMB2Q_YMMu64_MASKu64_AVX512
  toEnum 6576 = INTRINSIC_XED_IFORM_VPBROADCASTMB2Q_ZMMu64_MASKu64_AVX512CD
  toEnum 6577 = INTRINSIC_XED_IFORM_VPBROADCASTMW2D_XMMu32_MASKu32_AVX512
  toEnum 6578 = INTRINSIC_XED_IFORM_VPBROADCASTMW2D_YMMu32_MASKu32_AVX512
  toEnum 6579 = INTRINSIC_XED_IFORM_VPBROADCASTMW2D_ZMMu32_MASKu32_AVX512CD
  toEnum 6580 = INTRINSIC_XED_IFORM_VPBROADCASTQ_XMMdq_MEMq
  toEnum 6581 = INTRINSIC_XED_IFORM_VPBROADCASTQ_XMMdq_XMMq
  toEnum 6582 = INTRINSIC_XED_IFORM_VPBROADCASTQ_XMMu64_MASKmskw_GPR64u64_AVX512
  toEnum 6583 = INTRINSIC_XED_IFORM_VPBROADCASTQ_XMMu64_MASKmskw_MEMu64_AVX512
  toEnum 6584 = INTRINSIC_XED_IFORM_VPBROADCASTQ_XMMu64_MASKmskw_XMMu64_AVX512
  toEnum 6585 = INTRINSIC_XED_IFORM_VPBROADCASTQ_YMMqq_MEMq
  toEnum 6586 = INTRINSIC_XED_IFORM_VPBROADCASTQ_YMMqq_XMMq
  toEnum 6587 = INTRINSIC_XED_IFORM_VPBROADCASTQ_YMMu64_MASKmskw_GPR64u64_AVX512
  toEnum 6588 = INTRINSIC_XED_IFORM_VPBROADCASTQ_YMMu64_MASKmskw_MEMu64_AVX512
  toEnum 6589 = INTRINSIC_XED_IFORM_VPBROADCASTQ_YMMu64_MASKmskw_XMMu64_AVX512
  toEnum 6590 = INTRINSIC_XED_IFORM_VPBROADCASTQ_ZMMu64_MASKmskw_GPR64u64_AVX512
  toEnum 6591 = INTRINSIC_XED_IFORM_VPBROADCASTQ_ZMMu64_MASKmskw_MEMu64_AVX512
  toEnum 6592 = INTRINSIC_XED_IFORM_VPBROADCASTQ_ZMMu64_MASKmskw_XMMu64_AVX512
  toEnum 6593 = INTRINSIC_XED_IFORM_VPBROADCASTW_XMMdq_MEMw
  toEnum 6594 = INTRINSIC_XED_IFORM_VPBROADCASTW_XMMdq_XMMw
  toEnum 6595 = INTRINSIC_XED_IFORM_VPBROADCASTW_XMMu16_MASKmskw_GPR32u16_AVX512
  toEnum 6596 = INTRINSIC_XED_IFORM_VPBROADCASTW_XMMu16_MASKmskw_MEMu16_AVX512
  toEnum 6597 = INTRINSIC_XED_IFORM_VPBROADCASTW_XMMu16_MASKmskw_XMMu16_AVX512
  toEnum 6598 = INTRINSIC_XED_IFORM_VPBROADCASTW_YMMqq_MEMw
  toEnum 6599 = INTRINSIC_XED_IFORM_VPBROADCASTW_YMMqq_XMMw
  toEnum 6600 = INTRINSIC_XED_IFORM_VPBROADCASTW_YMMu16_MASKmskw_GPR32u16_AVX512
  toEnum 6601 = INTRINSIC_XED_IFORM_VPBROADCASTW_YMMu16_MASKmskw_MEMu16_AVX512
  toEnum 6602 = INTRINSIC_XED_IFORM_VPBROADCASTW_YMMu16_MASKmskw_XMMu16_AVX512
  toEnum 6603 = INTRINSIC_XED_IFORM_VPBROADCASTW_ZMMu16_MASKmskw_GPR32u16_AVX512
  toEnum 6604 = INTRINSIC_XED_IFORM_VPBROADCASTW_ZMMu16_MASKmskw_MEMu16_AVX512
  toEnum 6605 = INTRINSIC_XED_IFORM_VPBROADCASTW_ZMMu16_MASKmskw_XMMu16_AVX512
  toEnum 6606 = INTRINSIC_XED_IFORM_VPCLMULQDQ_XMMdq_XMMdq_MEMdq_IMMb
  toEnum 6607 = INTRINSIC_XED_IFORM_VPCLMULQDQ_XMMdq_XMMdq_XMMdq_IMMb
  toEnum 6608 = INTRINSIC_XED_IFORM_VPCLMULQDQ_XMMu128_XMMu64_MEMu64_IMM8_AVX512
  toEnum 6609 = INTRINSIC_XED_IFORM_VPCLMULQDQ_XMMu128_XMMu64_XMMu64_IMM8_AVX512
  toEnum 6610 = INTRINSIC_XED_IFORM_VPCLMULQDQ_YMMu128_YMMu64_MEMu64_IMM8
  toEnum 6611 = INTRINSIC_XED_IFORM_VPCLMULQDQ_YMMu128_YMMu64_MEMu64_IMM8_AVX512
  toEnum 6612 = INTRINSIC_XED_IFORM_VPCLMULQDQ_YMMu128_YMMu64_YMMu64_IMM8
  toEnum 6613 = INTRINSIC_XED_IFORM_VPCLMULQDQ_YMMu128_YMMu64_YMMu64_IMM8_AVX512
  toEnum 6614 = INTRINSIC_XED_IFORM_VPCLMULQDQ_ZMMu128_ZMMu64_MEMu64_IMM8_AVX512
  toEnum 6615 = INTRINSIC_XED_IFORM_VPCLMULQDQ_ZMMu128_ZMMu64_ZMMu64_IMM8_AVX512
  toEnum 6616 = INTRINSIC_XED_IFORM_VPCMOV_XMMdq_XMMdq_MEMdq_XMMdq
  toEnum 6617 = INTRINSIC_XED_IFORM_VPCMOV_XMMdq_XMMdq_XMMdq_MEMdq
  toEnum 6618 = INTRINSIC_XED_IFORM_VPCMOV_XMMdq_XMMdq_XMMdq_XMMdq
  toEnum 6619 = INTRINSIC_XED_IFORM_VPCMOV_YMMqq_YMMqq_MEMqq_YMMqq
  toEnum 6620 = INTRINSIC_XED_IFORM_VPCMOV_YMMqq_YMMqq_YMMqq_MEMqq
  toEnum 6621 = INTRINSIC_XED_IFORM_VPCMOV_YMMqq_YMMqq_YMMqq_YMMqq
  toEnum 6622 = INTRINSIC_XED_IFORM_VPCMPB_MASKmskw_MASKmskw_XMMi8_MEMi8_IMM8_AVX512
  toEnum 6623 = INTRINSIC_XED_IFORM_VPCMPB_MASKmskw_MASKmskw_XMMi8_XMMi8_IMM8_AVX512
  toEnum 6624 = INTRINSIC_XED_IFORM_VPCMPB_MASKmskw_MASKmskw_YMMi8_MEMi8_IMM8_AVX512
  toEnum 6625 = INTRINSIC_XED_IFORM_VPCMPB_MASKmskw_MASKmskw_YMMi8_YMMi8_IMM8_AVX512
  toEnum 6626 = INTRINSIC_XED_IFORM_VPCMPB_MASKmskw_MASKmskw_ZMMi8_MEMi8_IMM8_AVX512
  toEnum 6627 = INTRINSIC_XED_IFORM_VPCMPB_MASKmskw_MASKmskw_ZMMi8_ZMMi8_IMM8_AVX512
  toEnum 6628 = INTRINSIC_XED_IFORM_VPCMPD_MASKmskw_MASKmskw_XMMi32_MEMi32_IMM8_AVX512
  toEnum 6629 = INTRINSIC_XED_IFORM_VPCMPD_MASKmskw_MASKmskw_XMMi32_XMMi32_IMM8_AVX512
  toEnum 6630 = INTRINSIC_XED_IFORM_VPCMPD_MASKmskw_MASKmskw_YMMi32_MEMi32_IMM8_AVX512
  toEnum 6631 = INTRINSIC_XED_IFORM_VPCMPD_MASKmskw_MASKmskw_YMMi32_YMMi32_IMM8_AVX512
  toEnum 6632 = INTRINSIC_XED_IFORM_VPCMPD_MASKmskw_MASKmskw_ZMMi32_MEMi32_IMM8_AVX512
  toEnum 6633 = INTRINSIC_XED_IFORM_VPCMPD_MASKmskw_MASKmskw_ZMMi32_ZMMi32_IMM8_AVX512
  toEnum 6634 = INTRINSIC_XED_IFORM_VPCMPEQB_MASKmskw_MASKmskw_XMMu8_MEMu8_AVX512
  toEnum 6635 = INTRINSIC_XED_IFORM_VPCMPEQB_MASKmskw_MASKmskw_XMMu8_XMMu8_AVX512
  toEnum 6636 = INTRINSIC_XED_IFORM_VPCMPEQB_MASKmskw_MASKmskw_YMMu8_MEMu8_AVX512
  toEnum 6637 = INTRINSIC_XED_IFORM_VPCMPEQB_MASKmskw_MASKmskw_YMMu8_YMMu8_AVX512
  toEnum 6638 = INTRINSIC_XED_IFORM_VPCMPEQB_MASKmskw_MASKmskw_ZMMu8_MEMu8_AVX512
  toEnum 6639 = INTRINSIC_XED_IFORM_VPCMPEQB_MASKmskw_MASKmskw_ZMMu8_ZMMu8_AVX512
  toEnum 6640 = INTRINSIC_XED_IFORM_VPCMPEQB_XMMdq_XMMdq_MEMdq
  toEnum 6641 = INTRINSIC_XED_IFORM_VPCMPEQB_XMMdq_XMMdq_XMMdq
  toEnum 6642 = INTRINSIC_XED_IFORM_VPCMPEQB_YMMqq_YMMqq_MEMqq
  toEnum 6643 = INTRINSIC_XED_IFORM_VPCMPEQB_YMMqq_YMMqq_YMMqq
  toEnum 6644 = INTRINSIC_XED_IFORM_VPCMPEQD_MASKmskw_MASKmskw_XMMu32_MEMu32_AVX512
  toEnum 6645 = INTRINSIC_XED_IFORM_VPCMPEQD_MASKmskw_MASKmskw_XMMu32_XMMu32_AVX512
  toEnum 6646 = INTRINSIC_XED_IFORM_VPCMPEQD_MASKmskw_MASKmskw_YMMu32_MEMu32_AVX512
  toEnum 6647 = INTRINSIC_XED_IFORM_VPCMPEQD_MASKmskw_MASKmskw_YMMu32_YMMu32_AVX512
  toEnum 6648 = INTRINSIC_XED_IFORM_VPCMPEQD_MASKmskw_MASKmskw_ZMMu32_MEMu32_AVX512
  toEnum 6649 = INTRINSIC_XED_IFORM_VPCMPEQD_MASKmskw_MASKmskw_ZMMu32_ZMMu32_AVX512
  toEnum 6650 = INTRINSIC_XED_IFORM_VPCMPEQD_XMMdq_XMMdq_MEMdq
  toEnum 6651 = INTRINSIC_XED_IFORM_VPCMPEQD_XMMdq_XMMdq_XMMdq
  toEnum 6652 = INTRINSIC_XED_IFORM_VPCMPEQD_YMMqq_YMMqq_MEMqq
  toEnum 6653 = INTRINSIC_XED_IFORM_VPCMPEQD_YMMqq_YMMqq_YMMqq
  toEnum 6654 = INTRINSIC_XED_IFORM_VPCMPEQQ_MASKmskw_MASKmskw_XMMu64_MEMu64_AVX512
  toEnum 6655 = INTRINSIC_XED_IFORM_VPCMPEQQ_MASKmskw_MASKmskw_XMMu64_XMMu64_AVX512
  toEnum 6656 = INTRINSIC_XED_IFORM_VPCMPEQQ_MASKmskw_MASKmskw_YMMu64_MEMu64_AVX512
  toEnum 6657 = INTRINSIC_XED_IFORM_VPCMPEQQ_MASKmskw_MASKmskw_YMMu64_YMMu64_AVX512
  toEnum 6658 = INTRINSIC_XED_IFORM_VPCMPEQQ_MASKmskw_MASKmskw_ZMMu64_MEMu64_AVX512
  toEnum 6659 = INTRINSIC_XED_IFORM_VPCMPEQQ_MASKmskw_MASKmskw_ZMMu64_ZMMu64_AVX512
  toEnum 6660 = INTRINSIC_XED_IFORM_VPCMPEQQ_XMMdq_XMMdq_MEMdq
  toEnum 6661 = INTRINSIC_XED_IFORM_VPCMPEQQ_XMMdq_XMMdq_XMMdq
  toEnum 6662 = INTRINSIC_XED_IFORM_VPCMPEQQ_YMMqq_YMMqq_MEMqq
  toEnum 6663 = INTRINSIC_XED_IFORM_VPCMPEQQ_YMMqq_YMMqq_YMMqq
  toEnum 6664 = INTRINSIC_XED_IFORM_VPCMPEQW_MASKmskw_MASKmskw_XMMu16_MEMu16_AVX512
  toEnum 6665 = INTRINSIC_XED_IFORM_VPCMPEQW_MASKmskw_MASKmskw_XMMu16_XMMu16_AVX512
  toEnum 6666 = INTRINSIC_XED_IFORM_VPCMPEQW_MASKmskw_MASKmskw_YMMu16_MEMu16_AVX512
  toEnum 6667 = INTRINSIC_XED_IFORM_VPCMPEQW_MASKmskw_MASKmskw_YMMu16_YMMu16_AVX512
  toEnum 6668 = INTRINSIC_XED_IFORM_VPCMPEQW_MASKmskw_MASKmskw_ZMMu16_MEMu16_AVX512
  toEnum 6669 = INTRINSIC_XED_IFORM_VPCMPEQW_MASKmskw_MASKmskw_ZMMu16_ZMMu16_AVX512
  toEnum 6670 = INTRINSIC_XED_IFORM_VPCMPEQW_XMMdq_XMMdq_MEMdq
  toEnum 6671 = INTRINSIC_XED_IFORM_VPCMPEQW_XMMdq_XMMdq_XMMdq
  toEnum 6672 = INTRINSIC_XED_IFORM_VPCMPEQW_YMMqq_YMMqq_MEMqq
  toEnum 6673 = INTRINSIC_XED_IFORM_VPCMPEQW_YMMqq_YMMqq_YMMqq
  toEnum 6674 = INTRINSIC_XED_IFORM_VPCMPESTRI_XMMdq_MEMdq_IMMb
  toEnum 6675 = INTRINSIC_XED_IFORM_VPCMPESTRI_XMMdq_XMMdq_IMMb
  toEnum 6676 = INTRINSIC_XED_IFORM_VPCMPESTRI64_XMMdq_MEMdq_IMMb
  toEnum 6677 = INTRINSIC_XED_IFORM_VPCMPESTRI64_XMMdq_XMMdq_IMMb
  toEnum 6678 = INTRINSIC_XED_IFORM_VPCMPESTRM_XMMdq_MEMdq_IMMb
  toEnum 6679 = INTRINSIC_XED_IFORM_VPCMPESTRM_XMMdq_XMMdq_IMMb
  toEnum 6680 = INTRINSIC_XED_IFORM_VPCMPESTRM64_XMMdq_MEMdq_IMMb
  toEnum 6681 = INTRINSIC_XED_IFORM_VPCMPESTRM64_XMMdq_XMMdq_IMMb
  toEnum 6682 = INTRINSIC_XED_IFORM_VPCMPGTB_MASKmskw_MASKmskw_XMMu8_MEMu8_AVX512
  toEnum 6683 = INTRINSIC_XED_IFORM_VPCMPGTB_MASKmskw_MASKmskw_XMMu8_XMMu8_AVX512
  toEnum 6684 = INTRINSIC_XED_IFORM_VPCMPGTB_MASKmskw_MASKmskw_YMMu8_MEMu8_AVX512
  toEnum 6685 = INTRINSIC_XED_IFORM_VPCMPGTB_MASKmskw_MASKmskw_YMMu8_YMMu8_AVX512
  toEnum 6686 = INTRINSIC_XED_IFORM_VPCMPGTB_MASKmskw_MASKmskw_ZMMu8_MEMu8_AVX512
  toEnum 6687 = INTRINSIC_XED_IFORM_VPCMPGTB_MASKmskw_MASKmskw_ZMMu8_ZMMu8_AVX512
  toEnum 6688 = INTRINSIC_XED_IFORM_VPCMPGTB_XMMdq_XMMdq_MEMdq
  toEnum 6689 = INTRINSIC_XED_IFORM_VPCMPGTB_XMMdq_XMMdq_XMMdq
  toEnum 6690 = INTRINSIC_XED_IFORM_VPCMPGTB_YMMqq_YMMqq_MEMqq
  toEnum 6691 = INTRINSIC_XED_IFORM_VPCMPGTB_YMMqq_YMMqq_YMMqq
  toEnum 6692 = INTRINSIC_XED_IFORM_VPCMPGTD_MASKmskw_MASKmskw_XMMi32_MEMi32_AVX512
  toEnum 6693 = INTRINSIC_XED_IFORM_VPCMPGTD_MASKmskw_MASKmskw_XMMi32_XMMi32_AVX512
  toEnum 6694 = INTRINSIC_XED_IFORM_VPCMPGTD_MASKmskw_MASKmskw_YMMi32_MEMi32_AVX512
  toEnum 6695 = INTRINSIC_XED_IFORM_VPCMPGTD_MASKmskw_MASKmskw_YMMi32_YMMi32_AVX512
  toEnum 6696 = INTRINSIC_XED_IFORM_VPCMPGTD_MASKmskw_MASKmskw_ZMMi32_MEMi32_AVX512
  toEnum 6697 = INTRINSIC_XED_IFORM_VPCMPGTD_MASKmskw_MASKmskw_ZMMi32_ZMMi32_AVX512
  toEnum 6698 = INTRINSIC_XED_IFORM_VPCMPGTD_XMMdq_XMMdq_MEMdq
  toEnum 6699 = INTRINSIC_XED_IFORM_VPCMPGTD_XMMdq_XMMdq_XMMdq
  toEnum 6700 = INTRINSIC_XED_IFORM_VPCMPGTD_YMMqq_YMMqq_MEMqq
  toEnum 6701 = INTRINSIC_XED_IFORM_VPCMPGTD_YMMqq_YMMqq_YMMqq
  toEnum 6702 = INTRINSIC_XED_IFORM_VPCMPGTQ_MASKmskw_MASKmskw_XMMi64_MEMi64_AVX512
  toEnum 6703 = INTRINSIC_XED_IFORM_VPCMPGTQ_MASKmskw_MASKmskw_XMMi64_XMMi64_AVX512
  toEnum 6704 = INTRINSIC_XED_IFORM_VPCMPGTQ_MASKmskw_MASKmskw_YMMi64_MEMi64_AVX512
  toEnum 6705 = INTRINSIC_XED_IFORM_VPCMPGTQ_MASKmskw_MASKmskw_YMMi64_YMMi64_AVX512
  toEnum 6706 = INTRINSIC_XED_IFORM_VPCMPGTQ_MASKmskw_MASKmskw_ZMMi64_MEMi64_AVX512
  toEnum 6707 = INTRINSIC_XED_IFORM_VPCMPGTQ_MASKmskw_MASKmskw_ZMMi64_ZMMi64_AVX512
  toEnum 6708 = INTRINSIC_XED_IFORM_VPCMPGTQ_XMMdq_XMMdq_MEMdq
  toEnum 6709 = INTRINSIC_XED_IFORM_VPCMPGTQ_XMMdq_XMMdq_XMMdq
  toEnum 6710 = INTRINSIC_XED_IFORM_VPCMPGTQ_YMMqq_YMMqq_MEMqq
  toEnum 6711 = INTRINSIC_XED_IFORM_VPCMPGTQ_YMMqq_YMMqq_YMMqq
  toEnum 6712 = INTRINSIC_XED_IFORM_VPCMPGTW_MASKmskw_MASKmskw_XMMu16_MEMu16_AVX512
  toEnum 6713 = INTRINSIC_XED_IFORM_VPCMPGTW_MASKmskw_MASKmskw_XMMu16_XMMu16_AVX512
  toEnum 6714 = INTRINSIC_XED_IFORM_VPCMPGTW_MASKmskw_MASKmskw_YMMu16_MEMu16_AVX512
  toEnum 6715 = INTRINSIC_XED_IFORM_VPCMPGTW_MASKmskw_MASKmskw_YMMu16_YMMu16_AVX512
  toEnum 6716 = INTRINSIC_XED_IFORM_VPCMPGTW_MASKmskw_MASKmskw_ZMMu16_MEMu16_AVX512
  toEnum 6717 = INTRINSIC_XED_IFORM_VPCMPGTW_MASKmskw_MASKmskw_ZMMu16_ZMMu16_AVX512
  toEnum 6718 = INTRINSIC_XED_IFORM_VPCMPGTW_XMMdq_XMMdq_MEMdq
  toEnum 6719 = INTRINSIC_XED_IFORM_VPCMPGTW_XMMdq_XMMdq_XMMdq
  toEnum 6720 = INTRINSIC_XED_IFORM_VPCMPGTW_YMMqq_YMMqq_MEMqq
  toEnum 6721 = INTRINSIC_XED_IFORM_VPCMPGTW_YMMqq_YMMqq_YMMqq
  toEnum 6722 = INTRINSIC_XED_IFORM_VPCMPISTRI_XMMdq_MEMdq_IMMb
  toEnum 6723 = INTRINSIC_XED_IFORM_VPCMPISTRI_XMMdq_XMMdq_IMMb
  toEnum 6724 = INTRINSIC_XED_IFORM_VPCMPISTRI64_XMMdq_MEMdq_IMMb
  toEnum 6725 = INTRINSIC_XED_IFORM_VPCMPISTRI64_XMMdq_XMMdq_IMMb
  toEnum 6726 = INTRINSIC_XED_IFORM_VPCMPISTRM_XMMdq_MEMdq_IMMb
  toEnum 6727 = INTRINSIC_XED_IFORM_VPCMPISTRM_XMMdq_XMMdq_IMMb
  toEnum 6728 = INTRINSIC_XED_IFORM_VPCMPQ_MASKmskw_MASKmskw_XMMi64_MEMi64_IMM8_AVX512
  toEnum 6729 = INTRINSIC_XED_IFORM_VPCMPQ_MASKmskw_MASKmskw_XMMi64_XMMi64_IMM8_AVX512
  toEnum 6730 = INTRINSIC_XED_IFORM_VPCMPQ_MASKmskw_MASKmskw_YMMi64_MEMi64_IMM8_AVX512
  toEnum 6731 = INTRINSIC_XED_IFORM_VPCMPQ_MASKmskw_MASKmskw_YMMi64_YMMi64_IMM8_AVX512
  toEnum 6732 = INTRINSIC_XED_IFORM_VPCMPQ_MASKmskw_MASKmskw_ZMMi64_MEMi64_IMM8_AVX512
  toEnum 6733 = INTRINSIC_XED_IFORM_VPCMPQ_MASKmskw_MASKmskw_ZMMi64_ZMMi64_IMM8_AVX512
  toEnum 6734 = INTRINSIC_XED_IFORM_VPCMPUB_MASKmskw_MASKmskw_XMMu8_MEMu8_IMM8_AVX512
  toEnum 6735 = INTRINSIC_XED_IFORM_VPCMPUB_MASKmskw_MASKmskw_XMMu8_XMMu8_IMM8_AVX512
  toEnum 6736 = INTRINSIC_XED_IFORM_VPCMPUB_MASKmskw_MASKmskw_YMMu8_MEMu8_IMM8_AVX512
  toEnum 6737 = INTRINSIC_XED_IFORM_VPCMPUB_MASKmskw_MASKmskw_YMMu8_YMMu8_IMM8_AVX512
  toEnum 6738 = INTRINSIC_XED_IFORM_VPCMPUB_MASKmskw_MASKmskw_ZMMu8_MEMu8_IMM8_AVX512
  toEnum 6739 = INTRINSIC_XED_IFORM_VPCMPUB_MASKmskw_MASKmskw_ZMMu8_ZMMu8_IMM8_AVX512
  toEnum 6740 = INTRINSIC_XED_IFORM_VPCMPUD_MASKmskw_MASKmskw_XMMu32_MEMu32_IMM8_AVX512
  toEnum 6741 = INTRINSIC_XED_IFORM_VPCMPUD_MASKmskw_MASKmskw_XMMu32_XMMu32_IMM8_AVX512
  toEnum 6742 = INTRINSIC_XED_IFORM_VPCMPUD_MASKmskw_MASKmskw_YMMu32_MEMu32_IMM8_AVX512
  toEnum 6743 = INTRINSIC_XED_IFORM_VPCMPUD_MASKmskw_MASKmskw_YMMu32_YMMu32_IMM8_AVX512
  toEnum 6744 = INTRINSIC_XED_IFORM_VPCMPUD_MASKmskw_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512
  toEnum 6745 = INTRINSIC_XED_IFORM_VPCMPUD_MASKmskw_MASKmskw_ZMMu32_ZMMu32_IMM8_AVX512
  toEnum 6746 = INTRINSIC_XED_IFORM_VPCMPUQ_MASKmskw_MASKmskw_XMMu64_MEMu64_IMM8_AVX512
  toEnum 6747 = INTRINSIC_XED_IFORM_VPCMPUQ_MASKmskw_MASKmskw_XMMu64_XMMu64_IMM8_AVX512
  toEnum 6748 = INTRINSIC_XED_IFORM_VPCMPUQ_MASKmskw_MASKmskw_YMMu64_MEMu64_IMM8_AVX512
  toEnum 6749 = INTRINSIC_XED_IFORM_VPCMPUQ_MASKmskw_MASKmskw_YMMu64_YMMu64_IMM8_AVX512
  toEnum 6750 = INTRINSIC_XED_IFORM_VPCMPUQ_MASKmskw_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512
  toEnum 6751 = INTRINSIC_XED_IFORM_VPCMPUQ_MASKmskw_MASKmskw_ZMMu64_ZMMu64_IMM8_AVX512
  toEnum 6752 = INTRINSIC_XED_IFORM_VPCMPUW_MASKmskw_MASKmskw_XMMu16_MEMu16_IMM8_AVX512
  toEnum 6753 = INTRINSIC_XED_IFORM_VPCMPUW_MASKmskw_MASKmskw_XMMu16_XMMu16_IMM8_AVX512
  toEnum 6754 = INTRINSIC_XED_IFORM_VPCMPUW_MASKmskw_MASKmskw_YMMu16_MEMu16_IMM8_AVX512
  toEnum 6755 = INTRINSIC_XED_IFORM_VPCMPUW_MASKmskw_MASKmskw_YMMu16_YMMu16_IMM8_AVX512
  toEnum 6756 = INTRINSIC_XED_IFORM_VPCMPUW_MASKmskw_MASKmskw_ZMMu16_MEMu16_IMM8_AVX512
  toEnum 6757 = INTRINSIC_XED_IFORM_VPCMPUW_MASKmskw_MASKmskw_ZMMu16_ZMMu16_IMM8_AVX512
  toEnum 6758 = INTRINSIC_XED_IFORM_VPCMPW_MASKmskw_MASKmskw_XMMi16_MEMi16_IMM8_AVX512
  toEnum 6759 = INTRINSIC_XED_IFORM_VPCMPW_MASKmskw_MASKmskw_XMMi16_XMMi16_IMM8_AVX512
  toEnum 6760 = INTRINSIC_XED_IFORM_VPCMPW_MASKmskw_MASKmskw_YMMi16_MEMi16_IMM8_AVX512
  toEnum 6761 = INTRINSIC_XED_IFORM_VPCMPW_MASKmskw_MASKmskw_YMMi16_YMMi16_IMM8_AVX512
  toEnum 6762 = INTRINSIC_XED_IFORM_VPCMPW_MASKmskw_MASKmskw_ZMMi16_MEMi16_IMM8_AVX512
  toEnum 6763 = INTRINSIC_XED_IFORM_VPCMPW_MASKmskw_MASKmskw_ZMMi16_ZMMi16_IMM8_AVX512
  toEnum 6764 = INTRINSIC_XED_IFORM_VPCOMB_XMMdq_XMMdq_MEMdq_IMMb
  toEnum 6765 = INTRINSIC_XED_IFORM_VPCOMB_XMMdq_XMMdq_XMMdq_IMMb
  toEnum 6766 = INTRINSIC_XED_IFORM_VPCOMD_XMMdq_XMMdq_MEMdq_IMMb
  toEnum 6767 = INTRINSIC_XED_IFORM_VPCOMD_XMMdq_XMMdq_XMMdq_IMMb
  toEnum 6768 = INTRINSIC_XED_IFORM_VPCOMPRESSB_MEMu8_MASKmskw_XMMu8_AVX512
  toEnum 6769 = INTRINSIC_XED_IFORM_VPCOMPRESSB_MEMu8_MASKmskw_YMMu8_AVX512
  toEnum 6770 = INTRINSIC_XED_IFORM_VPCOMPRESSB_MEMu8_MASKmskw_ZMMu8_AVX512
  toEnum 6771 = INTRINSIC_XED_IFORM_VPCOMPRESSB_XMMu8_MASKmskw_XMMu8_AVX512
  toEnum 6772 = INTRINSIC_XED_IFORM_VPCOMPRESSB_YMMu8_MASKmskw_YMMu8_AVX512
  toEnum 6773 = INTRINSIC_XED_IFORM_VPCOMPRESSB_ZMMu8_MASKmskw_ZMMu8_AVX512
  toEnum 6774 = INTRINSIC_XED_IFORM_VPCOMPRESSD_MEMu32_MASKmskw_XMMu32_AVX512
  toEnum 6775 = INTRINSIC_XED_IFORM_VPCOMPRESSD_MEMu32_MASKmskw_YMMu32_AVX512
  toEnum 6776 = INTRINSIC_XED_IFORM_VPCOMPRESSD_MEMu32_MASKmskw_ZMMu32_AVX512
  toEnum 6777 = INTRINSIC_XED_IFORM_VPCOMPRESSD_XMMu32_MASKmskw_XMMu32_AVX512
  toEnum 6778 = INTRINSIC_XED_IFORM_VPCOMPRESSD_YMMu32_MASKmskw_YMMu32_AVX512
  toEnum 6779 = INTRINSIC_XED_IFORM_VPCOMPRESSD_ZMMu32_MASKmskw_ZMMu32_AVX512
  toEnum 6780 = INTRINSIC_XED_IFORM_VPCOMPRESSQ_MEMu64_MASKmskw_XMMu64_AVX512
  toEnum 6781 = INTRINSIC_XED_IFORM_VPCOMPRESSQ_MEMu64_MASKmskw_YMMu64_AVX512
  toEnum 6782 = INTRINSIC_XED_IFORM_VPCOMPRESSQ_MEMu64_MASKmskw_ZMMu64_AVX512
  toEnum 6783 = INTRINSIC_XED_IFORM_VPCOMPRESSQ_XMMu64_MASKmskw_XMMu64_AVX512
  toEnum 6784 = INTRINSIC_XED_IFORM_VPCOMPRESSQ_YMMu64_MASKmskw_YMMu64_AVX512
  toEnum 6785 = INTRINSIC_XED_IFORM_VPCOMPRESSQ_ZMMu64_MASKmskw_ZMMu64_AVX512
  toEnum 6786 = INTRINSIC_XED_IFORM_VPCOMPRESSW_MEMu16_MASKmskw_XMMu16_AVX512
  toEnum 6787 = INTRINSIC_XED_IFORM_VPCOMPRESSW_MEMu16_MASKmskw_YMMu16_AVX512
  toEnum 6788 = INTRINSIC_XED_IFORM_VPCOMPRESSW_MEMu16_MASKmskw_ZMMu16_AVX512
  toEnum 6789 = INTRINSIC_XED_IFORM_VPCOMPRESSW_XMMu16_MASKmskw_XMMu16_AVX512
  toEnum 6790 = INTRINSIC_XED_IFORM_VPCOMPRESSW_YMMu16_MASKmskw_YMMu16_AVX512
  toEnum 6791 = INTRINSIC_XED_IFORM_VPCOMPRESSW_ZMMu16_MASKmskw_ZMMu16_AVX512
  toEnum 6792 = INTRINSIC_XED_IFORM_VPCOMQ_XMMdq_XMMdq_MEMdq_IMMb
  toEnum 6793 = INTRINSIC_XED_IFORM_VPCOMQ_XMMdq_XMMdq_XMMdq_IMMb
  toEnum 6794 = INTRINSIC_XED_IFORM_VPCOMUB_XMMdq_XMMdq_MEMdq_IMMb
  toEnum 6795 = INTRINSIC_XED_IFORM_VPCOMUB_XMMdq_XMMdq_XMMdq_IMMb
  toEnum 6796 = INTRINSIC_XED_IFORM_VPCOMUD_XMMdq_XMMdq_MEMdq_IMMb
  toEnum 6797 = INTRINSIC_XED_IFORM_VPCOMUD_XMMdq_XMMdq_XMMdq_IMMb
  toEnum 6798 = INTRINSIC_XED_IFORM_VPCOMUQ_XMMdq_XMMdq_MEMdq_IMMb
  toEnum 6799 = INTRINSIC_XED_IFORM_VPCOMUQ_XMMdq_XMMdq_XMMdq_IMMb
  toEnum 6800 = INTRINSIC_XED_IFORM_VPCOMUW_XMMdq_XMMdq_MEMdq_IMMb
  toEnum 6801 = INTRINSIC_XED_IFORM_VPCOMUW_XMMdq_XMMdq_XMMdq_IMMb
  toEnum 6802 = INTRINSIC_XED_IFORM_VPCOMW_XMMdq_XMMdq_MEMdq_IMMb
  toEnum 6803 = INTRINSIC_XED_IFORM_VPCOMW_XMMdq_XMMdq_XMMdq_IMMb
  toEnum 6804 = INTRINSIC_XED_IFORM_VPCONFLICTD_XMMu32_MASKmskw_MEMu32_AVX512
  toEnum 6805 = INTRINSIC_XED_IFORM_VPCONFLICTD_XMMu32_MASKmskw_XMMu32_AVX512
  toEnum 6806 = INTRINSIC_XED_IFORM_VPCONFLICTD_YMMu32_MASKmskw_MEMu32_AVX512
  toEnum 6807 = INTRINSIC_XED_IFORM_VPCONFLICTD_YMMu32_MASKmskw_YMMu32_AVX512
  toEnum 6808 = INTRINSIC_XED_IFORM_VPCONFLICTD_ZMMu32_MASKmskw_MEMu32_AVX512CD
  toEnum 6809 = INTRINSIC_XED_IFORM_VPCONFLICTD_ZMMu32_MASKmskw_ZMMu32_AVX512CD
  toEnum 6810 = INTRINSIC_XED_IFORM_VPCONFLICTQ_XMMu64_MASKmskw_MEMu64_AVX512
  toEnum 6811 = INTRINSIC_XED_IFORM_VPCONFLICTQ_XMMu64_MASKmskw_XMMu64_AVX512
  toEnum 6812 = INTRINSIC_XED_IFORM_VPCONFLICTQ_YMMu64_MASKmskw_MEMu64_AVX512
  toEnum 6813 = INTRINSIC_XED_IFORM_VPCONFLICTQ_YMMu64_MASKmskw_YMMu64_AVX512
  toEnum 6814 = INTRINSIC_XED_IFORM_VPCONFLICTQ_ZMMu64_MASKmskw_MEMu64_AVX512CD
  toEnum 6815 = INTRINSIC_XED_IFORM_VPCONFLICTQ_ZMMu64_MASKmskw_ZMMu64_AVX512CD
  toEnum 6816 = INTRINSIC_XED_IFORM_VPDPBSSD_XMMi32_XMM4i8_MEM4i8
  toEnum 6817 = INTRINSIC_XED_IFORM_VPDPBSSD_XMMi32_XMM4i8_XMM4i8
  toEnum 6818 = INTRINSIC_XED_IFORM_VPDPBSSD_YMMi32_YMM4i8_MEM4i8
  toEnum 6819 = INTRINSIC_XED_IFORM_VPDPBSSD_YMMi32_YMM4i8_YMM4i8
  toEnum 6820 = INTRINSIC_XED_IFORM_VPDPBSSDS_XMMi32_XMM4i8_MEM4i8
  toEnum 6821 = INTRINSIC_XED_IFORM_VPDPBSSDS_XMMi32_XMM4i8_XMM4i8
  toEnum 6822 = INTRINSIC_XED_IFORM_VPDPBSSDS_YMMi32_YMM4i8_MEM4i8
  toEnum 6823 = INTRINSIC_XED_IFORM_VPDPBSSDS_YMMi32_YMM4i8_YMM4i8
  toEnum 6824 = INTRINSIC_XED_IFORM_VPDPBSUD_XMMi32_XMM4i8_MEM4u8
  toEnum 6825 = INTRINSIC_XED_IFORM_VPDPBSUD_XMMi32_XMM4i8_XMM4u8
  toEnum 6826 = INTRINSIC_XED_IFORM_VPDPBSUD_YMMi32_YMM4i8_MEM4u8
  toEnum 6827 = INTRINSIC_XED_IFORM_VPDPBSUD_YMMi32_YMM4i8_YMM4u8
  toEnum 6828 = INTRINSIC_XED_IFORM_VPDPBSUDS_XMMi32_XMM4i8_MEM4u8
  toEnum 6829 = INTRINSIC_XED_IFORM_VPDPBSUDS_XMMi32_XMM4i8_XMM4u8
  toEnum 6830 = INTRINSIC_XED_IFORM_VPDPBSUDS_YMMi32_YMM4i8_MEM4u8
  toEnum 6831 = INTRINSIC_XED_IFORM_VPDPBSUDS_YMMi32_YMM4i8_YMM4u8
  toEnum 6832 = INTRINSIC_XED_IFORM_VPDPBUSD_XMMi32_MASKmskw_XMMu8_MEMu32_AVX512
  toEnum 6833 = INTRINSIC_XED_IFORM_VPDPBUSD_XMMi32_MASKmskw_XMMu8_XMMu32_AVX512
  toEnum 6834 = INTRINSIC_XED_IFORM_VPDPBUSD_XMMi32_XMMu32_MEMu32
  toEnum 6835 = INTRINSIC_XED_IFORM_VPDPBUSD_XMMi32_XMMu32_XMMu32
  toEnum 6836 = INTRINSIC_XED_IFORM_VPDPBUSD_YMMi32_MASKmskw_YMMu8_MEMu32_AVX512
  toEnum 6837 = INTRINSIC_XED_IFORM_VPDPBUSD_YMMi32_MASKmskw_YMMu8_YMMu32_AVX512
  toEnum 6838 = INTRINSIC_XED_IFORM_VPDPBUSD_YMMi32_YMMu32_MEMu32
  toEnum 6839 = INTRINSIC_XED_IFORM_VPDPBUSD_YMMi32_YMMu32_YMMu32
  toEnum 6840 = INTRINSIC_XED_IFORM_VPDPBUSD_ZMMi32_MASKmskw_ZMMu8_MEMu32_AVX512
  toEnum 6841 = INTRINSIC_XED_IFORM_VPDPBUSD_ZMMi32_MASKmskw_ZMMu8_ZMMu32_AVX512
  toEnum 6842 = INTRINSIC_XED_IFORM_VPDPBUSDS_XMMi32_MASKmskw_XMMu8_MEMu32_AVX512
  toEnum 6843 = INTRINSIC_XED_IFORM_VPDPBUSDS_XMMi32_MASKmskw_XMMu8_XMMu32_AVX512
  toEnum 6844 = INTRINSIC_XED_IFORM_VPDPBUSDS_XMMi32_XMMu32_MEMu32
  toEnum 6845 = INTRINSIC_XED_IFORM_VPDPBUSDS_XMMi32_XMMu32_XMMu32
  toEnum 6846 = INTRINSIC_XED_IFORM_VPDPBUSDS_YMMi32_MASKmskw_YMMu8_MEMu32_AVX512
  toEnum 6847 = INTRINSIC_XED_IFORM_VPDPBUSDS_YMMi32_MASKmskw_YMMu8_YMMu32_AVX512
  toEnum 6848 = INTRINSIC_XED_IFORM_VPDPBUSDS_YMMi32_YMMu32_MEMu32
  toEnum 6849 = INTRINSIC_XED_IFORM_VPDPBUSDS_YMMi32_YMMu32_YMMu32
  toEnum 6850 = INTRINSIC_XED_IFORM_VPDPBUSDS_ZMMi32_MASKmskw_ZMMu8_MEMu32_AVX512
  toEnum 6851 = INTRINSIC_XED_IFORM_VPDPBUSDS_ZMMi32_MASKmskw_ZMMu8_ZMMu32_AVX512
  toEnum 6852 = INTRINSIC_XED_IFORM_VPDPBUUD_XMMu32_XMM4u8_MEM4u8
  toEnum 6853 = INTRINSIC_XED_IFORM_VPDPBUUD_XMMu32_XMM4u8_XMM4u8
  toEnum 6854 = INTRINSIC_XED_IFORM_VPDPBUUD_YMMu32_YMM4u8_MEM4u8
  toEnum 6855 = INTRINSIC_XED_IFORM_VPDPBUUD_YMMu32_YMM4u8_YMM4u8
  toEnum 6856 = INTRINSIC_XED_IFORM_VPDPBUUDS_XMMu32_XMM4u8_MEM4u8
  toEnum 6857 = INTRINSIC_XED_IFORM_VPDPBUUDS_XMMu32_XMM4u8_XMM4u8
  toEnum 6858 = INTRINSIC_XED_IFORM_VPDPBUUDS_YMMu32_YMM4u8_MEM4u8
  toEnum 6859 = INTRINSIC_XED_IFORM_VPDPBUUDS_YMMu32_YMM4u8_YMM4u8
  toEnum 6860 = INTRINSIC_XED_IFORM_VPDPWSSD_XMMi32_MASKmskw_XMMi16_MEMu32_AVX512
  toEnum 6861 = INTRINSIC_XED_IFORM_VPDPWSSD_XMMi32_MASKmskw_XMMi16_XMMu32_AVX512
  toEnum 6862 = INTRINSIC_XED_IFORM_VPDPWSSD_XMMi32_XMMu32_MEMu32
  toEnum 6863 = INTRINSIC_XED_IFORM_VPDPWSSD_XMMi32_XMMu32_XMMu32
  toEnum 6864 = INTRINSIC_XED_IFORM_VPDPWSSD_YMMi32_MASKmskw_YMMi16_MEMu32_AVX512
  toEnum 6865 = INTRINSIC_XED_IFORM_VPDPWSSD_YMMi32_MASKmskw_YMMi16_YMMu32_AVX512
  toEnum 6866 = INTRINSIC_XED_IFORM_VPDPWSSD_YMMi32_YMMu32_MEMu32
  toEnum 6867 = INTRINSIC_XED_IFORM_VPDPWSSD_YMMi32_YMMu32_YMMu32
  toEnum 6868 = INTRINSIC_XED_IFORM_VPDPWSSD_ZMMi32_MASKmskw_ZMMi16_MEMu32_AVX512
  toEnum 6869 = INTRINSIC_XED_IFORM_VPDPWSSD_ZMMi32_MASKmskw_ZMMi16_ZMMu32_AVX512
  toEnum 6870 = INTRINSIC_XED_IFORM_VPDPWSSDS_XMMi32_MASKmskw_XMMi16_MEMu32_AVX512
  toEnum 6871 = INTRINSIC_XED_IFORM_VPDPWSSDS_XMMi32_MASKmskw_XMMi16_XMMu32_AVX512
  toEnum 6872 = INTRINSIC_XED_IFORM_VPDPWSSDS_XMMi32_XMMu32_MEMu32
  toEnum 6873 = INTRINSIC_XED_IFORM_VPDPWSSDS_XMMi32_XMMu32_XMMu32
  toEnum 6874 = INTRINSIC_XED_IFORM_VPDPWSSDS_YMMi32_MASKmskw_YMMi16_MEMu32_AVX512
  toEnum 6875 = INTRINSIC_XED_IFORM_VPDPWSSDS_YMMi32_MASKmskw_YMMi16_YMMu32_AVX512
  toEnum 6876 = INTRINSIC_XED_IFORM_VPDPWSSDS_YMMi32_YMMu32_MEMu32
  toEnum 6877 = INTRINSIC_XED_IFORM_VPDPWSSDS_YMMi32_YMMu32_YMMu32
  toEnum 6878 = INTRINSIC_XED_IFORM_VPDPWSSDS_ZMMi32_MASKmskw_ZMMi16_MEMu32_AVX512
  toEnum 6879 = INTRINSIC_XED_IFORM_VPDPWSSDS_ZMMi32_MASKmskw_ZMMi16_ZMMu32_AVX512
  toEnum 6880 = INTRINSIC_XED_IFORM_VPDPWSUD_XMMi32_XMM2i16_MEM2u16
  toEnum 6881 = INTRINSIC_XED_IFORM_VPDPWSUD_XMMi32_XMM2i16_XMM2u16
  toEnum 6882 = INTRINSIC_XED_IFORM_VPDPWSUD_YMMi32_YMM2i16_MEM2u16
  toEnum 6883 = INTRINSIC_XED_IFORM_VPDPWSUD_YMMi32_YMM2i16_YMM2u16
  toEnum 6884 = INTRINSIC_XED_IFORM_VPDPWSUDS_XMMi32_XMM2i16_MEM2u16
  toEnum 6885 = INTRINSIC_XED_IFORM_VPDPWSUDS_XMMi32_XMM2i16_XMM2u16
  toEnum 6886 = INTRINSIC_XED_IFORM_VPDPWSUDS_YMMi32_YMM2i16_MEM2u16
  toEnum 6887 = INTRINSIC_XED_IFORM_VPDPWSUDS_YMMi32_YMM2i16_YMM2u16
  toEnum 6888 = INTRINSIC_XED_IFORM_VPDPWUSD_XMMi32_XMM2u16_MEM2i16
  toEnum 6889 = INTRINSIC_XED_IFORM_VPDPWUSD_XMMi32_XMM2u16_XMM2i16
  toEnum 6890 = INTRINSIC_XED_IFORM_VPDPWUSD_YMMi32_YMM2u16_MEM2i16
  toEnum 6891 = INTRINSIC_XED_IFORM_VPDPWUSD_YMMi32_YMM2u16_YMM2i16
  toEnum 6892 = INTRINSIC_XED_IFORM_VPDPWUSDS_XMMi32_XMM2u16_MEM2i16
  toEnum 6893 = INTRINSIC_XED_IFORM_VPDPWUSDS_XMMi32_XMM2u16_XMM2i16
  toEnum 6894 = INTRINSIC_XED_IFORM_VPDPWUSDS_YMMi32_YMM2u16_MEM2i16
  toEnum 6895 = INTRINSIC_XED_IFORM_VPDPWUSDS_YMMi32_YMM2u16_YMM2i16
  toEnum 6896 = INTRINSIC_XED_IFORM_VPDPWUUD_XMMu32_XMM2u16_MEM2u16
  toEnum 6897 = INTRINSIC_XED_IFORM_VPDPWUUD_XMMu32_XMM2u16_XMM2u16
  toEnum 6898 = INTRINSIC_XED_IFORM_VPDPWUUD_YMMu32_YMM2u16_MEM2u16
  toEnum 6899 = INTRINSIC_XED_IFORM_VPDPWUUD_YMMu32_YMM2u16_YMM2u16
  toEnum 6900 = INTRINSIC_XED_IFORM_VPDPWUUDS_XMMu32_XMM2u16_MEM2u16
  toEnum 6901 = INTRINSIC_XED_IFORM_VPDPWUUDS_XMMu32_XMM2u16_XMM2u16
  toEnum 6902 = INTRINSIC_XED_IFORM_VPDPWUUDS_YMMu32_YMM2u16_MEM2u16
  toEnum 6903 = INTRINSIC_XED_IFORM_VPDPWUUDS_YMMu32_YMM2u16_YMM2u16
  toEnum 6904 = INTRINSIC_XED_IFORM_VPERM2F128_YMMqq_YMMqq_MEMqq_IMMb
  toEnum 6905 = INTRINSIC_XED_IFORM_VPERM2F128_YMMqq_YMMqq_YMMqq_IMMb
  toEnum 6906 = INTRINSIC_XED_IFORM_VPERM2I128_YMMqq_YMMqq_MEMqq_IMMb
  toEnum 6907 = INTRINSIC_XED_IFORM_VPERM2I128_YMMqq_YMMqq_YMMqq_IMMb
  toEnum 6908 = INTRINSIC_XED_IFORM_VPERMB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512
  toEnum 6909 = INTRINSIC_XED_IFORM_VPERMB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512
  toEnum 6910 = INTRINSIC_XED_IFORM_VPERMB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512
  toEnum 6911 = INTRINSIC_XED_IFORM_VPERMB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512
  toEnum 6912 = INTRINSIC_XED_IFORM_VPERMB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512
  toEnum 6913 = INTRINSIC_XED_IFORM_VPERMB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512
  toEnum 6914 = INTRINSIC_XED_IFORM_VPERMD_YMMqq_YMMqq_MEMqq
  toEnum 6915 = INTRINSIC_XED_IFORM_VPERMD_YMMqq_YMMqq_YMMqq
  toEnum 6916 = INTRINSIC_XED_IFORM_VPERMD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512
  toEnum 6917 = INTRINSIC_XED_IFORM_VPERMD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512
  toEnum 6918 = INTRINSIC_XED_IFORM_VPERMD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512
  toEnum 6919 = INTRINSIC_XED_IFORM_VPERMD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512
  toEnum 6920 = INTRINSIC_XED_IFORM_VPERMI2B_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512
  toEnum 6921 = INTRINSIC_XED_IFORM_VPERMI2B_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512
  toEnum 6922 = INTRINSIC_XED_IFORM_VPERMI2B_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512
  toEnum 6923 = INTRINSIC_XED_IFORM_VPERMI2B_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512
  toEnum 6924 = INTRINSIC_XED_IFORM_VPERMI2B_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512
  toEnum 6925 = INTRINSIC_XED_IFORM_VPERMI2B_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512
  toEnum 6926 = INTRINSIC_XED_IFORM_VPERMI2D_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512
  toEnum 6927 = INTRINSIC_XED_IFORM_VPERMI2D_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512
  toEnum 6928 = INTRINSIC_XED_IFORM_VPERMI2D_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512
  toEnum 6929 = INTRINSIC_XED_IFORM_VPERMI2D_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512
  toEnum 6930 = INTRINSIC_XED_IFORM_VPERMI2D_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512
  toEnum 6931 = INTRINSIC_XED_IFORM_VPERMI2D_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512
  toEnum 6932 = INTRINSIC_XED_IFORM_VPERMI2PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 6933 = INTRINSIC_XED_IFORM_VPERMI2PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 6934 = INTRINSIC_XED_IFORM_VPERMI2PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512
  toEnum 6935 = INTRINSIC_XED_IFORM_VPERMI2PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512
  toEnum 6936 = INTRINSIC_XED_IFORM_VPERMI2PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512
  toEnum 6937 = INTRINSIC_XED_IFORM_VPERMI2PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512
  toEnum 6938 = INTRINSIC_XED_IFORM_VPERMI2PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 6939 = INTRINSIC_XED_IFORM_VPERMI2PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 6940 = INTRINSIC_XED_IFORM_VPERMI2PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512
  toEnum 6941 = INTRINSIC_XED_IFORM_VPERMI2PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512
  toEnum 6942 = INTRINSIC_XED_IFORM_VPERMI2PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512
  toEnum 6943 = INTRINSIC_XED_IFORM_VPERMI2PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512
  toEnum 6944 = INTRINSIC_XED_IFORM_VPERMI2Q_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512
  toEnum 6945 = INTRINSIC_XED_IFORM_VPERMI2Q_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512
  toEnum 6946 = INTRINSIC_XED_IFORM_VPERMI2Q_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512
  toEnum 6947 = INTRINSIC_XED_IFORM_VPERMI2Q_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512
  toEnum 6948 = INTRINSIC_XED_IFORM_VPERMI2Q_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512
  toEnum 6949 = INTRINSIC_XED_IFORM_VPERMI2Q_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512
  toEnum 6950 = INTRINSIC_XED_IFORM_VPERMI2W_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512
  toEnum 6951 = INTRINSIC_XED_IFORM_VPERMI2W_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512
  toEnum 6952 = INTRINSIC_XED_IFORM_VPERMI2W_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512
  toEnum 6953 = INTRINSIC_XED_IFORM_VPERMI2W_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512
  toEnum 6954 = INTRINSIC_XED_IFORM_VPERMI2W_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512
  toEnum 6955 = INTRINSIC_XED_IFORM_VPERMI2W_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512
  toEnum 6956 = INTRINSIC_XED_IFORM_VPERMIL2PD_XMMdq_XMMdq_MEMdq_XMMdq_IMMb
  toEnum 6957 = INTRINSIC_XED_IFORM_VPERMIL2PD_XMMdq_XMMdq_XMMdq_MEMdq_IMMb
  toEnum 6958 = INTRINSIC_XED_IFORM_VPERMIL2PD_XMMdq_XMMdq_XMMdq_XMMdq_IMMb
  toEnum 6959 = INTRINSIC_XED_IFORM_VPERMIL2PD_YMMqq_YMMqq_MEMqq_YMMqq_IMMb
  toEnum 6960 = INTRINSIC_XED_IFORM_VPERMIL2PD_YMMqq_YMMqq_YMMqq_MEMqq_IMMb
  toEnum 6961 = INTRINSIC_XED_IFORM_VPERMIL2PD_YMMqq_YMMqq_YMMqq_YMMqq_IMMb
  toEnum 6962 = INTRINSIC_XED_IFORM_VPERMIL2PS_XMMdq_XMMdq_MEMdq_XMMdq_IMMb
  toEnum 6963 = INTRINSIC_XED_IFORM_VPERMIL2PS_XMMdq_XMMdq_XMMdq_MEMdq_IMMb
  toEnum 6964 = INTRINSIC_XED_IFORM_VPERMIL2PS_XMMdq_XMMdq_XMMdq_XMMdq_IMMb
  toEnum 6965 = INTRINSIC_XED_IFORM_VPERMIL2PS_YMMqq_YMMqq_MEMqq_YMMqq_IMMb
  toEnum 6966 = INTRINSIC_XED_IFORM_VPERMIL2PS_YMMqq_YMMqq_YMMqq_MEMqq_IMMb
  toEnum 6967 = INTRINSIC_XED_IFORM_VPERMIL2PS_YMMqq_YMMqq_YMMqq_YMMqq_IMMb
  toEnum 6968 = INTRINSIC_XED_IFORM_VPERMILPD_XMMdq_MEMdq_IMMb
  toEnum 6969 = INTRINSIC_XED_IFORM_VPERMILPD_XMMdq_XMMdq_IMMb
  toEnum 6970 = INTRINSIC_XED_IFORM_VPERMILPD_XMMdq_XMMdq_MEMdq
  toEnum 6971 = INTRINSIC_XED_IFORM_VPERMILPD_XMMdq_XMMdq_XMMdq
  toEnum 6972 = INTRINSIC_XED_IFORM_VPERMILPD_XMMf64_MASKmskw_MEMf64_IMM8_AVX512
  toEnum 6973 = INTRINSIC_XED_IFORM_VPERMILPD_XMMf64_MASKmskw_XMMf64_IMM8_AVX512
  toEnum 6974 = INTRINSIC_XED_IFORM_VPERMILPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 6975 = INTRINSIC_XED_IFORM_VPERMILPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 6976 = INTRINSIC_XED_IFORM_VPERMILPD_YMMf64_MASKmskw_MEMf64_IMM8_AVX512
  toEnum 6977 = INTRINSIC_XED_IFORM_VPERMILPD_YMMf64_MASKmskw_YMMf64_IMM8_AVX512
  toEnum 6978 = INTRINSIC_XED_IFORM_VPERMILPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512
  toEnum 6979 = INTRINSIC_XED_IFORM_VPERMILPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512
  toEnum 6980 = INTRINSIC_XED_IFORM_VPERMILPD_YMMqq_MEMqq_IMMb
  toEnum 6981 = INTRINSIC_XED_IFORM_VPERMILPD_YMMqq_YMMqq_IMMb
  toEnum 6982 = INTRINSIC_XED_IFORM_VPERMILPD_YMMqq_YMMqq_MEMqq
  toEnum 6983 = INTRINSIC_XED_IFORM_VPERMILPD_YMMqq_YMMqq_YMMqq
  toEnum 6984 = INTRINSIC_XED_IFORM_VPERMILPD_ZMMf64_MASKmskw_MEMf64_IMM8_AVX512
  toEnum 6985 = INTRINSIC_XED_IFORM_VPERMILPD_ZMMf64_MASKmskw_ZMMf64_IMM8_AVX512
  toEnum 6986 = INTRINSIC_XED_IFORM_VPERMILPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512
  toEnum 6987 = INTRINSIC_XED_IFORM_VPERMILPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512
  toEnum 6988 = INTRINSIC_XED_IFORM_VPERMILPS_XMMdq_MEMdq_IMMb
  toEnum 6989 = INTRINSIC_XED_IFORM_VPERMILPS_XMMdq_XMMdq_IMMb
  toEnum 6990 = INTRINSIC_XED_IFORM_VPERMILPS_XMMdq_XMMdq_MEMdq
  toEnum 6991 = INTRINSIC_XED_IFORM_VPERMILPS_XMMdq_XMMdq_XMMdq
  toEnum 6992 = INTRINSIC_XED_IFORM_VPERMILPS_XMMf32_MASKmskw_MEMf32_IMM8_AVX512
  toEnum 6993 = INTRINSIC_XED_IFORM_VPERMILPS_XMMf32_MASKmskw_XMMf32_IMM8_AVX512
  toEnum 6994 = INTRINSIC_XED_IFORM_VPERMILPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 6995 = INTRINSIC_XED_IFORM_VPERMILPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 6996 = INTRINSIC_XED_IFORM_VPERMILPS_YMMf32_MASKmskw_MEMf32_IMM8_AVX512
  toEnum 6997 = INTRINSIC_XED_IFORM_VPERMILPS_YMMf32_MASKmskw_YMMf32_IMM8_AVX512
  toEnum 6998 = INTRINSIC_XED_IFORM_VPERMILPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512
  toEnum 6999 = INTRINSIC_XED_IFORM_VPERMILPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512
  toEnum 7000 = INTRINSIC_XED_IFORM_VPERMILPS_YMMqq_MEMqq_IMMb
  toEnum 7001 = INTRINSIC_XED_IFORM_VPERMILPS_YMMqq_YMMqq_IMMb
  toEnum 7002 = INTRINSIC_XED_IFORM_VPERMILPS_YMMqq_YMMqq_MEMqq
  toEnum 7003 = INTRINSIC_XED_IFORM_VPERMILPS_YMMqq_YMMqq_YMMqq
  toEnum 7004 = INTRINSIC_XED_IFORM_VPERMILPS_ZMMf32_MASKmskw_MEMf32_IMM8_AVX512
  toEnum 7005 = INTRINSIC_XED_IFORM_VPERMILPS_ZMMf32_MASKmskw_ZMMf32_IMM8_AVX512
  toEnum 7006 = INTRINSIC_XED_IFORM_VPERMILPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512
  toEnum 7007 = INTRINSIC_XED_IFORM_VPERMILPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512
  toEnum 7008 = INTRINSIC_XED_IFORM_VPERMPD_YMMf64_MASKmskw_MEMf64_IMM8_AVX512
  toEnum 7009 = INTRINSIC_XED_IFORM_VPERMPD_YMMf64_MASKmskw_YMMf64_IMM8_AVX512
  toEnum 7010 = INTRINSIC_XED_IFORM_VPERMPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512
  toEnum 7011 = INTRINSIC_XED_IFORM_VPERMPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512
  toEnum 7012 = INTRINSIC_XED_IFORM_VPERMPD_YMMqq_MEMqq_IMMb
  toEnum 7013 = INTRINSIC_XED_IFORM_VPERMPD_YMMqq_YMMqq_IMMb
  toEnum 7014 = INTRINSIC_XED_IFORM_VPERMPD_ZMMf64_MASKmskw_MEMf64_IMM8_AVX512
  toEnum 7015 = INTRINSIC_XED_IFORM_VPERMPD_ZMMf64_MASKmskw_ZMMf64_IMM8_AVX512
  toEnum 7016 = INTRINSIC_XED_IFORM_VPERMPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512
  toEnum 7017 = INTRINSIC_XED_IFORM_VPERMPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512
  toEnum 7018 = INTRINSIC_XED_IFORM_VPERMPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512
  toEnum 7019 = INTRINSIC_XED_IFORM_VPERMPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512
  toEnum 7020 = INTRINSIC_XED_IFORM_VPERMPS_YMMqq_YMMqq_MEMqq
  toEnum 7021 = INTRINSIC_XED_IFORM_VPERMPS_YMMqq_YMMqq_YMMqq
  toEnum 7022 = INTRINSIC_XED_IFORM_VPERMPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512
  toEnum 7023 = INTRINSIC_XED_IFORM_VPERMPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512
  toEnum 7024 = INTRINSIC_XED_IFORM_VPERMQ_YMMqq_MEMqq_IMMb
  toEnum 7025 = INTRINSIC_XED_IFORM_VPERMQ_YMMqq_YMMqq_IMMb
  toEnum 7026 = INTRINSIC_XED_IFORM_VPERMQ_YMMu64_MASKmskw_MEMu64_IMM8_AVX512
  toEnum 7027 = INTRINSIC_XED_IFORM_VPERMQ_YMMu64_MASKmskw_YMMu64_IMM8_AVX512
  toEnum 7028 = INTRINSIC_XED_IFORM_VPERMQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512
  toEnum 7029 = INTRINSIC_XED_IFORM_VPERMQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512
  toEnum 7030 = INTRINSIC_XED_IFORM_VPERMQ_ZMMu64_MASKmskw_MEMu64_IMM8_AVX512
  toEnum 7031 = INTRINSIC_XED_IFORM_VPERMQ_ZMMu64_MASKmskw_ZMMu64_IMM8_AVX512
  toEnum 7032 = INTRINSIC_XED_IFORM_VPERMQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512
  toEnum 7033 = INTRINSIC_XED_IFORM_VPERMQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512
  toEnum 7034 = INTRINSIC_XED_IFORM_VPERMT2B_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512
  toEnum 7035 = INTRINSIC_XED_IFORM_VPERMT2B_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512
  toEnum 7036 = INTRINSIC_XED_IFORM_VPERMT2B_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512
  toEnum 7037 = INTRINSIC_XED_IFORM_VPERMT2B_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512
  toEnum 7038 = INTRINSIC_XED_IFORM_VPERMT2B_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512
  toEnum 7039 = INTRINSIC_XED_IFORM_VPERMT2B_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512
  toEnum 7040 = INTRINSIC_XED_IFORM_VPERMT2D_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512
  toEnum 7041 = INTRINSIC_XED_IFORM_VPERMT2D_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512
  toEnum 7042 = INTRINSIC_XED_IFORM_VPERMT2D_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512
  toEnum 7043 = INTRINSIC_XED_IFORM_VPERMT2D_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512
  toEnum 7044 = INTRINSIC_XED_IFORM_VPERMT2D_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512
  toEnum 7045 = INTRINSIC_XED_IFORM_VPERMT2D_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512
  toEnum 7046 = INTRINSIC_XED_IFORM_VPERMT2PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 7047 = INTRINSIC_XED_IFORM_VPERMT2PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 7048 = INTRINSIC_XED_IFORM_VPERMT2PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512
  toEnum 7049 = INTRINSIC_XED_IFORM_VPERMT2PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512
  toEnum 7050 = INTRINSIC_XED_IFORM_VPERMT2PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512
  toEnum 7051 = INTRINSIC_XED_IFORM_VPERMT2PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512
  toEnum 7052 = INTRINSIC_XED_IFORM_VPERMT2PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 7053 = INTRINSIC_XED_IFORM_VPERMT2PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 7054 = INTRINSIC_XED_IFORM_VPERMT2PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512
  toEnum 7055 = INTRINSIC_XED_IFORM_VPERMT2PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512
  toEnum 7056 = INTRINSIC_XED_IFORM_VPERMT2PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512
  toEnum 7057 = INTRINSIC_XED_IFORM_VPERMT2PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512
  toEnum 7058 = INTRINSIC_XED_IFORM_VPERMT2Q_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512
  toEnum 7059 = INTRINSIC_XED_IFORM_VPERMT2Q_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512
  toEnum 7060 = INTRINSIC_XED_IFORM_VPERMT2Q_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512
  toEnum 7061 = INTRINSIC_XED_IFORM_VPERMT2Q_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512
  toEnum 7062 = INTRINSIC_XED_IFORM_VPERMT2Q_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512
  toEnum 7063 = INTRINSIC_XED_IFORM_VPERMT2Q_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512
  toEnum 7064 = INTRINSIC_XED_IFORM_VPERMT2W_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512
  toEnum 7065 = INTRINSIC_XED_IFORM_VPERMT2W_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512
  toEnum 7066 = INTRINSIC_XED_IFORM_VPERMT2W_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512
  toEnum 7067 = INTRINSIC_XED_IFORM_VPERMT2W_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512
  toEnum 7068 = INTRINSIC_XED_IFORM_VPERMT2W_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512
  toEnum 7069 = INTRINSIC_XED_IFORM_VPERMT2W_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512
  toEnum 7070 = INTRINSIC_XED_IFORM_VPERMW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512
  toEnum 7071 = INTRINSIC_XED_IFORM_VPERMW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512
  toEnum 7072 = INTRINSIC_XED_IFORM_VPERMW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512
  toEnum 7073 = INTRINSIC_XED_IFORM_VPERMW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512
  toEnum 7074 = INTRINSIC_XED_IFORM_VPERMW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512
  toEnum 7075 = INTRINSIC_XED_IFORM_VPERMW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512
  toEnum 7076 = INTRINSIC_XED_IFORM_VPEXPANDB_XMMu8_MASKmskw_MEMu8_AVX512
  toEnum 7077 = INTRINSIC_XED_IFORM_VPEXPANDB_XMMu8_MASKmskw_XMMu8_AVX512
  toEnum 7078 = INTRINSIC_XED_IFORM_VPEXPANDB_YMMu8_MASKmskw_MEMu8_AVX512
  toEnum 7079 = INTRINSIC_XED_IFORM_VPEXPANDB_YMMu8_MASKmskw_YMMu8_AVX512
  toEnum 7080 = INTRINSIC_XED_IFORM_VPEXPANDB_ZMMu8_MASKmskw_MEMu8_AVX512
  toEnum 7081 = INTRINSIC_XED_IFORM_VPEXPANDB_ZMMu8_MASKmskw_ZMMu8_AVX512
  toEnum 7082 = INTRINSIC_XED_IFORM_VPEXPANDD_XMMu32_MASKmskw_MEMu32_AVX512
  toEnum 7083 = INTRINSIC_XED_IFORM_VPEXPANDD_XMMu32_MASKmskw_XMMu32_AVX512
  toEnum 7084 = INTRINSIC_XED_IFORM_VPEXPANDD_YMMu32_MASKmskw_MEMu32_AVX512
  toEnum 7085 = INTRINSIC_XED_IFORM_VPEXPANDD_YMMu32_MASKmskw_YMMu32_AVX512
  toEnum 7086 = INTRINSIC_XED_IFORM_VPEXPANDD_ZMMu32_MASKmskw_MEMu32_AVX512
  toEnum 7087 = INTRINSIC_XED_IFORM_VPEXPANDD_ZMMu32_MASKmskw_ZMMu32_AVX512
  toEnum 7088 = INTRINSIC_XED_IFORM_VPEXPANDQ_XMMu64_MASKmskw_MEMu64_AVX512
  toEnum 7089 = INTRINSIC_XED_IFORM_VPEXPANDQ_XMMu64_MASKmskw_XMMu64_AVX512
  toEnum 7090 = INTRINSIC_XED_IFORM_VPEXPANDQ_YMMu64_MASKmskw_MEMu64_AVX512
  toEnum 7091 = INTRINSIC_XED_IFORM_VPEXPANDQ_YMMu64_MASKmskw_YMMu64_AVX512
  toEnum 7092 = INTRINSIC_XED_IFORM_VPEXPANDQ_ZMMu64_MASKmskw_MEMu64_AVX512
  toEnum 7093 = INTRINSIC_XED_IFORM_VPEXPANDQ_ZMMu64_MASKmskw_ZMMu64_AVX512
  toEnum 7094 = INTRINSIC_XED_IFORM_VPEXPANDW_XMMu16_MASKmskw_MEMu16_AVX512
  toEnum 7095 = INTRINSIC_XED_IFORM_VPEXPANDW_XMMu16_MASKmskw_XMMu16_AVX512
  toEnum 7096 = INTRINSIC_XED_IFORM_VPEXPANDW_YMMu16_MASKmskw_MEMu16_AVX512
  toEnum 7097 = INTRINSIC_XED_IFORM_VPEXPANDW_YMMu16_MASKmskw_YMMu16_AVX512
  toEnum 7098 = INTRINSIC_XED_IFORM_VPEXPANDW_ZMMu16_MASKmskw_MEMu16_AVX512
  toEnum 7099 = INTRINSIC_XED_IFORM_VPEXPANDW_ZMMu16_MASKmskw_ZMMu16_AVX512
  toEnum 7100 = INTRINSIC_XED_IFORM_VPEXTRB_GPR32d_XMMdq_IMMb
  toEnum 7101 = INTRINSIC_XED_IFORM_VPEXTRB_GPR32u8_XMMu8_IMM8_AVX512
  toEnum 7102 = INTRINSIC_XED_IFORM_VPEXTRB_MEMb_XMMdq_IMMb
  toEnum 7103 = INTRINSIC_XED_IFORM_VPEXTRB_MEMu8_XMMu8_IMM8_AVX512
  toEnum 7104 = INTRINSIC_XED_IFORM_VPEXTRD_GPR32d_XMMdq_IMMb
  toEnum 7105 = INTRINSIC_XED_IFORM_VPEXTRD_GPR32u32_XMMu32_IMM8_AVX512
  toEnum 7106 = INTRINSIC_XED_IFORM_VPEXTRD_MEMd_XMMdq_IMMb
  toEnum 7107 = INTRINSIC_XED_IFORM_VPEXTRD_MEMu32_XMMu32_IMM8_AVX512
  toEnum 7108 = INTRINSIC_XED_IFORM_VPEXTRQ_GPR64q_XMMdq_IMMb
  toEnum 7109 = INTRINSIC_XED_IFORM_VPEXTRQ_GPR64u64_XMMu64_IMM8_AVX512
  toEnum 7110 = INTRINSIC_XED_IFORM_VPEXTRQ_MEMq_XMMdq_IMMb
  toEnum 7111 = INTRINSIC_XED_IFORM_VPEXTRQ_MEMu64_XMMu64_IMM8_AVX512
  toEnum 7112 = INTRINSIC_XED_IFORM_VPEXTRW_GPR32d_XMMdq_IMMb_15
  toEnum 7113 = INTRINSIC_XED_IFORM_VPEXTRW_GPR32d_XMMdq_IMMb_C5
  toEnum 7114 = INTRINSIC_XED_IFORM_VPEXTRW_GPR32u16_XMMu16_IMM8_AVX512
  toEnum 7115 = INTRINSIC_XED_IFORM_VPEXTRW_MEMu16_XMMu16_IMM8_AVX512
  toEnum 7116 = INTRINSIC_XED_IFORM_VPEXTRW_MEMw_XMMdq_IMMb
  toEnum 7117 = INTRINSIC_XED_IFORM_VPEXTRW_GPR32u16_XMMu16_IMM8_AVX512_C5
  toEnum 7118 = INTRINSIC_XED_IFORM_VPGATHERDD_XMMu32_MASKmskw_MEMu32_AVX512_VL128
  toEnum 7119 = INTRINSIC_XED_IFORM_VPGATHERDD_XMMu32_MEMd_XMMi32_VL128
  toEnum 7120 = INTRINSIC_XED_IFORM_VPGATHERDD_YMMu32_MASKmskw_MEMu32_AVX512_VL256
  toEnum 7121 = INTRINSIC_XED_IFORM_VPGATHERDD_YMMu32_MEMd_YMMi32_VL256
  toEnum 7122 = INTRINSIC_XED_IFORM_VPGATHERDD_ZMMu32_MASKmskw_MEMu32_AVX512_VL512
  toEnum 7123 = INTRINSIC_XED_IFORM_VPGATHERDQ_XMMu64_MASKmskw_MEMu64_AVX512_VL128
  toEnum 7124 = INTRINSIC_XED_IFORM_VPGATHERDQ_XMMu64_MEMq_XMMi64_VL128
  toEnum 7125 = INTRINSIC_XED_IFORM_VPGATHERDQ_YMMu64_MASKmskw_MEMu64_AVX512_VL256
  toEnum 7126 = INTRINSIC_XED_IFORM_VPGATHERDQ_YMMu64_MEMq_YMMi64_VL256
  toEnum 7127 = INTRINSIC_XED_IFORM_VPGATHERDQ_ZMMu64_MASKmskw_MEMu64_AVX512_VL512
  toEnum 7128 = INTRINSIC_XED_IFORM_VPGATHERQD_XMMu32_MASKmskw_MEMu32_AVX512_VL128
  toEnum 7129 = INTRINSIC_XED_IFORM_VPGATHERQD_XMMu32_MASKmskw_MEMu32_AVX512_VL256
  toEnum 7130 = INTRINSIC_XED_IFORM_VPGATHERQD_XMMu32_MEMd_XMMi32_VL128
  toEnum 7131 = INTRINSIC_XED_IFORM_VPGATHERQD_XMMu32_MEMd_XMMi32_VL256
  toEnum 7132 = INTRINSIC_XED_IFORM_VPGATHERQD_YMMu32_MASKmskw_MEMu32_AVX512_VL512
  toEnum 7133 = INTRINSIC_XED_IFORM_VPGATHERQQ_XMMu64_MASKmskw_MEMu64_AVX512_VL128
  toEnum 7134 = INTRINSIC_XED_IFORM_VPGATHERQQ_XMMu64_MEMq_XMMi64_VL128
  toEnum 7135 = INTRINSIC_XED_IFORM_VPGATHERQQ_YMMu64_MASKmskw_MEMu64_AVX512_VL256
  toEnum 7136 = INTRINSIC_XED_IFORM_VPGATHERQQ_YMMu64_MEMq_YMMi64_VL256
  toEnum 7137 = INTRINSIC_XED_IFORM_VPGATHERQQ_ZMMu64_MASKmskw_MEMu64_AVX512_VL512
  toEnum 7138 = INTRINSIC_XED_IFORM_VPHADDBD_XMMdq_MEMdq
  toEnum 7139 = INTRINSIC_XED_IFORM_VPHADDBD_XMMdq_XMMdq
  toEnum 7140 = INTRINSIC_XED_IFORM_VPHADDBQ_XMMdq_MEMdq
  toEnum 7141 = INTRINSIC_XED_IFORM_VPHADDBQ_XMMdq_XMMdq
  toEnum 7142 = INTRINSIC_XED_IFORM_VPHADDBW_XMMdq_MEMdq
  toEnum 7143 = INTRINSIC_XED_IFORM_VPHADDBW_XMMdq_XMMdq
  toEnum 7144 = INTRINSIC_XED_IFORM_VPHADDD_XMMdq_XMMdq_MEMdq
  toEnum 7145 = INTRINSIC_XED_IFORM_VPHADDD_XMMdq_XMMdq_XMMdq
  toEnum 7146 = INTRINSIC_XED_IFORM_VPHADDD_YMMqq_YMMqq_MEMqq
  toEnum 7147 = INTRINSIC_XED_IFORM_VPHADDD_YMMqq_YMMqq_YMMqq
  toEnum 7148 = INTRINSIC_XED_IFORM_VPHADDDQ_XMMdq_MEMdq
  toEnum 7149 = INTRINSIC_XED_IFORM_VPHADDDQ_XMMdq_XMMdq
  toEnum 7150 = INTRINSIC_XED_IFORM_VPHADDSW_XMMdq_XMMdq_MEMdq
  toEnum 7151 = INTRINSIC_XED_IFORM_VPHADDSW_XMMdq_XMMdq_XMMdq
  toEnum 7152 = INTRINSIC_XED_IFORM_VPHADDSW_YMMqq_YMMqq_MEMqq
  toEnum 7153 = INTRINSIC_XED_IFORM_VPHADDSW_YMMqq_YMMqq_YMMqq
  toEnum 7154 = INTRINSIC_XED_IFORM_VPHADDUBD_XMMdq_MEMdq
  toEnum 7155 = INTRINSIC_XED_IFORM_VPHADDUBD_XMMdq_XMMdq
  toEnum 7156 = INTRINSIC_XED_IFORM_VPHADDUBQ_XMMdq_MEMdq
  toEnum 7157 = INTRINSIC_XED_IFORM_VPHADDUBQ_XMMdq_XMMdq
  toEnum 7158 = INTRINSIC_XED_IFORM_VPHADDUBW_XMMdq_MEMdq
  toEnum 7159 = INTRINSIC_XED_IFORM_VPHADDUBW_XMMdq_XMMdq
  toEnum 7160 = INTRINSIC_XED_IFORM_VPHADDUDQ_XMMdq_MEMdq
  toEnum 7161 = INTRINSIC_XED_IFORM_VPHADDUDQ_XMMdq_XMMdq
  toEnum 7162 = INTRINSIC_XED_IFORM_VPHADDUWD_XMMdq_MEMdq
  toEnum 7163 = INTRINSIC_XED_IFORM_VPHADDUWD_XMMdq_XMMdq
  toEnum 7164 = INTRINSIC_XED_IFORM_VPHADDUWQ_XMMdq_MEMdq
  toEnum 7165 = INTRINSIC_XED_IFORM_VPHADDUWQ_XMMdq_XMMdq
  toEnum 7166 = INTRINSIC_XED_IFORM_VPHADDW_XMMdq_XMMdq_MEMdq
  toEnum 7167 = INTRINSIC_XED_IFORM_VPHADDW_XMMdq_XMMdq_XMMdq
  toEnum 7168 = INTRINSIC_XED_IFORM_VPHADDW_YMMqq_YMMqq_MEMqq
  toEnum 7169 = INTRINSIC_XED_IFORM_VPHADDW_YMMqq_YMMqq_YMMqq
  toEnum 7170 = INTRINSIC_XED_IFORM_VPHADDWD_XMMdq_MEMdq
  toEnum 7171 = INTRINSIC_XED_IFORM_VPHADDWD_XMMdq_XMMdq
  toEnum 7172 = INTRINSIC_XED_IFORM_VPHADDWQ_XMMdq_MEMdq
  toEnum 7173 = INTRINSIC_XED_IFORM_VPHADDWQ_XMMdq_XMMdq
  toEnum 7174 = INTRINSIC_XED_IFORM_VPHMINPOSUW_XMMdq_MEMdq
  toEnum 7175 = INTRINSIC_XED_IFORM_VPHMINPOSUW_XMMdq_XMMdq
  toEnum 7176 = INTRINSIC_XED_IFORM_VPHSUBBW_XMMdq_MEMdq
  toEnum 7177 = INTRINSIC_XED_IFORM_VPHSUBBW_XMMdq_XMMdq
  toEnum 7178 = INTRINSIC_XED_IFORM_VPHSUBD_XMMdq_XMMdq_MEMdq
  toEnum 7179 = INTRINSIC_XED_IFORM_VPHSUBD_XMMdq_XMMdq_XMMdq
  toEnum 7180 = INTRINSIC_XED_IFORM_VPHSUBD_YMMqq_YMMqq_MEMqq
  toEnum 7181 = INTRINSIC_XED_IFORM_VPHSUBD_YMMqq_YMMqq_YMMqq
  toEnum 7182 = INTRINSIC_XED_IFORM_VPHSUBDQ_XMMdq_MEMdq
  toEnum 7183 = INTRINSIC_XED_IFORM_VPHSUBDQ_XMMdq_XMMdq
  toEnum 7184 = INTRINSIC_XED_IFORM_VPHSUBSW_XMMdq_XMMdq_MEMdq
  toEnum 7185 = INTRINSIC_XED_IFORM_VPHSUBSW_XMMdq_XMMdq_XMMdq
  toEnum 7186 = INTRINSIC_XED_IFORM_VPHSUBSW_YMMqq_YMMqq_MEMqq
  toEnum 7187 = INTRINSIC_XED_IFORM_VPHSUBSW_YMMqq_YMMqq_YMMqq
  toEnum 7188 = INTRINSIC_XED_IFORM_VPHSUBW_XMMdq_XMMdq_MEMdq
  toEnum 7189 = INTRINSIC_XED_IFORM_VPHSUBW_XMMdq_XMMdq_XMMdq
  toEnum 7190 = INTRINSIC_XED_IFORM_VPHSUBW_YMMqq_YMMqq_MEMqq
  toEnum 7191 = INTRINSIC_XED_IFORM_VPHSUBW_YMMqq_YMMqq_YMMqq
  toEnum 7192 = INTRINSIC_XED_IFORM_VPHSUBWD_XMMdq_MEMdq
  toEnum 7193 = INTRINSIC_XED_IFORM_VPHSUBWD_XMMdq_XMMdq
  toEnum 7194 = INTRINSIC_XED_IFORM_VPINSRB_XMMdq_XMMdq_GPR32d_IMMb
  toEnum 7195 = INTRINSIC_XED_IFORM_VPINSRB_XMMdq_XMMdq_MEMb_IMMb
  toEnum 7196 = INTRINSIC_XED_IFORM_VPINSRB_XMMu8_XMMu8_GPR32u8_IMM8_AVX512
  toEnum 7197 = INTRINSIC_XED_IFORM_VPINSRB_XMMu8_XMMu8_MEMu8_IMM8_AVX512
  toEnum 7198 = INTRINSIC_XED_IFORM_VPINSRD_XMMdq_XMMdq_GPR32d_IMMb
  toEnum 7199 = INTRINSIC_XED_IFORM_VPINSRD_XMMdq_XMMdq_MEMd_IMMb
  toEnum 7200 = INTRINSIC_XED_IFORM_VPINSRD_XMMu32_XMMu32_GPR32u32_IMM8_AVX512
  toEnum 7201 = INTRINSIC_XED_IFORM_VPINSRD_XMMu32_XMMu32_MEMu32_IMM8_AVX512
  toEnum 7202 = INTRINSIC_XED_IFORM_VPINSRQ_XMMdq_XMMdq_GPR64q_IMMb
  toEnum 7203 = INTRINSIC_XED_IFORM_VPINSRQ_XMMdq_XMMdq_MEMq_IMMb
  toEnum 7204 = INTRINSIC_XED_IFORM_VPINSRQ_XMMu64_XMMu64_GPR64u64_IMM8_AVX512
  toEnum 7205 = INTRINSIC_XED_IFORM_VPINSRQ_XMMu64_XMMu64_MEMu64_IMM8_AVX512
  toEnum 7206 = INTRINSIC_XED_IFORM_VPINSRW_XMMdq_XMMdq_GPR32d_IMMb
  toEnum 7207 = INTRINSIC_XED_IFORM_VPINSRW_XMMdq_XMMdq_MEMw_IMMb
  toEnum 7208 = INTRINSIC_XED_IFORM_VPINSRW_XMMu16_XMMu16_GPR32u16_IMM8_AVX512
  toEnum 7209 = INTRINSIC_XED_IFORM_VPINSRW_XMMu16_XMMu16_MEMu16_IMM8_AVX512
  toEnum 7210 = INTRINSIC_XED_IFORM_VPLZCNTD_XMMu32_MASKmskw_MEMu32_AVX512
  toEnum 7211 = INTRINSIC_XED_IFORM_VPLZCNTD_XMMu32_MASKmskw_XMMu32_AVX512
  toEnum 7212 = INTRINSIC_XED_IFORM_VPLZCNTD_YMMu32_MASKmskw_MEMu32_AVX512
  toEnum 7213 = INTRINSIC_XED_IFORM_VPLZCNTD_YMMu32_MASKmskw_YMMu32_AVX512
  toEnum 7214 = INTRINSIC_XED_IFORM_VPLZCNTD_ZMMu32_MASKmskw_MEMu32_AVX512CD
  toEnum 7215 = INTRINSIC_XED_IFORM_VPLZCNTD_ZMMu32_MASKmskw_ZMMu32_AVX512CD
  toEnum 7216 = INTRINSIC_XED_IFORM_VPLZCNTQ_XMMu64_MASKmskw_MEMu64_AVX512
  toEnum 7217 = INTRINSIC_XED_IFORM_VPLZCNTQ_XMMu64_MASKmskw_XMMu64_AVX512
  toEnum 7218 = INTRINSIC_XED_IFORM_VPLZCNTQ_YMMu64_MASKmskw_MEMu64_AVX512
  toEnum 7219 = INTRINSIC_XED_IFORM_VPLZCNTQ_YMMu64_MASKmskw_YMMu64_AVX512
  toEnum 7220 = INTRINSIC_XED_IFORM_VPLZCNTQ_ZMMu64_MASKmskw_MEMu64_AVX512CD
  toEnum 7221 = INTRINSIC_XED_IFORM_VPLZCNTQ_ZMMu64_MASKmskw_ZMMu64_AVX512CD
  toEnum 7222 = INTRINSIC_XED_IFORM_VPMACSDD_XMMdq_XMMdq_MEMdq_XMMdq
  toEnum 7223 = INTRINSIC_XED_IFORM_VPMACSDD_XMMdq_XMMdq_XMMdq_XMMdq
  toEnum 7224 = INTRINSIC_XED_IFORM_VPMACSDQH_XMMdq_XMMdq_MEMdq_XMMdq
  toEnum 7225 = INTRINSIC_XED_IFORM_VPMACSDQH_XMMdq_XMMdq_XMMdq_XMMdq
  toEnum 7226 = INTRINSIC_XED_IFORM_VPMACSDQL_XMMdq_XMMdq_MEMdq_XMMdq
  toEnum 7227 = INTRINSIC_XED_IFORM_VPMACSDQL_XMMdq_XMMdq_XMMdq_XMMdq
  toEnum 7228 = INTRINSIC_XED_IFORM_VPMACSSDD_XMMdq_XMMdq_MEMdq_XMMdq
  toEnum 7229 = INTRINSIC_XED_IFORM_VPMACSSDD_XMMdq_XMMdq_XMMdq_XMMdq
  toEnum 7230 = INTRINSIC_XED_IFORM_VPMACSSDQH_XMMdq_XMMdq_MEMdq_XMMdq
  toEnum 7231 = INTRINSIC_XED_IFORM_VPMACSSDQH_XMMdq_XMMdq_XMMdq_XMMdq
  toEnum 7232 = INTRINSIC_XED_IFORM_VPMACSSDQL_XMMdq_XMMdq_MEMdq_XMMdq
  toEnum 7233 = INTRINSIC_XED_IFORM_VPMACSSDQL_XMMdq_XMMdq_XMMdq_XMMdq
  toEnum 7234 = INTRINSIC_XED_IFORM_VPMACSSWD_XMMdq_XMMdq_MEMdq_XMMdq
  toEnum 7235 = INTRINSIC_XED_IFORM_VPMACSSWD_XMMdq_XMMdq_XMMdq_XMMdq
  toEnum 7236 = INTRINSIC_XED_IFORM_VPMACSSWW_XMMdq_XMMdq_MEMdq_XMMdq
  toEnum 7237 = INTRINSIC_XED_IFORM_VPMACSSWW_XMMdq_XMMdq_XMMdq_XMMdq
  toEnum 7238 = INTRINSIC_XED_IFORM_VPMACSWD_XMMdq_XMMdq_MEMdq_XMMdq
  toEnum 7239 = INTRINSIC_XED_IFORM_VPMACSWD_XMMdq_XMMdq_XMMdq_XMMdq
  toEnum 7240 = INTRINSIC_XED_IFORM_VPMACSWW_XMMdq_XMMdq_MEMdq_XMMdq
  toEnum 7241 = INTRINSIC_XED_IFORM_VPMACSWW_XMMdq_XMMdq_XMMdq_XMMdq
  toEnum 7242 = INTRINSIC_XED_IFORM_VPMADCSSWD_XMMdq_XMMdq_MEMdq_XMMdq
  toEnum 7243 = INTRINSIC_XED_IFORM_VPMADCSSWD_XMMdq_XMMdq_XMMdq_XMMdq
  toEnum 7244 = INTRINSIC_XED_IFORM_VPMADCSWD_XMMdq_XMMdq_MEMdq_XMMdq
  toEnum 7245 = INTRINSIC_XED_IFORM_VPMADCSWD_XMMdq_XMMdq_XMMdq_XMMdq
  toEnum 7246 = INTRINSIC_XED_IFORM_VPMADD52HUQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512
  toEnum 7247 = INTRINSIC_XED_IFORM_VPMADD52HUQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512
  toEnum 7248 = INTRINSIC_XED_IFORM_VPMADD52HUQ_XMMu64_XMMu64_MEMu64
  toEnum 7249 = INTRINSIC_XED_IFORM_VPMADD52HUQ_XMMu64_XMMu64_XMMu64
  toEnum 7250 = INTRINSIC_XED_IFORM_VPMADD52HUQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512
  toEnum 7251 = INTRINSIC_XED_IFORM_VPMADD52HUQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512
  toEnum 7252 = INTRINSIC_XED_IFORM_VPMADD52HUQ_YMMu64_YMMu64_MEMu64
  toEnum 7253 = INTRINSIC_XED_IFORM_VPMADD52HUQ_YMMu64_YMMu64_YMMu64
  toEnum 7254 = INTRINSIC_XED_IFORM_VPMADD52HUQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512
  toEnum 7255 = INTRINSIC_XED_IFORM_VPMADD52HUQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512
  toEnum 7256 = INTRINSIC_XED_IFORM_VPMADD52LUQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512
  toEnum 7257 = INTRINSIC_XED_IFORM_VPMADD52LUQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512
  toEnum 7258 = INTRINSIC_XED_IFORM_VPMADD52LUQ_XMMu64_XMMu64_MEMu64
  toEnum 7259 = INTRINSIC_XED_IFORM_VPMADD52LUQ_XMMu64_XMMu64_XMMu64
  toEnum 7260 = INTRINSIC_XED_IFORM_VPMADD52LUQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512
  toEnum 7261 = INTRINSIC_XED_IFORM_VPMADD52LUQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512
  toEnum 7262 = INTRINSIC_XED_IFORM_VPMADD52LUQ_YMMu64_YMMu64_MEMu64
  toEnum 7263 = INTRINSIC_XED_IFORM_VPMADD52LUQ_YMMu64_YMMu64_YMMu64
  toEnum 7264 = INTRINSIC_XED_IFORM_VPMADD52LUQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512
  toEnum 7265 = INTRINSIC_XED_IFORM_VPMADD52LUQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512
  toEnum 7266 = INTRINSIC_XED_IFORM_VPMADDUBSW_XMMdq_XMMdq_MEMdq
  toEnum 7267 = INTRINSIC_XED_IFORM_VPMADDUBSW_XMMdq_XMMdq_XMMdq
  toEnum 7268 = INTRINSIC_XED_IFORM_VPMADDUBSW_XMMi16_MASKmskw_XMMi16_MEMi16_AVX512
  toEnum 7269 = INTRINSIC_XED_IFORM_VPMADDUBSW_XMMi16_MASKmskw_XMMi16_XMMi16_AVX512
  toEnum 7270 = INTRINSIC_XED_IFORM_VPMADDUBSW_YMMi16_MASKmskw_YMMi16_MEMi16_AVX512
  toEnum 7271 = INTRINSIC_XED_IFORM_VPMADDUBSW_YMMi16_MASKmskw_YMMi16_YMMi16_AVX512
  toEnum 7272 = INTRINSIC_XED_IFORM_VPMADDUBSW_YMMqq_YMMqq_MEMqq
  toEnum 7273 = INTRINSIC_XED_IFORM_VPMADDUBSW_YMMqq_YMMqq_YMMqq
  toEnum 7274 = INTRINSIC_XED_IFORM_VPMADDUBSW_ZMMi16_MASKmskw_ZMMi16_MEMi16_AVX512
  toEnum 7275 = INTRINSIC_XED_IFORM_VPMADDUBSW_ZMMi16_MASKmskw_ZMMi16_ZMMi16_AVX512
  toEnum 7276 = INTRINSIC_XED_IFORM_VPMADDWD_XMMdq_XMMdq_MEMdq
  toEnum 7277 = INTRINSIC_XED_IFORM_VPMADDWD_XMMdq_XMMdq_XMMdq
  toEnum 7278 = INTRINSIC_XED_IFORM_VPMADDWD_XMMi32_MASKmskw_XMMi16_MEMi16_AVX512
  toEnum 7279 = INTRINSIC_XED_IFORM_VPMADDWD_XMMi32_MASKmskw_XMMi16_XMMi16_AVX512
  toEnum 7280 = INTRINSIC_XED_IFORM_VPMADDWD_YMMi32_MASKmskw_YMMi16_MEMi16_AVX512
  toEnum 7281 = INTRINSIC_XED_IFORM_VPMADDWD_YMMi32_MASKmskw_YMMi16_YMMi16_AVX512
  toEnum 7282 = INTRINSIC_XED_IFORM_VPMADDWD_YMMqq_YMMqq_MEMqq
  toEnum 7283 = INTRINSIC_XED_IFORM_VPMADDWD_YMMqq_YMMqq_YMMqq
  toEnum 7284 = INTRINSIC_XED_IFORM_VPMADDWD_ZMMi32_MASKmskw_ZMMi16_MEMi16_AVX512
  toEnum 7285 = INTRINSIC_XED_IFORM_VPMADDWD_ZMMi32_MASKmskw_ZMMi16_ZMMi16_AVX512
  toEnum 7286 = INTRINSIC_XED_IFORM_VPMASKMOVD_MEMdq_XMMdq_XMMdq
  toEnum 7287 = INTRINSIC_XED_IFORM_VPMASKMOVD_MEMqq_YMMqq_YMMqq
  toEnum 7288 = INTRINSIC_XED_IFORM_VPMASKMOVD_XMMdq_XMMdq_MEMdq
  toEnum 7289 = INTRINSIC_XED_IFORM_VPMASKMOVD_YMMqq_YMMqq_MEMqq
  toEnum 7290 = INTRINSIC_XED_IFORM_VPMASKMOVQ_MEMdq_XMMdq_XMMdq
  toEnum 7291 = INTRINSIC_XED_IFORM_VPMASKMOVQ_MEMqq_YMMqq_YMMqq
  toEnum 7292 = INTRINSIC_XED_IFORM_VPMASKMOVQ_XMMdq_XMMdq_MEMdq
  toEnum 7293 = INTRINSIC_XED_IFORM_VPMASKMOVQ_YMMqq_YMMqq_MEMqq
  toEnum 7294 = INTRINSIC_XED_IFORM_VPMAXSB_XMMdq_XMMdq_MEMdq
  toEnum 7295 = INTRINSIC_XED_IFORM_VPMAXSB_XMMdq_XMMdq_XMMdq
  toEnum 7296 = INTRINSIC_XED_IFORM_VPMAXSB_XMMi8_MASKmskw_XMMi8_MEMi8_AVX512
  toEnum 7297 = INTRINSIC_XED_IFORM_VPMAXSB_XMMi8_MASKmskw_XMMi8_XMMi8_AVX512
  toEnum 7298 = INTRINSIC_XED_IFORM_VPMAXSB_YMMi8_MASKmskw_YMMi8_MEMi8_AVX512
  toEnum 7299 = INTRINSIC_XED_IFORM_VPMAXSB_YMMi8_MASKmskw_YMMi8_YMMi8_AVX512
  toEnum 7300 = INTRINSIC_XED_IFORM_VPMAXSB_YMMqq_YMMqq_MEMqq
  toEnum 7301 = INTRINSIC_XED_IFORM_VPMAXSB_YMMqq_YMMqq_YMMqq
  toEnum 7302 = INTRINSIC_XED_IFORM_VPMAXSB_ZMMi8_MASKmskw_ZMMi8_MEMi8_AVX512
  toEnum 7303 = INTRINSIC_XED_IFORM_VPMAXSB_ZMMi8_MASKmskw_ZMMi8_ZMMi8_AVX512
  toEnum 7304 = INTRINSIC_XED_IFORM_VPMAXSD_XMMdq_XMMdq_MEMdq
  toEnum 7305 = INTRINSIC_XED_IFORM_VPMAXSD_XMMdq_XMMdq_XMMdq
  toEnum 7306 = INTRINSIC_XED_IFORM_VPMAXSD_XMMi32_MASKmskw_XMMi32_MEMi32_AVX512
  toEnum 7307 = INTRINSIC_XED_IFORM_VPMAXSD_XMMi32_MASKmskw_XMMi32_XMMi32_AVX512
  toEnum 7308 = INTRINSIC_XED_IFORM_VPMAXSD_YMMi32_MASKmskw_YMMi32_MEMi32_AVX512
  toEnum 7309 = INTRINSIC_XED_IFORM_VPMAXSD_YMMi32_MASKmskw_YMMi32_YMMi32_AVX512
  toEnum 7310 = INTRINSIC_XED_IFORM_VPMAXSD_YMMqq_YMMqq_MEMqq
  toEnum 7311 = INTRINSIC_XED_IFORM_VPMAXSD_YMMqq_YMMqq_YMMqq
  toEnum 7312 = INTRINSIC_XED_IFORM_VPMAXSD_ZMMi32_MASKmskw_ZMMi32_MEMi32_AVX512
  toEnum 7313 = INTRINSIC_XED_IFORM_VPMAXSD_ZMMi32_MASKmskw_ZMMi32_ZMMi32_AVX512
  toEnum 7314 = INTRINSIC_XED_IFORM_VPMAXSQ_XMMi64_MASKmskw_XMMi64_MEMi64_AVX512
  toEnum 7315 = INTRINSIC_XED_IFORM_VPMAXSQ_XMMi64_MASKmskw_XMMi64_XMMi64_AVX512
  toEnum 7316 = INTRINSIC_XED_IFORM_VPMAXSQ_YMMi64_MASKmskw_YMMi64_MEMi64_AVX512
  toEnum 7317 = INTRINSIC_XED_IFORM_VPMAXSQ_YMMi64_MASKmskw_YMMi64_YMMi64_AVX512
  toEnum 7318 = INTRINSIC_XED_IFORM_VPMAXSQ_ZMMi64_MASKmskw_ZMMi64_MEMi64_AVX512
  toEnum 7319 = INTRINSIC_XED_IFORM_VPMAXSQ_ZMMi64_MASKmskw_ZMMi64_ZMMi64_AVX512
  toEnum 7320 = INTRINSIC_XED_IFORM_VPMAXSW_XMMdq_XMMdq_MEMdq
  toEnum 7321 = INTRINSIC_XED_IFORM_VPMAXSW_XMMdq_XMMdq_XMMdq
  toEnum 7322 = INTRINSIC_XED_IFORM_VPMAXSW_XMMi16_MASKmskw_XMMi16_MEMi16_AVX512
  toEnum 7323 = INTRINSIC_XED_IFORM_VPMAXSW_XMMi16_MASKmskw_XMMi16_XMMi16_AVX512
  toEnum 7324 = INTRINSIC_XED_IFORM_VPMAXSW_YMMi16_MASKmskw_YMMi16_MEMi16_AVX512
  toEnum 7325 = INTRINSIC_XED_IFORM_VPMAXSW_YMMi16_MASKmskw_YMMi16_YMMi16_AVX512
  toEnum 7326 = INTRINSIC_XED_IFORM_VPMAXSW_YMMqq_YMMqq_MEMqq
  toEnum 7327 = INTRINSIC_XED_IFORM_VPMAXSW_YMMqq_YMMqq_YMMqq
  toEnum 7328 = INTRINSIC_XED_IFORM_VPMAXSW_ZMMi16_MASKmskw_ZMMi16_MEMi16_AVX512
  toEnum 7329 = INTRINSIC_XED_IFORM_VPMAXSW_ZMMi16_MASKmskw_ZMMi16_ZMMi16_AVX512
  toEnum 7330 = INTRINSIC_XED_IFORM_VPMAXUB_XMMdq_XMMdq_MEMdq
  toEnum 7331 = INTRINSIC_XED_IFORM_VPMAXUB_XMMdq_XMMdq_XMMdq
  toEnum 7332 = INTRINSIC_XED_IFORM_VPMAXUB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512
  toEnum 7333 = INTRINSIC_XED_IFORM_VPMAXUB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512
  toEnum 7334 = INTRINSIC_XED_IFORM_VPMAXUB_YMMqq_YMMqq_MEMqq
  toEnum 7335 = INTRINSIC_XED_IFORM_VPMAXUB_YMMqq_YMMqq_YMMqq
  toEnum 7336 = INTRINSIC_XED_IFORM_VPMAXUB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512
  toEnum 7337 = INTRINSIC_XED_IFORM_VPMAXUB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512
  toEnum 7338 = INTRINSIC_XED_IFORM_VPMAXUB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512
  toEnum 7339 = INTRINSIC_XED_IFORM_VPMAXUB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512
  toEnum 7340 = INTRINSIC_XED_IFORM_VPMAXUD_XMMdq_XMMdq_MEMdq
  toEnum 7341 = INTRINSIC_XED_IFORM_VPMAXUD_XMMdq_XMMdq_XMMdq
  toEnum 7342 = INTRINSIC_XED_IFORM_VPMAXUD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512
  toEnum 7343 = INTRINSIC_XED_IFORM_VPMAXUD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512
  toEnum 7344 = INTRINSIC_XED_IFORM_VPMAXUD_YMMqq_YMMqq_MEMqq
  toEnum 7345 = INTRINSIC_XED_IFORM_VPMAXUD_YMMqq_YMMqq_YMMqq
  toEnum 7346 = INTRINSIC_XED_IFORM_VPMAXUD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512
  toEnum 7347 = INTRINSIC_XED_IFORM_VPMAXUD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512
  toEnum 7348 = INTRINSIC_XED_IFORM_VPMAXUD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512
  toEnum 7349 = INTRINSIC_XED_IFORM_VPMAXUD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512
  toEnum 7350 = INTRINSIC_XED_IFORM_VPMAXUQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512
  toEnum 7351 = INTRINSIC_XED_IFORM_VPMAXUQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512
  toEnum 7352 = INTRINSIC_XED_IFORM_VPMAXUQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512
  toEnum 7353 = INTRINSIC_XED_IFORM_VPMAXUQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512
  toEnum 7354 = INTRINSIC_XED_IFORM_VPMAXUQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512
  toEnum 7355 = INTRINSIC_XED_IFORM_VPMAXUQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512
  toEnum 7356 = INTRINSIC_XED_IFORM_VPMAXUW_XMMdq_XMMdq_MEMdq
  toEnum 7357 = INTRINSIC_XED_IFORM_VPMAXUW_XMMdq_XMMdq_XMMdq
  toEnum 7358 = INTRINSIC_XED_IFORM_VPMAXUW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512
  toEnum 7359 = INTRINSIC_XED_IFORM_VPMAXUW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512
  toEnum 7360 = INTRINSIC_XED_IFORM_VPMAXUW_YMMqq_YMMqq_MEMqq
  toEnum 7361 = INTRINSIC_XED_IFORM_VPMAXUW_YMMqq_YMMqq_YMMqq
  toEnum 7362 = INTRINSIC_XED_IFORM_VPMAXUW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512
  toEnum 7363 = INTRINSIC_XED_IFORM_VPMAXUW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512
  toEnum 7364 = INTRINSIC_XED_IFORM_VPMAXUW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512
  toEnum 7365 = INTRINSIC_XED_IFORM_VPMAXUW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512
  toEnum 7366 = INTRINSIC_XED_IFORM_VPMINSB_XMMdq_XMMdq_MEMdq
  toEnum 7367 = INTRINSIC_XED_IFORM_VPMINSB_XMMdq_XMMdq_XMMdq
  toEnum 7368 = INTRINSIC_XED_IFORM_VPMINSB_XMMi8_MASKmskw_XMMi8_MEMi8_AVX512
  toEnum 7369 = INTRINSIC_XED_IFORM_VPMINSB_XMMi8_MASKmskw_XMMi8_XMMi8_AVX512
  toEnum 7370 = INTRINSIC_XED_IFORM_VPMINSB_YMMi8_MASKmskw_YMMi8_MEMi8_AVX512
  toEnum 7371 = INTRINSIC_XED_IFORM_VPMINSB_YMMi8_MASKmskw_YMMi8_YMMi8_AVX512
  toEnum 7372 = INTRINSIC_XED_IFORM_VPMINSB_YMMqq_YMMqq_MEMqq
  toEnum 7373 = INTRINSIC_XED_IFORM_VPMINSB_YMMqq_YMMqq_YMMqq
  toEnum 7374 = INTRINSIC_XED_IFORM_VPMINSB_ZMMi8_MASKmskw_ZMMi8_MEMi8_AVX512
  toEnum 7375 = INTRINSIC_XED_IFORM_VPMINSB_ZMMi8_MASKmskw_ZMMi8_ZMMi8_AVX512
  toEnum 7376 = INTRINSIC_XED_IFORM_VPMINSD_XMMdq_XMMdq_MEMdq
  toEnum 7377 = INTRINSIC_XED_IFORM_VPMINSD_XMMdq_XMMdq_XMMdq
  toEnum 7378 = INTRINSIC_XED_IFORM_VPMINSD_XMMi32_MASKmskw_XMMi32_MEMi32_AVX512
  toEnum 7379 = INTRINSIC_XED_IFORM_VPMINSD_XMMi32_MASKmskw_XMMi32_XMMi32_AVX512
  toEnum 7380 = INTRINSIC_XED_IFORM_VPMINSD_YMMi32_MASKmskw_YMMi32_MEMi32_AVX512
  toEnum 7381 = INTRINSIC_XED_IFORM_VPMINSD_YMMi32_MASKmskw_YMMi32_YMMi32_AVX512
  toEnum 7382 = INTRINSIC_XED_IFORM_VPMINSD_YMMqq_YMMqq_MEMqq
  toEnum 7383 = INTRINSIC_XED_IFORM_VPMINSD_YMMqq_YMMqq_YMMqq
  toEnum 7384 = INTRINSIC_XED_IFORM_VPMINSD_ZMMi32_MASKmskw_ZMMi32_MEMi32_AVX512
  toEnum 7385 = INTRINSIC_XED_IFORM_VPMINSD_ZMMi32_MASKmskw_ZMMi32_ZMMi32_AVX512
  toEnum 7386 = INTRINSIC_XED_IFORM_VPMINSQ_XMMi64_MASKmskw_XMMi64_MEMi64_AVX512
  toEnum 7387 = INTRINSIC_XED_IFORM_VPMINSQ_XMMi64_MASKmskw_XMMi64_XMMi64_AVX512
  toEnum 7388 = INTRINSIC_XED_IFORM_VPMINSQ_YMMi64_MASKmskw_YMMi64_MEMi64_AVX512
  toEnum 7389 = INTRINSIC_XED_IFORM_VPMINSQ_YMMi64_MASKmskw_YMMi64_YMMi64_AVX512
  toEnum 7390 = INTRINSIC_XED_IFORM_VPMINSQ_ZMMi64_MASKmskw_ZMMi64_MEMi64_AVX512
  toEnum 7391 = INTRINSIC_XED_IFORM_VPMINSQ_ZMMi64_MASKmskw_ZMMi64_ZMMi64_AVX512
  toEnum 7392 = INTRINSIC_XED_IFORM_VPMINSW_XMMdq_XMMdq_MEMdq
  toEnum 7393 = INTRINSIC_XED_IFORM_VPMINSW_XMMdq_XMMdq_XMMdq
  toEnum 7394 = INTRINSIC_XED_IFORM_VPMINSW_XMMi16_MASKmskw_XMMi16_MEMi16_AVX512
  toEnum 7395 = INTRINSIC_XED_IFORM_VPMINSW_XMMi16_MASKmskw_XMMi16_XMMi16_AVX512
  toEnum 7396 = INTRINSIC_XED_IFORM_VPMINSW_YMMi16_MASKmskw_YMMi16_MEMi16_AVX512
  toEnum 7397 = INTRINSIC_XED_IFORM_VPMINSW_YMMi16_MASKmskw_YMMi16_YMMi16_AVX512
  toEnum 7398 = INTRINSIC_XED_IFORM_VPMINSW_YMMqq_YMMqq_MEMqq
  toEnum 7399 = INTRINSIC_XED_IFORM_VPMINSW_YMMqq_YMMqq_YMMqq
  toEnum 7400 = INTRINSIC_XED_IFORM_VPMINSW_ZMMi16_MASKmskw_ZMMi16_MEMi16_AVX512
  toEnum 7401 = INTRINSIC_XED_IFORM_VPMINSW_ZMMi16_MASKmskw_ZMMi16_ZMMi16_AVX512
  toEnum 7402 = INTRINSIC_XED_IFORM_VPMINUB_XMMdq_XMMdq_MEMdq
  toEnum 7403 = INTRINSIC_XED_IFORM_VPMINUB_XMMdq_XMMdq_XMMdq
  toEnum 7404 = INTRINSIC_XED_IFORM_VPMINUB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512
  toEnum 7405 = INTRINSIC_XED_IFORM_VPMINUB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512
  toEnum 7406 = INTRINSIC_XED_IFORM_VPMINUB_YMMqq_YMMqq_MEMqq
  toEnum 7407 = INTRINSIC_XED_IFORM_VPMINUB_YMMqq_YMMqq_YMMqq
  toEnum 7408 = INTRINSIC_XED_IFORM_VPMINUB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512
  toEnum 7409 = INTRINSIC_XED_IFORM_VPMINUB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512
  toEnum 7410 = INTRINSIC_XED_IFORM_VPMINUB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512
  toEnum 7411 = INTRINSIC_XED_IFORM_VPMINUB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512
  toEnum 7412 = INTRINSIC_XED_IFORM_VPMINUD_XMMdq_XMMdq_MEMdq
  toEnum 7413 = INTRINSIC_XED_IFORM_VPMINUD_XMMdq_XMMdq_XMMdq
  toEnum 7414 = INTRINSIC_XED_IFORM_VPMINUD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512
  toEnum 7415 = INTRINSIC_XED_IFORM_VPMINUD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512
  toEnum 7416 = INTRINSIC_XED_IFORM_VPMINUD_YMMqq_YMMqq_MEMqq
  toEnum 7417 = INTRINSIC_XED_IFORM_VPMINUD_YMMqq_YMMqq_YMMqq
  toEnum 7418 = INTRINSIC_XED_IFORM_VPMINUD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512
  toEnum 7419 = INTRINSIC_XED_IFORM_VPMINUD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512
  toEnum 7420 = INTRINSIC_XED_IFORM_VPMINUD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512
  toEnum 7421 = INTRINSIC_XED_IFORM_VPMINUD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512
  toEnum 7422 = INTRINSIC_XED_IFORM_VPMINUQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512
  toEnum 7423 = INTRINSIC_XED_IFORM_VPMINUQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512
  toEnum 7424 = INTRINSIC_XED_IFORM_VPMINUQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512
  toEnum 7425 = INTRINSIC_XED_IFORM_VPMINUQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512
  toEnum 7426 = INTRINSIC_XED_IFORM_VPMINUQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512
  toEnum 7427 = INTRINSIC_XED_IFORM_VPMINUQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512
  toEnum 7428 = INTRINSIC_XED_IFORM_VPMINUW_XMMdq_XMMdq_MEMdq
  toEnum 7429 = INTRINSIC_XED_IFORM_VPMINUW_XMMdq_XMMdq_XMMdq
  toEnum 7430 = INTRINSIC_XED_IFORM_VPMINUW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512
  toEnum 7431 = INTRINSIC_XED_IFORM_VPMINUW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512
  toEnum 7432 = INTRINSIC_XED_IFORM_VPMINUW_YMMqq_YMMqq_MEMqq
  toEnum 7433 = INTRINSIC_XED_IFORM_VPMINUW_YMMqq_YMMqq_YMMqq
  toEnum 7434 = INTRINSIC_XED_IFORM_VPMINUW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512
  toEnum 7435 = INTRINSIC_XED_IFORM_VPMINUW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512
  toEnum 7436 = INTRINSIC_XED_IFORM_VPMINUW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512
  toEnum 7437 = INTRINSIC_XED_IFORM_VPMINUW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512
  toEnum 7438 = INTRINSIC_XED_IFORM_VPMOVB2M_MASKmskw_XMMu8_AVX512
  toEnum 7439 = INTRINSIC_XED_IFORM_VPMOVB2M_MASKmskw_YMMu8_AVX512
  toEnum 7440 = INTRINSIC_XED_IFORM_VPMOVB2M_MASKmskw_ZMMu8_AVX512
  toEnum 7441 = INTRINSIC_XED_IFORM_VPMOVD2M_MASKmskw_XMMu32_AVX512
  toEnum 7442 = INTRINSIC_XED_IFORM_VPMOVD2M_MASKmskw_YMMu32_AVX512
  toEnum 7443 = INTRINSIC_XED_IFORM_VPMOVD2M_MASKmskw_ZMMu32_AVX512
  toEnum 7444 = INTRINSIC_XED_IFORM_VPMOVDB_MEMu8_MASKmskw_XMMu32_AVX512
  toEnum 7445 = INTRINSIC_XED_IFORM_VPMOVDB_MEMu8_MASKmskw_YMMu32_AVX512
  toEnum 7446 = INTRINSIC_XED_IFORM_VPMOVDB_MEMu8_MASKmskw_ZMMu32_AVX512
  toEnum 7447 = INTRINSIC_XED_IFORM_VPMOVDB_XMMu8_MASKmskw_XMMu32_AVX512
  toEnum 7448 = INTRINSIC_XED_IFORM_VPMOVDB_XMMu8_MASKmskw_YMMu32_AVX512
  toEnum 7449 = INTRINSIC_XED_IFORM_VPMOVDB_XMMu8_MASKmskw_ZMMu32_AVX512
  toEnum 7450 = INTRINSIC_XED_IFORM_VPMOVDW_MEMu16_MASKmskw_XMMu32_AVX512
  toEnum 7451 = INTRINSIC_XED_IFORM_VPMOVDW_MEMu16_MASKmskw_YMMu32_AVX512
  toEnum 7452 = INTRINSIC_XED_IFORM_VPMOVDW_MEMu16_MASKmskw_ZMMu32_AVX512
  toEnum 7453 = INTRINSIC_XED_IFORM_VPMOVDW_XMMu16_MASKmskw_XMMu32_AVX512
  toEnum 7454 = INTRINSIC_XED_IFORM_VPMOVDW_XMMu16_MASKmskw_YMMu32_AVX512
  toEnum 7455 = INTRINSIC_XED_IFORM_VPMOVDW_YMMu16_MASKmskw_ZMMu32_AVX512
  toEnum 7456 = INTRINSIC_XED_IFORM_VPMOVM2B_XMMu8_MASKmskw_AVX512
  toEnum 7457 = INTRINSIC_XED_IFORM_VPMOVM2B_YMMu8_MASKmskw_AVX512
  toEnum 7458 = INTRINSIC_XED_IFORM_VPMOVM2B_ZMMu8_MASKmskw_AVX512
  toEnum 7459 = INTRINSIC_XED_IFORM_VPMOVM2D_XMMu32_MASKmskw_AVX512
  toEnum 7460 = INTRINSIC_XED_IFORM_VPMOVM2D_YMMu32_MASKmskw_AVX512
  toEnum 7461 = INTRINSIC_XED_IFORM_VPMOVM2D_ZMMu32_MASKmskw_AVX512
  toEnum 7462 = INTRINSIC_XED_IFORM_VPMOVM2Q_XMMu64_MASKmskw_AVX512
  toEnum 7463 = INTRINSIC_XED_IFORM_VPMOVM2Q_YMMu64_MASKmskw_AVX512
  toEnum 7464 = INTRINSIC_XED_IFORM_VPMOVM2Q_ZMMu64_MASKmskw_AVX512
  toEnum 7465 = INTRINSIC_XED_IFORM_VPMOVM2W_XMMu16_MASKmskw_AVX512
  toEnum 7466 = INTRINSIC_XED_IFORM_VPMOVM2W_YMMu16_MASKmskw_AVX512
  toEnum 7467 = INTRINSIC_XED_IFORM_VPMOVM2W_ZMMu16_MASKmskw_AVX512
  toEnum 7468 = INTRINSIC_XED_IFORM_VPMOVMSKB_GPR32d_XMMdq
  toEnum 7469 = INTRINSIC_XED_IFORM_VPMOVMSKB_GPR32d_YMMqq
  toEnum 7470 = INTRINSIC_XED_IFORM_VPMOVQ2M_MASKmskw_XMMu64_AVX512
  toEnum 7471 = INTRINSIC_XED_IFORM_VPMOVQ2M_MASKmskw_YMMu64_AVX512
  toEnum 7472 = INTRINSIC_XED_IFORM_VPMOVQ2M_MASKmskw_ZMMu64_AVX512
  toEnum 7473 = INTRINSIC_XED_IFORM_VPMOVQB_MEMu8_MASKmskw_XMMu64_AVX512
  toEnum 7474 = INTRINSIC_XED_IFORM_VPMOVQB_MEMu8_MASKmskw_YMMu64_AVX512
  toEnum 7475 = INTRINSIC_XED_IFORM_VPMOVQB_MEMu8_MASKmskw_ZMMu64_AVX512
  toEnum 7476 = INTRINSIC_XED_IFORM_VPMOVQB_XMMu8_MASKmskw_XMMu64_AVX512
  toEnum 7477 = INTRINSIC_XED_IFORM_VPMOVQB_XMMu8_MASKmskw_YMMu64_AVX512
  toEnum 7478 = INTRINSIC_XED_IFORM_VPMOVQB_XMMu8_MASKmskw_ZMMu64_AVX512
  toEnum 7479 = INTRINSIC_XED_IFORM_VPMOVQD_MEMu32_MASKmskw_XMMu64_AVX512
  toEnum 7480 = INTRINSIC_XED_IFORM_VPMOVQD_MEMu32_MASKmskw_YMMu64_AVX512
  toEnum 7481 = INTRINSIC_XED_IFORM_VPMOVQD_MEMu32_MASKmskw_ZMMu64_AVX512
  toEnum 7482 = INTRINSIC_XED_IFORM_VPMOVQD_XMMu32_MASKmskw_XMMu64_AVX512
  toEnum 7483 = INTRINSIC_XED_IFORM_VPMOVQD_XMMu32_MASKmskw_YMMu64_AVX512
  toEnum 7484 = INTRINSIC_XED_IFORM_VPMOVQD_YMMu32_MASKmskw_ZMMu64_AVX512
  toEnum 7485 = INTRINSIC_XED_IFORM_VPMOVQW_MEMu16_MASKmskw_XMMu64_AVX512
  toEnum 7486 = INTRINSIC_XED_IFORM_VPMOVQW_MEMu16_MASKmskw_YMMu64_AVX512
  toEnum 7487 = INTRINSIC_XED_IFORM_VPMOVQW_MEMu16_MASKmskw_ZMMu64_AVX512
  toEnum 7488 = INTRINSIC_XED_IFORM_VPMOVQW_XMMu16_MASKmskw_XMMu64_AVX512
  toEnum 7489 = INTRINSIC_XED_IFORM_VPMOVQW_XMMu16_MASKmskw_YMMu64_AVX512
  toEnum 7490 = INTRINSIC_XED_IFORM_VPMOVQW_XMMu16_MASKmskw_ZMMu64_AVX512
  toEnum 7491 = INTRINSIC_XED_IFORM_VPMOVSDB_MEMi8_MASKmskw_XMMi32_AVX512
  toEnum 7492 = INTRINSIC_XED_IFORM_VPMOVSDB_MEMi8_MASKmskw_YMMi32_AVX512
  toEnum 7493 = INTRINSIC_XED_IFORM_VPMOVSDB_MEMi8_MASKmskw_ZMMi32_AVX512
  toEnum 7494 = INTRINSIC_XED_IFORM_VPMOVSDB_XMMi8_MASKmskw_XMMi32_AVX512
  toEnum 7495 = INTRINSIC_XED_IFORM_VPMOVSDB_XMMi8_MASKmskw_YMMi32_AVX512
  toEnum 7496 = INTRINSIC_XED_IFORM_VPMOVSDB_XMMi8_MASKmskw_ZMMi32_AVX512
  toEnum 7497 = INTRINSIC_XED_IFORM_VPMOVSDW_MEMi16_MASKmskw_XMMi32_AVX512
  toEnum 7498 = INTRINSIC_XED_IFORM_VPMOVSDW_MEMi16_MASKmskw_YMMi32_AVX512
  toEnum 7499 = INTRINSIC_XED_IFORM_VPMOVSDW_MEMi16_MASKmskw_ZMMi32_AVX512
  toEnum 7500 = INTRINSIC_XED_IFORM_VPMOVSDW_XMMi16_MASKmskw_XMMi32_AVX512
  toEnum 7501 = INTRINSIC_XED_IFORM_VPMOVSDW_XMMi16_MASKmskw_YMMi32_AVX512
  toEnum 7502 = INTRINSIC_XED_IFORM_VPMOVSDW_YMMi16_MASKmskw_ZMMi32_AVX512
  toEnum 7503 = INTRINSIC_XED_IFORM_VPMOVSQB_MEMi8_MASKmskw_XMMi64_AVX512
  toEnum 7504 = INTRINSIC_XED_IFORM_VPMOVSQB_MEMi8_MASKmskw_YMMi64_AVX512
  toEnum 7505 = INTRINSIC_XED_IFORM_VPMOVSQB_MEMi8_MASKmskw_ZMMi64_AVX512
  toEnum 7506 = INTRINSIC_XED_IFORM_VPMOVSQB_XMMi8_MASKmskw_XMMi64_AVX512
  toEnum 7507 = INTRINSIC_XED_IFORM_VPMOVSQB_XMMi8_MASKmskw_YMMi64_AVX512
  toEnum 7508 = INTRINSIC_XED_IFORM_VPMOVSQB_XMMi8_MASKmskw_ZMMi64_AVX512
  toEnum 7509 = INTRINSIC_XED_IFORM_VPMOVSQD_MEMi32_MASKmskw_XMMi64_AVX512
  toEnum 7510 = INTRINSIC_XED_IFORM_VPMOVSQD_MEMi32_MASKmskw_YMMi64_AVX512
  toEnum 7511 = INTRINSIC_XED_IFORM_VPMOVSQD_MEMi32_MASKmskw_ZMMi64_AVX512
  toEnum 7512 = INTRINSIC_XED_IFORM_VPMOVSQD_XMMi32_MASKmskw_XMMi64_AVX512
  toEnum 7513 = INTRINSIC_XED_IFORM_VPMOVSQD_XMMi32_MASKmskw_YMMi64_AVX512
  toEnum 7514 = INTRINSIC_XED_IFORM_VPMOVSQD_YMMi32_MASKmskw_ZMMi64_AVX512
  toEnum 7515 = INTRINSIC_XED_IFORM_VPMOVSQW_MEMi16_MASKmskw_XMMi64_AVX512
  toEnum 7516 = INTRINSIC_XED_IFORM_VPMOVSQW_MEMi16_MASKmskw_YMMi64_AVX512
  toEnum 7517 = INTRINSIC_XED_IFORM_VPMOVSQW_MEMi16_MASKmskw_ZMMi64_AVX512
  toEnum 7518 = INTRINSIC_XED_IFORM_VPMOVSQW_XMMi16_MASKmskw_XMMi64_AVX512
  toEnum 7519 = INTRINSIC_XED_IFORM_VPMOVSQW_XMMi16_MASKmskw_YMMi64_AVX512
  toEnum 7520 = INTRINSIC_XED_IFORM_VPMOVSQW_XMMi16_MASKmskw_ZMMi64_AVX512
  toEnum 7521 = INTRINSIC_XED_IFORM_VPMOVSWB_MEMi8_MASKmskw_XMMi16_AVX512
  toEnum 7522 = INTRINSIC_XED_IFORM_VPMOVSWB_MEMi8_MASKmskw_YMMi16_AVX512
  toEnum 7523 = INTRINSIC_XED_IFORM_VPMOVSWB_MEMi8_MASKmskw_ZMMi16_AVX512
  toEnum 7524 = INTRINSIC_XED_IFORM_VPMOVSWB_XMMi8_MASKmskw_XMMi16_AVX512
  toEnum 7525 = INTRINSIC_XED_IFORM_VPMOVSWB_XMMi8_MASKmskw_YMMi16_AVX512
  toEnum 7526 = INTRINSIC_XED_IFORM_VPMOVSWB_YMMi8_MASKmskw_ZMMi16_AVX512
  toEnum 7527 = INTRINSIC_XED_IFORM_VPMOVSXBD_XMMdq_MEMd
  toEnum 7528 = INTRINSIC_XED_IFORM_VPMOVSXBD_XMMdq_XMMd
  toEnum 7529 = INTRINSIC_XED_IFORM_VPMOVSXBD_XMMi32_MASKmskw_MEMi8_AVX512
  toEnum 7530 = INTRINSIC_XED_IFORM_VPMOVSXBD_XMMi32_MASKmskw_XMMi8_AVX512
  toEnum 7531 = INTRINSIC_XED_IFORM_VPMOVSXBD_YMMi32_MASKmskw_MEMi8_AVX512
  toEnum 7532 = INTRINSIC_XED_IFORM_VPMOVSXBD_YMMi32_MASKmskw_XMMi8_AVX512
  toEnum 7533 = INTRINSIC_XED_IFORM_VPMOVSXBD_YMMqq_MEMq
  toEnum 7534 = INTRINSIC_XED_IFORM_VPMOVSXBD_YMMqq_XMMq
  toEnum 7535 = INTRINSIC_XED_IFORM_VPMOVSXBD_ZMMi32_MASKmskw_MEMi8_AVX512
  toEnum 7536 = INTRINSIC_XED_IFORM_VPMOVSXBD_ZMMi32_MASKmskw_XMMi8_AVX512
  toEnum 7537 = INTRINSIC_XED_IFORM_VPMOVSXBQ_XMMdq_MEMw
  toEnum 7538 = INTRINSIC_XED_IFORM_VPMOVSXBQ_XMMdq_XMMw
  toEnum 7539 = INTRINSIC_XED_IFORM_VPMOVSXBQ_XMMi64_MASKmskw_MEMi8_AVX512
  toEnum 7540 = INTRINSIC_XED_IFORM_VPMOVSXBQ_XMMi64_MASKmskw_XMMi8_AVX512
  toEnum 7541 = INTRINSIC_XED_IFORM_VPMOVSXBQ_YMMi64_MASKmskw_MEMi8_AVX512
  toEnum 7542 = INTRINSIC_XED_IFORM_VPMOVSXBQ_YMMi64_MASKmskw_XMMi8_AVX512
  toEnum 7543 = INTRINSIC_XED_IFORM_VPMOVSXBQ_YMMqq_MEMd
  toEnum 7544 = INTRINSIC_XED_IFORM_VPMOVSXBQ_YMMqq_XMMd
  toEnum 7545 = INTRINSIC_XED_IFORM_VPMOVSXBQ_ZMMi64_MASKmskw_MEMi8_AVX512
  toEnum 7546 = INTRINSIC_XED_IFORM_VPMOVSXBQ_ZMMi64_MASKmskw_XMMi8_AVX512
  toEnum 7547 = INTRINSIC_XED_IFORM_VPMOVSXBW_XMMdq_MEMq
  toEnum 7548 = INTRINSIC_XED_IFORM_VPMOVSXBW_XMMdq_XMMq
  toEnum 7549 = INTRINSIC_XED_IFORM_VPMOVSXBW_XMMi16_MASKmskw_MEMi8_AVX512
  toEnum 7550 = INTRINSIC_XED_IFORM_VPMOVSXBW_XMMi16_MASKmskw_XMMi8_AVX512
  toEnum 7551 = INTRINSIC_XED_IFORM_VPMOVSXBW_YMMi16_MASKmskw_MEMi8_AVX512
  toEnum 7552 = INTRINSIC_XED_IFORM_VPMOVSXBW_YMMi16_MASKmskw_XMMi8_AVX512
  toEnum 7553 = INTRINSIC_XED_IFORM_VPMOVSXBW_YMMqq_MEMdq
  toEnum 7554 = INTRINSIC_XED_IFORM_VPMOVSXBW_YMMqq_XMMdq
  toEnum 7555 = INTRINSIC_XED_IFORM_VPMOVSXBW_ZMMi16_MASKmskw_MEMi8_AVX512
  toEnum 7556 = INTRINSIC_XED_IFORM_VPMOVSXBW_ZMMi16_MASKmskw_YMMi8_AVX512
  toEnum 7557 = INTRINSIC_XED_IFORM_VPMOVSXDQ_XMMdq_MEMq
  toEnum 7558 = INTRINSIC_XED_IFORM_VPMOVSXDQ_XMMdq_XMMq
  toEnum 7559 = INTRINSIC_XED_IFORM_VPMOVSXDQ_XMMi64_MASKmskw_MEMi32_AVX512
  toEnum 7560 = INTRINSIC_XED_IFORM_VPMOVSXDQ_XMMi64_MASKmskw_XMMi32_AVX512
  toEnum 7561 = INTRINSIC_XED_IFORM_VPMOVSXDQ_YMMi64_MASKmskw_MEMi32_AVX512
  toEnum 7562 = INTRINSIC_XED_IFORM_VPMOVSXDQ_YMMi64_MASKmskw_XMMi32_AVX512
  toEnum 7563 = INTRINSIC_XED_IFORM_VPMOVSXDQ_YMMqq_MEMdq
  toEnum 7564 = INTRINSIC_XED_IFORM_VPMOVSXDQ_YMMqq_XMMdq
  toEnum 7565 = INTRINSIC_XED_IFORM_VPMOVSXDQ_ZMMi64_MASKmskw_MEMi32_AVX512
  toEnum 7566 = INTRINSIC_XED_IFORM_VPMOVSXDQ_ZMMi64_MASKmskw_YMMi32_AVX512
  toEnum 7567 = INTRINSIC_XED_IFORM_VPMOVSXWD_XMMdq_MEMq
  toEnum 7568 = INTRINSIC_XED_IFORM_VPMOVSXWD_XMMdq_XMMq
  toEnum 7569 = INTRINSIC_XED_IFORM_VPMOVSXWD_XMMi32_MASKmskw_MEMi16_AVX512
  toEnum 7570 = INTRINSIC_XED_IFORM_VPMOVSXWD_XMMi32_MASKmskw_XMMi16_AVX512
  toEnum 7571 = INTRINSIC_XED_IFORM_VPMOVSXWD_YMMi32_MASKmskw_MEMi16_AVX512
  toEnum 7572 = INTRINSIC_XED_IFORM_VPMOVSXWD_YMMi32_MASKmskw_XMMi16_AVX512
  toEnum 7573 = INTRINSIC_XED_IFORM_VPMOVSXWD_YMMqq_MEMdq
  toEnum 7574 = INTRINSIC_XED_IFORM_VPMOVSXWD_YMMqq_XMMdq
  toEnum 7575 = INTRINSIC_XED_IFORM_VPMOVSXWD_ZMMi32_MASKmskw_MEMi16_AVX512
  toEnum 7576 = INTRINSIC_XED_IFORM_VPMOVSXWD_ZMMi32_MASKmskw_YMMi16_AVX512
  toEnum 7577 = INTRINSIC_XED_IFORM_VPMOVSXWQ_XMMdq_MEMd
  toEnum 7578 = INTRINSIC_XED_IFORM_VPMOVSXWQ_XMMdq_XMMd
  toEnum 7579 = INTRINSIC_XED_IFORM_VPMOVSXWQ_XMMi64_MASKmskw_MEMi16_AVX512
  toEnum 7580 = INTRINSIC_XED_IFORM_VPMOVSXWQ_XMMi64_MASKmskw_XMMi16_AVX512
  toEnum 7581 = INTRINSIC_XED_IFORM_VPMOVSXWQ_YMMi64_MASKmskw_MEMi16_AVX512
  toEnum 7582 = INTRINSIC_XED_IFORM_VPMOVSXWQ_YMMi64_MASKmskw_XMMi16_AVX512
  toEnum 7583 = INTRINSIC_XED_IFORM_VPMOVSXWQ_YMMqq_MEMq
  toEnum 7584 = INTRINSIC_XED_IFORM_VPMOVSXWQ_YMMqq_XMMq
  toEnum 7585 = INTRINSIC_XED_IFORM_VPMOVSXWQ_ZMMi64_MASKmskw_MEMi16_AVX512
  toEnum 7586 = INTRINSIC_XED_IFORM_VPMOVSXWQ_ZMMi64_MASKmskw_XMMi16_AVX512
  toEnum 7587 = INTRINSIC_XED_IFORM_VPMOVUSDB_MEMu8_MASKmskw_XMMu32_AVX512
  toEnum 7588 = INTRINSIC_XED_IFORM_VPMOVUSDB_MEMu8_MASKmskw_YMMu32_AVX512
  toEnum 7589 = INTRINSIC_XED_IFORM_VPMOVUSDB_MEMu8_MASKmskw_ZMMu32_AVX512
  toEnum 7590 = INTRINSIC_XED_IFORM_VPMOVUSDB_XMMu8_MASKmskw_XMMu32_AVX512
  toEnum 7591 = INTRINSIC_XED_IFORM_VPMOVUSDB_XMMu8_MASKmskw_YMMu32_AVX512
  toEnum 7592 = INTRINSIC_XED_IFORM_VPMOVUSDB_XMMu8_MASKmskw_ZMMu32_AVX512
  toEnum 7593 = INTRINSIC_XED_IFORM_VPMOVUSDW_MEMu16_MASKmskw_XMMu32_AVX512
  toEnum 7594 = INTRINSIC_XED_IFORM_VPMOVUSDW_MEMu16_MASKmskw_YMMu32_AVX512
  toEnum 7595 = INTRINSIC_XED_IFORM_VPMOVUSDW_MEMu16_MASKmskw_ZMMu32_AVX512
  toEnum 7596 = INTRINSIC_XED_IFORM_VPMOVUSDW_XMMu16_MASKmskw_XMMu32_AVX512
  toEnum 7597 = INTRINSIC_XED_IFORM_VPMOVUSDW_XMMu16_MASKmskw_YMMu32_AVX512
  toEnum 7598 = INTRINSIC_XED_IFORM_VPMOVUSDW_YMMu16_MASKmskw_ZMMu32_AVX512
  toEnum 7599 = INTRINSIC_XED_IFORM_VPMOVUSQB_MEMu8_MASKmskw_XMMu64_AVX512
  toEnum 7600 = INTRINSIC_XED_IFORM_VPMOVUSQB_MEMu8_MASKmskw_YMMu64_AVX512
  toEnum 7601 = INTRINSIC_XED_IFORM_VPMOVUSQB_MEMu8_MASKmskw_ZMMu64_AVX512
  toEnum 7602 = INTRINSIC_XED_IFORM_VPMOVUSQB_XMMu8_MASKmskw_XMMu64_AVX512
  toEnum 7603 = INTRINSIC_XED_IFORM_VPMOVUSQB_XMMu8_MASKmskw_YMMu64_AVX512
  toEnum 7604 = INTRINSIC_XED_IFORM_VPMOVUSQB_XMMu8_MASKmskw_ZMMu64_AVX512
  toEnum 7605 = INTRINSIC_XED_IFORM_VPMOVUSQD_MEMu32_MASKmskw_XMMu64_AVX512
  toEnum 7606 = INTRINSIC_XED_IFORM_VPMOVUSQD_MEMu32_MASKmskw_YMMu64_AVX512
  toEnum 7607 = INTRINSIC_XED_IFORM_VPMOVUSQD_MEMu32_MASKmskw_ZMMu64_AVX512
  toEnum 7608 = INTRINSIC_XED_IFORM_VPMOVUSQD_XMMu32_MASKmskw_XMMu64_AVX512
  toEnum 7609 = INTRINSIC_XED_IFORM_VPMOVUSQD_XMMu32_MASKmskw_YMMu64_AVX512
  toEnum 7610 = INTRINSIC_XED_IFORM_VPMOVUSQD_YMMu32_MASKmskw_ZMMu64_AVX512
  toEnum 7611 = INTRINSIC_XED_IFORM_VPMOVUSQW_MEMu16_MASKmskw_XMMu64_AVX512
  toEnum 7612 = INTRINSIC_XED_IFORM_VPMOVUSQW_MEMu16_MASKmskw_YMMu64_AVX512
  toEnum 7613 = INTRINSIC_XED_IFORM_VPMOVUSQW_MEMu16_MASKmskw_ZMMu64_AVX512
  toEnum 7614 = INTRINSIC_XED_IFORM_VPMOVUSQW_XMMu16_MASKmskw_XMMu64_AVX512
  toEnum 7615 = INTRINSIC_XED_IFORM_VPMOVUSQW_XMMu16_MASKmskw_YMMu64_AVX512
  toEnum 7616 = INTRINSIC_XED_IFORM_VPMOVUSQW_XMMu16_MASKmskw_ZMMu64_AVX512
  toEnum 7617 = INTRINSIC_XED_IFORM_VPMOVUSWB_MEMu8_MASKmskw_XMMu16_AVX512
  toEnum 7618 = INTRINSIC_XED_IFORM_VPMOVUSWB_MEMu8_MASKmskw_YMMu16_AVX512
  toEnum 7619 = INTRINSIC_XED_IFORM_VPMOVUSWB_MEMu8_MASKmskw_ZMMu16_AVX512
  toEnum 7620 = INTRINSIC_XED_IFORM_VPMOVUSWB_XMMu8_MASKmskw_XMMu16_AVX512
  toEnum 7621 = INTRINSIC_XED_IFORM_VPMOVUSWB_XMMu8_MASKmskw_YMMu16_AVX512
  toEnum 7622 = INTRINSIC_XED_IFORM_VPMOVUSWB_YMMu8_MASKmskw_ZMMu16_AVX512
  toEnum 7623 = INTRINSIC_XED_IFORM_VPMOVW2M_MASKmskw_XMMu16_AVX512
  toEnum 7624 = INTRINSIC_XED_IFORM_VPMOVW2M_MASKmskw_YMMu16_AVX512
  toEnum 7625 = INTRINSIC_XED_IFORM_VPMOVW2M_MASKmskw_ZMMu16_AVX512
  toEnum 7626 = INTRINSIC_XED_IFORM_VPMOVWB_MEMu8_MASKmskw_XMMu16_AVX512
  toEnum 7627 = INTRINSIC_XED_IFORM_VPMOVWB_MEMu8_MASKmskw_YMMu16_AVX512
  toEnum 7628 = INTRINSIC_XED_IFORM_VPMOVWB_MEMu8_MASKmskw_ZMMu16_AVX512
  toEnum 7629 = INTRINSIC_XED_IFORM_VPMOVWB_XMMu8_MASKmskw_XMMu16_AVX512
  toEnum 7630 = INTRINSIC_XED_IFORM_VPMOVWB_XMMu8_MASKmskw_YMMu16_AVX512
  toEnum 7631 = INTRINSIC_XED_IFORM_VPMOVWB_YMMu8_MASKmskw_ZMMu16_AVX512
  toEnum 7632 = INTRINSIC_XED_IFORM_VPMOVZXBD_XMMdq_MEMd
  toEnum 7633 = INTRINSIC_XED_IFORM_VPMOVZXBD_XMMdq_XMMd
  toEnum 7634 = INTRINSIC_XED_IFORM_VPMOVZXBD_XMMi32_MASKmskw_MEMi8_AVX512
  toEnum 7635 = INTRINSIC_XED_IFORM_VPMOVZXBD_XMMi32_MASKmskw_XMMi8_AVX512
  toEnum 7636 = INTRINSIC_XED_IFORM_VPMOVZXBD_YMMi32_MASKmskw_MEMi8_AVX512
  toEnum 7637 = INTRINSIC_XED_IFORM_VPMOVZXBD_YMMi32_MASKmskw_XMMi8_AVX512
  toEnum 7638 = INTRINSIC_XED_IFORM_VPMOVZXBD_YMMqq_MEMq
  toEnum 7639 = INTRINSIC_XED_IFORM_VPMOVZXBD_YMMqq_XMMq
  toEnum 7640 = INTRINSIC_XED_IFORM_VPMOVZXBD_ZMMi32_MASKmskw_MEMi8_AVX512
  toEnum 7641 = INTRINSIC_XED_IFORM_VPMOVZXBD_ZMMi32_MASKmskw_XMMi8_AVX512
  toEnum 7642 = INTRINSIC_XED_IFORM_VPMOVZXBQ_XMMdq_MEMw
  toEnum 7643 = INTRINSIC_XED_IFORM_VPMOVZXBQ_XMMdq_XMMw
  toEnum 7644 = INTRINSIC_XED_IFORM_VPMOVZXBQ_XMMi64_MASKmskw_MEMi8_AVX512
  toEnum 7645 = INTRINSIC_XED_IFORM_VPMOVZXBQ_XMMi64_MASKmskw_XMMi8_AVX512
  toEnum 7646 = INTRINSIC_XED_IFORM_VPMOVZXBQ_YMMi64_MASKmskw_MEMi8_AVX512
  toEnum 7647 = INTRINSIC_XED_IFORM_VPMOVZXBQ_YMMi64_MASKmskw_XMMi8_AVX512
  toEnum 7648 = INTRINSIC_XED_IFORM_VPMOVZXBQ_YMMqq_MEMd
  toEnum 7649 = INTRINSIC_XED_IFORM_VPMOVZXBQ_YMMqq_XMMd
  toEnum 7650 = INTRINSIC_XED_IFORM_VPMOVZXBQ_ZMMi64_MASKmskw_MEMi8_AVX512
  toEnum 7651 = INTRINSIC_XED_IFORM_VPMOVZXBQ_ZMMi64_MASKmskw_XMMi8_AVX512
  toEnum 7652 = INTRINSIC_XED_IFORM_VPMOVZXBW_XMMdq_MEMq
  toEnum 7653 = INTRINSIC_XED_IFORM_VPMOVZXBW_XMMdq_XMMq
  toEnum 7654 = INTRINSIC_XED_IFORM_VPMOVZXBW_XMMi16_MASKmskw_MEMi8_AVX512
  toEnum 7655 = INTRINSIC_XED_IFORM_VPMOVZXBW_XMMi16_MASKmskw_XMMi8_AVX512
  toEnum 7656 = INTRINSIC_XED_IFORM_VPMOVZXBW_YMMi16_MASKmskw_MEMi8_AVX512
  toEnum 7657 = INTRINSIC_XED_IFORM_VPMOVZXBW_YMMi16_MASKmskw_XMMi8_AVX512
  toEnum 7658 = INTRINSIC_XED_IFORM_VPMOVZXBW_YMMqq_MEMdq
  toEnum 7659 = INTRINSIC_XED_IFORM_VPMOVZXBW_YMMqq_XMMdq
  toEnum 7660 = INTRINSIC_XED_IFORM_VPMOVZXBW_ZMMi16_MASKmskw_MEMi8_AVX512
  toEnum 7661 = INTRINSIC_XED_IFORM_VPMOVZXBW_ZMMi16_MASKmskw_YMMi8_AVX512
  toEnum 7662 = INTRINSIC_XED_IFORM_VPMOVZXDQ_XMMdq_MEMq
  toEnum 7663 = INTRINSIC_XED_IFORM_VPMOVZXDQ_XMMdq_XMMq
  toEnum 7664 = INTRINSIC_XED_IFORM_VPMOVZXDQ_XMMi64_MASKmskw_MEMi32_AVX512
  toEnum 7665 = INTRINSIC_XED_IFORM_VPMOVZXDQ_XMMi64_MASKmskw_XMMi32_AVX512
  toEnum 7666 = INTRINSIC_XED_IFORM_VPMOVZXDQ_YMMi64_MASKmskw_MEMi32_AVX512
  toEnum 7667 = INTRINSIC_XED_IFORM_VPMOVZXDQ_YMMi64_MASKmskw_XMMi32_AVX512
  toEnum 7668 = INTRINSIC_XED_IFORM_VPMOVZXDQ_YMMqq_MEMdq
  toEnum 7669 = INTRINSIC_XED_IFORM_VPMOVZXDQ_YMMqq_XMMdq
  toEnum 7670 = INTRINSIC_XED_IFORM_VPMOVZXDQ_ZMMi64_MASKmskw_MEMi32_AVX512
  toEnum 7671 = INTRINSIC_XED_IFORM_VPMOVZXDQ_ZMMi64_MASKmskw_YMMi32_AVX512
  toEnum 7672 = INTRINSIC_XED_IFORM_VPMOVZXWD_XMMdq_MEMq
  toEnum 7673 = INTRINSIC_XED_IFORM_VPMOVZXWD_XMMdq_XMMq
  toEnum 7674 = INTRINSIC_XED_IFORM_VPMOVZXWD_XMMi32_MASKmskw_MEMi16_AVX512
  toEnum 7675 = INTRINSIC_XED_IFORM_VPMOVZXWD_XMMi32_MASKmskw_XMMi16_AVX512
  toEnum 7676 = INTRINSIC_XED_IFORM_VPMOVZXWD_YMMi32_MASKmskw_MEMi16_AVX512
  toEnum 7677 = INTRINSIC_XED_IFORM_VPMOVZXWD_YMMi32_MASKmskw_XMMi16_AVX512
  toEnum 7678 = INTRINSIC_XED_IFORM_VPMOVZXWD_YMMqq_MEMdq
  toEnum 7679 = INTRINSIC_XED_IFORM_VPMOVZXWD_YMMqq_XMMdq
  toEnum 7680 = INTRINSIC_XED_IFORM_VPMOVZXWD_ZMMi32_MASKmskw_MEMi16_AVX512
  toEnum 7681 = INTRINSIC_XED_IFORM_VPMOVZXWD_ZMMi32_MASKmskw_YMMi16_AVX512
  toEnum 7682 = INTRINSIC_XED_IFORM_VPMOVZXWQ_XMMdq_MEMd
  toEnum 7683 = INTRINSIC_XED_IFORM_VPMOVZXWQ_XMMdq_XMMd
  toEnum 7684 = INTRINSIC_XED_IFORM_VPMOVZXWQ_XMMi64_MASKmskw_MEMi16_AVX512
  toEnum 7685 = INTRINSIC_XED_IFORM_VPMOVZXWQ_XMMi64_MASKmskw_XMMi16_AVX512
  toEnum 7686 = INTRINSIC_XED_IFORM_VPMOVZXWQ_YMMi64_MASKmskw_MEMi16_AVX512
  toEnum 7687 = INTRINSIC_XED_IFORM_VPMOVZXWQ_YMMi64_MASKmskw_XMMi16_AVX512
  toEnum 7688 = INTRINSIC_XED_IFORM_VPMOVZXWQ_YMMqq_MEMq
  toEnum 7689 = INTRINSIC_XED_IFORM_VPMOVZXWQ_YMMqq_XMMq
  toEnum 7690 = INTRINSIC_XED_IFORM_VPMOVZXWQ_ZMMi64_MASKmskw_MEMi16_AVX512
  toEnum 7691 = INTRINSIC_XED_IFORM_VPMOVZXWQ_ZMMi64_MASKmskw_XMMi16_AVX512
  toEnum 7692 = INTRINSIC_XED_IFORM_VPMULDQ_XMMdq_XMMdq_MEMdq
  toEnum 7693 = INTRINSIC_XED_IFORM_VPMULDQ_XMMdq_XMMdq_XMMdq
  toEnum 7694 = INTRINSIC_XED_IFORM_VPMULDQ_XMMi64_MASKmskw_XMMi32_MEMi32_AVX512
  toEnum 7695 = INTRINSIC_XED_IFORM_VPMULDQ_XMMi64_MASKmskw_XMMi32_XMMi32_AVX512
  toEnum 7696 = INTRINSIC_XED_IFORM_VPMULDQ_YMMi64_MASKmskw_YMMi32_MEMi32_AVX512
  toEnum 7697 = INTRINSIC_XED_IFORM_VPMULDQ_YMMi64_MASKmskw_YMMi32_YMMi32_AVX512
  toEnum 7698 = INTRINSIC_XED_IFORM_VPMULDQ_YMMqq_YMMqq_MEMqq
  toEnum 7699 = INTRINSIC_XED_IFORM_VPMULDQ_YMMqq_YMMqq_YMMqq
  toEnum 7700 = INTRINSIC_XED_IFORM_VPMULDQ_ZMMi64_MASKmskw_ZMMi32_MEMi32_AVX512
  toEnum 7701 = INTRINSIC_XED_IFORM_VPMULDQ_ZMMi64_MASKmskw_ZMMi32_ZMMi32_AVX512
  toEnum 7702 = INTRINSIC_XED_IFORM_VPMULHRSW_XMMdq_XMMdq_MEMdq
  toEnum 7703 = INTRINSIC_XED_IFORM_VPMULHRSW_XMMdq_XMMdq_XMMdq
  toEnum 7704 = INTRINSIC_XED_IFORM_VPMULHRSW_XMMi16_MASKmskw_XMMi16_MEMi16_AVX512
  toEnum 7705 = INTRINSIC_XED_IFORM_VPMULHRSW_XMMi16_MASKmskw_XMMi16_XMMi16_AVX512
  toEnum 7706 = INTRINSIC_XED_IFORM_VPMULHRSW_YMMi16_MASKmskw_YMMi16_MEMi16_AVX512
  toEnum 7707 = INTRINSIC_XED_IFORM_VPMULHRSW_YMMi16_MASKmskw_YMMi16_YMMi16_AVX512
  toEnum 7708 = INTRINSIC_XED_IFORM_VPMULHRSW_YMMqq_YMMqq_MEMqq
  toEnum 7709 = INTRINSIC_XED_IFORM_VPMULHRSW_YMMqq_YMMqq_YMMqq
  toEnum 7710 = INTRINSIC_XED_IFORM_VPMULHRSW_ZMMi16_MASKmskw_ZMMi16_MEMi16_AVX512
  toEnum 7711 = INTRINSIC_XED_IFORM_VPMULHRSW_ZMMi16_MASKmskw_ZMMi16_ZMMi16_AVX512
  toEnum 7712 = INTRINSIC_XED_IFORM_VPMULHUW_XMMdq_XMMdq_MEMdq
  toEnum 7713 = INTRINSIC_XED_IFORM_VPMULHUW_XMMdq_XMMdq_XMMdq
  toEnum 7714 = INTRINSIC_XED_IFORM_VPMULHUW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512
  toEnum 7715 = INTRINSIC_XED_IFORM_VPMULHUW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512
  toEnum 7716 = INTRINSIC_XED_IFORM_VPMULHUW_YMMqq_YMMqq_MEMqq
  toEnum 7717 = INTRINSIC_XED_IFORM_VPMULHUW_YMMqq_YMMqq_YMMqq
  toEnum 7718 = INTRINSIC_XED_IFORM_VPMULHUW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512
  toEnum 7719 = INTRINSIC_XED_IFORM_VPMULHUW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512
  toEnum 7720 = INTRINSIC_XED_IFORM_VPMULHUW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512
  toEnum 7721 = INTRINSIC_XED_IFORM_VPMULHUW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512
  toEnum 7722 = INTRINSIC_XED_IFORM_VPMULHW_XMMdq_XMMdq_MEMdq
  toEnum 7723 = INTRINSIC_XED_IFORM_VPMULHW_XMMdq_XMMdq_XMMdq
  toEnum 7724 = INTRINSIC_XED_IFORM_VPMULHW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512
  toEnum 7725 = INTRINSIC_XED_IFORM_VPMULHW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512
  toEnum 7726 = INTRINSIC_XED_IFORM_VPMULHW_YMMqq_YMMqq_MEMqq
  toEnum 7727 = INTRINSIC_XED_IFORM_VPMULHW_YMMqq_YMMqq_YMMqq
  toEnum 7728 = INTRINSIC_XED_IFORM_VPMULHW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512
  toEnum 7729 = INTRINSIC_XED_IFORM_VPMULHW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512
  toEnum 7730 = INTRINSIC_XED_IFORM_VPMULHW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512
  toEnum 7731 = INTRINSIC_XED_IFORM_VPMULHW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512
  toEnum 7732 = INTRINSIC_XED_IFORM_VPMULLD_XMMdq_XMMdq_MEMdq
  toEnum 7733 = INTRINSIC_XED_IFORM_VPMULLD_XMMdq_XMMdq_XMMdq
  toEnum 7734 = INTRINSIC_XED_IFORM_VPMULLD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512
  toEnum 7735 = INTRINSIC_XED_IFORM_VPMULLD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512
  toEnum 7736 = INTRINSIC_XED_IFORM_VPMULLD_YMMqq_YMMqq_MEMqq
  toEnum 7737 = INTRINSIC_XED_IFORM_VPMULLD_YMMqq_YMMqq_YMMqq
  toEnum 7738 = INTRINSIC_XED_IFORM_VPMULLD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512
  toEnum 7739 = INTRINSIC_XED_IFORM_VPMULLD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512
  toEnum 7740 = INTRINSIC_XED_IFORM_VPMULLD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512
  toEnum 7741 = INTRINSIC_XED_IFORM_VPMULLD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512
  toEnum 7742 = INTRINSIC_XED_IFORM_VPMULLQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512
  toEnum 7743 = INTRINSIC_XED_IFORM_VPMULLQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512
  toEnum 7744 = INTRINSIC_XED_IFORM_VPMULLQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512
  toEnum 7745 = INTRINSIC_XED_IFORM_VPMULLQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512
  toEnum 7746 = INTRINSIC_XED_IFORM_VPMULLQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512
  toEnum 7747 = INTRINSIC_XED_IFORM_VPMULLQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512
  toEnum 7748 = INTRINSIC_XED_IFORM_VPMULLW_XMMdq_XMMdq_MEMdq
  toEnum 7749 = INTRINSIC_XED_IFORM_VPMULLW_XMMdq_XMMdq_XMMdq
  toEnum 7750 = INTRINSIC_XED_IFORM_VPMULLW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512
  toEnum 7751 = INTRINSIC_XED_IFORM_VPMULLW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512
  toEnum 7752 = INTRINSIC_XED_IFORM_VPMULLW_YMMqq_YMMqq_MEMqq
  toEnum 7753 = INTRINSIC_XED_IFORM_VPMULLW_YMMqq_YMMqq_YMMqq
  toEnum 7754 = INTRINSIC_XED_IFORM_VPMULLW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512
  toEnum 7755 = INTRINSIC_XED_IFORM_VPMULLW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512
  toEnum 7756 = INTRINSIC_XED_IFORM_VPMULLW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512
  toEnum 7757 = INTRINSIC_XED_IFORM_VPMULLW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512
  toEnum 7758 = INTRINSIC_XED_IFORM_VPMULTISHIFTQB_XMMu8_MASKmskw_XMMu8_MEMu64_AVX512
  toEnum 7759 = INTRINSIC_XED_IFORM_VPMULTISHIFTQB_XMMu8_MASKmskw_XMMu8_XMMu64_AVX512
  toEnum 7760 = INTRINSIC_XED_IFORM_VPMULTISHIFTQB_YMMu8_MASKmskw_YMMu8_MEMu64_AVX512
  toEnum 7761 = INTRINSIC_XED_IFORM_VPMULTISHIFTQB_YMMu8_MASKmskw_YMMu8_YMMu64_AVX512
  toEnum 7762 = INTRINSIC_XED_IFORM_VPMULTISHIFTQB_ZMMu8_MASKmskw_ZMMu8_MEMu64_AVX512
  toEnum 7763 = INTRINSIC_XED_IFORM_VPMULTISHIFTQB_ZMMu8_MASKmskw_ZMMu8_ZMMu64_AVX512
  toEnum 7764 = INTRINSIC_XED_IFORM_VPMULUDQ_XMMdq_XMMdq_MEMdq
  toEnum 7765 = INTRINSIC_XED_IFORM_VPMULUDQ_XMMdq_XMMdq_XMMdq
  toEnum 7766 = INTRINSIC_XED_IFORM_VPMULUDQ_XMMu64_MASKmskw_XMMu32_MEMu32_AVX512
  toEnum 7767 = INTRINSIC_XED_IFORM_VPMULUDQ_XMMu64_MASKmskw_XMMu32_XMMu32_AVX512
  toEnum 7768 = INTRINSIC_XED_IFORM_VPMULUDQ_YMMqq_YMMqq_MEMqq
  toEnum 7769 = INTRINSIC_XED_IFORM_VPMULUDQ_YMMqq_YMMqq_YMMqq
  toEnum 7770 = INTRINSIC_XED_IFORM_VPMULUDQ_YMMu64_MASKmskw_YMMu32_MEMu32_AVX512
  toEnum 7771 = INTRINSIC_XED_IFORM_VPMULUDQ_YMMu64_MASKmskw_YMMu32_YMMu32_AVX512
  toEnum 7772 = INTRINSIC_XED_IFORM_VPMULUDQ_ZMMu64_MASKmskw_ZMMu32_MEMu32_AVX512
  toEnum 7773 = INTRINSIC_XED_IFORM_VPMULUDQ_ZMMu64_MASKmskw_ZMMu32_ZMMu32_AVX512
  toEnum 7774 = INTRINSIC_XED_IFORM_VPOPCNTB_XMMu8_MASKmskw_MEMu8_AVX512
  toEnum 7775 = INTRINSIC_XED_IFORM_VPOPCNTB_XMMu8_MASKmskw_XMMu8_AVX512
  toEnum 7776 = INTRINSIC_XED_IFORM_VPOPCNTB_YMMu8_MASKmskw_MEMu8_AVX512
  toEnum 7777 = INTRINSIC_XED_IFORM_VPOPCNTB_YMMu8_MASKmskw_YMMu8_AVX512
  toEnum 7778 = INTRINSIC_XED_IFORM_VPOPCNTB_ZMMu8_MASKmskw_MEMu8_AVX512
  toEnum 7779 = INTRINSIC_XED_IFORM_VPOPCNTB_ZMMu8_MASKmskw_ZMMu8_AVX512
  toEnum 7780 = INTRINSIC_XED_IFORM_VPOPCNTD_XMMu32_MASKmskw_MEMu32_AVX512
  toEnum 7781 = INTRINSIC_XED_IFORM_VPOPCNTD_XMMu32_MASKmskw_XMMu32_AVX512
  toEnum 7782 = INTRINSIC_XED_IFORM_VPOPCNTD_YMMu32_MASKmskw_MEMu32_AVX512
  toEnum 7783 = INTRINSIC_XED_IFORM_VPOPCNTD_YMMu32_MASKmskw_YMMu32_AVX512
  toEnum 7784 = INTRINSIC_XED_IFORM_VPOPCNTD_ZMMu32_MASKmskw_MEMu32_AVX512
  toEnum 7785 = INTRINSIC_XED_IFORM_VPOPCNTD_ZMMu32_MASKmskw_ZMMu32_AVX512
  toEnum 7786 = INTRINSIC_XED_IFORM_VPOPCNTQ_XMMu64_MASKmskw_MEMu64_AVX512
  toEnum 7787 = INTRINSIC_XED_IFORM_VPOPCNTQ_XMMu64_MASKmskw_XMMu64_AVX512
  toEnum 7788 = INTRINSIC_XED_IFORM_VPOPCNTQ_YMMu64_MASKmskw_MEMu64_AVX512
  toEnum 7789 = INTRINSIC_XED_IFORM_VPOPCNTQ_YMMu64_MASKmskw_YMMu64_AVX512
  toEnum 7790 = INTRINSIC_XED_IFORM_VPOPCNTQ_ZMMu64_MASKmskw_MEMu64_AVX512
  toEnum 7791 = INTRINSIC_XED_IFORM_VPOPCNTQ_ZMMu64_MASKmskw_ZMMu64_AVX512
  toEnum 7792 = INTRINSIC_XED_IFORM_VPOPCNTW_XMMu16_MASKmskw_MEMu16_AVX512
  toEnum 7793 = INTRINSIC_XED_IFORM_VPOPCNTW_XMMu16_MASKmskw_XMMu16_AVX512
  toEnum 7794 = INTRINSIC_XED_IFORM_VPOPCNTW_YMMu16_MASKmskw_MEMu16_AVX512
  toEnum 7795 = INTRINSIC_XED_IFORM_VPOPCNTW_YMMu16_MASKmskw_YMMu16_AVX512
  toEnum 7796 = INTRINSIC_XED_IFORM_VPOPCNTW_ZMMu16_MASKmskw_MEMu16_AVX512
  toEnum 7797 = INTRINSIC_XED_IFORM_VPOPCNTW_ZMMu16_MASKmskw_ZMMu16_AVX512
  toEnum 7798 = INTRINSIC_XED_IFORM_VPOR_XMMdq_XMMdq_MEMdq
  toEnum 7799 = INTRINSIC_XED_IFORM_VPOR_XMMdq_XMMdq_XMMdq
  toEnum 7800 = INTRINSIC_XED_IFORM_VPOR_YMMqq_YMMqq_MEMqq
  toEnum 7801 = INTRINSIC_XED_IFORM_VPOR_YMMqq_YMMqq_YMMqq
  toEnum 7802 = INTRINSIC_XED_IFORM_VPORD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512
  toEnum 7803 = INTRINSIC_XED_IFORM_VPORD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512
  toEnum 7804 = INTRINSIC_XED_IFORM_VPORD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512
  toEnum 7805 = INTRINSIC_XED_IFORM_VPORD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512
  toEnum 7806 = INTRINSIC_XED_IFORM_VPORD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512
  toEnum 7807 = INTRINSIC_XED_IFORM_VPORD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512
  toEnum 7808 = INTRINSIC_XED_IFORM_VPORQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512
  toEnum 7809 = INTRINSIC_XED_IFORM_VPORQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512
  toEnum 7810 = INTRINSIC_XED_IFORM_VPORQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512
  toEnum 7811 = INTRINSIC_XED_IFORM_VPORQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512
  toEnum 7812 = INTRINSIC_XED_IFORM_VPORQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512
  toEnum 7813 = INTRINSIC_XED_IFORM_VPORQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512
  toEnum 7814 = INTRINSIC_XED_IFORM_VPPERM_XMMdq_XMMdq_MEMdq_XMMdq
  toEnum 7815 = INTRINSIC_XED_IFORM_VPPERM_XMMdq_XMMdq_XMMdq_MEMdq
  toEnum 7816 = INTRINSIC_XED_IFORM_VPPERM_XMMdq_XMMdq_XMMdq_XMMdq
  toEnum 7817 = INTRINSIC_XED_IFORM_VPROLD_XMMu32_MASKmskw_MEMu32_IMM8_AVX512
  toEnum 7818 = INTRINSIC_XED_IFORM_VPROLD_XMMu32_MASKmskw_XMMu32_IMM8_AVX512
  toEnum 7819 = INTRINSIC_XED_IFORM_VPROLD_YMMu32_MASKmskw_MEMu32_IMM8_AVX512
  toEnum 7820 = INTRINSIC_XED_IFORM_VPROLD_YMMu32_MASKmskw_YMMu32_IMM8_AVX512
  toEnum 7821 = INTRINSIC_XED_IFORM_VPROLD_ZMMu32_MASKmskw_MEMu32_IMM8_AVX512
  toEnum 7822 = INTRINSIC_XED_IFORM_VPROLD_ZMMu32_MASKmskw_ZMMu32_IMM8_AVX512
  toEnum 7823 = INTRINSIC_XED_IFORM_VPROLQ_XMMu64_MASKmskw_MEMu64_IMM8_AVX512
  toEnum 7824 = INTRINSIC_XED_IFORM_VPROLQ_XMMu64_MASKmskw_XMMu64_IMM8_AVX512
  toEnum 7825 = INTRINSIC_XED_IFORM_VPROLQ_YMMu64_MASKmskw_MEMu64_IMM8_AVX512
  toEnum 7826 = INTRINSIC_XED_IFORM_VPROLQ_YMMu64_MASKmskw_YMMu64_IMM8_AVX512
  toEnum 7827 = INTRINSIC_XED_IFORM_VPROLQ_ZMMu64_MASKmskw_MEMu64_IMM8_AVX512
  toEnum 7828 = INTRINSIC_XED_IFORM_VPROLQ_ZMMu64_MASKmskw_ZMMu64_IMM8_AVX512
  toEnum 7829 = INTRINSIC_XED_IFORM_VPROLVD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512
  toEnum 7830 = INTRINSIC_XED_IFORM_VPROLVD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512
  toEnum 7831 = INTRINSIC_XED_IFORM_VPROLVD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512
  toEnum 7832 = INTRINSIC_XED_IFORM_VPROLVD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512
  toEnum 7833 = INTRINSIC_XED_IFORM_VPROLVD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512
  toEnum 7834 = INTRINSIC_XED_IFORM_VPROLVD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512
  toEnum 7835 = INTRINSIC_XED_IFORM_VPROLVQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512
  toEnum 7836 = INTRINSIC_XED_IFORM_VPROLVQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512
  toEnum 7837 = INTRINSIC_XED_IFORM_VPROLVQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512
  toEnum 7838 = INTRINSIC_XED_IFORM_VPROLVQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512
  toEnum 7839 = INTRINSIC_XED_IFORM_VPROLVQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512
  toEnum 7840 = INTRINSIC_XED_IFORM_VPROLVQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512
  toEnum 7841 = INTRINSIC_XED_IFORM_VPRORD_XMMu32_MASKmskw_MEMu32_IMM8_AVX512
  toEnum 7842 = INTRINSIC_XED_IFORM_VPRORD_XMMu32_MASKmskw_XMMu32_IMM8_AVX512
  toEnum 7843 = INTRINSIC_XED_IFORM_VPRORD_YMMu32_MASKmskw_MEMu32_IMM8_AVX512
  toEnum 7844 = INTRINSIC_XED_IFORM_VPRORD_YMMu32_MASKmskw_YMMu32_IMM8_AVX512
  toEnum 7845 = INTRINSIC_XED_IFORM_VPRORD_ZMMu32_MASKmskw_MEMu32_IMM8_AVX512
  toEnum 7846 = INTRINSIC_XED_IFORM_VPRORD_ZMMu32_MASKmskw_ZMMu32_IMM8_AVX512
  toEnum 7847 = INTRINSIC_XED_IFORM_VPRORQ_XMMu64_MASKmskw_MEMu64_IMM8_AVX512
  toEnum 7848 = INTRINSIC_XED_IFORM_VPRORQ_XMMu64_MASKmskw_XMMu64_IMM8_AVX512
  toEnum 7849 = INTRINSIC_XED_IFORM_VPRORQ_YMMu64_MASKmskw_MEMu64_IMM8_AVX512
  toEnum 7850 = INTRINSIC_XED_IFORM_VPRORQ_YMMu64_MASKmskw_YMMu64_IMM8_AVX512
  toEnum 7851 = INTRINSIC_XED_IFORM_VPRORQ_ZMMu64_MASKmskw_MEMu64_IMM8_AVX512
  toEnum 7852 = INTRINSIC_XED_IFORM_VPRORQ_ZMMu64_MASKmskw_ZMMu64_IMM8_AVX512
  toEnum 7853 = INTRINSIC_XED_IFORM_VPRORVD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512
  toEnum 7854 = INTRINSIC_XED_IFORM_VPRORVD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512
  toEnum 7855 = INTRINSIC_XED_IFORM_VPRORVD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512
  toEnum 7856 = INTRINSIC_XED_IFORM_VPRORVD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512
  toEnum 7857 = INTRINSIC_XED_IFORM_VPRORVD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512
  toEnum 7858 = INTRINSIC_XED_IFORM_VPRORVD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512
  toEnum 7859 = INTRINSIC_XED_IFORM_VPRORVQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512
  toEnum 7860 = INTRINSIC_XED_IFORM_VPRORVQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512
  toEnum 7861 = INTRINSIC_XED_IFORM_VPRORVQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512
  toEnum 7862 = INTRINSIC_XED_IFORM_VPRORVQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512
  toEnum 7863 = INTRINSIC_XED_IFORM_VPRORVQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512
  toEnum 7864 = INTRINSIC_XED_IFORM_VPRORVQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512
  toEnum 7865 = INTRINSIC_XED_IFORM_VPROTB_XMMdq_MEMdq_IMMb
  toEnum 7866 = INTRINSIC_XED_IFORM_VPROTB_XMMdq_MEMdq_XMMdq
  toEnum 7867 = INTRINSIC_XED_IFORM_VPROTB_XMMdq_XMMdq_IMMb
  toEnum 7868 = INTRINSIC_XED_IFORM_VPROTB_XMMdq_XMMdq_MEMdq
  toEnum 7869 = INTRINSIC_XED_IFORM_VPROTB_XMMdq_XMMdq_XMMdq
  toEnum 7870 = INTRINSIC_XED_IFORM_VPROTD_XMMdq_MEMdq_IMMb
  toEnum 7871 = INTRINSIC_XED_IFORM_VPROTD_XMMdq_MEMdq_XMMdq
  toEnum 7872 = INTRINSIC_XED_IFORM_VPROTD_XMMdq_XMMdq_IMMb
  toEnum 7873 = INTRINSIC_XED_IFORM_VPROTD_XMMdq_XMMdq_MEMdq
  toEnum 7874 = INTRINSIC_XED_IFORM_VPROTD_XMMdq_XMMdq_XMMdq
  toEnum 7875 = INTRINSIC_XED_IFORM_VPROTQ_XMMdq_MEMdq_IMMb
  toEnum 7876 = INTRINSIC_XED_IFORM_VPROTQ_XMMdq_MEMdq_XMMdq
  toEnum 7877 = INTRINSIC_XED_IFORM_VPROTQ_XMMdq_XMMdq_IMMb
  toEnum 7878 = INTRINSIC_XED_IFORM_VPROTQ_XMMdq_XMMdq_MEMdq
  toEnum 7879 = INTRINSIC_XED_IFORM_VPROTQ_XMMdq_XMMdq_XMMdq
  toEnum 7880 = INTRINSIC_XED_IFORM_VPROTW_XMMdq_MEMdq_IMMb
  toEnum 7881 = INTRINSIC_XED_IFORM_VPROTW_XMMdq_MEMdq_XMMdq
  toEnum 7882 = INTRINSIC_XED_IFORM_VPROTW_XMMdq_XMMdq_IMMb
  toEnum 7883 = INTRINSIC_XED_IFORM_VPROTW_XMMdq_XMMdq_MEMdq
  toEnum 7884 = INTRINSIC_XED_IFORM_VPROTW_XMMdq_XMMdq_XMMdq
  toEnum 7885 = INTRINSIC_XED_IFORM_VPSADBW_XMMdq_XMMdq_MEMdq
  toEnum 7886 = INTRINSIC_XED_IFORM_VPSADBW_XMMdq_XMMdq_XMMdq
  toEnum 7887 = INTRINSIC_XED_IFORM_VPSADBW_XMMu16_XMMu8_MEMu8_AVX512
  toEnum 7888 = INTRINSIC_XED_IFORM_VPSADBW_XMMu16_XMMu8_XMMu8_AVX512
  toEnum 7889 = INTRINSIC_XED_IFORM_VPSADBW_YMMqq_YMMqq_MEMqq
  toEnum 7890 = INTRINSIC_XED_IFORM_VPSADBW_YMMqq_YMMqq_YMMqq
  toEnum 7891 = INTRINSIC_XED_IFORM_VPSADBW_YMMu16_YMMu8_MEMu8_AVX512
  toEnum 7892 = INTRINSIC_XED_IFORM_VPSADBW_YMMu16_YMMu8_YMMu8_AVX512
  toEnum 7893 = INTRINSIC_XED_IFORM_VPSADBW_ZMMu16_ZMMu8_MEMu8_AVX512
  toEnum 7894 = INTRINSIC_XED_IFORM_VPSADBW_ZMMu16_ZMMu8_ZMMu8_AVX512
  toEnum 7895 = INTRINSIC_XED_IFORM_VPSCATTERDD_MEMu32_MASKmskw_XMMu32_AVX512_VL128
  toEnum 7896 = INTRINSIC_XED_IFORM_VPSCATTERDD_MEMu32_MASKmskw_YMMu32_AVX512_VL256
  toEnum 7897 = INTRINSIC_XED_IFORM_VPSCATTERDD_MEMu32_MASKmskw_ZMMu32_AVX512_VL512
  toEnum 7898 = INTRINSIC_XED_IFORM_VPSCATTERDQ_MEMu64_MASKmskw_XMMu64_AVX512_VL128
  toEnum 7899 = INTRINSIC_XED_IFORM_VPSCATTERDQ_MEMu64_MASKmskw_YMMu64_AVX512_VL256
  toEnum 7900 = INTRINSIC_XED_IFORM_VPSCATTERDQ_MEMu64_MASKmskw_ZMMu64_AVX512_VL512
  toEnum 7901 = INTRINSIC_XED_IFORM_VPSCATTERQD_MEMu32_MASKmskw_XMMu32_AVX512_VL128
  toEnum 7902 = INTRINSIC_XED_IFORM_VPSCATTERQD_MEMu32_MASKmskw_XMMu32_AVX512_VL256
  toEnum 7903 = INTRINSIC_XED_IFORM_VPSCATTERQD_MEMu32_MASKmskw_YMMu32_AVX512_VL512
  toEnum 7904 = INTRINSIC_XED_IFORM_VPSCATTERQQ_MEMu64_MASKmskw_XMMu64_AVX512_VL128
  toEnum 7905 = INTRINSIC_XED_IFORM_VPSCATTERQQ_MEMu64_MASKmskw_YMMu64_AVX512_VL256
  toEnum 7906 = INTRINSIC_XED_IFORM_VPSCATTERQQ_MEMu64_MASKmskw_ZMMu64_AVX512_VL512
  toEnum 7907 = INTRINSIC_XED_IFORM_VPSHAB_XMMdq_MEMdq_XMMdq
  toEnum 7908 = INTRINSIC_XED_IFORM_VPSHAB_XMMdq_XMMdq_MEMdq
  toEnum 7909 = INTRINSIC_XED_IFORM_VPSHAB_XMMdq_XMMdq_XMMdq
  toEnum 7910 = INTRINSIC_XED_IFORM_VPSHAD_XMMdq_MEMdq_XMMdq
  toEnum 7911 = INTRINSIC_XED_IFORM_VPSHAD_XMMdq_XMMdq_MEMdq
  toEnum 7912 = INTRINSIC_XED_IFORM_VPSHAD_XMMdq_XMMdq_XMMdq
  toEnum 7913 = INTRINSIC_XED_IFORM_VPSHAQ_XMMdq_MEMdq_XMMdq
  toEnum 7914 = INTRINSIC_XED_IFORM_VPSHAQ_XMMdq_XMMdq_MEMdq
  toEnum 7915 = INTRINSIC_XED_IFORM_VPSHAQ_XMMdq_XMMdq_XMMdq
  toEnum 7916 = INTRINSIC_XED_IFORM_VPSHAW_XMMdq_MEMdq_XMMdq
  toEnum 7917 = INTRINSIC_XED_IFORM_VPSHAW_XMMdq_XMMdq_MEMdq
  toEnum 7918 = INTRINSIC_XED_IFORM_VPSHAW_XMMdq_XMMdq_XMMdq
  toEnum 7919 = INTRINSIC_XED_IFORM_VPSHLB_XMMdq_MEMdq_XMMdq
  toEnum 7920 = INTRINSIC_XED_IFORM_VPSHLB_XMMdq_XMMdq_MEMdq
  toEnum 7921 = INTRINSIC_XED_IFORM_VPSHLB_XMMdq_XMMdq_XMMdq
  toEnum 7922 = INTRINSIC_XED_IFORM_VPSHLD_XMMdq_MEMdq_XMMdq
  toEnum 7923 = INTRINSIC_XED_IFORM_VPSHLD_XMMdq_XMMdq_MEMdq
  toEnum 7924 = INTRINSIC_XED_IFORM_VPSHLD_XMMdq_XMMdq_XMMdq
  toEnum 7925 = INTRINSIC_XED_IFORM_VPSHLDD_XMMu32_MASKmskw_XMMu32_MEMu32_IMM8_AVX512
  toEnum 7926 = INTRINSIC_XED_IFORM_VPSHLDD_XMMu32_MASKmskw_XMMu32_XMMu32_IMM8_AVX512
  toEnum 7927 = INTRINSIC_XED_IFORM_VPSHLDD_YMMu32_MASKmskw_YMMu32_MEMu32_IMM8_AVX512
  toEnum 7928 = INTRINSIC_XED_IFORM_VPSHLDD_YMMu32_MASKmskw_YMMu32_YMMu32_IMM8_AVX512
  toEnum 7929 = INTRINSIC_XED_IFORM_VPSHLDD_ZMMu32_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512
  toEnum 7930 = INTRINSIC_XED_IFORM_VPSHLDD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_IMM8_AVX512
  toEnum 7931 = INTRINSIC_XED_IFORM_VPSHLDQ_XMMu64_MASKmskw_XMMu64_MEMu64_IMM8_AVX512
  toEnum 7932 = INTRINSIC_XED_IFORM_VPSHLDQ_XMMu64_MASKmskw_XMMu64_XMMu64_IMM8_AVX512
  toEnum 7933 = INTRINSIC_XED_IFORM_VPSHLDQ_YMMu64_MASKmskw_YMMu64_MEMu64_IMM8_AVX512
  toEnum 7934 = INTRINSIC_XED_IFORM_VPSHLDQ_YMMu64_MASKmskw_YMMu64_YMMu64_IMM8_AVX512
  toEnum 7935 = INTRINSIC_XED_IFORM_VPSHLDQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512
  toEnum 7936 = INTRINSIC_XED_IFORM_VPSHLDQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_IMM8_AVX512
  toEnum 7937 = INTRINSIC_XED_IFORM_VPSHLDVD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512
  toEnum 7938 = INTRINSIC_XED_IFORM_VPSHLDVD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512
  toEnum 7939 = INTRINSIC_XED_IFORM_VPSHLDVD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512
  toEnum 7940 = INTRINSIC_XED_IFORM_VPSHLDVD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512
  toEnum 7941 = INTRINSIC_XED_IFORM_VPSHLDVD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512
  toEnum 7942 = INTRINSIC_XED_IFORM_VPSHLDVD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512
  toEnum 7943 = INTRINSIC_XED_IFORM_VPSHLDVQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512
  toEnum 7944 = INTRINSIC_XED_IFORM_VPSHLDVQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512
  toEnum 7945 = INTRINSIC_XED_IFORM_VPSHLDVQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512
  toEnum 7946 = INTRINSIC_XED_IFORM_VPSHLDVQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512
  toEnum 7947 = INTRINSIC_XED_IFORM_VPSHLDVQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512
  toEnum 7948 = INTRINSIC_XED_IFORM_VPSHLDVQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512
  toEnum 7949 = INTRINSIC_XED_IFORM_VPSHLDVW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512
  toEnum 7950 = INTRINSIC_XED_IFORM_VPSHLDVW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512
  toEnum 7951 = INTRINSIC_XED_IFORM_VPSHLDVW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512
  toEnum 7952 = INTRINSIC_XED_IFORM_VPSHLDVW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512
  toEnum 7953 = INTRINSIC_XED_IFORM_VPSHLDVW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512
  toEnum 7954 = INTRINSIC_XED_IFORM_VPSHLDVW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512
  toEnum 7955 = INTRINSIC_XED_IFORM_VPSHLDW_XMMu16_MASKmskw_XMMu16_MEMu16_IMM8_AVX512
  toEnum 7956 = INTRINSIC_XED_IFORM_VPSHLDW_XMMu16_MASKmskw_XMMu16_XMMu16_IMM8_AVX512
  toEnum 7957 = INTRINSIC_XED_IFORM_VPSHLDW_YMMu16_MASKmskw_YMMu16_MEMu16_IMM8_AVX512
  toEnum 7958 = INTRINSIC_XED_IFORM_VPSHLDW_YMMu16_MASKmskw_YMMu16_YMMu16_IMM8_AVX512
  toEnum 7959 = INTRINSIC_XED_IFORM_VPSHLDW_ZMMu16_MASKmskw_ZMMu16_MEMu16_IMM8_AVX512
  toEnum 7960 = INTRINSIC_XED_IFORM_VPSHLDW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_IMM8_AVX512
  toEnum 7961 = INTRINSIC_XED_IFORM_VPSHLQ_XMMdq_MEMdq_XMMdq
  toEnum 7962 = INTRINSIC_XED_IFORM_VPSHLQ_XMMdq_XMMdq_MEMdq
  toEnum 7963 = INTRINSIC_XED_IFORM_VPSHLQ_XMMdq_XMMdq_XMMdq
  toEnum 7964 = INTRINSIC_XED_IFORM_VPSHLW_XMMdq_MEMdq_XMMdq
  toEnum 7965 = INTRINSIC_XED_IFORM_VPSHLW_XMMdq_XMMdq_MEMdq
  toEnum 7966 = INTRINSIC_XED_IFORM_VPSHLW_XMMdq_XMMdq_XMMdq
  toEnum 7967 = INTRINSIC_XED_IFORM_VPSHRDD_XMMu32_MASKmskw_XMMu32_MEMu32_IMM8_AVX512
  toEnum 7968 = INTRINSIC_XED_IFORM_VPSHRDD_XMMu32_MASKmskw_XMMu32_XMMu32_IMM8_AVX512
  toEnum 7969 = INTRINSIC_XED_IFORM_VPSHRDD_YMMu32_MASKmskw_YMMu32_MEMu32_IMM8_AVX512
  toEnum 7970 = INTRINSIC_XED_IFORM_VPSHRDD_YMMu32_MASKmskw_YMMu32_YMMu32_IMM8_AVX512
  toEnum 7971 = INTRINSIC_XED_IFORM_VPSHRDD_ZMMu32_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512
  toEnum 7972 = INTRINSIC_XED_IFORM_VPSHRDD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_IMM8_AVX512
  toEnum 7973 = INTRINSIC_XED_IFORM_VPSHRDQ_XMMu64_MASKmskw_XMMu64_MEMu64_IMM8_AVX512
  toEnum 7974 = INTRINSIC_XED_IFORM_VPSHRDQ_XMMu64_MASKmskw_XMMu64_XMMu64_IMM8_AVX512
  toEnum 7975 = INTRINSIC_XED_IFORM_VPSHRDQ_YMMu64_MASKmskw_YMMu64_MEMu64_IMM8_AVX512
  toEnum 7976 = INTRINSIC_XED_IFORM_VPSHRDQ_YMMu64_MASKmskw_YMMu64_YMMu64_IMM8_AVX512
  toEnum 7977 = INTRINSIC_XED_IFORM_VPSHRDQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512
  toEnum 7978 = INTRINSIC_XED_IFORM_VPSHRDQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_IMM8_AVX512
  toEnum 7979 = INTRINSIC_XED_IFORM_VPSHRDVD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512
  toEnum 7980 = INTRINSIC_XED_IFORM_VPSHRDVD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512
  toEnum 7981 = INTRINSIC_XED_IFORM_VPSHRDVD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512
  toEnum 7982 = INTRINSIC_XED_IFORM_VPSHRDVD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512
  toEnum 7983 = INTRINSIC_XED_IFORM_VPSHRDVD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512
  toEnum 7984 = INTRINSIC_XED_IFORM_VPSHRDVD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512
  toEnum 7985 = INTRINSIC_XED_IFORM_VPSHRDVQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512
  toEnum 7986 = INTRINSIC_XED_IFORM_VPSHRDVQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512
  toEnum 7987 = INTRINSIC_XED_IFORM_VPSHRDVQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512
  toEnum 7988 = INTRINSIC_XED_IFORM_VPSHRDVQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512
  toEnum 7989 = INTRINSIC_XED_IFORM_VPSHRDVQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512
  toEnum 7990 = INTRINSIC_XED_IFORM_VPSHRDVQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512
  toEnum 7991 = INTRINSIC_XED_IFORM_VPSHRDVW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512
  toEnum 7992 = INTRINSIC_XED_IFORM_VPSHRDVW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512
  toEnum 7993 = INTRINSIC_XED_IFORM_VPSHRDVW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512
  toEnum 7994 = INTRINSIC_XED_IFORM_VPSHRDVW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512
  toEnum 7995 = INTRINSIC_XED_IFORM_VPSHRDVW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512
  toEnum 7996 = INTRINSIC_XED_IFORM_VPSHRDVW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512
  toEnum 7997 = INTRINSIC_XED_IFORM_VPSHRDW_XMMu16_MASKmskw_XMMu16_MEMu16_IMM8_AVX512
  toEnum 7998 = INTRINSIC_XED_IFORM_VPSHRDW_XMMu16_MASKmskw_XMMu16_XMMu16_IMM8_AVX512
  toEnum 7999 = INTRINSIC_XED_IFORM_VPSHRDW_YMMu16_MASKmskw_YMMu16_MEMu16_IMM8_AVX512
  toEnum 8000 = INTRINSIC_XED_IFORM_VPSHRDW_YMMu16_MASKmskw_YMMu16_YMMu16_IMM8_AVX512
  toEnum 8001 = INTRINSIC_XED_IFORM_VPSHRDW_ZMMu16_MASKmskw_ZMMu16_MEMu16_IMM8_AVX512
  toEnum 8002 = INTRINSIC_XED_IFORM_VPSHRDW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_IMM8_AVX512
  toEnum 8003 = INTRINSIC_XED_IFORM_VPSHUFB_XMMdq_XMMdq_MEMdq
  toEnum 8004 = INTRINSIC_XED_IFORM_VPSHUFB_XMMdq_XMMdq_XMMdq
  toEnum 8005 = INTRINSIC_XED_IFORM_VPSHUFB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512
  toEnum 8006 = INTRINSIC_XED_IFORM_VPSHUFB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512
  toEnum 8007 = INTRINSIC_XED_IFORM_VPSHUFB_YMMqq_YMMqq_MEMqq
  toEnum 8008 = INTRINSIC_XED_IFORM_VPSHUFB_YMMqq_YMMqq_YMMqq
  toEnum 8009 = INTRINSIC_XED_IFORM_VPSHUFB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512
  toEnum 8010 = INTRINSIC_XED_IFORM_VPSHUFB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512
  toEnum 8011 = INTRINSIC_XED_IFORM_VPSHUFB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512
  toEnum 8012 = INTRINSIC_XED_IFORM_VPSHUFB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512
  toEnum 8013 = INTRINSIC_XED_IFORM_VPSHUFBITQMB_MASKmskw_MASKmskw_XMMu64_MEMu8_AVX512
  toEnum 8014 = INTRINSIC_XED_IFORM_VPSHUFBITQMB_MASKmskw_MASKmskw_XMMu64_XMMu8_AVX512
  toEnum 8015 = INTRINSIC_XED_IFORM_VPSHUFBITQMB_MASKmskw_MASKmskw_YMMu64_MEMu8_AVX512
  toEnum 8016 = INTRINSIC_XED_IFORM_VPSHUFBITQMB_MASKmskw_MASKmskw_YMMu64_YMMu8_AVX512
  toEnum 8017 = INTRINSIC_XED_IFORM_VPSHUFBITQMB_MASKmskw_MASKmskw_ZMMu64_MEMu8_AVX512
  toEnum 8018 = INTRINSIC_XED_IFORM_VPSHUFBITQMB_MASKmskw_MASKmskw_ZMMu64_ZMMu8_AVX512
  toEnum 8019 = INTRINSIC_XED_IFORM_VPSHUFD_XMMdq_MEMdq_IMMb
  toEnum 8020 = INTRINSIC_XED_IFORM_VPSHUFD_XMMdq_XMMdq_IMMb
  toEnum 8021 = INTRINSIC_XED_IFORM_VPSHUFD_XMMu32_MASKmskw_MEMu32_IMM8_AVX512
  toEnum 8022 = INTRINSIC_XED_IFORM_VPSHUFD_XMMu32_MASKmskw_XMMu32_IMM8_AVX512
  toEnum 8023 = INTRINSIC_XED_IFORM_VPSHUFD_YMMqq_MEMqq_IMMb
  toEnum 8024 = INTRINSIC_XED_IFORM_VPSHUFD_YMMqq_YMMqq_IMMb
  toEnum 8025 = INTRINSIC_XED_IFORM_VPSHUFD_YMMu32_MASKmskw_MEMu32_IMM8_AVX512
  toEnum 8026 = INTRINSIC_XED_IFORM_VPSHUFD_YMMu32_MASKmskw_YMMu32_IMM8_AVX512
  toEnum 8027 = INTRINSIC_XED_IFORM_VPSHUFD_ZMMu32_MASKmskw_MEMu32_IMM8_AVX512
  toEnum 8028 = INTRINSIC_XED_IFORM_VPSHUFD_ZMMu32_MASKmskw_ZMMu32_IMM8_AVX512
  toEnum 8029 = INTRINSIC_XED_IFORM_VPSHUFHW_XMMdq_MEMdq_IMMb
  toEnum 8030 = INTRINSIC_XED_IFORM_VPSHUFHW_XMMdq_XMMdq_IMMb
  toEnum 8031 = INTRINSIC_XED_IFORM_VPSHUFHW_XMMu16_MASKmskw_MEMu16_IMM8_AVX512
  toEnum 8032 = INTRINSIC_XED_IFORM_VPSHUFHW_XMMu16_MASKmskw_XMMu16_IMM8_AVX512
  toEnum 8033 = INTRINSIC_XED_IFORM_VPSHUFHW_YMMqq_MEMqq_IMMb
  toEnum 8034 = INTRINSIC_XED_IFORM_VPSHUFHW_YMMqq_YMMqq_IMMb
  toEnum 8035 = INTRINSIC_XED_IFORM_VPSHUFHW_YMMu16_MASKmskw_MEMu16_IMM8_AVX512
  toEnum 8036 = INTRINSIC_XED_IFORM_VPSHUFHW_YMMu16_MASKmskw_YMMu16_IMM8_AVX512
  toEnum 8037 = INTRINSIC_XED_IFORM_VPSHUFHW_ZMMu16_MASKmskw_MEMu16_IMM8_AVX512
  toEnum 8038 = INTRINSIC_XED_IFORM_VPSHUFHW_ZMMu16_MASKmskw_ZMMu16_IMM8_AVX512
  toEnum 8039 = INTRINSIC_XED_IFORM_VPSHUFLW_XMMdq_MEMdq_IMMb
  toEnum 8040 = INTRINSIC_XED_IFORM_VPSHUFLW_XMMdq_XMMdq_IMMb
  toEnum 8041 = INTRINSIC_XED_IFORM_VPSHUFLW_XMMu16_MASKmskw_MEMu16_IMM8_AVX512
  toEnum 8042 = INTRINSIC_XED_IFORM_VPSHUFLW_XMMu16_MASKmskw_XMMu16_IMM8_AVX512
  toEnum 8043 = INTRINSIC_XED_IFORM_VPSHUFLW_YMMqq_MEMqq_IMMb
  toEnum 8044 = INTRINSIC_XED_IFORM_VPSHUFLW_YMMqq_YMMqq_IMMb
  toEnum 8045 = INTRINSIC_XED_IFORM_VPSHUFLW_YMMu16_MASKmskw_MEMu16_IMM8_AVX512
  toEnum 8046 = INTRINSIC_XED_IFORM_VPSHUFLW_YMMu16_MASKmskw_YMMu16_IMM8_AVX512
  toEnum 8047 = INTRINSIC_XED_IFORM_VPSHUFLW_ZMMu16_MASKmskw_MEMu16_IMM8_AVX512
  toEnum 8048 = INTRINSIC_XED_IFORM_VPSHUFLW_ZMMu16_MASKmskw_ZMMu16_IMM8_AVX512
  toEnum 8049 = INTRINSIC_XED_IFORM_VPSIGNB_XMMdq_XMMdq_MEMdq
  toEnum 8050 = INTRINSIC_XED_IFORM_VPSIGNB_XMMdq_XMMdq_XMMdq
  toEnum 8051 = INTRINSIC_XED_IFORM_VPSIGNB_YMMqq_YMMqq_MEMqq
  toEnum 8052 = INTRINSIC_XED_IFORM_VPSIGNB_YMMqq_YMMqq_YMMqq
  toEnum 8053 = INTRINSIC_XED_IFORM_VPSIGND_XMMdq_XMMdq_MEMdq
  toEnum 8054 = INTRINSIC_XED_IFORM_VPSIGND_XMMdq_XMMdq_XMMdq
  toEnum 8055 = INTRINSIC_XED_IFORM_VPSIGND_YMMqq_YMMqq_MEMqq
  toEnum 8056 = INTRINSIC_XED_IFORM_VPSIGND_YMMqq_YMMqq_YMMqq
  toEnum 8057 = INTRINSIC_XED_IFORM_VPSIGNW_XMMdq_XMMdq_MEMdq
  toEnum 8058 = INTRINSIC_XED_IFORM_VPSIGNW_XMMdq_XMMdq_XMMdq
  toEnum 8059 = INTRINSIC_XED_IFORM_VPSIGNW_YMMqq_YMMqq_MEMqq
  toEnum 8060 = INTRINSIC_XED_IFORM_VPSIGNW_YMMqq_YMMqq_YMMqq
  toEnum 8061 = INTRINSIC_XED_IFORM_VPSLLD_XMMdq_XMMdq_IMMb
  toEnum 8062 = INTRINSIC_XED_IFORM_VPSLLD_XMMdq_XMMdq_MEMdq
  toEnum 8063 = INTRINSIC_XED_IFORM_VPSLLD_XMMdq_XMMdq_XMMdq
  toEnum 8064 = INTRINSIC_XED_IFORM_VPSLLD_XMMu32_MASKmskw_MEMu32_IMM8_AVX512
  toEnum 8065 = INTRINSIC_XED_IFORM_VPSLLD_XMMu32_MASKmskw_XMMu32_IMM8_AVX512
  toEnum 8066 = INTRINSIC_XED_IFORM_VPSLLD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512
  toEnum 8067 = INTRINSIC_XED_IFORM_VPSLLD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512
  toEnum 8068 = INTRINSIC_XED_IFORM_VPSLLD_YMMqq_YMMqq_IMMb
  toEnum 8069 = INTRINSIC_XED_IFORM_VPSLLD_YMMqq_YMMqq_MEMdq
  toEnum 8070 = INTRINSIC_XED_IFORM_VPSLLD_YMMqq_YMMqq_XMMq
  toEnum 8071 = INTRINSIC_XED_IFORM_VPSLLD_YMMu32_MASKmskw_MEMu32_IMM8_AVX512
  toEnum 8072 = INTRINSIC_XED_IFORM_VPSLLD_YMMu32_MASKmskw_YMMu32_IMM8_AVX512
  toEnum 8073 = INTRINSIC_XED_IFORM_VPSLLD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512
  toEnum 8074 = INTRINSIC_XED_IFORM_VPSLLD_YMMu32_MASKmskw_YMMu32_XMMu32_AVX512
  toEnum 8075 = INTRINSIC_XED_IFORM_VPSLLD_ZMMu32_MASKmskw_MEMu32_IMM8_AVX512
  toEnum 8076 = INTRINSIC_XED_IFORM_VPSLLD_ZMMu32_MASKmskw_ZMMu32_IMM8_AVX512
  toEnum 8077 = INTRINSIC_XED_IFORM_VPSLLD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512
  toEnum 8078 = INTRINSIC_XED_IFORM_VPSLLD_ZMMu32_MASKmskw_ZMMu32_XMMu32_AVX512
  toEnum 8079 = INTRINSIC_XED_IFORM_VPSLLDQ_XMMdq_XMMdq_IMMb
  toEnum 8080 = INTRINSIC_XED_IFORM_VPSLLDQ_XMMu8_MEMu8_IMM8_AVX512
  toEnum 8081 = INTRINSIC_XED_IFORM_VPSLLDQ_XMMu8_XMMu8_IMM8_AVX512
  toEnum 8082 = INTRINSIC_XED_IFORM_VPSLLDQ_YMMqq_YMMqq_IMMb
  toEnum 8083 = INTRINSIC_XED_IFORM_VPSLLDQ_YMMu8_MEMu8_IMM8_AVX512
  toEnum 8084 = INTRINSIC_XED_IFORM_VPSLLDQ_YMMu8_YMMu8_IMM8_AVX512
  toEnum 8085 = INTRINSIC_XED_IFORM_VPSLLDQ_ZMMu8_MEMu8_IMM8_AVX512
  toEnum 8086 = INTRINSIC_XED_IFORM_VPSLLDQ_ZMMu8_ZMMu8_IMM8_AVX512
  toEnum 8087 = INTRINSIC_XED_IFORM_VPSLLQ_XMMdq_XMMdq_IMMb
  toEnum 8088 = INTRINSIC_XED_IFORM_VPSLLQ_XMMdq_XMMdq_MEMdq
  toEnum 8089 = INTRINSIC_XED_IFORM_VPSLLQ_XMMdq_XMMdq_XMMdq
  toEnum 8090 = INTRINSIC_XED_IFORM_VPSLLQ_XMMu64_MASKmskw_MEMu64_IMM8_AVX512
  toEnum 8091 = INTRINSIC_XED_IFORM_VPSLLQ_XMMu64_MASKmskw_XMMu64_IMM8_AVX512
  toEnum 8092 = INTRINSIC_XED_IFORM_VPSLLQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512
  toEnum 8093 = INTRINSIC_XED_IFORM_VPSLLQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512
  toEnum 8094 = INTRINSIC_XED_IFORM_VPSLLQ_YMMqq_YMMqq_IMMb
  toEnum 8095 = INTRINSIC_XED_IFORM_VPSLLQ_YMMqq_YMMqq_MEMdq
  toEnum 8096 = INTRINSIC_XED_IFORM_VPSLLQ_YMMqq_YMMqq_XMMq
  toEnum 8097 = INTRINSIC_XED_IFORM_VPSLLQ_YMMu64_MASKmskw_MEMu64_IMM8_AVX512
  toEnum 8098 = INTRINSIC_XED_IFORM_VPSLLQ_YMMu64_MASKmskw_YMMu64_IMM8_AVX512
  toEnum 8099 = INTRINSIC_XED_IFORM_VPSLLQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512
  toEnum 8100 = INTRINSIC_XED_IFORM_VPSLLQ_YMMu64_MASKmskw_YMMu64_XMMu64_AVX512
  toEnum 8101 = INTRINSIC_XED_IFORM_VPSLLQ_ZMMu64_MASKmskw_MEMu64_IMM8_AVX512
  toEnum 8102 = INTRINSIC_XED_IFORM_VPSLLQ_ZMMu64_MASKmskw_ZMMu64_IMM8_AVX512
  toEnum 8103 = INTRINSIC_XED_IFORM_VPSLLQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512
  toEnum 8104 = INTRINSIC_XED_IFORM_VPSLLQ_ZMMu64_MASKmskw_ZMMu64_XMMu64_AVX512
  toEnum 8105 = INTRINSIC_XED_IFORM_VPSLLVD_XMMdq_XMMdq_MEMdq
  toEnum 8106 = INTRINSIC_XED_IFORM_VPSLLVD_XMMdq_XMMdq_XMMdq
  toEnum 8107 = INTRINSIC_XED_IFORM_VPSLLVD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512
  toEnum 8108 = INTRINSIC_XED_IFORM_VPSLLVD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512
  toEnum 8109 = INTRINSIC_XED_IFORM_VPSLLVD_YMMqq_YMMqq_MEMqq
  toEnum 8110 = INTRINSIC_XED_IFORM_VPSLLVD_YMMqq_YMMqq_YMMqq
  toEnum 8111 = INTRINSIC_XED_IFORM_VPSLLVD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512
  toEnum 8112 = INTRINSIC_XED_IFORM_VPSLLVD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512
  toEnum 8113 = INTRINSIC_XED_IFORM_VPSLLVD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512
  toEnum 8114 = INTRINSIC_XED_IFORM_VPSLLVD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512
  toEnum 8115 = INTRINSIC_XED_IFORM_VPSLLVQ_XMMdq_XMMdq_MEMdq
  toEnum 8116 = INTRINSIC_XED_IFORM_VPSLLVQ_XMMdq_XMMdq_XMMdq
  toEnum 8117 = INTRINSIC_XED_IFORM_VPSLLVQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512
  toEnum 8118 = INTRINSIC_XED_IFORM_VPSLLVQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512
  toEnum 8119 = INTRINSIC_XED_IFORM_VPSLLVQ_YMMqq_YMMqq_MEMqq
  toEnum 8120 = INTRINSIC_XED_IFORM_VPSLLVQ_YMMqq_YMMqq_YMMqq
  toEnum 8121 = INTRINSIC_XED_IFORM_VPSLLVQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512
  toEnum 8122 = INTRINSIC_XED_IFORM_VPSLLVQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512
  toEnum 8123 = INTRINSIC_XED_IFORM_VPSLLVQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512
  toEnum 8124 = INTRINSIC_XED_IFORM_VPSLLVQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512
  toEnum 8125 = INTRINSIC_XED_IFORM_VPSLLVW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512
  toEnum 8126 = INTRINSIC_XED_IFORM_VPSLLVW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512
  toEnum 8127 = INTRINSIC_XED_IFORM_VPSLLVW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512
  toEnum 8128 = INTRINSIC_XED_IFORM_VPSLLVW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512
  toEnum 8129 = INTRINSIC_XED_IFORM_VPSLLVW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512
  toEnum 8130 = INTRINSIC_XED_IFORM_VPSLLVW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512
  toEnum 8131 = INTRINSIC_XED_IFORM_VPSLLW_XMMdq_XMMdq_IMMb
  toEnum 8132 = INTRINSIC_XED_IFORM_VPSLLW_XMMdq_XMMdq_MEMdq
  toEnum 8133 = INTRINSIC_XED_IFORM_VPSLLW_XMMdq_XMMdq_XMMdq
  toEnum 8134 = INTRINSIC_XED_IFORM_VPSLLW_XMMu16_MASKmskw_MEMu16_IMM8_AVX512
  toEnum 8135 = INTRINSIC_XED_IFORM_VPSLLW_XMMu16_MASKmskw_XMMu16_IMM8_AVX512
  toEnum 8136 = INTRINSIC_XED_IFORM_VPSLLW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512
  toEnum 8137 = INTRINSIC_XED_IFORM_VPSLLW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512
  toEnum 8138 = INTRINSIC_XED_IFORM_VPSLLW_YMMqq_YMMqq_IMMb
  toEnum 8139 = INTRINSIC_XED_IFORM_VPSLLW_YMMqq_YMMqq_MEMdq
  toEnum 8140 = INTRINSIC_XED_IFORM_VPSLLW_YMMqq_YMMqq_XMMq
  toEnum 8141 = INTRINSIC_XED_IFORM_VPSLLW_YMMu16_MASKmskw_MEMu16_IMM8_AVX512
  toEnum 8142 = INTRINSIC_XED_IFORM_VPSLLW_YMMu16_MASKmskw_YMMu16_IMM8_AVX512
  toEnum 8143 = INTRINSIC_XED_IFORM_VPSLLW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512
  toEnum 8144 = INTRINSIC_XED_IFORM_VPSLLW_YMMu16_MASKmskw_YMMu16_XMMu16_AVX512
  toEnum 8145 = INTRINSIC_XED_IFORM_VPSLLW_ZMMu16_MASKmskw_MEMu16_IMM8_AVX512
  toEnum 8146 = INTRINSIC_XED_IFORM_VPSLLW_ZMMu16_MASKmskw_ZMMu16_IMM8_AVX512
  toEnum 8147 = INTRINSIC_XED_IFORM_VPSLLW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512
  toEnum 8148 = INTRINSIC_XED_IFORM_VPSLLW_ZMMu16_MASKmskw_ZMMu16_XMMu16_AVX512
  toEnum 8149 = INTRINSIC_XED_IFORM_VPSRAD_XMMdq_XMMdq_IMMb
  toEnum 8150 = INTRINSIC_XED_IFORM_VPSRAD_XMMdq_XMMdq_MEMdq
  toEnum 8151 = INTRINSIC_XED_IFORM_VPSRAD_XMMdq_XMMdq_XMMdq
  toEnum 8152 = INTRINSIC_XED_IFORM_VPSRAD_XMMu32_MASKmskw_MEMu32_IMM8_AVX512
  toEnum 8153 = INTRINSIC_XED_IFORM_VPSRAD_XMMu32_MASKmskw_XMMu32_IMM8_AVX512
  toEnum 8154 = INTRINSIC_XED_IFORM_VPSRAD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512
  toEnum 8155 = INTRINSIC_XED_IFORM_VPSRAD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512
  toEnum 8156 = INTRINSIC_XED_IFORM_VPSRAD_YMMqq_YMMqq_IMMb
  toEnum 8157 = INTRINSIC_XED_IFORM_VPSRAD_YMMqq_YMMqq_MEMdq
  toEnum 8158 = INTRINSIC_XED_IFORM_VPSRAD_YMMqq_YMMqq_XMMq
  toEnum 8159 = INTRINSIC_XED_IFORM_VPSRAD_YMMu32_MASKmskw_MEMu32_IMM8_AVX512
  toEnum 8160 = INTRINSIC_XED_IFORM_VPSRAD_YMMu32_MASKmskw_YMMu32_IMM8_AVX512
  toEnum 8161 = INTRINSIC_XED_IFORM_VPSRAD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512
  toEnum 8162 = INTRINSIC_XED_IFORM_VPSRAD_YMMu32_MASKmskw_YMMu32_XMMu32_AVX512
  toEnum 8163 = INTRINSIC_XED_IFORM_VPSRAD_ZMMu32_MASKmskw_MEMu32_IMM8_AVX512
  toEnum 8164 = INTRINSIC_XED_IFORM_VPSRAD_ZMMu32_MASKmskw_ZMMu32_IMM8_AVX512
  toEnum 8165 = INTRINSIC_XED_IFORM_VPSRAD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512
  toEnum 8166 = INTRINSIC_XED_IFORM_VPSRAD_ZMMu32_MASKmskw_ZMMu32_XMMu32_AVX512
  toEnum 8167 = INTRINSIC_XED_IFORM_VPSRAQ_XMMu64_MASKmskw_MEMu64_IMM8_AVX512
  toEnum 8168 = INTRINSIC_XED_IFORM_VPSRAQ_XMMu64_MASKmskw_XMMu64_IMM8_AVX512
  toEnum 8169 = INTRINSIC_XED_IFORM_VPSRAQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512
  toEnum 8170 = INTRINSIC_XED_IFORM_VPSRAQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512
  toEnum 8171 = INTRINSIC_XED_IFORM_VPSRAQ_YMMu64_MASKmskw_MEMu64_IMM8_AVX512
  toEnum 8172 = INTRINSIC_XED_IFORM_VPSRAQ_YMMu64_MASKmskw_YMMu64_IMM8_AVX512
  toEnum 8173 = INTRINSIC_XED_IFORM_VPSRAQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512
  toEnum 8174 = INTRINSIC_XED_IFORM_VPSRAQ_YMMu64_MASKmskw_YMMu64_XMMu64_AVX512
  toEnum 8175 = INTRINSIC_XED_IFORM_VPSRAQ_ZMMu64_MASKmskw_MEMu64_IMM8_AVX512
  toEnum 8176 = INTRINSIC_XED_IFORM_VPSRAQ_ZMMu64_MASKmskw_ZMMu64_IMM8_AVX512
  toEnum 8177 = INTRINSIC_XED_IFORM_VPSRAQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512
  toEnum 8178 = INTRINSIC_XED_IFORM_VPSRAQ_ZMMu64_MASKmskw_ZMMu64_XMMu64_AVX512
  toEnum 8179 = INTRINSIC_XED_IFORM_VPSRAVD_XMMdq_XMMdq_MEMdq
  toEnum 8180 = INTRINSIC_XED_IFORM_VPSRAVD_XMMdq_XMMdq_XMMdq
  toEnum 8181 = INTRINSIC_XED_IFORM_VPSRAVD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512
  toEnum 8182 = INTRINSIC_XED_IFORM_VPSRAVD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512
  toEnum 8183 = INTRINSIC_XED_IFORM_VPSRAVD_YMMqq_YMMqq_MEMqq
  toEnum 8184 = INTRINSIC_XED_IFORM_VPSRAVD_YMMqq_YMMqq_YMMqq
  toEnum 8185 = INTRINSIC_XED_IFORM_VPSRAVD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512
  toEnum 8186 = INTRINSIC_XED_IFORM_VPSRAVD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512
  toEnum 8187 = INTRINSIC_XED_IFORM_VPSRAVD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512
  toEnum 8188 = INTRINSIC_XED_IFORM_VPSRAVD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512
  toEnum 8189 = INTRINSIC_XED_IFORM_VPSRAVQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512
  toEnum 8190 = INTRINSIC_XED_IFORM_VPSRAVQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512
  toEnum 8191 = INTRINSIC_XED_IFORM_VPSRAVQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512
  toEnum 8192 = INTRINSIC_XED_IFORM_VPSRAVQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512
  toEnum 8193 = INTRINSIC_XED_IFORM_VPSRAVQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512
  toEnum 8194 = INTRINSIC_XED_IFORM_VPSRAVQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512
  toEnum 8195 = INTRINSIC_XED_IFORM_VPSRAVW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512
  toEnum 8196 = INTRINSIC_XED_IFORM_VPSRAVW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512
  toEnum 8197 = INTRINSIC_XED_IFORM_VPSRAVW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512
  toEnum 8198 = INTRINSIC_XED_IFORM_VPSRAVW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512
  toEnum 8199 = INTRINSIC_XED_IFORM_VPSRAVW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512
  toEnum 8200 = INTRINSIC_XED_IFORM_VPSRAVW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512
  toEnum 8201 = INTRINSIC_XED_IFORM_VPSRAW_XMMdq_XMMdq_IMMb
  toEnum 8202 = INTRINSIC_XED_IFORM_VPSRAW_XMMdq_XMMdq_MEMdq
  toEnum 8203 = INTRINSIC_XED_IFORM_VPSRAW_XMMdq_XMMdq_XMMdq
  toEnum 8204 = INTRINSIC_XED_IFORM_VPSRAW_XMMu16_MASKmskw_MEMu16_IMM8_AVX512
  toEnum 8205 = INTRINSIC_XED_IFORM_VPSRAW_XMMu16_MASKmskw_XMMu16_IMM8_AVX512
  toEnum 8206 = INTRINSIC_XED_IFORM_VPSRAW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512
  toEnum 8207 = INTRINSIC_XED_IFORM_VPSRAW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512
  toEnum 8208 = INTRINSIC_XED_IFORM_VPSRAW_YMMqq_YMMqq_IMMb
  toEnum 8209 = INTRINSIC_XED_IFORM_VPSRAW_YMMqq_YMMqq_MEMdq
  toEnum 8210 = INTRINSIC_XED_IFORM_VPSRAW_YMMqq_YMMqq_XMMq
  toEnum 8211 = INTRINSIC_XED_IFORM_VPSRAW_YMMu16_MASKmskw_MEMu16_IMM8_AVX512
  toEnum 8212 = INTRINSIC_XED_IFORM_VPSRAW_YMMu16_MASKmskw_YMMu16_IMM8_AVX512
  toEnum 8213 = INTRINSIC_XED_IFORM_VPSRAW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512
  toEnum 8214 = INTRINSIC_XED_IFORM_VPSRAW_YMMu16_MASKmskw_YMMu16_XMMu16_AVX512
  toEnum 8215 = INTRINSIC_XED_IFORM_VPSRAW_ZMMu16_MASKmskw_MEMu16_IMM8_AVX512
  toEnum 8216 = INTRINSIC_XED_IFORM_VPSRAW_ZMMu16_MASKmskw_ZMMu16_IMM8_AVX512
  toEnum 8217 = INTRINSIC_XED_IFORM_VPSRAW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512
  toEnum 8218 = INTRINSIC_XED_IFORM_VPSRAW_ZMMu16_MASKmskw_ZMMu16_XMMu16_AVX512
  toEnum 8219 = INTRINSIC_XED_IFORM_VPSRLD_XMMdq_XMMdq_IMMb
  toEnum 8220 = INTRINSIC_XED_IFORM_VPSRLD_XMMdq_XMMdq_MEMdq
  toEnum 8221 = INTRINSIC_XED_IFORM_VPSRLD_XMMdq_XMMdq_XMMdq
  toEnum 8222 = INTRINSIC_XED_IFORM_VPSRLD_XMMu32_MASKmskw_MEMu32_IMM8_AVX512
  toEnum 8223 = INTRINSIC_XED_IFORM_VPSRLD_XMMu32_MASKmskw_XMMu32_IMM8_AVX512
  toEnum 8224 = INTRINSIC_XED_IFORM_VPSRLD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512
  toEnum 8225 = INTRINSIC_XED_IFORM_VPSRLD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512
  toEnum 8226 = INTRINSIC_XED_IFORM_VPSRLD_YMMqq_YMMqq_IMMb
  toEnum 8227 = INTRINSIC_XED_IFORM_VPSRLD_YMMqq_YMMqq_MEMdq
  toEnum 8228 = INTRINSIC_XED_IFORM_VPSRLD_YMMqq_YMMqq_XMMq
  toEnum 8229 = INTRINSIC_XED_IFORM_VPSRLD_YMMu32_MASKmskw_MEMu32_IMM8_AVX512
  toEnum 8230 = INTRINSIC_XED_IFORM_VPSRLD_YMMu32_MASKmskw_YMMu32_IMM8_AVX512
  toEnum 8231 = INTRINSIC_XED_IFORM_VPSRLD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512
  toEnum 8232 = INTRINSIC_XED_IFORM_VPSRLD_YMMu32_MASKmskw_YMMu32_XMMu32_AVX512
  toEnum 8233 = INTRINSIC_XED_IFORM_VPSRLD_ZMMu32_MASKmskw_MEMu32_IMM8_AVX512
  toEnum 8234 = INTRINSIC_XED_IFORM_VPSRLD_ZMMu32_MASKmskw_ZMMu32_IMM8_AVX512
  toEnum 8235 = INTRINSIC_XED_IFORM_VPSRLD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512
  toEnum 8236 = INTRINSIC_XED_IFORM_VPSRLD_ZMMu32_MASKmskw_ZMMu32_XMMu32_AVX512
  toEnum 8237 = INTRINSIC_XED_IFORM_VPSRLDQ_XMMdq_XMMdq_IMMb
  toEnum 8238 = INTRINSIC_XED_IFORM_VPSRLDQ_XMMu8_MEMu8_IMM8_AVX512
  toEnum 8239 = INTRINSIC_XED_IFORM_VPSRLDQ_XMMu8_XMMu8_IMM8_AVX512
  toEnum 8240 = INTRINSIC_XED_IFORM_VPSRLDQ_YMMqq_YMMqq_IMMb
  toEnum 8241 = INTRINSIC_XED_IFORM_VPSRLDQ_YMMu8_MEMu8_IMM8_AVX512
  toEnum 8242 = INTRINSIC_XED_IFORM_VPSRLDQ_YMMu8_YMMu8_IMM8_AVX512
  toEnum 8243 = INTRINSIC_XED_IFORM_VPSRLDQ_ZMMu8_MEMu8_IMM8_AVX512
  toEnum 8244 = INTRINSIC_XED_IFORM_VPSRLDQ_ZMMu8_ZMMu8_IMM8_AVX512
  toEnum 8245 = INTRINSIC_XED_IFORM_VPSRLQ_XMMdq_XMMdq_IMMb
  toEnum 8246 = INTRINSIC_XED_IFORM_VPSRLQ_XMMdq_XMMdq_MEMdq
  toEnum 8247 = INTRINSIC_XED_IFORM_VPSRLQ_XMMdq_XMMdq_XMMdq
  toEnum 8248 = INTRINSIC_XED_IFORM_VPSRLQ_XMMu64_MASKmskw_MEMu64_IMM8_AVX512
  toEnum 8249 = INTRINSIC_XED_IFORM_VPSRLQ_XMMu64_MASKmskw_XMMu64_IMM8_AVX512
  toEnum 8250 = INTRINSIC_XED_IFORM_VPSRLQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512
  toEnum 8251 = INTRINSIC_XED_IFORM_VPSRLQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512
  toEnum 8252 = INTRINSIC_XED_IFORM_VPSRLQ_YMMqq_YMMqq_IMMb
  toEnum 8253 = INTRINSIC_XED_IFORM_VPSRLQ_YMMqq_YMMqq_MEMdq
  toEnum 8254 = INTRINSIC_XED_IFORM_VPSRLQ_YMMqq_YMMqq_XMMq
  toEnum 8255 = INTRINSIC_XED_IFORM_VPSRLQ_YMMu64_MASKmskw_MEMu64_IMM8_AVX512
  toEnum 8256 = INTRINSIC_XED_IFORM_VPSRLQ_YMMu64_MASKmskw_YMMu64_IMM8_AVX512
  toEnum 8257 = INTRINSIC_XED_IFORM_VPSRLQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512
  toEnum 8258 = INTRINSIC_XED_IFORM_VPSRLQ_YMMu64_MASKmskw_YMMu64_XMMu64_AVX512
  toEnum 8259 = INTRINSIC_XED_IFORM_VPSRLQ_ZMMu64_MASKmskw_MEMu64_IMM8_AVX512
  toEnum 8260 = INTRINSIC_XED_IFORM_VPSRLQ_ZMMu64_MASKmskw_ZMMu64_IMM8_AVX512
  toEnum 8261 = INTRINSIC_XED_IFORM_VPSRLQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512
  toEnum 8262 = INTRINSIC_XED_IFORM_VPSRLQ_ZMMu64_MASKmskw_ZMMu64_XMMu64_AVX512
  toEnum 8263 = INTRINSIC_XED_IFORM_VPSRLVD_XMMdq_XMMdq_MEMdq
  toEnum 8264 = INTRINSIC_XED_IFORM_VPSRLVD_XMMdq_XMMdq_XMMdq
  toEnum 8265 = INTRINSIC_XED_IFORM_VPSRLVD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512
  toEnum 8266 = INTRINSIC_XED_IFORM_VPSRLVD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512
  toEnum 8267 = INTRINSIC_XED_IFORM_VPSRLVD_YMMqq_YMMqq_MEMqq
  toEnum 8268 = INTRINSIC_XED_IFORM_VPSRLVD_YMMqq_YMMqq_YMMqq
  toEnum 8269 = INTRINSIC_XED_IFORM_VPSRLVD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512
  toEnum 8270 = INTRINSIC_XED_IFORM_VPSRLVD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512
  toEnum 8271 = INTRINSIC_XED_IFORM_VPSRLVD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512
  toEnum 8272 = INTRINSIC_XED_IFORM_VPSRLVD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512
  toEnum 8273 = INTRINSIC_XED_IFORM_VPSRLVQ_XMMdq_XMMdq_MEMdq
  toEnum 8274 = INTRINSIC_XED_IFORM_VPSRLVQ_XMMdq_XMMdq_XMMdq
  toEnum 8275 = INTRINSIC_XED_IFORM_VPSRLVQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512
  toEnum 8276 = INTRINSIC_XED_IFORM_VPSRLVQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512
  toEnum 8277 = INTRINSIC_XED_IFORM_VPSRLVQ_YMMqq_YMMqq_MEMqq
  toEnum 8278 = INTRINSIC_XED_IFORM_VPSRLVQ_YMMqq_YMMqq_YMMqq
  toEnum 8279 = INTRINSIC_XED_IFORM_VPSRLVQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512
  toEnum 8280 = INTRINSIC_XED_IFORM_VPSRLVQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512
  toEnum 8281 = INTRINSIC_XED_IFORM_VPSRLVQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512
  toEnum 8282 = INTRINSIC_XED_IFORM_VPSRLVQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512
  toEnum 8283 = INTRINSIC_XED_IFORM_VPSRLVW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512
  toEnum 8284 = INTRINSIC_XED_IFORM_VPSRLVW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512
  toEnum 8285 = INTRINSIC_XED_IFORM_VPSRLVW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512
  toEnum 8286 = INTRINSIC_XED_IFORM_VPSRLVW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512
  toEnum 8287 = INTRINSIC_XED_IFORM_VPSRLVW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512
  toEnum 8288 = INTRINSIC_XED_IFORM_VPSRLVW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512
  toEnum 8289 = INTRINSIC_XED_IFORM_VPSRLW_XMMdq_XMMdq_IMMb
  toEnum 8290 = INTRINSIC_XED_IFORM_VPSRLW_XMMdq_XMMdq_MEMdq
  toEnum 8291 = INTRINSIC_XED_IFORM_VPSRLW_XMMdq_XMMdq_XMMdq
  toEnum 8292 = INTRINSIC_XED_IFORM_VPSRLW_XMMu16_MASKmskw_MEMu16_IMM8_AVX512
  toEnum 8293 = INTRINSIC_XED_IFORM_VPSRLW_XMMu16_MASKmskw_XMMu16_IMM8_AVX512
  toEnum 8294 = INTRINSIC_XED_IFORM_VPSRLW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512
  toEnum 8295 = INTRINSIC_XED_IFORM_VPSRLW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512
  toEnum 8296 = INTRINSIC_XED_IFORM_VPSRLW_YMMqq_YMMqq_IMMb
  toEnum 8297 = INTRINSIC_XED_IFORM_VPSRLW_YMMqq_YMMqq_MEMdq
  toEnum 8298 = INTRINSIC_XED_IFORM_VPSRLW_YMMqq_YMMqq_XMMq
  toEnum 8299 = INTRINSIC_XED_IFORM_VPSRLW_YMMu16_MASKmskw_MEMu16_IMM8_AVX512
  toEnum 8300 = INTRINSIC_XED_IFORM_VPSRLW_YMMu16_MASKmskw_YMMu16_IMM8_AVX512
  toEnum 8301 = INTRINSIC_XED_IFORM_VPSRLW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512
  toEnum 8302 = INTRINSIC_XED_IFORM_VPSRLW_YMMu16_MASKmskw_YMMu16_XMMu16_AVX512
  toEnum 8303 = INTRINSIC_XED_IFORM_VPSRLW_ZMMu16_MASKmskw_MEMu16_IMM8_AVX512
  toEnum 8304 = INTRINSIC_XED_IFORM_VPSRLW_ZMMu16_MASKmskw_ZMMu16_IMM8_AVX512
  toEnum 8305 = INTRINSIC_XED_IFORM_VPSRLW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512
  toEnum 8306 = INTRINSIC_XED_IFORM_VPSRLW_ZMMu16_MASKmskw_ZMMu16_XMMu16_AVX512
  toEnum 8307 = INTRINSIC_XED_IFORM_VPSUBB_XMMdq_XMMdq_MEMdq
  toEnum 8308 = INTRINSIC_XED_IFORM_VPSUBB_XMMdq_XMMdq_XMMdq
  toEnum 8309 = INTRINSIC_XED_IFORM_VPSUBB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512
  toEnum 8310 = INTRINSIC_XED_IFORM_VPSUBB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512
  toEnum 8311 = INTRINSIC_XED_IFORM_VPSUBB_YMMqq_YMMqq_MEMqq
  toEnum 8312 = INTRINSIC_XED_IFORM_VPSUBB_YMMqq_YMMqq_YMMqq
  toEnum 8313 = INTRINSIC_XED_IFORM_VPSUBB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512
  toEnum 8314 = INTRINSIC_XED_IFORM_VPSUBB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512
  toEnum 8315 = INTRINSIC_XED_IFORM_VPSUBB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512
  toEnum 8316 = INTRINSIC_XED_IFORM_VPSUBB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512
  toEnum 8317 = INTRINSIC_XED_IFORM_VPSUBD_XMMdq_XMMdq_MEMdq
  toEnum 8318 = INTRINSIC_XED_IFORM_VPSUBD_XMMdq_XMMdq_XMMdq
  toEnum 8319 = INTRINSIC_XED_IFORM_VPSUBD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512
  toEnum 8320 = INTRINSIC_XED_IFORM_VPSUBD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512
  toEnum 8321 = INTRINSIC_XED_IFORM_VPSUBD_YMMqq_YMMqq_MEMqq
  toEnum 8322 = INTRINSIC_XED_IFORM_VPSUBD_YMMqq_YMMqq_YMMqq
  toEnum 8323 = INTRINSIC_XED_IFORM_VPSUBD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512
  toEnum 8324 = INTRINSIC_XED_IFORM_VPSUBD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512
  toEnum 8325 = INTRINSIC_XED_IFORM_VPSUBD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512
  toEnum 8326 = INTRINSIC_XED_IFORM_VPSUBD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512
  toEnum 8327 = INTRINSIC_XED_IFORM_VPSUBQ_XMMdq_XMMdq_MEMdq
  toEnum 8328 = INTRINSIC_XED_IFORM_VPSUBQ_XMMdq_XMMdq_XMMdq
  toEnum 8329 = INTRINSIC_XED_IFORM_VPSUBQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512
  toEnum 8330 = INTRINSIC_XED_IFORM_VPSUBQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512
  toEnum 8331 = INTRINSIC_XED_IFORM_VPSUBQ_YMMqq_YMMqq_MEMqq
  toEnum 8332 = INTRINSIC_XED_IFORM_VPSUBQ_YMMqq_YMMqq_YMMqq
  toEnum 8333 = INTRINSIC_XED_IFORM_VPSUBQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512
  toEnum 8334 = INTRINSIC_XED_IFORM_VPSUBQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512
  toEnum 8335 = INTRINSIC_XED_IFORM_VPSUBQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512
  toEnum 8336 = INTRINSIC_XED_IFORM_VPSUBQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512
  toEnum 8337 = INTRINSIC_XED_IFORM_VPSUBSB_XMMdq_XMMdq_MEMdq
  toEnum 8338 = INTRINSIC_XED_IFORM_VPSUBSB_XMMdq_XMMdq_XMMdq
  toEnum 8339 = INTRINSIC_XED_IFORM_VPSUBSB_XMMi8_MASKmskw_XMMi8_MEMi8_AVX512
  toEnum 8340 = INTRINSIC_XED_IFORM_VPSUBSB_XMMi8_MASKmskw_XMMi8_XMMi8_AVX512
  toEnum 8341 = INTRINSIC_XED_IFORM_VPSUBSB_YMMi8_MASKmskw_YMMi8_MEMi8_AVX512
  toEnum 8342 = INTRINSIC_XED_IFORM_VPSUBSB_YMMi8_MASKmskw_YMMi8_YMMi8_AVX512
  toEnum 8343 = INTRINSIC_XED_IFORM_VPSUBSB_YMMqq_YMMqq_MEMqq
  toEnum 8344 = INTRINSIC_XED_IFORM_VPSUBSB_YMMqq_YMMqq_YMMqq
  toEnum 8345 = INTRINSIC_XED_IFORM_VPSUBSB_ZMMi8_MASKmskw_ZMMi8_MEMi8_AVX512
  toEnum 8346 = INTRINSIC_XED_IFORM_VPSUBSB_ZMMi8_MASKmskw_ZMMi8_ZMMi8_AVX512
  toEnum 8347 = INTRINSIC_XED_IFORM_VPSUBSW_XMMdq_XMMdq_MEMdq
  toEnum 8348 = INTRINSIC_XED_IFORM_VPSUBSW_XMMdq_XMMdq_XMMdq
  toEnum 8349 = INTRINSIC_XED_IFORM_VPSUBSW_XMMi16_MASKmskw_XMMi16_MEMi16_AVX512
  toEnum 8350 = INTRINSIC_XED_IFORM_VPSUBSW_XMMi16_MASKmskw_XMMi16_XMMi16_AVX512
  toEnum 8351 = INTRINSIC_XED_IFORM_VPSUBSW_YMMi16_MASKmskw_YMMi16_MEMi16_AVX512
  toEnum 8352 = INTRINSIC_XED_IFORM_VPSUBSW_YMMi16_MASKmskw_YMMi16_YMMi16_AVX512
  toEnum 8353 = INTRINSIC_XED_IFORM_VPSUBSW_YMMqq_YMMqq_MEMqq
  toEnum 8354 = INTRINSIC_XED_IFORM_VPSUBSW_YMMqq_YMMqq_YMMqq
  toEnum 8355 = INTRINSIC_XED_IFORM_VPSUBSW_ZMMi16_MASKmskw_ZMMi16_MEMi16_AVX512
  toEnum 8356 = INTRINSIC_XED_IFORM_VPSUBSW_ZMMi16_MASKmskw_ZMMi16_ZMMi16_AVX512
  toEnum 8357 = INTRINSIC_XED_IFORM_VPSUBUSB_XMMdq_XMMdq_MEMdq
  toEnum 8358 = INTRINSIC_XED_IFORM_VPSUBUSB_XMMdq_XMMdq_XMMdq
  toEnum 8359 = INTRINSIC_XED_IFORM_VPSUBUSB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512
  toEnum 8360 = INTRINSIC_XED_IFORM_VPSUBUSB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512
  toEnum 8361 = INTRINSIC_XED_IFORM_VPSUBUSB_YMMqq_YMMqq_MEMqq
  toEnum 8362 = INTRINSIC_XED_IFORM_VPSUBUSB_YMMqq_YMMqq_YMMqq
  toEnum 8363 = INTRINSIC_XED_IFORM_VPSUBUSB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512
  toEnum 8364 = INTRINSIC_XED_IFORM_VPSUBUSB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512
  toEnum 8365 = INTRINSIC_XED_IFORM_VPSUBUSB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512
  toEnum 8366 = INTRINSIC_XED_IFORM_VPSUBUSB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512
  toEnum 8367 = INTRINSIC_XED_IFORM_VPSUBUSW_XMMdq_XMMdq_MEMdq
  toEnum 8368 = INTRINSIC_XED_IFORM_VPSUBUSW_XMMdq_XMMdq_XMMdq
  toEnum 8369 = INTRINSIC_XED_IFORM_VPSUBUSW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512
  toEnum 8370 = INTRINSIC_XED_IFORM_VPSUBUSW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512
  toEnum 8371 = INTRINSIC_XED_IFORM_VPSUBUSW_YMMqq_YMMqq_MEMqq
  toEnum 8372 = INTRINSIC_XED_IFORM_VPSUBUSW_YMMqq_YMMqq_YMMqq
  toEnum 8373 = INTRINSIC_XED_IFORM_VPSUBUSW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512
  toEnum 8374 = INTRINSIC_XED_IFORM_VPSUBUSW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512
  toEnum 8375 = INTRINSIC_XED_IFORM_VPSUBUSW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512
  toEnum 8376 = INTRINSIC_XED_IFORM_VPSUBUSW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512
  toEnum 8377 = INTRINSIC_XED_IFORM_VPSUBW_XMMdq_XMMdq_MEMdq
  toEnum 8378 = INTRINSIC_XED_IFORM_VPSUBW_XMMdq_XMMdq_XMMdq
  toEnum 8379 = INTRINSIC_XED_IFORM_VPSUBW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512
  toEnum 8380 = INTRINSIC_XED_IFORM_VPSUBW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512
  toEnum 8381 = INTRINSIC_XED_IFORM_VPSUBW_YMMqq_YMMqq_MEMqq
  toEnum 8382 = INTRINSIC_XED_IFORM_VPSUBW_YMMqq_YMMqq_YMMqq
  toEnum 8383 = INTRINSIC_XED_IFORM_VPSUBW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512
  toEnum 8384 = INTRINSIC_XED_IFORM_VPSUBW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512
  toEnum 8385 = INTRINSIC_XED_IFORM_VPSUBW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512
  toEnum 8386 = INTRINSIC_XED_IFORM_VPSUBW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512
  toEnum 8387 = INTRINSIC_XED_IFORM_VPTERNLOGD_XMMu32_MASKmskw_XMMu32_MEMu32_IMM8_AVX512
  toEnum 8388 = INTRINSIC_XED_IFORM_VPTERNLOGD_XMMu32_MASKmskw_XMMu32_XMMu32_IMM8_AVX512
  toEnum 8389 = INTRINSIC_XED_IFORM_VPTERNLOGD_YMMu32_MASKmskw_YMMu32_MEMu32_IMM8_AVX512
  toEnum 8390 = INTRINSIC_XED_IFORM_VPTERNLOGD_YMMu32_MASKmskw_YMMu32_YMMu32_IMM8_AVX512
  toEnum 8391 = INTRINSIC_XED_IFORM_VPTERNLOGD_ZMMu32_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512
  toEnum 8392 = INTRINSIC_XED_IFORM_VPTERNLOGD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_IMM8_AVX512
  toEnum 8393 = INTRINSIC_XED_IFORM_VPTERNLOGQ_XMMu64_MASKmskw_XMMu64_MEMu64_IMM8_AVX512
  toEnum 8394 = INTRINSIC_XED_IFORM_VPTERNLOGQ_XMMu64_MASKmskw_XMMu64_XMMu64_IMM8_AVX512
  toEnum 8395 = INTRINSIC_XED_IFORM_VPTERNLOGQ_YMMu64_MASKmskw_YMMu64_MEMu64_IMM8_AVX512
  toEnum 8396 = INTRINSIC_XED_IFORM_VPTERNLOGQ_YMMu64_MASKmskw_YMMu64_YMMu64_IMM8_AVX512
  toEnum 8397 = INTRINSIC_XED_IFORM_VPTERNLOGQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512
  toEnum 8398 = INTRINSIC_XED_IFORM_VPTERNLOGQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_IMM8_AVX512
  toEnum 8399 = INTRINSIC_XED_IFORM_VPTEST_XMMdq_MEMdq
  toEnum 8400 = INTRINSIC_XED_IFORM_VPTEST_XMMdq_XMMdq
  toEnum 8401 = INTRINSIC_XED_IFORM_VPTEST_YMMqq_MEMqq
  toEnum 8402 = INTRINSIC_XED_IFORM_VPTEST_YMMqq_YMMqq
  toEnum 8403 = INTRINSIC_XED_IFORM_VPTESTMB_MASKmskw_MASKmskw_XMMu8_MEMu8_AVX512
  toEnum 8404 = INTRINSIC_XED_IFORM_VPTESTMB_MASKmskw_MASKmskw_XMMu8_XMMu8_AVX512
  toEnum 8405 = INTRINSIC_XED_IFORM_VPTESTMB_MASKmskw_MASKmskw_YMMu8_MEMu8_AVX512
  toEnum 8406 = INTRINSIC_XED_IFORM_VPTESTMB_MASKmskw_MASKmskw_YMMu8_YMMu8_AVX512
  toEnum 8407 = INTRINSIC_XED_IFORM_VPTESTMB_MASKmskw_MASKmskw_ZMMu8_MEMu8_AVX512
  toEnum 8408 = INTRINSIC_XED_IFORM_VPTESTMB_MASKmskw_MASKmskw_ZMMu8_ZMMu8_AVX512
  toEnum 8409 = INTRINSIC_XED_IFORM_VPTESTMD_MASKmskw_MASKmskw_XMMu32_MEMu32_AVX512
  toEnum 8410 = INTRINSIC_XED_IFORM_VPTESTMD_MASKmskw_MASKmskw_XMMu32_XMMu32_AVX512
  toEnum 8411 = INTRINSIC_XED_IFORM_VPTESTMD_MASKmskw_MASKmskw_YMMu32_MEMu32_AVX512
  toEnum 8412 = INTRINSIC_XED_IFORM_VPTESTMD_MASKmskw_MASKmskw_YMMu32_YMMu32_AVX512
  toEnum 8413 = INTRINSIC_XED_IFORM_VPTESTMD_MASKmskw_MASKmskw_ZMMu32_MEMu32_AVX512
  toEnum 8414 = INTRINSIC_XED_IFORM_VPTESTMD_MASKmskw_MASKmskw_ZMMu32_ZMMu32_AVX512
  toEnum 8415 = INTRINSIC_XED_IFORM_VPTESTMQ_MASKmskw_MASKmskw_XMMu64_MEMu64_AVX512
  toEnum 8416 = INTRINSIC_XED_IFORM_VPTESTMQ_MASKmskw_MASKmskw_XMMu64_XMMu64_AVX512
  toEnum 8417 = INTRINSIC_XED_IFORM_VPTESTMQ_MASKmskw_MASKmskw_YMMu64_MEMu64_AVX512
  toEnum 8418 = INTRINSIC_XED_IFORM_VPTESTMQ_MASKmskw_MASKmskw_YMMu64_YMMu64_AVX512
  toEnum 8419 = INTRINSIC_XED_IFORM_VPTESTMQ_MASKmskw_MASKmskw_ZMMu64_MEMu64_AVX512
  toEnum 8420 = INTRINSIC_XED_IFORM_VPTESTMQ_MASKmskw_MASKmskw_ZMMu64_ZMMu64_AVX512
  toEnum 8421 = INTRINSIC_XED_IFORM_VPTESTMW_MASKmskw_MASKmskw_XMMu16_MEMu16_AVX512
  toEnum 8422 = INTRINSIC_XED_IFORM_VPTESTMW_MASKmskw_MASKmskw_XMMu16_XMMu16_AVX512
  toEnum 8423 = INTRINSIC_XED_IFORM_VPTESTMW_MASKmskw_MASKmskw_YMMu16_MEMu16_AVX512
  toEnum 8424 = INTRINSIC_XED_IFORM_VPTESTMW_MASKmskw_MASKmskw_YMMu16_YMMu16_AVX512
  toEnum 8425 = INTRINSIC_XED_IFORM_VPTESTMW_MASKmskw_MASKmskw_ZMMu16_MEMu16_AVX512
  toEnum 8426 = INTRINSIC_XED_IFORM_VPTESTMW_MASKmskw_MASKmskw_ZMMu16_ZMMu16_AVX512
  toEnum 8427 = INTRINSIC_XED_IFORM_VPTESTNMB_MASKmskw_MASKmskw_XMMu8_MEMu8_AVX512
  toEnum 8428 = INTRINSIC_XED_IFORM_VPTESTNMB_MASKmskw_MASKmskw_XMMu8_XMMu8_AVX512
  toEnum 8429 = INTRINSIC_XED_IFORM_VPTESTNMB_MASKmskw_MASKmskw_YMMu8_MEMu8_AVX512
  toEnum 8430 = INTRINSIC_XED_IFORM_VPTESTNMB_MASKmskw_MASKmskw_YMMu8_YMMu8_AVX512
  toEnum 8431 = INTRINSIC_XED_IFORM_VPTESTNMB_MASKmskw_MASKmskw_ZMMu8_MEMu8_AVX512
  toEnum 8432 = INTRINSIC_XED_IFORM_VPTESTNMB_MASKmskw_MASKmskw_ZMMu8_ZMMu8_AVX512
  toEnum 8433 = INTRINSIC_XED_IFORM_VPTESTNMD_MASKmskw_MASKmskw_XMMu32_MEMu32_AVX512
  toEnum 8434 = INTRINSIC_XED_IFORM_VPTESTNMD_MASKmskw_MASKmskw_XMMu32_XMMu32_AVX512
  toEnum 8435 = INTRINSIC_XED_IFORM_VPTESTNMD_MASKmskw_MASKmskw_YMMu32_MEMu32_AVX512
  toEnum 8436 = INTRINSIC_XED_IFORM_VPTESTNMD_MASKmskw_MASKmskw_YMMu32_YMMu32_AVX512
  toEnum 8437 = INTRINSIC_XED_IFORM_VPTESTNMD_MASKmskw_MASKmskw_ZMMu32_MEMu32_AVX512
  toEnum 8438 = INTRINSIC_XED_IFORM_VPTESTNMD_MASKmskw_MASKmskw_ZMMu32_ZMMu32_AVX512
  toEnum 8439 = INTRINSIC_XED_IFORM_VPTESTNMQ_MASKmskw_MASKmskw_XMMu64_MEMu64_AVX512
  toEnum 8440 = INTRINSIC_XED_IFORM_VPTESTNMQ_MASKmskw_MASKmskw_XMMu64_XMMu64_AVX512
  toEnum 8441 = INTRINSIC_XED_IFORM_VPTESTNMQ_MASKmskw_MASKmskw_YMMu64_MEMu64_AVX512
  toEnum 8442 = INTRINSIC_XED_IFORM_VPTESTNMQ_MASKmskw_MASKmskw_YMMu64_YMMu64_AVX512
  toEnum 8443 = INTRINSIC_XED_IFORM_VPTESTNMQ_MASKmskw_MASKmskw_ZMMu64_MEMu64_AVX512
  toEnum 8444 = INTRINSIC_XED_IFORM_VPTESTNMQ_MASKmskw_MASKmskw_ZMMu64_ZMMu64_AVX512
  toEnum 8445 = INTRINSIC_XED_IFORM_VPTESTNMW_MASKmskw_MASKmskw_XMMu16_MEMu16_AVX512
  toEnum 8446 = INTRINSIC_XED_IFORM_VPTESTNMW_MASKmskw_MASKmskw_XMMu16_XMMu16_AVX512
  toEnum 8447 = INTRINSIC_XED_IFORM_VPTESTNMW_MASKmskw_MASKmskw_YMMu16_MEMu16_AVX512
  toEnum 8448 = INTRINSIC_XED_IFORM_VPTESTNMW_MASKmskw_MASKmskw_YMMu16_YMMu16_AVX512
  toEnum 8449 = INTRINSIC_XED_IFORM_VPTESTNMW_MASKmskw_MASKmskw_ZMMu16_MEMu16_AVX512
  toEnum 8450 = INTRINSIC_XED_IFORM_VPTESTNMW_MASKmskw_MASKmskw_ZMMu16_ZMMu16_AVX512
  toEnum 8451 = INTRINSIC_XED_IFORM_VPUNPCKHBW_XMMdq_XMMdq_MEMdq
  toEnum 8452 = INTRINSIC_XED_IFORM_VPUNPCKHBW_XMMdq_XMMdq_XMMdq
  toEnum 8453 = INTRINSIC_XED_IFORM_VPUNPCKHBW_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512
  toEnum 8454 = INTRINSIC_XED_IFORM_VPUNPCKHBW_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512
  toEnum 8455 = INTRINSIC_XED_IFORM_VPUNPCKHBW_YMMqq_YMMqq_MEMqq
  toEnum 8456 = INTRINSIC_XED_IFORM_VPUNPCKHBW_YMMqq_YMMqq_YMMqq
  toEnum 8457 = INTRINSIC_XED_IFORM_VPUNPCKHBW_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512
  toEnum 8458 = INTRINSIC_XED_IFORM_VPUNPCKHBW_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512
  toEnum 8459 = INTRINSIC_XED_IFORM_VPUNPCKHBW_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512
  toEnum 8460 = INTRINSIC_XED_IFORM_VPUNPCKHBW_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512
  toEnum 8461 = INTRINSIC_XED_IFORM_VPUNPCKHDQ_XMMdq_XMMdq_MEMdq
  toEnum 8462 = INTRINSIC_XED_IFORM_VPUNPCKHDQ_XMMdq_XMMdq_XMMdq
  toEnum 8463 = INTRINSIC_XED_IFORM_VPUNPCKHDQ_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512
  toEnum 8464 = INTRINSIC_XED_IFORM_VPUNPCKHDQ_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512
  toEnum 8465 = INTRINSIC_XED_IFORM_VPUNPCKHDQ_YMMqq_YMMqq_MEMqq
  toEnum 8466 = INTRINSIC_XED_IFORM_VPUNPCKHDQ_YMMqq_YMMqq_YMMqq
  toEnum 8467 = INTRINSIC_XED_IFORM_VPUNPCKHDQ_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512
  toEnum 8468 = INTRINSIC_XED_IFORM_VPUNPCKHDQ_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512
  toEnum 8469 = INTRINSIC_XED_IFORM_VPUNPCKHDQ_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512
  toEnum 8470 = INTRINSIC_XED_IFORM_VPUNPCKHDQ_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512
  toEnum 8471 = INTRINSIC_XED_IFORM_VPUNPCKHQDQ_XMMdq_XMMdq_MEMdq
  toEnum 8472 = INTRINSIC_XED_IFORM_VPUNPCKHQDQ_XMMdq_XMMdq_XMMdq
  toEnum 8473 = INTRINSIC_XED_IFORM_VPUNPCKHQDQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512
  toEnum 8474 = INTRINSIC_XED_IFORM_VPUNPCKHQDQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512
  toEnum 8475 = INTRINSIC_XED_IFORM_VPUNPCKHQDQ_YMMqq_YMMqq_MEMqq
  toEnum 8476 = INTRINSIC_XED_IFORM_VPUNPCKHQDQ_YMMqq_YMMqq_YMMqq
  toEnum 8477 = INTRINSIC_XED_IFORM_VPUNPCKHQDQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512
  toEnum 8478 = INTRINSIC_XED_IFORM_VPUNPCKHQDQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512
  toEnum 8479 = INTRINSIC_XED_IFORM_VPUNPCKHQDQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512
  toEnum 8480 = INTRINSIC_XED_IFORM_VPUNPCKHQDQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512
  toEnum 8481 = INTRINSIC_XED_IFORM_VPUNPCKHWD_XMMdq_XMMdq_MEMdq
  toEnum 8482 = INTRINSIC_XED_IFORM_VPUNPCKHWD_XMMdq_XMMdq_XMMdq
  toEnum 8483 = INTRINSIC_XED_IFORM_VPUNPCKHWD_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512
  toEnum 8484 = INTRINSIC_XED_IFORM_VPUNPCKHWD_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512
  toEnum 8485 = INTRINSIC_XED_IFORM_VPUNPCKHWD_YMMqq_YMMqq_MEMqq
  toEnum 8486 = INTRINSIC_XED_IFORM_VPUNPCKHWD_YMMqq_YMMqq_YMMqq
  toEnum 8487 = INTRINSIC_XED_IFORM_VPUNPCKHWD_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512
  toEnum 8488 = INTRINSIC_XED_IFORM_VPUNPCKHWD_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512
  toEnum 8489 = INTRINSIC_XED_IFORM_VPUNPCKHWD_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512
  toEnum 8490 = INTRINSIC_XED_IFORM_VPUNPCKHWD_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512
  toEnum 8491 = INTRINSIC_XED_IFORM_VPUNPCKLBW_XMMdq_XMMdq_MEMdq
  toEnum 8492 = INTRINSIC_XED_IFORM_VPUNPCKLBW_XMMdq_XMMdq_XMMdq
  toEnum 8493 = INTRINSIC_XED_IFORM_VPUNPCKLBW_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512
  toEnum 8494 = INTRINSIC_XED_IFORM_VPUNPCKLBW_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512
  toEnum 8495 = INTRINSIC_XED_IFORM_VPUNPCKLBW_YMMqq_YMMqq_MEMqq
  toEnum 8496 = INTRINSIC_XED_IFORM_VPUNPCKLBW_YMMqq_YMMqq_YMMqq
  toEnum 8497 = INTRINSIC_XED_IFORM_VPUNPCKLBW_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512
  toEnum 8498 = INTRINSIC_XED_IFORM_VPUNPCKLBW_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512
  toEnum 8499 = INTRINSIC_XED_IFORM_VPUNPCKLBW_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512
  toEnum 8500 = INTRINSIC_XED_IFORM_VPUNPCKLBW_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512
  toEnum 8501 = INTRINSIC_XED_IFORM_VPUNPCKLDQ_XMMdq_XMMdq_MEMdq
  toEnum 8502 = INTRINSIC_XED_IFORM_VPUNPCKLDQ_XMMdq_XMMdq_XMMdq
  toEnum 8503 = INTRINSIC_XED_IFORM_VPUNPCKLDQ_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512
  toEnum 8504 = INTRINSIC_XED_IFORM_VPUNPCKLDQ_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512
  toEnum 8505 = INTRINSIC_XED_IFORM_VPUNPCKLDQ_YMMqq_YMMqq_MEMqq
  toEnum 8506 = INTRINSIC_XED_IFORM_VPUNPCKLDQ_YMMqq_YMMqq_YMMqq
  toEnum 8507 = INTRINSIC_XED_IFORM_VPUNPCKLDQ_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512
  toEnum 8508 = INTRINSIC_XED_IFORM_VPUNPCKLDQ_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512
  toEnum 8509 = INTRINSIC_XED_IFORM_VPUNPCKLDQ_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512
  toEnum 8510 = INTRINSIC_XED_IFORM_VPUNPCKLDQ_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512
  toEnum 8511 = INTRINSIC_XED_IFORM_VPUNPCKLQDQ_XMMdq_XMMdq_MEMdq
  toEnum 8512 = INTRINSIC_XED_IFORM_VPUNPCKLQDQ_XMMdq_XMMdq_XMMdq
  toEnum 8513 = INTRINSIC_XED_IFORM_VPUNPCKLQDQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512
  toEnum 8514 = INTRINSIC_XED_IFORM_VPUNPCKLQDQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512
  toEnum 8515 = INTRINSIC_XED_IFORM_VPUNPCKLQDQ_YMMqq_YMMqq_MEMqq
  toEnum 8516 = INTRINSIC_XED_IFORM_VPUNPCKLQDQ_YMMqq_YMMqq_YMMqq
  toEnum 8517 = INTRINSIC_XED_IFORM_VPUNPCKLQDQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512
  toEnum 8518 = INTRINSIC_XED_IFORM_VPUNPCKLQDQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512
  toEnum 8519 = INTRINSIC_XED_IFORM_VPUNPCKLQDQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512
  toEnum 8520 = INTRINSIC_XED_IFORM_VPUNPCKLQDQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512
  toEnum 8521 = INTRINSIC_XED_IFORM_VPUNPCKLWD_XMMdq_XMMdq_MEMdq
  toEnum 8522 = INTRINSIC_XED_IFORM_VPUNPCKLWD_XMMdq_XMMdq_XMMdq
  toEnum 8523 = INTRINSIC_XED_IFORM_VPUNPCKLWD_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512
  toEnum 8524 = INTRINSIC_XED_IFORM_VPUNPCKLWD_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512
  toEnum 8525 = INTRINSIC_XED_IFORM_VPUNPCKLWD_YMMqq_YMMqq_MEMqq
  toEnum 8526 = INTRINSIC_XED_IFORM_VPUNPCKLWD_YMMqq_YMMqq_YMMqq
  toEnum 8527 = INTRINSIC_XED_IFORM_VPUNPCKLWD_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512
  toEnum 8528 = INTRINSIC_XED_IFORM_VPUNPCKLWD_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512
  toEnum 8529 = INTRINSIC_XED_IFORM_VPUNPCKLWD_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512
  toEnum 8530 = INTRINSIC_XED_IFORM_VPUNPCKLWD_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512
  toEnum 8531 = INTRINSIC_XED_IFORM_VPXOR_XMMdq_XMMdq_MEMdq
  toEnum 8532 = INTRINSIC_XED_IFORM_VPXOR_XMMdq_XMMdq_XMMdq
  toEnum 8533 = INTRINSIC_XED_IFORM_VPXOR_YMMqq_YMMqq_MEMqq
  toEnum 8534 = INTRINSIC_XED_IFORM_VPXOR_YMMqq_YMMqq_YMMqq
  toEnum 8535 = INTRINSIC_XED_IFORM_VPXORD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512
  toEnum 8536 = INTRINSIC_XED_IFORM_VPXORD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512
  toEnum 8537 = INTRINSIC_XED_IFORM_VPXORD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512
  toEnum 8538 = INTRINSIC_XED_IFORM_VPXORD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512
  toEnum 8539 = INTRINSIC_XED_IFORM_VPXORD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512
  toEnum 8540 = INTRINSIC_XED_IFORM_VPXORD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512
  toEnum 8541 = INTRINSIC_XED_IFORM_VPXORQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512
  toEnum 8542 = INTRINSIC_XED_IFORM_VPXORQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512
  toEnum 8543 = INTRINSIC_XED_IFORM_VPXORQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512
  toEnum 8544 = INTRINSIC_XED_IFORM_VPXORQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512
  toEnum 8545 = INTRINSIC_XED_IFORM_VPXORQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512
  toEnum 8546 = INTRINSIC_XED_IFORM_VPXORQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512
  toEnum 8547 = INTRINSIC_XED_IFORM_VRANGEPD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512
  toEnum 8548 = INTRINSIC_XED_IFORM_VRANGEPD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512
  toEnum 8549 = INTRINSIC_XED_IFORM_VRANGEPD_YMMf64_MASKmskw_YMMf64_MEMf64_IMM8_AVX512
  toEnum 8550 = INTRINSIC_XED_IFORM_VRANGEPD_YMMf64_MASKmskw_YMMf64_YMMf64_IMM8_AVX512
  toEnum 8551 = INTRINSIC_XED_IFORM_VRANGEPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512
  toEnum 8552 = INTRINSIC_XED_IFORM_VRANGEPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_IMM8_AVX512
  toEnum 8553 = INTRINSIC_XED_IFORM_VRANGEPS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512
  toEnum 8554 = INTRINSIC_XED_IFORM_VRANGEPS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512
  toEnum 8555 = INTRINSIC_XED_IFORM_VRANGEPS_YMMf32_MASKmskw_YMMf32_MEMf32_IMM8_AVX512
  toEnum 8556 = INTRINSIC_XED_IFORM_VRANGEPS_YMMf32_MASKmskw_YMMf32_YMMf32_IMM8_AVX512
  toEnum 8557 = INTRINSIC_XED_IFORM_VRANGEPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512
  toEnum 8558 = INTRINSIC_XED_IFORM_VRANGEPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_IMM8_AVX512
  toEnum 8559 = INTRINSIC_XED_IFORM_VRANGESD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512
  toEnum 8560 = INTRINSIC_XED_IFORM_VRANGESD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512
  toEnum 8561 = INTRINSIC_XED_IFORM_VRANGESS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512
  toEnum 8562 = INTRINSIC_XED_IFORM_VRANGESS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512
  toEnum 8563 = INTRINSIC_XED_IFORM_VRCP14PD_XMMf64_MASKmskw_MEMf64_AVX512
  toEnum 8564 = INTRINSIC_XED_IFORM_VRCP14PD_XMMf64_MASKmskw_XMMf64_AVX512
  toEnum 8565 = INTRINSIC_XED_IFORM_VRCP14PD_YMMf64_MASKmskw_MEMf64_AVX512
  toEnum 8566 = INTRINSIC_XED_IFORM_VRCP14PD_YMMf64_MASKmskw_YMMf64_AVX512
  toEnum 8567 = INTRINSIC_XED_IFORM_VRCP14PD_ZMMf64_MASKmskw_MEMf64_AVX512
  toEnum 8568 = INTRINSIC_XED_IFORM_VRCP14PD_ZMMf64_MASKmskw_ZMMf64_AVX512
  toEnum 8569 = INTRINSIC_XED_IFORM_VRCP14PS_XMMf32_MASKmskw_MEMf32_AVX512
  toEnum 8570 = INTRINSIC_XED_IFORM_VRCP14PS_XMMf32_MASKmskw_XMMf32_AVX512
  toEnum 8571 = INTRINSIC_XED_IFORM_VRCP14PS_YMMf32_MASKmskw_MEMf32_AVX512
  toEnum 8572 = INTRINSIC_XED_IFORM_VRCP14PS_YMMf32_MASKmskw_YMMf32_AVX512
  toEnum 8573 = INTRINSIC_XED_IFORM_VRCP14PS_ZMMf32_MASKmskw_MEMf32_AVX512
  toEnum 8574 = INTRINSIC_XED_IFORM_VRCP14PS_ZMMf32_MASKmskw_ZMMf32_AVX512
  toEnum 8575 = INTRINSIC_XED_IFORM_VRCP14SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 8576 = INTRINSIC_XED_IFORM_VRCP14SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 8577 = INTRINSIC_XED_IFORM_VRCP14SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 8578 = INTRINSIC_XED_IFORM_VRCP14SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 8579 = INTRINSIC_XED_IFORM_VRCP28PD_ZMMf64_MASKmskw_MEMf64_AVX512ER
  toEnum 8580 = INTRINSIC_XED_IFORM_VRCP28PD_ZMMf64_MASKmskw_ZMMf64_AVX512ER
  toEnum 8581 = INTRINSIC_XED_IFORM_VRCP28PS_ZMMf32_MASKmskw_MEMf32_AVX512ER
  toEnum 8582 = INTRINSIC_XED_IFORM_VRCP28PS_ZMMf32_MASKmskw_ZMMf32_AVX512ER
  toEnum 8583 = INTRINSIC_XED_IFORM_VRCP28SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512ER
  toEnum 8584 = INTRINSIC_XED_IFORM_VRCP28SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512ER
  toEnum 8585 = INTRINSIC_XED_IFORM_VRCP28SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512ER
  toEnum 8586 = INTRINSIC_XED_IFORM_VRCP28SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512ER
  toEnum 8587 = INTRINSIC_XED_IFORM_VRCPPH_XMMf16_MASKmskw_MEMf16_AVX512
  toEnum 8588 = INTRINSIC_XED_IFORM_VRCPPH_XMMf16_MASKmskw_XMMf16_AVX512
  toEnum 8589 = INTRINSIC_XED_IFORM_VRCPPH_YMMf16_MASKmskw_MEMf16_AVX512
  toEnum 8590 = INTRINSIC_XED_IFORM_VRCPPH_YMMf16_MASKmskw_YMMf16_AVX512
  toEnum 8591 = INTRINSIC_XED_IFORM_VRCPPH_ZMMf16_MASKmskw_MEMf16_AVX512
  toEnum 8592 = INTRINSIC_XED_IFORM_VRCPPH_ZMMf16_MASKmskw_ZMMf16_AVX512
  toEnum 8593 = INTRINSIC_XED_IFORM_VRCPPS_XMMdq_MEMdq
  toEnum 8594 = INTRINSIC_XED_IFORM_VRCPPS_XMMdq_XMMdq
  toEnum 8595 = INTRINSIC_XED_IFORM_VRCPPS_YMMqq_MEMqq
  toEnum 8596 = INTRINSIC_XED_IFORM_VRCPPS_YMMqq_YMMqq
  toEnum 8597 = INTRINSIC_XED_IFORM_VRCPSH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512
  toEnum 8598 = INTRINSIC_XED_IFORM_VRCPSH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 8599 = INTRINSIC_XED_IFORM_VRCPSS_XMMdq_XMMdq_MEMd
  toEnum 8600 = INTRINSIC_XED_IFORM_VRCPSS_XMMdq_XMMdq_XMMd
  toEnum 8601 = INTRINSIC_XED_IFORM_VREDUCEPD_XMMf64_MASKmskw_MEMf64_IMM8_AVX512
  toEnum 8602 = INTRINSIC_XED_IFORM_VREDUCEPD_XMMf64_MASKmskw_XMMf64_IMM8_AVX512
  toEnum 8603 = INTRINSIC_XED_IFORM_VREDUCEPD_YMMf64_MASKmskw_MEMf64_IMM8_AVX512
  toEnum 8604 = INTRINSIC_XED_IFORM_VREDUCEPD_YMMf64_MASKmskw_YMMf64_IMM8_AVX512
  toEnum 8605 = INTRINSIC_XED_IFORM_VREDUCEPD_ZMMf64_MASKmskw_MEMf64_IMM8_AVX512
  toEnum 8606 = INTRINSIC_XED_IFORM_VREDUCEPD_ZMMf64_MASKmskw_ZMMf64_IMM8_AVX512
  toEnum 8607 = INTRINSIC_XED_IFORM_VREDUCEPH_XMMf16_MASKmskw_MEMf16_IMM8_AVX512
  toEnum 8608 = INTRINSIC_XED_IFORM_VREDUCEPH_XMMf16_MASKmskw_XMMf16_IMM8_AVX512
  toEnum 8609 = INTRINSIC_XED_IFORM_VREDUCEPH_YMMf16_MASKmskw_MEMf16_IMM8_AVX512
  toEnum 8610 = INTRINSIC_XED_IFORM_VREDUCEPH_YMMf16_MASKmskw_YMMf16_IMM8_AVX512
  toEnum 8611 = INTRINSIC_XED_IFORM_VREDUCEPH_ZMMf16_MASKmskw_MEMf16_IMM8_AVX512
  toEnum 8612 = INTRINSIC_XED_IFORM_VREDUCEPH_ZMMf16_MASKmskw_ZMMf16_IMM8_AVX512
  toEnum 8613 = INTRINSIC_XED_IFORM_VREDUCEPS_XMMf32_MASKmskw_MEMf32_IMM8_AVX512
  toEnum 8614 = INTRINSIC_XED_IFORM_VREDUCEPS_XMMf32_MASKmskw_XMMf32_IMM8_AVX512
  toEnum 8615 = INTRINSIC_XED_IFORM_VREDUCEPS_YMMf32_MASKmskw_MEMf32_IMM8_AVX512
  toEnum 8616 = INTRINSIC_XED_IFORM_VREDUCEPS_YMMf32_MASKmskw_YMMf32_IMM8_AVX512
  toEnum 8617 = INTRINSIC_XED_IFORM_VREDUCEPS_ZMMf32_MASKmskw_MEMf32_IMM8_AVX512
  toEnum 8618 = INTRINSIC_XED_IFORM_VREDUCEPS_ZMMf32_MASKmskw_ZMMf32_IMM8_AVX512
  toEnum 8619 = INTRINSIC_XED_IFORM_VREDUCESD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512
  toEnum 8620 = INTRINSIC_XED_IFORM_VREDUCESD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512
  toEnum 8621 = INTRINSIC_XED_IFORM_VREDUCESH_XMMf16_MASKmskw_XMMf16_MEMf16_IMM8_AVX512
  toEnum 8622 = INTRINSIC_XED_IFORM_VREDUCESH_XMMf16_MASKmskw_XMMf16_XMMf16_IMM8_AVX512
  toEnum 8623 = INTRINSIC_XED_IFORM_VREDUCESS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512
  toEnum 8624 = INTRINSIC_XED_IFORM_VREDUCESS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512
  toEnum 8625 = INTRINSIC_XED_IFORM_VRNDSCALEPD_XMMf64_MASKmskw_MEMf64_IMM8_AVX512
  toEnum 8626 = INTRINSIC_XED_IFORM_VRNDSCALEPD_XMMf64_MASKmskw_XMMf64_IMM8_AVX512
  toEnum 8627 = INTRINSIC_XED_IFORM_VRNDSCALEPD_YMMf64_MASKmskw_MEMf64_IMM8_AVX512
  toEnum 8628 = INTRINSIC_XED_IFORM_VRNDSCALEPD_YMMf64_MASKmskw_YMMf64_IMM8_AVX512
  toEnum 8629 = INTRINSIC_XED_IFORM_VRNDSCALEPD_ZMMf64_MASKmskw_MEMf64_IMM8_AVX512
  toEnum 8630 = INTRINSIC_XED_IFORM_VRNDSCALEPD_ZMMf64_MASKmskw_ZMMf64_IMM8_AVX512
  toEnum 8631 = INTRINSIC_XED_IFORM_VRNDSCALEPH_XMMf16_MASKmskw_MEMf16_IMM8_AVX512
  toEnum 8632 = INTRINSIC_XED_IFORM_VRNDSCALEPH_XMMf16_MASKmskw_XMMf16_IMM8_AVX512
  toEnum 8633 = INTRINSIC_XED_IFORM_VRNDSCALEPH_YMMf16_MASKmskw_MEMf16_IMM8_AVX512
  toEnum 8634 = INTRINSIC_XED_IFORM_VRNDSCALEPH_YMMf16_MASKmskw_YMMf16_IMM8_AVX512
  toEnum 8635 = INTRINSIC_XED_IFORM_VRNDSCALEPH_ZMMf16_MASKmskw_MEMf16_IMM8_AVX512
  toEnum 8636 = INTRINSIC_XED_IFORM_VRNDSCALEPH_ZMMf16_MASKmskw_ZMMf16_IMM8_AVX512
  toEnum 8637 = INTRINSIC_XED_IFORM_VRNDSCALEPS_XMMf32_MASKmskw_MEMf32_IMM8_AVX512
  toEnum 8638 = INTRINSIC_XED_IFORM_VRNDSCALEPS_XMMf32_MASKmskw_XMMf32_IMM8_AVX512
  toEnum 8639 = INTRINSIC_XED_IFORM_VRNDSCALEPS_YMMf32_MASKmskw_MEMf32_IMM8_AVX512
  toEnum 8640 = INTRINSIC_XED_IFORM_VRNDSCALEPS_YMMf32_MASKmskw_YMMf32_IMM8_AVX512
  toEnum 8641 = INTRINSIC_XED_IFORM_VRNDSCALEPS_ZMMf32_MASKmskw_MEMf32_IMM8_AVX512
  toEnum 8642 = INTRINSIC_XED_IFORM_VRNDSCALEPS_ZMMf32_MASKmskw_ZMMf32_IMM8_AVX512
  toEnum 8643 = INTRINSIC_XED_IFORM_VRNDSCALESD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512
  toEnum 8644 = INTRINSIC_XED_IFORM_VRNDSCALESD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512
  toEnum 8645 = INTRINSIC_XED_IFORM_VRNDSCALESH_XMMf16_MASKmskw_XMMf16_MEMf16_IMM8_AVX512
  toEnum 8646 = INTRINSIC_XED_IFORM_VRNDSCALESH_XMMf16_MASKmskw_XMMf16_XMMf16_IMM8_AVX512
  toEnum 8647 = INTRINSIC_XED_IFORM_VRNDSCALESS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512
  toEnum 8648 = INTRINSIC_XED_IFORM_VRNDSCALESS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512
  toEnum 8649 = INTRINSIC_XED_IFORM_VROUNDPD_XMMdq_MEMdq_IMMb
  toEnum 8650 = INTRINSIC_XED_IFORM_VROUNDPD_XMMdq_XMMdq_IMMb
  toEnum 8651 = INTRINSIC_XED_IFORM_VROUNDPD_YMMqq_MEMqq_IMMb
  toEnum 8652 = INTRINSIC_XED_IFORM_VROUNDPD_YMMqq_YMMqq_IMMb
  toEnum 8653 = INTRINSIC_XED_IFORM_VROUNDPS_XMMdq_MEMdq_IMMb
  toEnum 8654 = INTRINSIC_XED_IFORM_VROUNDPS_XMMdq_XMMdq_IMMb
  toEnum 8655 = INTRINSIC_XED_IFORM_VROUNDPS_YMMqq_MEMqq_IMMb
  toEnum 8656 = INTRINSIC_XED_IFORM_VROUNDPS_YMMqq_YMMqq_IMMb
  toEnum 8657 = INTRINSIC_XED_IFORM_VROUNDSD_XMMdq_XMMdq_MEMq_IMMb
  toEnum 8658 = INTRINSIC_XED_IFORM_VROUNDSD_XMMdq_XMMdq_XMMq_IMMb
  toEnum 8659 = INTRINSIC_XED_IFORM_VROUNDSS_XMMdq_XMMdq_MEMd_IMMb
  toEnum 8660 = INTRINSIC_XED_IFORM_VROUNDSS_XMMdq_XMMdq_XMMd_IMMb
  toEnum 8661 = INTRINSIC_XED_IFORM_VRSQRT14PD_XMMf64_MASKmskw_MEMf64_AVX512
  toEnum 8662 = INTRINSIC_XED_IFORM_VRSQRT14PD_XMMf64_MASKmskw_XMMf64_AVX512
  toEnum 8663 = INTRINSIC_XED_IFORM_VRSQRT14PD_YMMf64_MASKmskw_MEMf64_AVX512
  toEnum 8664 = INTRINSIC_XED_IFORM_VRSQRT14PD_YMMf64_MASKmskw_YMMf64_AVX512
  toEnum 8665 = INTRINSIC_XED_IFORM_VRSQRT14PD_ZMMf64_MASKmskw_MEMf64_AVX512
  toEnum 8666 = INTRINSIC_XED_IFORM_VRSQRT14PD_ZMMf64_MASKmskw_ZMMf64_AVX512
  toEnum 8667 = INTRINSIC_XED_IFORM_VRSQRT14PS_XMMf32_MASKmskw_MEMf32_AVX512
  toEnum 8668 = INTRINSIC_XED_IFORM_VRSQRT14PS_XMMf32_MASKmskw_XMMf32_AVX512
  toEnum 8669 = INTRINSIC_XED_IFORM_VRSQRT14PS_YMMf32_MASKmskw_MEMf32_AVX512
  toEnum 8670 = INTRINSIC_XED_IFORM_VRSQRT14PS_YMMf32_MASKmskw_YMMf32_AVX512
  toEnum 8671 = INTRINSIC_XED_IFORM_VRSQRT14PS_ZMMf32_MASKmskw_MEMf32_AVX512
  toEnum 8672 = INTRINSIC_XED_IFORM_VRSQRT14PS_ZMMf32_MASKmskw_ZMMf32_AVX512
  toEnum 8673 = INTRINSIC_XED_IFORM_VRSQRT14SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 8674 = INTRINSIC_XED_IFORM_VRSQRT14SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 8675 = INTRINSIC_XED_IFORM_VRSQRT14SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 8676 = INTRINSIC_XED_IFORM_VRSQRT14SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 8677 = INTRINSIC_XED_IFORM_VRSQRT28PD_ZMMf64_MASKmskw_MEMf64_AVX512ER
  toEnum 8678 = INTRINSIC_XED_IFORM_VRSQRT28PD_ZMMf64_MASKmskw_ZMMf64_AVX512ER
  toEnum 8679 = INTRINSIC_XED_IFORM_VRSQRT28PS_ZMMf32_MASKmskw_MEMf32_AVX512ER
  toEnum 8680 = INTRINSIC_XED_IFORM_VRSQRT28PS_ZMMf32_MASKmskw_ZMMf32_AVX512ER
  toEnum 8681 = INTRINSIC_XED_IFORM_VRSQRT28SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512ER
  toEnum 8682 = INTRINSIC_XED_IFORM_VRSQRT28SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512ER
  toEnum 8683 = INTRINSIC_XED_IFORM_VRSQRT28SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512ER
  toEnum 8684 = INTRINSIC_XED_IFORM_VRSQRT28SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512ER
  toEnum 8685 = INTRINSIC_XED_IFORM_VRSQRTPH_XMMf16_MASKmskw_MEMf16_AVX512
  toEnum 8686 = INTRINSIC_XED_IFORM_VRSQRTPH_XMMf16_MASKmskw_XMMf16_AVX512
  toEnum 8687 = INTRINSIC_XED_IFORM_VRSQRTPH_YMMf16_MASKmskw_MEMf16_AVX512
  toEnum 8688 = INTRINSIC_XED_IFORM_VRSQRTPH_YMMf16_MASKmskw_YMMf16_AVX512
  toEnum 8689 = INTRINSIC_XED_IFORM_VRSQRTPH_ZMMf16_MASKmskw_MEMf16_AVX512
  toEnum 8690 = INTRINSIC_XED_IFORM_VRSQRTPH_ZMMf16_MASKmskw_ZMMf16_AVX512
  toEnum 8691 = INTRINSIC_XED_IFORM_VRSQRTPS_XMMdq_MEMdq
  toEnum 8692 = INTRINSIC_XED_IFORM_VRSQRTPS_XMMdq_XMMdq
  toEnum 8693 = INTRINSIC_XED_IFORM_VRSQRTPS_YMMqq_MEMqq
  toEnum 8694 = INTRINSIC_XED_IFORM_VRSQRTPS_YMMqq_YMMqq
  toEnum 8695 = INTRINSIC_XED_IFORM_VRSQRTSH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512
  toEnum 8696 = INTRINSIC_XED_IFORM_VRSQRTSH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 8697 = INTRINSIC_XED_IFORM_VRSQRTSS_XMMdq_XMMdq_MEMd
  toEnum 8698 = INTRINSIC_XED_IFORM_VRSQRTSS_XMMdq_XMMdq_XMMd
  toEnum 8699 = INTRINSIC_XED_IFORM_VSCALEFPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 8700 = INTRINSIC_XED_IFORM_VSCALEFPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 8701 = INTRINSIC_XED_IFORM_VSCALEFPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512
  toEnum 8702 = INTRINSIC_XED_IFORM_VSCALEFPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512
  toEnum 8703 = INTRINSIC_XED_IFORM_VSCALEFPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512
  toEnum 8704 = INTRINSIC_XED_IFORM_VSCALEFPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512
  toEnum 8705 = INTRINSIC_XED_IFORM_VSCALEFPH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512
  toEnum 8706 = INTRINSIC_XED_IFORM_VSCALEFPH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 8707 = INTRINSIC_XED_IFORM_VSCALEFPH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512
  toEnum 8708 = INTRINSIC_XED_IFORM_VSCALEFPH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512
  toEnum 8709 = INTRINSIC_XED_IFORM_VSCALEFPH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512
  toEnum 8710 = INTRINSIC_XED_IFORM_VSCALEFPH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512
  toEnum 8711 = INTRINSIC_XED_IFORM_VSCALEFPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 8712 = INTRINSIC_XED_IFORM_VSCALEFPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 8713 = INTRINSIC_XED_IFORM_VSCALEFPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512
  toEnum 8714 = INTRINSIC_XED_IFORM_VSCALEFPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512
  toEnum 8715 = INTRINSIC_XED_IFORM_VSCALEFPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512
  toEnum 8716 = INTRINSIC_XED_IFORM_VSCALEFPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512
  toEnum 8717 = INTRINSIC_XED_IFORM_VSCALEFSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 8718 = INTRINSIC_XED_IFORM_VSCALEFSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 8719 = INTRINSIC_XED_IFORM_VSCALEFSH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512
  toEnum 8720 = INTRINSIC_XED_IFORM_VSCALEFSH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 8721 = INTRINSIC_XED_IFORM_VSCALEFSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 8722 = INTRINSIC_XED_IFORM_VSCALEFSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 8723 = INTRINSIC_XED_IFORM_VSCATTERDPD_MEMf64_MASKmskw_XMMf64_AVX512_VL128
  toEnum 8724 = INTRINSIC_XED_IFORM_VSCATTERDPD_MEMf64_MASKmskw_YMMf64_AVX512_VL256
  toEnum 8725 = INTRINSIC_XED_IFORM_VSCATTERDPD_MEMf64_MASKmskw_ZMMf64_AVX512_VL512
  toEnum 8726 = INTRINSIC_XED_IFORM_VSCATTERDPS_MEMf32_MASKmskw_XMMf32_AVX512_VL128
  toEnum 8727 = INTRINSIC_XED_IFORM_VSCATTERDPS_MEMf32_MASKmskw_YMMf32_AVX512_VL256
  toEnum 8728 = INTRINSIC_XED_IFORM_VSCATTERDPS_MEMf32_MASKmskw_ZMMf32_AVX512_VL512
  toEnum 8729 = INTRINSIC_XED_IFORM_VSCATTERPF0DPD_MEMf64_MASKmskw_AVX512PF_VL512
  toEnum 8730 = INTRINSIC_XED_IFORM_VSCATTERPF0DPS_MEMf32_MASKmskw_AVX512PF_VL512
  toEnum 8731 = INTRINSIC_XED_IFORM_VSCATTERPF0QPD_MEMf64_MASKmskw_AVX512PF_VL512
  toEnum 8732 = INTRINSIC_XED_IFORM_VSCATTERPF0QPS_MEMf32_MASKmskw_AVX512PF_VL512
  toEnum 8733 = INTRINSIC_XED_IFORM_VSCATTERPF1DPD_MEMf64_MASKmskw_AVX512PF_VL512
  toEnum 8734 = INTRINSIC_XED_IFORM_VSCATTERPF1DPS_MEMf32_MASKmskw_AVX512PF_VL512
  toEnum 8735 = INTRINSIC_XED_IFORM_VSCATTERPF1QPD_MEMf64_MASKmskw_AVX512PF_VL512
  toEnum 8736 = INTRINSIC_XED_IFORM_VSCATTERPF1QPS_MEMf32_MASKmskw_AVX512PF_VL512
  toEnum 8737 = INTRINSIC_XED_IFORM_VSCATTERQPD_MEMf64_MASKmskw_XMMf64_AVX512_VL128
  toEnum 8738 = INTRINSIC_XED_IFORM_VSCATTERQPD_MEMf64_MASKmskw_YMMf64_AVX512_VL256
  toEnum 8739 = INTRINSIC_XED_IFORM_VSCATTERQPD_MEMf64_MASKmskw_ZMMf64_AVX512_VL512
  toEnum 8740 = INTRINSIC_XED_IFORM_VSCATTERQPS_MEMf32_MASKmskw_XMMf32_AVX512_VL128
  toEnum 8741 = INTRINSIC_XED_IFORM_VSCATTERQPS_MEMf32_MASKmskw_XMMf32_AVX512_VL256
  toEnum 8742 = INTRINSIC_XED_IFORM_VSCATTERQPS_MEMf32_MASKmskw_YMMf32_AVX512_VL512
  toEnum 8743 = INTRINSIC_XED_IFORM_VSHA512MSG1_YMMu64_XMMu64
  toEnum 8744 = INTRINSIC_XED_IFORM_VSHA512MSG2_YMMu64_YMMu64
  toEnum 8745 = INTRINSIC_XED_IFORM_VSHA512RNDS2_YMMu64_YMMu64_XMMu64
  toEnum 8746 = INTRINSIC_XED_IFORM_VSHUFF32X4_YMMf32_MASKmskw_YMMf32_MEMf32_IMM8_AVX512
  toEnum 8747 = INTRINSIC_XED_IFORM_VSHUFF32X4_YMMf32_MASKmskw_YMMf32_YMMf32_IMM8_AVX512
  toEnum 8748 = INTRINSIC_XED_IFORM_VSHUFF32X4_ZMMf32_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512
  toEnum 8749 = INTRINSIC_XED_IFORM_VSHUFF32X4_ZMMf32_MASKmskw_ZMMf32_ZMMf32_IMM8_AVX512
  toEnum 8750 = INTRINSIC_XED_IFORM_VSHUFF64X2_YMMf64_MASKmskw_YMMf64_MEMf64_IMM8_AVX512
  toEnum 8751 = INTRINSIC_XED_IFORM_VSHUFF64X2_YMMf64_MASKmskw_YMMf64_YMMf64_IMM8_AVX512
  toEnum 8752 = INTRINSIC_XED_IFORM_VSHUFF64X2_ZMMf64_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512
  toEnum 8753 = INTRINSIC_XED_IFORM_VSHUFF64X2_ZMMf64_MASKmskw_ZMMf64_ZMMf64_IMM8_AVX512
  toEnum 8754 = INTRINSIC_XED_IFORM_VSHUFI32X4_YMMu32_MASKmskw_YMMu32_MEMu32_IMM8_AVX512
  toEnum 8755 = INTRINSIC_XED_IFORM_VSHUFI32X4_YMMu32_MASKmskw_YMMu32_YMMu32_IMM8_AVX512
  toEnum 8756 = INTRINSIC_XED_IFORM_VSHUFI32X4_ZMMu32_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512
  toEnum 8757 = INTRINSIC_XED_IFORM_VSHUFI32X4_ZMMu32_MASKmskw_ZMMu32_ZMMu32_IMM8_AVX512
  toEnum 8758 = INTRINSIC_XED_IFORM_VSHUFI64X2_YMMu64_MASKmskw_YMMu64_MEMu64_IMM8_AVX512
  toEnum 8759 = INTRINSIC_XED_IFORM_VSHUFI64X2_YMMu64_MASKmskw_YMMu64_YMMu64_IMM8_AVX512
  toEnum 8760 = INTRINSIC_XED_IFORM_VSHUFI64X2_ZMMu64_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512
  toEnum 8761 = INTRINSIC_XED_IFORM_VSHUFI64X2_ZMMu64_MASKmskw_ZMMu64_ZMMu64_IMM8_AVX512
  toEnum 8762 = INTRINSIC_XED_IFORM_VSHUFPD_XMMdq_XMMdq_MEMdq_IMMb
  toEnum 8763 = INTRINSIC_XED_IFORM_VSHUFPD_XMMdq_XMMdq_XMMdq_IMMb
  toEnum 8764 = INTRINSIC_XED_IFORM_VSHUFPD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512
  toEnum 8765 = INTRINSIC_XED_IFORM_VSHUFPD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512
  toEnum 8766 = INTRINSIC_XED_IFORM_VSHUFPD_YMMf64_MASKmskw_YMMf64_MEMf64_IMM8_AVX512
  toEnum 8767 = INTRINSIC_XED_IFORM_VSHUFPD_YMMf64_MASKmskw_YMMf64_YMMf64_IMM8_AVX512
  toEnum 8768 = INTRINSIC_XED_IFORM_VSHUFPD_YMMqq_YMMqq_MEMqq_IMMb
  toEnum 8769 = INTRINSIC_XED_IFORM_VSHUFPD_YMMqq_YMMqq_YMMqq_IMMb
  toEnum 8770 = INTRINSIC_XED_IFORM_VSHUFPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512
  toEnum 8771 = INTRINSIC_XED_IFORM_VSHUFPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_IMM8_AVX512
  toEnum 8772 = INTRINSIC_XED_IFORM_VSHUFPS_XMMdq_XMMdq_MEMdq_IMMb
  toEnum 8773 = INTRINSIC_XED_IFORM_VSHUFPS_XMMdq_XMMdq_XMMdq_IMMb
  toEnum 8774 = INTRINSIC_XED_IFORM_VSHUFPS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512
  toEnum 8775 = INTRINSIC_XED_IFORM_VSHUFPS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512
  toEnum 8776 = INTRINSIC_XED_IFORM_VSHUFPS_YMMf32_MASKmskw_YMMf32_MEMf32_IMM8_AVX512
  toEnum 8777 = INTRINSIC_XED_IFORM_VSHUFPS_YMMf32_MASKmskw_YMMf32_YMMf32_IMM8_AVX512
  toEnum 8778 = INTRINSIC_XED_IFORM_VSHUFPS_YMMqq_YMMqq_MEMqq_IMMb
  toEnum 8779 = INTRINSIC_XED_IFORM_VSHUFPS_YMMqq_YMMqq_YMMqq_IMMb
  toEnum 8780 = INTRINSIC_XED_IFORM_VSHUFPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512
  toEnum 8781 = INTRINSIC_XED_IFORM_VSHUFPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_IMM8_AVX512
  toEnum 8782 = INTRINSIC_XED_IFORM_VSM3MSG1_XMMu32_XMMu32_MEMu32
  toEnum 8783 = INTRINSIC_XED_IFORM_VSM3MSG1_XMMu32_XMMu32_XMMu32
  toEnum 8784 = INTRINSIC_XED_IFORM_VSM3MSG2_XMMu32_XMMu32_MEMu32
  toEnum 8785 = INTRINSIC_XED_IFORM_VSM3MSG2_XMMu32_XMMu32_XMMu32
  toEnum 8786 = INTRINSIC_XED_IFORM_VSM3RNDS2_XMMu32_XMMu32_MEMu32_IMM8
  toEnum 8787 = INTRINSIC_XED_IFORM_VSM3RNDS2_XMMu32_XMMu32_XMMu32_IMM8
  toEnum 8788 = INTRINSIC_XED_IFORM_VSM4KEY4_XMMu32_XMMu32_MEMu32
  toEnum 8789 = INTRINSIC_XED_IFORM_VSM4KEY4_XMMu32_XMMu32_XMMu32
  toEnum 8790 = INTRINSIC_XED_IFORM_VSM4KEY4_YMMu32_YMMu32_MEMu32
  toEnum 8791 = INTRINSIC_XED_IFORM_VSM4KEY4_YMMu32_YMMu32_YMMu32
  toEnum 8792 = INTRINSIC_XED_IFORM_VSM4RNDS4_XMMu32_XMMu32_MEMu32
  toEnum 8793 = INTRINSIC_XED_IFORM_VSM4RNDS4_XMMu32_XMMu32_XMMu32
  toEnum 8794 = INTRINSIC_XED_IFORM_VSM4RNDS4_YMMu32_YMMu32_MEMu32
  toEnum 8795 = INTRINSIC_XED_IFORM_VSM4RNDS4_YMMu32_YMMu32_YMMu32
  toEnum 8796 = INTRINSIC_XED_IFORM_VSQRTPD_XMMdq_MEMdq
  toEnum 8797 = INTRINSIC_XED_IFORM_VSQRTPD_XMMdq_XMMdq
  toEnum 8798 = INTRINSIC_XED_IFORM_VSQRTPD_XMMf64_MASKmskw_MEMf64_AVX512
  toEnum 8799 = INTRINSIC_XED_IFORM_VSQRTPD_XMMf64_MASKmskw_XMMf64_AVX512
  toEnum 8800 = INTRINSIC_XED_IFORM_VSQRTPD_YMMf64_MASKmskw_MEMf64_AVX512
  toEnum 8801 = INTRINSIC_XED_IFORM_VSQRTPD_YMMf64_MASKmskw_YMMf64_AVX512
  toEnum 8802 = INTRINSIC_XED_IFORM_VSQRTPD_YMMqq_MEMqq
  toEnum 8803 = INTRINSIC_XED_IFORM_VSQRTPD_YMMqq_YMMqq
  toEnum 8804 = INTRINSIC_XED_IFORM_VSQRTPD_ZMMf64_MASKmskw_MEMf64_AVX512
  toEnum 8805 = INTRINSIC_XED_IFORM_VSQRTPD_ZMMf64_MASKmskw_ZMMf64_AVX512
  toEnum 8806 = INTRINSIC_XED_IFORM_VSQRTPH_XMMf16_MASKmskw_MEMf16_AVX512
  toEnum 8807 = INTRINSIC_XED_IFORM_VSQRTPH_XMMf16_MASKmskw_XMMf16_AVX512
  toEnum 8808 = INTRINSIC_XED_IFORM_VSQRTPH_YMMf16_MASKmskw_MEMf16_AVX512
  toEnum 8809 = INTRINSIC_XED_IFORM_VSQRTPH_YMMf16_MASKmskw_YMMf16_AVX512
  toEnum 8810 = INTRINSIC_XED_IFORM_VSQRTPH_ZMMf16_MASKmskw_MEMf16_AVX512
  toEnum 8811 = INTRINSIC_XED_IFORM_VSQRTPH_ZMMf16_MASKmskw_ZMMf16_AVX512
  toEnum 8812 = INTRINSIC_XED_IFORM_VSQRTPS_XMMdq_MEMdq
  toEnum 8813 = INTRINSIC_XED_IFORM_VSQRTPS_XMMdq_XMMdq
  toEnum 8814 = INTRINSIC_XED_IFORM_VSQRTPS_XMMf32_MASKmskw_MEMf32_AVX512
  toEnum 8815 = INTRINSIC_XED_IFORM_VSQRTPS_XMMf32_MASKmskw_XMMf32_AVX512
  toEnum 8816 = INTRINSIC_XED_IFORM_VSQRTPS_YMMf32_MASKmskw_MEMf32_AVX512
  toEnum 8817 = INTRINSIC_XED_IFORM_VSQRTPS_YMMf32_MASKmskw_YMMf32_AVX512
  toEnum 8818 = INTRINSIC_XED_IFORM_VSQRTPS_YMMqq_MEMqq
  toEnum 8819 = INTRINSIC_XED_IFORM_VSQRTPS_YMMqq_YMMqq
  toEnum 8820 = INTRINSIC_XED_IFORM_VSQRTPS_ZMMf32_MASKmskw_MEMf32_AVX512
  toEnum 8821 = INTRINSIC_XED_IFORM_VSQRTPS_ZMMf32_MASKmskw_ZMMf32_AVX512
  toEnum 8822 = INTRINSIC_XED_IFORM_VSQRTSD_XMMdq_XMMdq_MEMq
  toEnum 8823 = INTRINSIC_XED_IFORM_VSQRTSD_XMMdq_XMMdq_XMMq
  toEnum 8824 = INTRINSIC_XED_IFORM_VSQRTSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 8825 = INTRINSIC_XED_IFORM_VSQRTSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 8826 = INTRINSIC_XED_IFORM_VSQRTSH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512
  toEnum 8827 = INTRINSIC_XED_IFORM_VSQRTSH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 8828 = INTRINSIC_XED_IFORM_VSQRTSS_XMMdq_XMMdq_MEMd
  toEnum 8829 = INTRINSIC_XED_IFORM_VSQRTSS_XMMdq_XMMdq_XMMd
  toEnum 8830 = INTRINSIC_XED_IFORM_VSQRTSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 8831 = INTRINSIC_XED_IFORM_VSQRTSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 8832 = INTRINSIC_XED_IFORM_VSTMXCSR_MEMd
  toEnum 8833 = INTRINSIC_XED_IFORM_VSUBPD_XMMdq_XMMdq_MEMdq
  toEnum 8834 = INTRINSIC_XED_IFORM_VSUBPD_XMMdq_XMMdq_XMMdq
  toEnum 8835 = INTRINSIC_XED_IFORM_VSUBPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 8836 = INTRINSIC_XED_IFORM_VSUBPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 8837 = INTRINSIC_XED_IFORM_VSUBPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512
  toEnum 8838 = INTRINSIC_XED_IFORM_VSUBPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512
  toEnum 8839 = INTRINSIC_XED_IFORM_VSUBPD_YMMqq_YMMqq_MEMqq
  toEnum 8840 = INTRINSIC_XED_IFORM_VSUBPD_YMMqq_YMMqq_YMMqq
  toEnum 8841 = INTRINSIC_XED_IFORM_VSUBPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512
  toEnum 8842 = INTRINSIC_XED_IFORM_VSUBPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512
  toEnum 8843 = INTRINSIC_XED_IFORM_VSUBPH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512
  toEnum 8844 = INTRINSIC_XED_IFORM_VSUBPH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 8845 = INTRINSIC_XED_IFORM_VSUBPH_YMMf16_MASKmskw_YMMf16_MEMf16_AVX512
  toEnum 8846 = INTRINSIC_XED_IFORM_VSUBPH_YMMf16_MASKmskw_YMMf16_YMMf16_AVX512
  toEnum 8847 = INTRINSIC_XED_IFORM_VSUBPH_ZMMf16_MASKmskw_ZMMf16_MEMf16_AVX512
  toEnum 8848 = INTRINSIC_XED_IFORM_VSUBPH_ZMMf16_MASKmskw_ZMMf16_ZMMf16_AVX512
  toEnum 8849 = INTRINSIC_XED_IFORM_VSUBPS_XMMdq_XMMdq_MEMdq
  toEnum 8850 = INTRINSIC_XED_IFORM_VSUBPS_XMMdq_XMMdq_XMMdq
  toEnum 8851 = INTRINSIC_XED_IFORM_VSUBPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 8852 = INTRINSIC_XED_IFORM_VSUBPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 8853 = INTRINSIC_XED_IFORM_VSUBPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512
  toEnum 8854 = INTRINSIC_XED_IFORM_VSUBPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512
  toEnum 8855 = INTRINSIC_XED_IFORM_VSUBPS_YMMqq_YMMqq_MEMqq
  toEnum 8856 = INTRINSIC_XED_IFORM_VSUBPS_YMMqq_YMMqq_YMMqq
  toEnum 8857 = INTRINSIC_XED_IFORM_VSUBPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512
  toEnum 8858 = INTRINSIC_XED_IFORM_VSUBPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512
  toEnum 8859 = INTRINSIC_XED_IFORM_VSUBSD_XMMdq_XMMdq_MEMq
  toEnum 8860 = INTRINSIC_XED_IFORM_VSUBSD_XMMdq_XMMdq_XMMq
  toEnum 8861 = INTRINSIC_XED_IFORM_VSUBSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 8862 = INTRINSIC_XED_IFORM_VSUBSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 8863 = INTRINSIC_XED_IFORM_VSUBSH_XMMf16_MASKmskw_XMMf16_MEMf16_AVX512
  toEnum 8864 = INTRINSIC_XED_IFORM_VSUBSH_XMMf16_MASKmskw_XMMf16_XMMf16_AVX512
  toEnum 8865 = INTRINSIC_XED_IFORM_VSUBSS_XMMdq_XMMdq_MEMd
  toEnum 8866 = INTRINSIC_XED_IFORM_VSUBSS_XMMdq_XMMdq_XMMd
  toEnum 8867 = INTRINSIC_XED_IFORM_VSUBSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 8868 = INTRINSIC_XED_IFORM_VSUBSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 8869 = INTRINSIC_XED_IFORM_VTESTPD_XMMdq_MEMdq
  toEnum 8870 = INTRINSIC_XED_IFORM_VTESTPD_XMMdq_XMMdq
  toEnum 8871 = INTRINSIC_XED_IFORM_VTESTPD_YMMqq_MEMqq
  toEnum 8872 = INTRINSIC_XED_IFORM_VTESTPD_YMMqq_YMMqq
  toEnum 8873 = INTRINSIC_XED_IFORM_VTESTPS_XMMdq_MEMdq
  toEnum 8874 = INTRINSIC_XED_IFORM_VTESTPS_XMMdq_XMMdq
  toEnum 8875 = INTRINSIC_XED_IFORM_VTESTPS_YMMqq_MEMqq
  toEnum 8876 = INTRINSIC_XED_IFORM_VTESTPS_YMMqq_YMMqq
  toEnum 8877 = INTRINSIC_XED_IFORM_VUCOMISD_XMMdq_MEMq
  toEnum 8878 = INTRINSIC_XED_IFORM_VUCOMISD_XMMdq_XMMq
  toEnum 8879 = INTRINSIC_XED_IFORM_VUCOMISD_XMMf64_MEMf64_AVX512
  toEnum 8880 = INTRINSIC_XED_IFORM_VUCOMISD_XMMf64_XMMf64_AVX512
  toEnum 8881 = INTRINSIC_XED_IFORM_VUCOMISH_XMMf16_MEMf16_AVX512
  toEnum 8882 = INTRINSIC_XED_IFORM_VUCOMISH_XMMf16_XMMf16_AVX512
  toEnum 8883 = INTRINSIC_XED_IFORM_VUCOMISS_XMMdq_MEMd
  toEnum 8884 = INTRINSIC_XED_IFORM_VUCOMISS_XMMdq_XMMd
  toEnum 8885 = INTRINSIC_XED_IFORM_VUCOMISS_XMMf32_MEMf32_AVX512
  toEnum 8886 = INTRINSIC_XED_IFORM_VUCOMISS_XMMf32_XMMf32_AVX512
  toEnum 8887 = INTRINSIC_XED_IFORM_VUNPCKHPD_XMMdq_XMMdq_MEMdq
  toEnum 8888 = INTRINSIC_XED_IFORM_VUNPCKHPD_XMMdq_XMMdq_XMMdq
  toEnum 8889 = INTRINSIC_XED_IFORM_VUNPCKHPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 8890 = INTRINSIC_XED_IFORM_VUNPCKHPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 8891 = INTRINSIC_XED_IFORM_VUNPCKHPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512
  toEnum 8892 = INTRINSIC_XED_IFORM_VUNPCKHPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512
  toEnum 8893 = INTRINSIC_XED_IFORM_VUNPCKHPD_YMMqq_YMMqq_MEMqq
  toEnum 8894 = INTRINSIC_XED_IFORM_VUNPCKHPD_YMMqq_YMMqq_YMMqq
  toEnum 8895 = INTRINSIC_XED_IFORM_VUNPCKHPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512
  toEnum 8896 = INTRINSIC_XED_IFORM_VUNPCKHPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512
  toEnum 8897 = INTRINSIC_XED_IFORM_VUNPCKHPS_XMMdq_XMMdq_MEMdq
  toEnum 8898 = INTRINSIC_XED_IFORM_VUNPCKHPS_XMMdq_XMMdq_XMMdq
  toEnum 8899 = INTRINSIC_XED_IFORM_VUNPCKHPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 8900 = INTRINSIC_XED_IFORM_VUNPCKHPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 8901 = INTRINSIC_XED_IFORM_VUNPCKHPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512
  toEnum 8902 = INTRINSIC_XED_IFORM_VUNPCKHPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512
  toEnum 8903 = INTRINSIC_XED_IFORM_VUNPCKHPS_YMMqq_YMMqq_MEMqq
  toEnum 8904 = INTRINSIC_XED_IFORM_VUNPCKHPS_YMMqq_YMMqq_YMMqq
  toEnum 8905 = INTRINSIC_XED_IFORM_VUNPCKHPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512
  toEnum 8906 = INTRINSIC_XED_IFORM_VUNPCKHPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512
  toEnum 8907 = INTRINSIC_XED_IFORM_VUNPCKLPD_XMMdq_XMMdq_MEMdq
  toEnum 8908 = INTRINSIC_XED_IFORM_VUNPCKLPD_XMMdq_XMMdq_XMMdq
  toEnum 8909 = INTRINSIC_XED_IFORM_VUNPCKLPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512
  toEnum 8910 = INTRINSIC_XED_IFORM_VUNPCKLPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512
  toEnum 8911 = INTRINSIC_XED_IFORM_VUNPCKLPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512
  toEnum 8912 = INTRINSIC_XED_IFORM_VUNPCKLPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512
  toEnum 8913 = INTRINSIC_XED_IFORM_VUNPCKLPD_YMMqq_YMMqq_MEMqq
  toEnum 8914 = INTRINSIC_XED_IFORM_VUNPCKLPD_YMMqq_YMMqq_YMMqq
  toEnum 8915 = INTRINSIC_XED_IFORM_VUNPCKLPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512
  toEnum 8916 = INTRINSIC_XED_IFORM_VUNPCKLPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512
  toEnum 8917 = INTRINSIC_XED_IFORM_VUNPCKLPS_XMMdq_XMMdq_MEMdq
  toEnum 8918 = INTRINSIC_XED_IFORM_VUNPCKLPS_XMMdq_XMMdq_XMMdq
  toEnum 8919 = INTRINSIC_XED_IFORM_VUNPCKLPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512
  toEnum 8920 = INTRINSIC_XED_IFORM_VUNPCKLPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512
  toEnum 8921 = INTRINSIC_XED_IFORM_VUNPCKLPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512
  toEnum 8922 = INTRINSIC_XED_IFORM_VUNPCKLPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512
  toEnum 8923 = INTRINSIC_XED_IFORM_VUNPCKLPS_YMMqq_YMMqq_MEMqq
  toEnum 8924 = INTRINSIC_XED_IFORM_VUNPCKLPS_YMMqq_YMMqq_YMMqq
  toEnum 8925 = INTRINSIC_XED_IFORM_VUNPCKLPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512
  toEnum 8926 = INTRINSIC_XED_IFORM_VUNPCKLPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512
  toEnum 8927 = INTRINSIC_XED_IFORM_VXORPD_XMMdq_XMMdq_MEMdq
  toEnum 8928 = INTRINSIC_XED_IFORM_VXORPD_XMMdq_XMMdq_XMMdq
  toEnum 8929 = INTRINSIC_XED_IFORM_VXORPD_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512
  toEnum 8930 = INTRINSIC_XED_IFORM_VXORPD_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512
  toEnum 8931 = INTRINSIC_XED_IFORM_VXORPD_YMMqq_YMMqq_MEMqq
  toEnum 8932 = INTRINSIC_XED_IFORM_VXORPD_YMMqq_YMMqq_YMMqq
  toEnum 8933 = INTRINSIC_XED_IFORM_VXORPD_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512
  toEnum 8934 = INTRINSIC_XED_IFORM_VXORPD_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512
  toEnum 8935 = INTRINSIC_XED_IFORM_VXORPD_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512
  toEnum 8936 = INTRINSIC_XED_IFORM_VXORPD_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512
  toEnum 8937 = INTRINSIC_XED_IFORM_VXORPS_XMMdq_XMMdq_MEMdq
  toEnum 8938 = INTRINSIC_XED_IFORM_VXORPS_XMMdq_XMMdq_XMMdq
  toEnum 8939 = INTRINSIC_XED_IFORM_VXORPS_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512
  toEnum 8940 = INTRINSIC_XED_IFORM_VXORPS_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512
  toEnum 8941 = INTRINSIC_XED_IFORM_VXORPS_YMMqq_YMMqq_MEMqq
  toEnum 8942 = INTRINSIC_XED_IFORM_VXORPS_YMMqq_YMMqq_YMMqq
  toEnum 8943 = INTRINSIC_XED_IFORM_VXORPS_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512
  toEnum 8944 = INTRINSIC_XED_IFORM_VXORPS_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512
  toEnum 8945 = INTRINSIC_XED_IFORM_VXORPS_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512
  toEnum 8946 = INTRINSIC_XED_IFORM_VXORPS_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512
  toEnum 8947 = INTRINSIC_XED_IFORM_VZEROALL
  toEnum 8948 = INTRINSIC_XED_IFORM_VZEROUPPER
  toEnum 8949 = INTRINSIC_XED_IFORM_WBINVD
  toEnum 8950 = INTRINSIC_XED_IFORM_WBNOINVD
  toEnum 8951 = INTRINSIC_XED_IFORM_WRFSBASE_GPRy
  toEnum 8952 = INTRINSIC_XED_IFORM_WRGSBASE_GPRy
  toEnum 8953 = INTRINSIC_XED_IFORM_WRMSR
  toEnum 8954 = INTRINSIC_XED_IFORM_WRMSRLIST
  toEnum 8955 = INTRINSIC_XED_IFORM_WRMSRNS
  toEnum 8956 = INTRINSIC_XED_IFORM_WRPKRU
  toEnum 8957 = INTRINSIC_XED_IFORM_WRSSD_MEMu32_GPR32u32
  toEnum 8958 = INTRINSIC_XED_IFORM_WRSSD_MEMu32_GPR32u32_APX
  toEnum 8959 = INTRINSIC_XED_IFORM_WRSSQ_MEMu64_GPR64u64
  toEnum 8960 = INTRINSIC_XED_IFORM_WRSSQ_MEMu64_GPR64u64_APX
  toEnum 8961 = INTRINSIC_XED_IFORM_WRUSSD_MEMu32_GPR32u32
  toEnum 8962 = INTRINSIC_XED_IFORM_WRUSSD_MEMu32_GPR32u32_APX
  toEnum 8963 = INTRINSIC_XED_IFORM_WRUSSQ_MEMu64_GPR64u64
  toEnum 8964 = INTRINSIC_XED_IFORM_WRUSSQ_MEMu64_GPR64u64_APX
  toEnum 8965 = INTRINSIC_XED_IFORM_XABORT_IMMb
  toEnum 8966 = INTRINSIC_XED_IFORM_XADD_GPR8_GPR8
  toEnum 8967 = INTRINSIC_XED_IFORM_XADD_GPRv_GPRv
  toEnum 8968 = INTRINSIC_XED_IFORM_XADD_MEMb_GPR8
  toEnum 8969 = INTRINSIC_XED_IFORM_XADD_MEMv_GPRv
  toEnum 8970 = INTRINSIC_XED_IFORM_XADD_LOCK_MEMb_GPR8
  toEnum 8971 = INTRINSIC_XED_IFORM_XADD_LOCK_MEMv_GPRv
  toEnum 8972 = INTRINSIC_XED_IFORM_XBEGIN_RELBRz
  toEnum 8973 = INTRINSIC_XED_IFORM_XCHG_GPR8_GPR8
  toEnum 8974 = INTRINSIC_XED_IFORM_XCHG_GPRv_GPRv
  toEnum 8975 = INTRINSIC_XED_IFORM_XCHG_GPRv_OrAX
  toEnum 8976 = INTRINSIC_XED_IFORM_XCHG_MEMb_GPR8
  toEnum 8977 = INTRINSIC_XED_IFORM_XCHG_MEMv_GPRv
  toEnum 8978 = INTRINSIC_XED_IFORM_XEND
  toEnum 8979 = INTRINSIC_XED_IFORM_XGETBV
  toEnum 8980 = INTRINSIC_XED_IFORM_XLAT
  toEnum 8981 = INTRINSIC_XED_IFORM_XOR_AL_IMMb
  toEnum 8982 = INTRINSIC_XED_IFORM_XOR_GPR8_GPR8_30
  toEnum 8983 = INTRINSIC_XED_IFORM_XOR_GPR8_GPR8_32
  toEnum 8984 = INTRINSIC_XED_IFORM_XOR_GPR8_IMMb_80r6
  toEnum 8985 = INTRINSIC_XED_IFORM_XOR_GPR8_IMMb_82r6
  toEnum 8986 = INTRINSIC_XED_IFORM_XOR_GPR8_MEMb
  toEnum 8987 = INTRINSIC_XED_IFORM_XOR_GPR8i8_GPR8i8_APX
  toEnum 8988 = INTRINSIC_XED_IFORM_XOR_GPR8i8_GPR8i8_GPR8i8_APX
  toEnum 8989 = INTRINSIC_XED_IFORM_XOR_GPR8i8_GPR8i8_IMM8_APX
  toEnum 8990 = INTRINSIC_XED_IFORM_XOR_GPR8i8_GPR8i8_MEMi8_APX
  toEnum 8991 = INTRINSIC_XED_IFORM_XOR_GPR8i8_IMM8_APX
  toEnum 8992 = INTRINSIC_XED_IFORM_XOR_GPR8i8_MEMi8_APX
  toEnum 8993 = INTRINSIC_XED_IFORM_XOR_GPR8i8_MEMi8_GPR8i8_APX
  toEnum 8994 = INTRINSIC_XED_IFORM_XOR_GPR8i8_MEMi8_IMM8_APX
  toEnum 8995 = INTRINSIC_XED_IFORM_XOR_GPRv_GPRv_31
  toEnum 8996 = INTRINSIC_XED_IFORM_XOR_GPRv_GPRv_33
  toEnum 8997 = INTRINSIC_XED_IFORM_XOR_GPRv_GPRv_APX
  toEnum 8998 = INTRINSIC_XED_IFORM_XOR_GPRv_GPRv_GPRv_APX
  toEnum 8999 = INTRINSIC_XED_IFORM_XOR_GPRv_GPRv_IMM8_APX
  toEnum 9000 = INTRINSIC_XED_IFORM_XOR_GPRv_GPRv_IMMz_APX
  toEnum 9001 = INTRINSIC_XED_IFORM_XOR_GPRv_GPRv_MEMv_APX
  toEnum 9002 = INTRINSIC_XED_IFORM_XOR_GPRv_IMM8_APX
  toEnum 9003 = INTRINSIC_XED_IFORM_XOR_GPRv_IMMb
  toEnum 9004 = INTRINSIC_XED_IFORM_XOR_GPRv_IMMz
  toEnum 9005 = INTRINSIC_XED_IFORM_XOR_GPRv_IMMz_APX
  toEnum 9006 = INTRINSIC_XED_IFORM_XOR_GPRv_MEMv
  toEnum 9007 = INTRINSIC_XED_IFORM_XOR_GPRv_MEMv_APX
  toEnum 9008 = INTRINSIC_XED_IFORM_XOR_GPRv_MEMv_GPRv_APX
  toEnum 9009 = INTRINSIC_XED_IFORM_XOR_GPRv_MEMv_IMM8_APX
  toEnum 9010 = INTRINSIC_XED_IFORM_XOR_GPRv_MEMv_IMMz_APX
  toEnum 9011 = INTRINSIC_XED_IFORM_XOR_MEMb_GPR8
  toEnum 9012 = INTRINSIC_XED_IFORM_XOR_MEMb_IMMb_80r6
  toEnum 9013 = INTRINSIC_XED_IFORM_XOR_MEMb_IMMb_82r6
  toEnum 9014 = INTRINSIC_XED_IFORM_XOR_MEMi8_GPR8i8_APX
  toEnum 9015 = INTRINSIC_XED_IFORM_XOR_MEMi8_IMM8_APX
  toEnum 9016 = INTRINSIC_XED_IFORM_XOR_MEMv_GPRv
  toEnum 9017 = INTRINSIC_XED_IFORM_XOR_MEMv_GPRv_APX
  toEnum 9018 = INTRINSIC_XED_IFORM_XOR_MEMv_IMM8_APX
  toEnum 9019 = INTRINSIC_XED_IFORM_XOR_MEMv_IMMb
  toEnum 9020 = INTRINSIC_XED_IFORM_XOR_MEMv_IMMz
  toEnum 9021 = INTRINSIC_XED_IFORM_XOR_MEMv_IMMz_APX
  toEnum 9022 = INTRINSIC_XED_IFORM_XOR_OrAX_IMMz
  toEnum 9023 = INTRINSIC_XED_IFORM_XORPD_XMMxuq_MEMxuq
  toEnum 9024 = INTRINSIC_XED_IFORM_XORPD_XMMxuq_XMMxuq
  toEnum 9025 = INTRINSIC_XED_IFORM_XORPS_XMMxud_MEMxud
  toEnum 9026 = INTRINSIC_XED_IFORM_XORPS_XMMxud_XMMxud
  toEnum 9027 = INTRINSIC_XED_IFORM_XOR_LOCK_MEMb_GPR8
  toEnum 9028 = INTRINSIC_XED_IFORM_XOR_LOCK_MEMb_IMMb_80r6
  toEnum 9029 = INTRINSIC_XED_IFORM_XOR_LOCK_MEMb_IMMb_82r6
  toEnum 9030 = INTRINSIC_XED_IFORM_XOR_LOCK_MEMv_GPRv
  toEnum 9031 = INTRINSIC_XED_IFORM_XOR_LOCK_MEMv_IMMb
  toEnum 9032 = INTRINSIC_XED_IFORM_XOR_LOCK_MEMv_IMMz
  toEnum 9033 = INTRINSIC_XED_IFORM_XRESLDTRK
  toEnum 9034 = INTRINSIC_XED_IFORM_XRSTOR_MEMmxsave
  toEnum 9035 = INTRINSIC_XED_IFORM_XRSTOR64_MEMmxsave
  toEnum 9036 = INTRINSIC_XED_IFORM_XRSTORS_MEMmxsave
  toEnum 9037 = INTRINSIC_XED_IFORM_XRSTORS64_MEMmxsave
  toEnum 9038 = INTRINSIC_XED_IFORM_XSAVE_MEMmxsave
  toEnum 9039 = INTRINSIC_XED_IFORM_XSAVE64_MEMmxsave
  toEnum 9040 = INTRINSIC_XED_IFORM_XSAVEC_MEMmxsave
  toEnum 9041 = INTRINSIC_XED_IFORM_XSAVEC64_MEMmxsave
  toEnum 9042 = INTRINSIC_XED_IFORM_XSAVEOPT_MEMmxsave
  toEnum 9043 = INTRINSIC_XED_IFORM_XSAVEOPT64_MEMmxsave
  toEnum 9044 = INTRINSIC_XED_IFORM_XSAVES_MEMmxsave
  toEnum 9045 = INTRINSIC_XED_IFORM_XSAVES64_MEMmxsave
  toEnum 9046 = INTRINSIC_XED_IFORM_XSETBV
  toEnum 9047 = INTRINSIC_XED_IFORM_XSTORE
  toEnum 9048 = INTRINSIC_XED_IFORM_XSUSLDTRK
  toEnum 9049 = INTRINSIC_XED_IFORM_XTEST
  toEnum 9050 = INTRINSIC_XED_IFORM_LAST
  toEnum 9051 = INTRINSIC_XED_IFORM_TZCNT_GPR64_GPRMEM64
  toEnum 9052 = INTRINSIC_XED_IFORM_TZCNT_GPR32_GPRMEM32
  toEnum 9053 = INTRINSIC_XED_IFORM_TZCNT_GPR16_GPRMEM16
  toEnum 9054 = INTRINSIC_XED_IFORM_LZCNT_GPR64_GPRMEM64
  toEnum 9055 = INTRINSIC_XED_IFORM_LZCNT_GPR32_GPRMEM32
  toEnum 9056 = INTRINSIC_XED_IFORM_LZCNT_GPR16_GPRMEM16
  toEnum 9057 = INTRINSIC_XED_IFORM_POPCNT_GPR64_GPRMEM64
  toEnum 9058 = INTRINSIC_XED_IFORM_POPCNT_GPR32_GPRMEM32
  toEnum 9059 = INTRINSIC_XED_IFORM_POPCNT_GPR16_GPRMEM16
  toEnum 9060 = INTRINSIC_LAST

data CoreMediumLevelILInstruction = CoreMediumLevelILInstruction
  { instr :: BNMediumLevelILInstruction,
    ilFunc :: BNMlilSSAFunctionPtr,
    exprIndex :: CSize
  }
  deriving (Show)

data MediumLevelILNopRec = MediumLevelILNopRec
  {core :: CoreMediumLevelILInstruction}
  deriving (Show)

data MediumLevelILCallSsaRec = MediumLevelILCallSsaRec
  { output :: [BNSSAVariable],
    dest :: MediumLevelILSSAInstruction,
    params :: [MediumLevelILSSAInstruction],
    srcMemory :: Int,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILCallOutputSsaRec = MediumLevelILCallOutputSsaRec
  { destMemory :: Int,
    dest :: [BNSSAVariable],
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILCallOutputRec = MediumLevelILCallOutputRec
  { dest :: [BNVariable],
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILCallParamSsaRec = MediumLevelILCallParamSsaRec
  { srcMemory :: Int,
    src :: [MediumLevelILSSAInstruction],
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILCallParamRec = MediumLevelILCallParamRec
  { src :: [MediumLevelILSSAInstruction],
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILConstPtrRec = MediumLevelILConstPtrRec
  { constant :: Int,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILConstRec = MediumLevelILConstRec
  { constant :: Int,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILRetRec = MediumLevelILRetRec
  { src :: [MediumLevelILSSAInstruction],
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILVarSsaRec = MediumLevelILVarSsaRec
  { src :: BNSSAVariable,
    var :: BNSSAVariable,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILSetVarSsaRec = MediumLevelILSetVarSsaRec
  { dest :: BNSSAVariable,
    src :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILJumpRec = MediumLevelILJumpRec
  { dest :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILTailcallSsaRec = MediumLevelILTailcallSsaRec
  { output :: [BNSSAVariable],
    outputDestMemory :: Int,
    dest :: MediumLevelILSSAInstruction,
    params :: [MediumLevelILSSAInstruction],
    srcMemory :: Int,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILImportRec = MediumLevelILImportRec
  { constant :: Int,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILAddressOfRec = MediumLevelILAddressOfRec
  { src :: BNVariable,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILAddressOfFieldRec = MediumLevelILAddressOfFieldRec
  { src :: BNVariable,
    offset :: Int,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILLoadSsaRec = MediumLevelILLoadSsaRec
  { src :: MediumLevelILSSAInstruction,
    srcMemory :: Int,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILIfRec = MediumLevelILIfRec
  { condition :: MediumLevelILSSAInstruction,
    true :: Int, -- Instruction Index
    false :: Int, -- Instruction Index
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILCmpERec = MediumLevelILCmpERec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILCmpSleRec = MediumLevelILCmpSleRec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILCmpNeRec = MediumLevelILCmpNeRec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILCmpSltRec = MediumLevelILCmpSltRec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILCmpUltRec = MediumLevelILCmpUltRec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILCmpUleRec = MediumLevelILCmpUleRec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILCmpSgeRec = MediumLevelILCmpSgeRec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILCmpUgeRec = MediumLevelILCmpUgeRec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILCmpSgtRec = MediumLevelILCmpSgtRec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILCmpUgtRec = MediumLevelILCmpUgtRec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILAndRec = MediumLevelILAndRec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILOrRec = MediumLevelILOrRec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILXorRec = MediumLevelILXorRec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILLslRec = MediumLevelILLslRec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILLsrRec = MediumLevelILLsrRec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILAsrRec = MediumLevelILAsrRec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILRolRec = MediumLevelILRolRec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILRorRec = MediumLevelILRorRec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILMulRec = MediumLevelILMulRec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILMuluRec = MediumLevelILMuluRec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILMuluDpRec = MediumLevelILMuluDpRec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILMulsDpRec = MediumLevelILMulsDpRec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILDivsRec = MediumLevelILDivsRec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILDivuRec = MediumLevelILDivuRec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILDivuDpRec = MediumLevelILDivuDpRec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILDivsDpRec = MediumLevelILDivsDpRec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILModuRec = MediumLevelILModuRec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILModuDpRec = MediumLevelILModuDpRec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILModsRec = MediumLevelILModsRec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILModsDpRec = MediumLevelILModsDpRec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILAddOverflowRec = MediumLevelILAddOverflowRec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILNoretRec = MediumLevelILNoretRec
  { core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILStoreSsaRec = MediumLevelILStoreSsaRec
  { dest :: MediumLevelILSSAInstruction,
    destMemory :: Int,
    srcMemory :: Int,
    src :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILSetVarSsaFieldRec = MediumLevelILSetVarSsaFieldRec
  { dest :: BNSSAVariable,
    prev :: BNSSAVariable,
    offset :: Int,
    src :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILSetVarAliasedRec = MediumLevelILSetVarAliasedRec
  { dest :: BNSSAVariable,
    prev :: BNSSAVariable,
    src :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILVarSsaFieldRec = MediumLevelILVarSsaFieldRec
  { src :: BNSSAVariable,
    offset :: Int,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILGotoRec = MediumLevelILGotoRec
  { dest :: Int, -- InstructionIndex
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILAddRec = MediumLevelILAddRec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILSubRec = MediumLevelILSubRec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILNegRec = MediumLevelILNegRec
  { src :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILNotRec = MediumLevelILNotRec
  { src :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILSxRec = MediumLevelILSxRec
  { src :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILZxRec = MediumLevelILZxRec
  { src :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILLowPartRec = MediumLevelILLowPartRec
  { src :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILFsqrtRec = MediumLevelILFsqrtRec
  { src :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILFnegRec = MediumLevelILFnegRec
  { src :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILFabsRec = MediumLevelILFabsRec
  { src :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILFloatToIntRec = MediumLevelILFloatToIntRec
  { src :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILIntToFloatRec = MediumLevelILIntToFloatRec
  { src :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILFloatConvRec = MediumLevelILFloatConvRec
  { src :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILRoundToIntRec = MediumLevelILRoundToIntRec
  { src :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILFloorRec = MediumLevelILFloorRec
  { src :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILCeilRec = MediumLevelILCeilRec
  { src :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILFtruncRec = MediumLevelILFtruncRec
  { src :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILJumpToRec = MediumLevelILJumpToRec
  { dest :: MediumLevelILSSAInstruction,
    target :: TargetMap,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILIntrinsicSsaRec = MediumLevelILIntrinsicSsaRec
  { output :: [BNSSAVariable],
    intrinsic :: ILIntrinsic,
    params :: [MediumLevelILSSAInstruction],
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILIntrinsicRec = MediumLevelILIntrinsicRec
  { output :: [BNVariable],
    intrinsic :: ILIntrinsic,
    params :: [MediumLevelILSSAInstruction],
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILBoolToIntRec = MediumLevelILBoolToIntRec
  { src :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILVarAliasedRec = MediumLevelILVarAliasedRec
  { src :: BNSSAVariable,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILVarAliasedFieldRec = MediumLevelILVarAliasedFieldRec
  { src :: BNSSAVariable,
    offset :: Int,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILSetVarAliasedFieldRec = MediumLevelILSetVarAliasedFieldRec
  { dest :: BNSSAVariable,
    prev :: BNSSAVariable,
    offset :: Int,
    src :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILLoadStructSsaRec = MediumLevelILLoadStructSsaRec
  { src :: MediumLevelILSSAInstruction,
    offset :: Int,
    srcMemory :: Int,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILStoreStructSsaRec = MediumLevelILStoreStructSsaRec
  { dest :: MediumLevelILSSAInstruction,
    offset :: Int,
    destMemory :: Int,
    srcMemory :: Int,
    src :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILFcmpERec = MediumLevelILFcmpERec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILFcmpNeRec = MediumLevelILFcmpNeRec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILFcmpLtRec = MediumLevelILFcmpLtRec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILFcmpLeRec = MediumLevelILFcmpLeRec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILFcmpGeRec = MediumLevelILFcmpGeRec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILFcmpGtRec = MediumLevelILFcmpGtRec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILFcmpORec = MediumLevelILFcmpORec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILFcmpUoRec = MediumLevelILFcmpUoRec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILFmulRec = MediumLevelILFmulRec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILFdivRec = MediumLevelILFdivRec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILFsubRec = MediumLevelILFsubRec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILFaddRec = MediumLevelILFaddRec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILTestBitRec = MediumLevelILTestBitRec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILConstDataRec = MediumLevelILConstDataRec
  { constant :: BNDataBufferPtr,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILFloatConstRec = MediumLevelILFloatConstRec
  { constant :: Double,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILAdcRec = MediumLevelILAdcRec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    carry :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILSbbRec = MediumLevelILSbbRec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    carry :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILRlcRec = MediumLevelILRlcRec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    carry :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILRrcRec = MediumLevelILRrcRec
  { left :: MediumLevelILSSAInstruction,
    right :: MediumLevelILSSAInstruction,
    carry :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILSetVarRec = MediumLevelILSetVarRec
  { dest :: BNVariable,
    src :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILSetVarFieldRec = MediumLevelILSetVarFieldRec
  { dest :: BNVariable,
    offset :: Int,
    src :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILSetVarSplitRec = MediumLevelILSetVarSplitRec
  { high :: BNVariable,
    low :: BNVariable,
    src :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILAssertRec = MediumLevelILAssertRec
  { src :: BNVariable,
    constraint :: BNPossibleValueSet,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILAssertSsaRec = MediumLevelILAssertSsaRec
  { src :: BNSSAVariable,
    constraint :: BNPossibleValueSet,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILForceVerRec = MediumLevelILForceVerRec
  { dest :: BNVariable,
    src :: BNVariable,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILForceVerSsaRec = MediumLevelILForceVerSsaRec
  { dest :: BNSSAVariable,
    src :: BNSSAVariable,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILLoadRec = MediumLevelILLoadRec
  { src :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILLoadStructRec = MediumLevelILLoadStructRec
  { src :: MediumLevelILSSAInstruction,
    offset :: Int,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILStoreRec = MediumLevelILStoreRec
  { src :: MediumLevelILSSAInstruction,
    dest :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILStoreStructRec = MediumLevelILStoreStructRec
  { dest :: MediumLevelILSSAInstruction,
    offset :: Int,
    src :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILVarRec = MediumLevelILVarRec
  { src :: BNVariable,
    var :: BNVariable,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILVarFieldRec = MediumLevelILVarFieldRec
  { src :: BNVariable,
    offset :: Int,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILVarSplitRec = MediumLevelILVarSplitRec
  { high :: BNVariable,
    low :: BNVariable,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILExternPtrRec = MediumLevelILExternPtrRec
  { constant :: Int,
    offset :: Int,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILRetHintRec = MediumLevelILRetHintRec
  { dest :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILCallRec = MediumLevelILCallRec
  { output :: [BNVariable],
    dest :: MediumLevelILSSAInstruction,
    params :: [MediumLevelILSSAInstruction],
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILBpRec = MediumLevelILBpRec
  {core :: CoreMediumLevelILInstruction}
  deriving (Show)

data MediumLevelILTrapRec = MediumLevelILTrapRec
  { vector :: Int,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILUndefRec = MediumLevelILUndefRec
  {core :: CoreMediumLevelILInstruction}
  deriving (Show)

data MediumLevelILUnimplRec = MediumLevelILUnimplRec
  {core :: CoreMediumLevelILInstruction}
  deriving (Show)

data MediumLevelILUnimplMemRec = MediumLevelILUnimplMemRec
  { src :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILSetVarSplitSsaRec = MediumLevelILSetVarSplitSsaRec
  { high :: BNSSAVariable,
    low :: BNSSAVariable,
    src :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILVarSplitSsaRec = MediumLevelILVarSplitSsaRec
  { high :: BNSSAVariable,
    low :: BNSSAVariable,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILCallUntypedSsaRec = MediumLevelILCallUntypedSsaRec
  { output :: [BNSSAVariable],
    outputDestMemory :: Int,
    dest :: MediumLevelILSSAInstruction,
    params :: [MediumLevelILSSAInstruction],
    paramsSrcMemory :: Int,
    stack :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILCallUntypedRec = MediumLevelILCallUntypedRec
  { output :: [BNVariable],
    dest :: MediumLevelILSSAInstruction,
    params :: [MediumLevelILSSAInstruction],
    stack :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILSeparateParamListRec = MediumLevelILSeparateParamListRec
  { params :: [MediumLevelILSSAInstruction],
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILSharedParamSlotRec = MediumLevelILSharedParamSlotRec
  { params :: [MediumLevelILSSAInstruction],
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILSyscallRec = MediumLevelILSyscallRec
  { output :: [BNVariable],
    params :: [MediumLevelILSSAInstruction],
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILSyscallUntypedRec = MediumLevelILSyscallUntypedRec
  { output :: [BNVariable],
    params :: [MediumLevelILSSAInstruction],
    stack :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILTailcallRec = MediumLevelILTailcallRec
  { output :: [BNVariable],
    dest :: MediumLevelILSSAInstruction,
    params :: [MediumLevelILSSAInstruction],
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILTailcallUntypedRec = MediumLevelILTailcallUntypedRec
  { output :: [BNVariable],
    dest :: MediumLevelILSSAInstruction,
    params :: [MediumLevelILSSAInstruction],
    stack :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILFreeVarSlotRec = MediumLevelILFreeVarSlotRec
  { dest :: BNVariable,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILSyscallSsaRec = MediumLevelILSyscallSsaRec
  { output :: [BNSSAVariable],
    outputDestMemory :: Int,
    params :: [MediumLevelILSSAInstruction],
    srcMemory :: Int,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILSyscallUntypedSsaRec = MediumLevelILSyscallUntypedSsaRec
  { output :: [BNSSAVariable],
    outputDestMemory :: Int,
    params :: [MediumLevelILSSAInstruction],
    paramsSrcMemory :: Int,
    stack :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILTailcallUntypedSsaRec = MediumLevelILTailcallUntypedSsaRec
  { output :: [BNSSAVariable],
    outputDestMemory :: Int,
    dest :: MediumLevelILSSAInstruction,
    params :: [MediumLevelILSSAInstruction],
    stack :: MediumLevelILSSAInstruction,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILMemoryIntrinsicOutputSsaRec = MediumLevelILMemoryIntrinsicOutputSsaRec
  { destMemory :: Int,
    output :: [BNSSAVariable],
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILMemoryIntrinsicSsaRec = MediumLevelILMemoryIntrinsicSsaRec
  { output :: [BNSSAVariable],
    destMemory :: Int,
    intrinsic :: ILIntrinsic,
    params :: [MediumLevelILSSAInstruction],
    srcMemory :: Int,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILFreeVarSlotSsaRec = MediumLevelILFreeVarSlotSsaRec
  { dest :: BNSSAVariable,
    prev :: BNSSAVariable,
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILVarPhiRec = MediumLevelILVarPhiRec
  { dest :: BNSSAVariable,
    src :: [BNSSAVariable],
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data MediumLevelILMemPhiRec = MediumLevelILMemPhiRec
  { destMemory :: Int,
    srcMemory :: [Int],
    core :: CoreMediumLevelILInstruction
  }
  deriving (Show)

data Localcall
  = MediumLevelILCall MediumLevelILCallRec
  | MediumLevelILCallSsa MediumLevelILCallSsaRec
  | MediumLevelILCallUntypedSsa MediumLevelILCallUntypedSsaRec
  | MediumLevelILCallUntyped MediumLevelILCallUntypedRec
  deriving (Show)

data Constant
  = MediumLevelILConst MediumLevelILConstRec
  | MediumLevelILConstPtr MediumLevelILConstPtrRec
  | MediumLevelILFloatConst MediumLevelILFloatConstRec
  | MediumLevelILImport MediumLevelILImportRec
  | MediumLevelILConstData MediumLevelILConstDataRec
  | MediumLevelILExternPtr MediumLevelILExternPtrRec
  deriving (Show)

data Comparison
  = MediumLevelILCmpE MediumLevelILCmpERec
  | MediumLevelILFcmpE MediumLevelILFcmpERec
  | MediumLevelILCmpNe MediumLevelILCmpNeRec
  | MediumLevelILFcmpNe MediumLevelILFcmpNeRec
  | MediumLevelILFcmpLt MediumLevelILFcmpLtRec
  | MediumLevelILFcmpLe MediumLevelILFcmpLeRec
  | MediumLevelILFcmpGe MediumLevelILFcmpGeRec
  | MediumLevelILFcmpGt MediumLevelILFcmpGtRec
  | MediumLevelILCmpSlt MediumLevelILCmpSltRec
  | MediumLevelILCmpUlt MediumLevelILCmpUltRec
  | MediumLevelILCmpSle MediumLevelILCmpSleRec
  | MediumLevelILCmpUle MediumLevelILCmpUleRec
  | MediumLevelILCmpSge MediumLevelILCmpSgeRec
  | MediumLevelILCmpUge MediumLevelILCmpUgeRec
  | MediumLevelILCmpSgt MediumLevelILCmpSgtRec
  | MediumLevelILCmpUgt MediumLevelILCmpUgtRec
  | MediumLevelILFcmpO MediumLevelILFcmpORec
  | MediumLevelILFcmpUo MediumLevelILFcmpUoRec
  | MediumLevelILTestBit MediumLevelILTestBitRec
  deriving (Show)

data Arithmetic
  = MediumLevelILNeg MediumLevelILNegRec
  | MediumLevelILNot MediumLevelILNotRec
  | MediumLevelILSx MediumLevelILSxRec
  | MediumLevelILZx MediumLevelILZxRec
  | MediumLevelILLowPart MediumLevelILLowPartRec
  | MediumLevelILFsqrt MediumLevelILFsqrtRec
  | MediumLevelILFneg MediumLevelILFnegRec
  | MediumLevelILFabs MediumLevelILFabsRec
  | MediumLevelILFloatToInt MediumLevelILFloatToIntRec
  | MediumLevelILIntToFloat MediumLevelILIntToFloatRec
  | MediumLevelILFloatConv MediumLevelILFloatConvRec
  | MediumLevelILRoundToInt MediumLevelILRoundToIntRec
  | MediumLevelILFloor MediumLevelILFloorRec
  | MediumLevelILCeil MediumLevelILCeilRec
  | MediumLevelILFtrunc MediumLevelILFtruncRec
  | MediumLevelILAdd MediumLevelILAddRec
  | MediumLevelILSub MediumLevelILSubRec
  | MediumLevelILAnd MediumLevelILAndRec
  | MediumLevelILOr MediumLevelILOrRec
  | MediumLevelILXor MediumLevelILXorRec
  | MediumLevelILLsl MediumLevelILLslRec
  | MediumLevelILLsr MediumLevelILLsrRec
  | MediumLevelILAsr MediumLevelILAsrRec
  | MediumLevelILRol MediumLevelILRolRec
  | MediumLevelILRor MediumLevelILRorRec
  | MediumLevelILMul MediumLevelILMulRec
  | MediumLevelILDivu MediumLevelILDivuRec
  | MediumLevelILDivs MediumLevelILDivsRec
  | MediumLevelILModu MediumLevelILModuRec
  | MediumLevelILMods MediumLevelILModsRec
  | MediumLevelILAddOverflow MediumLevelILAddOverflowRec
  | MediumLevelILFadd MediumLevelILFaddRec
  | MediumLevelILFsub MediumLevelILFsubRec
  | MediumLevelILFmul MediumLevelILFmulRec
  | MediumLevelILFdiv MediumLevelILFdivRec
  deriving (Show)

data Terminal
  = MediumLevelILNoret MediumLevelILNoretRec
  | MediumLevelILBp MediumLevelILBpRec
  | MediumLevelILJump MediumLevelILJumpRec
  | MediumLevelILGoto MediumLevelILGotoRec
  | MediumLevelILTrap MediumLevelILTrapRec
  | MediumLevelILJumpTo MediumLevelILJumpToRec
  | MediumLevelILIf MediumLevelILIfRec
  deriving (Show)

data Syscall
  = MediumLevelILSyscallUntyped MediumLevelILSyscallUntypedRec
  | MediumLevelILSyscallSsa MediumLevelILSyscallSsaRec
  | MediumLevelILSyscall MediumLevelILSyscallRec
  | MediumLevelILSyscallUntypedSsa MediumLevelILSyscallUntypedSsaRec
  deriving (Show)

data Tailcall
  = MediumLevelILTailcallUntyped MediumLevelILTailcallUntypedRec
  | MediumLevelILTailcall MediumLevelILTailcallRec
  | MediumLevelILTailcallSsa MediumLevelILTailcallSsaRec
  | MediumLevelILTailcallUntypedSsa MediumLevelILTailcallUntypedSsaRec
  deriving (Show)

data ControlFlow
  = MediumLevelILRetHint MediumLevelILRetHintRec
  deriving (Show)

data Return
  = MediumLevelILRet MediumLevelILRetRec
  deriving (Show)

data Load
  = MediumLevelILLoad MediumLevelILLoadRec
  | MediumLevelILLoadStruct MediumLevelILLoadStructRec
  | MediumLevelILLoadSsa MediumLevelILLoadSsaRec
  | MediumLevelILLoadStructSsa MediumLevelILLoadStructSsaRec
  deriving (Show)

data Store
  = MediumLevelILStore MediumLevelILStoreRec
  | MediumLevelILStoreStruct MediumLevelILStoreStructRec
  | MediumLevelILStoreSsa MediumLevelILStoreSsaRec
  | MediumLevelILStoreStructSsa MediumLevelILStoreStructSsaRec
  deriving (Show)

data Memory
  = MediumLevelILUnimplMem MediumLevelILUnimplMemRec
  | MediumLevelILMemPhi MediumLevelILMemPhiRec
  deriving (Show)

data Carry
  = MediumLevelILAdc MediumLevelILAdcRec
  | MediumLevelILSbb MediumLevelILSbbRec
  | MediumLevelILRlc MediumLevelILRlcRec
  | MediumLevelILRrc MediumLevelILRrcRec
  deriving (Show)

data SetVar
  = MediumLevelILSetVar MediumLevelILSetVarRec
  | MediumLevelILVarPhi MediumLevelILVarPhiRec
  | MediumLevelILSetVarSsa MediumLevelILSetVarSsaRec
  | MediumLevelILSetVarAliased MediumLevelILSetVarAliasedRec
  | MediumLevelILSetVarSsaField MediumLevelILSetVarSsaFieldRec
  | MediumLevelILSetVarSplitSsa MediumLevelILSetVarSplitSsaRec
  | MediumLevelILSetVarAliasedField MediumLevelILSetVarAliasedFieldRec
  | MediumLevelILSetVarField MediumLevelILSetVarFieldRec
  | MediumLevelILSetVarSplit MediumLevelILSetVarSplitRec
  deriving (Show)

data RegisterStack
  = MediumLevelILFreeVarSlot MediumLevelILFreeVarSlotRec
  | MediumLevelILFreeVarSlotSsa MediumLevelILFreeVarSlotSsaRec
  deriving (Show)

data VariableInstruction
  = MediumLevelILVar MediumLevelILVarRec
  | MediumLevelILVarSsa MediumLevelILVarSsaRec
  | MediumLevelILVarAliased MediumLevelILVarAliasedRec
  | MediumLevelILVarSsaField MediumLevelILVarSsaFieldRec
  | MediumLevelILVarAliasedField MediumLevelILVarAliasedFieldRec
  | MediumLevelILVarSplitSsa MediumLevelILVarSplitSsaRec
  deriving (Show)

data IntrinsicInstruction
  = MediumLevelILIntrinsic MediumLevelILIntrinsicRec
  | MediumLevelILIntrinsicSsa MediumLevelILIntrinsicSsaRec
  | MediumLevelILMemoryIntrinsicSsa MediumLevelILMemoryIntrinsicSsaRec
  deriving (Show)

data MediumLevelILSSAInstruction
  = Localcall Localcall
  | Constant Constant
  | Comparison Comparison
  | Arithmetic Arithmetic
  | Terminal Terminal
  | Syscall Syscall
  | Tailcall Tailcall
  | ControlFlow ControlFlow
  | Return Return
  | Load Load
  | Store Store
  | Memory Memory
  | Carry Carry
  | VariableInstruction VariableInstruction
  | SetVar SetVar
  | RegisterStack RegisterStack
  | IntrinsicInstruction IntrinsicInstruction
  | MediumLevelILCallOutputSsa MediumLevelILCallOutputSsaRec
  | MediumLevelILCallOutput MediumLevelILCallOutputRec
  | MediumLevelILMemoryIntrinsicOutputSsa MediumLevelILMemoryIntrinsicOutputSsaRec
  | MediumLevelILCallParamSsa MediumLevelILCallParamSsaRec
  | MediumLevelILCallParam MediumLevelILCallParamRec
  | MediumLevelILNop MediumLevelILNopRec
  | MediumLevelILAddressOf MediumLevelILAddressOfRec
  | MediumLevelILAddressOfField MediumLevelILAddressOfFieldRec
  | MediumLevelILMuluDp MediumLevelILMuluDpRec
  | MediumLevelILMulsDp MediumLevelILMulsDpRec
  | MediumLevelILDivuDp MediumLevelILDivuDpRec
  | MediumLevelILDivsDp MediumLevelILDivsDpRec
  | MediumLevelILModuDp MediumLevelILModuDpRec
  | MediumLevelILModsDp MediumLevelILModsDpRec
  | MediumLevelILBoolToInt MediumLevelILBoolToIntRec
  | MediumLevelILAssert MediumLevelILAssertRec
  | MediumLevelILAssertSsa MediumLevelILAssertSsaRec
  | MediumLevelILForceVer MediumLevelILForceVerRec
  | MediumLevelILForceVerSsa MediumLevelILForceVerSsaRec
  | MediumLevelILVarField MediumLevelILVarFieldRec
  | MediumLevelILVarSplit MediumLevelILVarSplitRec
  | MediumLevelILUndef MediumLevelILUndefRec
  | MediumLevelILUnimpl MediumLevelILUnimplRec
  | MediumLevelILSeparateParamList MediumLevelILSeparateParamListRec
  | MediumLevelILSharedParamSlot MediumLevelILSharedParamSlotRec
  deriving (Show)
