
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={17,0,rT,rD,0}                         Premise(F2)
	S3= CP1[rD]=a                                               Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= PC.Out=>IMem.RAddr                                      Premise(F4)
	S7= IMem.RAddr=addr                                         Path(S5,S6)
	S8= CP0.ASID=>IMem.ASID                                     Premise(F5)
	S9= IMem.ASID=pid                                           Path(S4,S8)
	S10= IMem.Out={17,0,rT,rD,0}                                IMem-Read(S9,S7,S2)
	S11= IMem.Out=>FU.IR_IF                                     Premise(F6)
	S12= FU.IR_IF={17,0,rT,rD,0}                                Path(S10,S11)
	S13= IMem.Out=>IR_ID.In                                     Premise(F7)
	S14= IR_ID.In={17,0,rT,rD,0}                                Path(S10,S13)
	S15= FU.Halt_IF=>CU_IF.Halt                                 Premise(F8)
	S16= FU.Bub_IF=>CU_IF.Bub                                   Premise(F9)
	S17= IR_ID.Out=>FU.IR_ID                                    Premise(F10)
	S18= IR_ID.Out31_26=>CU_ID.Op                               Premise(F11)
	S19= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F12)
	S20= IR_ID.Out=>IR_EX.In                                    Premise(F13)
	S21= FU.Halt_ID=>CU_ID.Halt                                 Premise(F14)
	S22= FU.Bub_ID=>CU_ID.Bub                                   Premise(F15)
	S23= IR_EX.Out=>FU.IR_EX                                    Premise(F16)
	S24= IR_EX.Out31_26=>CU_EX.Op                               Premise(F17)
	S25= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F18)
	S26= IR_EX.Out15_11=>CP1.RReg                               Premise(F19)
	S27= CP1.Rdata=>ALUOut_MEM.In                               Premise(F20)
	S28= CP1.Rdata=>FU.InEX                                     Premise(F21)
	S29= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F22)
	S30= IR_EX.Out=>IR_MEM.In                                   Premise(F23)
	S31= IR_MEM.Out=>FU.IR_MEM                                  Premise(F24)
	S32= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F25)
	S33= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F26)
	S34= IR_MEM.Out=>IR_WB.In                                   Premise(F27)
	S35= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F28)
	S36= ALUOut_MEM.Out=>FU.InMEM                               Premise(F29)
	S37= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F30)
	S38= IR_WB.Out=>FU.IR_WB                                    Premise(F31)
	S39= IR_WB.Out31_26=>CU_WB.Op                               Premise(F32)
	S40= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F33)
	S41= IR_WB.Out20_16=>GPR.WReg                               Premise(F34)
	S42= ALUOut_WB.Out=>GPR.WData                               Premise(F35)
	S43= ALUOut_WB.Out=>FU.InWB                                 Premise(F36)
	S44= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F37)
	S45= CtrlPC=0                                               Premise(F38)
	S46= CtrlPCInc=1                                            Premise(F39)
	S47= PC[Out]=addr+4                                         PC-Inc(S1,S45,S46)
	S48= PC[CIA]=addr                                           PC-Inc(S1,S45,S46)
	S49= CtrlIMem=0                                             Premise(F40)
	S50= IMem[{pid,addr}]={17,0,rT,rD,0}                        IMem-Hold(S2,S49)
	S51= CtrlASIDIn=0                                           Premise(F41)
	S52= CtrlCP0=0                                              Premise(F42)
	S53= CP0[ASID]=pid                                          CP0-Hold(S0,S52)
	S54= CtrlEPCIn=0                                            Premise(F43)
	S55= CtrlExCodeIn=0                                         Premise(F44)
	S56= CtrlIR_ID=1                                            Premise(F45)
	S57= [IR_ID]={17,0,rT,rD,0}                                 IR_ID-Write(S14,S56)
	S58= CtrlIR_EX=0                                            Premise(F46)
	S59= CtrlCP1=0                                              Premise(F47)
	S60= CP1[rD]=a                                              CP1-Hold(S3,S59)
	S61= CtrlALUOut_MEM=0                                       Premise(F48)
	S62= CtrlIR_MEM=0                                           Premise(F49)
	S63= CtrlIR_WB=0                                            Premise(F50)
	S64= CtrlALUOut_WB=0                                        Premise(F51)
	S65= CtrlGPR=0                                              Premise(F52)

ID	S66= PC.Out=addr+4                                          PC-Out(S47)
	S67= PC.CIA=addr                                            PC-Out(S48)
	S68= PC.CIA31_28=addr[31:28]                                PC-Out(S48)
	S69= CP0.ASID=pid                                           CP0-Read-ASID(S53)
	S70= IR_ID.Out={17,0,rT,rD,0}                               IR-Out(S57)
	S71= IR_ID.Out31_26=17                                      IR-Out(S57)
	S72= IR_ID.Out25_21=0                                       IR-Out(S57)
	S73= IR_ID.Out20_16=rT                                      IR-Out(S57)
	S74= IR_ID.Out15_11=rD                                      IR-Out(S57)
	S75= IR_ID.Out10_0=0                                        IR-Out(S57)
	S76= PC.Out=>IMem.RAddr                                     Premise(F53)
	S77= IMem.RAddr=addr+4                                      Path(S66,S76)
	S78= CP0.ASID=>IMem.ASID                                    Premise(F54)
	S79= IMem.ASID=pid                                          Path(S69,S78)
	S80= IMem.Out=>FU.IR_IF                                     Premise(F55)
	S81= IMem.Out=>IR_ID.In                                     Premise(F56)
	S82= FU.Halt_IF=>CU_IF.Halt                                 Premise(F57)
	S83= FU.Bub_IF=>CU_IF.Bub                                   Premise(F58)
	S84= IR_ID.Out=>FU.IR_ID                                    Premise(F59)
	S85= FU.IR_ID={17,0,rT,rD,0}                                Path(S70,S84)
	S86= IR_ID.Out31_26=>CU_ID.Op                               Premise(F60)
	S87= CU_ID.Op=17                                            Path(S71,S86)
	S88= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F61)
	S89= CU_ID.IRFunc2=0                                        Path(S72,S88)
	S90= IR_ID.Out=>IR_EX.In                                    Premise(F62)
	S91= IR_EX.In={17,0,rT,rD,0}                                Path(S70,S90)
	S92= FU.Halt_ID=>CU_ID.Halt                                 Premise(F63)
	S93= FU.Bub_ID=>CU_ID.Bub                                   Premise(F64)
	S94= FU.InID1_RReg=5'b00000                                 Premise(F65)
	S95= FU.InID2_RReg=5'b00000                                 Premise(F66)
	S96= IR_EX.Out=>FU.IR_EX                                    Premise(F67)
	S97= IR_EX.Out31_26=>CU_EX.Op                               Premise(F68)
	S98= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F69)
	S99= IR_EX.Out15_11=>CP1.RReg                               Premise(F70)
	S100= CP1.Rdata=>ALUOut_MEM.In                              Premise(F71)
	S101= CP1.Rdata=>FU.InEX                                    Premise(F72)
	S102= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F73)
	S103= IR_EX.Out=>IR_MEM.In                                  Premise(F74)
	S104= IR_MEM.Out=>FU.IR_MEM                                 Premise(F75)
	S105= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F76)
	S106= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F77)
	S107= IR_MEM.Out=>IR_WB.In                                  Premise(F78)
	S108= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F79)
	S109= ALUOut_MEM.Out=>FU.InMEM                              Premise(F80)
	S110= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F81)
	S111= IR_WB.Out=>FU.IR_WB                                   Premise(F82)
	S112= IR_WB.Out31_26=>CU_WB.Op                              Premise(F83)
	S113= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F84)
	S114= IR_WB.Out20_16=>GPR.WReg                              Premise(F85)
	S115= ALUOut_WB.Out=>GPR.WData                              Premise(F86)
	S116= ALUOut_WB.Out=>FU.InWB                                Premise(F87)
	S117= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F88)
	S118= CtrlPC=0                                              Premise(F89)
	S119= CtrlPCInc=0                                           Premise(F90)
	S120= PC[CIA]=addr                                          PC-Hold(S48,S119)
	S121= PC[Out]=addr+4                                        PC-Hold(S47,S118,S119)
	S122= CtrlIMem=0                                            Premise(F91)
	S123= IMem[{pid,addr}]={17,0,rT,rD,0}                       IMem-Hold(S50,S122)
	S124= CtrlASIDIn=0                                          Premise(F92)
	S125= CtrlCP0=0                                             Premise(F93)
	S126= CP0[ASID]=pid                                         CP0-Hold(S53,S125)
	S127= CtrlEPCIn=0                                           Premise(F94)
	S128= CtrlExCodeIn=0                                        Premise(F95)
	S129= CtrlIR_ID=0                                           Premise(F96)
	S130= [IR_ID]={17,0,rT,rD,0}                                IR_ID-Hold(S57,S129)
	S131= CtrlIR_EX=1                                           Premise(F97)
	S132= [IR_EX]={17,0,rT,rD,0}                                IR_EX-Write(S91,S131)
	S133= CtrlCP1=0                                             Premise(F98)
	S134= CP1[rD]=a                                             CP1-Hold(S60,S133)
	S135= CtrlALUOut_MEM=0                                      Premise(F99)
	S136= CtrlIR_MEM=0                                          Premise(F100)
	S137= CtrlIR_WB=0                                           Premise(F101)
	S138= CtrlALUOut_WB=0                                       Premise(F102)
	S139= CtrlGPR=0                                             Premise(F103)

EX	S140= PC.CIA=addr                                           PC-Out(S120)
	S141= PC.CIA31_28=addr[31:28]                               PC-Out(S120)
	S142= PC.Out=addr+4                                         PC-Out(S121)
	S143= CP0.ASID=pid                                          CP0-Read-ASID(S126)
	S144= IR_ID.Out={17,0,rT,rD,0}                              IR-Out(S130)
	S145= IR_ID.Out31_26=17                                     IR-Out(S130)
	S146= IR_ID.Out25_21=0                                      IR-Out(S130)
	S147= IR_ID.Out20_16=rT                                     IR-Out(S130)
	S148= IR_ID.Out15_11=rD                                     IR-Out(S130)
	S149= IR_ID.Out10_0=0                                       IR-Out(S130)
	S150= IR_EX.Out={17,0,rT,rD,0}                              IR_EX-Out(S132)
	S151= IR_EX.Out31_26=17                                     IR_EX-Out(S132)
	S152= IR_EX.Out25_21=0                                      IR_EX-Out(S132)
	S153= IR_EX.Out20_16=rT                                     IR_EX-Out(S132)
	S154= IR_EX.Out15_11=rD                                     IR_EX-Out(S132)
	S155= IR_EX.Out10_0=0                                       IR_EX-Out(S132)
	S156= PC.Out=>IMem.RAddr                                    Premise(F104)
	S157= IMem.RAddr=addr+4                                     Path(S142,S156)
	S158= CP0.ASID=>IMem.ASID                                   Premise(F105)
	S159= IMem.ASID=pid                                         Path(S143,S158)
	S160= IMem.Out=>FU.IR_IF                                    Premise(F106)
	S161= IMem.Out=>IR_ID.In                                    Premise(F107)
	S162= FU.Halt_IF=>CU_IF.Halt                                Premise(F108)
	S163= FU.Bub_IF=>CU_IF.Bub                                  Premise(F109)
	S164= IR_ID.Out=>FU.IR_ID                                   Premise(F110)
	S165= FU.IR_ID={17,0,rT,rD,0}                               Path(S144,S164)
	S166= IR_ID.Out31_26=>CU_ID.Op                              Premise(F111)
	S167= CU_ID.Op=17                                           Path(S145,S166)
	S168= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F112)
	S169= CU_ID.IRFunc2=0                                       Path(S146,S168)
	S170= IR_ID.Out=>IR_EX.In                                   Premise(F113)
	S171= IR_EX.In={17,0,rT,rD,0}                               Path(S144,S170)
	S172= FU.Halt_ID=>CU_ID.Halt                                Premise(F114)
	S173= FU.Bub_ID=>CU_ID.Bub                                  Premise(F115)
	S174= IR_EX.Out=>FU.IR_EX                                   Premise(F116)
	S175= FU.IR_EX={17,0,rT,rD,0}                               Path(S150,S174)
	S176= IR_EX.Out31_26=>CU_EX.Op                              Premise(F117)
	S177= CU_EX.Op=17                                           Path(S151,S176)
	S178= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F118)
	S179= CU_EX.IRFunc2=0                                       Path(S152,S178)
	S180= IR_EX.Out15_11=>CP1.RReg                              Premise(F119)
	S181= CP1.RReg=rD                                           Path(S154,S180)
	S182= CP1.Rdata=a                                           CP1-Read(S181,S134)
	S183= CP1.Rdata=>ALUOut_MEM.In                              Premise(F120)
	S184= ALUOut_MEM.In=a                                       Path(S182,S183)
	S185= CP1.Rdata=>FU.InEX                                    Premise(F121)
	S186= FU.InEX=a                                             Path(S182,S185)
	S187= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F122)
	S188= FU.InEX_WReg=rT                                       Path(S153,S187)
	S189= IR_EX.Out=>IR_MEM.In                                  Premise(F123)
	S190= IR_MEM.In={17,0,rT,rD,0}                              Path(S150,S189)
	S191= IR_MEM.Out=>FU.IR_MEM                                 Premise(F124)
	S192= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F125)
	S193= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F126)
	S194= IR_MEM.Out=>IR_WB.In                                  Premise(F127)
	S195= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F128)
	S196= ALUOut_MEM.Out=>FU.InMEM                              Premise(F129)
	S197= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F130)
	S198= IR_WB.Out=>FU.IR_WB                                   Premise(F131)
	S199= IR_WB.Out31_26=>CU_WB.Op                              Premise(F132)
	S200= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F133)
	S201= IR_WB.Out20_16=>GPR.WReg                              Premise(F134)
	S202= ALUOut_WB.Out=>GPR.WData                              Premise(F135)
	S203= ALUOut_WB.Out=>FU.InWB                                Premise(F136)
	S204= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F137)
	S205= CtrlPC=0                                              Premise(F138)
	S206= CtrlPCInc=0                                           Premise(F139)
	S207= PC[CIA]=addr                                          PC-Hold(S120,S206)
	S208= PC[Out]=addr+4                                        PC-Hold(S121,S205,S206)
	S209= CtrlIMem=0                                            Premise(F140)
	S210= IMem[{pid,addr}]={17,0,rT,rD,0}                       IMem-Hold(S123,S209)
	S211= CtrlASIDIn=0                                          Premise(F141)
	S212= CtrlCP0=0                                             Premise(F142)
	S213= CP0[ASID]=pid                                         CP0-Hold(S126,S212)
	S214= CtrlEPCIn=0                                           Premise(F143)
	S215= CtrlExCodeIn=0                                        Premise(F144)
	S216= CtrlIR_ID=0                                           Premise(F145)
	S217= [IR_ID]={17,0,rT,rD,0}                                IR_ID-Hold(S130,S216)
	S218= CtrlIR_EX=0                                           Premise(F146)
	S219= [IR_EX]={17,0,rT,rD,0}                                IR_EX-Hold(S132,S218)
	S220= CtrlCP1=0                                             Premise(F147)
	S221= CP1[rD]=a                                             CP1-Hold(S134,S220)
	S222= CtrlALUOut_MEM=1                                      Premise(F148)
	S223= [ALUOut_MEM]=a                                        ALUOut_MEM-Write(S184,S222)
	S224= CtrlIR_MEM=1                                          Premise(F149)
	S225= [IR_MEM]={17,0,rT,rD,0}                               IR_MEM-Write(S190,S224)
	S226= CtrlIR_WB=0                                           Premise(F150)
	S227= CtrlALUOut_WB=0                                       Premise(F151)
	S228= CtrlGPR=0                                             Premise(F152)

MEM	S229= PC.CIA=addr                                           PC-Out(S207)
	S230= PC.CIA31_28=addr[31:28]                               PC-Out(S207)
	S231= PC.Out=addr+4                                         PC-Out(S208)
	S232= CP0.ASID=pid                                          CP0-Read-ASID(S213)
	S233= IR_ID.Out={17,0,rT,rD,0}                              IR-Out(S217)
	S234= IR_ID.Out31_26=17                                     IR-Out(S217)
	S235= IR_ID.Out25_21=0                                      IR-Out(S217)
	S236= IR_ID.Out20_16=rT                                     IR-Out(S217)
	S237= IR_ID.Out15_11=rD                                     IR-Out(S217)
	S238= IR_ID.Out10_0=0                                       IR-Out(S217)
	S239= IR_EX.Out={17,0,rT,rD,0}                              IR_EX-Out(S219)
	S240= IR_EX.Out31_26=17                                     IR_EX-Out(S219)
	S241= IR_EX.Out25_21=0                                      IR_EX-Out(S219)
	S242= IR_EX.Out20_16=rT                                     IR_EX-Out(S219)
	S243= IR_EX.Out15_11=rD                                     IR_EX-Out(S219)
	S244= IR_EX.Out10_0=0                                       IR_EX-Out(S219)
	S245= ALUOut_MEM.Out=a                                      ALUOut_MEM-Out(S223)
	S246= ALUOut_MEM.Out1_0={a}[1:0]                            ALUOut_MEM-Out(S223)
	S247= ALUOut_MEM.Out4_0={a}[4:0]                            ALUOut_MEM-Out(S223)
	S248= IR_MEM.Out={17,0,rT,rD,0}                             IR_MEM-Out(S225)
	S249= IR_MEM.Out31_26=17                                    IR_MEM-Out(S225)
	S250= IR_MEM.Out25_21=0                                     IR_MEM-Out(S225)
	S251= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S225)
	S252= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S225)
	S253= IR_MEM.Out10_0=0                                      IR_MEM-Out(S225)
	S254= PC.Out=>IMem.RAddr                                    Premise(F153)
	S255= IMem.RAddr=addr+4                                     Path(S231,S254)
	S256= CP0.ASID=>IMem.ASID                                   Premise(F154)
	S257= IMem.ASID=pid                                         Path(S232,S256)
	S258= IMem.Out=>FU.IR_IF                                    Premise(F155)
	S259= IMem.Out=>IR_ID.In                                    Premise(F156)
	S260= FU.Halt_IF=>CU_IF.Halt                                Premise(F157)
	S261= FU.Bub_IF=>CU_IF.Bub                                  Premise(F158)
	S262= IR_ID.Out=>FU.IR_ID                                   Premise(F159)
	S263= FU.IR_ID={17,0,rT,rD,0}                               Path(S233,S262)
	S264= IR_ID.Out31_26=>CU_ID.Op                              Premise(F160)
	S265= CU_ID.Op=17                                           Path(S234,S264)
	S266= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F161)
	S267= CU_ID.IRFunc2=0                                       Path(S235,S266)
	S268= IR_ID.Out=>IR_EX.In                                   Premise(F162)
	S269= IR_EX.In={17,0,rT,rD,0}                               Path(S233,S268)
	S270= FU.Halt_ID=>CU_ID.Halt                                Premise(F163)
	S271= FU.Bub_ID=>CU_ID.Bub                                  Premise(F164)
	S272= IR_EX.Out=>FU.IR_EX                                   Premise(F165)
	S273= FU.IR_EX={17,0,rT,rD,0}                               Path(S239,S272)
	S274= IR_EX.Out31_26=>CU_EX.Op                              Premise(F166)
	S275= CU_EX.Op=17                                           Path(S240,S274)
	S276= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F167)
	S277= CU_EX.IRFunc2=0                                       Path(S241,S276)
	S278= IR_EX.Out15_11=>CP1.RReg                              Premise(F168)
	S279= CP1.RReg=rD                                           Path(S243,S278)
	S280= CP1.Rdata=a                                           CP1-Read(S279,S221)
	S281= CP1.Rdata=>ALUOut_MEM.In                              Premise(F169)
	S282= ALUOut_MEM.In=a                                       Path(S280,S281)
	S283= CP1.Rdata=>FU.InEX                                    Premise(F170)
	S284= FU.InEX=a                                             Path(S280,S283)
	S285= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F171)
	S286= FU.InEX_WReg=rT                                       Path(S242,S285)
	S287= IR_EX.Out=>IR_MEM.In                                  Premise(F172)
	S288= IR_MEM.In={17,0,rT,rD,0}                              Path(S239,S287)
	S289= IR_MEM.Out=>FU.IR_MEM                                 Premise(F173)
	S290= FU.IR_MEM={17,0,rT,rD,0}                              Path(S248,S289)
	S291= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F174)
	S292= CU_MEM.Op=17                                          Path(S249,S291)
	S293= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F175)
	S294= CU_MEM.IRFunc2=0                                      Path(S250,S293)
	S295= IR_MEM.Out=>IR_WB.In                                  Premise(F176)
	S296= IR_WB.In={17,0,rT,rD,0}                               Path(S248,S295)
	S297= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F177)
	S298= ALUOut_WB.In=a                                        Path(S245,S297)
	S299= ALUOut_MEM.Out=>FU.InMEM                              Premise(F178)
	S300= FU.InMEM=a                                            Path(S245,S299)
	S301= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F179)
	S302= FU.InMEM_WReg=rT                                      Path(S251,S301)
	S303= IR_WB.Out=>FU.IR_WB                                   Premise(F180)
	S304= IR_WB.Out31_26=>CU_WB.Op                              Premise(F181)
	S305= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F182)
	S306= IR_WB.Out20_16=>GPR.WReg                              Premise(F183)
	S307= ALUOut_WB.Out=>GPR.WData                              Premise(F184)
	S308= ALUOut_WB.Out=>FU.InWB                                Premise(F185)
	S309= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F186)
	S310= CtrlPC=0                                              Premise(F187)
	S311= CtrlPCInc=0                                           Premise(F188)
	S312= PC[CIA]=addr                                          PC-Hold(S207,S311)
	S313= PC[Out]=addr+4                                        PC-Hold(S208,S310,S311)
	S314= CtrlIMem=0                                            Premise(F189)
	S315= IMem[{pid,addr}]={17,0,rT,rD,0}                       IMem-Hold(S210,S314)
	S316= CtrlASIDIn=0                                          Premise(F190)
	S317= CtrlCP0=0                                             Premise(F191)
	S318= CP0[ASID]=pid                                         CP0-Hold(S213,S317)
	S319= CtrlEPCIn=0                                           Premise(F192)
	S320= CtrlExCodeIn=0                                        Premise(F193)
	S321= CtrlIR_ID=0                                           Premise(F194)
	S322= [IR_ID]={17,0,rT,rD,0}                                IR_ID-Hold(S217,S321)
	S323= CtrlIR_EX=0                                           Premise(F195)
	S324= [IR_EX]={17,0,rT,rD,0}                                IR_EX-Hold(S219,S323)
	S325= CtrlCP1=0                                             Premise(F196)
	S326= CP1[rD]=a                                             CP1-Hold(S221,S325)
	S327= CtrlALUOut_MEM=0                                      Premise(F197)
	S328= [ALUOut_MEM]=a                                        ALUOut_MEM-Hold(S223,S327)
	S329= CtrlIR_MEM=0                                          Premise(F198)
	S330= [IR_MEM]={17,0,rT,rD,0}                               IR_MEM-Hold(S225,S329)
	S331= CtrlIR_WB=1                                           Premise(F199)
	S332= [IR_WB]={17,0,rT,rD,0}                                IR_WB-Write(S296,S331)
	S333= CtrlALUOut_WB=1                                       Premise(F200)
	S334= [ALUOut_WB]=a                                         ALUOut_WB-Write(S298,S333)
	S335= CtrlGPR=0                                             Premise(F201)

WB	S336= PC.CIA=addr                                           PC-Out(S312)
	S337= PC.CIA31_28=addr[31:28]                               PC-Out(S312)
	S338= PC.Out=addr+4                                         PC-Out(S313)
	S339= CP0.ASID=pid                                          CP0-Read-ASID(S318)
	S340= IR_ID.Out={17,0,rT,rD,0}                              IR-Out(S322)
	S341= IR_ID.Out31_26=17                                     IR-Out(S322)
	S342= IR_ID.Out25_21=0                                      IR-Out(S322)
	S343= IR_ID.Out20_16=rT                                     IR-Out(S322)
	S344= IR_ID.Out15_11=rD                                     IR-Out(S322)
	S345= IR_ID.Out10_0=0                                       IR-Out(S322)
	S346= IR_EX.Out={17,0,rT,rD,0}                              IR_EX-Out(S324)
	S347= IR_EX.Out31_26=17                                     IR_EX-Out(S324)
	S348= IR_EX.Out25_21=0                                      IR_EX-Out(S324)
	S349= IR_EX.Out20_16=rT                                     IR_EX-Out(S324)
	S350= IR_EX.Out15_11=rD                                     IR_EX-Out(S324)
	S351= IR_EX.Out10_0=0                                       IR_EX-Out(S324)
	S352= ALUOut_MEM.Out=a                                      ALUOut_MEM-Out(S328)
	S353= ALUOut_MEM.Out1_0={a}[1:0]                            ALUOut_MEM-Out(S328)
	S354= ALUOut_MEM.Out4_0={a}[4:0]                            ALUOut_MEM-Out(S328)
	S355= IR_MEM.Out={17,0,rT,rD,0}                             IR_MEM-Out(S330)
	S356= IR_MEM.Out31_26=17                                    IR_MEM-Out(S330)
	S357= IR_MEM.Out25_21=0                                     IR_MEM-Out(S330)
	S358= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S330)
	S359= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S330)
	S360= IR_MEM.Out10_0=0                                      IR_MEM-Out(S330)
	S361= IR_WB.Out={17,0,rT,rD,0}                              IR-Out(S332)
	S362= IR_WB.Out31_26=17                                     IR-Out(S332)
	S363= IR_WB.Out25_21=0                                      IR-Out(S332)
	S364= IR_WB.Out20_16=rT                                     IR-Out(S332)
	S365= IR_WB.Out15_11=rD                                     IR-Out(S332)
	S366= IR_WB.Out10_0=0                                       IR-Out(S332)
	S367= ALUOut_WB.Out=a                                       ALUOut_WB-Out(S334)
	S368= ALUOut_WB.Out1_0={a}[1:0]                             ALUOut_WB-Out(S334)
	S369= ALUOut_WB.Out4_0={a}[4:0]                             ALUOut_WB-Out(S334)
	S370= PC.Out=>IMem.RAddr                                    Premise(F202)
	S371= IMem.RAddr=addr+4                                     Path(S338,S370)
	S372= CP0.ASID=>IMem.ASID                                   Premise(F203)
	S373= IMem.ASID=pid                                         Path(S339,S372)
	S374= IMem.Out=>FU.IR_IF                                    Premise(F204)
	S375= IMem.Out=>IR_ID.In                                    Premise(F205)
	S376= FU.Halt_IF=>CU_IF.Halt                                Premise(F206)
	S377= FU.Bub_IF=>CU_IF.Bub                                  Premise(F207)
	S378= IR_ID.Out=>FU.IR_ID                                   Premise(F208)
	S379= FU.IR_ID={17,0,rT,rD,0}                               Path(S340,S378)
	S380= IR_ID.Out31_26=>CU_ID.Op                              Premise(F209)
	S381= CU_ID.Op=17                                           Path(S341,S380)
	S382= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F210)
	S383= CU_ID.IRFunc2=0                                       Path(S342,S382)
	S384= IR_ID.Out=>IR_EX.In                                   Premise(F211)
	S385= IR_EX.In={17,0,rT,rD,0}                               Path(S340,S384)
	S386= FU.Halt_ID=>CU_ID.Halt                                Premise(F212)
	S387= FU.Bub_ID=>CU_ID.Bub                                  Premise(F213)
	S388= IR_EX.Out=>FU.IR_EX                                   Premise(F214)
	S389= FU.IR_EX={17,0,rT,rD,0}                               Path(S346,S388)
	S390= IR_EX.Out31_26=>CU_EX.Op                              Premise(F215)
	S391= CU_EX.Op=17                                           Path(S347,S390)
	S392= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F216)
	S393= CU_EX.IRFunc2=0                                       Path(S348,S392)
	S394= IR_EX.Out15_11=>CP1.RReg                              Premise(F217)
	S395= CP1.RReg=rD                                           Path(S350,S394)
	S396= CP1.Rdata=a                                           CP1-Read(S395,S326)
	S397= CP1.Rdata=>ALUOut_MEM.In                              Premise(F218)
	S398= ALUOut_MEM.In=a                                       Path(S396,S397)
	S399= CP1.Rdata=>FU.InEX                                    Premise(F219)
	S400= FU.InEX=a                                             Path(S396,S399)
	S401= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F220)
	S402= FU.InEX_WReg=rT                                       Path(S349,S401)
	S403= IR_EX.Out=>IR_MEM.In                                  Premise(F221)
	S404= IR_MEM.In={17,0,rT,rD,0}                              Path(S346,S403)
	S405= IR_MEM.Out=>FU.IR_MEM                                 Premise(F222)
	S406= FU.IR_MEM={17,0,rT,rD,0}                              Path(S355,S405)
	S407= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F223)
	S408= CU_MEM.Op=17                                          Path(S356,S407)
	S409= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F224)
	S410= CU_MEM.IRFunc2=0                                      Path(S357,S409)
	S411= IR_MEM.Out=>IR_WB.In                                  Premise(F225)
	S412= IR_WB.In={17,0,rT,rD,0}                               Path(S355,S411)
	S413= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F226)
	S414= ALUOut_WB.In=a                                        Path(S352,S413)
	S415= ALUOut_MEM.Out=>FU.InMEM                              Premise(F227)
	S416= FU.InMEM=a                                            Path(S352,S415)
	S417= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F228)
	S418= FU.InMEM_WReg=rT                                      Path(S358,S417)
	S419= IR_WB.Out=>FU.IR_WB                                   Premise(F229)
	S420= FU.IR_WB={17,0,rT,rD,0}                               Path(S361,S419)
	S421= IR_WB.Out31_26=>CU_WB.Op                              Premise(F230)
	S422= CU_WB.Op=17                                           Path(S362,S421)
	S423= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F231)
	S424= CU_WB.IRFunc2=0                                       Path(S363,S423)
	S425= IR_WB.Out20_16=>GPR.WReg                              Premise(F232)
	S426= GPR.WReg=rT                                           Path(S364,S425)
	S427= ALUOut_WB.Out=>GPR.WData                              Premise(F233)
	S428= GPR.WData=a                                           Path(S367,S427)
	S429= ALUOut_WB.Out=>FU.InWB                                Premise(F234)
	S430= FU.InWB=a                                             Path(S367,S429)
	S431= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F235)
	S432= FU.InWB_WReg=rT                                       Path(S364,S431)
	S433= CtrlPC=0                                              Premise(F236)
	S434= CtrlPCInc=0                                           Premise(F237)
	S435= PC[CIA]=addr                                          PC-Hold(S312,S434)
	S436= PC[Out]=addr+4                                        PC-Hold(S313,S433,S434)
	S437= CtrlIMem=0                                            Premise(F238)
	S438= IMem[{pid,addr}]={17,0,rT,rD,0}                       IMem-Hold(S315,S437)
	S439= CtrlASIDIn=0                                          Premise(F239)
	S440= CtrlCP0=0                                             Premise(F240)
	S441= CP0[ASID]=pid                                         CP0-Hold(S318,S440)
	S442= CtrlEPCIn=0                                           Premise(F241)
	S443= CtrlExCodeIn=0                                        Premise(F242)
	S444= CtrlIR_ID=0                                           Premise(F243)
	S445= [IR_ID]={17,0,rT,rD,0}                                IR_ID-Hold(S322,S444)
	S446= CtrlIR_EX=0                                           Premise(F244)
	S447= [IR_EX]={17,0,rT,rD,0}                                IR_EX-Hold(S324,S446)
	S448= CtrlCP1=0                                             Premise(F245)
	S449= CP1[rD]=a                                             CP1-Hold(S326,S448)
	S450= CtrlALUOut_MEM=0                                      Premise(F246)
	S451= [ALUOut_MEM]=a                                        ALUOut_MEM-Hold(S328,S450)
	S452= CtrlIR_MEM=0                                          Premise(F247)
	S453= [IR_MEM]={17,0,rT,rD,0}                               IR_MEM-Hold(S330,S452)
	S454= CtrlIR_WB=0                                           Premise(F248)
	S455= [IR_WB]={17,0,rT,rD,0}                                IR_WB-Hold(S332,S454)
	S456= CtrlALUOut_WB=0                                       Premise(F249)
	S457= [ALUOut_WB]=a                                         ALUOut_WB-Hold(S334,S456)
	S458= CtrlGPR=1                                             Premise(F250)
	S459= GPR[rT]=a                                             GPR-Write(S426,S428,S458)

POST	S435= PC[CIA]=addr                                          PC-Hold(S312,S434)
	S436= PC[Out]=addr+4                                        PC-Hold(S313,S433,S434)
	S438= IMem[{pid,addr}]={17,0,rT,rD,0}                       IMem-Hold(S315,S437)
	S441= CP0[ASID]=pid                                         CP0-Hold(S318,S440)
	S445= [IR_ID]={17,0,rT,rD,0}                                IR_ID-Hold(S322,S444)
	S447= [IR_EX]={17,0,rT,rD,0}                                IR_EX-Hold(S324,S446)
	S449= CP1[rD]=a                                             CP1-Hold(S326,S448)
	S451= [ALUOut_MEM]=a                                        ALUOut_MEM-Hold(S328,S450)
	S453= [IR_MEM]={17,0,rT,rD,0}                               IR_MEM-Hold(S330,S452)
	S455= [IR_WB]={17,0,rT,rD,0}                                IR_WB-Hold(S332,S454)
	S457= [ALUOut_WB]=a                                         ALUOut_WB-Hold(S334,S456)
	S459= GPR[rT]=a                                             GPR-Write(S426,S428,S458)

