Command: vcs -full64 -cpp g++-4.8 -cc gcc-4.8 -LDFLAGS -Wl,--no-as-needed -sverilog \
+v2k -R -nc -debug_pp -LDFLAGS -rdynamic -P /home/tjx/synopsys/verdi_2016.06-1/share/PLI/VCS/LINUX64/novas.tab \
/home/tjx/synopsys/verdi_2016.06-1/share/PLI/VCS/LINUX64/pli.a -f filelist.f -l com.log \

Parsing design file './src/mem.v'
Parsing included file './src/defines.v'.
Back to file './src/mem.v'.
Parsing design file './src/pc_reg.v'
Parsing included file './src/defines.v'.
Back to file './src/pc_reg.v'.
Parsing design file './src/openmips_min_sopc_tb.v'
Parsing included file './src/defines.v'.
Back to file './src/openmips_min_sopc_tb.v'.
Parsing design file './src/ex.v'
Parsing included file './src/defines.v'.
Back to file './src/ex.v'.
Parsing design file './src/openmips_min_sopc.v'
Parsing included file './src/defines.v'.
Back to file './src/openmips_min_sopc.v'.
Parsing design file './src/ex_mem.v'
Parsing included file './src/defines.v'.
Back to file './src/ex_mem.v'.
Parsing design file './src/if_id.v'
Parsing included file './src/defines.v'.
Back to file './src/if_id.v'.
Parsing design file './src/id.v'
Parsing included file './src/defines.v'.
Back to file './src/id.v'.
Parsing design file './src/inst_rom.v'
Parsing included file './src/defines.v'.
Back to file './src/inst_rom.v'.
Parsing design file './src/openmips.v'
Parsing included file './src/defines.v'.
Back to file './src/openmips.v'.
Parsing design file './src/defines.v'
Parsing design file './src/id_ex.v'
Parsing included file './src/defines.v'.
Back to file './src/id_ex.v'.
Parsing design file './src/regfile.v'
Parsing included file './src/defines.v'.
Back to file './src/regfile.v'.
Parsing design file './src/mem_wb.v'
Parsing included file './src/defines.v'.
Back to file './src/mem_wb.v'.
Parsing design file './src/hilo_reg.v'
Parsing included file './src/defines.v'.
Back to file './src/hilo_reg.v'.
Parsing design file './src/ctrl.v'
Parsing included file './src/defines.v'.
Back to file './src/ctrl.v'.
Parsing design file './src/div.v'
Parsing included file './src/defines.v'.
Back to file './src/div.v'.
Parsing design file './src/data_ram.v'
Parsing included file './src/defines.v'.
Back to file './src/data_ram.v'.
Parsing design file './src/LLbit_reg.v'
Top Level Modules:
       openmips_min_sopc_tb
TimeScale is 1 ns / 1 ps

Warning-[PCWM-W] Port connection width mismatch
./src/openmips_min_sopc.v, 18
"openmips openmips0( .clk (clk),  .rst (rst),  .rom_addr_o (inst_addr),  .rom_data_i (inst),  .rom_ce_o (rom_ce),  .ram_we_o (mem_we_i),  .ram_addr_o (mem_addr_i),  .ram_sel_o (mem_sel_i),  .ram_data_o (mem_data_i),  .ram_data_i (mem_data_o),  .ram_ce_o (mem_ce_i));"
  The following 1-bit expression is connected to 4-bit port "ram_ce_o" of 
  module "openmips", instance "openmips0".
  Expression: mem_ce_i
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
./src/openmips.v, 296
"mem mem0( .rst (rst),  .wd_i (mem_wd_i),  .wreg_i (mem_wreg_i),  .wdata_i (mem_wdata_i),  .LLbit_i (LLbit_o),  .wb_LLbit_we_i (wb_LLbit_we_i),  .wb_LLbit_value_i (wb_LLbit_value_i),  .LLbit_we_o (mem_LLbit_we_o),  .LLbit_value_o (mem_LLbit_value_o),  .hi_i (mem_hi_i),  .lo_i (mem_lo_i),  .whilo_i (mem_whilo_i),  .aluop_i (mem_aluop_i),  .mem_addr_i (mem_mem_addr_i),  .reg2_i (mem_reg2_i),  .mem_data_i (ram_data_i),  .wd_o (mem_wd_o),  .wreg_o (mem_wreg_o),  .wdata_o (mem_wdata_o),  .hi_o (mem_hi_o),  .lo_o (mem_lo_o),  .whilo_o (mem_whilo_o),  .mem_addr_o (ram_addr_o),  .mem_we_o (ram_we_o),  .mem_sel_o (ram_sel_o),  .mem_data_o (ram_data_o),  .mem_ce_o (ram_ce_o));"
  The following 4-bit expression is connected to 1-bit port "mem_ce_o" of 
  module "mem", instance "mem0".
  Expression: ram_ce_o
  	use +lint=PCWM for more details

Starting vcs inline pass...
16 unique modules to generate
16 modules and 0 UDP read. 
	However, due to incremental compilation, only 4 modules need to be compiled. 
recompiling module mem
recompiling module openmips_min_sopc_tb
recompiling module mem_wb
recompiling module LLbit_reg
All of 4 modules done
make[1]: Entering directory '/home/tjx/DIY_CPU/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++-4.8  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -Wl,--no-as-needed -rdynamic -rdynamic \
amcQwB.o   _6893_archive_1.so _prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so   \
rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /home/tjx/synopsys/vcs_2016.06/linux64/lib/libzerosoft_rt_stubs.so \
/home/tjx/synopsys/vcs_2016.06/linux64/lib/libvirsim.so /home/tjx/synopsys/vcs_2016.06/linux64/lib/liberrorinf.so \
/home/tjx/synopsys/vcs_2016.06/linux64/lib/libsnpsmalloc.so /home/tjx/synopsys/verdi_2016.06-1/share/PLI/VCS/LINUX64/pli.a \
/home/tjx/synopsys/vcs_2016.06/linux64/lib/libvcsnew.so /home/tjx/synopsys/vcs_2016.06/linux64/lib/libsimprofile.so \
/home/tjx/synopsys/vcs_2016.06/linux64/lib/libuclinative.so   -Wl,-whole-archive \
/home/tjx/synopsys/vcs_2016.06/linux64/lib/libvcsucli.so -Wl,-no-whole-archive   \
_vcs_pli_stub_.o   /home/tjx/synopsys/vcs_2016.06/linux64/lib/vcs_save_restore_new.o \
-ldl -lm  -lc -lpthread -ldl 
../simv up to date
make[1]: Leaving directory '/home/tjx/DIY_CPU/csrc'
Command: ./simv +v2k -nc -a com.log
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'tb.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : Enable +all dumping.
*Verdi3* : End of traversing.
$finish called from file "./src/openmips_min_sopc_tb.v", line 16.
$finish at simulation time             10195000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10195000 ps
CPU Time:      2.470 seconds;       Data structure size:   2.0Mb
Thu Dec  1 11:27:51 2022
