Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e037f4255a214a88b7d354a9324ec8a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gameLogic_behav xil_defaultlib.gameLogic xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/PC/MAINPROJECT/MAINPROJECT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gameState
Compiling module xil_defaultlib.vga_sync_default
Compiling module xil_defaultlib.videoElements_default
Compiling module xil_defaultlib.Cell
Compiling module xil_defaultlib.gameLogic
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Built simulation snapshot gameLogic_behav
