
murakumo_v5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d0b4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000568  0800d248  0800d248  0001d248  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d7b0  0800d7b0  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800d7b0  0800d7b0  0001d7b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d7b8  0800d7b8  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d7b8  0800d7b8  0001d7b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d7bc  0800d7bc  0001d7bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800d7c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000196c  200001e0  0800d99c  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20001b4c  0800d99c  00021b4c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015cc7  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002dd8  00000000  00000000  00035ed3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000014e0  00000000  00000000  00038cb0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000013b0  00000000  00000000  0003a190  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002276d  00000000  00000000  0003b540  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000fa4b  00000000  00000000  0005dcad  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000cad86  00000000  00000000  0006d6f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013847e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006b80  00000000  00000000  001384fc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d22c 	.word	0x0800d22c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800d22c 	.word	0x0800d22c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b972 	b.w	8000f84 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	4688      	mov	r8, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14b      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4615      	mov	r5, r2
 8000cca:	d967      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0720 	rsb	r7, r2, #32
 8000cd6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cda:	fa20 f707 	lsr.w	r7, r0, r7
 8000cde:	4095      	lsls	r5, r2
 8000ce0:	ea47 0803 	orr.w	r8, r7, r3
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cf0:	fa1f fc85 	uxth.w	ip, r5
 8000cf4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cf8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfc:	fb07 f10c 	mul.w	r1, r7, ip
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18eb      	adds	r3, r5, r3
 8000d06:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d0a:	f080 811b 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8118 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d14:	3f02      	subs	r7, #2
 8000d16:	442b      	add	r3, r5
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d20:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2c:	45a4      	cmp	ip, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	192c      	adds	r4, r5, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d36:	f080 8107 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d3a:	45a4      	cmp	ip, r4
 8000d3c:	f240 8104 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d40:	3802      	subs	r0, #2
 8000d42:	442c      	add	r4, r5
 8000d44:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d48:	eba4 040c 	sub.w	r4, r4, ip
 8000d4c:	2700      	movs	r7, #0
 8000d4e:	b11e      	cbz	r6, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c6 4300 	strd	r4, r3, [r6]
 8000d58:	4639      	mov	r1, r7
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d909      	bls.n	8000d76 <__udivmoddi4+0xbe>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80eb 	beq.w	8000f3e <__udivmoddi4+0x286>
 8000d68:	2700      	movs	r7, #0
 8000d6a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d6e:	4638      	mov	r0, r7
 8000d70:	4639      	mov	r1, r7
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	fab3 f783 	clz	r7, r3
 8000d7a:	2f00      	cmp	r7, #0
 8000d7c:	d147      	bne.n	8000e0e <__udivmoddi4+0x156>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d302      	bcc.n	8000d88 <__udivmoddi4+0xd0>
 8000d82:	4282      	cmp	r2, r0
 8000d84:	f200 80fa 	bhi.w	8000f7c <__udivmoddi4+0x2c4>
 8000d88:	1a84      	subs	r4, r0, r2
 8000d8a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d8e:	2001      	movs	r0, #1
 8000d90:	4698      	mov	r8, r3
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	d0e0      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000d96:	e9c6 4800 	strd	r4, r8, [r6]
 8000d9a:	e7dd      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000d9c:	b902      	cbnz	r2, 8000da0 <__udivmoddi4+0xe8>
 8000d9e:	deff      	udf	#255	; 0xff
 8000da0:	fab2 f282 	clz	r2, r2
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f040 808f 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000daa:	1b49      	subs	r1, r1, r5
 8000dac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000db0:	fa1f f885 	uxth.w	r8, r5
 8000db4:	2701      	movs	r7, #1
 8000db6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dba:	0c23      	lsrs	r3, r4, #16
 8000dbc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000dc0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dc4:	fb08 f10c 	mul.w	r1, r8, ip
 8000dc8:	4299      	cmp	r1, r3
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dcc:	18eb      	adds	r3, r5, r3
 8000dce:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4299      	cmp	r1, r3
 8000dd6:	f200 80cd 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dda:	4684      	mov	ip, r0
 8000ddc:	1a59      	subs	r1, r3, r1
 8000dde:	b2a3      	uxth	r3, r4
 8000de0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000de4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000de8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dec:	fb08 f800 	mul.w	r8, r8, r0
 8000df0:	45a0      	cmp	r8, r4
 8000df2:	d907      	bls.n	8000e04 <__udivmoddi4+0x14c>
 8000df4:	192c      	adds	r4, r5, r4
 8000df6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x14a>
 8000dfc:	45a0      	cmp	r8, r4
 8000dfe:	f200 80b6 	bhi.w	8000f6e <__udivmoddi4+0x2b6>
 8000e02:	4618      	mov	r0, r3
 8000e04:	eba4 0408 	sub.w	r4, r4, r8
 8000e08:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e0c:	e79f      	b.n	8000d4e <__udivmoddi4+0x96>
 8000e0e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e12:	40bb      	lsls	r3, r7
 8000e14:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e18:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e1c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e20:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e24:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e28:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e2c:	4325      	orrs	r5, r4
 8000e2e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e32:	0c2c      	lsrs	r4, r5, #16
 8000e34:	fb08 3319 	mls	r3, r8, r9, r3
 8000e38:	fa1f fa8e 	uxth.w	sl, lr
 8000e3c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e40:	fb09 f40a 	mul.w	r4, r9, sl
 8000e44:	429c      	cmp	r4, r3
 8000e46:	fa02 f207 	lsl.w	r2, r2, r7
 8000e4a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1e 0303 	adds.w	r3, lr, r3
 8000e54:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e58:	f080 8087 	bcs.w	8000f6a <__udivmoddi4+0x2b2>
 8000e5c:	429c      	cmp	r4, r3
 8000e5e:	f240 8084 	bls.w	8000f6a <__udivmoddi4+0x2b2>
 8000e62:	f1a9 0902 	sub.w	r9, r9, #2
 8000e66:	4473      	add	r3, lr
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	b2ad      	uxth	r5, r5
 8000e6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e70:	fb08 3310 	mls	r3, r8, r0, r3
 8000e74:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e78:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e7c:	45a2      	cmp	sl, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1e 0404 	adds.w	r4, lr, r4
 8000e84:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e88:	d26b      	bcs.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8a:	45a2      	cmp	sl, r4
 8000e8c:	d969      	bls.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	4474      	add	r4, lr
 8000e92:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e96:	fba0 8902 	umull	r8, r9, r0, r2
 8000e9a:	eba4 040a 	sub.w	r4, r4, sl
 8000e9e:	454c      	cmp	r4, r9
 8000ea0:	46c2      	mov	sl, r8
 8000ea2:	464b      	mov	r3, r9
 8000ea4:	d354      	bcc.n	8000f50 <__udivmoddi4+0x298>
 8000ea6:	d051      	beq.n	8000f4c <__udivmoddi4+0x294>
 8000ea8:	2e00      	cmp	r6, #0
 8000eaa:	d069      	beq.n	8000f80 <__udivmoddi4+0x2c8>
 8000eac:	ebb1 050a 	subs.w	r5, r1, sl
 8000eb0:	eb64 0403 	sbc.w	r4, r4, r3
 8000eb4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000eb8:	40fd      	lsrs	r5, r7
 8000eba:	40fc      	lsrs	r4, r7
 8000ebc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ec0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ec4:	2700      	movs	r7, #0
 8000ec6:	e747      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000ec8:	f1c2 0320 	rsb	r3, r2, #32
 8000ecc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ed0:	4095      	lsls	r5, r2
 8000ed2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ed6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eda:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ede:	4338      	orrs	r0, r7
 8000ee0:	0c01      	lsrs	r1, r0, #16
 8000ee2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ee6:	fa1f f885 	uxth.w	r8, r5
 8000eea:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef2:	fb07 f308 	mul.w	r3, r7, r8
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	fa04 f402 	lsl.w	r4, r4, r2
 8000efc:	d907      	bls.n	8000f0e <__udivmoddi4+0x256>
 8000efe:	1869      	adds	r1, r5, r1
 8000f00:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f04:	d22f      	bcs.n	8000f66 <__udivmoddi4+0x2ae>
 8000f06:	428b      	cmp	r3, r1
 8000f08:	d92d      	bls.n	8000f66 <__udivmoddi4+0x2ae>
 8000f0a:	3f02      	subs	r7, #2
 8000f0c:	4429      	add	r1, r5
 8000f0e:	1acb      	subs	r3, r1, r3
 8000f10:	b281      	uxth	r1, r0
 8000f12:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f16:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f1e:	fb00 f308 	mul.w	r3, r0, r8
 8000f22:	428b      	cmp	r3, r1
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x27e>
 8000f26:	1869      	adds	r1, r5, r1
 8000f28:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f2c:	d217      	bcs.n	8000f5e <__udivmoddi4+0x2a6>
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	d915      	bls.n	8000f5e <__udivmoddi4+0x2a6>
 8000f32:	3802      	subs	r0, #2
 8000f34:	4429      	add	r1, r5
 8000f36:	1ac9      	subs	r1, r1, r3
 8000f38:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f3c:	e73b      	b.n	8000db6 <__udivmoddi4+0xfe>
 8000f3e:	4637      	mov	r7, r6
 8000f40:	4630      	mov	r0, r6
 8000f42:	e709      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f44:	4607      	mov	r7, r0
 8000f46:	e6e7      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f48:	4618      	mov	r0, r3
 8000f4a:	e6fb      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f4c:	4541      	cmp	r1, r8
 8000f4e:	d2ab      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f50:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f54:	eb69 020e 	sbc.w	r2, r9, lr
 8000f58:	3801      	subs	r0, #1
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	e7a4      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f5e:	4660      	mov	r0, ip
 8000f60:	e7e9      	b.n	8000f36 <__udivmoddi4+0x27e>
 8000f62:	4618      	mov	r0, r3
 8000f64:	e795      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f66:	4667      	mov	r7, ip
 8000f68:	e7d1      	b.n	8000f0e <__udivmoddi4+0x256>
 8000f6a:	4681      	mov	r9, r0
 8000f6c:	e77c      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f6e:	3802      	subs	r0, #2
 8000f70:	442c      	add	r4, r5
 8000f72:	e747      	b.n	8000e04 <__udivmoddi4+0x14c>
 8000f74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f78:	442b      	add	r3, r5
 8000f7a:	e72f      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f7c:	4638      	mov	r0, r7
 8000f7e:	e708      	b.n	8000d92 <__udivmoddi4+0xda>
 8000f80:	4637      	mov	r7, r6
 8000f82:	e6e9      	b.n	8000d58 <__udivmoddi4+0xa0>

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <read_byte>:
volatile Inertial inertial_offset;

Coordinate COORDINATE_ZERO;

uint8_t read_byte( uint8_t reg )
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b084      	sub	sp, #16
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	4603      	mov	r3, r0
 8000f90:	71fb      	strb	r3, [r7, #7]
	uint8_t ret,val;

	ret = reg | 0x80;
 8000f92:	79fb      	ldrb	r3, [r7, #7]
 8000f94:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000f98:	b2db      	uxtb	r3, r3
 8000f9a:	73fb      	strb	r3, [r7, #15]
#if USE_NCS
	CS_RESET;
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fa2:	480e      	ldr	r0, [pc, #56]	; (8000fdc <read_byte+0x54>)
 8000fa4:	f004 ffd8 	bl	8005f58 <HAL_GPIO_WritePin>
#endif
	HAL_SPI_Transmit(&hspi2,&ret,1,100);
 8000fa8:	f107 010f 	add.w	r1, r7, #15
 8000fac:	2364      	movs	r3, #100	; 0x64
 8000fae:	2201      	movs	r2, #1
 8000fb0:	480b      	ldr	r0, [pc, #44]	; (8000fe0 <read_byte+0x58>)
 8000fb2:	f005 fde7 	bl	8006b84 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2,&val,1,100);
 8000fb6:	f107 010e 	add.w	r1, r7, #14
 8000fba:	2364      	movs	r3, #100	; 0x64
 8000fbc:	2201      	movs	r2, #1
 8000fbe:	4808      	ldr	r0, [pc, #32]	; (8000fe0 <read_byte+0x58>)
 8000fc0:	f005 ff14 	bl	8006dec <HAL_SPI_Receive>
#if USE_NCS
	CS_SET;
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fca:	4804      	ldr	r0, [pc, #16]	; (8000fdc <read_byte+0x54>)
 8000fcc:	f004 ffc4 	bl	8005f58 <HAL_GPIO_WritePin>
#endif

	return val;
 8000fd0:	7bbb      	ldrb	r3, [r7, #14]
}
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	3710      	adds	r7, #16
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}
 8000fda:	bf00      	nop
 8000fdc:	40020400 	.word	0x40020400
 8000fe0:	200017d0 	.word	0x200017d0

08000fe4 <write_byte>:

void write_byte( uint8_t reg, uint8_t val )
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b084      	sub	sp, #16
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	4603      	mov	r3, r0
 8000fec:	460a      	mov	r2, r1
 8000fee:	71fb      	strb	r3, [r7, #7]
 8000ff0:	4613      	mov	r3, r2
 8000ff2:	71bb      	strb	r3, [r7, #6]
	uint8_t ret;

	ret = reg & 0x7F;
 8000ff4:	79fb      	ldrb	r3, [r7, #7]
 8000ff6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000ffa:	b2db      	uxtb	r3, r3
 8000ffc:	73fb      	strb	r3, [r7, #15]
#if USE_NCS
	CS_RESET;
 8000ffe:	2200      	movs	r2, #0
 8001000:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001004:	480c      	ldr	r0, [pc, #48]	; (8001038 <write_byte+0x54>)
 8001006:	f004 ffa7 	bl	8005f58 <HAL_GPIO_WritePin>
#endif
	HAL_SPI_Transmit(&hspi2,&ret,1,100);
 800100a:	f107 010f 	add.w	r1, r7, #15
 800100e:	2364      	movs	r3, #100	; 0x64
 8001010:	2201      	movs	r2, #1
 8001012:	480a      	ldr	r0, [pc, #40]	; (800103c <write_byte+0x58>)
 8001014:	f005 fdb6 	bl	8006b84 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2,&val,1,100);
 8001018:	1db9      	adds	r1, r7, #6
 800101a:	2364      	movs	r3, #100	; 0x64
 800101c:	2201      	movs	r2, #1
 800101e:	4807      	ldr	r0, [pc, #28]	; (800103c <write_byte+0x58>)
 8001020:	f005 fdb0 	bl	8006b84 <HAL_SPI_Transmit>
#if USE_NCS
	CS_SET;
 8001024:	2201      	movs	r2, #1
 8001026:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800102a:	4803      	ldr	r0, [pc, #12]	; (8001038 <write_byte+0x54>)
 800102c:	f004 ff94 	bl	8005f58 <HAL_GPIO_WritePin>
#endif
}
 8001030:	bf00      	nop
 8001032:	3710      	adds	r7, #16
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}
 8001038:	40020400 	.word	0x40020400
 800103c:	200017d0 	.word	0x200017d0

08001040 <IMU_init>:

uint8_t IMU_init(uint8_t* wai)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b084      	sub	sp, #16
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
	CS_RESET;
 8001048:	2200      	movs	r2, #0
 800104a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800104e:	482e      	ldr	r0, [pc, #184]	; (8001108 <IMU_init+0xc8>)
 8001050:	f004 ff82 	bl	8005f58 <HAL_GPIO_WritePin>
	uint8_t who_am_i,ret;
	ret = 0;
 8001054:	2300      	movs	r3, #0
 8001056:	73fb      	strb	r3, [r7, #15]

	COORDINATE_ZERO.x = 0;
 8001058:	4b2c      	ldr	r3, [pc, #176]	; (800110c <IMU_init+0xcc>)
 800105a:	2200      	movs	r2, #0
 800105c:	801a      	strh	r2, [r3, #0]
	COORDINATE_ZERO.y = 0;
 800105e:	4b2b      	ldr	r3, [pc, #172]	; (800110c <IMU_init+0xcc>)
 8001060:	2200      	movs	r2, #0
 8001062:	805a      	strh	r2, [r3, #2]
	COORDINATE_ZERO.z = 0;
 8001064:	4b29      	ldr	r3, [pc, #164]	; (800110c <IMU_init+0xcc>)
 8001066:	2200      	movs	r2, #0
 8001068:	809a      	strh	r2, [r3, #4]

#if	INIT_ZERO
	inertial.accel = COORDINATE_ZERO;
 800106a:	4b29      	ldr	r3, [pc, #164]	; (8001110 <IMU_init+0xd0>)
 800106c:	4a27      	ldr	r2, [pc, #156]	; (800110c <IMU_init+0xcc>)
 800106e:	6811      	ldr	r1, [r2, #0]
 8001070:	6019      	str	r1, [r3, #0]
 8001072:	8892      	ldrh	r2, [r2, #4]
 8001074:	809a      	strh	r2, [r3, #4]
	inertial.gyro = COORDINATE_ZERO;
 8001076:	4b26      	ldr	r3, [pc, #152]	; (8001110 <IMU_init+0xd0>)
 8001078:	4a24      	ldr	r2, [pc, #144]	; (800110c <IMU_init+0xcc>)
 800107a:	3306      	adds	r3, #6
 800107c:	6811      	ldr	r1, [r2, #0]
 800107e:	6019      	str	r1, [r3, #0]
 8001080:	8892      	ldrh	r2, [r2, #4]
 8001082:	809a      	strh	r2, [r3, #4]
	displacement.position = COORDINATE_ZERO;
 8001084:	4b23      	ldr	r3, [pc, #140]	; (8001114 <IMU_init+0xd4>)
 8001086:	4a21      	ldr	r2, [pc, #132]	; (800110c <IMU_init+0xcc>)
 8001088:	6811      	ldr	r1, [r2, #0]
 800108a:	6019      	str	r1, [r3, #0]
 800108c:	8892      	ldrh	r2, [r2, #4]
 800108e:	809a      	strh	r2, [r3, #4]
	displacement.theta = COORDINATE_ZERO;
 8001090:	4b20      	ldr	r3, [pc, #128]	; (8001114 <IMU_init+0xd4>)
 8001092:	4a1e      	ldr	r2, [pc, #120]	; (800110c <IMU_init+0xcc>)
 8001094:	3306      	adds	r3, #6
 8001096:	6811      	ldr	r1, [r2, #0]
 8001098:	6019      	str	r1, [r3, #0]
 800109a:	8892      	ldrh	r2, [r2, #4]
 800109c:	809a      	strh	r2, [r3, #4]
#endif

	who_am_i = read_byte(0x00);
 800109e:	2000      	movs	r0, #0
 80010a0:	f7ff ff72 	bl	8000f88 <read_byte>
 80010a4:	4603      	mov	r3, r0
 80010a6:	73bb      	strb	r3, [r7, #14]
	*wai = who_am_i;
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	7bba      	ldrb	r2, [r7, #14]
 80010ac:	701a      	strb	r2, [r3, #0]
	if ( who_am_i == 0xE0 )
 80010ae:	7bbb      	ldrb	r3, [r7, #14]
 80010b0:	2be0      	cmp	r3, #224	; 0xe0
 80010b2:	d11e      	bne.n	80010f2 <IMU_init+0xb2>
	{	// ICM-20648 is 0xE0
		ret = 1;
 80010b4:	2301      	movs	r3, #1
 80010b6:	73fb      	strb	r3, [r7, #15]
		write_byte(PWR_MGMT_1,0x01);	//PWR_MGMT_1
 80010b8:	2101      	movs	r1, #1
 80010ba:	2006      	movs	r0, #6
 80010bc:	f7ff ff92 	bl	8000fe4 <write_byte>
		HAL_Delay(100);
 80010c0:	2064      	movs	r0, #100	; 0x64
 80010c2:	f003 f97b 	bl	80043bc <HAL_Delay>
		write_byte(USER_CTRL,0x10);	//USER_CTRL
 80010c6:	2110      	movs	r1, #16
 80010c8:	2003      	movs	r0, #3
 80010ca:	f7ff ff8b 	bl	8000fe4 <write_byte>
		write_byte(REG_BANK_SEL,0x20);	//USER_BANK2
 80010ce:	2120      	movs	r1, #32
 80010d0:	207f      	movs	r0, #127	; 0x7f
 80010d2:	f7ff ff87 	bl	8000fe4 <write_byte>
		// shimotoriharuki
		//write_byte(0x01,0x06);	//range2000dps DLPF disable	// range+-2000
		// igc8810
		write_byte(0x01,0x07);	//range2000dps DLPF enable DLPFCFG = 0
 80010d6:	2107      	movs	r1, #7
 80010d8:	2001      	movs	r0, #1
 80010da:	f7ff ff83 	bl	8000fe4 <write_byte>
		//write_byte(0x01,0x0F);	//range2000dps DLPF enable DLPFCFG = 1
		//write_byte(0x01,0x17);	//range2000dps DLPF enable DLPFCFG = 2
		//2:1 GYRO_FS_SEL[1:0] 00:250	01:500 10:1000 11:2000
		// igc8810
		write_byte(0x14,0x00);	//range2g
 80010de:	2100      	movs	r1, #0
 80010e0:	2014      	movs	r0, #20
 80010e2:	f7ff ff7f 	bl	8000fe4 <write_byte>
		// shimotoriharuki
		//write_byte(0x14,0x06);	// range+-16
		//2:1 ACCEL_FS_SEL[1:0] 00:2	01:4 10:8 11:16
		write_byte(REG_BANK_SEL,0x00);	//USER_BANK0
 80010e6:	2100      	movs	r1, #0
 80010e8:	207f      	movs	r0, #127	; 0x7f
 80010ea:	f7ff ff7b 	bl	8000fe4 <write_byte>
		IMU_set_offset();
 80010ee:	f000 f813 	bl	8001118 <IMU_set_offset>
	}
#if USE_NCS
	CS_SET;
 80010f2:	2201      	movs	r2, #1
 80010f4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010f8:	4803      	ldr	r0, [pc, #12]	; (8001108 <IMU_init+0xc8>)
 80010fa:	f004 ff2d 	bl	8005f58 <HAL_GPIO_WritePin>
#endif
	return ret;
 80010fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001100:	4618      	mov	r0, r3
 8001102:	3710      	adds	r7, #16
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}
 8001108:	40020400 	.word	0x40020400
 800110c:	20000208 	.word	0x20000208
 8001110:	20000228 	.word	0x20000228
 8001114:	2000021c 	.word	0x2000021c

08001118 <IMU_set_offset>:
	CS_SET;
#endif
}

void IMU_set_offset()
{
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
	IMU_read();
 800111c:	f000 f80e 	bl	800113c <IMU_read>
	inertial_offset = inertial;
 8001120:	4b04      	ldr	r3, [pc, #16]	; (8001134 <IMU_set_offset+0x1c>)
 8001122:	4a05      	ldr	r2, [pc, #20]	; (8001138 <IMU_set_offset+0x20>)
 8001124:	6810      	ldr	r0, [r2, #0]
 8001126:	6851      	ldr	r1, [r2, #4]
 8001128:	6892      	ldr	r2, [r2, #8]
 800112a:	6018      	str	r0, [r3, #0]
 800112c:	6059      	str	r1, [r3, #4]
 800112e:	609a      	str	r2, [r3, #8]
}
 8001130:	bf00      	nop
 8001132:	bd80      	pop	{r7, pc}
 8001134:	20000210 	.word	0x20000210
 8001138:	20000228 	.word	0x20000228

0800113c <IMU_read>:

void IMU_read()
{
 800113c:	b598      	push	{r3, r4, r7, lr}
 800113e:	af00      	add	r7, sp, #0
	inertial.accel.x = ((int16_t)read_byte(ACCEL_XOUT_H) << 8) | ((int16_t)read_byte(ACCEL_XOUT_L));
 8001140:	202d      	movs	r0, #45	; 0x2d
 8001142:	f7ff ff21 	bl	8000f88 <read_byte>
 8001146:	4603      	mov	r3, r0
 8001148:	021b      	lsls	r3, r3, #8
 800114a:	b21c      	sxth	r4, r3
 800114c:	202e      	movs	r0, #46	; 0x2e
 800114e:	f7ff ff1b 	bl	8000f88 <read_byte>
 8001152:	4603      	mov	r3, r0
 8001154:	b21b      	sxth	r3, r3
 8001156:	4323      	orrs	r3, r4
 8001158:	b21a      	sxth	r2, r3
 800115a:	4b27      	ldr	r3, [pc, #156]	; (80011f8 <IMU_read+0xbc>)
 800115c:	801a      	strh	r2, [r3, #0]
	inertial.accel.y = ((int16_t)read_byte(ACCEL_YOUT_H) << 8) | ((int16_t)read_byte(ACCEL_YOUT_L));
 800115e:	202f      	movs	r0, #47	; 0x2f
 8001160:	f7ff ff12 	bl	8000f88 <read_byte>
 8001164:	4603      	mov	r3, r0
 8001166:	021b      	lsls	r3, r3, #8
 8001168:	b21c      	sxth	r4, r3
 800116a:	2030      	movs	r0, #48	; 0x30
 800116c:	f7ff ff0c 	bl	8000f88 <read_byte>
 8001170:	4603      	mov	r3, r0
 8001172:	b21b      	sxth	r3, r3
 8001174:	4323      	orrs	r3, r4
 8001176:	b21a      	sxth	r2, r3
 8001178:	4b1f      	ldr	r3, [pc, #124]	; (80011f8 <IMU_read+0xbc>)
 800117a:	805a      	strh	r2, [r3, #2]
	inertial.accel.z = ((int16_t)read_byte(ACCEL_ZOUT_H) << 8) | ((int16_t)read_byte(ACCEL_ZOUT_L));
 800117c:	2031      	movs	r0, #49	; 0x31
 800117e:	f7ff ff03 	bl	8000f88 <read_byte>
 8001182:	4603      	mov	r3, r0
 8001184:	021b      	lsls	r3, r3, #8
 8001186:	b21c      	sxth	r4, r3
 8001188:	2032      	movs	r0, #50	; 0x32
 800118a:	f7ff fefd 	bl	8000f88 <read_byte>
 800118e:	4603      	mov	r3, r0
 8001190:	b21b      	sxth	r3, r3
 8001192:	4323      	orrs	r3, r4
 8001194:	b21a      	sxth	r2, r3
 8001196:	4b18      	ldr	r3, [pc, #96]	; (80011f8 <IMU_read+0xbc>)
 8001198:	809a      	strh	r2, [r3, #4]
	inertial.gyro.x = ((int16_t)read_byte(GYRO_XOUT_H) << 8) | ((int16_t)read_byte(GYRO_XOUT_L));
 800119a:	2033      	movs	r0, #51	; 0x33
 800119c:	f7ff fef4 	bl	8000f88 <read_byte>
 80011a0:	4603      	mov	r3, r0
 80011a2:	021b      	lsls	r3, r3, #8
 80011a4:	b21c      	sxth	r4, r3
 80011a6:	2034      	movs	r0, #52	; 0x34
 80011a8:	f7ff feee 	bl	8000f88 <read_byte>
 80011ac:	4603      	mov	r3, r0
 80011ae:	b21b      	sxth	r3, r3
 80011b0:	4323      	orrs	r3, r4
 80011b2:	b21a      	sxth	r2, r3
 80011b4:	4b10      	ldr	r3, [pc, #64]	; (80011f8 <IMU_read+0xbc>)
 80011b6:	80da      	strh	r2, [r3, #6]
	inertial.gyro.y = ((int16_t)read_byte(GYRO_YOUT_H) << 8) | ((int16_t)read_byte(GYRO_YOUT_L));
 80011b8:	2035      	movs	r0, #53	; 0x35
 80011ba:	f7ff fee5 	bl	8000f88 <read_byte>
 80011be:	4603      	mov	r3, r0
 80011c0:	021b      	lsls	r3, r3, #8
 80011c2:	b21c      	sxth	r4, r3
 80011c4:	2036      	movs	r0, #54	; 0x36
 80011c6:	f7ff fedf 	bl	8000f88 <read_byte>
 80011ca:	4603      	mov	r3, r0
 80011cc:	b21b      	sxth	r3, r3
 80011ce:	4323      	orrs	r3, r4
 80011d0:	b21a      	sxth	r2, r3
 80011d2:	4b09      	ldr	r3, [pc, #36]	; (80011f8 <IMU_read+0xbc>)
 80011d4:	811a      	strh	r2, [r3, #8]
	inertial.gyro.z = ((int16_t)read_byte(GYRO_ZOUT_H) << 8) | ((int16_t)read_byte(GYRO_ZOUT_L));
 80011d6:	2037      	movs	r0, #55	; 0x37
 80011d8:	f7ff fed6 	bl	8000f88 <read_byte>
 80011dc:	4603      	mov	r3, r0
 80011de:	021b      	lsls	r3, r3, #8
 80011e0:	b21c      	sxth	r4, r3
 80011e2:	2038      	movs	r0, #56	; 0x38
 80011e4:	f7ff fed0 	bl	8000f88 <read_byte>
 80011e8:	4603      	mov	r3, r0
 80011ea:	b21b      	sxth	r3, r3
 80011ec:	4323      	orrs	r3, r4
 80011ee:	b21a      	sxth	r2, r3
 80011f0:	4b01      	ldr	r3, [pc, #4]	; (80011f8 <IMU_read+0xbc>)
 80011f2:	815a      	strh	r2, [r3, #10]
}
 80011f4:	bf00      	nop
 80011f6:	bd98      	pop	{r3, r4, r7, pc}
 80011f8:	20000228 	.word	0x20000228

080011fc <led_rgb>:
	_rotaryvalue += (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_11)) ? 0 : 1;	// Rotary8
	return _rotaryvalue;
}

#if USE_LED
void led_rgb(char r, char g, char b) {
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b082      	sub	sp, #8
 8001200:	af00      	add	r7, sp, #0
 8001202:	4603      	mov	r3, r0
 8001204:	71fb      	strb	r3, [r7, #7]
 8001206:	460b      	mov	r3, r1
 8001208:	71bb      	strb	r3, [r7, #6]
 800120a:	4613      	mov	r3, r2
 800120c:	717b      	strb	r3, [r7, #5]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, (r) ? GPIO_PIN_RESET : GPIO_PIN_SET);	// LED_R ON
 800120e:	79fb      	ldrb	r3, [r7, #7]
 8001210:	2b00      	cmp	r3, #0
 8001212:	bf0c      	ite	eq
 8001214:	2301      	moveq	r3, #1
 8001216:	2300      	movne	r3, #0
 8001218:	b2db      	uxtb	r3, r3
 800121a:	461a      	mov	r2, r3
 800121c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001220:	480f      	ldr	r0, [pc, #60]	; (8001260 <led_rgb+0x64>)
 8001222:	f004 fe99 	bl	8005f58 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, (g) ? GPIO_PIN_RESET : GPIO_PIN_SET);	// LED_G ON
 8001226:	79bb      	ldrb	r3, [r7, #6]
 8001228:	2b00      	cmp	r3, #0
 800122a:	bf0c      	ite	eq
 800122c:	2301      	moveq	r3, #1
 800122e:	2300      	movne	r3, #0
 8001230:	b2db      	uxtb	r3, r3
 8001232:	461a      	mov	r2, r3
 8001234:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001238:	4809      	ldr	r0, [pc, #36]	; (8001260 <led_rgb+0x64>)
 800123a:	f004 fe8d 	bl	8005f58 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, (b) ? GPIO_PIN_RESET : GPIO_PIN_SET);// LED_B ON
 800123e:	797b      	ldrb	r3, [r7, #5]
 8001240:	2b00      	cmp	r3, #0
 8001242:	bf0c      	ite	eq
 8001244:	2301      	moveq	r3, #1
 8001246:	2300      	movne	r3, #0
 8001248:	b2db      	uxtb	r3, r3
 800124a:	461a      	mov	r2, r3
 800124c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001250:	4804      	ldr	r0, [pc, #16]	; (8001264 <led_rgb+0x68>)
 8001252:	f004 fe81 	bl	8005f58 <HAL_GPIO_WritePin>
}
 8001256:	bf00      	nop
 8001258:	3708      	adds	r7, #8
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	40020000 	.word	0x40020000
 8001264:	40020800 	.word	0x40020800

08001268 <set_led>:
void set_led(char mask, char value) {
 8001268:	b580      	push	{r7, lr}
 800126a:	b082      	sub	sp, #8
 800126c:	af00      	add	r7, sp, #0
 800126e:	4603      	mov	r3, r0
 8001270:	460a      	mov	r2, r1
 8001272:	71fb      	strb	r3, [r7, #7]
 8001274:	4613      	mov	r3, r2
 8001276:	71bb      	strb	r3, [r7, #6]
	if (mask & 0b01) {
 8001278:	79fb      	ldrb	r3, [r7, #7]
 800127a:	f003 0301 	and.w	r3, r3, #1
 800127e:	2b00      	cmp	r3, #0
 8001280:	d00d      	beq.n	800129e <set_led+0x36>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8,
				(value & 0b01) ? GPIO_PIN_RESET : GPIO_PIN_SET);	// RIGHT
 8001282:	79bb      	ldrb	r3, [r7, #6]
 8001284:	f003 0301 	and.w	r3, r3, #1
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8,
 8001288:	2b00      	cmp	r3, #0
 800128a:	bf0c      	ite	eq
 800128c:	2301      	moveq	r3, #1
 800128e:	2300      	movne	r3, #0
 8001290:	b2db      	uxtb	r3, r3
 8001292:	461a      	mov	r2, r3
 8001294:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001298:	480c      	ldr	r0, [pc, #48]	; (80012cc <set_led+0x64>)
 800129a:	f004 fe5d 	bl	8005f58 <HAL_GPIO_WritePin>
	}
	if (mask & 0b10) {
 800129e:	79fb      	ldrb	r3, [r7, #7]
 80012a0:	f003 0302 	and.w	r3, r3, #2
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d00d      	beq.n	80012c4 <set_led+0x5c>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13,
				(value & 0b10) ? GPIO_PIN_RESET : GPIO_PIN_SET);	// LEFT
 80012a8:	79bb      	ldrb	r3, [r7, #6]
 80012aa:	f003 0302 	and.w	r3, r3, #2
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13,
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	bf0c      	ite	eq
 80012b2:	2301      	moveq	r3, #1
 80012b4:	2300      	movne	r3, #0
 80012b6:	b2db      	uxtb	r3, r3
 80012b8:	461a      	mov	r2, r3
 80012ba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012be:	4804      	ldr	r0, [pc, #16]	; (80012d0 <set_led+0x68>)
 80012c0:	f004 fe4a 	bl	8005f58 <HAL_GPIO_WritePin>
	}
}
 80012c4:	bf00      	nop
 80012c6:	3708      	adds	r7, #8
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	40020800 	.word	0x40020800
 80012d0:	40020400 	.word	0x40020400

080012d4 <playmode_print>:
#endif

void playmode_print() {
 80012d4:	b480      	push	{r7}
 80012d6:	af00      	add	r7, sp, #0
		default:
			printf("unknown;;\r\n");
			break;
	}
	#endif
}
 80012d8:	bf00      	nop
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr
	...

080012e4 <d_print>:

void d_print() {
 80012e4:	b598      	push	{r3, r4, r7, lr}
 80012e6:	af00      	add	r7, sp, #0
	printf("////////// d_print //////////\r\n");
 80012e8:	4816      	ldr	r0, [pc, #88]	; (8001344 <d_print+0x60>)
 80012ea:	f008 fc1f 	bl	8009b2c <puts>
#if D_SWITCH
	printf("enter = %d\r\n", enter);
#endif

#if D_FLASH
	printf("rightmarkercount = %1d\r\n", rightmarkercount);
 80012ee:	4b16      	ldr	r3, [pc, #88]	; (8001348 <d_print+0x64>)
 80012f0:	781b      	ldrb	r3, [r3, #0]
 80012f2:	4619      	mov	r1, r3
 80012f4:	4815      	ldr	r0, [pc, #84]	; (800134c <d_print+0x68>)
 80012f6:	f008 fba5 	bl	8009a44 <iprintf>
	printf("sampling_length = %5f\r\n", mm_length);
 80012fa:	4b15      	ldr	r3, [pc, #84]	; (8001350 <d_print+0x6c>)
 80012fc:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001300:	461a      	mov	r2, r3
 8001302:	4623      	mov	r3, r4
 8001304:	4813      	ldr	r0, [pc, #76]	; (8001354 <d_print+0x70>)
 8001306:	f008 fb9d 	bl	8009a44 <iprintf>
	printf("sampling_time = %5d\r\n", sampling_time);
 800130a:	4b13      	ldr	r3, [pc, #76]	; (8001358 <d_print+0x74>)
 800130c:	881b      	ldrh	r3, [r3, #0]
 800130e:	4619      	mov	r1, r3
 8001310:	4812      	ldr	r0, [pc, #72]	; (800135c <d_print+0x78>)
 8001312:	f008 fb97 	bl	8009a44 <iprintf>
	printf("course_state_time = %4d\r\n", course_state_time);
 8001316:	4b12      	ldr	r3, [pc, #72]	; (8001360 <d_print+0x7c>)
 8001318:	881b      	ldrh	r3, [r3, #0]
 800131a:	4619      	mov	r1, r3
 800131c:	4811      	ldr	r0, [pc, #68]	; (8001364 <d_print+0x80>)
 800131e:	f008 fb91 	bl	8009a44 <iprintf>
	printf("mm_length = %5.3f\r\n", mm_length);
	printf("my_gyro.z = %5d\r\n", my_gyro.z);
	printf("my_gyro.z / mm_length = %8.5f\r\n", (double) my_gyro.z / (double) mm_length);
#endif

	printf("flash_buffer.radius[%4d] = %8.3f\r\n", course_state_time,
 8001322:	4b0f      	ldr	r3, [pc, #60]	; (8001360 <d_print+0x7c>)
 8001324:	881b      	ldrh	r3, [r3, #0]
 8001326:	4619      	mov	r1, r3
 8001328:	4b0d      	ldr	r3, [pc, #52]	; (8001360 <d_print+0x7c>)
 800132a:	881b      	ldrh	r3, [r3, #0]
 800132c:	4a0e      	ldr	r2, [pc, #56]	; (8001368 <d_print+0x84>)
 800132e:	00db      	lsls	r3, r3, #3
 8001330:	4413      	add	r3, r2
 8001332:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001336:	461a      	mov	r2, r3
 8001338:	4623      	mov	r3, r4
 800133a:	480c      	ldr	r0, [pc, #48]	; (800136c <d_print+0x88>)
 800133c:	f008 fb82 	bl	8009a44 <iprintf>
		printf("sigmoid = %5.3f\r\n", 1000 * sigmoid(analograte[i], (16 - i)/(double)800, 500));
	}
#endif
#endif

}	// d_print
 8001340:	bf00      	nop
 8001342:	bd98      	pop	{r3, r4, r7, pc}
 8001344:	0800d248 	.word	0x0800d248
 8001348:	200017c8 	.word	0x200017c8
 800134c:	0800d268 	.word	0x0800d268
 8001350:	20001688 	.word	0x20001688
 8001354:	0800d284 	.word	0x0800d284
 8001358:	20000268 	.word	0x20000268
 800135c:	0800d29c 	.word	0x0800d29c
 8001360:	200017ca 	.word	0x200017ca
 8001364:	0800d2b4 	.word	0x0800d2b4
 8001368:	20000380 	.word	0x20000380
 800136c:	0800d2d0 	.word	0x0800d2d0

08001370 <low_pass_filter>:

////////////////////////////// d_print //////////////////////////////

double low_pass_filter(double val, double pre_val, double gamma) {
 8001370:	b5b0      	push	{r4, r5, r7, lr}
 8001372:	b086      	sub	sp, #24
 8001374:	af00      	add	r7, sp, #0
 8001376:	ed87 0b04 	vstr	d0, [r7, #16]
 800137a:	ed87 1b02 	vstr	d1, [r7, #8]
 800137e:	ed87 2b00 	vstr	d2, [r7]
	return (double) (gamma * (double) pre_val
 8001382:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001386:	e9d7 0100 	ldrd	r0, r1, [r7]
 800138a:	f7ff f935 	bl	80005f8 <__aeabi_dmul>
 800138e:	4603      	mov	r3, r0
 8001390:	460c      	mov	r4, r1
 8001392:	4625      	mov	r5, r4
 8001394:	461c      	mov	r4, r3
			+ (double) (1 - gamma) * (double) val);
 8001396:	e9d7 2300 	ldrd	r2, r3, [r7]
 800139a:	f04f 0000 	mov.w	r0, #0
 800139e:	490e      	ldr	r1, [pc, #56]	; (80013d8 <low_pass_filter+0x68>)
 80013a0:	f7fe ff72 	bl	8000288 <__aeabi_dsub>
 80013a4:	4602      	mov	r2, r0
 80013a6:	460b      	mov	r3, r1
 80013a8:	4610      	mov	r0, r2
 80013aa:	4619      	mov	r1, r3
 80013ac:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80013b0:	f7ff f922 	bl	80005f8 <__aeabi_dmul>
 80013b4:	4602      	mov	r2, r0
 80013b6:	460b      	mov	r3, r1
	return (double) (gamma * (double) pre_val
 80013b8:	4620      	mov	r0, r4
 80013ba:	4629      	mov	r1, r5
 80013bc:	f7fe ff66 	bl	800028c <__adddf3>
 80013c0:	4603      	mov	r3, r0
 80013c2:	460c      	mov	r4, r1
 80013c4:	ec44 3b17 	vmov	d7, r3, r4
}
 80013c8:	eeb0 0a47 	vmov.f32	s0, s14
 80013cc:	eef0 0a67 	vmov.f32	s1, s15
 80013d0:	3718      	adds	r7, #24
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bdb0      	pop	{r4, r5, r7, pc}
 80013d6:	bf00      	nop
 80013d8:	3ff00000 	.word	0x3ff00000

080013dc <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *AdcHandle) {
 80013dc:	b4b0      	push	{r4, r5, r7}
 80013de:	b085      	sub	sp, #20
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
	// sort
	if (sensgettime >= SENSGETCOUNT) {
 80013e4:	4b4e      	ldr	r3, [pc, #312]	; (8001520 <HAL_ADC_ConvCpltCallback+0x144>)
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	2b08      	cmp	r3, #8
 80013ea:	d973      	bls.n	80014d4 <HAL_ADC_ConvCpltCallback+0xf8>
		sensgettime = 0;
 80013ec:	4b4c      	ldr	r3, [pc, #304]	; (8001520 <HAL_ADC_ConvCpltCallback+0x144>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	701a      	strb	r2, [r3, #0]
		for (unsigned char index = 0; index < CALIBRATIONSIZE; index++) {
 80013f2:	2300      	movs	r3, #0
 80013f4:	73fb      	strb	r3, [r7, #15]
 80013f6:	e06a      	b.n	80014ce <HAL_ADC_ConvCpltCallback+0xf2>
			for (unsigned char count = 0; count < SENSGETCOUNT; count++) {
 80013f8:	2300      	movs	r3, #0
 80013fa:	73bb      	strb	r3, [r7, #14]
 80013fc:	e039      	b.n	8001472 <HAL_ADC_ConvCpltCallback+0x96>
				for (unsigned char alphaindex = 0; alphaindex > count;
 80013fe:	2300      	movs	r3, #0
 8001400:	737b      	strb	r3, [r7, #13]
 8001402:	e02f      	b.n	8001464 <HAL_ADC_ConvCpltCallback+0x88>
						alphaindex--) {
					uint16_t analogbuffer = analogbuffers[alphaindex - 1][index];
 8001404:	7b7b      	ldrb	r3, [r7, #13]
 8001406:	1e5a      	subs	r2, r3, #1
 8001408:	7bf9      	ldrb	r1, [r7, #15]
 800140a:	4846      	ldr	r0, [pc, #280]	; (8001524 <HAL_ADC_ConvCpltCallback+0x148>)
 800140c:	4613      	mov	r3, r2
 800140e:	005b      	lsls	r3, r3, #1
 8001410:	4413      	add	r3, r2
 8001412:	009b      	lsls	r3, r3, #2
 8001414:	440b      	add	r3, r1
 8001416:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 800141a:	813b      	strh	r3, [r7, #8]
					analogbuffers[alphaindex - 1][index] =
							analogbuffers[alphaindex][index];
 800141c:	7b79      	ldrb	r1, [r7, #13]
 800141e:	7bfc      	ldrb	r4, [r7, #15]
					analogbuffers[alphaindex - 1][index] =
 8001420:	7b7b      	ldrb	r3, [r7, #13]
 8001422:	1e5a      	subs	r2, r3, #1
 8001424:	7bf8      	ldrb	r0, [r7, #15]
							analogbuffers[alphaindex][index];
 8001426:	4d3f      	ldr	r5, [pc, #252]	; (8001524 <HAL_ADC_ConvCpltCallback+0x148>)
 8001428:	460b      	mov	r3, r1
 800142a:	005b      	lsls	r3, r3, #1
 800142c:	440b      	add	r3, r1
 800142e:	009b      	lsls	r3, r3, #2
 8001430:	4423      	add	r3, r4
 8001432:	f835 4013 	ldrh.w	r4, [r5, r3, lsl #1]
					analogbuffers[alphaindex - 1][index] =
 8001436:	493b      	ldr	r1, [pc, #236]	; (8001524 <HAL_ADC_ConvCpltCallback+0x148>)
 8001438:	4613      	mov	r3, r2
 800143a:	005b      	lsls	r3, r3, #1
 800143c:	4413      	add	r3, r2
 800143e:	009b      	lsls	r3, r3, #2
 8001440:	4403      	add	r3, r0
 8001442:	4622      	mov	r2, r4
 8001444:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
					analogbuffers[alphaindex][index] = analogbuffer;
 8001448:	7b7a      	ldrb	r2, [r7, #13]
 800144a:	7bf9      	ldrb	r1, [r7, #15]
 800144c:	4835      	ldr	r0, [pc, #212]	; (8001524 <HAL_ADC_ConvCpltCallback+0x148>)
 800144e:	4613      	mov	r3, r2
 8001450:	005b      	lsls	r3, r3, #1
 8001452:	4413      	add	r3, r2
 8001454:	009b      	lsls	r3, r3, #2
 8001456:	440b      	add	r3, r1
 8001458:	893a      	ldrh	r2, [r7, #8]
 800145a:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
						alphaindex--) {
 800145e:	7b7b      	ldrb	r3, [r7, #13]
 8001460:	3b01      	subs	r3, #1
 8001462:	737b      	strb	r3, [r7, #13]
				for (unsigned char alphaindex = 0; alphaindex > count;
 8001464:	7b7a      	ldrb	r2, [r7, #13]
 8001466:	7bbb      	ldrb	r3, [r7, #14]
 8001468:	429a      	cmp	r2, r3
 800146a:	d8cb      	bhi.n	8001404 <HAL_ADC_ConvCpltCallback+0x28>
			for (unsigned char count = 0; count < SENSGETCOUNT; count++) {
 800146c:	7bbb      	ldrb	r3, [r7, #14]
 800146e:	3301      	adds	r3, #1
 8001470:	73bb      	strb	r3, [r7, #14]
 8001472:	7bbb      	ldrb	r3, [r7, #14]
 8001474:	2b08      	cmp	r3, #8
 8001476:	d9c2      	bls.n	80013fe <HAL_ADC_ConvCpltCallback+0x22>
				}
			}
			analog[index] = analogbuffers[(int) SENSGETCOUNT / 2][index];
 8001478:	7bfa      	ldrb	r2, [r7, #15]
 800147a:	7bfb      	ldrb	r3, [r7, #15]
 800147c:	4929      	ldr	r1, [pc, #164]	; (8001524 <HAL_ADC_ConvCpltCallback+0x148>)
 800147e:	3230      	adds	r2, #48	; 0x30
 8001480:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 8001484:	4a28      	ldr	r2, [pc, #160]	; (8001528 <HAL_ADC_ConvCpltCallback+0x14c>)
 8001486:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			// get maxvalue and minimumvalue
			uint16_t analogbuf;
			analogbuf = analog[index];
 800148a:	7bfb      	ldrb	r3, [r7, #15]
 800148c:	4a26      	ldr	r2, [pc, #152]	; (8001528 <HAL_ADC_ConvCpltCallback+0x14c>)
 800148e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001492:	817b      	strh	r3, [r7, #10]
			analogmax[index] =
					(analogmax[index] < analogbuf) ?
 8001494:	7bfb      	ldrb	r3, [r7, #15]
 8001496:	4a25      	ldr	r2, [pc, #148]	; (800152c <HAL_ADC_ConvCpltCallback+0x150>)
 8001498:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
			analogmax[index] =
 800149c:	7bfb      	ldrb	r3, [r7, #15]
 800149e:	8979      	ldrh	r1, [r7, #10]
 80014a0:	428a      	cmp	r2, r1
 80014a2:	bf38      	it	cc
 80014a4:	460a      	movcc	r2, r1
 80014a6:	b291      	uxth	r1, r2
 80014a8:	4a20      	ldr	r2, [pc, #128]	; (800152c <HAL_ADC_ConvCpltCallback+0x150>)
 80014aa:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
							analogbuf : analogmax[index];
			analogmin[index] =
					(analogmin[index] > analogbuf) ?
 80014ae:	7bfb      	ldrb	r3, [r7, #15]
 80014b0:	4a1f      	ldr	r2, [pc, #124]	; (8001530 <HAL_ADC_ConvCpltCallback+0x154>)
 80014b2:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
			analogmin[index] =
 80014b6:	7bfb      	ldrb	r3, [r7, #15]
 80014b8:	8979      	ldrh	r1, [r7, #10]
 80014ba:	428a      	cmp	r2, r1
 80014bc:	bf28      	it	cs
 80014be:	460a      	movcs	r2, r1
 80014c0:	b291      	uxth	r1, r2
 80014c2:	4a1b      	ldr	r2, [pc, #108]	; (8001530 <HAL_ADC_ConvCpltCallback+0x154>)
 80014c4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (unsigned char index = 0; index < CALIBRATIONSIZE; index++) {
 80014c8:	7bfb      	ldrb	r3, [r7, #15]
 80014ca:	3301      	adds	r3, #1
 80014cc:	73fb      	strb	r3, [r7, #15]
 80014ce:	7bfb      	ldrb	r3, [r7, #15]
 80014d0:	2b0b      	cmp	r3, #11
 80014d2:	d991      	bls.n	80013f8 <HAL_ADC_ConvCpltCallback+0x1c>
							analogbuf : analogmin[index];
		}
	}
	// sensorget
	for (unsigned char index = 0; CALIBRATIONSIZE > index; index++) {
 80014d4:	2300      	movs	r3, #0
 80014d6:	733b      	strb	r3, [r7, #12]
 80014d8:	e013      	b.n	8001502 <HAL_ADC_ConvCpltCallback+0x126>
		analogbuffers[sensgettime][index] = analograw[index];
 80014da:	7b3b      	ldrb	r3, [r7, #12]
 80014dc:	4a10      	ldr	r2, [pc, #64]	; (8001520 <HAL_ADC_ConvCpltCallback+0x144>)
 80014de:	7812      	ldrb	r2, [r2, #0]
 80014e0:	4610      	mov	r0, r2
 80014e2:	7b3a      	ldrb	r2, [r7, #12]
 80014e4:	4913      	ldr	r1, [pc, #76]	; (8001534 <HAL_ADC_ConvCpltCallback+0x158>)
 80014e6:	f831 4013 	ldrh.w	r4, [r1, r3, lsl #1]
 80014ea:	490e      	ldr	r1, [pc, #56]	; (8001524 <HAL_ADC_ConvCpltCallback+0x148>)
 80014ec:	4603      	mov	r3, r0
 80014ee:	005b      	lsls	r3, r3, #1
 80014f0:	4403      	add	r3, r0
 80014f2:	009b      	lsls	r3, r3, #2
 80014f4:	4413      	add	r3, r2
 80014f6:	4622      	mov	r2, r4
 80014f8:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	for (unsigned char index = 0; CALIBRATIONSIZE > index; index++) {
 80014fc:	7b3b      	ldrb	r3, [r7, #12]
 80014fe:	3301      	adds	r3, #1
 8001500:	733b      	strb	r3, [r7, #12]
 8001502:	7b3b      	ldrb	r3, [r7, #12]
 8001504:	2b0b      	cmp	r3, #11
 8001506:	d9e8      	bls.n	80014da <HAL_ADC_ConvCpltCallback+0xfe>
	}
	sensgettime++;
 8001508:	4b05      	ldr	r3, [pc, #20]	; (8001520 <HAL_ADC_ConvCpltCallback+0x144>)
 800150a:	781b      	ldrb	r3, [r3, #0]
 800150c:	3301      	adds	r3, #1
 800150e:	b2da      	uxtb	r2, r3
 8001510:	4b03      	ldr	r3, [pc, #12]	; (8001520 <HAL_ADC_ConvCpltCallback+0x144>)
 8001512:	701a      	strb	r2, [r3, #0]
}
 8001514:	bf00      	nop
 8001516:	3714      	adds	r7, #20
 8001518:	46bd      	mov	sp, r7
 800151a:	bcb0      	pop	{r4, r5, r7}
 800151c:	4770      	bx	lr
 800151e:	bf00      	nop
 8001520:	20000288 	.word	0x20000288
 8001524:	2000169c 	.word	0x2000169c
 8001528:	20000250 	.word	0x20000250
 800152c:	20001790 	.word	0x20001790
 8001530:	200002ec 	.word	0x200002ec
 8001534:	2000028c 	.word	0x2000028c

08001538 <eraseFlash>:
	// printf("pow(%5.3f, %5.3f, %5.3f)\r\n", x, a, x0);
	return 1 / (double) (1 + exp(-a * (x - x0)));
}

#if USE_FLASH
void eraseFlash(void) {
 8001538:	b580      	push	{r7, lr}
 800153a:	b086      	sub	sp, #24
 800153c:	af00      	add	r7, sp, #0
	FLASH_EraseInitTypeDef erase;
	erase.TypeErase = FLASH_TYPEERASE_SECTORS;
 800153e:	2300      	movs	r3, #0
 8001540:	607b      	str	r3, [r7, #4]
	erase.Sector = FLASH_SECTOR_11;
 8001542:	230b      	movs	r3, #11
 8001544:	60fb      	str	r3, [r7, #12]
	erase.NbSectors = 1;
 8001546:	2301      	movs	r3, #1
 8001548:	613b      	str	r3, [r7, #16]
	erase.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800154a:	2302      	movs	r3, #2
 800154c:	617b      	str	r3, [r7, #20]
	uint32_t pageError = 0;
 800154e:	2300      	movs	r3, #0
 8001550:	603b      	str	r3, [r7, #0]

	HAL_FLASHEx_Erase(&erase, &pageError);
 8001552:	463a      	mov	r2, r7
 8001554:	1d3b      	adds	r3, r7, #4
 8001556:	4611      	mov	r1, r2
 8001558:	4618      	mov	r0, r3
 800155a:	f004 fa29 	bl	80059b0 <HAL_FLASHEx_Erase>
}
 800155e:	bf00      	nop
 8001560:	3718      	adds	r7, #24
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}

08001566 <writeFlash>:

void writeFlash(uint32_t address, uint8_t *data, uint32_t size)
{
 8001566:	b590      	push	{r4, r7, lr}
 8001568:	b087      	sub	sp, #28
 800156a:	af00      	add	r7, sp, #0
 800156c:	60f8      	str	r0, [r7, #12]
 800156e:	60b9      	str	r1, [r7, #8]
 8001570:	607a      	str	r2, [r7, #4]
#if USE_WRITE_FLASH
	HAL_FLASH_Unlock();
 8001572:	f004 f8bd 	bl	80056f0 <HAL_FLASH_Unlock>
	eraseFlash();
 8001576:	f7ff ffdf 	bl	8001538 <eraseFlash>

	for (uint32_t add = address; add < (address + size); add++)
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	617b      	str	r3, [r7, #20]
 800157e:	e010      	b.n	80015a2 <writeFlash+0x3c>
	{
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, add, *data);
 8001580:	68bb      	ldr	r3, [r7, #8]
 8001582:	781b      	ldrb	r3, [r3, #0]
 8001584:	b2db      	uxtb	r3, r3
 8001586:	f04f 0400 	mov.w	r4, #0
 800158a:	461a      	mov	r2, r3
 800158c:	4623      	mov	r3, r4
 800158e:	6979      	ldr	r1, [r7, #20]
 8001590:	2000      	movs	r0, #0
 8001592:	f004 f859 	bl	8005648 <HAL_FLASH_Program>
		data++;
 8001596:	68bb      	ldr	r3, [r7, #8]
 8001598:	3301      	adds	r3, #1
 800159a:	60bb      	str	r3, [r7, #8]
	for (uint32_t add = address; add < (address + size); add++)
 800159c:	697b      	ldr	r3, [r7, #20]
 800159e:	3301      	adds	r3, #1
 80015a0:	617b      	str	r3, [r7, #20]
 80015a2:	68fa      	ldr	r2, [r7, #12]
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	4413      	add	r3, r2
 80015a8:	697a      	ldr	r2, [r7, #20]
 80015aa:	429a      	cmp	r2, r3
 80015ac:	d3e8      	bcc.n	8001580 <writeFlash+0x1a>
	}

	HAL_FLASH_Lock();
 80015ae:	f004 f8c1 	bl	8005734 <HAL_FLASH_Lock>
#endif
}
 80015b2:	bf00      	nop
 80015b4:	371c      	adds	r7, #28
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd90      	pop	{r4, r7, pc}

080015ba <loadFlash>:

void loadFlash(uint32_t address, uint8_t *data, uint32_t size)
{
 80015ba:	b580      	push	{r7, lr}
 80015bc:	b084      	sub	sp, #16
 80015be:	af00      	add	r7, sp, #0
 80015c0:	60f8      	str	r0, [r7, #12]
 80015c2:	60b9      	str	r1, [r7, #8]
 80015c4:	607a      	str	r2, [r7, #4]
	memcpy(data, (uint64_t*) address, size);
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	687a      	ldr	r2, [r7, #4]
 80015ca:	4619      	mov	r1, r3
 80015cc:	68b8      	ldr	r0, [r7, #8]
 80015ce:	f007 fbe7 	bl	8008da0 <memcpy>
}
 80015d2:	bf00      	nop
 80015d4:	3710      	adds	r7, #16
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}
	...

080015dc <sidesens_function>:
#endif

void sidesens_function()
{
 80015dc:	b590      	push	{r4, r7, lr}
 80015de:	b083      	sub	sp, #12
 80015e0:	af00      	add	r7, sp, #0
#if USE_SIDESENSOR
	unsigned char subsens, first, second;

	subsens = read_sidesens();
 80015e2:	f002 f80f 	bl	8003604 <read_sidesens>
 80015e6:	4603      	mov	r3, r0
 80015e8:	71fb      	strb	r3, [r7, #7]

	if (subsens != subsensbuf) {
 80015ea:	4b46      	ldr	r3, [pc, #280]	; (8001704 <sidesens_function+0x128>)
 80015ec:	781b      	ldrb	r3, [r3, #0]
 80015ee:	79fa      	ldrb	r2, [r7, #7]
 80015f0:	429a      	cmp	r2, r3
 80015f2:	f000 8083 	beq.w	80016fc <sidesens_function+0x120>
		subsensbuf = subsens;
 80015f6:	4a43      	ldr	r2, [pc, #268]	; (8001704 <sidesens_function+0x128>)
 80015f8:	79fb      	ldrb	r3, [r7, #7]
 80015fa:	7013      	strb	r3, [r2, #0]
		marker += subsens << (2 * sidedeltacount);
 80015fc:	79fa      	ldrb	r2, [r7, #7]
 80015fe:	4b42      	ldr	r3, [pc, #264]	; (8001708 <sidesens_function+0x12c>)
 8001600:	781b      	ldrb	r3, [r3, #0]
 8001602:	005b      	lsls	r3, r3, #1
 8001604:	fa02 f303 	lsl.w	r3, r2, r3
 8001608:	b2da      	uxtb	r2, r3
 800160a:	4b40      	ldr	r3, [pc, #256]	; (800170c <sidesens_function+0x130>)
 800160c:	781b      	ldrb	r3, [r3, #0]
 800160e:	4413      	add	r3, r2
 8001610:	b2da      	uxtb	r2, r3
 8001612:	4b3e      	ldr	r3, [pc, #248]	; (800170c <sidesens_function+0x130>)
 8001614:	701a      	strb	r2, [r3, #0]
		if (subsens == 0b00 && sidedeltacount != 0) {
 8001616:	79fb      	ldrb	r3, [r7, #7]
 8001618:	2b00      	cmp	r3, #0
 800161a:	d169      	bne.n	80016f0 <sidesens_function+0x114>
 800161c:	4b3a      	ldr	r3, [pc, #232]	; (8001708 <sidesens_function+0x12c>)
 800161e:	781b      	ldrb	r3, [r3, #0]
 8001620:	2b00      	cmp	r3, #0
 8001622:	d065      	beq.n	80016f0 <sidesens_function+0x114>
			first = (marker & 0b0011);
 8001624:	4b39      	ldr	r3, [pc, #228]	; (800170c <sidesens_function+0x130>)
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	f003 0303 	and.w	r3, r3, #3
 800162c:	71bb      	strb	r3, [r7, #6]
			second = (marker & 0b1100) >> 2;
 800162e:	4b37      	ldr	r3, [pc, #220]	; (800170c <sidesens_function+0x130>)
 8001630:	781b      	ldrb	r3, [r3, #0]
 8001632:	109b      	asrs	r3, r3, #2
 8001634:	b2db      	uxtb	r3, r3
 8001636:	f003 0303 	and.w	r3, r3, #3
 800163a:	717b      	strb	r3, [r7, #5]
			if (second == 0b00) {
 800163c:	797b      	ldrb	r3, [r7, #5]
 800163e:	2b00      	cmp	r3, #0
 8001640:	d149      	bne.n	80016d6 <sidesens_function+0xfa>
				if (first == 0b01) {
 8001642:	79bb      	ldrb	r3, [r7, #6]
 8001644:	2b01      	cmp	r3, #1
 8001646:	d126      	bne.n	8001696 <sidesens_function+0xba>
					// right -> stop
					markerstate = 0b01;
 8001648:	4b31      	ldr	r3, [pc, #196]	; (8001710 <sidesens_function+0x134>)
 800164a:	2201      	movs	r2, #1
 800164c:	701a      	strb	r2, [r3, #0]
					if (rightmarkercount == 0) {
 800164e:	4b31      	ldr	r3, [pc, #196]	; (8001714 <sidesens_function+0x138>)
 8001650:	781b      	ldrb	r3, [r3, #0]
 8001652:	2b00      	cmp	r3, #0
 8001654:	d10a      	bne.n	800166c <sidesens_function+0x90>
						rightmarkercount++;
 8001656:	4b2f      	ldr	r3, [pc, #188]	; (8001714 <sidesens_function+0x138>)
 8001658:	781b      	ldrb	r3, [r3, #0]
 800165a:	3301      	adds	r3, #1
 800165c:	b2da      	uxtb	r2, r3
 800165e:	4b2d      	ldr	r3, [pc, #180]	; (8001714 <sidesens_function+0x138>)
 8001660:	701a      	strb	r2, [r3, #0]
						set_led(0b01, 0b01);
 8001662:	2101      	movs	r1, #1
 8001664:	2001      	movs	r0, #1
 8001666:	f7ff fdff 	bl	8001268 <set_led>
 800166a:	e037      	b.n	80016dc <sidesens_function+0x100>
					} else if (rightmarkercount == 1) {
 800166c:	4b29      	ldr	r3, [pc, #164]	; (8001714 <sidesens_function+0x138>)
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	2b01      	cmp	r3, #1
 8001672:	d133      	bne.n	80016dc <sidesens_function+0x100>
						rightmarkercount++;
 8001674:	4b27      	ldr	r3, [pc, #156]	; (8001714 <sidesens_function+0x138>)
 8001676:	781b      	ldrb	r3, [r3, #0]
 8001678:	3301      	adds	r3, #1
 800167a:	b2da      	uxtb	r2, r3
 800167c:	4b25      	ldr	r3, [pc, #148]	; (8001714 <sidesens_function+0x138>)
 800167e:	701a      	strb	r2, [r3, #0]
						slow = 1;
 8001680:	4b25      	ldr	r3, [pc, #148]	; (8001718 <sidesens_function+0x13c>)
 8001682:	2201      	movs	r2, #1
 8001684:	701a      	strb	r2, [r3, #0]
						flash_buffer.course_state_time_max = course_state_time;
 8001686:	4b25      	ldr	r3, [pc, #148]	; (800171c <sidesens_function+0x140>)
 8001688:	881a      	ldrh	r2, [r3, #0]
 800168a:	4b25      	ldr	r3, [pc, #148]	; (8001720 <sidesens_function+0x144>)
 800168c:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8001690:	3310      	adds	r3, #16
 8001692:	801a      	strh	r2, [r3, #0]
 8001694:	e022      	b.n	80016dc <sidesens_function+0x100>
					}
				} else if (first == 0b10) {
 8001696:	79bb      	ldrb	r3, [r7, #6]
 8001698:	2b02      	cmp	r3, #2
 800169a:	d118      	bne.n	80016ce <sidesens_function+0xf2>
					// left -> curve
					markerstate = 0b10;
 800169c:	4b1c      	ldr	r3, [pc, #112]	; (8001710 <sidesens_function+0x134>)
 800169e:	2202      	movs	r2, #2
 80016a0:	701a      	strb	r2, [r3, #0]
#if USE_ANALOG
					sdirection = 0;
 80016a2:	4b20      	ldr	r3, [pc, #128]	; (8001724 <sidesens_function+0x148>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	601a      	str	r2, [r3, #0]
#endif
#if USE_FLASH && USE_VELOCITY_CONTROL
#if USE_VELOCITY_CONTROL
					s_velocity = 0;
 80016a8:	4a1f      	ldr	r2, [pc, #124]	; (8001728 <sidesens_function+0x14c>)
 80016aa:	f04f 0300 	mov.w	r3, #0
 80016ae:	f04f 0400 	mov.w	r4, #0
 80016b2:	e9c2 3400 	strd	r3, r4, [r2]
#endif
					if (course_state_time >= COURSE_STATE_SIZE) {
 80016b6:	4b19      	ldr	r3, [pc, #100]	; (800171c <sidesens_function+0x140>)
 80016b8:	881b      	ldrh	r3, [r3, #0]
 80016ba:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 80016be:	d30d      	bcc.n	80016dc <sidesens_function+0x100>
						course_state_time = 0;
 80016c0:	4b16      	ldr	r3, [pc, #88]	; (800171c <sidesens_function+0x140>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	801a      	strh	r2, [r3, #0]
						enter = 0;
 80016c6:	4b19      	ldr	r3, [pc, #100]	; (800172c <sidesens_function+0x150>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	701a      	strb	r2, [r3, #0]
 80016cc:	e006      	b.n	80016dc <sidesens_function+0x100>
					}
#endif	// USE_FLASH && USE_VELOCITY_CONTROL
				} else {
					// cross
					markerstate = 0b11;
 80016ce:	4b10      	ldr	r3, [pc, #64]	; (8001710 <sidesens_function+0x134>)
 80016d0:	2203      	movs	r2, #3
 80016d2:	701a      	strb	r2, [r3, #0]
 80016d4:	e002      	b.n	80016dc <sidesens_function+0x100>
				}
			} else {
				// cross
				markerstate = 0b11;
 80016d6:	4b0e      	ldr	r3, [pc, #56]	; (8001710 <sidesens_function+0x134>)
 80016d8:	2203      	movs	r2, #3
 80016da:	701a      	strb	r2, [r3, #0]
			}
			sidedeltacount = 0;
 80016dc:	4b0a      	ldr	r3, [pc, #40]	; (8001708 <sidesens_function+0x12c>)
 80016de:	2200      	movs	r2, #0
 80016e0:	701a      	strb	r2, [r3, #0]
			marker = 0;
 80016e2:	4b0a      	ldr	r3, [pc, #40]	; (800170c <sidesens_function+0x130>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	701a      	strb	r2, [r3, #0]
			markerstate = 0;
 80016e8:	4b09      	ldr	r3, [pc, #36]	; (8001710 <sidesens_function+0x134>)
 80016ea:	2200      	movs	r2, #0
 80016ec:	701a      	strb	r2, [r3, #0]
		} else {
			sidedeltacount++;
		}
	}
#endif	// USE_SIDESENSOR
}
 80016ee:	e005      	b.n	80016fc <sidesens_function+0x120>
			sidedeltacount++;
 80016f0:	4b05      	ldr	r3, [pc, #20]	; (8001708 <sidesens_function+0x12c>)
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	3301      	adds	r3, #1
 80016f6:	b2da      	uxtb	r2, r3
 80016f8:	4b03      	ldr	r3, [pc, #12]	; (8001708 <sidesens_function+0x12c>)
 80016fa:	701a      	strb	r2, [r3, #0]
}
 80016fc:	bf00      	nop
 80016fe:	370c      	adds	r7, #12
 8001700:	46bd      	mov	sp, r7
 8001702:	bd90      	pop	{r4, r7, pc}
 8001704:	20000308 	.word	0x20000308
 8001708:	2000030e 	.word	0x2000030e
 800170c:	20000379 	.word	0x20000379
 8001710:	20000320 	.word	0x20000320
 8001714:	200017c8 	.word	0x200017c8
 8001718:	20000315 	.word	0x20000315
 800171c:	200017ca 	.word	0x200017ca
 8001720:	20000380 	.word	0x20000380
 8001724:	200002ac 	.word	0x200002ac
 8001728:	20000358 	.word	0x20000358
 800172c:	200017cc 	.word	0x200017cc

08001730 <velocity_control_switch_function>:
	}
#endif	// USE_VELOCITY_CONTROL
}

void velocity_control_switch_function()
{
 8001730:	b598      	push	{r3, r4, r7, lr}
 8001732:	af00      	add	r7, sp, #0
#if USE_FLASH
    if(flash_buffer.radius[course_state_time] < THRESHOLDRADIUS)
 8001734:	4b24      	ldr	r3, [pc, #144]	; (80017c8 <velocity_control_switch_function+0x98>)
 8001736:	881b      	ldrh	r3, [r3, #0]
 8001738:	4a24      	ldr	r2, [pc, #144]	; (80017cc <velocity_control_switch_function+0x9c>)
 800173a:	00db      	lsls	r3, r3, #3
 800173c:	4413      	add	r3, r2
 800173e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001742:	f04f 0200 	mov.w	r2, #0
 8001746:	4b22      	ldr	r3, [pc, #136]	; (80017d0 <velocity_control_switch_function+0xa0>)
 8001748:	f7ff f9c8 	bl	8000adc <__aeabi_dcmplt>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d019      	beq.n	8001786 <velocity_control_switch_function+0x56>
    {
        // deceleration
        velocity_target = 1000;
 8001752:	4a20      	ldr	r2, [pc, #128]	; (80017d4 <velocity_control_switch_function+0xa4>)
 8001754:	f04f 0300 	mov.w	r3, #0
 8001758:	4c1f      	ldr	r4, [pc, #124]	; (80017d8 <velocity_control_switch_function+0xa8>)
 800175a:	e9c2 3400 	strd	r3, r4, [r2]
        kp = 17.5f;
 800175e:	4a1f      	ldr	r2, [pc, #124]	; (80017dc <velocity_control_switch_function+0xac>)
 8001760:	f04f 0300 	mov.w	r3, #0
 8001764:	4c1e      	ldr	r4, [pc, #120]	; (80017e0 <velocity_control_switch_function+0xb0>)
 8001766:	e9c2 3400 	strd	r3, r4, [r2]
        kd = 335.71f;
 800176a:	4a1e      	ldr	r2, [pc, #120]	; (80017e4 <velocity_control_switch_function+0xb4>)
 800176c:	a414      	add	r4, pc, #80	; (adr r4, 80017c0 <velocity_control_switch_function+0x90>)
 800176e:	e9d4 3400 	ldrd	r3, r4, [r4]
 8001772:	e9c2 3400 	strd	r3, r4, [r2]
        ki = 0;
 8001776:	4a1c      	ldr	r2, [pc, #112]	; (80017e8 <velocity_control_switch_function+0xb8>)
 8001778:	f04f 0300 	mov.w	r3, #0
 800177c:	f04f 0400 	mov.w	r4, #0
 8001780:	e9c2 3400 	strd	r3, r4, [r2]
        kp = base_p;
        ki = base_i;
        kd = base_d;
    }
#endif
}
 8001784:	e017      	b.n	80017b6 <velocity_control_switch_function+0x86>
        velocity_target = base_velocity_target;
 8001786:	4b19      	ldr	r3, [pc, #100]	; (80017ec <velocity_control_switch_function+0xbc>)
 8001788:	e9d3 3400 	ldrd	r3, r4, [r3]
 800178c:	4a11      	ldr	r2, [pc, #68]	; (80017d4 <velocity_control_switch_function+0xa4>)
 800178e:	e9c2 3400 	strd	r3, r4, [r2]
        kp = base_p;
 8001792:	4b17      	ldr	r3, [pc, #92]	; (80017f0 <velocity_control_switch_function+0xc0>)
 8001794:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001798:	4a10      	ldr	r2, [pc, #64]	; (80017dc <velocity_control_switch_function+0xac>)
 800179a:	e9c2 3400 	strd	r3, r4, [r2]
        ki = base_i;
 800179e:	4b15      	ldr	r3, [pc, #84]	; (80017f4 <velocity_control_switch_function+0xc4>)
 80017a0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80017a4:	4a10      	ldr	r2, [pc, #64]	; (80017e8 <velocity_control_switch_function+0xb8>)
 80017a6:	e9c2 3400 	strd	r3, r4, [r2]
        kd = base_d;
 80017aa:	4b13      	ldr	r3, [pc, #76]	; (80017f8 <velocity_control_switch_function+0xc8>)
 80017ac:	e9d3 3400 	ldrd	r3, r4, [r3]
 80017b0:	4a0c      	ldr	r2, [pc, #48]	; (80017e4 <velocity_control_switch_function+0xb4>)
 80017b2:	e9c2 3400 	strd	r3, r4, [r2]
}
 80017b6:	bf00      	nop
 80017b8:	bd98      	pop	{r3, r4, r7, pc}
 80017ba:	bf00      	nop
 80017bc:	f3af 8000 	nop.w
 80017c0:	20000000 	.word	0x20000000
 80017c4:	4074fb5c 	.word	0x4074fb5c
 80017c8:	200017ca 	.word	0x200017ca
 80017cc:	20000380 	.word	0x20000380
 80017d0:	407f4000 	.word	0x407f4000
 80017d4:	20001778 	.word	0x20001778
 80017d8:	408f4000 	.word	0x408f4000
 80017dc:	200017a8 	.word	0x200017a8
 80017e0:	40318000 	.word	0x40318000
 80017e4:	20000280 	.word	0x20000280
 80017e8:	20000368 	.word	0x20000368
 80017ec:	20000238 	.word	0x20000238
 80017f0:	200002c0 	.word	0x200002c0
 80017f4:	20000318 	.word	0x20000318
 80017f8:	200017c0 	.word	0x200017c0

080017fc <led_brink>:
	}
#endif	// USE_IMU
}

void led_brink()
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b082      	sub	sp, #8
 8001800:	af00      	add	r7, sp, #0
#if USE_LED
	uint16_t TIMTIM = 1000;
 8001802:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001806:	80fb      	strh	r3, [r7, #6]

	if (timtim1 % TIMTIM == 0)	// 1 ms / roop
 8001808:	4b18      	ldr	r3, [pc, #96]	; (800186c <led_brink+0x70>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	88fa      	ldrh	r2, [r7, #6]
 800180e:	fb93 f1f2 	sdiv	r1, r3, r2
 8001812:	fb02 f201 	mul.w	r2, r2, r1
 8001816:	1a9b      	subs	r3, r3, r2
 8001818:	2b00      	cmp	r3, #0
 800181a:	d103      	bne.n	8001824 <led_brink+0x28>
	{
		set_led(0b10, 0b10);
 800181c:	2102      	movs	r1, #2
 800181e:	2002      	movs	r0, #2
 8001820:	f7ff fd22 	bl	8001268 <set_led>
	}
	if (timtim1 % TIMTIM == (int) (TIMTIM / 2))
 8001824:	4b11      	ldr	r3, [pc, #68]	; (800186c <led_brink+0x70>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	88fa      	ldrh	r2, [r7, #6]
 800182a:	fb93 f1f2 	sdiv	r1, r3, r2
 800182e:	fb02 f201 	mul.w	r2, r2, r1
 8001832:	1a9b      	subs	r3, r3, r2
 8001834:	88fa      	ldrh	r2, [r7, #6]
 8001836:	0852      	lsrs	r2, r2, #1
 8001838:	b292      	uxth	r2, r2
 800183a:	4293      	cmp	r3, r2
 800183c:	d103      	bne.n	8001846 <led_brink+0x4a>
	{
		set_led(0b10, 0b00);
 800183e:	2100      	movs	r1, #0
 8001840:	2002      	movs	r0, #2
 8001842:	f7ff fd11 	bl	8001268 <set_led>
	}
	timtim1 = timtim1 + 1;
 8001846:	4b09      	ldr	r3, [pc, #36]	; (800186c <led_brink+0x70>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	3301      	adds	r3, #1
 800184c:	4a07      	ldr	r2, [pc, #28]	; (800186c <led_brink+0x70>)
 800184e:	6013      	str	r3, [r2, #0]
	if (timtim1 >= 60000)
 8001850:	4b06      	ldr	r3, [pc, #24]	; (800186c <led_brink+0x70>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8001858:	4293      	cmp	r3, r2
 800185a:	dd02      	ble.n	8001862 <led_brink+0x66>
	{
		timtim1 = 0;
 800185c:	4b03      	ldr	r3, [pc, #12]	; (800186c <led_brink+0x70>)
 800185e:	2200      	movs	r2, #0
 8001860:	601a      	str	r2, [r3, #0]
	}
#endif
}
 8001862:	bf00      	nop
 8001864:	3708      	adds	r7, #8
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	20000334 	.word	0x20000334

08001870 <HAL_TIM_PeriodElapsedCallback>:
static void MX_SPI2_Init(void);
static void MX_I2C1_Init(void);
static void MX_TIM14_Init(void);
/* USER CODE BEGIN PFP */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001874:	b08b      	sub	sp, #44	; 0x2c
 8001876:	af00      	add	r7, sp, #0
 8001878:	60f8      	str	r0, [r7, #12]
	if (htim->Instance == TIM6) {	// 1 ms
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	4a25      	ldr	r2, [pc, #148]	; (8001914 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001880:	4293      	cmp	r3, r2
 8001882:	f040 8240 	bne.w	8001d06 <HAL_TIM_PeriodElapsedCallback+0x496>
		if (motorenable) {
 8001886:	4b24      	ldr	r3, [pc, #144]	; (8001918 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001888:	781b      	ldrb	r3, [r3, #0]
 800188a:	2b00      	cmp	r3, #0
 800188c:	f000 8188 	beq.w	8001ba0 <HAL_TIM_PeriodElapsedCallback+0x330>
#if USE_ANALOG
			analogl = 0;
 8001890:	4b22      	ldr	r3, [pc, #136]	; (800191c <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001892:	2200      	movs	r2, #0
 8001894:	801a      	strh	r2, [r3, #0]
			analogr = 0;
 8001896:	4b22      	ldr	r3, [pc, #136]	; (8001920 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8001898:	2200      	movs	r2, #0
 800189a:	801a      	strh	r2, [r3, #0]
			for (unsigned char i = 0; i < calibrationsize; i++) {
 800189c:	2300      	movs	r3, #0
 800189e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80018a2:	e057      	b.n	8001954 <HAL_TIM_PeriodElapsedCallback+0xe4>
				analograte[i] = ((analog[i] - analogmin[i]) * 1000)
 80018a4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80018a8:	4a1e      	ldr	r2, [pc, #120]	; (8001924 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 80018aa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80018ae:	4619      	mov	r1, r3
 80018b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80018b4:	4a1c      	ldr	r2, [pc, #112]	; (8001928 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 80018b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80018ba:	1acb      	subs	r3, r1, r3
 80018bc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80018c0:	fb02 f203 	mul.w	r2, r2, r3
						/ (analogmax[i] - analogmin[i]);
 80018c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80018c8:	4918      	ldr	r1, [pc, #96]	; (800192c <HAL_TIM_PeriodElapsedCallback+0xbc>)
 80018ca:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80018ce:	4618      	mov	r0, r3
 80018d0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80018d4:	4914      	ldr	r1, [pc, #80]	; (8001928 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 80018d6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80018da:	1ac3      	subs	r3, r0, r3
 80018dc:	fb92 f2f3 	sdiv	r2, r2, r3
				analograte[i] = ((analog[i] - analogmin[i]) * 1000)
 80018e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80018e4:	b291      	uxth	r1, r2
 80018e6:	4a12      	ldr	r2, [pc, #72]	; (8001930 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 80018e8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
#if USE_SIGMOID_TRACE
				analograte[i] = 1000 * sigmoid(analograte[i], (16 - i)/(double)800, 500);
#endif

				if (i % 2 == 0) {
 80018ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80018f0:	f003 0301 	and.w	r3, r3, #1
 80018f4:	b2db      	uxtb	r3, r3
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d11c      	bne.n	8001934 <HAL_TIM_PeriodElapsedCallback+0xc4>
					analogl += analograte[i];
 80018fa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80018fe:	4a0c      	ldr	r2, [pc, #48]	; (8001930 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8001900:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001904:	4b05      	ldr	r3, [pc, #20]	; (800191c <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001906:	881b      	ldrh	r3, [r3, #0]
 8001908:	4413      	add	r3, r2
 800190a:	b29a      	uxth	r2, r3
 800190c:	4b03      	ldr	r3, [pc, #12]	; (800191c <HAL_TIM_PeriodElapsedCallback+0xac>)
 800190e:	801a      	strh	r2, [r3, #0]
 8001910:	e01b      	b.n	800194a <HAL_TIM_PeriodElapsedCallback+0xda>
 8001912:	bf00      	nop
 8001914:	40001000 	.word	0x40001000
 8001918:	20001698 	.word	0x20001698
 800191c:	20000306 	.word	0x20000306
 8001920:	2000169a 	.word	0x2000169a
 8001924:	20000250 	.word	0x20000250
 8001928:	200002ec 	.word	0x200002ec
 800192c:	20001790 	.word	0x20001790
 8001930:	20000340 	.word	0x20000340
				} else {
					analogr += analograte[i];
 8001934:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001938:	4aae      	ldr	r2, [pc, #696]	; (8001bf4 <HAL_TIM_PeriodElapsedCallback+0x384>)
 800193a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800193e:	4bae      	ldr	r3, [pc, #696]	; (8001bf8 <HAL_TIM_PeriodElapsedCallback+0x388>)
 8001940:	881b      	ldrh	r3, [r3, #0]
 8001942:	4413      	add	r3, r2
 8001944:	b29a      	uxth	r2, r3
 8001946:	4bac      	ldr	r3, [pc, #688]	; (8001bf8 <HAL_TIM_PeriodElapsedCallback+0x388>)
 8001948:	801a      	strh	r2, [r3, #0]
			for (unsigned char i = 0; i < calibrationsize; i++) {
 800194a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800194e:	3301      	adds	r3, #1
 8001950:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001954:	4ba9      	ldr	r3, [pc, #676]	; (8001bfc <HAL_TIM_PeriodElapsedCallback+0x38c>)
 8001956:	781b      	ldrb	r3, [r3, #0]
 8001958:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800195c:	429a      	cmp	r2, r3
 800195e:	d3a1      	bcc.n	80018a4 <HAL_TIM_PeriodElapsedCallback+0x34>
				}
			}

			if (analogl + analogr >= 980 * calibrationsize) {
 8001960:	4ba7      	ldr	r3, [pc, #668]	; (8001c00 <HAL_TIM_PeriodElapsedCallback+0x390>)
 8001962:	881b      	ldrh	r3, [r3, #0]
 8001964:	461a      	mov	r2, r3
 8001966:	4ba4      	ldr	r3, [pc, #656]	; (8001bf8 <HAL_TIM_PeriodElapsedCallback+0x388>)
 8001968:	881b      	ldrh	r3, [r3, #0]
 800196a:	441a      	add	r2, r3
 800196c:	4ba3      	ldr	r3, [pc, #652]	; (8001bfc <HAL_TIM_PeriodElapsedCallback+0x38c>)
 800196e:	781b      	ldrb	r3, [r3, #0]
 8001970:	4619      	mov	r1, r3
 8001972:	f44f 7375 	mov.w	r3, #980	; 0x3d4
 8001976:	fb03 f301 	mul.w	r3, r3, r1
 800197a:	429a      	cmp	r2, r3
 800197c:	db0c      	blt.n	8001998 <HAL_TIM_PeriodElapsedCallback+0x128>
				velocity_target = 0;
 800197e:	4aa1      	ldr	r2, [pc, #644]	; (8001c04 <HAL_TIM_PeriodElapsedCallback+0x394>)
 8001980:	f04f 0300 	mov.w	r3, #0
 8001984:	f04f 0400 	mov.w	r4, #0
 8001988:	e9c2 3400 	strd	r3, r4, [r2]
				motorenable = 0;
 800198c:	4b9e      	ldr	r3, [pc, #632]	; (8001c08 <HAL_TIM_PeriodElapsedCallback+0x398>)
 800198e:	2200      	movs	r2, #0
 8001990:	701a      	strb	r2, [r3, #0]
				enter = 0;
 8001992:	4b9e      	ldr	r3, [pc, #632]	; (8001c0c <HAL_TIM_PeriodElapsedCallback+0x39c>)
 8001994:	2200      	movs	r2, #0
 8001996:	701a      	strb	r2, [r3, #0]
			}

			// ( direction > 0 ) is ( analogl > analogr ) i.e. left is black, right is white.
			// When ( direction > 0 ) , must turn right.
			direction = (analogl - analogr);	// difference
 8001998:	4b99      	ldr	r3, [pc, #612]	; (8001c00 <HAL_TIM_PeriodElapsedCallback+0x390>)
 800199a:	881b      	ldrh	r3, [r3, #0]
 800199c:	461a      	mov	r2, r3
 800199e:	4b96      	ldr	r3, [pc, #600]	; (8001bf8 <HAL_TIM_PeriodElapsedCallback+0x388>)
 80019a0:	881b      	ldrh	r3, [r3, #0]
 80019a2:	1ad3      	subs	r3, r2, r3
 80019a4:	4a9a      	ldr	r2, [pc, #616]	; (8001c10 <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 80019a6:	6013      	str	r3, [r2, #0]
			sdirection = sdirection + direction;	// Integral
 80019a8:	4b9a      	ldr	r3, [pc, #616]	; (8001c14 <HAL_TIM_PeriodElapsedCallback+0x3a4>)
 80019aa:	681a      	ldr	r2, [r3, #0]
 80019ac:	4b98      	ldr	r3, [pc, #608]	; (8001c10 <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4413      	add	r3, r2
 80019b2:	4a98      	ldr	r2, [pc, #608]	; (8001c14 <HAL_TIM_PeriodElapsedCallback+0x3a4>)
 80019b4:	6013      	str	r3, [r2, #0]

			if (analogl + analogr <= 700 * calibrationsize) {
 80019b6:	4b92      	ldr	r3, [pc, #584]	; (8001c00 <HAL_TIM_PeriodElapsedCallback+0x390>)
 80019b8:	881b      	ldrh	r3, [r3, #0]
 80019ba:	461a      	mov	r2, r3
 80019bc:	4b8e      	ldr	r3, [pc, #568]	; (8001bf8 <HAL_TIM_PeriodElapsedCallback+0x388>)
 80019be:	881b      	ldrh	r3, [r3, #0]
 80019c0:	441a      	add	r2, r3
 80019c2:	4b8e      	ldr	r3, [pc, #568]	; (8001bfc <HAL_TIM_PeriodElapsedCallback+0x38c>)
 80019c4:	781b      	ldrb	r3, [r3, #0]
 80019c6:	4619      	mov	r1, r3
 80019c8:	f44f 732f 	mov.w	r3, #700	; 0x2bc
 80019cc:	fb03 f301 	mul.w	r3, r3, r1
 80019d0:	429a      	cmp	r2, r3
 80019d2:	dc02      	bgt.n	80019da <HAL_TIM_PeriodElapsedCallback+0x16a>
				direction = 0;
 80019d4:	4b8e      	ldr	r3, [pc, #568]	; (8001c10 <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	601a      	str	r2, [r3, #0]
			// left
			leftmotor = nextspeed_l + (kp * direction + kd * (direction - beforedirection)) / calibrationsize / 2;
			rightmotor = nextspeed_r - (kp * direction + kd * (direction - beforedirection)) / calibrationsize / 2;
#else	// VELOCITY_CONTROL_RELATIVE
			leftmotor = commonspeed
					+ (kp * direction + kd * (direction - beforedirection)
 80019da:	4b8f      	ldr	r3, [pc, #572]	; (8001c18 <HAL_TIM_PeriodElapsedCallback+0x3a8>)
 80019dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019e0:	4618      	mov	r0, r3
 80019e2:	f7fe fd9f 	bl	8000524 <__aeabi_i2d>
 80019e6:	e9c7 0100 	strd	r0, r1, [r7]
 80019ea:	4b89      	ldr	r3, [pc, #548]	; (8001c10 <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	4618      	mov	r0, r3
 80019f0:	f7fe fd98 	bl	8000524 <__aeabi_i2d>
 80019f4:	4b89      	ldr	r3, [pc, #548]	; (8001c1c <HAL_TIM_PeriodElapsedCallback+0x3ac>)
 80019f6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80019fa:	461a      	mov	r2, r3
 80019fc:	4623      	mov	r3, r4
 80019fe:	f7fe fdfb 	bl	80005f8 <__aeabi_dmul>
 8001a02:	4603      	mov	r3, r0
 8001a04:	460c      	mov	r4, r1
 8001a06:	469a      	mov	sl, r3
 8001a08:	46a3      	mov	fp, r4
 8001a0a:	4b81      	ldr	r3, [pc, #516]	; (8001c10 <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 8001a0c:	681a      	ldr	r2, [r3, #0]
 8001a0e:	4b84      	ldr	r3, [pc, #528]	; (8001c20 <HAL_TIM_PeriodElapsedCallback+0x3b0>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	1ad3      	subs	r3, r2, r3
 8001a14:	4618      	mov	r0, r3
 8001a16:	f7fe fd85 	bl	8000524 <__aeabi_i2d>
 8001a1a:	4b82      	ldr	r3, [pc, #520]	; (8001c24 <HAL_TIM_PeriodElapsedCallback+0x3b4>)
 8001a1c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001a20:	461a      	mov	r2, r3
 8001a22:	4623      	mov	r3, r4
 8001a24:	f7fe fde8 	bl	80005f8 <__aeabi_dmul>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	460c      	mov	r4, r1
 8001a2c:	461a      	mov	r2, r3
 8001a2e:	4623      	mov	r3, r4
 8001a30:	4650      	mov	r0, sl
 8001a32:	4659      	mov	r1, fp
 8001a34:	f7fe fc2a 	bl	800028c <__adddf3>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	460c      	mov	r4, r1
 8001a3c:	469a      	mov	sl, r3
 8001a3e:	46a3      	mov	fp, r4
							+ ki * sdirection) / calibrationsize / 2;
 8001a40:	4b74      	ldr	r3, [pc, #464]	; (8001c14 <HAL_TIM_PeriodElapsedCallback+0x3a4>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	4618      	mov	r0, r3
 8001a46:	f7fe fd6d 	bl	8000524 <__aeabi_i2d>
 8001a4a:	4b77      	ldr	r3, [pc, #476]	; (8001c28 <HAL_TIM_PeriodElapsedCallback+0x3b8>)
 8001a4c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001a50:	461a      	mov	r2, r3
 8001a52:	4623      	mov	r3, r4
 8001a54:	f7fe fdd0 	bl	80005f8 <__aeabi_dmul>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	460c      	mov	r4, r1
 8001a5c:	461a      	mov	r2, r3
 8001a5e:	4623      	mov	r3, r4
 8001a60:	4650      	mov	r0, sl
 8001a62:	4659      	mov	r1, fp
 8001a64:	f7fe fc12 	bl	800028c <__adddf3>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	460c      	mov	r4, r1
 8001a6c:	469a      	mov	sl, r3
 8001a6e:	46a3      	mov	fp, r4
 8001a70:	4b62      	ldr	r3, [pc, #392]	; (8001bfc <HAL_TIM_PeriodElapsedCallback+0x38c>)
 8001a72:	781b      	ldrb	r3, [r3, #0]
 8001a74:	4618      	mov	r0, r3
 8001a76:	f7fe fd55 	bl	8000524 <__aeabi_i2d>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	460c      	mov	r4, r1
 8001a7e:	461a      	mov	r2, r3
 8001a80:	4623      	mov	r3, r4
 8001a82:	4650      	mov	r0, sl
 8001a84:	4659      	mov	r1, fp
 8001a86:	f7fe fee1 	bl	800084c <__aeabi_ddiv>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	460c      	mov	r4, r1
 8001a8e:	4618      	mov	r0, r3
 8001a90:	4621      	mov	r1, r4
 8001a92:	f04f 0200 	mov.w	r2, #0
 8001a96:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a9a:	f7fe fed7 	bl	800084c <__aeabi_ddiv>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	460c      	mov	r4, r1
					+ (kp * direction + kd * (direction - beforedirection)
 8001aa2:	461a      	mov	r2, r3
 8001aa4:	4623      	mov	r3, r4
 8001aa6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001aaa:	f7fe fbef 	bl	800028c <__adddf3>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	460c      	mov	r4, r1
			leftmotor = commonspeed
 8001ab2:	4a5e      	ldr	r2, [pc, #376]	; (8001c2c <HAL_TIM_PeriodElapsedCallback+0x3bc>)
 8001ab4:	e9c2 3400 	strd	r3, r4, [r2]
			rightmotor = commonspeed
					- (kp * direction + kd * (direction - beforedirection)
 8001ab8:	4b57      	ldr	r3, [pc, #348]	; (8001c18 <HAL_TIM_PeriodElapsedCallback+0x3a8>)
 8001aba:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f7fe fd30 	bl	8000524 <__aeabi_i2d>
 8001ac4:	e9c7 0100 	strd	r0, r1, [r7]
 8001ac8:	4b51      	ldr	r3, [pc, #324]	; (8001c10 <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4618      	mov	r0, r3
 8001ace:	f7fe fd29 	bl	8000524 <__aeabi_i2d>
 8001ad2:	4b52      	ldr	r3, [pc, #328]	; (8001c1c <HAL_TIM_PeriodElapsedCallback+0x3ac>)
 8001ad4:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001ad8:	461a      	mov	r2, r3
 8001ada:	4623      	mov	r3, r4
 8001adc:	f7fe fd8c 	bl	80005f8 <__aeabi_dmul>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	460c      	mov	r4, r1
 8001ae4:	469a      	mov	sl, r3
 8001ae6:	46a3      	mov	fp, r4
 8001ae8:	4b49      	ldr	r3, [pc, #292]	; (8001c10 <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 8001aea:	681a      	ldr	r2, [r3, #0]
 8001aec:	4b4c      	ldr	r3, [pc, #304]	; (8001c20 <HAL_TIM_PeriodElapsedCallback+0x3b0>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	1ad3      	subs	r3, r2, r3
 8001af2:	4618      	mov	r0, r3
 8001af4:	f7fe fd16 	bl	8000524 <__aeabi_i2d>
 8001af8:	4b4a      	ldr	r3, [pc, #296]	; (8001c24 <HAL_TIM_PeriodElapsedCallback+0x3b4>)
 8001afa:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001afe:	461a      	mov	r2, r3
 8001b00:	4623      	mov	r3, r4
 8001b02:	f7fe fd79 	bl	80005f8 <__aeabi_dmul>
 8001b06:	4603      	mov	r3, r0
 8001b08:	460c      	mov	r4, r1
 8001b0a:	461a      	mov	r2, r3
 8001b0c:	4623      	mov	r3, r4
 8001b0e:	4650      	mov	r0, sl
 8001b10:	4659      	mov	r1, fp
 8001b12:	f7fe fbbb 	bl	800028c <__adddf3>
 8001b16:	4603      	mov	r3, r0
 8001b18:	460c      	mov	r4, r1
 8001b1a:	469a      	mov	sl, r3
 8001b1c:	46a3      	mov	fp, r4
							+ ki * sdirection) / calibrationsize / 2;
 8001b1e:	4b3d      	ldr	r3, [pc, #244]	; (8001c14 <HAL_TIM_PeriodElapsedCallback+0x3a4>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4618      	mov	r0, r3
 8001b24:	f7fe fcfe 	bl	8000524 <__aeabi_i2d>
 8001b28:	4b3f      	ldr	r3, [pc, #252]	; (8001c28 <HAL_TIM_PeriodElapsedCallback+0x3b8>)
 8001b2a:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001b2e:	461a      	mov	r2, r3
 8001b30:	4623      	mov	r3, r4
 8001b32:	f7fe fd61 	bl	80005f8 <__aeabi_dmul>
 8001b36:	4603      	mov	r3, r0
 8001b38:	460c      	mov	r4, r1
 8001b3a:	461a      	mov	r2, r3
 8001b3c:	4623      	mov	r3, r4
 8001b3e:	4650      	mov	r0, sl
 8001b40:	4659      	mov	r1, fp
 8001b42:	f7fe fba3 	bl	800028c <__adddf3>
 8001b46:	4603      	mov	r3, r0
 8001b48:	460c      	mov	r4, r1
 8001b4a:	469a      	mov	sl, r3
 8001b4c:	46a3      	mov	fp, r4
 8001b4e:	4b2b      	ldr	r3, [pc, #172]	; (8001bfc <HAL_TIM_PeriodElapsedCallback+0x38c>)
 8001b50:	781b      	ldrb	r3, [r3, #0]
 8001b52:	4618      	mov	r0, r3
 8001b54:	f7fe fce6 	bl	8000524 <__aeabi_i2d>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	460c      	mov	r4, r1
 8001b5c:	461a      	mov	r2, r3
 8001b5e:	4623      	mov	r3, r4
 8001b60:	4650      	mov	r0, sl
 8001b62:	4659      	mov	r1, fp
 8001b64:	f7fe fe72 	bl	800084c <__aeabi_ddiv>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	460c      	mov	r4, r1
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	4621      	mov	r1, r4
 8001b70:	f04f 0200 	mov.w	r2, #0
 8001b74:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001b78:	f7fe fe68 	bl	800084c <__aeabi_ddiv>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	460c      	mov	r4, r1
					- (kp * direction + kd * (direction - beforedirection)
 8001b80:	461a      	mov	r2, r3
 8001b82:	4623      	mov	r3, r4
 8001b84:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001b88:	f7fe fb7e 	bl	8000288 <__aeabi_dsub>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	460c      	mov	r4, r1
			rightmotor = commonspeed
 8001b90:	4a27      	ldr	r2, [pc, #156]	; (8001c30 <HAL_TIM_PeriodElapsedCallback+0x3c0>)
 8001b92:	e9c2 3400 	strd	r3, r4, [r2]
			leftmotor = commonspeed;
			rightmotor = commonspeed;
#endif
#endif	// !USE_ANALOG
#if USE_ANALOG
			beforedirection = direction;
 8001b96:	4b1e      	ldr	r3, [pc, #120]	; (8001c10 <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4a21      	ldr	r2, [pc, #132]	; (8001c20 <HAL_TIM_PeriodElapsedCallback+0x3b0>)
 8001b9c:	6013      	str	r3, [r2, #0]
 8001b9e:	e00d      	b.n	8001bbc <HAL_TIM_PeriodElapsedCallback+0x34c>
			leftmotor = COMMONSPEED1;
			rightmotor = COMMONSPEED1;
#endif	// !STATICMOTORPWM
		} else	// if(motorenable)
		{
			leftmotor = 0;
 8001ba0:	4a22      	ldr	r2, [pc, #136]	; (8001c2c <HAL_TIM_PeriodElapsedCallback+0x3bc>)
 8001ba2:	f04f 0300 	mov.w	r3, #0
 8001ba6:	f04f 0400 	mov.w	r4, #0
 8001baa:	e9c2 3400 	strd	r3, r4, [r2]
			rightmotor = 0;
 8001bae:	4a20      	ldr	r2, [pc, #128]	; (8001c30 <HAL_TIM_PeriodElapsedCallback+0x3c0>)
 8001bb0:	f04f 0300 	mov.w	r3, #0
 8001bb4:	f04f 0400 	mov.w	r4, #0
 8001bb8:	e9c2 3400 	strd	r3, r4, [r2]
		}
#if USE_MOTOR
		if (leftmotor < 0) {
 8001bbc:	4b1b      	ldr	r3, [pc, #108]	; (8001c2c <HAL_TIM_PeriodElapsedCallback+0x3bc>)
 8001bbe:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001bc2:	f04f 0200 	mov.w	r2, #0
 8001bc6:	f04f 0300 	mov.w	r3, #0
 8001bca:	f7fe ff87 	bl	8000adc <__aeabi_dcmplt>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d031      	beq.n	8001c38 <HAL_TIM_PeriodElapsedCallback+0x3c8>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	2104      	movs	r1, #4
 8001bd8:	4816      	ldr	r0, [pc, #88]	; (8001c34 <HAL_TIM_PeriodElapsedCallback+0x3c4>)
 8001bda:	f004 f9bd 	bl	8005f58 <HAL_GPIO_WritePin>
			leftmotor = leftmotor * -1;
 8001bde:	4b13      	ldr	r3, [pc, #76]	; (8001c2c <HAL_TIM_PeriodElapsedCallback+0x3bc>)
 8001be0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001be4:	4698      	mov	r8, r3
 8001be6:	f084 4900 	eor.w	r9, r4, #2147483648	; 0x80000000
 8001bea:	4b10      	ldr	r3, [pc, #64]	; (8001c2c <HAL_TIM_PeriodElapsedCallback+0x3bc>)
 8001bec:	e9c3 8900 	strd	r8, r9, [r3]
 8001bf0:	e027      	b.n	8001c42 <HAL_TIM_PeriodElapsedCallback+0x3d2>
 8001bf2:	bf00      	nop
 8001bf4:	20000340 	.word	0x20000340
 8001bf8:	2000169a 	.word	0x2000169a
 8001bfc:	20000314 	.word	0x20000314
 8001c00:	20000306 	.word	0x20000306
 8001c04:	20001778 	.word	0x20001778
 8001c08:	20001698 	.word	0x20001698
 8001c0c:	200017cc 	.word	0x200017cc
 8001c10:	20000310 	.word	0x20000310
 8001c14:	200002ac 	.word	0x200002ac
 8001c18:	2000030c 	.word	0x2000030c
 8001c1c:	200017a8 	.word	0x200017a8
 8001c20:	200017b0 	.word	0x200017b0
 8001c24:	20000280 	.word	0x20000280
 8001c28:	20000368 	.word	0x20000368
 8001c2c:	200002d8 	.word	0x200002d8
 8001c30:	200002d0 	.word	0x200002d0
 8001c34:	40020c00 	.word	0x40020c00
		} else {
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET);
 8001c38:	2201      	movs	r2, #1
 8001c3a:	2104      	movs	r1, #4
 8001c3c:	487c      	ldr	r0, [pc, #496]	; (8001e30 <HAL_TIM_PeriodElapsedCallback+0x5c0>)
 8001c3e:	f004 f98b 	bl	8005f58 <HAL_GPIO_WritePin>
		}

		if (rightmotor < 0) {
 8001c42:	4b7c      	ldr	r3, [pc, #496]	; (8001e34 <HAL_TIM_PeriodElapsedCallback+0x5c4>)
 8001c44:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001c48:	f04f 0200 	mov.w	r2, #0
 8001c4c:	f04f 0300 	mov.w	r3, #0
 8001c50:	f7fe ff44 	bl	8000adc <__aeabi_dcmplt>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d00f      	beq.n	8001c7a <HAL_TIM_PeriodElapsedCallback+0x40a>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8001c5a:	2201      	movs	r2, #1
 8001c5c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c60:	4875      	ldr	r0, [pc, #468]	; (8001e38 <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8001c62:	f004 f979 	bl	8005f58 <HAL_GPIO_WritePin>
			rightmotor = rightmotor * -1;
 8001c66:	4b73      	ldr	r3, [pc, #460]	; (8001e34 <HAL_TIM_PeriodElapsedCallback+0x5c4>)
 8001c68:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001c6c:	461d      	mov	r5, r3
 8001c6e:	f084 4600 	eor.w	r6, r4, #2147483648	; 0x80000000
 8001c72:	4b70      	ldr	r3, [pc, #448]	; (8001e34 <HAL_TIM_PeriodElapsedCallback+0x5c4>)
 8001c74:	e9c3 5600 	strd	r5, r6, [r3]
 8001c78:	e005      	b.n	8001c86 <HAL_TIM_PeriodElapsedCallback+0x416>
		} else {
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c80:	486d      	ldr	r0, [pc, #436]	; (8001e38 <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8001c82:	f004 f969 	bl	8005f58 <HAL_GPIO_WritePin>
		}

		leftmotor = leftmotor > PWMMAX ? PWMMAX : leftmotor;
 8001c86:	4b6d      	ldr	r3, [pc, #436]	; (8001e3c <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 8001c88:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001c8c:	f04f 0200 	mov.w	r2, #0
 8001c90:	4b6b      	ldr	r3, [pc, #428]	; (8001e40 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 8001c92:	f7fe ff41 	bl	8000b18 <__aeabi_dcmpgt>
 8001c96:	4603      	mov	r3, r0
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d003      	beq.n	8001ca4 <HAL_TIM_PeriodElapsedCallback+0x434>
 8001c9c:	f04f 0300 	mov.w	r3, #0
 8001ca0:	4c67      	ldr	r4, [pc, #412]	; (8001e40 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 8001ca2:	e002      	b.n	8001caa <HAL_TIM_PeriodElapsedCallback+0x43a>
 8001ca4:	4b65      	ldr	r3, [pc, #404]	; (8001e3c <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 8001ca6:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001caa:	4a64      	ldr	r2, [pc, #400]	; (8001e3c <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 8001cac:	e9c2 3400 	strd	r3, r4, [r2]
		rightmotor = rightmotor > PWMMAX ? PWMMAX : rightmotor;
 8001cb0:	4b60      	ldr	r3, [pc, #384]	; (8001e34 <HAL_TIM_PeriodElapsedCallback+0x5c4>)
 8001cb2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001cb6:	f04f 0200 	mov.w	r2, #0
 8001cba:	4b61      	ldr	r3, [pc, #388]	; (8001e40 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 8001cbc:	f7fe ff2c 	bl	8000b18 <__aeabi_dcmpgt>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d003      	beq.n	8001cce <HAL_TIM_PeriodElapsedCallback+0x45e>
 8001cc6:	f04f 0300 	mov.w	r3, #0
 8001cca:	4c5d      	ldr	r4, [pc, #372]	; (8001e40 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 8001ccc:	e002      	b.n	8001cd4 <HAL_TIM_PeriodElapsedCallback+0x464>
 8001cce:	4b59      	ldr	r3, [pc, #356]	; (8001e34 <HAL_TIM_PeriodElapsedCallback+0x5c4>)
 8001cd0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001cd4:	4a57      	ldr	r2, [pc, #348]	; (8001e34 <HAL_TIM_PeriodElapsedCallback+0x5c4>)
 8001cd6:	e9c2 3400 	strd	r3, r4, [r2]
#endif

#if !D_PWM
#if USE_MOTOR
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, leftmotor);
 8001cda:	4b58      	ldr	r3, [pc, #352]	; (8001e3c <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 8001cdc:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001ce0:	4a58      	ldr	r2, [pc, #352]	; (8001e44 <HAL_TIM_PeriodElapsedCallback+0x5d4>)
 8001ce2:	6815      	ldr	r5, [r2, #0]
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	4621      	mov	r1, r4
 8001ce8:	f7fe ff5e 	bl	8000ba8 <__aeabi_d2uiz>
 8001cec:	4603      	mov	r3, r0
 8001cee:	636b      	str	r3, [r5, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, rightmotor);
 8001cf0:	4b50      	ldr	r3, [pc, #320]	; (8001e34 <HAL_TIM_PeriodElapsedCallback+0x5c4>)
 8001cf2:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001cf6:	4a53      	ldr	r2, [pc, #332]	; (8001e44 <HAL_TIM_PeriodElapsedCallback+0x5d4>)
 8001cf8:	6815      	ldr	r5, [r2, #0]
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	4621      	mov	r1, r4
 8001cfe:	f7fe ff53 	bl	8000ba8 <__aeabi_d2uiz>
 8001d02:	4603      	mov	r3, r0
 8001d04:	63ab      	str	r3, [r5, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, COMMONSPEED1);
#endif	// STATICPWM
#endif	// D_PWM
	}	// TIM6

	if (htim->Instance == TIM10)	// TIM10 // 1ms
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4a4f      	ldr	r2, [pc, #316]	; (8001e48 <HAL_TIM_PeriodElapsedCallback+0x5d8>)
 8001d0c:	4293      	cmp	r3, r2
 8001d0e:	f040 8290 	bne.w	8002232 <HAL_TIM_PeriodElapsedCallback+0x9c2>
	{
	#if USE_ENCODER
		// 1ms
		encoder_l = TIM1->CNT - ENCODER_MIDDLE;
 8001d12:	4b4e      	ldr	r3, [pc, #312]	; (8001e4c <HAL_TIM_PeriodElapsedCallback+0x5dc>)
 8001d14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d16:	b29b      	uxth	r3, r3
 8001d18:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8001d1c:	b29b      	uxth	r3, r3
 8001d1e:	b21a      	sxth	r2, r3
 8001d20:	4b4b      	ldr	r3, [pc, #300]	; (8001e50 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
 8001d22:	801a      	strh	r2, [r3, #0]
		encoder_r = -(TIM3->CNT - ENCODER_MIDDLE);
 8001d24:	4b4b      	ldr	r3, [pc, #300]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x5e4>)
 8001d26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d28:	b29b      	uxth	r3, r3
 8001d2a:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 8001d2e:	b29b      	uxth	r3, r3
 8001d30:	b21a      	sxth	r2, r3
 8001d32:	4b49      	ldr	r3, [pc, #292]	; (8001e58 <HAL_TIM_PeriodElapsedCallback+0x5e8>)
 8001d34:	801a      	strh	r2, [r3, #0]

		TIM1->CNT = ENCODER_MIDDLE;
 8001d36:	4b45      	ldr	r3, [pc, #276]	; (8001e4c <HAL_TIM_PeriodElapsedCallback+0x5dc>)
 8001d38:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d3c:	625a      	str	r2, [r3, #36]	; 0x24
		TIM3->CNT = ENCODER_MIDDLE;
 8001d3e:	4b45      	ldr	r3, [pc, #276]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x5e4>)
 8001d40:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d44:	625a      	str	r2, [r3, #36]	; 0x24

		encoder = (double) (encoder_l + encoder_r) / 2;
 8001d46:	4b42      	ldr	r3, [pc, #264]	; (8001e50 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
 8001d48:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d4c:	461a      	mov	r2, r3
 8001d4e:	4b42      	ldr	r3, [pc, #264]	; (8001e58 <HAL_TIM_PeriodElapsedCallback+0x5e8>)
 8001d50:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d54:	4413      	add	r3, r2
 8001d56:	4618      	mov	r0, r3
 8001d58:	f7fe fbe4 	bl	8000524 <__aeabi_i2d>
 8001d5c:	f04f 0200 	mov.w	r2, #0
 8001d60:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001d64:	f7fe fd72 	bl	800084c <__aeabi_ddiv>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	460c      	mov	r4, r1
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	4621      	mov	r1, r4
 8001d70:	f7fe fef2 	bl	8000b58 <__aeabi_d2iz>
 8001d74:	4603      	mov	r3, r0
 8001d76:	b21a      	sxth	r2, r3
 8001d78:	4b38      	ldr	r3, [pc, #224]	; (8001e5c <HAL_TIM_PeriodElapsedCallback+0x5ec>)
 8001d7a:	801a      	strh	r2, [r3, #0]
		velocity = (double) encoder * LENGTHPERPULSE;
 8001d7c:	4b37      	ldr	r3, [pc, #220]	; (8001e5c <HAL_TIM_PeriodElapsedCallback+0x5ec>)
 8001d7e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d82:	4618      	mov	r0, r3
 8001d84:	f7fe fbce 	bl	8000524 <__aeabi_i2d>
 8001d88:	4b35      	ldr	r3, [pc, #212]	; (8001e60 <HAL_TIM_PeriodElapsedCallback+0x5f0>)
 8001d8a:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001d8e:	461a      	mov	r2, r3
 8001d90:	4623      	mov	r3, r4
 8001d92:	f7fe fc31 	bl	80005f8 <__aeabi_dmul>
 8001d96:	4603      	mov	r3, r0
 8001d98:	460c      	mov	r4, r1
 8001d9a:	4a32      	ldr	r2, [pc, #200]	; (8001e64 <HAL_TIM_PeriodElapsedCallback+0x5f4>)
 8001d9c:	e9c2 3400 	strd	r3, r4, [r2]
	#endif	// USE_ENCODER
        if(playmode == accel)
 8001da0:	4b31      	ldr	r3, [pc, #196]	; (8001e68 <HAL_TIM_PeriodElapsedCallback+0x5f8>)
 8001da2:	781b      	ldrb	r3, [r3, #0]
 8001da4:	2b02      	cmp	r3, #2
 8001da6:	d101      	bne.n	8001dac <HAL_TIM_PeriodElapsedCallback+0x53c>
        {
            velocity_control_switch_function();
 8001da8:	f7ff fcc2 	bl	8001730 <velocity_control_switch_function>
        }
	#if USE_SLOWSTART
		if(slow)
 8001dac:	4b2f      	ldr	r3, [pc, #188]	; (8001e6c <HAL_TIM_PeriodElapsedCallback+0x5fc>)
 8001dae:	781b      	ldrb	r3, [r3, #0]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	f000 80eb 	beq.w	8001f8c <HAL_TIM_PeriodElapsedCallback+0x71c>
		{
			starting_length += velocity;
 8001db6:	4b2e      	ldr	r3, [pc, #184]	; (8001e70 <HAL_TIM_PeriodElapsedCallback+0x600>)
 8001db8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001dbc:	4b29      	ldr	r3, [pc, #164]	; (8001e64 <HAL_TIM_PeriodElapsedCallback+0x5f4>)
 8001dbe:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001dc2:	461a      	mov	r2, r3
 8001dc4:	4623      	mov	r3, r4
 8001dc6:	f7fe fa61 	bl	800028c <__adddf3>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	460c      	mov	r4, r1
 8001dce:	4a28      	ldr	r2, [pc, #160]	; (8001e70 <HAL_TIM_PeriodElapsedCallback+0x600>)
 8001dd0:	e9c2 3400 	strd	r3, r4, [r2]
			if(rightmarkercount == 0)
 8001dd4:	4b27      	ldr	r3, [pc, #156]	; (8001e74 <HAL_TIM_PeriodElapsedCallback+0x604>)
 8001dd6:	781b      	ldrb	r3, [r3, #0]
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d17d      	bne.n	8001ed8 <HAL_TIM_PeriodElapsedCallback+0x668>
			{
				if(starting_length < THRESHOLD_STARTING_LENGTH)
 8001ddc:	4b24      	ldr	r3, [pc, #144]	; (8001e70 <HAL_TIM_PeriodElapsedCallback+0x600>)
 8001dde:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001de2:	a311      	add	r3, pc, #68	; (adr r3, 8001e28 <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 8001de4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001de8:	f7fe fe78 	bl	8000adc <__aeabi_dcmplt>
 8001dec:	4603      	mov	r3, r0
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d050      	beq.n	8001e94 <HAL_TIM_PeriodElapsedCallback+0x624>
				{
					velocity_target = 100;
 8001df2:	4a21      	ldr	r2, [pc, #132]	; (8001e78 <HAL_TIM_PeriodElapsedCallback+0x608>)
 8001df4:	f04f 0300 	mov.w	r3, #0
 8001df8:	4c20      	ldr	r4, [pc, #128]	; (8001e7c <HAL_TIM_PeriodElapsedCallback+0x60c>)
 8001dfa:	e9c2 3400 	strd	r3, r4, [r2]
					kp = 10;
 8001dfe:	4a20      	ldr	r2, [pc, #128]	; (8001e80 <HAL_TIM_PeriodElapsedCallback+0x610>)
 8001e00:	f04f 0300 	mov.w	r3, #0
 8001e04:	4c1f      	ldr	r4, [pc, #124]	; (8001e84 <HAL_TIM_PeriodElapsedCallback+0x614>)
 8001e06:	e9c2 3400 	strd	r3, r4, [r2]
					kd = 15;
 8001e0a:	4a1f      	ldr	r2, [pc, #124]	; (8001e88 <HAL_TIM_PeriodElapsedCallback+0x618>)
 8001e0c:	f04f 0300 	mov.w	r3, #0
 8001e10:	4c1e      	ldr	r4, [pc, #120]	; (8001e8c <HAL_TIM_PeriodElapsedCallback+0x61c>)
 8001e12:	e9c2 3400 	strd	r3, r4, [r2]
					ki = 0;
 8001e16:	4a1e      	ldr	r2, [pc, #120]	; (8001e90 <HAL_TIM_PeriodElapsedCallback+0x620>)
 8001e18:	f04f 0300 	mov.w	r3, #0
 8001e1c:	f04f 0400 	mov.w	r4, #0
 8001e20:	e9c2 3400 	strd	r3, r4, [r2]
 8001e24:	e058      	b.n	8001ed8 <HAL_TIM_PeriodElapsedCallback+0x668>
 8001e26:	bf00      	nop
 8001e28:	00000000 	.word	0x00000000
 8001e2c:	410e8480 	.word	0x410e8480
 8001e30:	40020c00 	.word	0x40020c00
 8001e34:	200002d0 	.word	0x200002d0
 8001e38:	40020800 	.word	0x40020800
 8001e3c:	200002d8 	.word	0x200002d8
 8001e40:	408f4000 	.word	0x408f4000
 8001e44:	20001828 	.word	0x20001828
 8001e48:	40014400 	.word	0x40014400
 8001e4c:	40010000 	.word	0x40010000
 8001e50:	20000330 	.word	0x20000330
 8001e54:	40000400 	.word	0x40000400
 8001e58:	20001780 	.word	0x20001780
 8001e5c:	200002e8 	.word	0x200002e8
 8001e60:	20001690 	.word	0x20001690
 8001e64:	20000360 	.word	0x20000360
 8001e68:	200002b8 	.word	0x200002b8
 8001e6c:	20000315 	.word	0x20000315
 8001e70:	20001680 	.word	0x20001680
 8001e74:	200017c8 	.word	0x200017c8
 8001e78:	20001778 	.word	0x20001778
 8001e7c:	40590000 	.word	0x40590000
 8001e80:	200017a8 	.word	0x200017a8
 8001e84:	40240000 	.word	0x40240000
 8001e88:	20000280 	.word	0x20000280
 8001e8c:	402e0000 	.word	0x402e0000
 8001e90:	20000368 	.word	0x20000368
				}
				else
				{
					velocity_target = base_velocity_target;
 8001e94:	4bae      	ldr	r3, [pc, #696]	; (8002150 <HAL_TIM_PeriodElapsedCallback+0x8e0>)
 8001e96:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001e9a:	4aae      	ldr	r2, [pc, #696]	; (8002154 <HAL_TIM_PeriodElapsedCallback+0x8e4>)
 8001e9c:	e9c2 3400 	strd	r3, r4, [r2]
					kp = base_p;
 8001ea0:	4bad      	ldr	r3, [pc, #692]	; (8002158 <HAL_TIM_PeriodElapsedCallback+0x8e8>)
 8001ea2:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001ea6:	4aad      	ldr	r2, [pc, #692]	; (800215c <HAL_TIM_PeriodElapsedCallback+0x8ec>)
 8001ea8:	e9c2 3400 	strd	r3, r4, [r2]
					ki = base_i;
 8001eac:	4bac      	ldr	r3, [pc, #688]	; (8002160 <HAL_TIM_PeriodElapsedCallback+0x8f0>)
 8001eae:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001eb2:	4aac      	ldr	r2, [pc, #688]	; (8002164 <HAL_TIM_PeriodElapsedCallback+0x8f4>)
 8001eb4:	e9c2 3400 	strd	r3, r4, [r2]
					kd = base_d;
 8001eb8:	4bab      	ldr	r3, [pc, #684]	; (8002168 <HAL_TIM_PeriodElapsedCallback+0x8f8>)
 8001eba:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001ebe:	4aab      	ldr	r2, [pc, #684]	; (800216c <HAL_TIM_PeriodElapsedCallback+0x8fc>)
 8001ec0:	e9c2 3400 	strd	r3, r4, [r2]
					slow = 0;
 8001ec4:	4baa      	ldr	r3, [pc, #680]	; (8002170 <HAL_TIM_PeriodElapsedCallback+0x900>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	701a      	strb	r2, [r3, #0]
					starting_length = 0;
 8001eca:	4aaa      	ldr	r2, [pc, #680]	; (8002174 <HAL_TIM_PeriodElapsedCallback+0x904>)
 8001ecc:	f04f 0300 	mov.w	r3, #0
 8001ed0:	f04f 0400 	mov.w	r4, #0
 8001ed4:	e9c2 3400 	strd	r3, r4, [r2]
				}
			}
			if(rightmarkercount >= 2)
 8001ed8:	4ba7      	ldr	r3, [pc, #668]	; (8002178 <HAL_TIM_PeriodElapsedCallback+0x908>)
 8001eda:	781b      	ldrb	r3, [r3, #0]
 8001edc:	2b01      	cmp	r3, #1
 8001ede:	d955      	bls.n	8001f8c <HAL_TIM_PeriodElapsedCallback+0x71c>
			{
				if(starting_length < THRESHOLD_STARTING_LENGTH)
 8001ee0:	4ba4      	ldr	r3, [pc, #656]	; (8002174 <HAL_TIM_PeriodElapsedCallback+0x904>)
 8001ee2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001ee6:	a390      	add	r3, pc, #576	; (adr r3, 8002128 <HAL_TIM_PeriodElapsedCallback+0x8b8>)
 8001ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eec:	f7fe fdf6 	bl	8000adc <__aeabi_dcmplt>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d047      	beq.n	8001f86 <HAL_TIM_PeriodElapsedCallback+0x716>
				{
					double _rate;
					_rate = (THRESHOLD_STARTING_LENGTH - starting_length) / THRESHOLD_STARTING_LENGTH;
 8001ef6:	4b9f      	ldr	r3, [pc, #636]	; (8002174 <HAL_TIM_PeriodElapsedCallback+0x904>)
 8001ef8:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001efc:	461a      	mov	r2, r3
 8001efe:	4623      	mov	r3, r4
 8001f00:	a189      	add	r1, pc, #548	; (adr r1, 8002128 <HAL_TIM_PeriodElapsedCallback+0x8b8>)
 8001f02:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001f06:	f7fe f9bf 	bl	8000288 <__aeabi_dsub>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	460c      	mov	r4, r1
 8001f0e:	4618      	mov	r0, r3
 8001f10:	4621      	mov	r1, r4
 8001f12:	a385      	add	r3, pc, #532	; (adr r3, 8002128 <HAL_TIM_PeriodElapsedCallback+0x8b8>)
 8001f14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f18:	f7fe fc98 	bl	800084c <__aeabi_ddiv>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	460c      	mov	r4, r1
 8001f20:	e9c7 3406 	strd	r3, r4, [r7, #24]
					velocity_target = base_velocity_target * _rate;
 8001f24:	4b8a      	ldr	r3, [pc, #552]	; (8002150 <HAL_TIM_PeriodElapsedCallback+0x8e0>)
 8001f26:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001f2a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001f2e:	f7fe fb63 	bl	80005f8 <__aeabi_dmul>
 8001f32:	4603      	mov	r3, r0
 8001f34:	460c      	mov	r4, r1
 8001f36:	4a87      	ldr	r2, [pc, #540]	; (8002154 <HAL_TIM_PeriodElapsedCallback+0x8e4>)
 8001f38:	e9c2 3400 	strd	r3, r4, [r2]
					kp = base_p * _rate;
 8001f3c:	4b86      	ldr	r3, [pc, #536]	; (8002158 <HAL_TIM_PeriodElapsedCallback+0x8e8>)
 8001f3e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001f42:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001f46:	f7fe fb57 	bl	80005f8 <__aeabi_dmul>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	460c      	mov	r4, r1
 8001f4e:	4a83      	ldr	r2, [pc, #524]	; (800215c <HAL_TIM_PeriodElapsedCallback+0x8ec>)
 8001f50:	e9c2 3400 	strd	r3, r4, [r2]
					ki = base_i * _rate;
 8001f54:	4b82      	ldr	r3, [pc, #520]	; (8002160 <HAL_TIM_PeriodElapsedCallback+0x8f0>)
 8001f56:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001f5a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001f5e:	f7fe fb4b 	bl	80005f8 <__aeabi_dmul>
 8001f62:	4603      	mov	r3, r0
 8001f64:	460c      	mov	r4, r1
 8001f66:	4a7f      	ldr	r2, [pc, #508]	; (8002164 <HAL_TIM_PeriodElapsedCallback+0x8f4>)
 8001f68:	e9c2 3400 	strd	r3, r4, [r2]
					kd = base_d * _rate;
 8001f6c:	4b7e      	ldr	r3, [pc, #504]	; (8002168 <HAL_TIM_PeriodElapsedCallback+0x8f8>)
 8001f6e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001f72:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001f76:	f7fe fb3f 	bl	80005f8 <__aeabi_dmul>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	460c      	mov	r4, r1
 8001f7e:	4a7b      	ldr	r2, [pc, #492]	; (800216c <HAL_TIM_PeriodElapsedCallback+0x8fc>)
 8001f80:	e9c2 3400 	strd	r3, r4, [r2]
 8001f84:	e002      	b.n	8001f8c <HAL_TIM_PeriodElapsedCallback+0x71c>
				}
				else
				{
					motorenable = 0;
 8001f86:	4b7d      	ldr	r3, [pc, #500]	; (800217c <HAL_TIM_PeriodElapsedCallback+0x90c>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	701a      	strb	r2, [r3, #0]
				velocity_target = 0;
			}
		}
#endif // D_VELOCITY_CONTROL_TIMER && USE_VELOCITY_CONTROL
	#if USE_VELOCITY_CONTROL
		if (playmode != zero_trace)
 8001f8c:	4b7c      	ldr	r3, [pc, #496]	; (8002180 <HAL_TIM_PeriodElapsedCallback+0x910>)
 8001f8e:	781b      	ldrb	r3, [r3, #0]
 8001f90:	2b04      	cmp	r3, #4
 8001f92:	d058      	beq.n	8002046 <HAL_TIM_PeriodElapsedCallback+0x7d6>
		{
			velocity_error = velocity_target - velocity;
 8001f94:	4b6f      	ldr	r3, [pc, #444]	; (8002154 <HAL_TIM_PeriodElapsedCallback+0x8e4>)
 8001f96:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001f9a:	4b7a      	ldr	r3, [pc, #488]	; (8002184 <HAL_TIM_PeriodElapsedCallback+0x914>)
 8001f9c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001fa0:	461a      	mov	r2, r3
 8001fa2:	4623      	mov	r3, r4
 8001fa4:	f7fe f970 	bl	8000288 <__aeabi_dsub>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	460c      	mov	r4, r1
 8001fac:	4a76      	ldr	r2, [pc, #472]	; (8002188 <HAL_TIM_PeriodElapsedCallback+0x918>)
 8001fae:	e9c2 3400 	strd	r3, r4, [r2]
			s_velocity_error = s_velocity_error + velocity_error;
 8001fb2:	4b76      	ldr	r3, [pc, #472]	; (800218c <HAL_TIM_PeriodElapsedCallback+0x91c>)
 8001fb4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001fb8:	4b73      	ldr	r3, [pc, #460]	; (8002188 <HAL_TIM_PeriodElapsedCallback+0x918>)
 8001fba:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001fbe:	461a      	mov	r2, r3
 8001fc0:	4623      	mov	r3, r4
 8001fc2:	f7fe f963 	bl	800028c <__adddf3>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	460c      	mov	r4, r1
 8001fca:	4a70      	ldr	r2, [pc, #448]	; (800218c <HAL_TIM_PeriodElapsedCallback+0x91c>)
 8001fcc:	e9c2 3400 	strd	r3, r4, [r2]

			velocity_next = (double) VKP * velocity_error
 8001fd0:	4b6d      	ldr	r3, [pc, #436]	; (8002188 <HAL_TIM_PeriodElapsedCallback+0x918>)
 8001fd2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001fd6:	f04f 0200 	mov.w	r2, #0
 8001fda:	4b6d      	ldr	r3, [pc, #436]	; (8002190 <HAL_TIM_PeriodElapsedCallback+0x920>)
 8001fdc:	f7fe fb0c 	bl	80005f8 <__aeabi_dmul>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	460c      	mov	r4, r1
 8001fe4:	4625      	mov	r5, r4
 8001fe6:	461c      	mov	r4, r3
					+ (double) VKI * s_velocity_error;
 8001fe8:	4b68      	ldr	r3, [pc, #416]	; (800218c <HAL_TIM_PeriodElapsedCallback+0x91c>)
 8001fea:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001fee:	a350      	add	r3, pc, #320	; (adr r3, 8002130 <HAL_TIM_PeriodElapsedCallback+0x8c0>)
 8001ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ff4:	f7fe fb00 	bl	80005f8 <__aeabi_dmul>
 8001ff8:	4602      	mov	r2, r0
 8001ffa:	460b      	mov	r3, r1
 8001ffc:	4620      	mov	r0, r4
 8001ffe:	4629      	mov	r1, r5
 8002000:	f7fe f944 	bl	800028c <__adddf3>
 8002004:	4603      	mov	r3, r0
 8002006:	460c      	mov	r4, r1
			velocity_next = (double) VKP * velocity_error
 8002008:	4a62      	ldr	r2, [pc, #392]	; (8002194 <HAL_TIM_PeriodElapsedCallback+0x924>)
 800200a:	e9c2 3400 	strd	r3, r4, [r2]
			commonspeed = (double) velocity_next * (double) PWMMAX
 800200e:	4b61      	ldr	r3, [pc, #388]	; (8002194 <HAL_TIM_PeriodElapsedCallback+0x924>)
 8002010:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002014:	f04f 0200 	mov.w	r2, #0
 8002018:	4b5f      	ldr	r3, [pc, #380]	; (8002198 <HAL_TIM_PeriodElapsedCallback+0x928>)
 800201a:	f7fe faed 	bl	80005f8 <__aeabi_dmul>
 800201e:	4603      	mov	r3, r0
 8002020:	460c      	mov	r4, r1
 8002022:	4618      	mov	r0, r3
 8002024:	4621      	mov	r1, r4
					/ (double) VELOCITY_MAX;
 8002026:	a344      	add	r3, pc, #272	; (adr r3, 8002138 <HAL_TIM_PeriodElapsedCallback+0x8c8>)
 8002028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800202c:	f7fe fc0e 	bl	800084c <__aeabi_ddiv>
 8002030:	4603      	mov	r3, r0
 8002032:	460c      	mov	r4, r1
			commonspeed = (double) velocity_next * (double) PWMMAX
 8002034:	4618      	mov	r0, r3
 8002036:	4621      	mov	r1, r4
 8002038:	f7fe fd8e 	bl	8000b58 <__aeabi_d2iz>
 800203c:	4603      	mov	r3, r0
 800203e:	b21a      	sxth	r2, r3
 8002040:	4b56      	ldr	r3, [pc, #344]	; (800219c <HAL_TIM_PeriodElapsedCallback+0x92c>)
 8002042:	801a      	strh	r2, [r3, #0]
 8002044:	e002      	b.n	800204c <HAL_TIM_PeriodElapsedCallback+0x7dc>
		} else {
			commonspeed = 0;
 8002046:	4b55      	ldr	r3, [pc, #340]	; (800219c <HAL_TIM_PeriodElapsedCallback+0x92c>)
 8002048:	2200      	movs	r2, #0
 800204a:	801a      	strh	r2, [r3, #0]
		}
	#endif	// USE_VELOCITY_CONTROL
	#if USE_IMU
		if(playmode == search && !slow)
 800204c:	4b4c      	ldr	r3, [pc, #304]	; (8002180 <HAL_TIM_PeriodElapsedCallback+0x910>)
 800204e:	781b      	ldrb	r3, [r3, #0]
 8002050:	2b01      	cmp	r3, #1
 8002052:	f040 80ea 	bne.w	800222a <HAL_TIM_PeriodElapsedCallback+0x9ba>
 8002056:	4b46      	ldr	r3, [pc, #280]	; (8002170 <HAL_TIM_PeriodElapsedCallback+0x900>)
 8002058:	781b      	ldrb	r3, [r3, #0]
 800205a:	2b00      	cmp	r3, #0
 800205c:	f040 80e5 	bne.w	800222a <HAL_TIM_PeriodElapsedCallback+0x9ba>
		{
			if (rightmarkercount == 1)	// SAMPLING_LENGTH /
 8002060:	4b45      	ldr	r3, [pc, #276]	; (8002178 <HAL_TIM_PeriodElapsedCallback+0x908>)
 8002062:	781b      	ldrb	r3, [r3, #0]
 8002064:	2b01      	cmp	r3, #1
 8002066:	f040 80d6 	bne.w	8002216 <HAL_TIM_PeriodElapsedCallback+0x9a6>
			{
				IMU_read();
 800206a:	f7ff f867 	bl	800113c <IMU_read>
				my_gyro.z += low_pass_filter(inertial.gyro.z, before_igz, 0.2);
 800206e:	4b4c      	ldr	r3, [pc, #304]	; (80021a0 <HAL_TIM_PeriodElapsedCallback+0x930>)
 8002070:	895b      	ldrh	r3, [r3, #10]
 8002072:	b21b      	sxth	r3, r3
 8002074:	4618      	mov	r0, r3
 8002076:	f7fe fa55 	bl	8000524 <__aeabi_i2d>
 800207a:	4604      	mov	r4, r0
 800207c:	460d      	mov	r5, r1
 800207e:	4b49      	ldr	r3, [pc, #292]	; (80021a4 <HAL_TIM_PeriodElapsedCallback+0x934>)
 8002080:	881b      	ldrh	r3, [r3, #0]
 8002082:	4618      	mov	r0, r3
 8002084:	f7fe fa3e 	bl	8000504 <__aeabi_ui2d>
 8002088:	4602      	mov	r2, r0
 800208a:	460b      	mov	r3, r1
 800208c:	ed9f 2b2c 	vldr	d2, [pc, #176]	; 8002140 <HAL_TIM_PeriodElapsedCallback+0x8d0>
 8002090:	ec43 2b11 	vmov	d1, r2, r3
 8002094:	ec45 4b10 	vmov	d0, r4, r5
 8002098:	f7ff f96a 	bl	8001370 <low_pass_filter>
 800209c:	ec56 5b10 	vmov	r5, r6, d0
 80020a0:	4b41      	ldr	r3, [pc, #260]	; (80021a8 <HAL_TIM_PeriodElapsedCallback+0x938>)
 80020a2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80020a6:	4618      	mov	r0, r3
 80020a8:	f7fe fa3c 	bl	8000524 <__aeabi_i2d>
 80020ac:	4603      	mov	r3, r0
 80020ae:	460c      	mov	r4, r1
 80020b0:	461a      	mov	r2, r3
 80020b2:	4623      	mov	r3, r4
 80020b4:	4628      	mov	r0, r5
 80020b6:	4631      	mov	r1, r6
 80020b8:	f7fe f8e8 	bl	800028c <__adddf3>
 80020bc:	4603      	mov	r3, r0
 80020be:	460c      	mov	r4, r1
 80020c0:	4618      	mov	r0, r3
 80020c2:	4621      	mov	r1, r4
 80020c4:	f7fe fd48 	bl	8000b58 <__aeabi_d2iz>
 80020c8:	4603      	mov	r3, r0
 80020ca:	b21a      	sxth	r2, r3
 80020cc:	4b36      	ldr	r3, [pc, #216]	; (80021a8 <HAL_TIM_PeriodElapsedCallback+0x938>)
 80020ce:	809a      	strh	r2, [r3, #4]
				mm_length += velocity;
 80020d0:	4b36      	ldr	r3, [pc, #216]	; (80021ac <HAL_TIM_PeriodElapsedCallback+0x93c>)
 80020d2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80020d6:	4b2b      	ldr	r3, [pc, #172]	; (8002184 <HAL_TIM_PeriodElapsedCallback+0x914>)
 80020d8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80020dc:	461a      	mov	r2, r3
 80020de:	4623      	mov	r3, r4
 80020e0:	f7fe f8d4 	bl	800028c <__adddf3>
 80020e4:	4603      	mov	r3, r0
 80020e6:	460c      	mov	r4, r1
 80020e8:	4a30      	ldr	r2, [pc, #192]	; (80021ac <HAL_TIM_PeriodElapsedCallback+0x93c>)
 80020ea:	e9c2 3400 	strd	r3, r4, [r2]
				if(mm_length >= SAMPLING_LENGTH)
 80020ee:	4b2f      	ldr	r3, [pc, #188]	; (80021ac <HAL_TIM_PeriodElapsedCallback+0x93c>)
 80020f0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80020f4:	a314      	add	r3, pc, #80	; (adr r3, 8002148 <HAL_TIM_PeriodElapsedCallback+0x8d8>)
 80020f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020fa:	f7fe fd03 	bl	8000b04 <__aeabi_dcmpge>
 80020fe:	4603      	mov	r3, r0
 8002100:	2b00      	cmp	r3, #0
 8002102:	f000 8092 	beq.w	800222a <HAL_TIM_PeriodElapsedCallback+0x9ba>
				{
#if COURSE_START_TIME_PLUSE
					if(course_state_time + 1 >= sizeof(flash_buffer.radius) / sizeof(flash_buffer.radius[0]))
 8002106:	4b2a      	ldr	r3, [pc, #168]	; (80021b0 <HAL_TIM_PeriodElapsedCallback+0x940>)
 8002108:	881b      	ldrh	r3, [r3, #0]
 800210a:	3301      	adds	r3, #1
 800210c:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8002110:	d350      	bcc.n	80021b4 <HAL_TIM_PeriodElapsedCallback+0x944>
					{
						led_rgb(1, 1, 0);
 8002112:	2200      	movs	r2, #0
 8002114:	2101      	movs	r1, #1
 8002116:	2001      	movs	r0, #1
 8002118:	f7ff f870 	bl	80011fc <led_rgb>
						motorenable = 0;
 800211c:	4b17      	ldr	r3, [pc, #92]	; (800217c <HAL_TIM_PeriodElapsedCallback+0x90c>)
 800211e:	2200      	movs	r2, #0
 8002120:	701a      	strb	r2, [r3, #0]
 8002122:	e04d      	b.n	80021c0 <HAL_TIM_PeriodElapsedCallback+0x950>
 8002124:	f3af 8000 	nop.w
 8002128:	00000000 	.word	0x00000000
 800212c:	410e8480 	.word	0x410e8480
 8002130:	e0000000 	.word	0xe0000000
 8002134:	3faeb851 	.word	0x3faeb851
 8002138:	00000000 	.word	0x00000000
 800213c:	40c04a00 	.word	0x40c04a00
 8002140:	9999999a 	.word	0x9999999a
 8002144:	3fc99999 	.word	0x3fc99999
 8002148:	00000000 	.word	0x00000000
 800214c:	40f86a00 	.word	0x40f86a00
 8002150:	20000238 	.word	0x20000238
 8002154:	20001778 	.word	0x20001778
 8002158:	200002c0 	.word	0x200002c0
 800215c:	200017a8 	.word	0x200017a8
 8002160:	20000318 	.word	0x20000318
 8002164:	20000368 	.word	0x20000368
 8002168:	200017c0 	.word	0x200017c0
 800216c:	20000280 	.word	0x20000280
 8002170:	20000315 	.word	0x20000315
 8002174:	20001680 	.word	0x20001680
 8002178:	200017c8 	.word	0x200017c8
 800217c:	20001698 	.word	0x20001698
 8002180:	200002b8 	.word	0x200002b8
 8002184:	20000360 	.word	0x20000360
 8002188:	20000270 	.word	0x20000270
 800218c:	200002b0 	.word	0x200002b0
 8002190:	40180000 	.word	0x40180000
 8002194:	20001678 	.word	0x20001678
 8002198:	408f4000 	.word	0x408f4000
 800219c:	2000030c 	.word	0x2000030c
 80021a0:	20000228 	.word	0x20000228
 80021a4:	2000030a 	.word	0x2000030a
 80021a8:	200017b4 	.word	0x200017b4
 80021ac:	20001688 	.word	0x20001688
 80021b0:	200017ca 	.word	0x200017ca
					}
					else
					{
						course_state_time++;
 80021b4:	4b55      	ldr	r3, [pc, #340]	; (800230c <HAL_TIM_PeriodElapsedCallback+0xa9c>)
 80021b6:	881b      	ldrh	r3, [r3, #0]
 80021b8:	3301      	adds	r3, #1
 80021ba:	b29a      	uxth	r2, r3
 80021bc:	4b53      	ldr	r3, [pc, #332]	; (800230c <HAL_TIM_PeriodElapsedCallback+0xa9c>)
 80021be:	801a      	strh	r2, [r3, #0]
					}
					flash_buffer.radius[course_state_time] = (double) my_gyro.z * (double) 100 / (double) mm_length;
 80021c0:	4b53      	ldr	r3, [pc, #332]	; (8002310 <HAL_TIM_PeriodElapsedCallback+0xaa0>)
 80021c2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80021c6:	4618      	mov	r0, r3
 80021c8:	f7fe f9ac 	bl	8000524 <__aeabi_i2d>
 80021cc:	f04f 0200 	mov.w	r2, #0
 80021d0:	4b50      	ldr	r3, [pc, #320]	; (8002314 <HAL_TIM_PeriodElapsedCallback+0xaa4>)
 80021d2:	f7fe fa11 	bl	80005f8 <__aeabi_dmul>
 80021d6:	4603      	mov	r3, r0
 80021d8:	460c      	mov	r4, r1
 80021da:	4618      	mov	r0, r3
 80021dc:	4621      	mov	r1, r4
 80021de:	4b4e      	ldr	r3, [pc, #312]	; (8002318 <HAL_TIM_PeriodElapsedCallback+0xaa8>)
 80021e0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80021e4:	4a49      	ldr	r2, [pc, #292]	; (800230c <HAL_TIM_PeriodElapsedCallback+0xa9c>)
 80021e6:	8812      	ldrh	r2, [r2, #0]
 80021e8:	4615      	mov	r5, r2
 80021ea:	461a      	mov	r2, r3
 80021ec:	4623      	mov	r3, r4
 80021ee:	f7fe fb2d 	bl	800084c <__aeabi_ddiv>
 80021f2:	4603      	mov	r3, r0
 80021f4:	460c      	mov	r4, r1
 80021f6:	4949      	ldr	r1, [pc, #292]	; (800231c <HAL_TIM_PeriodElapsedCallback+0xaac>)
 80021f8:	00ea      	lsls	r2, r5, #3
 80021fa:	440a      	add	r2, r1
 80021fc:	e9c2 3400 	strd	r3, r4, [r2]
					mm_length = 0;
 8002200:	4a45      	ldr	r2, [pc, #276]	; (8002318 <HAL_TIM_PeriodElapsedCallback+0xaa8>)
 8002202:	f04f 0300 	mov.w	r3, #0
 8002206:	f04f 0400 	mov.w	r4, #0
 800220a:	e9c2 3400 	strd	r3, r4, [r2]
					my_gyro.z = 0;
 800220e:	4b40      	ldr	r3, [pc, #256]	; (8002310 <HAL_TIM_PeriodElapsedCallback+0xaa0>)
 8002210:	2200      	movs	r2, #0
 8002212:	809a      	strh	r2, [r3, #4]
 8002214:	e009      	b.n	800222a <HAL_TIM_PeriodElapsedCallback+0x9ba>
#endif
				}
			}
			else
			{
				flash_buffer.radius[course_state_time] = THRESHOLDRADIUS;
 8002216:	4b3d      	ldr	r3, [pc, #244]	; (800230c <HAL_TIM_PeriodElapsedCallback+0xa9c>)
 8002218:	881b      	ldrh	r3, [r3, #0]
 800221a:	4a40      	ldr	r2, [pc, #256]	; (800231c <HAL_TIM_PeriodElapsedCallback+0xaac>)
 800221c:	00db      	lsls	r3, r3, #3
 800221e:	441a      	add	r2, r3
 8002220:	f04f 0300 	mov.w	r3, #0
 8002224:	4c3e      	ldr	r4, [pc, #248]	; (8002320 <HAL_TIM_PeriodElapsedCallback+0xab0>)
 8002226:	e9c2 3400 	strd	r3, r4, [r2]
			}
		}
	#endif	// USE_IMU

		sidesens_function();
 800222a:	f7ff f9d7 	bl	80015dc <sidesens_function>
		led_brink();
 800222e:	f7ff fae5 	bl	80017fc <led_brink>
	}	// TIM10


	if (htim->Instance == TIM11)	// TIM11 // 1ms
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4a3b      	ldr	r2, [pc, #236]	; (8002324 <HAL_TIM_PeriodElapsedCallback+0xab4>)
 8002238:	4293      	cmp	r3, r2
 800223a:	d161      	bne.n	8002300 <HAL_TIM_PeriodElapsedCallback+0xa90>
	{
		uint8_t rotary_value_row;
		rotary_value_row = (!HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_12)) ? 1 : 0;
 800223c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002240:	4839      	ldr	r0, [pc, #228]	; (8002328 <HAL_TIM_PeriodElapsedCallback+0xab8>)
 8002242:	f003 fe71 	bl	8005f28 <HAL_GPIO_ReadPin>
 8002246:	4603      	mov	r3, r0
 8002248:	2b00      	cmp	r3, #0
 800224a:	bf0c      	ite	eq
 800224c:	2301      	moveq	r3, #1
 800224e:	2300      	movne	r3, #0
 8002250:	b2db      	uxtb	r3, r3
 8002252:	75fb      	strb	r3, [r7, #23]
		rotary_value_row += (!HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_10)) ? 2 : 0;
 8002254:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002258:	4833      	ldr	r0, [pc, #204]	; (8002328 <HAL_TIM_PeriodElapsedCallback+0xab8>)
 800225a:	f003 fe65 	bl	8005f28 <HAL_GPIO_ReadPin>
 800225e:	4603      	mov	r3, r0
 8002260:	2b00      	cmp	r3, #0
 8002262:	d101      	bne.n	8002268 <HAL_TIM_PeriodElapsedCallback+0x9f8>
 8002264:	2302      	movs	r3, #2
 8002266:	e000      	b.n	800226a <HAL_TIM_PeriodElapsedCallback+0x9fa>
 8002268:	2300      	movs	r3, #0
 800226a:	b2da      	uxtb	r2, r3
 800226c:	7dfb      	ldrb	r3, [r7, #23]
 800226e:	4413      	add	r3, r2
 8002270:	75fb      	strb	r3, [r7, #23]
		rotary_value_row += (!HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_12)) ? 4 : 0;
 8002272:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002276:	482d      	ldr	r0, [pc, #180]	; (800232c <HAL_TIM_PeriodElapsedCallback+0xabc>)
 8002278:	f003 fe56 	bl	8005f28 <HAL_GPIO_ReadPin>
 800227c:	4603      	mov	r3, r0
 800227e:	2b00      	cmp	r3, #0
 8002280:	d101      	bne.n	8002286 <HAL_TIM_PeriodElapsedCallback+0xa16>
 8002282:	2304      	movs	r3, #4
 8002284:	e000      	b.n	8002288 <HAL_TIM_PeriodElapsedCallback+0xa18>
 8002286:	2300      	movs	r3, #0
 8002288:	b2da      	uxtb	r2, r3
 800228a:	7dfb      	ldrb	r3, [r7, #23]
 800228c:	4413      	add	r3, r2
 800228e:	75fb      	strb	r3, [r7, #23]
		rotary_value_row += (!HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_11)) ? 8 : 0;
 8002290:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002294:	4824      	ldr	r0, [pc, #144]	; (8002328 <HAL_TIM_PeriodElapsedCallback+0xab8>)
 8002296:	f003 fe47 	bl	8005f28 <HAL_GPIO_ReadPin>
 800229a:	4603      	mov	r3, r0
 800229c:	2b00      	cmp	r3, #0
 800229e:	d101      	bne.n	80022a4 <HAL_TIM_PeriodElapsedCallback+0xa34>
 80022a0:	2308      	movs	r3, #8
 80022a2:	e000      	b.n	80022a6 <HAL_TIM_PeriodElapsedCallback+0xa36>
 80022a4:	2300      	movs	r3, #0
 80022a6:	b2da      	uxtb	r2, r3
 80022a8:	7dfb      	ldrb	r3, [r7, #23]
 80022aa:	4413      	add	r3, r2
 80022ac:	75fb      	strb	r3, [r7, #23]
		rotary_value = rotary_value_row;
 80022ae:	4a20      	ldr	r2, [pc, #128]	; (8002330 <HAL_TIM_PeriodElapsedCallback+0xac0>)
 80022b0:	7dfb      	ldrb	r3, [r7, #23]
 80022b2:	7013      	strb	r3, [r2, #0]

#if USE_BUZZER
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 1406 * rotary_value_row / 16);
#endif

		if (!HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_14)
 80022b4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80022b8:	481b      	ldr	r0, [pc, #108]	; (8002328 <HAL_TIM_PeriodElapsedCallback+0xab8>)
 80022ba:	f003 fe35 	bl	8005f28 <HAL_GPIO_ReadPin>
 80022be:	4603      	mov	r3, r0
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d10a      	bne.n	80022da <HAL_TIM_PeriodElapsedCallback+0xa6a>
				&& HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15)) {
 80022c4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80022c8:	4817      	ldr	r0, [pc, #92]	; (8002328 <HAL_TIM_PeriodElapsedCallback+0xab8>)
 80022ca:	f003 fe2d 	bl	8005f28 <HAL_GPIO_ReadPin>
 80022ce:	4603      	mov	r3, r0
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d002      	beq.n	80022da <HAL_TIM_PeriodElapsedCallback+0xa6a>
			enter = 1;
 80022d4:	4b17      	ldr	r3, [pc, #92]	; (8002334 <HAL_TIM_PeriodElapsedCallback+0xac4>)
 80022d6:	2201      	movs	r2, #1
 80022d8:	701a      	strb	r2, [r3, #0]
		}
		if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_14)
 80022da:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80022de:	4812      	ldr	r0, [pc, #72]	; (8002328 <HAL_TIM_PeriodElapsedCallback+0xab8>)
 80022e0:	f003 fe22 	bl	8005f28 <HAL_GPIO_ReadPin>
 80022e4:	4603      	mov	r3, r0
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d00a      	beq.n	8002300 <HAL_TIM_PeriodElapsedCallback+0xa90>
				&& !HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15)) {
 80022ea:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80022ee:	480e      	ldr	r0, [pc, #56]	; (8002328 <HAL_TIM_PeriodElapsedCallback+0xab8>)
 80022f0:	f003 fe1a 	bl	8005f28 <HAL_GPIO_ReadPin>
 80022f4:	4603      	mov	r3, r0
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d102      	bne.n	8002300 <HAL_TIM_PeriodElapsedCallback+0xa90>
			enter = 0;
 80022fa:	4b0e      	ldr	r3, [pc, #56]	; (8002334 <HAL_TIM_PeriodElapsedCallback+0xac4>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8002300:	bf00      	nop
 8002302:	372c      	adds	r7, #44	; 0x2c
 8002304:	46bd      	mov	sp, r7
 8002306:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800230a:	bf00      	nop
 800230c:	200017ca 	.word	0x200017ca
 8002310:	200017b4 	.word	0x200017b4
 8002314:	40590000 	.word	0x40590000
 8002318:	20001688 	.word	0x20001688
 800231c:	20000380 	.word	0x20000380
 8002320:	407f4000 	.word	0x407f4000
 8002324:	40014800 	.word	0x40014800
 8002328:	40020800 	.word	0x40020800
 800232c:	40020000 	.word	0x40020000
 8002330:	20000304 	.word	0x20000304
 8002334:	200017cc 	.word	0x200017cc

08002338 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002338:	b590      	push	{r4, r7, lr}
 800233a:	b085      	sub	sp, #20
 800233c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800233e:	f001 ffcb 	bl	80042d8 <HAL_Init>

  /* USER CODE BEGIN Init */
#if USE_LED
	set_led(0b11, 0b00);
 8002342:	2100      	movs	r1, #0
 8002344:	2003      	movs	r0, #3
 8002346:	f7fe ff8f 	bl	8001268 <set_led>
#endif

	enter = 0;
 800234a:	4bb7      	ldr	r3, [pc, #732]	; (8002628 <main+0x2f0>)
 800234c:	2200      	movs	r2, #0
 800234e:	701a      	strb	r2, [r3, #0]
	motorenable = 0;
 8002350:	4bb6      	ldr	r3, [pc, #728]	; (800262c <main+0x2f4>)
 8002352:	2200      	movs	r2, #0
 8002354:	701a      	strb	r2, [r3, #0]
	rotary_value = 0;
 8002356:	4bb6      	ldr	r3, [pc, #728]	; (8002630 <main+0x2f8>)
 8002358:	2200      	movs	r2, #0
 800235a:	701a      	strb	r2, [r3, #0]
	rv = 0;
 800235c:	4bb5      	ldr	r3, [pc, #724]	; (8002634 <main+0x2fc>)
 800235e:	2200      	movs	r2, #0
 8002360:	701a      	strb	r2, [r3, #0]
	LENGTHPERPULSE = M_PI * TIREDIAMETER * PINION / (double) PULSEPERROTATE
 8002362:	4ab5      	ldr	r2, [pc, #724]	; (8002638 <main+0x300>)
 8002364:	a4aa      	add	r4, pc, #680	; (adr r4, 8002610 <main+0x2d8>)
 8002366:	e9d4 3400 	ldrd	r3, r4, [r4]
 800236a:	e9c2 3400 	strd	r3, r4, [r2]
			/ (double) SUPER;
	commonspeed = 0;
 800236e:	4bb3      	ldr	r3, [pc, #716]	; (800263c <main+0x304>)
 8002370:	2200      	movs	r2, #0
 8002372:	801a      	strh	r2, [r3, #0]
	calibrationsize = CALIBRATIONSIZE;
 8002374:	4bb2      	ldr	r3, [pc, #712]	; (8002640 <main+0x308>)
 8002376:	220c      	movs	r2, #12
 8002378:	701a      	strb	r2, [r3, #0]
	pwmsteptime = 0;
	pwmstepud = 1;
#endif

#if USE_FLASH
	printf("Load Flash\r\n");
 800237a:	48b2      	ldr	r0, [pc, #712]	; (8002644 <main+0x30c>)
 800237c:	f007 fbd6 	bl	8009b2c <puts>
	loadFlash(start_address, (uint8_t*) &flash_buffer, sizeof(FlashBuffer));
 8002380:	4bb1      	ldr	r3, [pc, #708]	; (8002648 <main+0x310>)
 8002382:	f241 22f8 	movw	r2, #4856	; 0x12f8
 8002386:	49b1      	ldr	r1, [pc, #708]	; (800264c <main+0x314>)
 8002388:	4618      	mov	r0, r3
 800238a:	f7ff f916 	bl	80015ba <loadFlash>
#endif

	for (unsigned char i = 0; CALIBRATIONSIZE > i; i++) {
 800238e:	2300      	movs	r3, #0
 8002390:	73fb      	strb	r3, [r7, #15]
 8002392:	e00d      	b.n	80023b0 <main+0x78>
		analogmax[i] = 0;
 8002394:	7bfb      	ldrb	r3, [r7, #15]
 8002396:	4aae      	ldr	r2, [pc, #696]	; (8002650 <main+0x318>)
 8002398:	2100      	movs	r1, #0
 800239a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		analogmin[i] = 4096;
 800239e:	7bfb      	ldrb	r3, [r7, #15]
 80023a0:	4aac      	ldr	r2, [pc, #688]	; (8002654 <main+0x31c>)
 80023a2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80023a6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (unsigned char i = 0; CALIBRATIONSIZE > i; i++) {
 80023aa:	7bfb      	ldrb	r3, [r7, #15]
 80023ac:	3301      	adds	r3, #1
 80023ae:	73fb      	strb	r3, [r7, #15]
 80023b0:	7bfb      	ldrb	r3, [r7, #15]
 80023b2:	2b0b      	cmp	r3, #11
 80023b4:	d9ee      	bls.n	8002394 <main+0x5c>
	}

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80023b6:	f000 fc4d 	bl	8002c54 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80023ba:	f001 f839 	bl	8003430 <MX_GPIO_Init>
  MX_DMA_Init();
 80023be:	f001 f817 	bl	80033f0 <MX_DMA_Init>
  MX_ADC1_Init();
 80023c2:	f000 fcb1 	bl	8002d28 <MX_ADC1_Init>
  MX_USART6_UART_Init();
 80023c6:	f000 ffe9 	bl	800339c <MX_USART6_UART_Init>
  MX_TIM6_Init();
 80023ca:	f000 ff45 	bl	8003258 <MX_TIM6_Init>
  MX_TIM4_Init();
 80023ce:	f000 fedf 	bl	8003190 <MX_TIM4_Init>
  MX_TIM1_Init();
 80023d2:	f000 fe31 	bl	8003038 <MX_TIM1_Init>
  MX_TIM3_Init();
 80023d6:	f000 fe87 	bl	80030e8 <MX_TIM3_Init>
  MX_TIM10_Init();
 80023da:	f000 ff73 	bl	80032c4 <MX_TIM10_Init>
  MX_TIM11_Init();
 80023de:	f000 ff95 	bl	800330c <MX_TIM11_Init>
  MX_SPI2_Init();
 80023e2:	f000 fdf3 	bl	8002fcc <MX_SPI2_Init>
  MX_I2C1_Init();
 80023e6:	f000 fdc3 	bl	8002f70 <MX_I2C1_Init>
  MX_TIM14_Init();
 80023ea:	f000 ffb3 	bl	8003354 <MX_TIM14_Init>
  /* USER CODE BEGIN 2 */
	printf(ESC_DEF);
 80023ee:	489a      	ldr	r0, [pc, #616]	; (8002658 <main+0x320>)
 80023f0:	f007 fb28 	bl	8009a44 <iprintf>
	printf("\r\n\r\n\r\nStarting Program...\r\n\r\n");
 80023f4:	4899      	ldr	r0, [pc, #612]	; (800265c <main+0x324>)
 80023f6:	f007 fb99 	bl	8009b2c <puts>

	printf("Starting Analog Read\r\n");
 80023fa:	4899      	ldr	r0, [pc, #612]	; (8002660 <main+0x328>)
 80023fc:	f007 fb96 	bl	8009b2c <puts>
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8002400:	4898      	ldr	r0, [pc, #608]	; (8002664 <main+0x32c>)
 8002402:	f001 fffd 	bl	8004400 <HAL_ADC_Init>
 8002406:	4603      	mov	r3, r0
 8002408:	2b00      	cmp	r3, #0
 800240a:	d001      	beq.n	8002410 <main+0xd8>
		Error_Handler();
 800240c:	f001 fb0a 	bl	8003a24 <Error_Handler>
	}

	printf("Starting TIM11\r\n");
 8002410:	4895      	ldr	r0, [pc, #596]	; (8002668 <main+0x330>)
 8002412:	f007 fb8b 	bl	8009b2c <puts>
	HAL_TIM_Base_Start_IT(&htim11);	// 1ms	// ROTARY SWITCH
 8002416:	4895      	ldr	r0, [pc, #596]	; (800266c <main+0x334>)
 8002418:	f005 f8cf 	bl	80075ba <HAL_TIM_Base_Start_IT>

	playmode = (PlayMode) rotary_value;
 800241c:	4b84      	ldr	r3, [pc, #528]	; (8002630 <main+0x2f8>)
 800241e:	781a      	ldrb	r2, [r3, #0]
 8002420:	4b93      	ldr	r3, [pc, #588]	; (8002670 <main+0x338>)
 8002422:	701a      	strb	r2, [r3, #0]

	playmode_print();
 8002424:	f7fe ff56 	bl	80012d4 <playmode_print>
	Error_Handler();
}
#endif

#if USE_IMU
	printf("Starting SPI2 (IMU)\r\n");
 8002428:	4892      	ldr	r0, [pc, #584]	; (8002674 <main+0x33c>)
 800242a:	f007 fb7f 	bl	8009b2c <puts>
	uint8_t wai, ret;
	ret = IMU_init(&wai);
 800242e:	1dbb      	adds	r3, r7, #6
 8002430:	4618      	mov	r0, r3
 8002432:	f7fe fe05 	bl	8001040 <IMU_init>
 8002436:	4603      	mov	r3, r0
 8002438:	71fb      	strb	r3, [r7, #7]
	printf("who_am_i = %d\r\n", wai);
 800243a:	79bb      	ldrb	r3, [r7, #6]
 800243c:	4619      	mov	r1, r3
 800243e:	488e      	ldr	r0, [pc, #568]	; (8002678 <main+0x340>)
 8002440:	f007 fb00 	bl	8009a44 <iprintf>
	if (ret == 1) {
 8002444:	79fb      	ldrb	r3, [r7, #7]
 8002446:	2b01      	cmp	r3, #1
 8002448:	d103      	bne.n	8002452 <main+0x11a>
		printf("SPI INIT COLLECT!\r\n");
 800244a:	488c      	ldr	r0, [pc, #560]	; (800267c <main+0x344>)
 800244c:	f007 fb6e 	bl	8009b2c <puts>
 8002450:	e002      	b.n	8002458 <main+0x120>
	} else {
		printf("SPI INIT FAILURE x_x \r\n");
 8002452:	488b      	ldr	r0, [pc, #556]	; (8002680 <main+0x348>)
 8002454:	f007 fb6a 	bl	8009b2c <puts>
#if D_MATH
printf("M_PI = %f, exp(1) = %f\r\n", M_PI, exp(1));
printf("10 ^ (-1 / 10) = %f\r\n", pow(10, -1/(double)10));
#endif
#if USE_LED
	set_led(0b11, 0b11);
 8002458:	2103      	movs	r1, #3
 800245a:	2003      	movs	r0, #3
 800245c:	f7fe ff04 	bl	8001268 <set_led>
	led_rgb(1, 1, 1);	// White
 8002460:	2201      	movs	r2, #1
 8002462:	2101      	movs	r1, #1
 8002464:	2001      	movs	r0, #1
 8002466:	f7fe fec9 	bl	80011fc <led_rgb>

#if D_ROTARY
		printf("rotary_value = %x\r\n", rotary_value);
#endif

		if (enter) {
 800246a:	4b6f      	ldr	r3, [pc, #444]	; (8002628 <main+0x2f0>)
 800246c:	781b      	ldrb	r3, [r3, #0]
 800246e:	2b00      	cmp	r3, #0
 8002470:	f000 83b5 	beq.w	8002bde <main+0x8a6>
			rv = rotary_value;
 8002474:	4b6e      	ldr	r3, [pc, #440]	; (8002630 <main+0x2f8>)
 8002476:	781a      	ldrb	r2, [r3, #0]
 8002478:	4b6e      	ldr	r3, [pc, #440]	; (8002634 <main+0x2fc>)
 800247a:	701a      	strb	r2, [r3, #0]
			switch (rv) {
 800247c:	4b6d      	ldr	r3, [pc, #436]	; (8002634 <main+0x2fc>)
 800247e:	781b      	ldrb	r3, [r3, #0]
 8002480:	2b0f      	cmp	r3, #15
 8002482:	f200 83ae 	bhi.w	8002be2 <main+0x8aa>
 8002486:	a201      	add	r2, pc, #4	; (adr r2, 800248c <main+0x154>)
 8002488:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800248c:	080024cd 	.word	0x080024cd
 8002490:	080025b9 	.word	0x080025b9
 8002494:	0800269d 	.word	0x0800269d
 8002498:	080026ed 	.word	0x080026ed
 800249c:	0800273d 	.word	0x0800273d
 80024a0:	0800278d 	.word	0x0800278d
 80024a4:	080027dd 	.word	0x080027dd
 80024a8:	0800282d 	.word	0x0800282d
 80024ac:	0800287d 	.word	0x0800287d
 80024b0:	080028cd 	.word	0x080028cd
 80024b4:	08002975 	.word	0x08002975
 80024b8:	080029c5 	.word	0x080029c5
 80024bc:	08002a15 	.word	0x08002a15
 80024c0:	08002a65 	.word	0x08002a65
 80024c4:	08002ab5 	.word	0x08002ab5
 80024c8:	08002b05 	.word	0x08002b05
			case 0x00:
				if(playmode == calibration)
 80024cc:	4b68      	ldr	r3, [pc, #416]	; (8002670 <main+0x338>)
 80024ce:	781b      	ldrb	r3, [r3, #0]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d149      	bne.n	8002568 <main+0x230>
				{
	#if USE_LED
					led_rgb(1, 1, 0);	// Yellow
 80024d4:	2200      	movs	r2, #0
 80024d6:	2101      	movs	r1, #1
 80024d8:	2001      	movs	r0, #1
 80024da:	f7fe fe8f 	bl	80011fc <led_rgb>
	#endif
					for (unsigned char i = 0; CALIBRATIONSIZE > i; i++) {
 80024de:	2300      	movs	r3, #0
 80024e0:	73bb      	strb	r3, [r7, #14]
 80024e2:	e00d      	b.n	8002500 <main+0x1c8>
						analogmax[i] = 0;
 80024e4:	7bbb      	ldrb	r3, [r7, #14]
 80024e6:	4a5a      	ldr	r2, [pc, #360]	; (8002650 <main+0x318>)
 80024e8:	2100      	movs	r1, #0
 80024ea:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
						analogmin[i] = 4096;
 80024ee:	7bbb      	ldrb	r3, [r7, #14]
 80024f0:	4a58      	ldr	r2, [pc, #352]	; (8002654 <main+0x31c>)
 80024f2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80024f6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					for (unsigned char i = 0; CALIBRATIONSIZE > i; i++) {
 80024fa:	7bbb      	ldrb	r3, [r7, #14]
 80024fc:	3301      	adds	r3, #1
 80024fe:	73bb      	strb	r3, [r7, #14]
 8002500:	7bbb      	ldrb	r3, [r7, #14]
 8002502:	2b0b      	cmp	r3, #11
 8002504:	d9ee      	bls.n	80024e4 <main+0x1ac>
					}

					sensor_initialize();
 8002506:	f001 f8a1 	bl	800364c <sensor_initialize>

					while (enter)
 800250a:	e002      	b.n	8002512 <main+0x1da>
							analog[0], analog[2], analog[4], analog[6], analog[8], analog[10],
							analog[11], analog[9], analog[7], analog[5], analog[3],
							analog[1]);
	#endif
	#endif
						HAL_Delay(100);
 800250c:	2064      	movs	r0, #100	; 0x64
 800250e:	f001 ff55 	bl	80043bc <HAL_Delay>
					while (enter)
 8002512:	4b45      	ldr	r3, [pc, #276]	; (8002628 <main+0x2f0>)
 8002514:	781b      	ldrb	r3, [r3, #0]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d1f8      	bne.n	800250c <main+0x1d4>
					}

					sensor_finalize();
 800251a:	f001 f8b3 	bl	8003684 <sensor_finalize>
				printf("\r\n");
				printf(ESC_DEF);
	#endif

	#if USE_FLASH
					for (unsigned char i = 0; CALIBRATIONSIZE > i; i++) {
 800251e:	2300      	movs	r3, #0
 8002520:	737b      	strb	r3, [r7, #13]
 8002522:	e016      	b.n	8002552 <main+0x21a>
						flash_buffer.analogmax[i] = analogmax[i];
 8002524:	7b7a      	ldrb	r2, [r7, #13]
 8002526:	7b7b      	ldrb	r3, [r7, #13]
 8002528:	4949      	ldr	r1, [pc, #292]	; (8002650 <main+0x318>)
 800252a:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 800252e:	4a47      	ldr	r2, [pc, #284]	; (800264c <main+0x314>)
 8002530:	f603 136c 	addw	r3, r3, #2412	; 0x96c
 8002534:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
						flash_buffer.analogmin[i] = analogmin[i];
 8002538:	7b7a      	ldrb	r2, [r7, #13]
 800253a:	7b7b      	ldrb	r3, [r7, #13]
 800253c:	4945      	ldr	r1, [pc, #276]	; (8002654 <main+0x31c>)
 800253e:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 8002542:	4a42      	ldr	r2, [pc, #264]	; (800264c <main+0x314>)
 8002544:	f503 6316 	add.w	r3, r3, #2400	; 0x960
 8002548:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					for (unsigned char i = 0; CALIBRATIONSIZE > i; i++) {
 800254c:	7b7b      	ldrb	r3, [r7, #13]
 800254e:	3301      	adds	r3, #1
 8002550:	737b      	strb	r3, [r7, #13]
 8002552:	7b7b      	ldrb	r3, [r7, #13]
 8002554:	2b0b      	cmp	r3, #11
 8002556:	d9e5      	bls.n	8002524 <main+0x1ec>
					}

					writeFlash(start_address, (uint8_t*) &flash_buffer,
 8002558:	4b3b      	ldr	r3, [pc, #236]	; (8002648 <main+0x310>)
 800255a:	f241 22f8 	movw	r2, #4856	; 0x12f8
 800255e:	493b      	ldr	r1, [pc, #236]	; (800264c <main+0x314>)
 8002560:	4618      	mov	r0, r3
 8002562:	f7ff f800 	bl	8001566 <writeFlash>
						HAL_Delay(250);
					}

					running_finalize();
				}
				break;	// case 0x00:
 8002566:	e33d      	b.n	8002be4 <main+0x8ac>
					kp = KP0;
 8002568:	4a46      	ldr	r2, [pc, #280]	; (8002684 <main+0x34c>)
 800256a:	a42b      	add	r4, pc, #172	; (adr r4, 8002618 <main+0x2e0>)
 800256c:	e9d4 3400 	ldrd	r3, r4, [r4]
 8002570:	e9c2 3400 	strd	r3, r4, [r2]
					kd = KD0;
 8002574:	4a44      	ldr	r2, [pc, #272]	; (8002688 <main+0x350>)
 8002576:	f04f 0300 	mov.w	r3, #0
 800257a:	4c44      	ldr	r4, [pc, #272]	; (800268c <main+0x354>)
 800257c:	e9c2 3400 	strd	r3, r4, [r2]
					ki = KI0;
 8002580:	4a43      	ldr	r2, [pc, #268]	; (8002690 <main+0x358>)
 8002582:	f04f 0300 	mov.w	r3, #0
 8002586:	f04f 0400 	mov.w	r4, #0
 800258a:	e9c2 3400 	strd	r3, r4, [r2]
					velocity_target = VELOCITY_TARGET0;
 800258e:	4a41      	ldr	r2, [pc, #260]	; (8002694 <main+0x35c>)
 8002590:	f04f 0300 	mov.w	r3, #0
 8002594:	4c40      	ldr	r4, [pc, #256]	; (8002698 <main+0x360>)
 8002596:	e9c2 3400 	strd	r3, r4, [r2]
					running_initialize();
 800259a:	f001 f87d 	bl	8003698 <running_initialize>
					while (enter) {
 800259e:	e004      	b.n	80025aa <main+0x272>
						d_print();
 80025a0:	f7fe fea0 	bl	80012e4 <d_print>
						HAL_Delay(250);
 80025a4:	20fa      	movs	r0, #250	; 0xfa
 80025a6:	f001 ff09 	bl	80043bc <HAL_Delay>
					while (enter) {
 80025aa:	4b1f      	ldr	r3, [pc, #124]	; (8002628 <main+0x2f0>)
 80025ac:	781b      	ldrb	r3, [r3, #0]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d1f6      	bne.n	80025a0 <main+0x268>
					running_finalize();
 80025b2:	f001 f985 	bl	80038c0 <running_finalize>
				break;	// case 0x00:
 80025b6:	e315      	b.n	8002be4 <main+0x8ac>
			case 0x01:	// 1
				kp = KP1;
 80025b8:	4a32      	ldr	r2, [pc, #200]	; (8002684 <main+0x34c>)
 80025ba:	a417      	add	r4, pc, #92	; (adr r4, 8002618 <main+0x2e0>)
 80025bc:	e9d4 3400 	ldrd	r3, r4, [r4]
 80025c0:	e9c2 3400 	strd	r3, r4, [r2]
				kd = KD1;
 80025c4:	4a30      	ldr	r2, [pc, #192]	; (8002688 <main+0x350>)
 80025c6:	a416      	add	r4, pc, #88	; (adr r4, 8002620 <main+0x2e8>)
 80025c8:	e9d4 3400 	ldrd	r3, r4, [r4]
 80025cc:	e9c2 3400 	strd	r3, r4, [r2]
				ki = KI1;
 80025d0:	4a2f      	ldr	r2, [pc, #188]	; (8002690 <main+0x358>)
 80025d2:	f04f 0300 	mov.w	r3, #0
 80025d6:	f04f 0400 	mov.w	r4, #0
 80025da:	e9c2 3400 	strd	r3, r4, [r2]
#if USE_VELOCITY_CONTROL
				velocity_target = VELOCITY_TARGET1;
 80025de:	4a2d      	ldr	r2, [pc, #180]	; (8002694 <main+0x35c>)
 80025e0:	f04f 0300 	mov.w	r3, #0
 80025e4:	4c2c      	ldr	r4, [pc, #176]	; (8002698 <main+0x360>)
 80025e6:	e9c2 3400 	strd	r3, r4, [r2]
#else
			commonspeed = COMMONSPEED1;
#endif
				running_initialize();
 80025ea:	f001 f855 	bl	8003698 <running_initialize>

				while (enter) {
 80025ee:	e005      	b.n	80025fc <main+0x2c4>
					d_print();
 80025f0:	f7fe fe78 	bl	80012e4 <d_print>
					HAL_Delay(500);
 80025f4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80025f8:	f001 fee0 	bl	80043bc <HAL_Delay>
				while (enter) {
 80025fc:	4b0a      	ldr	r3, [pc, #40]	; (8002628 <main+0x2f0>)
 80025fe:	781b      	ldrb	r3, [r3, #0]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d1f5      	bne.n	80025f0 <main+0x2b8>
				}

				running_finalize();
 8002604:	f001 f95c 	bl	80038c0 <running_finalize>
				break;
 8002608:	e2ec      	b.n	8002be4 <main+0x8ac>
 800260a:	bf00      	nop
 800260c:	f3af 8000 	nop.w
 8002610:	24a478cb 	.word	0x24a478cb
 8002614:	40192ab8 	.word	0x40192ab8
 8002618:	a0000000 	.word	0xa0000000
 800261c:	40159999 	.word	0x40159999
 8002620:	a0000000 	.word	0xa0000000
 8002624:	4069d570 	.word	0x4069d570
 8002628:	200017cc 	.word	0x200017cc
 800262c:	20001698 	.word	0x20001698
 8002630:	20000304 	.word	0x20000304
 8002634:	20000378 	.word	0x20000378
 8002638:	20001690 	.word	0x20001690
 800263c:	2000030c 	.word	0x2000030c
 8002640:	20000314 	.word	0x20000314
 8002644:	0800d2f4 	.word	0x0800d2f4
 8002648:	080e0000 	.word	0x080e0000
 800264c:	20000380 	.word	0x20000380
 8002650:	20001790 	.word	0x20001790
 8002654:	200002ec 	.word	0x200002ec
 8002658:	0800d300 	.word	0x0800d300
 800265c:	0800d308 	.word	0x0800d308
 8002660:	0800d328 	.word	0x0800d328
 8002664:	2000193c 	.word	0x2000193c
 8002668:	0800d340 	.word	0x0800d340
 800266c:	20001984 	.word	0x20001984
 8002670:	200002b8 	.word	0x200002b8
 8002674:	0800d350 	.word	0x0800d350
 8002678:	0800d368 	.word	0x0800d368
 800267c:	0800d378 	.word	0x0800d378
 8002680:	0800d38c 	.word	0x0800d38c
 8002684:	200017a8 	.word	0x200017a8
 8002688:	20000280 	.word	0x20000280
 800268c:	40690000 	.word	0x40690000
 8002690:	20000368 	.word	0x20000368
 8002694:	20001778 	.word	0x20001778
 8002698:	408f4000 	.word	0x408f4000
			case 0x02:	// 2
				kp = KP2;
 800269c:	4aac      	ldr	r2, [pc, #688]	; (8002950 <main+0x618>)
 800269e:	a4a0      	add	r4, pc, #640	; (adr r4, 8002920 <main+0x5e8>)
 80026a0:	e9d4 3400 	ldrd	r3, r4, [r4]
 80026a4:	e9c2 3400 	strd	r3, r4, [r2]
				kd = KD2;	// 0.8f * KD1 * VELOCITY_TARGET2 / VELOCITY_TARGET1;
 80026a8:	4aaa      	ldr	r2, [pc, #680]	; (8002954 <main+0x61c>)
 80026aa:	a49f      	add	r4, pc, #636	; (adr r4, 8002928 <main+0x5f0>)
 80026ac:	e9d4 3400 	ldrd	r3, r4, [r4]
 80026b0:	e9c2 3400 	strd	r3, r4, [r2]
				ki = KI2;	//0.8f * KI1 * VELOCITY_TARGET2 / VELOCITY_TARGET1;
 80026b4:	4aa8      	ldr	r2, [pc, #672]	; (8002958 <main+0x620>)
 80026b6:	f04f 0300 	mov.w	r3, #0
 80026ba:	f04f 0400 	mov.w	r4, #0
 80026be:	e9c2 3400 	strd	r3, r4, [r2]
#if USE_VELOCITY_CONTROL
				velocity_target = VELOCITY_TARGET2;
 80026c2:	4aa6      	ldr	r2, [pc, #664]	; (800295c <main+0x624>)
 80026c4:	f04f 0300 	mov.w	r3, #0
 80026c8:	4ca5      	ldr	r4, [pc, #660]	; (8002960 <main+0x628>)
 80026ca:	e9c2 3400 	strd	r3, r4, [r2]
#else
			commonspeed = COMMONSPEED2;
#endif
				running_initialize();
 80026ce:	f000 ffe3 	bl	8003698 <running_initialize>

				while (enter) {
 80026d2:	e004      	b.n	80026de <main+0x3a6>
					d_print();
 80026d4:	f7fe fe06 	bl	80012e4 <d_print>
					HAL_Delay(250);
 80026d8:	20fa      	movs	r0, #250	; 0xfa
 80026da:	f001 fe6f 	bl	80043bc <HAL_Delay>
				while (enter) {
 80026de:	4ba1      	ldr	r3, [pc, #644]	; (8002964 <main+0x62c>)
 80026e0:	781b      	ldrb	r3, [r3, #0]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d1f6      	bne.n	80026d4 <main+0x39c>
				}

				running_finalize();
 80026e6:	f001 f8eb 	bl	80038c0 <running_finalize>
				break;
 80026ea:	e27b      	b.n	8002be4 <main+0x8ac>
			case 0x03:	// 3
				kp = KP3;
 80026ec:	4a98      	ldr	r2, [pc, #608]	; (8002950 <main+0x618>)
 80026ee:	a48c      	add	r4, pc, #560	; (adr r4, 8002920 <main+0x5e8>)
 80026f0:	e9d4 3400 	ldrd	r3, r4, [r4]
 80026f4:	e9c2 3400 	strd	r3, r4, [r2]
				kd = KD3;	// 0.8f * KD1 * VELOCITY_TARGET2 / VELOCITY_TARGET1;
 80026f8:	4a96      	ldr	r2, [pc, #600]	; (8002954 <main+0x61c>)
 80026fa:	f04f 0300 	mov.w	r3, #0
 80026fe:	4c9a      	ldr	r4, [pc, #616]	; (8002968 <main+0x630>)
 8002700:	e9c2 3400 	strd	r3, r4, [r2]
				ki = KI3;	//0.8f * KI1 * VELOCITY_TARGET2 / VELOCITY_TARGET1;
 8002704:	4a94      	ldr	r2, [pc, #592]	; (8002958 <main+0x620>)
 8002706:	f04f 0300 	mov.w	r3, #0
 800270a:	f04f 0400 	mov.w	r4, #0
 800270e:	e9c2 3400 	strd	r3, r4, [r2]
#if USE_VELOCITY_CONTROL
				velocity_target = VELOCITY_TARGET3;
 8002712:	4a92      	ldr	r2, [pc, #584]	; (800295c <main+0x624>)
 8002714:	f04f 0300 	mov.w	r3, #0
 8002718:	4c91      	ldr	r4, [pc, #580]	; (8002960 <main+0x628>)
 800271a:	e9c2 3400 	strd	r3, r4, [r2]
#else
			commonspeed = COMMONSPEED3;
#endif
				running_initialize();
 800271e:	f000 ffbb 	bl	8003698 <running_initialize>

				while (enter) {
 8002722:	e004      	b.n	800272e <main+0x3f6>
					d_print();
 8002724:	f7fe fdde 	bl	80012e4 <d_print>
					HAL_Delay(250);
 8002728:	20fa      	movs	r0, #250	; 0xfa
 800272a:	f001 fe47 	bl	80043bc <HAL_Delay>
				while (enter) {
 800272e:	4b8d      	ldr	r3, [pc, #564]	; (8002964 <main+0x62c>)
 8002730:	781b      	ldrb	r3, [r3, #0]
 8002732:	2b00      	cmp	r3, #0
 8002734:	d1f6      	bne.n	8002724 <main+0x3ec>
				}

				running_finalize();
 8002736:	f001 f8c3 	bl	80038c0 <running_finalize>
				break;
 800273a:	e253      	b.n	8002be4 <main+0x8ac>
			case 0x04:	// 4
				kp = KP4;
 800273c:	4a84      	ldr	r2, [pc, #528]	; (8002950 <main+0x618>)
 800273e:	a478      	add	r4, pc, #480	; (adr r4, 8002920 <main+0x5e8>)
 8002740:	e9d4 3400 	ldrd	r3, r4, [r4]
 8002744:	e9c2 3400 	strd	r3, r4, [r2]
				kd = KD4;
 8002748:	4a82      	ldr	r2, [pc, #520]	; (8002954 <main+0x61c>)
 800274a:	a479      	add	r4, pc, #484	; (adr r4, 8002930 <main+0x5f8>)
 800274c:	e9d4 3400 	ldrd	r3, r4, [r4]
 8002750:	e9c2 3400 	strd	r3, r4, [r2]
				ki = KI4;
 8002754:	4a80      	ldr	r2, [pc, #512]	; (8002958 <main+0x620>)
 8002756:	f04f 0300 	mov.w	r3, #0
 800275a:	f04f 0400 	mov.w	r4, #0
 800275e:	e9c2 3400 	strd	r3, r4, [r2]
#if USE_VELOCITY_CONTROL
				velocity_target = VELOCITY_TARGET4;
 8002762:	4a7e      	ldr	r2, [pc, #504]	; (800295c <main+0x624>)
 8002764:	f04f 0300 	mov.w	r3, #0
 8002768:	4c7d      	ldr	r4, [pc, #500]	; (8002960 <main+0x628>)
 800276a:	e9c2 3400 	strd	r3, r4, [r2]
#else
			commonspeed = COMMONSPEED4;
#endif
				running_initialize();
 800276e:	f000 ff93 	bl	8003698 <running_initialize>

				while (enter) {
 8002772:	e004      	b.n	800277e <main+0x446>
					d_print();
 8002774:	f7fe fdb6 	bl	80012e4 <d_print>
					HAL_Delay(250);
 8002778:	20fa      	movs	r0, #250	; 0xfa
 800277a:	f001 fe1f 	bl	80043bc <HAL_Delay>
				while (enter) {
 800277e:	4b79      	ldr	r3, [pc, #484]	; (8002964 <main+0x62c>)
 8002780:	781b      	ldrb	r3, [r3, #0]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d1f6      	bne.n	8002774 <main+0x43c>
				}

				running_finalize();
 8002786:	f001 f89b 	bl	80038c0 <running_finalize>
				break;
 800278a:	e22b      	b.n	8002be4 <main+0x8ac>
			case 0x05:	// 5
				kp = KP5;
 800278c:	4a70      	ldr	r2, [pc, #448]	; (8002950 <main+0x618>)
 800278e:	a464      	add	r4, pc, #400	; (adr r4, 8002920 <main+0x5e8>)
 8002790:	e9d4 3400 	ldrd	r3, r4, [r4]
 8002794:	e9c2 3400 	strd	r3, r4, [r2]
				kd = KD5;
 8002798:	4a6e      	ldr	r2, [pc, #440]	; (8002954 <main+0x61c>)
 800279a:	a467      	add	r4, pc, #412	; (adr r4, 8002938 <main+0x600>)
 800279c:	e9d4 3400 	ldrd	r3, r4, [r4]
 80027a0:	e9c2 3400 	strd	r3, r4, [r2]
				ki = KI5;
 80027a4:	4a6c      	ldr	r2, [pc, #432]	; (8002958 <main+0x620>)
 80027a6:	f04f 0300 	mov.w	r3, #0
 80027aa:	f04f 0400 	mov.w	r4, #0
 80027ae:	e9c2 3400 	strd	r3, r4, [r2]
#if USE_VELOCITY_CONTROL
				velocity_target = VELOCITY_TARGET5;
 80027b2:	4a6a      	ldr	r2, [pc, #424]	; (800295c <main+0x624>)
 80027b4:	f04f 0300 	mov.w	r3, #0
 80027b8:	4c69      	ldr	r4, [pc, #420]	; (8002960 <main+0x628>)
 80027ba:	e9c2 3400 	strd	r3, r4, [r2]
#else
			commonspeed = COMMONSPEED5;
#endif
				running_initialize();
 80027be:	f000 ff6b 	bl	8003698 <running_initialize>

				while (enter) {
 80027c2:	e004      	b.n	80027ce <main+0x496>
					d_print();
 80027c4:	f7fe fd8e 	bl	80012e4 <d_print>
					HAL_Delay(250);
 80027c8:	20fa      	movs	r0, #250	; 0xfa
 80027ca:	f001 fdf7 	bl	80043bc <HAL_Delay>
				while (enter) {
 80027ce:	4b65      	ldr	r3, [pc, #404]	; (8002964 <main+0x62c>)
 80027d0:	781b      	ldrb	r3, [r3, #0]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d1f6      	bne.n	80027c4 <main+0x48c>
				}

				running_finalize();
 80027d6:	f001 f873 	bl	80038c0 <running_finalize>
				break;
 80027da:	e203      	b.n	8002be4 <main+0x8ac>
			case 0x06:	// 6
				kp = KP6;
 80027dc:	4a5c      	ldr	r2, [pc, #368]	; (8002950 <main+0x618>)
 80027de:	a450      	add	r4, pc, #320	; (adr r4, 8002920 <main+0x5e8>)
 80027e0:	e9d4 3400 	ldrd	r3, r4, [r4]
 80027e4:	e9c2 3400 	strd	r3, r4, [r2]
				kd = KD6;
 80027e8:	4a5a      	ldr	r2, [pc, #360]	; (8002954 <main+0x61c>)
 80027ea:	f04f 0300 	mov.w	r3, #0
 80027ee:	4c5f      	ldr	r4, [pc, #380]	; (800296c <main+0x634>)
 80027f0:	e9c2 3400 	strd	r3, r4, [r2]
				ki = KI6;
 80027f4:	4a58      	ldr	r2, [pc, #352]	; (8002958 <main+0x620>)
 80027f6:	f04f 0300 	mov.w	r3, #0
 80027fa:	f04f 0400 	mov.w	r4, #0
 80027fe:	e9c2 3400 	strd	r3, r4, [r2]
#if USE_VELOCITY_CONTROL
				velocity_target = VELOCITY_TARGET6;
 8002802:	4a56      	ldr	r2, [pc, #344]	; (800295c <main+0x624>)
 8002804:	f04f 0300 	mov.w	r3, #0
 8002808:	4c55      	ldr	r4, [pc, #340]	; (8002960 <main+0x628>)
 800280a:	e9c2 3400 	strd	r3, r4, [r2]
#else
			commonspeed = COMMONSPEED6;
#endif
				running_initialize();
 800280e:	f000 ff43 	bl	8003698 <running_initialize>

				while (enter) {
 8002812:	e004      	b.n	800281e <main+0x4e6>
					d_print();
 8002814:	f7fe fd66 	bl	80012e4 <d_print>
					HAL_Delay(250);
 8002818:	20fa      	movs	r0, #250	; 0xfa
 800281a:	f001 fdcf 	bl	80043bc <HAL_Delay>
				while (enter) {
 800281e:	4b51      	ldr	r3, [pc, #324]	; (8002964 <main+0x62c>)
 8002820:	781b      	ldrb	r3, [r3, #0]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d1f6      	bne.n	8002814 <main+0x4dc>
				}

				running_finalize();
 8002826:	f001 f84b 	bl	80038c0 <running_finalize>
				break;
 800282a:	e1db      	b.n	8002be4 <main+0x8ac>
			case 0x07:	// 7
				kp = KP7;
 800282c:	4a48      	ldr	r2, [pc, #288]	; (8002950 <main+0x618>)
 800282e:	a43c      	add	r4, pc, #240	; (adr r4, 8002920 <main+0x5e8>)
 8002830:	e9d4 3400 	ldrd	r3, r4, [r4]
 8002834:	e9c2 3400 	strd	r3, r4, [r2]
				kd = KD7;
 8002838:	4a46      	ldr	r2, [pc, #280]	; (8002954 <main+0x61c>)
 800283a:	a441      	add	r4, pc, #260	; (adr r4, 8002940 <main+0x608>)
 800283c:	e9d4 3400 	ldrd	r3, r4, [r4]
 8002840:	e9c2 3400 	strd	r3, r4, [r2]
				ki = KI7;
 8002844:	4a44      	ldr	r2, [pc, #272]	; (8002958 <main+0x620>)
 8002846:	f04f 0300 	mov.w	r3, #0
 800284a:	f04f 0400 	mov.w	r4, #0
 800284e:	e9c2 3400 	strd	r3, r4, [r2]
#if USE_VELOCITY_CONTROL
				velocity_target = VELOCITY_TARGET7;
 8002852:	4a42      	ldr	r2, [pc, #264]	; (800295c <main+0x624>)
 8002854:	f04f 0300 	mov.w	r3, #0
 8002858:	4c41      	ldr	r4, [pc, #260]	; (8002960 <main+0x628>)
 800285a:	e9c2 3400 	strd	r3, r4, [r2]
#else
			commonspeed = COMMONSPEED7;
#endif
				running_initialize();
 800285e:	f000 ff1b 	bl	8003698 <running_initialize>

				while (enter) {
 8002862:	e004      	b.n	800286e <main+0x536>
					d_print();
 8002864:	f7fe fd3e 	bl	80012e4 <d_print>
					HAL_Delay(250);
 8002868:	20fa      	movs	r0, #250	; 0xfa
 800286a:	f001 fda7 	bl	80043bc <HAL_Delay>
				while (enter) {
 800286e:	4b3d      	ldr	r3, [pc, #244]	; (8002964 <main+0x62c>)
 8002870:	781b      	ldrb	r3, [r3, #0]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d1f6      	bne.n	8002864 <main+0x52c>
				}

				running_finalize();
 8002876:	f001 f823 	bl	80038c0 <running_finalize>
				break;
 800287a:	e1b3      	b.n	8002be4 <main+0x8ac>
			case 0x08:	// 8
				kp = KP8;
 800287c:	4a34      	ldr	r2, [pc, #208]	; (8002950 <main+0x618>)
 800287e:	a428      	add	r4, pc, #160	; (adr r4, 8002920 <main+0x5e8>)
 8002880:	e9d4 3400 	ldrd	r3, r4, [r4]
 8002884:	e9c2 3400 	strd	r3, r4, [r2]
				kd = KD8;	// 0.8f * KD1 * VELOCITY_TARGET2 / VELOCITY_TARGET1;
 8002888:	4a32      	ldr	r2, [pc, #200]	; (8002954 <main+0x61c>)
 800288a:	a42f      	add	r4, pc, #188	; (adr r4, 8002948 <main+0x610>)
 800288c:	e9d4 3400 	ldrd	r3, r4, [r4]
 8002890:	e9c2 3400 	strd	r3, r4, [r2]
				ki = KI8;	//0.8f * KI1 * VELOCITY_TARGET2 / VELOCITY_TARGET1;
 8002894:	4a30      	ldr	r2, [pc, #192]	; (8002958 <main+0x620>)
 8002896:	f04f 0300 	mov.w	r3, #0
 800289a:	f04f 0400 	mov.w	r4, #0
 800289e:	e9c2 3400 	strd	r3, r4, [r2]
#if USE_VELOCITY_CONTROL
				velocity_target = VELOCITY_TARGET8;
 80028a2:	4a2e      	ldr	r2, [pc, #184]	; (800295c <main+0x624>)
 80028a4:	f04f 0300 	mov.w	r3, #0
 80028a8:	4c2d      	ldr	r4, [pc, #180]	; (8002960 <main+0x628>)
 80028aa:	e9c2 3400 	strd	r3, r4, [r2]
#else
			commonspeed = COMMONSPEED8;
#endif
				running_initialize();
 80028ae:	f000 fef3 	bl	8003698 <running_initialize>

				while (enter) {
 80028b2:	e004      	b.n	80028be <main+0x586>
					d_print();
 80028b4:	f7fe fd16 	bl	80012e4 <d_print>
					HAL_Delay(250);
 80028b8:	20fa      	movs	r0, #250	; 0xfa
 80028ba:	f001 fd7f 	bl	80043bc <HAL_Delay>
				while (enter) {
 80028be:	4b29      	ldr	r3, [pc, #164]	; (8002964 <main+0x62c>)
 80028c0:	781b      	ldrb	r3, [r3, #0]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d1f6      	bne.n	80028b4 <main+0x57c>
				}

				running_finalize();
 80028c6:	f000 fffb 	bl	80038c0 <running_finalize>
				break;
 80028ca:	e18b      	b.n	8002be4 <main+0x8ac>
			case 0x09:	// 9
				kp = KP9;
 80028cc:	4a20      	ldr	r2, [pc, #128]	; (8002950 <main+0x618>)
 80028ce:	a414      	add	r4, pc, #80	; (adr r4, 8002920 <main+0x5e8>)
 80028d0:	e9d4 3400 	ldrd	r3, r4, [r4]
 80028d4:	e9c2 3400 	strd	r3, r4, [r2]
				kd = KD9;
 80028d8:	4a1e      	ldr	r2, [pc, #120]	; (8002954 <main+0x61c>)
 80028da:	f04f 0300 	mov.w	r3, #0
 80028de:	4c24      	ldr	r4, [pc, #144]	; (8002970 <main+0x638>)
 80028e0:	e9c2 3400 	strd	r3, r4, [r2]
				ki = KI9;
 80028e4:	4a1c      	ldr	r2, [pc, #112]	; (8002958 <main+0x620>)
 80028e6:	f04f 0300 	mov.w	r3, #0
 80028ea:	f04f 0400 	mov.w	r4, #0
 80028ee:	e9c2 3400 	strd	r3, r4, [r2]
#if USE_VELOCITY_CONTROL
				velocity_target = VELOCITY_TARGET9;
 80028f2:	4a1a      	ldr	r2, [pc, #104]	; (800295c <main+0x624>)
 80028f4:	f04f 0300 	mov.w	r3, #0
 80028f8:	4c19      	ldr	r4, [pc, #100]	; (8002960 <main+0x628>)
 80028fa:	e9c2 3400 	strd	r3, r4, [r2]
#else
			commonspeed = COMMONSPEED9;
#endif
				running_initialize();
 80028fe:	f000 fecb 	bl	8003698 <running_initialize>

				while (enter) {
 8002902:	e004      	b.n	800290e <main+0x5d6>
					d_print();
 8002904:	f7fe fcee 	bl	80012e4 <d_print>
					HAL_Delay(250);
 8002908:	20fa      	movs	r0, #250	; 0xfa
 800290a:	f001 fd57 	bl	80043bc <HAL_Delay>
				while (enter) {
 800290e:	4b15      	ldr	r3, [pc, #84]	; (8002964 <main+0x62c>)
 8002910:	781b      	ldrb	r3, [r3, #0]
 8002912:	2b00      	cmp	r3, #0
 8002914:	d1f6      	bne.n	8002904 <main+0x5cc>
				}

				running_finalize();
 8002916:	f000 ffd3 	bl	80038c0 <running_finalize>
				break;
 800291a:	e163      	b.n	8002be4 <main+0x8ac>
 800291c:	f3af 8000 	nop.w
 8002920:	a0000000 	.word	0xa0000000
 8002924:	40159999 	.word	0x40159999
 8002928:	60000000 	.word	0x60000000
 800292c:	406aaa8f 	.word	0x406aaa8f
 8002930:	a0000000 	.word	0xa0000000
 8002934:	406c5570 	.word	0x406c5570
 8002938:	60000000 	.word	0x60000000
 800293c:	406d2a8f 	.word	0x406d2a8f
 8002940:	a0000000 	.word	0xa0000000
 8002944:	406ed570 	.word	0x406ed570
 8002948:	60000000 	.word	0x60000000
 800294c:	406faa8f 	.word	0x406faa8f
 8002950:	200017a8 	.word	0x200017a8
 8002954:	20000280 	.word	0x20000280
 8002958:	20000368 	.word	0x20000368
 800295c:	20001778 	.word	0x20001778
 8002960:	408f4000 	.word	0x408f4000
 8002964:	200017cc 	.word	0x200017cc
 8002968:	406b8000 	.word	0x406b8000
 800296c:	406e0000 	.word	0x406e0000
 8002970:	40704000 	.word	0x40704000
			case 0x0A:	// A
				kp = KPA;
 8002974:	4aa8      	ldr	r2, [pc, #672]	; (8002c18 <main+0x8e0>)
 8002976:	a49c      	add	r4, pc, #624	; (adr r4, 8002be8 <main+0x8b0>)
 8002978:	e9d4 3400 	ldrd	r3, r4, [r4]
 800297c:	e9c2 3400 	strd	r3, r4, [r2]
				kd = KDA;
 8002980:	4aa6      	ldr	r2, [pc, #664]	; (8002c1c <main+0x8e4>)
 8002982:	a49b      	add	r4, pc, #620	; (adr r4, 8002bf0 <main+0x8b8>)
 8002984:	e9d4 3400 	ldrd	r3, r4, [r4]
 8002988:	e9c2 3400 	strd	r3, r4, [r2]
				ki = KIA;
 800298c:	4aa4      	ldr	r2, [pc, #656]	; (8002c20 <main+0x8e8>)
 800298e:	f04f 0300 	mov.w	r3, #0
 8002992:	f04f 0400 	mov.w	r4, #0
 8002996:	e9c2 3400 	strd	r3, r4, [r2]
#if USE_VELOCITY_CONTROL
				velocity_target = VELOCITY_TARGETA;
 800299a:	4aa2      	ldr	r2, [pc, #648]	; (8002c24 <main+0x8ec>)
 800299c:	f04f 0300 	mov.w	r3, #0
 80029a0:	4ca1      	ldr	r4, [pc, #644]	; (8002c28 <main+0x8f0>)
 80029a2:	e9c2 3400 	strd	r3, r4, [r2]
#else
			commonspeed = COMMONSPEEDA;
#endif
				running_initialize();
 80029a6:	f000 fe77 	bl	8003698 <running_initialize>

				while (enter) {
 80029aa:	e004      	b.n	80029b6 <main+0x67e>
					d_print();
 80029ac:	f7fe fc9a 	bl	80012e4 <d_print>
					HAL_Delay(250);
 80029b0:	20fa      	movs	r0, #250	; 0xfa
 80029b2:	f001 fd03 	bl	80043bc <HAL_Delay>
				while (enter) {
 80029b6:	4b9d      	ldr	r3, [pc, #628]	; (8002c2c <main+0x8f4>)
 80029b8:	781b      	ldrb	r3, [r3, #0]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d1f6      	bne.n	80029ac <main+0x674>
				}

				running_finalize();
 80029be:	f000 ff7f 	bl	80038c0 <running_finalize>
				break;
 80029c2:	e10f      	b.n	8002be4 <main+0x8ac>
			case 0x0B:	// B
				kp = KPB;
 80029c4:	4a94      	ldr	r2, [pc, #592]	; (8002c18 <main+0x8e0>)
 80029c6:	a488      	add	r4, pc, #544	; (adr r4, 8002be8 <main+0x8b0>)
 80029c8:	e9d4 3400 	ldrd	r3, r4, [r4]
 80029cc:	e9c2 3400 	strd	r3, r4, [r2]
				kd = KDB;
 80029d0:	4a92      	ldr	r2, [pc, #584]	; (8002c1c <main+0x8e4>)
 80029d2:	a489      	add	r4, pc, #548	; (adr r4, 8002bf8 <main+0x8c0>)
 80029d4:	e9d4 3400 	ldrd	r3, r4, [r4]
 80029d8:	e9c2 3400 	strd	r3, r4, [r2]
				ki = KIB;
 80029dc:	4a90      	ldr	r2, [pc, #576]	; (8002c20 <main+0x8e8>)
 80029de:	f04f 0300 	mov.w	r3, #0
 80029e2:	f04f 0400 	mov.w	r4, #0
 80029e6:	e9c2 3400 	strd	r3, r4, [r2]
#if USE_VELOCITY_CONTROL
				velocity_target = VELOCITY_TARGETB;
 80029ea:	4a8e      	ldr	r2, [pc, #568]	; (8002c24 <main+0x8ec>)
 80029ec:	f04f 0300 	mov.w	r3, #0
 80029f0:	4c8d      	ldr	r4, [pc, #564]	; (8002c28 <main+0x8f0>)
 80029f2:	e9c2 3400 	strd	r3, r4, [r2]
#else
			commonspeed = COMMONSPEEDB;
#endif
				running_initialize();
 80029f6:	f000 fe4f 	bl	8003698 <running_initialize>

				while (enter) {
 80029fa:	e004      	b.n	8002a06 <main+0x6ce>
					d_print();
 80029fc:	f7fe fc72 	bl	80012e4 <d_print>
					HAL_Delay(250);
 8002a00:	20fa      	movs	r0, #250	; 0xfa
 8002a02:	f001 fcdb 	bl	80043bc <HAL_Delay>
				while (enter) {
 8002a06:	4b89      	ldr	r3, [pc, #548]	; (8002c2c <main+0x8f4>)
 8002a08:	781b      	ldrb	r3, [r3, #0]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d1f6      	bne.n	80029fc <main+0x6c4>
				}

				running_finalize();
 8002a0e:	f000 ff57 	bl	80038c0 <running_finalize>
				break;
 8002a12:	e0e7      	b.n	8002be4 <main+0x8ac>
			case 0x0C:	// C
				kp = KPC;
 8002a14:	4a80      	ldr	r2, [pc, #512]	; (8002c18 <main+0x8e0>)
 8002a16:	a474      	add	r4, pc, #464	; (adr r4, 8002be8 <main+0x8b0>)
 8002a18:	e9d4 3400 	ldrd	r3, r4, [r4]
 8002a1c:	e9c2 3400 	strd	r3, r4, [r2]
				kd = KDC;
 8002a20:	4a7e      	ldr	r2, [pc, #504]	; (8002c1c <main+0x8e4>)
 8002a22:	f04f 0300 	mov.w	r3, #0
 8002a26:	4c82      	ldr	r4, [pc, #520]	; (8002c30 <main+0x8f8>)
 8002a28:	e9c2 3400 	strd	r3, r4, [r2]
				ki = KIC;
 8002a2c:	4a7c      	ldr	r2, [pc, #496]	; (8002c20 <main+0x8e8>)
 8002a2e:	f04f 0300 	mov.w	r3, #0
 8002a32:	f04f 0400 	mov.w	r4, #0
 8002a36:	e9c2 3400 	strd	r3, r4, [r2]
#if USE_VELOCITY_CONTROL
				velocity_target = VELOCITY_TARGETC;
 8002a3a:	4a7a      	ldr	r2, [pc, #488]	; (8002c24 <main+0x8ec>)
 8002a3c:	f04f 0300 	mov.w	r3, #0
 8002a40:	4c79      	ldr	r4, [pc, #484]	; (8002c28 <main+0x8f0>)
 8002a42:	e9c2 3400 	strd	r3, r4, [r2]
#else
			commonspeed = COMMONSPEEDC;
#endif
				running_initialize();
 8002a46:	f000 fe27 	bl	8003698 <running_initialize>

				while (enter) {
 8002a4a:	e004      	b.n	8002a56 <main+0x71e>
					d_print();
 8002a4c:	f7fe fc4a 	bl	80012e4 <d_print>
					HAL_Delay(250);
 8002a50:	20fa      	movs	r0, #250	; 0xfa
 8002a52:	f001 fcb3 	bl	80043bc <HAL_Delay>
				while (enter) {
 8002a56:	4b75      	ldr	r3, [pc, #468]	; (8002c2c <main+0x8f4>)
 8002a58:	781b      	ldrb	r3, [r3, #0]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d1f6      	bne.n	8002a4c <main+0x714>
				}

				running_finalize();
 8002a5e:	f000 ff2f 	bl	80038c0 <running_finalize>
				break;
 8002a62:	e0bf      	b.n	8002be4 <main+0x8ac>
			case 0x0D:	// D
				kp = KPD;
 8002a64:	4a6c      	ldr	r2, [pc, #432]	; (8002c18 <main+0x8e0>)
 8002a66:	a460      	add	r4, pc, #384	; (adr r4, 8002be8 <main+0x8b0>)
 8002a68:	e9d4 3400 	ldrd	r3, r4, [r4]
 8002a6c:	e9c2 3400 	strd	r3, r4, [r2]
				kd = KDD;
 8002a70:	4a6a      	ldr	r2, [pc, #424]	; (8002c1c <main+0x8e4>)
 8002a72:	a463      	add	r4, pc, #396	; (adr r4, 8002c00 <main+0x8c8>)
 8002a74:	e9d4 3400 	ldrd	r3, r4, [r4]
 8002a78:	e9c2 3400 	strd	r3, r4, [r2]
				ki = KID;
 8002a7c:	4a68      	ldr	r2, [pc, #416]	; (8002c20 <main+0x8e8>)
 8002a7e:	f04f 0300 	mov.w	r3, #0
 8002a82:	f04f 0400 	mov.w	r4, #0
 8002a86:	e9c2 3400 	strd	r3, r4, [r2]
#if USE_VELOCITY_CONTROL
				velocity_target = VELOCITY_TARGETD;
 8002a8a:	4a66      	ldr	r2, [pc, #408]	; (8002c24 <main+0x8ec>)
 8002a8c:	f04f 0300 	mov.w	r3, #0
 8002a90:	4c65      	ldr	r4, [pc, #404]	; (8002c28 <main+0x8f0>)
 8002a92:	e9c2 3400 	strd	r3, r4, [r2]
#else
			commonspeed = COMMONSPEEDD;
#endif
				running_initialize();
 8002a96:	f000 fdff 	bl	8003698 <running_initialize>

				while (enter) {
 8002a9a:	e004      	b.n	8002aa6 <main+0x76e>
					d_print();
 8002a9c:	f7fe fc22 	bl	80012e4 <d_print>
					HAL_Delay(250);
 8002aa0:	20fa      	movs	r0, #250	; 0xfa
 8002aa2:	f001 fc8b 	bl	80043bc <HAL_Delay>
				while (enter) {
 8002aa6:	4b61      	ldr	r3, [pc, #388]	; (8002c2c <main+0x8f4>)
 8002aa8:	781b      	ldrb	r3, [r3, #0]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d1f6      	bne.n	8002a9c <main+0x764>
				}

				running_finalize();
 8002aae:	f000 ff07 	bl	80038c0 <running_finalize>
				break;
 8002ab2:	e097      	b.n	8002be4 <main+0x8ac>
			case 0x0E:	// E
				kp = KPE;
 8002ab4:	4a58      	ldr	r2, [pc, #352]	; (8002c18 <main+0x8e0>)
 8002ab6:	a44c      	add	r4, pc, #304	; (adr r4, 8002be8 <main+0x8b0>)
 8002ab8:	e9d4 3400 	ldrd	r3, r4, [r4]
 8002abc:	e9c2 3400 	strd	r3, r4, [r2]
				kd = KDE;
 8002ac0:	4a56      	ldr	r2, [pc, #344]	; (8002c1c <main+0x8e4>)
 8002ac2:	a451      	add	r4, pc, #324	; (adr r4, 8002c08 <main+0x8d0>)
 8002ac4:	e9d4 3400 	ldrd	r3, r4, [r4]
 8002ac8:	e9c2 3400 	strd	r3, r4, [r2]
				ki = KIE;
 8002acc:	4a54      	ldr	r2, [pc, #336]	; (8002c20 <main+0x8e8>)
 8002ace:	f04f 0300 	mov.w	r3, #0
 8002ad2:	f04f 0400 	mov.w	r4, #0
 8002ad6:	e9c2 3400 	strd	r3, r4, [r2]
#if USE_VELOCITY_CONTROL
				velocity_target = VELOCITY_TARGETE;
 8002ada:	4a52      	ldr	r2, [pc, #328]	; (8002c24 <main+0x8ec>)
 8002adc:	f04f 0300 	mov.w	r3, #0
 8002ae0:	4c51      	ldr	r4, [pc, #324]	; (8002c28 <main+0x8f0>)
 8002ae2:	e9c2 3400 	strd	r3, r4, [r2]
#else
			commonspeed = COMMONSPEEDE;
#endif
				running_initialize();
 8002ae6:	f000 fdd7 	bl	8003698 <running_initialize>

				while (enter) {
 8002aea:	e004      	b.n	8002af6 <main+0x7be>
					d_print();
 8002aec:	f7fe fbfa 	bl	80012e4 <d_print>
					HAL_Delay(250);
 8002af0:	20fa      	movs	r0, #250	; 0xfa
 8002af2:	f001 fc63 	bl	80043bc <HAL_Delay>
				while (enter) {
 8002af6:	4b4d      	ldr	r3, [pc, #308]	; (8002c2c <main+0x8f4>)
 8002af8:	781b      	ldrb	r3, [r3, #0]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d1f6      	bne.n	8002aec <main+0x7b4>
				}

				running_finalize();
 8002afe:	f000 fedf 	bl	80038c0 <running_finalize>
				break;
 8002b02:	e06f      	b.n	8002be4 <main+0x8ac>
			case 0x0F:
				if(playmode == flash_print)
 8002b04:	4b4b      	ldr	r3, [pc, #300]	; (8002c34 <main+0x8fc>)
 8002b06:	781b      	ldrb	r3, [r3, #0]
 8002b08:	2b0f      	cmp	r3, #15
 8002b0a:	d140      	bne.n	8002b8e <main+0x856>
                {
#if USE_FLASH
					// load flash output
					loadFlash(start_address, (uint8_t*) &flash_buffer,
 8002b0c:	4b4a      	ldr	r3, [pc, #296]	; (8002c38 <main+0x900>)
 8002b0e:	f241 22f8 	movw	r2, #4856	; 0x12f8
 8002b12:	494a      	ldr	r1, [pc, #296]	; (8002c3c <main+0x904>)
 8002b14:	4618      	mov	r0, r3
 8002b16:	f7fe fd50 	bl	80015ba <loadFlash>
							sizeof(FlashBuffer));
					printf("////////// Radius //////////\r\n");
 8002b1a:	4849      	ldr	r0, [pc, #292]	; (8002c40 <main+0x908>)
 8002b1c:	f007 f806 	bl	8009b2c <puts>
					printf("course_state_time_max = %5d\r\n", flash_buffer.course_state_time_max);
 8002b20:	4b46      	ldr	r3, [pc, #280]	; (8002c3c <main+0x904>)
 8002b22:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8002b26:	3310      	adds	r3, #16
 8002b28:	881b      	ldrh	r3, [r3, #0]
 8002b2a:	4619      	mov	r1, r3
 8002b2c:	4845      	ldr	r0, [pc, #276]	; (8002c44 <main+0x90c>)
 8002b2e:	f006 ff89 	bl	8009a44 <iprintf>
					for (int i = 0; i < COURSE_STATE_SIZE; i++)
 8002b32:	2300      	movs	r3, #0
 8002b34:	60bb      	str	r3, [r7, #8]
 8002b36:	e01d      	b.n	8002b74 <main+0x83c>
					{
						if(i >= flash_buffer.course_state_time_max + 1)
 8002b38:	4b40      	ldr	r3, [pc, #256]	; (8002c3c <main+0x904>)
 8002b3a:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8002b3e:	3310      	adds	r3, #16
 8002b40:	881b      	ldrh	r3, [r3, #0]
 8002b42:	3301      	adds	r3, #1
 8002b44:	68ba      	ldr	r2, [r7, #8]
 8002b46:	429a      	cmp	r2, r3
 8002b48:	db02      	blt.n	8002b50 <main+0x818>
						{
							printf(ESC_RED);
 8002b4a:	483f      	ldr	r0, [pc, #252]	; (8002c48 <main+0x910>)
 8002b4c:	f006 ff7a 	bl	8009a44 <iprintf>
						}
						printf("%3d, %6.3lf\r\n", i, flash_buffer.radius[i]);
 8002b50:	4a3a      	ldr	r2, [pc, #232]	; (8002c3c <main+0x904>)
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	00db      	lsls	r3, r3, #3
 8002b56:	4413      	add	r3, r2
 8002b58:	e9d3 3400 	ldrd	r3, r4, [r3]
 8002b5c:	461a      	mov	r2, r3
 8002b5e:	4623      	mov	r3, r4
 8002b60:	68b9      	ldr	r1, [r7, #8]
 8002b62:	483a      	ldr	r0, [pc, #232]	; (8002c4c <main+0x914>)
 8002b64:	f006 ff6e 	bl	8009a44 <iprintf>
						printf(ESC_DEF);
 8002b68:	4839      	ldr	r0, [pc, #228]	; (8002c50 <main+0x918>)
 8002b6a:	f006 ff6b 	bl	8009a44 <iprintf>
					for (int i = 0; i < COURSE_STATE_SIZE; i++)
 8002b6e:	68bb      	ldr	r3, [r7, #8]
 8002b70:	3301      	adds	r3, #1
 8002b72:	60bb      	str	r3, [r7, #8]
 8002b74:	68bb      	ldr	r3, [r7, #8]
 8002b76:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8002b7a:	dbdd      	blt.n	8002b38 <main+0x800>
					}
					while(!enter)
 8002b7c:	e002      	b.n	8002b84 <main+0x84c>
					{
						HAL_Delay(250);
 8002b7e:	20fa      	movs	r0, #250	; 0xfa
 8002b80:	f001 fc1c 	bl	80043bc <HAL_Delay>
					while(!enter)
 8002b84:	4b29      	ldr	r3, [pc, #164]	; (8002c2c <main+0x8f4>)
 8002b86:	781b      	ldrb	r3, [r3, #0]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d0f8      	beq.n	8002b7e <main+0x846>
				 }
				 #endif
				 #endif
				 */

				break;
 8002b8c:	e02a      	b.n	8002be4 <main+0x8ac>
					kp = KPF;
 8002b8e:	4a22      	ldr	r2, [pc, #136]	; (8002c18 <main+0x8e0>)
 8002b90:	a415      	add	r4, pc, #84	; (adr r4, 8002be8 <main+0x8b0>)
 8002b92:	e9d4 3400 	ldrd	r3, r4, [r4]
 8002b96:	e9c2 3400 	strd	r3, r4, [r2]
					kd = KDF;
 8002b9a:	4a20      	ldr	r2, [pc, #128]	; (8002c1c <main+0x8e4>)
 8002b9c:	a41c      	add	r4, pc, #112	; (adr r4, 8002c10 <main+0x8d8>)
 8002b9e:	e9d4 3400 	ldrd	r3, r4, [r4]
 8002ba2:	e9c2 3400 	strd	r3, r4, [r2]
					ki = KIF;
 8002ba6:	4a1e      	ldr	r2, [pc, #120]	; (8002c20 <main+0x8e8>)
 8002ba8:	f04f 0300 	mov.w	r3, #0
 8002bac:	f04f 0400 	mov.w	r4, #0
 8002bb0:	e9c2 3400 	strd	r3, r4, [r2]
					velocity_target = VELOCITY_TARGETF;
 8002bb4:	4a1b      	ldr	r2, [pc, #108]	; (8002c24 <main+0x8ec>)
 8002bb6:	f04f 0300 	mov.w	r3, #0
 8002bba:	4c1b      	ldr	r4, [pc, #108]	; (8002c28 <main+0x8f0>)
 8002bbc:	e9c2 3400 	strd	r3, r4, [r2]
					running_initialize();
 8002bc0:	f000 fd6a 	bl	8003698 <running_initialize>
					while (enter) {
 8002bc4:	e004      	b.n	8002bd0 <main+0x898>
						d_print();
 8002bc6:	f7fe fb8d 	bl	80012e4 <d_print>
						HAL_Delay(250);
 8002bca:	20fa      	movs	r0, #250	; 0xfa
 8002bcc:	f001 fbf6 	bl	80043bc <HAL_Delay>
					while (enter) {
 8002bd0:	4b16      	ldr	r3, [pc, #88]	; (8002c2c <main+0x8f4>)
 8002bd2:	781b      	ldrb	r3, [r3, #0]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d1f6      	bne.n	8002bc6 <main+0x88e>
					running_finalize();
 8002bd8:	f000 fe72 	bl	80038c0 <running_finalize>
				break;
 8002bdc:	e002      	b.n	8002be4 <main+0x8ac>
			default:
				break;
			} // switch(rotary_value)
		}	// if(enter)
 8002bde:	bf00      	nop
 8002be0:	e443      	b.n	800246a <main+0x132>
				break;
 8002be2:	bf00      	nop
		if (enter) {
 8002be4:	e441      	b.n	800246a <main+0x132>
 8002be6:	bf00      	nop
 8002be8:	a0000000 	.word	0xa0000000
 8002bec:	40159999 	.word	0x40159999
 8002bf0:	60000000 	.word	0x60000000
 8002bf4:	4070aab8 	.word	0x4070aab8
 8002bf8:	a0000000 	.word	0xa0000000
 8002bfc:	40711547 	.word	0x40711547
 8002c00:	60000000 	.word	0x60000000
 8002c04:	4071eab8 	.word	0x4071eab8
 8002c08:	a0000000 	.word	0xa0000000
 8002c0c:	40725547 	.word	0x40725547
 8002c10:	00000000 	.word	0x00000000
 8002c14:	4072c000 	.word	0x4072c000
 8002c18:	200017a8 	.word	0x200017a8
 8002c1c:	20000280 	.word	0x20000280
 8002c20:	20000368 	.word	0x20000368
 8002c24:	20001778 	.word	0x20001778
 8002c28:	408f4000 	.word	0x408f4000
 8002c2c:	200017cc 	.word	0x200017cc
 8002c30:	40718000 	.word	0x40718000
 8002c34:	200002b8 	.word	0x200002b8
 8002c38:	080e0000 	.word	0x080e0000
 8002c3c:	20000380 	.word	0x20000380
 8002c40:	0800d3a4 	.word	0x0800d3a4
 8002c44:	0800d3c4 	.word	0x0800d3c4
 8002c48:	0800d3e4 	.word	0x0800d3e4
 8002c4c:	0800d3ec 	.word	0x0800d3ec
 8002c50:	0800d300 	.word	0x0800d300

08002c54 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b094      	sub	sp, #80	; 0x50
 8002c58:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002c5a:	f107 0320 	add.w	r3, r7, #32
 8002c5e:	2230      	movs	r2, #48	; 0x30
 8002c60:	2100      	movs	r1, #0
 8002c62:	4618      	mov	r0, r3
 8002c64:	f006 f8a7 	bl	8008db6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002c68:	f107 030c 	add.w	r3, r7, #12
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	601a      	str	r2, [r3, #0]
 8002c70:	605a      	str	r2, [r3, #4]
 8002c72:	609a      	str	r2, [r3, #8]
 8002c74:	60da      	str	r2, [r3, #12]
 8002c76:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c78:	2300      	movs	r3, #0
 8002c7a:	60bb      	str	r3, [r7, #8]
 8002c7c:	4b28      	ldr	r3, [pc, #160]	; (8002d20 <SystemClock_Config+0xcc>)
 8002c7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c80:	4a27      	ldr	r2, [pc, #156]	; (8002d20 <SystemClock_Config+0xcc>)
 8002c82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c86:	6413      	str	r3, [r2, #64]	; 0x40
 8002c88:	4b25      	ldr	r3, [pc, #148]	; (8002d20 <SystemClock_Config+0xcc>)
 8002c8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c90:	60bb      	str	r3, [r7, #8]
 8002c92:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002c94:	2300      	movs	r3, #0
 8002c96:	607b      	str	r3, [r7, #4]
 8002c98:	4b22      	ldr	r3, [pc, #136]	; (8002d24 <SystemClock_Config+0xd0>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a21      	ldr	r2, [pc, #132]	; (8002d24 <SystemClock_Config+0xd0>)
 8002c9e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ca2:	6013      	str	r3, [r2, #0]
 8002ca4:	4b1f      	ldr	r3, [pc, #124]	; (8002d24 <SystemClock_Config+0xd0>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002cac:	607b      	str	r3, [r7, #4]
 8002cae:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002cb4:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8002cb8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002cba:	2302      	movs	r3, #2
 8002cbc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002cbe:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002cc2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002cc4:	2308      	movs	r3, #8
 8002cc6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002cc8:	23a8      	movs	r3, #168	; 0xa8
 8002cca:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002ccc:	2302      	movs	r3, #2
 8002cce:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002cd0:	2304      	movs	r3, #4
 8002cd2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002cd4:	f107 0320 	add.w	r3, r7, #32
 8002cd8:	4618      	mov	r0, r3
 8002cda:	f003 fa8f 	bl	80061fc <HAL_RCC_OscConfig>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d001      	beq.n	8002ce8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002ce4:	f000 fe9e 	bl	8003a24 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002ce8:	230f      	movs	r3, #15
 8002cea:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002cec:	2302      	movs	r3, #2
 8002cee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002cf4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002cf8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002cfa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002cfe:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002d00:	f107 030c 	add.w	r3, r7, #12
 8002d04:	2105      	movs	r1, #5
 8002d06:	4618      	mov	r0, r3
 8002d08:	f003 fce8 	bl	80066dc <HAL_RCC_ClockConfig>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d001      	beq.n	8002d16 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002d12:	f000 fe87 	bl	8003a24 <Error_Handler>
  }
}
 8002d16:	bf00      	nop
 8002d18:	3750      	adds	r7, #80	; 0x50
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}
 8002d1e:	bf00      	nop
 8002d20:	40023800 	.word	0x40023800
 8002d24:	40007000 	.word	0x40007000

08002d28 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b084      	sub	sp, #16
 8002d2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002d2e:	463b      	mov	r3, r7
 8002d30:	2200      	movs	r2, #0
 8002d32:	601a      	str	r2, [r3, #0]
 8002d34:	605a      	str	r2, [r3, #4]
 8002d36:	609a      	str	r2, [r3, #8]
 8002d38:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002d3a:	4b8a      	ldr	r3, [pc, #552]	; (8002f64 <MX_ADC1_Init+0x23c>)
 8002d3c:	4a8a      	ldr	r2, [pc, #552]	; (8002f68 <MX_ADC1_Init+0x240>)
 8002d3e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002d40:	4b88      	ldr	r3, [pc, #544]	; (8002f64 <MX_ADC1_Init+0x23c>)
 8002d42:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002d46:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002d48:	4b86      	ldr	r3, [pc, #536]	; (8002f64 <MX_ADC1_Init+0x23c>)
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8002d4e:	4b85      	ldr	r3, [pc, #532]	; (8002f64 <MX_ADC1_Init+0x23c>)
 8002d50:	2201      	movs	r2, #1
 8002d52:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002d54:	4b83      	ldr	r3, [pc, #524]	; (8002f64 <MX_ADC1_Init+0x23c>)
 8002d56:	2201      	movs	r2, #1
 8002d58:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002d5a:	4b82      	ldr	r3, [pc, #520]	; (8002f64 <MX_ADC1_Init+0x23c>)
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002d62:	4b80      	ldr	r3, [pc, #512]	; (8002f64 <MX_ADC1_Init+0x23c>)
 8002d64:	2200      	movs	r2, #0
 8002d66:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002d68:	4b7e      	ldr	r3, [pc, #504]	; (8002f64 <MX_ADC1_Init+0x23c>)
 8002d6a:	4a80      	ldr	r2, [pc, #512]	; (8002f6c <MX_ADC1_Init+0x244>)
 8002d6c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002d6e:	4b7d      	ldr	r3, [pc, #500]	; (8002f64 <MX_ADC1_Init+0x23c>)
 8002d70:	2200      	movs	r2, #0
 8002d72:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 16;
 8002d74:	4b7b      	ldr	r3, [pc, #492]	; (8002f64 <MX_ADC1_Init+0x23c>)
 8002d76:	2210      	movs	r2, #16
 8002d78:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8002d7a:	4b7a      	ldr	r3, [pc, #488]	; (8002f64 <MX_ADC1_Init+0x23c>)
 8002d7c:	2201      	movs	r2, #1
 8002d7e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002d82:	4b78      	ldr	r3, [pc, #480]	; (8002f64 <MX_ADC1_Init+0x23c>)
 8002d84:	2201      	movs	r2, #1
 8002d86:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002d88:	4876      	ldr	r0, [pc, #472]	; (8002f64 <MX_ADC1_Init+0x23c>)
 8002d8a:	f001 fb39 	bl	8004400 <HAL_ADC_Init>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d001      	beq.n	8002d98 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8002d94:	f000 fe46 	bl	8003a24 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8002d98:	2309      	movs	r3, #9
 8002d9a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8002da0:	2303      	movs	r3, #3
 8002da2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002da4:	463b      	mov	r3, r7
 8002da6:	4619      	mov	r1, r3
 8002da8:	486e      	ldr	r0, [pc, #440]	; (8002f64 <MX_ADC1_Init+0x23c>)
 8002daa:	f001 fcbd 	bl	8004728 <HAL_ADC_ConfigChannel>
 8002dae:	4603      	mov	r3, r0
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d001      	beq.n	8002db8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8002db4:	f000 fe36 	bl	8003a24 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8002db8:	230a      	movs	r3, #10
 8002dba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8002dbc:	2302      	movs	r3, #2
 8002dbe:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002dc0:	463b      	mov	r3, r7
 8002dc2:	4619      	mov	r1, r3
 8002dc4:	4867      	ldr	r0, [pc, #412]	; (8002f64 <MX_ADC1_Init+0x23c>)
 8002dc6:	f001 fcaf 	bl	8004728 <HAL_ADC_ConfigChannel>
 8002dca:	4603      	mov	r3, r0
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d001      	beq.n	8002dd4 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8002dd0:	f000 fe28 	bl	8003a24 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8002dd4:	2308      	movs	r3, #8
 8002dd6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8002dd8:	2303      	movs	r3, #3
 8002dda:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002ddc:	463b      	mov	r3, r7
 8002dde:	4619      	mov	r1, r3
 8002de0:	4860      	ldr	r0, [pc, #384]	; (8002f64 <MX_ADC1_Init+0x23c>)
 8002de2:	f001 fca1 	bl	8004728 <HAL_ADC_ConfigChannel>
 8002de6:	4603      	mov	r3, r0
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d001      	beq.n	8002df0 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8002dec:	f000 fe1a 	bl	8003a24 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8002df0:	230b      	movs	r3, #11
 8002df2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8002df4:	2304      	movs	r3, #4
 8002df6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002df8:	463b      	mov	r3, r7
 8002dfa:	4619      	mov	r1, r3
 8002dfc:	4859      	ldr	r0, [pc, #356]	; (8002f64 <MX_ADC1_Init+0x23c>)
 8002dfe:	f001 fc93 	bl	8004728 <HAL_ADC_ConfigChannel>
 8002e02:	4603      	mov	r3, r0
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d001      	beq.n	8002e0c <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8002e08:	f000 fe0c 	bl	8003a24 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8002e0c:	230f      	movs	r3, #15
 8002e0e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8002e10:	2305      	movs	r3, #5
 8002e12:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002e14:	463b      	mov	r3, r7
 8002e16:	4619      	mov	r1, r3
 8002e18:	4852      	ldr	r0, [pc, #328]	; (8002f64 <MX_ADC1_Init+0x23c>)
 8002e1a:	f001 fc85 	bl	8004728 <HAL_ADC_ConfigChannel>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d001      	beq.n	8002e28 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 8002e24:	f000 fdfe 	bl	8003a24 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8002e28:	230c      	movs	r3, #12
 8002e2a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8002e2c:	2306      	movs	r3, #6
 8002e2e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002e30:	463b      	mov	r3, r7
 8002e32:	4619      	mov	r1, r3
 8002e34:	484b      	ldr	r0, [pc, #300]	; (8002f64 <MX_ADC1_Init+0x23c>)
 8002e36:	f001 fc77 	bl	8004728 <HAL_ADC_ConfigChannel>
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d001      	beq.n	8002e44 <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 8002e40:	f000 fdf0 	bl	8003a24 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8002e44:	230e      	movs	r3, #14
 8002e46:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8002e48:	2307      	movs	r3, #7
 8002e4a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002e4c:	463b      	mov	r3, r7
 8002e4e:	4619      	mov	r1, r3
 8002e50:	4844      	ldr	r0, [pc, #272]	; (8002f64 <MX_ADC1_Init+0x23c>)
 8002e52:	f001 fc69 	bl	8004728 <HAL_ADC_ConfigChannel>
 8002e56:	4603      	mov	r3, r0
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d001      	beq.n	8002e60 <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 8002e5c:	f000 fde2 	bl	8003a24 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8002e60:	230d      	movs	r3, #13
 8002e62:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8002e64:	2308      	movs	r3, #8
 8002e66:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002e68:	463b      	mov	r3, r7
 8002e6a:	4619      	mov	r1, r3
 8002e6c:	483d      	ldr	r0, [pc, #244]	; (8002f64 <MX_ADC1_Init+0x23c>)
 8002e6e:	f001 fc5b 	bl	8004728 <HAL_ADC_ConfigChannel>
 8002e72:	4603      	mov	r3, r0
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d001      	beq.n	8002e7c <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 8002e78:	f000 fdd4 	bl	8003a24 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8002e7c:	2307      	movs	r3, #7
 8002e7e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 8002e80:	2309      	movs	r3, #9
 8002e82:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002e84:	463b      	mov	r3, r7
 8002e86:	4619      	mov	r1, r3
 8002e88:	4836      	ldr	r0, [pc, #216]	; (8002f64 <MX_ADC1_Init+0x23c>)
 8002e8a:	f001 fc4d 	bl	8004728 <HAL_ADC_ConfigChannel>
 8002e8e:	4603      	mov	r3, r0
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d001      	beq.n	8002e98 <MX_ADC1_Init+0x170>
  {
    Error_Handler();
 8002e94:	f000 fdc6 	bl	8003a24 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002e98:	2300      	movs	r3, #0
 8002e9a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 8002e9c:	230a      	movs	r3, #10
 8002e9e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002ea0:	463b      	mov	r3, r7
 8002ea2:	4619      	mov	r1, r3
 8002ea4:	482f      	ldr	r0, [pc, #188]	; (8002f64 <MX_ADC1_Init+0x23c>)
 8002ea6:	f001 fc3f 	bl	8004728 <HAL_ADC_ConfigChannel>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d001      	beq.n	8002eb4 <MX_ADC1_Init+0x18c>
  {
    Error_Handler();
 8002eb0:	f000 fdb8 	bl	8003a24 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8002eb4:	2306      	movs	r3, #6
 8002eb6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 8002eb8:	230b      	movs	r3, #11
 8002eba:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002ebc:	463b      	mov	r3, r7
 8002ebe:	4619      	mov	r1, r3
 8002ec0:	4828      	ldr	r0, [pc, #160]	; (8002f64 <MX_ADC1_Init+0x23c>)
 8002ec2:	f001 fc31 	bl	8004728 <HAL_ADC_ConfigChannel>
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d001      	beq.n	8002ed0 <MX_ADC1_Init+0x1a8>
  {
    Error_Handler();
 8002ecc:	f000 fdaa 	bl	8003a24 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 8002ed4:	230c      	movs	r3, #12
 8002ed6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002ed8:	463b      	mov	r3, r7
 8002eda:	4619      	mov	r1, r3
 8002edc:	4821      	ldr	r0, [pc, #132]	; (8002f64 <MX_ADC1_Init+0x23c>)
 8002ede:	f001 fc23 	bl	8004728 <HAL_ADC_ConfigChannel>
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d001      	beq.n	8002eec <MX_ADC1_Init+0x1c4>
  {
    Error_Handler();
 8002ee8:	f000 fd9c 	bl	8003a24 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8002eec:	2305      	movs	r3, #5
 8002eee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 13;
 8002ef0:	230d      	movs	r3, #13
 8002ef2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002ef4:	463b      	mov	r3, r7
 8002ef6:	4619      	mov	r1, r3
 8002ef8:	481a      	ldr	r0, [pc, #104]	; (8002f64 <MX_ADC1_Init+0x23c>)
 8002efa:	f001 fc15 	bl	8004728 <HAL_ADC_ConfigChannel>
 8002efe:	4603      	mov	r3, r0
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d001      	beq.n	8002f08 <MX_ADC1_Init+0x1e0>
  {
    Error_Handler();
 8002f04:	f000 fd8e 	bl	8003a24 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8002f08:	2302      	movs	r3, #2
 8002f0a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 14;
 8002f0c:	230e      	movs	r3, #14
 8002f0e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002f10:	463b      	mov	r3, r7
 8002f12:	4619      	mov	r1, r3
 8002f14:	4813      	ldr	r0, [pc, #76]	; (8002f64 <MX_ADC1_Init+0x23c>)
 8002f16:	f001 fc07 	bl	8004728 <HAL_ADC_ConfigChannel>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d001      	beq.n	8002f24 <MX_ADC1_Init+0x1fc>
  {
    Error_Handler();
 8002f20:	f000 fd80 	bl	8003a24 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8002f24:	2304      	movs	r3, #4
 8002f26:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 15;
 8002f28:	230f      	movs	r3, #15
 8002f2a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002f2c:	463b      	mov	r3, r7
 8002f2e:	4619      	mov	r1, r3
 8002f30:	480c      	ldr	r0, [pc, #48]	; (8002f64 <MX_ADC1_Init+0x23c>)
 8002f32:	f001 fbf9 	bl	8004728 <HAL_ADC_ConfigChannel>
 8002f36:	4603      	mov	r3, r0
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d001      	beq.n	8002f40 <MX_ADC1_Init+0x218>
  {
    Error_Handler();
 8002f3c:	f000 fd72 	bl	8003a24 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8002f40:	2303      	movs	r3, #3
 8002f42:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 16;
 8002f44:	2310      	movs	r3, #16
 8002f46:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002f48:	463b      	mov	r3, r7
 8002f4a:	4619      	mov	r1, r3
 8002f4c:	4805      	ldr	r0, [pc, #20]	; (8002f64 <MX_ADC1_Init+0x23c>)
 8002f4e:	f001 fbeb 	bl	8004728 <HAL_ADC_ConfigChannel>
 8002f52:	4603      	mov	r3, r0
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d001      	beq.n	8002f5c <MX_ADC1_Init+0x234>
  {
    Error_Handler();
 8002f58:	f000 fd64 	bl	8003a24 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002f5c:	bf00      	nop
 8002f5e:	3710      	adds	r7, #16
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bd80      	pop	{r7, pc}
 8002f64:	2000193c 	.word	0x2000193c
 8002f68:	40012000 	.word	0x40012000
 8002f6c:	0f000001 	.word	0x0f000001

08002f70 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002f74:	4b12      	ldr	r3, [pc, #72]	; (8002fc0 <MX_I2C1_Init+0x50>)
 8002f76:	4a13      	ldr	r2, [pc, #76]	; (8002fc4 <MX_I2C1_Init+0x54>)
 8002f78:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002f7a:	4b11      	ldr	r3, [pc, #68]	; (8002fc0 <MX_I2C1_Init+0x50>)
 8002f7c:	4a12      	ldr	r2, [pc, #72]	; (8002fc8 <MX_I2C1_Init+0x58>)
 8002f7e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002f80:	4b0f      	ldr	r3, [pc, #60]	; (8002fc0 <MX_I2C1_Init+0x50>)
 8002f82:	2200      	movs	r2, #0
 8002f84:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002f86:	4b0e      	ldr	r3, [pc, #56]	; (8002fc0 <MX_I2C1_Init+0x50>)
 8002f88:	2200      	movs	r2, #0
 8002f8a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002f8c:	4b0c      	ldr	r3, [pc, #48]	; (8002fc0 <MX_I2C1_Init+0x50>)
 8002f8e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002f92:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002f94:	4b0a      	ldr	r3, [pc, #40]	; (8002fc0 <MX_I2C1_Init+0x50>)
 8002f96:	2200      	movs	r2, #0
 8002f98:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002f9a:	4b09      	ldr	r3, [pc, #36]	; (8002fc0 <MX_I2C1_Init+0x50>)
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002fa0:	4b07      	ldr	r3, [pc, #28]	; (8002fc0 <MX_I2C1_Init+0x50>)
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 8002fa6:	4b06      	ldr	r3, [pc, #24]	; (8002fc0 <MX_I2C1_Init+0x50>)
 8002fa8:	2280      	movs	r2, #128	; 0x80
 8002faa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002fac:	4804      	ldr	r0, [pc, #16]	; (8002fc0 <MX_I2C1_Init+0x50>)
 8002fae:	f002 ffed 	bl	8005f8c <HAL_I2C_Init>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d001      	beq.n	8002fbc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002fb8:	f000 fd34 	bl	8003a24 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002fbc:	bf00      	nop
 8002fbe:	bd80      	pop	{r7, pc}
 8002fc0:	20001868 	.word	0x20001868
 8002fc4:	40005400 	.word	0x40005400
 8002fc8:	000186a0 	.word	0x000186a0

08002fcc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002fd0:	4b17      	ldr	r3, [pc, #92]	; (8003030 <MX_SPI2_Init+0x64>)
 8002fd2:	4a18      	ldr	r2, [pc, #96]	; (8003034 <MX_SPI2_Init+0x68>)
 8002fd4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002fd6:	4b16      	ldr	r3, [pc, #88]	; (8003030 <MX_SPI2_Init+0x64>)
 8002fd8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002fdc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002fde:	4b14      	ldr	r3, [pc, #80]	; (8003030 <MX_SPI2_Init+0x64>)
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002fe4:	4b12      	ldr	r3, [pc, #72]	; (8003030 <MX_SPI2_Init+0x64>)
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002fea:	4b11      	ldr	r3, [pc, #68]	; (8003030 <MX_SPI2_Init+0x64>)
 8002fec:	2202      	movs	r2, #2
 8002fee:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002ff0:	4b0f      	ldr	r3, [pc, #60]	; (8003030 <MX_SPI2_Init+0x64>)
 8002ff2:	2201      	movs	r2, #1
 8002ff4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002ff6:	4b0e      	ldr	r3, [pc, #56]	; (8003030 <MX_SPI2_Init+0x64>)
 8002ff8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002ffc:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8002ffe:	4b0c      	ldr	r3, [pc, #48]	; (8003030 <MX_SPI2_Init+0x64>)
 8003000:	2228      	movs	r2, #40	; 0x28
 8003002:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003004:	4b0a      	ldr	r3, [pc, #40]	; (8003030 <MX_SPI2_Init+0x64>)
 8003006:	2200      	movs	r2, #0
 8003008:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800300a:	4b09      	ldr	r3, [pc, #36]	; (8003030 <MX_SPI2_Init+0x64>)
 800300c:	2200      	movs	r2, #0
 800300e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003010:	4b07      	ldr	r3, [pc, #28]	; (8003030 <MX_SPI2_Init+0x64>)
 8003012:	2200      	movs	r2, #0
 8003014:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8003016:	4b06      	ldr	r3, [pc, #24]	; (8003030 <MX_SPI2_Init+0x64>)
 8003018:	220a      	movs	r2, #10
 800301a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800301c:	4804      	ldr	r0, [pc, #16]	; (8003030 <MX_SPI2_Init+0x64>)
 800301e:	f003 fd4d 	bl	8006abc <HAL_SPI_Init>
 8003022:	4603      	mov	r3, r0
 8003024:	2b00      	cmp	r3, #0
 8003026:	d001      	beq.n	800302c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8003028:	f000 fcfc 	bl	8003a24 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800302c:	bf00      	nop
 800302e:	bd80      	pop	{r7, pc}
 8003030:	200017d0 	.word	0x200017d0
 8003034:	40003800 	.word	0x40003800

08003038 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b08c      	sub	sp, #48	; 0x30
 800303c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800303e:	f107 030c 	add.w	r3, r7, #12
 8003042:	2224      	movs	r2, #36	; 0x24
 8003044:	2100      	movs	r1, #0
 8003046:	4618      	mov	r0, r3
 8003048:	f005 feb5 	bl	8008db6 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800304c:	1d3b      	adds	r3, r7, #4
 800304e:	2200      	movs	r2, #0
 8003050:	601a      	str	r2, [r3, #0]
 8003052:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003054:	4b22      	ldr	r3, [pc, #136]	; (80030e0 <MX_TIM1_Init+0xa8>)
 8003056:	4a23      	ldr	r2, [pc, #140]	; (80030e4 <MX_TIM1_Init+0xac>)
 8003058:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800305a:	4b21      	ldr	r3, [pc, #132]	; (80030e0 <MX_TIM1_Init+0xa8>)
 800305c:	2200      	movs	r2, #0
 800305e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003060:	4b1f      	ldr	r3, [pc, #124]	; (80030e0 <MX_TIM1_Init+0xa8>)
 8003062:	2200      	movs	r2, #0
 8003064:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2047;
 8003066:	4b1e      	ldr	r3, [pc, #120]	; (80030e0 <MX_TIM1_Init+0xa8>)
 8003068:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800306c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800306e:	4b1c      	ldr	r3, [pc, #112]	; (80030e0 <MX_TIM1_Init+0xa8>)
 8003070:	2200      	movs	r2, #0
 8003072:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003074:	4b1a      	ldr	r3, [pc, #104]	; (80030e0 <MX_TIM1_Init+0xa8>)
 8003076:	2200      	movs	r2, #0
 8003078:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800307a:	4b19      	ldr	r3, [pc, #100]	; (80030e0 <MX_TIM1_Init+0xa8>)
 800307c:	2200      	movs	r2, #0
 800307e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003080:	2303      	movs	r3, #3
 8003082:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003084:	2300      	movs	r3, #0
 8003086:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003088:	2301      	movs	r3, #1
 800308a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800308c:	2300      	movs	r3, #0
 800308e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003090:	2300      	movs	r3, #0
 8003092:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003094:	2300      	movs	r3, #0
 8003096:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003098:	2301      	movs	r3, #1
 800309a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800309c:	2300      	movs	r3, #0
 800309e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80030a0:	2300      	movs	r3, #0
 80030a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80030a4:	f107 030c 	add.w	r3, r7, #12
 80030a8:	4619      	mov	r1, r3
 80030aa:	480d      	ldr	r0, [pc, #52]	; (80030e0 <MX_TIM1_Init+0xa8>)
 80030ac:	f004 fb96 	bl	80077dc <HAL_TIM_Encoder_Init>
 80030b0:	4603      	mov	r3, r0
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d001      	beq.n	80030ba <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 80030b6:	f000 fcb5 	bl	8003a24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80030ba:	2300      	movs	r3, #0
 80030bc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80030be:	2300      	movs	r3, #0
 80030c0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80030c2:	1d3b      	adds	r3, r7, #4
 80030c4:	4619      	mov	r1, r3
 80030c6:	4806      	ldr	r0, [pc, #24]	; (80030e0 <MX_TIM1_Init+0xa8>)
 80030c8:	f005 f904 	bl	80082d4 <HAL_TIMEx_MasterConfigSynchronization>
 80030cc:	4603      	mov	r3, r0
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d001      	beq.n	80030d6 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 80030d2:	f000 fca7 	bl	8003a24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80030d6:	bf00      	nop
 80030d8:	3730      	adds	r7, #48	; 0x30
 80030da:	46bd      	mov	sp, r7
 80030dc:	bd80      	pop	{r7, pc}
 80030de:	bf00      	nop
 80030e0:	20001a64 	.word	0x20001a64
 80030e4:	40010000 	.word	0x40010000

080030e8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b08c      	sub	sp, #48	; 0x30
 80030ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80030ee:	f107 030c 	add.w	r3, r7, #12
 80030f2:	2224      	movs	r2, #36	; 0x24
 80030f4:	2100      	movs	r1, #0
 80030f6:	4618      	mov	r0, r3
 80030f8:	f005 fe5d 	bl	8008db6 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80030fc:	1d3b      	adds	r3, r7, #4
 80030fe:	2200      	movs	r2, #0
 8003100:	601a      	str	r2, [r3, #0]
 8003102:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003104:	4b20      	ldr	r3, [pc, #128]	; (8003188 <MX_TIM3_Init+0xa0>)
 8003106:	4a21      	ldr	r2, [pc, #132]	; (800318c <MX_TIM3_Init+0xa4>)
 8003108:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800310a:	4b1f      	ldr	r3, [pc, #124]	; (8003188 <MX_TIM3_Init+0xa0>)
 800310c:	2200      	movs	r2, #0
 800310e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003110:	4b1d      	ldr	r3, [pc, #116]	; (8003188 <MX_TIM3_Init+0xa0>)
 8003112:	2200      	movs	r2, #0
 8003114:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2047;
 8003116:	4b1c      	ldr	r3, [pc, #112]	; (8003188 <MX_TIM3_Init+0xa0>)
 8003118:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800311c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800311e:	4b1a      	ldr	r3, [pc, #104]	; (8003188 <MX_TIM3_Init+0xa0>)
 8003120:	2200      	movs	r2, #0
 8003122:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003124:	4b18      	ldr	r3, [pc, #96]	; (8003188 <MX_TIM3_Init+0xa0>)
 8003126:	2200      	movs	r2, #0
 8003128:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800312a:	2303      	movs	r3, #3
 800312c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800312e:	2300      	movs	r3, #0
 8003130:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003132:	2301      	movs	r3, #1
 8003134:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003136:	2300      	movs	r3, #0
 8003138:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800313a:	2300      	movs	r3, #0
 800313c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800313e:	2300      	movs	r3, #0
 8003140:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003142:	2301      	movs	r3, #1
 8003144:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003146:	2300      	movs	r3, #0
 8003148:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800314a:	2300      	movs	r3, #0
 800314c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800314e:	f107 030c 	add.w	r3, r7, #12
 8003152:	4619      	mov	r1, r3
 8003154:	480c      	ldr	r0, [pc, #48]	; (8003188 <MX_TIM3_Init+0xa0>)
 8003156:	f004 fb41 	bl	80077dc <HAL_TIM_Encoder_Init>
 800315a:	4603      	mov	r3, r0
 800315c:	2b00      	cmp	r3, #0
 800315e:	d001      	beq.n	8003164 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8003160:	f000 fc60 	bl	8003a24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003164:	2300      	movs	r3, #0
 8003166:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003168:	2300      	movs	r3, #0
 800316a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800316c:	1d3b      	adds	r3, r7, #4
 800316e:	4619      	mov	r1, r3
 8003170:	4805      	ldr	r0, [pc, #20]	; (8003188 <MX_TIM3_Init+0xa0>)
 8003172:	f005 f8af 	bl	80082d4 <HAL_TIMEx_MasterConfigSynchronization>
 8003176:	4603      	mov	r3, r0
 8003178:	2b00      	cmp	r3, #0
 800317a:	d001      	beq.n	8003180 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 800317c:	f000 fc52 	bl	8003a24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003180:	bf00      	nop
 8003182:	3730      	adds	r7, #48	; 0x30
 8003184:	46bd      	mov	sp, r7
 8003186:	bd80      	pop	{r7, pc}
 8003188:	200018fc 	.word	0x200018fc
 800318c:	40000400 	.word	0x40000400

08003190 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b08a      	sub	sp, #40	; 0x28
 8003194:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003196:	f107 0320 	add.w	r3, r7, #32
 800319a:	2200      	movs	r2, #0
 800319c:	601a      	str	r2, [r3, #0]
 800319e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80031a0:	1d3b      	adds	r3, r7, #4
 80031a2:	2200      	movs	r2, #0
 80031a4:	601a      	str	r2, [r3, #0]
 80031a6:	605a      	str	r2, [r3, #4]
 80031a8:	609a      	str	r2, [r3, #8]
 80031aa:	60da      	str	r2, [r3, #12]
 80031ac:	611a      	str	r2, [r3, #16]
 80031ae:	615a      	str	r2, [r3, #20]
 80031b0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80031b2:	4b27      	ldr	r3, [pc, #156]	; (8003250 <MX_TIM4_Init+0xc0>)
 80031b4:	4a27      	ldr	r2, [pc, #156]	; (8003254 <MX_TIM4_Init+0xc4>)
 80031b6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 2;
 80031b8:	4b25      	ldr	r3, [pc, #148]	; (8003250 <MX_TIM4_Init+0xc0>)
 80031ba:	2202      	movs	r2, #2
 80031bc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031be:	4b24      	ldr	r3, [pc, #144]	; (8003250 <MX_TIM4_Init+0xc0>)
 80031c0:	2200      	movs	r2, #0
 80031c2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 80031c4:	4b22      	ldr	r3, [pc, #136]	; (8003250 <MX_TIM4_Init+0xc0>)
 80031c6:	f240 32e7 	movw	r2, #999	; 0x3e7
 80031ca:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80031cc:	4b20      	ldr	r3, [pc, #128]	; (8003250 <MX_TIM4_Init+0xc0>)
 80031ce:	2200      	movs	r2, #0
 80031d0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80031d2:	4b1f      	ldr	r3, [pc, #124]	; (8003250 <MX_TIM4_Init+0xc0>)
 80031d4:	2200      	movs	r2, #0
 80031d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80031d8:	481d      	ldr	r0, [pc, #116]	; (8003250 <MX_TIM4_Init+0xc0>)
 80031da:	f004 fa3d 	bl	8007658 <HAL_TIM_PWM_Init>
 80031de:	4603      	mov	r3, r0
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d001      	beq.n	80031e8 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 80031e4:	f000 fc1e 	bl	8003a24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80031e8:	2300      	movs	r3, #0
 80031ea:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80031ec:	2300      	movs	r3, #0
 80031ee:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80031f0:	f107 0320 	add.w	r3, r7, #32
 80031f4:	4619      	mov	r1, r3
 80031f6:	4816      	ldr	r0, [pc, #88]	; (8003250 <MX_TIM4_Init+0xc0>)
 80031f8:	f005 f86c 	bl	80082d4 <HAL_TIMEx_MasterConfigSynchronization>
 80031fc:	4603      	mov	r3, r0
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d001      	beq.n	8003206 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8003202:	f000 fc0f 	bl	8003a24 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003206:	2360      	movs	r3, #96	; 0x60
 8003208:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800320a:	2300      	movs	r3, #0
 800320c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800320e:	2300      	movs	r3, #0
 8003210:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003212:	2300      	movs	r3, #0
 8003214:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003216:	1d3b      	adds	r3, r7, #4
 8003218:	2200      	movs	r2, #0
 800321a:	4619      	mov	r1, r3
 800321c:	480c      	ldr	r0, [pc, #48]	; (8003250 <MX_TIM4_Init+0xc0>)
 800321e:	f004 fcf5 	bl	8007c0c <HAL_TIM_PWM_ConfigChannel>
 8003222:	4603      	mov	r3, r0
 8003224:	2b00      	cmp	r3, #0
 8003226:	d001      	beq.n	800322c <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8003228:	f000 fbfc 	bl	8003a24 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800322c:	1d3b      	adds	r3, r7, #4
 800322e:	2204      	movs	r2, #4
 8003230:	4619      	mov	r1, r3
 8003232:	4807      	ldr	r0, [pc, #28]	; (8003250 <MX_TIM4_Init+0xc0>)
 8003234:	f004 fcea 	bl	8007c0c <HAL_TIM_PWM_ConfigChannel>
 8003238:	4603      	mov	r3, r0
 800323a:	2b00      	cmp	r3, #0
 800323c:	d001      	beq.n	8003242 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 800323e:	f000 fbf1 	bl	8003a24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8003242:	4803      	ldr	r0, [pc, #12]	; (8003250 <MX_TIM4_Init+0xc0>)
 8003244:	f000 fe88 	bl	8003f58 <HAL_TIM_MspPostInit>

}
 8003248:	bf00      	nop
 800324a:	3728      	adds	r7, #40	; 0x28
 800324c:	46bd      	mov	sp, r7
 800324e:	bd80      	pop	{r7, pc}
 8003250:	20001828 	.word	0x20001828
 8003254:	40000800 	.word	0x40000800

08003258 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b082      	sub	sp, #8
 800325c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800325e:	463b      	mov	r3, r7
 8003260:	2200      	movs	r2, #0
 8003262:	601a      	str	r2, [r3, #0]
 8003264:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003266:	4b15      	ldr	r3, [pc, #84]	; (80032bc <MX_TIM6_Init+0x64>)
 8003268:	4a15      	ldr	r2, [pc, #84]	; (80032c0 <MX_TIM6_Init+0x68>)
 800326a:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 4;
 800326c:	4b13      	ldr	r3, [pc, #76]	; (80032bc <MX_TIM6_Init+0x64>)
 800326e:	2204      	movs	r2, #4
 8003270:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003272:	4b12      	ldr	r3, [pc, #72]	; (80032bc <MX_TIM6_Init+0x64>)
 8003274:	2200      	movs	r2, #0
 8003276:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 16799;
 8003278:	4b10      	ldr	r3, [pc, #64]	; (80032bc <MX_TIM6_Init+0x64>)
 800327a:	f244 129f 	movw	r2, #16799	; 0x419f
 800327e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003280:	4b0e      	ldr	r3, [pc, #56]	; (80032bc <MX_TIM6_Init+0x64>)
 8003282:	2200      	movs	r2, #0
 8003284:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003286:	480d      	ldr	r0, [pc, #52]	; (80032bc <MX_TIM6_Init+0x64>)
 8003288:	f004 f96c 	bl	8007564 <HAL_TIM_Base_Init>
 800328c:	4603      	mov	r3, r0
 800328e:	2b00      	cmp	r3, #0
 8003290:	d001      	beq.n	8003296 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8003292:	f000 fbc7 	bl	8003a24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003296:	2300      	movs	r3, #0
 8003298:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800329a:	2300      	movs	r3, #0
 800329c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800329e:	463b      	mov	r3, r7
 80032a0:	4619      	mov	r1, r3
 80032a2:	4806      	ldr	r0, [pc, #24]	; (80032bc <MX_TIM6_Init+0x64>)
 80032a4:	f005 f816 	bl	80082d4 <HAL_TIMEx_MasterConfigSynchronization>
 80032a8:	4603      	mov	r3, r0
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d001      	beq.n	80032b2 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80032ae:	f000 fbb9 	bl	8003a24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80032b2:	bf00      	nop
 80032b4:	3708      	adds	r7, #8
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bd80      	pop	{r7, pc}
 80032ba:	bf00      	nop
 80032bc:	20001a24 	.word	0x20001a24
 80032c0:	40001000 	.word	0x40001000

080032c4 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 80032c8:	4b0e      	ldr	r3, [pc, #56]	; (8003304 <MX_TIM10_Init+0x40>)
 80032ca:	4a0f      	ldr	r2, [pc, #60]	; (8003308 <MX_TIM10_Init+0x44>)
 80032cc:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 4;
 80032ce:	4b0d      	ldr	r3, [pc, #52]	; (8003304 <MX_TIM10_Init+0x40>)
 80032d0:	2204      	movs	r2, #4
 80032d2:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80032d4:	4b0b      	ldr	r3, [pc, #44]	; (8003304 <MX_TIM10_Init+0x40>)
 80032d6:	2200      	movs	r2, #0
 80032d8:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 33599;
 80032da:	4b0a      	ldr	r3, [pc, #40]	; (8003304 <MX_TIM10_Init+0x40>)
 80032dc:	f248 323f 	movw	r2, #33599	; 0x833f
 80032e0:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80032e2:	4b08      	ldr	r3, [pc, #32]	; (8003304 <MX_TIM10_Init+0x40>)
 80032e4:	2200      	movs	r2, #0
 80032e6:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80032e8:	4b06      	ldr	r3, [pc, #24]	; (8003304 <MX_TIM10_Init+0x40>)
 80032ea:	2200      	movs	r2, #0
 80032ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80032ee:	4805      	ldr	r0, [pc, #20]	; (8003304 <MX_TIM10_Init+0x40>)
 80032f0:	f004 f938 	bl	8007564 <HAL_TIM_Base_Init>
 80032f4:	4603      	mov	r3, r0
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d001      	beq.n	80032fe <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 80032fa:	f000 fb93 	bl	8003a24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 80032fe:	bf00      	nop
 8003300:	bd80      	pop	{r7, pc}
 8003302:	bf00      	nop
 8003304:	200018bc 	.word	0x200018bc
 8003308:	40014400 	.word	0x40014400

0800330c <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8003310:	4b0e      	ldr	r3, [pc, #56]	; (800334c <MX_TIM11_Init+0x40>)
 8003312:	4a0f      	ldr	r2, [pc, #60]	; (8003350 <MX_TIM11_Init+0x44>)
 8003314:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 4;
 8003316:	4b0d      	ldr	r3, [pc, #52]	; (800334c <MX_TIM11_Init+0x40>)
 8003318:	2204      	movs	r2, #4
 800331a:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 800331c:	4b0b      	ldr	r3, [pc, #44]	; (800334c <MX_TIM11_Init+0x40>)
 800331e:	2200      	movs	r2, #0
 8003320:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 33599;
 8003322:	4b0a      	ldr	r3, [pc, #40]	; (800334c <MX_TIM11_Init+0x40>)
 8003324:	f248 323f 	movw	r2, #33599	; 0x833f
 8003328:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800332a:	4b08      	ldr	r3, [pc, #32]	; (800334c <MX_TIM11_Init+0x40>)
 800332c:	2200      	movs	r2, #0
 800332e:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003330:	4b06      	ldr	r3, [pc, #24]	; (800334c <MX_TIM11_Init+0x40>)
 8003332:	2200      	movs	r2, #0
 8003334:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8003336:	4805      	ldr	r0, [pc, #20]	; (800334c <MX_TIM11_Init+0x40>)
 8003338:	f004 f914 	bl	8007564 <HAL_TIM_Base_Init>
 800333c:	4603      	mov	r3, r0
 800333e:	2b00      	cmp	r3, #0
 8003340:	d001      	beq.n	8003346 <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8003342:	f000 fb6f 	bl	8003a24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8003346:	bf00      	nop
 8003348:	bd80      	pop	{r7, pc}
 800334a:	bf00      	nop
 800334c:	20001984 	.word	0x20001984
 8003350:	40014800 	.word	0x40014800

08003354 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8003358:	4b0e      	ldr	r3, [pc, #56]	; (8003394 <MX_TIM14_Init+0x40>)
 800335a:	4a0f      	ldr	r2, [pc, #60]	; (8003398 <MX_TIM14_Init+0x44>)
 800335c:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 4;
 800335e:	4b0d      	ldr	r3, [pc, #52]	; (8003394 <MX_TIM14_Init+0x40>)
 8003360:	2204      	movs	r2, #4
 8003362:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003364:	4b0b      	ldr	r3, [pc, #44]	; (8003394 <MX_TIM14_Init+0x40>)
 8003366:	2200      	movs	r2, #0
 8003368:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 33599;
 800336a:	4b0a      	ldr	r3, [pc, #40]	; (8003394 <MX_TIM14_Init+0x40>)
 800336c:	f248 323f 	movw	r2, #33599	; 0x833f
 8003370:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003372:	4b08      	ldr	r3, [pc, #32]	; (8003394 <MX_TIM14_Init+0x40>)
 8003374:	2200      	movs	r2, #0
 8003376:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003378:	4b06      	ldr	r3, [pc, #24]	; (8003394 <MX_TIM14_Init+0x40>)
 800337a:	2200      	movs	r2, #0
 800337c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 800337e:	4805      	ldr	r0, [pc, #20]	; (8003394 <MX_TIM14_Init+0x40>)
 8003380:	f004 f8f0 	bl	8007564 <HAL_TIM_Base_Init>
 8003384:	4603      	mov	r3, r0
 8003386:	2b00      	cmp	r3, #0
 8003388:	d001      	beq.n	800338e <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 800338a:	f000 fb4b 	bl	8003a24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 800338e:	bf00      	nop
 8003390:	bd80      	pop	{r7, pc}
 8003392:	bf00      	nop
 8003394:	20001ae4 	.word	0x20001ae4
 8003398:	40002000 	.word	0x40002000

0800339c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80033a0:	4b11      	ldr	r3, [pc, #68]	; (80033e8 <MX_USART6_UART_Init+0x4c>)
 80033a2:	4a12      	ldr	r2, [pc, #72]	; (80033ec <MX_USART6_UART_Init+0x50>)
 80033a4:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 80033a6:	4b10      	ldr	r3, [pc, #64]	; (80033e8 <MX_USART6_UART_Init+0x4c>)
 80033a8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80033ac:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80033ae:	4b0e      	ldr	r3, [pc, #56]	; (80033e8 <MX_USART6_UART_Init+0x4c>)
 80033b0:	2200      	movs	r2, #0
 80033b2:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80033b4:	4b0c      	ldr	r3, [pc, #48]	; (80033e8 <MX_USART6_UART_Init+0x4c>)
 80033b6:	2200      	movs	r2, #0
 80033b8:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80033ba:	4b0b      	ldr	r3, [pc, #44]	; (80033e8 <MX_USART6_UART_Init+0x4c>)
 80033bc:	2200      	movs	r2, #0
 80033be:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80033c0:	4b09      	ldr	r3, [pc, #36]	; (80033e8 <MX_USART6_UART_Init+0x4c>)
 80033c2:	220c      	movs	r2, #12
 80033c4:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80033c6:	4b08      	ldr	r3, [pc, #32]	; (80033e8 <MX_USART6_UART_Init+0x4c>)
 80033c8:	2200      	movs	r2, #0
 80033ca:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80033cc:	4b06      	ldr	r3, [pc, #24]	; (80033e8 <MX_USART6_UART_Init+0x4c>)
 80033ce:	2200      	movs	r2, #0
 80033d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80033d2:	4805      	ldr	r0, [pc, #20]	; (80033e8 <MX_USART6_UART_Init+0x4c>)
 80033d4:	f005 f80e 	bl	80083f4 <HAL_UART_Init>
 80033d8:	4603      	mov	r3, r0
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d001      	beq.n	80033e2 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80033de:	f000 fb21 	bl	8003a24 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80033e2:	bf00      	nop
 80033e4:	bd80      	pop	{r7, pc}
 80033e6:	bf00      	nop
 80033e8:	20001aa4 	.word	0x20001aa4
 80033ec:	40011400 	.word	0x40011400

080033f0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b082      	sub	sp, #8
 80033f4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80033f6:	2300      	movs	r3, #0
 80033f8:	607b      	str	r3, [r7, #4]
 80033fa:	4b0c      	ldr	r3, [pc, #48]	; (800342c <MX_DMA_Init+0x3c>)
 80033fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033fe:	4a0b      	ldr	r2, [pc, #44]	; (800342c <MX_DMA_Init+0x3c>)
 8003400:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003404:	6313      	str	r3, [r2, #48]	; 0x30
 8003406:	4b09      	ldr	r3, [pc, #36]	; (800342c <MX_DMA_Init+0x3c>)
 8003408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800340a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800340e:	607b      	str	r3, [r7, #4]
 8003410:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8003412:	2200      	movs	r2, #0
 8003414:	2100      	movs	r1, #0
 8003416:	2038      	movs	r0, #56	; 0x38
 8003418:	f001 fd01 	bl	8004e1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800341c:	2038      	movs	r0, #56	; 0x38
 800341e:	f001 fd1a 	bl	8004e56 <HAL_NVIC_EnableIRQ>

}
 8003422:	bf00      	nop
 8003424:	3708      	adds	r7, #8
 8003426:	46bd      	mov	sp, r7
 8003428:	bd80      	pop	{r7, pc}
 800342a:	bf00      	nop
 800342c:	40023800 	.word	0x40023800

08003430 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b08a      	sub	sp, #40	; 0x28
 8003434:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003436:	f107 0314 	add.w	r3, r7, #20
 800343a:	2200      	movs	r2, #0
 800343c:	601a      	str	r2, [r3, #0]
 800343e:	605a      	str	r2, [r3, #4]
 8003440:	609a      	str	r2, [r3, #8]
 8003442:	60da      	str	r2, [r3, #12]
 8003444:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003446:	2300      	movs	r3, #0
 8003448:	613b      	str	r3, [r7, #16]
 800344a:	4b69      	ldr	r3, [pc, #420]	; (80035f0 <MX_GPIO_Init+0x1c0>)
 800344c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800344e:	4a68      	ldr	r2, [pc, #416]	; (80035f0 <MX_GPIO_Init+0x1c0>)
 8003450:	f043 0304 	orr.w	r3, r3, #4
 8003454:	6313      	str	r3, [r2, #48]	; 0x30
 8003456:	4b66      	ldr	r3, [pc, #408]	; (80035f0 <MX_GPIO_Init+0x1c0>)
 8003458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800345a:	f003 0304 	and.w	r3, r3, #4
 800345e:	613b      	str	r3, [r7, #16]
 8003460:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003462:	2300      	movs	r3, #0
 8003464:	60fb      	str	r3, [r7, #12]
 8003466:	4b62      	ldr	r3, [pc, #392]	; (80035f0 <MX_GPIO_Init+0x1c0>)
 8003468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800346a:	4a61      	ldr	r2, [pc, #388]	; (80035f0 <MX_GPIO_Init+0x1c0>)
 800346c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003470:	6313      	str	r3, [r2, #48]	; 0x30
 8003472:	4b5f      	ldr	r3, [pc, #380]	; (80035f0 <MX_GPIO_Init+0x1c0>)
 8003474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003476:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800347a:	60fb      	str	r3, [r7, #12]
 800347c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800347e:	2300      	movs	r3, #0
 8003480:	60bb      	str	r3, [r7, #8]
 8003482:	4b5b      	ldr	r3, [pc, #364]	; (80035f0 <MX_GPIO_Init+0x1c0>)
 8003484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003486:	4a5a      	ldr	r2, [pc, #360]	; (80035f0 <MX_GPIO_Init+0x1c0>)
 8003488:	f043 0301 	orr.w	r3, r3, #1
 800348c:	6313      	str	r3, [r2, #48]	; 0x30
 800348e:	4b58      	ldr	r3, [pc, #352]	; (80035f0 <MX_GPIO_Init+0x1c0>)
 8003490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003492:	f003 0301 	and.w	r3, r3, #1
 8003496:	60bb      	str	r3, [r7, #8]
 8003498:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800349a:	2300      	movs	r3, #0
 800349c:	607b      	str	r3, [r7, #4]
 800349e:	4b54      	ldr	r3, [pc, #336]	; (80035f0 <MX_GPIO_Init+0x1c0>)
 80034a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034a2:	4a53      	ldr	r2, [pc, #332]	; (80035f0 <MX_GPIO_Init+0x1c0>)
 80034a4:	f043 0302 	orr.w	r3, r3, #2
 80034a8:	6313      	str	r3, [r2, #48]	; 0x30
 80034aa:	4b51      	ldr	r3, [pc, #324]	; (80035f0 <MX_GPIO_Init+0x1c0>)
 80034ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034ae:	f003 0302 	and.w	r3, r3, #2
 80034b2:	607b      	str	r3, [r7, #4]
 80034b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80034b6:	2300      	movs	r3, #0
 80034b8:	603b      	str	r3, [r7, #0]
 80034ba:	4b4d      	ldr	r3, [pc, #308]	; (80035f0 <MX_GPIO_Init+0x1c0>)
 80034bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034be:	4a4c      	ldr	r2, [pc, #304]	; (80035f0 <MX_GPIO_Init+0x1c0>)
 80034c0:	f043 0308 	orr.w	r3, r3, #8
 80034c4:	6313      	str	r3, [r2, #48]	; 0x30
 80034c6:	4b4a      	ldr	r3, [pc, #296]	; (80035f0 <MX_GPIO_Init+0x1c0>)
 80034c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034ca:	f003 0308 	and.w	r3, r3, #8
 80034ce:	603b      	str	r3, [r7, #0]
 80034d0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DRV2_PH_Pin|LED_White_Pin|LED_B_Pin, GPIO_PIN_RESET);
 80034d2:	2200      	movs	r2, #0
 80034d4:	f44f 510c 	mov.w	r1, #8960	; 0x2300
 80034d8:	4846      	ldr	r0, [pc, #280]	; (80035f4 <MX_GPIO_Init+0x1c4>)
 80034da:	f002 fd3d 	bl	8005f58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_nCS_Pin|LED_Red_Pin, GPIO_PIN_RESET);
 80034de:	2200      	movs	r2, #0
 80034e0:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80034e4:	4844      	ldr	r0, [pc, #272]	; (80035f8 <MX_GPIO_Init+0x1c8>)
 80034e6:	f002 fd37 	bl	8005f58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_G_Pin|LED_R_Pin, GPIO_PIN_RESET);
 80034ea:	2200      	movs	r2, #0
 80034ec:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 80034f0:	4842      	ldr	r0, [pc, #264]	; (80035fc <MX_GPIO_Init+0x1cc>)
 80034f2:	f002 fd31 	bl	8005f58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DRV1_PH_GPIO_Port, DRV1_PH_Pin, GPIO_PIN_RESET);
 80034f6:	2200      	movs	r2, #0
 80034f8:	2104      	movs	r1, #4
 80034fa:	4841      	ldr	r0, [pc, #260]	; (8003600 <MX_GPIO_Init+0x1d0>)
 80034fc:	f002 fd2c 	bl	8005f58 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DRV2_PH_Pin LED_White_Pin LED_B_Pin */
  GPIO_InitStruct.Pin = DRV2_PH_Pin|LED_White_Pin|LED_B_Pin;
 8003500:	f44f 530c 	mov.w	r3, #8960	; 0x2300
 8003504:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003506:	2301      	movs	r3, #1
 8003508:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800350a:	2300      	movs	r3, #0
 800350c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800350e:	2300      	movs	r3, #0
 8003510:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003512:	f107 0314 	add.w	r3, r7, #20
 8003516:	4619      	mov	r1, r3
 8003518:	4836      	ldr	r0, [pc, #216]	; (80035f4 <MX_GPIO_Init+0x1c4>)
 800351a:	f002 fb6b 	bl	8005bf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SW1_Pin SW2_Pin Rotary2_Pin Rotary8_Pin
                           Rotary1_Pin */
  GPIO_InitStruct.Pin = SW1_Pin|SW2_Pin|Rotary2_Pin|Rotary8_Pin
 800351e:	f44f 435c 	mov.w	r3, #56320	; 0xdc00
 8003522:	617b      	str	r3, [r7, #20]
                          |Rotary1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003524:	2300      	movs	r3, #0
 8003526:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003528:	2300      	movs	r3, #0
 800352a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800352c:	f107 0314 	add.w	r3, r7, #20
 8003530:	4619      	mov	r1, r3
 8003532:	4830      	ldr	r0, [pc, #192]	; (80035f4 <MX_GPIO_Init+0x1c4>)
 8003534:	f002 fb5e 	bl	8005bf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SubSens1_Pin SubSens2_Pin */
  GPIO_InitStruct.Pin = SubSens1_Pin|SubSens2_Pin;
 8003538:	f640 0304 	movw	r3, #2052	; 0x804
 800353c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800353e:	2300      	movs	r3, #0
 8003540:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003542:	2300      	movs	r3, #0
 8003544:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003546:	f107 0314 	add.w	r3, r7, #20
 800354a:	4619      	mov	r1, r3
 800354c:	482a      	ldr	r0, [pc, #168]	; (80035f8 <MX_GPIO_Init+0x1c8>)
 800354e:	f002 fb51 	bl	8005bf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI2_nCS_Pin LED_Red_Pin */
  GPIO_InitStruct.Pin = SPI2_nCS_Pin|LED_Red_Pin;
 8003552:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8003556:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003558:	2301      	movs	r3, #1
 800355a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800355c:	2300      	movs	r3, #0
 800355e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003560:	2300      	movs	r3, #0
 8003562:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003564:	f107 0314 	add.w	r3, r7, #20
 8003568:	4619      	mov	r1, r3
 800356a:	4823      	ldr	r0, [pc, #140]	; (80035f8 <MX_GPIO_Init+0x1c8>)
 800356c:	f002 fb42 	bl	8005bf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_G_Pin LED_R_Pin */
  GPIO_InitStruct.Pin = LED_G_Pin|LED_R_Pin;
 8003570:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003574:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003576:	2301      	movs	r3, #1
 8003578:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800357a:	2300      	movs	r3, #0
 800357c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800357e:	2300      	movs	r3, #0
 8003580:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003582:	f107 0314 	add.w	r3, r7, #20
 8003586:	4619      	mov	r1, r3
 8003588:	481c      	ldr	r0, [pc, #112]	; (80035fc <MX_GPIO_Init+0x1cc>)
 800358a:	f002 fb33 	bl	8005bf4 <HAL_GPIO_Init>

  /*Configure GPIO pin : Rotary4_Pin */
  GPIO_InitStruct.Pin = Rotary4_Pin;
 800358e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003592:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003594:	2300      	movs	r3, #0
 8003596:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003598:	2300      	movs	r3, #0
 800359a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Rotary4_GPIO_Port, &GPIO_InitStruct);
 800359c:	f107 0314 	add.w	r3, r7, #20
 80035a0:	4619      	mov	r1, r3
 80035a2:	4816      	ldr	r0, [pc, #88]	; (80035fc <MX_GPIO_Init+0x1cc>)
 80035a4:	f002 fb26 	bl	8005bf4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80035a8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80035ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035ae:	2302      	movs	r3, #2
 80035b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035b2:	2300      	movs	r3, #0
 80035b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035b6:	2300      	movs	r3, #0
 80035b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80035ba:	2301      	movs	r3, #1
 80035bc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80035be:	f107 0314 	add.w	r3, r7, #20
 80035c2:	4619      	mov	r1, r3
 80035c4:	480d      	ldr	r0, [pc, #52]	; (80035fc <MX_GPIO_Init+0x1cc>)
 80035c6:	f002 fb15 	bl	8005bf4 <HAL_GPIO_Init>

  /*Configure GPIO pin : DRV1_PH_Pin */
  GPIO_InitStruct.Pin = DRV1_PH_Pin;
 80035ca:	2304      	movs	r3, #4
 80035cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80035ce:	2301      	movs	r3, #1
 80035d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035d2:	2300      	movs	r3, #0
 80035d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035d6:	2300      	movs	r3, #0
 80035d8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DRV1_PH_GPIO_Port, &GPIO_InitStruct);
 80035da:	f107 0314 	add.w	r3, r7, #20
 80035de:	4619      	mov	r1, r3
 80035e0:	4807      	ldr	r0, [pc, #28]	; (8003600 <MX_GPIO_Init+0x1d0>)
 80035e2:	f002 fb07 	bl	8005bf4 <HAL_GPIO_Init>

}
 80035e6:	bf00      	nop
 80035e8:	3728      	adds	r7, #40	; 0x28
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bd80      	pop	{r7, pc}
 80035ee:	bf00      	nop
 80035f0:	40023800 	.word	0x40023800
 80035f4:	40020800 	.word	0x40020800
 80035f8:	40020400 	.word	0x40020400
 80035fc:	40020000 	.word	0x40020000
 8003600:	40020c00 	.word	0x40020c00

08003604 <read_sidesens>:

/* USER CODE BEGIN 4 */

uint8_t read_sidesens()
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b082      	sub	sp, #8
 8003608:	af00      	add	r7, sp, #0
	uint8_t _subsens;

	_subsens = !HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2) ? 1 : 0; // right
 800360a:	2104      	movs	r1, #4
 800360c:	480e      	ldr	r0, [pc, #56]	; (8003648 <read_sidesens+0x44>)
 800360e:	f002 fc8b 	bl	8005f28 <HAL_GPIO_ReadPin>
 8003612:	4603      	mov	r3, r0
 8003614:	2b00      	cmp	r3, #0
 8003616:	bf0c      	ite	eq
 8003618:	2301      	moveq	r3, #1
 800361a:	2300      	movne	r3, #0
 800361c:	b2db      	uxtb	r3, r3
 800361e:	71fb      	strb	r3, [r7, #7]
	_subsens += !HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11) ? 2 : 0; // left
 8003620:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003624:	4808      	ldr	r0, [pc, #32]	; (8003648 <read_sidesens+0x44>)
 8003626:	f002 fc7f 	bl	8005f28 <HAL_GPIO_ReadPin>
 800362a:	4603      	mov	r3, r0
 800362c:	2b00      	cmp	r3, #0
 800362e:	d101      	bne.n	8003634 <read_sidesens+0x30>
 8003630:	2302      	movs	r3, #2
 8003632:	e000      	b.n	8003636 <read_sidesens+0x32>
 8003634:	2300      	movs	r3, #0
 8003636:	b2da      	uxtb	r2, r3
 8003638:	79fb      	ldrb	r3, [r7, #7]
 800363a:	4413      	add	r3, r2
 800363c:	71fb      	strb	r3, [r7, #7]

	return _subsens;
 800363e:	79fb      	ldrb	r3, [r7, #7]
}
 8003640:	4618      	mov	r0, r3
 8003642:	3708      	adds	r7, #8
 8003644:	46bd      	mov	sp, r7
 8003646:	bd80      	pop	{r7, pc}
 8003648:	40020400 	.word	0x40020400

0800364c <sensor_initialize>:

void sensor_initialize() {
 800364c:	b580      	push	{r7, lr}
 800364e:	af00      	add	r7, sp, #0
	sensgettime = 0;
 8003650:	4b09      	ldr	r3, [pc, #36]	; (8003678 <sensor_initialize+0x2c>)
 8003652:	2200      	movs	r2, #0
 8003654:	701a      	strb	r2, [r3, #0]
	if (HAL_ADC_Start_DMA(&hadc1, (uint32_t*) analograw,
 8003656:	2210      	movs	r2, #16
 8003658:	4908      	ldr	r1, [pc, #32]	; (800367c <sensor_initialize+0x30>)
 800365a:	4809      	ldr	r0, [pc, #36]	; (8003680 <sensor_initialize+0x34>)
 800365c:	f000 ff14 	bl	8004488 <HAL_ADC_Start_DMA>
 8003660:	4603      	mov	r3, r0
 8003662:	2b00      	cmp	r3, #0
 8003664:	d001      	beq.n	800366a <sensor_initialize+0x1e>
	ADC_CONVERTED_DATA_BUFFER_SIZE) != HAL_OK) {
		Error_Handler();
 8003666:	f000 f9dd 	bl	8003a24 <Error_Handler>
	}
	HAL_Delay(1000);
 800366a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800366e:	f000 fea5 	bl	80043bc <HAL_Delay>
}
 8003672:	bf00      	nop
 8003674:	bd80      	pop	{r7, pc}
 8003676:	bf00      	nop
 8003678:	20000288 	.word	0x20000288
 800367c:	2000028c 	.word	0x2000028c
 8003680:	2000193c 	.word	0x2000193c

08003684 <sensor_finalize>:

void sensor_finalize() {
 8003684:	b580      	push	{r7, lr}
 8003686:	af00      	add	r7, sp, #0
	HAL_ADC_Stop_DMA(&hadc1);
 8003688:	4802      	ldr	r0, [pc, #8]	; (8003694 <sensor_finalize+0x10>)
 800368a:	f000 ffef 	bl	800466c <HAL_ADC_Stop_DMA>
}
 800368e:	bf00      	nop
 8003690:	bd80      	pop	{r7, pc}
 8003692:	bf00      	nop
 8003694:	2000193c 	.word	0x2000193c

08003698 <running_initialize>:

void running_initialize() {
 8003698:	b590      	push	{r4, r7, lr}
 800369a:	b083      	sub	sp, #12
 800369c:	af00      	add	r7, sp, #0
#if USE_LED
	set_led(0b11, 0b00);
 800369e:	2100      	movs	r1, #0
 80036a0:	2003      	movs	r0, #3
 80036a2:	f7fd fde1 	bl	8001268 <set_led>
#endif
#if USE_FLASH
	for (unsigned char i = 0; CALIBRATIONSIZE > i; i++) {
 80036a6:	2300      	movs	r3, #0
 80036a8:	71fb      	strb	r3, [r7, #7]
 80036aa:	e016      	b.n	80036da <running_initialize+0x42>
		analogmax[i] = flash_buffer.analogmax[i];
 80036ac:	79fa      	ldrb	r2, [r7, #7]
 80036ae:	79fb      	ldrb	r3, [r7, #7]
 80036b0:	4959      	ldr	r1, [pc, #356]	; (8003818 <running_initialize+0x180>)
 80036b2:	f602 126c 	addw	r2, r2, #2412	; 0x96c
 80036b6:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 80036ba:	4a58      	ldr	r2, [pc, #352]	; (800381c <running_initialize+0x184>)
 80036bc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		analogmin[i] = flash_buffer.analogmin[i];
 80036c0:	79fa      	ldrb	r2, [r7, #7]
 80036c2:	79fb      	ldrb	r3, [r7, #7]
 80036c4:	4954      	ldr	r1, [pc, #336]	; (8003818 <running_initialize+0x180>)
 80036c6:	f502 6216 	add.w	r2, r2, #2400	; 0x960
 80036ca:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 80036ce:	4a54      	ldr	r2, [pc, #336]	; (8003820 <running_initialize+0x188>)
 80036d0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (unsigned char i = 0; CALIBRATIONSIZE > i; i++) {
 80036d4:	79fb      	ldrb	r3, [r7, #7]
 80036d6:	3301      	adds	r3, #1
 80036d8:	71fb      	strb	r3, [r7, #7]
 80036da:	79fb      	ldrb	r3, [r7, #7]
 80036dc:	2b0b      	cmp	r3, #11
 80036de:	d9e5      	bls.n	80036ac <running_initialize+0x14>
	}
#endif
#if USE_SLOWSTART
	slow = 1;
 80036e0:	4b50      	ldr	r3, [pc, #320]	; (8003824 <running_initialize+0x18c>)
 80036e2:	2201      	movs	r2, #1
 80036e4:	701a      	strb	r2, [r3, #0]
	starting_length = 0;
 80036e6:	4a50      	ldr	r2, [pc, #320]	; (8003828 <running_initialize+0x190>)
 80036e8:	f04f 0300 	mov.w	r3, #0
 80036ec:	f04f 0400 	mov.w	r4, #0
 80036f0:	e9c2 3400 	strd	r3, r4, [r2]
	base_velocity_target = velocity_target;
 80036f4:	4b4d      	ldr	r3, [pc, #308]	; (800382c <running_initialize+0x194>)
 80036f6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80036fa:	4a4d      	ldr	r2, [pc, #308]	; (8003830 <running_initialize+0x198>)
 80036fc:	e9c2 3400 	strd	r3, r4, [r2]
	base_p = kp;
 8003700:	4b4c      	ldr	r3, [pc, #304]	; (8003834 <running_initialize+0x19c>)
 8003702:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003706:	4a4c      	ldr	r2, [pc, #304]	; (8003838 <running_initialize+0x1a0>)
 8003708:	e9c2 3400 	strd	r3, r4, [r2]
	base_i = ki;
 800370c:	4b4b      	ldr	r3, [pc, #300]	; (800383c <running_initialize+0x1a4>)
 800370e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003712:	4a4b      	ldr	r2, [pc, #300]	; (8003840 <running_initialize+0x1a8>)
 8003714:	e9c2 3400 	strd	r3, r4, [r2]
	base_d = kd;
 8003718:	4b4a      	ldr	r3, [pc, #296]	; (8003844 <running_initialize+0x1ac>)
 800371a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800371e:	4a4a      	ldr	r2, [pc, #296]	; (8003848 <running_initialize+0x1b0>)
 8003720:	e9c2 3400 	strd	r3, r4, [r2]
#endif  // USE_SLOWSTART
	HAL_Delay(3000);
 8003724:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8003728:	f000 fe48 	bl	80043bc <HAL_Delay>
	sensor_initialize();
 800372c:	f7ff ff8e 	bl	800364c <sensor_initialize>
	right_length = 0;
#endif
#if USE_VELOCITY_CONTROL && D_VELOCITY_CONTROL_TIMER
	stoptime = 0;
#endif
	sampling_time = 0;
 8003730:	4b46      	ldr	r3, [pc, #280]	; (800384c <running_initialize+0x1b4>)
 8003732:	2200      	movs	r2, #0
 8003734:	801a      	strh	r2, [r3, #0]
	m_velocity = 0;
 8003736:	4a46      	ldr	r2, [pc, #280]	; (8003850 <running_initialize+0x1b8>)
 8003738:	f04f 0300 	mov.w	r3, #0
 800373c:	f04f 0400 	mov.w	r4, #0
 8003740:	e9c2 3400 	strd	r3, r4, [r2]
	mm_length = 0;
 8003744:	4a43      	ldr	r2, [pc, #268]	; (8003854 <running_initialize+0x1bc>)
 8003746:	f04f 0300 	mov.w	r3, #0
 800374a:	f04f 0400 	mov.w	r4, #0
 800374e:	e9c2 3400 	strd	r3, r4, [r2]
	my_gyro.z = 0;
 8003752:	4b41      	ldr	r3, [pc, #260]	; (8003858 <running_initialize+0x1c0>)
 8003754:	2200      	movs	r2, #0
 8003756:	809a      	strh	r2, [r3, #4]
	before_igz = 0;
 8003758:	4b40      	ldr	r3, [pc, #256]	; (800385c <running_initialize+0x1c4>)
 800375a:	2200      	movs	r2, #0
 800375c:	801a      	strh	r2, [r3, #0]
	timtim1 = 0;
 800375e:	4b40      	ldr	r3, [pc, #256]	; (8003860 <running_initialize+0x1c8>)
 8003760:	2200      	movs	r2, #0
 8003762:	601a      	str	r2, [r3, #0]
	timtim2 = 0;
 8003764:	4b3f      	ldr	r3, [pc, #252]	; (8003864 <running_initialize+0x1cc>)
 8003766:	2200      	movs	r2, #0
 8003768:	601a      	str	r2, [r3, #0]
	encoder_initialize();
 800376a:	f000 f8eb 	bl	8003944 <encoder_initialize>
	printf("Encoder_Start\r\n");
 800376e:	483e      	ldr	r0, [pc, #248]	; (8003868 <running_initialize+0x1d0>)
 8003770:	f006 f9dc 	bl	8009b2c <puts>
	HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8003774:	213c      	movs	r1, #60	; 0x3c
 8003776:	483d      	ldr	r0, [pc, #244]	; (800386c <running_initialize+0x1d4>)
 8003778:	f004 f8c2 	bl	8007900 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 800377c:	213c      	movs	r1, #60	; 0x3c
 800377e:	483c      	ldr	r0, [pc, #240]	; (8003870 <running_initialize+0x1d8>)
 8003780:	f004 f8be 	bl	8007900 <HAL_TIM_Encoder_Start>
	subsensbuf = 0;
 8003784:	4b3b      	ldr	r3, [pc, #236]	; (8003874 <running_initialize+0x1dc>)
 8003786:	2200      	movs	r2, #0
 8003788:	701a      	strb	r2, [r3, #0]
	marker = 0;
 800378a:	4b3b      	ldr	r3, [pc, #236]	; (8003878 <running_initialize+0x1e0>)
 800378c:	2200      	movs	r2, #0
 800378e:	701a      	strb	r2, [r3, #0]
	sidedeltacount = 0;
 8003790:	4b3a      	ldr	r3, [pc, #232]	; (800387c <running_initialize+0x1e4>)
 8003792:	2200      	movs	r2, #0
 8003794:	701a      	strb	r2, [r3, #0]
	markerstate = 0;
 8003796:	4b3a      	ldr	r3, [pc, #232]	; (8003880 <running_initialize+0x1e8>)
 8003798:	2200      	movs	r2, #0
 800379a:	701a      	strb	r2, [r3, #0]
	rightmarkercount = 0;
 800379c:	4b39      	ldr	r3, [pc, #228]	; (8003884 <running_initialize+0x1ec>)
 800379e:	2200      	movs	r2, #0
 80037a0:	701a      	strb	r2, [r3, #0]
#if USE_FLASH
	course_state_time = 0;
 80037a2:	4b39      	ldr	r3, [pc, #228]	; (8003888 <running_initialize+0x1f0>)
 80037a4:	2200      	movs	r2, #0
 80037a6:	801a      	strh	r2, [r3, #0]
#endif
	printf("SideSens Timer\r\n");
 80037a8:	4838      	ldr	r0, [pc, #224]	; (800388c <running_initialize+0x1f4>)
 80037aa:	f006 f9bf 	bl	8009b2c <puts>
	HAL_TIM_Base_Start_IT(&htim14);
 80037ae:	4838      	ldr	r0, [pc, #224]	; (8003890 <running_initialize+0x1f8>)
 80037b0:	f003 ff03 	bl	80075ba <HAL_TIM_Base_Start_IT>
	printf("Encoder Timer\r\n");
 80037b4:	4837      	ldr	r0, [pc, #220]	; (8003894 <running_initialize+0x1fc>)
 80037b6:	f006 f9b9 	bl	8009b2c <puts>
	HAL_TIM_Base_Start_IT(&htim10);
 80037ba:	4837      	ldr	r0, [pc, #220]	; (8003898 <running_initialize+0x200>)
 80037bc:	f003 fefd 	bl	80075ba <HAL_TIM_Base_Start_IT>
	leftmotor = 0;
 80037c0:	4a36      	ldr	r2, [pc, #216]	; (800389c <running_initialize+0x204>)
 80037c2:	f04f 0300 	mov.w	r3, #0
 80037c6:	f04f 0400 	mov.w	r4, #0
 80037ca:	e9c2 3400 	strd	r3, r4, [r2]
	rightmotor = 0;
 80037ce:	4a34      	ldr	r2, [pc, #208]	; (80038a0 <running_initialize+0x208>)
 80037d0:	f04f 0300 	mov.w	r3, #0
 80037d4:	f04f 0400 	mov.w	r4, #0
 80037d8:	e9c2 3400 	strd	r3, r4, [r2]
	beforedirection = 0;
 80037dc:	4b31      	ldr	r3, [pc, #196]	; (80038a4 <running_initialize+0x20c>)
 80037de:	2200      	movs	r2, #0
 80037e0:	601a      	str	r2, [r3, #0]
	sdirection = 0;
 80037e2:	4b31      	ldr	r3, [pc, #196]	; (80038a8 <running_initialize+0x210>)
 80037e4:	2200      	movs	r2, #0
 80037e6:	601a      	str	r2, [r3, #0]
	printf("PWM_Start\r\n");
 80037e8:	4830      	ldr	r0, [pc, #192]	; (80038ac <running_initialize+0x214>)
 80037ea:	f006 f99f 	bl	8009b2c <puts>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);	// 50kHz (0.02ms)
 80037ee:	2100      	movs	r1, #0
 80037f0:	482f      	ldr	r0, [pc, #188]	; (80038b0 <running_initialize+0x218>)
 80037f2:	f003 ff5d 	bl	80076b0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 80037f6:	2104      	movs	r1, #4
 80037f8:	482d      	ldr	r0, [pc, #180]	; (80038b0 <running_initialize+0x218>)
 80037fa:	f003 ff59 	bl	80076b0 <HAL_TIM_PWM_Start>
	printf("PID\r\n");
 80037fe:	482d      	ldr	r0, [pc, #180]	; (80038b4 <running_initialize+0x21c>)
 8003800:	f006 f994 	bl	8009b2c <puts>
	HAL_TIM_Base_Start_IT(&htim6);	// PID
 8003804:	482c      	ldr	r0, [pc, #176]	; (80038b8 <running_initialize+0x220>)
 8003806:	f003 fed8 	bl	80075ba <HAL_TIM_Base_Start_IT>
#if PLAY
	motorenable = 1;
 800380a:	4b2c      	ldr	r3, [pc, #176]	; (80038bc <running_initialize+0x224>)
 800380c:	2201      	movs	r2, #1
 800380e:	701a      	strb	r2, [r3, #0]
#endif
}
 8003810:	bf00      	nop
 8003812:	370c      	adds	r7, #12
 8003814:	46bd      	mov	sp, r7
 8003816:	bd90      	pop	{r4, r7, pc}
 8003818:	20000380 	.word	0x20000380
 800381c:	20001790 	.word	0x20001790
 8003820:	200002ec 	.word	0x200002ec
 8003824:	20000315 	.word	0x20000315
 8003828:	20001680 	.word	0x20001680
 800382c:	20001778 	.word	0x20001778
 8003830:	20000238 	.word	0x20000238
 8003834:	200017a8 	.word	0x200017a8
 8003838:	200002c0 	.word	0x200002c0
 800383c:	20000368 	.word	0x20000368
 8003840:	20000318 	.word	0x20000318
 8003844:	20000280 	.word	0x20000280
 8003848:	200017c0 	.word	0x200017c0
 800384c:	20000268 	.word	0x20000268
 8003850:	200002c8 	.word	0x200002c8
 8003854:	20001688 	.word	0x20001688
 8003858:	200017b4 	.word	0x200017b4
 800385c:	2000030a 	.word	0x2000030a
 8003860:	20000334 	.word	0x20000334
 8003864:	20000240 	.word	0x20000240
 8003868:	0800d3fc 	.word	0x0800d3fc
 800386c:	20001a64 	.word	0x20001a64
 8003870:	200018fc 	.word	0x200018fc
 8003874:	20000308 	.word	0x20000308
 8003878:	20000379 	.word	0x20000379
 800387c:	2000030e 	.word	0x2000030e
 8003880:	20000320 	.word	0x20000320
 8003884:	200017c8 	.word	0x200017c8
 8003888:	200017ca 	.word	0x200017ca
 800388c:	0800d40c 	.word	0x0800d40c
 8003890:	20001ae4 	.word	0x20001ae4
 8003894:	0800d41c 	.word	0x0800d41c
 8003898:	200018bc 	.word	0x200018bc
 800389c:	200002d8 	.word	0x200002d8
 80038a0:	200002d0 	.word	0x200002d0
 80038a4:	200017b0 	.word	0x200017b0
 80038a8:	200002ac 	.word	0x200002ac
 80038ac:	0800d42c 	.word	0x0800d42c
 80038b0:	20001828 	.word	0x20001828
 80038b4:	0800d438 	.word	0x0800d438
 80038b8:	20001a24 	.word	0x20001a24
 80038bc:	20001698 	.word	0x20001698

080038c0 <running_finalize>:

void running_finalize() {
 80038c0:	b580      	push	{r7, lr}
 80038c2:	af00      	add	r7, sp, #0
	motorenable = 0;
 80038c4:	4b15      	ldr	r3, [pc, #84]	; (800391c <running_finalize+0x5c>)
 80038c6:	2200      	movs	r2, #0
 80038c8:	701a      	strb	r2, [r3, #0]
	sensor_finalize();
 80038ca:	f7ff fedb 	bl	8003684 <sensor_finalize>
	HAL_TIM_Base_Stop_IT(&htim6);
 80038ce:	4814      	ldr	r0, [pc, #80]	; (8003920 <running_finalize+0x60>)
 80038d0:	f003 fe97 	bl	8007602 <HAL_TIM_Base_Stop_IT>
	HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_2);
 80038d4:	2104      	movs	r1, #4
 80038d6:	4813      	ldr	r0, [pc, #76]	; (8003924 <running_finalize+0x64>)
 80038d8:	f003 ff28 	bl	800772c <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_1);
 80038dc:	2100      	movs	r1, #0
 80038de:	4811      	ldr	r0, [pc, #68]	; (8003924 <running_finalize+0x64>)
 80038e0:	f003 ff24 	bl	800772c <HAL_TIM_PWM_Stop>
	encoder_finalize();
 80038e4:	f000 f87c 	bl	80039e0 <encoder_finalize>
	HAL_TIM_Base_Stop_IT(&htim10);
 80038e8:	480f      	ldr	r0, [pc, #60]	; (8003928 <running_finalize+0x68>)
 80038ea:	f003 fe8a 	bl	8007602 <HAL_TIM_Base_Stop_IT>
	if(playmode == search)
 80038ee:	4b0f      	ldr	r3, [pc, #60]	; (800392c <running_finalize+0x6c>)
 80038f0:	781b      	ldrb	r3, [r3, #0]
 80038f2:	2b01      	cmp	r3, #1
 80038f4:	d10f      	bne.n	8003916 <running_finalize+0x56>
	{
#if USE_FLASH
		printf(ESC_CYA);
 80038f6:	480e      	ldr	r0, [pc, #56]	; (8003930 <running_finalize+0x70>)
 80038f8:	f006 f8a4 	bl	8009a44 <iprintf>
		printf("////////// WRITE FLASH ///////////\r\n");
 80038fc:	480d      	ldr	r0, [pc, #52]	; (8003934 <running_finalize+0x74>)
 80038fe:	f006 f915 	bl	8009b2c <puts>
		printf(ESC_DEF);
 8003902:	480d      	ldr	r0, [pc, #52]	; (8003938 <running_finalize+0x78>)
 8003904:	f006 f89e 	bl	8009a44 <iprintf>
		writeFlash(start_address, (uint8_t*) &flash_buffer,
 8003908:	4b0c      	ldr	r3, [pc, #48]	; (800393c <running_finalize+0x7c>)
 800390a:	f241 22f8 	movw	r2, #4856	; 0x12f8
 800390e:	490c      	ldr	r1, [pc, #48]	; (8003940 <running_finalize+0x80>)
 8003910:	4618      	mov	r0, r3
 8003912:	f7fd fe28 	bl	8001566 <writeFlash>
				sizeof(FlashBuffer));
#endif
	}
}
 8003916:	bf00      	nop
 8003918:	bd80      	pop	{r7, pc}
 800391a:	bf00      	nop
 800391c:	20001698 	.word	0x20001698
 8003920:	20001a24 	.word	0x20001a24
 8003924:	20001828 	.word	0x20001828
 8003928:	200018bc 	.word	0x200018bc
 800392c:	200002b8 	.word	0x200002b8
 8003930:	0800d440 	.word	0x0800d440
 8003934:	0800d448 	.word	0x0800d448
 8003938:	0800d300 	.word	0x0800d300
 800393c:	080e0000 	.word	0x080e0000
 8003940:	20000380 	.word	0x20000380

08003944 <encoder_initialize>:

void encoder_initialize() {
 8003944:	b590      	push	{r4, r7, lr}
 8003946:	b083      	sub	sp, #12
 8003948:	af00      	add	r7, sp, #0
#if USE_VELOCITY_CONTROL
#if VELOCITY_CONTROL_RELATIVE
	s_velocity_error = 0;
 800394a:	4a1c      	ldr	r2, [pc, #112]	; (80039bc <encoder_initialize+0x78>)
 800394c:	f04f 0300 	mov.w	r3, #0
 8003950:	f04f 0400 	mov.w	r4, #0
 8003954:	e9c2 3400 	strd	r3, r4, [r2]
#else
	s_velocity_error_l = 0;
	s_velocity_error_r = 0;
#endif
#if USE_FLASH
	if (rv == 0x01) {
 8003958:	4b19      	ldr	r3, [pc, #100]	; (80039c0 <encoder_initialize+0x7c>)
 800395a:	781b      	ldrb	r3, [r3, #0]
 800395c:	2b01      	cmp	r3, #1
 800395e:	d119      	bne.n	8003994 <encoder_initialize+0x50>
		s_velocity = 0;
 8003960:	4a18      	ldr	r2, [pc, #96]	; (80039c4 <encoder_initialize+0x80>)
 8003962:	f04f 0300 	mov.w	r3, #0
 8003966:	f04f 0400 	mov.w	r4, #0
 800396a:	e9c2 3400 	strd	r3, r4, [r2]
		for (int i = 0; COURSE_STATE_SIZE > i; i++) {
 800396e:	2300      	movs	r3, #0
 8003970:	607b      	str	r3, [r7, #4]
 8003972:	e00b      	b.n	800398c <encoder_initialize+0x48>
			flash_buffer.radius[i] = 65536;
 8003974:	4a14      	ldr	r2, [pc, #80]	; (80039c8 <encoder_initialize+0x84>)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	00db      	lsls	r3, r3, #3
 800397a:	441a      	add	r2, r3
 800397c:	f04f 0300 	mov.w	r3, #0
 8003980:	4c12      	ldr	r4, [pc, #72]	; (80039cc <encoder_initialize+0x88>)
 8003982:	e9c2 3400 	strd	r3, r4, [r2]
		for (int i = 0; COURSE_STATE_SIZE > i; i++) {
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	3301      	adds	r3, #1
 800398a:	607b      	str	r3, [r7, #4]
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8003992:	dbef      	blt.n	8003974 <encoder_initialize+0x30>
		}
	}
#endif
#endif

	TIM1->CNT = ENCODER_MIDDLE;
 8003994:	4b0e      	ldr	r3, [pc, #56]	; (80039d0 <encoder_initialize+0x8c>)
 8003996:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800399a:	625a      	str	r2, [r3, #36]	; 0x24
	TIM3->CNT = ENCODER_MIDDLE;
 800399c:	4b0d      	ldr	r3, [pc, #52]	; (80039d4 <encoder_initialize+0x90>)
 800399e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80039a2:	625a      	str	r2, [r3, #36]	; 0x24

	HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 80039a4:	213c      	movs	r1, #60	; 0x3c
 80039a6:	480c      	ldr	r0, [pc, #48]	; (80039d8 <encoder_initialize+0x94>)
 80039a8:	f003 ffaa 	bl	8007900 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 80039ac:	213c      	movs	r1, #60	; 0x3c
 80039ae:	480b      	ldr	r0, [pc, #44]	; (80039dc <encoder_initialize+0x98>)
 80039b0:	f003 ffa6 	bl	8007900 <HAL_TIM_Encoder_Start>
}
 80039b4:	bf00      	nop
 80039b6:	370c      	adds	r7, #12
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd90      	pop	{r4, r7, pc}
 80039bc:	200002b0 	.word	0x200002b0
 80039c0:	20000378 	.word	0x20000378
 80039c4:	20000358 	.word	0x20000358
 80039c8:	20000380 	.word	0x20000380
 80039cc:	40f00000 	.word	0x40f00000
 80039d0:	40010000 	.word	0x40010000
 80039d4:	40000400 	.word	0x40000400
 80039d8:	20001a64 	.word	0x20001a64
 80039dc:	200018fc 	.word	0x200018fc

080039e0 <encoder_finalize>:

void encoder_finalize() {
 80039e0:	b580      	push	{r7, lr}
 80039e2:	af00      	add	r7, sp, #0
	HAL_TIM_Encoder_Stop(&htim1, TIM_CHANNEL_ALL);
 80039e4:	213c      	movs	r1, #60	; 0x3c
 80039e6:	4804      	ldr	r0, [pc, #16]	; (80039f8 <encoder_finalize+0x18>)
 80039e8:	f003 ffc1 	bl	800796e <HAL_TIM_Encoder_Stop>
	HAL_TIM_Encoder_Stop(&htim3, TIM_CHANNEL_ALL);
 80039ec:	213c      	movs	r1, #60	; 0x3c
 80039ee:	4803      	ldr	r0, [pc, #12]	; (80039fc <encoder_finalize+0x1c>)
 80039f0:	f003 ffbd 	bl	800796e <HAL_TIM_Encoder_Stop>
}
 80039f4:	bf00      	nop
 80039f6:	bd80      	pop	{r7, pc}
 80039f8:	20001a64 	.word	0x20001a64
 80039fc:	200018fc 	.word	0x200018fc

08003a00 <__io_putchar>:

PUTCHAR_PROTOTYPE {
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b082      	sub	sp, #8
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart6, (uint8_t*) &ch, 1, 0xFFFF);
 8003a08:	1d39      	adds	r1, r7, #4
 8003a0a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003a0e:	2201      	movs	r2, #1
 8003a10:	4803      	ldr	r0, [pc, #12]	; (8003a20 <__io_putchar+0x20>)
 8003a12:	f004 fd3c 	bl	800848e <HAL_UART_Transmit>
	return ch;
 8003a16:	687b      	ldr	r3, [r7, #4]
}
 8003a18:	4618      	mov	r0, r3
 8003a1a:	3708      	adds	r7, #8
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	bd80      	pop	{r7, pc}
 8003a20:	20001aa4 	.word	0x20001aa4

08003a24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003a24:	b480      	push	{r7}
 8003a26:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003a28:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8003a2a:	e7fe      	b.n	8003a2a <Error_Handler+0x6>

08003a2c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b082      	sub	sp, #8
 8003a30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a32:	2300      	movs	r3, #0
 8003a34:	607b      	str	r3, [r7, #4]
 8003a36:	4b12      	ldr	r3, [pc, #72]	; (8003a80 <HAL_MspInit+0x54>)
 8003a38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a3a:	4a11      	ldr	r2, [pc, #68]	; (8003a80 <HAL_MspInit+0x54>)
 8003a3c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003a40:	6453      	str	r3, [r2, #68]	; 0x44
 8003a42:	4b0f      	ldr	r3, [pc, #60]	; (8003a80 <HAL_MspInit+0x54>)
 8003a44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a46:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003a4a:	607b      	str	r3, [r7, #4]
 8003a4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003a4e:	2300      	movs	r3, #0
 8003a50:	603b      	str	r3, [r7, #0]
 8003a52:	4b0b      	ldr	r3, [pc, #44]	; (8003a80 <HAL_MspInit+0x54>)
 8003a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a56:	4a0a      	ldr	r2, [pc, #40]	; (8003a80 <HAL_MspInit+0x54>)
 8003a58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a5c:	6413      	str	r3, [r2, #64]	; 0x40
 8003a5e:	4b08      	ldr	r3, [pc, #32]	; (8003a80 <HAL_MspInit+0x54>)
 8003a60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a66:	603b      	str	r3, [r7, #0]
 8003a68:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 15, 0);
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	210f      	movs	r1, #15
 8003a6e:	f06f 0003 	mvn.w	r0, #3
 8003a72:	f001 f9d4 	bl	8004e1e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003a76:	bf00      	nop
 8003a78:	3708      	adds	r7, #8
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}
 8003a7e:	bf00      	nop
 8003a80:	40023800 	.word	0x40023800

08003a84 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b08c      	sub	sp, #48	; 0x30
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a8c:	f107 031c 	add.w	r3, r7, #28
 8003a90:	2200      	movs	r2, #0
 8003a92:	601a      	str	r2, [r3, #0]
 8003a94:	605a      	str	r2, [r3, #4]
 8003a96:	609a      	str	r2, [r3, #8]
 8003a98:	60da      	str	r2, [r3, #12]
 8003a9a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4a49      	ldr	r2, [pc, #292]	; (8003bc8 <HAL_ADC_MspInit+0x144>)
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	f040 808c 	bne.w	8003bc0 <HAL_ADC_MspInit+0x13c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	61bb      	str	r3, [r7, #24]
 8003aac:	4b47      	ldr	r3, [pc, #284]	; (8003bcc <HAL_ADC_MspInit+0x148>)
 8003aae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ab0:	4a46      	ldr	r2, [pc, #280]	; (8003bcc <HAL_ADC_MspInit+0x148>)
 8003ab2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ab6:	6453      	str	r3, [r2, #68]	; 0x44
 8003ab8:	4b44      	ldr	r3, [pc, #272]	; (8003bcc <HAL_ADC_MspInit+0x148>)
 8003aba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003abc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ac0:	61bb      	str	r3, [r7, #24]
 8003ac2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	617b      	str	r3, [r7, #20]
 8003ac8:	4b40      	ldr	r3, [pc, #256]	; (8003bcc <HAL_ADC_MspInit+0x148>)
 8003aca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003acc:	4a3f      	ldr	r2, [pc, #252]	; (8003bcc <HAL_ADC_MspInit+0x148>)
 8003ace:	f043 0304 	orr.w	r3, r3, #4
 8003ad2:	6313      	str	r3, [r2, #48]	; 0x30
 8003ad4:	4b3d      	ldr	r3, [pc, #244]	; (8003bcc <HAL_ADC_MspInit+0x148>)
 8003ad6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ad8:	f003 0304 	and.w	r3, r3, #4
 8003adc:	617b      	str	r3, [r7, #20]
 8003ade:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	613b      	str	r3, [r7, #16]
 8003ae4:	4b39      	ldr	r3, [pc, #228]	; (8003bcc <HAL_ADC_MspInit+0x148>)
 8003ae6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ae8:	4a38      	ldr	r2, [pc, #224]	; (8003bcc <HAL_ADC_MspInit+0x148>)
 8003aea:	f043 0301 	orr.w	r3, r3, #1
 8003aee:	6313      	str	r3, [r2, #48]	; 0x30
 8003af0:	4b36      	ldr	r3, [pc, #216]	; (8003bcc <HAL_ADC_MspInit+0x148>)
 8003af2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003af4:	f003 0301 	and.w	r3, r3, #1
 8003af8:	613b      	str	r3, [r7, #16]
 8003afa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003afc:	2300      	movs	r3, #0
 8003afe:	60fb      	str	r3, [r7, #12]
 8003b00:	4b32      	ldr	r3, [pc, #200]	; (8003bcc <HAL_ADC_MspInit+0x148>)
 8003b02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b04:	4a31      	ldr	r2, [pc, #196]	; (8003bcc <HAL_ADC_MspInit+0x148>)
 8003b06:	f043 0302 	orr.w	r3, r3, #2
 8003b0a:	6313      	str	r3, [r2, #48]	; 0x30
 8003b0c:	4b2f      	ldr	r3, [pc, #188]	; (8003bcc <HAL_ADC_MspInit+0x148>)
 8003b0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b10:	f003 0302 	and.w	r3, r3, #2
 8003b14:	60fb      	str	r3, [r7, #12]
 8003b16:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8003b18:	233f      	movs	r3, #63	; 0x3f
 8003b1a:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003b1c:	2303      	movs	r3, #3
 8003b1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b20:	2300      	movs	r3, #0
 8003b22:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003b24:	f107 031c 	add.w	r3, r7, #28
 8003b28:	4619      	mov	r1, r3
 8003b2a:	4829      	ldr	r0, [pc, #164]	; (8003bd0 <HAL_ADC_MspInit+0x14c>)
 8003b2c:	f002 f862 	bl	8005bf4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8003b30:	23ff      	movs	r3, #255	; 0xff
 8003b32:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003b34:	2303      	movs	r3, #3
 8003b36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b38:	2300      	movs	r3, #0
 8003b3a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b3c:	f107 031c 	add.w	r3, r7, #28
 8003b40:	4619      	mov	r1, r3
 8003b42:	4824      	ldr	r0, [pc, #144]	; (8003bd4 <HAL_ADC_MspInit+0x150>)
 8003b44:	f002 f856 	bl	8005bf4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003b48:	2303      	movs	r3, #3
 8003b4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003b4c:	2303      	movs	r3, #3
 8003b4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b50:	2300      	movs	r3, #0
 8003b52:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b54:	f107 031c 	add.w	r3, r7, #28
 8003b58:	4619      	mov	r1, r3
 8003b5a:	481f      	ldr	r0, [pc, #124]	; (8003bd8 <HAL_ADC_MspInit+0x154>)
 8003b5c:	f002 f84a 	bl	8005bf4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8003b60:	4b1e      	ldr	r3, [pc, #120]	; (8003bdc <HAL_ADC_MspInit+0x158>)
 8003b62:	4a1f      	ldr	r2, [pc, #124]	; (8003be0 <HAL_ADC_MspInit+0x15c>)
 8003b64:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8003b66:	4b1d      	ldr	r3, [pc, #116]	; (8003bdc <HAL_ADC_MspInit+0x158>)
 8003b68:	2200      	movs	r2, #0
 8003b6a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003b6c:	4b1b      	ldr	r3, [pc, #108]	; (8003bdc <HAL_ADC_MspInit+0x158>)
 8003b6e:	2200      	movs	r2, #0
 8003b70:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003b72:	4b1a      	ldr	r3, [pc, #104]	; (8003bdc <HAL_ADC_MspInit+0x158>)
 8003b74:	2200      	movs	r2, #0
 8003b76:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003b78:	4b18      	ldr	r3, [pc, #96]	; (8003bdc <HAL_ADC_MspInit+0x158>)
 8003b7a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003b7e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003b80:	4b16      	ldr	r3, [pc, #88]	; (8003bdc <HAL_ADC_MspInit+0x158>)
 8003b82:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003b86:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003b88:	4b14      	ldr	r3, [pc, #80]	; (8003bdc <HAL_ADC_MspInit+0x158>)
 8003b8a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003b8e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003b90:	4b12      	ldr	r3, [pc, #72]	; (8003bdc <HAL_ADC_MspInit+0x158>)
 8003b92:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003b96:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8003b98:	4b10      	ldr	r3, [pc, #64]	; (8003bdc <HAL_ADC_MspInit+0x158>)
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003b9e:	4b0f      	ldr	r3, [pc, #60]	; (8003bdc <HAL_ADC_MspInit+0x158>)
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003ba4:	480d      	ldr	r0, [pc, #52]	; (8003bdc <HAL_ADC_MspInit+0x158>)
 8003ba6:	f001 f971 	bl	8004e8c <HAL_DMA_Init>
 8003baa:	4603      	mov	r3, r0
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d001      	beq.n	8003bb4 <HAL_ADC_MspInit+0x130>
    {
      Error_Handler();
 8003bb0:	f7ff ff38 	bl	8003a24 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	4a09      	ldr	r2, [pc, #36]	; (8003bdc <HAL_ADC_MspInit+0x158>)
 8003bb8:	639a      	str	r2, [r3, #56]	; 0x38
 8003bba:	4a08      	ldr	r2, [pc, #32]	; (8003bdc <HAL_ADC_MspInit+0x158>)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003bc0:	bf00      	nop
 8003bc2:	3730      	adds	r7, #48	; 0x30
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	bd80      	pop	{r7, pc}
 8003bc8:	40012000 	.word	0x40012000
 8003bcc:	40023800 	.word	0x40023800
 8003bd0:	40020800 	.word	0x40020800
 8003bd4:	40020000 	.word	0x40020000
 8003bd8:	40020400 	.word	0x40020400
 8003bdc:	200019c4 	.word	0x200019c4
 8003be0:	40026410 	.word	0x40026410

08003be4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b08a      	sub	sp, #40	; 0x28
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bec:	f107 0314 	add.w	r3, r7, #20
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	601a      	str	r2, [r3, #0]
 8003bf4:	605a      	str	r2, [r3, #4]
 8003bf6:	609a      	str	r2, [r3, #8]
 8003bf8:	60da      	str	r2, [r3, #12]
 8003bfa:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4a19      	ldr	r2, [pc, #100]	; (8003c68 <HAL_I2C_MspInit+0x84>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d12c      	bne.n	8003c60 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c06:	2300      	movs	r3, #0
 8003c08:	613b      	str	r3, [r7, #16]
 8003c0a:	4b18      	ldr	r3, [pc, #96]	; (8003c6c <HAL_I2C_MspInit+0x88>)
 8003c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c0e:	4a17      	ldr	r2, [pc, #92]	; (8003c6c <HAL_I2C_MspInit+0x88>)
 8003c10:	f043 0302 	orr.w	r3, r3, #2
 8003c14:	6313      	str	r3, [r2, #48]	; 0x30
 8003c16:	4b15      	ldr	r3, [pc, #84]	; (8003c6c <HAL_I2C_MspInit+0x88>)
 8003c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c1a:	f003 0302 	and.w	r3, r3, #2
 8003c1e:	613b      	str	r3, [r7, #16]
 8003c20:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003c22:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003c26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003c28:	2312      	movs	r3, #18
 8003c2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c30:	2303      	movs	r3, #3
 8003c32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003c34:	2304      	movs	r3, #4
 8003c36:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c38:	f107 0314 	add.w	r3, r7, #20
 8003c3c:	4619      	mov	r1, r3
 8003c3e:	480c      	ldr	r0, [pc, #48]	; (8003c70 <HAL_I2C_MspInit+0x8c>)
 8003c40:	f001 ffd8 	bl	8005bf4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003c44:	2300      	movs	r3, #0
 8003c46:	60fb      	str	r3, [r7, #12]
 8003c48:	4b08      	ldr	r3, [pc, #32]	; (8003c6c <HAL_I2C_MspInit+0x88>)
 8003c4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c4c:	4a07      	ldr	r2, [pc, #28]	; (8003c6c <HAL_I2C_MspInit+0x88>)
 8003c4e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003c52:	6413      	str	r3, [r2, #64]	; 0x40
 8003c54:	4b05      	ldr	r3, [pc, #20]	; (8003c6c <HAL_I2C_MspInit+0x88>)
 8003c56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c58:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c5c:	60fb      	str	r3, [r7, #12]
 8003c5e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003c60:	bf00      	nop
 8003c62:	3728      	adds	r7, #40	; 0x28
 8003c64:	46bd      	mov	sp, r7
 8003c66:	bd80      	pop	{r7, pc}
 8003c68:	40005400 	.word	0x40005400
 8003c6c:	40023800 	.word	0x40023800
 8003c70:	40020400 	.word	0x40020400

08003c74 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b08a      	sub	sp, #40	; 0x28
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c7c:	f107 0314 	add.w	r3, r7, #20
 8003c80:	2200      	movs	r2, #0
 8003c82:	601a      	str	r2, [r3, #0]
 8003c84:	605a      	str	r2, [r3, #4]
 8003c86:	609a      	str	r2, [r3, #8]
 8003c88:	60da      	str	r2, [r3, #12]
 8003c8a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4a19      	ldr	r2, [pc, #100]	; (8003cf8 <HAL_SPI_MspInit+0x84>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d12c      	bne.n	8003cf0 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003c96:	2300      	movs	r3, #0
 8003c98:	613b      	str	r3, [r7, #16]
 8003c9a:	4b18      	ldr	r3, [pc, #96]	; (8003cfc <HAL_SPI_MspInit+0x88>)
 8003c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c9e:	4a17      	ldr	r2, [pc, #92]	; (8003cfc <HAL_SPI_MspInit+0x88>)
 8003ca0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003ca4:	6413      	str	r3, [r2, #64]	; 0x40
 8003ca6:	4b15      	ldr	r3, [pc, #84]	; (8003cfc <HAL_SPI_MspInit+0x88>)
 8003ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003caa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003cae:	613b      	str	r3, [r7, #16]
 8003cb0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	60fb      	str	r3, [r7, #12]
 8003cb6:	4b11      	ldr	r3, [pc, #68]	; (8003cfc <HAL_SPI_MspInit+0x88>)
 8003cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cba:	4a10      	ldr	r2, [pc, #64]	; (8003cfc <HAL_SPI_MspInit+0x88>)
 8003cbc:	f043 0302 	orr.w	r3, r3, #2
 8003cc0:	6313      	str	r3, [r2, #48]	; 0x30
 8003cc2:	4b0e      	ldr	r3, [pc, #56]	; (8003cfc <HAL_SPI_MspInit+0x88>)
 8003cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cc6:	f003 0302 	and.w	r3, r3, #2
 8003cca:	60fb      	str	r3, [r7, #12]
 8003ccc:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB10     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
 8003cce:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 8003cd2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cd4:	2302      	movs	r3, #2
 8003cd6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cd8:	2300      	movs	r3, #0
 8003cda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003cdc:	2303      	movs	r3, #3
 8003cde:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003ce0:	2305      	movs	r3, #5
 8003ce2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ce4:	f107 0314 	add.w	r3, r7, #20
 8003ce8:	4619      	mov	r1, r3
 8003cea:	4805      	ldr	r0, [pc, #20]	; (8003d00 <HAL_SPI_MspInit+0x8c>)
 8003cec:	f001 ff82 	bl	8005bf4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8003cf0:	bf00      	nop
 8003cf2:	3728      	adds	r7, #40	; 0x28
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	bd80      	pop	{r7, pc}
 8003cf8:	40003800 	.word	0x40003800
 8003cfc:	40023800 	.word	0x40023800
 8003d00:	40020400 	.word	0x40020400

08003d04 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b08c      	sub	sp, #48	; 0x30
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d0c:	f107 031c 	add.w	r3, r7, #28
 8003d10:	2200      	movs	r2, #0
 8003d12:	601a      	str	r2, [r3, #0]
 8003d14:	605a      	str	r2, [r3, #4]
 8003d16:	609a      	str	r2, [r3, #8]
 8003d18:	60da      	str	r2, [r3, #12]
 8003d1a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	4a3a      	ldr	r2, [pc, #232]	; (8003e0c <HAL_TIM_Encoder_MspInit+0x108>)
 8003d22:	4293      	cmp	r3, r2
 8003d24:	d13d      	bne.n	8003da2 <HAL_TIM_Encoder_MspInit+0x9e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003d26:	2300      	movs	r3, #0
 8003d28:	61bb      	str	r3, [r7, #24]
 8003d2a:	4b39      	ldr	r3, [pc, #228]	; (8003e10 <HAL_TIM_Encoder_MspInit+0x10c>)
 8003d2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d2e:	4a38      	ldr	r2, [pc, #224]	; (8003e10 <HAL_TIM_Encoder_MspInit+0x10c>)
 8003d30:	f043 0301 	orr.w	r3, r3, #1
 8003d34:	6453      	str	r3, [r2, #68]	; 0x44
 8003d36:	4b36      	ldr	r3, [pc, #216]	; (8003e10 <HAL_TIM_Encoder_MspInit+0x10c>)
 8003d38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d3a:	f003 0301 	and.w	r3, r3, #1
 8003d3e:	61bb      	str	r3, [r7, #24]
 8003d40:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d42:	2300      	movs	r3, #0
 8003d44:	617b      	str	r3, [r7, #20]
 8003d46:	4b32      	ldr	r3, [pc, #200]	; (8003e10 <HAL_TIM_Encoder_MspInit+0x10c>)
 8003d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d4a:	4a31      	ldr	r2, [pc, #196]	; (8003e10 <HAL_TIM_Encoder_MspInit+0x10c>)
 8003d4c:	f043 0301 	orr.w	r3, r3, #1
 8003d50:	6313      	str	r3, [r2, #48]	; 0x30
 8003d52:	4b2f      	ldr	r3, [pc, #188]	; (8003e10 <HAL_TIM_Encoder_MspInit+0x10c>)
 8003d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d56:	f003 0301 	and.w	r3, r3, #1
 8003d5a:	617b      	str	r3, [r7, #20]
 8003d5c:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = Encoder1_A_Pin|Encoder1_B_Pin;
 8003d5e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003d62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d64:	2302      	movs	r3, #2
 8003d66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d68:	2300      	movs	r3, #0
 8003d6a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003d70:	2301      	movs	r3, #1
 8003d72:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d74:	f107 031c 	add.w	r3, r7, #28
 8003d78:	4619      	mov	r1, r3
 8003d7a:	4826      	ldr	r0, [pc, #152]	; (8003e14 <HAL_TIM_Encoder_MspInit+0x110>)
 8003d7c:	f001 ff3a 	bl	8005bf4 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8003d80:	2200      	movs	r2, #0
 8003d82:	2100      	movs	r1, #0
 8003d84:	2019      	movs	r0, #25
 8003d86:	f001 f84a 	bl	8004e1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8003d8a:	2019      	movs	r0, #25
 8003d8c:	f001 f863 	bl	8004e56 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8003d90:	2200      	movs	r2, #0
 8003d92:	2100      	movs	r1, #0
 8003d94:	201a      	movs	r0, #26
 8003d96:	f001 f842 	bl	8004e1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8003d9a:	201a      	movs	r0, #26
 8003d9c:	f001 f85b 	bl	8004e56 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003da0:	e030      	b.n	8003e04 <HAL_TIM_Encoder_MspInit+0x100>
  else if(htim_encoder->Instance==TIM3)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4a1c      	ldr	r2, [pc, #112]	; (8003e18 <HAL_TIM_Encoder_MspInit+0x114>)
 8003da8:	4293      	cmp	r3, r2
 8003daa:	d12b      	bne.n	8003e04 <HAL_TIM_Encoder_MspInit+0x100>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003dac:	2300      	movs	r3, #0
 8003dae:	613b      	str	r3, [r7, #16]
 8003db0:	4b17      	ldr	r3, [pc, #92]	; (8003e10 <HAL_TIM_Encoder_MspInit+0x10c>)
 8003db2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003db4:	4a16      	ldr	r2, [pc, #88]	; (8003e10 <HAL_TIM_Encoder_MspInit+0x10c>)
 8003db6:	f043 0302 	orr.w	r3, r3, #2
 8003dba:	6413      	str	r3, [r2, #64]	; 0x40
 8003dbc:	4b14      	ldr	r3, [pc, #80]	; (8003e10 <HAL_TIM_Encoder_MspInit+0x10c>)
 8003dbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dc0:	f003 0302 	and.w	r3, r3, #2
 8003dc4:	613b      	str	r3, [r7, #16]
 8003dc6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003dc8:	2300      	movs	r3, #0
 8003dca:	60fb      	str	r3, [r7, #12]
 8003dcc:	4b10      	ldr	r3, [pc, #64]	; (8003e10 <HAL_TIM_Encoder_MspInit+0x10c>)
 8003dce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dd0:	4a0f      	ldr	r2, [pc, #60]	; (8003e10 <HAL_TIM_Encoder_MspInit+0x10c>)
 8003dd2:	f043 0302 	orr.w	r3, r3, #2
 8003dd6:	6313      	str	r3, [r2, #48]	; 0x30
 8003dd8:	4b0d      	ldr	r3, [pc, #52]	; (8003e10 <HAL_TIM_Encoder_MspInit+0x10c>)
 8003dda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ddc:	f003 0302 	and.w	r3, r3, #2
 8003de0:	60fb      	str	r3, [r7, #12]
 8003de2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Encoder2_A_Pin|Encoder2_B_Pin;
 8003de4:	2330      	movs	r3, #48	; 0x30
 8003de6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003de8:	2302      	movs	r3, #2
 8003dea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dec:	2300      	movs	r3, #0
 8003dee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003df0:	2300      	movs	r3, #0
 8003df2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003df4:	2302      	movs	r3, #2
 8003df6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003df8:	f107 031c 	add.w	r3, r7, #28
 8003dfc:	4619      	mov	r1, r3
 8003dfe:	4807      	ldr	r0, [pc, #28]	; (8003e1c <HAL_TIM_Encoder_MspInit+0x118>)
 8003e00:	f001 fef8 	bl	8005bf4 <HAL_GPIO_Init>
}
 8003e04:	bf00      	nop
 8003e06:	3730      	adds	r7, #48	; 0x30
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	bd80      	pop	{r7, pc}
 8003e0c:	40010000 	.word	0x40010000
 8003e10:	40023800 	.word	0x40023800
 8003e14:	40020000 	.word	0x40020000
 8003e18:	40000400 	.word	0x40000400
 8003e1c:	40020400 	.word	0x40020400

08003e20 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003e20:	b480      	push	{r7}
 8003e22:	b085      	sub	sp, #20
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM4)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	4a0b      	ldr	r2, [pc, #44]	; (8003e5c <HAL_TIM_PWM_MspInit+0x3c>)
 8003e2e:	4293      	cmp	r3, r2
 8003e30:	d10d      	bne.n	8003e4e <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003e32:	2300      	movs	r3, #0
 8003e34:	60fb      	str	r3, [r7, #12]
 8003e36:	4b0a      	ldr	r3, [pc, #40]	; (8003e60 <HAL_TIM_PWM_MspInit+0x40>)
 8003e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e3a:	4a09      	ldr	r2, [pc, #36]	; (8003e60 <HAL_TIM_PWM_MspInit+0x40>)
 8003e3c:	f043 0304 	orr.w	r3, r3, #4
 8003e40:	6413      	str	r3, [r2, #64]	; 0x40
 8003e42:	4b07      	ldr	r3, [pc, #28]	; (8003e60 <HAL_TIM_PWM_MspInit+0x40>)
 8003e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e46:	f003 0304 	and.w	r3, r3, #4
 8003e4a:	60fb      	str	r3, [r7, #12]
 8003e4c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8003e4e:	bf00      	nop
 8003e50:	3714      	adds	r7, #20
 8003e52:	46bd      	mov	sp, r7
 8003e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e58:	4770      	bx	lr
 8003e5a:	bf00      	nop
 8003e5c:	40000800 	.word	0x40000800
 8003e60:	40023800 	.word	0x40023800

08003e64 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b086      	sub	sp, #24
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4a34      	ldr	r2, [pc, #208]	; (8003f44 <HAL_TIM_Base_MspInit+0xe0>)
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d116      	bne.n	8003ea4 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003e76:	2300      	movs	r3, #0
 8003e78:	617b      	str	r3, [r7, #20]
 8003e7a:	4b33      	ldr	r3, [pc, #204]	; (8003f48 <HAL_TIM_Base_MspInit+0xe4>)
 8003e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e7e:	4a32      	ldr	r2, [pc, #200]	; (8003f48 <HAL_TIM_Base_MspInit+0xe4>)
 8003e80:	f043 0310 	orr.w	r3, r3, #16
 8003e84:	6413      	str	r3, [r2, #64]	; 0x40
 8003e86:	4b30      	ldr	r3, [pc, #192]	; (8003f48 <HAL_TIM_Base_MspInit+0xe4>)
 8003e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e8a:	f003 0310 	and.w	r3, r3, #16
 8003e8e:	617b      	str	r3, [r7, #20]
 8003e90:	697b      	ldr	r3, [r7, #20]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8003e92:	2200      	movs	r2, #0
 8003e94:	2100      	movs	r1, #0
 8003e96:	2036      	movs	r0, #54	; 0x36
 8003e98:	f000 ffc1 	bl	8004e1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003e9c:	2036      	movs	r0, #54	; 0x36
 8003e9e:	f000 ffda 	bl	8004e56 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8003ea2:	e04a      	b.n	8003f3a <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM10)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	4a28      	ldr	r2, [pc, #160]	; (8003f4c <HAL_TIM_Base_MspInit+0xe8>)
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	d116      	bne.n	8003edc <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8003eae:	2300      	movs	r3, #0
 8003eb0:	613b      	str	r3, [r7, #16]
 8003eb2:	4b25      	ldr	r3, [pc, #148]	; (8003f48 <HAL_TIM_Base_MspInit+0xe4>)
 8003eb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003eb6:	4a24      	ldr	r2, [pc, #144]	; (8003f48 <HAL_TIM_Base_MspInit+0xe4>)
 8003eb8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ebc:	6453      	str	r3, [r2, #68]	; 0x44
 8003ebe:	4b22      	ldr	r3, [pc, #136]	; (8003f48 <HAL_TIM_Base_MspInit+0xe4>)
 8003ec0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ec2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ec6:	613b      	str	r3, [r7, #16]
 8003ec8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8003eca:	2200      	movs	r2, #0
 8003ecc:	2100      	movs	r1, #0
 8003ece:	2019      	movs	r0, #25
 8003ed0:	f000 ffa5 	bl	8004e1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8003ed4:	2019      	movs	r0, #25
 8003ed6:	f000 ffbe 	bl	8004e56 <HAL_NVIC_EnableIRQ>
}
 8003eda:	e02e      	b.n	8003f3a <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM11)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	4a1b      	ldr	r2, [pc, #108]	; (8003f50 <HAL_TIM_Base_MspInit+0xec>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d116      	bne.n	8003f14 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	60fb      	str	r3, [r7, #12]
 8003eea:	4b17      	ldr	r3, [pc, #92]	; (8003f48 <HAL_TIM_Base_MspInit+0xe4>)
 8003eec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003eee:	4a16      	ldr	r2, [pc, #88]	; (8003f48 <HAL_TIM_Base_MspInit+0xe4>)
 8003ef0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003ef4:	6453      	str	r3, [r2, #68]	; 0x44
 8003ef6:	4b14      	ldr	r3, [pc, #80]	; (8003f48 <HAL_TIM_Base_MspInit+0xe4>)
 8003ef8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003efa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003efe:	60fb      	str	r3, [r7, #12]
 8003f00:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8003f02:	2200      	movs	r2, #0
 8003f04:	2100      	movs	r1, #0
 8003f06:	201a      	movs	r0, #26
 8003f08:	f000 ff89 	bl	8004e1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8003f0c:	201a      	movs	r0, #26
 8003f0e:	f000 ffa2 	bl	8004e56 <HAL_NVIC_EnableIRQ>
}
 8003f12:	e012      	b.n	8003f3a <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM14)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	4a0e      	ldr	r2, [pc, #56]	; (8003f54 <HAL_TIM_Base_MspInit+0xf0>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d10d      	bne.n	8003f3a <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8003f1e:	2300      	movs	r3, #0
 8003f20:	60bb      	str	r3, [r7, #8]
 8003f22:	4b09      	ldr	r3, [pc, #36]	; (8003f48 <HAL_TIM_Base_MspInit+0xe4>)
 8003f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f26:	4a08      	ldr	r2, [pc, #32]	; (8003f48 <HAL_TIM_Base_MspInit+0xe4>)
 8003f28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f2c:	6413      	str	r3, [r2, #64]	; 0x40
 8003f2e:	4b06      	ldr	r3, [pc, #24]	; (8003f48 <HAL_TIM_Base_MspInit+0xe4>)
 8003f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f36:	60bb      	str	r3, [r7, #8]
 8003f38:	68bb      	ldr	r3, [r7, #8]
}
 8003f3a:	bf00      	nop
 8003f3c:	3718      	adds	r7, #24
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	bd80      	pop	{r7, pc}
 8003f42:	bf00      	nop
 8003f44:	40001000 	.word	0x40001000
 8003f48:	40023800 	.word	0x40023800
 8003f4c:	40014400 	.word	0x40014400
 8003f50:	40014800 	.word	0x40014800
 8003f54:	40002000 	.word	0x40002000

08003f58 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b088      	sub	sp, #32
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f60:	f107 030c 	add.w	r3, r7, #12
 8003f64:	2200      	movs	r2, #0
 8003f66:	601a      	str	r2, [r3, #0]
 8003f68:	605a      	str	r2, [r3, #4]
 8003f6a:	609a      	str	r2, [r3, #8]
 8003f6c:	60da      	str	r2, [r3, #12]
 8003f6e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	4a12      	ldr	r2, [pc, #72]	; (8003fc0 <HAL_TIM_MspPostInit+0x68>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d11d      	bne.n	8003fb6 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	60bb      	str	r3, [r7, #8]
 8003f7e:	4b11      	ldr	r3, [pc, #68]	; (8003fc4 <HAL_TIM_MspPostInit+0x6c>)
 8003f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f82:	4a10      	ldr	r2, [pc, #64]	; (8003fc4 <HAL_TIM_MspPostInit+0x6c>)
 8003f84:	f043 0302 	orr.w	r3, r3, #2
 8003f88:	6313      	str	r3, [r2, #48]	; 0x30
 8003f8a:	4b0e      	ldr	r3, [pc, #56]	; (8003fc4 <HAL_TIM_MspPostInit+0x6c>)
 8003f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f8e:	f003 0302 	and.w	r3, r3, #2
 8003f92:	60bb      	str	r3, [r7, #8]
 8003f94:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = DRV1_EN_Pin|DRV2_EN_Pin;
 8003f96:	23c0      	movs	r3, #192	; 0xc0
 8003f98:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f9a:	2302      	movs	r3, #2
 8003f9c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003fa6:	2302      	movs	r3, #2
 8003fa8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003faa:	f107 030c 	add.w	r3, r7, #12
 8003fae:	4619      	mov	r1, r3
 8003fb0:	4805      	ldr	r0, [pc, #20]	; (8003fc8 <HAL_TIM_MspPostInit+0x70>)
 8003fb2:	f001 fe1f 	bl	8005bf4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8003fb6:	bf00      	nop
 8003fb8:	3720      	adds	r7, #32
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	bd80      	pop	{r7, pc}
 8003fbe:	bf00      	nop
 8003fc0:	40000800 	.word	0x40000800
 8003fc4:	40023800 	.word	0x40023800
 8003fc8:	40020400 	.word	0x40020400

08003fcc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b08a      	sub	sp, #40	; 0x28
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fd4:	f107 0314 	add.w	r3, r7, #20
 8003fd8:	2200      	movs	r2, #0
 8003fda:	601a      	str	r2, [r3, #0]
 8003fdc:	605a      	str	r2, [r3, #4]
 8003fde:	609a      	str	r2, [r3, #8]
 8003fe0:	60da      	str	r2, [r3, #12]
 8003fe2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4a19      	ldr	r2, [pc, #100]	; (8004050 <HAL_UART_MspInit+0x84>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d12b      	bne.n	8004046 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8003fee:	2300      	movs	r3, #0
 8003ff0:	613b      	str	r3, [r7, #16]
 8003ff2:	4b18      	ldr	r3, [pc, #96]	; (8004054 <HAL_UART_MspInit+0x88>)
 8003ff4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ff6:	4a17      	ldr	r2, [pc, #92]	; (8004054 <HAL_UART_MspInit+0x88>)
 8003ff8:	f043 0320 	orr.w	r3, r3, #32
 8003ffc:	6453      	str	r3, [r2, #68]	; 0x44
 8003ffe:	4b15      	ldr	r3, [pc, #84]	; (8004054 <HAL_UART_MspInit+0x88>)
 8004000:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004002:	f003 0320 	and.w	r3, r3, #32
 8004006:	613b      	str	r3, [r7, #16]
 8004008:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800400a:	2300      	movs	r3, #0
 800400c:	60fb      	str	r3, [r7, #12]
 800400e:	4b11      	ldr	r3, [pc, #68]	; (8004054 <HAL_UART_MspInit+0x88>)
 8004010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004012:	4a10      	ldr	r2, [pc, #64]	; (8004054 <HAL_UART_MspInit+0x88>)
 8004014:	f043 0304 	orr.w	r3, r3, #4
 8004018:	6313      	str	r3, [r2, #48]	; 0x30
 800401a:	4b0e      	ldr	r3, [pc, #56]	; (8004054 <HAL_UART_MspInit+0x88>)
 800401c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800401e:	f003 0304 	and.w	r3, r3, #4
 8004022:	60fb      	str	r3, [r7, #12]
 8004024:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004026:	23c0      	movs	r3, #192	; 0xc0
 8004028:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800402a:	2302      	movs	r3, #2
 800402c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800402e:	2300      	movs	r3, #0
 8004030:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004032:	2303      	movs	r3, #3
 8004034:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8004036:	2308      	movs	r3, #8
 8004038:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800403a:	f107 0314 	add.w	r3, r7, #20
 800403e:	4619      	mov	r1, r3
 8004040:	4805      	ldr	r0, [pc, #20]	; (8004058 <HAL_UART_MspInit+0x8c>)
 8004042:	f001 fdd7 	bl	8005bf4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8004046:	bf00      	nop
 8004048:	3728      	adds	r7, #40	; 0x28
 800404a:	46bd      	mov	sp, r7
 800404c:	bd80      	pop	{r7, pc}
 800404e:	bf00      	nop
 8004050:	40011400 	.word	0x40011400
 8004054:	40023800 	.word	0x40023800
 8004058:	40020800 	.word	0x40020800

0800405c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800405c:	b480      	push	{r7}
 800405e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004060:	e7fe      	b.n	8004060 <NMI_Handler+0x4>

08004062 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004062:	b480      	push	{r7}
 8004064:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004066:	e7fe      	b.n	8004066 <HardFault_Handler+0x4>

08004068 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004068:	b480      	push	{r7}
 800406a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800406c:	e7fe      	b.n	800406c <MemManage_Handler+0x4>

0800406e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800406e:	b480      	push	{r7}
 8004070:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004072:	e7fe      	b.n	8004072 <BusFault_Handler+0x4>

08004074 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004074:	b480      	push	{r7}
 8004076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004078:	e7fe      	b.n	8004078 <UsageFault_Handler+0x4>

0800407a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800407a:	b480      	push	{r7}
 800407c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800407e:	bf00      	nop
 8004080:	46bd      	mov	sp, r7
 8004082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004086:	4770      	bx	lr

08004088 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004088:	b480      	push	{r7}
 800408a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800408c:	bf00      	nop
 800408e:	46bd      	mov	sp, r7
 8004090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004094:	4770      	bx	lr

08004096 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004096:	b480      	push	{r7}
 8004098:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800409a:	bf00      	nop
 800409c:	46bd      	mov	sp, r7
 800409e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a2:	4770      	bx	lr

080040a4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80040a8:	f000 f968 	bl	800437c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80040ac:	bf00      	nop
 80040ae:	bd80      	pop	{r7, pc}

080040b0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80040b4:	4803      	ldr	r0, [pc, #12]	; (80040c4 <TIM1_UP_TIM10_IRQHandler+0x14>)
 80040b6:	f003 fca1 	bl	80079fc <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 80040ba:	4803      	ldr	r0, [pc, #12]	; (80040c8 <TIM1_UP_TIM10_IRQHandler+0x18>)
 80040bc:	f003 fc9e 	bl	80079fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80040c0:	bf00      	nop
 80040c2:	bd80      	pop	{r7, pc}
 80040c4:	20001a64 	.word	0x20001a64
 80040c8:	200018bc 	.word	0x200018bc

080040cc <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80040d0:	4803      	ldr	r0, [pc, #12]	; (80040e0 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 80040d2:	f003 fc93 	bl	80079fc <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 80040d6:	4803      	ldr	r0, [pc, #12]	; (80040e4 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 80040d8:	f003 fc90 	bl	80079fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80040dc:	bf00      	nop
 80040de:	bd80      	pop	{r7, pc}
 80040e0:	20001a64 	.word	0x20001a64
 80040e4:	20001984 	.word	0x20001984

080040e8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80040ec:	4802      	ldr	r0, [pc, #8]	; (80040f8 <TIM6_DAC_IRQHandler+0x10>)
 80040ee:	f003 fc85 	bl	80079fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80040f2:	bf00      	nop
 80040f4:	bd80      	pop	{r7, pc}
 80040f6:	bf00      	nop
 80040f8:	20001a24 	.word	0x20001a24

080040fc <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004100:	4802      	ldr	r0, [pc, #8]	; (800410c <DMA2_Stream0_IRQHandler+0x10>)
 8004102:	f001 f839 	bl	8005178 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8004106:	bf00      	nop
 8004108:	bd80      	pop	{r7, pc}
 800410a:	bf00      	nop
 800410c:	200019c4 	.word	0x200019c4

08004110 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b086      	sub	sp, #24
 8004114:	af00      	add	r7, sp, #0
 8004116:	60f8      	str	r0, [r7, #12]
 8004118:	60b9      	str	r1, [r7, #8]
 800411a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800411c:	2300      	movs	r3, #0
 800411e:	617b      	str	r3, [r7, #20]
 8004120:	e00a      	b.n	8004138 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004122:	f3af 8000 	nop.w
 8004126:	4601      	mov	r1, r0
 8004128:	68bb      	ldr	r3, [r7, #8]
 800412a:	1c5a      	adds	r2, r3, #1
 800412c:	60ba      	str	r2, [r7, #8]
 800412e:	b2ca      	uxtb	r2, r1
 8004130:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004132:	697b      	ldr	r3, [r7, #20]
 8004134:	3301      	adds	r3, #1
 8004136:	617b      	str	r3, [r7, #20]
 8004138:	697a      	ldr	r2, [r7, #20]
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	429a      	cmp	r2, r3
 800413e:	dbf0      	blt.n	8004122 <_read+0x12>
	}

return len;
 8004140:	687b      	ldr	r3, [r7, #4]
}
 8004142:	4618      	mov	r0, r3
 8004144:	3718      	adds	r7, #24
 8004146:	46bd      	mov	sp, r7
 8004148:	bd80      	pop	{r7, pc}

0800414a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800414a:	b580      	push	{r7, lr}
 800414c:	b086      	sub	sp, #24
 800414e:	af00      	add	r7, sp, #0
 8004150:	60f8      	str	r0, [r7, #12]
 8004152:	60b9      	str	r1, [r7, #8]
 8004154:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004156:	2300      	movs	r3, #0
 8004158:	617b      	str	r3, [r7, #20]
 800415a:	e009      	b.n	8004170 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800415c:	68bb      	ldr	r3, [r7, #8]
 800415e:	1c5a      	adds	r2, r3, #1
 8004160:	60ba      	str	r2, [r7, #8]
 8004162:	781b      	ldrb	r3, [r3, #0]
 8004164:	4618      	mov	r0, r3
 8004166:	f7ff fc4b 	bl	8003a00 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800416a:	697b      	ldr	r3, [r7, #20]
 800416c:	3301      	adds	r3, #1
 800416e:	617b      	str	r3, [r7, #20]
 8004170:	697a      	ldr	r2, [r7, #20]
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	429a      	cmp	r2, r3
 8004176:	dbf1      	blt.n	800415c <_write+0x12>
	}
	return len;
 8004178:	687b      	ldr	r3, [r7, #4]
}
 800417a:	4618      	mov	r0, r3
 800417c:	3718      	adds	r7, #24
 800417e:	46bd      	mov	sp, r7
 8004180:	bd80      	pop	{r7, pc}

08004182 <_close>:

int _close(int file)
{
 8004182:	b480      	push	{r7}
 8004184:	b083      	sub	sp, #12
 8004186:	af00      	add	r7, sp, #0
 8004188:	6078      	str	r0, [r7, #4]
	return -1;
 800418a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800418e:	4618      	mov	r0, r3
 8004190:	370c      	adds	r7, #12
 8004192:	46bd      	mov	sp, r7
 8004194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004198:	4770      	bx	lr

0800419a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800419a:	b480      	push	{r7}
 800419c:	b083      	sub	sp, #12
 800419e:	af00      	add	r7, sp, #0
 80041a0:	6078      	str	r0, [r7, #4]
 80041a2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80041aa:	605a      	str	r2, [r3, #4]
	return 0;
 80041ac:	2300      	movs	r3, #0
}
 80041ae:	4618      	mov	r0, r3
 80041b0:	370c      	adds	r7, #12
 80041b2:	46bd      	mov	sp, r7
 80041b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b8:	4770      	bx	lr

080041ba <_isatty>:

int _isatty(int file)
{
 80041ba:	b480      	push	{r7}
 80041bc:	b083      	sub	sp, #12
 80041be:	af00      	add	r7, sp, #0
 80041c0:	6078      	str	r0, [r7, #4]
	return 1;
 80041c2:	2301      	movs	r3, #1
}
 80041c4:	4618      	mov	r0, r3
 80041c6:	370c      	adds	r7, #12
 80041c8:	46bd      	mov	sp, r7
 80041ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ce:	4770      	bx	lr

080041d0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80041d0:	b480      	push	{r7}
 80041d2:	b085      	sub	sp, #20
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	60f8      	str	r0, [r7, #12]
 80041d8:	60b9      	str	r1, [r7, #8]
 80041da:	607a      	str	r2, [r7, #4]
	return 0;
 80041dc:	2300      	movs	r3, #0
}
 80041de:	4618      	mov	r0, r3
 80041e0:	3714      	adds	r7, #20
 80041e2:	46bd      	mov	sp, r7
 80041e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e8:	4770      	bx	lr
	...

080041ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b086      	sub	sp, #24
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80041f4:	4a14      	ldr	r2, [pc, #80]	; (8004248 <_sbrk+0x5c>)
 80041f6:	4b15      	ldr	r3, [pc, #84]	; (800424c <_sbrk+0x60>)
 80041f8:	1ad3      	subs	r3, r2, r3
 80041fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80041fc:	697b      	ldr	r3, [r7, #20]
 80041fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004200:	4b13      	ldr	r3, [pc, #76]	; (8004250 <_sbrk+0x64>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d102      	bne.n	800420e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004208:	4b11      	ldr	r3, [pc, #68]	; (8004250 <_sbrk+0x64>)
 800420a:	4a12      	ldr	r2, [pc, #72]	; (8004254 <_sbrk+0x68>)
 800420c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800420e:	4b10      	ldr	r3, [pc, #64]	; (8004250 <_sbrk+0x64>)
 8004210:	681a      	ldr	r2, [r3, #0]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	4413      	add	r3, r2
 8004216:	693a      	ldr	r2, [r7, #16]
 8004218:	429a      	cmp	r2, r3
 800421a:	d207      	bcs.n	800422c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800421c:	f004 fd96 	bl	8008d4c <__errno>
 8004220:	4602      	mov	r2, r0
 8004222:	230c      	movs	r3, #12
 8004224:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8004226:	f04f 33ff 	mov.w	r3, #4294967295
 800422a:	e009      	b.n	8004240 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800422c:	4b08      	ldr	r3, [pc, #32]	; (8004250 <_sbrk+0x64>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004232:	4b07      	ldr	r3, [pc, #28]	; (8004250 <_sbrk+0x64>)
 8004234:	681a      	ldr	r2, [r3, #0]
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	4413      	add	r3, r2
 800423a:	4a05      	ldr	r2, [pc, #20]	; (8004250 <_sbrk+0x64>)
 800423c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800423e:	68fb      	ldr	r3, [r7, #12]
}
 8004240:	4618      	mov	r0, r3
 8004242:	3718      	adds	r7, #24
 8004244:	46bd      	mov	sp, r7
 8004246:	bd80      	pop	{r7, pc}
 8004248:	20020000 	.word	0x20020000
 800424c:	00000400 	.word	0x00000400
 8004250:	200001fc 	.word	0x200001fc
 8004254:	20001b50 	.word	0x20001b50

08004258 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004258:	b480      	push	{r7}
 800425a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800425c:	4b08      	ldr	r3, [pc, #32]	; (8004280 <SystemInit+0x28>)
 800425e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004262:	4a07      	ldr	r2, [pc, #28]	; (8004280 <SystemInit+0x28>)
 8004264:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004268:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800426c:	4b04      	ldr	r3, [pc, #16]	; (8004280 <SystemInit+0x28>)
 800426e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004272:	609a      	str	r2, [r3, #8]
#endif
}
 8004274:	bf00      	nop
 8004276:	46bd      	mov	sp, r7
 8004278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427c:	4770      	bx	lr
 800427e:	bf00      	nop
 8004280:	e000ed00 	.word	0xe000ed00

08004284 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004284:	f8df d034 	ldr.w	sp, [pc, #52]	; 80042bc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004288:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800428a:	e003      	b.n	8004294 <LoopCopyDataInit>

0800428c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800428c:	4b0c      	ldr	r3, [pc, #48]	; (80042c0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800428e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004290:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004292:	3104      	adds	r1, #4

08004294 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004294:	480b      	ldr	r0, [pc, #44]	; (80042c4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8004296:	4b0c      	ldr	r3, [pc, #48]	; (80042c8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004298:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800429a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800429c:	d3f6      	bcc.n	800428c <CopyDataInit>
  ldr  r2, =_sbss
 800429e:	4a0b      	ldr	r2, [pc, #44]	; (80042cc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80042a0:	e002      	b.n	80042a8 <LoopFillZerobss>

080042a2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80042a2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80042a4:	f842 3b04 	str.w	r3, [r2], #4

080042a8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80042a8:	4b09      	ldr	r3, [pc, #36]	; (80042d0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80042aa:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80042ac:	d3f9      	bcc.n	80042a2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80042ae:	f7ff ffd3 	bl	8004258 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80042b2:	f004 fd51 	bl	8008d58 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80042b6:	f7fe f83f 	bl	8002338 <main>
  bx  lr    
 80042ba:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80042bc:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80042c0:	0800d7c0 	.word	0x0800d7c0
  ldr  r0, =_sdata
 80042c4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80042c8:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 80042cc:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 80042d0:	20001b4c 	.word	0x20001b4c

080042d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80042d4:	e7fe      	b.n	80042d4 <ADC_IRQHandler>
	...

080042d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80042dc:	4b0e      	ldr	r3, [pc, #56]	; (8004318 <HAL_Init+0x40>)
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	4a0d      	ldr	r2, [pc, #52]	; (8004318 <HAL_Init+0x40>)
 80042e2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80042e6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80042e8:	4b0b      	ldr	r3, [pc, #44]	; (8004318 <HAL_Init+0x40>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	4a0a      	ldr	r2, [pc, #40]	; (8004318 <HAL_Init+0x40>)
 80042ee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80042f2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80042f4:	4b08      	ldr	r3, [pc, #32]	; (8004318 <HAL_Init+0x40>)
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4a07      	ldr	r2, [pc, #28]	; (8004318 <HAL_Init+0x40>)
 80042fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004300:	2003      	movs	r0, #3
 8004302:	f000 fd81 	bl	8004e08 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004306:	2000      	movs	r0, #0
 8004308:	f000 f808 	bl	800431c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800430c:	f7ff fb8e 	bl	8003a2c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004310:	2300      	movs	r3, #0
}
 8004312:	4618      	mov	r0, r3
 8004314:	bd80      	pop	{r7, pc}
 8004316:	bf00      	nop
 8004318:	40023c00 	.word	0x40023c00

0800431c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b082      	sub	sp, #8
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004324:	4b12      	ldr	r3, [pc, #72]	; (8004370 <HAL_InitTick+0x54>)
 8004326:	681a      	ldr	r2, [r3, #0]
 8004328:	4b12      	ldr	r3, [pc, #72]	; (8004374 <HAL_InitTick+0x58>)
 800432a:	781b      	ldrb	r3, [r3, #0]
 800432c:	4619      	mov	r1, r3
 800432e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004332:	fbb3 f3f1 	udiv	r3, r3, r1
 8004336:	fbb2 f3f3 	udiv	r3, r2, r3
 800433a:	4618      	mov	r0, r3
 800433c:	f000 fd99 	bl	8004e72 <HAL_SYSTICK_Config>
 8004340:	4603      	mov	r3, r0
 8004342:	2b00      	cmp	r3, #0
 8004344:	d001      	beq.n	800434a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004346:	2301      	movs	r3, #1
 8004348:	e00e      	b.n	8004368 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2b0f      	cmp	r3, #15
 800434e:	d80a      	bhi.n	8004366 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004350:	2200      	movs	r2, #0
 8004352:	6879      	ldr	r1, [r7, #4]
 8004354:	f04f 30ff 	mov.w	r0, #4294967295
 8004358:	f000 fd61 	bl	8004e1e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800435c:	4a06      	ldr	r2, [pc, #24]	; (8004378 <HAL_InitTick+0x5c>)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004362:	2300      	movs	r3, #0
 8004364:	e000      	b.n	8004368 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004366:	2301      	movs	r3, #1
}
 8004368:	4618      	mov	r0, r3
 800436a:	3708      	adds	r7, #8
 800436c:	46bd      	mov	sp, r7
 800436e:	bd80      	pop	{r7, pc}
 8004370:	20000000 	.word	0x20000000
 8004374:	20000008 	.word	0x20000008
 8004378:	20000004 	.word	0x20000004

0800437c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800437c:	b480      	push	{r7}
 800437e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004380:	4b06      	ldr	r3, [pc, #24]	; (800439c <HAL_IncTick+0x20>)
 8004382:	781b      	ldrb	r3, [r3, #0]
 8004384:	461a      	mov	r2, r3
 8004386:	4b06      	ldr	r3, [pc, #24]	; (80043a0 <HAL_IncTick+0x24>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4413      	add	r3, r2
 800438c:	4a04      	ldr	r2, [pc, #16]	; (80043a0 <HAL_IncTick+0x24>)
 800438e:	6013      	str	r3, [r2, #0]
}
 8004390:	bf00      	nop
 8004392:	46bd      	mov	sp, r7
 8004394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004398:	4770      	bx	lr
 800439a:	bf00      	nop
 800439c:	20000008 	.word	0x20000008
 80043a0:	20001b24 	.word	0x20001b24

080043a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80043a4:	b480      	push	{r7}
 80043a6:	af00      	add	r7, sp, #0
  return uwTick;
 80043a8:	4b03      	ldr	r3, [pc, #12]	; (80043b8 <HAL_GetTick+0x14>)
 80043aa:	681b      	ldr	r3, [r3, #0]
}
 80043ac:	4618      	mov	r0, r3
 80043ae:	46bd      	mov	sp, r7
 80043b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b4:	4770      	bx	lr
 80043b6:	bf00      	nop
 80043b8:	20001b24 	.word	0x20001b24

080043bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b084      	sub	sp, #16
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80043c4:	f7ff ffee 	bl	80043a4 <HAL_GetTick>
 80043c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043d4:	d005      	beq.n	80043e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80043d6:	4b09      	ldr	r3, [pc, #36]	; (80043fc <HAL_Delay+0x40>)
 80043d8:	781b      	ldrb	r3, [r3, #0]
 80043da:	461a      	mov	r2, r3
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	4413      	add	r3, r2
 80043e0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80043e2:	bf00      	nop
 80043e4:	f7ff ffde 	bl	80043a4 <HAL_GetTick>
 80043e8:	4602      	mov	r2, r0
 80043ea:	68bb      	ldr	r3, [r7, #8]
 80043ec:	1ad3      	subs	r3, r2, r3
 80043ee:	68fa      	ldr	r2, [r7, #12]
 80043f0:	429a      	cmp	r2, r3
 80043f2:	d8f7      	bhi.n	80043e4 <HAL_Delay+0x28>
  {
  }
}
 80043f4:	bf00      	nop
 80043f6:	3710      	adds	r7, #16
 80043f8:	46bd      	mov	sp, r7
 80043fa:	bd80      	pop	{r7, pc}
 80043fc:	20000008 	.word	0x20000008

08004400 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b084      	sub	sp, #16
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004408:	2300      	movs	r3, #0
 800440a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d101      	bne.n	8004416 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004412:	2301      	movs	r3, #1
 8004414:	e033      	b.n	800447e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800441a:	2b00      	cmp	r3, #0
 800441c:	d109      	bne.n	8004432 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800441e:	6878      	ldr	r0, [r7, #4]
 8004420:	f7ff fb30 	bl	8003a84 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2200      	movs	r2, #0
 8004428:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2200      	movs	r2, #0
 800442e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004436:	f003 0310 	and.w	r3, r3, #16
 800443a:	2b00      	cmp	r3, #0
 800443c:	d118      	bne.n	8004470 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004442:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004446:	f023 0302 	bic.w	r3, r3, #2
 800444a:	f043 0202 	orr.w	r2, r3, #2
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8004452:	6878      	ldr	r0, [r7, #4]
 8004454:	f000 fa8a 	bl	800496c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2200      	movs	r2, #0
 800445c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004462:	f023 0303 	bic.w	r3, r3, #3
 8004466:	f043 0201 	orr.w	r2, r3, #1
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	641a      	str	r2, [r3, #64]	; 0x40
 800446e:	e001      	b.n	8004474 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004470:	2301      	movs	r3, #1
 8004472:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2200      	movs	r2, #0
 8004478:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800447c:	7bfb      	ldrb	r3, [r7, #15]
}
 800447e:	4618      	mov	r0, r3
 8004480:	3710      	adds	r7, #16
 8004482:	46bd      	mov	sp, r7
 8004484:	bd80      	pop	{r7, pc}
	...

08004488 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b086      	sub	sp, #24
 800448c:	af00      	add	r7, sp, #0
 800448e:	60f8      	str	r0, [r7, #12]
 8004490:	60b9      	str	r1, [r7, #8]
 8004492:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8004494:	2300      	movs	r3, #0
 8004496:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800449e:	2b01      	cmp	r3, #1
 80044a0:	d101      	bne.n	80044a6 <HAL_ADC_Start_DMA+0x1e>
 80044a2:	2302      	movs	r3, #2
 80044a4:	e0cc      	b.n	8004640 <HAL_ADC_Start_DMA+0x1b8>
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	2201      	movs	r2, #1
 80044aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	689b      	ldr	r3, [r3, #8]
 80044b4:	f003 0301 	and.w	r3, r3, #1
 80044b8:	2b01      	cmp	r3, #1
 80044ba:	d018      	beq.n	80044ee <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	689a      	ldr	r2, [r3, #8]
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f042 0201 	orr.w	r2, r2, #1
 80044ca:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80044cc:	4b5e      	ldr	r3, [pc, #376]	; (8004648 <HAL_ADC_Start_DMA+0x1c0>)
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4a5e      	ldr	r2, [pc, #376]	; (800464c <HAL_ADC_Start_DMA+0x1c4>)
 80044d2:	fba2 2303 	umull	r2, r3, r2, r3
 80044d6:	0c9a      	lsrs	r2, r3, #18
 80044d8:	4613      	mov	r3, r2
 80044da:	005b      	lsls	r3, r3, #1
 80044dc:	4413      	add	r3, r2
 80044de:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80044e0:	e002      	b.n	80044e8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80044e2:	693b      	ldr	r3, [r7, #16]
 80044e4:	3b01      	subs	r3, #1
 80044e6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80044e8:	693b      	ldr	r3, [r7, #16]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d1f9      	bne.n	80044e2 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	689b      	ldr	r3, [r3, #8]
 80044f4:	f003 0301 	and.w	r3, r3, #1
 80044f8:	2b01      	cmp	r3, #1
 80044fa:	f040 80a0 	bne.w	800463e <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004502:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004506:	f023 0301 	bic.w	r3, r3, #1
 800450a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	685b      	ldr	r3, [r3, #4]
 8004518:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800451c:	2b00      	cmp	r3, #0
 800451e:	d007      	beq.n	8004530 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004524:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004528:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004534:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004538:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800453c:	d106      	bne.n	800454c <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004542:	f023 0206 	bic.w	r2, r3, #6
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	645a      	str	r2, [r3, #68]	; 0x44
 800454a:	e002      	b.n	8004552 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	2200      	movs	r2, #0
 8004550:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	2200      	movs	r2, #0
 8004556:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800455a:	4b3d      	ldr	r3, [pc, #244]	; (8004650 <HAL_ADC_Start_DMA+0x1c8>)
 800455c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004562:	4a3c      	ldr	r2, [pc, #240]	; (8004654 <HAL_ADC_Start_DMA+0x1cc>)
 8004564:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800456a:	4a3b      	ldr	r2, [pc, #236]	; (8004658 <HAL_ADC_Start_DMA+0x1d0>)
 800456c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004572:	4a3a      	ldr	r2, [pc, #232]	; (800465c <HAL_ADC_Start_DMA+0x1d4>)
 8004574:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800457e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	685a      	ldr	r2, [r3, #4]
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800458e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	689a      	ldr	r2, [r3, #8]
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800459e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	334c      	adds	r3, #76	; 0x4c
 80045aa:	4619      	mov	r1, r3
 80045ac:	68ba      	ldr	r2, [r7, #8]
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	f000 fd1a 	bl	8004fe8 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80045b4:	697b      	ldr	r3, [r7, #20]
 80045b6:	685b      	ldr	r3, [r3, #4]
 80045b8:	f003 031f 	and.w	r3, r3, #31
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d12a      	bne.n	8004616 <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	4a26      	ldr	r2, [pc, #152]	; (8004660 <HAL_ADC_Start_DMA+0x1d8>)
 80045c6:	4293      	cmp	r3, r2
 80045c8:	d015      	beq.n	80045f6 <HAL_ADC_Start_DMA+0x16e>
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	4a25      	ldr	r2, [pc, #148]	; (8004664 <HAL_ADC_Start_DMA+0x1dc>)
 80045d0:	4293      	cmp	r3, r2
 80045d2:	d105      	bne.n	80045e0 <HAL_ADC_Start_DMA+0x158>
 80045d4:	4b1e      	ldr	r3, [pc, #120]	; (8004650 <HAL_ADC_Start_DMA+0x1c8>)
 80045d6:	685b      	ldr	r3, [r3, #4]
 80045d8:	f003 031f 	and.w	r3, r3, #31
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d00a      	beq.n	80045f6 <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4a20      	ldr	r2, [pc, #128]	; (8004668 <HAL_ADC_Start_DMA+0x1e0>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d129      	bne.n	800463e <HAL_ADC_Start_DMA+0x1b6>
 80045ea:	4b19      	ldr	r3, [pc, #100]	; (8004650 <HAL_ADC_Start_DMA+0x1c8>)
 80045ec:	685b      	ldr	r3, [r3, #4]
 80045ee:	f003 031f 	and.w	r3, r3, #31
 80045f2:	2b0f      	cmp	r3, #15
 80045f4:	d823      	bhi.n	800463e <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	689b      	ldr	r3, [r3, #8]
 80045fc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004600:	2b00      	cmp	r3, #0
 8004602:	d11c      	bne.n	800463e <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	689a      	ldr	r2, [r3, #8]
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004612:	609a      	str	r2, [r3, #8]
 8004614:	e013      	b.n	800463e <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4a11      	ldr	r2, [pc, #68]	; (8004660 <HAL_ADC_Start_DMA+0x1d8>)
 800461c:	4293      	cmp	r3, r2
 800461e:	d10e      	bne.n	800463e <HAL_ADC_Start_DMA+0x1b6>
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	689b      	ldr	r3, [r3, #8]
 8004626:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800462a:	2b00      	cmp	r3, #0
 800462c:	d107      	bne.n	800463e <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	689a      	ldr	r2, [r3, #8]
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800463c:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800463e:	2300      	movs	r3, #0
}
 8004640:	4618      	mov	r0, r3
 8004642:	3718      	adds	r7, #24
 8004644:	46bd      	mov	sp, r7
 8004646:	bd80      	pop	{r7, pc}
 8004648:	20000000 	.word	0x20000000
 800464c:	431bde83 	.word	0x431bde83
 8004650:	40012300 	.word	0x40012300
 8004654:	08004b65 	.word	0x08004b65
 8004658:	08004c1f 	.word	0x08004c1f
 800465c:	08004c3b 	.word	0x08004c3b
 8004660:	40012000 	.word	0x40012000
 8004664:	40012100 	.word	0x40012100
 8004668:	40012200 	.word	0x40012200

0800466c <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b084      	sub	sp, #16
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004674:	2300      	movs	r3, #0
 8004676:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800467e:	2b01      	cmp	r3, #1
 8004680:	d101      	bne.n	8004686 <HAL_ADC_Stop_DMA+0x1a>
 8004682:	2302      	movs	r3, #2
 8004684:	e038      	b.n	80046f8 <HAL_ADC_Stop_DMA+0x8c>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2201      	movs	r2, #1
 800468a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	689a      	ldr	r2, [r3, #8]
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f022 0201 	bic.w	r2, r2, #1
 800469c:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	689b      	ldr	r3, [r3, #8]
 80046a4:	f003 0301 	and.w	r3, r3, #1
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d120      	bne.n	80046ee <HAL_ADC_Stop_DMA+0x82>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	689a      	ldr	r2, [r3, #8]
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80046ba:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046c0:	4618      	mov	r0, r3
 80046c2:	f000 fce9 	bl	8005098 <HAL_DMA_Abort>
 80046c6:	4603      	mov	r3, r0
 80046c8:	73fb      	strb	r3, [r7, #15]
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	685a      	ldr	r2, [r3, #4]
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 80046d8:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046de:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80046e2:	f023 0301 	bic.w	r3, r3, #1
 80046e6:	f043 0201 	orr.w	r2, r3, #1
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2200      	movs	r2, #0
 80046f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80046f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80046f8:	4618      	mov	r0, r3
 80046fa:	3710      	adds	r7, #16
 80046fc:	46bd      	mov	sp, r7
 80046fe:	bd80      	pop	{r7, pc}

08004700 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004700:	b480      	push	{r7}
 8004702:	b083      	sub	sp, #12
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8004708:	bf00      	nop
 800470a:	370c      	adds	r7, #12
 800470c:	46bd      	mov	sp, r7
 800470e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004712:	4770      	bx	lr

08004714 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004714:	b480      	push	{r7}
 8004716:	b083      	sub	sp, #12
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800471c:	bf00      	nop
 800471e:	370c      	adds	r7, #12
 8004720:	46bd      	mov	sp, r7
 8004722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004726:	4770      	bx	lr

08004728 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004728:	b480      	push	{r7}
 800472a:	b085      	sub	sp, #20
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
 8004730:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004732:	2300      	movs	r3, #0
 8004734:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800473c:	2b01      	cmp	r3, #1
 800473e:	d101      	bne.n	8004744 <HAL_ADC_ConfigChannel+0x1c>
 8004740:	2302      	movs	r3, #2
 8004742:	e105      	b.n	8004950 <HAL_ADC_ConfigChannel+0x228>
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2201      	movs	r2, #1
 8004748:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	2b09      	cmp	r3, #9
 8004752:	d925      	bls.n	80047a0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	68d9      	ldr	r1, [r3, #12]
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	b29b      	uxth	r3, r3
 8004760:	461a      	mov	r2, r3
 8004762:	4613      	mov	r3, r2
 8004764:	005b      	lsls	r3, r3, #1
 8004766:	4413      	add	r3, r2
 8004768:	3b1e      	subs	r3, #30
 800476a:	2207      	movs	r2, #7
 800476c:	fa02 f303 	lsl.w	r3, r2, r3
 8004770:	43da      	mvns	r2, r3
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	400a      	ands	r2, r1
 8004778:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	68d9      	ldr	r1, [r3, #12]
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	689a      	ldr	r2, [r3, #8]
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	b29b      	uxth	r3, r3
 800478a:	4618      	mov	r0, r3
 800478c:	4603      	mov	r3, r0
 800478e:	005b      	lsls	r3, r3, #1
 8004790:	4403      	add	r3, r0
 8004792:	3b1e      	subs	r3, #30
 8004794:	409a      	lsls	r2, r3
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	430a      	orrs	r2, r1
 800479c:	60da      	str	r2, [r3, #12]
 800479e:	e022      	b.n	80047e6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	6919      	ldr	r1, [r3, #16]
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	b29b      	uxth	r3, r3
 80047ac:	461a      	mov	r2, r3
 80047ae:	4613      	mov	r3, r2
 80047b0:	005b      	lsls	r3, r3, #1
 80047b2:	4413      	add	r3, r2
 80047b4:	2207      	movs	r2, #7
 80047b6:	fa02 f303 	lsl.w	r3, r2, r3
 80047ba:	43da      	mvns	r2, r3
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	400a      	ands	r2, r1
 80047c2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	6919      	ldr	r1, [r3, #16]
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	689a      	ldr	r2, [r3, #8]
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	b29b      	uxth	r3, r3
 80047d4:	4618      	mov	r0, r3
 80047d6:	4603      	mov	r3, r0
 80047d8:	005b      	lsls	r3, r3, #1
 80047da:	4403      	add	r3, r0
 80047dc:	409a      	lsls	r2, r3
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	430a      	orrs	r2, r1
 80047e4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	2b06      	cmp	r3, #6
 80047ec:	d824      	bhi.n	8004838 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80047f4:	683b      	ldr	r3, [r7, #0]
 80047f6:	685a      	ldr	r2, [r3, #4]
 80047f8:	4613      	mov	r3, r2
 80047fa:	009b      	lsls	r3, r3, #2
 80047fc:	4413      	add	r3, r2
 80047fe:	3b05      	subs	r3, #5
 8004800:	221f      	movs	r2, #31
 8004802:	fa02 f303 	lsl.w	r3, r2, r3
 8004806:	43da      	mvns	r2, r3
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	400a      	ands	r2, r1
 800480e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	b29b      	uxth	r3, r3
 800481c:	4618      	mov	r0, r3
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	685a      	ldr	r2, [r3, #4]
 8004822:	4613      	mov	r3, r2
 8004824:	009b      	lsls	r3, r3, #2
 8004826:	4413      	add	r3, r2
 8004828:	3b05      	subs	r3, #5
 800482a:	fa00 f203 	lsl.w	r2, r0, r3
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	430a      	orrs	r2, r1
 8004834:	635a      	str	r2, [r3, #52]	; 0x34
 8004836:	e04c      	b.n	80048d2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	685b      	ldr	r3, [r3, #4]
 800483c:	2b0c      	cmp	r3, #12
 800483e:	d824      	bhi.n	800488a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	685a      	ldr	r2, [r3, #4]
 800484a:	4613      	mov	r3, r2
 800484c:	009b      	lsls	r3, r3, #2
 800484e:	4413      	add	r3, r2
 8004850:	3b23      	subs	r3, #35	; 0x23
 8004852:	221f      	movs	r2, #31
 8004854:	fa02 f303 	lsl.w	r3, r2, r3
 8004858:	43da      	mvns	r2, r3
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	400a      	ands	r2, r1
 8004860:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	b29b      	uxth	r3, r3
 800486e:	4618      	mov	r0, r3
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	685a      	ldr	r2, [r3, #4]
 8004874:	4613      	mov	r3, r2
 8004876:	009b      	lsls	r3, r3, #2
 8004878:	4413      	add	r3, r2
 800487a:	3b23      	subs	r3, #35	; 0x23
 800487c:	fa00 f203 	lsl.w	r2, r0, r3
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	430a      	orrs	r2, r1
 8004886:	631a      	str	r2, [r3, #48]	; 0x30
 8004888:	e023      	b.n	80048d2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	685a      	ldr	r2, [r3, #4]
 8004894:	4613      	mov	r3, r2
 8004896:	009b      	lsls	r3, r3, #2
 8004898:	4413      	add	r3, r2
 800489a:	3b41      	subs	r3, #65	; 0x41
 800489c:	221f      	movs	r2, #31
 800489e:	fa02 f303 	lsl.w	r3, r2, r3
 80048a2:	43da      	mvns	r2, r3
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	400a      	ands	r2, r1
 80048aa:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	b29b      	uxth	r3, r3
 80048b8:	4618      	mov	r0, r3
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	685a      	ldr	r2, [r3, #4]
 80048be:	4613      	mov	r3, r2
 80048c0:	009b      	lsls	r3, r3, #2
 80048c2:	4413      	add	r3, r2
 80048c4:	3b41      	subs	r3, #65	; 0x41
 80048c6:	fa00 f203 	lsl.w	r2, r0, r3
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	430a      	orrs	r2, r1
 80048d0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80048d2:	4b22      	ldr	r3, [pc, #136]	; (800495c <HAL_ADC_ConfigChannel+0x234>)
 80048d4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	4a21      	ldr	r2, [pc, #132]	; (8004960 <HAL_ADC_ConfigChannel+0x238>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	d109      	bne.n	80048f4 <HAL_ADC_ConfigChannel+0x1cc>
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	2b12      	cmp	r3, #18
 80048e6:	d105      	bne.n	80048f4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	685b      	ldr	r3, [r3, #4]
 80048ec:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a19      	ldr	r2, [pc, #100]	; (8004960 <HAL_ADC_ConfigChannel+0x238>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d123      	bne.n	8004946 <HAL_ADC_ConfigChannel+0x21e>
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	2b10      	cmp	r3, #16
 8004904:	d003      	beq.n	800490e <HAL_ADC_ConfigChannel+0x1e6>
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	2b11      	cmp	r3, #17
 800490c:	d11b      	bne.n	8004946 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	2b10      	cmp	r3, #16
 8004920:	d111      	bne.n	8004946 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004922:	4b10      	ldr	r3, [pc, #64]	; (8004964 <HAL_ADC_ConfigChannel+0x23c>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	4a10      	ldr	r2, [pc, #64]	; (8004968 <HAL_ADC_ConfigChannel+0x240>)
 8004928:	fba2 2303 	umull	r2, r3, r2, r3
 800492c:	0c9a      	lsrs	r2, r3, #18
 800492e:	4613      	mov	r3, r2
 8004930:	009b      	lsls	r3, r3, #2
 8004932:	4413      	add	r3, r2
 8004934:	005b      	lsls	r3, r3, #1
 8004936:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004938:	e002      	b.n	8004940 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800493a:	68bb      	ldr	r3, [r7, #8]
 800493c:	3b01      	subs	r3, #1
 800493e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004940:	68bb      	ldr	r3, [r7, #8]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d1f9      	bne.n	800493a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2200      	movs	r2, #0
 800494a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800494e:	2300      	movs	r3, #0
}
 8004950:	4618      	mov	r0, r3
 8004952:	3714      	adds	r7, #20
 8004954:	46bd      	mov	sp, r7
 8004956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495a:	4770      	bx	lr
 800495c:	40012300 	.word	0x40012300
 8004960:	40012000 	.word	0x40012000
 8004964:	20000000 	.word	0x20000000
 8004968:	431bde83 	.word	0x431bde83

0800496c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800496c:	b480      	push	{r7}
 800496e:	b085      	sub	sp, #20
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004974:	4b79      	ldr	r3, [pc, #484]	; (8004b5c <ADC_Init+0x1f0>)
 8004976:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	685a      	ldr	r2, [r3, #4]
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	431a      	orrs	r2, r3
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	685a      	ldr	r2, [r3, #4]
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80049a0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	6859      	ldr	r1, [r3, #4]
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	691b      	ldr	r3, [r3, #16]
 80049ac:	021a      	lsls	r2, r3, #8
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	430a      	orrs	r2, r1
 80049b4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	685a      	ldr	r2, [r3, #4]
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80049c4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	6859      	ldr	r1, [r3, #4]
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	689a      	ldr	r2, [r3, #8]
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	430a      	orrs	r2, r1
 80049d6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	689a      	ldr	r2, [r3, #8]
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80049e6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	6899      	ldr	r1, [r3, #8]
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	68da      	ldr	r2, [r3, #12]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	430a      	orrs	r2, r1
 80049f8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049fe:	4a58      	ldr	r2, [pc, #352]	; (8004b60 <ADC_Init+0x1f4>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d022      	beq.n	8004a4a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	689a      	ldr	r2, [r3, #8]
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004a12:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	6899      	ldr	r1, [r3, #8]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	430a      	orrs	r2, r1
 8004a24:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	689a      	ldr	r2, [r3, #8]
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004a34:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	6899      	ldr	r1, [r3, #8]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	430a      	orrs	r2, r1
 8004a46:	609a      	str	r2, [r3, #8]
 8004a48:	e00f      	b.n	8004a6a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	689a      	ldr	r2, [r3, #8]
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004a58:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	689a      	ldr	r2, [r3, #8]
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004a68:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	689a      	ldr	r2, [r3, #8]
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f022 0202 	bic.w	r2, r2, #2
 8004a78:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	6899      	ldr	r1, [r3, #8]
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	7e1b      	ldrb	r3, [r3, #24]
 8004a84:	005a      	lsls	r2, r3, #1
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	430a      	orrs	r2, r1
 8004a8c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d01b      	beq.n	8004ad0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	685a      	ldr	r2, [r3, #4]
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004aa6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	685a      	ldr	r2, [r3, #4]
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004ab6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	6859      	ldr	r1, [r3, #4]
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ac2:	3b01      	subs	r3, #1
 8004ac4:	035a      	lsls	r2, r3, #13
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	430a      	orrs	r2, r1
 8004acc:	605a      	str	r2, [r3, #4]
 8004ace:	e007      	b.n	8004ae0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	685a      	ldr	r2, [r3, #4]
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004ade:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004aee:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	69db      	ldr	r3, [r3, #28]
 8004afa:	3b01      	subs	r3, #1
 8004afc:	051a      	lsls	r2, r3, #20
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	430a      	orrs	r2, r1
 8004b04:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	689a      	ldr	r2, [r3, #8]
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004b14:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	6899      	ldr	r1, [r3, #8]
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004b22:	025a      	lsls	r2, r3, #9
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	430a      	orrs	r2, r1
 8004b2a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	689a      	ldr	r2, [r3, #8]
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b3a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	6899      	ldr	r1, [r3, #8]
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	695b      	ldr	r3, [r3, #20]
 8004b46:	029a      	lsls	r2, r3, #10
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	430a      	orrs	r2, r1
 8004b4e:	609a      	str	r2, [r3, #8]
}
 8004b50:	bf00      	nop
 8004b52:	3714      	adds	r7, #20
 8004b54:	46bd      	mov	sp, r7
 8004b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5a:	4770      	bx	lr
 8004b5c:	40012300 	.word	0x40012300
 8004b60:	0f000001 	.word	0x0f000001

08004b64 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b084      	sub	sp, #16
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b70:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b76:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d13c      	bne.n	8004bf8 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b82:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	689b      	ldr	r3, [r3, #8]
 8004b90:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d12b      	bne.n	8004bf0 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d127      	bne.n	8004bf0 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ba6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d006      	beq.n	8004bbc <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	689b      	ldr	r3, [r3, #8]
 8004bb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d119      	bne.n	8004bf0 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	685a      	ldr	r2, [r3, #4]
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f022 0220 	bic.w	r2, r2, #32
 8004bca:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bd0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bdc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d105      	bne.n	8004bf0 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004be8:	f043 0201 	orr.w	r2, r3, #1
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004bf0:	68f8      	ldr	r0, [r7, #12]
 8004bf2:	f7fc fbf3 	bl	80013dc <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004bf6:	e00e      	b.n	8004c16 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bfc:	f003 0310 	and.w	r3, r3, #16
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d003      	beq.n	8004c0c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8004c04:	68f8      	ldr	r0, [r7, #12]
 8004c06:	f7ff fd85 	bl	8004714 <HAL_ADC_ErrorCallback>
}
 8004c0a:	e004      	b.n	8004c16 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c12:	6878      	ldr	r0, [r7, #4]
 8004c14:	4798      	blx	r3
}
 8004c16:	bf00      	nop
 8004c18:	3710      	adds	r7, #16
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd80      	pop	{r7, pc}

08004c1e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004c1e:	b580      	push	{r7, lr}
 8004c20:	b084      	sub	sp, #16
 8004c22:	af00      	add	r7, sp, #0
 8004c24:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c2a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004c2c:	68f8      	ldr	r0, [r7, #12]
 8004c2e:	f7ff fd67 	bl	8004700 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004c32:	bf00      	nop
 8004c34:	3710      	adds	r7, #16
 8004c36:	46bd      	mov	sp, r7
 8004c38:	bd80      	pop	{r7, pc}

08004c3a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8004c3a:	b580      	push	{r7, lr}
 8004c3c:	b084      	sub	sp, #16
 8004c3e:	af00      	add	r7, sp, #0
 8004c40:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c46:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	2240      	movs	r2, #64	; 0x40
 8004c4c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c52:	f043 0204 	orr.w	r2, r3, #4
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004c5a:	68f8      	ldr	r0, [r7, #12]
 8004c5c:	f7ff fd5a 	bl	8004714 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004c60:	bf00      	nop
 8004c62:	3710      	adds	r7, #16
 8004c64:	46bd      	mov	sp, r7
 8004c66:	bd80      	pop	{r7, pc}

08004c68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004c68:	b480      	push	{r7}
 8004c6a:	b085      	sub	sp, #20
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	f003 0307 	and.w	r3, r3, #7
 8004c76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004c78:	4b0c      	ldr	r3, [pc, #48]	; (8004cac <__NVIC_SetPriorityGrouping+0x44>)
 8004c7a:	68db      	ldr	r3, [r3, #12]
 8004c7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004c7e:	68ba      	ldr	r2, [r7, #8]
 8004c80:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004c84:	4013      	ands	r3, r2
 8004c86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004c8c:	68bb      	ldr	r3, [r7, #8]
 8004c8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004c90:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004c94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004c98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004c9a:	4a04      	ldr	r2, [pc, #16]	; (8004cac <__NVIC_SetPriorityGrouping+0x44>)
 8004c9c:	68bb      	ldr	r3, [r7, #8]
 8004c9e:	60d3      	str	r3, [r2, #12]
}
 8004ca0:	bf00      	nop
 8004ca2:	3714      	adds	r7, #20
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004caa:	4770      	bx	lr
 8004cac:	e000ed00 	.word	0xe000ed00

08004cb0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004cb0:	b480      	push	{r7}
 8004cb2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004cb4:	4b04      	ldr	r3, [pc, #16]	; (8004cc8 <__NVIC_GetPriorityGrouping+0x18>)
 8004cb6:	68db      	ldr	r3, [r3, #12]
 8004cb8:	0a1b      	lsrs	r3, r3, #8
 8004cba:	f003 0307 	and.w	r3, r3, #7
}
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc6:	4770      	bx	lr
 8004cc8:	e000ed00 	.word	0xe000ed00

08004ccc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004ccc:	b480      	push	{r7}
 8004cce:	b083      	sub	sp, #12
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	4603      	mov	r3, r0
 8004cd4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004cd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	db0b      	blt.n	8004cf6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004cde:	79fb      	ldrb	r3, [r7, #7]
 8004ce0:	f003 021f 	and.w	r2, r3, #31
 8004ce4:	4907      	ldr	r1, [pc, #28]	; (8004d04 <__NVIC_EnableIRQ+0x38>)
 8004ce6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cea:	095b      	lsrs	r3, r3, #5
 8004cec:	2001      	movs	r0, #1
 8004cee:	fa00 f202 	lsl.w	r2, r0, r2
 8004cf2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004cf6:	bf00      	nop
 8004cf8:	370c      	adds	r7, #12
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d00:	4770      	bx	lr
 8004d02:	bf00      	nop
 8004d04:	e000e100 	.word	0xe000e100

08004d08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004d08:	b480      	push	{r7}
 8004d0a:	b083      	sub	sp, #12
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	4603      	mov	r3, r0
 8004d10:	6039      	str	r1, [r7, #0]
 8004d12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004d14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	db0a      	blt.n	8004d32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	b2da      	uxtb	r2, r3
 8004d20:	490c      	ldr	r1, [pc, #48]	; (8004d54 <__NVIC_SetPriority+0x4c>)
 8004d22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d26:	0112      	lsls	r2, r2, #4
 8004d28:	b2d2      	uxtb	r2, r2
 8004d2a:	440b      	add	r3, r1
 8004d2c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004d30:	e00a      	b.n	8004d48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	b2da      	uxtb	r2, r3
 8004d36:	4908      	ldr	r1, [pc, #32]	; (8004d58 <__NVIC_SetPriority+0x50>)
 8004d38:	79fb      	ldrb	r3, [r7, #7]
 8004d3a:	f003 030f 	and.w	r3, r3, #15
 8004d3e:	3b04      	subs	r3, #4
 8004d40:	0112      	lsls	r2, r2, #4
 8004d42:	b2d2      	uxtb	r2, r2
 8004d44:	440b      	add	r3, r1
 8004d46:	761a      	strb	r2, [r3, #24]
}
 8004d48:	bf00      	nop
 8004d4a:	370c      	adds	r7, #12
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d52:	4770      	bx	lr
 8004d54:	e000e100 	.word	0xe000e100
 8004d58:	e000ed00 	.word	0xe000ed00

08004d5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004d5c:	b480      	push	{r7}
 8004d5e:	b089      	sub	sp, #36	; 0x24
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	60f8      	str	r0, [r7, #12]
 8004d64:	60b9      	str	r1, [r7, #8]
 8004d66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	f003 0307 	and.w	r3, r3, #7
 8004d6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004d70:	69fb      	ldr	r3, [r7, #28]
 8004d72:	f1c3 0307 	rsb	r3, r3, #7
 8004d76:	2b04      	cmp	r3, #4
 8004d78:	bf28      	it	cs
 8004d7a:	2304      	movcs	r3, #4
 8004d7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004d7e:	69fb      	ldr	r3, [r7, #28]
 8004d80:	3304      	adds	r3, #4
 8004d82:	2b06      	cmp	r3, #6
 8004d84:	d902      	bls.n	8004d8c <NVIC_EncodePriority+0x30>
 8004d86:	69fb      	ldr	r3, [r7, #28]
 8004d88:	3b03      	subs	r3, #3
 8004d8a:	e000      	b.n	8004d8e <NVIC_EncodePriority+0x32>
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004d90:	f04f 32ff 	mov.w	r2, #4294967295
 8004d94:	69bb      	ldr	r3, [r7, #24]
 8004d96:	fa02 f303 	lsl.w	r3, r2, r3
 8004d9a:	43da      	mvns	r2, r3
 8004d9c:	68bb      	ldr	r3, [r7, #8]
 8004d9e:	401a      	ands	r2, r3
 8004da0:	697b      	ldr	r3, [r7, #20]
 8004da2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004da4:	f04f 31ff 	mov.w	r1, #4294967295
 8004da8:	697b      	ldr	r3, [r7, #20]
 8004daa:	fa01 f303 	lsl.w	r3, r1, r3
 8004dae:	43d9      	mvns	r1, r3
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004db4:	4313      	orrs	r3, r2
         );
}
 8004db6:	4618      	mov	r0, r3
 8004db8:	3724      	adds	r7, #36	; 0x24
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc0:	4770      	bx	lr
	...

08004dc4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b082      	sub	sp, #8
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	3b01      	subs	r3, #1
 8004dd0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004dd4:	d301      	bcc.n	8004dda <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	e00f      	b.n	8004dfa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004dda:	4a0a      	ldr	r2, [pc, #40]	; (8004e04 <SysTick_Config+0x40>)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	3b01      	subs	r3, #1
 8004de0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004de2:	210f      	movs	r1, #15
 8004de4:	f04f 30ff 	mov.w	r0, #4294967295
 8004de8:	f7ff ff8e 	bl	8004d08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004dec:	4b05      	ldr	r3, [pc, #20]	; (8004e04 <SysTick_Config+0x40>)
 8004dee:	2200      	movs	r2, #0
 8004df0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004df2:	4b04      	ldr	r3, [pc, #16]	; (8004e04 <SysTick_Config+0x40>)
 8004df4:	2207      	movs	r2, #7
 8004df6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004df8:	2300      	movs	r3, #0
}
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	3708      	adds	r7, #8
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	bd80      	pop	{r7, pc}
 8004e02:	bf00      	nop
 8004e04:	e000e010 	.word	0xe000e010

08004e08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b082      	sub	sp, #8
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004e10:	6878      	ldr	r0, [r7, #4]
 8004e12:	f7ff ff29 	bl	8004c68 <__NVIC_SetPriorityGrouping>
}
 8004e16:	bf00      	nop
 8004e18:	3708      	adds	r7, #8
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bd80      	pop	{r7, pc}

08004e1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004e1e:	b580      	push	{r7, lr}
 8004e20:	b086      	sub	sp, #24
 8004e22:	af00      	add	r7, sp, #0
 8004e24:	4603      	mov	r3, r0
 8004e26:	60b9      	str	r1, [r7, #8]
 8004e28:	607a      	str	r2, [r7, #4]
 8004e2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004e30:	f7ff ff3e 	bl	8004cb0 <__NVIC_GetPriorityGrouping>
 8004e34:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004e36:	687a      	ldr	r2, [r7, #4]
 8004e38:	68b9      	ldr	r1, [r7, #8]
 8004e3a:	6978      	ldr	r0, [r7, #20]
 8004e3c:	f7ff ff8e 	bl	8004d5c <NVIC_EncodePriority>
 8004e40:	4602      	mov	r2, r0
 8004e42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e46:	4611      	mov	r1, r2
 8004e48:	4618      	mov	r0, r3
 8004e4a:	f7ff ff5d 	bl	8004d08 <__NVIC_SetPriority>
}
 8004e4e:	bf00      	nop
 8004e50:	3718      	adds	r7, #24
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bd80      	pop	{r7, pc}

08004e56 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004e56:	b580      	push	{r7, lr}
 8004e58:	b082      	sub	sp, #8
 8004e5a:	af00      	add	r7, sp, #0
 8004e5c:	4603      	mov	r3, r0
 8004e5e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004e60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e64:	4618      	mov	r0, r3
 8004e66:	f7ff ff31 	bl	8004ccc <__NVIC_EnableIRQ>
}
 8004e6a:	bf00      	nop
 8004e6c:	3708      	adds	r7, #8
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	bd80      	pop	{r7, pc}

08004e72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004e72:	b580      	push	{r7, lr}
 8004e74:	b082      	sub	sp, #8
 8004e76:	af00      	add	r7, sp, #0
 8004e78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004e7a:	6878      	ldr	r0, [r7, #4]
 8004e7c:	f7ff ffa2 	bl	8004dc4 <SysTick_Config>
 8004e80:	4603      	mov	r3, r0
}
 8004e82:	4618      	mov	r0, r3
 8004e84:	3708      	adds	r7, #8
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bd80      	pop	{r7, pc}
	...

08004e8c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b086      	sub	sp, #24
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004e94:	2300      	movs	r3, #0
 8004e96:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004e98:	f7ff fa84 	bl	80043a4 <HAL_GetTick>
 8004e9c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d101      	bne.n	8004ea8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	e099      	b.n	8004fdc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2200      	movs	r2, #0
 8004eac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2202      	movs	r2, #2
 8004eb4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	681a      	ldr	r2, [r3, #0]
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f022 0201 	bic.w	r2, r2, #1
 8004ec6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004ec8:	e00f      	b.n	8004eea <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004eca:	f7ff fa6b 	bl	80043a4 <HAL_GetTick>
 8004ece:	4602      	mov	r2, r0
 8004ed0:	693b      	ldr	r3, [r7, #16]
 8004ed2:	1ad3      	subs	r3, r2, r3
 8004ed4:	2b05      	cmp	r3, #5
 8004ed6:	d908      	bls.n	8004eea <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2220      	movs	r2, #32
 8004edc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	2203      	movs	r2, #3
 8004ee2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004ee6:	2303      	movs	r3, #3
 8004ee8:	e078      	b.n	8004fdc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f003 0301 	and.w	r3, r3, #1
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d1e8      	bne.n	8004eca <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004f00:	697a      	ldr	r2, [r7, #20]
 8004f02:	4b38      	ldr	r3, [pc, #224]	; (8004fe4 <HAL_DMA_Init+0x158>)
 8004f04:	4013      	ands	r3, r2
 8004f06:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	685a      	ldr	r2, [r3, #4]
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	689b      	ldr	r3, [r3, #8]
 8004f10:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004f16:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	691b      	ldr	r3, [r3, #16]
 8004f1c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f22:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	699b      	ldr	r3, [r3, #24]
 8004f28:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f2e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6a1b      	ldr	r3, [r3, #32]
 8004f34:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004f36:	697a      	ldr	r2, [r7, #20]
 8004f38:	4313      	orrs	r3, r2
 8004f3a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f40:	2b04      	cmp	r3, #4
 8004f42:	d107      	bne.n	8004f54 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f4c:	4313      	orrs	r3, r2
 8004f4e:	697a      	ldr	r2, [r7, #20]
 8004f50:	4313      	orrs	r3, r2
 8004f52:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	697a      	ldr	r2, [r7, #20]
 8004f5a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	695b      	ldr	r3, [r3, #20]
 8004f62:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004f64:	697b      	ldr	r3, [r7, #20]
 8004f66:	f023 0307 	bic.w	r3, r3, #7
 8004f6a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f70:	697a      	ldr	r2, [r7, #20]
 8004f72:	4313      	orrs	r3, r2
 8004f74:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f7a:	2b04      	cmp	r3, #4
 8004f7c:	d117      	bne.n	8004fae <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f82:	697a      	ldr	r2, [r7, #20]
 8004f84:	4313      	orrs	r3, r2
 8004f86:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d00e      	beq.n	8004fae <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004f90:	6878      	ldr	r0, [r7, #4]
 8004f92:	f000 fadf 	bl	8005554 <DMA_CheckFifoParam>
 8004f96:	4603      	mov	r3, r0
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d008      	beq.n	8004fae <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2240      	movs	r2, #64	; 0x40
 8004fa0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	2201      	movs	r2, #1
 8004fa6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004faa:	2301      	movs	r3, #1
 8004fac:	e016      	b.n	8004fdc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	697a      	ldr	r2, [r7, #20]
 8004fb4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004fb6:	6878      	ldr	r0, [r7, #4]
 8004fb8:	f000 fa96 	bl	80054e8 <DMA_CalcBaseAndBitshift>
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fc4:	223f      	movs	r2, #63	; 0x3f
 8004fc6:	409a      	lsls	r2, r3
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2200      	movs	r2, #0
 8004fd0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2201      	movs	r2, #1
 8004fd6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004fda:	2300      	movs	r3, #0
}
 8004fdc:	4618      	mov	r0, r3
 8004fde:	3718      	adds	r7, #24
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	bd80      	pop	{r7, pc}
 8004fe4:	f010803f 	.word	0xf010803f

08004fe8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b086      	sub	sp, #24
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	60f8      	str	r0, [r7, #12]
 8004ff0:	60b9      	str	r1, [r7, #8]
 8004ff2:	607a      	str	r2, [r7, #4]
 8004ff4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ffe:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005006:	2b01      	cmp	r3, #1
 8005008:	d101      	bne.n	800500e <HAL_DMA_Start_IT+0x26>
 800500a:	2302      	movs	r3, #2
 800500c:	e040      	b.n	8005090 <HAL_DMA_Start_IT+0xa8>
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	2201      	movs	r2, #1
 8005012:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800501c:	b2db      	uxtb	r3, r3
 800501e:	2b01      	cmp	r3, #1
 8005020:	d12f      	bne.n	8005082 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	2202      	movs	r2, #2
 8005026:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	2200      	movs	r2, #0
 800502e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	687a      	ldr	r2, [r7, #4]
 8005034:	68b9      	ldr	r1, [r7, #8]
 8005036:	68f8      	ldr	r0, [r7, #12]
 8005038:	f000 fa28 	bl	800548c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005040:	223f      	movs	r2, #63	; 0x3f
 8005042:	409a      	lsls	r2, r3
 8005044:	693b      	ldr	r3, [r7, #16]
 8005046:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	681a      	ldr	r2, [r3, #0]
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f042 0216 	orr.w	r2, r2, #22
 8005056:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800505c:	2b00      	cmp	r3, #0
 800505e:	d007      	beq.n	8005070 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	681a      	ldr	r2, [r3, #0]
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f042 0208 	orr.w	r2, r2, #8
 800506e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	681a      	ldr	r2, [r3, #0]
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f042 0201 	orr.w	r2, r2, #1
 800507e:	601a      	str	r2, [r3, #0]
 8005080:	e005      	b.n	800508e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	2200      	movs	r2, #0
 8005086:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800508a:	2302      	movs	r3, #2
 800508c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800508e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005090:	4618      	mov	r0, r3
 8005092:	3718      	adds	r7, #24
 8005094:	46bd      	mov	sp, r7
 8005096:	bd80      	pop	{r7, pc}

08005098 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005098:	b580      	push	{r7, lr}
 800509a:	b084      	sub	sp, #16
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050a4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80050a6:	f7ff f97d 	bl	80043a4 <HAL_GetTick>
 80050aa:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80050b2:	b2db      	uxtb	r3, r3
 80050b4:	2b02      	cmp	r3, #2
 80050b6:	d008      	beq.n	80050ca <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2280      	movs	r2, #128	; 0x80
 80050bc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2200      	movs	r2, #0
 80050c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80050c6:	2301      	movs	r3, #1
 80050c8:	e052      	b.n	8005170 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	681a      	ldr	r2, [r3, #0]
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f022 0216 	bic.w	r2, r2, #22
 80050d8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	695a      	ldr	r2, [r3, #20]
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80050e8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d103      	bne.n	80050fa <HAL_DMA_Abort+0x62>
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d007      	beq.n	800510a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	681a      	ldr	r2, [r3, #0]
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f022 0208 	bic.w	r2, r2, #8
 8005108:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	681a      	ldr	r2, [r3, #0]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f022 0201 	bic.w	r2, r2, #1
 8005118:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800511a:	e013      	b.n	8005144 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800511c:	f7ff f942 	bl	80043a4 <HAL_GetTick>
 8005120:	4602      	mov	r2, r0
 8005122:	68bb      	ldr	r3, [r7, #8]
 8005124:	1ad3      	subs	r3, r2, r3
 8005126:	2b05      	cmp	r3, #5
 8005128:	d90c      	bls.n	8005144 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2220      	movs	r2, #32
 800512e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2200      	movs	r2, #0
 8005134:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2203      	movs	r2, #3
 800513c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8005140:	2303      	movs	r3, #3
 8005142:	e015      	b.n	8005170 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f003 0301 	and.w	r3, r3, #1
 800514e:	2b00      	cmp	r3, #0
 8005150:	d1e4      	bne.n	800511c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005156:	223f      	movs	r2, #63	; 0x3f
 8005158:	409a      	lsls	r2, r3
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2200      	movs	r2, #0
 8005162:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2201      	movs	r2, #1
 800516a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 800516e:	2300      	movs	r3, #0
}
 8005170:	4618      	mov	r0, r3
 8005172:	3710      	adds	r7, #16
 8005174:	46bd      	mov	sp, r7
 8005176:	bd80      	pop	{r7, pc}

08005178 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b086      	sub	sp, #24
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005180:	2300      	movs	r3, #0
 8005182:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005184:	4b92      	ldr	r3, [pc, #584]	; (80053d0 <HAL_DMA_IRQHandler+0x258>)
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	4a92      	ldr	r2, [pc, #584]	; (80053d4 <HAL_DMA_IRQHandler+0x25c>)
 800518a:	fba2 2303 	umull	r2, r3, r2, r3
 800518e:	0a9b      	lsrs	r3, r3, #10
 8005190:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005196:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005198:	693b      	ldr	r3, [r7, #16]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051a2:	2208      	movs	r2, #8
 80051a4:	409a      	lsls	r2, r3
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	4013      	ands	r3, r2
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d01a      	beq.n	80051e4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f003 0304 	and.w	r3, r3, #4
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d013      	beq.n	80051e4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	681a      	ldr	r2, [r3, #0]
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f022 0204 	bic.w	r2, r2, #4
 80051ca:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051d0:	2208      	movs	r2, #8
 80051d2:	409a      	lsls	r2, r3
 80051d4:	693b      	ldr	r3, [r7, #16]
 80051d6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051dc:	f043 0201 	orr.w	r2, r3, #1
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051e8:	2201      	movs	r2, #1
 80051ea:	409a      	lsls	r2, r3
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	4013      	ands	r3, r2
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d012      	beq.n	800521a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	695b      	ldr	r3, [r3, #20]
 80051fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d00b      	beq.n	800521a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005206:	2201      	movs	r2, #1
 8005208:	409a      	lsls	r2, r3
 800520a:	693b      	ldr	r3, [r7, #16]
 800520c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005212:	f043 0202 	orr.w	r2, r3, #2
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800521e:	2204      	movs	r2, #4
 8005220:	409a      	lsls	r2, r3
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	4013      	ands	r3, r2
 8005226:	2b00      	cmp	r3, #0
 8005228:	d012      	beq.n	8005250 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f003 0302 	and.w	r3, r3, #2
 8005234:	2b00      	cmp	r3, #0
 8005236:	d00b      	beq.n	8005250 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800523c:	2204      	movs	r2, #4
 800523e:	409a      	lsls	r2, r3
 8005240:	693b      	ldr	r3, [r7, #16]
 8005242:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005248:	f043 0204 	orr.w	r2, r3, #4
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005254:	2210      	movs	r2, #16
 8005256:	409a      	lsls	r2, r3
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	4013      	ands	r3, r2
 800525c:	2b00      	cmp	r3, #0
 800525e:	d043      	beq.n	80052e8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f003 0308 	and.w	r3, r3, #8
 800526a:	2b00      	cmp	r3, #0
 800526c:	d03c      	beq.n	80052e8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005272:	2210      	movs	r2, #16
 8005274:	409a      	lsls	r2, r3
 8005276:	693b      	ldr	r3, [r7, #16]
 8005278:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005284:	2b00      	cmp	r3, #0
 8005286:	d018      	beq.n	80052ba <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005292:	2b00      	cmp	r3, #0
 8005294:	d108      	bne.n	80052a8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800529a:	2b00      	cmp	r3, #0
 800529c:	d024      	beq.n	80052e8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052a2:	6878      	ldr	r0, [r7, #4]
 80052a4:	4798      	blx	r3
 80052a6:	e01f      	b.n	80052e8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d01b      	beq.n	80052e8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80052b4:	6878      	ldr	r0, [r7, #4]
 80052b6:	4798      	blx	r3
 80052b8:	e016      	b.n	80052e8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d107      	bne.n	80052d8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	681a      	ldr	r2, [r3, #0]
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f022 0208 	bic.w	r2, r2, #8
 80052d6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d003      	beq.n	80052e8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052e4:	6878      	ldr	r0, [r7, #4]
 80052e6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052ec:	2220      	movs	r2, #32
 80052ee:	409a      	lsls	r2, r3
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	4013      	ands	r3, r2
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	f000 808e 	beq.w	8005416 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f003 0310 	and.w	r3, r3, #16
 8005304:	2b00      	cmp	r3, #0
 8005306:	f000 8086 	beq.w	8005416 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800530e:	2220      	movs	r2, #32
 8005310:	409a      	lsls	r2, r3
 8005312:	693b      	ldr	r3, [r7, #16]
 8005314:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800531c:	b2db      	uxtb	r3, r3
 800531e:	2b05      	cmp	r3, #5
 8005320:	d136      	bne.n	8005390 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	681a      	ldr	r2, [r3, #0]
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f022 0216 	bic.w	r2, r2, #22
 8005330:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	695a      	ldr	r2, [r3, #20]
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005340:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005346:	2b00      	cmp	r3, #0
 8005348:	d103      	bne.n	8005352 <HAL_DMA_IRQHandler+0x1da>
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800534e:	2b00      	cmp	r3, #0
 8005350:	d007      	beq.n	8005362 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	681a      	ldr	r2, [r3, #0]
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f022 0208 	bic.w	r2, r2, #8
 8005360:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005366:	223f      	movs	r2, #63	; 0x3f
 8005368:	409a      	lsls	r2, r3
 800536a:	693b      	ldr	r3, [r7, #16]
 800536c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2200      	movs	r2, #0
 8005372:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2201      	movs	r2, #1
 800537a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005382:	2b00      	cmp	r3, #0
 8005384:	d07d      	beq.n	8005482 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800538a:	6878      	ldr	r0, [r7, #4]
 800538c:	4798      	blx	r3
        }
        return;
 800538e:	e078      	b.n	8005482 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800539a:	2b00      	cmp	r3, #0
 800539c:	d01c      	beq.n	80053d8 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d108      	bne.n	80053be <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d030      	beq.n	8005416 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053b8:	6878      	ldr	r0, [r7, #4]
 80053ba:	4798      	blx	r3
 80053bc:	e02b      	b.n	8005416 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d027      	beq.n	8005416 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053ca:	6878      	ldr	r0, [r7, #4]
 80053cc:	4798      	blx	r3
 80053ce:	e022      	b.n	8005416 <HAL_DMA_IRQHandler+0x29e>
 80053d0:	20000000 	.word	0x20000000
 80053d4:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d10f      	bne.n	8005406 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	681a      	ldr	r2, [r3, #0]
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f022 0210 	bic.w	r2, r2, #16
 80053f4:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2200      	movs	r2, #0
 80053fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	2201      	movs	r2, #1
 8005402:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800540a:	2b00      	cmp	r3, #0
 800540c:	d003      	beq.n	8005416 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005412:	6878      	ldr	r0, [r7, #4]
 8005414:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800541a:	2b00      	cmp	r3, #0
 800541c:	d032      	beq.n	8005484 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005422:	f003 0301 	and.w	r3, r3, #1
 8005426:	2b00      	cmp	r3, #0
 8005428:	d022      	beq.n	8005470 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	2205      	movs	r2, #5
 800542e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	681a      	ldr	r2, [r3, #0]
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f022 0201 	bic.w	r2, r2, #1
 8005440:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005442:	68bb      	ldr	r3, [r7, #8]
 8005444:	3301      	adds	r3, #1
 8005446:	60bb      	str	r3, [r7, #8]
 8005448:	697a      	ldr	r2, [r7, #20]
 800544a:	429a      	cmp	r2, r3
 800544c:	d307      	bcc.n	800545e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f003 0301 	and.w	r3, r3, #1
 8005458:	2b00      	cmp	r3, #0
 800545a:	d1f2      	bne.n	8005442 <HAL_DMA_IRQHandler+0x2ca>
 800545c:	e000      	b.n	8005460 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800545e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2200      	movs	r2, #0
 8005464:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2201      	movs	r2, #1
 800546c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005474:	2b00      	cmp	r3, #0
 8005476:	d005      	beq.n	8005484 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800547c:	6878      	ldr	r0, [r7, #4]
 800547e:	4798      	blx	r3
 8005480:	e000      	b.n	8005484 <HAL_DMA_IRQHandler+0x30c>
        return;
 8005482:	bf00      	nop
    }
  }
}
 8005484:	3718      	adds	r7, #24
 8005486:	46bd      	mov	sp, r7
 8005488:	bd80      	pop	{r7, pc}
 800548a:	bf00      	nop

0800548c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800548c:	b480      	push	{r7}
 800548e:	b085      	sub	sp, #20
 8005490:	af00      	add	r7, sp, #0
 8005492:	60f8      	str	r0, [r7, #12]
 8005494:	60b9      	str	r1, [r7, #8]
 8005496:	607a      	str	r2, [r7, #4]
 8005498:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	681a      	ldr	r2, [r3, #0]
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80054a8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	683a      	ldr	r2, [r7, #0]
 80054b0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	689b      	ldr	r3, [r3, #8]
 80054b6:	2b40      	cmp	r3, #64	; 0x40
 80054b8:	d108      	bne.n	80054cc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	687a      	ldr	r2, [r7, #4]
 80054c0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	68ba      	ldr	r2, [r7, #8]
 80054c8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80054ca:	e007      	b.n	80054dc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	68ba      	ldr	r2, [r7, #8]
 80054d2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	687a      	ldr	r2, [r7, #4]
 80054da:	60da      	str	r2, [r3, #12]
}
 80054dc:	bf00      	nop
 80054de:	3714      	adds	r7, #20
 80054e0:	46bd      	mov	sp, r7
 80054e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e6:	4770      	bx	lr

080054e8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80054e8:	b480      	push	{r7}
 80054ea:	b085      	sub	sp, #20
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	b2db      	uxtb	r3, r3
 80054f6:	3b10      	subs	r3, #16
 80054f8:	4a14      	ldr	r2, [pc, #80]	; (800554c <DMA_CalcBaseAndBitshift+0x64>)
 80054fa:	fba2 2303 	umull	r2, r3, r2, r3
 80054fe:	091b      	lsrs	r3, r3, #4
 8005500:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005502:	4a13      	ldr	r2, [pc, #76]	; (8005550 <DMA_CalcBaseAndBitshift+0x68>)
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	4413      	add	r3, r2
 8005508:	781b      	ldrb	r3, [r3, #0]
 800550a:	461a      	mov	r2, r3
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	2b03      	cmp	r3, #3
 8005514:	d909      	bls.n	800552a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800551e:	f023 0303 	bic.w	r3, r3, #3
 8005522:	1d1a      	adds	r2, r3, #4
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	659a      	str	r2, [r3, #88]	; 0x58
 8005528:	e007      	b.n	800553a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005532:	f023 0303 	bic.w	r3, r3, #3
 8005536:	687a      	ldr	r2, [r7, #4]
 8005538:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800553e:	4618      	mov	r0, r3
 8005540:	3714      	adds	r7, #20
 8005542:	46bd      	mov	sp, r7
 8005544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005548:	4770      	bx	lr
 800554a:	bf00      	nop
 800554c:	aaaaaaab 	.word	0xaaaaaaab
 8005550:	0800d484 	.word	0x0800d484

08005554 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005554:	b480      	push	{r7}
 8005556:	b085      	sub	sp, #20
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800555c:	2300      	movs	r3, #0
 800555e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005564:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	699b      	ldr	r3, [r3, #24]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d11f      	bne.n	80055ae <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800556e:	68bb      	ldr	r3, [r7, #8]
 8005570:	2b03      	cmp	r3, #3
 8005572:	d855      	bhi.n	8005620 <DMA_CheckFifoParam+0xcc>
 8005574:	a201      	add	r2, pc, #4	; (adr r2, 800557c <DMA_CheckFifoParam+0x28>)
 8005576:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800557a:	bf00      	nop
 800557c:	0800558d 	.word	0x0800558d
 8005580:	0800559f 	.word	0x0800559f
 8005584:	0800558d 	.word	0x0800558d
 8005588:	08005621 	.word	0x08005621
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005590:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005594:	2b00      	cmp	r3, #0
 8005596:	d045      	beq.n	8005624 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8005598:	2301      	movs	r3, #1
 800559a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800559c:	e042      	b.n	8005624 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055a2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80055a6:	d13f      	bne.n	8005628 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80055a8:	2301      	movs	r3, #1
 80055aa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80055ac:	e03c      	b.n	8005628 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	699b      	ldr	r3, [r3, #24]
 80055b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80055b6:	d121      	bne.n	80055fc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80055b8:	68bb      	ldr	r3, [r7, #8]
 80055ba:	2b03      	cmp	r3, #3
 80055bc:	d836      	bhi.n	800562c <DMA_CheckFifoParam+0xd8>
 80055be:	a201      	add	r2, pc, #4	; (adr r2, 80055c4 <DMA_CheckFifoParam+0x70>)
 80055c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055c4:	080055d5 	.word	0x080055d5
 80055c8:	080055db 	.word	0x080055db
 80055cc:	080055d5 	.word	0x080055d5
 80055d0:	080055ed 	.word	0x080055ed
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80055d4:	2301      	movs	r3, #1
 80055d6:	73fb      	strb	r3, [r7, #15]
      break;
 80055d8:	e02f      	b.n	800563a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055de:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d024      	beq.n	8005630 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80055e6:	2301      	movs	r3, #1
 80055e8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80055ea:	e021      	b.n	8005630 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055f0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80055f4:	d11e      	bne.n	8005634 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80055f6:	2301      	movs	r3, #1
 80055f8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80055fa:	e01b      	b.n	8005634 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80055fc:	68bb      	ldr	r3, [r7, #8]
 80055fe:	2b02      	cmp	r3, #2
 8005600:	d902      	bls.n	8005608 <DMA_CheckFifoParam+0xb4>
 8005602:	2b03      	cmp	r3, #3
 8005604:	d003      	beq.n	800560e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005606:	e018      	b.n	800563a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8005608:	2301      	movs	r3, #1
 800560a:	73fb      	strb	r3, [r7, #15]
      break;
 800560c:	e015      	b.n	800563a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005612:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005616:	2b00      	cmp	r3, #0
 8005618:	d00e      	beq.n	8005638 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800561a:	2301      	movs	r3, #1
 800561c:	73fb      	strb	r3, [r7, #15]
      break;
 800561e:	e00b      	b.n	8005638 <DMA_CheckFifoParam+0xe4>
      break;
 8005620:	bf00      	nop
 8005622:	e00a      	b.n	800563a <DMA_CheckFifoParam+0xe6>
      break;
 8005624:	bf00      	nop
 8005626:	e008      	b.n	800563a <DMA_CheckFifoParam+0xe6>
      break;
 8005628:	bf00      	nop
 800562a:	e006      	b.n	800563a <DMA_CheckFifoParam+0xe6>
      break;
 800562c:	bf00      	nop
 800562e:	e004      	b.n	800563a <DMA_CheckFifoParam+0xe6>
      break;
 8005630:	bf00      	nop
 8005632:	e002      	b.n	800563a <DMA_CheckFifoParam+0xe6>
      break;   
 8005634:	bf00      	nop
 8005636:	e000      	b.n	800563a <DMA_CheckFifoParam+0xe6>
      break;
 8005638:	bf00      	nop
    }
  } 
  
  return status; 
 800563a:	7bfb      	ldrb	r3, [r7, #15]
}
 800563c:	4618      	mov	r0, r3
 800563e:	3714      	adds	r7, #20
 8005640:	46bd      	mov	sp, r7
 8005642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005646:	4770      	bx	lr

08005648 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8005648:	b580      	push	{r7, lr}
 800564a:	b086      	sub	sp, #24
 800564c:	af00      	add	r7, sp, #0
 800564e:	60f8      	str	r0, [r7, #12]
 8005650:	60b9      	str	r1, [r7, #8]
 8005652:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005656:	2301      	movs	r3, #1
 8005658:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800565a:	4b23      	ldr	r3, [pc, #140]	; (80056e8 <HAL_FLASH_Program+0xa0>)
 800565c:	7e1b      	ldrb	r3, [r3, #24]
 800565e:	2b01      	cmp	r3, #1
 8005660:	d101      	bne.n	8005666 <HAL_FLASH_Program+0x1e>
 8005662:	2302      	movs	r3, #2
 8005664:	e03b      	b.n	80056de <HAL_FLASH_Program+0x96>
 8005666:	4b20      	ldr	r3, [pc, #128]	; (80056e8 <HAL_FLASH_Program+0xa0>)
 8005668:	2201      	movs	r2, #1
 800566a:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800566c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005670:	f000 f870 	bl	8005754 <FLASH_WaitForLastOperation>
 8005674:	4603      	mov	r3, r0
 8005676:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8005678:	7dfb      	ldrb	r3, [r7, #23]
 800567a:	2b00      	cmp	r3, #0
 800567c:	d12b      	bne.n	80056d6 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	2b00      	cmp	r3, #0
 8005682:	d105      	bne.n	8005690 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8005684:	783b      	ldrb	r3, [r7, #0]
 8005686:	4619      	mov	r1, r3
 8005688:	68b8      	ldr	r0, [r7, #8]
 800568a:	f000 f919 	bl	80058c0 <FLASH_Program_Byte>
 800568e:	e016      	b.n	80056be <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	2b01      	cmp	r3, #1
 8005694:	d105      	bne.n	80056a2 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8005696:	883b      	ldrh	r3, [r7, #0]
 8005698:	4619      	mov	r1, r3
 800569a:	68b8      	ldr	r0, [r7, #8]
 800569c:	f000 f8ec 	bl	8005878 <FLASH_Program_HalfWord>
 80056a0:	e00d      	b.n	80056be <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	2b02      	cmp	r3, #2
 80056a6:	d105      	bne.n	80056b4 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	4619      	mov	r1, r3
 80056ac:	68b8      	ldr	r0, [r7, #8]
 80056ae:	f000 f8c1 	bl	8005834 <FLASH_Program_Word>
 80056b2:	e004      	b.n	80056be <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 80056b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80056b8:	68b8      	ldr	r0, [r7, #8]
 80056ba:	f000 f88b 	bl	80057d4 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80056be:	f24c 3050 	movw	r0, #50000	; 0xc350
 80056c2:	f000 f847 	bl	8005754 <FLASH_WaitForLastOperation>
 80056c6:	4603      	mov	r3, r0
 80056c8:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 80056ca:	4b08      	ldr	r3, [pc, #32]	; (80056ec <HAL_FLASH_Program+0xa4>)
 80056cc:	691b      	ldr	r3, [r3, #16]
 80056ce:	4a07      	ldr	r2, [pc, #28]	; (80056ec <HAL_FLASH_Program+0xa4>)
 80056d0:	f023 0301 	bic.w	r3, r3, #1
 80056d4:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80056d6:	4b04      	ldr	r3, [pc, #16]	; (80056e8 <HAL_FLASH_Program+0xa0>)
 80056d8:	2200      	movs	r2, #0
 80056da:	761a      	strb	r2, [r3, #24]
  
  return status;
 80056dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80056de:	4618      	mov	r0, r3
 80056e0:	3718      	adds	r7, #24
 80056e2:	46bd      	mov	sp, r7
 80056e4:	bd80      	pop	{r7, pc}
 80056e6:	bf00      	nop
 80056e8:	20001b28 	.word	0x20001b28
 80056ec:	40023c00 	.word	0x40023c00

080056f0 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80056f0:	b480      	push	{r7}
 80056f2:	b083      	sub	sp, #12
 80056f4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80056f6:	2300      	movs	r3, #0
 80056f8:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80056fa:	4b0b      	ldr	r3, [pc, #44]	; (8005728 <HAL_FLASH_Unlock+0x38>)
 80056fc:	691b      	ldr	r3, [r3, #16]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	da0b      	bge.n	800571a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8005702:	4b09      	ldr	r3, [pc, #36]	; (8005728 <HAL_FLASH_Unlock+0x38>)
 8005704:	4a09      	ldr	r2, [pc, #36]	; (800572c <HAL_FLASH_Unlock+0x3c>)
 8005706:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8005708:	4b07      	ldr	r3, [pc, #28]	; (8005728 <HAL_FLASH_Unlock+0x38>)
 800570a:	4a09      	ldr	r2, [pc, #36]	; (8005730 <HAL_FLASH_Unlock+0x40>)
 800570c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800570e:	4b06      	ldr	r3, [pc, #24]	; (8005728 <HAL_FLASH_Unlock+0x38>)
 8005710:	691b      	ldr	r3, [r3, #16]
 8005712:	2b00      	cmp	r3, #0
 8005714:	da01      	bge.n	800571a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8005716:	2301      	movs	r3, #1
 8005718:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800571a:	79fb      	ldrb	r3, [r7, #7]
}
 800571c:	4618      	mov	r0, r3
 800571e:	370c      	adds	r7, #12
 8005720:	46bd      	mov	sp, r7
 8005722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005726:	4770      	bx	lr
 8005728:	40023c00 	.word	0x40023c00
 800572c:	45670123 	.word	0x45670123
 8005730:	cdef89ab 	.word	0xcdef89ab

08005734 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8005734:	b480      	push	{r7}
 8005736:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8005738:	4b05      	ldr	r3, [pc, #20]	; (8005750 <HAL_FLASH_Lock+0x1c>)
 800573a:	691b      	ldr	r3, [r3, #16]
 800573c:	4a04      	ldr	r2, [pc, #16]	; (8005750 <HAL_FLASH_Lock+0x1c>)
 800573e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005742:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8005744:	2300      	movs	r3, #0
}
 8005746:	4618      	mov	r0, r3
 8005748:	46bd      	mov	sp, r7
 800574a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574e:	4770      	bx	lr
 8005750:	40023c00 	.word	0x40023c00

08005754 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8005754:	b580      	push	{r7, lr}
 8005756:	b084      	sub	sp, #16
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800575c:	2300      	movs	r3, #0
 800575e:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005760:	4b1a      	ldr	r3, [pc, #104]	; (80057cc <FLASH_WaitForLastOperation+0x78>)
 8005762:	2200      	movs	r2, #0
 8005764:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8005766:	f7fe fe1d 	bl	80043a4 <HAL_GetTick>
 800576a:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800576c:	e010      	b.n	8005790 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005774:	d00c      	beq.n	8005790 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d007      	beq.n	800578c <FLASH_WaitForLastOperation+0x38>
 800577c:	f7fe fe12 	bl	80043a4 <HAL_GetTick>
 8005780:	4602      	mov	r2, r0
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	1ad3      	subs	r3, r2, r3
 8005786:	687a      	ldr	r2, [r7, #4]
 8005788:	429a      	cmp	r2, r3
 800578a:	d201      	bcs.n	8005790 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 800578c:	2303      	movs	r3, #3
 800578e:	e019      	b.n	80057c4 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8005790:	4b0f      	ldr	r3, [pc, #60]	; (80057d0 <FLASH_WaitForLastOperation+0x7c>)
 8005792:	68db      	ldr	r3, [r3, #12]
 8005794:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005798:	2b00      	cmp	r3, #0
 800579a:	d1e8      	bne.n	800576e <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 800579c:	4b0c      	ldr	r3, [pc, #48]	; (80057d0 <FLASH_WaitForLastOperation+0x7c>)
 800579e:	68db      	ldr	r3, [r3, #12]
 80057a0:	f003 0301 	and.w	r3, r3, #1
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d002      	beq.n	80057ae <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80057a8:	4b09      	ldr	r3, [pc, #36]	; (80057d0 <FLASH_WaitForLastOperation+0x7c>)
 80057aa:	2201      	movs	r2, #1
 80057ac:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 80057ae:	4b08      	ldr	r3, [pc, #32]	; (80057d0 <FLASH_WaitForLastOperation+0x7c>)
 80057b0:	68db      	ldr	r3, [r3, #12]
 80057b2:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d003      	beq.n	80057c2 <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80057ba:	f000 f8a3 	bl	8005904 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80057be:	2301      	movs	r3, #1
 80057c0:	e000      	b.n	80057c4 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 80057c2:	2300      	movs	r3, #0
  
}  
 80057c4:	4618      	mov	r0, r3
 80057c6:	3710      	adds	r7, #16
 80057c8:	46bd      	mov	sp, r7
 80057ca:	bd80      	pop	{r7, pc}
 80057cc:	20001b28 	.word	0x20001b28
 80057d0:	40023c00 	.word	0x40023c00

080057d4 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80057d4:	b490      	push	{r4, r7}
 80057d6:	b084      	sub	sp, #16
 80057d8:	af00      	add	r7, sp, #0
 80057da:	60f8      	str	r0, [r7, #12]
 80057dc:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80057e0:	4b13      	ldr	r3, [pc, #76]	; (8005830 <FLASH_Program_DoubleWord+0x5c>)
 80057e2:	691b      	ldr	r3, [r3, #16]
 80057e4:	4a12      	ldr	r2, [pc, #72]	; (8005830 <FLASH_Program_DoubleWord+0x5c>)
 80057e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80057ea:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 80057ec:	4b10      	ldr	r3, [pc, #64]	; (8005830 <FLASH_Program_DoubleWord+0x5c>)
 80057ee:	691b      	ldr	r3, [r3, #16]
 80057f0:	4a0f      	ldr	r2, [pc, #60]	; (8005830 <FLASH_Program_DoubleWord+0x5c>)
 80057f2:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80057f6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80057f8:	4b0d      	ldr	r3, [pc, #52]	; (8005830 <FLASH_Program_DoubleWord+0x5c>)
 80057fa:	691b      	ldr	r3, [r3, #16]
 80057fc:	4a0c      	ldr	r2, [pc, #48]	; (8005830 <FLASH_Program_DoubleWord+0x5c>)
 80057fe:	f043 0301 	orr.w	r3, r3, #1
 8005802:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	683a      	ldr	r2, [r7, #0]
 8005808:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 800580a:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 800580e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005812:	f04f 0300 	mov.w	r3, #0
 8005816:	f04f 0400 	mov.w	r4, #0
 800581a:	0013      	movs	r3, r2
 800581c:	2400      	movs	r4, #0
 800581e:	68fa      	ldr	r2, [r7, #12]
 8005820:	3204      	adds	r2, #4
 8005822:	6013      	str	r3, [r2, #0]
}
 8005824:	bf00      	nop
 8005826:	3710      	adds	r7, #16
 8005828:	46bd      	mov	sp, r7
 800582a:	bc90      	pop	{r4, r7}
 800582c:	4770      	bx	lr
 800582e:	bf00      	nop
 8005830:	40023c00 	.word	0x40023c00

08005834 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8005834:	b480      	push	{r7}
 8005836:	b083      	sub	sp, #12
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
 800583c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800583e:	4b0d      	ldr	r3, [pc, #52]	; (8005874 <FLASH_Program_Word+0x40>)
 8005840:	691b      	ldr	r3, [r3, #16]
 8005842:	4a0c      	ldr	r2, [pc, #48]	; (8005874 <FLASH_Program_Word+0x40>)
 8005844:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005848:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 800584a:	4b0a      	ldr	r3, [pc, #40]	; (8005874 <FLASH_Program_Word+0x40>)
 800584c:	691b      	ldr	r3, [r3, #16]
 800584e:	4a09      	ldr	r2, [pc, #36]	; (8005874 <FLASH_Program_Word+0x40>)
 8005850:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005854:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005856:	4b07      	ldr	r3, [pc, #28]	; (8005874 <FLASH_Program_Word+0x40>)
 8005858:	691b      	ldr	r3, [r3, #16]
 800585a:	4a06      	ldr	r2, [pc, #24]	; (8005874 <FLASH_Program_Word+0x40>)
 800585c:	f043 0301 	orr.w	r3, r3, #1
 8005860:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	683a      	ldr	r2, [r7, #0]
 8005866:	601a      	str	r2, [r3, #0]
}
 8005868:	bf00      	nop
 800586a:	370c      	adds	r7, #12
 800586c:	46bd      	mov	sp, r7
 800586e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005872:	4770      	bx	lr
 8005874:	40023c00 	.word	0x40023c00

08005878 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8005878:	b480      	push	{r7}
 800587a:	b083      	sub	sp, #12
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
 8005880:	460b      	mov	r3, r1
 8005882:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005884:	4b0d      	ldr	r3, [pc, #52]	; (80058bc <FLASH_Program_HalfWord+0x44>)
 8005886:	691b      	ldr	r3, [r3, #16]
 8005888:	4a0c      	ldr	r2, [pc, #48]	; (80058bc <FLASH_Program_HalfWord+0x44>)
 800588a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800588e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8005890:	4b0a      	ldr	r3, [pc, #40]	; (80058bc <FLASH_Program_HalfWord+0x44>)
 8005892:	691b      	ldr	r3, [r3, #16]
 8005894:	4a09      	ldr	r2, [pc, #36]	; (80058bc <FLASH_Program_HalfWord+0x44>)
 8005896:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800589a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800589c:	4b07      	ldr	r3, [pc, #28]	; (80058bc <FLASH_Program_HalfWord+0x44>)
 800589e:	691b      	ldr	r3, [r3, #16]
 80058a0:	4a06      	ldr	r2, [pc, #24]	; (80058bc <FLASH_Program_HalfWord+0x44>)
 80058a2:	f043 0301 	orr.w	r3, r3, #1
 80058a6:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	887a      	ldrh	r2, [r7, #2]
 80058ac:	801a      	strh	r2, [r3, #0]
}
 80058ae:	bf00      	nop
 80058b0:	370c      	adds	r7, #12
 80058b2:	46bd      	mov	sp, r7
 80058b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b8:	4770      	bx	lr
 80058ba:	bf00      	nop
 80058bc:	40023c00 	.word	0x40023c00

080058c0 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 80058c0:	b480      	push	{r7}
 80058c2:	b083      	sub	sp, #12
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
 80058c8:	460b      	mov	r3, r1
 80058ca:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80058cc:	4b0c      	ldr	r3, [pc, #48]	; (8005900 <FLASH_Program_Byte+0x40>)
 80058ce:	691b      	ldr	r3, [r3, #16]
 80058d0:	4a0b      	ldr	r2, [pc, #44]	; (8005900 <FLASH_Program_Byte+0x40>)
 80058d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058d6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 80058d8:	4b09      	ldr	r3, [pc, #36]	; (8005900 <FLASH_Program_Byte+0x40>)
 80058da:	4a09      	ldr	r2, [pc, #36]	; (8005900 <FLASH_Program_Byte+0x40>)
 80058dc:	691b      	ldr	r3, [r3, #16]
 80058de:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80058e0:	4b07      	ldr	r3, [pc, #28]	; (8005900 <FLASH_Program_Byte+0x40>)
 80058e2:	691b      	ldr	r3, [r3, #16]
 80058e4:	4a06      	ldr	r2, [pc, #24]	; (8005900 <FLASH_Program_Byte+0x40>)
 80058e6:	f043 0301 	orr.w	r3, r3, #1
 80058ea:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	78fa      	ldrb	r2, [r7, #3]
 80058f0:	701a      	strb	r2, [r3, #0]
}
 80058f2:	bf00      	nop
 80058f4:	370c      	adds	r7, #12
 80058f6:	46bd      	mov	sp, r7
 80058f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fc:	4770      	bx	lr
 80058fe:	bf00      	nop
 8005900:	40023c00 	.word	0x40023c00

08005904 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8005904:	b480      	push	{r7}
 8005906:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8005908:	4b27      	ldr	r3, [pc, #156]	; (80059a8 <FLASH_SetErrorCode+0xa4>)
 800590a:	68db      	ldr	r3, [r3, #12]
 800590c:	f003 0310 	and.w	r3, r3, #16
 8005910:	2b00      	cmp	r3, #0
 8005912:	d008      	beq.n	8005926 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8005914:	4b25      	ldr	r3, [pc, #148]	; (80059ac <FLASH_SetErrorCode+0xa8>)
 8005916:	69db      	ldr	r3, [r3, #28]
 8005918:	f043 0310 	orr.w	r3, r3, #16
 800591c:	4a23      	ldr	r2, [pc, #140]	; (80059ac <FLASH_SetErrorCode+0xa8>)
 800591e:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8005920:	4b21      	ldr	r3, [pc, #132]	; (80059a8 <FLASH_SetErrorCode+0xa4>)
 8005922:	2210      	movs	r2, #16
 8005924:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8005926:	4b20      	ldr	r3, [pc, #128]	; (80059a8 <FLASH_SetErrorCode+0xa4>)
 8005928:	68db      	ldr	r3, [r3, #12]
 800592a:	f003 0320 	and.w	r3, r3, #32
 800592e:	2b00      	cmp	r3, #0
 8005930:	d008      	beq.n	8005944 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8005932:	4b1e      	ldr	r3, [pc, #120]	; (80059ac <FLASH_SetErrorCode+0xa8>)
 8005934:	69db      	ldr	r3, [r3, #28]
 8005936:	f043 0308 	orr.w	r3, r3, #8
 800593a:	4a1c      	ldr	r2, [pc, #112]	; (80059ac <FLASH_SetErrorCode+0xa8>)
 800593c:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800593e:	4b1a      	ldr	r3, [pc, #104]	; (80059a8 <FLASH_SetErrorCode+0xa4>)
 8005940:	2220      	movs	r2, #32
 8005942:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8005944:	4b18      	ldr	r3, [pc, #96]	; (80059a8 <FLASH_SetErrorCode+0xa4>)
 8005946:	68db      	ldr	r3, [r3, #12]
 8005948:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800594c:	2b00      	cmp	r3, #0
 800594e:	d008      	beq.n	8005962 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8005950:	4b16      	ldr	r3, [pc, #88]	; (80059ac <FLASH_SetErrorCode+0xa8>)
 8005952:	69db      	ldr	r3, [r3, #28]
 8005954:	f043 0304 	orr.w	r3, r3, #4
 8005958:	4a14      	ldr	r2, [pc, #80]	; (80059ac <FLASH_SetErrorCode+0xa8>)
 800595a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 800595c:	4b12      	ldr	r3, [pc, #72]	; (80059a8 <FLASH_SetErrorCode+0xa4>)
 800595e:	2240      	movs	r2, #64	; 0x40
 8005960:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8005962:	4b11      	ldr	r3, [pc, #68]	; (80059a8 <FLASH_SetErrorCode+0xa4>)
 8005964:	68db      	ldr	r3, [r3, #12]
 8005966:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800596a:	2b00      	cmp	r3, #0
 800596c:	d008      	beq.n	8005980 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800596e:	4b0f      	ldr	r3, [pc, #60]	; (80059ac <FLASH_SetErrorCode+0xa8>)
 8005970:	69db      	ldr	r3, [r3, #28]
 8005972:	f043 0302 	orr.w	r3, r3, #2
 8005976:	4a0d      	ldr	r2, [pc, #52]	; (80059ac <FLASH_SetErrorCode+0xa8>)
 8005978:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800597a:	4b0b      	ldr	r3, [pc, #44]	; (80059a8 <FLASH_SetErrorCode+0xa4>)
 800597c:	2280      	movs	r2, #128	; 0x80
 800597e:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8005980:	4b09      	ldr	r3, [pc, #36]	; (80059a8 <FLASH_SetErrorCode+0xa4>)
 8005982:	68db      	ldr	r3, [r3, #12]
 8005984:	f003 0302 	and.w	r3, r3, #2
 8005988:	2b00      	cmp	r3, #0
 800598a:	d008      	beq.n	800599e <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 800598c:	4b07      	ldr	r3, [pc, #28]	; (80059ac <FLASH_SetErrorCode+0xa8>)
 800598e:	69db      	ldr	r3, [r3, #28]
 8005990:	f043 0320 	orr.w	r3, r3, #32
 8005994:	4a05      	ldr	r2, [pc, #20]	; (80059ac <FLASH_SetErrorCode+0xa8>)
 8005996:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8005998:	4b03      	ldr	r3, [pc, #12]	; (80059a8 <FLASH_SetErrorCode+0xa4>)
 800599a:	2202      	movs	r2, #2
 800599c:	60da      	str	r2, [r3, #12]
  }
}
 800599e:	bf00      	nop
 80059a0:	46bd      	mov	sp, r7
 80059a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a6:	4770      	bx	lr
 80059a8:	40023c00 	.word	0x40023c00
 80059ac:	20001b28 	.word	0x20001b28

080059b0 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 80059b0:	b580      	push	{r7, lr}
 80059b2:	b084      	sub	sp, #16
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
 80059b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 80059ba:	2301      	movs	r3, #1
 80059bc:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 80059be:	2300      	movs	r3, #0
 80059c0:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80059c2:	4b31      	ldr	r3, [pc, #196]	; (8005a88 <HAL_FLASHEx_Erase+0xd8>)
 80059c4:	7e1b      	ldrb	r3, [r3, #24]
 80059c6:	2b01      	cmp	r3, #1
 80059c8:	d101      	bne.n	80059ce <HAL_FLASHEx_Erase+0x1e>
 80059ca:	2302      	movs	r3, #2
 80059cc:	e058      	b.n	8005a80 <HAL_FLASHEx_Erase+0xd0>
 80059ce:	4b2e      	ldr	r3, [pc, #184]	; (8005a88 <HAL_FLASHEx_Erase+0xd8>)
 80059d0:	2201      	movs	r2, #1
 80059d2:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80059d4:	f24c 3050 	movw	r0, #50000	; 0xc350
 80059d8:	f7ff febc 	bl	8005754 <FLASH_WaitForLastOperation>
 80059dc:	4603      	mov	r3, r0
 80059de:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 80059e0:	7bfb      	ldrb	r3, [r7, #15]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d148      	bne.n	8005a78 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	f04f 32ff 	mov.w	r2, #4294967295
 80059ec:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	2b01      	cmp	r3, #1
 80059f4:	d115      	bne.n	8005a22 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	691b      	ldr	r3, [r3, #16]
 80059fa:	b2da      	uxtb	r2, r3
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	685b      	ldr	r3, [r3, #4]
 8005a00:	4619      	mov	r1, r3
 8005a02:	4610      	mov	r0, r2
 8005a04:	f000 f844 	bl	8005a90 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005a08:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005a0c:	f7ff fea2 	bl	8005754 <FLASH_WaitForLastOperation>
 8005a10:	4603      	mov	r3, r0
 8005a12:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8005a14:	4b1d      	ldr	r3, [pc, #116]	; (8005a8c <HAL_FLASHEx_Erase+0xdc>)
 8005a16:	691b      	ldr	r3, [r3, #16]
 8005a18:	4a1c      	ldr	r2, [pc, #112]	; (8005a8c <HAL_FLASHEx_Erase+0xdc>)
 8005a1a:	f023 0304 	bic.w	r3, r3, #4
 8005a1e:	6113      	str	r3, [r2, #16]
 8005a20:	e028      	b.n	8005a74 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	689b      	ldr	r3, [r3, #8]
 8005a26:	60bb      	str	r3, [r7, #8]
 8005a28:	e01c      	b.n	8005a64 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	691b      	ldr	r3, [r3, #16]
 8005a2e:	b2db      	uxtb	r3, r3
 8005a30:	4619      	mov	r1, r3
 8005a32:	68b8      	ldr	r0, [r7, #8]
 8005a34:	f000 f850 	bl	8005ad8 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005a38:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005a3c:	f7ff fe8a 	bl	8005754 <FLASH_WaitForLastOperation>
 8005a40:	4603      	mov	r3, r0
 8005a42:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8005a44:	4b11      	ldr	r3, [pc, #68]	; (8005a8c <HAL_FLASHEx_Erase+0xdc>)
 8005a46:	691b      	ldr	r3, [r3, #16]
 8005a48:	4a10      	ldr	r2, [pc, #64]	; (8005a8c <HAL_FLASHEx_Erase+0xdc>)
 8005a4a:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8005a4e:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8005a50:	7bfb      	ldrb	r3, [r7, #15]
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d003      	beq.n	8005a5e <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8005a56:	683b      	ldr	r3, [r7, #0]
 8005a58:	68ba      	ldr	r2, [r7, #8]
 8005a5a:	601a      	str	r2, [r3, #0]
          break;
 8005a5c:	e00a      	b.n	8005a74 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8005a5e:	68bb      	ldr	r3, [r7, #8]
 8005a60:	3301      	adds	r3, #1
 8005a62:	60bb      	str	r3, [r7, #8]
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	68da      	ldr	r2, [r3, #12]
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	689b      	ldr	r3, [r3, #8]
 8005a6c:	4413      	add	r3, r2
 8005a6e:	68ba      	ldr	r2, [r7, #8]
 8005a70:	429a      	cmp	r2, r3
 8005a72:	d3da      	bcc.n	8005a2a <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 8005a74:	f000 f878 	bl	8005b68 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8005a78:	4b03      	ldr	r3, [pc, #12]	; (8005a88 <HAL_FLASHEx_Erase+0xd8>)
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	761a      	strb	r2, [r3, #24]

  return status;
 8005a7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a80:	4618      	mov	r0, r3
 8005a82:	3710      	adds	r7, #16
 8005a84:	46bd      	mov	sp, r7
 8005a86:	bd80      	pop	{r7, pc}
 8005a88:	20001b28 	.word	0x20001b28
 8005a8c:	40023c00 	.word	0x40023c00

08005a90 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8005a90:	b480      	push	{r7}
 8005a92:	b083      	sub	sp, #12
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	4603      	mov	r3, r0
 8005a98:	6039      	str	r1, [r7, #0]
 8005a9a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005a9c:	4b0d      	ldr	r3, [pc, #52]	; (8005ad4 <FLASH_MassErase+0x44>)
 8005a9e:	691b      	ldr	r3, [r3, #16]
 8005aa0:	4a0c      	ldr	r2, [pc, #48]	; (8005ad4 <FLASH_MassErase+0x44>)
 8005aa2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005aa6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8005aa8:	4b0a      	ldr	r3, [pc, #40]	; (8005ad4 <FLASH_MassErase+0x44>)
 8005aaa:	691b      	ldr	r3, [r3, #16]
 8005aac:	4a09      	ldr	r2, [pc, #36]	; (8005ad4 <FLASH_MassErase+0x44>)
 8005aae:	f043 0304 	orr.w	r3, r3, #4
 8005ab2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 8005ab4:	4b07      	ldr	r3, [pc, #28]	; (8005ad4 <FLASH_MassErase+0x44>)
 8005ab6:	691a      	ldr	r2, [r3, #16]
 8005ab8:	79fb      	ldrb	r3, [r7, #7]
 8005aba:	021b      	lsls	r3, r3, #8
 8005abc:	4313      	orrs	r3, r2
 8005abe:	4a05      	ldr	r2, [pc, #20]	; (8005ad4 <FLASH_MassErase+0x44>)
 8005ac0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ac4:	6113      	str	r3, [r2, #16]
}
 8005ac6:	bf00      	nop
 8005ac8:	370c      	adds	r7, #12
 8005aca:	46bd      	mov	sp, r7
 8005acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad0:	4770      	bx	lr
 8005ad2:	bf00      	nop
 8005ad4:	40023c00 	.word	0x40023c00

08005ad8 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8005ad8:	b480      	push	{r7}
 8005ada:	b085      	sub	sp, #20
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
 8005ae0:	460b      	mov	r3, r1
 8005ae2:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8005ae8:	78fb      	ldrb	r3, [r7, #3]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d102      	bne.n	8005af4 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8005aee:	2300      	movs	r3, #0
 8005af0:	60fb      	str	r3, [r7, #12]
 8005af2:	e010      	b.n	8005b16 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8005af4:	78fb      	ldrb	r3, [r7, #3]
 8005af6:	2b01      	cmp	r3, #1
 8005af8:	d103      	bne.n	8005b02 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8005afa:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005afe:	60fb      	str	r3, [r7, #12]
 8005b00:	e009      	b.n	8005b16 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8005b02:	78fb      	ldrb	r3, [r7, #3]
 8005b04:	2b02      	cmp	r3, #2
 8005b06:	d103      	bne.n	8005b10 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8005b08:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005b0c:	60fb      	str	r3, [r7, #12]
 8005b0e:	e002      	b.n	8005b16 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8005b10:	f44f 7340 	mov.w	r3, #768	; 0x300
 8005b14:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005b16:	4b13      	ldr	r3, [pc, #76]	; (8005b64 <FLASH_Erase_Sector+0x8c>)
 8005b18:	691b      	ldr	r3, [r3, #16]
 8005b1a:	4a12      	ldr	r2, [pc, #72]	; (8005b64 <FLASH_Erase_Sector+0x8c>)
 8005b1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b20:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8005b22:	4b10      	ldr	r3, [pc, #64]	; (8005b64 <FLASH_Erase_Sector+0x8c>)
 8005b24:	691a      	ldr	r2, [r3, #16]
 8005b26:	490f      	ldr	r1, [pc, #60]	; (8005b64 <FLASH_Erase_Sector+0x8c>)
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	4313      	orrs	r3, r2
 8005b2c:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8005b2e:	4b0d      	ldr	r3, [pc, #52]	; (8005b64 <FLASH_Erase_Sector+0x8c>)
 8005b30:	691b      	ldr	r3, [r3, #16]
 8005b32:	4a0c      	ldr	r2, [pc, #48]	; (8005b64 <FLASH_Erase_Sector+0x8c>)
 8005b34:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8005b38:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8005b3a:	4b0a      	ldr	r3, [pc, #40]	; (8005b64 <FLASH_Erase_Sector+0x8c>)
 8005b3c:	691a      	ldr	r2, [r3, #16]
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	00db      	lsls	r3, r3, #3
 8005b42:	4313      	orrs	r3, r2
 8005b44:	4a07      	ldr	r2, [pc, #28]	; (8005b64 <FLASH_Erase_Sector+0x8c>)
 8005b46:	f043 0302 	orr.w	r3, r3, #2
 8005b4a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8005b4c:	4b05      	ldr	r3, [pc, #20]	; (8005b64 <FLASH_Erase_Sector+0x8c>)
 8005b4e:	691b      	ldr	r3, [r3, #16]
 8005b50:	4a04      	ldr	r2, [pc, #16]	; (8005b64 <FLASH_Erase_Sector+0x8c>)
 8005b52:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b56:	6113      	str	r3, [r2, #16]
}
 8005b58:	bf00      	nop
 8005b5a:	3714      	adds	r7, #20
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b62:	4770      	bx	lr
 8005b64:	40023c00 	.word	0x40023c00

08005b68 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8005b68:	b480      	push	{r7}
 8005b6a:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 8005b6c:	4b20      	ldr	r3, [pc, #128]	; (8005bf0 <FLASH_FlushCaches+0x88>)
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d017      	beq.n	8005ba8 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8005b78:	4b1d      	ldr	r3, [pc, #116]	; (8005bf0 <FLASH_FlushCaches+0x88>)
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	4a1c      	ldr	r2, [pc, #112]	; (8005bf0 <FLASH_FlushCaches+0x88>)
 8005b7e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005b82:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8005b84:	4b1a      	ldr	r3, [pc, #104]	; (8005bf0 <FLASH_FlushCaches+0x88>)
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	4a19      	ldr	r2, [pc, #100]	; (8005bf0 <FLASH_FlushCaches+0x88>)
 8005b8a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005b8e:	6013      	str	r3, [r2, #0]
 8005b90:	4b17      	ldr	r3, [pc, #92]	; (8005bf0 <FLASH_FlushCaches+0x88>)
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	4a16      	ldr	r2, [pc, #88]	; (8005bf0 <FLASH_FlushCaches+0x88>)
 8005b96:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005b9a:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005b9c:	4b14      	ldr	r3, [pc, #80]	; (8005bf0 <FLASH_FlushCaches+0x88>)
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	4a13      	ldr	r2, [pc, #76]	; (8005bf0 <FLASH_FlushCaches+0x88>)
 8005ba2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005ba6:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8005ba8:	4b11      	ldr	r3, [pc, #68]	; (8005bf0 <FLASH_FlushCaches+0x88>)
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d017      	beq.n	8005be4 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8005bb4:	4b0e      	ldr	r3, [pc, #56]	; (8005bf0 <FLASH_FlushCaches+0x88>)
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	4a0d      	ldr	r2, [pc, #52]	; (8005bf0 <FLASH_FlushCaches+0x88>)
 8005bba:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005bbe:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8005bc0:	4b0b      	ldr	r3, [pc, #44]	; (8005bf0 <FLASH_FlushCaches+0x88>)
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	4a0a      	ldr	r2, [pc, #40]	; (8005bf0 <FLASH_FlushCaches+0x88>)
 8005bc6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005bca:	6013      	str	r3, [r2, #0]
 8005bcc:	4b08      	ldr	r3, [pc, #32]	; (8005bf0 <FLASH_FlushCaches+0x88>)
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	4a07      	ldr	r2, [pc, #28]	; (8005bf0 <FLASH_FlushCaches+0x88>)
 8005bd2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005bd6:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8005bd8:	4b05      	ldr	r3, [pc, #20]	; (8005bf0 <FLASH_FlushCaches+0x88>)
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	4a04      	ldr	r2, [pc, #16]	; (8005bf0 <FLASH_FlushCaches+0x88>)
 8005bde:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005be2:	6013      	str	r3, [r2, #0]
  }
}
 8005be4:	bf00      	nop
 8005be6:	46bd      	mov	sp, r7
 8005be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bec:	4770      	bx	lr
 8005bee:	bf00      	nop
 8005bf0:	40023c00 	.word	0x40023c00

08005bf4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005bf4:	b480      	push	{r7}
 8005bf6:	b089      	sub	sp, #36	; 0x24
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	6078      	str	r0, [r7, #4]
 8005bfc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005bfe:	2300      	movs	r3, #0
 8005c00:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005c02:	2300      	movs	r3, #0
 8005c04:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005c06:	2300      	movs	r3, #0
 8005c08:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	61fb      	str	r3, [r7, #28]
 8005c0e:	e16b      	b.n	8005ee8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005c10:	2201      	movs	r2, #1
 8005c12:	69fb      	ldr	r3, [r7, #28]
 8005c14:	fa02 f303 	lsl.w	r3, r2, r3
 8005c18:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	697a      	ldr	r2, [r7, #20]
 8005c20:	4013      	ands	r3, r2
 8005c22:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005c24:	693a      	ldr	r2, [r7, #16]
 8005c26:	697b      	ldr	r3, [r7, #20]
 8005c28:	429a      	cmp	r2, r3
 8005c2a:	f040 815a 	bne.w	8005ee2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	685b      	ldr	r3, [r3, #4]
 8005c32:	2b01      	cmp	r3, #1
 8005c34:	d00b      	beq.n	8005c4e <HAL_GPIO_Init+0x5a>
 8005c36:	683b      	ldr	r3, [r7, #0]
 8005c38:	685b      	ldr	r3, [r3, #4]
 8005c3a:	2b02      	cmp	r3, #2
 8005c3c:	d007      	beq.n	8005c4e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005c3e:	683b      	ldr	r3, [r7, #0]
 8005c40:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005c42:	2b11      	cmp	r3, #17
 8005c44:	d003      	beq.n	8005c4e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005c46:	683b      	ldr	r3, [r7, #0]
 8005c48:	685b      	ldr	r3, [r3, #4]
 8005c4a:	2b12      	cmp	r3, #18
 8005c4c:	d130      	bne.n	8005cb0 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	689b      	ldr	r3, [r3, #8]
 8005c52:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005c54:	69fb      	ldr	r3, [r7, #28]
 8005c56:	005b      	lsls	r3, r3, #1
 8005c58:	2203      	movs	r2, #3
 8005c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8005c5e:	43db      	mvns	r3, r3
 8005c60:	69ba      	ldr	r2, [r7, #24]
 8005c62:	4013      	ands	r3, r2
 8005c64:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	68da      	ldr	r2, [r3, #12]
 8005c6a:	69fb      	ldr	r3, [r7, #28]
 8005c6c:	005b      	lsls	r3, r3, #1
 8005c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8005c72:	69ba      	ldr	r2, [r7, #24]
 8005c74:	4313      	orrs	r3, r2
 8005c76:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	69ba      	ldr	r2, [r7, #24]
 8005c7c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	685b      	ldr	r3, [r3, #4]
 8005c82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005c84:	2201      	movs	r2, #1
 8005c86:	69fb      	ldr	r3, [r7, #28]
 8005c88:	fa02 f303 	lsl.w	r3, r2, r3
 8005c8c:	43db      	mvns	r3, r3
 8005c8e:	69ba      	ldr	r2, [r7, #24]
 8005c90:	4013      	ands	r3, r2
 8005c92:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	685b      	ldr	r3, [r3, #4]
 8005c98:	091b      	lsrs	r3, r3, #4
 8005c9a:	f003 0201 	and.w	r2, r3, #1
 8005c9e:	69fb      	ldr	r3, [r7, #28]
 8005ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ca4:	69ba      	ldr	r2, [r7, #24]
 8005ca6:	4313      	orrs	r3, r2
 8005ca8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	69ba      	ldr	r2, [r7, #24]
 8005cae:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	68db      	ldr	r3, [r3, #12]
 8005cb4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005cb6:	69fb      	ldr	r3, [r7, #28]
 8005cb8:	005b      	lsls	r3, r3, #1
 8005cba:	2203      	movs	r2, #3
 8005cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8005cc0:	43db      	mvns	r3, r3
 8005cc2:	69ba      	ldr	r2, [r7, #24]
 8005cc4:	4013      	ands	r3, r2
 8005cc6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	689a      	ldr	r2, [r3, #8]
 8005ccc:	69fb      	ldr	r3, [r7, #28]
 8005cce:	005b      	lsls	r3, r3, #1
 8005cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8005cd4:	69ba      	ldr	r2, [r7, #24]
 8005cd6:	4313      	orrs	r3, r2
 8005cd8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	69ba      	ldr	r2, [r7, #24]
 8005cde:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005ce0:	683b      	ldr	r3, [r7, #0]
 8005ce2:	685b      	ldr	r3, [r3, #4]
 8005ce4:	2b02      	cmp	r3, #2
 8005ce6:	d003      	beq.n	8005cf0 <HAL_GPIO_Init+0xfc>
 8005ce8:	683b      	ldr	r3, [r7, #0]
 8005cea:	685b      	ldr	r3, [r3, #4]
 8005cec:	2b12      	cmp	r3, #18
 8005cee:	d123      	bne.n	8005d38 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005cf0:	69fb      	ldr	r3, [r7, #28]
 8005cf2:	08da      	lsrs	r2, r3, #3
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	3208      	adds	r2, #8
 8005cf8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005cfc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005cfe:	69fb      	ldr	r3, [r7, #28]
 8005d00:	f003 0307 	and.w	r3, r3, #7
 8005d04:	009b      	lsls	r3, r3, #2
 8005d06:	220f      	movs	r2, #15
 8005d08:	fa02 f303 	lsl.w	r3, r2, r3
 8005d0c:	43db      	mvns	r3, r3
 8005d0e:	69ba      	ldr	r2, [r7, #24]
 8005d10:	4013      	ands	r3, r2
 8005d12:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	691a      	ldr	r2, [r3, #16]
 8005d18:	69fb      	ldr	r3, [r7, #28]
 8005d1a:	f003 0307 	and.w	r3, r3, #7
 8005d1e:	009b      	lsls	r3, r3, #2
 8005d20:	fa02 f303 	lsl.w	r3, r2, r3
 8005d24:	69ba      	ldr	r2, [r7, #24]
 8005d26:	4313      	orrs	r3, r2
 8005d28:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005d2a:	69fb      	ldr	r3, [r7, #28]
 8005d2c:	08da      	lsrs	r2, r3, #3
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	3208      	adds	r2, #8
 8005d32:	69b9      	ldr	r1, [r7, #24]
 8005d34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005d3e:	69fb      	ldr	r3, [r7, #28]
 8005d40:	005b      	lsls	r3, r3, #1
 8005d42:	2203      	movs	r2, #3
 8005d44:	fa02 f303 	lsl.w	r3, r2, r3
 8005d48:	43db      	mvns	r3, r3
 8005d4a:	69ba      	ldr	r2, [r7, #24]
 8005d4c:	4013      	ands	r3, r2
 8005d4e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	685b      	ldr	r3, [r3, #4]
 8005d54:	f003 0203 	and.w	r2, r3, #3
 8005d58:	69fb      	ldr	r3, [r7, #28]
 8005d5a:	005b      	lsls	r3, r3, #1
 8005d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8005d60:	69ba      	ldr	r2, [r7, #24]
 8005d62:	4313      	orrs	r3, r2
 8005d64:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	69ba      	ldr	r2, [r7, #24]
 8005d6a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005d6c:	683b      	ldr	r3, [r7, #0]
 8005d6e:	685b      	ldr	r3, [r3, #4]
 8005d70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	f000 80b4 	beq.w	8005ee2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	60fb      	str	r3, [r7, #12]
 8005d7e:	4b5f      	ldr	r3, [pc, #380]	; (8005efc <HAL_GPIO_Init+0x308>)
 8005d80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d82:	4a5e      	ldr	r2, [pc, #376]	; (8005efc <HAL_GPIO_Init+0x308>)
 8005d84:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005d88:	6453      	str	r3, [r2, #68]	; 0x44
 8005d8a:	4b5c      	ldr	r3, [pc, #368]	; (8005efc <HAL_GPIO_Init+0x308>)
 8005d8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d8e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005d92:	60fb      	str	r3, [r7, #12]
 8005d94:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005d96:	4a5a      	ldr	r2, [pc, #360]	; (8005f00 <HAL_GPIO_Init+0x30c>)
 8005d98:	69fb      	ldr	r3, [r7, #28]
 8005d9a:	089b      	lsrs	r3, r3, #2
 8005d9c:	3302      	adds	r3, #2
 8005d9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005da2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005da4:	69fb      	ldr	r3, [r7, #28]
 8005da6:	f003 0303 	and.w	r3, r3, #3
 8005daa:	009b      	lsls	r3, r3, #2
 8005dac:	220f      	movs	r2, #15
 8005dae:	fa02 f303 	lsl.w	r3, r2, r3
 8005db2:	43db      	mvns	r3, r3
 8005db4:	69ba      	ldr	r2, [r7, #24]
 8005db6:	4013      	ands	r3, r2
 8005db8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	4a51      	ldr	r2, [pc, #324]	; (8005f04 <HAL_GPIO_Init+0x310>)
 8005dbe:	4293      	cmp	r3, r2
 8005dc0:	d02b      	beq.n	8005e1a <HAL_GPIO_Init+0x226>
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	4a50      	ldr	r2, [pc, #320]	; (8005f08 <HAL_GPIO_Init+0x314>)
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	d025      	beq.n	8005e16 <HAL_GPIO_Init+0x222>
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	4a4f      	ldr	r2, [pc, #316]	; (8005f0c <HAL_GPIO_Init+0x318>)
 8005dce:	4293      	cmp	r3, r2
 8005dd0:	d01f      	beq.n	8005e12 <HAL_GPIO_Init+0x21e>
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	4a4e      	ldr	r2, [pc, #312]	; (8005f10 <HAL_GPIO_Init+0x31c>)
 8005dd6:	4293      	cmp	r3, r2
 8005dd8:	d019      	beq.n	8005e0e <HAL_GPIO_Init+0x21a>
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	4a4d      	ldr	r2, [pc, #308]	; (8005f14 <HAL_GPIO_Init+0x320>)
 8005dde:	4293      	cmp	r3, r2
 8005de0:	d013      	beq.n	8005e0a <HAL_GPIO_Init+0x216>
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	4a4c      	ldr	r2, [pc, #304]	; (8005f18 <HAL_GPIO_Init+0x324>)
 8005de6:	4293      	cmp	r3, r2
 8005de8:	d00d      	beq.n	8005e06 <HAL_GPIO_Init+0x212>
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	4a4b      	ldr	r2, [pc, #300]	; (8005f1c <HAL_GPIO_Init+0x328>)
 8005dee:	4293      	cmp	r3, r2
 8005df0:	d007      	beq.n	8005e02 <HAL_GPIO_Init+0x20e>
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	4a4a      	ldr	r2, [pc, #296]	; (8005f20 <HAL_GPIO_Init+0x32c>)
 8005df6:	4293      	cmp	r3, r2
 8005df8:	d101      	bne.n	8005dfe <HAL_GPIO_Init+0x20a>
 8005dfa:	2307      	movs	r3, #7
 8005dfc:	e00e      	b.n	8005e1c <HAL_GPIO_Init+0x228>
 8005dfe:	2308      	movs	r3, #8
 8005e00:	e00c      	b.n	8005e1c <HAL_GPIO_Init+0x228>
 8005e02:	2306      	movs	r3, #6
 8005e04:	e00a      	b.n	8005e1c <HAL_GPIO_Init+0x228>
 8005e06:	2305      	movs	r3, #5
 8005e08:	e008      	b.n	8005e1c <HAL_GPIO_Init+0x228>
 8005e0a:	2304      	movs	r3, #4
 8005e0c:	e006      	b.n	8005e1c <HAL_GPIO_Init+0x228>
 8005e0e:	2303      	movs	r3, #3
 8005e10:	e004      	b.n	8005e1c <HAL_GPIO_Init+0x228>
 8005e12:	2302      	movs	r3, #2
 8005e14:	e002      	b.n	8005e1c <HAL_GPIO_Init+0x228>
 8005e16:	2301      	movs	r3, #1
 8005e18:	e000      	b.n	8005e1c <HAL_GPIO_Init+0x228>
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	69fa      	ldr	r2, [r7, #28]
 8005e1e:	f002 0203 	and.w	r2, r2, #3
 8005e22:	0092      	lsls	r2, r2, #2
 8005e24:	4093      	lsls	r3, r2
 8005e26:	69ba      	ldr	r2, [r7, #24]
 8005e28:	4313      	orrs	r3, r2
 8005e2a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005e2c:	4934      	ldr	r1, [pc, #208]	; (8005f00 <HAL_GPIO_Init+0x30c>)
 8005e2e:	69fb      	ldr	r3, [r7, #28]
 8005e30:	089b      	lsrs	r3, r3, #2
 8005e32:	3302      	adds	r3, #2
 8005e34:	69ba      	ldr	r2, [r7, #24]
 8005e36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005e3a:	4b3a      	ldr	r3, [pc, #232]	; (8005f24 <HAL_GPIO_Init+0x330>)
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005e40:	693b      	ldr	r3, [r7, #16]
 8005e42:	43db      	mvns	r3, r3
 8005e44:	69ba      	ldr	r2, [r7, #24]
 8005e46:	4013      	ands	r3, r2
 8005e48:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	685b      	ldr	r3, [r3, #4]
 8005e4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d003      	beq.n	8005e5e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005e56:	69ba      	ldr	r2, [r7, #24]
 8005e58:	693b      	ldr	r3, [r7, #16]
 8005e5a:	4313      	orrs	r3, r2
 8005e5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005e5e:	4a31      	ldr	r2, [pc, #196]	; (8005f24 <HAL_GPIO_Init+0x330>)
 8005e60:	69bb      	ldr	r3, [r7, #24]
 8005e62:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005e64:	4b2f      	ldr	r3, [pc, #188]	; (8005f24 <HAL_GPIO_Init+0x330>)
 8005e66:	685b      	ldr	r3, [r3, #4]
 8005e68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005e6a:	693b      	ldr	r3, [r7, #16]
 8005e6c:	43db      	mvns	r3, r3
 8005e6e:	69ba      	ldr	r2, [r7, #24]
 8005e70:	4013      	ands	r3, r2
 8005e72:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	685b      	ldr	r3, [r3, #4]
 8005e78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d003      	beq.n	8005e88 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005e80:	69ba      	ldr	r2, [r7, #24]
 8005e82:	693b      	ldr	r3, [r7, #16]
 8005e84:	4313      	orrs	r3, r2
 8005e86:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005e88:	4a26      	ldr	r2, [pc, #152]	; (8005f24 <HAL_GPIO_Init+0x330>)
 8005e8a:	69bb      	ldr	r3, [r7, #24]
 8005e8c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005e8e:	4b25      	ldr	r3, [pc, #148]	; (8005f24 <HAL_GPIO_Init+0x330>)
 8005e90:	689b      	ldr	r3, [r3, #8]
 8005e92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005e94:	693b      	ldr	r3, [r7, #16]
 8005e96:	43db      	mvns	r3, r3
 8005e98:	69ba      	ldr	r2, [r7, #24]
 8005e9a:	4013      	ands	r3, r2
 8005e9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	685b      	ldr	r3, [r3, #4]
 8005ea2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d003      	beq.n	8005eb2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005eaa:	69ba      	ldr	r2, [r7, #24]
 8005eac:	693b      	ldr	r3, [r7, #16]
 8005eae:	4313      	orrs	r3, r2
 8005eb0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005eb2:	4a1c      	ldr	r2, [pc, #112]	; (8005f24 <HAL_GPIO_Init+0x330>)
 8005eb4:	69bb      	ldr	r3, [r7, #24]
 8005eb6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005eb8:	4b1a      	ldr	r3, [pc, #104]	; (8005f24 <HAL_GPIO_Init+0x330>)
 8005eba:	68db      	ldr	r3, [r3, #12]
 8005ebc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005ebe:	693b      	ldr	r3, [r7, #16]
 8005ec0:	43db      	mvns	r3, r3
 8005ec2:	69ba      	ldr	r2, [r7, #24]
 8005ec4:	4013      	ands	r3, r2
 8005ec6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005ec8:	683b      	ldr	r3, [r7, #0]
 8005eca:	685b      	ldr	r3, [r3, #4]
 8005ecc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d003      	beq.n	8005edc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005ed4:	69ba      	ldr	r2, [r7, #24]
 8005ed6:	693b      	ldr	r3, [r7, #16]
 8005ed8:	4313      	orrs	r3, r2
 8005eda:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005edc:	4a11      	ldr	r2, [pc, #68]	; (8005f24 <HAL_GPIO_Init+0x330>)
 8005ede:	69bb      	ldr	r3, [r7, #24]
 8005ee0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005ee2:	69fb      	ldr	r3, [r7, #28]
 8005ee4:	3301      	adds	r3, #1
 8005ee6:	61fb      	str	r3, [r7, #28]
 8005ee8:	69fb      	ldr	r3, [r7, #28]
 8005eea:	2b0f      	cmp	r3, #15
 8005eec:	f67f ae90 	bls.w	8005c10 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005ef0:	bf00      	nop
 8005ef2:	3724      	adds	r7, #36	; 0x24
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efa:	4770      	bx	lr
 8005efc:	40023800 	.word	0x40023800
 8005f00:	40013800 	.word	0x40013800
 8005f04:	40020000 	.word	0x40020000
 8005f08:	40020400 	.word	0x40020400
 8005f0c:	40020800 	.word	0x40020800
 8005f10:	40020c00 	.word	0x40020c00
 8005f14:	40021000 	.word	0x40021000
 8005f18:	40021400 	.word	0x40021400
 8005f1c:	40021800 	.word	0x40021800
 8005f20:	40021c00 	.word	0x40021c00
 8005f24:	40013c00 	.word	0x40013c00

08005f28 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005f28:	b480      	push	{r7}
 8005f2a:	b085      	sub	sp, #20
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
 8005f30:	460b      	mov	r3, r1
 8005f32:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	691a      	ldr	r2, [r3, #16]
 8005f38:	887b      	ldrh	r3, [r7, #2]
 8005f3a:	4013      	ands	r3, r2
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d002      	beq.n	8005f46 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005f40:	2301      	movs	r3, #1
 8005f42:	73fb      	strb	r3, [r7, #15]
 8005f44:	e001      	b.n	8005f4a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005f46:	2300      	movs	r3, #0
 8005f48:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005f4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	3714      	adds	r7, #20
 8005f50:	46bd      	mov	sp, r7
 8005f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f56:	4770      	bx	lr

08005f58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005f58:	b480      	push	{r7}
 8005f5a:	b083      	sub	sp, #12
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
 8005f60:	460b      	mov	r3, r1
 8005f62:	807b      	strh	r3, [r7, #2]
 8005f64:	4613      	mov	r3, r2
 8005f66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005f68:	787b      	ldrb	r3, [r7, #1]
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d003      	beq.n	8005f76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005f6e:	887a      	ldrh	r2, [r7, #2]
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005f74:	e003      	b.n	8005f7e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005f76:	887b      	ldrh	r3, [r7, #2]
 8005f78:	041a      	lsls	r2, r3, #16
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	619a      	str	r2, [r3, #24]
}
 8005f7e:	bf00      	nop
 8005f80:	370c      	adds	r7, #12
 8005f82:	46bd      	mov	sp, r7
 8005f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f88:	4770      	bx	lr
	...

08005f8c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b084      	sub	sp, #16
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d101      	bne.n	8005f9e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005f9a:	2301      	movs	r3, #1
 8005f9c:	e11f      	b.n	80061de <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fa4:	b2db      	uxtb	r3, r3
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d106      	bne.n	8005fb8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	2200      	movs	r2, #0
 8005fae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005fb2:	6878      	ldr	r0, [r7, #4]
 8005fb4:	f7fd fe16 	bl	8003be4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2224      	movs	r2, #36	; 0x24
 8005fbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	681a      	ldr	r2, [r3, #0]
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f022 0201 	bic.w	r2, r2, #1
 8005fce:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	681a      	ldr	r2, [r3, #0]
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005fde:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	681a      	ldr	r2, [r3, #0]
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005fee:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005ff0:	f000 fd3c 	bl	8006a6c <HAL_RCC_GetPCLK1Freq>
 8005ff4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	685b      	ldr	r3, [r3, #4]
 8005ffa:	4a7b      	ldr	r2, [pc, #492]	; (80061e8 <HAL_I2C_Init+0x25c>)
 8005ffc:	4293      	cmp	r3, r2
 8005ffe:	d807      	bhi.n	8006010 <HAL_I2C_Init+0x84>
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	4a7a      	ldr	r2, [pc, #488]	; (80061ec <HAL_I2C_Init+0x260>)
 8006004:	4293      	cmp	r3, r2
 8006006:	bf94      	ite	ls
 8006008:	2301      	movls	r3, #1
 800600a:	2300      	movhi	r3, #0
 800600c:	b2db      	uxtb	r3, r3
 800600e:	e006      	b.n	800601e <HAL_I2C_Init+0x92>
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	4a77      	ldr	r2, [pc, #476]	; (80061f0 <HAL_I2C_Init+0x264>)
 8006014:	4293      	cmp	r3, r2
 8006016:	bf94      	ite	ls
 8006018:	2301      	movls	r3, #1
 800601a:	2300      	movhi	r3, #0
 800601c:	b2db      	uxtb	r3, r3
 800601e:	2b00      	cmp	r3, #0
 8006020:	d001      	beq.n	8006026 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006022:	2301      	movs	r3, #1
 8006024:	e0db      	b.n	80061de <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	4a72      	ldr	r2, [pc, #456]	; (80061f4 <HAL_I2C_Init+0x268>)
 800602a:	fba2 2303 	umull	r2, r3, r2, r3
 800602e:	0c9b      	lsrs	r3, r3, #18
 8006030:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	685b      	ldr	r3, [r3, #4]
 8006038:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	68ba      	ldr	r2, [r7, #8]
 8006042:	430a      	orrs	r2, r1
 8006044:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	6a1b      	ldr	r3, [r3, #32]
 800604c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	685b      	ldr	r3, [r3, #4]
 8006054:	4a64      	ldr	r2, [pc, #400]	; (80061e8 <HAL_I2C_Init+0x25c>)
 8006056:	4293      	cmp	r3, r2
 8006058:	d802      	bhi.n	8006060 <HAL_I2C_Init+0xd4>
 800605a:	68bb      	ldr	r3, [r7, #8]
 800605c:	3301      	adds	r3, #1
 800605e:	e009      	b.n	8006074 <HAL_I2C_Init+0xe8>
 8006060:	68bb      	ldr	r3, [r7, #8]
 8006062:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006066:	fb02 f303 	mul.w	r3, r2, r3
 800606a:	4a63      	ldr	r2, [pc, #396]	; (80061f8 <HAL_I2C_Init+0x26c>)
 800606c:	fba2 2303 	umull	r2, r3, r2, r3
 8006070:	099b      	lsrs	r3, r3, #6
 8006072:	3301      	adds	r3, #1
 8006074:	687a      	ldr	r2, [r7, #4]
 8006076:	6812      	ldr	r2, [r2, #0]
 8006078:	430b      	orrs	r3, r1
 800607a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	69db      	ldr	r3, [r3, #28]
 8006082:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8006086:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	685b      	ldr	r3, [r3, #4]
 800608e:	4956      	ldr	r1, [pc, #344]	; (80061e8 <HAL_I2C_Init+0x25c>)
 8006090:	428b      	cmp	r3, r1
 8006092:	d80d      	bhi.n	80060b0 <HAL_I2C_Init+0x124>
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	1e59      	subs	r1, r3, #1
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	685b      	ldr	r3, [r3, #4]
 800609c:	005b      	lsls	r3, r3, #1
 800609e:	fbb1 f3f3 	udiv	r3, r1, r3
 80060a2:	3301      	adds	r3, #1
 80060a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80060a8:	2b04      	cmp	r3, #4
 80060aa:	bf38      	it	cc
 80060ac:	2304      	movcc	r3, #4
 80060ae:	e04f      	b.n	8006150 <HAL_I2C_Init+0x1c4>
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	689b      	ldr	r3, [r3, #8]
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d111      	bne.n	80060dc <HAL_I2C_Init+0x150>
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	1e58      	subs	r0, r3, #1
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6859      	ldr	r1, [r3, #4]
 80060c0:	460b      	mov	r3, r1
 80060c2:	005b      	lsls	r3, r3, #1
 80060c4:	440b      	add	r3, r1
 80060c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80060ca:	3301      	adds	r3, #1
 80060cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	bf0c      	ite	eq
 80060d4:	2301      	moveq	r3, #1
 80060d6:	2300      	movne	r3, #0
 80060d8:	b2db      	uxtb	r3, r3
 80060da:	e012      	b.n	8006102 <HAL_I2C_Init+0x176>
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	1e58      	subs	r0, r3, #1
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	6859      	ldr	r1, [r3, #4]
 80060e4:	460b      	mov	r3, r1
 80060e6:	009b      	lsls	r3, r3, #2
 80060e8:	440b      	add	r3, r1
 80060ea:	0099      	lsls	r1, r3, #2
 80060ec:	440b      	add	r3, r1
 80060ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80060f2:	3301      	adds	r3, #1
 80060f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	bf0c      	ite	eq
 80060fc:	2301      	moveq	r3, #1
 80060fe:	2300      	movne	r3, #0
 8006100:	b2db      	uxtb	r3, r3
 8006102:	2b00      	cmp	r3, #0
 8006104:	d001      	beq.n	800610a <HAL_I2C_Init+0x17e>
 8006106:	2301      	movs	r3, #1
 8006108:	e022      	b.n	8006150 <HAL_I2C_Init+0x1c4>
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	689b      	ldr	r3, [r3, #8]
 800610e:	2b00      	cmp	r3, #0
 8006110:	d10e      	bne.n	8006130 <HAL_I2C_Init+0x1a4>
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	1e58      	subs	r0, r3, #1
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6859      	ldr	r1, [r3, #4]
 800611a:	460b      	mov	r3, r1
 800611c:	005b      	lsls	r3, r3, #1
 800611e:	440b      	add	r3, r1
 8006120:	fbb0 f3f3 	udiv	r3, r0, r3
 8006124:	3301      	adds	r3, #1
 8006126:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800612a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800612e:	e00f      	b.n	8006150 <HAL_I2C_Init+0x1c4>
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	1e58      	subs	r0, r3, #1
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	6859      	ldr	r1, [r3, #4]
 8006138:	460b      	mov	r3, r1
 800613a:	009b      	lsls	r3, r3, #2
 800613c:	440b      	add	r3, r1
 800613e:	0099      	lsls	r1, r3, #2
 8006140:	440b      	add	r3, r1
 8006142:	fbb0 f3f3 	udiv	r3, r0, r3
 8006146:	3301      	adds	r3, #1
 8006148:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800614c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006150:	6879      	ldr	r1, [r7, #4]
 8006152:	6809      	ldr	r1, [r1, #0]
 8006154:	4313      	orrs	r3, r2
 8006156:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	69da      	ldr	r2, [r3, #28]
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6a1b      	ldr	r3, [r3, #32]
 800616a:	431a      	orrs	r2, r3
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	430a      	orrs	r2, r1
 8006172:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	689b      	ldr	r3, [r3, #8]
 800617a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800617e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006182:	687a      	ldr	r2, [r7, #4]
 8006184:	6911      	ldr	r1, [r2, #16]
 8006186:	687a      	ldr	r2, [r7, #4]
 8006188:	68d2      	ldr	r2, [r2, #12]
 800618a:	4311      	orrs	r1, r2
 800618c:	687a      	ldr	r2, [r7, #4]
 800618e:	6812      	ldr	r2, [r2, #0]
 8006190:	430b      	orrs	r3, r1
 8006192:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	68db      	ldr	r3, [r3, #12]
 800619a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	695a      	ldr	r2, [r3, #20]
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	699b      	ldr	r3, [r3, #24]
 80061a6:	431a      	orrs	r2, r3
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	430a      	orrs	r2, r1
 80061ae:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	681a      	ldr	r2, [r3, #0]
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f042 0201 	orr.w	r2, r2, #1
 80061be:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2200      	movs	r2, #0
 80061c4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	2220      	movs	r2, #32
 80061ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	2200      	movs	r2, #0
 80061d2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2200      	movs	r2, #0
 80061d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80061dc:	2300      	movs	r3, #0
}
 80061de:	4618      	mov	r0, r3
 80061e0:	3710      	adds	r7, #16
 80061e2:	46bd      	mov	sp, r7
 80061e4:	bd80      	pop	{r7, pc}
 80061e6:	bf00      	nop
 80061e8:	000186a0 	.word	0x000186a0
 80061ec:	001e847f 	.word	0x001e847f
 80061f0:	003d08ff 	.word	0x003d08ff
 80061f4:	431bde83 	.word	0x431bde83
 80061f8:	10624dd3 	.word	0x10624dd3

080061fc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80061fc:	b580      	push	{r7, lr}
 80061fe:	b086      	sub	sp, #24
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2b00      	cmp	r3, #0
 8006208:	d101      	bne.n	800620e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800620a:	2301      	movs	r3, #1
 800620c:	e25b      	b.n	80066c6 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f003 0301 	and.w	r3, r3, #1
 8006216:	2b00      	cmp	r3, #0
 8006218:	d075      	beq.n	8006306 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800621a:	4ba3      	ldr	r3, [pc, #652]	; (80064a8 <HAL_RCC_OscConfig+0x2ac>)
 800621c:	689b      	ldr	r3, [r3, #8]
 800621e:	f003 030c 	and.w	r3, r3, #12
 8006222:	2b04      	cmp	r3, #4
 8006224:	d00c      	beq.n	8006240 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006226:	4ba0      	ldr	r3, [pc, #640]	; (80064a8 <HAL_RCC_OscConfig+0x2ac>)
 8006228:	689b      	ldr	r3, [r3, #8]
 800622a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800622e:	2b08      	cmp	r3, #8
 8006230:	d112      	bne.n	8006258 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006232:	4b9d      	ldr	r3, [pc, #628]	; (80064a8 <HAL_RCC_OscConfig+0x2ac>)
 8006234:	685b      	ldr	r3, [r3, #4]
 8006236:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800623a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800623e:	d10b      	bne.n	8006258 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006240:	4b99      	ldr	r3, [pc, #612]	; (80064a8 <HAL_RCC_OscConfig+0x2ac>)
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006248:	2b00      	cmp	r3, #0
 800624a:	d05b      	beq.n	8006304 <HAL_RCC_OscConfig+0x108>
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	685b      	ldr	r3, [r3, #4]
 8006250:	2b00      	cmp	r3, #0
 8006252:	d157      	bne.n	8006304 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006254:	2301      	movs	r3, #1
 8006256:	e236      	b.n	80066c6 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	685b      	ldr	r3, [r3, #4]
 800625c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006260:	d106      	bne.n	8006270 <HAL_RCC_OscConfig+0x74>
 8006262:	4b91      	ldr	r3, [pc, #580]	; (80064a8 <HAL_RCC_OscConfig+0x2ac>)
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	4a90      	ldr	r2, [pc, #576]	; (80064a8 <HAL_RCC_OscConfig+0x2ac>)
 8006268:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800626c:	6013      	str	r3, [r2, #0]
 800626e:	e01d      	b.n	80062ac <HAL_RCC_OscConfig+0xb0>
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	685b      	ldr	r3, [r3, #4]
 8006274:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006278:	d10c      	bne.n	8006294 <HAL_RCC_OscConfig+0x98>
 800627a:	4b8b      	ldr	r3, [pc, #556]	; (80064a8 <HAL_RCC_OscConfig+0x2ac>)
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	4a8a      	ldr	r2, [pc, #552]	; (80064a8 <HAL_RCC_OscConfig+0x2ac>)
 8006280:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006284:	6013      	str	r3, [r2, #0]
 8006286:	4b88      	ldr	r3, [pc, #544]	; (80064a8 <HAL_RCC_OscConfig+0x2ac>)
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	4a87      	ldr	r2, [pc, #540]	; (80064a8 <HAL_RCC_OscConfig+0x2ac>)
 800628c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006290:	6013      	str	r3, [r2, #0]
 8006292:	e00b      	b.n	80062ac <HAL_RCC_OscConfig+0xb0>
 8006294:	4b84      	ldr	r3, [pc, #528]	; (80064a8 <HAL_RCC_OscConfig+0x2ac>)
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	4a83      	ldr	r2, [pc, #524]	; (80064a8 <HAL_RCC_OscConfig+0x2ac>)
 800629a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800629e:	6013      	str	r3, [r2, #0]
 80062a0:	4b81      	ldr	r3, [pc, #516]	; (80064a8 <HAL_RCC_OscConfig+0x2ac>)
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	4a80      	ldr	r2, [pc, #512]	; (80064a8 <HAL_RCC_OscConfig+0x2ac>)
 80062a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80062aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	685b      	ldr	r3, [r3, #4]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d013      	beq.n	80062dc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062b4:	f7fe f876 	bl	80043a4 <HAL_GetTick>
 80062b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80062ba:	e008      	b.n	80062ce <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80062bc:	f7fe f872 	bl	80043a4 <HAL_GetTick>
 80062c0:	4602      	mov	r2, r0
 80062c2:	693b      	ldr	r3, [r7, #16]
 80062c4:	1ad3      	subs	r3, r2, r3
 80062c6:	2b64      	cmp	r3, #100	; 0x64
 80062c8:	d901      	bls.n	80062ce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80062ca:	2303      	movs	r3, #3
 80062cc:	e1fb      	b.n	80066c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80062ce:	4b76      	ldr	r3, [pc, #472]	; (80064a8 <HAL_RCC_OscConfig+0x2ac>)
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d0f0      	beq.n	80062bc <HAL_RCC_OscConfig+0xc0>
 80062da:	e014      	b.n	8006306 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062dc:	f7fe f862 	bl	80043a4 <HAL_GetTick>
 80062e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80062e2:	e008      	b.n	80062f6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80062e4:	f7fe f85e 	bl	80043a4 <HAL_GetTick>
 80062e8:	4602      	mov	r2, r0
 80062ea:	693b      	ldr	r3, [r7, #16]
 80062ec:	1ad3      	subs	r3, r2, r3
 80062ee:	2b64      	cmp	r3, #100	; 0x64
 80062f0:	d901      	bls.n	80062f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80062f2:	2303      	movs	r3, #3
 80062f4:	e1e7      	b.n	80066c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80062f6:	4b6c      	ldr	r3, [pc, #432]	; (80064a8 <HAL_RCC_OscConfig+0x2ac>)
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d1f0      	bne.n	80062e4 <HAL_RCC_OscConfig+0xe8>
 8006302:	e000      	b.n	8006306 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006304:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f003 0302 	and.w	r3, r3, #2
 800630e:	2b00      	cmp	r3, #0
 8006310:	d063      	beq.n	80063da <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006312:	4b65      	ldr	r3, [pc, #404]	; (80064a8 <HAL_RCC_OscConfig+0x2ac>)
 8006314:	689b      	ldr	r3, [r3, #8]
 8006316:	f003 030c 	and.w	r3, r3, #12
 800631a:	2b00      	cmp	r3, #0
 800631c:	d00b      	beq.n	8006336 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800631e:	4b62      	ldr	r3, [pc, #392]	; (80064a8 <HAL_RCC_OscConfig+0x2ac>)
 8006320:	689b      	ldr	r3, [r3, #8]
 8006322:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006326:	2b08      	cmp	r3, #8
 8006328:	d11c      	bne.n	8006364 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800632a:	4b5f      	ldr	r3, [pc, #380]	; (80064a8 <HAL_RCC_OscConfig+0x2ac>)
 800632c:	685b      	ldr	r3, [r3, #4]
 800632e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006332:	2b00      	cmp	r3, #0
 8006334:	d116      	bne.n	8006364 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006336:	4b5c      	ldr	r3, [pc, #368]	; (80064a8 <HAL_RCC_OscConfig+0x2ac>)
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f003 0302 	and.w	r3, r3, #2
 800633e:	2b00      	cmp	r3, #0
 8006340:	d005      	beq.n	800634e <HAL_RCC_OscConfig+0x152>
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	68db      	ldr	r3, [r3, #12]
 8006346:	2b01      	cmp	r3, #1
 8006348:	d001      	beq.n	800634e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800634a:	2301      	movs	r3, #1
 800634c:	e1bb      	b.n	80066c6 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800634e:	4b56      	ldr	r3, [pc, #344]	; (80064a8 <HAL_RCC_OscConfig+0x2ac>)
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	691b      	ldr	r3, [r3, #16]
 800635a:	00db      	lsls	r3, r3, #3
 800635c:	4952      	ldr	r1, [pc, #328]	; (80064a8 <HAL_RCC_OscConfig+0x2ac>)
 800635e:	4313      	orrs	r3, r2
 8006360:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006362:	e03a      	b.n	80063da <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	68db      	ldr	r3, [r3, #12]
 8006368:	2b00      	cmp	r3, #0
 800636a:	d020      	beq.n	80063ae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800636c:	4b4f      	ldr	r3, [pc, #316]	; (80064ac <HAL_RCC_OscConfig+0x2b0>)
 800636e:	2201      	movs	r2, #1
 8006370:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006372:	f7fe f817 	bl	80043a4 <HAL_GetTick>
 8006376:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006378:	e008      	b.n	800638c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800637a:	f7fe f813 	bl	80043a4 <HAL_GetTick>
 800637e:	4602      	mov	r2, r0
 8006380:	693b      	ldr	r3, [r7, #16]
 8006382:	1ad3      	subs	r3, r2, r3
 8006384:	2b02      	cmp	r3, #2
 8006386:	d901      	bls.n	800638c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006388:	2303      	movs	r3, #3
 800638a:	e19c      	b.n	80066c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800638c:	4b46      	ldr	r3, [pc, #280]	; (80064a8 <HAL_RCC_OscConfig+0x2ac>)
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f003 0302 	and.w	r3, r3, #2
 8006394:	2b00      	cmp	r3, #0
 8006396:	d0f0      	beq.n	800637a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006398:	4b43      	ldr	r3, [pc, #268]	; (80064a8 <HAL_RCC_OscConfig+0x2ac>)
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	691b      	ldr	r3, [r3, #16]
 80063a4:	00db      	lsls	r3, r3, #3
 80063a6:	4940      	ldr	r1, [pc, #256]	; (80064a8 <HAL_RCC_OscConfig+0x2ac>)
 80063a8:	4313      	orrs	r3, r2
 80063aa:	600b      	str	r3, [r1, #0]
 80063ac:	e015      	b.n	80063da <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80063ae:	4b3f      	ldr	r3, [pc, #252]	; (80064ac <HAL_RCC_OscConfig+0x2b0>)
 80063b0:	2200      	movs	r2, #0
 80063b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063b4:	f7fd fff6 	bl	80043a4 <HAL_GetTick>
 80063b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80063ba:	e008      	b.n	80063ce <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80063bc:	f7fd fff2 	bl	80043a4 <HAL_GetTick>
 80063c0:	4602      	mov	r2, r0
 80063c2:	693b      	ldr	r3, [r7, #16]
 80063c4:	1ad3      	subs	r3, r2, r3
 80063c6:	2b02      	cmp	r3, #2
 80063c8:	d901      	bls.n	80063ce <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80063ca:	2303      	movs	r3, #3
 80063cc:	e17b      	b.n	80066c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80063ce:	4b36      	ldr	r3, [pc, #216]	; (80064a8 <HAL_RCC_OscConfig+0x2ac>)
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f003 0302 	and.w	r3, r3, #2
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d1f0      	bne.n	80063bc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f003 0308 	and.w	r3, r3, #8
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d030      	beq.n	8006448 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	695b      	ldr	r3, [r3, #20]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d016      	beq.n	800641c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80063ee:	4b30      	ldr	r3, [pc, #192]	; (80064b0 <HAL_RCC_OscConfig+0x2b4>)
 80063f0:	2201      	movs	r2, #1
 80063f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80063f4:	f7fd ffd6 	bl	80043a4 <HAL_GetTick>
 80063f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80063fa:	e008      	b.n	800640e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80063fc:	f7fd ffd2 	bl	80043a4 <HAL_GetTick>
 8006400:	4602      	mov	r2, r0
 8006402:	693b      	ldr	r3, [r7, #16]
 8006404:	1ad3      	subs	r3, r2, r3
 8006406:	2b02      	cmp	r3, #2
 8006408:	d901      	bls.n	800640e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800640a:	2303      	movs	r3, #3
 800640c:	e15b      	b.n	80066c6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800640e:	4b26      	ldr	r3, [pc, #152]	; (80064a8 <HAL_RCC_OscConfig+0x2ac>)
 8006410:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006412:	f003 0302 	and.w	r3, r3, #2
 8006416:	2b00      	cmp	r3, #0
 8006418:	d0f0      	beq.n	80063fc <HAL_RCC_OscConfig+0x200>
 800641a:	e015      	b.n	8006448 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800641c:	4b24      	ldr	r3, [pc, #144]	; (80064b0 <HAL_RCC_OscConfig+0x2b4>)
 800641e:	2200      	movs	r2, #0
 8006420:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006422:	f7fd ffbf 	bl	80043a4 <HAL_GetTick>
 8006426:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006428:	e008      	b.n	800643c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800642a:	f7fd ffbb 	bl	80043a4 <HAL_GetTick>
 800642e:	4602      	mov	r2, r0
 8006430:	693b      	ldr	r3, [r7, #16]
 8006432:	1ad3      	subs	r3, r2, r3
 8006434:	2b02      	cmp	r3, #2
 8006436:	d901      	bls.n	800643c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006438:	2303      	movs	r3, #3
 800643a:	e144      	b.n	80066c6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800643c:	4b1a      	ldr	r3, [pc, #104]	; (80064a8 <HAL_RCC_OscConfig+0x2ac>)
 800643e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006440:	f003 0302 	and.w	r3, r3, #2
 8006444:	2b00      	cmp	r3, #0
 8006446:	d1f0      	bne.n	800642a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f003 0304 	and.w	r3, r3, #4
 8006450:	2b00      	cmp	r3, #0
 8006452:	f000 80a0 	beq.w	8006596 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006456:	2300      	movs	r3, #0
 8006458:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800645a:	4b13      	ldr	r3, [pc, #76]	; (80064a8 <HAL_RCC_OscConfig+0x2ac>)
 800645c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800645e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006462:	2b00      	cmp	r3, #0
 8006464:	d10f      	bne.n	8006486 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006466:	2300      	movs	r3, #0
 8006468:	60bb      	str	r3, [r7, #8]
 800646a:	4b0f      	ldr	r3, [pc, #60]	; (80064a8 <HAL_RCC_OscConfig+0x2ac>)
 800646c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800646e:	4a0e      	ldr	r2, [pc, #56]	; (80064a8 <HAL_RCC_OscConfig+0x2ac>)
 8006470:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006474:	6413      	str	r3, [r2, #64]	; 0x40
 8006476:	4b0c      	ldr	r3, [pc, #48]	; (80064a8 <HAL_RCC_OscConfig+0x2ac>)
 8006478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800647a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800647e:	60bb      	str	r3, [r7, #8]
 8006480:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006482:	2301      	movs	r3, #1
 8006484:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006486:	4b0b      	ldr	r3, [pc, #44]	; (80064b4 <HAL_RCC_OscConfig+0x2b8>)
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800648e:	2b00      	cmp	r3, #0
 8006490:	d121      	bne.n	80064d6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006492:	4b08      	ldr	r3, [pc, #32]	; (80064b4 <HAL_RCC_OscConfig+0x2b8>)
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	4a07      	ldr	r2, [pc, #28]	; (80064b4 <HAL_RCC_OscConfig+0x2b8>)
 8006498:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800649c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800649e:	f7fd ff81 	bl	80043a4 <HAL_GetTick>
 80064a2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80064a4:	e011      	b.n	80064ca <HAL_RCC_OscConfig+0x2ce>
 80064a6:	bf00      	nop
 80064a8:	40023800 	.word	0x40023800
 80064ac:	42470000 	.word	0x42470000
 80064b0:	42470e80 	.word	0x42470e80
 80064b4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80064b8:	f7fd ff74 	bl	80043a4 <HAL_GetTick>
 80064bc:	4602      	mov	r2, r0
 80064be:	693b      	ldr	r3, [r7, #16]
 80064c0:	1ad3      	subs	r3, r2, r3
 80064c2:	2b02      	cmp	r3, #2
 80064c4:	d901      	bls.n	80064ca <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80064c6:	2303      	movs	r3, #3
 80064c8:	e0fd      	b.n	80066c6 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80064ca:	4b81      	ldr	r3, [pc, #516]	; (80066d0 <HAL_RCC_OscConfig+0x4d4>)
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d0f0      	beq.n	80064b8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	689b      	ldr	r3, [r3, #8]
 80064da:	2b01      	cmp	r3, #1
 80064dc:	d106      	bne.n	80064ec <HAL_RCC_OscConfig+0x2f0>
 80064de:	4b7d      	ldr	r3, [pc, #500]	; (80066d4 <HAL_RCC_OscConfig+0x4d8>)
 80064e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064e2:	4a7c      	ldr	r2, [pc, #496]	; (80066d4 <HAL_RCC_OscConfig+0x4d8>)
 80064e4:	f043 0301 	orr.w	r3, r3, #1
 80064e8:	6713      	str	r3, [r2, #112]	; 0x70
 80064ea:	e01c      	b.n	8006526 <HAL_RCC_OscConfig+0x32a>
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	689b      	ldr	r3, [r3, #8]
 80064f0:	2b05      	cmp	r3, #5
 80064f2:	d10c      	bne.n	800650e <HAL_RCC_OscConfig+0x312>
 80064f4:	4b77      	ldr	r3, [pc, #476]	; (80066d4 <HAL_RCC_OscConfig+0x4d8>)
 80064f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064f8:	4a76      	ldr	r2, [pc, #472]	; (80066d4 <HAL_RCC_OscConfig+0x4d8>)
 80064fa:	f043 0304 	orr.w	r3, r3, #4
 80064fe:	6713      	str	r3, [r2, #112]	; 0x70
 8006500:	4b74      	ldr	r3, [pc, #464]	; (80066d4 <HAL_RCC_OscConfig+0x4d8>)
 8006502:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006504:	4a73      	ldr	r2, [pc, #460]	; (80066d4 <HAL_RCC_OscConfig+0x4d8>)
 8006506:	f043 0301 	orr.w	r3, r3, #1
 800650a:	6713      	str	r3, [r2, #112]	; 0x70
 800650c:	e00b      	b.n	8006526 <HAL_RCC_OscConfig+0x32a>
 800650e:	4b71      	ldr	r3, [pc, #452]	; (80066d4 <HAL_RCC_OscConfig+0x4d8>)
 8006510:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006512:	4a70      	ldr	r2, [pc, #448]	; (80066d4 <HAL_RCC_OscConfig+0x4d8>)
 8006514:	f023 0301 	bic.w	r3, r3, #1
 8006518:	6713      	str	r3, [r2, #112]	; 0x70
 800651a:	4b6e      	ldr	r3, [pc, #440]	; (80066d4 <HAL_RCC_OscConfig+0x4d8>)
 800651c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800651e:	4a6d      	ldr	r2, [pc, #436]	; (80066d4 <HAL_RCC_OscConfig+0x4d8>)
 8006520:	f023 0304 	bic.w	r3, r3, #4
 8006524:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	689b      	ldr	r3, [r3, #8]
 800652a:	2b00      	cmp	r3, #0
 800652c:	d015      	beq.n	800655a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800652e:	f7fd ff39 	bl	80043a4 <HAL_GetTick>
 8006532:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006534:	e00a      	b.n	800654c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006536:	f7fd ff35 	bl	80043a4 <HAL_GetTick>
 800653a:	4602      	mov	r2, r0
 800653c:	693b      	ldr	r3, [r7, #16]
 800653e:	1ad3      	subs	r3, r2, r3
 8006540:	f241 3288 	movw	r2, #5000	; 0x1388
 8006544:	4293      	cmp	r3, r2
 8006546:	d901      	bls.n	800654c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8006548:	2303      	movs	r3, #3
 800654a:	e0bc      	b.n	80066c6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800654c:	4b61      	ldr	r3, [pc, #388]	; (80066d4 <HAL_RCC_OscConfig+0x4d8>)
 800654e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006550:	f003 0302 	and.w	r3, r3, #2
 8006554:	2b00      	cmp	r3, #0
 8006556:	d0ee      	beq.n	8006536 <HAL_RCC_OscConfig+0x33a>
 8006558:	e014      	b.n	8006584 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800655a:	f7fd ff23 	bl	80043a4 <HAL_GetTick>
 800655e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006560:	e00a      	b.n	8006578 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006562:	f7fd ff1f 	bl	80043a4 <HAL_GetTick>
 8006566:	4602      	mov	r2, r0
 8006568:	693b      	ldr	r3, [r7, #16]
 800656a:	1ad3      	subs	r3, r2, r3
 800656c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006570:	4293      	cmp	r3, r2
 8006572:	d901      	bls.n	8006578 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8006574:	2303      	movs	r3, #3
 8006576:	e0a6      	b.n	80066c6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006578:	4b56      	ldr	r3, [pc, #344]	; (80066d4 <HAL_RCC_OscConfig+0x4d8>)
 800657a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800657c:	f003 0302 	and.w	r3, r3, #2
 8006580:	2b00      	cmp	r3, #0
 8006582:	d1ee      	bne.n	8006562 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006584:	7dfb      	ldrb	r3, [r7, #23]
 8006586:	2b01      	cmp	r3, #1
 8006588:	d105      	bne.n	8006596 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800658a:	4b52      	ldr	r3, [pc, #328]	; (80066d4 <HAL_RCC_OscConfig+0x4d8>)
 800658c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800658e:	4a51      	ldr	r2, [pc, #324]	; (80066d4 <HAL_RCC_OscConfig+0x4d8>)
 8006590:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006594:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	699b      	ldr	r3, [r3, #24]
 800659a:	2b00      	cmp	r3, #0
 800659c:	f000 8092 	beq.w	80066c4 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80065a0:	4b4c      	ldr	r3, [pc, #304]	; (80066d4 <HAL_RCC_OscConfig+0x4d8>)
 80065a2:	689b      	ldr	r3, [r3, #8]
 80065a4:	f003 030c 	and.w	r3, r3, #12
 80065a8:	2b08      	cmp	r3, #8
 80065aa:	d05c      	beq.n	8006666 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	699b      	ldr	r3, [r3, #24]
 80065b0:	2b02      	cmp	r3, #2
 80065b2:	d141      	bne.n	8006638 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80065b4:	4b48      	ldr	r3, [pc, #288]	; (80066d8 <HAL_RCC_OscConfig+0x4dc>)
 80065b6:	2200      	movs	r2, #0
 80065b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065ba:	f7fd fef3 	bl	80043a4 <HAL_GetTick>
 80065be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80065c0:	e008      	b.n	80065d4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80065c2:	f7fd feef 	bl	80043a4 <HAL_GetTick>
 80065c6:	4602      	mov	r2, r0
 80065c8:	693b      	ldr	r3, [r7, #16]
 80065ca:	1ad3      	subs	r3, r2, r3
 80065cc:	2b02      	cmp	r3, #2
 80065ce:	d901      	bls.n	80065d4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80065d0:	2303      	movs	r3, #3
 80065d2:	e078      	b.n	80066c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80065d4:	4b3f      	ldr	r3, [pc, #252]	; (80066d4 <HAL_RCC_OscConfig+0x4d8>)
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d1f0      	bne.n	80065c2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	69da      	ldr	r2, [r3, #28]
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6a1b      	ldr	r3, [r3, #32]
 80065e8:	431a      	orrs	r2, r3
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065ee:	019b      	lsls	r3, r3, #6
 80065f0:	431a      	orrs	r2, r3
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065f6:	085b      	lsrs	r3, r3, #1
 80065f8:	3b01      	subs	r3, #1
 80065fa:	041b      	lsls	r3, r3, #16
 80065fc:	431a      	orrs	r2, r3
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006602:	061b      	lsls	r3, r3, #24
 8006604:	4933      	ldr	r1, [pc, #204]	; (80066d4 <HAL_RCC_OscConfig+0x4d8>)
 8006606:	4313      	orrs	r3, r2
 8006608:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800660a:	4b33      	ldr	r3, [pc, #204]	; (80066d8 <HAL_RCC_OscConfig+0x4dc>)
 800660c:	2201      	movs	r2, #1
 800660e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006610:	f7fd fec8 	bl	80043a4 <HAL_GetTick>
 8006614:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006616:	e008      	b.n	800662a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006618:	f7fd fec4 	bl	80043a4 <HAL_GetTick>
 800661c:	4602      	mov	r2, r0
 800661e:	693b      	ldr	r3, [r7, #16]
 8006620:	1ad3      	subs	r3, r2, r3
 8006622:	2b02      	cmp	r3, #2
 8006624:	d901      	bls.n	800662a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8006626:	2303      	movs	r3, #3
 8006628:	e04d      	b.n	80066c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800662a:	4b2a      	ldr	r3, [pc, #168]	; (80066d4 <HAL_RCC_OscConfig+0x4d8>)
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006632:	2b00      	cmp	r3, #0
 8006634:	d0f0      	beq.n	8006618 <HAL_RCC_OscConfig+0x41c>
 8006636:	e045      	b.n	80066c4 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006638:	4b27      	ldr	r3, [pc, #156]	; (80066d8 <HAL_RCC_OscConfig+0x4dc>)
 800663a:	2200      	movs	r2, #0
 800663c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800663e:	f7fd feb1 	bl	80043a4 <HAL_GetTick>
 8006642:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006644:	e008      	b.n	8006658 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006646:	f7fd fead 	bl	80043a4 <HAL_GetTick>
 800664a:	4602      	mov	r2, r0
 800664c:	693b      	ldr	r3, [r7, #16]
 800664e:	1ad3      	subs	r3, r2, r3
 8006650:	2b02      	cmp	r3, #2
 8006652:	d901      	bls.n	8006658 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8006654:	2303      	movs	r3, #3
 8006656:	e036      	b.n	80066c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006658:	4b1e      	ldr	r3, [pc, #120]	; (80066d4 <HAL_RCC_OscConfig+0x4d8>)
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006660:	2b00      	cmp	r3, #0
 8006662:	d1f0      	bne.n	8006646 <HAL_RCC_OscConfig+0x44a>
 8006664:	e02e      	b.n	80066c4 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	699b      	ldr	r3, [r3, #24]
 800666a:	2b01      	cmp	r3, #1
 800666c:	d101      	bne.n	8006672 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800666e:	2301      	movs	r3, #1
 8006670:	e029      	b.n	80066c6 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006672:	4b18      	ldr	r3, [pc, #96]	; (80066d4 <HAL_RCC_OscConfig+0x4d8>)
 8006674:	685b      	ldr	r3, [r3, #4]
 8006676:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	69db      	ldr	r3, [r3, #28]
 8006682:	429a      	cmp	r2, r3
 8006684:	d11c      	bne.n	80066c0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006690:	429a      	cmp	r2, r3
 8006692:	d115      	bne.n	80066c0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8006694:	68fa      	ldr	r2, [r7, #12]
 8006696:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800669a:	4013      	ands	r3, r2
 800669c:	687a      	ldr	r2, [r7, #4]
 800669e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80066a0:	4293      	cmp	r3, r2
 80066a2:	d10d      	bne.n	80066c0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80066ae:	429a      	cmp	r2, r3
 80066b0:	d106      	bne.n	80066c0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80066bc:	429a      	cmp	r2, r3
 80066be:	d001      	beq.n	80066c4 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80066c0:	2301      	movs	r3, #1
 80066c2:	e000      	b.n	80066c6 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80066c4:	2300      	movs	r3, #0
}
 80066c6:	4618      	mov	r0, r3
 80066c8:	3718      	adds	r7, #24
 80066ca:	46bd      	mov	sp, r7
 80066cc:	bd80      	pop	{r7, pc}
 80066ce:	bf00      	nop
 80066d0:	40007000 	.word	0x40007000
 80066d4:	40023800 	.word	0x40023800
 80066d8:	42470060 	.word	0x42470060

080066dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80066dc:	b580      	push	{r7, lr}
 80066de:	b084      	sub	sp, #16
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	6078      	str	r0, [r7, #4]
 80066e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d101      	bne.n	80066f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80066ec:	2301      	movs	r3, #1
 80066ee:	e0cc      	b.n	800688a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80066f0:	4b68      	ldr	r3, [pc, #416]	; (8006894 <HAL_RCC_ClockConfig+0x1b8>)
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f003 030f 	and.w	r3, r3, #15
 80066f8:	683a      	ldr	r2, [r7, #0]
 80066fa:	429a      	cmp	r2, r3
 80066fc:	d90c      	bls.n	8006718 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80066fe:	4b65      	ldr	r3, [pc, #404]	; (8006894 <HAL_RCC_ClockConfig+0x1b8>)
 8006700:	683a      	ldr	r2, [r7, #0]
 8006702:	b2d2      	uxtb	r2, r2
 8006704:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006706:	4b63      	ldr	r3, [pc, #396]	; (8006894 <HAL_RCC_ClockConfig+0x1b8>)
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	f003 030f 	and.w	r3, r3, #15
 800670e:	683a      	ldr	r2, [r7, #0]
 8006710:	429a      	cmp	r2, r3
 8006712:	d001      	beq.n	8006718 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006714:	2301      	movs	r3, #1
 8006716:	e0b8      	b.n	800688a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f003 0302 	and.w	r3, r3, #2
 8006720:	2b00      	cmp	r3, #0
 8006722:	d020      	beq.n	8006766 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	f003 0304 	and.w	r3, r3, #4
 800672c:	2b00      	cmp	r3, #0
 800672e:	d005      	beq.n	800673c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006730:	4b59      	ldr	r3, [pc, #356]	; (8006898 <HAL_RCC_ClockConfig+0x1bc>)
 8006732:	689b      	ldr	r3, [r3, #8]
 8006734:	4a58      	ldr	r2, [pc, #352]	; (8006898 <HAL_RCC_ClockConfig+0x1bc>)
 8006736:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800673a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f003 0308 	and.w	r3, r3, #8
 8006744:	2b00      	cmp	r3, #0
 8006746:	d005      	beq.n	8006754 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006748:	4b53      	ldr	r3, [pc, #332]	; (8006898 <HAL_RCC_ClockConfig+0x1bc>)
 800674a:	689b      	ldr	r3, [r3, #8]
 800674c:	4a52      	ldr	r2, [pc, #328]	; (8006898 <HAL_RCC_ClockConfig+0x1bc>)
 800674e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006752:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006754:	4b50      	ldr	r3, [pc, #320]	; (8006898 <HAL_RCC_ClockConfig+0x1bc>)
 8006756:	689b      	ldr	r3, [r3, #8]
 8006758:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	689b      	ldr	r3, [r3, #8]
 8006760:	494d      	ldr	r1, [pc, #308]	; (8006898 <HAL_RCC_ClockConfig+0x1bc>)
 8006762:	4313      	orrs	r3, r2
 8006764:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	f003 0301 	and.w	r3, r3, #1
 800676e:	2b00      	cmp	r3, #0
 8006770:	d044      	beq.n	80067fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	685b      	ldr	r3, [r3, #4]
 8006776:	2b01      	cmp	r3, #1
 8006778:	d107      	bne.n	800678a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800677a:	4b47      	ldr	r3, [pc, #284]	; (8006898 <HAL_RCC_ClockConfig+0x1bc>)
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006782:	2b00      	cmp	r3, #0
 8006784:	d119      	bne.n	80067ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006786:	2301      	movs	r3, #1
 8006788:	e07f      	b.n	800688a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	685b      	ldr	r3, [r3, #4]
 800678e:	2b02      	cmp	r3, #2
 8006790:	d003      	beq.n	800679a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006796:	2b03      	cmp	r3, #3
 8006798:	d107      	bne.n	80067aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800679a:	4b3f      	ldr	r3, [pc, #252]	; (8006898 <HAL_RCC_ClockConfig+0x1bc>)
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d109      	bne.n	80067ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80067a6:	2301      	movs	r3, #1
 80067a8:	e06f      	b.n	800688a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80067aa:	4b3b      	ldr	r3, [pc, #236]	; (8006898 <HAL_RCC_ClockConfig+0x1bc>)
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f003 0302 	and.w	r3, r3, #2
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d101      	bne.n	80067ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80067b6:	2301      	movs	r3, #1
 80067b8:	e067      	b.n	800688a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80067ba:	4b37      	ldr	r3, [pc, #220]	; (8006898 <HAL_RCC_ClockConfig+0x1bc>)
 80067bc:	689b      	ldr	r3, [r3, #8]
 80067be:	f023 0203 	bic.w	r2, r3, #3
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	685b      	ldr	r3, [r3, #4]
 80067c6:	4934      	ldr	r1, [pc, #208]	; (8006898 <HAL_RCC_ClockConfig+0x1bc>)
 80067c8:	4313      	orrs	r3, r2
 80067ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80067cc:	f7fd fdea 	bl	80043a4 <HAL_GetTick>
 80067d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80067d2:	e00a      	b.n	80067ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80067d4:	f7fd fde6 	bl	80043a4 <HAL_GetTick>
 80067d8:	4602      	mov	r2, r0
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	1ad3      	subs	r3, r2, r3
 80067de:	f241 3288 	movw	r2, #5000	; 0x1388
 80067e2:	4293      	cmp	r3, r2
 80067e4:	d901      	bls.n	80067ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80067e6:	2303      	movs	r3, #3
 80067e8:	e04f      	b.n	800688a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80067ea:	4b2b      	ldr	r3, [pc, #172]	; (8006898 <HAL_RCC_ClockConfig+0x1bc>)
 80067ec:	689b      	ldr	r3, [r3, #8]
 80067ee:	f003 020c 	and.w	r2, r3, #12
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	685b      	ldr	r3, [r3, #4]
 80067f6:	009b      	lsls	r3, r3, #2
 80067f8:	429a      	cmp	r2, r3
 80067fa:	d1eb      	bne.n	80067d4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80067fc:	4b25      	ldr	r3, [pc, #148]	; (8006894 <HAL_RCC_ClockConfig+0x1b8>)
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f003 030f 	and.w	r3, r3, #15
 8006804:	683a      	ldr	r2, [r7, #0]
 8006806:	429a      	cmp	r2, r3
 8006808:	d20c      	bcs.n	8006824 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800680a:	4b22      	ldr	r3, [pc, #136]	; (8006894 <HAL_RCC_ClockConfig+0x1b8>)
 800680c:	683a      	ldr	r2, [r7, #0]
 800680e:	b2d2      	uxtb	r2, r2
 8006810:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006812:	4b20      	ldr	r3, [pc, #128]	; (8006894 <HAL_RCC_ClockConfig+0x1b8>)
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f003 030f 	and.w	r3, r3, #15
 800681a:	683a      	ldr	r2, [r7, #0]
 800681c:	429a      	cmp	r2, r3
 800681e:	d001      	beq.n	8006824 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006820:	2301      	movs	r3, #1
 8006822:	e032      	b.n	800688a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f003 0304 	and.w	r3, r3, #4
 800682c:	2b00      	cmp	r3, #0
 800682e:	d008      	beq.n	8006842 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006830:	4b19      	ldr	r3, [pc, #100]	; (8006898 <HAL_RCC_ClockConfig+0x1bc>)
 8006832:	689b      	ldr	r3, [r3, #8]
 8006834:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	68db      	ldr	r3, [r3, #12]
 800683c:	4916      	ldr	r1, [pc, #88]	; (8006898 <HAL_RCC_ClockConfig+0x1bc>)
 800683e:	4313      	orrs	r3, r2
 8006840:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	f003 0308 	and.w	r3, r3, #8
 800684a:	2b00      	cmp	r3, #0
 800684c:	d009      	beq.n	8006862 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800684e:	4b12      	ldr	r3, [pc, #72]	; (8006898 <HAL_RCC_ClockConfig+0x1bc>)
 8006850:	689b      	ldr	r3, [r3, #8]
 8006852:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	691b      	ldr	r3, [r3, #16]
 800685a:	00db      	lsls	r3, r3, #3
 800685c:	490e      	ldr	r1, [pc, #56]	; (8006898 <HAL_RCC_ClockConfig+0x1bc>)
 800685e:	4313      	orrs	r3, r2
 8006860:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006862:	f000 f821 	bl	80068a8 <HAL_RCC_GetSysClockFreq>
 8006866:	4601      	mov	r1, r0
 8006868:	4b0b      	ldr	r3, [pc, #44]	; (8006898 <HAL_RCC_ClockConfig+0x1bc>)
 800686a:	689b      	ldr	r3, [r3, #8]
 800686c:	091b      	lsrs	r3, r3, #4
 800686e:	f003 030f 	and.w	r3, r3, #15
 8006872:	4a0a      	ldr	r2, [pc, #40]	; (800689c <HAL_RCC_ClockConfig+0x1c0>)
 8006874:	5cd3      	ldrb	r3, [r2, r3]
 8006876:	fa21 f303 	lsr.w	r3, r1, r3
 800687a:	4a09      	ldr	r2, [pc, #36]	; (80068a0 <HAL_RCC_ClockConfig+0x1c4>)
 800687c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800687e:	4b09      	ldr	r3, [pc, #36]	; (80068a4 <HAL_RCC_ClockConfig+0x1c8>)
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	4618      	mov	r0, r3
 8006884:	f7fd fd4a 	bl	800431c <HAL_InitTick>

  return HAL_OK;
 8006888:	2300      	movs	r3, #0
}
 800688a:	4618      	mov	r0, r3
 800688c:	3710      	adds	r7, #16
 800688e:	46bd      	mov	sp, r7
 8006890:	bd80      	pop	{r7, pc}
 8006892:	bf00      	nop
 8006894:	40023c00 	.word	0x40023c00
 8006898:	40023800 	.word	0x40023800
 800689c:	0800d46c 	.word	0x0800d46c
 80068a0:	20000000 	.word	0x20000000
 80068a4:	20000004 	.word	0x20000004

080068a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80068a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80068aa:	b085      	sub	sp, #20
 80068ac:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80068ae:	2300      	movs	r3, #0
 80068b0:	607b      	str	r3, [r7, #4]
 80068b2:	2300      	movs	r3, #0
 80068b4:	60fb      	str	r3, [r7, #12]
 80068b6:	2300      	movs	r3, #0
 80068b8:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80068ba:	2300      	movs	r3, #0
 80068bc:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80068be:	4b63      	ldr	r3, [pc, #396]	; (8006a4c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80068c0:	689b      	ldr	r3, [r3, #8]
 80068c2:	f003 030c 	and.w	r3, r3, #12
 80068c6:	2b04      	cmp	r3, #4
 80068c8:	d007      	beq.n	80068da <HAL_RCC_GetSysClockFreq+0x32>
 80068ca:	2b08      	cmp	r3, #8
 80068cc:	d008      	beq.n	80068e0 <HAL_RCC_GetSysClockFreq+0x38>
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	f040 80b4 	bne.w	8006a3c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80068d4:	4b5e      	ldr	r3, [pc, #376]	; (8006a50 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80068d6:	60bb      	str	r3, [r7, #8]
       break;
 80068d8:	e0b3      	b.n	8006a42 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80068da:	4b5d      	ldr	r3, [pc, #372]	; (8006a50 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80068dc:	60bb      	str	r3, [r7, #8]
      break;
 80068de:	e0b0      	b.n	8006a42 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80068e0:	4b5a      	ldr	r3, [pc, #360]	; (8006a4c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80068e2:	685b      	ldr	r3, [r3, #4]
 80068e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80068e8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80068ea:	4b58      	ldr	r3, [pc, #352]	; (8006a4c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80068ec:	685b      	ldr	r3, [r3, #4]
 80068ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d04a      	beq.n	800698c <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80068f6:	4b55      	ldr	r3, [pc, #340]	; (8006a4c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80068f8:	685b      	ldr	r3, [r3, #4]
 80068fa:	099b      	lsrs	r3, r3, #6
 80068fc:	f04f 0400 	mov.w	r4, #0
 8006900:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006904:	f04f 0200 	mov.w	r2, #0
 8006908:	ea03 0501 	and.w	r5, r3, r1
 800690c:	ea04 0602 	and.w	r6, r4, r2
 8006910:	4629      	mov	r1, r5
 8006912:	4632      	mov	r2, r6
 8006914:	f04f 0300 	mov.w	r3, #0
 8006918:	f04f 0400 	mov.w	r4, #0
 800691c:	0154      	lsls	r4, r2, #5
 800691e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006922:	014b      	lsls	r3, r1, #5
 8006924:	4619      	mov	r1, r3
 8006926:	4622      	mov	r2, r4
 8006928:	1b49      	subs	r1, r1, r5
 800692a:	eb62 0206 	sbc.w	r2, r2, r6
 800692e:	f04f 0300 	mov.w	r3, #0
 8006932:	f04f 0400 	mov.w	r4, #0
 8006936:	0194      	lsls	r4, r2, #6
 8006938:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800693c:	018b      	lsls	r3, r1, #6
 800693e:	1a5b      	subs	r3, r3, r1
 8006940:	eb64 0402 	sbc.w	r4, r4, r2
 8006944:	f04f 0100 	mov.w	r1, #0
 8006948:	f04f 0200 	mov.w	r2, #0
 800694c:	00e2      	lsls	r2, r4, #3
 800694e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006952:	00d9      	lsls	r1, r3, #3
 8006954:	460b      	mov	r3, r1
 8006956:	4614      	mov	r4, r2
 8006958:	195b      	adds	r3, r3, r5
 800695a:	eb44 0406 	adc.w	r4, r4, r6
 800695e:	f04f 0100 	mov.w	r1, #0
 8006962:	f04f 0200 	mov.w	r2, #0
 8006966:	02a2      	lsls	r2, r4, #10
 8006968:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800696c:	0299      	lsls	r1, r3, #10
 800696e:	460b      	mov	r3, r1
 8006970:	4614      	mov	r4, r2
 8006972:	4618      	mov	r0, r3
 8006974:	4621      	mov	r1, r4
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	f04f 0400 	mov.w	r4, #0
 800697c:	461a      	mov	r2, r3
 800697e:	4623      	mov	r3, r4
 8006980:	f7fa f982 	bl	8000c88 <__aeabi_uldivmod>
 8006984:	4603      	mov	r3, r0
 8006986:	460c      	mov	r4, r1
 8006988:	60fb      	str	r3, [r7, #12]
 800698a:	e049      	b.n	8006a20 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800698c:	4b2f      	ldr	r3, [pc, #188]	; (8006a4c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800698e:	685b      	ldr	r3, [r3, #4]
 8006990:	099b      	lsrs	r3, r3, #6
 8006992:	f04f 0400 	mov.w	r4, #0
 8006996:	f240 11ff 	movw	r1, #511	; 0x1ff
 800699a:	f04f 0200 	mov.w	r2, #0
 800699e:	ea03 0501 	and.w	r5, r3, r1
 80069a2:	ea04 0602 	and.w	r6, r4, r2
 80069a6:	4629      	mov	r1, r5
 80069a8:	4632      	mov	r2, r6
 80069aa:	f04f 0300 	mov.w	r3, #0
 80069ae:	f04f 0400 	mov.w	r4, #0
 80069b2:	0154      	lsls	r4, r2, #5
 80069b4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80069b8:	014b      	lsls	r3, r1, #5
 80069ba:	4619      	mov	r1, r3
 80069bc:	4622      	mov	r2, r4
 80069be:	1b49      	subs	r1, r1, r5
 80069c0:	eb62 0206 	sbc.w	r2, r2, r6
 80069c4:	f04f 0300 	mov.w	r3, #0
 80069c8:	f04f 0400 	mov.w	r4, #0
 80069cc:	0194      	lsls	r4, r2, #6
 80069ce:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80069d2:	018b      	lsls	r3, r1, #6
 80069d4:	1a5b      	subs	r3, r3, r1
 80069d6:	eb64 0402 	sbc.w	r4, r4, r2
 80069da:	f04f 0100 	mov.w	r1, #0
 80069de:	f04f 0200 	mov.w	r2, #0
 80069e2:	00e2      	lsls	r2, r4, #3
 80069e4:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80069e8:	00d9      	lsls	r1, r3, #3
 80069ea:	460b      	mov	r3, r1
 80069ec:	4614      	mov	r4, r2
 80069ee:	195b      	adds	r3, r3, r5
 80069f0:	eb44 0406 	adc.w	r4, r4, r6
 80069f4:	f04f 0100 	mov.w	r1, #0
 80069f8:	f04f 0200 	mov.w	r2, #0
 80069fc:	02a2      	lsls	r2, r4, #10
 80069fe:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8006a02:	0299      	lsls	r1, r3, #10
 8006a04:	460b      	mov	r3, r1
 8006a06:	4614      	mov	r4, r2
 8006a08:	4618      	mov	r0, r3
 8006a0a:	4621      	mov	r1, r4
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	f04f 0400 	mov.w	r4, #0
 8006a12:	461a      	mov	r2, r3
 8006a14:	4623      	mov	r3, r4
 8006a16:	f7fa f937 	bl	8000c88 <__aeabi_uldivmod>
 8006a1a:	4603      	mov	r3, r0
 8006a1c:	460c      	mov	r4, r1
 8006a1e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006a20:	4b0a      	ldr	r3, [pc, #40]	; (8006a4c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006a22:	685b      	ldr	r3, [r3, #4]
 8006a24:	0c1b      	lsrs	r3, r3, #16
 8006a26:	f003 0303 	and.w	r3, r3, #3
 8006a2a:	3301      	adds	r3, #1
 8006a2c:	005b      	lsls	r3, r3, #1
 8006a2e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006a30:	68fa      	ldr	r2, [r7, #12]
 8006a32:	683b      	ldr	r3, [r7, #0]
 8006a34:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a38:	60bb      	str	r3, [r7, #8]
      break;
 8006a3a:	e002      	b.n	8006a42 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006a3c:	4b04      	ldr	r3, [pc, #16]	; (8006a50 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8006a3e:	60bb      	str	r3, [r7, #8]
      break;
 8006a40:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006a42:	68bb      	ldr	r3, [r7, #8]
}
 8006a44:	4618      	mov	r0, r3
 8006a46:	3714      	adds	r7, #20
 8006a48:	46bd      	mov	sp, r7
 8006a4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a4c:	40023800 	.word	0x40023800
 8006a50:	00f42400 	.word	0x00f42400

08006a54 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006a54:	b480      	push	{r7}
 8006a56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006a58:	4b03      	ldr	r3, [pc, #12]	; (8006a68 <HAL_RCC_GetHCLKFreq+0x14>)
 8006a5a:	681b      	ldr	r3, [r3, #0]
}
 8006a5c:	4618      	mov	r0, r3
 8006a5e:	46bd      	mov	sp, r7
 8006a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a64:	4770      	bx	lr
 8006a66:	bf00      	nop
 8006a68:	20000000 	.word	0x20000000

08006a6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006a70:	f7ff fff0 	bl	8006a54 <HAL_RCC_GetHCLKFreq>
 8006a74:	4601      	mov	r1, r0
 8006a76:	4b05      	ldr	r3, [pc, #20]	; (8006a8c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006a78:	689b      	ldr	r3, [r3, #8]
 8006a7a:	0a9b      	lsrs	r3, r3, #10
 8006a7c:	f003 0307 	and.w	r3, r3, #7
 8006a80:	4a03      	ldr	r2, [pc, #12]	; (8006a90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006a82:	5cd3      	ldrb	r3, [r2, r3]
 8006a84:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006a88:	4618      	mov	r0, r3
 8006a8a:	bd80      	pop	{r7, pc}
 8006a8c:	40023800 	.word	0x40023800
 8006a90:	0800d47c 	.word	0x0800d47c

08006a94 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006a94:	b580      	push	{r7, lr}
 8006a96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006a98:	f7ff ffdc 	bl	8006a54 <HAL_RCC_GetHCLKFreq>
 8006a9c:	4601      	mov	r1, r0
 8006a9e:	4b05      	ldr	r3, [pc, #20]	; (8006ab4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006aa0:	689b      	ldr	r3, [r3, #8]
 8006aa2:	0b5b      	lsrs	r3, r3, #13
 8006aa4:	f003 0307 	and.w	r3, r3, #7
 8006aa8:	4a03      	ldr	r2, [pc, #12]	; (8006ab8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006aaa:	5cd3      	ldrb	r3, [r2, r3]
 8006aac:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006ab0:	4618      	mov	r0, r3
 8006ab2:	bd80      	pop	{r7, pc}
 8006ab4:	40023800 	.word	0x40023800
 8006ab8:	0800d47c 	.word	0x0800d47c

08006abc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006abc:	b580      	push	{r7, lr}
 8006abe:	b082      	sub	sp, #8
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d101      	bne.n	8006ace <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006aca:	2301      	movs	r3, #1
 8006acc:	e056      	b.n	8006b7c <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	2200      	movs	r2, #0
 8006ad2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006ada:	b2db      	uxtb	r3, r3
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d106      	bne.n	8006aee <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2200      	movs	r2, #0
 8006ae4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006ae8:	6878      	ldr	r0, [r7, #4]
 8006aea:	f7fd f8c3 	bl	8003c74 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	2202      	movs	r2, #2
 8006af2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	681a      	ldr	r2, [r3, #0]
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006b04:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	685a      	ldr	r2, [r3, #4]
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	689b      	ldr	r3, [r3, #8]
 8006b0e:	431a      	orrs	r2, r3
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	68db      	ldr	r3, [r3, #12]
 8006b14:	431a      	orrs	r2, r3
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	691b      	ldr	r3, [r3, #16]
 8006b1a:	431a      	orrs	r2, r3
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	695b      	ldr	r3, [r3, #20]
 8006b20:	431a      	orrs	r2, r3
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	699b      	ldr	r3, [r3, #24]
 8006b26:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006b2a:	431a      	orrs	r2, r3
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	69db      	ldr	r3, [r3, #28]
 8006b30:	431a      	orrs	r2, r3
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	6a1b      	ldr	r3, [r3, #32]
 8006b36:	ea42 0103 	orr.w	r1, r2, r3
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	430a      	orrs	r2, r1
 8006b44:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	699b      	ldr	r3, [r3, #24]
 8006b4a:	0c1b      	lsrs	r3, r3, #16
 8006b4c:	f003 0104 	and.w	r1, r3, #4
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	430a      	orrs	r2, r1
 8006b5a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	69da      	ldr	r2, [r3, #28]
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006b6a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2200      	movs	r2, #0
 8006b70:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2201      	movs	r2, #1
 8006b76:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006b7a:	2300      	movs	r3, #0
}
 8006b7c:	4618      	mov	r0, r3
 8006b7e:	3708      	adds	r7, #8
 8006b80:	46bd      	mov	sp, r7
 8006b82:	bd80      	pop	{r7, pc}

08006b84 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006b84:	b580      	push	{r7, lr}
 8006b86:	b088      	sub	sp, #32
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	60f8      	str	r0, [r7, #12]
 8006b8c:	60b9      	str	r1, [r7, #8]
 8006b8e:	603b      	str	r3, [r7, #0]
 8006b90:	4613      	mov	r3, r2
 8006b92:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006b94:	2300      	movs	r3, #0
 8006b96:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006b9e:	2b01      	cmp	r3, #1
 8006ba0:	d101      	bne.n	8006ba6 <HAL_SPI_Transmit+0x22>
 8006ba2:	2302      	movs	r3, #2
 8006ba4:	e11e      	b.n	8006de4 <HAL_SPI_Transmit+0x260>
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	2201      	movs	r2, #1
 8006baa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006bae:	f7fd fbf9 	bl	80043a4 <HAL_GetTick>
 8006bb2:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006bb4:	88fb      	ldrh	r3, [r7, #6]
 8006bb6:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006bbe:	b2db      	uxtb	r3, r3
 8006bc0:	2b01      	cmp	r3, #1
 8006bc2:	d002      	beq.n	8006bca <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006bc4:	2302      	movs	r3, #2
 8006bc6:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006bc8:	e103      	b.n	8006dd2 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006bca:	68bb      	ldr	r3, [r7, #8]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d002      	beq.n	8006bd6 <HAL_SPI_Transmit+0x52>
 8006bd0:	88fb      	ldrh	r3, [r7, #6]
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d102      	bne.n	8006bdc <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006bd6:	2301      	movs	r3, #1
 8006bd8:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006bda:	e0fa      	b.n	8006dd2 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	2203      	movs	r2, #3
 8006be0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	2200      	movs	r2, #0
 8006be8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	68ba      	ldr	r2, [r7, #8]
 8006bee:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	88fa      	ldrh	r2, [r7, #6]
 8006bf4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	88fa      	ldrh	r2, [r7, #6]
 8006bfa:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	2200      	movs	r2, #0
 8006c00:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	2200      	movs	r2, #0
 8006c06:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	2200      	movs	r2, #0
 8006c12:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	2200      	movs	r2, #0
 8006c18:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	689b      	ldr	r3, [r3, #8]
 8006c1e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006c22:	d107      	bne.n	8006c34 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	681a      	ldr	r2, [r3, #0]
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006c32:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c3e:	2b40      	cmp	r3, #64	; 0x40
 8006c40:	d007      	beq.n	8006c52 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	681a      	ldr	r2, [r3, #0]
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006c50:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	68db      	ldr	r3, [r3, #12]
 8006c56:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006c5a:	d14b      	bne.n	8006cf4 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	685b      	ldr	r3, [r3, #4]
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d002      	beq.n	8006c6a <HAL_SPI_Transmit+0xe6>
 8006c64:	8afb      	ldrh	r3, [r7, #22]
 8006c66:	2b01      	cmp	r3, #1
 8006c68:	d13e      	bne.n	8006ce8 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c6e:	881a      	ldrh	r2, [r3, #0]
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c7a:	1c9a      	adds	r2, r3, #2
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006c84:	b29b      	uxth	r3, r3
 8006c86:	3b01      	subs	r3, #1
 8006c88:	b29a      	uxth	r2, r3
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006c8e:	e02b      	b.n	8006ce8 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	689b      	ldr	r3, [r3, #8]
 8006c96:	f003 0302 	and.w	r3, r3, #2
 8006c9a:	2b02      	cmp	r3, #2
 8006c9c:	d112      	bne.n	8006cc4 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ca2:	881a      	ldrh	r2, [r3, #0]
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cae:	1c9a      	adds	r2, r3, #2
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006cb8:	b29b      	uxth	r3, r3
 8006cba:	3b01      	subs	r3, #1
 8006cbc:	b29a      	uxth	r2, r3
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	86da      	strh	r2, [r3, #54]	; 0x36
 8006cc2:	e011      	b.n	8006ce8 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006cc4:	f7fd fb6e 	bl	80043a4 <HAL_GetTick>
 8006cc8:	4602      	mov	r2, r0
 8006cca:	69bb      	ldr	r3, [r7, #24]
 8006ccc:	1ad3      	subs	r3, r2, r3
 8006cce:	683a      	ldr	r2, [r7, #0]
 8006cd0:	429a      	cmp	r2, r3
 8006cd2:	d803      	bhi.n	8006cdc <HAL_SPI_Transmit+0x158>
 8006cd4:	683b      	ldr	r3, [r7, #0]
 8006cd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cda:	d102      	bne.n	8006ce2 <HAL_SPI_Transmit+0x15e>
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d102      	bne.n	8006ce8 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8006ce2:	2303      	movs	r3, #3
 8006ce4:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006ce6:	e074      	b.n	8006dd2 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006cec:	b29b      	uxth	r3, r3
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d1ce      	bne.n	8006c90 <HAL_SPI_Transmit+0x10c>
 8006cf2:	e04c      	b.n	8006d8e <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	685b      	ldr	r3, [r3, #4]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d002      	beq.n	8006d02 <HAL_SPI_Transmit+0x17e>
 8006cfc:	8afb      	ldrh	r3, [r7, #22]
 8006cfe:	2b01      	cmp	r3, #1
 8006d00:	d140      	bne.n	8006d84 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	330c      	adds	r3, #12
 8006d0c:	7812      	ldrb	r2, [r2, #0]
 8006d0e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d14:	1c5a      	adds	r2, r3, #1
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006d1e:	b29b      	uxth	r3, r3
 8006d20:	3b01      	subs	r3, #1
 8006d22:	b29a      	uxth	r2, r3
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006d28:	e02c      	b.n	8006d84 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	689b      	ldr	r3, [r3, #8]
 8006d30:	f003 0302 	and.w	r3, r3, #2
 8006d34:	2b02      	cmp	r3, #2
 8006d36:	d113      	bne.n	8006d60 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	330c      	adds	r3, #12
 8006d42:	7812      	ldrb	r2, [r2, #0]
 8006d44:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d4a:	1c5a      	adds	r2, r3, #1
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006d54:	b29b      	uxth	r3, r3
 8006d56:	3b01      	subs	r3, #1
 8006d58:	b29a      	uxth	r2, r3
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	86da      	strh	r2, [r3, #54]	; 0x36
 8006d5e:	e011      	b.n	8006d84 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006d60:	f7fd fb20 	bl	80043a4 <HAL_GetTick>
 8006d64:	4602      	mov	r2, r0
 8006d66:	69bb      	ldr	r3, [r7, #24]
 8006d68:	1ad3      	subs	r3, r2, r3
 8006d6a:	683a      	ldr	r2, [r7, #0]
 8006d6c:	429a      	cmp	r2, r3
 8006d6e:	d803      	bhi.n	8006d78 <HAL_SPI_Transmit+0x1f4>
 8006d70:	683b      	ldr	r3, [r7, #0]
 8006d72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d76:	d102      	bne.n	8006d7e <HAL_SPI_Transmit+0x1fa>
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d102      	bne.n	8006d84 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8006d7e:	2303      	movs	r3, #3
 8006d80:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006d82:	e026      	b.n	8006dd2 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006d88:	b29b      	uxth	r3, r3
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d1cd      	bne.n	8006d2a <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006d8e:	69ba      	ldr	r2, [r7, #24]
 8006d90:	6839      	ldr	r1, [r7, #0]
 8006d92:	68f8      	ldr	r0, [r7, #12]
 8006d94:	f000 fba4 	bl	80074e0 <SPI_EndRxTxTransaction>
 8006d98:	4603      	mov	r3, r0
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d002      	beq.n	8006da4 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	2220      	movs	r2, #32
 8006da2:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	689b      	ldr	r3, [r3, #8]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d10a      	bne.n	8006dc2 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006dac:	2300      	movs	r3, #0
 8006dae:	613b      	str	r3, [r7, #16]
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	68db      	ldr	r3, [r3, #12]
 8006db6:	613b      	str	r3, [r7, #16]
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	689b      	ldr	r3, [r3, #8]
 8006dbe:	613b      	str	r3, [r7, #16]
 8006dc0:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d002      	beq.n	8006dd0 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8006dca:	2301      	movs	r3, #1
 8006dcc:	77fb      	strb	r3, [r7, #31]
 8006dce:	e000      	b.n	8006dd2 <HAL_SPI_Transmit+0x24e>
  }

error:
 8006dd0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	2201      	movs	r2, #1
 8006dd6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	2200      	movs	r2, #0
 8006dde:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006de2:	7ffb      	ldrb	r3, [r7, #31]
}
 8006de4:	4618      	mov	r0, r3
 8006de6:	3720      	adds	r7, #32
 8006de8:	46bd      	mov	sp, r7
 8006dea:	bd80      	pop	{r7, pc}

08006dec <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006dec:	b580      	push	{r7, lr}
 8006dee:	b088      	sub	sp, #32
 8006df0:	af02      	add	r7, sp, #8
 8006df2:	60f8      	str	r0, [r7, #12]
 8006df4:	60b9      	str	r1, [r7, #8]
 8006df6:	603b      	str	r3, [r7, #0]
 8006df8:	4613      	mov	r3, r2
 8006dfa:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	685b      	ldr	r3, [r3, #4]
 8006e04:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006e08:	d112      	bne.n	8006e30 <HAL_SPI_Receive+0x44>
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	689b      	ldr	r3, [r3, #8]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d10e      	bne.n	8006e30 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	2204      	movs	r2, #4
 8006e16:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006e1a:	88fa      	ldrh	r2, [r7, #6]
 8006e1c:	683b      	ldr	r3, [r7, #0]
 8006e1e:	9300      	str	r3, [sp, #0]
 8006e20:	4613      	mov	r3, r2
 8006e22:	68ba      	ldr	r2, [r7, #8]
 8006e24:	68b9      	ldr	r1, [r7, #8]
 8006e26:	68f8      	ldr	r0, [r7, #12]
 8006e28:	f000 f8e9 	bl	8006ffe <HAL_SPI_TransmitReceive>
 8006e2c:	4603      	mov	r3, r0
 8006e2e:	e0e2      	b.n	8006ff6 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006e36:	2b01      	cmp	r3, #1
 8006e38:	d101      	bne.n	8006e3e <HAL_SPI_Receive+0x52>
 8006e3a:	2302      	movs	r3, #2
 8006e3c:	e0db      	b.n	8006ff6 <HAL_SPI_Receive+0x20a>
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	2201      	movs	r2, #1
 8006e42:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006e46:	f7fd faad 	bl	80043a4 <HAL_GetTick>
 8006e4a:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006e52:	b2db      	uxtb	r3, r3
 8006e54:	2b01      	cmp	r3, #1
 8006e56:	d002      	beq.n	8006e5e <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8006e58:	2302      	movs	r3, #2
 8006e5a:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006e5c:	e0c2      	b.n	8006fe4 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 8006e5e:	68bb      	ldr	r3, [r7, #8]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d002      	beq.n	8006e6a <HAL_SPI_Receive+0x7e>
 8006e64:	88fb      	ldrh	r3, [r7, #6]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d102      	bne.n	8006e70 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8006e6a:	2301      	movs	r3, #1
 8006e6c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006e6e:	e0b9      	b.n	8006fe4 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	2204      	movs	r2, #4
 8006e74:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	68ba      	ldr	r2, [r7, #8]
 8006e82:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	88fa      	ldrh	r2, [r7, #6]
 8006e88:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	88fa      	ldrh	r2, [r7, #6]
 8006e8e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	2200      	movs	r2, #0
 8006e94:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	2200      	movs	r2, #0
 8006e9a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	2200      	movs	r2, #0
 8006eac:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	689b      	ldr	r3, [r3, #8]
 8006eb2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006eb6:	d107      	bne.n	8006ec8 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	681a      	ldr	r2, [r3, #0]
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006ec6:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ed2:	2b40      	cmp	r3, #64	; 0x40
 8006ed4:	d007      	beq.n	8006ee6 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	681a      	ldr	r2, [r3, #0]
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006ee4:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	68db      	ldr	r3, [r3, #12]
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d162      	bne.n	8006fb4 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006eee:	e02e      	b.n	8006f4e <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	689b      	ldr	r3, [r3, #8]
 8006ef6:	f003 0301 	and.w	r3, r3, #1
 8006efa:	2b01      	cmp	r3, #1
 8006efc:	d115      	bne.n	8006f2a <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	f103 020c 	add.w	r2, r3, #12
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f0a:	7812      	ldrb	r2, [r2, #0]
 8006f0c:	b2d2      	uxtb	r2, r2
 8006f0e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f14:	1c5a      	adds	r2, r3, #1
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006f1e:	b29b      	uxth	r3, r3
 8006f20:	3b01      	subs	r3, #1
 8006f22:	b29a      	uxth	r2, r3
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006f28:	e011      	b.n	8006f4e <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006f2a:	f7fd fa3b 	bl	80043a4 <HAL_GetTick>
 8006f2e:	4602      	mov	r2, r0
 8006f30:	693b      	ldr	r3, [r7, #16]
 8006f32:	1ad3      	subs	r3, r2, r3
 8006f34:	683a      	ldr	r2, [r7, #0]
 8006f36:	429a      	cmp	r2, r3
 8006f38:	d803      	bhi.n	8006f42 <HAL_SPI_Receive+0x156>
 8006f3a:	683b      	ldr	r3, [r7, #0]
 8006f3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f40:	d102      	bne.n	8006f48 <HAL_SPI_Receive+0x15c>
 8006f42:	683b      	ldr	r3, [r7, #0]
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d102      	bne.n	8006f4e <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 8006f48:	2303      	movs	r3, #3
 8006f4a:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006f4c:	e04a      	b.n	8006fe4 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006f52:	b29b      	uxth	r3, r3
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d1cb      	bne.n	8006ef0 <HAL_SPI_Receive+0x104>
 8006f58:	e031      	b.n	8006fbe <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	689b      	ldr	r3, [r3, #8]
 8006f60:	f003 0301 	and.w	r3, r3, #1
 8006f64:	2b01      	cmp	r3, #1
 8006f66:	d113      	bne.n	8006f90 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	68da      	ldr	r2, [r3, #12]
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f72:	b292      	uxth	r2, r2
 8006f74:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f7a:	1c9a      	adds	r2, r3, #2
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006f84:	b29b      	uxth	r3, r3
 8006f86:	3b01      	subs	r3, #1
 8006f88:	b29a      	uxth	r2, r3
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006f8e:	e011      	b.n	8006fb4 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006f90:	f7fd fa08 	bl	80043a4 <HAL_GetTick>
 8006f94:	4602      	mov	r2, r0
 8006f96:	693b      	ldr	r3, [r7, #16]
 8006f98:	1ad3      	subs	r3, r2, r3
 8006f9a:	683a      	ldr	r2, [r7, #0]
 8006f9c:	429a      	cmp	r2, r3
 8006f9e:	d803      	bhi.n	8006fa8 <HAL_SPI_Receive+0x1bc>
 8006fa0:	683b      	ldr	r3, [r7, #0]
 8006fa2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fa6:	d102      	bne.n	8006fae <HAL_SPI_Receive+0x1c2>
 8006fa8:	683b      	ldr	r3, [r7, #0]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d102      	bne.n	8006fb4 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8006fae:	2303      	movs	r3, #3
 8006fb0:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006fb2:	e017      	b.n	8006fe4 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006fb8:	b29b      	uxth	r3, r3
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d1cd      	bne.n	8006f5a <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006fbe:	693a      	ldr	r2, [r7, #16]
 8006fc0:	6839      	ldr	r1, [r7, #0]
 8006fc2:	68f8      	ldr	r0, [r7, #12]
 8006fc4:	f000 fa27 	bl	8007416 <SPI_EndRxTransaction>
 8006fc8:	4603      	mov	r3, r0
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d002      	beq.n	8006fd4 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	2220      	movs	r2, #32
 8006fd2:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d002      	beq.n	8006fe2 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8006fdc:	2301      	movs	r3, #1
 8006fde:	75fb      	strb	r3, [r7, #23]
 8006fe0:	e000      	b.n	8006fe4 <HAL_SPI_Receive+0x1f8>
  }

error :
 8006fe2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	2201      	movs	r2, #1
 8006fe8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	2200      	movs	r2, #0
 8006ff0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006ff4:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ff6:	4618      	mov	r0, r3
 8006ff8:	3718      	adds	r7, #24
 8006ffa:	46bd      	mov	sp, r7
 8006ffc:	bd80      	pop	{r7, pc}

08006ffe <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006ffe:	b580      	push	{r7, lr}
 8007000:	b08c      	sub	sp, #48	; 0x30
 8007002:	af00      	add	r7, sp, #0
 8007004:	60f8      	str	r0, [r7, #12]
 8007006:	60b9      	str	r1, [r7, #8]
 8007008:	607a      	str	r2, [r7, #4]
 800700a:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800700c:	2301      	movs	r3, #1
 800700e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007010:	2300      	movs	r3, #0
 8007012:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800701c:	2b01      	cmp	r3, #1
 800701e:	d101      	bne.n	8007024 <HAL_SPI_TransmitReceive+0x26>
 8007020:	2302      	movs	r3, #2
 8007022:	e18a      	b.n	800733a <HAL_SPI_TransmitReceive+0x33c>
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	2201      	movs	r2, #1
 8007028:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800702c:	f7fd f9ba 	bl	80043a4 <HAL_GetTick>
 8007030:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007038:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	685b      	ldr	r3, [r3, #4]
 8007040:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8007042:	887b      	ldrh	r3, [r7, #2]
 8007044:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007046:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800704a:	2b01      	cmp	r3, #1
 800704c:	d00f      	beq.n	800706e <HAL_SPI_TransmitReceive+0x70>
 800704e:	69fb      	ldr	r3, [r7, #28]
 8007050:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007054:	d107      	bne.n	8007066 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	689b      	ldr	r3, [r3, #8]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d103      	bne.n	8007066 <HAL_SPI_TransmitReceive+0x68>
 800705e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007062:	2b04      	cmp	r3, #4
 8007064:	d003      	beq.n	800706e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8007066:	2302      	movs	r3, #2
 8007068:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800706c:	e15b      	b.n	8007326 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800706e:	68bb      	ldr	r3, [r7, #8]
 8007070:	2b00      	cmp	r3, #0
 8007072:	d005      	beq.n	8007080 <HAL_SPI_TransmitReceive+0x82>
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2b00      	cmp	r3, #0
 8007078:	d002      	beq.n	8007080 <HAL_SPI_TransmitReceive+0x82>
 800707a:	887b      	ldrh	r3, [r7, #2]
 800707c:	2b00      	cmp	r3, #0
 800707e:	d103      	bne.n	8007088 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8007080:	2301      	movs	r3, #1
 8007082:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007086:	e14e      	b.n	8007326 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800708e:	b2db      	uxtb	r3, r3
 8007090:	2b04      	cmp	r3, #4
 8007092:	d003      	beq.n	800709c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	2205      	movs	r2, #5
 8007098:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	2200      	movs	r2, #0
 80070a0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	687a      	ldr	r2, [r7, #4]
 80070a6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	887a      	ldrh	r2, [r7, #2]
 80070ac:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	887a      	ldrh	r2, [r7, #2]
 80070b2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	68ba      	ldr	r2, [r7, #8]
 80070b8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	887a      	ldrh	r2, [r7, #2]
 80070be:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	887a      	ldrh	r2, [r7, #2]
 80070c4:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	2200      	movs	r2, #0
 80070ca:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	2200      	movs	r2, #0
 80070d0:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070dc:	2b40      	cmp	r3, #64	; 0x40
 80070de:	d007      	beq.n	80070f0 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	681a      	ldr	r2, [r3, #0]
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80070ee:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	68db      	ldr	r3, [r3, #12]
 80070f4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80070f8:	d178      	bne.n	80071ec <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	685b      	ldr	r3, [r3, #4]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d002      	beq.n	8007108 <HAL_SPI_TransmitReceive+0x10a>
 8007102:	8b7b      	ldrh	r3, [r7, #26]
 8007104:	2b01      	cmp	r3, #1
 8007106:	d166      	bne.n	80071d6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800710c:	881a      	ldrh	r2, [r3, #0]
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007118:	1c9a      	adds	r2, r3, #2
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007122:	b29b      	uxth	r3, r3
 8007124:	3b01      	subs	r3, #1
 8007126:	b29a      	uxth	r2, r3
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800712c:	e053      	b.n	80071d6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	689b      	ldr	r3, [r3, #8]
 8007134:	f003 0302 	and.w	r3, r3, #2
 8007138:	2b02      	cmp	r3, #2
 800713a:	d11b      	bne.n	8007174 <HAL_SPI_TransmitReceive+0x176>
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007140:	b29b      	uxth	r3, r3
 8007142:	2b00      	cmp	r3, #0
 8007144:	d016      	beq.n	8007174 <HAL_SPI_TransmitReceive+0x176>
 8007146:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007148:	2b01      	cmp	r3, #1
 800714a:	d113      	bne.n	8007174 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007150:	881a      	ldrh	r2, [r3, #0]
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800715c:	1c9a      	adds	r2, r3, #2
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007166:	b29b      	uxth	r3, r3
 8007168:	3b01      	subs	r3, #1
 800716a:	b29a      	uxth	r2, r3
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007170:	2300      	movs	r3, #0
 8007172:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	689b      	ldr	r3, [r3, #8]
 800717a:	f003 0301 	and.w	r3, r3, #1
 800717e:	2b01      	cmp	r3, #1
 8007180:	d119      	bne.n	80071b6 <HAL_SPI_TransmitReceive+0x1b8>
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007186:	b29b      	uxth	r3, r3
 8007188:	2b00      	cmp	r3, #0
 800718a:	d014      	beq.n	80071b6 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	68da      	ldr	r2, [r3, #12]
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007196:	b292      	uxth	r2, r2
 8007198:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800719e:	1c9a      	adds	r2, r3, #2
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80071a8:	b29b      	uxth	r3, r3
 80071aa:	3b01      	subs	r3, #1
 80071ac:	b29a      	uxth	r2, r3
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80071b2:	2301      	movs	r3, #1
 80071b4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80071b6:	f7fd f8f5 	bl	80043a4 <HAL_GetTick>
 80071ba:	4602      	mov	r2, r0
 80071bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071be:	1ad3      	subs	r3, r2, r3
 80071c0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80071c2:	429a      	cmp	r2, r3
 80071c4:	d807      	bhi.n	80071d6 <HAL_SPI_TransmitReceive+0x1d8>
 80071c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071cc:	d003      	beq.n	80071d6 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80071ce:	2303      	movs	r3, #3
 80071d0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80071d4:	e0a7      	b.n	8007326 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80071da:	b29b      	uxth	r3, r3
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d1a6      	bne.n	800712e <HAL_SPI_TransmitReceive+0x130>
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80071e4:	b29b      	uxth	r3, r3
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d1a1      	bne.n	800712e <HAL_SPI_TransmitReceive+0x130>
 80071ea:	e07c      	b.n	80072e6 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	685b      	ldr	r3, [r3, #4]
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d002      	beq.n	80071fa <HAL_SPI_TransmitReceive+0x1fc>
 80071f4:	8b7b      	ldrh	r3, [r7, #26]
 80071f6:	2b01      	cmp	r3, #1
 80071f8:	d16b      	bne.n	80072d2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	330c      	adds	r3, #12
 8007204:	7812      	ldrb	r2, [r2, #0]
 8007206:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800720c:	1c5a      	adds	r2, r3, #1
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007216:	b29b      	uxth	r3, r3
 8007218:	3b01      	subs	r3, #1
 800721a:	b29a      	uxth	r2, r3
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007220:	e057      	b.n	80072d2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	689b      	ldr	r3, [r3, #8]
 8007228:	f003 0302 	and.w	r3, r3, #2
 800722c:	2b02      	cmp	r3, #2
 800722e:	d11c      	bne.n	800726a <HAL_SPI_TransmitReceive+0x26c>
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007234:	b29b      	uxth	r3, r3
 8007236:	2b00      	cmp	r3, #0
 8007238:	d017      	beq.n	800726a <HAL_SPI_TransmitReceive+0x26c>
 800723a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800723c:	2b01      	cmp	r3, #1
 800723e:	d114      	bne.n	800726a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	330c      	adds	r3, #12
 800724a:	7812      	ldrb	r2, [r2, #0]
 800724c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007252:	1c5a      	adds	r2, r3, #1
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800725c:	b29b      	uxth	r3, r3
 800725e:	3b01      	subs	r3, #1
 8007260:	b29a      	uxth	r2, r3
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007266:	2300      	movs	r3, #0
 8007268:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	689b      	ldr	r3, [r3, #8]
 8007270:	f003 0301 	and.w	r3, r3, #1
 8007274:	2b01      	cmp	r3, #1
 8007276:	d119      	bne.n	80072ac <HAL_SPI_TransmitReceive+0x2ae>
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800727c:	b29b      	uxth	r3, r3
 800727e:	2b00      	cmp	r3, #0
 8007280:	d014      	beq.n	80072ac <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	68da      	ldr	r2, [r3, #12]
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800728c:	b2d2      	uxtb	r2, r2
 800728e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007294:	1c5a      	adds	r2, r3, #1
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800729e:	b29b      	uxth	r3, r3
 80072a0:	3b01      	subs	r3, #1
 80072a2:	b29a      	uxth	r2, r3
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80072a8:	2301      	movs	r3, #1
 80072aa:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80072ac:	f7fd f87a 	bl	80043a4 <HAL_GetTick>
 80072b0:	4602      	mov	r2, r0
 80072b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072b4:	1ad3      	subs	r3, r2, r3
 80072b6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80072b8:	429a      	cmp	r2, r3
 80072ba:	d803      	bhi.n	80072c4 <HAL_SPI_TransmitReceive+0x2c6>
 80072bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072c2:	d102      	bne.n	80072ca <HAL_SPI_TransmitReceive+0x2cc>
 80072c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d103      	bne.n	80072d2 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80072ca:	2303      	movs	r3, #3
 80072cc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80072d0:	e029      	b.n	8007326 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80072d6:	b29b      	uxth	r3, r3
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d1a2      	bne.n	8007222 <HAL_SPI_TransmitReceive+0x224>
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80072e0:	b29b      	uxth	r3, r3
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d19d      	bne.n	8007222 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80072e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80072e8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80072ea:	68f8      	ldr	r0, [r7, #12]
 80072ec:	f000 f8f8 	bl	80074e0 <SPI_EndRxTxTransaction>
 80072f0:	4603      	mov	r3, r0
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d006      	beq.n	8007304 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80072f6:	2301      	movs	r3, #1
 80072f8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	2220      	movs	r2, #32
 8007300:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007302:	e010      	b.n	8007326 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	689b      	ldr	r3, [r3, #8]
 8007308:	2b00      	cmp	r3, #0
 800730a:	d10b      	bne.n	8007324 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800730c:	2300      	movs	r3, #0
 800730e:	617b      	str	r3, [r7, #20]
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	68db      	ldr	r3, [r3, #12]
 8007316:	617b      	str	r3, [r7, #20]
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	689b      	ldr	r3, [r3, #8]
 800731e:	617b      	str	r3, [r7, #20]
 8007320:	697b      	ldr	r3, [r7, #20]
 8007322:	e000      	b.n	8007326 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8007324:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	2201      	movs	r2, #1
 800732a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	2200      	movs	r2, #0
 8007332:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007336:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800733a:	4618      	mov	r0, r3
 800733c:	3730      	adds	r7, #48	; 0x30
 800733e:	46bd      	mov	sp, r7
 8007340:	bd80      	pop	{r7, pc}

08007342 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007342:	b580      	push	{r7, lr}
 8007344:	b084      	sub	sp, #16
 8007346:	af00      	add	r7, sp, #0
 8007348:	60f8      	str	r0, [r7, #12]
 800734a:	60b9      	str	r1, [r7, #8]
 800734c:	603b      	str	r3, [r7, #0]
 800734e:	4613      	mov	r3, r2
 8007350:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007352:	e04c      	b.n	80073ee <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007354:	683b      	ldr	r3, [r7, #0]
 8007356:	f1b3 3fff 	cmp.w	r3, #4294967295
 800735a:	d048      	beq.n	80073ee <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800735c:	f7fd f822 	bl	80043a4 <HAL_GetTick>
 8007360:	4602      	mov	r2, r0
 8007362:	69bb      	ldr	r3, [r7, #24]
 8007364:	1ad3      	subs	r3, r2, r3
 8007366:	683a      	ldr	r2, [r7, #0]
 8007368:	429a      	cmp	r2, r3
 800736a:	d902      	bls.n	8007372 <SPI_WaitFlagStateUntilTimeout+0x30>
 800736c:	683b      	ldr	r3, [r7, #0]
 800736e:	2b00      	cmp	r3, #0
 8007370:	d13d      	bne.n	80073ee <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	685a      	ldr	r2, [r3, #4]
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007380:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	685b      	ldr	r3, [r3, #4]
 8007386:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800738a:	d111      	bne.n	80073b0 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	689b      	ldr	r3, [r3, #8]
 8007390:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007394:	d004      	beq.n	80073a0 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	689b      	ldr	r3, [r3, #8]
 800739a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800739e:	d107      	bne.n	80073b0 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	681a      	ldr	r2, [r3, #0]
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80073ae:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073b4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80073b8:	d10f      	bne.n	80073da <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	681a      	ldr	r2, [r3, #0]
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80073c8:	601a      	str	r2, [r3, #0]
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	681a      	ldr	r2, [r3, #0]
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80073d8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	2201      	movs	r2, #1
 80073de:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	2200      	movs	r2, #0
 80073e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80073ea:	2303      	movs	r3, #3
 80073ec:	e00f      	b.n	800740e <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	689a      	ldr	r2, [r3, #8]
 80073f4:	68bb      	ldr	r3, [r7, #8]
 80073f6:	4013      	ands	r3, r2
 80073f8:	68ba      	ldr	r2, [r7, #8]
 80073fa:	429a      	cmp	r2, r3
 80073fc:	bf0c      	ite	eq
 80073fe:	2301      	moveq	r3, #1
 8007400:	2300      	movne	r3, #0
 8007402:	b2db      	uxtb	r3, r3
 8007404:	461a      	mov	r2, r3
 8007406:	79fb      	ldrb	r3, [r7, #7]
 8007408:	429a      	cmp	r2, r3
 800740a:	d1a3      	bne.n	8007354 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800740c:	2300      	movs	r3, #0
}
 800740e:	4618      	mov	r0, r3
 8007410:	3710      	adds	r7, #16
 8007412:	46bd      	mov	sp, r7
 8007414:	bd80      	pop	{r7, pc}

08007416 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007416:	b580      	push	{r7, lr}
 8007418:	b086      	sub	sp, #24
 800741a:	af02      	add	r7, sp, #8
 800741c:	60f8      	str	r0, [r7, #12]
 800741e:	60b9      	str	r1, [r7, #8]
 8007420:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	685b      	ldr	r3, [r3, #4]
 8007426:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800742a:	d111      	bne.n	8007450 <SPI_EndRxTransaction+0x3a>
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	689b      	ldr	r3, [r3, #8]
 8007430:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007434:	d004      	beq.n	8007440 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	689b      	ldr	r3, [r3, #8]
 800743a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800743e:	d107      	bne.n	8007450 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	681a      	ldr	r2, [r3, #0]
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800744e:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	685b      	ldr	r3, [r3, #4]
 8007454:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007458:	d12a      	bne.n	80074b0 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	689b      	ldr	r3, [r3, #8]
 800745e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007462:	d012      	beq.n	800748a <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	9300      	str	r3, [sp, #0]
 8007468:	68bb      	ldr	r3, [r7, #8]
 800746a:	2200      	movs	r2, #0
 800746c:	2180      	movs	r1, #128	; 0x80
 800746e:	68f8      	ldr	r0, [r7, #12]
 8007470:	f7ff ff67 	bl	8007342 <SPI_WaitFlagStateUntilTimeout>
 8007474:	4603      	mov	r3, r0
 8007476:	2b00      	cmp	r3, #0
 8007478:	d02d      	beq.n	80074d6 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800747e:	f043 0220 	orr.w	r2, r3, #32
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007486:	2303      	movs	r3, #3
 8007488:	e026      	b.n	80074d8 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	9300      	str	r3, [sp, #0]
 800748e:	68bb      	ldr	r3, [r7, #8]
 8007490:	2200      	movs	r2, #0
 8007492:	2101      	movs	r1, #1
 8007494:	68f8      	ldr	r0, [r7, #12]
 8007496:	f7ff ff54 	bl	8007342 <SPI_WaitFlagStateUntilTimeout>
 800749a:	4603      	mov	r3, r0
 800749c:	2b00      	cmp	r3, #0
 800749e:	d01a      	beq.n	80074d6 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074a4:	f043 0220 	orr.w	r2, r3, #32
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80074ac:	2303      	movs	r3, #3
 80074ae:	e013      	b.n	80074d8 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	9300      	str	r3, [sp, #0]
 80074b4:	68bb      	ldr	r3, [r7, #8]
 80074b6:	2200      	movs	r2, #0
 80074b8:	2101      	movs	r1, #1
 80074ba:	68f8      	ldr	r0, [r7, #12]
 80074bc:	f7ff ff41 	bl	8007342 <SPI_WaitFlagStateUntilTimeout>
 80074c0:	4603      	mov	r3, r0
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d007      	beq.n	80074d6 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074ca:	f043 0220 	orr.w	r2, r3, #32
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80074d2:	2303      	movs	r3, #3
 80074d4:	e000      	b.n	80074d8 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80074d6:	2300      	movs	r3, #0
}
 80074d8:	4618      	mov	r0, r3
 80074da:	3710      	adds	r7, #16
 80074dc:	46bd      	mov	sp, r7
 80074de:	bd80      	pop	{r7, pc}

080074e0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80074e0:	b580      	push	{r7, lr}
 80074e2:	b088      	sub	sp, #32
 80074e4:	af02      	add	r7, sp, #8
 80074e6:	60f8      	str	r0, [r7, #12]
 80074e8:	60b9      	str	r1, [r7, #8]
 80074ea:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80074ec:	4b1b      	ldr	r3, [pc, #108]	; (800755c <SPI_EndRxTxTransaction+0x7c>)
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	4a1b      	ldr	r2, [pc, #108]	; (8007560 <SPI_EndRxTxTransaction+0x80>)
 80074f2:	fba2 2303 	umull	r2, r3, r2, r3
 80074f6:	0d5b      	lsrs	r3, r3, #21
 80074f8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80074fc:	fb02 f303 	mul.w	r3, r2, r3
 8007500:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	685b      	ldr	r3, [r3, #4]
 8007506:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800750a:	d112      	bne.n	8007532 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	9300      	str	r3, [sp, #0]
 8007510:	68bb      	ldr	r3, [r7, #8]
 8007512:	2200      	movs	r2, #0
 8007514:	2180      	movs	r1, #128	; 0x80
 8007516:	68f8      	ldr	r0, [r7, #12]
 8007518:	f7ff ff13 	bl	8007342 <SPI_WaitFlagStateUntilTimeout>
 800751c:	4603      	mov	r3, r0
 800751e:	2b00      	cmp	r3, #0
 8007520:	d016      	beq.n	8007550 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007526:	f043 0220 	orr.w	r2, r3, #32
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800752e:	2303      	movs	r3, #3
 8007530:	e00f      	b.n	8007552 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007532:	697b      	ldr	r3, [r7, #20]
 8007534:	2b00      	cmp	r3, #0
 8007536:	d00a      	beq.n	800754e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007538:	697b      	ldr	r3, [r7, #20]
 800753a:	3b01      	subs	r3, #1
 800753c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	689b      	ldr	r3, [r3, #8]
 8007544:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007548:	2b80      	cmp	r3, #128	; 0x80
 800754a:	d0f2      	beq.n	8007532 <SPI_EndRxTxTransaction+0x52>
 800754c:	e000      	b.n	8007550 <SPI_EndRxTxTransaction+0x70>
        break;
 800754e:	bf00      	nop
  }

  return HAL_OK;
 8007550:	2300      	movs	r3, #0
}
 8007552:	4618      	mov	r0, r3
 8007554:	3718      	adds	r7, #24
 8007556:	46bd      	mov	sp, r7
 8007558:	bd80      	pop	{r7, pc}
 800755a:	bf00      	nop
 800755c:	20000000 	.word	0x20000000
 8007560:	165e9f81 	.word	0x165e9f81

08007564 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007564:	b580      	push	{r7, lr}
 8007566:	b082      	sub	sp, #8
 8007568:	af00      	add	r7, sp, #0
 800756a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2b00      	cmp	r3, #0
 8007570:	d101      	bne.n	8007576 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007572:	2301      	movs	r3, #1
 8007574:	e01d      	b.n	80075b2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800757c:	b2db      	uxtb	r3, r3
 800757e:	2b00      	cmp	r3, #0
 8007580:	d106      	bne.n	8007590 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	2200      	movs	r2, #0
 8007586:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800758a:	6878      	ldr	r0, [r7, #4]
 800758c:	f7fc fc6a 	bl	8003e64 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2202      	movs	r2, #2
 8007594:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681a      	ldr	r2, [r3, #0]
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	3304      	adds	r3, #4
 80075a0:	4619      	mov	r1, r3
 80075a2:	4610      	mov	r0, r2
 80075a4:	f000 fc20 	bl	8007de8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	2201      	movs	r2, #1
 80075ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80075b0:	2300      	movs	r3, #0
}
 80075b2:	4618      	mov	r0, r3
 80075b4:	3708      	adds	r7, #8
 80075b6:	46bd      	mov	sp, r7
 80075b8:	bd80      	pop	{r7, pc}

080075ba <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80075ba:	b480      	push	{r7}
 80075bc:	b085      	sub	sp, #20
 80075be:	af00      	add	r7, sp, #0
 80075c0:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	68da      	ldr	r2, [r3, #12]
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	f042 0201 	orr.w	r2, r2, #1
 80075d0:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	689b      	ldr	r3, [r3, #8]
 80075d8:	f003 0307 	and.w	r3, r3, #7
 80075dc:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	2b06      	cmp	r3, #6
 80075e2:	d007      	beq.n	80075f4 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	681a      	ldr	r2, [r3, #0]
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	f042 0201 	orr.w	r2, r2, #1
 80075f2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80075f4:	2300      	movs	r3, #0
}
 80075f6:	4618      	mov	r0, r3
 80075f8:	3714      	adds	r7, #20
 80075fa:	46bd      	mov	sp, r7
 80075fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007600:	4770      	bx	lr

08007602 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8007602:	b480      	push	{r7}
 8007604:	b083      	sub	sp, #12
 8007606:	af00      	add	r7, sp, #0
 8007608:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	68da      	ldr	r2, [r3, #12]
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	f022 0201 	bic.w	r2, r2, #1
 8007618:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	6a1a      	ldr	r2, [r3, #32]
 8007620:	f241 1311 	movw	r3, #4369	; 0x1111
 8007624:	4013      	ands	r3, r2
 8007626:	2b00      	cmp	r3, #0
 8007628:	d10f      	bne.n	800764a <HAL_TIM_Base_Stop_IT+0x48>
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	6a1a      	ldr	r2, [r3, #32]
 8007630:	f240 4344 	movw	r3, #1092	; 0x444
 8007634:	4013      	ands	r3, r2
 8007636:	2b00      	cmp	r3, #0
 8007638:	d107      	bne.n	800764a <HAL_TIM_Base_Stop_IT+0x48>
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	681a      	ldr	r2, [r3, #0]
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	f022 0201 	bic.w	r2, r2, #1
 8007648:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800764a:	2300      	movs	r3, #0
}
 800764c:	4618      	mov	r0, r3
 800764e:	370c      	adds	r7, #12
 8007650:	46bd      	mov	sp, r7
 8007652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007656:	4770      	bx	lr

08007658 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007658:	b580      	push	{r7, lr}
 800765a:	b082      	sub	sp, #8
 800765c:	af00      	add	r7, sp, #0
 800765e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	2b00      	cmp	r3, #0
 8007664:	d101      	bne.n	800766a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007666:	2301      	movs	r3, #1
 8007668:	e01d      	b.n	80076a6 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007670:	b2db      	uxtb	r3, r3
 8007672:	2b00      	cmp	r3, #0
 8007674:	d106      	bne.n	8007684 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	2200      	movs	r2, #0
 800767a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800767e:	6878      	ldr	r0, [r7, #4]
 8007680:	f7fc fbce 	bl	8003e20 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2202      	movs	r2, #2
 8007688:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681a      	ldr	r2, [r3, #0]
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	3304      	adds	r3, #4
 8007694:	4619      	mov	r1, r3
 8007696:	4610      	mov	r0, r2
 8007698:	f000 fba6 	bl	8007de8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	2201      	movs	r2, #1
 80076a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80076a4:	2300      	movs	r3, #0
}
 80076a6:	4618      	mov	r0, r3
 80076a8:	3708      	adds	r7, #8
 80076aa:	46bd      	mov	sp, r7
 80076ac:	bd80      	pop	{r7, pc}
	...

080076b0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80076b0:	b580      	push	{r7, lr}
 80076b2:	b084      	sub	sp, #16
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	6078      	str	r0, [r7, #4]
 80076b8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	2201      	movs	r2, #1
 80076c0:	6839      	ldr	r1, [r7, #0]
 80076c2:	4618      	mov	r0, r3
 80076c4:	f000 fde0 	bl	8008288 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	4a15      	ldr	r2, [pc, #84]	; (8007724 <HAL_TIM_PWM_Start+0x74>)
 80076ce:	4293      	cmp	r3, r2
 80076d0:	d004      	beq.n	80076dc <HAL_TIM_PWM_Start+0x2c>
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	4a14      	ldr	r2, [pc, #80]	; (8007728 <HAL_TIM_PWM_Start+0x78>)
 80076d8:	4293      	cmp	r3, r2
 80076da:	d101      	bne.n	80076e0 <HAL_TIM_PWM_Start+0x30>
 80076dc:	2301      	movs	r3, #1
 80076de:	e000      	b.n	80076e2 <HAL_TIM_PWM_Start+0x32>
 80076e0:	2300      	movs	r3, #0
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d007      	beq.n	80076f6 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80076f4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	689b      	ldr	r3, [r3, #8]
 80076fc:	f003 0307 	and.w	r3, r3, #7
 8007700:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	2b06      	cmp	r3, #6
 8007706:	d007      	beq.n	8007718 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	681a      	ldr	r2, [r3, #0]
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	f042 0201 	orr.w	r2, r2, #1
 8007716:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007718:	2300      	movs	r3, #0
}
 800771a:	4618      	mov	r0, r3
 800771c:	3710      	adds	r7, #16
 800771e:	46bd      	mov	sp, r7
 8007720:	bd80      	pop	{r7, pc}
 8007722:	bf00      	nop
 8007724:	40010000 	.word	0x40010000
 8007728:	40010400 	.word	0x40010400

0800772c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800772c:	b580      	push	{r7, lr}
 800772e:	b082      	sub	sp, #8
 8007730:	af00      	add	r7, sp, #0
 8007732:	6078      	str	r0, [r7, #4]
 8007734:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	2200      	movs	r2, #0
 800773c:	6839      	ldr	r1, [r7, #0]
 800773e:	4618      	mov	r0, r3
 8007740:	f000 fda2 	bl	8008288 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	4a22      	ldr	r2, [pc, #136]	; (80077d4 <HAL_TIM_PWM_Stop+0xa8>)
 800774a:	4293      	cmp	r3, r2
 800774c:	d004      	beq.n	8007758 <HAL_TIM_PWM_Stop+0x2c>
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	4a21      	ldr	r2, [pc, #132]	; (80077d8 <HAL_TIM_PWM_Stop+0xac>)
 8007754:	4293      	cmp	r3, r2
 8007756:	d101      	bne.n	800775c <HAL_TIM_PWM_Stop+0x30>
 8007758:	2301      	movs	r3, #1
 800775a:	e000      	b.n	800775e <HAL_TIM_PWM_Stop+0x32>
 800775c:	2300      	movs	r3, #0
 800775e:	2b00      	cmp	r3, #0
 8007760:	d017      	beq.n	8007792 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	6a1a      	ldr	r2, [r3, #32]
 8007768:	f241 1311 	movw	r3, #4369	; 0x1111
 800776c:	4013      	ands	r3, r2
 800776e:	2b00      	cmp	r3, #0
 8007770:	d10f      	bne.n	8007792 <HAL_TIM_PWM_Stop+0x66>
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	6a1a      	ldr	r2, [r3, #32]
 8007778:	f240 4344 	movw	r3, #1092	; 0x444
 800777c:	4013      	ands	r3, r2
 800777e:	2b00      	cmp	r3, #0
 8007780:	d107      	bne.n	8007792 <HAL_TIM_PWM_Stop+0x66>
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007790:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	6a1a      	ldr	r2, [r3, #32]
 8007798:	f241 1311 	movw	r3, #4369	; 0x1111
 800779c:	4013      	ands	r3, r2
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d10f      	bne.n	80077c2 <HAL_TIM_PWM_Stop+0x96>
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	6a1a      	ldr	r2, [r3, #32]
 80077a8:	f240 4344 	movw	r3, #1092	; 0x444
 80077ac:	4013      	ands	r3, r2
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d107      	bne.n	80077c2 <HAL_TIM_PWM_Stop+0x96>
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	681a      	ldr	r2, [r3, #0]
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f022 0201 	bic.w	r2, r2, #1
 80077c0:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2201      	movs	r2, #1
 80077c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80077ca:	2300      	movs	r3, #0
}
 80077cc:	4618      	mov	r0, r3
 80077ce:	3708      	adds	r7, #8
 80077d0:	46bd      	mov	sp, r7
 80077d2:	bd80      	pop	{r7, pc}
 80077d4:	40010000 	.word	0x40010000
 80077d8:	40010400 	.word	0x40010400

080077dc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80077dc:	b580      	push	{r7, lr}
 80077de:	b086      	sub	sp, #24
 80077e0:	af00      	add	r7, sp, #0
 80077e2:	6078      	str	r0, [r7, #4]
 80077e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d101      	bne.n	80077f0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80077ec:	2301      	movs	r3, #1
 80077ee:	e083      	b.n	80078f8 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80077f6:	b2db      	uxtb	r3, r3
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d106      	bne.n	800780a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	2200      	movs	r2, #0
 8007800:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007804:	6878      	ldr	r0, [r7, #4]
 8007806:	f7fc fa7d 	bl	8003d04 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	2202      	movs	r2, #2
 800780e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	689b      	ldr	r3, [r3, #8]
 8007818:	687a      	ldr	r2, [r7, #4]
 800781a:	6812      	ldr	r2, [r2, #0]
 800781c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007820:	f023 0307 	bic.w	r3, r3, #7
 8007824:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681a      	ldr	r2, [r3, #0]
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	3304      	adds	r3, #4
 800782e:	4619      	mov	r1, r3
 8007830:	4610      	mov	r0, r2
 8007832:	f000 fad9 	bl	8007de8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	689b      	ldr	r3, [r3, #8]
 800783c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	699b      	ldr	r3, [r3, #24]
 8007844:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	6a1b      	ldr	r3, [r3, #32]
 800784c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800784e:	683b      	ldr	r3, [r7, #0]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	697a      	ldr	r2, [r7, #20]
 8007854:	4313      	orrs	r3, r2
 8007856:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007858:	693b      	ldr	r3, [r7, #16]
 800785a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800785e:	f023 0303 	bic.w	r3, r3, #3
 8007862:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007864:	683b      	ldr	r3, [r7, #0]
 8007866:	689a      	ldr	r2, [r3, #8]
 8007868:	683b      	ldr	r3, [r7, #0]
 800786a:	699b      	ldr	r3, [r3, #24]
 800786c:	021b      	lsls	r3, r3, #8
 800786e:	4313      	orrs	r3, r2
 8007870:	693a      	ldr	r2, [r7, #16]
 8007872:	4313      	orrs	r3, r2
 8007874:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007876:	693b      	ldr	r3, [r7, #16]
 8007878:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800787c:	f023 030c 	bic.w	r3, r3, #12
 8007880:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007882:	693b      	ldr	r3, [r7, #16]
 8007884:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007888:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800788c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800788e:	683b      	ldr	r3, [r7, #0]
 8007890:	68da      	ldr	r2, [r3, #12]
 8007892:	683b      	ldr	r3, [r7, #0]
 8007894:	69db      	ldr	r3, [r3, #28]
 8007896:	021b      	lsls	r3, r3, #8
 8007898:	4313      	orrs	r3, r2
 800789a:	693a      	ldr	r2, [r7, #16]
 800789c:	4313      	orrs	r3, r2
 800789e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80078a0:	683b      	ldr	r3, [r7, #0]
 80078a2:	691b      	ldr	r3, [r3, #16]
 80078a4:	011a      	lsls	r2, r3, #4
 80078a6:	683b      	ldr	r3, [r7, #0]
 80078a8:	6a1b      	ldr	r3, [r3, #32]
 80078aa:	031b      	lsls	r3, r3, #12
 80078ac:	4313      	orrs	r3, r2
 80078ae:	693a      	ldr	r2, [r7, #16]
 80078b0:	4313      	orrs	r3, r2
 80078b2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80078ba:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80078c2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80078c4:	683b      	ldr	r3, [r7, #0]
 80078c6:	685a      	ldr	r2, [r3, #4]
 80078c8:	683b      	ldr	r3, [r7, #0]
 80078ca:	695b      	ldr	r3, [r3, #20]
 80078cc:	011b      	lsls	r3, r3, #4
 80078ce:	4313      	orrs	r3, r2
 80078d0:	68fa      	ldr	r2, [r7, #12]
 80078d2:	4313      	orrs	r3, r2
 80078d4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	697a      	ldr	r2, [r7, #20]
 80078dc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	693a      	ldr	r2, [r7, #16]
 80078e4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	68fa      	ldr	r2, [r7, #12]
 80078ec:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	2201      	movs	r2, #1
 80078f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80078f6:	2300      	movs	r3, #0
}
 80078f8:	4618      	mov	r0, r3
 80078fa:	3718      	adds	r7, #24
 80078fc:	46bd      	mov	sp, r7
 80078fe:	bd80      	pop	{r7, pc}

08007900 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007900:	b580      	push	{r7, lr}
 8007902:	b082      	sub	sp, #8
 8007904:	af00      	add	r7, sp, #0
 8007906:	6078      	str	r0, [r7, #4]
 8007908:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 800790a:	683b      	ldr	r3, [r7, #0]
 800790c:	2b00      	cmp	r3, #0
 800790e:	d002      	beq.n	8007916 <HAL_TIM_Encoder_Start+0x16>
 8007910:	2b04      	cmp	r3, #4
 8007912:	d008      	beq.n	8007926 <HAL_TIM_Encoder_Start+0x26>
 8007914:	e00f      	b.n	8007936 <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	2201      	movs	r2, #1
 800791c:	2100      	movs	r1, #0
 800791e:	4618      	mov	r0, r3
 8007920:	f000 fcb2 	bl	8008288 <TIM_CCxChannelCmd>
      break;
 8007924:	e016      	b.n	8007954 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	2201      	movs	r2, #1
 800792c:	2104      	movs	r1, #4
 800792e:	4618      	mov	r0, r3
 8007930:	f000 fcaa 	bl	8008288 <TIM_CCxChannelCmd>
      break;
 8007934:	e00e      	b.n	8007954 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	2201      	movs	r2, #1
 800793c:	2100      	movs	r1, #0
 800793e:	4618      	mov	r0, r3
 8007940:	f000 fca2 	bl	8008288 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	2201      	movs	r2, #1
 800794a:	2104      	movs	r1, #4
 800794c:	4618      	mov	r0, r3
 800794e:	f000 fc9b 	bl	8008288 <TIM_CCxChannelCmd>
      break;
 8007952:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	681a      	ldr	r2, [r3, #0]
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	f042 0201 	orr.w	r2, r2, #1
 8007962:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007964:	2300      	movs	r3, #0
}
 8007966:	4618      	mov	r0, r3
 8007968:	3708      	adds	r7, #8
 800796a:	46bd      	mov	sp, r7
 800796c:	bd80      	pop	{r7, pc}

0800796e <HAL_TIM_Encoder_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800796e:	b580      	push	{r7, lr}
 8007970:	b082      	sub	sp, #8
 8007972:	af00      	add	r7, sp, #0
 8007974:	6078      	str	r0, [r7, #4]
 8007976:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Disable the Input Capture channels 1 and 2
    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
  switch (Channel)
 8007978:	683b      	ldr	r3, [r7, #0]
 800797a:	2b00      	cmp	r3, #0
 800797c:	d002      	beq.n	8007984 <HAL_TIM_Encoder_Stop+0x16>
 800797e:	2b04      	cmp	r3, #4
 8007980:	d008      	beq.n	8007994 <HAL_TIM_Encoder_Stop+0x26>
 8007982:	e00f      	b.n	80079a4 <HAL_TIM_Encoder_Stop+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	2200      	movs	r2, #0
 800798a:	2100      	movs	r1, #0
 800798c:	4618      	mov	r0, r3
 800798e:	f000 fc7b 	bl	8008288 <TIM_CCxChannelCmd>
      break;
 8007992:	e016      	b.n	80079c2 <HAL_TIM_Encoder_Stop+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	2200      	movs	r2, #0
 800799a:	2104      	movs	r1, #4
 800799c:	4618      	mov	r0, r3
 800799e:	f000 fc73 	bl	8008288 <TIM_CCxChannelCmd>
      break;
 80079a2:	e00e      	b.n	80079c2 <HAL_TIM_Encoder_Stop+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	2200      	movs	r2, #0
 80079aa:	2100      	movs	r1, #0
 80079ac:	4618      	mov	r0, r3
 80079ae:	f000 fc6b 	bl	8008288 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	2200      	movs	r2, #0
 80079b8:	2104      	movs	r1, #4
 80079ba:	4618      	mov	r0, r3
 80079bc:	f000 fc64 	bl	8008288 <TIM_CCxChannelCmd>
      break;
 80079c0:	bf00      	nop
    }
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	6a1a      	ldr	r2, [r3, #32]
 80079c8:	f241 1311 	movw	r3, #4369	; 0x1111
 80079cc:	4013      	ands	r3, r2
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d10f      	bne.n	80079f2 <HAL_TIM_Encoder_Stop+0x84>
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	6a1a      	ldr	r2, [r3, #32]
 80079d8:	f240 4344 	movw	r3, #1092	; 0x444
 80079dc:	4013      	ands	r3, r2
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d107      	bne.n	80079f2 <HAL_TIM_Encoder_Stop+0x84>
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	681a      	ldr	r2, [r3, #0]
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	f022 0201 	bic.w	r2, r2, #1
 80079f0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80079f2:	2300      	movs	r3, #0
}
 80079f4:	4618      	mov	r0, r3
 80079f6:	3708      	adds	r7, #8
 80079f8:	46bd      	mov	sp, r7
 80079fa:	bd80      	pop	{r7, pc}

080079fc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80079fc:	b580      	push	{r7, lr}
 80079fe:	b082      	sub	sp, #8
 8007a00:	af00      	add	r7, sp, #0
 8007a02:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	691b      	ldr	r3, [r3, #16]
 8007a0a:	f003 0302 	and.w	r3, r3, #2
 8007a0e:	2b02      	cmp	r3, #2
 8007a10:	d122      	bne.n	8007a58 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	68db      	ldr	r3, [r3, #12]
 8007a18:	f003 0302 	and.w	r3, r3, #2
 8007a1c:	2b02      	cmp	r3, #2
 8007a1e:	d11b      	bne.n	8007a58 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	f06f 0202 	mvn.w	r2, #2
 8007a28:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	2201      	movs	r2, #1
 8007a2e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	699b      	ldr	r3, [r3, #24]
 8007a36:	f003 0303 	and.w	r3, r3, #3
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d003      	beq.n	8007a46 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007a3e:	6878      	ldr	r0, [r7, #4]
 8007a40:	f000 f9b4 	bl	8007dac <HAL_TIM_IC_CaptureCallback>
 8007a44:	e005      	b.n	8007a52 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007a46:	6878      	ldr	r0, [r7, #4]
 8007a48:	f000 f9a6 	bl	8007d98 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007a4c:	6878      	ldr	r0, [r7, #4]
 8007a4e:	f000 f9b7 	bl	8007dc0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	2200      	movs	r2, #0
 8007a56:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	691b      	ldr	r3, [r3, #16]
 8007a5e:	f003 0304 	and.w	r3, r3, #4
 8007a62:	2b04      	cmp	r3, #4
 8007a64:	d122      	bne.n	8007aac <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	68db      	ldr	r3, [r3, #12]
 8007a6c:	f003 0304 	and.w	r3, r3, #4
 8007a70:	2b04      	cmp	r3, #4
 8007a72:	d11b      	bne.n	8007aac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	f06f 0204 	mvn.w	r2, #4
 8007a7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	2202      	movs	r2, #2
 8007a82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	699b      	ldr	r3, [r3, #24]
 8007a8a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d003      	beq.n	8007a9a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007a92:	6878      	ldr	r0, [r7, #4]
 8007a94:	f000 f98a 	bl	8007dac <HAL_TIM_IC_CaptureCallback>
 8007a98:	e005      	b.n	8007aa6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007a9a:	6878      	ldr	r0, [r7, #4]
 8007a9c:	f000 f97c 	bl	8007d98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007aa0:	6878      	ldr	r0, [r7, #4]
 8007aa2:	f000 f98d 	bl	8007dc0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	2200      	movs	r2, #0
 8007aaa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	691b      	ldr	r3, [r3, #16]
 8007ab2:	f003 0308 	and.w	r3, r3, #8
 8007ab6:	2b08      	cmp	r3, #8
 8007ab8:	d122      	bne.n	8007b00 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	68db      	ldr	r3, [r3, #12]
 8007ac0:	f003 0308 	and.w	r3, r3, #8
 8007ac4:	2b08      	cmp	r3, #8
 8007ac6:	d11b      	bne.n	8007b00 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	f06f 0208 	mvn.w	r2, #8
 8007ad0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	2204      	movs	r2, #4
 8007ad6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	69db      	ldr	r3, [r3, #28]
 8007ade:	f003 0303 	and.w	r3, r3, #3
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d003      	beq.n	8007aee <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007ae6:	6878      	ldr	r0, [r7, #4]
 8007ae8:	f000 f960 	bl	8007dac <HAL_TIM_IC_CaptureCallback>
 8007aec:	e005      	b.n	8007afa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007aee:	6878      	ldr	r0, [r7, #4]
 8007af0:	f000 f952 	bl	8007d98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007af4:	6878      	ldr	r0, [r7, #4]
 8007af6:	f000 f963 	bl	8007dc0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	2200      	movs	r2, #0
 8007afe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	691b      	ldr	r3, [r3, #16]
 8007b06:	f003 0310 	and.w	r3, r3, #16
 8007b0a:	2b10      	cmp	r3, #16
 8007b0c:	d122      	bne.n	8007b54 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	68db      	ldr	r3, [r3, #12]
 8007b14:	f003 0310 	and.w	r3, r3, #16
 8007b18:	2b10      	cmp	r3, #16
 8007b1a:	d11b      	bne.n	8007b54 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	f06f 0210 	mvn.w	r2, #16
 8007b24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	2208      	movs	r2, #8
 8007b2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	69db      	ldr	r3, [r3, #28]
 8007b32:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d003      	beq.n	8007b42 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007b3a:	6878      	ldr	r0, [r7, #4]
 8007b3c:	f000 f936 	bl	8007dac <HAL_TIM_IC_CaptureCallback>
 8007b40:	e005      	b.n	8007b4e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b42:	6878      	ldr	r0, [r7, #4]
 8007b44:	f000 f928 	bl	8007d98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b48:	6878      	ldr	r0, [r7, #4]
 8007b4a:	f000 f939 	bl	8007dc0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	2200      	movs	r2, #0
 8007b52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	691b      	ldr	r3, [r3, #16]
 8007b5a:	f003 0301 	and.w	r3, r3, #1
 8007b5e:	2b01      	cmp	r3, #1
 8007b60:	d10e      	bne.n	8007b80 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	68db      	ldr	r3, [r3, #12]
 8007b68:	f003 0301 	and.w	r3, r3, #1
 8007b6c:	2b01      	cmp	r3, #1
 8007b6e:	d107      	bne.n	8007b80 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	f06f 0201 	mvn.w	r2, #1
 8007b78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007b7a:	6878      	ldr	r0, [r7, #4]
 8007b7c:	f7f9 fe78 	bl	8001870 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	691b      	ldr	r3, [r3, #16]
 8007b86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b8a:	2b80      	cmp	r3, #128	; 0x80
 8007b8c:	d10e      	bne.n	8007bac <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	68db      	ldr	r3, [r3, #12]
 8007b94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b98:	2b80      	cmp	r3, #128	; 0x80
 8007b9a:	d107      	bne.n	8007bac <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007ba4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007ba6:	6878      	ldr	r0, [r7, #4]
 8007ba8:	f000 fc1a 	bl	80083e0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	691b      	ldr	r3, [r3, #16]
 8007bb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007bb6:	2b40      	cmp	r3, #64	; 0x40
 8007bb8:	d10e      	bne.n	8007bd8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	68db      	ldr	r3, [r3, #12]
 8007bc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007bc4:	2b40      	cmp	r3, #64	; 0x40
 8007bc6:	d107      	bne.n	8007bd8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007bd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007bd2:	6878      	ldr	r0, [r7, #4]
 8007bd4:	f000 f8fe 	bl	8007dd4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	691b      	ldr	r3, [r3, #16]
 8007bde:	f003 0320 	and.w	r3, r3, #32
 8007be2:	2b20      	cmp	r3, #32
 8007be4:	d10e      	bne.n	8007c04 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	68db      	ldr	r3, [r3, #12]
 8007bec:	f003 0320 	and.w	r3, r3, #32
 8007bf0:	2b20      	cmp	r3, #32
 8007bf2:	d107      	bne.n	8007c04 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	f06f 0220 	mvn.w	r2, #32
 8007bfc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007bfe:	6878      	ldr	r0, [r7, #4]
 8007c00:	f000 fbe4 	bl	80083cc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007c04:	bf00      	nop
 8007c06:	3708      	adds	r7, #8
 8007c08:	46bd      	mov	sp, r7
 8007c0a:	bd80      	pop	{r7, pc}

08007c0c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007c0c:	b580      	push	{r7, lr}
 8007c0e:	b084      	sub	sp, #16
 8007c10:	af00      	add	r7, sp, #0
 8007c12:	60f8      	str	r0, [r7, #12]
 8007c14:	60b9      	str	r1, [r7, #8]
 8007c16:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007c1e:	2b01      	cmp	r3, #1
 8007c20:	d101      	bne.n	8007c26 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8007c22:	2302      	movs	r3, #2
 8007c24:	e0b4      	b.n	8007d90 <HAL_TIM_PWM_ConfigChannel+0x184>
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	2201      	movs	r2, #1
 8007c2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	2202      	movs	r2, #2
 8007c32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	2b0c      	cmp	r3, #12
 8007c3a:	f200 809f 	bhi.w	8007d7c <HAL_TIM_PWM_ConfigChannel+0x170>
 8007c3e:	a201      	add	r2, pc, #4	; (adr r2, 8007c44 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8007c40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c44:	08007c79 	.word	0x08007c79
 8007c48:	08007d7d 	.word	0x08007d7d
 8007c4c:	08007d7d 	.word	0x08007d7d
 8007c50:	08007d7d 	.word	0x08007d7d
 8007c54:	08007cb9 	.word	0x08007cb9
 8007c58:	08007d7d 	.word	0x08007d7d
 8007c5c:	08007d7d 	.word	0x08007d7d
 8007c60:	08007d7d 	.word	0x08007d7d
 8007c64:	08007cfb 	.word	0x08007cfb
 8007c68:	08007d7d 	.word	0x08007d7d
 8007c6c:	08007d7d 	.word	0x08007d7d
 8007c70:	08007d7d 	.word	0x08007d7d
 8007c74:	08007d3b 	.word	0x08007d3b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	68b9      	ldr	r1, [r7, #8]
 8007c7e:	4618      	mov	r0, r3
 8007c80:	f000 f952 	bl	8007f28 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	699a      	ldr	r2, [r3, #24]
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	f042 0208 	orr.w	r2, r2, #8
 8007c92:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	699a      	ldr	r2, [r3, #24]
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	f022 0204 	bic.w	r2, r2, #4
 8007ca2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	6999      	ldr	r1, [r3, #24]
 8007caa:	68bb      	ldr	r3, [r7, #8]
 8007cac:	691a      	ldr	r2, [r3, #16]
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	430a      	orrs	r2, r1
 8007cb4:	619a      	str	r2, [r3, #24]
      break;
 8007cb6:	e062      	b.n	8007d7e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	68b9      	ldr	r1, [r7, #8]
 8007cbe:	4618      	mov	r0, r3
 8007cc0:	f000 f9a2 	bl	8008008 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	699a      	ldr	r2, [r3, #24]
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007cd2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	699a      	ldr	r2, [r3, #24]
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007ce2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	6999      	ldr	r1, [r3, #24]
 8007cea:	68bb      	ldr	r3, [r7, #8]
 8007cec:	691b      	ldr	r3, [r3, #16]
 8007cee:	021a      	lsls	r2, r3, #8
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	430a      	orrs	r2, r1
 8007cf6:	619a      	str	r2, [r3, #24]
      break;
 8007cf8:	e041      	b.n	8007d7e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	68b9      	ldr	r1, [r7, #8]
 8007d00:	4618      	mov	r0, r3
 8007d02:	f000 f9f7 	bl	80080f4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	69da      	ldr	r2, [r3, #28]
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	f042 0208 	orr.w	r2, r2, #8
 8007d14:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	69da      	ldr	r2, [r3, #28]
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	f022 0204 	bic.w	r2, r2, #4
 8007d24:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	69d9      	ldr	r1, [r3, #28]
 8007d2c:	68bb      	ldr	r3, [r7, #8]
 8007d2e:	691a      	ldr	r2, [r3, #16]
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	430a      	orrs	r2, r1
 8007d36:	61da      	str	r2, [r3, #28]
      break;
 8007d38:	e021      	b.n	8007d7e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	68b9      	ldr	r1, [r7, #8]
 8007d40:	4618      	mov	r0, r3
 8007d42:	f000 fa4b 	bl	80081dc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	69da      	ldr	r2, [r3, #28]
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007d54:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	69da      	ldr	r2, [r3, #28]
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007d64:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	69d9      	ldr	r1, [r3, #28]
 8007d6c:	68bb      	ldr	r3, [r7, #8]
 8007d6e:	691b      	ldr	r3, [r3, #16]
 8007d70:	021a      	lsls	r2, r3, #8
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	430a      	orrs	r2, r1
 8007d78:	61da      	str	r2, [r3, #28]
      break;
 8007d7a:	e000      	b.n	8007d7e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8007d7c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	2201      	movs	r2, #1
 8007d82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	2200      	movs	r2, #0
 8007d8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007d8e:	2300      	movs	r3, #0
}
 8007d90:	4618      	mov	r0, r3
 8007d92:	3710      	adds	r7, #16
 8007d94:	46bd      	mov	sp, r7
 8007d96:	bd80      	pop	{r7, pc}

08007d98 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007d98:	b480      	push	{r7}
 8007d9a:	b083      	sub	sp, #12
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007da0:	bf00      	nop
 8007da2:	370c      	adds	r7, #12
 8007da4:	46bd      	mov	sp, r7
 8007da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007daa:	4770      	bx	lr

08007dac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007dac:	b480      	push	{r7}
 8007dae:	b083      	sub	sp, #12
 8007db0:	af00      	add	r7, sp, #0
 8007db2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007db4:	bf00      	nop
 8007db6:	370c      	adds	r7, #12
 8007db8:	46bd      	mov	sp, r7
 8007dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dbe:	4770      	bx	lr

08007dc0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007dc0:	b480      	push	{r7}
 8007dc2:	b083      	sub	sp, #12
 8007dc4:	af00      	add	r7, sp, #0
 8007dc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007dc8:	bf00      	nop
 8007dca:	370c      	adds	r7, #12
 8007dcc:	46bd      	mov	sp, r7
 8007dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd2:	4770      	bx	lr

08007dd4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007dd4:	b480      	push	{r7}
 8007dd6:	b083      	sub	sp, #12
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007ddc:	bf00      	nop
 8007dde:	370c      	adds	r7, #12
 8007de0:	46bd      	mov	sp, r7
 8007de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de6:	4770      	bx	lr

08007de8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007de8:	b480      	push	{r7}
 8007dea:	b085      	sub	sp, #20
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	6078      	str	r0, [r7, #4]
 8007df0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	4a40      	ldr	r2, [pc, #256]	; (8007efc <TIM_Base_SetConfig+0x114>)
 8007dfc:	4293      	cmp	r3, r2
 8007dfe:	d013      	beq.n	8007e28 <TIM_Base_SetConfig+0x40>
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e06:	d00f      	beq.n	8007e28 <TIM_Base_SetConfig+0x40>
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	4a3d      	ldr	r2, [pc, #244]	; (8007f00 <TIM_Base_SetConfig+0x118>)
 8007e0c:	4293      	cmp	r3, r2
 8007e0e:	d00b      	beq.n	8007e28 <TIM_Base_SetConfig+0x40>
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	4a3c      	ldr	r2, [pc, #240]	; (8007f04 <TIM_Base_SetConfig+0x11c>)
 8007e14:	4293      	cmp	r3, r2
 8007e16:	d007      	beq.n	8007e28 <TIM_Base_SetConfig+0x40>
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	4a3b      	ldr	r2, [pc, #236]	; (8007f08 <TIM_Base_SetConfig+0x120>)
 8007e1c:	4293      	cmp	r3, r2
 8007e1e:	d003      	beq.n	8007e28 <TIM_Base_SetConfig+0x40>
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	4a3a      	ldr	r2, [pc, #232]	; (8007f0c <TIM_Base_SetConfig+0x124>)
 8007e24:	4293      	cmp	r3, r2
 8007e26:	d108      	bne.n	8007e3a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e2e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007e30:	683b      	ldr	r3, [r7, #0]
 8007e32:	685b      	ldr	r3, [r3, #4]
 8007e34:	68fa      	ldr	r2, [r7, #12]
 8007e36:	4313      	orrs	r3, r2
 8007e38:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	4a2f      	ldr	r2, [pc, #188]	; (8007efc <TIM_Base_SetConfig+0x114>)
 8007e3e:	4293      	cmp	r3, r2
 8007e40:	d02b      	beq.n	8007e9a <TIM_Base_SetConfig+0xb2>
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e48:	d027      	beq.n	8007e9a <TIM_Base_SetConfig+0xb2>
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	4a2c      	ldr	r2, [pc, #176]	; (8007f00 <TIM_Base_SetConfig+0x118>)
 8007e4e:	4293      	cmp	r3, r2
 8007e50:	d023      	beq.n	8007e9a <TIM_Base_SetConfig+0xb2>
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	4a2b      	ldr	r2, [pc, #172]	; (8007f04 <TIM_Base_SetConfig+0x11c>)
 8007e56:	4293      	cmp	r3, r2
 8007e58:	d01f      	beq.n	8007e9a <TIM_Base_SetConfig+0xb2>
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	4a2a      	ldr	r2, [pc, #168]	; (8007f08 <TIM_Base_SetConfig+0x120>)
 8007e5e:	4293      	cmp	r3, r2
 8007e60:	d01b      	beq.n	8007e9a <TIM_Base_SetConfig+0xb2>
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	4a29      	ldr	r2, [pc, #164]	; (8007f0c <TIM_Base_SetConfig+0x124>)
 8007e66:	4293      	cmp	r3, r2
 8007e68:	d017      	beq.n	8007e9a <TIM_Base_SetConfig+0xb2>
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	4a28      	ldr	r2, [pc, #160]	; (8007f10 <TIM_Base_SetConfig+0x128>)
 8007e6e:	4293      	cmp	r3, r2
 8007e70:	d013      	beq.n	8007e9a <TIM_Base_SetConfig+0xb2>
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	4a27      	ldr	r2, [pc, #156]	; (8007f14 <TIM_Base_SetConfig+0x12c>)
 8007e76:	4293      	cmp	r3, r2
 8007e78:	d00f      	beq.n	8007e9a <TIM_Base_SetConfig+0xb2>
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	4a26      	ldr	r2, [pc, #152]	; (8007f18 <TIM_Base_SetConfig+0x130>)
 8007e7e:	4293      	cmp	r3, r2
 8007e80:	d00b      	beq.n	8007e9a <TIM_Base_SetConfig+0xb2>
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	4a25      	ldr	r2, [pc, #148]	; (8007f1c <TIM_Base_SetConfig+0x134>)
 8007e86:	4293      	cmp	r3, r2
 8007e88:	d007      	beq.n	8007e9a <TIM_Base_SetConfig+0xb2>
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	4a24      	ldr	r2, [pc, #144]	; (8007f20 <TIM_Base_SetConfig+0x138>)
 8007e8e:	4293      	cmp	r3, r2
 8007e90:	d003      	beq.n	8007e9a <TIM_Base_SetConfig+0xb2>
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	4a23      	ldr	r2, [pc, #140]	; (8007f24 <TIM_Base_SetConfig+0x13c>)
 8007e96:	4293      	cmp	r3, r2
 8007e98:	d108      	bne.n	8007eac <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007ea0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007ea2:	683b      	ldr	r3, [r7, #0]
 8007ea4:	68db      	ldr	r3, [r3, #12]
 8007ea6:	68fa      	ldr	r2, [r7, #12]
 8007ea8:	4313      	orrs	r3, r2
 8007eaa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007eb2:	683b      	ldr	r3, [r7, #0]
 8007eb4:	695b      	ldr	r3, [r3, #20]
 8007eb6:	4313      	orrs	r3, r2
 8007eb8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	68fa      	ldr	r2, [r7, #12]
 8007ebe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007ec0:	683b      	ldr	r3, [r7, #0]
 8007ec2:	689a      	ldr	r2, [r3, #8]
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007ec8:	683b      	ldr	r3, [r7, #0]
 8007eca:	681a      	ldr	r2, [r3, #0]
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	4a0a      	ldr	r2, [pc, #40]	; (8007efc <TIM_Base_SetConfig+0x114>)
 8007ed4:	4293      	cmp	r3, r2
 8007ed6:	d003      	beq.n	8007ee0 <TIM_Base_SetConfig+0xf8>
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	4a0c      	ldr	r2, [pc, #48]	; (8007f0c <TIM_Base_SetConfig+0x124>)
 8007edc:	4293      	cmp	r3, r2
 8007ede:	d103      	bne.n	8007ee8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007ee0:	683b      	ldr	r3, [r7, #0]
 8007ee2:	691a      	ldr	r2, [r3, #16]
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	2201      	movs	r2, #1
 8007eec:	615a      	str	r2, [r3, #20]
}
 8007eee:	bf00      	nop
 8007ef0:	3714      	adds	r7, #20
 8007ef2:	46bd      	mov	sp, r7
 8007ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef8:	4770      	bx	lr
 8007efa:	bf00      	nop
 8007efc:	40010000 	.word	0x40010000
 8007f00:	40000400 	.word	0x40000400
 8007f04:	40000800 	.word	0x40000800
 8007f08:	40000c00 	.word	0x40000c00
 8007f0c:	40010400 	.word	0x40010400
 8007f10:	40014000 	.word	0x40014000
 8007f14:	40014400 	.word	0x40014400
 8007f18:	40014800 	.word	0x40014800
 8007f1c:	40001800 	.word	0x40001800
 8007f20:	40001c00 	.word	0x40001c00
 8007f24:	40002000 	.word	0x40002000

08007f28 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007f28:	b480      	push	{r7}
 8007f2a:	b087      	sub	sp, #28
 8007f2c:	af00      	add	r7, sp, #0
 8007f2e:	6078      	str	r0, [r7, #4]
 8007f30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	6a1b      	ldr	r3, [r3, #32]
 8007f36:	f023 0201 	bic.w	r2, r3, #1
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	6a1b      	ldr	r3, [r3, #32]
 8007f42:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	685b      	ldr	r3, [r3, #4]
 8007f48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	699b      	ldr	r3, [r3, #24]
 8007f4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	f023 0303 	bic.w	r3, r3, #3
 8007f5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007f60:	683b      	ldr	r3, [r7, #0]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	68fa      	ldr	r2, [r7, #12]
 8007f66:	4313      	orrs	r3, r2
 8007f68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007f6a:	697b      	ldr	r3, [r7, #20]
 8007f6c:	f023 0302 	bic.w	r3, r3, #2
 8007f70:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007f72:	683b      	ldr	r3, [r7, #0]
 8007f74:	689b      	ldr	r3, [r3, #8]
 8007f76:	697a      	ldr	r2, [r7, #20]
 8007f78:	4313      	orrs	r3, r2
 8007f7a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	4a20      	ldr	r2, [pc, #128]	; (8008000 <TIM_OC1_SetConfig+0xd8>)
 8007f80:	4293      	cmp	r3, r2
 8007f82:	d003      	beq.n	8007f8c <TIM_OC1_SetConfig+0x64>
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	4a1f      	ldr	r2, [pc, #124]	; (8008004 <TIM_OC1_SetConfig+0xdc>)
 8007f88:	4293      	cmp	r3, r2
 8007f8a:	d10c      	bne.n	8007fa6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007f8c:	697b      	ldr	r3, [r7, #20]
 8007f8e:	f023 0308 	bic.w	r3, r3, #8
 8007f92:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007f94:	683b      	ldr	r3, [r7, #0]
 8007f96:	68db      	ldr	r3, [r3, #12]
 8007f98:	697a      	ldr	r2, [r7, #20]
 8007f9a:	4313      	orrs	r3, r2
 8007f9c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007f9e:	697b      	ldr	r3, [r7, #20]
 8007fa0:	f023 0304 	bic.w	r3, r3, #4
 8007fa4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	4a15      	ldr	r2, [pc, #84]	; (8008000 <TIM_OC1_SetConfig+0xd8>)
 8007faa:	4293      	cmp	r3, r2
 8007fac:	d003      	beq.n	8007fb6 <TIM_OC1_SetConfig+0x8e>
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	4a14      	ldr	r2, [pc, #80]	; (8008004 <TIM_OC1_SetConfig+0xdc>)
 8007fb2:	4293      	cmp	r3, r2
 8007fb4:	d111      	bne.n	8007fda <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007fb6:	693b      	ldr	r3, [r7, #16]
 8007fb8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007fbc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007fbe:	693b      	ldr	r3, [r7, #16]
 8007fc0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007fc4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007fc6:	683b      	ldr	r3, [r7, #0]
 8007fc8:	695b      	ldr	r3, [r3, #20]
 8007fca:	693a      	ldr	r2, [r7, #16]
 8007fcc:	4313      	orrs	r3, r2
 8007fce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007fd0:	683b      	ldr	r3, [r7, #0]
 8007fd2:	699b      	ldr	r3, [r3, #24]
 8007fd4:	693a      	ldr	r2, [r7, #16]
 8007fd6:	4313      	orrs	r3, r2
 8007fd8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	693a      	ldr	r2, [r7, #16]
 8007fde:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	68fa      	ldr	r2, [r7, #12]
 8007fe4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007fe6:	683b      	ldr	r3, [r7, #0]
 8007fe8:	685a      	ldr	r2, [r3, #4]
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	697a      	ldr	r2, [r7, #20]
 8007ff2:	621a      	str	r2, [r3, #32]
}
 8007ff4:	bf00      	nop
 8007ff6:	371c      	adds	r7, #28
 8007ff8:	46bd      	mov	sp, r7
 8007ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ffe:	4770      	bx	lr
 8008000:	40010000 	.word	0x40010000
 8008004:	40010400 	.word	0x40010400

08008008 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008008:	b480      	push	{r7}
 800800a:	b087      	sub	sp, #28
 800800c:	af00      	add	r7, sp, #0
 800800e:	6078      	str	r0, [r7, #4]
 8008010:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	6a1b      	ldr	r3, [r3, #32]
 8008016:	f023 0210 	bic.w	r2, r3, #16
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	6a1b      	ldr	r3, [r3, #32]
 8008022:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	685b      	ldr	r3, [r3, #4]
 8008028:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	699b      	ldr	r3, [r3, #24]
 800802e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008036:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800803e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008040:	683b      	ldr	r3, [r7, #0]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	021b      	lsls	r3, r3, #8
 8008046:	68fa      	ldr	r2, [r7, #12]
 8008048:	4313      	orrs	r3, r2
 800804a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800804c:	697b      	ldr	r3, [r7, #20]
 800804e:	f023 0320 	bic.w	r3, r3, #32
 8008052:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008054:	683b      	ldr	r3, [r7, #0]
 8008056:	689b      	ldr	r3, [r3, #8]
 8008058:	011b      	lsls	r3, r3, #4
 800805a:	697a      	ldr	r2, [r7, #20]
 800805c:	4313      	orrs	r3, r2
 800805e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	4a22      	ldr	r2, [pc, #136]	; (80080ec <TIM_OC2_SetConfig+0xe4>)
 8008064:	4293      	cmp	r3, r2
 8008066:	d003      	beq.n	8008070 <TIM_OC2_SetConfig+0x68>
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	4a21      	ldr	r2, [pc, #132]	; (80080f0 <TIM_OC2_SetConfig+0xe8>)
 800806c:	4293      	cmp	r3, r2
 800806e:	d10d      	bne.n	800808c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008070:	697b      	ldr	r3, [r7, #20]
 8008072:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008076:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008078:	683b      	ldr	r3, [r7, #0]
 800807a:	68db      	ldr	r3, [r3, #12]
 800807c:	011b      	lsls	r3, r3, #4
 800807e:	697a      	ldr	r2, [r7, #20]
 8008080:	4313      	orrs	r3, r2
 8008082:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008084:	697b      	ldr	r3, [r7, #20]
 8008086:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800808a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	4a17      	ldr	r2, [pc, #92]	; (80080ec <TIM_OC2_SetConfig+0xe4>)
 8008090:	4293      	cmp	r3, r2
 8008092:	d003      	beq.n	800809c <TIM_OC2_SetConfig+0x94>
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	4a16      	ldr	r2, [pc, #88]	; (80080f0 <TIM_OC2_SetConfig+0xe8>)
 8008098:	4293      	cmp	r3, r2
 800809a:	d113      	bne.n	80080c4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800809c:	693b      	ldr	r3, [r7, #16]
 800809e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80080a2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80080a4:	693b      	ldr	r3, [r7, #16]
 80080a6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80080aa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80080ac:	683b      	ldr	r3, [r7, #0]
 80080ae:	695b      	ldr	r3, [r3, #20]
 80080b0:	009b      	lsls	r3, r3, #2
 80080b2:	693a      	ldr	r2, [r7, #16]
 80080b4:	4313      	orrs	r3, r2
 80080b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80080b8:	683b      	ldr	r3, [r7, #0]
 80080ba:	699b      	ldr	r3, [r3, #24]
 80080bc:	009b      	lsls	r3, r3, #2
 80080be:	693a      	ldr	r2, [r7, #16]
 80080c0:	4313      	orrs	r3, r2
 80080c2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	693a      	ldr	r2, [r7, #16]
 80080c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	68fa      	ldr	r2, [r7, #12]
 80080ce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80080d0:	683b      	ldr	r3, [r7, #0]
 80080d2:	685a      	ldr	r2, [r3, #4]
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	697a      	ldr	r2, [r7, #20]
 80080dc:	621a      	str	r2, [r3, #32]
}
 80080de:	bf00      	nop
 80080e0:	371c      	adds	r7, #28
 80080e2:	46bd      	mov	sp, r7
 80080e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e8:	4770      	bx	lr
 80080ea:	bf00      	nop
 80080ec:	40010000 	.word	0x40010000
 80080f0:	40010400 	.word	0x40010400

080080f4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80080f4:	b480      	push	{r7}
 80080f6:	b087      	sub	sp, #28
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	6078      	str	r0, [r7, #4]
 80080fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	6a1b      	ldr	r3, [r3, #32]
 8008102:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	6a1b      	ldr	r3, [r3, #32]
 800810e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	685b      	ldr	r3, [r3, #4]
 8008114:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	69db      	ldr	r3, [r3, #28]
 800811a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008122:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	f023 0303 	bic.w	r3, r3, #3
 800812a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800812c:	683b      	ldr	r3, [r7, #0]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	68fa      	ldr	r2, [r7, #12]
 8008132:	4313      	orrs	r3, r2
 8008134:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008136:	697b      	ldr	r3, [r7, #20]
 8008138:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800813c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800813e:	683b      	ldr	r3, [r7, #0]
 8008140:	689b      	ldr	r3, [r3, #8]
 8008142:	021b      	lsls	r3, r3, #8
 8008144:	697a      	ldr	r2, [r7, #20]
 8008146:	4313      	orrs	r3, r2
 8008148:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	4a21      	ldr	r2, [pc, #132]	; (80081d4 <TIM_OC3_SetConfig+0xe0>)
 800814e:	4293      	cmp	r3, r2
 8008150:	d003      	beq.n	800815a <TIM_OC3_SetConfig+0x66>
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	4a20      	ldr	r2, [pc, #128]	; (80081d8 <TIM_OC3_SetConfig+0xe4>)
 8008156:	4293      	cmp	r3, r2
 8008158:	d10d      	bne.n	8008176 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800815a:	697b      	ldr	r3, [r7, #20]
 800815c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008160:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008162:	683b      	ldr	r3, [r7, #0]
 8008164:	68db      	ldr	r3, [r3, #12]
 8008166:	021b      	lsls	r3, r3, #8
 8008168:	697a      	ldr	r2, [r7, #20]
 800816a:	4313      	orrs	r3, r2
 800816c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800816e:	697b      	ldr	r3, [r7, #20]
 8008170:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008174:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	4a16      	ldr	r2, [pc, #88]	; (80081d4 <TIM_OC3_SetConfig+0xe0>)
 800817a:	4293      	cmp	r3, r2
 800817c:	d003      	beq.n	8008186 <TIM_OC3_SetConfig+0x92>
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	4a15      	ldr	r2, [pc, #84]	; (80081d8 <TIM_OC3_SetConfig+0xe4>)
 8008182:	4293      	cmp	r3, r2
 8008184:	d113      	bne.n	80081ae <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008186:	693b      	ldr	r3, [r7, #16]
 8008188:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800818c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800818e:	693b      	ldr	r3, [r7, #16]
 8008190:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008194:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008196:	683b      	ldr	r3, [r7, #0]
 8008198:	695b      	ldr	r3, [r3, #20]
 800819a:	011b      	lsls	r3, r3, #4
 800819c:	693a      	ldr	r2, [r7, #16]
 800819e:	4313      	orrs	r3, r2
 80081a0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80081a2:	683b      	ldr	r3, [r7, #0]
 80081a4:	699b      	ldr	r3, [r3, #24]
 80081a6:	011b      	lsls	r3, r3, #4
 80081a8:	693a      	ldr	r2, [r7, #16]
 80081aa:	4313      	orrs	r3, r2
 80081ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	693a      	ldr	r2, [r7, #16]
 80081b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	68fa      	ldr	r2, [r7, #12]
 80081b8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80081ba:	683b      	ldr	r3, [r7, #0]
 80081bc:	685a      	ldr	r2, [r3, #4]
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	697a      	ldr	r2, [r7, #20]
 80081c6:	621a      	str	r2, [r3, #32]
}
 80081c8:	bf00      	nop
 80081ca:	371c      	adds	r7, #28
 80081cc:	46bd      	mov	sp, r7
 80081ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d2:	4770      	bx	lr
 80081d4:	40010000 	.word	0x40010000
 80081d8:	40010400 	.word	0x40010400

080081dc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80081dc:	b480      	push	{r7}
 80081de:	b087      	sub	sp, #28
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	6078      	str	r0, [r7, #4]
 80081e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	6a1b      	ldr	r3, [r3, #32]
 80081ea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	6a1b      	ldr	r3, [r3, #32]
 80081f6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	685b      	ldr	r3, [r3, #4]
 80081fc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	69db      	ldr	r3, [r3, #28]
 8008202:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800820a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008212:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	021b      	lsls	r3, r3, #8
 800821a:	68fa      	ldr	r2, [r7, #12]
 800821c:	4313      	orrs	r3, r2
 800821e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008220:	693b      	ldr	r3, [r7, #16]
 8008222:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008226:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008228:	683b      	ldr	r3, [r7, #0]
 800822a:	689b      	ldr	r3, [r3, #8]
 800822c:	031b      	lsls	r3, r3, #12
 800822e:	693a      	ldr	r2, [r7, #16]
 8008230:	4313      	orrs	r3, r2
 8008232:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	4a12      	ldr	r2, [pc, #72]	; (8008280 <TIM_OC4_SetConfig+0xa4>)
 8008238:	4293      	cmp	r3, r2
 800823a:	d003      	beq.n	8008244 <TIM_OC4_SetConfig+0x68>
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	4a11      	ldr	r2, [pc, #68]	; (8008284 <TIM_OC4_SetConfig+0xa8>)
 8008240:	4293      	cmp	r3, r2
 8008242:	d109      	bne.n	8008258 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008244:	697b      	ldr	r3, [r7, #20]
 8008246:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800824a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	695b      	ldr	r3, [r3, #20]
 8008250:	019b      	lsls	r3, r3, #6
 8008252:	697a      	ldr	r2, [r7, #20]
 8008254:	4313      	orrs	r3, r2
 8008256:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	697a      	ldr	r2, [r7, #20]
 800825c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	68fa      	ldr	r2, [r7, #12]
 8008262:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008264:	683b      	ldr	r3, [r7, #0]
 8008266:	685a      	ldr	r2, [r3, #4]
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	693a      	ldr	r2, [r7, #16]
 8008270:	621a      	str	r2, [r3, #32]
}
 8008272:	bf00      	nop
 8008274:	371c      	adds	r7, #28
 8008276:	46bd      	mov	sp, r7
 8008278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800827c:	4770      	bx	lr
 800827e:	bf00      	nop
 8008280:	40010000 	.word	0x40010000
 8008284:	40010400 	.word	0x40010400

08008288 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008288:	b480      	push	{r7}
 800828a:	b087      	sub	sp, #28
 800828c:	af00      	add	r7, sp, #0
 800828e:	60f8      	str	r0, [r7, #12]
 8008290:	60b9      	str	r1, [r7, #8]
 8008292:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008294:	68bb      	ldr	r3, [r7, #8]
 8008296:	f003 031f 	and.w	r3, r3, #31
 800829a:	2201      	movs	r2, #1
 800829c:	fa02 f303 	lsl.w	r3, r2, r3
 80082a0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	6a1a      	ldr	r2, [r3, #32]
 80082a6:	697b      	ldr	r3, [r7, #20]
 80082a8:	43db      	mvns	r3, r3
 80082aa:	401a      	ands	r2, r3
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	6a1a      	ldr	r2, [r3, #32]
 80082b4:	68bb      	ldr	r3, [r7, #8]
 80082b6:	f003 031f 	and.w	r3, r3, #31
 80082ba:	6879      	ldr	r1, [r7, #4]
 80082bc:	fa01 f303 	lsl.w	r3, r1, r3
 80082c0:	431a      	orrs	r2, r3
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	621a      	str	r2, [r3, #32]
}
 80082c6:	bf00      	nop
 80082c8:	371c      	adds	r7, #28
 80082ca:	46bd      	mov	sp, r7
 80082cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d0:	4770      	bx	lr
	...

080082d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80082d4:	b480      	push	{r7}
 80082d6:	b085      	sub	sp, #20
 80082d8:	af00      	add	r7, sp, #0
 80082da:	6078      	str	r0, [r7, #4]
 80082dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80082e4:	2b01      	cmp	r3, #1
 80082e6:	d101      	bne.n	80082ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80082e8:	2302      	movs	r3, #2
 80082ea:	e05a      	b.n	80083a2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	2201      	movs	r2, #1
 80082f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	2202      	movs	r2, #2
 80082f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	685b      	ldr	r3, [r3, #4]
 8008302:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	689b      	ldr	r3, [r3, #8]
 800830a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008312:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008314:	683b      	ldr	r3, [r7, #0]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	68fa      	ldr	r2, [r7, #12]
 800831a:	4313      	orrs	r3, r2
 800831c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	68fa      	ldr	r2, [r7, #12]
 8008324:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	4a21      	ldr	r2, [pc, #132]	; (80083b0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800832c:	4293      	cmp	r3, r2
 800832e:	d022      	beq.n	8008376 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008338:	d01d      	beq.n	8008376 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	4a1d      	ldr	r2, [pc, #116]	; (80083b4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008340:	4293      	cmp	r3, r2
 8008342:	d018      	beq.n	8008376 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	4a1b      	ldr	r2, [pc, #108]	; (80083b8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800834a:	4293      	cmp	r3, r2
 800834c:	d013      	beq.n	8008376 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	4a1a      	ldr	r2, [pc, #104]	; (80083bc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008354:	4293      	cmp	r3, r2
 8008356:	d00e      	beq.n	8008376 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	4a18      	ldr	r2, [pc, #96]	; (80083c0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800835e:	4293      	cmp	r3, r2
 8008360:	d009      	beq.n	8008376 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	4a17      	ldr	r2, [pc, #92]	; (80083c4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008368:	4293      	cmp	r3, r2
 800836a:	d004      	beq.n	8008376 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	4a15      	ldr	r2, [pc, #84]	; (80083c8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008372:	4293      	cmp	r3, r2
 8008374:	d10c      	bne.n	8008390 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008376:	68bb      	ldr	r3, [r7, #8]
 8008378:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800837c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800837e:	683b      	ldr	r3, [r7, #0]
 8008380:	685b      	ldr	r3, [r3, #4]
 8008382:	68ba      	ldr	r2, [r7, #8]
 8008384:	4313      	orrs	r3, r2
 8008386:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	68ba      	ldr	r2, [r7, #8]
 800838e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	2201      	movs	r2, #1
 8008394:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	2200      	movs	r2, #0
 800839c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80083a0:	2300      	movs	r3, #0
}
 80083a2:	4618      	mov	r0, r3
 80083a4:	3714      	adds	r7, #20
 80083a6:	46bd      	mov	sp, r7
 80083a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ac:	4770      	bx	lr
 80083ae:	bf00      	nop
 80083b0:	40010000 	.word	0x40010000
 80083b4:	40000400 	.word	0x40000400
 80083b8:	40000800 	.word	0x40000800
 80083bc:	40000c00 	.word	0x40000c00
 80083c0:	40010400 	.word	0x40010400
 80083c4:	40014000 	.word	0x40014000
 80083c8:	40001800 	.word	0x40001800

080083cc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80083cc:	b480      	push	{r7}
 80083ce:	b083      	sub	sp, #12
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80083d4:	bf00      	nop
 80083d6:	370c      	adds	r7, #12
 80083d8:	46bd      	mov	sp, r7
 80083da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083de:	4770      	bx	lr

080083e0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80083e0:	b480      	push	{r7}
 80083e2:	b083      	sub	sp, #12
 80083e4:	af00      	add	r7, sp, #0
 80083e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80083e8:	bf00      	nop
 80083ea:	370c      	adds	r7, #12
 80083ec:	46bd      	mov	sp, r7
 80083ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f2:	4770      	bx	lr

080083f4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80083f4:	b580      	push	{r7, lr}
 80083f6:	b082      	sub	sp, #8
 80083f8:	af00      	add	r7, sp, #0
 80083fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d101      	bne.n	8008406 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008402:	2301      	movs	r3, #1
 8008404:	e03f      	b.n	8008486 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800840c:	b2db      	uxtb	r3, r3
 800840e:	2b00      	cmp	r3, #0
 8008410:	d106      	bne.n	8008420 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	2200      	movs	r2, #0
 8008416:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800841a:	6878      	ldr	r0, [r7, #4]
 800841c:	f7fb fdd6 	bl	8003fcc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	2224      	movs	r2, #36	; 0x24
 8008424:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	68da      	ldr	r2, [r3, #12]
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008436:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008438:	6878      	ldr	r0, [r7, #4]
 800843a:	f000 f90b 	bl	8008654 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	691a      	ldr	r2, [r3, #16]
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800844c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	695a      	ldr	r2, [r3, #20]
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800845c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	68da      	ldr	r2, [r3, #12]
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800846c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	2200      	movs	r2, #0
 8008472:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	2220      	movs	r2, #32
 8008478:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	2220      	movs	r2, #32
 8008480:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8008484:	2300      	movs	r3, #0
}
 8008486:	4618      	mov	r0, r3
 8008488:	3708      	adds	r7, #8
 800848a:	46bd      	mov	sp, r7
 800848c:	bd80      	pop	{r7, pc}

0800848e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800848e:	b580      	push	{r7, lr}
 8008490:	b088      	sub	sp, #32
 8008492:	af02      	add	r7, sp, #8
 8008494:	60f8      	str	r0, [r7, #12]
 8008496:	60b9      	str	r1, [r7, #8]
 8008498:	603b      	str	r3, [r7, #0]
 800849a:	4613      	mov	r3, r2
 800849c:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800849e:	2300      	movs	r3, #0
 80084a0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80084a8:	b2db      	uxtb	r3, r3
 80084aa:	2b20      	cmp	r3, #32
 80084ac:	f040 8083 	bne.w	80085b6 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80084b0:	68bb      	ldr	r3, [r7, #8]
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d002      	beq.n	80084bc <HAL_UART_Transmit+0x2e>
 80084b6:	88fb      	ldrh	r3, [r7, #6]
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d101      	bne.n	80084c0 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80084bc:	2301      	movs	r3, #1
 80084be:	e07b      	b.n	80085b8 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80084c6:	2b01      	cmp	r3, #1
 80084c8:	d101      	bne.n	80084ce <HAL_UART_Transmit+0x40>
 80084ca:	2302      	movs	r3, #2
 80084cc:	e074      	b.n	80085b8 <HAL_UART_Transmit+0x12a>
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	2201      	movs	r2, #1
 80084d2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	2200      	movs	r2, #0
 80084da:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	2221      	movs	r2, #33	; 0x21
 80084e0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80084e4:	f7fb ff5e 	bl	80043a4 <HAL_GetTick>
 80084e8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	88fa      	ldrh	r2, [r7, #6]
 80084ee:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	88fa      	ldrh	r2, [r7, #6]
 80084f4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	2200      	movs	r2, #0
 80084fa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80084fe:	e042      	b.n	8008586 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008504:	b29b      	uxth	r3, r3
 8008506:	3b01      	subs	r3, #1
 8008508:	b29a      	uxth	r2, r3
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	689b      	ldr	r3, [r3, #8]
 8008512:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008516:	d122      	bne.n	800855e <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008518:	683b      	ldr	r3, [r7, #0]
 800851a:	9300      	str	r3, [sp, #0]
 800851c:	697b      	ldr	r3, [r7, #20]
 800851e:	2200      	movs	r2, #0
 8008520:	2180      	movs	r1, #128	; 0x80
 8008522:	68f8      	ldr	r0, [r7, #12]
 8008524:	f000 f84c 	bl	80085c0 <UART_WaitOnFlagUntilTimeout>
 8008528:	4603      	mov	r3, r0
 800852a:	2b00      	cmp	r3, #0
 800852c:	d001      	beq.n	8008532 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800852e:	2303      	movs	r3, #3
 8008530:	e042      	b.n	80085b8 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8008532:	68bb      	ldr	r3, [r7, #8]
 8008534:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8008536:	693b      	ldr	r3, [r7, #16]
 8008538:	881b      	ldrh	r3, [r3, #0]
 800853a:	461a      	mov	r2, r3
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008544:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	691b      	ldr	r3, [r3, #16]
 800854a:	2b00      	cmp	r3, #0
 800854c:	d103      	bne.n	8008556 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800854e:	68bb      	ldr	r3, [r7, #8]
 8008550:	3302      	adds	r3, #2
 8008552:	60bb      	str	r3, [r7, #8]
 8008554:	e017      	b.n	8008586 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8008556:	68bb      	ldr	r3, [r7, #8]
 8008558:	3301      	adds	r3, #1
 800855a:	60bb      	str	r3, [r7, #8]
 800855c:	e013      	b.n	8008586 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800855e:	683b      	ldr	r3, [r7, #0]
 8008560:	9300      	str	r3, [sp, #0]
 8008562:	697b      	ldr	r3, [r7, #20]
 8008564:	2200      	movs	r2, #0
 8008566:	2180      	movs	r1, #128	; 0x80
 8008568:	68f8      	ldr	r0, [r7, #12]
 800856a:	f000 f829 	bl	80085c0 <UART_WaitOnFlagUntilTimeout>
 800856e:	4603      	mov	r3, r0
 8008570:	2b00      	cmp	r3, #0
 8008572:	d001      	beq.n	8008578 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8008574:	2303      	movs	r3, #3
 8008576:	e01f      	b.n	80085b8 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8008578:	68bb      	ldr	r3, [r7, #8]
 800857a:	1c5a      	adds	r2, r3, #1
 800857c:	60ba      	str	r2, [r7, #8]
 800857e:	781a      	ldrb	r2, [r3, #0]
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800858a:	b29b      	uxth	r3, r3
 800858c:	2b00      	cmp	r3, #0
 800858e:	d1b7      	bne.n	8008500 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008590:	683b      	ldr	r3, [r7, #0]
 8008592:	9300      	str	r3, [sp, #0]
 8008594:	697b      	ldr	r3, [r7, #20]
 8008596:	2200      	movs	r2, #0
 8008598:	2140      	movs	r1, #64	; 0x40
 800859a:	68f8      	ldr	r0, [r7, #12]
 800859c:	f000 f810 	bl	80085c0 <UART_WaitOnFlagUntilTimeout>
 80085a0:	4603      	mov	r3, r0
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d001      	beq.n	80085aa <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80085a6:	2303      	movs	r3, #3
 80085a8:	e006      	b.n	80085b8 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	2220      	movs	r2, #32
 80085ae:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80085b2:	2300      	movs	r3, #0
 80085b4:	e000      	b.n	80085b8 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80085b6:	2302      	movs	r3, #2
  }
}
 80085b8:	4618      	mov	r0, r3
 80085ba:	3718      	adds	r7, #24
 80085bc:	46bd      	mov	sp, r7
 80085be:	bd80      	pop	{r7, pc}

080085c0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80085c0:	b580      	push	{r7, lr}
 80085c2:	b084      	sub	sp, #16
 80085c4:	af00      	add	r7, sp, #0
 80085c6:	60f8      	str	r0, [r7, #12]
 80085c8:	60b9      	str	r1, [r7, #8]
 80085ca:	603b      	str	r3, [r7, #0]
 80085cc:	4613      	mov	r3, r2
 80085ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80085d0:	e02c      	b.n	800862c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80085d2:	69bb      	ldr	r3, [r7, #24]
 80085d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085d8:	d028      	beq.n	800862c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80085da:	69bb      	ldr	r3, [r7, #24]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d007      	beq.n	80085f0 <UART_WaitOnFlagUntilTimeout+0x30>
 80085e0:	f7fb fee0 	bl	80043a4 <HAL_GetTick>
 80085e4:	4602      	mov	r2, r0
 80085e6:	683b      	ldr	r3, [r7, #0]
 80085e8:	1ad3      	subs	r3, r2, r3
 80085ea:	69ba      	ldr	r2, [r7, #24]
 80085ec:	429a      	cmp	r2, r3
 80085ee:	d21d      	bcs.n	800862c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	68da      	ldr	r2, [r3, #12]
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80085fe:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	695a      	ldr	r2, [r3, #20]
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	f022 0201 	bic.w	r2, r2, #1
 800860e:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	2220      	movs	r2, #32
 8008614:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	2220      	movs	r2, #32
 800861c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	2200      	movs	r2, #0
 8008624:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8008628:	2303      	movs	r3, #3
 800862a:	e00f      	b.n	800864c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	681a      	ldr	r2, [r3, #0]
 8008632:	68bb      	ldr	r3, [r7, #8]
 8008634:	4013      	ands	r3, r2
 8008636:	68ba      	ldr	r2, [r7, #8]
 8008638:	429a      	cmp	r2, r3
 800863a:	bf0c      	ite	eq
 800863c:	2301      	moveq	r3, #1
 800863e:	2300      	movne	r3, #0
 8008640:	b2db      	uxtb	r3, r3
 8008642:	461a      	mov	r2, r3
 8008644:	79fb      	ldrb	r3, [r7, #7]
 8008646:	429a      	cmp	r2, r3
 8008648:	d0c3      	beq.n	80085d2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800864a:	2300      	movs	r3, #0
}
 800864c:	4618      	mov	r0, r3
 800864e:	3710      	adds	r7, #16
 8008650:	46bd      	mov	sp, r7
 8008652:	bd80      	pop	{r7, pc}

08008654 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008654:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008658:	b085      	sub	sp, #20
 800865a:	af00      	add	r7, sp, #0
 800865c:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	691b      	ldr	r3, [r3, #16]
 8008664:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	68da      	ldr	r2, [r3, #12]
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	430a      	orrs	r2, r1
 8008672:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	689a      	ldr	r2, [r3, #8]
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	691b      	ldr	r3, [r3, #16]
 800867c:	431a      	orrs	r2, r3
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	695b      	ldr	r3, [r3, #20]
 8008682:	431a      	orrs	r2, r3
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	69db      	ldr	r3, [r3, #28]
 8008688:	4313      	orrs	r3, r2
 800868a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	68db      	ldr	r3, [r3, #12]
 8008692:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8008696:	f023 030c 	bic.w	r3, r3, #12
 800869a:	687a      	ldr	r2, [r7, #4]
 800869c:	6812      	ldr	r2, [r2, #0]
 800869e:	68f9      	ldr	r1, [r7, #12]
 80086a0:	430b      	orrs	r3, r1
 80086a2:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	695b      	ldr	r3, [r3, #20]
 80086aa:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	699a      	ldr	r2, [r3, #24]
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	430a      	orrs	r2, r1
 80086b8:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	69db      	ldr	r3, [r3, #28]
 80086be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80086c2:	f040 818b 	bne.w	80089dc <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	4ac1      	ldr	r2, [pc, #772]	; (80089d0 <UART_SetConfig+0x37c>)
 80086cc:	4293      	cmp	r3, r2
 80086ce:	d005      	beq.n	80086dc <UART_SetConfig+0x88>
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	4abf      	ldr	r2, [pc, #764]	; (80089d4 <UART_SetConfig+0x380>)
 80086d6:	4293      	cmp	r3, r2
 80086d8:	f040 80bd 	bne.w	8008856 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80086dc:	f7fe f9da 	bl	8006a94 <HAL_RCC_GetPCLK2Freq>
 80086e0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80086e2:	68bb      	ldr	r3, [r7, #8]
 80086e4:	461d      	mov	r5, r3
 80086e6:	f04f 0600 	mov.w	r6, #0
 80086ea:	46a8      	mov	r8, r5
 80086ec:	46b1      	mov	r9, r6
 80086ee:	eb18 0308 	adds.w	r3, r8, r8
 80086f2:	eb49 0409 	adc.w	r4, r9, r9
 80086f6:	4698      	mov	r8, r3
 80086f8:	46a1      	mov	r9, r4
 80086fa:	eb18 0805 	adds.w	r8, r8, r5
 80086fe:	eb49 0906 	adc.w	r9, r9, r6
 8008702:	f04f 0100 	mov.w	r1, #0
 8008706:	f04f 0200 	mov.w	r2, #0
 800870a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800870e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8008712:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008716:	4688      	mov	r8, r1
 8008718:	4691      	mov	r9, r2
 800871a:	eb18 0005 	adds.w	r0, r8, r5
 800871e:	eb49 0106 	adc.w	r1, r9, r6
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	685b      	ldr	r3, [r3, #4]
 8008726:	461d      	mov	r5, r3
 8008728:	f04f 0600 	mov.w	r6, #0
 800872c:	196b      	adds	r3, r5, r5
 800872e:	eb46 0406 	adc.w	r4, r6, r6
 8008732:	461a      	mov	r2, r3
 8008734:	4623      	mov	r3, r4
 8008736:	f7f8 faa7 	bl	8000c88 <__aeabi_uldivmod>
 800873a:	4603      	mov	r3, r0
 800873c:	460c      	mov	r4, r1
 800873e:	461a      	mov	r2, r3
 8008740:	4ba5      	ldr	r3, [pc, #660]	; (80089d8 <UART_SetConfig+0x384>)
 8008742:	fba3 2302 	umull	r2, r3, r3, r2
 8008746:	095b      	lsrs	r3, r3, #5
 8008748:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800874c:	68bb      	ldr	r3, [r7, #8]
 800874e:	461d      	mov	r5, r3
 8008750:	f04f 0600 	mov.w	r6, #0
 8008754:	46a9      	mov	r9, r5
 8008756:	46b2      	mov	sl, r6
 8008758:	eb19 0309 	adds.w	r3, r9, r9
 800875c:	eb4a 040a 	adc.w	r4, sl, sl
 8008760:	4699      	mov	r9, r3
 8008762:	46a2      	mov	sl, r4
 8008764:	eb19 0905 	adds.w	r9, r9, r5
 8008768:	eb4a 0a06 	adc.w	sl, sl, r6
 800876c:	f04f 0100 	mov.w	r1, #0
 8008770:	f04f 0200 	mov.w	r2, #0
 8008774:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008778:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800877c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008780:	4689      	mov	r9, r1
 8008782:	4692      	mov	sl, r2
 8008784:	eb19 0005 	adds.w	r0, r9, r5
 8008788:	eb4a 0106 	adc.w	r1, sl, r6
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	685b      	ldr	r3, [r3, #4]
 8008790:	461d      	mov	r5, r3
 8008792:	f04f 0600 	mov.w	r6, #0
 8008796:	196b      	adds	r3, r5, r5
 8008798:	eb46 0406 	adc.w	r4, r6, r6
 800879c:	461a      	mov	r2, r3
 800879e:	4623      	mov	r3, r4
 80087a0:	f7f8 fa72 	bl	8000c88 <__aeabi_uldivmod>
 80087a4:	4603      	mov	r3, r0
 80087a6:	460c      	mov	r4, r1
 80087a8:	461a      	mov	r2, r3
 80087aa:	4b8b      	ldr	r3, [pc, #556]	; (80089d8 <UART_SetConfig+0x384>)
 80087ac:	fba3 1302 	umull	r1, r3, r3, r2
 80087b0:	095b      	lsrs	r3, r3, #5
 80087b2:	2164      	movs	r1, #100	; 0x64
 80087b4:	fb01 f303 	mul.w	r3, r1, r3
 80087b8:	1ad3      	subs	r3, r2, r3
 80087ba:	00db      	lsls	r3, r3, #3
 80087bc:	3332      	adds	r3, #50	; 0x32
 80087be:	4a86      	ldr	r2, [pc, #536]	; (80089d8 <UART_SetConfig+0x384>)
 80087c0:	fba2 2303 	umull	r2, r3, r2, r3
 80087c4:	095b      	lsrs	r3, r3, #5
 80087c6:	005b      	lsls	r3, r3, #1
 80087c8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80087cc:	4498      	add	r8, r3
 80087ce:	68bb      	ldr	r3, [r7, #8]
 80087d0:	461d      	mov	r5, r3
 80087d2:	f04f 0600 	mov.w	r6, #0
 80087d6:	46a9      	mov	r9, r5
 80087d8:	46b2      	mov	sl, r6
 80087da:	eb19 0309 	adds.w	r3, r9, r9
 80087de:	eb4a 040a 	adc.w	r4, sl, sl
 80087e2:	4699      	mov	r9, r3
 80087e4:	46a2      	mov	sl, r4
 80087e6:	eb19 0905 	adds.w	r9, r9, r5
 80087ea:	eb4a 0a06 	adc.w	sl, sl, r6
 80087ee:	f04f 0100 	mov.w	r1, #0
 80087f2:	f04f 0200 	mov.w	r2, #0
 80087f6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80087fa:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80087fe:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008802:	4689      	mov	r9, r1
 8008804:	4692      	mov	sl, r2
 8008806:	eb19 0005 	adds.w	r0, r9, r5
 800880a:	eb4a 0106 	adc.w	r1, sl, r6
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	685b      	ldr	r3, [r3, #4]
 8008812:	461d      	mov	r5, r3
 8008814:	f04f 0600 	mov.w	r6, #0
 8008818:	196b      	adds	r3, r5, r5
 800881a:	eb46 0406 	adc.w	r4, r6, r6
 800881e:	461a      	mov	r2, r3
 8008820:	4623      	mov	r3, r4
 8008822:	f7f8 fa31 	bl	8000c88 <__aeabi_uldivmod>
 8008826:	4603      	mov	r3, r0
 8008828:	460c      	mov	r4, r1
 800882a:	461a      	mov	r2, r3
 800882c:	4b6a      	ldr	r3, [pc, #424]	; (80089d8 <UART_SetConfig+0x384>)
 800882e:	fba3 1302 	umull	r1, r3, r3, r2
 8008832:	095b      	lsrs	r3, r3, #5
 8008834:	2164      	movs	r1, #100	; 0x64
 8008836:	fb01 f303 	mul.w	r3, r1, r3
 800883a:	1ad3      	subs	r3, r2, r3
 800883c:	00db      	lsls	r3, r3, #3
 800883e:	3332      	adds	r3, #50	; 0x32
 8008840:	4a65      	ldr	r2, [pc, #404]	; (80089d8 <UART_SetConfig+0x384>)
 8008842:	fba2 2303 	umull	r2, r3, r2, r3
 8008846:	095b      	lsrs	r3, r3, #5
 8008848:	f003 0207 	and.w	r2, r3, #7
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	4442      	add	r2, r8
 8008852:	609a      	str	r2, [r3, #8]
 8008854:	e26f      	b.n	8008d36 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008856:	f7fe f909 	bl	8006a6c <HAL_RCC_GetPCLK1Freq>
 800885a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800885c:	68bb      	ldr	r3, [r7, #8]
 800885e:	461d      	mov	r5, r3
 8008860:	f04f 0600 	mov.w	r6, #0
 8008864:	46a8      	mov	r8, r5
 8008866:	46b1      	mov	r9, r6
 8008868:	eb18 0308 	adds.w	r3, r8, r8
 800886c:	eb49 0409 	adc.w	r4, r9, r9
 8008870:	4698      	mov	r8, r3
 8008872:	46a1      	mov	r9, r4
 8008874:	eb18 0805 	adds.w	r8, r8, r5
 8008878:	eb49 0906 	adc.w	r9, r9, r6
 800887c:	f04f 0100 	mov.w	r1, #0
 8008880:	f04f 0200 	mov.w	r2, #0
 8008884:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8008888:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800888c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008890:	4688      	mov	r8, r1
 8008892:	4691      	mov	r9, r2
 8008894:	eb18 0005 	adds.w	r0, r8, r5
 8008898:	eb49 0106 	adc.w	r1, r9, r6
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	685b      	ldr	r3, [r3, #4]
 80088a0:	461d      	mov	r5, r3
 80088a2:	f04f 0600 	mov.w	r6, #0
 80088a6:	196b      	adds	r3, r5, r5
 80088a8:	eb46 0406 	adc.w	r4, r6, r6
 80088ac:	461a      	mov	r2, r3
 80088ae:	4623      	mov	r3, r4
 80088b0:	f7f8 f9ea 	bl	8000c88 <__aeabi_uldivmod>
 80088b4:	4603      	mov	r3, r0
 80088b6:	460c      	mov	r4, r1
 80088b8:	461a      	mov	r2, r3
 80088ba:	4b47      	ldr	r3, [pc, #284]	; (80089d8 <UART_SetConfig+0x384>)
 80088bc:	fba3 2302 	umull	r2, r3, r3, r2
 80088c0:	095b      	lsrs	r3, r3, #5
 80088c2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80088c6:	68bb      	ldr	r3, [r7, #8]
 80088c8:	461d      	mov	r5, r3
 80088ca:	f04f 0600 	mov.w	r6, #0
 80088ce:	46a9      	mov	r9, r5
 80088d0:	46b2      	mov	sl, r6
 80088d2:	eb19 0309 	adds.w	r3, r9, r9
 80088d6:	eb4a 040a 	adc.w	r4, sl, sl
 80088da:	4699      	mov	r9, r3
 80088dc:	46a2      	mov	sl, r4
 80088de:	eb19 0905 	adds.w	r9, r9, r5
 80088e2:	eb4a 0a06 	adc.w	sl, sl, r6
 80088e6:	f04f 0100 	mov.w	r1, #0
 80088ea:	f04f 0200 	mov.w	r2, #0
 80088ee:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80088f2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80088f6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80088fa:	4689      	mov	r9, r1
 80088fc:	4692      	mov	sl, r2
 80088fe:	eb19 0005 	adds.w	r0, r9, r5
 8008902:	eb4a 0106 	adc.w	r1, sl, r6
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	685b      	ldr	r3, [r3, #4]
 800890a:	461d      	mov	r5, r3
 800890c:	f04f 0600 	mov.w	r6, #0
 8008910:	196b      	adds	r3, r5, r5
 8008912:	eb46 0406 	adc.w	r4, r6, r6
 8008916:	461a      	mov	r2, r3
 8008918:	4623      	mov	r3, r4
 800891a:	f7f8 f9b5 	bl	8000c88 <__aeabi_uldivmod>
 800891e:	4603      	mov	r3, r0
 8008920:	460c      	mov	r4, r1
 8008922:	461a      	mov	r2, r3
 8008924:	4b2c      	ldr	r3, [pc, #176]	; (80089d8 <UART_SetConfig+0x384>)
 8008926:	fba3 1302 	umull	r1, r3, r3, r2
 800892a:	095b      	lsrs	r3, r3, #5
 800892c:	2164      	movs	r1, #100	; 0x64
 800892e:	fb01 f303 	mul.w	r3, r1, r3
 8008932:	1ad3      	subs	r3, r2, r3
 8008934:	00db      	lsls	r3, r3, #3
 8008936:	3332      	adds	r3, #50	; 0x32
 8008938:	4a27      	ldr	r2, [pc, #156]	; (80089d8 <UART_SetConfig+0x384>)
 800893a:	fba2 2303 	umull	r2, r3, r2, r3
 800893e:	095b      	lsrs	r3, r3, #5
 8008940:	005b      	lsls	r3, r3, #1
 8008942:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008946:	4498      	add	r8, r3
 8008948:	68bb      	ldr	r3, [r7, #8]
 800894a:	461d      	mov	r5, r3
 800894c:	f04f 0600 	mov.w	r6, #0
 8008950:	46a9      	mov	r9, r5
 8008952:	46b2      	mov	sl, r6
 8008954:	eb19 0309 	adds.w	r3, r9, r9
 8008958:	eb4a 040a 	adc.w	r4, sl, sl
 800895c:	4699      	mov	r9, r3
 800895e:	46a2      	mov	sl, r4
 8008960:	eb19 0905 	adds.w	r9, r9, r5
 8008964:	eb4a 0a06 	adc.w	sl, sl, r6
 8008968:	f04f 0100 	mov.w	r1, #0
 800896c:	f04f 0200 	mov.w	r2, #0
 8008970:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008974:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008978:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800897c:	4689      	mov	r9, r1
 800897e:	4692      	mov	sl, r2
 8008980:	eb19 0005 	adds.w	r0, r9, r5
 8008984:	eb4a 0106 	adc.w	r1, sl, r6
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	685b      	ldr	r3, [r3, #4]
 800898c:	461d      	mov	r5, r3
 800898e:	f04f 0600 	mov.w	r6, #0
 8008992:	196b      	adds	r3, r5, r5
 8008994:	eb46 0406 	adc.w	r4, r6, r6
 8008998:	461a      	mov	r2, r3
 800899a:	4623      	mov	r3, r4
 800899c:	f7f8 f974 	bl	8000c88 <__aeabi_uldivmod>
 80089a0:	4603      	mov	r3, r0
 80089a2:	460c      	mov	r4, r1
 80089a4:	461a      	mov	r2, r3
 80089a6:	4b0c      	ldr	r3, [pc, #48]	; (80089d8 <UART_SetConfig+0x384>)
 80089a8:	fba3 1302 	umull	r1, r3, r3, r2
 80089ac:	095b      	lsrs	r3, r3, #5
 80089ae:	2164      	movs	r1, #100	; 0x64
 80089b0:	fb01 f303 	mul.w	r3, r1, r3
 80089b4:	1ad3      	subs	r3, r2, r3
 80089b6:	00db      	lsls	r3, r3, #3
 80089b8:	3332      	adds	r3, #50	; 0x32
 80089ba:	4a07      	ldr	r2, [pc, #28]	; (80089d8 <UART_SetConfig+0x384>)
 80089bc:	fba2 2303 	umull	r2, r3, r2, r3
 80089c0:	095b      	lsrs	r3, r3, #5
 80089c2:	f003 0207 	and.w	r2, r3, #7
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	4442      	add	r2, r8
 80089cc:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80089ce:	e1b2      	b.n	8008d36 <UART_SetConfig+0x6e2>
 80089d0:	40011000 	.word	0x40011000
 80089d4:	40011400 	.word	0x40011400
 80089d8:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	4ad7      	ldr	r2, [pc, #860]	; (8008d40 <UART_SetConfig+0x6ec>)
 80089e2:	4293      	cmp	r3, r2
 80089e4:	d005      	beq.n	80089f2 <UART_SetConfig+0x39e>
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	4ad6      	ldr	r2, [pc, #856]	; (8008d44 <UART_SetConfig+0x6f0>)
 80089ec:	4293      	cmp	r3, r2
 80089ee:	f040 80d1 	bne.w	8008b94 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80089f2:	f7fe f84f 	bl	8006a94 <HAL_RCC_GetPCLK2Freq>
 80089f6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80089f8:	68bb      	ldr	r3, [r7, #8]
 80089fa:	469a      	mov	sl, r3
 80089fc:	f04f 0b00 	mov.w	fp, #0
 8008a00:	46d0      	mov	r8, sl
 8008a02:	46d9      	mov	r9, fp
 8008a04:	eb18 0308 	adds.w	r3, r8, r8
 8008a08:	eb49 0409 	adc.w	r4, r9, r9
 8008a0c:	4698      	mov	r8, r3
 8008a0e:	46a1      	mov	r9, r4
 8008a10:	eb18 080a 	adds.w	r8, r8, sl
 8008a14:	eb49 090b 	adc.w	r9, r9, fp
 8008a18:	f04f 0100 	mov.w	r1, #0
 8008a1c:	f04f 0200 	mov.w	r2, #0
 8008a20:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8008a24:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8008a28:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008a2c:	4688      	mov	r8, r1
 8008a2e:	4691      	mov	r9, r2
 8008a30:	eb1a 0508 	adds.w	r5, sl, r8
 8008a34:	eb4b 0609 	adc.w	r6, fp, r9
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	685b      	ldr	r3, [r3, #4]
 8008a3c:	4619      	mov	r1, r3
 8008a3e:	f04f 0200 	mov.w	r2, #0
 8008a42:	f04f 0300 	mov.w	r3, #0
 8008a46:	f04f 0400 	mov.w	r4, #0
 8008a4a:	0094      	lsls	r4, r2, #2
 8008a4c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008a50:	008b      	lsls	r3, r1, #2
 8008a52:	461a      	mov	r2, r3
 8008a54:	4623      	mov	r3, r4
 8008a56:	4628      	mov	r0, r5
 8008a58:	4631      	mov	r1, r6
 8008a5a:	f7f8 f915 	bl	8000c88 <__aeabi_uldivmod>
 8008a5e:	4603      	mov	r3, r0
 8008a60:	460c      	mov	r4, r1
 8008a62:	461a      	mov	r2, r3
 8008a64:	4bb8      	ldr	r3, [pc, #736]	; (8008d48 <UART_SetConfig+0x6f4>)
 8008a66:	fba3 2302 	umull	r2, r3, r3, r2
 8008a6a:	095b      	lsrs	r3, r3, #5
 8008a6c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8008a70:	68bb      	ldr	r3, [r7, #8]
 8008a72:	469b      	mov	fp, r3
 8008a74:	f04f 0c00 	mov.w	ip, #0
 8008a78:	46d9      	mov	r9, fp
 8008a7a:	46e2      	mov	sl, ip
 8008a7c:	eb19 0309 	adds.w	r3, r9, r9
 8008a80:	eb4a 040a 	adc.w	r4, sl, sl
 8008a84:	4699      	mov	r9, r3
 8008a86:	46a2      	mov	sl, r4
 8008a88:	eb19 090b 	adds.w	r9, r9, fp
 8008a8c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008a90:	f04f 0100 	mov.w	r1, #0
 8008a94:	f04f 0200 	mov.w	r2, #0
 8008a98:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008a9c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008aa0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008aa4:	4689      	mov	r9, r1
 8008aa6:	4692      	mov	sl, r2
 8008aa8:	eb1b 0509 	adds.w	r5, fp, r9
 8008aac:	eb4c 060a 	adc.w	r6, ip, sl
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	685b      	ldr	r3, [r3, #4]
 8008ab4:	4619      	mov	r1, r3
 8008ab6:	f04f 0200 	mov.w	r2, #0
 8008aba:	f04f 0300 	mov.w	r3, #0
 8008abe:	f04f 0400 	mov.w	r4, #0
 8008ac2:	0094      	lsls	r4, r2, #2
 8008ac4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008ac8:	008b      	lsls	r3, r1, #2
 8008aca:	461a      	mov	r2, r3
 8008acc:	4623      	mov	r3, r4
 8008ace:	4628      	mov	r0, r5
 8008ad0:	4631      	mov	r1, r6
 8008ad2:	f7f8 f8d9 	bl	8000c88 <__aeabi_uldivmod>
 8008ad6:	4603      	mov	r3, r0
 8008ad8:	460c      	mov	r4, r1
 8008ada:	461a      	mov	r2, r3
 8008adc:	4b9a      	ldr	r3, [pc, #616]	; (8008d48 <UART_SetConfig+0x6f4>)
 8008ade:	fba3 1302 	umull	r1, r3, r3, r2
 8008ae2:	095b      	lsrs	r3, r3, #5
 8008ae4:	2164      	movs	r1, #100	; 0x64
 8008ae6:	fb01 f303 	mul.w	r3, r1, r3
 8008aea:	1ad3      	subs	r3, r2, r3
 8008aec:	011b      	lsls	r3, r3, #4
 8008aee:	3332      	adds	r3, #50	; 0x32
 8008af0:	4a95      	ldr	r2, [pc, #596]	; (8008d48 <UART_SetConfig+0x6f4>)
 8008af2:	fba2 2303 	umull	r2, r3, r2, r3
 8008af6:	095b      	lsrs	r3, r3, #5
 8008af8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008afc:	4498      	add	r8, r3
 8008afe:	68bb      	ldr	r3, [r7, #8]
 8008b00:	469b      	mov	fp, r3
 8008b02:	f04f 0c00 	mov.w	ip, #0
 8008b06:	46d9      	mov	r9, fp
 8008b08:	46e2      	mov	sl, ip
 8008b0a:	eb19 0309 	adds.w	r3, r9, r9
 8008b0e:	eb4a 040a 	adc.w	r4, sl, sl
 8008b12:	4699      	mov	r9, r3
 8008b14:	46a2      	mov	sl, r4
 8008b16:	eb19 090b 	adds.w	r9, r9, fp
 8008b1a:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008b1e:	f04f 0100 	mov.w	r1, #0
 8008b22:	f04f 0200 	mov.w	r2, #0
 8008b26:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008b2a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008b2e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008b32:	4689      	mov	r9, r1
 8008b34:	4692      	mov	sl, r2
 8008b36:	eb1b 0509 	adds.w	r5, fp, r9
 8008b3a:	eb4c 060a 	adc.w	r6, ip, sl
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	685b      	ldr	r3, [r3, #4]
 8008b42:	4619      	mov	r1, r3
 8008b44:	f04f 0200 	mov.w	r2, #0
 8008b48:	f04f 0300 	mov.w	r3, #0
 8008b4c:	f04f 0400 	mov.w	r4, #0
 8008b50:	0094      	lsls	r4, r2, #2
 8008b52:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008b56:	008b      	lsls	r3, r1, #2
 8008b58:	461a      	mov	r2, r3
 8008b5a:	4623      	mov	r3, r4
 8008b5c:	4628      	mov	r0, r5
 8008b5e:	4631      	mov	r1, r6
 8008b60:	f7f8 f892 	bl	8000c88 <__aeabi_uldivmod>
 8008b64:	4603      	mov	r3, r0
 8008b66:	460c      	mov	r4, r1
 8008b68:	461a      	mov	r2, r3
 8008b6a:	4b77      	ldr	r3, [pc, #476]	; (8008d48 <UART_SetConfig+0x6f4>)
 8008b6c:	fba3 1302 	umull	r1, r3, r3, r2
 8008b70:	095b      	lsrs	r3, r3, #5
 8008b72:	2164      	movs	r1, #100	; 0x64
 8008b74:	fb01 f303 	mul.w	r3, r1, r3
 8008b78:	1ad3      	subs	r3, r2, r3
 8008b7a:	011b      	lsls	r3, r3, #4
 8008b7c:	3332      	adds	r3, #50	; 0x32
 8008b7e:	4a72      	ldr	r2, [pc, #456]	; (8008d48 <UART_SetConfig+0x6f4>)
 8008b80:	fba2 2303 	umull	r2, r3, r2, r3
 8008b84:	095b      	lsrs	r3, r3, #5
 8008b86:	f003 020f 	and.w	r2, r3, #15
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	4442      	add	r2, r8
 8008b90:	609a      	str	r2, [r3, #8]
 8008b92:	e0d0      	b.n	8008d36 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8008b94:	f7fd ff6a 	bl	8006a6c <HAL_RCC_GetPCLK1Freq>
 8008b98:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008b9a:	68bb      	ldr	r3, [r7, #8]
 8008b9c:	469a      	mov	sl, r3
 8008b9e:	f04f 0b00 	mov.w	fp, #0
 8008ba2:	46d0      	mov	r8, sl
 8008ba4:	46d9      	mov	r9, fp
 8008ba6:	eb18 0308 	adds.w	r3, r8, r8
 8008baa:	eb49 0409 	adc.w	r4, r9, r9
 8008bae:	4698      	mov	r8, r3
 8008bb0:	46a1      	mov	r9, r4
 8008bb2:	eb18 080a 	adds.w	r8, r8, sl
 8008bb6:	eb49 090b 	adc.w	r9, r9, fp
 8008bba:	f04f 0100 	mov.w	r1, #0
 8008bbe:	f04f 0200 	mov.w	r2, #0
 8008bc2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8008bc6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8008bca:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008bce:	4688      	mov	r8, r1
 8008bd0:	4691      	mov	r9, r2
 8008bd2:	eb1a 0508 	adds.w	r5, sl, r8
 8008bd6:	eb4b 0609 	adc.w	r6, fp, r9
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	685b      	ldr	r3, [r3, #4]
 8008bde:	4619      	mov	r1, r3
 8008be0:	f04f 0200 	mov.w	r2, #0
 8008be4:	f04f 0300 	mov.w	r3, #0
 8008be8:	f04f 0400 	mov.w	r4, #0
 8008bec:	0094      	lsls	r4, r2, #2
 8008bee:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008bf2:	008b      	lsls	r3, r1, #2
 8008bf4:	461a      	mov	r2, r3
 8008bf6:	4623      	mov	r3, r4
 8008bf8:	4628      	mov	r0, r5
 8008bfa:	4631      	mov	r1, r6
 8008bfc:	f7f8 f844 	bl	8000c88 <__aeabi_uldivmod>
 8008c00:	4603      	mov	r3, r0
 8008c02:	460c      	mov	r4, r1
 8008c04:	461a      	mov	r2, r3
 8008c06:	4b50      	ldr	r3, [pc, #320]	; (8008d48 <UART_SetConfig+0x6f4>)
 8008c08:	fba3 2302 	umull	r2, r3, r3, r2
 8008c0c:	095b      	lsrs	r3, r3, #5
 8008c0e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8008c12:	68bb      	ldr	r3, [r7, #8]
 8008c14:	469b      	mov	fp, r3
 8008c16:	f04f 0c00 	mov.w	ip, #0
 8008c1a:	46d9      	mov	r9, fp
 8008c1c:	46e2      	mov	sl, ip
 8008c1e:	eb19 0309 	adds.w	r3, r9, r9
 8008c22:	eb4a 040a 	adc.w	r4, sl, sl
 8008c26:	4699      	mov	r9, r3
 8008c28:	46a2      	mov	sl, r4
 8008c2a:	eb19 090b 	adds.w	r9, r9, fp
 8008c2e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008c32:	f04f 0100 	mov.w	r1, #0
 8008c36:	f04f 0200 	mov.w	r2, #0
 8008c3a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008c3e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008c42:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008c46:	4689      	mov	r9, r1
 8008c48:	4692      	mov	sl, r2
 8008c4a:	eb1b 0509 	adds.w	r5, fp, r9
 8008c4e:	eb4c 060a 	adc.w	r6, ip, sl
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	685b      	ldr	r3, [r3, #4]
 8008c56:	4619      	mov	r1, r3
 8008c58:	f04f 0200 	mov.w	r2, #0
 8008c5c:	f04f 0300 	mov.w	r3, #0
 8008c60:	f04f 0400 	mov.w	r4, #0
 8008c64:	0094      	lsls	r4, r2, #2
 8008c66:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008c6a:	008b      	lsls	r3, r1, #2
 8008c6c:	461a      	mov	r2, r3
 8008c6e:	4623      	mov	r3, r4
 8008c70:	4628      	mov	r0, r5
 8008c72:	4631      	mov	r1, r6
 8008c74:	f7f8 f808 	bl	8000c88 <__aeabi_uldivmod>
 8008c78:	4603      	mov	r3, r0
 8008c7a:	460c      	mov	r4, r1
 8008c7c:	461a      	mov	r2, r3
 8008c7e:	4b32      	ldr	r3, [pc, #200]	; (8008d48 <UART_SetConfig+0x6f4>)
 8008c80:	fba3 1302 	umull	r1, r3, r3, r2
 8008c84:	095b      	lsrs	r3, r3, #5
 8008c86:	2164      	movs	r1, #100	; 0x64
 8008c88:	fb01 f303 	mul.w	r3, r1, r3
 8008c8c:	1ad3      	subs	r3, r2, r3
 8008c8e:	011b      	lsls	r3, r3, #4
 8008c90:	3332      	adds	r3, #50	; 0x32
 8008c92:	4a2d      	ldr	r2, [pc, #180]	; (8008d48 <UART_SetConfig+0x6f4>)
 8008c94:	fba2 2303 	umull	r2, r3, r2, r3
 8008c98:	095b      	lsrs	r3, r3, #5
 8008c9a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008c9e:	4498      	add	r8, r3
 8008ca0:	68bb      	ldr	r3, [r7, #8]
 8008ca2:	469b      	mov	fp, r3
 8008ca4:	f04f 0c00 	mov.w	ip, #0
 8008ca8:	46d9      	mov	r9, fp
 8008caa:	46e2      	mov	sl, ip
 8008cac:	eb19 0309 	adds.w	r3, r9, r9
 8008cb0:	eb4a 040a 	adc.w	r4, sl, sl
 8008cb4:	4699      	mov	r9, r3
 8008cb6:	46a2      	mov	sl, r4
 8008cb8:	eb19 090b 	adds.w	r9, r9, fp
 8008cbc:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008cc0:	f04f 0100 	mov.w	r1, #0
 8008cc4:	f04f 0200 	mov.w	r2, #0
 8008cc8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008ccc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008cd0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008cd4:	4689      	mov	r9, r1
 8008cd6:	4692      	mov	sl, r2
 8008cd8:	eb1b 0509 	adds.w	r5, fp, r9
 8008cdc:	eb4c 060a 	adc.w	r6, ip, sl
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	685b      	ldr	r3, [r3, #4]
 8008ce4:	4619      	mov	r1, r3
 8008ce6:	f04f 0200 	mov.w	r2, #0
 8008cea:	f04f 0300 	mov.w	r3, #0
 8008cee:	f04f 0400 	mov.w	r4, #0
 8008cf2:	0094      	lsls	r4, r2, #2
 8008cf4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008cf8:	008b      	lsls	r3, r1, #2
 8008cfa:	461a      	mov	r2, r3
 8008cfc:	4623      	mov	r3, r4
 8008cfe:	4628      	mov	r0, r5
 8008d00:	4631      	mov	r1, r6
 8008d02:	f7f7 ffc1 	bl	8000c88 <__aeabi_uldivmod>
 8008d06:	4603      	mov	r3, r0
 8008d08:	460c      	mov	r4, r1
 8008d0a:	461a      	mov	r2, r3
 8008d0c:	4b0e      	ldr	r3, [pc, #56]	; (8008d48 <UART_SetConfig+0x6f4>)
 8008d0e:	fba3 1302 	umull	r1, r3, r3, r2
 8008d12:	095b      	lsrs	r3, r3, #5
 8008d14:	2164      	movs	r1, #100	; 0x64
 8008d16:	fb01 f303 	mul.w	r3, r1, r3
 8008d1a:	1ad3      	subs	r3, r2, r3
 8008d1c:	011b      	lsls	r3, r3, #4
 8008d1e:	3332      	adds	r3, #50	; 0x32
 8008d20:	4a09      	ldr	r2, [pc, #36]	; (8008d48 <UART_SetConfig+0x6f4>)
 8008d22:	fba2 2303 	umull	r2, r3, r2, r3
 8008d26:	095b      	lsrs	r3, r3, #5
 8008d28:	f003 020f 	and.w	r2, r3, #15
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	4442      	add	r2, r8
 8008d32:	609a      	str	r2, [r3, #8]
}
 8008d34:	e7ff      	b.n	8008d36 <UART_SetConfig+0x6e2>
 8008d36:	bf00      	nop
 8008d38:	3714      	adds	r7, #20
 8008d3a:	46bd      	mov	sp, r7
 8008d3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d40:	40011000 	.word	0x40011000
 8008d44:	40011400 	.word	0x40011400
 8008d48:	51eb851f 	.word	0x51eb851f

08008d4c <__errno>:
 8008d4c:	4b01      	ldr	r3, [pc, #4]	; (8008d54 <__errno+0x8>)
 8008d4e:	6818      	ldr	r0, [r3, #0]
 8008d50:	4770      	bx	lr
 8008d52:	bf00      	nop
 8008d54:	2000000c 	.word	0x2000000c

08008d58 <__libc_init_array>:
 8008d58:	b570      	push	{r4, r5, r6, lr}
 8008d5a:	4e0d      	ldr	r6, [pc, #52]	; (8008d90 <__libc_init_array+0x38>)
 8008d5c:	4c0d      	ldr	r4, [pc, #52]	; (8008d94 <__libc_init_array+0x3c>)
 8008d5e:	1ba4      	subs	r4, r4, r6
 8008d60:	10a4      	asrs	r4, r4, #2
 8008d62:	2500      	movs	r5, #0
 8008d64:	42a5      	cmp	r5, r4
 8008d66:	d109      	bne.n	8008d7c <__libc_init_array+0x24>
 8008d68:	4e0b      	ldr	r6, [pc, #44]	; (8008d98 <__libc_init_array+0x40>)
 8008d6a:	4c0c      	ldr	r4, [pc, #48]	; (8008d9c <__libc_init_array+0x44>)
 8008d6c:	f004 fa5e 	bl	800d22c <_init>
 8008d70:	1ba4      	subs	r4, r4, r6
 8008d72:	10a4      	asrs	r4, r4, #2
 8008d74:	2500      	movs	r5, #0
 8008d76:	42a5      	cmp	r5, r4
 8008d78:	d105      	bne.n	8008d86 <__libc_init_array+0x2e>
 8008d7a:	bd70      	pop	{r4, r5, r6, pc}
 8008d7c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008d80:	4798      	blx	r3
 8008d82:	3501      	adds	r5, #1
 8008d84:	e7ee      	b.n	8008d64 <__libc_init_array+0xc>
 8008d86:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008d8a:	4798      	blx	r3
 8008d8c:	3501      	adds	r5, #1
 8008d8e:	e7f2      	b.n	8008d76 <__libc_init_array+0x1e>
 8008d90:	0800d7b8 	.word	0x0800d7b8
 8008d94:	0800d7b8 	.word	0x0800d7b8
 8008d98:	0800d7b8 	.word	0x0800d7b8
 8008d9c:	0800d7bc 	.word	0x0800d7bc

08008da0 <memcpy>:
 8008da0:	b510      	push	{r4, lr}
 8008da2:	1e43      	subs	r3, r0, #1
 8008da4:	440a      	add	r2, r1
 8008da6:	4291      	cmp	r1, r2
 8008da8:	d100      	bne.n	8008dac <memcpy+0xc>
 8008daa:	bd10      	pop	{r4, pc}
 8008dac:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008db0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008db4:	e7f7      	b.n	8008da6 <memcpy+0x6>

08008db6 <memset>:
 8008db6:	4402      	add	r2, r0
 8008db8:	4603      	mov	r3, r0
 8008dba:	4293      	cmp	r3, r2
 8008dbc:	d100      	bne.n	8008dc0 <memset+0xa>
 8008dbe:	4770      	bx	lr
 8008dc0:	f803 1b01 	strb.w	r1, [r3], #1
 8008dc4:	e7f9      	b.n	8008dba <memset+0x4>

08008dc6 <__cvt>:
 8008dc6:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008dca:	ec55 4b10 	vmov	r4, r5, d0
 8008dce:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8008dd0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008dd4:	2d00      	cmp	r5, #0
 8008dd6:	460e      	mov	r6, r1
 8008dd8:	4691      	mov	r9, r2
 8008dda:	4619      	mov	r1, r3
 8008ddc:	bfb8      	it	lt
 8008dde:	4622      	movlt	r2, r4
 8008de0:	462b      	mov	r3, r5
 8008de2:	f027 0720 	bic.w	r7, r7, #32
 8008de6:	bfbb      	ittet	lt
 8008de8:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008dec:	461d      	movlt	r5, r3
 8008dee:	2300      	movge	r3, #0
 8008df0:	232d      	movlt	r3, #45	; 0x2d
 8008df2:	bfb8      	it	lt
 8008df4:	4614      	movlt	r4, r2
 8008df6:	2f46      	cmp	r7, #70	; 0x46
 8008df8:	700b      	strb	r3, [r1, #0]
 8008dfa:	d004      	beq.n	8008e06 <__cvt+0x40>
 8008dfc:	2f45      	cmp	r7, #69	; 0x45
 8008dfe:	d100      	bne.n	8008e02 <__cvt+0x3c>
 8008e00:	3601      	adds	r6, #1
 8008e02:	2102      	movs	r1, #2
 8008e04:	e000      	b.n	8008e08 <__cvt+0x42>
 8008e06:	2103      	movs	r1, #3
 8008e08:	ab03      	add	r3, sp, #12
 8008e0a:	9301      	str	r3, [sp, #4]
 8008e0c:	ab02      	add	r3, sp, #8
 8008e0e:	9300      	str	r3, [sp, #0]
 8008e10:	4632      	mov	r2, r6
 8008e12:	4653      	mov	r3, sl
 8008e14:	ec45 4b10 	vmov	d0, r4, r5
 8008e18:	f001 feb2 	bl	800ab80 <_dtoa_r>
 8008e1c:	2f47      	cmp	r7, #71	; 0x47
 8008e1e:	4680      	mov	r8, r0
 8008e20:	d102      	bne.n	8008e28 <__cvt+0x62>
 8008e22:	f019 0f01 	tst.w	r9, #1
 8008e26:	d026      	beq.n	8008e76 <__cvt+0xb0>
 8008e28:	2f46      	cmp	r7, #70	; 0x46
 8008e2a:	eb08 0906 	add.w	r9, r8, r6
 8008e2e:	d111      	bne.n	8008e54 <__cvt+0x8e>
 8008e30:	f898 3000 	ldrb.w	r3, [r8]
 8008e34:	2b30      	cmp	r3, #48	; 0x30
 8008e36:	d10a      	bne.n	8008e4e <__cvt+0x88>
 8008e38:	2200      	movs	r2, #0
 8008e3a:	2300      	movs	r3, #0
 8008e3c:	4620      	mov	r0, r4
 8008e3e:	4629      	mov	r1, r5
 8008e40:	f7f7 fe42 	bl	8000ac8 <__aeabi_dcmpeq>
 8008e44:	b918      	cbnz	r0, 8008e4e <__cvt+0x88>
 8008e46:	f1c6 0601 	rsb	r6, r6, #1
 8008e4a:	f8ca 6000 	str.w	r6, [sl]
 8008e4e:	f8da 3000 	ldr.w	r3, [sl]
 8008e52:	4499      	add	r9, r3
 8008e54:	2200      	movs	r2, #0
 8008e56:	2300      	movs	r3, #0
 8008e58:	4620      	mov	r0, r4
 8008e5a:	4629      	mov	r1, r5
 8008e5c:	f7f7 fe34 	bl	8000ac8 <__aeabi_dcmpeq>
 8008e60:	b938      	cbnz	r0, 8008e72 <__cvt+0xac>
 8008e62:	2230      	movs	r2, #48	; 0x30
 8008e64:	9b03      	ldr	r3, [sp, #12]
 8008e66:	454b      	cmp	r3, r9
 8008e68:	d205      	bcs.n	8008e76 <__cvt+0xb0>
 8008e6a:	1c59      	adds	r1, r3, #1
 8008e6c:	9103      	str	r1, [sp, #12]
 8008e6e:	701a      	strb	r2, [r3, #0]
 8008e70:	e7f8      	b.n	8008e64 <__cvt+0x9e>
 8008e72:	f8cd 900c 	str.w	r9, [sp, #12]
 8008e76:	9b03      	ldr	r3, [sp, #12]
 8008e78:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008e7a:	eba3 0308 	sub.w	r3, r3, r8
 8008e7e:	4640      	mov	r0, r8
 8008e80:	6013      	str	r3, [r2, #0]
 8008e82:	b004      	add	sp, #16
 8008e84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08008e88 <__exponent>:
 8008e88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008e8a:	2900      	cmp	r1, #0
 8008e8c:	4604      	mov	r4, r0
 8008e8e:	bfba      	itte	lt
 8008e90:	4249      	neglt	r1, r1
 8008e92:	232d      	movlt	r3, #45	; 0x2d
 8008e94:	232b      	movge	r3, #43	; 0x2b
 8008e96:	2909      	cmp	r1, #9
 8008e98:	f804 2b02 	strb.w	r2, [r4], #2
 8008e9c:	7043      	strb	r3, [r0, #1]
 8008e9e:	dd20      	ble.n	8008ee2 <__exponent+0x5a>
 8008ea0:	f10d 0307 	add.w	r3, sp, #7
 8008ea4:	461f      	mov	r7, r3
 8008ea6:	260a      	movs	r6, #10
 8008ea8:	fb91 f5f6 	sdiv	r5, r1, r6
 8008eac:	fb06 1115 	mls	r1, r6, r5, r1
 8008eb0:	3130      	adds	r1, #48	; 0x30
 8008eb2:	2d09      	cmp	r5, #9
 8008eb4:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008eb8:	f103 32ff 	add.w	r2, r3, #4294967295
 8008ebc:	4629      	mov	r1, r5
 8008ebe:	dc09      	bgt.n	8008ed4 <__exponent+0x4c>
 8008ec0:	3130      	adds	r1, #48	; 0x30
 8008ec2:	3b02      	subs	r3, #2
 8008ec4:	f802 1c01 	strb.w	r1, [r2, #-1]
 8008ec8:	42bb      	cmp	r3, r7
 8008eca:	4622      	mov	r2, r4
 8008ecc:	d304      	bcc.n	8008ed8 <__exponent+0x50>
 8008ece:	1a10      	subs	r0, r2, r0
 8008ed0:	b003      	add	sp, #12
 8008ed2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ed4:	4613      	mov	r3, r2
 8008ed6:	e7e7      	b.n	8008ea8 <__exponent+0x20>
 8008ed8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008edc:	f804 2b01 	strb.w	r2, [r4], #1
 8008ee0:	e7f2      	b.n	8008ec8 <__exponent+0x40>
 8008ee2:	2330      	movs	r3, #48	; 0x30
 8008ee4:	4419      	add	r1, r3
 8008ee6:	7083      	strb	r3, [r0, #2]
 8008ee8:	1d02      	adds	r2, r0, #4
 8008eea:	70c1      	strb	r1, [r0, #3]
 8008eec:	e7ef      	b.n	8008ece <__exponent+0x46>
	...

08008ef0 <_printf_float>:
 8008ef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ef4:	b08d      	sub	sp, #52	; 0x34
 8008ef6:	460c      	mov	r4, r1
 8008ef8:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8008efc:	4616      	mov	r6, r2
 8008efe:	461f      	mov	r7, r3
 8008f00:	4605      	mov	r5, r0
 8008f02:	f003 f89b 	bl	800c03c <_localeconv_r>
 8008f06:	6803      	ldr	r3, [r0, #0]
 8008f08:	9304      	str	r3, [sp, #16]
 8008f0a:	4618      	mov	r0, r3
 8008f0c:	f7f7 f960 	bl	80001d0 <strlen>
 8008f10:	2300      	movs	r3, #0
 8008f12:	930a      	str	r3, [sp, #40]	; 0x28
 8008f14:	f8d8 3000 	ldr.w	r3, [r8]
 8008f18:	9005      	str	r0, [sp, #20]
 8008f1a:	3307      	adds	r3, #7
 8008f1c:	f023 0307 	bic.w	r3, r3, #7
 8008f20:	f103 0208 	add.w	r2, r3, #8
 8008f24:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008f28:	f8d4 b000 	ldr.w	fp, [r4]
 8008f2c:	f8c8 2000 	str.w	r2, [r8]
 8008f30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f34:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008f38:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8008f3c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008f40:	9307      	str	r3, [sp, #28]
 8008f42:	f8cd 8018 	str.w	r8, [sp, #24]
 8008f46:	f04f 32ff 	mov.w	r2, #4294967295
 8008f4a:	4ba7      	ldr	r3, [pc, #668]	; (80091e8 <_printf_float+0x2f8>)
 8008f4c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008f50:	f7f7 fdec 	bl	8000b2c <__aeabi_dcmpun>
 8008f54:	bb70      	cbnz	r0, 8008fb4 <_printf_float+0xc4>
 8008f56:	f04f 32ff 	mov.w	r2, #4294967295
 8008f5a:	4ba3      	ldr	r3, [pc, #652]	; (80091e8 <_printf_float+0x2f8>)
 8008f5c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008f60:	f7f7 fdc6 	bl	8000af0 <__aeabi_dcmple>
 8008f64:	bb30      	cbnz	r0, 8008fb4 <_printf_float+0xc4>
 8008f66:	2200      	movs	r2, #0
 8008f68:	2300      	movs	r3, #0
 8008f6a:	4640      	mov	r0, r8
 8008f6c:	4649      	mov	r1, r9
 8008f6e:	f7f7 fdb5 	bl	8000adc <__aeabi_dcmplt>
 8008f72:	b110      	cbz	r0, 8008f7a <_printf_float+0x8a>
 8008f74:	232d      	movs	r3, #45	; 0x2d
 8008f76:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008f7a:	4a9c      	ldr	r2, [pc, #624]	; (80091ec <_printf_float+0x2fc>)
 8008f7c:	4b9c      	ldr	r3, [pc, #624]	; (80091f0 <_printf_float+0x300>)
 8008f7e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8008f82:	bf8c      	ite	hi
 8008f84:	4690      	movhi	r8, r2
 8008f86:	4698      	movls	r8, r3
 8008f88:	2303      	movs	r3, #3
 8008f8a:	f02b 0204 	bic.w	r2, fp, #4
 8008f8e:	6123      	str	r3, [r4, #16]
 8008f90:	6022      	str	r2, [r4, #0]
 8008f92:	f04f 0900 	mov.w	r9, #0
 8008f96:	9700      	str	r7, [sp, #0]
 8008f98:	4633      	mov	r3, r6
 8008f9a:	aa0b      	add	r2, sp, #44	; 0x2c
 8008f9c:	4621      	mov	r1, r4
 8008f9e:	4628      	mov	r0, r5
 8008fa0:	f000 f9e6 	bl	8009370 <_printf_common>
 8008fa4:	3001      	adds	r0, #1
 8008fa6:	f040 808d 	bne.w	80090c4 <_printf_float+0x1d4>
 8008faa:	f04f 30ff 	mov.w	r0, #4294967295
 8008fae:	b00d      	add	sp, #52	; 0x34
 8008fb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fb4:	4642      	mov	r2, r8
 8008fb6:	464b      	mov	r3, r9
 8008fb8:	4640      	mov	r0, r8
 8008fba:	4649      	mov	r1, r9
 8008fbc:	f7f7 fdb6 	bl	8000b2c <__aeabi_dcmpun>
 8008fc0:	b110      	cbz	r0, 8008fc8 <_printf_float+0xd8>
 8008fc2:	4a8c      	ldr	r2, [pc, #560]	; (80091f4 <_printf_float+0x304>)
 8008fc4:	4b8c      	ldr	r3, [pc, #560]	; (80091f8 <_printf_float+0x308>)
 8008fc6:	e7da      	b.n	8008f7e <_printf_float+0x8e>
 8008fc8:	6861      	ldr	r1, [r4, #4]
 8008fca:	1c4b      	adds	r3, r1, #1
 8008fcc:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8008fd0:	a80a      	add	r0, sp, #40	; 0x28
 8008fd2:	d13e      	bne.n	8009052 <_printf_float+0x162>
 8008fd4:	2306      	movs	r3, #6
 8008fd6:	6063      	str	r3, [r4, #4]
 8008fd8:	2300      	movs	r3, #0
 8008fda:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8008fde:	ab09      	add	r3, sp, #36	; 0x24
 8008fe0:	9300      	str	r3, [sp, #0]
 8008fe2:	ec49 8b10 	vmov	d0, r8, r9
 8008fe6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008fea:	6022      	str	r2, [r4, #0]
 8008fec:	f8cd a004 	str.w	sl, [sp, #4]
 8008ff0:	6861      	ldr	r1, [r4, #4]
 8008ff2:	4628      	mov	r0, r5
 8008ff4:	f7ff fee7 	bl	8008dc6 <__cvt>
 8008ff8:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8008ffc:	2b47      	cmp	r3, #71	; 0x47
 8008ffe:	4680      	mov	r8, r0
 8009000:	d109      	bne.n	8009016 <_printf_float+0x126>
 8009002:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009004:	1cd8      	adds	r0, r3, #3
 8009006:	db02      	blt.n	800900e <_printf_float+0x11e>
 8009008:	6862      	ldr	r2, [r4, #4]
 800900a:	4293      	cmp	r3, r2
 800900c:	dd47      	ble.n	800909e <_printf_float+0x1ae>
 800900e:	f1aa 0a02 	sub.w	sl, sl, #2
 8009012:	fa5f fa8a 	uxtb.w	sl, sl
 8009016:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800901a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800901c:	d824      	bhi.n	8009068 <_printf_float+0x178>
 800901e:	3901      	subs	r1, #1
 8009020:	4652      	mov	r2, sl
 8009022:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009026:	9109      	str	r1, [sp, #36]	; 0x24
 8009028:	f7ff ff2e 	bl	8008e88 <__exponent>
 800902c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800902e:	1813      	adds	r3, r2, r0
 8009030:	2a01      	cmp	r2, #1
 8009032:	4681      	mov	r9, r0
 8009034:	6123      	str	r3, [r4, #16]
 8009036:	dc02      	bgt.n	800903e <_printf_float+0x14e>
 8009038:	6822      	ldr	r2, [r4, #0]
 800903a:	07d1      	lsls	r1, r2, #31
 800903c:	d501      	bpl.n	8009042 <_printf_float+0x152>
 800903e:	3301      	adds	r3, #1
 8009040:	6123      	str	r3, [r4, #16]
 8009042:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009046:	2b00      	cmp	r3, #0
 8009048:	d0a5      	beq.n	8008f96 <_printf_float+0xa6>
 800904a:	232d      	movs	r3, #45	; 0x2d
 800904c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009050:	e7a1      	b.n	8008f96 <_printf_float+0xa6>
 8009052:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8009056:	f000 8177 	beq.w	8009348 <_printf_float+0x458>
 800905a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800905e:	d1bb      	bne.n	8008fd8 <_printf_float+0xe8>
 8009060:	2900      	cmp	r1, #0
 8009062:	d1b9      	bne.n	8008fd8 <_printf_float+0xe8>
 8009064:	2301      	movs	r3, #1
 8009066:	e7b6      	b.n	8008fd6 <_printf_float+0xe6>
 8009068:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800906c:	d119      	bne.n	80090a2 <_printf_float+0x1b2>
 800906e:	2900      	cmp	r1, #0
 8009070:	6863      	ldr	r3, [r4, #4]
 8009072:	dd0c      	ble.n	800908e <_printf_float+0x19e>
 8009074:	6121      	str	r1, [r4, #16]
 8009076:	b913      	cbnz	r3, 800907e <_printf_float+0x18e>
 8009078:	6822      	ldr	r2, [r4, #0]
 800907a:	07d2      	lsls	r2, r2, #31
 800907c:	d502      	bpl.n	8009084 <_printf_float+0x194>
 800907e:	3301      	adds	r3, #1
 8009080:	440b      	add	r3, r1
 8009082:	6123      	str	r3, [r4, #16]
 8009084:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009086:	65a3      	str	r3, [r4, #88]	; 0x58
 8009088:	f04f 0900 	mov.w	r9, #0
 800908c:	e7d9      	b.n	8009042 <_printf_float+0x152>
 800908e:	b913      	cbnz	r3, 8009096 <_printf_float+0x1a6>
 8009090:	6822      	ldr	r2, [r4, #0]
 8009092:	07d0      	lsls	r0, r2, #31
 8009094:	d501      	bpl.n	800909a <_printf_float+0x1aa>
 8009096:	3302      	adds	r3, #2
 8009098:	e7f3      	b.n	8009082 <_printf_float+0x192>
 800909a:	2301      	movs	r3, #1
 800909c:	e7f1      	b.n	8009082 <_printf_float+0x192>
 800909e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80090a2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80090a6:	4293      	cmp	r3, r2
 80090a8:	db05      	blt.n	80090b6 <_printf_float+0x1c6>
 80090aa:	6822      	ldr	r2, [r4, #0]
 80090ac:	6123      	str	r3, [r4, #16]
 80090ae:	07d1      	lsls	r1, r2, #31
 80090b0:	d5e8      	bpl.n	8009084 <_printf_float+0x194>
 80090b2:	3301      	adds	r3, #1
 80090b4:	e7e5      	b.n	8009082 <_printf_float+0x192>
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	bfd4      	ite	le
 80090ba:	f1c3 0302 	rsble	r3, r3, #2
 80090be:	2301      	movgt	r3, #1
 80090c0:	4413      	add	r3, r2
 80090c2:	e7de      	b.n	8009082 <_printf_float+0x192>
 80090c4:	6823      	ldr	r3, [r4, #0]
 80090c6:	055a      	lsls	r2, r3, #21
 80090c8:	d407      	bmi.n	80090da <_printf_float+0x1ea>
 80090ca:	6923      	ldr	r3, [r4, #16]
 80090cc:	4642      	mov	r2, r8
 80090ce:	4631      	mov	r1, r6
 80090d0:	4628      	mov	r0, r5
 80090d2:	47b8      	blx	r7
 80090d4:	3001      	adds	r0, #1
 80090d6:	d12b      	bne.n	8009130 <_printf_float+0x240>
 80090d8:	e767      	b.n	8008faa <_printf_float+0xba>
 80090da:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80090de:	f240 80dc 	bls.w	800929a <_printf_float+0x3aa>
 80090e2:	2200      	movs	r2, #0
 80090e4:	2300      	movs	r3, #0
 80090e6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80090ea:	f7f7 fced 	bl	8000ac8 <__aeabi_dcmpeq>
 80090ee:	2800      	cmp	r0, #0
 80090f0:	d033      	beq.n	800915a <_printf_float+0x26a>
 80090f2:	2301      	movs	r3, #1
 80090f4:	4a41      	ldr	r2, [pc, #260]	; (80091fc <_printf_float+0x30c>)
 80090f6:	4631      	mov	r1, r6
 80090f8:	4628      	mov	r0, r5
 80090fa:	47b8      	blx	r7
 80090fc:	3001      	adds	r0, #1
 80090fe:	f43f af54 	beq.w	8008faa <_printf_float+0xba>
 8009102:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009106:	429a      	cmp	r2, r3
 8009108:	db02      	blt.n	8009110 <_printf_float+0x220>
 800910a:	6823      	ldr	r3, [r4, #0]
 800910c:	07d8      	lsls	r0, r3, #31
 800910e:	d50f      	bpl.n	8009130 <_printf_float+0x240>
 8009110:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009114:	4631      	mov	r1, r6
 8009116:	4628      	mov	r0, r5
 8009118:	47b8      	blx	r7
 800911a:	3001      	adds	r0, #1
 800911c:	f43f af45 	beq.w	8008faa <_printf_float+0xba>
 8009120:	f04f 0800 	mov.w	r8, #0
 8009124:	f104 091a 	add.w	r9, r4, #26
 8009128:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800912a:	3b01      	subs	r3, #1
 800912c:	4543      	cmp	r3, r8
 800912e:	dc09      	bgt.n	8009144 <_printf_float+0x254>
 8009130:	6823      	ldr	r3, [r4, #0]
 8009132:	079b      	lsls	r3, r3, #30
 8009134:	f100 8103 	bmi.w	800933e <_printf_float+0x44e>
 8009138:	68e0      	ldr	r0, [r4, #12]
 800913a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800913c:	4298      	cmp	r0, r3
 800913e:	bfb8      	it	lt
 8009140:	4618      	movlt	r0, r3
 8009142:	e734      	b.n	8008fae <_printf_float+0xbe>
 8009144:	2301      	movs	r3, #1
 8009146:	464a      	mov	r2, r9
 8009148:	4631      	mov	r1, r6
 800914a:	4628      	mov	r0, r5
 800914c:	47b8      	blx	r7
 800914e:	3001      	adds	r0, #1
 8009150:	f43f af2b 	beq.w	8008faa <_printf_float+0xba>
 8009154:	f108 0801 	add.w	r8, r8, #1
 8009158:	e7e6      	b.n	8009128 <_printf_float+0x238>
 800915a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800915c:	2b00      	cmp	r3, #0
 800915e:	dc2b      	bgt.n	80091b8 <_printf_float+0x2c8>
 8009160:	2301      	movs	r3, #1
 8009162:	4a26      	ldr	r2, [pc, #152]	; (80091fc <_printf_float+0x30c>)
 8009164:	4631      	mov	r1, r6
 8009166:	4628      	mov	r0, r5
 8009168:	47b8      	blx	r7
 800916a:	3001      	adds	r0, #1
 800916c:	f43f af1d 	beq.w	8008faa <_printf_float+0xba>
 8009170:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009172:	b923      	cbnz	r3, 800917e <_printf_float+0x28e>
 8009174:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009176:	b913      	cbnz	r3, 800917e <_printf_float+0x28e>
 8009178:	6823      	ldr	r3, [r4, #0]
 800917a:	07d9      	lsls	r1, r3, #31
 800917c:	d5d8      	bpl.n	8009130 <_printf_float+0x240>
 800917e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009182:	4631      	mov	r1, r6
 8009184:	4628      	mov	r0, r5
 8009186:	47b8      	blx	r7
 8009188:	3001      	adds	r0, #1
 800918a:	f43f af0e 	beq.w	8008faa <_printf_float+0xba>
 800918e:	f04f 0900 	mov.w	r9, #0
 8009192:	f104 0a1a 	add.w	sl, r4, #26
 8009196:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009198:	425b      	negs	r3, r3
 800919a:	454b      	cmp	r3, r9
 800919c:	dc01      	bgt.n	80091a2 <_printf_float+0x2b2>
 800919e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80091a0:	e794      	b.n	80090cc <_printf_float+0x1dc>
 80091a2:	2301      	movs	r3, #1
 80091a4:	4652      	mov	r2, sl
 80091a6:	4631      	mov	r1, r6
 80091a8:	4628      	mov	r0, r5
 80091aa:	47b8      	blx	r7
 80091ac:	3001      	adds	r0, #1
 80091ae:	f43f aefc 	beq.w	8008faa <_printf_float+0xba>
 80091b2:	f109 0901 	add.w	r9, r9, #1
 80091b6:	e7ee      	b.n	8009196 <_printf_float+0x2a6>
 80091b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80091ba:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80091bc:	429a      	cmp	r2, r3
 80091be:	bfa8      	it	ge
 80091c0:	461a      	movge	r2, r3
 80091c2:	2a00      	cmp	r2, #0
 80091c4:	4691      	mov	r9, r2
 80091c6:	dd07      	ble.n	80091d8 <_printf_float+0x2e8>
 80091c8:	4613      	mov	r3, r2
 80091ca:	4631      	mov	r1, r6
 80091cc:	4642      	mov	r2, r8
 80091ce:	4628      	mov	r0, r5
 80091d0:	47b8      	blx	r7
 80091d2:	3001      	adds	r0, #1
 80091d4:	f43f aee9 	beq.w	8008faa <_printf_float+0xba>
 80091d8:	f104 031a 	add.w	r3, r4, #26
 80091dc:	f04f 0b00 	mov.w	fp, #0
 80091e0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80091e4:	9306      	str	r3, [sp, #24]
 80091e6:	e015      	b.n	8009214 <_printf_float+0x324>
 80091e8:	7fefffff 	.word	0x7fefffff
 80091ec:	0800d494 	.word	0x0800d494
 80091f0:	0800d490 	.word	0x0800d490
 80091f4:	0800d49c 	.word	0x0800d49c
 80091f8:	0800d498 	.word	0x0800d498
 80091fc:	0800d4a0 	.word	0x0800d4a0
 8009200:	2301      	movs	r3, #1
 8009202:	9a06      	ldr	r2, [sp, #24]
 8009204:	4631      	mov	r1, r6
 8009206:	4628      	mov	r0, r5
 8009208:	47b8      	blx	r7
 800920a:	3001      	adds	r0, #1
 800920c:	f43f aecd 	beq.w	8008faa <_printf_float+0xba>
 8009210:	f10b 0b01 	add.w	fp, fp, #1
 8009214:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8009218:	ebaa 0309 	sub.w	r3, sl, r9
 800921c:	455b      	cmp	r3, fp
 800921e:	dcef      	bgt.n	8009200 <_printf_float+0x310>
 8009220:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009224:	429a      	cmp	r2, r3
 8009226:	44d0      	add	r8, sl
 8009228:	db15      	blt.n	8009256 <_printf_float+0x366>
 800922a:	6823      	ldr	r3, [r4, #0]
 800922c:	07da      	lsls	r2, r3, #31
 800922e:	d412      	bmi.n	8009256 <_printf_float+0x366>
 8009230:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009232:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009234:	eba3 020a 	sub.w	r2, r3, sl
 8009238:	eba3 0a01 	sub.w	sl, r3, r1
 800923c:	4592      	cmp	sl, r2
 800923e:	bfa8      	it	ge
 8009240:	4692      	movge	sl, r2
 8009242:	f1ba 0f00 	cmp.w	sl, #0
 8009246:	dc0e      	bgt.n	8009266 <_printf_float+0x376>
 8009248:	f04f 0800 	mov.w	r8, #0
 800924c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009250:	f104 091a 	add.w	r9, r4, #26
 8009254:	e019      	b.n	800928a <_printf_float+0x39a>
 8009256:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800925a:	4631      	mov	r1, r6
 800925c:	4628      	mov	r0, r5
 800925e:	47b8      	blx	r7
 8009260:	3001      	adds	r0, #1
 8009262:	d1e5      	bne.n	8009230 <_printf_float+0x340>
 8009264:	e6a1      	b.n	8008faa <_printf_float+0xba>
 8009266:	4653      	mov	r3, sl
 8009268:	4642      	mov	r2, r8
 800926a:	4631      	mov	r1, r6
 800926c:	4628      	mov	r0, r5
 800926e:	47b8      	blx	r7
 8009270:	3001      	adds	r0, #1
 8009272:	d1e9      	bne.n	8009248 <_printf_float+0x358>
 8009274:	e699      	b.n	8008faa <_printf_float+0xba>
 8009276:	2301      	movs	r3, #1
 8009278:	464a      	mov	r2, r9
 800927a:	4631      	mov	r1, r6
 800927c:	4628      	mov	r0, r5
 800927e:	47b8      	blx	r7
 8009280:	3001      	adds	r0, #1
 8009282:	f43f ae92 	beq.w	8008faa <_printf_float+0xba>
 8009286:	f108 0801 	add.w	r8, r8, #1
 800928a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800928e:	1a9b      	subs	r3, r3, r2
 8009290:	eba3 030a 	sub.w	r3, r3, sl
 8009294:	4543      	cmp	r3, r8
 8009296:	dcee      	bgt.n	8009276 <_printf_float+0x386>
 8009298:	e74a      	b.n	8009130 <_printf_float+0x240>
 800929a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800929c:	2a01      	cmp	r2, #1
 800929e:	dc01      	bgt.n	80092a4 <_printf_float+0x3b4>
 80092a0:	07db      	lsls	r3, r3, #31
 80092a2:	d53a      	bpl.n	800931a <_printf_float+0x42a>
 80092a4:	2301      	movs	r3, #1
 80092a6:	4642      	mov	r2, r8
 80092a8:	4631      	mov	r1, r6
 80092aa:	4628      	mov	r0, r5
 80092ac:	47b8      	blx	r7
 80092ae:	3001      	adds	r0, #1
 80092b0:	f43f ae7b 	beq.w	8008faa <_printf_float+0xba>
 80092b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80092b8:	4631      	mov	r1, r6
 80092ba:	4628      	mov	r0, r5
 80092bc:	47b8      	blx	r7
 80092be:	3001      	adds	r0, #1
 80092c0:	f108 0801 	add.w	r8, r8, #1
 80092c4:	f43f ae71 	beq.w	8008faa <_printf_float+0xba>
 80092c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80092ca:	2200      	movs	r2, #0
 80092cc:	f103 3aff 	add.w	sl, r3, #4294967295
 80092d0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80092d4:	2300      	movs	r3, #0
 80092d6:	f7f7 fbf7 	bl	8000ac8 <__aeabi_dcmpeq>
 80092da:	b9c8      	cbnz	r0, 8009310 <_printf_float+0x420>
 80092dc:	4653      	mov	r3, sl
 80092de:	4642      	mov	r2, r8
 80092e0:	4631      	mov	r1, r6
 80092e2:	4628      	mov	r0, r5
 80092e4:	47b8      	blx	r7
 80092e6:	3001      	adds	r0, #1
 80092e8:	d10e      	bne.n	8009308 <_printf_float+0x418>
 80092ea:	e65e      	b.n	8008faa <_printf_float+0xba>
 80092ec:	2301      	movs	r3, #1
 80092ee:	4652      	mov	r2, sl
 80092f0:	4631      	mov	r1, r6
 80092f2:	4628      	mov	r0, r5
 80092f4:	47b8      	blx	r7
 80092f6:	3001      	adds	r0, #1
 80092f8:	f43f ae57 	beq.w	8008faa <_printf_float+0xba>
 80092fc:	f108 0801 	add.w	r8, r8, #1
 8009300:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009302:	3b01      	subs	r3, #1
 8009304:	4543      	cmp	r3, r8
 8009306:	dcf1      	bgt.n	80092ec <_printf_float+0x3fc>
 8009308:	464b      	mov	r3, r9
 800930a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800930e:	e6de      	b.n	80090ce <_printf_float+0x1de>
 8009310:	f04f 0800 	mov.w	r8, #0
 8009314:	f104 0a1a 	add.w	sl, r4, #26
 8009318:	e7f2      	b.n	8009300 <_printf_float+0x410>
 800931a:	2301      	movs	r3, #1
 800931c:	e7df      	b.n	80092de <_printf_float+0x3ee>
 800931e:	2301      	movs	r3, #1
 8009320:	464a      	mov	r2, r9
 8009322:	4631      	mov	r1, r6
 8009324:	4628      	mov	r0, r5
 8009326:	47b8      	blx	r7
 8009328:	3001      	adds	r0, #1
 800932a:	f43f ae3e 	beq.w	8008faa <_printf_float+0xba>
 800932e:	f108 0801 	add.w	r8, r8, #1
 8009332:	68e3      	ldr	r3, [r4, #12]
 8009334:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009336:	1a9b      	subs	r3, r3, r2
 8009338:	4543      	cmp	r3, r8
 800933a:	dcf0      	bgt.n	800931e <_printf_float+0x42e>
 800933c:	e6fc      	b.n	8009138 <_printf_float+0x248>
 800933e:	f04f 0800 	mov.w	r8, #0
 8009342:	f104 0919 	add.w	r9, r4, #25
 8009346:	e7f4      	b.n	8009332 <_printf_float+0x442>
 8009348:	2900      	cmp	r1, #0
 800934a:	f43f ae8b 	beq.w	8009064 <_printf_float+0x174>
 800934e:	2300      	movs	r3, #0
 8009350:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8009354:	ab09      	add	r3, sp, #36	; 0x24
 8009356:	9300      	str	r3, [sp, #0]
 8009358:	ec49 8b10 	vmov	d0, r8, r9
 800935c:	6022      	str	r2, [r4, #0]
 800935e:	f8cd a004 	str.w	sl, [sp, #4]
 8009362:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009366:	4628      	mov	r0, r5
 8009368:	f7ff fd2d 	bl	8008dc6 <__cvt>
 800936c:	4680      	mov	r8, r0
 800936e:	e648      	b.n	8009002 <_printf_float+0x112>

08009370 <_printf_common>:
 8009370:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009374:	4691      	mov	r9, r2
 8009376:	461f      	mov	r7, r3
 8009378:	688a      	ldr	r2, [r1, #8]
 800937a:	690b      	ldr	r3, [r1, #16]
 800937c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009380:	4293      	cmp	r3, r2
 8009382:	bfb8      	it	lt
 8009384:	4613      	movlt	r3, r2
 8009386:	f8c9 3000 	str.w	r3, [r9]
 800938a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800938e:	4606      	mov	r6, r0
 8009390:	460c      	mov	r4, r1
 8009392:	b112      	cbz	r2, 800939a <_printf_common+0x2a>
 8009394:	3301      	adds	r3, #1
 8009396:	f8c9 3000 	str.w	r3, [r9]
 800939a:	6823      	ldr	r3, [r4, #0]
 800939c:	0699      	lsls	r1, r3, #26
 800939e:	bf42      	ittt	mi
 80093a0:	f8d9 3000 	ldrmi.w	r3, [r9]
 80093a4:	3302      	addmi	r3, #2
 80093a6:	f8c9 3000 	strmi.w	r3, [r9]
 80093aa:	6825      	ldr	r5, [r4, #0]
 80093ac:	f015 0506 	ands.w	r5, r5, #6
 80093b0:	d107      	bne.n	80093c2 <_printf_common+0x52>
 80093b2:	f104 0a19 	add.w	sl, r4, #25
 80093b6:	68e3      	ldr	r3, [r4, #12]
 80093b8:	f8d9 2000 	ldr.w	r2, [r9]
 80093bc:	1a9b      	subs	r3, r3, r2
 80093be:	42ab      	cmp	r3, r5
 80093c0:	dc28      	bgt.n	8009414 <_printf_common+0xa4>
 80093c2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80093c6:	6822      	ldr	r2, [r4, #0]
 80093c8:	3300      	adds	r3, #0
 80093ca:	bf18      	it	ne
 80093cc:	2301      	movne	r3, #1
 80093ce:	0692      	lsls	r2, r2, #26
 80093d0:	d42d      	bmi.n	800942e <_printf_common+0xbe>
 80093d2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80093d6:	4639      	mov	r1, r7
 80093d8:	4630      	mov	r0, r6
 80093da:	47c0      	blx	r8
 80093dc:	3001      	adds	r0, #1
 80093de:	d020      	beq.n	8009422 <_printf_common+0xb2>
 80093e0:	6823      	ldr	r3, [r4, #0]
 80093e2:	68e5      	ldr	r5, [r4, #12]
 80093e4:	f8d9 2000 	ldr.w	r2, [r9]
 80093e8:	f003 0306 	and.w	r3, r3, #6
 80093ec:	2b04      	cmp	r3, #4
 80093ee:	bf08      	it	eq
 80093f0:	1aad      	subeq	r5, r5, r2
 80093f2:	68a3      	ldr	r3, [r4, #8]
 80093f4:	6922      	ldr	r2, [r4, #16]
 80093f6:	bf0c      	ite	eq
 80093f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80093fc:	2500      	movne	r5, #0
 80093fe:	4293      	cmp	r3, r2
 8009400:	bfc4      	itt	gt
 8009402:	1a9b      	subgt	r3, r3, r2
 8009404:	18ed      	addgt	r5, r5, r3
 8009406:	f04f 0900 	mov.w	r9, #0
 800940a:	341a      	adds	r4, #26
 800940c:	454d      	cmp	r5, r9
 800940e:	d11a      	bne.n	8009446 <_printf_common+0xd6>
 8009410:	2000      	movs	r0, #0
 8009412:	e008      	b.n	8009426 <_printf_common+0xb6>
 8009414:	2301      	movs	r3, #1
 8009416:	4652      	mov	r2, sl
 8009418:	4639      	mov	r1, r7
 800941a:	4630      	mov	r0, r6
 800941c:	47c0      	blx	r8
 800941e:	3001      	adds	r0, #1
 8009420:	d103      	bne.n	800942a <_printf_common+0xba>
 8009422:	f04f 30ff 	mov.w	r0, #4294967295
 8009426:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800942a:	3501      	adds	r5, #1
 800942c:	e7c3      	b.n	80093b6 <_printf_common+0x46>
 800942e:	18e1      	adds	r1, r4, r3
 8009430:	1c5a      	adds	r2, r3, #1
 8009432:	2030      	movs	r0, #48	; 0x30
 8009434:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009438:	4422      	add	r2, r4
 800943a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800943e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009442:	3302      	adds	r3, #2
 8009444:	e7c5      	b.n	80093d2 <_printf_common+0x62>
 8009446:	2301      	movs	r3, #1
 8009448:	4622      	mov	r2, r4
 800944a:	4639      	mov	r1, r7
 800944c:	4630      	mov	r0, r6
 800944e:	47c0      	blx	r8
 8009450:	3001      	adds	r0, #1
 8009452:	d0e6      	beq.n	8009422 <_printf_common+0xb2>
 8009454:	f109 0901 	add.w	r9, r9, #1
 8009458:	e7d8      	b.n	800940c <_printf_common+0x9c>
	...

0800945c <_printf_i>:
 800945c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009460:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8009464:	460c      	mov	r4, r1
 8009466:	7e09      	ldrb	r1, [r1, #24]
 8009468:	b085      	sub	sp, #20
 800946a:	296e      	cmp	r1, #110	; 0x6e
 800946c:	4617      	mov	r7, r2
 800946e:	4606      	mov	r6, r0
 8009470:	4698      	mov	r8, r3
 8009472:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009474:	f000 80b3 	beq.w	80095de <_printf_i+0x182>
 8009478:	d822      	bhi.n	80094c0 <_printf_i+0x64>
 800947a:	2963      	cmp	r1, #99	; 0x63
 800947c:	d036      	beq.n	80094ec <_printf_i+0x90>
 800947e:	d80a      	bhi.n	8009496 <_printf_i+0x3a>
 8009480:	2900      	cmp	r1, #0
 8009482:	f000 80b9 	beq.w	80095f8 <_printf_i+0x19c>
 8009486:	2958      	cmp	r1, #88	; 0x58
 8009488:	f000 8083 	beq.w	8009592 <_printf_i+0x136>
 800948c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009490:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8009494:	e032      	b.n	80094fc <_printf_i+0xa0>
 8009496:	2964      	cmp	r1, #100	; 0x64
 8009498:	d001      	beq.n	800949e <_printf_i+0x42>
 800949a:	2969      	cmp	r1, #105	; 0x69
 800949c:	d1f6      	bne.n	800948c <_printf_i+0x30>
 800949e:	6820      	ldr	r0, [r4, #0]
 80094a0:	6813      	ldr	r3, [r2, #0]
 80094a2:	0605      	lsls	r5, r0, #24
 80094a4:	f103 0104 	add.w	r1, r3, #4
 80094a8:	d52a      	bpl.n	8009500 <_printf_i+0xa4>
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	6011      	str	r1, [r2, #0]
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	da03      	bge.n	80094ba <_printf_i+0x5e>
 80094b2:	222d      	movs	r2, #45	; 0x2d
 80094b4:	425b      	negs	r3, r3
 80094b6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80094ba:	486f      	ldr	r0, [pc, #444]	; (8009678 <_printf_i+0x21c>)
 80094bc:	220a      	movs	r2, #10
 80094be:	e039      	b.n	8009534 <_printf_i+0xd8>
 80094c0:	2973      	cmp	r1, #115	; 0x73
 80094c2:	f000 809d 	beq.w	8009600 <_printf_i+0x1a4>
 80094c6:	d808      	bhi.n	80094da <_printf_i+0x7e>
 80094c8:	296f      	cmp	r1, #111	; 0x6f
 80094ca:	d020      	beq.n	800950e <_printf_i+0xb2>
 80094cc:	2970      	cmp	r1, #112	; 0x70
 80094ce:	d1dd      	bne.n	800948c <_printf_i+0x30>
 80094d0:	6823      	ldr	r3, [r4, #0]
 80094d2:	f043 0320 	orr.w	r3, r3, #32
 80094d6:	6023      	str	r3, [r4, #0]
 80094d8:	e003      	b.n	80094e2 <_printf_i+0x86>
 80094da:	2975      	cmp	r1, #117	; 0x75
 80094dc:	d017      	beq.n	800950e <_printf_i+0xb2>
 80094de:	2978      	cmp	r1, #120	; 0x78
 80094e0:	d1d4      	bne.n	800948c <_printf_i+0x30>
 80094e2:	2378      	movs	r3, #120	; 0x78
 80094e4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80094e8:	4864      	ldr	r0, [pc, #400]	; (800967c <_printf_i+0x220>)
 80094ea:	e055      	b.n	8009598 <_printf_i+0x13c>
 80094ec:	6813      	ldr	r3, [r2, #0]
 80094ee:	1d19      	adds	r1, r3, #4
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	6011      	str	r1, [r2, #0]
 80094f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80094f8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80094fc:	2301      	movs	r3, #1
 80094fe:	e08c      	b.n	800961a <_printf_i+0x1be>
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	6011      	str	r1, [r2, #0]
 8009504:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009508:	bf18      	it	ne
 800950a:	b21b      	sxthne	r3, r3
 800950c:	e7cf      	b.n	80094ae <_printf_i+0x52>
 800950e:	6813      	ldr	r3, [r2, #0]
 8009510:	6825      	ldr	r5, [r4, #0]
 8009512:	1d18      	adds	r0, r3, #4
 8009514:	6010      	str	r0, [r2, #0]
 8009516:	0628      	lsls	r0, r5, #24
 8009518:	d501      	bpl.n	800951e <_printf_i+0xc2>
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	e002      	b.n	8009524 <_printf_i+0xc8>
 800951e:	0668      	lsls	r0, r5, #25
 8009520:	d5fb      	bpl.n	800951a <_printf_i+0xbe>
 8009522:	881b      	ldrh	r3, [r3, #0]
 8009524:	4854      	ldr	r0, [pc, #336]	; (8009678 <_printf_i+0x21c>)
 8009526:	296f      	cmp	r1, #111	; 0x6f
 8009528:	bf14      	ite	ne
 800952a:	220a      	movne	r2, #10
 800952c:	2208      	moveq	r2, #8
 800952e:	2100      	movs	r1, #0
 8009530:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009534:	6865      	ldr	r5, [r4, #4]
 8009536:	60a5      	str	r5, [r4, #8]
 8009538:	2d00      	cmp	r5, #0
 800953a:	f2c0 8095 	blt.w	8009668 <_printf_i+0x20c>
 800953e:	6821      	ldr	r1, [r4, #0]
 8009540:	f021 0104 	bic.w	r1, r1, #4
 8009544:	6021      	str	r1, [r4, #0]
 8009546:	2b00      	cmp	r3, #0
 8009548:	d13d      	bne.n	80095c6 <_printf_i+0x16a>
 800954a:	2d00      	cmp	r5, #0
 800954c:	f040 808e 	bne.w	800966c <_printf_i+0x210>
 8009550:	4665      	mov	r5, ip
 8009552:	2a08      	cmp	r2, #8
 8009554:	d10b      	bne.n	800956e <_printf_i+0x112>
 8009556:	6823      	ldr	r3, [r4, #0]
 8009558:	07db      	lsls	r3, r3, #31
 800955a:	d508      	bpl.n	800956e <_printf_i+0x112>
 800955c:	6923      	ldr	r3, [r4, #16]
 800955e:	6862      	ldr	r2, [r4, #4]
 8009560:	429a      	cmp	r2, r3
 8009562:	bfde      	ittt	le
 8009564:	2330      	movle	r3, #48	; 0x30
 8009566:	f805 3c01 	strble.w	r3, [r5, #-1]
 800956a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800956e:	ebac 0305 	sub.w	r3, ip, r5
 8009572:	6123      	str	r3, [r4, #16]
 8009574:	f8cd 8000 	str.w	r8, [sp]
 8009578:	463b      	mov	r3, r7
 800957a:	aa03      	add	r2, sp, #12
 800957c:	4621      	mov	r1, r4
 800957e:	4630      	mov	r0, r6
 8009580:	f7ff fef6 	bl	8009370 <_printf_common>
 8009584:	3001      	adds	r0, #1
 8009586:	d14d      	bne.n	8009624 <_printf_i+0x1c8>
 8009588:	f04f 30ff 	mov.w	r0, #4294967295
 800958c:	b005      	add	sp, #20
 800958e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009592:	4839      	ldr	r0, [pc, #228]	; (8009678 <_printf_i+0x21c>)
 8009594:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8009598:	6813      	ldr	r3, [r2, #0]
 800959a:	6821      	ldr	r1, [r4, #0]
 800959c:	1d1d      	adds	r5, r3, #4
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	6015      	str	r5, [r2, #0]
 80095a2:	060a      	lsls	r2, r1, #24
 80095a4:	d50b      	bpl.n	80095be <_printf_i+0x162>
 80095a6:	07ca      	lsls	r2, r1, #31
 80095a8:	bf44      	itt	mi
 80095aa:	f041 0120 	orrmi.w	r1, r1, #32
 80095ae:	6021      	strmi	r1, [r4, #0]
 80095b0:	b91b      	cbnz	r3, 80095ba <_printf_i+0x15e>
 80095b2:	6822      	ldr	r2, [r4, #0]
 80095b4:	f022 0220 	bic.w	r2, r2, #32
 80095b8:	6022      	str	r2, [r4, #0]
 80095ba:	2210      	movs	r2, #16
 80095bc:	e7b7      	b.n	800952e <_printf_i+0xd2>
 80095be:	064d      	lsls	r5, r1, #25
 80095c0:	bf48      	it	mi
 80095c2:	b29b      	uxthmi	r3, r3
 80095c4:	e7ef      	b.n	80095a6 <_printf_i+0x14a>
 80095c6:	4665      	mov	r5, ip
 80095c8:	fbb3 f1f2 	udiv	r1, r3, r2
 80095cc:	fb02 3311 	mls	r3, r2, r1, r3
 80095d0:	5cc3      	ldrb	r3, [r0, r3]
 80095d2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80095d6:	460b      	mov	r3, r1
 80095d8:	2900      	cmp	r1, #0
 80095da:	d1f5      	bne.n	80095c8 <_printf_i+0x16c>
 80095dc:	e7b9      	b.n	8009552 <_printf_i+0xf6>
 80095de:	6813      	ldr	r3, [r2, #0]
 80095e0:	6825      	ldr	r5, [r4, #0]
 80095e2:	6961      	ldr	r1, [r4, #20]
 80095e4:	1d18      	adds	r0, r3, #4
 80095e6:	6010      	str	r0, [r2, #0]
 80095e8:	0628      	lsls	r0, r5, #24
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	d501      	bpl.n	80095f2 <_printf_i+0x196>
 80095ee:	6019      	str	r1, [r3, #0]
 80095f0:	e002      	b.n	80095f8 <_printf_i+0x19c>
 80095f2:	066a      	lsls	r2, r5, #25
 80095f4:	d5fb      	bpl.n	80095ee <_printf_i+0x192>
 80095f6:	8019      	strh	r1, [r3, #0]
 80095f8:	2300      	movs	r3, #0
 80095fa:	6123      	str	r3, [r4, #16]
 80095fc:	4665      	mov	r5, ip
 80095fe:	e7b9      	b.n	8009574 <_printf_i+0x118>
 8009600:	6813      	ldr	r3, [r2, #0]
 8009602:	1d19      	adds	r1, r3, #4
 8009604:	6011      	str	r1, [r2, #0]
 8009606:	681d      	ldr	r5, [r3, #0]
 8009608:	6862      	ldr	r2, [r4, #4]
 800960a:	2100      	movs	r1, #0
 800960c:	4628      	mov	r0, r5
 800960e:	f7f6 fde7 	bl	80001e0 <memchr>
 8009612:	b108      	cbz	r0, 8009618 <_printf_i+0x1bc>
 8009614:	1b40      	subs	r0, r0, r5
 8009616:	6060      	str	r0, [r4, #4]
 8009618:	6863      	ldr	r3, [r4, #4]
 800961a:	6123      	str	r3, [r4, #16]
 800961c:	2300      	movs	r3, #0
 800961e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009622:	e7a7      	b.n	8009574 <_printf_i+0x118>
 8009624:	6923      	ldr	r3, [r4, #16]
 8009626:	462a      	mov	r2, r5
 8009628:	4639      	mov	r1, r7
 800962a:	4630      	mov	r0, r6
 800962c:	47c0      	blx	r8
 800962e:	3001      	adds	r0, #1
 8009630:	d0aa      	beq.n	8009588 <_printf_i+0x12c>
 8009632:	6823      	ldr	r3, [r4, #0]
 8009634:	079b      	lsls	r3, r3, #30
 8009636:	d413      	bmi.n	8009660 <_printf_i+0x204>
 8009638:	68e0      	ldr	r0, [r4, #12]
 800963a:	9b03      	ldr	r3, [sp, #12]
 800963c:	4298      	cmp	r0, r3
 800963e:	bfb8      	it	lt
 8009640:	4618      	movlt	r0, r3
 8009642:	e7a3      	b.n	800958c <_printf_i+0x130>
 8009644:	2301      	movs	r3, #1
 8009646:	464a      	mov	r2, r9
 8009648:	4639      	mov	r1, r7
 800964a:	4630      	mov	r0, r6
 800964c:	47c0      	blx	r8
 800964e:	3001      	adds	r0, #1
 8009650:	d09a      	beq.n	8009588 <_printf_i+0x12c>
 8009652:	3501      	adds	r5, #1
 8009654:	68e3      	ldr	r3, [r4, #12]
 8009656:	9a03      	ldr	r2, [sp, #12]
 8009658:	1a9b      	subs	r3, r3, r2
 800965a:	42ab      	cmp	r3, r5
 800965c:	dcf2      	bgt.n	8009644 <_printf_i+0x1e8>
 800965e:	e7eb      	b.n	8009638 <_printf_i+0x1dc>
 8009660:	2500      	movs	r5, #0
 8009662:	f104 0919 	add.w	r9, r4, #25
 8009666:	e7f5      	b.n	8009654 <_printf_i+0x1f8>
 8009668:	2b00      	cmp	r3, #0
 800966a:	d1ac      	bne.n	80095c6 <_printf_i+0x16a>
 800966c:	7803      	ldrb	r3, [r0, #0]
 800966e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009672:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009676:	e76c      	b.n	8009552 <_printf_i+0xf6>
 8009678:	0800d4a2 	.word	0x0800d4a2
 800967c:	0800d4b3 	.word	0x0800d4b3

08009680 <_scanf_float>:
 8009680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009684:	469a      	mov	sl, r3
 8009686:	688b      	ldr	r3, [r1, #8]
 8009688:	4616      	mov	r6, r2
 800968a:	1e5a      	subs	r2, r3, #1
 800968c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8009690:	b087      	sub	sp, #28
 8009692:	bf83      	ittte	hi
 8009694:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8009698:	189b      	addhi	r3, r3, r2
 800969a:	9301      	strhi	r3, [sp, #4]
 800969c:	2300      	movls	r3, #0
 800969e:	bf86      	itte	hi
 80096a0:	f240 135d 	movwhi	r3, #349	; 0x15d
 80096a4:	608b      	strhi	r3, [r1, #8]
 80096a6:	9301      	strls	r3, [sp, #4]
 80096a8:	680b      	ldr	r3, [r1, #0]
 80096aa:	4688      	mov	r8, r1
 80096ac:	f04f 0b00 	mov.w	fp, #0
 80096b0:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80096b4:	f848 3b1c 	str.w	r3, [r8], #28
 80096b8:	e9cd bb03 	strd	fp, fp, [sp, #12]
 80096bc:	4607      	mov	r7, r0
 80096be:	460c      	mov	r4, r1
 80096c0:	4645      	mov	r5, r8
 80096c2:	465a      	mov	r2, fp
 80096c4:	46d9      	mov	r9, fp
 80096c6:	f8cd b008 	str.w	fp, [sp, #8]
 80096ca:	68a1      	ldr	r1, [r4, #8]
 80096cc:	b181      	cbz	r1, 80096f0 <_scanf_float+0x70>
 80096ce:	6833      	ldr	r3, [r6, #0]
 80096d0:	781b      	ldrb	r3, [r3, #0]
 80096d2:	2b49      	cmp	r3, #73	; 0x49
 80096d4:	d071      	beq.n	80097ba <_scanf_float+0x13a>
 80096d6:	d84d      	bhi.n	8009774 <_scanf_float+0xf4>
 80096d8:	2b39      	cmp	r3, #57	; 0x39
 80096da:	d840      	bhi.n	800975e <_scanf_float+0xde>
 80096dc:	2b31      	cmp	r3, #49	; 0x31
 80096de:	f080 8088 	bcs.w	80097f2 <_scanf_float+0x172>
 80096e2:	2b2d      	cmp	r3, #45	; 0x2d
 80096e4:	f000 8090 	beq.w	8009808 <_scanf_float+0x188>
 80096e8:	d815      	bhi.n	8009716 <_scanf_float+0x96>
 80096ea:	2b2b      	cmp	r3, #43	; 0x2b
 80096ec:	f000 808c 	beq.w	8009808 <_scanf_float+0x188>
 80096f0:	f1b9 0f00 	cmp.w	r9, #0
 80096f4:	d003      	beq.n	80096fe <_scanf_float+0x7e>
 80096f6:	6823      	ldr	r3, [r4, #0]
 80096f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80096fc:	6023      	str	r3, [r4, #0]
 80096fe:	3a01      	subs	r2, #1
 8009700:	2a01      	cmp	r2, #1
 8009702:	f200 80ea 	bhi.w	80098da <_scanf_float+0x25a>
 8009706:	4545      	cmp	r5, r8
 8009708:	f200 80dc 	bhi.w	80098c4 <_scanf_float+0x244>
 800970c:	2601      	movs	r6, #1
 800970e:	4630      	mov	r0, r6
 8009710:	b007      	add	sp, #28
 8009712:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009716:	2b2e      	cmp	r3, #46	; 0x2e
 8009718:	f000 809f 	beq.w	800985a <_scanf_float+0x1da>
 800971c:	2b30      	cmp	r3, #48	; 0x30
 800971e:	d1e7      	bne.n	80096f0 <_scanf_float+0x70>
 8009720:	6820      	ldr	r0, [r4, #0]
 8009722:	f410 7f80 	tst.w	r0, #256	; 0x100
 8009726:	d064      	beq.n	80097f2 <_scanf_float+0x172>
 8009728:	9b01      	ldr	r3, [sp, #4]
 800972a:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 800972e:	6020      	str	r0, [r4, #0]
 8009730:	f109 0901 	add.w	r9, r9, #1
 8009734:	b11b      	cbz	r3, 800973e <_scanf_float+0xbe>
 8009736:	3b01      	subs	r3, #1
 8009738:	3101      	adds	r1, #1
 800973a:	9301      	str	r3, [sp, #4]
 800973c:	60a1      	str	r1, [r4, #8]
 800973e:	68a3      	ldr	r3, [r4, #8]
 8009740:	3b01      	subs	r3, #1
 8009742:	60a3      	str	r3, [r4, #8]
 8009744:	6923      	ldr	r3, [r4, #16]
 8009746:	3301      	adds	r3, #1
 8009748:	6123      	str	r3, [r4, #16]
 800974a:	6873      	ldr	r3, [r6, #4]
 800974c:	3b01      	subs	r3, #1
 800974e:	2b00      	cmp	r3, #0
 8009750:	6073      	str	r3, [r6, #4]
 8009752:	f340 80ac 	ble.w	80098ae <_scanf_float+0x22e>
 8009756:	6833      	ldr	r3, [r6, #0]
 8009758:	3301      	adds	r3, #1
 800975a:	6033      	str	r3, [r6, #0]
 800975c:	e7b5      	b.n	80096ca <_scanf_float+0x4a>
 800975e:	2b45      	cmp	r3, #69	; 0x45
 8009760:	f000 8085 	beq.w	800986e <_scanf_float+0x1ee>
 8009764:	2b46      	cmp	r3, #70	; 0x46
 8009766:	d06a      	beq.n	800983e <_scanf_float+0x1be>
 8009768:	2b41      	cmp	r3, #65	; 0x41
 800976a:	d1c1      	bne.n	80096f0 <_scanf_float+0x70>
 800976c:	2a01      	cmp	r2, #1
 800976e:	d1bf      	bne.n	80096f0 <_scanf_float+0x70>
 8009770:	2202      	movs	r2, #2
 8009772:	e046      	b.n	8009802 <_scanf_float+0x182>
 8009774:	2b65      	cmp	r3, #101	; 0x65
 8009776:	d07a      	beq.n	800986e <_scanf_float+0x1ee>
 8009778:	d818      	bhi.n	80097ac <_scanf_float+0x12c>
 800977a:	2b54      	cmp	r3, #84	; 0x54
 800977c:	d066      	beq.n	800984c <_scanf_float+0x1cc>
 800977e:	d811      	bhi.n	80097a4 <_scanf_float+0x124>
 8009780:	2b4e      	cmp	r3, #78	; 0x4e
 8009782:	d1b5      	bne.n	80096f0 <_scanf_float+0x70>
 8009784:	2a00      	cmp	r2, #0
 8009786:	d146      	bne.n	8009816 <_scanf_float+0x196>
 8009788:	f1b9 0f00 	cmp.w	r9, #0
 800978c:	d145      	bne.n	800981a <_scanf_float+0x19a>
 800978e:	6821      	ldr	r1, [r4, #0]
 8009790:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8009794:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8009798:	d13f      	bne.n	800981a <_scanf_float+0x19a>
 800979a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800979e:	6021      	str	r1, [r4, #0]
 80097a0:	2201      	movs	r2, #1
 80097a2:	e02e      	b.n	8009802 <_scanf_float+0x182>
 80097a4:	2b59      	cmp	r3, #89	; 0x59
 80097a6:	d01e      	beq.n	80097e6 <_scanf_float+0x166>
 80097a8:	2b61      	cmp	r3, #97	; 0x61
 80097aa:	e7de      	b.n	800976a <_scanf_float+0xea>
 80097ac:	2b6e      	cmp	r3, #110	; 0x6e
 80097ae:	d0e9      	beq.n	8009784 <_scanf_float+0x104>
 80097b0:	d815      	bhi.n	80097de <_scanf_float+0x15e>
 80097b2:	2b66      	cmp	r3, #102	; 0x66
 80097b4:	d043      	beq.n	800983e <_scanf_float+0x1be>
 80097b6:	2b69      	cmp	r3, #105	; 0x69
 80097b8:	d19a      	bne.n	80096f0 <_scanf_float+0x70>
 80097ba:	f1bb 0f00 	cmp.w	fp, #0
 80097be:	d138      	bne.n	8009832 <_scanf_float+0x1b2>
 80097c0:	f1b9 0f00 	cmp.w	r9, #0
 80097c4:	d197      	bne.n	80096f6 <_scanf_float+0x76>
 80097c6:	6821      	ldr	r1, [r4, #0]
 80097c8:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 80097cc:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 80097d0:	d195      	bne.n	80096fe <_scanf_float+0x7e>
 80097d2:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80097d6:	6021      	str	r1, [r4, #0]
 80097d8:	f04f 0b01 	mov.w	fp, #1
 80097dc:	e011      	b.n	8009802 <_scanf_float+0x182>
 80097de:	2b74      	cmp	r3, #116	; 0x74
 80097e0:	d034      	beq.n	800984c <_scanf_float+0x1cc>
 80097e2:	2b79      	cmp	r3, #121	; 0x79
 80097e4:	d184      	bne.n	80096f0 <_scanf_float+0x70>
 80097e6:	f1bb 0f07 	cmp.w	fp, #7
 80097ea:	d181      	bne.n	80096f0 <_scanf_float+0x70>
 80097ec:	f04f 0b08 	mov.w	fp, #8
 80097f0:	e007      	b.n	8009802 <_scanf_float+0x182>
 80097f2:	eb12 0f0b 	cmn.w	r2, fp
 80097f6:	f47f af7b 	bne.w	80096f0 <_scanf_float+0x70>
 80097fa:	6821      	ldr	r1, [r4, #0]
 80097fc:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8009800:	6021      	str	r1, [r4, #0]
 8009802:	702b      	strb	r3, [r5, #0]
 8009804:	3501      	adds	r5, #1
 8009806:	e79a      	b.n	800973e <_scanf_float+0xbe>
 8009808:	6821      	ldr	r1, [r4, #0]
 800980a:	0608      	lsls	r0, r1, #24
 800980c:	f57f af70 	bpl.w	80096f0 <_scanf_float+0x70>
 8009810:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8009814:	e7f4      	b.n	8009800 <_scanf_float+0x180>
 8009816:	2a02      	cmp	r2, #2
 8009818:	d047      	beq.n	80098aa <_scanf_float+0x22a>
 800981a:	f1bb 0f01 	cmp.w	fp, #1
 800981e:	d003      	beq.n	8009828 <_scanf_float+0x1a8>
 8009820:	f1bb 0f04 	cmp.w	fp, #4
 8009824:	f47f af64 	bne.w	80096f0 <_scanf_float+0x70>
 8009828:	f10b 0b01 	add.w	fp, fp, #1
 800982c:	fa5f fb8b 	uxtb.w	fp, fp
 8009830:	e7e7      	b.n	8009802 <_scanf_float+0x182>
 8009832:	f1bb 0f03 	cmp.w	fp, #3
 8009836:	d0f7      	beq.n	8009828 <_scanf_float+0x1a8>
 8009838:	f1bb 0f05 	cmp.w	fp, #5
 800983c:	e7f2      	b.n	8009824 <_scanf_float+0x1a4>
 800983e:	f1bb 0f02 	cmp.w	fp, #2
 8009842:	f47f af55 	bne.w	80096f0 <_scanf_float+0x70>
 8009846:	f04f 0b03 	mov.w	fp, #3
 800984a:	e7da      	b.n	8009802 <_scanf_float+0x182>
 800984c:	f1bb 0f06 	cmp.w	fp, #6
 8009850:	f47f af4e 	bne.w	80096f0 <_scanf_float+0x70>
 8009854:	f04f 0b07 	mov.w	fp, #7
 8009858:	e7d3      	b.n	8009802 <_scanf_float+0x182>
 800985a:	6821      	ldr	r1, [r4, #0]
 800985c:	0588      	lsls	r0, r1, #22
 800985e:	f57f af47 	bpl.w	80096f0 <_scanf_float+0x70>
 8009862:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8009866:	6021      	str	r1, [r4, #0]
 8009868:	f8cd 9008 	str.w	r9, [sp, #8]
 800986c:	e7c9      	b.n	8009802 <_scanf_float+0x182>
 800986e:	6821      	ldr	r1, [r4, #0]
 8009870:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8009874:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8009878:	d006      	beq.n	8009888 <_scanf_float+0x208>
 800987a:	0548      	lsls	r0, r1, #21
 800987c:	f57f af38 	bpl.w	80096f0 <_scanf_float+0x70>
 8009880:	f1b9 0f00 	cmp.w	r9, #0
 8009884:	f43f af3b 	beq.w	80096fe <_scanf_float+0x7e>
 8009888:	0588      	lsls	r0, r1, #22
 800988a:	bf58      	it	pl
 800988c:	9802      	ldrpl	r0, [sp, #8]
 800988e:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8009892:	bf58      	it	pl
 8009894:	eba9 0000 	subpl.w	r0, r9, r0
 8009898:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 800989c:	bf58      	it	pl
 800989e:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 80098a2:	6021      	str	r1, [r4, #0]
 80098a4:	f04f 0900 	mov.w	r9, #0
 80098a8:	e7ab      	b.n	8009802 <_scanf_float+0x182>
 80098aa:	2203      	movs	r2, #3
 80098ac:	e7a9      	b.n	8009802 <_scanf_float+0x182>
 80098ae:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80098b2:	9205      	str	r2, [sp, #20]
 80098b4:	4631      	mov	r1, r6
 80098b6:	4638      	mov	r0, r7
 80098b8:	4798      	blx	r3
 80098ba:	9a05      	ldr	r2, [sp, #20]
 80098bc:	2800      	cmp	r0, #0
 80098be:	f43f af04 	beq.w	80096ca <_scanf_float+0x4a>
 80098c2:	e715      	b.n	80096f0 <_scanf_float+0x70>
 80098c4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80098c8:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80098cc:	4632      	mov	r2, r6
 80098ce:	4638      	mov	r0, r7
 80098d0:	4798      	blx	r3
 80098d2:	6923      	ldr	r3, [r4, #16]
 80098d4:	3b01      	subs	r3, #1
 80098d6:	6123      	str	r3, [r4, #16]
 80098d8:	e715      	b.n	8009706 <_scanf_float+0x86>
 80098da:	f10b 33ff 	add.w	r3, fp, #4294967295
 80098de:	2b06      	cmp	r3, #6
 80098e0:	d80a      	bhi.n	80098f8 <_scanf_float+0x278>
 80098e2:	f1bb 0f02 	cmp.w	fp, #2
 80098e6:	d968      	bls.n	80099ba <_scanf_float+0x33a>
 80098e8:	f1ab 0b03 	sub.w	fp, fp, #3
 80098ec:	fa5f fb8b 	uxtb.w	fp, fp
 80098f0:	eba5 0b0b 	sub.w	fp, r5, fp
 80098f4:	455d      	cmp	r5, fp
 80098f6:	d14b      	bne.n	8009990 <_scanf_float+0x310>
 80098f8:	6823      	ldr	r3, [r4, #0]
 80098fa:	05da      	lsls	r2, r3, #23
 80098fc:	d51f      	bpl.n	800993e <_scanf_float+0x2be>
 80098fe:	055b      	lsls	r3, r3, #21
 8009900:	d468      	bmi.n	80099d4 <_scanf_float+0x354>
 8009902:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8009906:	6923      	ldr	r3, [r4, #16]
 8009908:	2965      	cmp	r1, #101	; 0x65
 800990a:	f103 33ff 	add.w	r3, r3, #4294967295
 800990e:	f105 3bff 	add.w	fp, r5, #4294967295
 8009912:	6123      	str	r3, [r4, #16]
 8009914:	d00d      	beq.n	8009932 <_scanf_float+0x2b2>
 8009916:	2945      	cmp	r1, #69	; 0x45
 8009918:	d00b      	beq.n	8009932 <_scanf_float+0x2b2>
 800991a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800991e:	4632      	mov	r2, r6
 8009920:	4638      	mov	r0, r7
 8009922:	4798      	blx	r3
 8009924:	6923      	ldr	r3, [r4, #16]
 8009926:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 800992a:	3b01      	subs	r3, #1
 800992c:	f1a5 0b02 	sub.w	fp, r5, #2
 8009930:	6123      	str	r3, [r4, #16]
 8009932:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009936:	4632      	mov	r2, r6
 8009938:	4638      	mov	r0, r7
 800993a:	4798      	blx	r3
 800993c:	465d      	mov	r5, fp
 800993e:	6826      	ldr	r6, [r4, #0]
 8009940:	f016 0610 	ands.w	r6, r6, #16
 8009944:	d17a      	bne.n	8009a3c <_scanf_float+0x3bc>
 8009946:	702e      	strb	r6, [r5, #0]
 8009948:	6823      	ldr	r3, [r4, #0]
 800994a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800994e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009952:	d142      	bne.n	80099da <_scanf_float+0x35a>
 8009954:	9b02      	ldr	r3, [sp, #8]
 8009956:	eba9 0303 	sub.w	r3, r9, r3
 800995a:	425a      	negs	r2, r3
 800995c:	2b00      	cmp	r3, #0
 800995e:	d149      	bne.n	80099f4 <_scanf_float+0x374>
 8009960:	2200      	movs	r2, #0
 8009962:	4641      	mov	r1, r8
 8009964:	4638      	mov	r0, r7
 8009966:	f000 ff1f 	bl	800a7a8 <_strtod_r>
 800996a:	6825      	ldr	r5, [r4, #0]
 800996c:	f8da 3000 	ldr.w	r3, [sl]
 8009970:	f015 0f02 	tst.w	r5, #2
 8009974:	f103 0204 	add.w	r2, r3, #4
 8009978:	ec59 8b10 	vmov	r8, r9, d0
 800997c:	f8ca 2000 	str.w	r2, [sl]
 8009980:	d043      	beq.n	8009a0a <_scanf_float+0x38a>
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	e9c3 8900 	strd	r8, r9, [r3]
 8009988:	68e3      	ldr	r3, [r4, #12]
 800998a:	3301      	adds	r3, #1
 800998c:	60e3      	str	r3, [r4, #12]
 800998e:	e6be      	b.n	800970e <_scanf_float+0x8e>
 8009990:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009994:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8009998:	4632      	mov	r2, r6
 800999a:	4638      	mov	r0, r7
 800999c:	4798      	blx	r3
 800999e:	6923      	ldr	r3, [r4, #16]
 80099a0:	3b01      	subs	r3, #1
 80099a2:	6123      	str	r3, [r4, #16]
 80099a4:	e7a6      	b.n	80098f4 <_scanf_float+0x274>
 80099a6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80099aa:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80099ae:	4632      	mov	r2, r6
 80099b0:	4638      	mov	r0, r7
 80099b2:	4798      	blx	r3
 80099b4:	6923      	ldr	r3, [r4, #16]
 80099b6:	3b01      	subs	r3, #1
 80099b8:	6123      	str	r3, [r4, #16]
 80099ba:	4545      	cmp	r5, r8
 80099bc:	d8f3      	bhi.n	80099a6 <_scanf_float+0x326>
 80099be:	e6a5      	b.n	800970c <_scanf_float+0x8c>
 80099c0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80099c4:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80099c8:	4632      	mov	r2, r6
 80099ca:	4638      	mov	r0, r7
 80099cc:	4798      	blx	r3
 80099ce:	6923      	ldr	r3, [r4, #16]
 80099d0:	3b01      	subs	r3, #1
 80099d2:	6123      	str	r3, [r4, #16]
 80099d4:	4545      	cmp	r5, r8
 80099d6:	d8f3      	bhi.n	80099c0 <_scanf_float+0x340>
 80099d8:	e698      	b.n	800970c <_scanf_float+0x8c>
 80099da:	9b03      	ldr	r3, [sp, #12]
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d0bf      	beq.n	8009960 <_scanf_float+0x2e0>
 80099e0:	9904      	ldr	r1, [sp, #16]
 80099e2:	230a      	movs	r3, #10
 80099e4:	4632      	mov	r2, r6
 80099e6:	3101      	adds	r1, #1
 80099e8:	4638      	mov	r0, r7
 80099ea:	f000 ff69 	bl	800a8c0 <_strtol_r>
 80099ee:	9b03      	ldr	r3, [sp, #12]
 80099f0:	9d04      	ldr	r5, [sp, #16]
 80099f2:	1ac2      	subs	r2, r0, r3
 80099f4:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80099f8:	429d      	cmp	r5, r3
 80099fa:	bf28      	it	cs
 80099fc:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8009a00:	490f      	ldr	r1, [pc, #60]	; (8009a40 <_scanf_float+0x3c0>)
 8009a02:	4628      	mov	r0, r5
 8009a04:	f000 f8a0 	bl	8009b48 <siprintf>
 8009a08:	e7aa      	b.n	8009960 <_scanf_float+0x2e0>
 8009a0a:	f015 0504 	ands.w	r5, r5, #4
 8009a0e:	d1b8      	bne.n	8009982 <_scanf_float+0x302>
 8009a10:	681f      	ldr	r7, [r3, #0]
 8009a12:	ee10 2a10 	vmov	r2, s0
 8009a16:	464b      	mov	r3, r9
 8009a18:	ee10 0a10 	vmov	r0, s0
 8009a1c:	4649      	mov	r1, r9
 8009a1e:	f7f7 f885 	bl	8000b2c <__aeabi_dcmpun>
 8009a22:	b128      	cbz	r0, 8009a30 <_scanf_float+0x3b0>
 8009a24:	4628      	mov	r0, r5
 8009a26:	f000 f889 	bl	8009b3c <nanf>
 8009a2a:	ed87 0a00 	vstr	s0, [r7]
 8009a2e:	e7ab      	b.n	8009988 <_scanf_float+0x308>
 8009a30:	4640      	mov	r0, r8
 8009a32:	4649      	mov	r1, r9
 8009a34:	f7f7 f8d8 	bl	8000be8 <__aeabi_d2f>
 8009a38:	6038      	str	r0, [r7, #0]
 8009a3a:	e7a5      	b.n	8009988 <_scanf_float+0x308>
 8009a3c:	2600      	movs	r6, #0
 8009a3e:	e666      	b.n	800970e <_scanf_float+0x8e>
 8009a40:	0800d4c4 	.word	0x0800d4c4

08009a44 <iprintf>:
 8009a44:	b40f      	push	{r0, r1, r2, r3}
 8009a46:	4b0a      	ldr	r3, [pc, #40]	; (8009a70 <iprintf+0x2c>)
 8009a48:	b513      	push	{r0, r1, r4, lr}
 8009a4a:	681c      	ldr	r4, [r3, #0]
 8009a4c:	b124      	cbz	r4, 8009a58 <iprintf+0x14>
 8009a4e:	69a3      	ldr	r3, [r4, #24]
 8009a50:	b913      	cbnz	r3, 8009a58 <iprintf+0x14>
 8009a52:	4620      	mov	r0, r4
 8009a54:	f001 ff3c 	bl	800b8d0 <__sinit>
 8009a58:	ab05      	add	r3, sp, #20
 8009a5a:	9a04      	ldr	r2, [sp, #16]
 8009a5c:	68a1      	ldr	r1, [r4, #8]
 8009a5e:	9301      	str	r3, [sp, #4]
 8009a60:	4620      	mov	r0, r4
 8009a62:	f003 f9a9 	bl	800cdb8 <_vfiprintf_r>
 8009a66:	b002      	add	sp, #8
 8009a68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009a6c:	b004      	add	sp, #16
 8009a6e:	4770      	bx	lr
 8009a70:	2000000c 	.word	0x2000000c

08009a74 <_puts_r>:
 8009a74:	b570      	push	{r4, r5, r6, lr}
 8009a76:	460e      	mov	r6, r1
 8009a78:	4605      	mov	r5, r0
 8009a7a:	b118      	cbz	r0, 8009a84 <_puts_r+0x10>
 8009a7c:	6983      	ldr	r3, [r0, #24]
 8009a7e:	b90b      	cbnz	r3, 8009a84 <_puts_r+0x10>
 8009a80:	f001 ff26 	bl	800b8d0 <__sinit>
 8009a84:	69ab      	ldr	r3, [r5, #24]
 8009a86:	68ac      	ldr	r4, [r5, #8]
 8009a88:	b913      	cbnz	r3, 8009a90 <_puts_r+0x1c>
 8009a8a:	4628      	mov	r0, r5
 8009a8c:	f001 ff20 	bl	800b8d0 <__sinit>
 8009a90:	4b23      	ldr	r3, [pc, #140]	; (8009b20 <_puts_r+0xac>)
 8009a92:	429c      	cmp	r4, r3
 8009a94:	d117      	bne.n	8009ac6 <_puts_r+0x52>
 8009a96:	686c      	ldr	r4, [r5, #4]
 8009a98:	89a3      	ldrh	r3, [r4, #12]
 8009a9a:	071b      	lsls	r3, r3, #28
 8009a9c:	d51d      	bpl.n	8009ada <_puts_r+0x66>
 8009a9e:	6923      	ldr	r3, [r4, #16]
 8009aa0:	b1db      	cbz	r3, 8009ada <_puts_r+0x66>
 8009aa2:	3e01      	subs	r6, #1
 8009aa4:	68a3      	ldr	r3, [r4, #8]
 8009aa6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009aaa:	3b01      	subs	r3, #1
 8009aac:	60a3      	str	r3, [r4, #8]
 8009aae:	b9e9      	cbnz	r1, 8009aec <_puts_r+0x78>
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	da2e      	bge.n	8009b12 <_puts_r+0x9e>
 8009ab4:	4622      	mov	r2, r4
 8009ab6:	210a      	movs	r1, #10
 8009ab8:	4628      	mov	r0, r5
 8009aba:	f000 ff13 	bl	800a8e4 <__swbuf_r>
 8009abe:	3001      	adds	r0, #1
 8009ac0:	d011      	beq.n	8009ae6 <_puts_r+0x72>
 8009ac2:	200a      	movs	r0, #10
 8009ac4:	e011      	b.n	8009aea <_puts_r+0x76>
 8009ac6:	4b17      	ldr	r3, [pc, #92]	; (8009b24 <_puts_r+0xb0>)
 8009ac8:	429c      	cmp	r4, r3
 8009aca:	d101      	bne.n	8009ad0 <_puts_r+0x5c>
 8009acc:	68ac      	ldr	r4, [r5, #8]
 8009ace:	e7e3      	b.n	8009a98 <_puts_r+0x24>
 8009ad0:	4b15      	ldr	r3, [pc, #84]	; (8009b28 <_puts_r+0xb4>)
 8009ad2:	429c      	cmp	r4, r3
 8009ad4:	bf08      	it	eq
 8009ad6:	68ec      	ldreq	r4, [r5, #12]
 8009ad8:	e7de      	b.n	8009a98 <_puts_r+0x24>
 8009ada:	4621      	mov	r1, r4
 8009adc:	4628      	mov	r0, r5
 8009ade:	f000 ff53 	bl	800a988 <__swsetup_r>
 8009ae2:	2800      	cmp	r0, #0
 8009ae4:	d0dd      	beq.n	8009aa2 <_puts_r+0x2e>
 8009ae6:	f04f 30ff 	mov.w	r0, #4294967295
 8009aea:	bd70      	pop	{r4, r5, r6, pc}
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	da04      	bge.n	8009afa <_puts_r+0x86>
 8009af0:	69a2      	ldr	r2, [r4, #24]
 8009af2:	429a      	cmp	r2, r3
 8009af4:	dc06      	bgt.n	8009b04 <_puts_r+0x90>
 8009af6:	290a      	cmp	r1, #10
 8009af8:	d004      	beq.n	8009b04 <_puts_r+0x90>
 8009afa:	6823      	ldr	r3, [r4, #0]
 8009afc:	1c5a      	adds	r2, r3, #1
 8009afe:	6022      	str	r2, [r4, #0]
 8009b00:	7019      	strb	r1, [r3, #0]
 8009b02:	e7cf      	b.n	8009aa4 <_puts_r+0x30>
 8009b04:	4622      	mov	r2, r4
 8009b06:	4628      	mov	r0, r5
 8009b08:	f000 feec 	bl	800a8e4 <__swbuf_r>
 8009b0c:	3001      	adds	r0, #1
 8009b0e:	d1c9      	bne.n	8009aa4 <_puts_r+0x30>
 8009b10:	e7e9      	b.n	8009ae6 <_puts_r+0x72>
 8009b12:	6823      	ldr	r3, [r4, #0]
 8009b14:	200a      	movs	r0, #10
 8009b16:	1c5a      	adds	r2, r3, #1
 8009b18:	6022      	str	r2, [r4, #0]
 8009b1a:	7018      	strb	r0, [r3, #0]
 8009b1c:	e7e5      	b.n	8009aea <_puts_r+0x76>
 8009b1e:	bf00      	nop
 8009b20:	0800d550 	.word	0x0800d550
 8009b24:	0800d570 	.word	0x0800d570
 8009b28:	0800d530 	.word	0x0800d530

08009b2c <puts>:
 8009b2c:	4b02      	ldr	r3, [pc, #8]	; (8009b38 <puts+0xc>)
 8009b2e:	4601      	mov	r1, r0
 8009b30:	6818      	ldr	r0, [r3, #0]
 8009b32:	f7ff bf9f 	b.w	8009a74 <_puts_r>
 8009b36:	bf00      	nop
 8009b38:	2000000c 	.word	0x2000000c

08009b3c <nanf>:
 8009b3c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009b44 <nanf+0x8>
 8009b40:	4770      	bx	lr
 8009b42:	bf00      	nop
 8009b44:	7fc00000 	.word	0x7fc00000

08009b48 <siprintf>:
 8009b48:	b40e      	push	{r1, r2, r3}
 8009b4a:	b500      	push	{lr}
 8009b4c:	b09c      	sub	sp, #112	; 0x70
 8009b4e:	ab1d      	add	r3, sp, #116	; 0x74
 8009b50:	9002      	str	r0, [sp, #8]
 8009b52:	9006      	str	r0, [sp, #24]
 8009b54:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009b58:	4809      	ldr	r0, [pc, #36]	; (8009b80 <siprintf+0x38>)
 8009b5a:	9107      	str	r1, [sp, #28]
 8009b5c:	9104      	str	r1, [sp, #16]
 8009b5e:	4909      	ldr	r1, [pc, #36]	; (8009b84 <siprintf+0x3c>)
 8009b60:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b64:	9105      	str	r1, [sp, #20]
 8009b66:	6800      	ldr	r0, [r0, #0]
 8009b68:	9301      	str	r3, [sp, #4]
 8009b6a:	a902      	add	r1, sp, #8
 8009b6c:	f003 f802 	bl	800cb74 <_svfiprintf_r>
 8009b70:	9b02      	ldr	r3, [sp, #8]
 8009b72:	2200      	movs	r2, #0
 8009b74:	701a      	strb	r2, [r3, #0]
 8009b76:	b01c      	add	sp, #112	; 0x70
 8009b78:	f85d eb04 	ldr.w	lr, [sp], #4
 8009b7c:	b003      	add	sp, #12
 8009b7e:	4770      	bx	lr
 8009b80:	2000000c 	.word	0x2000000c
 8009b84:	ffff0208 	.word	0xffff0208

08009b88 <sulp>:
 8009b88:	b570      	push	{r4, r5, r6, lr}
 8009b8a:	4604      	mov	r4, r0
 8009b8c:	460d      	mov	r5, r1
 8009b8e:	ec45 4b10 	vmov	d0, r4, r5
 8009b92:	4616      	mov	r6, r2
 8009b94:	f002 fdaa 	bl	800c6ec <__ulp>
 8009b98:	ec51 0b10 	vmov	r0, r1, d0
 8009b9c:	b17e      	cbz	r6, 8009bbe <sulp+0x36>
 8009b9e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009ba2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	dd09      	ble.n	8009bbe <sulp+0x36>
 8009baa:	051b      	lsls	r3, r3, #20
 8009bac:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8009bb0:	2400      	movs	r4, #0
 8009bb2:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8009bb6:	4622      	mov	r2, r4
 8009bb8:	462b      	mov	r3, r5
 8009bba:	f7f6 fd1d 	bl	80005f8 <__aeabi_dmul>
 8009bbe:	bd70      	pop	{r4, r5, r6, pc}

08009bc0 <_strtod_l>:
 8009bc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bc4:	461f      	mov	r7, r3
 8009bc6:	b0a1      	sub	sp, #132	; 0x84
 8009bc8:	2300      	movs	r3, #0
 8009bca:	4681      	mov	r9, r0
 8009bcc:	4638      	mov	r0, r7
 8009bce:	460e      	mov	r6, r1
 8009bd0:	9217      	str	r2, [sp, #92]	; 0x5c
 8009bd2:	931c      	str	r3, [sp, #112]	; 0x70
 8009bd4:	f002 fa2f 	bl	800c036 <__localeconv_l>
 8009bd8:	4680      	mov	r8, r0
 8009bda:	6800      	ldr	r0, [r0, #0]
 8009bdc:	f7f6 faf8 	bl	80001d0 <strlen>
 8009be0:	f04f 0a00 	mov.w	sl, #0
 8009be4:	4604      	mov	r4, r0
 8009be6:	f04f 0b00 	mov.w	fp, #0
 8009bea:	961b      	str	r6, [sp, #108]	; 0x6c
 8009bec:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009bee:	781a      	ldrb	r2, [r3, #0]
 8009bf0:	2a0d      	cmp	r2, #13
 8009bf2:	d832      	bhi.n	8009c5a <_strtod_l+0x9a>
 8009bf4:	2a09      	cmp	r2, #9
 8009bf6:	d236      	bcs.n	8009c66 <_strtod_l+0xa6>
 8009bf8:	2a00      	cmp	r2, #0
 8009bfa:	d03e      	beq.n	8009c7a <_strtod_l+0xba>
 8009bfc:	2300      	movs	r3, #0
 8009bfe:	930d      	str	r3, [sp, #52]	; 0x34
 8009c00:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8009c02:	782b      	ldrb	r3, [r5, #0]
 8009c04:	2b30      	cmp	r3, #48	; 0x30
 8009c06:	f040 80ac 	bne.w	8009d62 <_strtod_l+0x1a2>
 8009c0a:	786b      	ldrb	r3, [r5, #1]
 8009c0c:	2b58      	cmp	r3, #88	; 0x58
 8009c0e:	d001      	beq.n	8009c14 <_strtod_l+0x54>
 8009c10:	2b78      	cmp	r3, #120	; 0x78
 8009c12:	d167      	bne.n	8009ce4 <_strtod_l+0x124>
 8009c14:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009c16:	9301      	str	r3, [sp, #4]
 8009c18:	ab1c      	add	r3, sp, #112	; 0x70
 8009c1a:	9300      	str	r3, [sp, #0]
 8009c1c:	9702      	str	r7, [sp, #8]
 8009c1e:	ab1d      	add	r3, sp, #116	; 0x74
 8009c20:	4a88      	ldr	r2, [pc, #544]	; (8009e44 <_strtod_l+0x284>)
 8009c22:	a91b      	add	r1, sp, #108	; 0x6c
 8009c24:	4648      	mov	r0, r9
 8009c26:	f001 ff2c 	bl	800ba82 <__gethex>
 8009c2a:	f010 0407 	ands.w	r4, r0, #7
 8009c2e:	4606      	mov	r6, r0
 8009c30:	d005      	beq.n	8009c3e <_strtod_l+0x7e>
 8009c32:	2c06      	cmp	r4, #6
 8009c34:	d12b      	bne.n	8009c8e <_strtod_l+0xce>
 8009c36:	3501      	adds	r5, #1
 8009c38:	2300      	movs	r3, #0
 8009c3a:	951b      	str	r5, [sp, #108]	; 0x6c
 8009c3c:	930d      	str	r3, [sp, #52]	; 0x34
 8009c3e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	f040 859a 	bne.w	800a77a <_strtod_l+0xbba>
 8009c46:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009c48:	b1e3      	cbz	r3, 8009c84 <_strtod_l+0xc4>
 8009c4a:	4652      	mov	r2, sl
 8009c4c:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8009c50:	ec43 2b10 	vmov	d0, r2, r3
 8009c54:	b021      	add	sp, #132	; 0x84
 8009c56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c5a:	2a2b      	cmp	r2, #43	; 0x2b
 8009c5c:	d015      	beq.n	8009c8a <_strtod_l+0xca>
 8009c5e:	2a2d      	cmp	r2, #45	; 0x2d
 8009c60:	d004      	beq.n	8009c6c <_strtod_l+0xac>
 8009c62:	2a20      	cmp	r2, #32
 8009c64:	d1ca      	bne.n	8009bfc <_strtod_l+0x3c>
 8009c66:	3301      	adds	r3, #1
 8009c68:	931b      	str	r3, [sp, #108]	; 0x6c
 8009c6a:	e7bf      	b.n	8009bec <_strtod_l+0x2c>
 8009c6c:	2201      	movs	r2, #1
 8009c6e:	920d      	str	r2, [sp, #52]	; 0x34
 8009c70:	1c5a      	adds	r2, r3, #1
 8009c72:	921b      	str	r2, [sp, #108]	; 0x6c
 8009c74:	785b      	ldrb	r3, [r3, #1]
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d1c2      	bne.n	8009c00 <_strtod_l+0x40>
 8009c7a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009c7c:	961b      	str	r6, [sp, #108]	; 0x6c
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	f040 8579 	bne.w	800a776 <_strtod_l+0xbb6>
 8009c84:	4652      	mov	r2, sl
 8009c86:	465b      	mov	r3, fp
 8009c88:	e7e2      	b.n	8009c50 <_strtod_l+0x90>
 8009c8a:	2200      	movs	r2, #0
 8009c8c:	e7ef      	b.n	8009c6e <_strtod_l+0xae>
 8009c8e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8009c90:	b13a      	cbz	r2, 8009ca2 <_strtod_l+0xe2>
 8009c92:	2135      	movs	r1, #53	; 0x35
 8009c94:	a81e      	add	r0, sp, #120	; 0x78
 8009c96:	f002 fe21 	bl	800c8dc <__copybits>
 8009c9a:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009c9c:	4648      	mov	r0, r9
 8009c9e:	f002 fa8d 	bl	800c1bc <_Bfree>
 8009ca2:	3c01      	subs	r4, #1
 8009ca4:	2c04      	cmp	r4, #4
 8009ca6:	d806      	bhi.n	8009cb6 <_strtod_l+0xf6>
 8009ca8:	e8df f004 	tbb	[pc, r4]
 8009cac:	1714030a 	.word	0x1714030a
 8009cb0:	0a          	.byte	0x0a
 8009cb1:	00          	.byte	0x00
 8009cb2:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 8009cb6:	0730      	lsls	r0, r6, #28
 8009cb8:	d5c1      	bpl.n	8009c3e <_strtod_l+0x7e>
 8009cba:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8009cbe:	e7be      	b.n	8009c3e <_strtod_l+0x7e>
 8009cc0:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 8009cc4:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8009cc6:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8009cca:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8009cce:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009cd2:	e7f0      	b.n	8009cb6 <_strtod_l+0xf6>
 8009cd4:	f8df b170 	ldr.w	fp, [pc, #368]	; 8009e48 <_strtod_l+0x288>
 8009cd8:	e7ed      	b.n	8009cb6 <_strtod_l+0xf6>
 8009cda:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8009cde:	f04f 3aff 	mov.w	sl, #4294967295
 8009ce2:	e7e8      	b.n	8009cb6 <_strtod_l+0xf6>
 8009ce4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009ce6:	1c5a      	adds	r2, r3, #1
 8009ce8:	921b      	str	r2, [sp, #108]	; 0x6c
 8009cea:	785b      	ldrb	r3, [r3, #1]
 8009cec:	2b30      	cmp	r3, #48	; 0x30
 8009cee:	d0f9      	beq.n	8009ce4 <_strtod_l+0x124>
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d0a4      	beq.n	8009c3e <_strtod_l+0x7e>
 8009cf4:	2301      	movs	r3, #1
 8009cf6:	2500      	movs	r5, #0
 8009cf8:	9306      	str	r3, [sp, #24]
 8009cfa:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009cfc:	9308      	str	r3, [sp, #32]
 8009cfe:	9507      	str	r5, [sp, #28]
 8009d00:	9505      	str	r5, [sp, #20]
 8009d02:	220a      	movs	r2, #10
 8009d04:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8009d06:	7807      	ldrb	r7, [r0, #0]
 8009d08:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8009d0c:	b2d9      	uxtb	r1, r3
 8009d0e:	2909      	cmp	r1, #9
 8009d10:	d929      	bls.n	8009d66 <_strtod_l+0x1a6>
 8009d12:	4622      	mov	r2, r4
 8009d14:	f8d8 1000 	ldr.w	r1, [r8]
 8009d18:	f003 f9b7 	bl	800d08a <strncmp>
 8009d1c:	2800      	cmp	r0, #0
 8009d1e:	d031      	beq.n	8009d84 <_strtod_l+0x1c4>
 8009d20:	2000      	movs	r0, #0
 8009d22:	9c05      	ldr	r4, [sp, #20]
 8009d24:	9004      	str	r0, [sp, #16]
 8009d26:	463b      	mov	r3, r7
 8009d28:	4602      	mov	r2, r0
 8009d2a:	2b65      	cmp	r3, #101	; 0x65
 8009d2c:	d001      	beq.n	8009d32 <_strtod_l+0x172>
 8009d2e:	2b45      	cmp	r3, #69	; 0x45
 8009d30:	d114      	bne.n	8009d5c <_strtod_l+0x19c>
 8009d32:	b924      	cbnz	r4, 8009d3e <_strtod_l+0x17e>
 8009d34:	b910      	cbnz	r0, 8009d3c <_strtod_l+0x17c>
 8009d36:	9b06      	ldr	r3, [sp, #24]
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d09e      	beq.n	8009c7a <_strtod_l+0xba>
 8009d3c:	2400      	movs	r4, #0
 8009d3e:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8009d40:	1c73      	adds	r3, r6, #1
 8009d42:	931b      	str	r3, [sp, #108]	; 0x6c
 8009d44:	7873      	ldrb	r3, [r6, #1]
 8009d46:	2b2b      	cmp	r3, #43	; 0x2b
 8009d48:	d078      	beq.n	8009e3c <_strtod_l+0x27c>
 8009d4a:	2b2d      	cmp	r3, #45	; 0x2d
 8009d4c:	d070      	beq.n	8009e30 <_strtod_l+0x270>
 8009d4e:	f04f 0c00 	mov.w	ip, #0
 8009d52:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8009d56:	2f09      	cmp	r7, #9
 8009d58:	d97c      	bls.n	8009e54 <_strtod_l+0x294>
 8009d5a:	961b      	str	r6, [sp, #108]	; 0x6c
 8009d5c:	f04f 0e00 	mov.w	lr, #0
 8009d60:	e09a      	b.n	8009e98 <_strtod_l+0x2d8>
 8009d62:	2300      	movs	r3, #0
 8009d64:	e7c7      	b.n	8009cf6 <_strtod_l+0x136>
 8009d66:	9905      	ldr	r1, [sp, #20]
 8009d68:	2908      	cmp	r1, #8
 8009d6a:	bfdd      	ittte	le
 8009d6c:	9907      	ldrle	r1, [sp, #28]
 8009d6e:	fb02 3301 	mlale	r3, r2, r1, r3
 8009d72:	9307      	strle	r3, [sp, #28]
 8009d74:	fb02 3505 	mlagt	r5, r2, r5, r3
 8009d78:	9b05      	ldr	r3, [sp, #20]
 8009d7a:	3001      	adds	r0, #1
 8009d7c:	3301      	adds	r3, #1
 8009d7e:	9305      	str	r3, [sp, #20]
 8009d80:	901b      	str	r0, [sp, #108]	; 0x6c
 8009d82:	e7bf      	b.n	8009d04 <_strtod_l+0x144>
 8009d84:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009d86:	191a      	adds	r2, r3, r4
 8009d88:	921b      	str	r2, [sp, #108]	; 0x6c
 8009d8a:	9a05      	ldr	r2, [sp, #20]
 8009d8c:	5d1b      	ldrb	r3, [r3, r4]
 8009d8e:	2a00      	cmp	r2, #0
 8009d90:	d037      	beq.n	8009e02 <_strtod_l+0x242>
 8009d92:	9c05      	ldr	r4, [sp, #20]
 8009d94:	4602      	mov	r2, r0
 8009d96:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8009d9a:	2909      	cmp	r1, #9
 8009d9c:	d913      	bls.n	8009dc6 <_strtod_l+0x206>
 8009d9e:	2101      	movs	r1, #1
 8009da0:	9104      	str	r1, [sp, #16]
 8009da2:	e7c2      	b.n	8009d2a <_strtod_l+0x16a>
 8009da4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009da6:	1c5a      	adds	r2, r3, #1
 8009da8:	921b      	str	r2, [sp, #108]	; 0x6c
 8009daa:	785b      	ldrb	r3, [r3, #1]
 8009dac:	3001      	adds	r0, #1
 8009dae:	2b30      	cmp	r3, #48	; 0x30
 8009db0:	d0f8      	beq.n	8009da4 <_strtod_l+0x1e4>
 8009db2:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8009db6:	2a08      	cmp	r2, #8
 8009db8:	f200 84e4 	bhi.w	800a784 <_strtod_l+0xbc4>
 8009dbc:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8009dbe:	9208      	str	r2, [sp, #32]
 8009dc0:	4602      	mov	r2, r0
 8009dc2:	2000      	movs	r0, #0
 8009dc4:	4604      	mov	r4, r0
 8009dc6:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8009dca:	f100 0101 	add.w	r1, r0, #1
 8009dce:	d012      	beq.n	8009df6 <_strtod_l+0x236>
 8009dd0:	440a      	add	r2, r1
 8009dd2:	eb00 0c04 	add.w	ip, r0, r4
 8009dd6:	4621      	mov	r1, r4
 8009dd8:	270a      	movs	r7, #10
 8009dda:	458c      	cmp	ip, r1
 8009ddc:	d113      	bne.n	8009e06 <_strtod_l+0x246>
 8009dde:	1821      	adds	r1, r4, r0
 8009de0:	2908      	cmp	r1, #8
 8009de2:	f104 0401 	add.w	r4, r4, #1
 8009de6:	4404      	add	r4, r0
 8009de8:	dc19      	bgt.n	8009e1e <_strtod_l+0x25e>
 8009dea:	9b07      	ldr	r3, [sp, #28]
 8009dec:	210a      	movs	r1, #10
 8009dee:	fb01 e303 	mla	r3, r1, r3, lr
 8009df2:	9307      	str	r3, [sp, #28]
 8009df4:	2100      	movs	r1, #0
 8009df6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009df8:	1c58      	adds	r0, r3, #1
 8009dfa:	901b      	str	r0, [sp, #108]	; 0x6c
 8009dfc:	785b      	ldrb	r3, [r3, #1]
 8009dfe:	4608      	mov	r0, r1
 8009e00:	e7c9      	b.n	8009d96 <_strtod_l+0x1d6>
 8009e02:	9805      	ldr	r0, [sp, #20]
 8009e04:	e7d3      	b.n	8009dae <_strtod_l+0x1ee>
 8009e06:	2908      	cmp	r1, #8
 8009e08:	f101 0101 	add.w	r1, r1, #1
 8009e0c:	dc03      	bgt.n	8009e16 <_strtod_l+0x256>
 8009e0e:	9b07      	ldr	r3, [sp, #28]
 8009e10:	437b      	muls	r3, r7
 8009e12:	9307      	str	r3, [sp, #28]
 8009e14:	e7e1      	b.n	8009dda <_strtod_l+0x21a>
 8009e16:	2910      	cmp	r1, #16
 8009e18:	bfd8      	it	le
 8009e1a:	437d      	mulle	r5, r7
 8009e1c:	e7dd      	b.n	8009dda <_strtod_l+0x21a>
 8009e1e:	2c10      	cmp	r4, #16
 8009e20:	bfdc      	itt	le
 8009e22:	210a      	movle	r1, #10
 8009e24:	fb01 e505 	mlale	r5, r1, r5, lr
 8009e28:	e7e4      	b.n	8009df4 <_strtod_l+0x234>
 8009e2a:	2301      	movs	r3, #1
 8009e2c:	9304      	str	r3, [sp, #16]
 8009e2e:	e781      	b.n	8009d34 <_strtod_l+0x174>
 8009e30:	f04f 0c01 	mov.w	ip, #1
 8009e34:	1cb3      	adds	r3, r6, #2
 8009e36:	931b      	str	r3, [sp, #108]	; 0x6c
 8009e38:	78b3      	ldrb	r3, [r6, #2]
 8009e3a:	e78a      	b.n	8009d52 <_strtod_l+0x192>
 8009e3c:	f04f 0c00 	mov.w	ip, #0
 8009e40:	e7f8      	b.n	8009e34 <_strtod_l+0x274>
 8009e42:	bf00      	nop
 8009e44:	0800d4cc 	.word	0x0800d4cc
 8009e48:	7ff00000 	.word	0x7ff00000
 8009e4c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009e4e:	1c5f      	adds	r7, r3, #1
 8009e50:	971b      	str	r7, [sp, #108]	; 0x6c
 8009e52:	785b      	ldrb	r3, [r3, #1]
 8009e54:	2b30      	cmp	r3, #48	; 0x30
 8009e56:	d0f9      	beq.n	8009e4c <_strtod_l+0x28c>
 8009e58:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8009e5c:	2f08      	cmp	r7, #8
 8009e5e:	f63f af7d 	bhi.w	8009d5c <_strtod_l+0x19c>
 8009e62:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8009e66:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009e68:	930a      	str	r3, [sp, #40]	; 0x28
 8009e6a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009e6c:	1c5f      	adds	r7, r3, #1
 8009e6e:	971b      	str	r7, [sp, #108]	; 0x6c
 8009e70:	785b      	ldrb	r3, [r3, #1]
 8009e72:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8009e76:	f1b8 0f09 	cmp.w	r8, #9
 8009e7a:	d937      	bls.n	8009eec <_strtod_l+0x32c>
 8009e7c:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009e7e:	1a7f      	subs	r7, r7, r1
 8009e80:	2f08      	cmp	r7, #8
 8009e82:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8009e86:	dc37      	bgt.n	8009ef8 <_strtod_l+0x338>
 8009e88:	45be      	cmp	lr, r7
 8009e8a:	bfa8      	it	ge
 8009e8c:	46be      	movge	lr, r7
 8009e8e:	f1bc 0f00 	cmp.w	ip, #0
 8009e92:	d001      	beq.n	8009e98 <_strtod_l+0x2d8>
 8009e94:	f1ce 0e00 	rsb	lr, lr, #0
 8009e98:	2c00      	cmp	r4, #0
 8009e9a:	d151      	bne.n	8009f40 <_strtod_l+0x380>
 8009e9c:	2800      	cmp	r0, #0
 8009e9e:	f47f aece 	bne.w	8009c3e <_strtod_l+0x7e>
 8009ea2:	9a06      	ldr	r2, [sp, #24]
 8009ea4:	2a00      	cmp	r2, #0
 8009ea6:	f47f aeca 	bne.w	8009c3e <_strtod_l+0x7e>
 8009eaa:	9a04      	ldr	r2, [sp, #16]
 8009eac:	2a00      	cmp	r2, #0
 8009eae:	f47f aee4 	bne.w	8009c7a <_strtod_l+0xba>
 8009eb2:	2b4e      	cmp	r3, #78	; 0x4e
 8009eb4:	d027      	beq.n	8009f06 <_strtod_l+0x346>
 8009eb6:	dc21      	bgt.n	8009efc <_strtod_l+0x33c>
 8009eb8:	2b49      	cmp	r3, #73	; 0x49
 8009eba:	f47f aede 	bne.w	8009c7a <_strtod_l+0xba>
 8009ebe:	49a0      	ldr	r1, [pc, #640]	; (800a140 <_strtod_l+0x580>)
 8009ec0:	a81b      	add	r0, sp, #108	; 0x6c
 8009ec2:	f002 f811 	bl	800bee8 <__match>
 8009ec6:	2800      	cmp	r0, #0
 8009ec8:	f43f aed7 	beq.w	8009c7a <_strtod_l+0xba>
 8009ecc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009ece:	499d      	ldr	r1, [pc, #628]	; (800a144 <_strtod_l+0x584>)
 8009ed0:	3b01      	subs	r3, #1
 8009ed2:	a81b      	add	r0, sp, #108	; 0x6c
 8009ed4:	931b      	str	r3, [sp, #108]	; 0x6c
 8009ed6:	f002 f807 	bl	800bee8 <__match>
 8009eda:	b910      	cbnz	r0, 8009ee2 <_strtod_l+0x322>
 8009edc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009ede:	3301      	adds	r3, #1
 8009ee0:	931b      	str	r3, [sp, #108]	; 0x6c
 8009ee2:	f8df b274 	ldr.w	fp, [pc, #628]	; 800a158 <_strtod_l+0x598>
 8009ee6:	f04f 0a00 	mov.w	sl, #0
 8009eea:	e6a8      	b.n	8009c3e <_strtod_l+0x7e>
 8009eec:	210a      	movs	r1, #10
 8009eee:	fb01 3e0e 	mla	lr, r1, lr, r3
 8009ef2:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8009ef6:	e7b8      	b.n	8009e6a <_strtod_l+0x2aa>
 8009ef8:	46be      	mov	lr, r7
 8009efa:	e7c8      	b.n	8009e8e <_strtod_l+0x2ce>
 8009efc:	2b69      	cmp	r3, #105	; 0x69
 8009efe:	d0de      	beq.n	8009ebe <_strtod_l+0x2fe>
 8009f00:	2b6e      	cmp	r3, #110	; 0x6e
 8009f02:	f47f aeba 	bne.w	8009c7a <_strtod_l+0xba>
 8009f06:	4990      	ldr	r1, [pc, #576]	; (800a148 <_strtod_l+0x588>)
 8009f08:	a81b      	add	r0, sp, #108	; 0x6c
 8009f0a:	f001 ffed 	bl	800bee8 <__match>
 8009f0e:	2800      	cmp	r0, #0
 8009f10:	f43f aeb3 	beq.w	8009c7a <_strtod_l+0xba>
 8009f14:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009f16:	781b      	ldrb	r3, [r3, #0]
 8009f18:	2b28      	cmp	r3, #40	; 0x28
 8009f1a:	d10e      	bne.n	8009f3a <_strtod_l+0x37a>
 8009f1c:	aa1e      	add	r2, sp, #120	; 0x78
 8009f1e:	498b      	ldr	r1, [pc, #556]	; (800a14c <_strtod_l+0x58c>)
 8009f20:	a81b      	add	r0, sp, #108	; 0x6c
 8009f22:	f001 fff5 	bl	800bf10 <__hexnan>
 8009f26:	2805      	cmp	r0, #5
 8009f28:	d107      	bne.n	8009f3a <_strtod_l+0x37a>
 8009f2a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009f2c:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8009f30:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8009f34:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8009f38:	e681      	b.n	8009c3e <_strtod_l+0x7e>
 8009f3a:	f8df b224 	ldr.w	fp, [pc, #548]	; 800a160 <_strtod_l+0x5a0>
 8009f3e:	e7d2      	b.n	8009ee6 <_strtod_l+0x326>
 8009f40:	ebae 0302 	sub.w	r3, lr, r2
 8009f44:	9306      	str	r3, [sp, #24]
 8009f46:	9b05      	ldr	r3, [sp, #20]
 8009f48:	9807      	ldr	r0, [sp, #28]
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	bf08      	it	eq
 8009f4e:	4623      	moveq	r3, r4
 8009f50:	2c10      	cmp	r4, #16
 8009f52:	9305      	str	r3, [sp, #20]
 8009f54:	46a0      	mov	r8, r4
 8009f56:	bfa8      	it	ge
 8009f58:	f04f 0810 	movge.w	r8, #16
 8009f5c:	f7f6 fad2 	bl	8000504 <__aeabi_ui2d>
 8009f60:	2c09      	cmp	r4, #9
 8009f62:	4682      	mov	sl, r0
 8009f64:	468b      	mov	fp, r1
 8009f66:	dc13      	bgt.n	8009f90 <_strtod_l+0x3d0>
 8009f68:	9b06      	ldr	r3, [sp, #24]
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	f43f ae67 	beq.w	8009c3e <_strtod_l+0x7e>
 8009f70:	9b06      	ldr	r3, [sp, #24]
 8009f72:	dd7a      	ble.n	800a06a <_strtod_l+0x4aa>
 8009f74:	2b16      	cmp	r3, #22
 8009f76:	dc61      	bgt.n	800a03c <_strtod_l+0x47c>
 8009f78:	4a75      	ldr	r2, [pc, #468]	; (800a150 <_strtod_l+0x590>)
 8009f7a:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8009f7e:	e9de 0100 	ldrd	r0, r1, [lr]
 8009f82:	4652      	mov	r2, sl
 8009f84:	465b      	mov	r3, fp
 8009f86:	f7f6 fb37 	bl	80005f8 <__aeabi_dmul>
 8009f8a:	4682      	mov	sl, r0
 8009f8c:	468b      	mov	fp, r1
 8009f8e:	e656      	b.n	8009c3e <_strtod_l+0x7e>
 8009f90:	4b6f      	ldr	r3, [pc, #444]	; (800a150 <_strtod_l+0x590>)
 8009f92:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8009f96:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8009f9a:	f7f6 fb2d 	bl	80005f8 <__aeabi_dmul>
 8009f9e:	4606      	mov	r6, r0
 8009fa0:	4628      	mov	r0, r5
 8009fa2:	460f      	mov	r7, r1
 8009fa4:	f7f6 faae 	bl	8000504 <__aeabi_ui2d>
 8009fa8:	4602      	mov	r2, r0
 8009faa:	460b      	mov	r3, r1
 8009fac:	4630      	mov	r0, r6
 8009fae:	4639      	mov	r1, r7
 8009fb0:	f7f6 f96c 	bl	800028c <__adddf3>
 8009fb4:	2c0f      	cmp	r4, #15
 8009fb6:	4682      	mov	sl, r0
 8009fb8:	468b      	mov	fp, r1
 8009fba:	ddd5      	ble.n	8009f68 <_strtod_l+0x3a8>
 8009fbc:	9b06      	ldr	r3, [sp, #24]
 8009fbe:	eba4 0808 	sub.w	r8, r4, r8
 8009fc2:	4498      	add	r8, r3
 8009fc4:	f1b8 0f00 	cmp.w	r8, #0
 8009fc8:	f340 8096 	ble.w	800a0f8 <_strtod_l+0x538>
 8009fcc:	f018 030f 	ands.w	r3, r8, #15
 8009fd0:	d00a      	beq.n	8009fe8 <_strtod_l+0x428>
 8009fd2:	495f      	ldr	r1, [pc, #380]	; (800a150 <_strtod_l+0x590>)
 8009fd4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009fd8:	4652      	mov	r2, sl
 8009fda:	465b      	mov	r3, fp
 8009fdc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009fe0:	f7f6 fb0a 	bl	80005f8 <__aeabi_dmul>
 8009fe4:	4682      	mov	sl, r0
 8009fe6:	468b      	mov	fp, r1
 8009fe8:	f038 080f 	bics.w	r8, r8, #15
 8009fec:	d073      	beq.n	800a0d6 <_strtod_l+0x516>
 8009fee:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8009ff2:	dd47      	ble.n	800a084 <_strtod_l+0x4c4>
 8009ff4:	2400      	movs	r4, #0
 8009ff6:	46a0      	mov	r8, r4
 8009ff8:	9407      	str	r4, [sp, #28]
 8009ffa:	9405      	str	r4, [sp, #20]
 8009ffc:	2322      	movs	r3, #34	; 0x22
 8009ffe:	f8df b158 	ldr.w	fp, [pc, #344]	; 800a158 <_strtod_l+0x598>
 800a002:	f8c9 3000 	str.w	r3, [r9]
 800a006:	f04f 0a00 	mov.w	sl, #0
 800a00a:	9b07      	ldr	r3, [sp, #28]
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	f43f ae16 	beq.w	8009c3e <_strtod_l+0x7e>
 800a012:	991c      	ldr	r1, [sp, #112]	; 0x70
 800a014:	4648      	mov	r0, r9
 800a016:	f002 f8d1 	bl	800c1bc <_Bfree>
 800a01a:	9905      	ldr	r1, [sp, #20]
 800a01c:	4648      	mov	r0, r9
 800a01e:	f002 f8cd 	bl	800c1bc <_Bfree>
 800a022:	4641      	mov	r1, r8
 800a024:	4648      	mov	r0, r9
 800a026:	f002 f8c9 	bl	800c1bc <_Bfree>
 800a02a:	9907      	ldr	r1, [sp, #28]
 800a02c:	4648      	mov	r0, r9
 800a02e:	f002 f8c5 	bl	800c1bc <_Bfree>
 800a032:	4621      	mov	r1, r4
 800a034:	4648      	mov	r0, r9
 800a036:	f002 f8c1 	bl	800c1bc <_Bfree>
 800a03a:	e600      	b.n	8009c3e <_strtod_l+0x7e>
 800a03c:	9a06      	ldr	r2, [sp, #24]
 800a03e:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800a042:	4293      	cmp	r3, r2
 800a044:	dbba      	blt.n	8009fbc <_strtod_l+0x3fc>
 800a046:	4d42      	ldr	r5, [pc, #264]	; (800a150 <_strtod_l+0x590>)
 800a048:	f1c4 040f 	rsb	r4, r4, #15
 800a04c:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800a050:	4652      	mov	r2, sl
 800a052:	465b      	mov	r3, fp
 800a054:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a058:	f7f6 face 	bl	80005f8 <__aeabi_dmul>
 800a05c:	9b06      	ldr	r3, [sp, #24]
 800a05e:	1b1c      	subs	r4, r3, r4
 800a060:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800a064:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a068:	e78d      	b.n	8009f86 <_strtod_l+0x3c6>
 800a06a:	f113 0f16 	cmn.w	r3, #22
 800a06e:	dba5      	blt.n	8009fbc <_strtod_l+0x3fc>
 800a070:	4a37      	ldr	r2, [pc, #220]	; (800a150 <_strtod_l+0x590>)
 800a072:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 800a076:	e9d2 2300 	ldrd	r2, r3, [r2]
 800a07a:	4650      	mov	r0, sl
 800a07c:	4659      	mov	r1, fp
 800a07e:	f7f6 fbe5 	bl	800084c <__aeabi_ddiv>
 800a082:	e782      	b.n	8009f8a <_strtod_l+0x3ca>
 800a084:	2300      	movs	r3, #0
 800a086:	4e33      	ldr	r6, [pc, #204]	; (800a154 <_strtod_l+0x594>)
 800a088:	ea4f 1828 	mov.w	r8, r8, asr #4
 800a08c:	4650      	mov	r0, sl
 800a08e:	4659      	mov	r1, fp
 800a090:	461d      	mov	r5, r3
 800a092:	f1b8 0f01 	cmp.w	r8, #1
 800a096:	dc21      	bgt.n	800a0dc <_strtod_l+0x51c>
 800a098:	b10b      	cbz	r3, 800a09e <_strtod_l+0x4de>
 800a09a:	4682      	mov	sl, r0
 800a09c:	468b      	mov	fp, r1
 800a09e:	4b2d      	ldr	r3, [pc, #180]	; (800a154 <_strtod_l+0x594>)
 800a0a0:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800a0a4:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800a0a8:	4652      	mov	r2, sl
 800a0aa:	465b      	mov	r3, fp
 800a0ac:	e9d5 0100 	ldrd	r0, r1, [r5]
 800a0b0:	f7f6 faa2 	bl	80005f8 <__aeabi_dmul>
 800a0b4:	4b28      	ldr	r3, [pc, #160]	; (800a158 <_strtod_l+0x598>)
 800a0b6:	460a      	mov	r2, r1
 800a0b8:	400b      	ands	r3, r1
 800a0ba:	4928      	ldr	r1, [pc, #160]	; (800a15c <_strtod_l+0x59c>)
 800a0bc:	428b      	cmp	r3, r1
 800a0be:	4682      	mov	sl, r0
 800a0c0:	d898      	bhi.n	8009ff4 <_strtod_l+0x434>
 800a0c2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800a0c6:	428b      	cmp	r3, r1
 800a0c8:	bf86      	itte	hi
 800a0ca:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800a164 <_strtod_l+0x5a4>
 800a0ce:	f04f 3aff 	movhi.w	sl, #4294967295
 800a0d2:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800a0d6:	2300      	movs	r3, #0
 800a0d8:	9304      	str	r3, [sp, #16]
 800a0da:	e077      	b.n	800a1cc <_strtod_l+0x60c>
 800a0dc:	f018 0f01 	tst.w	r8, #1
 800a0e0:	d006      	beq.n	800a0f0 <_strtod_l+0x530>
 800a0e2:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 800a0e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0ea:	f7f6 fa85 	bl	80005f8 <__aeabi_dmul>
 800a0ee:	2301      	movs	r3, #1
 800a0f0:	3501      	adds	r5, #1
 800a0f2:	ea4f 0868 	mov.w	r8, r8, asr #1
 800a0f6:	e7cc      	b.n	800a092 <_strtod_l+0x4d2>
 800a0f8:	d0ed      	beq.n	800a0d6 <_strtod_l+0x516>
 800a0fa:	f1c8 0800 	rsb	r8, r8, #0
 800a0fe:	f018 020f 	ands.w	r2, r8, #15
 800a102:	d00a      	beq.n	800a11a <_strtod_l+0x55a>
 800a104:	4b12      	ldr	r3, [pc, #72]	; (800a150 <_strtod_l+0x590>)
 800a106:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a10a:	4650      	mov	r0, sl
 800a10c:	4659      	mov	r1, fp
 800a10e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a112:	f7f6 fb9b 	bl	800084c <__aeabi_ddiv>
 800a116:	4682      	mov	sl, r0
 800a118:	468b      	mov	fp, r1
 800a11a:	ea5f 1828 	movs.w	r8, r8, asr #4
 800a11e:	d0da      	beq.n	800a0d6 <_strtod_l+0x516>
 800a120:	f1b8 0f1f 	cmp.w	r8, #31
 800a124:	dd20      	ble.n	800a168 <_strtod_l+0x5a8>
 800a126:	2400      	movs	r4, #0
 800a128:	46a0      	mov	r8, r4
 800a12a:	9407      	str	r4, [sp, #28]
 800a12c:	9405      	str	r4, [sp, #20]
 800a12e:	2322      	movs	r3, #34	; 0x22
 800a130:	f04f 0a00 	mov.w	sl, #0
 800a134:	f04f 0b00 	mov.w	fp, #0
 800a138:	f8c9 3000 	str.w	r3, [r9]
 800a13c:	e765      	b.n	800a00a <_strtod_l+0x44a>
 800a13e:	bf00      	nop
 800a140:	0800d495 	.word	0x0800d495
 800a144:	0800d523 	.word	0x0800d523
 800a148:	0800d49d 	.word	0x0800d49d
 800a14c:	0800d4e0 	.word	0x0800d4e0
 800a150:	0800d5c8 	.word	0x0800d5c8
 800a154:	0800d5a0 	.word	0x0800d5a0
 800a158:	7ff00000 	.word	0x7ff00000
 800a15c:	7ca00000 	.word	0x7ca00000
 800a160:	fff80000 	.word	0xfff80000
 800a164:	7fefffff 	.word	0x7fefffff
 800a168:	f018 0310 	ands.w	r3, r8, #16
 800a16c:	bf18      	it	ne
 800a16e:	236a      	movne	r3, #106	; 0x6a
 800a170:	4da0      	ldr	r5, [pc, #640]	; (800a3f4 <_strtod_l+0x834>)
 800a172:	9304      	str	r3, [sp, #16]
 800a174:	4650      	mov	r0, sl
 800a176:	4659      	mov	r1, fp
 800a178:	2300      	movs	r3, #0
 800a17a:	f1b8 0f00 	cmp.w	r8, #0
 800a17e:	f300 810a 	bgt.w	800a396 <_strtod_l+0x7d6>
 800a182:	b10b      	cbz	r3, 800a188 <_strtod_l+0x5c8>
 800a184:	4682      	mov	sl, r0
 800a186:	468b      	mov	fp, r1
 800a188:	9b04      	ldr	r3, [sp, #16]
 800a18a:	b1bb      	cbz	r3, 800a1bc <_strtod_l+0x5fc>
 800a18c:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800a190:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a194:	2b00      	cmp	r3, #0
 800a196:	4659      	mov	r1, fp
 800a198:	dd10      	ble.n	800a1bc <_strtod_l+0x5fc>
 800a19a:	2b1f      	cmp	r3, #31
 800a19c:	f340 8107 	ble.w	800a3ae <_strtod_l+0x7ee>
 800a1a0:	2b34      	cmp	r3, #52	; 0x34
 800a1a2:	bfde      	ittt	le
 800a1a4:	3b20      	suble	r3, #32
 800a1a6:	f04f 32ff 	movle.w	r2, #4294967295
 800a1aa:	fa02 f303 	lslle.w	r3, r2, r3
 800a1ae:	f04f 0a00 	mov.w	sl, #0
 800a1b2:	bfcc      	ite	gt
 800a1b4:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800a1b8:	ea03 0b01 	andle.w	fp, r3, r1
 800a1bc:	2200      	movs	r2, #0
 800a1be:	2300      	movs	r3, #0
 800a1c0:	4650      	mov	r0, sl
 800a1c2:	4659      	mov	r1, fp
 800a1c4:	f7f6 fc80 	bl	8000ac8 <__aeabi_dcmpeq>
 800a1c8:	2800      	cmp	r0, #0
 800a1ca:	d1ac      	bne.n	800a126 <_strtod_l+0x566>
 800a1cc:	9b07      	ldr	r3, [sp, #28]
 800a1ce:	9300      	str	r3, [sp, #0]
 800a1d0:	9a05      	ldr	r2, [sp, #20]
 800a1d2:	9908      	ldr	r1, [sp, #32]
 800a1d4:	4623      	mov	r3, r4
 800a1d6:	4648      	mov	r0, r9
 800a1d8:	f002 f842 	bl	800c260 <__s2b>
 800a1dc:	9007      	str	r0, [sp, #28]
 800a1de:	2800      	cmp	r0, #0
 800a1e0:	f43f af08 	beq.w	8009ff4 <_strtod_l+0x434>
 800a1e4:	9a06      	ldr	r2, [sp, #24]
 800a1e6:	9b06      	ldr	r3, [sp, #24]
 800a1e8:	2a00      	cmp	r2, #0
 800a1ea:	f1c3 0300 	rsb	r3, r3, #0
 800a1ee:	bfa8      	it	ge
 800a1f0:	2300      	movge	r3, #0
 800a1f2:	930e      	str	r3, [sp, #56]	; 0x38
 800a1f4:	2400      	movs	r4, #0
 800a1f6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800a1fa:	9316      	str	r3, [sp, #88]	; 0x58
 800a1fc:	46a0      	mov	r8, r4
 800a1fe:	9b07      	ldr	r3, [sp, #28]
 800a200:	4648      	mov	r0, r9
 800a202:	6859      	ldr	r1, [r3, #4]
 800a204:	f001 ffa6 	bl	800c154 <_Balloc>
 800a208:	9005      	str	r0, [sp, #20]
 800a20a:	2800      	cmp	r0, #0
 800a20c:	f43f aef6 	beq.w	8009ffc <_strtod_l+0x43c>
 800a210:	9b07      	ldr	r3, [sp, #28]
 800a212:	691a      	ldr	r2, [r3, #16]
 800a214:	3202      	adds	r2, #2
 800a216:	f103 010c 	add.w	r1, r3, #12
 800a21a:	0092      	lsls	r2, r2, #2
 800a21c:	300c      	adds	r0, #12
 800a21e:	f7fe fdbf 	bl	8008da0 <memcpy>
 800a222:	aa1e      	add	r2, sp, #120	; 0x78
 800a224:	a91d      	add	r1, sp, #116	; 0x74
 800a226:	ec4b ab10 	vmov	d0, sl, fp
 800a22a:	4648      	mov	r0, r9
 800a22c:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800a230:	f002 fad2 	bl	800c7d8 <__d2b>
 800a234:	901c      	str	r0, [sp, #112]	; 0x70
 800a236:	2800      	cmp	r0, #0
 800a238:	f43f aee0 	beq.w	8009ffc <_strtod_l+0x43c>
 800a23c:	2101      	movs	r1, #1
 800a23e:	4648      	mov	r0, r9
 800a240:	f002 f89a 	bl	800c378 <__i2b>
 800a244:	4680      	mov	r8, r0
 800a246:	2800      	cmp	r0, #0
 800a248:	f43f aed8 	beq.w	8009ffc <_strtod_l+0x43c>
 800a24c:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800a24e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800a250:	2e00      	cmp	r6, #0
 800a252:	bfab      	itete	ge
 800a254:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800a256:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 800a258:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 800a25a:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 800a25c:	bfac      	ite	ge
 800a25e:	18f7      	addge	r7, r6, r3
 800a260:	1b9d      	sublt	r5, r3, r6
 800a262:	9b04      	ldr	r3, [sp, #16]
 800a264:	1af6      	subs	r6, r6, r3
 800a266:	4416      	add	r6, r2
 800a268:	4b63      	ldr	r3, [pc, #396]	; (800a3f8 <_strtod_l+0x838>)
 800a26a:	3e01      	subs	r6, #1
 800a26c:	429e      	cmp	r6, r3
 800a26e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800a272:	f280 80af 	bge.w	800a3d4 <_strtod_l+0x814>
 800a276:	1b9b      	subs	r3, r3, r6
 800a278:	2b1f      	cmp	r3, #31
 800a27a:	eba2 0203 	sub.w	r2, r2, r3
 800a27e:	f04f 0101 	mov.w	r1, #1
 800a282:	f300 809b 	bgt.w	800a3bc <_strtod_l+0x7fc>
 800a286:	fa01 f303 	lsl.w	r3, r1, r3
 800a28a:	930f      	str	r3, [sp, #60]	; 0x3c
 800a28c:	2300      	movs	r3, #0
 800a28e:	930a      	str	r3, [sp, #40]	; 0x28
 800a290:	18be      	adds	r6, r7, r2
 800a292:	9b04      	ldr	r3, [sp, #16]
 800a294:	42b7      	cmp	r7, r6
 800a296:	4415      	add	r5, r2
 800a298:	441d      	add	r5, r3
 800a29a:	463b      	mov	r3, r7
 800a29c:	bfa8      	it	ge
 800a29e:	4633      	movge	r3, r6
 800a2a0:	42ab      	cmp	r3, r5
 800a2a2:	bfa8      	it	ge
 800a2a4:	462b      	movge	r3, r5
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	bfc2      	ittt	gt
 800a2aa:	1af6      	subgt	r6, r6, r3
 800a2ac:	1aed      	subgt	r5, r5, r3
 800a2ae:	1aff      	subgt	r7, r7, r3
 800a2b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a2b2:	b1bb      	cbz	r3, 800a2e4 <_strtod_l+0x724>
 800a2b4:	4641      	mov	r1, r8
 800a2b6:	461a      	mov	r2, r3
 800a2b8:	4648      	mov	r0, r9
 800a2ba:	f002 f8fd 	bl	800c4b8 <__pow5mult>
 800a2be:	4680      	mov	r8, r0
 800a2c0:	2800      	cmp	r0, #0
 800a2c2:	f43f ae9b 	beq.w	8009ffc <_strtod_l+0x43c>
 800a2c6:	4601      	mov	r1, r0
 800a2c8:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800a2ca:	4648      	mov	r0, r9
 800a2cc:	f002 f85d 	bl	800c38a <__multiply>
 800a2d0:	900c      	str	r0, [sp, #48]	; 0x30
 800a2d2:	2800      	cmp	r0, #0
 800a2d4:	f43f ae92 	beq.w	8009ffc <_strtod_l+0x43c>
 800a2d8:	991c      	ldr	r1, [sp, #112]	; 0x70
 800a2da:	4648      	mov	r0, r9
 800a2dc:	f001 ff6e 	bl	800c1bc <_Bfree>
 800a2e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a2e2:	931c      	str	r3, [sp, #112]	; 0x70
 800a2e4:	2e00      	cmp	r6, #0
 800a2e6:	dc7a      	bgt.n	800a3de <_strtod_l+0x81e>
 800a2e8:	9b06      	ldr	r3, [sp, #24]
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	dd08      	ble.n	800a300 <_strtod_l+0x740>
 800a2ee:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a2f0:	9905      	ldr	r1, [sp, #20]
 800a2f2:	4648      	mov	r0, r9
 800a2f4:	f002 f8e0 	bl	800c4b8 <__pow5mult>
 800a2f8:	9005      	str	r0, [sp, #20]
 800a2fa:	2800      	cmp	r0, #0
 800a2fc:	f43f ae7e 	beq.w	8009ffc <_strtod_l+0x43c>
 800a300:	2d00      	cmp	r5, #0
 800a302:	dd08      	ble.n	800a316 <_strtod_l+0x756>
 800a304:	462a      	mov	r2, r5
 800a306:	9905      	ldr	r1, [sp, #20]
 800a308:	4648      	mov	r0, r9
 800a30a:	f002 f923 	bl	800c554 <__lshift>
 800a30e:	9005      	str	r0, [sp, #20]
 800a310:	2800      	cmp	r0, #0
 800a312:	f43f ae73 	beq.w	8009ffc <_strtod_l+0x43c>
 800a316:	2f00      	cmp	r7, #0
 800a318:	dd08      	ble.n	800a32c <_strtod_l+0x76c>
 800a31a:	4641      	mov	r1, r8
 800a31c:	463a      	mov	r2, r7
 800a31e:	4648      	mov	r0, r9
 800a320:	f002 f918 	bl	800c554 <__lshift>
 800a324:	4680      	mov	r8, r0
 800a326:	2800      	cmp	r0, #0
 800a328:	f43f ae68 	beq.w	8009ffc <_strtod_l+0x43c>
 800a32c:	9a05      	ldr	r2, [sp, #20]
 800a32e:	991c      	ldr	r1, [sp, #112]	; 0x70
 800a330:	4648      	mov	r0, r9
 800a332:	f002 f97d 	bl	800c630 <__mdiff>
 800a336:	4604      	mov	r4, r0
 800a338:	2800      	cmp	r0, #0
 800a33a:	f43f ae5f 	beq.w	8009ffc <_strtod_l+0x43c>
 800a33e:	68c3      	ldr	r3, [r0, #12]
 800a340:	930c      	str	r3, [sp, #48]	; 0x30
 800a342:	2300      	movs	r3, #0
 800a344:	60c3      	str	r3, [r0, #12]
 800a346:	4641      	mov	r1, r8
 800a348:	f002 f958 	bl	800c5fc <__mcmp>
 800a34c:	2800      	cmp	r0, #0
 800a34e:	da55      	bge.n	800a3fc <_strtod_l+0x83c>
 800a350:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a352:	b9e3      	cbnz	r3, 800a38e <_strtod_l+0x7ce>
 800a354:	f1ba 0f00 	cmp.w	sl, #0
 800a358:	d119      	bne.n	800a38e <_strtod_l+0x7ce>
 800a35a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a35e:	b9b3      	cbnz	r3, 800a38e <_strtod_l+0x7ce>
 800a360:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a364:	0d1b      	lsrs	r3, r3, #20
 800a366:	051b      	lsls	r3, r3, #20
 800a368:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800a36c:	d90f      	bls.n	800a38e <_strtod_l+0x7ce>
 800a36e:	6963      	ldr	r3, [r4, #20]
 800a370:	b913      	cbnz	r3, 800a378 <_strtod_l+0x7b8>
 800a372:	6923      	ldr	r3, [r4, #16]
 800a374:	2b01      	cmp	r3, #1
 800a376:	dd0a      	ble.n	800a38e <_strtod_l+0x7ce>
 800a378:	4621      	mov	r1, r4
 800a37a:	2201      	movs	r2, #1
 800a37c:	4648      	mov	r0, r9
 800a37e:	f002 f8e9 	bl	800c554 <__lshift>
 800a382:	4641      	mov	r1, r8
 800a384:	4604      	mov	r4, r0
 800a386:	f002 f939 	bl	800c5fc <__mcmp>
 800a38a:	2800      	cmp	r0, #0
 800a38c:	dc67      	bgt.n	800a45e <_strtod_l+0x89e>
 800a38e:	9b04      	ldr	r3, [sp, #16]
 800a390:	2b00      	cmp	r3, #0
 800a392:	d171      	bne.n	800a478 <_strtod_l+0x8b8>
 800a394:	e63d      	b.n	800a012 <_strtod_l+0x452>
 800a396:	f018 0f01 	tst.w	r8, #1
 800a39a:	d004      	beq.n	800a3a6 <_strtod_l+0x7e6>
 800a39c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a3a0:	f7f6 f92a 	bl	80005f8 <__aeabi_dmul>
 800a3a4:	2301      	movs	r3, #1
 800a3a6:	ea4f 0868 	mov.w	r8, r8, asr #1
 800a3aa:	3508      	adds	r5, #8
 800a3ac:	e6e5      	b.n	800a17a <_strtod_l+0x5ba>
 800a3ae:	f04f 32ff 	mov.w	r2, #4294967295
 800a3b2:	fa02 f303 	lsl.w	r3, r2, r3
 800a3b6:	ea03 0a0a 	and.w	sl, r3, sl
 800a3ba:	e6ff      	b.n	800a1bc <_strtod_l+0x5fc>
 800a3bc:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800a3c0:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800a3c4:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800a3c8:	36e2      	adds	r6, #226	; 0xe2
 800a3ca:	fa01 f306 	lsl.w	r3, r1, r6
 800a3ce:	930a      	str	r3, [sp, #40]	; 0x28
 800a3d0:	910f      	str	r1, [sp, #60]	; 0x3c
 800a3d2:	e75d      	b.n	800a290 <_strtod_l+0x6d0>
 800a3d4:	2300      	movs	r3, #0
 800a3d6:	930a      	str	r3, [sp, #40]	; 0x28
 800a3d8:	2301      	movs	r3, #1
 800a3da:	930f      	str	r3, [sp, #60]	; 0x3c
 800a3dc:	e758      	b.n	800a290 <_strtod_l+0x6d0>
 800a3de:	4632      	mov	r2, r6
 800a3e0:	991c      	ldr	r1, [sp, #112]	; 0x70
 800a3e2:	4648      	mov	r0, r9
 800a3e4:	f002 f8b6 	bl	800c554 <__lshift>
 800a3e8:	901c      	str	r0, [sp, #112]	; 0x70
 800a3ea:	2800      	cmp	r0, #0
 800a3ec:	f47f af7c 	bne.w	800a2e8 <_strtod_l+0x728>
 800a3f0:	e604      	b.n	8009ffc <_strtod_l+0x43c>
 800a3f2:	bf00      	nop
 800a3f4:	0800d4f8 	.word	0x0800d4f8
 800a3f8:	fffffc02 	.word	0xfffffc02
 800a3fc:	465d      	mov	r5, fp
 800a3fe:	f040 8086 	bne.w	800a50e <_strtod_l+0x94e>
 800a402:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a404:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a408:	b32a      	cbz	r2, 800a456 <_strtod_l+0x896>
 800a40a:	4aaf      	ldr	r2, [pc, #700]	; (800a6c8 <_strtod_l+0xb08>)
 800a40c:	4293      	cmp	r3, r2
 800a40e:	d153      	bne.n	800a4b8 <_strtod_l+0x8f8>
 800a410:	9b04      	ldr	r3, [sp, #16]
 800a412:	4650      	mov	r0, sl
 800a414:	b1d3      	cbz	r3, 800a44c <_strtod_l+0x88c>
 800a416:	4aad      	ldr	r2, [pc, #692]	; (800a6cc <_strtod_l+0xb0c>)
 800a418:	402a      	ands	r2, r5
 800a41a:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800a41e:	f04f 31ff 	mov.w	r1, #4294967295
 800a422:	d816      	bhi.n	800a452 <_strtod_l+0x892>
 800a424:	0d12      	lsrs	r2, r2, #20
 800a426:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800a42a:	fa01 f303 	lsl.w	r3, r1, r3
 800a42e:	4298      	cmp	r0, r3
 800a430:	d142      	bne.n	800a4b8 <_strtod_l+0x8f8>
 800a432:	4ba7      	ldr	r3, [pc, #668]	; (800a6d0 <_strtod_l+0xb10>)
 800a434:	429d      	cmp	r5, r3
 800a436:	d102      	bne.n	800a43e <_strtod_l+0x87e>
 800a438:	3001      	adds	r0, #1
 800a43a:	f43f addf 	beq.w	8009ffc <_strtod_l+0x43c>
 800a43e:	4ba3      	ldr	r3, [pc, #652]	; (800a6cc <_strtod_l+0xb0c>)
 800a440:	402b      	ands	r3, r5
 800a442:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800a446:	f04f 0a00 	mov.w	sl, #0
 800a44a:	e7a0      	b.n	800a38e <_strtod_l+0x7ce>
 800a44c:	f04f 33ff 	mov.w	r3, #4294967295
 800a450:	e7ed      	b.n	800a42e <_strtod_l+0x86e>
 800a452:	460b      	mov	r3, r1
 800a454:	e7eb      	b.n	800a42e <_strtod_l+0x86e>
 800a456:	bb7b      	cbnz	r3, 800a4b8 <_strtod_l+0x8f8>
 800a458:	f1ba 0f00 	cmp.w	sl, #0
 800a45c:	d12c      	bne.n	800a4b8 <_strtod_l+0x8f8>
 800a45e:	9904      	ldr	r1, [sp, #16]
 800a460:	4a9a      	ldr	r2, [pc, #616]	; (800a6cc <_strtod_l+0xb0c>)
 800a462:	465b      	mov	r3, fp
 800a464:	b1f1      	cbz	r1, 800a4a4 <_strtod_l+0x8e4>
 800a466:	ea02 010b 	and.w	r1, r2, fp
 800a46a:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800a46e:	dc19      	bgt.n	800a4a4 <_strtod_l+0x8e4>
 800a470:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800a474:	f77f ae5b 	ble.w	800a12e <_strtod_l+0x56e>
 800a478:	4a96      	ldr	r2, [pc, #600]	; (800a6d4 <_strtod_l+0xb14>)
 800a47a:	2300      	movs	r3, #0
 800a47c:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 800a480:	4650      	mov	r0, sl
 800a482:	4659      	mov	r1, fp
 800a484:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800a488:	f7f6 f8b6 	bl	80005f8 <__aeabi_dmul>
 800a48c:	4682      	mov	sl, r0
 800a48e:	468b      	mov	fp, r1
 800a490:	2900      	cmp	r1, #0
 800a492:	f47f adbe 	bne.w	800a012 <_strtod_l+0x452>
 800a496:	2800      	cmp	r0, #0
 800a498:	f47f adbb 	bne.w	800a012 <_strtod_l+0x452>
 800a49c:	2322      	movs	r3, #34	; 0x22
 800a49e:	f8c9 3000 	str.w	r3, [r9]
 800a4a2:	e5b6      	b.n	800a012 <_strtod_l+0x452>
 800a4a4:	4013      	ands	r3, r2
 800a4a6:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800a4aa:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a4ae:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a4b2:	f04f 3aff 	mov.w	sl, #4294967295
 800a4b6:	e76a      	b.n	800a38e <_strtod_l+0x7ce>
 800a4b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a4ba:	b193      	cbz	r3, 800a4e2 <_strtod_l+0x922>
 800a4bc:	422b      	tst	r3, r5
 800a4be:	f43f af66 	beq.w	800a38e <_strtod_l+0x7ce>
 800a4c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a4c4:	9a04      	ldr	r2, [sp, #16]
 800a4c6:	4650      	mov	r0, sl
 800a4c8:	4659      	mov	r1, fp
 800a4ca:	b173      	cbz	r3, 800a4ea <_strtod_l+0x92a>
 800a4cc:	f7ff fb5c 	bl	8009b88 <sulp>
 800a4d0:	4602      	mov	r2, r0
 800a4d2:	460b      	mov	r3, r1
 800a4d4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a4d8:	f7f5 fed8 	bl	800028c <__adddf3>
 800a4dc:	4682      	mov	sl, r0
 800a4de:	468b      	mov	fp, r1
 800a4e0:	e755      	b.n	800a38e <_strtod_l+0x7ce>
 800a4e2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a4e4:	ea13 0f0a 	tst.w	r3, sl
 800a4e8:	e7e9      	b.n	800a4be <_strtod_l+0x8fe>
 800a4ea:	f7ff fb4d 	bl	8009b88 <sulp>
 800a4ee:	4602      	mov	r2, r0
 800a4f0:	460b      	mov	r3, r1
 800a4f2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a4f6:	f7f5 fec7 	bl	8000288 <__aeabi_dsub>
 800a4fa:	2200      	movs	r2, #0
 800a4fc:	2300      	movs	r3, #0
 800a4fe:	4682      	mov	sl, r0
 800a500:	468b      	mov	fp, r1
 800a502:	f7f6 fae1 	bl	8000ac8 <__aeabi_dcmpeq>
 800a506:	2800      	cmp	r0, #0
 800a508:	f47f ae11 	bne.w	800a12e <_strtod_l+0x56e>
 800a50c:	e73f      	b.n	800a38e <_strtod_l+0x7ce>
 800a50e:	4641      	mov	r1, r8
 800a510:	4620      	mov	r0, r4
 800a512:	f002 f9b0 	bl	800c876 <__ratio>
 800a516:	ec57 6b10 	vmov	r6, r7, d0
 800a51a:	2200      	movs	r2, #0
 800a51c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a520:	ee10 0a10 	vmov	r0, s0
 800a524:	4639      	mov	r1, r7
 800a526:	f7f6 fae3 	bl	8000af0 <__aeabi_dcmple>
 800a52a:	2800      	cmp	r0, #0
 800a52c:	d077      	beq.n	800a61e <_strtod_l+0xa5e>
 800a52e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a530:	2b00      	cmp	r3, #0
 800a532:	d04a      	beq.n	800a5ca <_strtod_l+0xa0a>
 800a534:	4b68      	ldr	r3, [pc, #416]	; (800a6d8 <_strtod_l+0xb18>)
 800a536:	2200      	movs	r2, #0
 800a538:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800a53c:	4f66      	ldr	r7, [pc, #408]	; (800a6d8 <_strtod_l+0xb18>)
 800a53e:	2600      	movs	r6, #0
 800a540:	4b62      	ldr	r3, [pc, #392]	; (800a6cc <_strtod_l+0xb0c>)
 800a542:	402b      	ands	r3, r5
 800a544:	930f      	str	r3, [sp, #60]	; 0x3c
 800a546:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a548:	4b64      	ldr	r3, [pc, #400]	; (800a6dc <_strtod_l+0xb1c>)
 800a54a:	429a      	cmp	r2, r3
 800a54c:	f040 80ce 	bne.w	800a6ec <_strtod_l+0xb2c>
 800a550:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a554:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a558:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 800a55c:	ec4b ab10 	vmov	d0, sl, fp
 800a560:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800a564:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800a568:	f002 f8c0 	bl	800c6ec <__ulp>
 800a56c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a570:	ec53 2b10 	vmov	r2, r3, d0
 800a574:	f7f6 f840 	bl	80005f8 <__aeabi_dmul>
 800a578:	4652      	mov	r2, sl
 800a57a:	465b      	mov	r3, fp
 800a57c:	f7f5 fe86 	bl	800028c <__adddf3>
 800a580:	460b      	mov	r3, r1
 800a582:	4952      	ldr	r1, [pc, #328]	; (800a6cc <_strtod_l+0xb0c>)
 800a584:	4a56      	ldr	r2, [pc, #344]	; (800a6e0 <_strtod_l+0xb20>)
 800a586:	4019      	ands	r1, r3
 800a588:	4291      	cmp	r1, r2
 800a58a:	4682      	mov	sl, r0
 800a58c:	d95b      	bls.n	800a646 <_strtod_l+0xa86>
 800a58e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a590:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800a594:	4293      	cmp	r3, r2
 800a596:	d103      	bne.n	800a5a0 <_strtod_l+0x9e0>
 800a598:	9b08      	ldr	r3, [sp, #32]
 800a59a:	3301      	adds	r3, #1
 800a59c:	f43f ad2e 	beq.w	8009ffc <_strtod_l+0x43c>
 800a5a0:	f8df b12c 	ldr.w	fp, [pc, #300]	; 800a6d0 <_strtod_l+0xb10>
 800a5a4:	f04f 3aff 	mov.w	sl, #4294967295
 800a5a8:	991c      	ldr	r1, [sp, #112]	; 0x70
 800a5aa:	4648      	mov	r0, r9
 800a5ac:	f001 fe06 	bl	800c1bc <_Bfree>
 800a5b0:	9905      	ldr	r1, [sp, #20]
 800a5b2:	4648      	mov	r0, r9
 800a5b4:	f001 fe02 	bl	800c1bc <_Bfree>
 800a5b8:	4641      	mov	r1, r8
 800a5ba:	4648      	mov	r0, r9
 800a5bc:	f001 fdfe 	bl	800c1bc <_Bfree>
 800a5c0:	4621      	mov	r1, r4
 800a5c2:	4648      	mov	r0, r9
 800a5c4:	f001 fdfa 	bl	800c1bc <_Bfree>
 800a5c8:	e619      	b.n	800a1fe <_strtod_l+0x63e>
 800a5ca:	f1ba 0f00 	cmp.w	sl, #0
 800a5ce:	d11a      	bne.n	800a606 <_strtod_l+0xa46>
 800a5d0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a5d4:	b9eb      	cbnz	r3, 800a612 <_strtod_l+0xa52>
 800a5d6:	2200      	movs	r2, #0
 800a5d8:	4b3f      	ldr	r3, [pc, #252]	; (800a6d8 <_strtod_l+0xb18>)
 800a5da:	4630      	mov	r0, r6
 800a5dc:	4639      	mov	r1, r7
 800a5de:	f7f6 fa7d 	bl	8000adc <__aeabi_dcmplt>
 800a5e2:	b9c8      	cbnz	r0, 800a618 <_strtod_l+0xa58>
 800a5e4:	4630      	mov	r0, r6
 800a5e6:	4639      	mov	r1, r7
 800a5e8:	2200      	movs	r2, #0
 800a5ea:	4b3e      	ldr	r3, [pc, #248]	; (800a6e4 <_strtod_l+0xb24>)
 800a5ec:	f7f6 f804 	bl	80005f8 <__aeabi_dmul>
 800a5f0:	4606      	mov	r6, r0
 800a5f2:	460f      	mov	r7, r1
 800a5f4:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800a5f8:	9618      	str	r6, [sp, #96]	; 0x60
 800a5fa:	9319      	str	r3, [sp, #100]	; 0x64
 800a5fc:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 800a600:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800a604:	e79c      	b.n	800a540 <_strtod_l+0x980>
 800a606:	f1ba 0f01 	cmp.w	sl, #1
 800a60a:	d102      	bne.n	800a612 <_strtod_l+0xa52>
 800a60c:	2d00      	cmp	r5, #0
 800a60e:	f43f ad8e 	beq.w	800a12e <_strtod_l+0x56e>
 800a612:	2200      	movs	r2, #0
 800a614:	4b34      	ldr	r3, [pc, #208]	; (800a6e8 <_strtod_l+0xb28>)
 800a616:	e78f      	b.n	800a538 <_strtod_l+0x978>
 800a618:	2600      	movs	r6, #0
 800a61a:	4f32      	ldr	r7, [pc, #200]	; (800a6e4 <_strtod_l+0xb24>)
 800a61c:	e7ea      	b.n	800a5f4 <_strtod_l+0xa34>
 800a61e:	4b31      	ldr	r3, [pc, #196]	; (800a6e4 <_strtod_l+0xb24>)
 800a620:	4630      	mov	r0, r6
 800a622:	4639      	mov	r1, r7
 800a624:	2200      	movs	r2, #0
 800a626:	f7f5 ffe7 	bl	80005f8 <__aeabi_dmul>
 800a62a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a62c:	4606      	mov	r6, r0
 800a62e:	460f      	mov	r7, r1
 800a630:	b933      	cbnz	r3, 800a640 <_strtod_l+0xa80>
 800a632:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a636:	9010      	str	r0, [sp, #64]	; 0x40
 800a638:	9311      	str	r3, [sp, #68]	; 0x44
 800a63a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a63e:	e7df      	b.n	800a600 <_strtod_l+0xa40>
 800a640:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800a644:	e7f9      	b.n	800a63a <_strtod_l+0xa7a>
 800a646:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800a64a:	9b04      	ldr	r3, [sp, #16]
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d1ab      	bne.n	800a5a8 <_strtod_l+0x9e8>
 800a650:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a654:	0d1b      	lsrs	r3, r3, #20
 800a656:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a658:	051b      	lsls	r3, r3, #20
 800a65a:	429a      	cmp	r2, r3
 800a65c:	465d      	mov	r5, fp
 800a65e:	d1a3      	bne.n	800a5a8 <_strtod_l+0x9e8>
 800a660:	4639      	mov	r1, r7
 800a662:	4630      	mov	r0, r6
 800a664:	f7f6 fa78 	bl	8000b58 <__aeabi_d2iz>
 800a668:	f7f5 ff5c 	bl	8000524 <__aeabi_i2d>
 800a66c:	460b      	mov	r3, r1
 800a66e:	4602      	mov	r2, r0
 800a670:	4639      	mov	r1, r7
 800a672:	4630      	mov	r0, r6
 800a674:	f7f5 fe08 	bl	8000288 <__aeabi_dsub>
 800a678:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a67a:	4606      	mov	r6, r0
 800a67c:	460f      	mov	r7, r1
 800a67e:	b933      	cbnz	r3, 800a68e <_strtod_l+0xace>
 800a680:	f1ba 0f00 	cmp.w	sl, #0
 800a684:	d103      	bne.n	800a68e <_strtod_l+0xace>
 800a686:	f3cb 0513 	ubfx	r5, fp, #0, #20
 800a68a:	2d00      	cmp	r5, #0
 800a68c:	d06d      	beq.n	800a76a <_strtod_l+0xbaa>
 800a68e:	a30a      	add	r3, pc, #40	; (adr r3, 800a6b8 <_strtod_l+0xaf8>)
 800a690:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a694:	4630      	mov	r0, r6
 800a696:	4639      	mov	r1, r7
 800a698:	f7f6 fa20 	bl	8000adc <__aeabi_dcmplt>
 800a69c:	2800      	cmp	r0, #0
 800a69e:	f47f acb8 	bne.w	800a012 <_strtod_l+0x452>
 800a6a2:	a307      	add	r3, pc, #28	; (adr r3, 800a6c0 <_strtod_l+0xb00>)
 800a6a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6a8:	4630      	mov	r0, r6
 800a6aa:	4639      	mov	r1, r7
 800a6ac:	f7f6 fa34 	bl	8000b18 <__aeabi_dcmpgt>
 800a6b0:	2800      	cmp	r0, #0
 800a6b2:	f43f af79 	beq.w	800a5a8 <_strtod_l+0x9e8>
 800a6b6:	e4ac      	b.n	800a012 <_strtod_l+0x452>
 800a6b8:	94a03595 	.word	0x94a03595
 800a6bc:	3fdfffff 	.word	0x3fdfffff
 800a6c0:	35afe535 	.word	0x35afe535
 800a6c4:	3fe00000 	.word	0x3fe00000
 800a6c8:	000fffff 	.word	0x000fffff
 800a6cc:	7ff00000 	.word	0x7ff00000
 800a6d0:	7fefffff 	.word	0x7fefffff
 800a6d4:	39500000 	.word	0x39500000
 800a6d8:	3ff00000 	.word	0x3ff00000
 800a6dc:	7fe00000 	.word	0x7fe00000
 800a6e0:	7c9fffff 	.word	0x7c9fffff
 800a6e4:	3fe00000 	.word	0x3fe00000
 800a6e8:	bff00000 	.word	0xbff00000
 800a6ec:	9b04      	ldr	r3, [sp, #16]
 800a6ee:	b333      	cbz	r3, 800a73e <_strtod_l+0xb7e>
 800a6f0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a6f2:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800a6f6:	d822      	bhi.n	800a73e <_strtod_l+0xb7e>
 800a6f8:	a327      	add	r3, pc, #156	; (adr r3, 800a798 <_strtod_l+0xbd8>)
 800a6fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6fe:	4630      	mov	r0, r6
 800a700:	4639      	mov	r1, r7
 800a702:	f7f6 f9f5 	bl	8000af0 <__aeabi_dcmple>
 800a706:	b1a0      	cbz	r0, 800a732 <_strtod_l+0xb72>
 800a708:	4639      	mov	r1, r7
 800a70a:	4630      	mov	r0, r6
 800a70c:	f7f6 fa4c 	bl	8000ba8 <__aeabi_d2uiz>
 800a710:	2800      	cmp	r0, #0
 800a712:	bf08      	it	eq
 800a714:	2001      	moveq	r0, #1
 800a716:	f7f5 fef5 	bl	8000504 <__aeabi_ui2d>
 800a71a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a71c:	4606      	mov	r6, r0
 800a71e:	460f      	mov	r7, r1
 800a720:	bb03      	cbnz	r3, 800a764 <_strtod_l+0xba4>
 800a722:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a726:	9012      	str	r0, [sp, #72]	; 0x48
 800a728:	9313      	str	r3, [sp, #76]	; 0x4c
 800a72a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800a72e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800a732:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a734:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a736:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800a73a:	1a9b      	subs	r3, r3, r2
 800a73c:	930b      	str	r3, [sp, #44]	; 0x2c
 800a73e:	ed9d 0b08 	vldr	d0, [sp, #32]
 800a742:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 800a746:	f001 ffd1 	bl	800c6ec <__ulp>
 800a74a:	4650      	mov	r0, sl
 800a74c:	ec53 2b10 	vmov	r2, r3, d0
 800a750:	4659      	mov	r1, fp
 800a752:	f7f5 ff51 	bl	80005f8 <__aeabi_dmul>
 800a756:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a75a:	f7f5 fd97 	bl	800028c <__adddf3>
 800a75e:	4682      	mov	sl, r0
 800a760:	468b      	mov	fp, r1
 800a762:	e772      	b.n	800a64a <_strtod_l+0xa8a>
 800a764:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 800a768:	e7df      	b.n	800a72a <_strtod_l+0xb6a>
 800a76a:	a30d      	add	r3, pc, #52	; (adr r3, 800a7a0 <_strtod_l+0xbe0>)
 800a76c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a770:	f7f6 f9b4 	bl	8000adc <__aeabi_dcmplt>
 800a774:	e79c      	b.n	800a6b0 <_strtod_l+0xaf0>
 800a776:	2300      	movs	r3, #0
 800a778:	930d      	str	r3, [sp, #52]	; 0x34
 800a77a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a77c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a77e:	6013      	str	r3, [r2, #0]
 800a780:	f7ff ba61 	b.w	8009c46 <_strtod_l+0x86>
 800a784:	2b65      	cmp	r3, #101	; 0x65
 800a786:	f04f 0200 	mov.w	r2, #0
 800a78a:	f43f ab4e 	beq.w	8009e2a <_strtod_l+0x26a>
 800a78e:	2101      	movs	r1, #1
 800a790:	4614      	mov	r4, r2
 800a792:	9104      	str	r1, [sp, #16]
 800a794:	f7ff bacb 	b.w	8009d2e <_strtod_l+0x16e>
 800a798:	ffc00000 	.word	0xffc00000
 800a79c:	41dfffff 	.word	0x41dfffff
 800a7a0:	94a03595 	.word	0x94a03595
 800a7a4:	3fcfffff 	.word	0x3fcfffff

0800a7a8 <_strtod_r>:
 800a7a8:	4b05      	ldr	r3, [pc, #20]	; (800a7c0 <_strtod_r+0x18>)
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	b410      	push	{r4}
 800a7ae:	6a1b      	ldr	r3, [r3, #32]
 800a7b0:	4c04      	ldr	r4, [pc, #16]	; (800a7c4 <_strtod_r+0x1c>)
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	bf08      	it	eq
 800a7b6:	4623      	moveq	r3, r4
 800a7b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a7bc:	f7ff ba00 	b.w	8009bc0 <_strtod_l>
 800a7c0:	2000000c 	.word	0x2000000c
 800a7c4:	20000070 	.word	0x20000070

0800a7c8 <_strtol_l.isra.0>:
 800a7c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a7cc:	4680      	mov	r8, r0
 800a7ce:	4689      	mov	r9, r1
 800a7d0:	4692      	mov	sl, r2
 800a7d2:	461e      	mov	r6, r3
 800a7d4:	460f      	mov	r7, r1
 800a7d6:	463d      	mov	r5, r7
 800a7d8:	9808      	ldr	r0, [sp, #32]
 800a7da:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a7de:	f001 fc27 	bl	800c030 <__locale_ctype_ptr_l>
 800a7e2:	4420      	add	r0, r4
 800a7e4:	7843      	ldrb	r3, [r0, #1]
 800a7e6:	f013 0308 	ands.w	r3, r3, #8
 800a7ea:	d132      	bne.n	800a852 <_strtol_l.isra.0+0x8a>
 800a7ec:	2c2d      	cmp	r4, #45	; 0x2d
 800a7ee:	d132      	bne.n	800a856 <_strtol_l.isra.0+0x8e>
 800a7f0:	787c      	ldrb	r4, [r7, #1]
 800a7f2:	1cbd      	adds	r5, r7, #2
 800a7f4:	2201      	movs	r2, #1
 800a7f6:	2e00      	cmp	r6, #0
 800a7f8:	d05d      	beq.n	800a8b6 <_strtol_l.isra.0+0xee>
 800a7fa:	2e10      	cmp	r6, #16
 800a7fc:	d109      	bne.n	800a812 <_strtol_l.isra.0+0x4a>
 800a7fe:	2c30      	cmp	r4, #48	; 0x30
 800a800:	d107      	bne.n	800a812 <_strtol_l.isra.0+0x4a>
 800a802:	782b      	ldrb	r3, [r5, #0]
 800a804:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a808:	2b58      	cmp	r3, #88	; 0x58
 800a80a:	d14f      	bne.n	800a8ac <_strtol_l.isra.0+0xe4>
 800a80c:	786c      	ldrb	r4, [r5, #1]
 800a80e:	2610      	movs	r6, #16
 800a810:	3502      	adds	r5, #2
 800a812:	2a00      	cmp	r2, #0
 800a814:	bf14      	ite	ne
 800a816:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800a81a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800a81e:	2700      	movs	r7, #0
 800a820:	fbb1 fcf6 	udiv	ip, r1, r6
 800a824:	4638      	mov	r0, r7
 800a826:	fb06 1e1c 	mls	lr, r6, ip, r1
 800a82a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800a82e:	2b09      	cmp	r3, #9
 800a830:	d817      	bhi.n	800a862 <_strtol_l.isra.0+0x9a>
 800a832:	461c      	mov	r4, r3
 800a834:	42a6      	cmp	r6, r4
 800a836:	dd23      	ble.n	800a880 <_strtol_l.isra.0+0xb8>
 800a838:	1c7b      	adds	r3, r7, #1
 800a83a:	d007      	beq.n	800a84c <_strtol_l.isra.0+0x84>
 800a83c:	4584      	cmp	ip, r0
 800a83e:	d31c      	bcc.n	800a87a <_strtol_l.isra.0+0xb2>
 800a840:	d101      	bne.n	800a846 <_strtol_l.isra.0+0x7e>
 800a842:	45a6      	cmp	lr, r4
 800a844:	db19      	blt.n	800a87a <_strtol_l.isra.0+0xb2>
 800a846:	fb00 4006 	mla	r0, r0, r6, r4
 800a84a:	2701      	movs	r7, #1
 800a84c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a850:	e7eb      	b.n	800a82a <_strtol_l.isra.0+0x62>
 800a852:	462f      	mov	r7, r5
 800a854:	e7bf      	b.n	800a7d6 <_strtol_l.isra.0+0xe>
 800a856:	2c2b      	cmp	r4, #43	; 0x2b
 800a858:	bf04      	itt	eq
 800a85a:	1cbd      	addeq	r5, r7, #2
 800a85c:	787c      	ldrbeq	r4, [r7, #1]
 800a85e:	461a      	mov	r2, r3
 800a860:	e7c9      	b.n	800a7f6 <_strtol_l.isra.0+0x2e>
 800a862:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800a866:	2b19      	cmp	r3, #25
 800a868:	d801      	bhi.n	800a86e <_strtol_l.isra.0+0xa6>
 800a86a:	3c37      	subs	r4, #55	; 0x37
 800a86c:	e7e2      	b.n	800a834 <_strtol_l.isra.0+0x6c>
 800a86e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800a872:	2b19      	cmp	r3, #25
 800a874:	d804      	bhi.n	800a880 <_strtol_l.isra.0+0xb8>
 800a876:	3c57      	subs	r4, #87	; 0x57
 800a878:	e7dc      	b.n	800a834 <_strtol_l.isra.0+0x6c>
 800a87a:	f04f 37ff 	mov.w	r7, #4294967295
 800a87e:	e7e5      	b.n	800a84c <_strtol_l.isra.0+0x84>
 800a880:	1c7b      	adds	r3, r7, #1
 800a882:	d108      	bne.n	800a896 <_strtol_l.isra.0+0xce>
 800a884:	2322      	movs	r3, #34	; 0x22
 800a886:	f8c8 3000 	str.w	r3, [r8]
 800a88a:	4608      	mov	r0, r1
 800a88c:	f1ba 0f00 	cmp.w	sl, #0
 800a890:	d107      	bne.n	800a8a2 <_strtol_l.isra.0+0xda>
 800a892:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a896:	b102      	cbz	r2, 800a89a <_strtol_l.isra.0+0xd2>
 800a898:	4240      	negs	r0, r0
 800a89a:	f1ba 0f00 	cmp.w	sl, #0
 800a89e:	d0f8      	beq.n	800a892 <_strtol_l.isra.0+0xca>
 800a8a0:	b10f      	cbz	r7, 800a8a6 <_strtol_l.isra.0+0xde>
 800a8a2:	f105 39ff 	add.w	r9, r5, #4294967295
 800a8a6:	f8ca 9000 	str.w	r9, [sl]
 800a8aa:	e7f2      	b.n	800a892 <_strtol_l.isra.0+0xca>
 800a8ac:	2430      	movs	r4, #48	; 0x30
 800a8ae:	2e00      	cmp	r6, #0
 800a8b0:	d1af      	bne.n	800a812 <_strtol_l.isra.0+0x4a>
 800a8b2:	2608      	movs	r6, #8
 800a8b4:	e7ad      	b.n	800a812 <_strtol_l.isra.0+0x4a>
 800a8b6:	2c30      	cmp	r4, #48	; 0x30
 800a8b8:	d0a3      	beq.n	800a802 <_strtol_l.isra.0+0x3a>
 800a8ba:	260a      	movs	r6, #10
 800a8bc:	e7a9      	b.n	800a812 <_strtol_l.isra.0+0x4a>
	...

0800a8c0 <_strtol_r>:
 800a8c0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a8c2:	4c06      	ldr	r4, [pc, #24]	; (800a8dc <_strtol_r+0x1c>)
 800a8c4:	4d06      	ldr	r5, [pc, #24]	; (800a8e0 <_strtol_r+0x20>)
 800a8c6:	6824      	ldr	r4, [r4, #0]
 800a8c8:	6a24      	ldr	r4, [r4, #32]
 800a8ca:	2c00      	cmp	r4, #0
 800a8cc:	bf08      	it	eq
 800a8ce:	462c      	moveq	r4, r5
 800a8d0:	9400      	str	r4, [sp, #0]
 800a8d2:	f7ff ff79 	bl	800a7c8 <_strtol_l.isra.0>
 800a8d6:	b003      	add	sp, #12
 800a8d8:	bd30      	pop	{r4, r5, pc}
 800a8da:	bf00      	nop
 800a8dc:	2000000c 	.word	0x2000000c
 800a8e0:	20000070 	.word	0x20000070

0800a8e4 <__swbuf_r>:
 800a8e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8e6:	460e      	mov	r6, r1
 800a8e8:	4614      	mov	r4, r2
 800a8ea:	4605      	mov	r5, r0
 800a8ec:	b118      	cbz	r0, 800a8f6 <__swbuf_r+0x12>
 800a8ee:	6983      	ldr	r3, [r0, #24]
 800a8f0:	b90b      	cbnz	r3, 800a8f6 <__swbuf_r+0x12>
 800a8f2:	f000 ffed 	bl	800b8d0 <__sinit>
 800a8f6:	4b21      	ldr	r3, [pc, #132]	; (800a97c <__swbuf_r+0x98>)
 800a8f8:	429c      	cmp	r4, r3
 800a8fa:	d12a      	bne.n	800a952 <__swbuf_r+0x6e>
 800a8fc:	686c      	ldr	r4, [r5, #4]
 800a8fe:	69a3      	ldr	r3, [r4, #24]
 800a900:	60a3      	str	r3, [r4, #8]
 800a902:	89a3      	ldrh	r3, [r4, #12]
 800a904:	071a      	lsls	r2, r3, #28
 800a906:	d52e      	bpl.n	800a966 <__swbuf_r+0x82>
 800a908:	6923      	ldr	r3, [r4, #16]
 800a90a:	b363      	cbz	r3, 800a966 <__swbuf_r+0x82>
 800a90c:	6923      	ldr	r3, [r4, #16]
 800a90e:	6820      	ldr	r0, [r4, #0]
 800a910:	1ac0      	subs	r0, r0, r3
 800a912:	6963      	ldr	r3, [r4, #20]
 800a914:	b2f6      	uxtb	r6, r6
 800a916:	4283      	cmp	r3, r0
 800a918:	4637      	mov	r7, r6
 800a91a:	dc04      	bgt.n	800a926 <__swbuf_r+0x42>
 800a91c:	4621      	mov	r1, r4
 800a91e:	4628      	mov	r0, r5
 800a920:	f000 ff6c 	bl	800b7fc <_fflush_r>
 800a924:	bb28      	cbnz	r0, 800a972 <__swbuf_r+0x8e>
 800a926:	68a3      	ldr	r3, [r4, #8]
 800a928:	3b01      	subs	r3, #1
 800a92a:	60a3      	str	r3, [r4, #8]
 800a92c:	6823      	ldr	r3, [r4, #0]
 800a92e:	1c5a      	adds	r2, r3, #1
 800a930:	6022      	str	r2, [r4, #0]
 800a932:	701e      	strb	r6, [r3, #0]
 800a934:	6963      	ldr	r3, [r4, #20]
 800a936:	3001      	adds	r0, #1
 800a938:	4283      	cmp	r3, r0
 800a93a:	d004      	beq.n	800a946 <__swbuf_r+0x62>
 800a93c:	89a3      	ldrh	r3, [r4, #12]
 800a93e:	07db      	lsls	r3, r3, #31
 800a940:	d519      	bpl.n	800a976 <__swbuf_r+0x92>
 800a942:	2e0a      	cmp	r6, #10
 800a944:	d117      	bne.n	800a976 <__swbuf_r+0x92>
 800a946:	4621      	mov	r1, r4
 800a948:	4628      	mov	r0, r5
 800a94a:	f000 ff57 	bl	800b7fc <_fflush_r>
 800a94e:	b190      	cbz	r0, 800a976 <__swbuf_r+0x92>
 800a950:	e00f      	b.n	800a972 <__swbuf_r+0x8e>
 800a952:	4b0b      	ldr	r3, [pc, #44]	; (800a980 <__swbuf_r+0x9c>)
 800a954:	429c      	cmp	r4, r3
 800a956:	d101      	bne.n	800a95c <__swbuf_r+0x78>
 800a958:	68ac      	ldr	r4, [r5, #8]
 800a95a:	e7d0      	b.n	800a8fe <__swbuf_r+0x1a>
 800a95c:	4b09      	ldr	r3, [pc, #36]	; (800a984 <__swbuf_r+0xa0>)
 800a95e:	429c      	cmp	r4, r3
 800a960:	bf08      	it	eq
 800a962:	68ec      	ldreq	r4, [r5, #12]
 800a964:	e7cb      	b.n	800a8fe <__swbuf_r+0x1a>
 800a966:	4621      	mov	r1, r4
 800a968:	4628      	mov	r0, r5
 800a96a:	f000 f80d 	bl	800a988 <__swsetup_r>
 800a96e:	2800      	cmp	r0, #0
 800a970:	d0cc      	beq.n	800a90c <__swbuf_r+0x28>
 800a972:	f04f 37ff 	mov.w	r7, #4294967295
 800a976:	4638      	mov	r0, r7
 800a978:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a97a:	bf00      	nop
 800a97c:	0800d550 	.word	0x0800d550
 800a980:	0800d570 	.word	0x0800d570
 800a984:	0800d530 	.word	0x0800d530

0800a988 <__swsetup_r>:
 800a988:	4b32      	ldr	r3, [pc, #200]	; (800aa54 <__swsetup_r+0xcc>)
 800a98a:	b570      	push	{r4, r5, r6, lr}
 800a98c:	681d      	ldr	r5, [r3, #0]
 800a98e:	4606      	mov	r6, r0
 800a990:	460c      	mov	r4, r1
 800a992:	b125      	cbz	r5, 800a99e <__swsetup_r+0x16>
 800a994:	69ab      	ldr	r3, [r5, #24]
 800a996:	b913      	cbnz	r3, 800a99e <__swsetup_r+0x16>
 800a998:	4628      	mov	r0, r5
 800a99a:	f000 ff99 	bl	800b8d0 <__sinit>
 800a99e:	4b2e      	ldr	r3, [pc, #184]	; (800aa58 <__swsetup_r+0xd0>)
 800a9a0:	429c      	cmp	r4, r3
 800a9a2:	d10f      	bne.n	800a9c4 <__swsetup_r+0x3c>
 800a9a4:	686c      	ldr	r4, [r5, #4]
 800a9a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a9aa:	b29a      	uxth	r2, r3
 800a9ac:	0715      	lsls	r5, r2, #28
 800a9ae:	d42c      	bmi.n	800aa0a <__swsetup_r+0x82>
 800a9b0:	06d0      	lsls	r0, r2, #27
 800a9b2:	d411      	bmi.n	800a9d8 <__swsetup_r+0x50>
 800a9b4:	2209      	movs	r2, #9
 800a9b6:	6032      	str	r2, [r6, #0]
 800a9b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a9bc:	81a3      	strh	r3, [r4, #12]
 800a9be:	f04f 30ff 	mov.w	r0, #4294967295
 800a9c2:	e03e      	b.n	800aa42 <__swsetup_r+0xba>
 800a9c4:	4b25      	ldr	r3, [pc, #148]	; (800aa5c <__swsetup_r+0xd4>)
 800a9c6:	429c      	cmp	r4, r3
 800a9c8:	d101      	bne.n	800a9ce <__swsetup_r+0x46>
 800a9ca:	68ac      	ldr	r4, [r5, #8]
 800a9cc:	e7eb      	b.n	800a9a6 <__swsetup_r+0x1e>
 800a9ce:	4b24      	ldr	r3, [pc, #144]	; (800aa60 <__swsetup_r+0xd8>)
 800a9d0:	429c      	cmp	r4, r3
 800a9d2:	bf08      	it	eq
 800a9d4:	68ec      	ldreq	r4, [r5, #12]
 800a9d6:	e7e6      	b.n	800a9a6 <__swsetup_r+0x1e>
 800a9d8:	0751      	lsls	r1, r2, #29
 800a9da:	d512      	bpl.n	800aa02 <__swsetup_r+0x7a>
 800a9dc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a9de:	b141      	cbz	r1, 800a9f2 <__swsetup_r+0x6a>
 800a9e0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a9e4:	4299      	cmp	r1, r3
 800a9e6:	d002      	beq.n	800a9ee <__swsetup_r+0x66>
 800a9e8:	4630      	mov	r0, r6
 800a9ea:	f001 ffc1 	bl	800c970 <_free_r>
 800a9ee:	2300      	movs	r3, #0
 800a9f0:	6363      	str	r3, [r4, #52]	; 0x34
 800a9f2:	89a3      	ldrh	r3, [r4, #12]
 800a9f4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a9f8:	81a3      	strh	r3, [r4, #12]
 800a9fa:	2300      	movs	r3, #0
 800a9fc:	6063      	str	r3, [r4, #4]
 800a9fe:	6923      	ldr	r3, [r4, #16]
 800aa00:	6023      	str	r3, [r4, #0]
 800aa02:	89a3      	ldrh	r3, [r4, #12]
 800aa04:	f043 0308 	orr.w	r3, r3, #8
 800aa08:	81a3      	strh	r3, [r4, #12]
 800aa0a:	6923      	ldr	r3, [r4, #16]
 800aa0c:	b94b      	cbnz	r3, 800aa22 <__swsetup_r+0x9a>
 800aa0e:	89a3      	ldrh	r3, [r4, #12]
 800aa10:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800aa14:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800aa18:	d003      	beq.n	800aa22 <__swsetup_r+0x9a>
 800aa1a:	4621      	mov	r1, r4
 800aa1c:	4630      	mov	r0, r6
 800aa1e:	f001 fb3f 	bl	800c0a0 <__smakebuf_r>
 800aa22:	89a2      	ldrh	r2, [r4, #12]
 800aa24:	f012 0301 	ands.w	r3, r2, #1
 800aa28:	d00c      	beq.n	800aa44 <__swsetup_r+0xbc>
 800aa2a:	2300      	movs	r3, #0
 800aa2c:	60a3      	str	r3, [r4, #8]
 800aa2e:	6963      	ldr	r3, [r4, #20]
 800aa30:	425b      	negs	r3, r3
 800aa32:	61a3      	str	r3, [r4, #24]
 800aa34:	6923      	ldr	r3, [r4, #16]
 800aa36:	b953      	cbnz	r3, 800aa4e <__swsetup_r+0xc6>
 800aa38:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aa3c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800aa40:	d1ba      	bne.n	800a9b8 <__swsetup_r+0x30>
 800aa42:	bd70      	pop	{r4, r5, r6, pc}
 800aa44:	0792      	lsls	r2, r2, #30
 800aa46:	bf58      	it	pl
 800aa48:	6963      	ldrpl	r3, [r4, #20]
 800aa4a:	60a3      	str	r3, [r4, #8]
 800aa4c:	e7f2      	b.n	800aa34 <__swsetup_r+0xac>
 800aa4e:	2000      	movs	r0, #0
 800aa50:	e7f7      	b.n	800aa42 <__swsetup_r+0xba>
 800aa52:	bf00      	nop
 800aa54:	2000000c 	.word	0x2000000c
 800aa58:	0800d550 	.word	0x0800d550
 800aa5c:	0800d570 	.word	0x0800d570
 800aa60:	0800d530 	.word	0x0800d530

0800aa64 <quorem>:
 800aa64:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa68:	6903      	ldr	r3, [r0, #16]
 800aa6a:	690c      	ldr	r4, [r1, #16]
 800aa6c:	42a3      	cmp	r3, r4
 800aa6e:	4680      	mov	r8, r0
 800aa70:	f2c0 8082 	blt.w	800ab78 <quorem+0x114>
 800aa74:	3c01      	subs	r4, #1
 800aa76:	f101 0714 	add.w	r7, r1, #20
 800aa7a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800aa7e:	f100 0614 	add.w	r6, r0, #20
 800aa82:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800aa86:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800aa8a:	eb06 030c 	add.w	r3, r6, ip
 800aa8e:	3501      	adds	r5, #1
 800aa90:	eb07 090c 	add.w	r9, r7, ip
 800aa94:	9301      	str	r3, [sp, #4]
 800aa96:	fbb0 f5f5 	udiv	r5, r0, r5
 800aa9a:	b395      	cbz	r5, 800ab02 <quorem+0x9e>
 800aa9c:	f04f 0a00 	mov.w	sl, #0
 800aaa0:	4638      	mov	r0, r7
 800aaa2:	46b6      	mov	lr, r6
 800aaa4:	46d3      	mov	fp, sl
 800aaa6:	f850 2b04 	ldr.w	r2, [r0], #4
 800aaaa:	b293      	uxth	r3, r2
 800aaac:	fb05 a303 	mla	r3, r5, r3, sl
 800aab0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800aab4:	b29b      	uxth	r3, r3
 800aab6:	ebab 0303 	sub.w	r3, fp, r3
 800aaba:	0c12      	lsrs	r2, r2, #16
 800aabc:	f8de b000 	ldr.w	fp, [lr]
 800aac0:	fb05 a202 	mla	r2, r5, r2, sl
 800aac4:	fa13 f38b 	uxtah	r3, r3, fp
 800aac8:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800aacc:	fa1f fb82 	uxth.w	fp, r2
 800aad0:	f8de 2000 	ldr.w	r2, [lr]
 800aad4:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800aad8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800aadc:	b29b      	uxth	r3, r3
 800aade:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800aae2:	4581      	cmp	r9, r0
 800aae4:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800aae8:	f84e 3b04 	str.w	r3, [lr], #4
 800aaec:	d2db      	bcs.n	800aaa6 <quorem+0x42>
 800aaee:	f856 300c 	ldr.w	r3, [r6, ip]
 800aaf2:	b933      	cbnz	r3, 800ab02 <quorem+0x9e>
 800aaf4:	9b01      	ldr	r3, [sp, #4]
 800aaf6:	3b04      	subs	r3, #4
 800aaf8:	429e      	cmp	r6, r3
 800aafa:	461a      	mov	r2, r3
 800aafc:	d330      	bcc.n	800ab60 <quorem+0xfc>
 800aafe:	f8c8 4010 	str.w	r4, [r8, #16]
 800ab02:	4640      	mov	r0, r8
 800ab04:	f001 fd7a 	bl	800c5fc <__mcmp>
 800ab08:	2800      	cmp	r0, #0
 800ab0a:	db25      	blt.n	800ab58 <quorem+0xf4>
 800ab0c:	3501      	adds	r5, #1
 800ab0e:	4630      	mov	r0, r6
 800ab10:	f04f 0c00 	mov.w	ip, #0
 800ab14:	f857 2b04 	ldr.w	r2, [r7], #4
 800ab18:	f8d0 e000 	ldr.w	lr, [r0]
 800ab1c:	b293      	uxth	r3, r2
 800ab1e:	ebac 0303 	sub.w	r3, ip, r3
 800ab22:	0c12      	lsrs	r2, r2, #16
 800ab24:	fa13 f38e 	uxtah	r3, r3, lr
 800ab28:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800ab2c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ab30:	b29b      	uxth	r3, r3
 800ab32:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ab36:	45b9      	cmp	r9, r7
 800ab38:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800ab3c:	f840 3b04 	str.w	r3, [r0], #4
 800ab40:	d2e8      	bcs.n	800ab14 <quorem+0xb0>
 800ab42:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800ab46:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800ab4a:	b92a      	cbnz	r2, 800ab58 <quorem+0xf4>
 800ab4c:	3b04      	subs	r3, #4
 800ab4e:	429e      	cmp	r6, r3
 800ab50:	461a      	mov	r2, r3
 800ab52:	d30b      	bcc.n	800ab6c <quorem+0x108>
 800ab54:	f8c8 4010 	str.w	r4, [r8, #16]
 800ab58:	4628      	mov	r0, r5
 800ab5a:	b003      	add	sp, #12
 800ab5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab60:	6812      	ldr	r2, [r2, #0]
 800ab62:	3b04      	subs	r3, #4
 800ab64:	2a00      	cmp	r2, #0
 800ab66:	d1ca      	bne.n	800aafe <quorem+0x9a>
 800ab68:	3c01      	subs	r4, #1
 800ab6a:	e7c5      	b.n	800aaf8 <quorem+0x94>
 800ab6c:	6812      	ldr	r2, [r2, #0]
 800ab6e:	3b04      	subs	r3, #4
 800ab70:	2a00      	cmp	r2, #0
 800ab72:	d1ef      	bne.n	800ab54 <quorem+0xf0>
 800ab74:	3c01      	subs	r4, #1
 800ab76:	e7ea      	b.n	800ab4e <quorem+0xea>
 800ab78:	2000      	movs	r0, #0
 800ab7a:	e7ee      	b.n	800ab5a <quorem+0xf6>
 800ab7c:	0000      	movs	r0, r0
	...

0800ab80 <_dtoa_r>:
 800ab80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab84:	ec57 6b10 	vmov	r6, r7, d0
 800ab88:	b097      	sub	sp, #92	; 0x5c
 800ab8a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800ab8c:	9106      	str	r1, [sp, #24]
 800ab8e:	4604      	mov	r4, r0
 800ab90:	920b      	str	r2, [sp, #44]	; 0x2c
 800ab92:	9312      	str	r3, [sp, #72]	; 0x48
 800ab94:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800ab98:	e9cd 6700 	strd	r6, r7, [sp]
 800ab9c:	b93d      	cbnz	r5, 800abae <_dtoa_r+0x2e>
 800ab9e:	2010      	movs	r0, #16
 800aba0:	f001 fabe 	bl	800c120 <malloc>
 800aba4:	6260      	str	r0, [r4, #36]	; 0x24
 800aba6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800abaa:	6005      	str	r5, [r0, #0]
 800abac:	60c5      	str	r5, [r0, #12]
 800abae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800abb0:	6819      	ldr	r1, [r3, #0]
 800abb2:	b151      	cbz	r1, 800abca <_dtoa_r+0x4a>
 800abb4:	685a      	ldr	r2, [r3, #4]
 800abb6:	604a      	str	r2, [r1, #4]
 800abb8:	2301      	movs	r3, #1
 800abba:	4093      	lsls	r3, r2
 800abbc:	608b      	str	r3, [r1, #8]
 800abbe:	4620      	mov	r0, r4
 800abc0:	f001 fafc 	bl	800c1bc <_Bfree>
 800abc4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800abc6:	2200      	movs	r2, #0
 800abc8:	601a      	str	r2, [r3, #0]
 800abca:	1e3b      	subs	r3, r7, #0
 800abcc:	bfbb      	ittet	lt
 800abce:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800abd2:	9301      	strlt	r3, [sp, #4]
 800abd4:	2300      	movge	r3, #0
 800abd6:	2201      	movlt	r2, #1
 800abd8:	bfac      	ite	ge
 800abda:	f8c8 3000 	strge.w	r3, [r8]
 800abde:	f8c8 2000 	strlt.w	r2, [r8]
 800abe2:	4baf      	ldr	r3, [pc, #700]	; (800aea0 <_dtoa_r+0x320>)
 800abe4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800abe8:	ea33 0308 	bics.w	r3, r3, r8
 800abec:	d114      	bne.n	800ac18 <_dtoa_r+0x98>
 800abee:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800abf0:	f242 730f 	movw	r3, #9999	; 0x270f
 800abf4:	6013      	str	r3, [r2, #0]
 800abf6:	9b00      	ldr	r3, [sp, #0]
 800abf8:	b923      	cbnz	r3, 800ac04 <_dtoa_r+0x84>
 800abfa:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800abfe:	2800      	cmp	r0, #0
 800ac00:	f000 8542 	beq.w	800b688 <_dtoa_r+0xb08>
 800ac04:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ac06:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800aeb4 <_dtoa_r+0x334>
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	f000 8544 	beq.w	800b698 <_dtoa_r+0xb18>
 800ac10:	f10b 0303 	add.w	r3, fp, #3
 800ac14:	f000 bd3e 	b.w	800b694 <_dtoa_r+0xb14>
 800ac18:	e9dd 6700 	ldrd	r6, r7, [sp]
 800ac1c:	2200      	movs	r2, #0
 800ac1e:	2300      	movs	r3, #0
 800ac20:	4630      	mov	r0, r6
 800ac22:	4639      	mov	r1, r7
 800ac24:	f7f5 ff50 	bl	8000ac8 <__aeabi_dcmpeq>
 800ac28:	4681      	mov	r9, r0
 800ac2a:	b168      	cbz	r0, 800ac48 <_dtoa_r+0xc8>
 800ac2c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ac2e:	2301      	movs	r3, #1
 800ac30:	6013      	str	r3, [r2, #0]
 800ac32:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	f000 8524 	beq.w	800b682 <_dtoa_r+0xb02>
 800ac3a:	4b9a      	ldr	r3, [pc, #616]	; (800aea4 <_dtoa_r+0x324>)
 800ac3c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ac3e:	f103 3bff 	add.w	fp, r3, #4294967295
 800ac42:	6013      	str	r3, [r2, #0]
 800ac44:	f000 bd28 	b.w	800b698 <_dtoa_r+0xb18>
 800ac48:	aa14      	add	r2, sp, #80	; 0x50
 800ac4a:	a915      	add	r1, sp, #84	; 0x54
 800ac4c:	ec47 6b10 	vmov	d0, r6, r7
 800ac50:	4620      	mov	r0, r4
 800ac52:	f001 fdc1 	bl	800c7d8 <__d2b>
 800ac56:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800ac5a:	9004      	str	r0, [sp, #16]
 800ac5c:	2d00      	cmp	r5, #0
 800ac5e:	d07c      	beq.n	800ad5a <_dtoa_r+0x1da>
 800ac60:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ac64:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800ac68:	46b2      	mov	sl, r6
 800ac6a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800ac6e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800ac72:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800ac76:	2200      	movs	r2, #0
 800ac78:	4b8b      	ldr	r3, [pc, #556]	; (800aea8 <_dtoa_r+0x328>)
 800ac7a:	4650      	mov	r0, sl
 800ac7c:	4659      	mov	r1, fp
 800ac7e:	f7f5 fb03 	bl	8000288 <__aeabi_dsub>
 800ac82:	a381      	add	r3, pc, #516	; (adr r3, 800ae88 <_dtoa_r+0x308>)
 800ac84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac88:	f7f5 fcb6 	bl	80005f8 <__aeabi_dmul>
 800ac8c:	a380      	add	r3, pc, #512	; (adr r3, 800ae90 <_dtoa_r+0x310>)
 800ac8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac92:	f7f5 fafb 	bl	800028c <__adddf3>
 800ac96:	4606      	mov	r6, r0
 800ac98:	4628      	mov	r0, r5
 800ac9a:	460f      	mov	r7, r1
 800ac9c:	f7f5 fc42 	bl	8000524 <__aeabi_i2d>
 800aca0:	a37d      	add	r3, pc, #500	; (adr r3, 800ae98 <_dtoa_r+0x318>)
 800aca2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aca6:	f7f5 fca7 	bl	80005f8 <__aeabi_dmul>
 800acaa:	4602      	mov	r2, r0
 800acac:	460b      	mov	r3, r1
 800acae:	4630      	mov	r0, r6
 800acb0:	4639      	mov	r1, r7
 800acb2:	f7f5 faeb 	bl	800028c <__adddf3>
 800acb6:	4606      	mov	r6, r0
 800acb8:	460f      	mov	r7, r1
 800acba:	f7f5 ff4d 	bl	8000b58 <__aeabi_d2iz>
 800acbe:	2200      	movs	r2, #0
 800acc0:	4682      	mov	sl, r0
 800acc2:	2300      	movs	r3, #0
 800acc4:	4630      	mov	r0, r6
 800acc6:	4639      	mov	r1, r7
 800acc8:	f7f5 ff08 	bl	8000adc <__aeabi_dcmplt>
 800accc:	b148      	cbz	r0, 800ace2 <_dtoa_r+0x162>
 800acce:	4650      	mov	r0, sl
 800acd0:	f7f5 fc28 	bl	8000524 <__aeabi_i2d>
 800acd4:	4632      	mov	r2, r6
 800acd6:	463b      	mov	r3, r7
 800acd8:	f7f5 fef6 	bl	8000ac8 <__aeabi_dcmpeq>
 800acdc:	b908      	cbnz	r0, 800ace2 <_dtoa_r+0x162>
 800acde:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ace2:	f1ba 0f16 	cmp.w	sl, #22
 800ace6:	d859      	bhi.n	800ad9c <_dtoa_r+0x21c>
 800ace8:	4970      	ldr	r1, [pc, #448]	; (800aeac <_dtoa_r+0x32c>)
 800acea:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800acee:	e9dd 2300 	ldrd	r2, r3, [sp]
 800acf2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800acf6:	f7f5 ff0f 	bl	8000b18 <__aeabi_dcmpgt>
 800acfa:	2800      	cmp	r0, #0
 800acfc:	d050      	beq.n	800ada0 <_dtoa_r+0x220>
 800acfe:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ad02:	2300      	movs	r3, #0
 800ad04:	930f      	str	r3, [sp, #60]	; 0x3c
 800ad06:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ad08:	1b5d      	subs	r5, r3, r5
 800ad0a:	f1b5 0801 	subs.w	r8, r5, #1
 800ad0e:	bf49      	itett	mi
 800ad10:	f1c5 0301 	rsbmi	r3, r5, #1
 800ad14:	2300      	movpl	r3, #0
 800ad16:	9305      	strmi	r3, [sp, #20]
 800ad18:	f04f 0800 	movmi.w	r8, #0
 800ad1c:	bf58      	it	pl
 800ad1e:	9305      	strpl	r3, [sp, #20]
 800ad20:	f1ba 0f00 	cmp.w	sl, #0
 800ad24:	db3e      	blt.n	800ada4 <_dtoa_r+0x224>
 800ad26:	2300      	movs	r3, #0
 800ad28:	44d0      	add	r8, sl
 800ad2a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800ad2e:	9307      	str	r3, [sp, #28]
 800ad30:	9b06      	ldr	r3, [sp, #24]
 800ad32:	2b09      	cmp	r3, #9
 800ad34:	f200 8090 	bhi.w	800ae58 <_dtoa_r+0x2d8>
 800ad38:	2b05      	cmp	r3, #5
 800ad3a:	bfc4      	itt	gt
 800ad3c:	3b04      	subgt	r3, #4
 800ad3e:	9306      	strgt	r3, [sp, #24]
 800ad40:	9b06      	ldr	r3, [sp, #24]
 800ad42:	f1a3 0302 	sub.w	r3, r3, #2
 800ad46:	bfcc      	ite	gt
 800ad48:	2500      	movgt	r5, #0
 800ad4a:	2501      	movle	r5, #1
 800ad4c:	2b03      	cmp	r3, #3
 800ad4e:	f200 808f 	bhi.w	800ae70 <_dtoa_r+0x2f0>
 800ad52:	e8df f003 	tbb	[pc, r3]
 800ad56:	7f7d      	.short	0x7f7d
 800ad58:	7131      	.short	0x7131
 800ad5a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800ad5e:	441d      	add	r5, r3
 800ad60:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800ad64:	2820      	cmp	r0, #32
 800ad66:	dd13      	ble.n	800ad90 <_dtoa_r+0x210>
 800ad68:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800ad6c:	9b00      	ldr	r3, [sp, #0]
 800ad6e:	fa08 f800 	lsl.w	r8, r8, r0
 800ad72:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800ad76:	fa23 f000 	lsr.w	r0, r3, r0
 800ad7a:	ea48 0000 	orr.w	r0, r8, r0
 800ad7e:	f7f5 fbc1 	bl	8000504 <__aeabi_ui2d>
 800ad82:	2301      	movs	r3, #1
 800ad84:	4682      	mov	sl, r0
 800ad86:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800ad8a:	3d01      	subs	r5, #1
 800ad8c:	9313      	str	r3, [sp, #76]	; 0x4c
 800ad8e:	e772      	b.n	800ac76 <_dtoa_r+0xf6>
 800ad90:	9b00      	ldr	r3, [sp, #0]
 800ad92:	f1c0 0020 	rsb	r0, r0, #32
 800ad96:	fa03 f000 	lsl.w	r0, r3, r0
 800ad9a:	e7f0      	b.n	800ad7e <_dtoa_r+0x1fe>
 800ad9c:	2301      	movs	r3, #1
 800ad9e:	e7b1      	b.n	800ad04 <_dtoa_r+0x184>
 800ada0:	900f      	str	r0, [sp, #60]	; 0x3c
 800ada2:	e7b0      	b.n	800ad06 <_dtoa_r+0x186>
 800ada4:	9b05      	ldr	r3, [sp, #20]
 800ada6:	eba3 030a 	sub.w	r3, r3, sl
 800adaa:	9305      	str	r3, [sp, #20]
 800adac:	f1ca 0300 	rsb	r3, sl, #0
 800adb0:	9307      	str	r3, [sp, #28]
 800adb2:	2300      	movs	r3, #0
 800adb4:	930e      	str	r3, [sp, #56]	; 0x38
 800adb6:	e7bb      	b.n	800ad30 <_dtoa_r+0x1b0>
 800adb8:	2301      	movs	r3, #1
 800adba:	930a      	str	r3, [sp, #40]	; 0x28
 800adbc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	dd59      	ble.n	800ae76 <_dtoa_r+0x2f6>
 800adc2:	9302      	str	r3, [sp, #8]
 800adc4:	4699      	mov	r9, r3
 800adc6:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800adc8:	2200      	movs	r2, #0
 800adca:	6072      	str	r2, [r6, #4]
 800adcc:	2204      	movs	r2, #4
 800adce:	f102 0014 	add.w	r0, r2, #20
 800add2:	4298      	cmp	r0, r3
 800add4:	6871      	ldr	r1, [r6, #4]
 800add6:	d953      	bls.n	800ae80 <_dtoa_r+0x300>
 800add8:	4620      	mov	r0, r4
 800adda:	f001 f9bb 	bl	800c154 <_Balloc>
 800adde:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ade0:	6030      	str	r0, [r6, #0]
 800ade2:	f1b9 0f0e 	cmp.w	r9, #14
 800ade6:	f8d3 b000 	ldr.w	fp, [r3]
 800adea:	f200 80e6 	bhi.w	800afba <_dtoa_r+0x43a>
 800adee:	2d00      	cmp	r5, #0
 800adf0:	f000 80e3 	beq.w	800afba <_dtoa_r+0x43a>
 800adf4:	ed9d 7b00 	vldr	d7, [sp]
 800adf8:	f1ba 0f00 	cmp.w	sl, #0
 800adfc:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800ae00:	dd74      	ble.n	800aeec <_dtoa_r+0x36c>
 800ae02:	4a2a      	ldr	r2, [pc, #168]	; (800aeac <_dtoa_r+0x32c>)
 800ae04:	f00a 030f 	and.w	r3, sl, #15
 800ae08:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800ae0c:	ed93 7b00 	vldr	d7, [r3]
 800ae10:	ea4f 162a 	mov.w	r6, sl, asr #4
 800ae14:	06f0      	lsls	r0, r6, #27
 800ae16:	ed8d 7b08 	vstr	d7, [sp, #32]
 800ae1a:	d565      	bpl.n	800aee8 <_dtoa_r+0x368>
 800ae1c:	4b24      	ldr	r3, [pc, #144]	; (800aeb0 <_dtoa_r+0x330>)
 800ae1e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ae22:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ae26:	f7f5 fd11 	bl	800084c <__aeabi_ddiv>
 800ae2a:	e9cd 0100 	strd	r0, r1, [sp]
 800ae2e:	f006 060f 	and.w	r6, r6, #15
 800ae32:	2503      	movs	r5, #3
 800ae34:	4f1e      	ldr	r7, [pc, #120]	; (800aeb0 <_dtoa_r+0x330>)
 800ae36:	e04c      	b.n	800aed2 <_dtoa_r+0x352>
 800ae38:	2301      	movs	r3, #1
 800ae3a:	930a      	str	r3, [sp, #40]	; 0x28
 800ae3c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ae3e:	4453      	add	r3, sl
 800ae40:	f103 0901 	add.w	r9, r3, #1
 800ae44:	9302      	str	r3, [sp, #8]
 800ae46:	464b      	mov	r3, r9
 800ae48:	2b01      	cmp	r3, #1
 800ae4a:	bfb8      	it	lt
 800ae4c:	2301      	movlt	r3, #1
 800ae4e:	e7ba      	b.n	800adc6 <_dtoa_r+0x246>
 800ae50:	2300      	movs	r3, #0
 800ae52:	e7b2      	b.n	800adba <_dtoa_r+0x23a>
 800ae54:	2300      	movs	r3, #0
 800ae56:	e7f0      	b.n	800ae3a <_dtoa_r+0x2ba>
 800ae58:	2501      	movs	r5, #1
 800ae5a:	2300      	movs	r3, #0
 800ae5c:	9306      	str	r3, [sp, #24]
 800ae5e:	950a      	str	r5, [sp, #40]	; 0x28
 800ae60:	f04f 33ff 	mov.w	r3, #4294967295
 800ae64:	9302      	str	r3, [sp, #8]
 800ae66:	4699      	mov	r9, r3
 800ae68:	2200      	movs	r2, #0
 800ae6a:	2312      	movs	r3, #18
 800ae6c:	920b      	str	r2, [sp, #44]	; 0x2c
 800ae6e:	e7aa      	b.n	800adc6 <_dtoa_r+0x246>
 800ae70:	2301      	movs	r3, #1
 800ae72:	930a      	str	r3, [sp, #40]	; 0x28
 800ae74:	e7f4      	b.n	800ae60 <_dtoa_r+0x2e0>
 800ae76:	2301      	movs	r3, #1
 800ae78:	9302      	str	r3, [sp, #8]
 800ae7a:	4699      	mov	r9, r3
 800ae7c:	461a      	mov	r2, r3
 800ae7e:	e7f5      	b.n	800ae6c <_dtoa_r+0x2ec>
 800ae80:	3101      	adds	r1, #1
 800ae82:	6071      	str	r1, [r6, #4]
 800ae84:	0052      	lsls	r2, r2, #1
 800ae86:	e7a2      	b.n	800adce <_dtoa_r+0x24e>
 800ae88:	636f4361 	.word	0x636f4361
 800ae8c:	3fd287a7 	.word	0x3fd287a7
 800ae90:	8b60c8b3 	.word	0x8b60c8b3
 800ae94:	3fc68a28 	.word	0x3fc68a28
 800ae98:	509f79fb 	.word	0x509f79fb
 800ae9c:	3fd34413 	.word	0x3fd34413
 800aea0:	7ff00000 	.word	0x7ff00000
 800aea4:	0800d4a1 	.word	0x0800d4a1
 800aea8:	3ff80000 	.word	0x3ff80000
 800aeac:	0800d5c8 	.word	0x0800d5c8
 800aeb0:	0800d5a0 	.word	0x0800d5a0
 800aeb4:	0800d529 	.word	0x0800d529
 800aeb8:	07f1      	lsls	r1, r6, #31
 800aeba:	d508      	bpl.n	800aece <_dtoa_r+0x34e>
 800aebc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800aec0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aec4:	f7f5 fb98 	bl	80005f8 <__aeabi_dmul>
 800aec8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800aecc:	3501      	adds	r5, #1
 800aece:	1076      	asrs	r6, r6, #1
 800aed0:	3708      	adds	r7, #8
 800aed2:	2e00      	cmp	r6, #0
 800aed4:	d1f0      	bne.n	800aeb8 <_dtoa_r+0x338>
 800aed6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800aeda:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aede:	f7f5 fcb5 	bl	800084c <__aeabi_ddiv>
 800aee2:	e9cd 0100 	strd	r0, r1, [sp]
 800aee6:	e01a      	b.n	800af1e <_dtoa_r+0x39e>
 800aee8:	2502      	movs	r5, #2
 800aeea:	e7a3      	b.n	800ae34 <_dtoa_r+0x2b4>
 800aeec:	f000 80a0 	beq.w	800b030 <_dtoa_r+0x4b0>
 800aef0:	f1ca 0600 	rsb	r6, sl, #0
 800aef4:	4b9f      	ldr	r3, [pc, #636]	; (800b174 <_dtoa_r+0x5f4>)
 800aef6:	4fa0      	ldr	r7, [pc, #640]	; (800b178 <_dtoa_r+0x5f8>)
 800aef8:	f006 020f 	and.w	r2, r6, #15
 800aefc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800af00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af04:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800af08:	f7f5 fb76 	bl	80005f8 <__aeabi_dmul>
 800af0c:	e9cd 0100 	strd	r0, r1, [sp]
 800af10:	1136      	asrs	r6, r6, #4
 800af12:	2300      	movs	r3, #0
 800af14:	2502      	movs	r5, #2
 800af16:	2e00      	cmp	r6, #0
 800af18:	d17f      	bne.n	800b01a <_dtoa_r+0x49a>
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d1e1      	bne.n	800aee2 <_dtoa_r+0x362>
 800af1e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800af20:	2b00      	cmp	r3, #0
 800af22:	f000 8087 	beq.w	800b034 <_dtoa_r+0x4b4>
 800af26:	e9dd 6700 	ldrd	r6, r7, [sp]
 800af2a:	2200      	movs	r2, #0
 800af2c:	4b93      	ldr	r3, [pc, #588]	; (800b17c <_dtoa_r+0x5fc>)
 800af2e:	4630      	mov	r0, r6
 800af30:	4639      	mov	r1, r7
 800af32:	f7f5 fdd3 	bl	8000adc <__aeabi_dcmplt>
 800af36:	2800      	cmp	r0, #0
 800af38:	d07c      	beq.n	800b034 <_dtoa_r+0x4b4>
 800af3a:	f1b9 0f00 	cmp.w	r9, #0
 800af3e:	d079      	beq.n	800b034 <_dtoa_r+0x4b4>
 800af40:	9b02      	ldr	r3, [sp, #8]
 800af42:	2b00      	cmp	r3, #0
 800af44:	dd35      	ble.n	800afb2 <_dtoa_r+0x432>
 800af46:	f10a 33ff 	add.w	r3, sl, #4294967295
 800af4a:	9308      	str	r3, [sp, #32]
 800af4c:	4639      	mov	r1, r7
 800af4e:	2200      	movs	r2, #0
 800af50:	4b8b      	ldr	r3, [pc, #556]	; (800b180 <_dtoa_r+0x600>)
 800af52:	4630      	mov	r0, r6
 800af54:	f7f5 fb50 	bl	80005f8 <__aeabi_dmul>
 800af58:	e9cd 0100 	strd	r0, r1, [sp]
 800af5c:	9f02      	ldr	r7, [sp, #8]
 800af5e:	3501      	adds	r5, #1
 800af60:	4628      	mov	r0, r5
 800af62:	f7f5 fadf 	bl	8000524 <__aeabi_i2d>
 800af66:	e9dd 2300 	ldrd	r2, r3, [sp]
 800af6a:	f7f5 fb45 	bl	80005f8 <__aeabi_dmul>
 800af6e:	2200      	movs	r2, #0
 800af70:	4b84      	ldr	r3, [pc, #528]	; (800b184 <_dtoa_r+0x604>)
 800af72:	f7f5 f98b 	bl	800028c <__adddf3>
 800af76:	4605      	mov	r5, r0
 800af78:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800af7c:	2f00      	cmp	r7, #0
 800af7e:	d15d      	bne.n	800b03c <_dtoa_r+0x4bc>
 800af80:	2200      	movs	r2, #0
 800af82:	4b81      	ldr	r3, [pc, #516]	; (800b188 <_dtoa_r+0x608>)
 800af84:	e9dd 0100 	ldrd	r0, r1, [sp]
 800af88:	f7f5 f97e 	bl	8000288 <__aeabi_dsub>
 800af8c:	462a      	mov	r2, r5
 800af8e:	4633      	mov	r3, r6
 800af90:	e9cd 0100 	strd	r0, r1, [sp]
 800af94:	f7f5 fdc0 	bl	8000b18 <__aeabi_dcmpgt>
 800af98:	2800      	cmp	r0, #0
 800af9a:	f040 8288 	bne.w	800b4ae <_dtoa_r+0x92e>
 800af9e:	462a      	mov	r2, r5
 800afa0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800afa4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800afa8:	f7f5 fd98 	bl	8000adc <__aeabi_dcmplt>
 800afac:	2800      	cmp	r0, #0
 800afae:	f040 827c 	bne.w	800b4aa <_dtoa_r+0x92a>
 800afb2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800afb6:	e9cd 2300 	strd	r2, r3, [sp]
 800afba:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	f2c0 8150 	blt.w	800b262 <_dtoa_r+0x6e2>
 800afc2:	f1ba 0f0e 	cmp.w	sl, #14
 800afc6:	f300 814c 	bgt.w	800b262 <_dtoa_r+0x6e2>
 800afca:	4b6a      	ldr	r3, [pc, #424]	; (800b174 <_dtoa_r+0x5f4>)
 800afcc:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800afd0:	ed93 7b00 	vldr	d7, [r3]
 800afd4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	ed8d 7b02 	vstr	d7, [sp, #8]
 800afdc:	f280 80d8 	bge.w	800b190 <_dtoa_r+0x610>
 800afe0:	f1b9 0f00 	cmp.w	r9, #0
 800afe4:	f300 80d4 	bgt.w	800b190 <_dtoa_r+0x610>
 800afe8:	f040 825e 	bne.w	800b4a8 <_dtoa_r+0x928>
 800afec:	2200      	movs	r2, #0
 800afee:	4b66      	ldr	r3, [pc, #408]	; (800b188 <_dtoa_r+0x608>)
 800aff0:	ec51 0b17 	vmov	r0, r1, d7
 800aff4:	f7f5 fb00 	bl	80005f8 <__aeabi_dmul>
 800aff8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800affc:	f7f5 fd82 	bl	8000b04 <__aeabi_dcmpge>
 800b000:	464f      	mov	r7, r9
 800b002:	464e      	mov	r6, r9
 800b004:	2800      	cmp	r0, #0
 800b006:	f040 8234 	bne.w	800b472 <_dtoa_r+0x8f2>
 800b00a:	2331      	movs	r3, #49	; 0x31
 800b00c:	f10b 0501 	add.w	r5, fp, #1
 800b010:	f88b 3000 	strb.w	r3, [fp]
 800b014:	f10a 0a01 	add.w	sl, sl, #1
 800b018:	e22f      	b.n	800b47a <_dtoa_r+0x8fa>
 800b01a:	07f2      	lsls	r2, r6, #31
 800b01c:	d505      	bpl.n	800b02a <_dtoa_r+0x4aa>
 800b01e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b022:	f7f5 fae9 	bl	80005f8 <__aeabi_dmul>
 800b026:	3501      	adds	r5, #1
 800b028:	2301      	movs	r3, #1
 800b02a:	1076      	asrs	r6, r6, #1
 800b02c:	3708      	adds	r7, #8
 800b02e:	e772      	b.n	800af16 <_dtoa_r+0x396>
 800b030:	2502      	movs	r5, #2
 800b032:	e774      	b.n	800af1e <_dtoa_r+0x39e>
 800b034:	f8cd a020 	str.w	sl, [sp, #32]
 800b038:	464f      	mov	r7, r9
 800b03a:	e791      	b.n	800af60 <_dtoa_r+0x3e0>
 800b03c:	4b4d      	ldr	r3, [pc, #308]	; (800b174 <_dtoa_r+0x5f4>)
 800b03e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b042:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800b046:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b048:	2b00      	cmp	r3, #0
 800b04a:	d047      	beq.n	800b0dc <_dtoa_r+0x55c>
 800b04c:	4602      	mov	r2, r0
 800b04e:	460b      	mov	r3, r1
 800b050:	2000      	movs	r0, #0
 800b052:	494e      	ldr	r1, [pc, #312]	; (800b18c <_dtoa_r+0x60c>)
 800b054:	f7f5 fbfa 	bl	800084c <__aeabi_ddiv>
 800b058:	462a      	mov	r2, r5
 800b05a:	4633      	mov	r3, r6
 800b05c:	f7f5 f914 	bl	8000288 <__aeabi_dsub>
 800b060:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800b064:	465d      	mov	r5, fp
 800b066:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b06a:	f7f5 fd75 	bl	8000b58 <__aeabi_d2iz>
 800b06e:	4606      	mov	r6, r0
 800b070:	f7f5 fa58 	bl	8000524 <__aeabi_i2d>
 800b074:	4602      	mov	r2, r0
 800b076:	460b      	mov	r3, r1
 800b078:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b07c:	f7f5 f904 	bl	8000288 <__aeabi_dsub>
 800b080:	3630      	adds	r6, #48	; 0x30
 800b082:	f805 6b01 	strb.w	r6, [r5], #1
 800b086:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800b08a:	e9cd 0100 	strd	r0, r1, [sp]
 800b08e:	f7f5 fd25 	bl	8000adc <__aeabi_dcmplt>
 800b092:	2800      	cmp	r0, #0
 800b094:	d163      	bne.n	800b15e <_dtoa_r+0x5de>
 800b096:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b09a:	2000      	movs	r0, #0
 800b09c:	4937      	ldr	r1, [pc, #220]	; (800b17c <_dtoa_r+0x5fc>)
 800b09e:	f7f5 f8f3 	bl	8000288 <__aeabi_dsub>
 800b0a2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800b0a6:	f7f5 fd19 	bl	8000adc <__aeabi_dcmplt>
 800b0aa:	2800      	cmp	r0, #0
 800b0ac:	f040 80b7 	bne.w	800b21e <_dtoa_r+0x69e>
 800b0b0:	eba5 030b 	sub.w	r3, r5, fp
 800b0b4:	429f      	cmp	r7, r3
 800b0b6:	f77f af7c 	ble.w	800afb2 <_dtoa_r+0x432>
 800b0ba:	2200      	movs	r2, #0
 800b0bc:	4b30      	ldr	r3, [pc, #192]	; (800b180 <_dtoa_r+0x600>)
 800b0be:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b0c2:	f7f5 fa99 	bl	80005f8 <__aeabi_dmul>
 800b0c6:	2200      	movs	r2, #0
 800b0c8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800b0cc:	4b2c      	ldr	r3, [pc, #176]	; (800b180 <_dtoa_r+0x600>)
 800b0ce:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b0d2:	f7f5 fa91 	bl	80005f8 <__aeabi_dmul>
 800b0d6:	e9cd 0100 	strd	r0, r1, [sp]
 800b0da:	e7c4      	b.n	800b066 <_dtoa_r+0x4e6>
 800b0dc:	462a      	mov	r2, r5
 800b0de:	4633      	mov	r3, r6
 800b0e0:	f7f5 fa8a 	bl	80005f8 <__aeabi_dmul>
 800b0e4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800b0e8:	eb0b 0507 	add.w	r5, fp, r7
 800b0ec:	465e      	mov	r6, fp
 800b0ee:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b0f2:	f7f5 fd31 	bl	8000b58 <__aeabi_d2iz>
 800b0f6:	4607      	mov	r7, r0
 800b0f8:	f7f5 fa14 	bl	8000524 <__aeabi_i2d>
 800b0fc:	3730      	adds	r7, #48	; 0x30
 800b0fe:	4602      	mov	r2, r0
 800b100:	460b      	mov	r3, r1
 800b102:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b106:	f7f5 f8bf 	bl	8000288 <__aeabi_dsub>
 800b10a:	f806 7b01 	strb.w	r7, [r6], #1
 800b10e:	42ae      	cmp	r6, r5
 800b110:	e9cd 0100 	strd	r0, r1, [sp]
 800b114:	f04f 0200 	mov.w	r2, #0
 800b118:	d126      	bne.n	800b168 <_dtoa_r+0x5e8>
 800b11a:	4b1c      	ldr	r3, [pc, #112]	; (800b18c <_dtoa_r+0x60c>)
 800b11c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b120:	f7f5 f8b4 	bl	800028c <__adddf3>
 800b124:	4602      	mov	r2, r0
 800b126:	460b      	mov	r3, r1
 800b128:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b12c:	f7f5 fcf4 	bl	8000b18 <__aeabi_dcmpgt>
 800b130:	2800      	cmp	r0, #0
 800b132:	d174      	bne.n	800b21e <_dtoa_r+0x69e>
 800b134:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800b138:	2000      	movs	r0, #0
 800b13a:	4914      	ldr	r1, [pc, #80]	; (800b18c <_dtoa_r+0x60c>)
 800b13c:	f7f5 f8a4 	bl	8000288 <__aeabi_dsub>
 800b140:	4602      	mov	r2, r0
 800b142:	460b      	mov	r3, r1
 800b144:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b148:	f7f5 fcc8 	bl	8000adc <__aeabi_dcmplt>
 800b14c:	2800      	cmp	r0, #0
 800b14e:	f43f af30 	beq.w	800afb2 <_dtoa_r+0x432>
 800b152:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b156:	2b30      	cmp	r3, #48	; 0x30
 800b158:	f105 32ff 	add.w	r2, r5, #4294967295
 800b15c:	d002      	beq.n	800b164 <_dtoa_r+0x5e4>
 800b15e:	f8dd a020 	ldr.w	sl, [sp, #32]
 800b162:	e04a      	b.n	800b1fa <_dtoa_r+0x67a>
 800b164:	4615      	mov	r5, r2
 800b166:	e7f4      	b.n	800b152 <_dtoa_r+0x5d2>
 800b168:	4b05      	ldr	r3, [pc, #20]	; (800b180 <_dtoa_r+0x600>)
 800b16a:	f7f5 fa45 	bl	80005f8 <__aeabi_dmul>
 800b16e:	e9cd 0100 	strd	r0, r1, [sp]
 800b172:	e7bc      	b.n	800b0ee <_dtoa_r+0x56e>
 800b174:	0800d5c8 	.word	0x0800d5c8
 800b178:	0800d5a0 	.word	0x0800d5a0
 800b17c:	3ff00000 	.word	0x3ff00000
 800b180:	40240000 	.word	0x40240000
 800b184:	401c0000 	.word	0x401c0000
 800b188:	40140000 	.word	0x40140000
 800b18c:	3fe00000 	.word	0x3fe00000
 800b190:	e9dd 6700 	ldrd	r6, r7, [sp]
 800b194:	465d      	mov	r5, fp
 800b196:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b19a:	4630      	mov	r0, r6
 800b19c:	4639      	mov	r1, r7
 800b19e:	f7f5 fb55 	bl	800084c <__aeabi_ddiv>
 800b1a2:	f7f5 fcd9 	bl	8000b58 <__aeabi_d2iz>
 800b1a6:	4680      	mov	r8, r0
 800b1a8:	f7f5 f9bc 	bl	8000524 <__aeabi_i2d>
 800b1ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b1b0:	f7f5 fa22 	bl	80005f8 <__aeabi_dmul>
 800b1b4:	4602      	mov	r2, r0
 800b1b6:	460b      	mov	r3, r1
 800b1b8:	4630      	mov	r0, r6
 800b1ba:	4639      	mov	r1, r7
 800b1bc:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800b1c0:	f7f5 f862 	bl	8000288 <__aeabi_dsub>
 800b1c4:	f805 6b01 	strb.w	r6, [r5], #1
 800b1c8:	eba5 060b 	sub.w	r6, r5, fp
 800b1cc:	45b1      	cmp	r9, r6
 800b1ce:	4602      	mov	r2, r0
 800b1d0:	460b      	mov	r3, r1
 800b1d2:	d139      	bne.n	800b248 <_dtoa_r+0x6c8>
 800b1d4:	f7f5 f85a 	bl	800028c <__adddf3>
 800b1d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b1dc:	4606      	mov	r6, r0
 800b1de:	460f      	mov	r7, r1
 800b1e0:	f7f5 fc9a 	bl	8000b18 <__aeabi_dcmpgt>
 800b1e4:	b9c8      	cbnz	r0, 800b21a <_dtoa_r+0x69a>
 800b1e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b1ea:	4630      	mov	r0, r6
 800b1ec:	4639      	mov	r1, r7
 800b1ee:	f7f5 fc6b 	bl	8000ac8 <__aeabi_dcmpeq>
 800b1f2:	b110      	cbz	r0, 800b1fa <_dtoa_r+0x67a>
 800b1f4:	f018 0f01 	tst.w	r8, #1
 800b1f8:	d10f      	bne.n	800b21a <_dtoa_r+0x69a>
 800b1fa:	9904      	ldr	r1, [sp, #16]
 800b1fc:	4620      	mov	r0, r4
 800b1fe:	f000 ffdd 	bl	800c1bc <_Bfree>
 800b202:	2300      	movs	r3, #0
 800b204:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b206:	702b      	strb	r3, [r5, #0]
 800b208:	f10a 0301 	add.w	r3, sl, #1
 800b20c:	6013      	str	r3, [r2, #0]
 800b20e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b210:	2b00      	cmp	r3, #0
 800b212:	f000 8241 	beq.w	800b698 <_dtoa_r+0xb18>
 800b216:	601d      	str	r5, [r3, #0]
 800b218:	e23e      	b.n	800b698 <_dtoa_r+0xb18>
 800b21a:	f8cd a020 	str.w	sl, [sp, #32]
 800b21e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b222:	2a39      	cmp	r2, #57	; 0x39
 800b224:	f105 33ff 	add.w	r3, r5, #4294967295
 800b228:	d108      	bne.n	800b23c <_dtoa_r+0x6bc>
 800b22a:	459b      	cmp	fp, r3
 800b22c:	d10a      	bne.n	800b244 <_dtoa_r+0x6c4>
 800b22e:	9b08      	ldr	r3, [sp, #32]
 800b230:	3301      	adds	r3, #1
 800b232:	9308      	str	r3, [sp, #32]
 800b234:	2330      	movs	r3, #48	; 0x30
 800b236:	f88b 3000 	strb.w	r3, [fp]
 800b23a:	465b      	mov	r3, fp
 800b23c:	781a      	ldrb	r2, [r3, #0]
 800b23e:	3201      	adds	r2, #1
 800b240:	701a      	strb	r2, [r3, #0]
 800b242:	e78c      	b.n	800b15e <_dtoa_r+0x5de>
 800b244:	461d      	mov	r5, r3
 800b246:	e7ea      	b.n	800b21e <_dtoa_r+0x69e>
 800b248:	2200      	movs	r2, #0
 800b24a:	4b9b      	ldr	r3, [pc, #620]	; (800b4b8 <_dtoa_r+0x938>)
 800b24c:	f7f5 f9d4 	bl	80005f8 <__aeabi_dmul>
 800b250:	2200      	movs	r2, #0
 800b252:	2300      	movs	r3, #0
 800b254:	4606      	mov	r6, r0
 800b256:	460f      	mov	r7, r1
 800b258:	f7f5 fc36 	bl	8000ac8 <__aeabi_dcmpeq>
 800b25c:	2800      	cmp	r0, #0
 800b25e:	d09a      	beq.n	800b196 <_dtoa_r+0x616>
 800b260:	e7cb      	b.n	800b1fa <_dtoa_r+0x67a>
 800b262:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b264:	2a00      	cmp	r2, #0
 800b266:	f000 808b 	beq.w	800b380 <_dtoa_r+0x800>
 800b26a:	9a06      	ldr	r2, [sp, #24]
 800b26c:	2a01      	cmp	r2, #1
 800b26e:	dc6e      	bgt.n	800b34e <_dtoa_r+0x7ce>
 800b270:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b272:	2a00      	cmp	r2, #0
 800b274:	d067      	beq.n	800b346 <_dtoa_r+0x7c6>
 800b276:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b27a:	9f07      	ldr	r7, [sp, #28]
 800b27c:	9d05      	ldr	r5, [sp, #20]
 800b27e:	9a05      	ldr	r2, [sp, #20]
 800b280:	2101      	movs	r1, #1
 800b282:	441a      	add	r2, r3
 800b284:	4620      	mov	r0, r4
 800b286:	9205      	str	r2, [sp, #20]
 800b288:	4498      	add	r8, r3
 800b28a:	f001 f875 	bl	800c378 <__i2b>
 800b28e:	4606      	mov	r6, r0
 800b290:	2d00      	cmp	r5, #0
 800b292:	dd0c      	ble.n	800b2ae <_dtoa_r+0x72e>
 800b294:	f1b8 0f00 	cmp.w	r8, #0
 800b298:	dd09      	ble.n	800b2ae <_dtoa_r+0x72e>
 800b29a:	4545      	cmp	r5, r8
 800b29c:	9a05      	ldr	r2, [sp, #20]
 800b29e:	462b      	mov	r3, r5
 800b2a0:	bfa8      	it	ge
 800b2a2:	4643      	movge	r3, r8
 800b2a4:	1ad2      	subs	r2, r2, r3
 800b2a6:	9205      	str	r2, [sp, #20]
 800b2a8:	1aed      	subs	r5, r5, r3
 800b2aa:	eba8 0803 	sub.w	r8, r8, r3
 800b2ae:	9b07      	ldr	r3, [sp, #28]
 800b2b0:	b1eb      	cbz	r3, 800b2ee <_dtoa_r+0x76e>
 800b2b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	d067      	beq.n	800b388 <_dtoa_r+0x808>
 800b2b8:	b18f      	cbz	r7, 800b2de <_dtoa_r+0x75e>
 800b2ba:	4631      	mov	r1, r6
 800b2bc:	463a      	mov	r2, r7
 800b2be:	4620      	mov	r0, r4
 800b2c0:	f001 f8fa 	bl	800c4b8 <__pow5mult>
 800b2c4:	9a04      	ldr	r2, [sp, #16]
 800b2c6:	4601      	mov	r1, r0
 800b2c8:	4606      	mov	r6, r0
 800b2ca:	4620      	mov	r0, r4
 800b2cc:	f001 f85d 	bl	800c38a <__multiply>
 800b2d0:	9904      	ldr	r1, [sp, #16]
 800b2d2:	9008      	str	r0, [sp, #32]
 800b2d4:	4620      	mov	r0, r4
 800b2d6:	f000 ff71 	bl	800c1bc <_Bfree>
 800b2da:	9b08      	ldr	r3, [sp, #32]
 800b2dc:	9304      	str	r3, [sp, #16]
 800b2de:	9b07      	ldr	r3, [sp, #28]
 800b2e0:	1bda      	subs	r2, r3, r7
 800b2e2:	d004      	beq.n	800b2ee <_dtoa_r+0x76e>
 800b2e4:	9904      	ldr	r1, [sp, #16]
 800b2e6:	4620      	mov	r0, r4
 800b2e8:	f001 f8e6 	bl	800c4b8 <__pow5mult>
 800b2ec:	9004      	str	r0, [sp, #16]
 800b2ee:	2101      	movs	r1, #1
 800b2f0:	4620      	mov	r0, r4
 800b2f2:	f001 f841 	bl	800c378 <__i2b>
 800b2f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b2f8:	4607      	mov	r7, r0
 800b2fa:	2b00      	cmp	r3, #0
 800b2fc:	f000 81d0 	beq.w	800b6a0 <_dtoa_r+0xb20>
 800b300:	461a      	mov	r2, r3
 800b302:	4601      	mov	r1, r0
 800b304:	4620      	mov	r0, r4
 800b306:	f001 f8d7 	bl	800c4b8 <__pow5mult>
 800b30a:	9b06      	ldr	r3, [sp, #24]
 800b30c:	2b01      	cmp	r3, #1
 800b30e:	4607      	mov	r7, r0
 800b310:	dc40      	bgt.n	800b394 <_dtoa_r+0x814>
 800b312:	9b00      	ldr	r3, [sp, #0]
 800b314:	2b00      	cmp	r3, #0
 800b316:	d139      	bne.n	800b38c <_dtoa_r+0x80c>
 800b318:	9b01      	ldr	r3, [sp, #4]
 800b31a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b31e:	2b00      	cmp	r3, #0
 800b320:	d136      	bne.n	800b390 <_dtoa_r+0x810>
 800b322:	9b01      	ldr	r3, [sp, #4]
 800b324:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b328:	0d1b      	lsrs	r3, r3, #20
 800b32a:	051b      	lsls	r3, r3, #20
 800b32c:	b12b      	cbz	r3, 800b33a <_dtoa_r+0x7ba>
 800b32e:	9b05      	ldr	r3, [sp, #20]
 800b330:	3301      	adds	r3, #1
 800b332:	9305      	str	r3, [sp, #20]
 800b334:	f108 0801 	add.w	r8, r8, #1
 800b338:	2301      	movs	r3, #1
 800b33a:	9307      	str	r3, [sp, #28]
 800b33c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d12a      	bne.n	800b398 <_dtoa_r+0x818>
 800b342:	2001      	movs	r0, #1
 800b344:	e030      	b.n	800b3a8 <_dtoa_r+0x828>
 800b346:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b348:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b34c:	e795      	b.n	800b27a <_dtoa_r+0x6fa>
 800b34e:	9b07      	ldr	r3, [sp, #28]
 800b350:	f109 37ff 	add.w	r7, r9, #4294967295
 800b354:	42bb      	cmp	r3, r7
 800b356:	bfbf      	itttt	lt
 800b358:	9b07      	ldrlt	r3, [sp, #28]
 800b35a:	9707      	strlt	r7, [sp, #28]
 800b35c:	1afa      	sublt	r2, r7, r3
 800b35e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800b360:	bfbb      	ittet	lt
 800b362:	189b      	addlt	r3, r3, r2
 800b364:	930e      	strlt	r3, [sp, #56]	; 0x38
 800b366:	1bdf      	subge	r7, r3, r7
 800b368:	2700      	movlt	r7, #0
 800b36a:	f1b9 0f00 	cmp.w	r9, #0
 800b36e:	bfb5      	itete	lt
 800b370:	9b05      	ldrlt	r3, [sp, #20]
 800b372:	9d05      	ldrge	r5, [sp, #20]
 800b374:	eba3 0509 	sublt.w	r5, r3, r9
 800b378:	464b      	movge	r3, r9
 800b37a:	bfb8      	it	lt
 800b37c:	2300      	movlt	r3, #0
 800b37e:	e77e      	b.n	800b27e <_dtoa_r+0x6fe>
 800b380:	9f07      	ldr	r7, [sp, #28]
 800b382:	9d05      	ldr	r5, [sp, #20]
 800b384:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800b386:	e783      	b.n	800b290 <_dtoa_r+0x710>
 800b388:	9a07      	ldr	r2, [sp, #28]
 800b38a:	e7ab      	b.n	800b2e4 <_dtoa_r+0x764>
 800b38c:	2300      	movs	r3, #0
 800b38e:	e7d4      	b.n	800b33a <_dtoa_r+0x7ba>
 800b390:	9b00      	ldr	r3, [sp, #0]
 800b392:	e7d2      	b.n	800b33a <_dtoa_r+0x7ba>
 800b394:	2300      	movs	r3, #0
 800b396:	9307      	str	r3, [sp, #28]
 800b398:	693b      	ldr	r3, [r7, #16]
 800b39a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800b39e:	6918      	ldr	r0, [r3, #16]
 800b3a0:	f000 ff9c 	bl	800c2dc <__hi0bits>
 800b3a4:	f1c0 0020 	rsb	r0, r0, #32
 800b3a8:	4440      	add	r0, r8
 800b3aa:	f010 001f 	ands.w	r0, r0, #31
 800b3ae:	d047      	beq.n	800b440 <_dtoa_r+0x8c0>
 800b3b0:	f1c0 0320 	rsb	r3, r0, #32
 800b3b4:	2b04      	cmp	r3, #4
 800b3b6:	dd3b      	ble.n	800b430 <_dtoa_r+0x8b0>
 800b3b8:	9b05      	ldr	r3, [sp, #20]
 800b3ba:	f1c0 001c 	rsb	r0, r0, #28
 800b3be:	4403      	add	r3, r0
 800b3c0:	9305      	str	r3, [sp, #20]
 800b3c2:	4405      	add	r5, r0
 800b3c4:	4480      	add	r8, r0
 800b3c6:	9b05      	ldr	r3, [sp, #20]
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	dd05      	ble.n	800b3d8 <_dtoa_r+0x858>
 800b3cc:	461a      	mov	r2, r3
 800b3ce:	9904      	ldr	r1, [sp, #16]
 800b3d0:	4620      	mov	r0, r4
 800b3d2:	f001 f8bf 	bl	800c554 <__lshift>
 800b3d6:	9004      	str	r0, [sp, #16]
 800b3d8:	f1b8 0f00 	cmp.w	r8, #0
 800b3dc:	dd05      	ble.n	800b3ea <_dtoa_r+0x86a>
 800b3de:	4639      	mov	r1, r7
 800b3e0:	4642      	mov	r2, r8
 800b3e2:	4620      	mov	r0, r4
 800b3e4:	f001 f8b6 	bl	800c554 <__lshift>
 800b3e8:	4607      	mov	r7, r0
 800b3ea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b3ec:	b353      	cbz	r3, 800b444 <_dtoa_r+0x8c4>
 800b3ee:	4639      	mov	r1, r7
 800b3f0:	9804      	ldr	r0, [sp, #16]
 800b3f2:	f001 f903 	bl	800c5fc <__mcmp>
 800b3f6:	2800      	cmp	r0, #0
 800b3f8:	da24      	bge.n	800b444 <_dtoa_r+0x8c4>
 800b3fa:	2300      	movs	r3, #0
 800b3fc:	220a      	movs	r2, #10
 800b3fe:	9904      	ldr	r1, [sp, #16]
 800b400:	4620      	mov	r0, r4
 800b402:	f000 fef2 	bl	800c1ea <__multadd>
 800b406:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b408:	9004      	str	r0, [sp, #16]
 800b40a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b40e:	2b00      	cmp	r3, #0
 800b410:	f000 814d 	beq.w	800b6ae <_dtoa_r+0xb2e>
 800b414:	2300      	movs	r3, #0
 800b416:	4631      	mov	r1, r6
 800b418:	220a      	movs	r2, #10
 800b41a:	4620      	mov	r0, r4
 800b41c:	f000 fee5 	bl	800c1ea <__multadd>
 800b420:	9b02      	ldr	r3, [sp, #8]
 800b422:	2b00      	cmp	r3, #0
 800b424:	4606      	mov	r6, r0
 800b426:	dc4f      	bgt.n	800b4c8 <_dtoa_r+0x948>
 800b428:	9b06      	ldr	r3, [sp, #24]
 800b42a:	2b02      	cmp	r3, #2
 800b42c:	dd4c      	ble.n	800b4c8 <_dtoa_r+0x948>
 800b42e:	e011      	b.n	800b454 <_dtoa_r+0x8d4>
 800b430:	d0c9      	beq.n	800b3c6 <_dtoa_r+0x846>
 800b432:	9a05      	ldr	r2, [sp, #20]
 800b434:	331c      	adds	r3, #28
 800b436:	441a      	add	r2, r3
 800b438:	9205      	str	r2, [sp, #20]
 800b43a:	441d      	add	r5, r3
 800b43c:	4498      	add	r8, r3
 800b43e:	e7c2      	b.n	800b3c6 <_dtoa_r+0x846>
 800b440:	4603      	mov	r3, r0
 800b442:	e7f6      	b.n	800b432 <_dtoa_r+0x8b2>
 800b444:	f1b9 0f00 	cmp.w	r9, #0
 800b448:	dc38      	bgt.n	800b4bc <_dtoa_r+0x93c>
 800b44a:	9b06      	ldr	r3, [sp, #24]
 800b44c:	2b02      	cmp	r3, #2
 800b44e:	dd35      	ble.n	800b4bc <_dtoa_r+0x93c>
 800b450:	f8cd 9008 	str.w	r9, [sp, #8]
 800b454:	9b02      	ldr	r3, [sp, #8]
 800b456:	b963      	cbnz	r3, 800b472 <_dtoa_r+0x8f2>
 800b458:	4639      	mov	r1, r7
 800b45a:	2205      	movs	r2, #5
 800b45c:	4620      	mov	r0, r4
 800b45e:	f000 fec4 	bl	800c1ea <__multadd>
 800b462:	4601      	mov	r1, r0
 800b464:	4607      	mov	r7, r0
 800b466:	9804      	ldr	r0, [sp, #16]
 800b468:	f001 f8c8 	bl	800c5fc <__mcmp>
 800b46c:	2800      	cmp	r0, #0
 800b46e:	f73f adcc 	bgt.w	800b00a <_dtoa_r+0x48a>
 800b472:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b474:	465d      	mov	r5, fp
 800b476:	ea6f 0a03 	mvn.w	sl, r3
 800b47a:	f04f 0900 	mov.w	r9, #0
 800b47e:	4639      	mov	r1, r7
 800b480:	4620      	mov	r0, r4
 800b482:	f000 fe9b 	bl	800c1bc <_Bfree>
 800b486:	2e00      	cmp	r6, #0
 800b488:	f43f aeb7 	beq.w	800b1fa <_dtoa_r+0x67a>
 800b48c:	f1b9 0f00 	cmp.w	r9, #0
 800b490:	d005      	beq.n	800b49e <_dtoa_r+0x91e>
 800b492:	45b1      	cmp	r9, r6
 800b494:	d003      	beq.n	800b49e <_dtoa_r+0x91e>
 800b496:	4649      	mov	r1, r9
 800b498:	4620      	mov	r0, r4
 800b49a:	f000 fe8f 	bl	800c1bc <_Bfree>
 800b49e:	4631      	mov	r1, r6
 800b4a0:	4620      	mov	r0, r4
 800b4a2:	f000 fe8b 	bl	800c1bc <_Bfree>
 800b4a6:	e6a8      	b.n	800b1fa <_dtoa_r+0x67a>
 800b4a8:	2700      	movs	r7, #0
 800b4aa:	463e      	mov	r6, r7
 800b4ac:	e7e1      	b.n	800b472 <_dtoa_r+0x8f2>
 800b4ae:	f8dd a020 	ldr.w	sl, [sp, #32]
 800b4b2:	463e      	mov	r6, r7
 800b4b4:	e5a9      	b.n	800b00a <_dtoa_r+0x48a>
 800b4b6:	bf00      	nop
 800b4b8:	40240000 	.word	0x40240000
 800b4bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b4be:	f8cd 9008 	str.w	r9, [sp, #8]
 800b4c2:	2b00      	cmp	r3, #0
 800b4c4:	f000 80fa 	beq.w	800b6bc <_dtoa_r+0xb3c>
 800b4c8:	2d00      	cmp	r5, #0
 800b4ca:	dd05      	ble.n	800b4d8 <_dtoa_r+0x958>
 800b4cc:	4631      	mov	r1, r6
 800b4ce:	462a      	mov	r2, r5
 800b4d0:	4620      	mov	r0, r4
 800b4d2:	f001 f83f 	bl	800c554 <__lshift>
 800b4d6:	4606      	mov	r6, r0
 800b4d8:	9b07      	ldr	r3, [sp, #28]
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	d04c      	beq.n	800b578 <_dtoa_r+0x9f8>
 800b4de:	6871      	ldr	r1, [r6, #4]
 800b4e0:	4620      	mov	r0, r4
 800b4e2:	f000 fe37 	bl	800c154 <_Balloc>
 800b4e6:	6932      	ldr	r2, [r6, #16]
 800b4e8:	3202      	adds	r2, #2
 800b4ea:	4605      	mov	r5, r0
 800b4ec:	0092      	lsls	r2, r2, #2
 800b4ee:	f106 010c 	add.w	r1, r6, #12
 800b4f2:	300c      	adds	r0, #12
 800b4f4:	f7fd fc54 	bl	8008da0 <memcpy>
 800b4f8:	2201      	movs	r2, #1
 800b4fa:	4629      	mov	r1, r5
 800b4fc:	4620      	mov	r0, r4
 800b4fe:	f001 f829 	bl	800c554 <__lshift>
 800b502:	9b00      	ldr	r3, [sp, #0]
 800b504:	f8cd b014 	str.w	fp, [sp, #20]
 800b508:	f003 0301 	and.w	r3, r3, #1
 800b50c:	46b1      	mov	r9, r6
 800b50e:	9307      	str	r3, [sp, #28]
 800b510:	4606      	mov	r6, r0
 800b512:	4639      	mov	r1, r7
 800b514:	9804      	ldr	r0, [sp, #16]
 800b516:	f7ff faa5 	bl	800aa64 <quorem>
 800b51a:	4649      	mov	r1, r9
 800b51c:	4605      	mov	r5, r0
 800b51e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800b522:	9804      	ldr	r0, [sp, #16]
 800b524:	f001 f86a 	bl	800c5fc <__mcmp>
 800b528:	4632      	mov	r2, r6
 800b52a:	9000      	str	r0, [sp, #0]
 800b52c:	4639      	mov	r1, r7
 800b52e:	4620      	mov	r0, r4
 800b530:	f001 f87e 	bl	800c630 <__mdiff>
 800b534:	68c3      	ldr	r3, [r0, #12]
 800b536:	4602      	mov	r2, r0
 800b538:	bb03      	cbnz	r3, 800b57c <_dtoa_r+0x9fc>
 800b53a:	4601      	mov	r1, r0
 800b53c:	9008      	str	r0, [sp, #32]
 800b53e:	9804      	ldr	r0, [sp, #16]
 800b540:	f001 f85c 	bl	800c5fc <__mcmp>
 800b544:	9a08      	ldr	r2, [sp, #32]
 800b546:	4603      	mov	r3, r0
 800b548:	4611      	mov	r1, r2
 800b54a:	4620      	mov	r0, r4
 800b54c:	9308      	str	r3, [sp, #32]
 800b54e:	f000 fe35 	bl	800c1bc <_Bfree>
 800b552:	9b08      	ldr	r3, [sp, #32]
 800b554:	b9a3      	cbnz	r3, 800b580 <_dtoa_r+0xa00>
 800b556:	9a06      	ldr	r2, [sp, #24]
 800b558:	b992      	cbnz	r2, 800b580 <_dtoa_r+0xa00>
 800b55a:	9a07      	ldr	r2, [sp, #28]
 800b55c:	b982      	cbnz	r2, 800b580 <_dtoa_r+0xa00>
 800b55e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800b562:	d029      	beq.n	800b5b8 <_dtoa_r+0xa38>
 800b564:	9b00      	ldr	r3, [sp, #0]
 800b566:	2b00      	cmp	r3, #0
 800b568:	dd01      	ble.n	800b56e <_dtoa_r+0x9ee>
 800b56a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800b56e:	9b05      	ldr	r3, [sp, #20]
 800b570:	1c5d      	adds	r5, r3, #1
 800b572:	f883 8000 	strb.w	r8, [r3]
 800b576:	e782      	b.n	800b47e <_dtoa_r+0x8fe>
 800b578:	4630      	mov	r0, r6
 800b57a:	e7c2      	b.n	800b502 <_dtoa_r+0x982>
 800b57c:	2301      	movs	r3, #1
 800b57e:	e7e3      	b.n	800b548 <_dtoa_r+0x9c8>
 800b580:	9a00      	ldr	r2, [sp, #0]
 800b582:	2a00      	cmp	r2, #0
 800b584:	db04      	blt.n	800b590 <_dtoa_r+0xa10>
 800b586:	d125      	bne.n	800b5d4 <_dtoa_r+0xa54>
 800b588:	9a06      	ldr	r2, [sp, #24]
 800b58a:	bb1a      	cbnz	r2, 800b5d4 <_dtoa_r+0xa54>
 800b58c:	9a07      	ldr	r2, [sp, #28]
 800b58e:	bb0a      	cbnz	r2, 800b5d4 <_dtoa_r+0xa54>
 800b590:	2b00      	cmp	r3, #0
 800b592:	ddec      	ble.n	800b56e <_dtoa_r+0x9ee>
 800b594:	2201      	movs	r2, #1
 800b596:	9904      	ldr	r1, [sp, #16]
 800b598:	4620      	mov	r0, r4
 800b59a:	f000 ffdb 	bl	800c554 <__lshift>
 800b59e:	4639      	mov	r1, r7
 800b5a0:	9004      	str	r0, [sp, #16]
 800b5a2:	f001 f82b 	bl	800c5fc <__mcmp>
 800b5a6:	2800      	cmp	r0, #0
 800b5a8:	dc03      	bgt.n	800b5b2 <_dtoa_r+0xa32>
 800b5aa:	d1e0      	bne.n	800b56e <_dtoa_r+0x9ee>
 800b5ac:	f018 0f01 	tst.w	r8, #1
 800b5b0:	d0dd      	beq.n	800b56e <_dtoa_r+0x9ee>
 800b5b2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800b5b6:	d1d8      	bne.n	800b56a <_dtoa_r+0x9ea>
 800b5b8:	9b05      	ldr	r3, [sp, #20]
 800b5ba:	9a05      	ldr	r2, [sp, #20]
 800b5bc:	1c5d      	adds	r5, r3, #1
 800b5be:	2339      	movs	r3, #57	; 0x39
 800b5c0:	7013      	strb	r3, [r2, #0]
 800b5c2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b5c6:	2b39      	cmp	r3, #57	; 0x39
 800b5c8:	f105 32ff 	add.w	r2, r5, #4294967295
 800b5cc:	d04f      	beq.n	800b66e <_dtoa_r+0xaee>
 800b5ce:	3301      	adds	r3, #1
 800b5d0:	7013      	strb	r3, [r2, #0]
 800b5d2:	e754      	b.n	800b47e <_dtoa_r+0x8fe>
 800b5d4:	9a05      	ldr	r2, [sp, #20]
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	f102 0501 	add.w	r5, r2, #1
 800b5dc:	dd06      	ble.n	800b5ec <_dtoa_r+0xa6c>
 800b5de:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800b5e2:	d0e9      	beq.n	800b5b8 <_dtoa_r+0xa38>
 800b5e4:	f108 0801 	add.w	r8, r8, #1
 800b5e8:	9b05      	ldr	r3, [sp, #20]
 800b5ea:	e7c2      	b.n	800b572 <_dtoa_r+0x9f2>
 800b5ec:	9a02      	ldr	r2, [sp, #8]
 800b5ee:	f805 8c01 	strb.w	r8, [r5, #-1]
 800b5f2:	eba5 030b 	sub.w	r3, r5, fp
 800b5f6:	4293      	cmp	r3, r2
 800b5f8:	d021      	beq.n	800b63e <_dtoa_r+0xabe>
 800b5fa:	2300      	movs	r3, #0
 800b5fc:	220a      	movs	r2, #10
 800b5fe:	9904      	ldr	r1, [sp, #16]
 800b600:	4620      	mov	r0, r4
 800b602:	f000 fdf2 	bl	800c1ea <__multadd>
 800b606:	45b1      	cmp	r9, r6
 800b608:	9004      	str	r0, [sp, #16]
 800b60a:	f04f 0300 	mov.w	r3, #0
 800b60e:	f04f 020a 	mov.w	r2, #10
 800b612:	4649      	mov	r1, r9
 800b614:	4620      	mov	r0, r4
 800b616:	d105      	bne.n	800b624 <_dtoa_r+0xaa4>
 800b618:	f000 fde7 	bl	800c1ea <__multadd>
 800b61c:	4681      	mov	r9, r0
 800b61e:	4606      	mov	r6, r0
 800b620:	9505      	str	r5, [sp, #20]
 800b622:	e776      	b.n	800b512 <_dtoa_r+0x992>
 800b624:	f000 fde1 	bl	800c1ea <__multadd>
 800b628:	4631      	mov	r1, r6
 800b62a:	4681      	mov	r9, r0
 800b62c:	2300      	movs	r3, #0
 800b62e:	220a      	movs	r2, #10
 800b630:	4620      	mov	r0, r4
 800b632:	f000 fdda 	bl	800c1ea <__multadd>
 800b636:	4606      	mov	r6, r0
 800b638:	e7f2      	b.n	800b620 <_dtoa_r+0xaa0>
 800b63a:	f04f 0900 	mov.w	r9, #0
 800b63e:	2201      	movs	r2, #1
 800b640:	9904      	ldr	r1, [sp, #16]
 800b642:	4620      	mov	r0, r4
 800b644:	f000 ff86 	bl	800c554 <__lshift>
 800b648:	4639      	mov	r1, r7
 800b64a:	9004      	str	r0, [sp, #16]
 800b64c:	f000 ffd6 	bl	800c5fc <__mcmp>
 800b650:	2800      	cmp	r0, #0
 800b652:	dcb6      	bgt.n	800b5c2 <_dtoa_r+0xa42>
 800b654:	d102      	bne.n	800b65c <_dtoa_r+0xadc>
 800b656:	f018 0f01 	tst.w	r8, #1
 800b65a:	d1b2      	bne.n	800b5c2 <_dtoa_r+0xa42>
 800b65c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b660:	2b30      	cmp	r3, #48	; 0x30
 800b662:	f105 32ff 	add.w	r2, r5, #4294967295
 800b666:	f47f af0a 	bne.w	800b47e <_dtoa_r+0x8fe>
 800b66a:	4615      	mov	r5, r2
 800b66c:	e7f6      	b.n	800b65c <_dtoa_r+0xadc>
 800b66e:	4593      	cmp	fp, r2
 800b670:	d105      	bne.n	800b67e <_dtoa_r+0xafe>
 800b672:	2331      	movs	r3, #49	; 0x31
 800b674:	f10a 0a01 	add.w	sl, sl, #1
 800b678:	f88b 3000 	strb.w	r3, [fp]
 800b67c:	e6ff      	b.n	800b47e <_dtoa_r+0x8fe>
 800b67e:	4615      	mov	r5, r2
 800b680:	e79f      	b.n	800b5c2 <_dtoa_r+0xa42>
 800b682:	f8df b064 	ldr.w	fp, [pc, #100]	; 800b6e8 <_dtoa_r+0xb68>
 800b686:	e007      	b.n	800b698 <_dtoa_r+0xb18>
 800b688:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b68a:	f8df b060 	ldr.w	fp, [pc, #96]	; 800b6ec <_dtoa_r+0xb6c>
 800b68e:	b11b      	cbz	r3, 800b698 <_dtoa_r+0xb18>
 800b690:	f10b 0308 	add.w	r3, fp, #8
 800b694:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b696:	6013      	str	r3, [r2, #0]
 800b698:	4658      	mov	r0, fp
 800b69a:	b017      	add	sp, #92	; 0x5c
 800b69c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6a0:	9b06      	ldr	r3, [sp, #24]
 800b6a2:	2b01      	cmp	r3, #1
 800b6a4:	f77f ae35 	ble.w	800b312 <_dtoa_r+0x792>
 800b6a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b6aa:	9307      	str	r3, [sp, #28]
 800b6ac:	e649      	b.n	800b342 <_dtoa_r+0x7c2>
 800b6ae:	9b02      	ldr	r3, [sp, #8]
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	dc03      	bgt.n	800b6bc <_dtoa_r+0xb3c>
 800b6b4:	9b06      	ldr	r3, [sp, #24]
 800b6b6:	2b02      	cmp	r3, #2
 800b6b8:	f73f aecc 	bgt.w	800b454 <_dtoa_r+0x8d4>
 800b6bc:	465d      	mov	r5, fp
 800b6be:	4639      	mov	r1, r7
 800b6c0:	9804      	ldr	r0, [sp, #16]
 800b6c2:	f7ff f9cf 	bl	800aa64 <quorem>
 800b6c6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800b6ca:	f805 8b01 	strb.w	r8, [r5], #1
 800b6ce:	9a02      	ldr	r2, [sp, #8]
 800b6d0:	eba5 030b 	sub.w	r3, r5, fp
 800b6d4:	429a      	cmp	r2, r3
 800b6d6:	ddb0      	ble.n	800b63a <_dtoa_r+0xaba>
 800b6d8:	2300      	movs	r3, #0
 800b6da:	220a      	movs	r2, #10
 800b6dc:	9904      	ldr	r1, [sp, #16]
 800b6de:	4620      	mov	r0, r4
 800b6e0:	f000 fd83 	bl	800c1ea <__multadd>
 800b6e4:	9004      	str	r0, [sp, #16]
 800b6e6:	e7ea      	b.n	800b6be <_dtoa_r+0xb3e>
 800b6e8:	0800d4a0 	.word	0x0800d4a0
 800b6ec:	0800d520 	.word	0x0800d520

0800b6f0 <__sflush_r>:
 800b6f0:	898a      	ldrh	r2, [r1, #12]
 800b6f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b6f6:	4605      	mov	r5, r0
 800b6f8:	0710      	lsls	r0, r2, #28
 800b6fa:	460c      	mov	r4, r1
 800b6fc:	d458      	bmi.n	800b7b0 <__sflush_r+0xc0>
 800b6fe:	684b      	ldr	r3, [r1, #4]
 800b700:	2b00      	cmp	r3, #0
 800b702:	dc05      	bgt.n	800b710 <__sflush_r+0x20>
 800b704:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b706:	2b00      	cmp	r3, #0
 800b708:	dc02      	bgt.n	800b710 <__sflush_r+0x20>
 800b70a:	2000      	movs	r0, #0
 800b70c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b710:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b712:	2e00      	cmp	r6, #0
 800b714:	d0f9      	beq.n	800b70a <__sflush_r+0x1a>
 800b716:	2300      	movs	r3, #0
 800b718:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b71c:	682f      	ldr	r7, [r5, #0]
 800b71e:	6a21      	ldr	r1, [r4, #32]
 800b720:	602b      	str	r3, [r5, #0]
 800b722:	d032      	beq.n	800b78a <__sflush_r+0x9a>
 800b724:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b726:	89a3      	ldrh	r3, [r4, #12]
 800b728:	075a      	lsls	r2, r3, #29
 800b72a:	d505      	bpl.n	800b738 <__sflush_r+0x48>
 800b72c:	6863      	ldr	r3, [r4, #4]
 800b72e:	1ac0      	subs	r0, r0, r3
 800b730:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b732:	b10b      	cbz	r3, 800b738 <__sflush_r+0x48>
 800b734:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b736:	1ac0      	subs	r0, r0, r3
 800b738:	2300      	movs	r3, #0
 800b73a:	4602      	mov	r2, r0
 800b73c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b73e:	6a21      	ldr	r1, [r4, #32]
 800b740:	4628      	mov	r0, r5
 800b742:	47b0      	blx	r6
 800b744:	1c43      	adds	r3, r0, #1
 800b746:	89a3      	ldrh	r3, [r4, #12]
 800b748:	d106      	bne.n	800b758 <__sflush_r+0x68>
 800b74a:	6829      	ldr	r1, [r5, #0]
 800b74c:	291d      	cmp	r1, #29
 800b74e:	d848      	bhi.n	800b7e2 <__sflush_r+0xf2>
 800b750:	4a29      	ldr	r2, [pc, #164]	; (800b7f8 <__sflush_r+0x108>)
 800b752:	40ca      	lsrs	r2, r1
 800b754:	07d6      	lsls	r6, r2, #31
 800b756:	d544      	bpl.n	800b7e2 <__sflush_r+0xf2>
 800b758:	2200      	movs	r2, #0
 800b75a:	6062      	str	r2, [r4, #4]
 800b75c:	04d9      	lsls	r1, r3, #19
 800b75e:	6922      	ldr	r2, [r4, #16]
 800b760:	6022      	str	r2, [r4, #0]
 800b762:	d504      	bpl.n	800b76e <__sflush_r+0x7e>
 800b764:	1c42      	adds	r2, r0, #1
 800b766:	d101      	bne.n	800b76c <__sflush_r+0x7c>
 800b768:	682b      	ldr	r3, [r5, #0]
 800b76a:	b903      	cbnz	r3, 800b76e <__sflush_r+0x7e>
 800b76c:	6560      	str	r0, [r4, #84]	; 0x54
 800b76e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b770:	602f      	str	r7, [r5, #0]
 800b772:	2900      	cmp	r1, #0
 800b774:	d0c9      	beq.n	800b70a <__sflush_r+0x1a>
 800b776:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b77a:	4299      	cmp	r1, r3
 800b77c:	d002      	beq.n	800b784 <__sflush_r+0x94>
 800b77e:	4628      	mov	r0, r5
 800b780:	f001 f8f6 	bl	800c970 <_free_r>
 800b784:	2000      	movs	r0, #0
 800b786:	6360      	str	r0, [r4, #52]	; 0x34
 800b788:	e7c0      	b.n	800b70c <__sflush_r+0x1c>
 800b78a:	2301      	movs	r3, #1
 800b78c:	4628      	mov	r0, r5
 800b78e:	47b0      	blx	r6
 800b790:	1c41      	adds	r1, r0, #1
 800b792:	d1c8      	bne.n	800b726 <__sflush_r+0x36>
 800b794:	682b      	ldr	r3, [r5, #0]
 800b796:	2b00      	cmp	r3, #0
 800b798:	d0c5      	beq.n	800b726 <__sflush_r+0x36>
 800b79a:	2b1d      	cmp	r3, #29
 800b79c:	d001      	beq.n	800b7a2 <__sflush_r+0xb2>
 800b79e:	2b16      	cmp	r3, #22
 800b7a0:	d101      	bne.n	800b7a6 <__sflush_r+0xb6>
 800b7a2:	602f      	str	r7, [r5, #0]
 800b7a4:	e7b1      	b.n	800b70a <__sflush_r+0x1a>
 800b7a6:	89a3      	ldrh	r3, [r4, #12]
 800b7a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b7ac:	81a3      	strh	r3, [r4, #12]
 800b7ae:	e7ad      	b.n	800b70c <__sflush_r+0x1c>
 800b7b0:	690f      	ldr	r7, [r1, #16]
 800b7b2:	2f00      	cmp	r7, #0
 800b7b4:	d0a9      	beq.n	800b70a <__sflush_r+0x1a>
 800b7b6:	0793      	lsls	r3, r2, #30
 800b7b8:	680e      	ldr	r6, [r1, #0]
 800b7ba:	bf08      	it	eq
 800b7bc:	694b      	ldreq	r3, [r1, #20]
 800b7be:	600f      	str	r7, [r1, #0]
 800b7c0:	bf18      	it	ne
 800b7c2:	2300      	movne	r3, #0
 800b7c4:	eba6 0807 	sub.w	r8, r6, r7
 800b7c8:	608b      	str	r3, [r1, #8]
 800b7ca:	f1b8 0f00 	cmp.w	r8, #0
 800b7ce:	dd9c      	ble.n	800b70a <__sflush_r+0x1a>
 800b7d0:	4643      	mov	r3, r8
 800b7d2:	463a      	mov	r2, r7
 800b7d4:	6a21      	ldr	r1, [r4, #32]
 800b7d6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b7d8:	4628      	mov	r0, r5
 800b7da:	47b0      	blx	r6
 800b7dc:	2800      	cmp	r0, #0
 800b7de:	dc06      	bgt.n	800b7ee <__sflush_r+0xfe>
 800b7e0:	89a3      	ldrh	r3, [r4, #12]
 800b7e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b7e6:	81a3      	strh	r3, [r4, #12]
 800b7e8:	f04f 30ff 	mov.w	r0, #4294967295
 800b7ec:	e78e      	b.n	800b70c <__sflush_r+0x1c>
 800b7ee:	4407      	add	r7, r0
 800b7f0:	eba8 0800 	sub.w	r8, r8, r0
 800b7f4:	e7e9      	b.n	800b7ca <__sflush_r+0xda>
 800b7f6:	bf00      	nop
 800b7f8:	20400001 	.word	0x20400001

0800b7fc <_fflush_r>:
 800b7fc:	b538      	push	{r3, r4, r5, lr}
 800b7fe:	690b      	ldr	r3, [r1, #16]
 800b800:	4605      	mov	r5, r0
 800b802:	460c      	mov	r4, r1
 800b804:	b1db      	cbz	r3, 800b83e <_fflush_r+0x42>
 800b806:	b118      	cbz	r0, 800b810 <_fflush_r+0x14>
 800b808:	6983      	ldr	r3, [r0, #24]
 800b80a:	b90b      	cbnz	r3, 800b810 <_fflush_r+0x14>
 800b80c:	f000 f860 	bl	800b8d0 <__sinit>
 800b810:	4b0c      	ldr	r3, [pc, #48]	; (800b844 <_fflush_r+0x48>)
 800b812:	429c      	cmp	r4, r3
 800b814:	d109      	bne.n	800b82a <_fflush_r+0x2e>
 800b816:	686c      	ldr	r4, [r5, #4]
 800b818:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b81c:	b17b      	cbz	r3, 800b83e <_fflush_r+0x42>
 800b81e:	4621      	mov	r1, r4
 800b820:	4628      	mov	r0, r5
 800b822:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b826:	f7ff bf63 	b.w	800b6f0 <__sflush_r>
 800b82a:	4b07      	ldr	r3, [pc, #28]	; (800b848 <_fflush_r+0x4c>)
 800b82c:	429c      	cmp	r4, r3
 800b82e:	d101      	bne.n	800b834 <_fflush_r+0x38>
 800b830:	68ac      	ldr	r4, [r5, #8]
 800b832:	e7f1      	b.n	800b818 <_fflush_r+0x1c>
 800b834:	4b05      	ldr	r3, [pc, #20]	; (800b84c <_fflush_r+0x50>)
 800b836:	429c      	cmp	r4, r3
 800b838:	bf08      	it	eq
 800b83a:	68ec      	ldreq	r4, [r5, #12]
 800b83c:	e7ec      	b.n	800b818 <_fflush_r+0x1c>
 800b83e:	2000      	movs	r0, #0
 800b840:	bd38      	pop	{r3, r4, r5, pc}
 800b842:	bf00      	nop
 800b844:	0800d550 	.word	0x0800d550
 800b848:	0800d570 	.word	0x0800d570
 800b84c:	0800d530 	.word	0x0800d530

0800b850 <std>:
 800b850:	2300      	movs	r3, #0
 800b852:	b510      	push	{r4, lr}
 800b854:	4604      	mov	r4, r0
 800b856:	e9c0 3300 	strd	r3, r3, [r0]
 800b85a:	6083      	str	r3, [r0, #8]
 800b85c:	8181      	strh	r1, [r0, #12]
 800b85e:	6643      	str	r3, [r0, #100]	; 0x64
 800b860:	81c2      	strh	r2, [r0, #14]
 800b862:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b866:	6183      	str	r3, [r0, #24]
 800b868:	4619      	mov	r1, r3
 800b86a:	2208      	movs	r2, #8
 800b86c:	305c      	adds	r0, #92	; 0x5c
 800b86e:	f7fd faa2 	bl	8008db6 <memset>
 800b872:	4b05      	ldr	r3, [pc, #20]	; (800b888 <std+0x38>)
 800b874:	6263      	str	r3, [r4, #36]	; 0x24
 800b876:	4b05      	ldr	r3, [pc, #20]	; (800b88c <std+0x3c>)
 800b878:	62a3      	str	r3, [r4, #40]	; 0x28
 800b87a:	4b05      	ldr	r3, [pc, #20]	; (800b890 <std+0x40>)
 800b87c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b87e:	4b05      	ldr	r3, [pc, #20]	; (800b894 <std+0x44>)
 800b880:	6224      	str	r4, [r4, #32]
 800b882:	6323      	str	r3, [r4, #48]	; 0x30
 800b884:	bd10      	pop	{r4, pc}
 800b886:	bf00      	nop
 800b888:	0800d005 	.word	0x0800d005
 800b88c:	0800d027 	.word	0x0800d027
 800b890:	0800d05f 	.word	0x0800d05f
 800b894:	0800d083 	.word	0x0800d083

0800b898 <_cleanup_r>:
 800b898:	4901      	ldr	r1, [pc, #4]	; (800b8a0 <_cleanup_r+0x8>)
 800b89a:	f000 b885 	b.w	800b9a8 <_fwalk_reent>
 800b89e:	bf00      	nop
 800b8a0:	0800b7fd 	.word	0x0800b7fd

0800b8a4 <__sfmoreglue>:
 800b8a4:	b570      	push	{r4, r5, r6, lr}
 800b8a6:	1e4a      	subs	r2, r1, #1
 800b8a8:	2568      	movs	r5, #104	; 0x68
 800b8aa:	4355      	muls	r5, r2
 800b8ac:	460e      	mov	r6, r1
 800b8ae:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b8b2:	f001 f8ab 	bl	800ca0c <_malloc_r>
 800b8b6:	4604      	mov	r4, r0
 800b8b8:	b140      	cbz	r0, 800b8cc <__sfmoreglue+0x28>
 800b8ba:	2100      	movs	r1, #0
 800b8bc:	e9c0 1600 	strd	r1, r6, [r0]
 800b8c0:	300c      	adds	r0, #12
 800b8c2:	60a0      	str	r0, [r4, #8]
 800b8c4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b8c8:	f7fd fa75 	bl	8008db6 <memset>
 800b8cc:	4620      	mov	r0, r4
 800b8ce:	bd70      	pop	{r4, r5, r6, pc}

0800b8d0 <__sinit>:
 800b8d0:	6983      	ldr	r3, [r0, #24]
 800b8d2:	b510      	push	{r4, lr}
 800b8d4:	4604      	mov	r4, r0
 800b8d6:	bb33      	cbnz	r3, 800b926 <__sinit+0x56>
 800b8d8:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800b8dc:	6503      	str	r3, [r0, #80]	; 0x50
 800b8de:	4b12      	ldr	r3, [pc, #72]	; (800b928 <__sinit+0x58>)
 800b8e0:	4a12      	ldr	r2, [pc, #72]	; (800b92c <__sinit+0x5c>)
 800b8e2:	681b      	ldr	r3, [r3, #0]
 800b8e4:	6282      	str	r2, [r0, #40]	; 0x28
 800b8e6:	4298      	cmp	r0, r3
 800b8e8:	bf04      	itt	eq
 800b8ea:	2301      	moveq	r3, #1
 800b8ec:	6183      	streq	r3, [r0, #24]
 800b8ee:	f000 f81f 	bl	800b930 <__sfp>
 800b8f2:	6060      	str	r0, [r4, #4]
 800b8f4:	4620      	mov	r0, r4
 800b8f6:	f000 f81b 	bl	800b930 <__sfp>
 800b8fa:	60a0      	str	r0, [r4, #8]
 800b8fc:	4620      	mov	r0, r4
 800b8fe:	f000 f817 	bl	800b930 <__sfp>
 800b902:	2200      	movs	r2, #0
 800b904:	60e0      	str	r0, [r4, #12]
 800b906:	2104      	movs	r1, #4
 800b908:	6860      	ldr	r0, [r4, #4]
 800b90a:	f7ff ffa1 	bl	800b850 <std>
 800b90e:	2201      	movs	r2, #1
 800b910:	2109      	movs	r1, #9
 800b912:	68a0      	ldr	r0, [r4, #8]
 800b914:	f7ff ff9c 	bl	800b850 <std>
 800b918:	2202      	movs	r2, #2
 800b91a:	2112      	movs	r1, #18
 800b91c:	68e0      	ldr	r0, [r4, #12]
 800b91e:	f7ff ff97 	bl	800b850 <std>
 800b922:	2301      	movs	r3, #1
 800b924:	61a3      	str	r3, [r4, #24]
 800b926:	bd10      	pop	{r4, pc}
 800b928:	0800d48c 	.word	0x0800d48c
 800b92c:	0800b899 	.word	0x0800b899

0800b930 <__sfp>:
 800b930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b932:	4b1b      	ldr	r3, [pc, #108]	; (800b9a0 <__sfp+0x70>)
 800b934:	681e      	ldr	r6, [r3, #0]
 800b936:	69b3      	ldr	r3, [r6, #24]
 800b938:	4607      	mov	r7, r0
 800b93a:	b913      	cbnz	r3, 800b942 <__sfp+0x12>
 800b93c:	4630      	mov	r0, r6
 800b93e:	f7ff ffc7 	bl	800b8d0 <__sinit>
 800b942:	3648      	adds	r6, #72	; 0x48
 800b944:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b948:	3b01      	subs	r3, #1
 800b94a:	d503      	bpl.n	800b954 <__sfp+0x24>
 800b94c:	6833      	ldr	r3, [r6, #0]
 800b94e:	b133      	cbz	r3, 800b95e <__sfp+0x2e>
 800b950:	6836      	ldr	r6, [r6, #0]
 800b952:	e7f7      	b.n	800b944 <__sfp+0x14>
 800b954:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b958:	b16d      	cbz	r5, 800b976 <__sfp+0x46>
 800b95a:	3468      	adds	r4, #104	; 0x68
 800b95c:	e7f4      	b.n	800b948 <__sfp+0x18>
 800b95e:	2104      	movs	r1, #4
 800b960:	4638      	mov	r0, r7
 800b962:	f7ff ff9f 	bl	800b8a4 <__sfmoreglue>
 800b966:	6030      	str	r0, [r6, #0]
 800b968:	2800      	cmp	r0, #0
 800b96a:	d1f1      	bne.n	800b950 <__sfp+0x20>
 800b96c:	230c      	movs	r3, #12
 800b96e:	603b      	str	r3, [r7, #0]
 800b970:	4604      	mov	r4, r0
 800b972:	4620      	mov	r0, r4
 800b974:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b976:	4b0b      	ldr	r3, [pc, #44]	; (800b9a4 <__sfp+0x74>)
 800b978:	6665      	str	r5, [r4, #100]	; 0x64
 800b97a:	e9c4 5500 	strd	r5, r5, [r4]
 800b97e:	60a5      	str	r5, [r4, #8]
 800b980:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800b984:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800b988:	2208      	movs	r2, #8
 800b98a:	4629      	mov	r1, r5
 800b98c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b990:	f7fd fa11 	bl	8008db6 <memset>
 800b994:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b998:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b99c:	e7e9      	b.n	800b972 <__sfp+0x42>
 800b99e:	bf00      	nop
 800b9a0:	0800d48c 	.word	0x0800d48c
 800b9a4:	ffff0001 	.word	0xffff0001

0800b9a8 <_fwalk_reent>:
 800b9a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b9ac:	4680      	mov	r8, r0
 800b9ae:	4689      	mov	r9, r1
 800b9b0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b9b4:	2600      	movs	r6, #0
 800b9b6:	b914      	cbnz	r4, 800b9be <_fwalk_reent+0x16>
 800b9b8:	4630      	mov	r0, r6
 800b9ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b9be:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800b9c2:	3f01      	subs	r7, #1
 800b9c4:	d501      	bpl.n	800b9ca <_fwalk_reent+0x22>
 800b9c6:	6824      	ldr	r4, [r4, #0]
 800b9c8:	e7f5      	b.n	800b9b6 <_fwalk_reent+0xe>
 800b9ca:	89ab      	ldrh	r3, [r5, #12]
 800b9cc:	2b01      	cmp	r3, #1
 800b9ce:	d907      	bls.n	800b9e0 <_fwalk_reent+0x38>
 800b9d0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b9d4:	3301      	adds	r3, #1
 800b9d6:	d003      	beq.n	800b9e0 <_fwalk_reent+0x38>
 800b9d8:	4629      	mov	r1, r5
 800b9da:	4640      	mov	r0, r8
 800b9dc:	47c8      	blx	r9
 800b9de:	4306      	orrs	r6, r0
 800b9e0:	3568      	adds	r5, #104	; 0x68
 800b9e2:	e7ee      	b.n	800b9c2 <_fwalk_reent+0x1a>

0800b9e4 <rshift>:
 800b9e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b9e6:	6906      	ldr	r6, [r0, #16]
 800b9e8:	114b      	asrs	r3, r1, #5
 800b9ea:	429e      	cmp	r6, r3
 800b9ec:	f100 0414 	add.w	r4, r0, #20
 800b9f0:	dd30      	ble.n	800ba54 <rshift+0x70>
 800b9f2:	f011 011f 	ands.w	r1, r1, #31
 800b9f6:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800b9fa:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 800b9fe:	d108      	bne.n	800ba12 <rshift+0x2e>
 800ba00:	4621      	mov	r1, r4
 800ba02:	42b2      	cmp	r2, r6
 800ba04:	460b      	mov	r3, r1
 800ba06:	d211      	bcs.n	800ba2c <rshift+0x48>
 800ba08:	f852 3b04 	ldr.w	r3, [r2], #4
 800ba0c:	f841 3b04 	str.w	r3, [r1], #4
 800ba10:	e7f7      	b.n	800ba02 <rshift+0x1e>
 800ba12:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 800ba16:	f1c1 0c20 	rsb	ip, r1, #32
 800ba1a:	40cd      	lsrs	r5, r1
 800ba1c:	3204      	adds	r2, #4
 800ba1e:	4623      	mov	r3, r4
 800ba20:	42b2      	cmp	r2, r6
 800ba22:	4617      	mov	r7, r2
 800ba24:	d30c      	bcc.n	800ba40 <rshift+0x5c>
 800ba26:	601d      	str	r5, [r3, #0]
 800ba28:	b105      	cbz	r5, 800ba2c <rshift+0x48>
 800ba2a:	3304      	adds	r3, #4
 800ba2c:	1b1a      	subs	r2, r3, r4
 800ba2e:	42a3      	cmp	r3, r4
 800ba30:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ba34:	bf08      	it	eq
 800ba36:	2300      	moveq	r3, #0
 800ba38:	6102      	str	r2, [r0, #16]
 800ba3a:	bf08      	it	eq
 800ba3c:	6143      	streq	r3, [r0, #20]
 800ba3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ba40:	683f      	ldr	r7, [r7, #0]
 800ba42:	fa07 f70c 	lsl.w	r7, r7, ip
 800ba46:	433d      	orrs	r5, r7
 800ba48:	f843 5b04 	str.w	r5, [r3], #4
 800ba4c:	f852 5b04 	ldr.w	r5, [r2], #4
 800ba50:	40cd      	lsrs	r5, r1
 800ba52:	e7e5      	b.n	800ba20 <rshift+0x3c>
 800ba54:	4623      	mov	r3, r4
 800ba56:	e7e9      	b.n	800ba2c <rshift+0x48>

0800ba58 <__hexdig_fun>:
 800ba58:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800ba5c:	2b09      	cmp	r3, #9
 800ba5e:	d802      	bhi.n	800ba66 <__hexdig_fun+0xe>
 800ba60:	3820      	subs	r0, #32
 800ba62:	b2c0      	uxtb	r0, r0
 800ba64:	4770      	bx	lr
 800ba66:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800ba6a:	2b05      	cmp	r3, #5
 800ba6c:	d801      	bhi.n	800ba72 <__hexdig_fun+0x1a>
 800ba6e:	3847      	subs	r0, #71	; 0x47
 800ba70:	e7f7      	b.n	800ba62 <__hexdig_fun+0xa>
 800ba72:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800ba76:	2b05      	cmp	r3, #5
 800ba78:	d801      	bhi.n	800ba7e <__hexdig_fun+0x26>
 800ba7a:	3827      	subs	r0, #39	; 0x27
 800ba7c:	e7f1      	b.n	800ba62 <__hexdig_fun+0xa>
 800ba7e:	2000      	movs	r0, #0
 800ba80:	4770      	bx	lr

0800ba82 <__gethex>:
 800ba82:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba86:	b08b      	sub	sp, #44	; 0x2c
 800ba88:	468a      	mov	sl, r1
 800ba8a:	9002      	str	r0, [sp, #8]
 800ba8c:	9816      	ldr	r0, [sp, #88]	; 0x58
 800ba8e:	9306      	str	r3, [sp, #24]
 800ba90:	4690      	mov	r8, r2
 800ba92:	f000 fad0 	bl	800c036 <__localeconv_l>
 800ba96:	6803      	ldr	r3, [r0, #0]
 800ba98:	9303      	str	r3, [sp, #12]
 800ba9a:	4618      	mov	r0, r3
 800ba9c:	f7f4 fb98 	bl	80001d0 <strlen>
 800baa0:	9b03      	ldr	r3, [sp, #12]
 800baa2:	9001      	str	r0, [sp, #4]
 800baa4:	4403      	add	r3, r0
 800baa6:	f04f 0b00 	mov.w	fp, #0
 800baaa:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800baae:	9307      	str	r3, [sp, #28]
 800bab0:	f8da 3000 	ldr.w	r3, [sl]
 800bab4:	3302      	adds	r3, #2
 800bab6:	461f      	mov	r7, r3
 800bab8:	f813 0b01 	ldrb.w	r0, [r3], #1
 800babc:	2830      	cmp	r0, #48	; 0x30
 800babe:	d06c      	beq.n	800bb9a <__gethex+0x118>
 800bac0:	f7ff ffca 	bl	800ba58 <__hexdig_fun>
 800bac4:	4604      	mov	r4, r0
 800bac6:	2800      	cmp	r0, #0
 800bac8:	d16a      	bne.n	800bba0 <__gethex+0x11e>
 800baca:	9a01      	ldr	r2, [sp, #4]
 800bacc:	9903      	ldr	r1, [sp, #12]
 800bace:	4638      	mov	r0, r7
 800bad0:	f001 fadb 	bl	800d08a <strncmp>
 800bad4:	2800      	cmp	r0, #0
 800bad6:	d166      	bne.n	800bba6 <__gethex+0x124>
 800bad8:	9b01      	ldr	r3, [sp, #4]
 800bada:	5cf8      	ldrb	r0, [r7, r3]
 800badc:	18fe      	adds	r6, r7, r3
 800bade:	f7ff ffbb 	bl	800ba58 <__hexdig_fun>
 800bae2:	2800      	cmp	r0, #0
 800bae4:	d062      	beq.n	800bbac <__gethex+0x12a>
 800bae6:	4633      	mov	r3, r6
 800bae8:	7818      	ldrb	r0, [r3, #0]
 800baea:	2830      	cmp	r0, #48	; 0x30
 800baec:	461f      	mov	r7, r3
 800baee:	f103 0301 	add.w	r3, r3, #1
 800baf2:	d0f9      	beq.n	800bae8 <__gethex+0x66>
 800baf4:	f7ff ffb0 	bl	800ba58 <__hexdig_fun>
 800baf8:	fab0 f580 	clz	r5, r0
 800bafc:	096d      	lsrs	r5, r5, #5
 800bafe:	4634      	mov	r4, r6
 800bb00:	f04f 0b01 	mov.w	fp, #1
 800bb04:	463a      	mov	r2, r7
 800bb06:	4616      	mov	r6, r2
 800bb08:	3201      	adds	r2, #1
 800bb0a:	7830      	ldrb	r0, [r6, #0]
 800bb0c:	f7ff ffa4 	bl	800ba58 <__hexdig_fun>
 800bb10:	2800      	cmp	r0, #0
 800bb12:	d1f8      	bne.n	800bb06 <__gethex+0x84>
 800bb14:	9a01      	ldr	r2, [sp, #4]
 800bb16:	9903      	ldr	r1, [sp, #12]
 800bb18:	4630      	mov	r0, r6
 800bb1a:	f001 fab6 	bl	800d08a <strncmp>
 800bb1e:	b950      	cbnz	r0, 800bb36 <__gethex+0xb4>
 800bb20:	b954      	cbnz	r4, 800bb38 <__gethex+0xb6>
 800bb22:	9b01      	ldr	r3, [sp, #4]
 800bb24:	18f4      	adds	r4, r6, r3
 800bb26:	4622      	mov	r2, r4
 800bb28:	4616      	mov	r6, r2
 800bb2a:	3201      	adds	r2, #1
 800bb2c:	7830      	ldrb	r0, [r6, #0]
 800bb2e:	f7ff ff93 	bl	800ba58 <__hexdig_fun>
 800bb32:	2800      	cmp	r0, #0
 800bb34:	d1f8      	bne.n	800bb28 <__gethex+0xa6>
 800bb36:	b10c      	cbz	r4, 800bb3c <__gethex+0xba>
 800bb38:	1ba4      	subs	r4, r4, r6
 800bb3a:	00a4      	lsls	r4, r4, #2
 800bb3c:	7833      	ldrb	r3, [r6, #0]
 800bb3e:	2b50      	cmp	r3, #80	; 0x50
 800bb40:	d001      	beq.n	800bb46 <__gethex+0xc4>
 800bb42:	2b70      	cmp	r3, #112	; 0x70
 800bb44:	d140      	bne.n	800bbc8 <__gethex+0x146>
 800bb46:	7873      	ldrb	r3, [r6, #1]
 800bb48:	2b2b      	cmp	r3, #43	; 0x2b
 800bb4a:	d031      	beq.n	800bbb0 <__gethex+0x12e>
 800bb4c:	2b2d      	cmp	r3, #45	; 0x2d
 800bb4e:	d033      	beq.n	800bbb8 <__gethex+0x136>
 800bb50:	1c71      	adds	r1, r6, #1
 800bb52:	f04f 0900 	mov.w	r9, #0
 800bb56:	7808      	ldrb	r0, [r1, #0]
 800bb58:	f7ff ff7e 	bl	800ba58 <__hexdig_fun>
 800bb5c:	1e43      	subs	r3, r0, #1
 800bb5e:	b2db      	uxtb	r3, r3
 800bb60:	2b18      	cmp	r3, #24
 800bb62:	d831      	bhi.n	800bbc8 <__gethex+0x146>
 800bb64:	f1a0 0210 	sub.w	r2, r0, #16
 800bb68:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800bb6c:	f7ff ff74 	bl	800ba58 <__hexdig_fun>
 800bb70:	1e43      	subs	r3, r0, #1
 800bb72:	b2db      	uxtb	r3, r3
 800bb74:	2b18      	cmp	r3, #24
 800bb76:	d922      	bls.n	800bbbe <__gethex+0x13c>
 800bb78:	f1b9 0f00 	cmp.w	r9, #0
 800bb7c:	d000      	beq.n	800bb80 <__gethex+0xfe>
 800bb7e:	4252      	negs	r2, r2
 800bb80:	4414      	add	r4, r2
 800bb82:	f8ca 1000 	str.w	r1, [sl]
 800bb86:	b30d      	cbz	r5, 800bbcc <__gethex+0x14a>
 800bb88:	f1bb 0f00 	cmp.w	fp, #0
 800bb8c:	bf0c      	ite	eq
 800bb8e:	2706      	moveq	r7, #6
 800bb90:	2700      	movne	r7, #0
 800bb92:	4638      	mov	r0, r7
 800bb94:	b00b      	add	sp, #44	; 0x2c
 800bb96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb9a:	f10b 0b01 	add.w	fp, fp, #1
 800bb9e:	e78a      	b.n	800bab6 <__gethex+0x34>
 800bba0:	2500      	movs	r5, #0
 800bba2:	462c      	mov	r4, r5
 800bba4:	e7ae      	b.n	800bb04 <__gethex+0x82>
 800bba6:	463e      	mov	r6, r7
 800bba8:	2501      	movs	r5, #1
 800bbaa:	e7c7      	b.n	800bb3c <__gethex+0xba>
 800bbac:	4604      	mov	r4, r0
 800bbae:	e7fb      	b.n	800bba8 <__gethex+0x126>
 800bbb0:	f04f 0900 	mov.w	r9, #0
 800bbb4:	1cb1      	adds	r1, r6, #2
 800bbb6:	e7ce      	b.n	800bb56 <__gethex+0xd4>
 800bbb8:	f04f 0901 	mov.w	r9, #1
 800bbbc:	e7fa      	b.n	800bbb4 <__gethex+0x132>
 800bbbe:	230a      	movs	r3, #10
 800bbc0:	fb03 0202 	mla	r2, r3, r2, r0
 800bbc4:	3a10      	subs	r2, #16
 800bbc6:	e7cf      	b.n	800bb68 <__gethex+0xe6>
 800bbc8:	4631      	mov	r1, r6
 800bbca:	e7da      	b.n	800bb82 <__gethex+0x100>
 800bbcc:	1bf3      	subs	r3, r6, r7
 800bbce:	3b01      	subs	r3, #1
 800bbd0:	4629      	mov	r1, r5
 800bbd2:	2b07      	cmp	r3, #7
 800bbd4:	dc49      	bgt.n	800bc6a <__gethex+0x1e8>
 800bbd6:	9802      	ldr	r0, [sp, #8]
 800bbd8:	f000 fabc 	bl	800c154 <_Balloc>
 800bbdc:	9b01      	ldr	r3, [sp, #4]
 800bbde:	f100 0914 	add.w	r9, r0, #20
 800bbe2:	f04f 0b00 	mov.w	fp, #0
 800bbe6:	f1c3 0301 	rsb	r3, r3, #1
 800bbea:	4605      	mov	r5, r0
 800bbec:	f8cd 9010 	str.w	r9, [sp, #16]
 800bbf0:	46da      	mov	sl, fp
 800bbf2:	9308      	str	r3, [sp, #32]
 800bbf4:	42b7      	cmp	r7, r6
 800bbf6:	d33b      	bcc.n	800bc70 <__gethex+0x1ee>
 800bbf8:	9804      	ldr	r0, [sp, #16]
 800bbfa:	f840 ab04 	str.w	sl, [r0], #4
 800bbfe:	eba0 0009 	sub.w	r0, r0, r9
 800bc02:	1080      	asrs	r0, r0, #2
 800bc04:	6128      	str	r0, [r5, #16]
 800bc06:	0147      	lsls	r7, r0, #5
 800bc08:	4650      	mov	r0, sl
 800bc0a:	f000 fb67 	bl	800c2dc <__hi0bits>
 800bc0e:	f8d8 6000 	ldr.w	r6, [r8]
 800bc12:	1a3f      	subs	r7, r7, r0
 800bc14:	42b7      	cmp	r7, r6
 800bc16:	dd64      	ble.n	800bce2 <__gethex+0x260>
 800bc18:	1bbf      	subs	r7, r7, r6
 800bc1a:	4639      	mov	r1, r7
 800bc1c:	4628      	mov	r0, r5
 800bc1e:	f000 fe77 	bl	800c910 <__any_on>
 800bc22:	4682      	mov	sl, r0
 800bc24:	b178      	cbz	r0, 800bc46 <__gethex+0x1c4>
 800bc26:	1e7b      	subs	r3, r7, #1
 800bc28:	1159      	asrs	r1, r3, #5
 800bc2a:	f003 021f 	and.w	r2, r3, #31
 800bc2e:	f04f 0a01 	mov.w	sl, #1
 800bc32:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800bc36:	fa0a f202 	lsl.w	r2, sl, r2
 800bc3a:	420a      	tst	r2, r1
 800bc3c:	d003      	beq.n	800bc46 <__gethex+0x1c4>
 800bc3e:	4553      	cmp	r3, sl
 800bc40:	dc46      	bgt.n	800bcd0 <__gethex+0x24e>
 800bc42:	f04f 0a02 	mov.w	sl, #2
 800bc46:	4639      	mov	r1, r7
 800bc48:	4628      	mov	r0, r5
 800bc4a:	f7ff fecb 	bl	800b9e4 <rshift>
 800bc4e:	443c      	add	r4, r7
 800bc50:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bc54:	42a3      	cmp	r3, r4
 800bc56:	da52      	bge.n	800bcfe <__gethex+0x27c>
 800bc58:	4629      	mov	r1, r5
 800bc5a:	9802      	ldr	r0, [sp, #8]
 800bc5c:	f000 faae 	bl	800c1bc <_Bfree>
 800bc60:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800bc62:	2300      	movs	r3, #0
 800bc64:	6013      	str	r3, [r2, #0]
 800bc66:	27a3      	movs	r7, #163	; 0xa3
 800bc68:	e793      	b.n	800bb92 <__gethex+0x110>
 800bc6a:	3101      	adds	r1, #1
 800bc6c:	105b      	asrs	r3, r3, #1
 800bc6e:	e7b0      	b.n	800bbd2 <__gethex+0x150>
 800bc70:	1e73      	subs	r3, r6, #1
 800bc72:	9305      	str	r3, [sp, #20]
 800bc74:	9a07      	ldr	r2, [sp, #28]
 800bc76:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800bc7a:	4293      	cmp	r3, r2
 800bc7c:	d018      	beq.n	800bcb0 <__gethex+0x22e>
 800bc7e:	f1bb 0f20 	cmp.w	fp, #32
 800bc82:	d107      	bne.n	800bc94 <__gethex+0x212>
 800bc84:	9b04      	ldr	r3, [sp, #16]
 800bc86:	f8c3 a000 	str.w	sl, [r3]
 800bc8a:	3304      	adds	r3, #4
 800bc8c:	f04f 0a00 	mov.w	sl, #0
 800bc90:	9304      	str	r3, [sp, #16]
 800bc92:	46d3      	mov	fp, sl
 800bc94:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800bc98:	f7ff fede 	bl	800ba58 <__hexdig_fun>
 800bc9c:	f000 000f 	and.w	r0, r0, #15
 800bca0:	fa00 f00b 	lsl.w	r0, r0, fp
 800bca4:	ea4a 0a00 	orr.w	sl, sl, r0
 800bca8:	f10b 0b04 	add.w	fp, fp, #4
 800bcac:	9b05      	ldr	r3, [sp, #20]
 800bcae:	e00d      	b.n	800bccc <__gethex+0x24a>
 800bcb0:	9b05      	ldr	r3, [sp, #20]
 800bcb2:	9a08      	ldr	r2, [sp, #32]
 800bcb4:	4413      	add	r3, r2
 800bcb6:	42bb      	cmp	r3, r7
 800bcb8:	d3e1      	bcc.n	800bc7e <__gethex+0x1fc>
 800bcba:	4618      	mov	r0, r3
 800bcbc:	9a01      	ldr	r2, [sp, #4]
 800bcbe:	9903      	ldr	r1, [sp, #12]
 800bcc0:	9309      	str	r3, [sp, #36]	; 0x24
 800bcc2:	f001 f9e2 	bl	800d08a <strncmp>
 800bcc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bcc8:	2800      	cmp	r0, #0
 800bcca:	d1d8      	bne.n	800bc7e <__gethex+0x1fc>
 800bccc:	461e      	mov	r6, r3
 800bcce:	e791      	b.n	800bbf4 <__gethex+0x172>
 800bcd0:	1eb9      	subs	r1, r7, #2
 800bcd2:	4628      	mov	r0, r5
 800bcd4:	f000 fe1c 	bl	800c910 <__any_on>
 800bcd8:	2800      	cmp	r0, #0
 800bcda:	d0b2      	beq.n	800bc42 <__gethex+0x1c0>
 800bcdc:	f04f 0a03 	mov.w	sl, #3
 800bce0:	e7b1      	b.n	800bc46 <__gethex+0x1c4>
 800bce2:	da09      	bge.n	800bcf8 <__gethex+0x276>
 800bce4:	1bf7      	subs	r7, r6, r7
 800bce6:	4629      	mov	r1, r5
 800bce8:	463a      	mov	r2, r7
 800bcea:	9802      	ldr	r0, [sp, #8]
 800bcec:	f000 fc32 	bl	800c554 <__lshift>
 800bcf0:	1be4      	subs	r4, r4, r7
 800bcf2:	4605      	mov	r5, r0
 800bcf4:	f100 0914 	add.w	r9, r0, #20
 800bcf8:	f04f 0a00 	mov.w	sl, #0
 800bcfc:	e7a8      	b.n	800bc50 <__gethex+0x1ce>
 800bcfe:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800bd02:	42a0      	cmp	r0, r4
 800bd04:	dd6a      	ble.n	800bddc <__gethex+0x35a>
 800bd06:	1b04      	subs	r4, r0, r4
 800bd08:	42a6      	cmp	r6, r4
 800bd0a:	dc2e      	bgt.n	800bd6a <__gethex+0x2e8>
 800bd0c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bd10:	2b02      	cmp	r3, #2
 800bd12:	d022      	beq.n	800bd5a <__gethex+0x2d8>
 800bd14:	2b03      	cmp	r3, #3
 800bd16:	d024      	beq.n	800bd62 <__gethex+0x2e0>
 800bd18:	2b01      	cmp	r3, #1
 800bd1a:	d115      	bne.n	800bd48 <__gethex+0x2c6>
 800bd1c:	42a6      	cmp	r6, r4
 800bd1e:	d113      	bne.n	800bd48 <__gethex+0x2c6>
 800bd20:	2e01      	cmp	r6, #1
 800bd22:	dc0b      	bgt.n	800bd3c <__gethex+0x2ba>
 800bd24:	9a06      	ldr	r2, [sp, #24]
 800bd26:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800bd2a:	6013      	str	r3, [r2, #0]
 800bd2c:	2301      	movs	r3, #1
 800bd2e:	612b      	str	r3, [r5, #16]
 800bd30:	f8c9 3000 	str.w	r3, [r9]
 800bd34:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800bd36:	2762      	movs	r7, #98	; 0x62
 800bd38:	601d      	str	r5, [r3, #0]
 800bd3a:	e72a      	b.n	800bb92 <__gethex+0x110>
 800bd3c:	1e71      	subs	r1, r6, #1
 800bd3e:	4628      	mov	r0, r5
 800bd40:	f000 fde6 	bl	800c910 <__any_on>
 800bd44:	2800      	cmp	r0, #0
 800bd46:	d1ed      	bne.n	800bd24 <__gethex+0x2a2>
 800bd48:	4629      	mov	r1, r5
 800bd4a:	9802      	ldr	r0, [sp, #8]
 800bd4c:	f000 fa36 	bl	800c1bc <_Bfree>
 800bd50:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800bd52:	2300      	movs	r3, #0
 800bd54:	6013      	str	r3, [r2, #0]
 800bd56:	2750      	movs	r7, #80	; 0x50
 800bd58:	e71b      	b.n	800bb92 <__gethex+0x110>
 800bd5a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	d0e1      	beq.n	800bd24 <__gethex+0x2a2>
 800bd60:	e7f2      	b.n	800bd48 <__gethex+0x2c6>
 800bd62:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bd64:	2b00      	cmp	r3, #0
 800bd66:	d1dd      	bne.n	800bd24 <__gethex+0x2a2>
 800bd68:	e7ee      	b.n	800bd48 <__gethex+0x2c6>
 800bd6a:	1e67      	subs	r7, r4, #1
 800bd6c:	f1ba 0f00 	cmp.w	sl, #0
 800bd70:	d131      	bne.n	800bdd6 <__gethex+0x354>
 800bd72:	b127      	cbz	r7, 800bd7e <__gethex+0x2fc>
 800bd74:	4639      	mov	r1, r7
 800bd76:	4628      	mov	r0, r5
 800bd78:	f000 fdca 	bl	800c910 <__any_on>
 800bd7c:	4682      	mov	sl, r0
 800bd7e:	117a      	asrs	r2, r7, #5
 800bd80:	2301      	movs	r3, #1
 800bd82:	f007 071f 	and.w	r7, r7, #31
 800bd86:	fa03 f707 	lsl.w	r7, r3, r7
 800bd8a:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800bd8e:	4621      	mov	r1, r4
 800bd90:	421f      	tst	r7, r3
 800bd92:	4628      	mov	r0, r5
 800bd94:	bf18      	it	ne
 800bd96:	f04a 0a02 	orrne.w	sl, sl, #2
 800bd9a:	1b36      	subs	r6, r6, r4
 800bd9c:	f7ff fe22 	bl	800b9e4 <rshift>
 800bda0:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800bda4:	2702      	movs	r7, #2
 800bda6:	f1ba 0f00 	cmp.w	sl, #0
 800bdaa:	d048      	beq.n	800be3e <__gethex+0x3bc>
 800bdac:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bdb0:	2b02      	cmp	r3, #2
 800bdb2:	d015      	beq.n	800bde0 <__gethex+0x35e>
 800bdb4:	2b03      	cmp	r3, #3
 800bdb6:	d017      	beq.n	800bde8 <__gethex+0x366>
 800bdb8:	2b01      	cmp	r3, #1
 800bdba:	d109      	bne.n	800bdd0 <__gethex+0x34e>
 800bdbc:	f01a 0f02 	tst.w	sl, #2
 800bdc0:	d006      	beq.n	800bdd0 <__gethex+0x34e>
 800bdc2:	f8d9 3000 	ldr.w	r3, [r9]
 800bdc6:	ea4a 0a03 	orr.w	sl, sl, r3
 800bdca:	f01a 0f01 	tst.w	sl, #1
 800bdce:	d10e      	bne.n	800bdee <__gethex+0x36c>
 800bdd0:	f047 0710 	orr.w	r7, r7, #16
 800bdd4:	e033      	b.n	800be3e <__gethex+0x3bc>
 800bdd6:	f04f 0a01 	mov.w	sl, #1
 800bdda:	e7d0      	b.n	800bd7e <__gethex+0x2fc>
 800bddc:	2701      	movs	r7, #1
 800bdde:	e7e2      	b.n	800bda6 <__gethex+0x324>
 800bde0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bde2:	f1c3 0301 	rsb	r3, r3, #1
 800bde6:	9315      	str	r3, [sp, #84]	; 0x54
 800bde8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	d0f0      	beq.n	800bdd0 <__gethex+0x34e>
 800bdee:	f8d5 9010 	ldr.w	r9, [r5, #16]
 800bdf2:	f105 0314 	add.w	r3, r5, #20
 800bdf6:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800bdfa:	eb03 010a 	add.w	r1, r3, sl
 800bdfe:	f04f 0c00 	mov.w	ip, #0
 800be02:	4618      	mov	r0, r3
 800be04:	f853 2b04 	ldr.w	r2, [r3], #4
 800be08:	f1b2 3fff 	cmp.w	r2, #4294967295
 800be0c:	d01c      	beq.n	800be48 <__gethex+0x3c6>
 800be0e:	3201      	adds	r2, #1
 800be10:	6002      	str	r2, [r0, #0]
 800be12:	2f02      	cmp	r7, #2
 800be14:	f105 0314 	add.w	r3, r5, #20
 800be18:	d138      	bne.n	800be8c <__gethex+0x40a>
 800be1a:	f8d8 2000 	ldr.w	r2, [r8]
 800be1e:	3a01      	subs	r2, #1
 800be20:	42b2      	cmp	r2, r6
 800be22:	d10a      	bne.n	800be3a <__gethex+0x3b8>
 800be24:	1171      	asrs	r1, r6, #5
 800be26:	2201      	movs	r2, #1
 800be28:	f006 061f 	and.w	r6, r6, #31
 800be2c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800be30:	fa02 f606 	lsl.w	r6, r2, r6
 800be34:	421e      	tst	r6, r3
 800be36:	bf18      	it	ne
 800be38:	4617      	movne	r7, r2
 800be3a:	f047 0720 	orr.w	r7, r7, #32
 800be3e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800be40:	601d      	str	r5, [r3, #0]
 800be42:	9b06      	ldr	r3, [sp, #24]
 800be44:	601c      	str	r4, [r3, #0]
 800be46:	e6a4      	b.n	800bb92 <__gethex+0x110>
 800be48:	4299      	cmp	r1, r3
 800be4a:	f843 cc04 	str.w	ip, [r3, #-4]
 800be4e:	d8d8      	bhi.n	800be02 <__gethex+0x380>
 800be50:	68ab      	ldr	r3, [r5, #8]
 800be52:	4599      	cmp	r9, r3
 800be54:	db12      	blt.n	800be7c <__gethex+0x3fa>
 800be56:	6869      	ldr	r1, [r5, #4]
 800be58:	9802      	ldr	r0, [sp, #8]
 800be5a:	3101      	adds	r1, #1
 800be5c:	f000 f97a 	bl	800c154 <_Balloc>
 800be60:	692a      	ldr	r2, [r5, #16]
 800be62:	3202      	adds	r2, #2
 800be64:	f105 010c 	add.w	r1, r5, #12
 800be68:	4683      	mov	fp, r0
 800be6a:	0092      	lsls	r2, r2, #2
 800be6c:	300c      	adds	r0, #12
 800be6e:	f7fc ff97 	bl	8008da0 <memcpy>
 800be72:	4629      	mov	r1, r5
 800be74:	9802      	ldr	r0, [sp, #8]
 800be76:	f000 f9a1 	bl	800c1bc <_Bfree>
 800be7a:	465d      	mov	r5, fp
 800be7c:	692b      	ldr	r3, [r5, #16]
 800be7e:	1c5a      	adds	r2, r3, #1
 800be80:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800be84:	612a      	str	r2, [r5, #16]
 800be86:	2201      	movs	r2, #1
 800be88:	615a      	str	r2, [r3, #20]
 800be8a:	e7c2      	b.n	800be12 <__gethex+0x390>
 800be8c:	692a      	ldr	r2, [r5, #16]
 800be8e:	454a      	cmp	r2, r9
 800be90:	dd0b      	ble.n	800beaa <__gethex+0x428>
 800be92:	2101      	movs	r1, #1
 800be94:	4628      	mov	r0, r5
 800be96:	f7ff fda5 	bl	800b9e4 <rshift>
 800be9a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800be9e:	3401      	adds	r4, #1
 800bea0:	42a3      	cmp	r3, r4
 800bea2:	f6ff aed9 	blt.w	800bc58 <__gethex+0x1d6>
 800bea6:	2701      	movs	r7, #1
 800bea8:	e7c7      	b.n	800be3a <__gethex+0x3b8>
 800beaa:	f016 061f 	ands.w	r6, r6, #31
 800beae:	d0fa      	beq.n	800bea6 <__gethex+0x424>
 800beb0:	449a      	add	sl, r3
 800beb2:	f1c6 0620 	rsb	r6, r6, #32
 800beb6:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800beba:	f000 fa0f 	bl	800c2dc <__hi0bits>
 800bebe:	42b0      	cmp	r0, r6
 800bec0:	dbe7      	blt.n	800be92 <__gethex+0x410>
 800bec2:	e7f0      	b.n	800bea6 <__gethex+0x424>

0800bec4 <L_shift>:
 800bec4:	f1c2 0208 	rsb	r2, r2, #8
 800bec8:	0092      	lsls	r2, r2, #2
 800beca:	b570      	push	{r4, r5, r6, lr}
 800becc:	f1c2 0620 	rsb	r6, r2, #32
 800bed0:	6843      	ldr	r3, [r0, #4]
 800bed2:	6804      	ldr	r4, [r0, #0]
 800bed4:	fa03 f506 	lsl.w	r5, r3, r6
 800bed8:	432c      	orrs	r4, r5
 800beda:	40d3      	lsrs	r3, r2
 800bedc:	6004      	str	r4, [r0, #0]
 800bede:	f840 3f04 	str.w	r3, [r0, #4]!
 800bee2:	4288      	cmp	r0, r1
 800bee4:	d3f4      	bcc.n	800bed0 <L_shift+0xc>
 800bee6:	bd70      	pop	{r4, r5, r6, pc}

0800bee8 <__match>:
 800bee8:	b530      	push	{r4, r5, lr}
 800beea:	6803      	ldr	r3, [r0, #0]
 800beec:	3301      	adds	r3, #1
 800beee:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bef2:	b914      	cbnz	r4, 800befa <__match+0x12>
 800bef4:	6003      	str	r3, [r0, #0]
 800bef6:	2001      	movs	r0, #1
 800bef8:	bd30      	pop	{r4, r5, pc}
 800befa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800befe:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800bf02:	2d19      	cmp	r5, #25
 800bf04:	bf98      	it	ls
 800bf06:	3220      	addls	r2, #32
 800bf08:	42a2      	cmp	r2, r4
 800bf0a:	d0f0      	beq.n	800beee <__match+0x6>
 800bf0c:	2000      	movs	r0, #0
 800bf0e:	e7f3      	b.n	800bef8 <__match+0x10>

0800bf10 <__hexnan>:
 800bf10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf14:	680b      	ldr	r3, [r1, #0]
 800bf16:	6801      	ldr	r1, [r0, #0]
 800bf18:	115f      	asrs	r7, r3, #5
 800bf1a:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800bf1e:	f013 031f 	ands.w	r3, r3, #31
 800bf22:	b087      	sub	sp, #28
 800bf24:	bf18      	it	ne
 800bf26:	3704      	addne	r7, #4
 800bf28:	2500      	movs	r5, #0
 800bf2a:	1f3e      	subs	r6, r7, #4
 800bf2c:	4682      	mov	sl, r0
 800bf2e:	4690      	mov	r8, r2
 800bf30:	9301      	str	r3, [sp, #4]
 800bf32:	f847 5c04 	str.w	r5, [r7, #-4]
 800bf36:	46b1      	mov	r9, r6
 800bf38:	4634      	mov	r4, r6
 800bf3a:	9502      	str	r5, [sp, #8]
 800bf3c:	46ab      	mov	fp, r5
 800bf3e:	784a      	ldrb	r2, [r1, #1]
 800bf40:	1c4b      	adds	r3, r1, #1
 800bf42:	9303      	str	r3, [sp, #12]
 800bf44:	b342      	cbz	r2, 800bf98 <__hexnan+0x88>
 800bf46:	4610      	mov	r0, r2
 800bf48:	9105      	str	r1, [sp, #20]
 800bf4a:	9204      	str	r2, [sp, #16]
 800bf4c:	f7ff fd84 	bl	800ba58 <__hexdig_fun>
 800bf50:	2800      	cmp	r0, #0
 800bf52:	d143      	bne.n	800bfdc <__hexnan+0xcc>
 800bf54:	9a04      	ldr	r2, [sp, #16]
 800bf56:	9905      	ldr	r1, [sp, #20]
 800bf58:	2a20      	cmp	r2, #32
 800bf5a:	d818      	bhi.n	800bf8e <__hexnan+0x7e>
 800bf5c:	9b02      	ldr	r3, [sp, #8]
 800bf5e:	459b      	cmp	fp, r3
 800bf60:	dd13      	ble.n	800bf8a <__hexnan+0x7a>
 800bf62:	454c      	cmp	r4, r9
 800bf64:	d206      	bcs.n	800bf74 <__hexnan+0x64>
 800bf66:	2d07      	cmp	r5, #7
 800bf68:	dc04      	bgt.n	800bf74 <__hexnan+0x64>
 800bf6a:	462a      	mov	r2, r5
 800bf6c:	4649      	mov	r1, r9
 800bf6e:	4620      	mov	r0, r4
 800bf70:	f7ff ffa8 	bl	800bec4 <L_shift>
 800bf74:	4544      	cmp	r4, r8
 800bf76:	d944      	bls.n	800c002 <__hexnan+0xf2>
 800bf78:	2300      	movs	r3, #0
 800bf7a:	f1a4 0904 	sub.w	r9, r4, #4
 800bf7e:	f844 3c04 	str.w	r3, [r4, #-4]
 800bf82:	f8cd b008 	str.w	fp, [sp, #8]
 800bf86:	464c      	mov	r4, r9
 800bf88:	461d      	mov	r5, r3
 800bf8a:	9903      	ldr	r1, [sp, #12]
 800bf8c:	e7d7      	b.n	800bf3e <__hexnan+0x2e>
 800bf8e:	2a29      	cmp	r2, #41	; 0x29
 800bf90:	d14a      	bne.n	800c028 <__hexnan+0x118>
 800bf92:	3102      	adds	r1, #2
 800bf94:	f8ca 1000 	str.w	r1, [sl]
 800bf98:	f1bb 0f00 	cmp.w	fp, #0
 800bf9c:	d044      	beq.n	800c028 <__hexnan+0x118>
 800bf9e:	454c      	cmp	r4, r9
 800bfa0:	d206      	bcs.n	800bfb0 <__hexnan+0xa0>
 800bfa2:	2d07      	cmp	r5, #7
 800bfa4:	dc04      	bgt.n	800bfb0 <__hexnan+0xa0>
 800bfa6:	462a      	mov	r2, r5
 800bfa8:	4649      	mov	r1, r9
 800bfaa:	4620      	mov	r0, r4
 800bfac:	f7ff ff8a 	bl	800bec4 <L_shift>
 800bfb0:	4544      	cmp	r4, r8
 800bfb2:	d928      	bls.n	800c006 <__hexnan+0xf6>
 800bfb4:	4643      	mov	r3, r8
 800bfb6:	f854 2b04 	ldr.w	r2, [r4], #4
 800bfba:	f843 2b04 	str.w	r2, [r3], #4
 800bfbe:	42a6      	cmp	r6, r4
 800bfc0:	d2f9      	bcs.n	800bfb6 <__hexnan+0xa6>
 800bfc2:	2200      	movs	r2, #0
 800bfc4:	f843 2b04 	str.w	r2, [r3], #4
 800bfc8:	429e      	cmp	r6, r3
 800bfca:	d2fb      	bcs.n	800bfc4 <__hexnan+0xb4>
 800bfcc:	6833      	ldr	r3, [r6, #0]
 800bfce:	b91b      	cbnz	r3, 800bfd8 <__hexnan+0xc8>
 800bfd0:	4546      	cmp	r6, r8
 800bfd2:	d127      	bne.n	800c024 <__hexnan+0x114>
 800bfd4:	2301      	movs	r3, #1
 800bfd6:	6033      	str	r3, [r6, #0]
 800bfd8:	2005      	movs	r0, #5
 800bfda:	e026      	b.n	800c02a <__hexnan+0x11a>
 800bfdc:	3501      	adds	r5, #1
 800bfde:	2d08      	cmp	r5, #8
 800bfe0:	f10b 0b01 	add.w	fp, fp, #1
 800bfe4:	dd06      	ble.n	800bff4 <__hexnan+0xe4>
 800bfe6:	4544      	cmp	r4, r8
 800bfe8:	d9cf      	bls.n	800bf8a <__hexnan+0x7a>
 800bfea:	2300      	movs	r3, #0
 800bfec:	f844 3c04 	str.w	r3, [r4, #-4]
 800bff0:	2501      	movs	r5, #1
 800bff2:	3c04      	subs	r4, #4
 800bff4:	6822      	ldr	r2, [r4, #0]
 800bff6:	f000 000f 	and.w	r0, r0, #15
 800bffa:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800bffe:	6020      	str	r0, [r4, #0]
 800c000:	e7c3      	b.n	800bf8a <__hexnan+0x7a>
 800c002:	2508      	movs	r5, #8
 800c004:	e7c1      	b.n	800bf8a <__hexnan+0x7a>
 800c006:	9b01      	ldr	r3, [sp, #4]
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d0df      	beq.n	800bfcc <__hexnan+0xbc>
 800c00c:	f04f 32ff 	mov.w	r2, #4294967295
 800c010:	f1c3 0320 	rsb	r3, r3, #32
 800c014:	fa22 f303 	lsr.w	r3, r2, r3
 800c018:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800c01c:	401a      	ands	r2, r3
 800c01e:	f847 2c04 	str.w	r2, [r7, #-4]
 800c022:	e7d3      	b.n	800bfcc <__hexnan+0xbc>
 800c024:	3e04      	subs	r6, #4
 800c026:	e7d1      	b.n	800bfcc <__hexnan+0xbc>
 800c028:	2004      	movs	r0, #4
 800c02a:	b007      	add	sp, #28
 800c02c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c030 <__locale_ctype_ptr_l>:
 800c030:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800c034:	4770      	bx	lr

0800c036 <__localeconv_l>:
 800c036:	30f0      	adds	r0, #240	; 0xf0
 800c038:	4770      	bx	lr
	...

0800c03c <_localeconv_r>:
 800c03c:	4b04      	ldr	r3, [pc, #16]	; (800c050 <_localeconv_r+0x14>)
 800c03e:	681b      	ldr	r3, [r3, #0]
 800c040:	6a18      	ldr	r0, [r3, #32]
 800c042:	4b04      	ldr	r3, [pc, #16]	; (800c054 <_localeconv_r+0x18>)
 800c044:	2800      	cmp	r0, #0
 800c046:	bf08      	it	eq
 800c048:	4618      	moveq	r0, r3
 800c04a:	30f0      	adds	r0, #240	; 0xf0
 800c04c:	4770      	bx	lr
 800c04e:	bf00      	nop
 800c050:	2000000c 	.word	0x2000000c
 800c054:	20000070 	.word	0x20000070

0800c058 <__swhatbuf_r>:
 800c058:	b570      	push	{r4, r5, r6, lr}
 800c05a:	460e      	mov	r6, r1
 800c05c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c060:	2900      	cmp	r1, #0
 800c062:	b096      	sub	sp, #88	; 0x58
 800c064:	4614      	mov	r4, r2
 800c066:	461d      	mov	r5, r3
 800c068:	da07      	bge.n	800c07a <__swhatbuf_r+0x22>
 800c06a:	2300      	movs	r3, #0
 800c06c:	602b      	str	r3, [r5, #0]
 800c06e:	89b3      	ldrh	r3, [r6, #12]
 800c070:	061a      	lsls	r2, r3, #24
 800c072:	d410      	bmi.n	800c096 <__swhatbuf_r+0x3e>
 800c074:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c078:	e00e      	b.n	800c098 <__swhatbuf_r+0x40>
 800c07a:	466a      	mov	r2, sp
 800c07c:	f001 f846 	bl	800d10c <_fstat_r>
 800c080:	2800      	cmp	r0, #0
 800c082:	dbf2      	blt.n	800c06a <__swhatbuf_r+0x12>
 800c084:	9a01      	ldr	r2, [sp, #4]
 800c086:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c08a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c08e:	425a      	negs	r2, r3
 800c090:	415a      	adcs	r2, r3
 800c092:	602a      	str	r2, [r5, #0]
 800c094:	e7ee      	b.n	800c074 <__swhatbuf_r+0x1c>
 800c096:	2340      	movs	r3, #64	; 0x40
 800c098:	2000      	movs	r0, #0
 800c09a:	6023      	str	r3, [r4, #0]
 800c09c:	b016      	add	sp, #88	; 0x58
 800c09e:	bd70      	pop	{r4, r5, r6, pc}

0800c0a0 <__smakebuf_r>:
 800c0a0:	898b      	ldrh	r3, [r1, #12]
 800c0a2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c0a4:	079d      	lsls	r5, r3, #30
 800c0a6:	4606      	mov	r6, r0
 800c0a8:	460c      	mov	r4, r1
 800c0aa:	d507      	bpl.n	800c0bc <__smakebuf_r+0x1c>
 800c0ac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c0b0:	6023      	str	r3, [r4, #0]
 800c0b2:	6123      	str	r3, [r4, #16]
 800c0b4:	2301      	movs	r3, #1
 800c0b6:	6163      	str	r3, [r4, #20]
 800c0b8:	b002      	add	sp, #8
 800c0ba:	bd70      	pop	{r4, r5, r6, pc}
 800c0bc:	ab01      	add	r3, sp, #4
 800c0be:	466a      	mov	r2, sp
 800c0c0:	f7ff ffca 	bl	800c058 <__swhatbuf_r>
 800c0c4:	9900      	ldr	r1, [sp, #0]
 800c0c6:	4605      	mov	r5, r0
 800c0c8:	4630      	mov	r0, r6
 800c0ca:	f000 fc9f 	bl	800ca0c <_malloc_r>
 800c0ce:	b948      	cbnz	r0, 800c0e4 <__smakebuf_r+0x44>
 800c0d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c0d4:	059a      	lsls	r2, r3, #22
 800c0d6:	d4ef      	bmi.n	800c0b8 <__smakebuf_r+0x18>
 800c0d8:	f023 0303 	bic.w	r3, r3, #3
 800c0dc:	f043 0302 	orr.w	r3, r3, #2
 800c0e0:	81a3      	strh	r3, [r4, #12]
 800c0e2:	e7e3      	b.n	800c0ac <__smakebuf_r+0xc>
 800c0e4:	4b0d      	ldr	r3, [pc, #52]	; (800c11c <__smakebuf_r+0x7c>)
 800c0e6:	62b3      	str	r3, [r6, #40]	; 0x28
 800c0e8:	89a3      	ldrh	r3, [r4, #12]
 800c0ea:	6020      	str	r0, [r4, #0]
 800c0ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c0f0:	81a3      	strh	r3, [r4, #12]
 800c0f2:	9b00      	ldr	r3, [sp, #0]
 800c0f4:	6163      	str	r3, [r4, #20]
 800c0f6:	9b01      	ldr	r3, [sp, #4]
 800c0f8:	6120      	str	r0, [r4, #16]
 800c0fa:	b15b      	cbz	r3, 800c114 <__smakebuf_r+0x74>
 800c0fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c100:	4630      	mov	r0, r6
 800c102:	f001 f815 	bl	800d130 <_isatty_r>
 800c106:	b128      	cbz	r0, 800c114 <__smakebuf_r+0x74>
 800c108:	89a3      	ldrh	r3, [r4, #12]
 800c10a:	f023 0303 	bic.w	r3, r3, #3
 800c10e:	f043 0301 	orr.w	r3, r3, #1
 800c112:	81a3      	strh	r3, [r4, #12]
 800c114:	89a3      	ldrh	r3, [r4, #12]
 800c116:	431d      	orrs	r5, r3
 800c118:	81a5      	strh	r5, [r4, #12]
 800c11a:	e7cd      	b.n	800c0b8 <__smakebuf_r+0x18>
 800c11c:	0800b899 	.word	0x0800b899

0800c120 <malloc>:
 800c120:	4b02      	ldr	r3, [pc, #8]	; (800c12c <malloc+0xc>)
 800c122:	4601      	mov	r1, r0
 800c124:	6818      	ldr	r0, [r3, #0]
 800c126:	f000 bc71 	b.w	800ca0c <_malloc_r>
 800c12a:	bf00      	nop
 800c12c:	2000000c 	.word	0x2000000c

0800c130 <__ascii_mbtowc>:
 800c130:	b082      	sub	sp, #8
 800c132:	b901      	cbnz	r1, 800c136 <__ascii_mbtowc+0x6>
 800c134:	a901      	add	r1, sp, #4
 800c136:	b142      	cbz	r2, 800c14a <__ascii_mbtowc+0x1a>
 800c138:	b14b      	cbz	r3, 800c14e <__ascii_mbtowc+0x1e>
 800c13a:	7813      	ldrb	r3, [r2, #0]
 800c13c:	600b      	str	r3, [r1, #0]
 800c13e:	7812      	ldrb	r2, [r2, #0]
 800c140:	1c10      	adds	r0, r2, #0
 800c142:	bf18      	it	ne
 800c144:	2001      	movne	r0, #1
 800c146:	b002      	add	sp, #8
 800c148:	4770      	bx	lr
 800c14a:	4610      	mov	r0, r2
 800c14c:	e7fb      	b.n	800c146 <__ascii_mbtowc+0x16>
 800c14e:	f06f 0001 	mvn.w	r0, #1
 800c152:	e7f8      	b.n	800c146 <__ascii_mbtowc+0x16>

0800c154 <_Balloc>:
 800c154:	b570      	push	{r4, r5, r6, lr}
 800c156:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800c158:	4604      	mov	r4, r0
 800c15a:	460e      	mov	r6, r1
 800c15c:	b93d      	cbnz	r5, 800c16e <_Balloc+0x1a>
 800c15e:	2010      	movs	r0, #16
 800c160:	f7ff ffde 	bl	800c120 <malloc>
 800c164:	6260      	str	r0, [r4, #36]	; 0x24
 800c166:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800c16a:	6005      	str	r5, [r0, #0]
 800c16c:	60c5      	str	r5, [r0, #12]
 800c16e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800c170:	68eb      	ldr	r3, [r5, #12]
 800c172:	b183      	cbz	r3, 800c196 <_Balloc+0x42>
 800c174:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c176:	68db      	ldr	r3, [r3, #12]
 800c178:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800c17c:	b9b8      	cbnz	r0, 800c1ae <_Balloc+0x5a>
 800c17e:	2101      	movs	r1, #1
 800c180:	fa01 f506 	lsl.w	r5, r1, r6
 800c184:	1d6a      	adds	r2, r5, #5
 800c186:	0092      	lsls	r2, r2, #2
 800c188:	4620      	mov	r0, r4
 800c18a:	f000 fbe2 	bl	800c952 <_calloc_r>
 800c18e:	b160      	cbz	r0, 800c1aa <_Balloc+0x56>
 800c190:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800c194:	e00e      	b.n	800c1b4 <_Balloc+0x60>
 800c196:	2221      	movs	r2, #33	; 0x21
 800c198:	2104      	movs	r1, #4
 800c19a:	4620      	mov	r0, r4
 800c19c:	f000 fbd9 	bl	800c952 <_calloc_r>
 800c1a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c1a2:	60e8      	str	r0, [r5, #12]
 800c1a4:	68db      	ldr	r3, [r3, #12]
 800c1a6:	2b00      	cmp	r3, #0
 800c1a8:	d1e4      	bne.n	800c174 <_Balloc+0x20>
 800c1aa:	2000      	movs	r0, #0
 800c1ac:	bd70      	pop	{r4, r5, r6, pc}
 800c1ae:	6802      	ldr	r2, [r0, #0]
 800c1b0:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800c1b4:	2300      	movs	r3, #0
 800c1b6:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c1ba:	e7f7      	b.n	800c1ac <_Balloc+0x58>

0800c1bc <_Bfree>:
 800c1bc:	b570      	push	{r4, r5, r6, lr}
 800c1be:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800c1c0:	4606      	mov	r6, r0
 800c1c2:	460d      	mov	r5, r1
 800c1c4:	b93c      	cbnz	r4, 800c1d6 <_Bfree+0x1a>
 800c1c6:	2010      	movs	r0, #16
 800c1c8:	f7ff ffaa 	bl	800c120 <malloc>
 800c1cc:	6270      	str	r0, [r6, #36]	; 0x24
 800c1ce:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c1d2:	6004      	str	r4, [r0, #0]
 800c1d4:	60c4      	str	r4, [r0, #12]
 800c1d6:	b13d      	cbz	r5, 800c1e8 <_Bfree+0x2c>
 800c1d8:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800c1da:	686a      	ldr	r2, [r5, #4]
 800c1dc:	68db      	ldr	r3, [r3, #12]
 800c1de:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c1e2:	6029      	str	r1, [r5, #0]
 800c1e4:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800c1e8:	bd70      	pop	{r4, r5, r6, pc}

0800c1ea <__multadd>:
 800c1ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c1ee:	690d      	ldr	r5, [r1, #16]
 800c1f0:	461f      	mov	r7, r3
 800c1f2:	4606      	mov	r6, r0
 800c1f4:	460c      	mov	r4, r1
 800c1f6:	f101 0c14 	add.w	ip, r1, #20
 800c1fa:	2300      	movs	r3, #0
 800c1fc:	f8dc 0000 	ldr.w	r0, [ip]
 800c200:	b281      	uxth	r1, r0
 800c202:	fb02 7101 	mla	r1, r2, r1, r7
 800c206:	0c0f      	lsrs	r7, r1, #16
 800c208:	0c00      	lsrs	r0, r0, #16
 800c20a:	fb02 7000 	mla	r0, r2, r0, r7
 800c20e:	b289      	uxth	r1, r1
 800c210:	3301      	adds	r3, #1
 800c212:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800c216:	429d      	cmp	r5, r3
 800c218:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800c21c:	f84c 1b04 	str.w	r1, [ip], #4
 800c220:	dcec      	bgt.n	800c1fc <__multadd+0x12>
 800c222:	b1d7      	cbz	r7, 800c25a <__multadd+0x70>
 800c224:	68a3      	ldr	r3, [r4, #8]
 800c226:	42ab      	cmp	r3, r5
 800c228:	dc12      	bgt.n	800c250 <__multadd+0x66>
 800c22a:	6861      	ldr	r1, [r4, #4]
 800c22c:	4630      	mov	r0, r6
 800c22e:	3101      	adds	r1, #1
 800c230:	f7ff ff90 	bl	800c154 <_Balloc>
 800c234:	6922      	ldr	r2, [r4, #16]
 800c236:	3202      	adds	r2, #2
 800c238:	f104 010c 	add.w	r1, r4, #12
 800c23c:	4680      	mov	r8, r0
 800c23e:	0092      	lsls	r2, r2, #2
 800c240:	300c      	adds	r0, #12
 800c242:	f7fc fdad 	bl	8008da0 <memcpy>
 800c246:	4621      	mov	r1, r4
 800c248:	4630      	mov	r0, r6
 800c24a:	f7ff ffb7 	bl	800c1bc <_Bfree>
 800c24e:	4644      	mov	r4, r8
 800c250:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c254:	3501      	adds	r5, #1
 800c256:	615f      	str	r7, [r3, #20]
 800c258:	6125      	str	r5, [r4, #16]
 800c25a:	4620      	mov	r0, r4
 800c25c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800c260 <__s2b>:
 800c260:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c264:	460c      	mov	r4, r1
 800c266:	4615      	mov	r5, r2
 800c268:	461f      	mov	r7, r3
 800c26a:	2209      	movs	r2, #9
 800c26c:	3308      	adds	r3, #8
 800c26e:	4606      	mov	r6, r0
 800c270:	fb93 f3f2 	sdiv	r3, r3, r2
 800c274:	2100      	movs	r1, #0
 800c276:	2201      	movs	r2, #1
 800c278:	429a      	cmp	r2, r3
 800c27a:	db20      	blt.n	800c2be <__s2b+0x5e>
 800c27c:	4630      	mov	r0, r6
 800c27e:	f7ff ff69 	bl	800c154 <_Balloc>
 800c282:	9b08      	ldr	r3, [sp, #32]
 800c284:	6143      	str	r3, [r0, #20]
 800c286:	2d09      	cmp	r5, #9
 800c288:	f04f 0301 	mov.w	r3, #1
 800c28c:	6103      	str	r3, [r0, #16]
 800c28e:	dd19      	ble.n	800c2c4 <__s2b+0x64>
 800c290:	f104 0809 	add.w	r8, r4, #9
 800c294:	46c1      	mov	r9, r8
 800c296:	442c      	add	r4, r5
 800c298:	f819 3b01 	ldrb.w	r3, [r9], #1
 800c29c:	4601      	mov	r1, r0
 800c29e:	3b30      	subs	r3, #48	; 0x30
 800c2a0:	220a      	movs	r2, #10
 800c2a2:	4630      	mov	r0, r6
 800c2a4:	f7ff ffa1 	bl	800c1ea <__multadd>
 800c2a8:	45a1      	cmp	r9, r4
 800c2aa:	d1f5      	bne.n	800c298 <__s2b+0x38>
 800c2ac:	eb08 0405 	add.w	r4, r8, r5
 800c2b0:	3c08      	subs	r4, #8
 800c2b2:	1b2d      	subs	r5, r5, r4
 800c2b4:	1963      	adds	r3, r4, r5
 800c2b6:	42bb      	cmp	r3, r7
 800c2b8:	db07      	blt.n	800c2ca <__s2b+0x6a>
 800c2ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c2be:	0052      	lsls	r2, r2, #1
 800c2c0:	3101      	adds	r1, #1
 800c2c2:	e7d9      	b.n	800c278 <__s2b+0x18>
 800c2c4:	340a      	adds	r4, #10
 800c2c6:	2509      	movs	r5, #9
 800c2c8:	e7f3      	b.n	800c2b2 <__s2b+0x52>
 800c2ca:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c2ce:	4601      	mov	r1, r0
 800c2d0:	3b30      	subs	r3, #48	; 0x30
 800c2d2:	220a      	movs	r2, #10
 800c2d4:	4630      	mov	r0, r6
 800c2d6:	f7ff ff88 	bl	800c1ea <__multadd>
 800c2da:	e7eb      	b.n	800c2b4 <__s2b+0x54>

0800c2dc <__hi0bits>:
 800c2dc:	0c02      	lsrs	r2, r0, #16
 800c2de:	0412      	lsls	r2, r2, #16
 800c2e0:	4603      	mov	r3, r0
 800c2e2:	b9b2      	cbnz	r2, 800c312 <__hi0bits+0x36>
 800c2e4:	0403      	lsls	r3, r0, #16
 800c2e6:	2010      	movs	r0, #16
 800c2e8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800c2ec:	bf04      	itt	eq
 800c2ee:	021b      	lsleq	r3, r3, #8
 800c2f0:	3008      	addeq	r0, #8
 800c2f2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800c2f6:	bf04      	itt	eq
 800c2f8:	011b      	lsleq	r3, r3, #4
 800c2fa:	3004      	addeq	r0, #4
 800c2fc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800c300:	bf04      	itt	eq
 800c302:	009b      	lsleq	r3, r3, #2
 800c304:	3002      	addeq	r0, #2
 800c306:	2b00      	cmp	r3, #0
 800c308:	db06      	blt.n	800c318 <__hi0bits+0x3c>
 800c30a:	005b      	lsls	r3, r3, #1
 800c30c:	d503      	bpl.n	800c316 <__hi0bits+0x3a>
 800c30e:	3001      	adds	r0, #1
 800c310:	4770      	bx	lr
 800c312:	2000      	movs	r0, #0
 800c314:	e7e8      	b.n	800c2e8 <__hi0bits+0xc>
 800c316:	2020      	movs	r0, #32
 800c318:	4770      	bx	lr

0800c31a <__lo0bits>:
 800c31a:	6803      	ldr	r3, [r0, #0]
 800c31c:	f013 0207 	ands.w	r2, r3, #7
 800c320:	4601      	mov	r1, r0
 800c322:	d00b      	beq.n	800c33c <__lo0bits+0x22>
 800c324:	07da      	lsls	r2, r3, #31
 800c326:	d423      	bmi.n	800c370 <__lo0bits+0x56>
 800c328:	0798      	lsls	r0, r3, #30
 800c32a:	bf49      	itett	mi
 800c32c:	085b      	lsrmi	r3, r3, #1
 800c32e:	089b      	lsrpl	r3, r3, #2
 800c330:	2001      	movmi	r0, #1
 800c332:	600b      	strmi	r3, [r1, #0]
 800c334:	bf5c      	itt	pl
 800c336:	600b      	strpl	r3, [r1, #0]
 800c338:	2002      	movpl	r0, #2
 800c33a:	4770      	bx	lr
 800c33c:	b298      	uxth	r0, r3
 800c33e:	b9a8      	cbnz	r0, 800c36c <__lo0bits+0x52>
 800c340:	0c1b      	lsrs	r3, r3, #16
 800c342:	2010      	movs	r0, #16
 800c344:	f013 0fff 	tst.w	r3, #255	; 0xff
 800c348:	bf04      	itt	eq
 800c34a:	0a1b      	lsreq	r3, r3, #8
 800c34c:	3008      	addeq	r0, #8
 800c34e:	071a      	lsls	r2, r3, #28
 800c350:	bf04      	itt	eq
 800c352:	091b      	lsreq	r3, r3, #4
 800c354:	3004      	addeq	r0, #4
 800c356:	079a      	lsls	r2, r3, #30
 800c358:	bf04      	itt	eq
 800c35a:	089b      	lsreq	r3, r3, #2
 800c35c:	3002      	addeq	r0, #2
 800c35e:	07da      	lsls	r2, r3, #31
 800c360:	d402      	bmi.n	800c368 <__lo0bits+0x4e>
 800c362:	085b      	lsrs	r3, r3, #1
 800c364:	d006      	beq.n	800c374 <__lo0bits+0x5a>
 800c366:	3001      	adds	r0, #1
 800c368:	600b      	str	r3, [r1, #0]
 800c36a:	4770      	bx	lr
 800c36c:	4610      	mov	r0, r2
 800c36e:	e7e9      	b.n	800c344 <__lo0bits+0x2a>
 800c370:	2000      	movs	r0, #0
 800c372:	4770      	bx	lr
 800c374:	2020      	movs	r0, #32
 800c376:	4770      	bx	lr

0800c378 <__i2b>:
 800c378:	b510      	push	{r4, lr}
 800c37a:	460c      	mov	r4, r1
 800c37c:	2101      	movs	r1, #1
 800c37e:	f7ff fee9 	bl	800c154 <_Balloc>
 800c382:	2201      	movs	r2, #1
 800c384:	6144      	str	r4, [r0, #20]
 800c386:	6102      	str	r2, [r0, #16]
 800c388:	bd10      	pop	{r4, pc}

0800c38a <__multiply>:
 800c38a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c38e:	4614      	mov	r4, r2
 800c390:	690a      	ldr	r2, [r1, #16]
 800c392:	6923      	ldr	r3, [r4, #16]
 800c394:	429a      	cmp	r2, r3
 800c396:	bfb8      	it	lt
 800c398:	460b      	movlt	r3, r1
 800c39a:	4688      	mov	r8, r1
 800c39c:	bfbc      	itt	lt
 800c39e:	46a0      	movlt	r8, r4
 800c3a0:	461c      	movlt	r4, r3
 800c3a2:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800c3a6:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800c3aa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c3ae:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800c3b2:	eb07 0609 	add.w	r6, r7, r9
 800c3b6:	42b3      	cmp	r3, r6
 800c3b8:	bfb8      	it	lt
 800c3ba:	3101      	addlt	r1, #1
 800c3bc:	f7ff feca 	bl	800c154 <_Balloc>
 800c3c0:	f100 0514 	add.w	r5, r0, #20
 800c3c4:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800c3c8:	462b      	mov	r3, r5
 800c3ca:	2200      	movs	r2, #0
 800c3cc:	4573      	cmp	r3, lr
 800c3ce:	d316      	bcc.n	800c3fe <__multiply+0x74>
 800c3d0:	f104 0214 	add.w	r2, r4, #20
 800c3d4:	f108 0114 	add.w	r1, r8, #20
 800c3d8:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800c3dc:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800c3e0:	9300      	str	r3, [sp, #0]
 800c3e2:	9b00      	ldr	r3, [sp, #0]
 800c3e4:	9201      	str	r2, [sp, #4]
 800c3e6:	4293      	cmp	r3, r2
 800c3e8:	d80c      	bhi.n	800c404 <__multiply+0x7a>
 800c3ea:	2e00      	cmp	r6, #0
 800c3ec:	dd03      	ble.n	800c3f6 <__multiply+0x6c>
 800c3ee:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c3f2:	2b00      	cmp	r3, #0
 800c3f4:	d05d      	beq.n	800c4b2 <__multiply+0x128>
 800c3f6:	6106      	str	r6, [r0, #16]
 800c3f8:	b003      	add	sp, #12
 800c3fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3fe:	f843 2b04 	str.w	r2, [r3], #4
 800c402:	e7e3      	b.n	800c3cc <__multiply+0x42>
 800c404:	f8b2 b000 	ldrh.w	fp, [r2]
 800c408:	f1bb 0f00 	cmp.w	fp, #0
 800c40c:	d023      	beq.n	800c456 <__multiply+0xcc>
 800c40e:	4689      	mov	r9, r1
 800c410:	46ac      	mov	ip, r5
 800c412:	f04f 0800 	mov.w	r8, #0
 800c416:	f859 4b04 	ldr.w	r4, [r9], #4
 800c41a:	f8dc a000 	ldr.w	sl, [ip]
 800c41e:	b2a3      	uxth	r3, r4
 800c420:	fa1f fa8a 	uxth.w	sl, sl
 800c424:	fb0b a303 	mla	r3, fp, r3, sl
 800c428:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800c42c:	f8dc 4000 	ldr.w	r4, [ip]
 800c430:	4443      	add	r3, r8
 800c432:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800c436:	fb0b 840a 	mla	r4, fp, sl, r8
 800c43a:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800c43e:	46e2      	mov	sl, ip
 800c440:	b29b      	uxth	r3, r3
 800c442:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800c446:	454f      	cmp	r7, r9
 800c448:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800c44c:	f84a 3b04 	str.w	r3, [sl], #4
 800c450:	d82b      	bhi.n	800c4aa <__multiply+0x120>
 800c452:	f8cc 8004 	str.w	r8, [ip, #4]
 800c456:	9b01      	ldr	r3, [sp, #4]
 800c458:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800c45c:	3204      	adds	r2, #4
 800c45e:	f1ba 0f00 	cmp.w	sl, #0
 800c462:	d020      	beq.n	800c4a6 <__multiply+0x11c>
 800c464:	682b      	ldr	r3, [r5, #0]
 800c466:	4689      	mov	r9, r1
 800c468:	46a8      	mov	r8, r5
 800c46a:	f04f 0b00 	mov.w	fp, #0
 800c46e:	f8b9 c000 	ldrh.w	ip, [r9]
 800c472:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800c476:	fb0a 440c 	mla	r4, sl, ip, r4
 800c47a:	445c      	add	r4, fp
 800c47c:	46c4      	mov	ip, r8
 800c47e:	b29b      	uxth	r3, r3
 800c480:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800c484:	f84c 3b04 	str.w	r3, [ip], #4
 800c488:	f859 3b04 	ldr.w	r3, [r9], #4
 800c48c:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800c490:	0c1b      	lsrs	r3, r3, #16
 800c492:	fb0a b303 	mla	r3, sl, r3, fp
 800c496:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800c49a:	454f      	cmp	r7, r9
 800c49c:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800c4a0:	d805      	bhi.n	800c4ae <__multiply+0x124>
 800c4a2:	f8c8 3004 	str.w	r3, [r8, #4]
 800c4a6:	3504      	adds	r5, #4
 800c4a8:	e79b      	b.n	800c3e2 <__multiply+0x58>
 800c4aa:	46d4      	mov	ip, sl
 800c4ac:	e7b3      	b.n	800c416 <__multiply+0x8c>
 800c4ae:	46e0      	mov	r8, ip
 800c4b0:	e7dd      	b.n	800c46e <__multiply+0xe4>
 800c4b2:	3e01      	subs	r6, #1
 800c4b4:	e799      	b.n	800c3ea <__multiply+0x60>
	...

0800c4b8 <__pow5mult>:
 800c4b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c4bc:	4615      	mov	r5, r2
 800c4be:	f012 0203 	ands.w	r2, r2, #3
 800c4c2:	4606      	mov	r6, r0
 800c4c4:	460f      	mov	r7, r1
 800c4c6:	d007      	beq.n	800c4d8 <__pow5mult+0x20>
 800c4c8:	3a01      	subs	r2, #1
 800c4ca:	4c21      	ldr	r4, [pc, #132]	; (800c550 <__pow5mult+0x98>)
 800c4cc:	2300      	movs	r3, #0
 800c4ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c4d2:	f7ff fe8a 	bl	800c1ea <__multadd>
 800c4d6:	4607      	mov	r7, r0
 800c4d8:	10ad      	asrs	r5, r5, #2
 800c4da:	d035      	beq.n	800c548 <__pow5mult+0x90>
 800c4dc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800c4de:	b93c      	cbnz	r4, 800c4f0 <__pow5mult+0x38>
 800c4e0:	2010      	movs	r0, #16
 800c4e2:	f7ff fe1d 	bl	800c120 <malloc>
 800c4e6:	6270      	str	r0, [r6, #36]	; 0x24
 800c4e8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c4ec:	6004      	str	r4, [r0, #0]
 800c4ee:	60c4      	str	r4, [r0, #12]
 800c4f0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800c4f4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c4f8:	b94c      	cbnz	r4, 800c50e <__pow5mult+0x56>
 800c4fa:	f240 2171 	movw	r1, #625	; 0x271
 800c4fe:	4630      	mov	r0, r6
 800c500:	f7ff ff3a 	bl	800c378 <__i2b>
 800c504:	2300      	movs	r3, #0
 800c506:	f8c8 0008 	str.w	r0, [r8, #8]
 800c50a:	4604      	mov	r4, r0
 800c50c:	6003      	str	r3, [r0, #0]
 800c50e:	f04f 0800 	mov.w	r8, #0
 800c512:	07eb      	lsls	r3, r5, #31
 800c514:	d50a      	bpl.n	800c52c <__pow5mult+0x74>
 800c516:	4639      	mov	r1, r7
 800c518:	4622      	mov	r2, r4
 800c51a:	4630      	mov	r0, r6
 800c51c:	f7ff ff35 	bl	800c38a <__multiply>
 800c520:	4639      	mov	r1, r7
 800c522:	4681      	mov	r9, r0
 800c524:	4630      	mov	r0, r6
 800c526:	f7ff fe49 	bl	800c1bc <_Bfree>
 800c52a:	464f      	mov	r7, r9
 800c52c:	106d      	asrs	r5, r5, #1
 800c52e:	d00b      	beq.n	800c548 <__pow5mult+0x90>
 800c530:	6820      	ldr	r0, [r4, #0]
 800c532:	b938      	cbnz	r0, 800c544 <__pow5mult+0x8c>
 800c534:	4622      	mov	r2, r4
 800c536:	4621      	mov	r1, r4
 800c538:	4630      	mov	r0, r6
 800c53a:	f7ff ff26 	bl	800c38a <__multiply>
 800c53e:	6020      	str	r0, [r4, #0]
 800c540:	f8c0 8000 	str.w	r8, [r0]
 800c544:	4604      	mov	r4, r0
 800c546:	e7e4      	b.n	800c512 <__pow5mult+0x5a>
 800c548:	4638      	mov	r0, r7
 800c54a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c54e:	bf00      	nop
 800c550:	0800d690 	.word	0x0800d690

0800c554 <__lshift>:
 800c554:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c558:	460c      	mov	r4, r1
 800c55a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c55e:	6923      	ldr	r3, [r4, #16]
 800c560:	6849      	ldr	r1, [r1, #4]
 800c562:	eb0a 0903 	add.w	r9, sl, r3
 800c566:	68a3      	ldr	r3, [r4, #8]
 800c568:	4607      	mov	r7, r0
 800c56a:	4616      	mov	r6, r2
 800c56c:	f109 0501 	add.w	r5, r9, #1
 800c570:	42ab      	cmp	r3, r5
 800c572:	db32      	blt.n	800c5da <__lshift+0x86>
 800c574:	4638      	mov	r0, r7
 800c576:	f7ff fded 	bl	800c154 <_Balloc>
 800c57a:	2300      	movs	r3, #0
 800c57c:	4680      	mov	r8, r0
 800c57e:	f100 0114 	add.w	r1, r0, #20
 800c582:	461a      	mov	r2, r3
 800c584:	4553      	cmp	r3, sl
 800c586:	db2b      	blt.n	800c5e0 <__lshift+0x8c>
 800c588:	6920      	ldr	r0, [r4, #16]
 800c58a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c58e:	f104 0314 	add.w	r3, r4, #20
 800c592:	f016 021f 	ands.w	r2, r6, #31
 800c596:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c59a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c59e:	d025      	beq.n	800c5ec <__lshift+0x98>
 800c5a0:	f1c2 0e20 	rsb	lr, r2, #32
 800c5a4:	2000      	movs	r0, #0
 800c5a6:	681e      	ldr	r6, [r3, #0]
 800c5a8:	468a      	mov	sl, r1
 800c5aa:	4096      	lsls	r6, r2
 800c5ac:	4330      	orrs	r0, r6
 800c5ae:	f84a 0b04 	str.w	r0, [sl], #4
 800c5b2:	f853 0b04 	ldr.w	r0, [r3], #4
 800c5b6:	459c      	cmp	ip, r3
 800c5b8:	fa20 f00e 	lsr.w	r0, r0, lr
 800c5bc:	d814      	bhi.n	800c5e8 <__lshift+0x94>
 800c5be:	6048      	str	r0, [r1, #4]
 800c5c0:	b108      	cbz	r0, 800c5c6 <__lshift+0x72>
 800c5c2:	f109 0502 	add.w	r5, r9, #2
 800c5c6:	3d01      	subs	r5, #1
 800c5c8:	4638      	mov	r0, r7
 800c5ca:	f8c8 5010 	str.w	r5, [r8, #16]
 800c5ce:	4621      	mov	r1, r4
 800c5d0:	f7ff fdf4 	bl	800c1bc <_Bfree>
 800c5d4:	4640      	mov	r0, r8
 800c5d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c5da:	3101      	adds	r1, #1
 800c5dc:	005b      	lsls	r3, r3, #1
 800c5de:	e7c7      	b.n	800c570 <__lshift+0x1c>
 800c5e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800c5e4:	3301      	adds	r3, #1
 800c5e6:	e7cd      	b.n	800c584 <__lshift+0x30>
 800c5e8:	4651      	mov	r1, sl
 800c5ea:	e7dc      	b.n	800c5a6 <__lshift+0x52>
 800c5ec:	3904      	subs	r1, #4
 800c5ee:	f853 2b04 	ldr.w	r2, [r3], #4
 800c5f2:	f841 2f04 	str.w	r2, [r1, #4]!
 800c5f6:	459c      	cmp	ip, r3
 800c5f8:	d8f9      	bhi.n	800c5ee <__lshift+0x9a>
 800c5fa:	e7e4      	b.n	800c5c6 <__lshift+0x72>

0800c5fc <__mcmp>:
 800c5fc:	6903      	ldr	r3, [r0, #16]
 800c5fe:	690a      	ldr	r2, [r1, #16]
 800c600:	1a9b      	subs	r3, r3, r2
 800c602:	b530      	push	{r4, r5, lr}
 800c604:	d10c      	bne.n	800c620 <__mcmp+0x24>
 800c606:	0092      	lsls	r2, r2, #2
 800c608:	3014      	adds	r0, #20
 800c60a:	3114      	adds	r1, #20
 800c60c:	1884      	adds	r4, r0, r2
 800c60e:	4411      	add	r1, r2
 800c610:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c614:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c618:	4295      	cmp	r5, r2
 800c61a:	d003      	beq.n	800c624 <__mcmp+0x28>
 800c61c:	d305      	bcc.n	800c62a <__mcmp+0x2e>
 800c61e:	2301      	movs	r3, #1
 800c620:	4618      	mov	r0, r3
 800c622:	bd30      	pop	{r4, r5, pc}
 800c624:	42a0      	cmp	r0, r4
 800c626:	d3f3      	bcc.n	800c610 <__mcmp+0x14>
 800c628:	e7fa      	b.n	800c620 <__mcmp+0x24>
 800c62a:	f04f 33ff 	mov.w	r3, #4294967295
 800c62e:	e7f7      	b.n	800c620 <__mcmp+0x24>

0800c630 <__mdiff>:
 800c630:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c634:	460d      	mov	r5, r1
 800c636:	4607      	mov	r7, r0
 800c638:	4611      	mov	r1, r2
 800c63a:	4628      	mov	r0, r5
 800c63c:	4614      	mov	r4, r2
 800c63e:	f7ff ffdd 	bl	800c5fc <__mcmp>
 800c642:	1e06      	subs	r6, r0, #0
 800c644:	d108      	bne.n	800c658 <__mdiff+0x28>
 800c646:	4631      	mov	r1, r6
 800c648:	4638      	mov	r0, r7
 800c64a:	f7ff fd83 	bl	800c154 <_Balloc>
 800c64e:	2301      	movs	r3, #1
 800c650:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800c654:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c658:	bfa4      	itt	ge
 800c65a:	4623      	movge	r3, r4
 800c65c:	462c      	movge	r4, r5
 800c65e:	4638      	mov	r0, r7
 800c660:	6861      	ldr	r1, [r4, #4]
 800c662:	bfa6      	itte	ge
 800c664:	461d      	movge	r5, r3
 800c666:	2600      	movge	r6, #0
 800c668:	2601      	movlt	r6, #1
 800c66a:	f7ff fd73 	bl	800c154 <_Balloc>
 800c66e:	692b      	ldr	r3, [r5, #16]
 800c670:	60c6      	str	r6, [r0, #12]
 800c672:	6926      	ldr	r6, [r4, #16]
 800c674:	f105 0914 	add.w	r9, r5, #20
 800c678:	f104 0214 	add.w	r2, r4, #20
 800c67c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800c680:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800c684:	f100 0514 	add.w	r5, r0, #20
 800c688:	f04f 0e00 	mov.w	lr, #0
 800c68c:	f852 ab04 	ldr.w	sl, [r2], #4
 800c690:	f859 4b04 	ldr.w	r4, [r9], #4
 800c694:	fa1e f18a 	uxtah	r1, lr, sl
 800c698:	b2a3      	uxth	r3, r4
 800c69a:	1ac9      	subs	r1, r1, r3
 800c69c:	0c23      	lsrs	r3, r4, #16
 800c69e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800c6a2:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800c6a6:	b289      	uxth	r1, r1
 800c6a8:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800c6ac:	45c8      	cmp	r8, r9
 800c6ae:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800c6b2:	4694      	mov	ip, r2
 800c6b4:	f845 3b04 	str.w	r3, [r5], #4
 800c6b8:	d8e8      	bhi.n	800c68c <__mdiff+0x5c>
 800c6ba:	45bc      	cmp	ip, r7
 800c6bc:	d304      	bcc.n	800c6c8 <__mdiff+0x98>
 800c6be:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800c6c2:	b183      	cbz	r3, 800c6e6 <__mdiff+0xb6>
 800c6c4:	6106      	str	r6, [r0, #16]
 800c6c6:	e7c5      	b.n	800c654 <__mdiff+0x24>
 800c6c8:	f85c 1b04 	ldr.w	r1, [ip], #4
 800c6cc:	fa1e f381 	uxtah	r3, lr, r1
 800c6d0:	141a      	asrs	r2, r3, #16
 800c6d2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c6d6:	b29b      	uxth	r3, r3
 800c6d8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c6dc:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800c6e0:	f845 3b04 	str.w	r3, [r5], #4
 800c6e4:	e7e9      	b.n	800c6ba <__mdiff+0x8a>
 800c6e6:	3e01      	subs	r6, #1
 800c6e8:	e7e9      	b.n	800c6be <__mdiff+0x8e>
	...

0800c6ec <__ulp>:
 800c6ec:	4b12      	ldr	r3, [pc, #72]	; (800c738 <__ulp+0x4c>)
 800c6ee:	ee10 2a90 	vmov	r2, s1
 800c6f2:	401a      	ands	r2, r3
 800c6f4:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	dd04      	ble.n	800c706 <__ulp+0x1a>
 800c6fc:	2000      	movs	r0, #0
 800c6fe:	4619      	mov	r1, r3
 800c700:	ec41 0b10 	vmov	d0, r0, r1
 800c704:	4770      	bx	lr
 800c706:	425b      	negs	r3, r3
 800c708:	151b      	asrs	r3, r3, #20
 800c70a:	2b13      	cmp	r3, #19
 800c70c:	f04f 0000 	mov.w	r0, #0
 800c710:	f04f 0100 	mov.w	r1, #0
 800c714:	dc04      	bgt.n	800c720 <__ulp+0x34>
 800c716:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800c71a:	fa42 f103 	asr.w	r1, r2, r3
 800c71e:	e7ef      	b.n	800c700 <__ulp+0x14>
 800c720:	3b14      	subs	r3, #20
 800c722:	2b1e      	cmp	r3, #30
 800c724:	f04f 0201 	mov.w	r2, #1
 800c728:	bfda      	itte	le
 800c72a:	f1c3 031f 	rsble	r3, r3, #31
 800c72e:	fa02 f303 	lslle.w	r3, r2, r3
 800c732:	4613      	movgt	r3, r2
 800c734:	4618      	mov	r0, r3
 800c736:	e7e3      	b.n	800c700 <__ulp+0x14>
 800c738:	7ff00000 	.word	0x7ff00000

0800c73c <__b2d>:
 800c73c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c73e:	6905      	ldr	r5, [r0, #16]
 800c740:	f100 0714 	add.w	r7, r0, #20
 800c744:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800c748:	1f2e      	subs	r6, r5, #4
 800c74a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800c74e:	4620      	mov	r0, r4
 800c750:	f7ff fdc4 	bl	800c2dc <__hi0bits>
 800c754:	f1c0 0320 	rsb	r3, r0, #32
 800c758:	280a      	cmp	r0, #10
 800c75a:	600b      	str	r3, [r1, #0]
 800c75c:	f8df c074 	ldr.w	ip, [pc, #116]	; 800c7d4 <__b2d+0x98>
 800c760:	dc14      	bgt.n	800c78c <__b2d+0x50>
 800c762:	f1c0 0e0b 	rsb	lr, r0, #11
 800c766:	fa24 f10e 	lsr.w	r1, r4, lr
 800c76a:	42b7      	cmp	r7, r6
 800c76c:	ea41 030c 	orr.w	r3, r1, ip
 800c770:	bf34      	ite	cc
 800c772:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800c776:	2100      	movcs	r1, #0
 800c778:	3015      	adds	r0, #21
 800c77a:	fa04 f000 	lsl.w	r0, r4, r0
 800c77e:	fa21 f10e 	lsr.w	r1, r1, lr
 800c782:	ea40 0201 	orr.w	r2, r0, r1
 800c786:	ec43 2b10 	vmov	d0, r2, r3
 800c78a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c78c:	42b7      	cmp	r7, r6
 800c78e:	bf3a      	itte	cc
 800c790:	f1a5 0608 	subcc.w	r6, r5, #8
 800c794:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800c798:	2100      	movcs	r1, #0
 800c79a:	380b      	subs	r0, #11
 800c79c:	d015      	beq.n	800c7ca <__b2d+0x8e>
 800c79e:	4084      	lsls	r4, r0
 800c7a0:	f1c0 0520 	rsb	r5, r0, #32
 800c7a4:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 800c7a8:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 800c7ac:	42be      	cmp	r6, r7
 800c7ae:	fa21 fc05 	lsr.w	ip, r1, r5
 800c7b2:	ea44 030c 	orr.w	r3, r4, ip
 800c7b6:	bf8c      	ite	hi
 800c7b8:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800c7bc:	2400      	movls	r4, #0
 800c7be:	fa01 f000 	lsl.w	r0, r1, r0
 800c7c2:	40ec      	lsrs	r4, r5
 800c7c4:	ea40 0204 	orr.w	r2, r0, r4
 800c7c8:	e7dd      	b.n	800c786 <__b2d+0x4a>
 800c7ca:	ea44 030c 	orr.w	r3, r4, ip
 800c7ce:	460a      	mov	r2, r1
 800c7d0:	e7d9      	b.n	800c786 <__b2d+0x4a>
 800c7d2:	bf00      	nop
 800c7d4:	3ff00000 	.word	0x3ff00000

0800c7d8 <__d2b>:
 800c7d8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c7dc:	460e      	mov	r6, r1
 800c7de:	2101      	movs	r1, #1
 800c7e0:	ec59 8b10 	vmov	r8, r9, d0
 800c7e4:	4615      	mov	r5, r2
 800c7e6:	f7ff fcb5 	bl	800c154 <_Balloc>
 800c7ea:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800c7ee:	4607      	mov	r7, r0
 800c7f0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c7f4:	bb34      	cbnz	r4, 800c844 <__d2b+0x6c>
 800c7f6:	9301      	str	r3, [sp, #4]
 800c7f8:	f1b8 0300 	subs.w	r3, r8, #0
 800c7fc:	d027      	beq.n	800c84e <__d2b+0x76>
 800c7fe:	a802      	add	r0, sp, #8
 800c800:	f840 3d08 	str.w	r3, [r0, #-8]!
 800c804:	f7ff fd89 	bl	800c31a <__lo0bits>
 800c808:	9900      	ldr	r1, [sp, #0]
 800c80a:	b1f0      	cbz	r0, 800c84a <__d2b+0x72>
 800c80c:	9a01      	ldr	r2, [sp, #4]
 800c80e:	f1c0 0320 	rsb	r3, r0, #32
 800c812:	fa02 f303 	lsl.w	r3, r2, r3
 800c816:	430b      	orrs	r3, r1
 800c818:	40c2      	lsrs	r2, r0
 800c81a:	617b      	str	r3, [r7, #20]
 800c81c:	9201      	str	r2, [sp, #4]
 800c81e:	9b01      	ldr	r3, [sp, #4]
 800c820:	61bb      	str	r3, [r7, #24]
 800c822:	2b00      	cmp	r3, #0
 800c824:	bf14      	ite	ne
 800c826:	2102      	movne	r1, #2
 800c828:	2101      	moveq	r1, #1
 800c82a:	6139      	str	r1, [r7, #16]
 800c82c:	b1c4      	cbz	r4, 800c860 <__d2b+0x88>
 800c82e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800c832:	4404      	add	r4, r0
 800c834:	6034      	str	r4, [r6, #0]
 800c836:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c83a:	6028      	str	r0, [r5, #0]
 800c83c:	4638      	mov	r0, r7
 800c83e:	b003      	add	sp, #12
 800c840:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c844:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c848:	e7d5      	b.n	800c7f6 <__d2b+0x1e>
 800c84a:	6179      	str	r1, [r7, #20]
 800c84c:	e7e7      	b.n	800c81e <__d2b+0x46>
 800c84e:	a801      	add	r0, sp, #4
 800c850:	f7ff fd63 	bl	800c31a <__lo0bits>
 800c854:	9b01      	ldr	r3, [sp, #4]
 800c856:	617b      	str	r3, [r7, #20]
 800c858:	2101      	movs	r1, #1
 800c85a:	6139      	str	r1, [r7, #16]
 800c85c:	3020      	adds	r0, #32
 800c85e:	e7e5      	b.n	800c82c <__d2b+0x54>
 800c860:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800c864:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c868:	6030      	str	r0, [r6, #0]
 800c86a:	6918      	ldr	r0, [r3, #16]
 800c86c:	f7ff fd36 	bl	800c2dc <__hi0bits>
 800c870:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800c874:	e7e1      	b.n	800c83a <__d2b+0x62>

0800c876 <__ratio>:
 800c876:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c87a:	4688      	mov	r8, r1
 800c87c:	4669      	mov	r1, sp
 800c87e:	4681      	mov	r9, r0
 800c880:	f7ff ff5c 	bl	800c73c <__b2d>
 800c884:	a901      	add	r1, sp, #4
 800c886:	4640      	mov	r0, r8
 800c888:	ec57 6b10 	vmov	r6, r7, d0
 800c88c:	f7ff ff56 	bl	800c73c <__b2d>
 800c890:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c894:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800c898:	eba3 0c02 	sub.w	ip, r3, r2
 800c89c:	e9dd 3200 	ldrd	r3, r2, [sp]
 800c8a0:	1a9b      	subs	r3, r3, r2
 800c8a2:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800c8a6:	ec5b ab10 	vmov	sl, fp, d0
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	bfce      	itee	gt
 800c8ae:	463a      	movgt	r2, r7
 800c8b0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c8b4:	465a      	movle	r2, fp
 800c8b6:	4659      	mov	r1, fp
 800c8b8:	463d      	mov	r5, r7
 800c8ba:	bfd4      	ite	le
 800c8bc:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 800c8c0:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 800c8c4:	4630      	mov	r0, r6
 800c8c6:	ee10 2a10 	vmov	r2, s0
 800c8ca:	460b      	mov	r3, r1
 800c8cc:	4629      	mov	r1, r5
 800c8ce:	f7f3 ffbd 	bl	800084c <__aeabi_ddiv>
 800c8d2:	ec41 0b10 	vmov	d0, r0, r1
 800c8d6:	b003      	add	sp, #12
 800c8d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c8dc <__copybits>:
 800c8dc:	3901      	subs	r1, #1
 800c8de:	b510      	push	{r4, lr}
 800c8e0:	1149      	asrs	r1, r1, #5
 800c8e2:	6914      	ldr	r4, [r2, #16]
 800c8e4:	3101      	adds	r1, #1
 800c8e6:	f102 0314 	add.w	r3, r2, #20
 800c8ea:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c8ee:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c8f2:	42a3      	cmp	r3, r4
 800c8f4:	4602      	mov	r2, r0
 800c8f6:	d303      	bcc.n	800c900 <__copybits+0x24>
 800c8f8:	2300      	movs	r3, #0
 800c8fa:	428a      	cmp	r2, r1
 800c8fc:	d305      	bcc.n	800c90a <__copybits+0x2e>
 800c8fe:	bd10      	pop	{r4, pc}
 800c900:	f853 2b04 	ldr.w	r2, [r3], #4
 800c904:	f840 2b04 	str.w	r2, [r0], #4
 800c908:	e7f3      	b.n	800c8f2 <__copybits+0x16>
 800c90a:	f842 3b04 	str.w	r3, [r2], #4
 800c90e:	e7f4      	b.n	800c8fa <__copybits+0x1e>

0800c910 <__any_on>:
 800c910:	f100 0214 	add.w	r2, r0, #20
 800c914:	6900      	ldr	r0, [r0, #16]
 800c916:	114b      	asrs	r3, r1, #5
 800c918:	4298      	cmp	r0, r3
 800c91a:	b510      	push	{r4, lr}
 800c91c:	db11      	blt.n	800c942 <__any_on+0x32>
 800c91e:	dd0a      	ble.n	800c936 <__any_on+0x26>
 800c920:	f011 011f 	ands.w	r1, r1, #31
 800c924:	d007      	beq.n	800c936 <__any_on+0x26>
 800c926:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c92a:	fa24 f001 	lsr.w	r0, r4, r1
 800c92e:	fa00 f101 	lsl.w	r1, r0, r1
 800c932:	428c      	cmp	r4, r1
 800c934:	d10b      	bne.n	800c94e <__any_on+0x3e>
 800c936:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c93a:	4293      	cmp	r3, r2
 800c93c:	d803      	bhi.n	800c946 <__any_on+0x36>
 800c93e:	2000      	movs	r0, #0
 800c940:	bd10      	pop	{r4, pc}
 800c942:	4603      	mov	r3, r0
 800c944:	e7f7      	b.n	800c936 <__any_on+0x26>
 800c946:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c94a:	2900      	cmp	r1, #0
 800c94c:	d0f5      	beq.n	800c93a <__any_on+0x2a>
 800c94e:	2001      	movs	r0, #1
 800c950:	e7f6      	b.n	800c940 <__any_on+0x30>

0800c952 <_calloc_r>:
 800c952:	b538      	push	{r3, r4, r5, lr}
 800c954:	fb02 f401 	mul.w	r4, r2, r1
 800c958:	4621      	mov	r1, r4
 800c95a:	f000 f857 	bl	800ca0c <_malloc_r>
 800c95e:	4605      	mov	r5, r0
 800c960:	b118      	cbz	r0, 800c96a <_calloc_r+0x18>
 800c962:	4622      	mov	r2, r4
 800c964:	2100      	movs	r1, #0
 800c966:	f7fc fa26 	bl	8008db6 <memset>
 800c96a:	4628      	mov	r0, r5
 800c96c:	bd38      	pop	{r3, r4, r5, pc}
	...

0800c970 <_free_r>:
 800c970:	b538      	push	{r3, r4, r5, lr}
 800c972:	4605      	mov	r5, r0
 800c974:	2900      	cmp	r1, #0
 800c976:	d045      	beq.n	800ca04 <_free_r+0x94>
 800c978:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c97c:	1f0c      	subs	r4, r1, #4
 800c97e:	2b00      	cmp	r3, #0
 800c980:	bfb8      	it	lt
 800c982:	18e4      	addlt	r4, r4, r3
 800c984:	f000 fc0f 	bl	800d1a6 <__malloc_lock>
 800c988:	4a1f      	ldr	r2, [pc, #124]	; (800ca08 <_free_r+0x98>)
 800c98a:	6813      	ldr	r3, [r2, #0]
 800c98c:	4610      	mov	r0, r2
 800c98e:	b933      	cbnz	r3, 800c99e <_free_r+0x2e>
 800c990:	6063      	str	r3, [r4, #4]
 800c992:	6014      	str	r4, [r2, #0]
 800c994:	4628      	mov	r0, r5
 800c996:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c99a:	f000 bc05 	b.w	800d1a8 <__malloc_unlock>
 800c99e:	42a3      	cmp	r3, r4
 800c9a0:	d90c      	bls.n	800c9bc <_free_r+0x4c>
 800c9a2:	6821      	ldr	r1, [r4, #0]
 800c9a4:	1862      	adds	r2, r4, r1
 800c9a6:	4293      	cmp	r3, r2
 800c9a8:	bf04      	itt	eq
 800c9aa:	681a      	ldreq	r2, [r3, #0]
 800c9ac:	685b      	ldreq	r3, [r3, #4]
 800c9ae:	6063      	str	r3, [r4, #4]
 800c9b0:	bf04      	itt	eq
 800c9b2:	1852      	addeq	r2, r2, r1
 800c9b4:	6022      	streq	r2, [r4, #0]
 800c9b6:	6004      	str	r4, [r0, #0]
 800c9b8:	e7ec      	b.n	800c994 <_free_r+0x24>
 800c9ba:	4613      	mov	r3, r2
 800c9bc:	685a      	ldr	r2, [r3, #4]
 800c9be:	b10a      	cbz	r2, 800c9c4 <_free_r+0x54>
 800c9c0:	42a2      	cmp	r2, r4
 800c9c2:	d9fa      	bls.n	800c9ba <_free_r+0x4a>
 800c9c4:	6819      	ldr	r1, [r3, #0]
 800c9c6:	1858      	adds	r0, r3, r1
 800c9c8:	42a0      	cmp	r0, r4
 800c9ca:	d10b      	bne.n	800c9e4 <_free_r+0x74>
 800c9cc:	6820      	ldr	r0, [r4, #0]
 800c9ce:	4401      	add	r1, r0
 800c9d0:	1858      	adds	r0, r3, r1
 800c9d2:	4282      	cmp	r2, r0
 800c9d4:	6019      	str	r1, [r3, #0]
 800c9d6:	d1dd      	bne.n	800c994 <_free_r+0x24>
 800c9d8:	6810      	ldr	r0, [r2, #0]
 800c9da:	6852      	ldr	r2, [r2, #4]
 800c9dc:	605a      	str	r2, [r3, #4]
 800c9de:	4401      	add	r1, r0
 800c9e0:	6019      	str	r1, [r3, #0]
 800c9e2:	e7d7      	b.n	800c994 <_free_r+0x24>
 800c9e4:	d902      	bls.n	800c9ec <_free_r+0x7c>
 800c9e6:	230c      	movs	r3, #12
 800c9e8:	602b      	str	r3, [r5, #0]
 800c9ea:	e7d3      	b.n	800c994 <_free_r+0x24>
 800c9ec:	6820      	ldr	r0, [r4, #0]
 800c9ee:	1821      	adds	r1, r4, r0
 800c9f0:	428a      	cmp	r2, r1
 800c9f2:	bf04      	itt	eq
 800c9f4:	6811      	ldreq	r1, [r2, #0]
 800c9f6:	6852      	ldreq	r2, [r2, #4]
 800c9f8:	6062      	str	r2, [r4, #4]
 800c9fa:	bf04      	itt	eq
 800c9fc:	1809      	addeq	r1, r1, r0
 800c9fe:	6021      	streq	r1, [r4, #0]
 800ca00:	605c      	str	r4, [r3, #4]
 800ca02:	e7c7      	b.n	800c994 <_free_r+0x24>
 800ca04:	bd38      	pop	{r3, r4, r5, pc}
 800ca06:	bf00      	nop
 800ca08:	20000200 	.word	0x20000200

0800ca0c <_malloc_r>:
 800ca0c:	b570      	push	{r4, r5, r6, lr}
 800ca0e:	1ccd      	adds	r5, r1, #3
 800ca10:	f025 0503 	bic.w	r5, r5, #3
 800ca14:	3508      	adds	r5, #8
 800ca16:	2d0c      	cmp	r5, #12
 800ca18:	bf38      	it	cc
 800ca1a:	250c      	movcc	r5, #12
 800ca1c:	2d00      	cmp	r5, #0
 800ca1e:	4606      	mov	r6, r0
 800ca20:	db01      	blt.n	800ca26 <_malloc_r+0x1a>
 800ca22:	42a9      	cmp	r1, r5
 800ca24:	d903      	bls.n	800ca2e <_malloc_r+0x22>
 800ca26:	230c      	movs	r3, #12
 800ca28:	6033      	str	r3, [r6, #0]
 800ca2a:	2000      	movs	r0, #0
 800ca2c:	bd70      	pop	{r4, r5, r6, pc}
 800ca2e:	f000 fbba 	bl	800d1a6 <__malloc_lock>
 800ca32:	4a21      	ldr	r2, [pc, #132]	; (800cab8 <_malloc_r+0xac>)
 800ca34:	6814      	ldr	r4, [r2, #0]
 800ca36:	4621      	mov	r1, r4
 800ca38:	b991      	cbnz	r1, 800ca60 <_malloc_r+0x54>
 800ca3a:	4c20      	ldr	r4, [pc, #128]	; (800cabc <_malloc_r+0xb0>)
 800ca3c:	6823      	ldr	r3, [r4, #0]
 800ca3e:	b91b      	cbnz	r3, 800ca48 <_malloc_r+0x3c>
 800ca40:	4630      	mov	r0, r6
 800ca42:	f000 facf 	bl	800cfe4 <_sbrk_r>
 800ca46:	6020      	str	r0, [r4, #0]
 800ca48:	4629      	mov	r1, r5
 800ca4a:	4630      	mov	r0, r6
 800ca4c:	f000 faca 	bl	800cfe4 <_sbrk_r>
 800ca50:	1c43      	adds	r3, r0, #1
 800ca52:	d124      	bne.n	800ca9e <_malloc_r+0x92>
 800ca54:	230c      	movs	r3, #12
 800ca56:	6033      	str	r3, [r6, #0]
 800ca58:	4630      	mov	r0, r6
 800ca5a:	f000 fba5 	bl	800d1a8 <__malloc_unlock>
 800ca5e:	e7e4      	b.n	800ca2a <_malloc_r+0x1e>
 800ca60:	680b      	ldr	r3, [r1, #0]
 800ca62:	1b5b      	subs	r3, r3, r5
 800ca64:	d418      	bmi.n	800ca98 <_malloc_r+0x8c>
 800ca66:	2b0b      	cmp	r3, #11
 800ca68:	d90f      	bls.n	800ca8a <_malloc_r+0x7e>
 800ca6a:	600b      	str	r3, [r1, #0]
 800ca6c:	50cd      	str	r5, [r1, r3]
 800ca6e:	18cc      	adds	r4, r1, r3
 800ca70:	4630      	mov	r0, r6
 800ca72:	f000 fb99 	bl	800d1a8 <__malloc_unlock>
 800ca76:	f104 000b 	add.w	r0, r4, #11
 800ca7a:	1d23      	adds	r3, r4, #4
 800ca7c:	f020 0007 	bic.w	r0, r0, #7
 800ca80:	1ac3      	subs	r3, r0, r3
 800ca82:	d0d3      	beq.n	800ca2c <_malloc_r+0x20>
 800ca84:	425a      	negs	r2, r3
 800ca86:	50e2      	str	r2, [r4, r3]
 800ca88:	e7d0      	b.n	800ca2c <_malloc_r+0x20>
 800ca8a:	428c      	cmp	r4, r1
 800ca8c:	684b      	ldr	r3, [r1, #4]
 800ca8e:	bf16      	itet	ne
 800ca90:	6063      	strne	r3, [r4, #4]
 800ca92:	6013      	streq	r3, [r2, #0]
 800ca94:	460c      	movne	r4, r1
 800ca96:	e7eb      	b.n	800ca70 <_malloc_r+0x64>
 800ca98:	460c      	mov	r4, r1
 800ca9a:	6849      	ldr	r1, [r1, #4]
 800ca9c:	e7cc      	b.n	800ca38 <_malloc_r+0x2c>
 800ca9e:	1cc4      	adds	r4, r0, #3
 800caa0:	f024 0403 	bic.w	r4, r4, #3
 800caa4:	42a0      	cmp	r0, r4
 800caa6:	d005      	beq.n	800cab4 <_malloc_r+0xa8>
 800caa8:	1a21      	subs	r1, r4, r0
 800caaa:	4630      	mov	r0, r6
 800caac:	f000 fa9a 	bl	800cfe4 <_sbrk_r>
 800cab0:	3001      	adds	r0, #1
 800cab2:	d0cf      	beq.n	800ca54 <_malloc_r+0x48>
 800cab4:	6025      	str	r5, [r4, #0]
 800cab6:	e7db      	b.n	800ca70 <_malloc_r+0x64>
 800cab8:	20000200 	.word	0x20000200
 800cabc:	20000204 	.word	0x20000204

0800cac0 <__ssputs_r>:
 800cac0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cac4:	688e      	ldr	r6, [r1, #8]
 800cac6:	429e      	cmp	r6, r3
 800cac8:	4682      	mov	sl, r0
 800caca:	460c      	mov	r4, r1
 800cacc:	4690      	mov	r8, r2
 800cace:	4699      	mov	r9, r3
 800cad0:	d837      	bhi.n	800cb42 <__ssputs_r+0x82>
 800cad2:	898a      	ldrh	r2, [r1, #12]
 800cad4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800cad8:	d031      	beq.n	800cb3e <__ssputs_r+0x7e>
 800cada:	6825      	ldr	r5, [r4, #0]
 800cadc:	6909      	ldr	r1, [r1, #16]
 800cade:	1a6f      	subs	r7, r5, r1
 800cae0:	6965      	ldr	r5, [r4, #20]
 800cae2:	2302      	movs	r3, #2
 800cae4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cae8:	fb95 f5f3 	sdiv	r5, r5, r3
 800caec:	f109 0301 	add.w	r3, r9, #1
 800caf0:	443b      	add	r3, r7
 800caf2:	429d      	cmp	r5, r3
 800caf4:	bf38      	it	cc
 800caf6:	461d      	movcc	r5, r3
 800caf8:	0553      	lsls	r3, r2, #21
 800cafa:	d530      	bpl.n	800cb5e <__ssputs_r+0x9e>
 800cafc:	4629      	mov	r1, r5
 800cafe:	f7ff ff85 	bl	800ca0c <_malloc_r>
 800cb02:	4606      	mov	r6, r0
 800cb04:	b950      	cbnz	r0, 800cb1c <__ssputs_r+0x5c>
 800cb06:	230c      	movs	r3, #12
 800cb08:	f8ca 3000 	str.w	r3, [sl]
 800cb0c:	89a3      	ldrh	r3, [r4, #12]
 800cb0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cb12:	81a3      	strh	r3, [r4, #12]
 800cb14:	f04f 30ff 	mov.w	r0, #4294967295
 800cb18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cb1c:	463a      	mov	r2, r7
 800cb1e:	6921      	ldr	r1, [r4, #16]
 800cb20:	f7fc f93e 	bl	8008da0 <memcpy>
 800cb24:	89a3      	ldrh	r3, [r4, #12]
 800cb26:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800cb2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cb2e:	81a3      	strh	r3, [r4, #12]
 800cb30:	6126      	str	r6, [r4, #16]
 800cb32:	6165      	str	r5, [r4, #20]
 800cb34:	443e      	add	r6, r7
 800cb36:	1bed      	subs	r5, r5, r7
 800cb38:	6026      	str	r6, [r4, #0]
 800cb3a:	60a5      	str	r5, [r4, #8]
 800cb3c:	464e      	mov	r6, r9
 800cb3e:	454e      	cmp	r6, r9
 800cb40:	d900      	bls.n	800cb44 <__ssputs_r+0x84>
 800cb42:	464e      	mov	r6, r9
 800cb44:	4632      	mov	r2, r6
 800cb46:	4641      	mov	r1, r8
 800cb48:	6820      	ldr	r0, [r4, #0]
 800cb4a:	f000 fb13 	bl	800d174 <memmove>
 800cb4e:	68a3      	ldr	r3, [r4, #8]
 800cb50:	1b9b      	subs	r3, r3, r6
 800cb52:	60a3      	str	r3, [r4, #8]
 800cb54:	6823      	ldr	r3, [r4, #0]
 800cb56:	441e      	add	r6, r3
 800cb58:	6026      	str	r6, [r4, #0]
 800cb5a:	2000      	movs	r0, #0
 800cb5c:	e7dc      	b.n	800cb18 <__ssputs_r+0x58>
 800cb5e:	462a      	mov	r2, r5
 800cb60:	f000 fb23 	bl	800d1aa <_realloc_r>
 800cb64:	4606      	mov	r6, r0
 800cb66:	2800      	cmp	r0, #0
 800cb68:	d1e2      	bne.n	800cb30 <__ssputs_r+0x70>
 800cb6a:	6921      	ldr	r1, [r4, #16]
 800cb6c:	4650      	mov	r0, sl
 800cb6e:	f7ff feff 	bl	800c970 <_free_r>
 800cb72:	e7c8      	b.n	800cb06 <__ssputs_r+0x46>

0800cb74 <_svfiprintf_r>:
 800cb74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb78:	461d      	mov	r5, r3
 800cb7a:	898b      	ldrh	r3, [r1, #12]
 800cb7c:	061f      	lsls	r7, r3, #24
 800cb7e:	b09d      	sub	sp, #116	; 0x74
 800cb80:	4680      	mov	r8, r0
 800cb82:	460c      	mov	r4, r1
 800cb84:	4616      	mov	r6, r2
 800cb86:	d50f      	bpl.n	800cba8 <_svfiprintf_r+0x34>
 800cb88:	690b      	ldr	r3, [r1, #16]
 800cb8a:	b96b      	cbnz	r3, 800cba8 <_svfiprintf_r+0x34>
 800cb8c:	2140      	movs	r1, #64	; 0x40
 800cb8e:	f7ff ff3d 	bl	800ca0c <_malloc_r>
 800cb92:	6020      	str	r0, [r4, #0]
 800cb94:	6120      	str	r0, [r4, #16]
 800cb96:	b928      	cbnz	r0, 800cba4 <_svfiprintf_r+0x30>
 800cb98:	230c      	movs	r3, #12
 800cb9a:	f8c8 3000 	str.w	r3, [r8]
 800cb9e:	f04f 30ff 	mov.w	r0, #4294967295
 800cba2:	e0c8      	b.n	800cd36 <_svfiprintf_r+0x1c2>
 800cba4:	2340      	movs	r3, #64	; 0x40
 800cba6:	6163      	str	r3, [r4, #20]
 800cba8:	2300      	movs	r3, #0
 800cbaa:	9309      	str	r3, [sp, #36]	; 0x24
 800cbac:	2320      	movs	r3, #32
 800cbae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cbb2:	2330      	movs	r3, #48	; 0x30
 800cbb4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cbb8:	9503      	str	r5, [sp, #12]
 800cbba:	f04f 0b01 	mov.w	fp, #1
 800cbbe:	4637      	mov	r7, r6
 800cbc0:	463d      	mov	r5, r7
 800cbc2:	f815 3b01 	ldrb.w	r3, [r5], #1
 800cbc6:	b10b      	cbz	r3, 800cbcc <_svfiprintf_r+0x58>
 800cbc8:	2b25      	cmp	r3, #37	; 0x25
 800cbca:	d13e      	bne.n	800cc4a <_svfiprintf_r+0xd6>
 800cbcc:	ebb7 0a06 	subs.w	sl, r7, r6
 800cbd0:	d00b      	beq.n	800cbea <_svfiprintf_r+0x76>
 800cbd2:	4653      	mov	r3, sl
 800cbd4:	4632      	mov	r2, r6
 800cbd6:	4621      	mov	r1, r4
 800cbd8:	4640      	mov	r0, r8
 800cbda:	f7ff ff71 	bl	800cac0 <__ssputs_r>
 800cbde:	3001      	adds	r0, #1
 800cbe0:	f000 80a4 	beq.w	800cd2c <_svfiprintf_r+0x1b8>
 800cbe4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cbe6:	4453      	add	r3, sl
 800cbe8:	9309      	str	r3, [sp, #36]	; 0x24
 800cbea:	783b      	ldrb	r3, [r7, #0]
 800cbec:	2b00      	cmp	r3, #0
 800cbee:	f000 809d 	beq.w	800cd2c <_svfiprintf_r+0x1b8>
 800cbf2:	2300      	movs	r3, #0
 800cbf4:	f04f 32ff 	mov.w	r2, #4294967295
 800cbf8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cbfc:	9304      	str	r3, [sp, #16]
 800cbfe:	9307      	str	r3, [sp, #28]
 800cc00:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cc04:	931a      	str	r3, [sp, #104]	; 0x68
 800cc06:	462f      	mov	r7, r5
 800cc08:	2205      	movs	r2, #5
 800cc0a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800cc0e:	4850      	ldr	r0, [pc, #320]	; (800cd50 <_svfiprintf_r+0x1dc>)
 800cc10:	f7f3 fae6 	bl	80001e0 <memchr>
 800cc14:	9b04      	ldr	r3, [sp, #16]
 800cc16:	b9d0      	cbnz	r0, 800cc4e <_svfiprintf_r+0xda>
 800cc18:	06d9      	lsls	r1, r3, #27
 800cc1a:	bf44      	itt	mi
 800cc1c:	2220      	movmi	r2, #32
 800cc1e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800cc22:	071a      	lsls	r2, r3, #28
 800cc24:	bf44      	itt	mi
 800cc26:	222b      	movmi	r2, #43	; 0x2b
 800cc28:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800cc2c:	782a      	ldrb	r2, [r5, #0]
 800cc2e:	2a2a      	cmp	r2, #42	; 0x2a
 800cc30:	d015      	beq.n	800cc5e <_svfiprintf_r+0xea>
 800cc32:	9a07      	ldr	r2, [sp, #28]
 800cc34:	462f      	mov	r7, r5
 800cc36:	2000      	movs	r0, #0
 800cc38:	250a      	movs	r5, #10
 800cc3a:	4639      	mov	r1, r7
 800cc3c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cc40:	3b30      	subs	r3, #48	; 0x30
 800cc42:	2b09      	cmp	r3, #9
 800cc44:	d94d      	bls.n	800cce2 <_svfiprintf_r+0x16e>
 800cc46:	b1b8      	cbz	r0, 800cc78 <_svfiprintf_r+0x104>
 800cc48:	e00f      	b.n	800cc6a <_svfiprintf_r+0xf6>
 800cc4a:	462f      	mov	r7, r5
 800cc4c:	e7b8      	b.n	800cbc0 <_svfiprintf_r+0x4c>
 800cc4e:	4a40      	ldr	r2, [pc, #256]	; (800cd50 <_svfiprintf_r+0x1dc>)
 800cc50:	1a80      	subs	r0, r0, r2
 800cc52:	fa0b f000 	lsl.w	r0, fp, r0
 800cc56:	4318      	orrs	r0, r3
 800cc58:	9004      	str	r0, [sp, #16]
 800cc5a:	463d      	mov	r5, r7
 800cc5c:	e7d3      	b.n	800cc06 <_svfiprintf_r+0x92>
 800cc5e:	9a03      	ldr	r2, [sp, #12]
 800cc60:	1d11      	adds	r1, r2, #4
 800cc62:	6812      	ldr	r2, [r2, #0]
 800cc64:	9103      	str	r1, [sp, #12]
 800cc66:	2a00      	cmp	r2, #0
 800cc68:	db01      	blt.n	800cc6e <_svfiprintf_r+0xfa>
 800cc6a:	9207      	str	r2, [sp, #28]
 800cc6c:	e004      	b.n	800cc78 <_svfiprintf_r+0x104>
 800cc6e:	4252      	negs	r2, r2
 800cc70:	f043 0302 	orr.w	r3, r3, #2
 800cc74:	9207      	str	r2, [sp, #28]
 800cc76:	9304      	str	r3, [sp, #16]
 800cc78:	783b      	ldrb	r3, [r7, #0]
 800cc7a:	2b2e      	cmp	r3, #46	; 0x2e
 800cc7c:	d10c      	bne.n	800cc98 <_svfiprintf_r+0x124>
 800cc7e:	787b      	ldrb	r3, [r7, #1]
 800cc80:	2b2a      	cmp	r3, #42	; 0x2a
 800cc82:	d133      	bne.n	800ccec <_svfiprintf_r+0x178>
 800cc84:	9b03      	ldr	r3, [sp, #12]
 800cc86:	1d1a      	adds	r2, r3, #4
 800cc88:	681b      	ldr	r3, [r3, #0]
 800cc8a:	9203      	str	r2, [sp, #12]
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	bfb8      	it	lt
 800cc90:	f04f 33ff 	movlt.w	r3, #4294967295
 800cc94:	3702      	adds	r7, #2
 800cc96:	9305      	str	r3, [sp, #20]
 800cc98:	4d2e      	ldr	r5, [pc, #184]	; (800cd54 <_svfiprintf_r+0x1e0>)
 800cc9a:	7839      	ldrb	r1, [r7, #0]
 800cc9c:	2203      	movs	r2, #3
 800cc9e:	4628      	mov	r0, r5
 800cca0:	f7f3 fa9e 	bl	80001e0 <memchr>
 800cca4:	b138      	cbz	r0, 800ccb6 <_svfiprintf_r+0x142>
 800cca6:	2340      	movs	r3, #64	; 0x40
 800cca8:	1b40      	subs	r0, r0, r5
 800ccaa:	fa03 f000 	lsl.w	r0, r3, r0
 800ccae:	9b04      	ldr	r3, [sp, #16]
 800ccb0:	4303      	orrs	r3, r0
 800ccb2:	3701      	adds	r7, #1
 800ccb4:	9304      	str	r3, [sp, #16]
 800ccb6:	7839      	ldrb	r1, [r7, #0]
 800ccb8:	4827      	ldr	r0, [pc, #156]	; (800cd58 <_svfiprintf_r+0x1e4>)
 800ccba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ccbe:	2206      	movs	r2, #6
 800ccc0:	1c7e      	adds	r6, r7, #1
 800ccc2:	f7f3 fa8d 	bl	80001e0 <memchr>
 800ccc6:	2800      	cmp	r0, #0
 800ccc8:	d038      	beq.n	800cd3c <_svfiprintf_r+0x1c8>
 800ccca:	4b24      	ldr	r3, [pc, #144]	; (800cd5c <_svfiprintf_r+0x1e8>)
 800cccc:	bb13      	cbnz	r3, 800cd14 <_svfiprintf_r+0x1a0>
 800ccce:	9b03      	ldr	r3, [sp, #12]
 800ccd0:	3307      	adds	r3, #7
 800ccd2:	f023 0307 	bic.w	r3, r3, #7
 800ccd6:	3308      	adds	r3, #8
 800ccd8:	9303      	str	r3, [sp, #12]
 800ccda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ccdc:	444b      	add	r3, r9
 800ccde:	9309      	str	r3, [sp, #36]	; 0x24
 800cce0:	e76d      	b.n	800cbbe <_svfiprintf_r+0x4a>
 800cce2:	fb05 3202 	mla	r2, r5, r2, r3
 800cce6:	2001      	movs	r0, #1
 800cce8:	460f      	mov	r7, r1
 800ccea:	e7a6      	b.n	800cc3a <_svfiprintf_r+0xc6>
 800ccec:	2300      	movs	r3, #0
 800ccee:	3701      	adds	r7, #1
 800ccf0:	9305      	str	r3, [sp, #20]
 800ccf2:	4619      	mov	r1, r3
 800ccf4:	250a      	movs	r5, #10
 800ccf6:	4638      	mov	r0, r7
 800ccf8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ccfc:	3a30      	subs	r2, #48	; 0x30
 800ccfe:	2a09      	cmp	r2, #9
 800cd00:	d903      	bls.n	800cd0a <_svfiprintf_r+0x196>
 800cd02:	2b00      	cmp	r3, #0
 800cd04:	d0c8      	beq.n	800cc98 <_svfiprintf_r+0x124>
 800cd06:	9105      	str	r1, [sp, #20]
 800cd08:	e7c6      	b.n	800cc98 <_svfiprintf_r+0x124>
 800cd0a:	fb05 2101 	mla	r1, r5, r1, r2
 800cd0e:	2301      	movs	r3, #1
 800cd10:	4607      	mov	r7, r0
 800cd12:	e7f0      	b.n	800ccf6 <_svfiprintf_r+0x182>
 800cd14:	ab03      	add	r3, sp, #12
 800cd16:	9300      	str	r3, [sp, #0]
 800cd18:	4622      	mov	r2, r4
 800cd1a:	4b11      	ldr	r3, [pc, #68]	; (800cd60 <_svfiprintf_r+0x1ec>)
 800cd1c:	a904      	add	r1, sp, #16
 800cd1e:	4640      	mov	r0, r8
 800cd20:	f7fc f8e6 	bl	8008ef0 <_printf_float>
 800cd24:	f1b0 3fff 	cmp.w	r0, #4294967295
 800cd28:	4681      	mov	r9, r0
 800cd2a:	d1d6      	bne.n	800ccda <_svfiprintf_r+0x166>
 800cd2c:	89a3      	ldrh	r3, [r4, #12]
 800cd2e:	065b      	lsls	r3, r3, #25
 800cd30:	f53f af35 	bmi.w	800cb9e <_svfiprintf_r+0x2a>
 800cd34:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cd36:	b01d      	add	sp, #116	; 0x74
 800cd38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd3c:	ab03      	add	r3, sp, #12
 800cd3e:	9300      	str	r3, [sp, #0]
 800cd40:	4622      	mov	r2, r4
 800cd42:	4b07      	ldr	r3, [pc, #28]	; (800cd60 <_svfiprintf_r+0x1ec>)
 800cd44:	a904      	add	r1, sp, #16
 800cd46:	4640      	mov	r0, r8
 800cd48:	f7fc fb88 	bl	800945c <_printf_i>
 800cd4c:	e7ea      	b.n	800cd24 <_svfiprintf_r+0x1b0>
 800cd4e:	bf00      	nop
 800cd50:	0800d69c 	.word	0x0800d69c
 800cd54:	0800d6a2 	.word	0x0800d6a2
 800cd58:	0800d6a6 	.word	0x0800d6a6
 800cd5c:	08008ef1 	.word	0x08008ef1
 800cd60:	0800cac1 	.word	0x0800cac1

0800cd64 <__sfputc_r>:
 800cd64:	6893      	ldr	r3, [r2, #8]
 800cd66:	3b01      	subs	r3, #1
 800cd68:	2b00      	cmp	r3, #0
 800cd6a:	b410      	push	{r4}
 800cd6c:	6093      	str	r3, [r2, #8]
 800cd6e:	da08      	bge.n	800cd82 <__sfputc_r+0x1e>
 800cd70:	6994      	ldr	r4, [r2, #24]
 800cd72:	42a3      	cmp	r3, r4
 800cd74:	db01      	blt.n	800cd7a <__sfputc_r+0x16>
 800cd76:	290a      	cmp	r1, #10
 800cd78:	d103      	bne.n	800cd82 <__sfputc_r+0x1e>
 800cd7a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cd7e:	f7fd bdb1 	b.w	800a8e4 <__swbuf_r>
 800cd82:	6813      	ldr	r3, [r2, #0]
 800cd84:	1c58      	adds	r0, r3, #1
 800cd86:	6010      	str	r0, [r2, #0]
 800cd88:	7019      	strb	r1, [r3, #0]
 800cd8a:	4608      	mov	r0, r1
 800cd8c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cd90:	4770      	bx	lr

0800cd92 <__sfputs_r>:
 800cd92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd94:	4606      	mov	r6, r0
 800cd96:	460f      	mov	r7, r1
 800cd98:	4614      	mov	r4, r2
 800cd9a:	18d5      	adds	r5, r2, r3
 800cd9c:	42ac      	cmp	r4, r5
 800cd9e:	d101      	bne.n	800cda4 <__sfputs_r+0x12>
 800cda0:	2000      	movs	r0, #0
 800cda2:	e007      	b.n	800cdb4 <__sfputs_r+0x22>
 800cda4:	463a      	mov	r2, r7
 800cda6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cdaa:	4630      	mov	r0, r6
 800cdac:	f7ff ffda 	bl	800cd64 <__sfputc_r>
 800cdb0:	1c43      	adds	r3, r0, #1
 800cdb2:	d1f3      	bne.n	800cd9c <__sfputs_r+0xa>
 800cdb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800cdb8 <_vfiprintf_r>:
 800cdb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cdbc:	460c      	mov	r4, r1
 800cdbe:	b09d      	sub	sp, #116	; 0x74
 800cdc0:	4617      	mov	r7, r2
 800cdc2:	461d      	mov	r5, r3
 800cdc4:	4606      	mov	r6, r0
 800cdc6:	b118      	cbz	r0, 800cdd0 <_vfiprintf_r+0x18>
 800cdc8:	6983      	ldr	r3, [r0, #24]
 800cdca:	b90b      	cbnz	r3, 800cdd0 <_vfiprintf_r+0x18>
 800cdcc:	f7fe fd80 	bl	800b8d0 <__sinit>
 800cdd0:	4b7c      	ldr	r3, [pc, #496]	; (800cfc4 <_vfiprintf_r+0x20c>)
 800cdd2:	429c      	cmp	r4, r3
 800cdd4:	d158      	bne.n	800ce88 <_vfiprintf_r+0xd0>
 800cdd6:	6874      	ldr	r4, [r6, #4]
 800cdd8:	89a3      	ldrh	r3, [r4, #12]
 800cdda:	0718      	lsls	r0, r3, #28
 800cddc:	d55e      	bpl.n	800ce9c <_vfiprintf_r+0xe4>
 800cdde:	6923      	ldr	r3, [r4, #16]
 800cde0:	2b00      	cmp	r3, #0
 800cde2:	d05b      	beq.n	800ce9c <_vfiprintf_r+0xe4>
 800cde4:	2300      	movs	r3, #0
 800cde6:	9309      	str	r3, [sp, #36]	; 0x24
 800cde8:	2320      	movs	r3, #32
 800cdea:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cdee:	2330      	movs	r3, #48	; 0x30
 800cdf0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cdf4:	9503      	str	r5, [sp, #12]
 800cdf6:	f04f 0b01 	mov.w	fp, #1
 800cdfa:	46b8      	mov	r8, r7
 800cdfc:	4645      	mov	r5, r8
 800cdfe:	f815 3b01 	ldrb.w	r3, [r5], #1
 800ce02:	b10b      	cbz	r3, 800ce08 <_vfiprintf_r+0x50>
 800ce04:	2b25      	cmp	r3, #37	; 0x25
 800ce06:	d154      	bne.n	800ceb2 <_vfiprintf_r+0xfa>
 800ce08:	ebb8 0a07 	subs.w	sl, r8, r7
 800ce0c:	d00b      	beq.n	800ce26 <_vfiprintf_r+0x6e>
 800ce0e:	4653      	mov	r3, sl
 800ce10:	463a      	mov	r2, r7
 800ce12:	4621      	mov	r1, r4
 800ce14:	4630      	mov	r0, r6
 800ce16:	f7ff ffbc 	bl	800cd92 <__sfputs_r>
 800ce1a:	3001      	adds	r0, #1
 800ce1c:	f000 80c2 	beq.w	800cfa4 <_vfiprintf_r+0x1ec>
 800ce20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ce22:	4453      	add	r3, sl
 800ce24:	9309      	str	r3, [sp, #36]	; 0x24
 800ce26:	f898 3000 	ldrb.w	r3, [r8]
 800ce2a:	2b00      	cmp	r3, #0
 800ce2c:	f000 80ba 	beq.w	800cfa4 <_vfiprintf_r+0x1ec>
 800ce30:	2300      	movs	r3, #0
 800ce32:	f04f 32ff 	mov.w	r2, #4294967295
 800ce36:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ce3a:	9304      	str	r3, [sp, #16]
 800ce3c:	9307      	str	r3, [sp, #28]
 800ce3e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ce42:	931a      	str	r3, [sp, #104]	; 0x68
 800ce44:	46a8      	mov	r8, r5
 800ce46:	2205      	movs	r2, #5
 800ce48:	f818 1b01 	ldrb.w	r1, [r8], #1
 800ce4c:	485e      	ldr	r0, [pc, #376]	; (800cfc8 <_vfiprintf_r+0x210>)
 800ce4e:	f7f3 f9c7 	bl	80001e0 <memchr>
 800ce52:	9b04      	ldr	r3, [sp, #16]
 800ce54:	bb78      	cbnz	r0, 800ceb6 <_vfiprintf_r+0xfe>
 800ce56:	06d9      	lsls	r1, r3, #27
 800ce58:	bf44      	itt	mi
 800ce5a:	2220      	movmi	r2, #32
 800ce5c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800ce60:	071a      	lsls	r2, r3, #28
 800ce62:	bf44      	itt	mi
 800ce64:	222b      	movmi	r2, #43	; 0x2b
 800ce66:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800ce6a:	782a      	ldrb	r2, [r5, #0]
 800ce6c:	2a2a      	cmp	r2, #42	; 0x2a
 800ce6e:	d02a      	beq.n	800cec6 <_vfiprintf_r+0x10e>
 800ce70:	9a07      	ldr	r2, [sp, #28]
 800ce72:	46a8      	mov	r8, r5
 800ce74:	2000      	movs	r0, #0
 800ce76:	250a      	movs	r5, #10
 800ce78:	4641      	mov	r1, r8
 800ce7a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ce7e:	3b30      	subs	r3, #48	; 0x30
 800ce80:	2b09      	cmp	r3, #9
 800ce82:	d969      	bls.n	800cf58 <_vfiprintf_r+0x1a0>
 800ce84:	b360      	cbz	r0, 800cee0 <_vfiprintf_r+0x128>
 800ce86:	e024      	b.n	800ced2 <_vfiprintf_r+0x11a>
 800ce88:	4b50      	ldr	r3, [pc, #320]	; (800cfcc <_vfiprintf_r+0x214>)
 800ce8a:	429c      	cmp	r4, r3
 800ce8c:	d101      	bne.n	800ce92 <_vfiprintf_r+0xda>
 800ce8e:	68b4      	ldr	r4, [r6, #8]
 800ce90:	e7a2      	b.n	800cdd8 <_vfiprintf_r+0x20>
 800ce92:	4b4f      	ldr	r3, [pc, #316]	; (800cfd0 <_vfiprintf_r+0x218>)
 800ce94:	429c      	cmp	r4, r3
 800ce96:	bf08      	it	eq
 800ce98:	68f4      	ldreq	r4, [r6, #12]
 800ce9a:	e79d      	b.n	800cdd8 <_vfiprintf_r+0x20>
 800ce9c:	4621      	mov	r1, r4
 800ce9e:	4630      	mov	r0, r6
 800cea0:	f7fd fd72 	bl	800a988 <__swsetup_r>
 800cea4:	2800      	cmp	r0, #0
 800cea6:	d09d      	beq.n	800cde4 <_vfiprintf_r+0x2c>
 800cea8:	f04f 30ff 	mov.w	r0, #4294967295
 800ceac:	b01d      	add	sp, #116	; 0x74
 800ceae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ceb2:	46a8      	mov	r8, r5
 800ceb4:	e7a2      	b.n	800cdfc <_vfiprintf_r+0x44>
 800ceb6:	4a44      	ldr	r2, [pc, #272]	; (800cfc8 <_vfiprintf_r+0x210>)
 800ceb8:	1a80      	subs	r0, r0, r2
 800ceba:	fa0b f000 	lsl.w	r0, fp, r0
 800cebe:	4318      	orrs	r0, r3
 800cec0:	9004      	str	r0, [sp, #16]
 800cec2:	4645      	mov	r5, r8
 800cec4:	e7be      	b.n	800ce44 <_vfiprintf_r+0x8c>
 800cec6:	9a03      	ldr	r2, [sp, #12]
 800cec8:	1d11      	adds	r1, r2, #4
 800ceca:	6812      	ldr	r2, [r2, #0]
 800cecc:	9103      	str	r1, [sp, #12]
 800cece:	2a00      	cmp	r2, #0
 800ced0:	db01      	blt.n	800ced6 <_vfiprintf_r+0x11e>
 800ced2:	9207      	str	r2, [sp, #28]
 800ced4:	e004      	b.n	800cee0 <_vfiprintf_r+0x128>
 800ced6:	4252      	negs	r2, r2
 800ced8:	f043 0302 	orr.w	r3, r3, #2
 800cedc:	9207      	str	r2, [sp, #28]
 800cede:	9304      	str	r3, [sp, #16]
 800cee0:	f898 3000 	ldrb.w	r3, [r8]
 800cee4:	2b2e      	cmp	r3, #46	; 0x2e
 800cee6:	d10e      	bne.n	800cf06 <_vfiprintf_r+0x14e>
 800cee8:	f898 3001 	ldrb.w	r3, [r8, #1]
 800ceec:	2b2a      	cmp	r3, #42	; 0x2a
 800ceee:	d138      	bne.n	800cf62 <_vfiprintf_r+0x1aa>
 800cef0:	9b03      	ldr	r3, [sp, #12]
 800cef2:	1d1a      	adds	r2, r3, #4
 800cef4:	681b      	ldr	r3, [r3, #0]
 800cef6:	9203      	str	r2, [sp, #12]
 800cef8:	2b00      	cmp	r3, #0
 800cefa:	bfb8      	it	lt
 800cefc:	f04f 33ff 	movlt.w	r3, #4294967295
 800cf00:	f108 0802 	add.w	r8, r8, #2
 800cf04:	9305      	str	r3, [sp, #20]
 800cf06:	4d33      	ldr	r5, [pc, #204]	; (800cfd4 <_vfiprintf_r+0x21c>)
 800cf08:	f898 1000 	ldrb.w	r1, [r8]
 800cf0c:	2203      	movs	r2, #3
 800cf0e:	4628      	mov	r0, r5
 800cf10:	f7f3 f966 	bl	80001e0 <memchr>
 800cf14:	b140      	cbz	r0, 800cf28 <_vfiprintf_r+0x170>
 800cf16:	2340      	movs	r3, #64	; 0x40
 800cf18:	1b40      	subs	r0, r0, r5
 800cf1a:	fa03 f000 	lsl.w	r0, r3, r0
 800cf1e:	9b04      	ldr	r3, [sp, #16]
 800cf20:	4303      	orrs	r3, r0
 800cf22:	f108 0801 	add.w	r8, r8, #1
 800cf26:	9304      	str	r3, [sp, #16]
 800cf28:	f898 1000 	ldrb.w	r1, [r8]
 800cf2c:	482a      	ldr	r0, [pc, #168]	; (800cfd8 <_vfiprintf_r+0x220>)
 800cf2e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cf32:	2206      	movs	r2, #6
 800cf34:	f108 0701 	add.w	r7, r8, #1
 800cf38:	f7f3 f952 	bl	80001e0 <memchr>
 800cf3c:	2800      	cmp	r0, #0
 800cf3e:	d037      	beq.n	800cfb0 <_vfiprintf_r+0x1f8>
 800cf40:	4b26      	ldr	r3, [pc, #152]	; (800cfdc <_vfiprintf_r+0x224>)
 800cf42:	bb1b      	cbnz	r3, 800cf8c <_vfiprintf_r+0x1d4>
 800cf44:	9b03      	ldr	r3, [sp, #12]
 800cf46:	3307      	adds	r3, #7
 800cf48:	f023 0307 	bic.w	r3, r3, #7
 800cf4c:	3308      	adds	r3, #8
 800cf4e:	9303      	str	r3, [sp, #12]
 800cf50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cf52:	444b      	add	r3, r9
 800cf54:	9309      	str	r3, [sp, #36]	; 0x24
 800cf56:	e750      	b.n	800cdfa <_vfiprintf_r+0x42>
 800cf58:	fb05 3202 	mla	r2, r5, r2, r3
 800cf5c:	2001      	movs	r0, #1
 800cf5e:	4688      	mov	r8, r1
 800cf60:	e78a      	b.n	800ce78 <_vfiprintf_r+0xc0>
 800cf62:	2300      	movs	r3, #0
 800cf64:	f108 0801 	add.w	r8, r8, #1
 800cf68:	9305      	str	r3, [sp, #20]
 800cf6a:	4619      	mov	r1, r3
 800cf6c:	250a      	movs	r5, #10
 800cf6e:	4640      	mov	r0, r8
 800cf70:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cf74:	3a30      	subs	r2, #48	; 0x30
 800cf76:	2a09      	cmp	r2, #9
 800cf78:	d903      	bls.n	800cf82 <_vfiprintf_r+0x1ca>
 800cf7a:	2b00      	cmp	r3, #0
 800cf7c:	d0c3      	beq.n	800cf06 <_vfiprintf_r+0x14e>
 800cf7e:	9105      	str	r1, [sp, #20]
 800cf80:	e7c1      	b.n	800cf06 <_vfiprintf_r+0x14e>
 800cf82:	fb05 2101 	mla	r1, r5, r1, r2
 800cf86:	2301      	movs	r3, #1
 800cf88:	4680      	mov	r8, r0
 800cf8a:	e7f0      	b.n	800cf6e <_vfiprintf_r+0x1b6>
 800cf8c:	ab03      	add	r3, sp, #12
 800cf8e:	9300      	str	r3, [sp, #0]
 800cf90:	4622      	mov	r2, r4
 800cf92:	4b13      	ldr	r3, [pc, #76]	; (800cfe0 <_vfiprintf_r+0x228>)
 800cf94:	a904      	add	r1, sp, #16
 800cf96:	4630      	mov	r0, r6
 800cf98:	f7fb ffaa 	bl	8008ef0 <_printf_float>
 800cf9c:	f1b0 3fff 	cmp.w	r0, #4294967295
 800cfa0:	4681      	mov	r9, r0
 800cfa2:	d1d5      	bne.n	800cf50 <_vfiprintf_r+0x198>
 800cfa4:	89a3      	ldrh	r3, [r4, #12]
 800cfa6:	065b      	lsls	r3, r3, #25
 800cfa8:	f53f af7e 	bmi.w	800cea8 <_vfiprintf_r+0xf0>
 800cfac:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cfae:	e77d      	b.n	800ceac <_vfiprintf_r+0xf4>
 800cfb0:	ab03      	add	r3, sp, #12
 800cfb2:	9300      	str	r3, [sp, #0]
 800cfb4:	4622      	mov	r2, r4
 800cfb6:	4b0a      	ldr	r3, [pc, #40]	; (800cfe0 <_vfiprintf_r+0x228>)
 800cfb8:	a904      	add	r1, sp, #16
 800cfba:	4630      	mov	r0, r6
 800cfbc:	f7fc fa4e 	bl	800945c <_printf_i>
 800cfc0:	e7ec      	b.n	800cf9c <_vfiprintf_r+0x1e4>
 800cfc2:	bf00      	nop
 800cfc4:	0800d550 	.word	0x0800d550
 800cfc8:	0800d69c 	.word	0x0800d69c
 800cfcc:	0800d570 	.word	0x0800d570
 800cfd0:	0800d530 	.word	0x0800d530
 800cfd4:	0800d6a2 	.word	0x0800d6a2
 800cfd8:	0800d6a6 	.word	0x0800d6a6
 800cfdc:	08008ef1 	.word	0x08008ef1
 800cfe0:	0800cd93 	.word	0x0800cd93

0800cfe4 <_sbrk_r>:
 800cfe4:	b538      	push	{r3, r4, r5, lr}
 800cfe6:	4c06      	ldr	r4, [pc, #24]	; (800d000 <_sbrk_r+0x1c>)
 800cfe8:	2300      	movs	r3, #0
 800cfea:	4605      	mov	r5, r0
 800cfec:	4608      	mov	r0, r1
 800cfee:	6023      	str	r3, [r4, #0]
 800cff0:	f7f7 f8fc 	bl	80041ec <_sbrk>
 800cff4:	1c43      	adds	r3, r0, #1
 800cff6:	d102      	bne.n	800cffe <_sbrk_r+0x1a>
 800cff8:	6823      	ldr	r3, [r4, #0]
 800cffa:	b103      	cbz	r3, 800cffe <_sbrk_r+0x1a>
 800cffc:	602b      	str	r3, [r5, #0]
 800cffe:	bd38      	pop	{r3, r4, r5, pc}
 800d000:	20001b48 	.word	0x20001b48

0800d004 <__sread>:
 800d004:	b510      	push	{r4, lr}
 800d006:	460c      	mov	r4, r1
 800d008:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d00c:	f000 f8f4 	bl	800d1f8 <_read_r>
 800d010:	2800      	cmp	r0, #0
 800d012:	bfab      	itete	ge
 800d014:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d016:	89a3      	ldrhlt	r3, [r4, #12]
 800d018:	181b      	addge	r3, r3, r0
 800d01a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d01e:	bfac      	ite	ge
 800d020:	6563      	strge	r3, [r4, #84]	; 0x54
 800d022:	81a3      	strhlt	r3, [r4, #12]
 800d024:	bd10      	pop	{r4, pc}

0800d026 <__swrite>:
 800d026:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d02a:	461f      	mov	r7, r3
 800d02c:	898b      	ldrh	r3, [r1, #12]
 800d02e:	05db      	lsls	r3, r3, #23
 800d030:	4605      	mov	r5, r0
 800d032:	460c      	mov	r4, r1
 800d034:	4616      	mov	r6, r2
 800d036:	d505      	bpl.n	800d044 <__swrite+0x1e>
 800d038:	2302      	movs	r3, #2
 800d03a:	2200      	movs	r2, #0
 800d03c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d040:	f000 f886 	bl	800d150 <_lseek_r>
 800d044:	89a3      	ldrh	r3, [r4, #12]
 800d046:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d04a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d04e:	81a3      	strh	r3, [r4, #12]
 800d050:	4632      	mov	r2, r6
 800d052:	463b      	mov	r3, r7
 800d054:	4628      	mov	r0, r5
 800d056:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d05a:	f000 b835 	b.w	800d0c8 <_write_r>

0800d05e <__sseek>:
 800d05e:	b510      	push	{r4, lr}
 800d060:	460c      	mov	r4, r1
 800d062:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d066:	f000 f873 	bl	800d150 <_lseek_r>
 800d06a:	1c43      	adds	r3, r0, #1
 800d06c:	89a3      	ldrh	r3, [r4, #12]
 800d06e:	bf15      	itete	ne
 800d070:	6560      	strne	r0, [r4, #84]	; 0x54
 800d072:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d076:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d07a:	81a3      	strheq	r3, [r4, #12]
 800d07c:	bf18      	it	ne
 800d07e:	81a3      	strhne	r3, [r4, #12]
 800d080:	bd10      	pop	{r4, pc}

0800d082 <__sclose>:
 800d082:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d086:	f000 b831 	b.w	800d0ec <_close_r>

0800d08a <strncmp>:
 800d08a:	b510      	push	{r4, lr}
 800d08c:	b16a      	cbz	r2, 800d0aa <strncmp+0x20>
 800d08e:	3901      	subs	r1, #1
 800d090:	1884      	adds	r4, r0, r2
 800d092:	f810 3b01 	ldrb.w	r3, [r0], #1
 800d096:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800d09a:	4293      	cmp	r3, r2
 800d09c:	d103      	bne.n	800d0a6 <strncmp+0x1c>
 800d09e:	42a0      	cmp	r0, r4
 800d0a0:	d001      	beq.n	800d0a6 <strncmp+0x1c>
 800d0a2:	2b00      	cmp	r3, #0
 800d0a4:	d1f5      	bne.n	800d092 <strncmp+0x8>
 800d0a6:	1a98      	subs	r0, r3, r2
 800d0a8:	bd10      	pop	{r4, pc}
 800d0aa:	4610      	mov	r0, r2
 800d0ac:	e7fc      	b.n	800d0a8 <strncmp+0x1e>

0800d0ae <__ascii_wctomb>:
 800d0ae:	b149      	cbz	r1, 800d0c4 <__ascii_wctomb+0x16>
 800d0b0:	2aff      	cmp	r2, #255	; 0xff
 800d0b2:	bf85      	ittet	hi
 800d0b4:	238a      	movhi	r3, #138	; 0x8a
 800d0b6:	6003      	strhi	r3, [r0, #0]
 800d0b8:	700a      	strbls	r2, [r1, #0]
 800d0ba:	f04f 30ff 	movhi.w	r0, #4294967295
 800d0be:	bf98      	it	ls
 800d0c0:	2001      	movls	r0, #1
 800d0c2:	4770      	bx	lr
 800d0c4:	4608      	mov	r0, r1
 800d0c6:	4770      	bx	lr

0800d0c8 <_write_r>:
 800d0c8:	b538      	push	{r3, r4, r5, lr}
 800d0ca:	4c07      	ldr	r4, [pc, #28]	; (800d0e8 <_write_r+0x20>)
 800d0cc:	4605      	mov	r5, r0
 800d0ce:	4608      	mov	r0, r1
 800d0d0:	4611      	mov	r1, r2
 800d0d2:	2200      	movs	r2, #0
 800d0d4:	6022      	str	r2, [r4, #0]
 800d0d6:	461a      	mov	r2, r3
 800d0d8:	f7f7 f837 	bl	800414a <_write>
 800d0dc:	1c43      	adds	r3, r0, #1
 800d0de:	d102      	bne.n	800d0e6 <_write_r+0x1e>
 800d0e0:	6823      	ldr	r3, [r4, #0]
 800d0e2:	b103      	cbz	r3, 800d0e6 <_write_r+0x1e>
 800d0e4:	602b      	str	r3, [r5, #0]
 800d0e6:	bd38      	pop	{r3, r4, r5, pc}
 800d0e8:	20001b48 	.word	0x20001b48

0800d0ec <_close_r>:
 800d0ec:	b538      	push	{r3, r4, r5, lr}
 800d0ee:	4c06      	ldr	r4, [pc, #24]	; (800d108 <_close_r+0x1c>)
 800d0f0:	2300      	movs	r3, #0
 800d0f2:	4605      	mov	r5, r0
 800d0f4:	4608      	mov	r0, r1
 800d0f6:	6023      	str	r3, [r4, #0]
 800d0f8:	f7f7 f843 	bl	8004182 <_close>
 800d0fc:	1c43      	adds	r3, r0, #1
 800d0fe:	d102      	bne.n	800d106 <_close_r+0x1a>
 800d100:	6823      	ldr	r3, [r4, #0]
 800d102:	b103      	cbz	r3, 800d106 <_close_r+0x1a>
 800d104:	602b      	str	r3, [r5, #0]
 800d106:	bd38      	pop	{r3, r4, r5, pc}
 800d108:	20001b48 	.word	0x20001b48

0800d10c <_fstat_r>:
 800d10c:	b538      	push	{r3, r4, r5, lr}
 800d10e:	4c07      	ldr	r4, [pc, #28]	; (800d12c <_fstat_r+0x20>)
 800d110:	2300      	movs	r3, #0
 800d112:	4605      	mov	r5, r0
 800d114:	4608      	mov	r0, r1
 800d116:	4611      	mov	r1, r2
 800d118:	6023      	str	r3, [r4, #0]
 800d11a:	f7f7 f83e 	bl	800419a <_fstat>
 800d11e:	1c43      	adds	r3, r0, #1
 800d120:	d102      	bne.n	800d128 <_fstat_r+0x1c>
 800d122:	6823      	ldr	r3, [r4, #0]
 800d124:	b103      	cbz	r3, 800d128 <_fstat_r+0x1c>
 800d126:	602b      	str	r3, [r5, #0]
 800d128:	bd38      	pop	{r3, r4, r5, pc}
 800d12a:	bf00      	nop
 800d12c:	20001b48 	.word	0x20001b48

0800d130 <_isatty_r>:
 800d130:	b538      	push	{r3, r4, r5, lr}
 800d132:	4c06      	ldr	r4, [pc, #24]	; (800d14c <_isatty_r+0x1c>)
 800d134:	2300      	movs	r3, #0
 800d136:	4605      	mov	r5, r0
 800d138:	4608      	mov	r0, r1
 800d13a:	6023      	str	r3, [r4, #0]
 800d13c:	f7f7 f83d 	bl	80041ba <_isatty>
 800d140:	1c43      	adds	r3, r0, #1
 800d142:	d102      	bne.n	800d14a <_isatty_r+0x1a>
 800d144:	6823      	ldr	r3, [r4, #0]
 800d146:	b103      	cbz	r3, 800d14a <_isatty_r+0x1a>
 800d148:	602b      	str	r3, [r5, #0]
 800d14a:	bd38      	pop	{r3, r4, r5, pc}
 800d14c:	20001b48 	.word	0x20001b48

0800d150 <_lseek_r>:
 800d150:	b538      	push	{r3, r4, r5, lr}
 800d152:	4c07      	ldr	r4, [pc, #28]	; (800d170 <_lseek_r+0x20>)
 800d154:	4605      	mov	r5, r0
 800d156:	4608      	mov	r0, r1
 800d158:	4611      	mov	r1, r2
 800d15a:	2200      	movs	r2, #0
 800d15c:	6022      	str	r2, [r4, #0]
 800d15e:	461a      	mov	r2, r3
 800d160:	f7f7 f836 	bl	80041d0 <_lseek>
 800d164:	1c43      	adds	r3, r0, #1
 800d166:	d102      	bne.n	800d16e <_lseek_r+0x1e>
 800d168:	6823      	ldr	r3, [r4, #0]
 800d16a:	b103      	cbz	r3, 800d16e <_lseek_r+0x1e>
 800d16c:	602b      	str	r3, [r5, #0]
 800d16e:	bd38      	pop	{r3, r4, r5, pc}
 800d170:	20001b48 	.word	0x20001b48

0800d174 <memmove>:
 800d174:	4288      	cmp	r0, r1
 800d176:	b510      	push	{r4, lr}
 800d178:	eb01 0302 	add.w	r3, r1, r2
 800d17c:	d807      	bhi.n	800d18e <memmove+0x1a>
 800d17e:	1e42      	subs	r2, r0, #1
 800d180:	4299      	cmp	r1, r3
 800d182:	d00a      	beq.n	800d19a <memmove+0x26>
 800d184:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d188:	f802 4f01 	strb.w	r4, [r2, #1]!
 800d18c:	e7f8      	b.n	800d180 <memmove+0xc>
 800d18e:	4283      	cmp	r3, r0
 800d190:	d9f5      	bls.n	800d17e <memmove+0xa>
 800d192:	1881      	adds	r1, r0, r2
 800d194:	1ad2      	subs	r2, r2, r3
 800d196:	42d3      	cmn	r3, r2
 800d198:	d100      	bne.n	800d19c <memmove+0x28>
 800d19a:	bd10      	pop	{r4, pc}
 800d19c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d1a0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800d1a4:	e7f7      	b.n	800d196 <memmove+0x22>

0800d1a6 <__malloc_lock>:
 800d1a6:	4770      	bx	lr

0800d1a8 <__malloc_unlock>:
 800d1a8:	4770      	bx	lr

0800d1aa <_realloc_r>:
 800d1aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d1ac:	4607      	mov	r7, r0
 800d1ae:	4614      	mov	r4, r2
 800d1b0:	460e      	mov	r6, r1
 800d1b2:	b921      	cbnz	r1, 800d1be <_realloc_r+0x14>
 800d1b4:	4611      	mov	r1, r2
 800d1b6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800d1ba:	f7ff bc27 	b.w	800ca0c <_malloc_r>
 800d1be:	b922      	cbnz	r2, 800d1ca <_realloc_r+0x20>
 800d1c0:	f7ff fbd6 	bl	800c970 <_free_r>
 800d1c4:	4625      	mov	r5, r4
 800d1c6:	4628      	mov	r0, r5
 800d1c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d1ca:	f000 f827 	bl	800d21c <_malloc_usable_size_r>
 800d1ce:	42a0      	cmp	r0, r4
 800d1d0:	d20f      	bcs.n	800d1f2 <_realloc_r+0x48>
 800d1d2:	4621      	mov	r1, r4
 800d1d4:	4638      	mov	r0, r7
 800d1d6:	f7ff fc19 	bl	800ca0c <_malloc_r>
 800d1da:	4605      	mov	r5, r0
 800d1dc:	2800      	cmp	r0, #0
 800d1de:	d0f2      	beq.n	800d1c6 <_realloc_r+0x1c>
 800d1e0:	4631      	mov	r1, r6
 800d1e2:	4622      	mov	r2, r4
 800d1e4:	f7fb fddc 	bl	8008da0 <memcpy>
 800d1e8:	4631      	mov	r1, r6
 800d1ea:	4638      	mov	r0, r7
 800d1ec:	f7ff fbc0 	bl	800c970 <_free_r>
 800d1f0:	e7e9      	b.n	800d1c6 <_realloc_r+0x1c>
 800d1f2:	4635      	mov	r5, r6
 800d1f4:	e7e7      	b.n	800d1c6 <_realloc_r+0x1c>
	...

0800d1f8 <_read_r>:
 800d1f8:	b538      	push	{r3, r4, r5, lr}
 800d1fa:	4c07      	ldr	r4, [pc, #28]	; (800d218 <_read_r+0x20>)
 800d1fc:	4605      	mov	r5, r0
 800d1fe:	4608      	mov	r0, r1
 800d200:	4611      	mov	r1, r2
 800d202:	2200      	movs	r2, #0
 800d204:	6022      	str	r2, [r4, #0]
 800d206:	461a      	mov	r2, r3
 800d208:	f7f6 ff82 	bl	8004110 <_read>
 800d20c:	1c43      	adds	r3, r0, #1
 800d20e:	d102      	bne.n	800d216 <_read_r+0x1e>
 800d210:	6823      	ldr	r3, [r4, #0]
 800d212:	b103      	cbz	r3, 800d216 <_read_r+0x1e>
 800d214:	602b      	str	r3, [r5, #0]
 800d216:	bd38      	pop	{r3, r4, r5, pc}
 800d218:	20001b48 	.word	0x20001b48

0800d21c <_malloc_usable_size_r>:
 800d21c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d220:	1f18      	subs	r0, r3, #4
 800d222:	2b00      	cmp	r3, #0
 800d224:	bfbc      	itt	lt
 800d226:	580b      	ldrlt	r3, [r1, r0]
 800d228:	18c0      	addlt	r0, r0, r3
 800d22a:	4770      	bx	lr

0800d22c <_init>:
 800d22c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d22e:	bf00      	nop
 800d230:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d232:	bc08      	pop	{r3}
 800d234:	469e      	mov	lr, r3
 800d236:	4770      	bx	lr

0800d238 <_fini>:
 800d238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d23a:	bf00      	nop
 800d23c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d23e:	bc08      	pop	{r3}
 800d240:	469e      	mov	lr, r3
 800d242:	4770      	bx	lr
