// Seed: 3999641092
module module_0;
  uwire id_1;
  logic [-1 'h0 : 1 'b0] id_2 = -1'd0;
  assign id_1 = 1'd0;
  id_3 :
  assert property (@(posedge 1) -1'b0)
  else $unsigned(18);
  ;
  assign id_1 = 1'b0;
endmodule
module module_1 #(
    parameter id_1 = 32'd20,
    parameter id_3 = 32'd41,
    parameter id_7 = 32'd93
) (
    output tri1 id_0,
    input  wor  _id_1,
    output wand id_2,
    input  tri  _id_3
);
  reg id_5;
  always @(1 or posedge id_5) id_5 <= id_1;
  logic id_6 = 1'b0;
  wire  _id_7;
  assign (pull1, supply0) id_6 = -1;
  wire [{  id_7  -  id_1  {  1  }  } : 1] id_8;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  logic [1 : id_3] id_9, id_10;
endmodule
