/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16ffcllsvta1024x32m4sw (user specify : ts1n16ffcllsvta1024x32m4sw)            */
/*# Library Version: 120a                                                */
/*# Generated Time : 2025/06/22, 17:57:08                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsvta1024x32m4sw_ffgnp0p99v150c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/22, 17:57:08" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.990000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 150.000000 ;
    nom_voltage : 0.990000 ;
    operating_conditions ( "ffgnp0p99v150c" ) {
        process : 1 ;
        temperature : 150 ;
        voltage : 0.990000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ffgnp0p99v150c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_9_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 10 ;
        bit_from : 9 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_31_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from : 31 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS1N16FFCLLSVTA1024X32M4SW ) {
    memory () {
        type : ram ;
        address_width : 10 ;
        word_width : 32 ;
    }
    functional_peak_current : 57302.000000;
    area : 4806.262800 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001376 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.502152, 0.504252, 0.509187, 0.678125, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.502152, 0.504252, 0.509187, 0.678125, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.451937, 0.453827, 0.458268, 0.610313, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.451937, 0.453827, 0.458268, 0.610313, 1.229063" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.024405" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.027825" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001376 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.502152, 0.504252, 0.509187, 0.678125, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.502152, 0.504252, 0.509187, 0.678125, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.451937, 0.453827, 0.458268, 0.610313, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.451937, 0.453827, 0.458268, 0.610313, 1.229063" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.024405" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.027825" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_31_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[31:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.006165, 0.006165, 0.006165, 0.006165, 0.006165" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.006165, 0.006165, 0.006165, 0.006165, 0.006165" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.262142, 0.274832, 0.288042, 0.313842, 0.362642",\
              "0.266742, 0.279432, 0.292642, 0.318442, 0.367242",\
              "0.269982, 0.282672, 0.295882, 0.321682, 0.370482",\
              "0.270972, 0.283662, 0.296872, 0.322672, 0.371472",\
              "0.271432, 0.284122, 0.297332, 0.323132, 0.371932"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.262142, 0.274832, 0.288042, 0.313842, 0.362642",\
              "0.266742, 0.279432, 0.292642, 0.318442, 0.367242",\
              "0.269982, 0.282672, 0.295882, 0.321682, 0.370482",\
              "0.270972, 0.283662, 0.296872, 0.322672, 0.371472",\
              "0.271432, 0.284122, 0.297332, 0.323132, 0.371932"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.009690, 0.031878, 0.059629, 0.116003, 0.205255",\
              "0.009690, 0.031878, 0.059629, 0.116003, 0.205255",\
              "0.009690, 0.031878, 0.059629, 0.116003, 0.205255",\
              "0.009690, 0.031878, 0.059629, 0.116003, 0.205255",\
              "0.009690, 0.031878, 0.059629, 0.116003, 0.205255"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.009690, 0.031878, 0.059629, 0.116003, 0.205255",\
              "0.009690, 0.031878, 0.059629, 0.116003, 0.205255",\
              "0.009690, 0.031878, 0.059629, 0.116003, 0.205255",\
              "0.009690, 0.031878, 0.059629, 0.116003, 0.205255",\
              "0.009690, 0.031878, 0.059629, 0.116003, 0.205255"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.321741, 0.335811, 0.349251, 0.375396, 0.429261",\
              "0.327516, 0.341586, 0.355026, 0.381171, 0.435036",\
              "0.330981, 0.345051, 0.358491, 0.384636, 0.438501",\
              "0.332451, 0.346521, 0.359961, 0.386106, 0.439971",\
              "0.332462, 0.346531, 0.359971, 0.386116, 0.439982"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.008934, 0.029838, 0.054409, 0.116258, 0.230519",\
              "0.008934, 0.029838, 0.054409, 0.116258, 0.230519",\
              "0.008934, 0.029838, 0.054409, 0.116258, 0.230519",\
              "0.008934, 0.029838, 0.054409, 0.116258, 0.230519",\
              "0.008934, 0.029838, 0.054409, 0.116258, 0.230519"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.321741, 0.335811, 0.349251, 0.375396, 0.429261",\
              "0.327516, 0.341586, 0.355026, 0.381171, 0.435036",\
              "0.330981, 0.345051, 0.358491, 0.384636, 0.438501",\
              "0.332451, 0.346521, 0.359961, 0.386106, 0.439971",\
              "0.332462, 0.346531, 0.359971, 0.386116, 0.439982"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.008934, 0.029838, 0.054409, 0.116258, 0.230519",\
              "0.008934, 0.029838, 0.054409, 0.116258, 0.230519",\
              "0.008934, 0.029838, 0.054409, 0.116258, 0.230519",\
              "0.008934, 0.029838, 0.054409, 0.116258, 0.230519",\
              "0.008934, 0.029838, 0.054409, 0.116258, 0.230519"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.031848 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.093765, 0.099645, 0.133750, 0.271250, 0.546250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.175938, 0.185073, 0.192423, 0.271250, 0.546250" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.502152, 0.504252, 0.509187, 0.678125, 1.365625" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.502152, 0.504252, 0.509187, 0.678125, 1.365625" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "5.182006" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.104876" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "5.424725" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.106817" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "4.565019" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.106831" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "4.994877" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.106824" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.062604" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001594 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.034043" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.035701" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.124400, 0.132200, 0.140520, 0.154248, 0.177960",\
              "0.124504, 0.132304, 0.140624, 0.154352, 0.178064",\
              "0.123984, 0.131784, 0.140104, 0.153832, 0.177544",\
              "0.123152, 0.130952, 0.139272, 0.153000, 0.176712",\
              "0.122840, 0.130640, 0.138960, 0.152688, 0.176400"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.124400, 0.132200, 0.140520, 0.154248, 0.177960",\
              "0.124504, 0.132304, 0.140624, 0.154352, 0.178064",\
              "0.123984, 0.131784, 0.140104, 0.153832, 0.177544",\
              "0.123152, 0.130952, 0.139272, 0.153000, 0.176712",\
              "0.122840, 0.130640, 0.138960, 0.152688, 0.176400"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.080800, 0.076400, 0.073100, 0.069600, 0.066900",\
              "0.088600, 0.084200, 0.080900, 0.077400, 0.074700",\
              "0.094300, 0.089900, 0.086600, 0.083100, 0.080400",\
              "0.101400, 0.097000, 0.093700, 0.090200, 0.087500",\
              "0.109100, 0.104700, 0.101400, 0.097900, 0.095200"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.080800, 0.076400, 0.073100, 0.069600, 0.066900",\
              "0.088600, 0.084200, 0.080900, 0.077400, 0.074700",\
              "0.094300, 0.089900, 0.086600, 0.083100, 0.080400",\
              "0.101400, 0.097000, 0.093700, 0.090200, 0.087500",\
              "0.109100, 0.104700, 0.101400, 0.097900, 0.095200"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001365 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.024405" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.027825" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.102248, 0.108800, 0.115248, 0.124088, 0.135008",\
              "0.102248, 0.108800, 0.115248, 0.124088, 0.135008",\
              "0.101624, 0.108176, 0.114624, 0.123464, 0.134384",\
              "0.100584, 0.107136, 0.113584, 0.122424, 0.133344",\
              "0.101208, 0.107760, 0.114208, 0.123048, 0.133968"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.102248, 0.108800, 0.115248, 0.124088, 0.135008",\
              "0.102248, 0.108800, 0.115248, 0.124088, 0.135008",\
              "0.101624, 0.108176, 0.114624, 0.123464, 0.134384",\
              "0.100584, 0.107136, 0.113584, 0.122424, 0.133344",\
              "0.101208, 0.107760, 0.114208, 0.123048, 0.133968"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.084940, 0.080140, 0.076140, 0.071140, 0.065740",\
              "0.092940, 0.088140, 0.084140, 0.079140, 0.073740",\
              "0.097740, 0.092940, 0.088940, 0.083940, 0.078540",\
              "0.099940, 0.095140, 0.091140, 0.086140, 0.080740",\
              "0.093640, 0.088840, 0.084840, 0.079840, 0.074440"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.084940, 0.080140, 0.076140, 0.071140, 0.065740",\
              "0.092940, 0.088140, 0.084140, 0.079140, 0.073740",\
              "0.097740, 0.092940, 0.088940, 0.083940, 0.078540",\
              "0.099940, 0.095140, 0.091140, 0.086140, 0.080740",\
              "0.093640, 0.088840, 0.084840, 0.079840, 0.074440"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_9_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001376 ;
        pin (A[9:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.010304" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.010279" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.088416, 0.095488, 0.102976, 0.115560, 0.135424",\
              "0.088416, 0.095488, 0.102976, 0.115560, 0.135424",\
              "0.087792, 0.094864, 0.102352, 0.114936, 0.134800",\
              "0.086752, 0.093824, 0.101312, 0.113896, 0.133760",\
              "0.087480, 0.094552, 0.102040, 0.114624, 0.134488"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.088416, 0.095488, 0.102976, 0.115560, 0.135424",\
              "0.088416, 0.095488, 0.102976, 0.115560, 0.135424",\
              "0.087792, 0.094864, 0.102352, 0.114936, 0.134800",\
              "0.086752, 0.093824, 0.101312, 0.113896, 0.133760",\
              "0.087480, 0.094552, 0.102040, 0.114624, 0.134488"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.097000, 0.093100, 0.090000, 0.086900, 0.084800",\
              "0.104700, 0.100800, 0.097700, 0.094600, 0.092500",\
              "0.109800, 0.105900, 0.102800, 0.099700, 0.097600",\
              "0.112100, 0.108200, 0.105100, 0.102000, 0.099900",\
              "0.105900, 0.102000, 0.098900, 0.095800, 0.093700"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.097000, 0.093100, 0.090000, 0.086900, 0.084800",\
              "0.104700, 0.100800, 0.097700, 0.094600, 0.092500",\
              "0.109800, 0.105900, 0.102800, 0.099700, 0.097600",\
              "0.112100, 0.108200, 0.105100, 0.102000, 0.099900",\
              "0.105900, 0.102000, 0.098900, 0.095800, 0.093700"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000764 ;
        pin ( BWEB[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.004620" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.005245" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.057112, 0.063664, 0.070112, 0.079264, 0.091536",\
              "0.055656, 0.062208, 0.068656, 0.077808, 0.090080",\
              "0.059088, 0.065640, 0.072088, 0.081240, 0.093512",\
              "0.072712, 0.079264, 0.085712, 0.094864, 0.107136",\
              "0.111192, 0.117744, 0.124192, 0.133344, 0.145616"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.057112, 0.063664, 0.070112, 0.079264, 0.091536",\
              "0.055656, 0.062208, 0.068656, 0.077808, 0.090080",\
              "0.059088, 0.065640, 0.072088, 0.081240, 0.093512",\
              "0.072712, 0.079264, 0.085712, 0.094864, 0.107136",\
              "0.111192, 0.117744, 0.124192, 0.133344, 0.145616"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.090500, 0.094400, 0.101900, 0.119200, 0.158600",\
              "0.103500, 0.107400, 0.114900, 0.132200, 0.171600",\
              "0.114400, 0.118300, 0.125800, 0.143100, 0.182500",\
              "0.129100, 0.133000, 0.140500, 0.157800, 0.197200",\
              "0.144700, 0.148600, 0.156100, 0.173400, 0.212800"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.090500, 0.094400, 0.101900, 0.119200, 0.158600",\
              "0.103500, 0.107400, 0.114900, 0.132200, 0.171600",\
              "0.114400, 0.118300, 0.125800, 0.143100, 0.182500",\
              "0.129100, 0.133000, 0.140500, 0.157800, 0.197200",\
              "0.144700, 0.148600, 0.156100, 0.173400, 0.212800"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000766 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.004951" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.005987" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.057112, 0.063664, 0.070112, 0.079264, 0.091536",\
              "0.055656, 0.062208, 0.068656, 0.077808, 0.090080",\
              "0.059088, 0.065640, 0.072088, 0.081240, 0.093512",\
              "0.072712, 0.079264, 0.085712, 0.094864, 0.107136",\
              "0.111192, 0.117744, 0.124192, 0.133344, 0.145616"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.057112, 0.063664, 0.070112, 0.079264, 0.091536",\
              "0.055656, 0.062208, 0.068656, 0.077808, 0.090080",\
              "0.059088, 0.065640, 0.072088, 0.081240, 0.093512",\
              "0.072712, 0.079264, 0.085712, 0.094864, 0.107136",\
              "0.111192, 0.117744, 0.124192, 0.133344, 0.145616"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.090500, 0.094400, 0.101900, 0.119200, 0.158600",\
              "0.103500, 0.107400, 0.114900, 0.132200, 0.171600",\
              "0.114400, 0.118300, 0.125800, 0.143100, 0.182500",\
              "0.129100, 0.133000, 0.140500, 0.157800, 0.197200",\
              "0.144700, 0.148600, 0.156100, 0.173400, 0.212800"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.090500, 0.094400, 0.101900, 0.119200, 0.158600",\
              "0.103500, 0.107400, 0.114900, 0.132200, 0.171600",\
              "0.114400, 0.118300, 0.125800, 0.143100, 0.182500",\
              "0.129100, 0.133000, 0.140500, 0.157800, 0.197200",\
              "0.144700, 0.148600, 0.156100, 0.173400, 0.212800"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 356.457420 ;
    }
}
}
