// Seed: 1524647389
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input id_3,
    output id_4,
    output logic id_5,
    output logic id_6,
    input id_7,
    output logic id_8,
    input logic id_9,
    input id_10,
    output id_11,
    input id_12,
    input logic id_13,
    inout id_14
);
  logic id_15 = ~id_13;
  assign id_6  = 1;
  assign id_8  = 1;
  assign id_4  = 'b0;
  assign id_14 = 1;
endmodule
