0.7
2020.2
Oct 19 2021
03:16:22
F:/FPGA/Verilog_design/seq_check_1011001/src/seq_check.v,1652779064,verilog,,F:/FPGA/Verilog_design/seq_check_1011001/tb/tb.v,,seq_check,,,,,,,,
F:/FPGA/Verilog_design/seq_check_1011001/syn/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
F:/FPGA/Verilog_design/seq_check_1011001/tb/tb.v,1652785232,verilog,,,,tb,,,,,,,,
