static struct instruction opcode_lookup[] = {
	// mnemonic, function, op1, op2, cycles, cycles_alt
	{     "NOP",     NOP,          NIL,       NIL,  1,  0, 0x00}, // opcode 0x00 = OCT 000
	{      "LD",      LD,       REG_BC,     IMM16,  3,  0, 0x01}, // opcode 0x01 = OCT 001
	{      "LD",      LD,       MEM_BC,     REG_A,  2,  0, 0x02}, // opcode 0x02 = OCT 002
	{     "INC",     INC,       REG_BC,       NIL,  2,  0, 0x03}, // opcode 0x03 = OCT 003
	{     "INC",     INC,        REG_B,       NIL,  1,  0, 0x04}, // opcode 0x04 = OCT 004
	{     "DEC",     DEC,        REG_B,       NIL,  1,  0, 0x05}, // opcode 0x05 = OCT 005
	{      "LD",      LD,        REG_B,      IMM8,  2,  0, 0x06}, // opcode 0x06 = OCT 006
	{    "RLCA",    RLCA,          NIL,       NIL,  1,  0, 0x07}, // opcode 0x07 = OCT 007
	{      "LD",      LD, MEM16B_IMM16,    REG_SP,  5,  0, 0x08}, // opcode 0x08 = OCT 010
	{     "ADD",     ADD,       REG_HL,    REG_BC,  2,  0, 0x09}, // opcode 0x09 = OCT 011
	{      "LD",      LD,        REG_A,    MEM_BC,  2,  0, 0x0A}, // opcode 0x0A = OCT 012
	{     "DEC",     DEC,       REG_BC,       NIL,  2,  0, 0x0B}, // opcode 0x0B = OCT 013
	{     "INC",     INC,        REG_C,       NIL,  1,  0, 0x0C}, // opcode 0x0C = OCT 014
	{     "DEC",     DEC,        REG_C,       NIL,  1,  0, 0x0D}, // opcode 0x0D = OCT 015
	{      "LD",      LD,        REG_C,      IMM8,  2,  0, 0x0E}, // opcode 0x0E = OCT 016
	{    "RRCA",    RRCA,          NIL,       NIL,  1,  0, 0x0F}, // opcode 0x0F = OCT 017
	{    "STOP",    STOP,          NIL,       NIL,  1,  0, 0x10}, // opcode 0x10 = OCT 020
	{      "LD",      LD,       REG_DE,     IMM16,  3,  0, 0x11}, // opcode 0x11 = OCT 021
	{      "LD",      LD,       MEM_DE,     REG_A,  2,  0, 0x12}, // opcode 0x12 = OCT 022
	{     "INC",     INC,       REG_DE,       NIL,  2,  0, 0x13}, // opcode 0x13 = OCT 023
	{     "INC",     INC,        REG_D,       NIL,  1,  0, 0x14}, // opcode 0x14 = OCT 024
	{     "DEC",     DEC,        REG_D,       NIL,  1,  0, 0x15}, // opcode 0x15 = OCT 025
	{      "LD",      LD,        REG_D,      IMM8,  2,  0, 0x16}, // opcode 0x16 = OCT 026
	{     "RLA",     RLA,          NIL,       NIL,  1,  0, 0x17}, // opcode 0x17 = OCT 027
	{      "JR",      JR,     COND_NIL,      IMM8,  3,  2, 0x18}, // opcode 0x18 = OCT 030
	{     "ADD",     ADD,       REG_HL,    REG_DE,  2,  0, 0x19}, // opcode 0x19 = OCT 031
	{      "LD",      LD,        REG_A,    MEM_DE,  2,  0, 0x1A}, // opcode 0x1A = OCT 032
	{     "DEC",     DEC,       REG_DE,       NIL,  2,  0, 0x1B}, // opcode 0x1B = OCT 033
	{     "INC",     INC,        REG_E,       NIL,  1,  0, 0x1C}, // opcode 0x1C = OCT 034
	{     "DEC",     DEC,        REG_E,       NIL,  1,  0, 0x1D}, // opcode 0x1D = OCT 035
	{      "LD",      LD,        REG_E,      IMM8,  2,  0, 0x1E}, // opcode 0x1E = OCT 036
	{     "RRA",     RRA,          NIL,       NIL,  1,  0, 0x1F}, // opcode 0x1F = OCT 037
	{      "JR",      JR,      COND_NZ,      IMM8,  3,  2, 0x20}, // opcode 0x20 = OCT 040
	{      "LD",      LD,       REG_HL,     IMM16,  3,  0, 0x21}, // opcode 0x21 = OCT 041
	{      "LD",      LD,      MEM_HLI,     REG_A,  2,  0, 0x22}, // opcode 0x22 = OCT 042
	{     "INC",     INC,       REG_HL,       NIL,  2,  0, 0x23}, // opcode 0x23 = OCT 043
	{     "INC",     INC,        REG_H,       NIL,  1,  0, 0x24}, // opcode 0x24 = OCT 044
	{     "DEC",     DEC,        REG_H,       NIL,  1,  0, 0x25}, // opcode 0x25 = OCT 045
	{      "LD",      LD,        REG_H,      IMM8,  2,  0, 0x26}, // opcode 0x26 = OCT 046
	{     "DAA",     DAA,          NIL,       NIL,  1,  0, 0x27}, // opcode 0x27 = OCT 047
	{      "JR",      JR,       COND_Z,      IMM8,  3,  2, 0x28}, // opcode 0x28 = OCT 050
	{     "ADD",     ADD,       REG_HL,    REG_HL,  2,  0, 0x29}, // opcode 0x29 = OCT 051
	{      "LD",      LD,        REG_A,   MEM_HLI,  2,  0, 0x2A}, // opcode 0x2A = OCT 052
	{     "DEC",     DEC,       REG_HL,       NIL,  2,  0, 0x2B}, // opcode 0x2B = OCT 053
	{     "INC",     INC,        REG_L,       NIL,  1,  0, 0x2C}, // opcode 0x2C = OCT 054
	{     "DEC",     DEC,        REG_L,       NIL,  1,  0, 0x2D}, // opcode 0x2D = OCT 055
	{      "LD",      LD,        REG_L,      IMM8,  2,  0, 0x2E}, // opcode 0x2E = OCT 056
	{     "CPL",     CPL,          NIL,       NIL,  1,  0, 0x2F}, // opcode 0x2F = OCT 057
	{      "JR",      JR,      COND_NC,      IMM8,  3,  2, 0x30}, // opcode 0x30 = OCT 060
	{      "LD",      LD,       REG_SP,     IMM16,  3,  0, 0x31}, // opcode 0x31 = OCT 061
	{      "LD",      LD,      MEM_HLD,     REG_A,  2,  0, 0x32}, // opcode 0x32 = OCT 062
	{     "INC",     INC,       REG_SP,       NIL,  2,  0, 0x33}, // opcode 0x33 = OCT 063
	{     "INC",     INC,       MEM_HL,       NIL,  3,  0, 0x34}, // opcode 0x34 = OCT 064
	{     "DEC",     DEC,       MEM_HL,       NIL,  3,  0, 0x35}, // opcode 0x35 = OCT 065
	{      "LD",      LD,       MEM_HL,      IMM8,  3,  0, 0x36}, // opcode 0x36 = OCT 066
	{     "SCF",     SCF,          NIL,       NIL,  1,  0, 0x37}, // opcode 0x37 = OCT 067
	{      "JR",      JR,       COND_C,      IMM8,  3,  2, 0x38}, // opcode 0x38 = OCT 070
	{     "ADD",     ADD,       REG_HL,    REG_SP,  2,  0, 0x39}, // opcode 0x39 = OCT 071
	{      "LD",      LD,        REG_A,   MEM_HLD,  2,  0, 0x3A}, // opcode 0x3A = OCT 072
	{     "DEC",     DEC,       REG_SP,       NIL,  2,  0, 0x3B}, // opcode 0x3B = OCT 073
	{     "INC",     INC,        REG_A,       NIL,  1,  0, 0x3C}, // opcode 0x3C = OCT 074
	{     "DEC",     DEC,        REG_A,       NIL,  1,  0, 0x3D}, // opcode 0x3D = OCT 075
	{      "LD",      LD,        REG_A,      IMM8,  2,  0, 0x3E}, // opcode 0x3E = OCT 076
	{     "CCF",     CCF,          NIL,       NIL,  1,  0, 0x3F}, // opcode 0x3F = OCT 077
	{      "LD",      LD,        REG_B,     REG_B,  1,  0, 0x40}, // opcode 0x40 = OCT 100
	{      "LD",      LD,        REG_B,     REG_C,  1,  0, 0x41}, // opcode 0x41 = OCT 101
	{      "LD",      LD,        REG_B,     REG_D,  1,  0, 0x42}, // opcode 0x42 = OCT 102
	{      "LD",      LD,        REG_B,     REG_E,  1,  0, 0x43}, // opcode 0x43 = OCT 103
	{      "LD",      LD,        REG_B,     REG_H,  1,  0, 0x44}, // opcode 0x44 = OCT 104
	{      "LD",      LD,        REG_B,     REG_L,  1,  0, 0x45}, // opcode 0x45 = OCT 105
	{      "LD",      LD,        REG_B,    MEM_HL,  2,  0, 0x46}, // opcode 0x46 = OCT 106
	{      "LD",      LD,        REG_B,     REG_A,  1,  0, 0x47}, // opcode 0x47 = OCT 107
	{      "LD",      LD,        REG_C,     REG_B,  1,  0, 0x48}, // opcode 0x48 = OCT 110
	{      "LD",      LD,        REG_C,     REG_C,  1,  0, 0x49}, // opcode 0x49 = OCT 111
	{      "LD",      LD,        REG_C,     REG_D,  1,  0, 0x4A}, // opcode 0x4A = OCT 112
	{      "LD",      LD,        REG_C,     REG_E,  1,  0, 0x4B}, // opcode 0x4B = OCT 113
	{      "LD",      LD,        REG_C,     REG_H,  1,  0, 0x4C}, // opcode 0x4C = OCT 114
	{      "LD",      LD,        REG_C,     REG_L,  1,  0, 0x4D}, // opcode 0x4D = OCT 115
	{      "LD",      LD,        REG_C,    MEM_HL,  2,  0, 0x4E}, // opcode 0x4E = OCT 116
	{      "LD",      LD,        REG_C,     REG_A,  1,  0, 0x4F}, // opcode 0x4F = OCT 117
	{      "LD",      LD,        REG_D,     REG_B,  1,  0, 0x50}, // opcode 0x50 = OCT 120
	{      "LD",      LD,        REG_D,     REG_C,  1,  0, 0x51}, // opcode 0x51 = OCT 121
	{      "LD",      LD,        REG_D,     REG_D,  1,  0, 0x52}, // opcode 0x52 = OCT 122
	{      "LD",      LD,        REG_D,     REG_E,  1,  0, 0x53}, // opcode 0x53 = OCT 123
	{      "LD",      LD,        REG_D,     REG_H,  1,  0, 0x54}, // opcode 0x54 = OCT 124
	{      "LD",      LD,        REG_D,     REG_L,  1,  0, 0x55}, // opcode 0x55 = OCT 125
	{      "LD",      LD,        REG_D,    MEM_HL,  2,  0, 0x56}, // opcode 0x56 = OCT 126
	{      "LD",      LD,        REG_D,     REG_A,  1,  0, 0x57}, // opcode 0x57 = OCT 127
	{      "LD",      LD,        REG_E,     REG_B,  1,  0, 0x58}, // opcode 0x58 = OCT 130
	{      "LD",      LD,        REG_E,     REG_C,  1,  0, 0x59}, // opcode 0x59 = OCT 131
	{      "LD",      LD,        REG_E,     REG_D,  1,  0, 0x5A}, // opcode 0x5A = OCT 132
	{      "LD",      LD,        REG_E,     REG_E,  1,  0, 0x5B}, // opcode 0x5B = OCT 133
	{      "LD",      LD,        REG_E,     REG_H,  1,  0, 0x5C}, // opcode 0x5C = OCT 134
	{      "LD",      LD,        REG_E,     REG_L,  1,  0, 0x5D}, // opcode 0x5D = OCT 135
	{      "LD",      LD,        REG_E,    MEM_HL,  2,  0, 0x5E}, // opcode 0x5E = OCT 136
	{      "LD",      LD,        REG_E,     REG_A,  1,  0, 0x5F}, // opcode 0x5F = OCT 137
	{      "LD",      LD,        REG_H,     REG_B,  1,  0, 0x60}, // opcode 0x60 = OCT 140
	{      "LD",      LD,        REG_H,     REG_C,  1,  0, 0x61}, // opcode 0x61 = OCT 141
	{      "LD",      LD,        REG_H,     REG_D,  1,  0, 0x62}, // opcode 0x62 = OCT 142
	{      "LD",      LD,        REG_H,     REG_E,  1,  0, 0x63}, // opcode 0x63 = OCT 143
	{      "LD",      LD,        REG_H,     REG_H,  1,  0, 0x64}, // opcode 0x64 = OCT 144
	{      "LD",      LD,        REG_H,     REG_L,  1,  0, 0x65}, // opcode 0x65 = OCT 145
	{      "LD",      LD,        REG_H,    MEM_HL,  2,  0, 0x66}, // opcode 0x66 = OCT 146
	{      "LD",      LD,        REG_H,     REG_A,  1,  0, 0x67}, // opcode 0x67 = OCT 147
	{      "LD",      LD,        REG_L,     REG_B,  1,  0, 0x68}, // opcode 0x68 = OCT 150
	{      "LD",      LD,        REG_L,     REG_C,  1,  0, 0x69}, // opcode 0x69 = OCT 151
	{      "LD",      LD,        REG_L,     REG_D,  1,  0, 0x6A}, // opcode 0x6A = OCT 152
	{      "LD",      LD,        REG_L,     REG_E,  1,  0, 0x6B}, // opcode 0x6B = OCT 153
	{      "LD",      LD,        REG_L,     REG_H,  1,  0, 0x6C}, // opcode 0x6C = OCT 154
	{      "LD",      LD,        REG_L,     REG_L,  1,  0, 0x6D}, // opcode 0x6D = OCT 155
	{      "LD",      LD,        REG_L,    MEM_HL,  2,  0, 0x6E}, // opcode 0x6E = OCT 156
	{      "LD",      LD,        REG_L,     REG_A,  1,  0, 0x6F}, // opcode 0x6F = OCT 157
	{      "LD",      LD,       MEM_HL,     REG_B,  2,  0, 0x70}, // opcode 0x70 = OCT 160
	{      "LD",      LD,       MEM_HL,     REG_C,  2,  0, 0x71}, // opcode 0x71 = OCT 161
	{      "LD",      LD,       MEM_HL,     REG_D,  2,  0, 0x72}, // opcode 0x72 = OCT 162
	{      "LD",      LD,       MEM_HL,     REG_E,  2,  0, 0x73}, // opcode 0x73 = OCT 163
	{      "LD",      LD,       MEM_HL,     REG_H,  2,  0, 0x74}, // opcode 0x74 = OCT 164
	{      "LD",      LD,       MEM_HL,     REG_L,  2,  0, 0x75}, // opcode 0x75 = OCT 165
	{    "HALT",    HALT,          NIL,       NIL,  1,  0, 0x76}, // opcode 0x76 = OCT 166
	{      "LD",      LD,       MEM_HL,     REG_A,  2,  0, 0x77}, // opcode 0x77 = OCT 167
	{      "LD",      LD,        REG_A,     REG_B,  1,  0, 0x78}, // opcode 0x78 = OCT 170
	{      "LD",      LD,        REG_A,     REG_C,  1,  0, 0x79}, // opcode 0x79 = OCT 171
	{      "LD",      LD,        REG_A,     REG_D,  1,  0, 0x7A}, // opcode 0x7A = OCT 172
	{      "LD",      LD,        REG_A,     REG_E,  1,  0, 0x7B}, // opcode 0x7B = OCT 173
	{      "LD",      LD,        REG_A,     REG_H,  1,  0, 0x7C}, // opcode 0x7C = OCT 174
	{      "LD",      LD,        REG_A,     REG_L,  1,  0, 0x7D}, // opcode 0x7D = OCT 175
	{      "LD",      LD,        REG_A,    MEM_HL,  2,  0, 0x7E}, // opcode 0x7E = OCT 176
	{      "LD",      LD,        REG_A,     REG_A,  1,  0, 0x7F}, // opcode 0x7F = OCT 177
	{     "ADD",     ADD,        REG_A,     REG_B,  1,  0, 0x80}, // opcode 0x80 = OCT 200
	{     "ADD",     ADD,        REG_A,     REG_C,  1,  0, 0x81}, // opcode 0x81 = OCT 201
	{     "ADD",     ADD,        REG_A,     REG_D,  1,  0, 0x82}, // opcode 0x82 = OCT 202
	{     "ADD",     ADD,        REG_A,     REG_E,  1,  0, 0x83}, // opcode 0x83 = OCT 203
	{     "ADD",     ADD,        REG_A,     REG_H,  1,  0, 0x84}, // opcode 0x84 = OCT 204
	{     "ADD",     ADD,        REG_A,     REG_L,  1,  0, 0x85}, // opcode 0x85 = OCT 205
	{     "ADD",     ADD,        REG_A,    MEM_HL,  2,  0, 0x86}, // opcode 0x86 = OCT 206
	{     "ADD",     ADD,        REG_A,     REG_A,  1,  0, 0x87}, // opcode 0x87 = OCT 207
	{     "ADC",     ADC,        REG_A,     REG_B,  1,  0, 0x88}, // opcode 0x88 = OCT 210
	{     "ADC",     ADC,        REG_A,     REG_C,  1,  0, 0x89}, // opcode 0x89 = OCT 211
	{     "ADC",     ADC,        REG_A,     REG_D,  1,  0, 0x8A}, // opcode 0x8A = OCT 212
	{     "ADC",     ADC,        REG_A,     REG_E,  1,  0, 0x8B}, // opcode 0x8B = OCT 213
	{     "ADC",     ADC,        REG_A,     REG_H,  1,  0, 0x8C}, // opcode 0x8C = OCT 214
	{     "ADC",     ADC,        REG_A,     REG_L,  1,  0, 0x8D}, // opcode 0x8D = OCT 215
	{     "ADC",     ADC,        REG_A,    MEM_HL,  2,  0, 0x8E}, // opcode 0x8E = OCT 216
	{     "ADC",     ADC,        REG_A,     REG_A,  1,  0, 0x8F}, // opcode 0x8F = OCT 217
	{     "SUB",     SUB,        REG_A,     REG_B,  1,  0, 0x90}, // opcode 0x90 = OCT 220
	{     "SUB",     SUB,        REG_A,     REG_C,  1,  0, 0x91}, // opcode 0x91 = OCT 221
	{     "SUB",     SUB,        REG_A,     REG_D,  1,  0, 0x92}, // opcode 0x92 = OCT 222
	{     "SUB",     SUB,        REG_A,     REG_E,  1,  0, 0x93}, // opcode 0x93 = OCT 223
	{     "SUB",     SUB,        REG_A,     REG_H,  1,  0, 0x94}, // opcode 0x94 = OCT 224
	{     "SUB",     SUB,        REG_A,     REG_L,  1,  0, 0x95}, // opcode 0x95 = OCT 225
	{     "SUB",     SUB,        REG_A,    MEM_HL,  2,  0, 0x96}, // opcode 0x96 = OCT 226
	{     "SUB",     SUB,        REG_A,     REG_A,  1,  0, 0x97}, // opcode 0x97 = OCT 227
	{     "SBC",     SBC,        REG_A,     REG_B,  1,  0, 0x98}, // opcode 0x98 = OCT 230
	{     "SBC",     SBC,        REG_A,     REG_C,  1,  0, 0x99}, // opcode 0x99 = OCT 231
	{     "SBC",     SBC,        REG_A,     REG_D,  1,  0, 0x9A}, // opcode 0x9A = OCT 232
	{     "SBC",     SBC,        REG_A,     REG_E,  1,  0, 0x9B}, // opcode 0x9B = OCT 233
	{     "SBC",     SBC,        REG_A,     REG_H,  1,  0, 0x9C}, // opcode 0x9C = OCT 234
	{     "SBC",     SBC,        REG_A,     REG_L,  1,  0, 0x9D}, // opcode 0x9D = OCT 235
	{     "SBC",     SBC,        REG_A,    MEM_HL,  2,  0, 0x9E}, // opcode 0x9E = OCT 236
	{     "SBC",     SBC,        REG_A,     REG_A,  1,  0, 0x9F}, // opcode 0x9F = OCT 237
	{     "AND",     AND,        REG_A,     REG_B,  1,  0, 0xA0}, // opcode 0xA0 = OCT 240
	{     "AND",     AND,        REG_A,     REG_C,  1,  0, 0xA1}, // opcode 0xA1 = OCT 241
	{     "AND",     AND,        REG_A,     REG_D,  1,  0, 0xA2}, // opcode 0xA2 = OCT 242
	{     "AND",     AND,        REG_A,     REG_E,  1,  0, 0xA3}, // opcode 0xA3 = OCT 243
	{     "AND",     AND,        REG_A,     REG_H,  1,  0, 0xA4}, // opcode 0xA4 = OCT 244
	{     "AND",     AND,        REG_A,     REG_L,  1,  0, 0xA5}, // opcode 0xA5 = OCT 245
	{     "AND",     AND,        REG_A,    MEM_HL,  2,  0, 0xA6}, // opcode 0xA6 = OCT 246
	{     "AND",     AND,        REG_A,     REG_A,  1,  0, 0xA7}, // opcode 0xA7 = OCT 247
	{     "XOR",     XOR,        REG_A,     REG_B,  1,  0, 0xA8}, // opcode 0xA8 = OCT 250
	{     "XOR",     XOR,        REG_A,     REG_C,  1,  0, 0xA9}, // opcode 0xA9 = OCT 251
	{     "XOR",     XOR,        REG_A,     REG_D,  1,  0, 0xAA}, // opcode 0xAA = OCT 252
	{     "XOR",     XOR,        REG_A,     REG_E,  1,  0, 0xAB}, // opcode 0xAB = OCT 253
	{     "XOR",     XOR,        REG_A,     REG_H,  1,  0, 0xAC}, // opcode 0xAC = OCT 254
	{     "XOR",     XOR,        REG_A,     REG_L,  1,  0, 0xAD}, // opcode 0xAD = OCT 255
	{     "XOR",     XOR,        REG_A,    MEM_HL,  2,  0, 0xAE}, // opcode 0xAE = OCT 256
	{     "XOR",     XOR,        REG_A,     REG_A,  1,  0, 0xAF}, // opcode 0xAF = OCT 257
	{      "OR",      OR,        REG_A,     REG_B,  1,  0, 0xB0}, // opcode 0xB0 = OCT 260
	{      "OR",      OR,        REG_A,     REG_C,  1,  0, 0xB1}, // opcode 0xB1 = OCT 261
	{      "OR",      OR,        REG_A,     REG_D,  1,  0, 0xB2}, // opcode 0xB2 = OCT 262
	{      "OR",      OR,        REG_A,     REG_E,  1,  0, 0xB3}, // opcode 0xB3 = OCT 263
	{      "OR",      OR,        REG_A,     REG_H,  1,  0, 0xB4}, // opcode 0xB4 = OCT 264
	{      "OR",      OR,        REG_A,     REG_L,  1,  0, 0xB5}, // opcode 0xB5 = OCT 265
	{      "OR",      OR,        REG_A,    MEM_HL,  2,  0, 0xB6}, // opcode 0xB6 = OCT 266
	{      "OR",      OR,        REG_A,     REG_A,  1,  0, 0xB7}, // opcode 0xB7 = OCT 267
	{      "CP",      CP,        REG_A,     REG_B,  1,  0, 0xB8}, // opcode 0xB8 = OCT 270
	{      "CP",      CP,        REG_A,     REG_C,  1,  0, 0xB9}, // opcode 0xB9 = OCT 271
	{      "CP",      CP,        REG_A,     REG_D,  1,  0, 0xBA}, // opcode 0xBA = OCT 272
	{      "CP",      CP,        REG_A,     REG_E,  1,  0, 0xBB}, // opcode 0xBB = OCT 273
	{      "CP",      CP,        REG_A,     REG_H,  1,  0, 0xBC}, // opcode 0xBC = OCT 274
	{      "CP",      CP,        REG_A,     REG_L,  1,  0, 0xBD}, // opcode 0xBD = OCT 275
	{      "CP",      CP,        REG_A,    MEM_HL,  2,  0, 0xBE}, // opcode 0xBE = OCT 276
	{      "CP",      CP,        REG_A,     REG_A,  1,  0, 0xBF}, // opcode 0xBF = OCT 277
	{     "RET",     RET,      COND_NZ,       NIL,  5,  2, 0xC0}, // opcode 0xC0 = OCT 300
	{     "POP",     POP,       REG_BC,       NIL,  3,  0, 0xC1}, // opcode 0xC1 = OCT 301
	{      "JP",      JP,      COND_NZ,     IMM16,  4,  3, 0xC2}, // opcode 0xC2 = OCT 302
	{      "JP",      JP,     COND_NIL,     IMM16,  4,  3, 0xC3}, // opcode 0xC3 = OCT 303
	{    "CALL",    CALL,      COND_NZ,     IMM16,  6,  3, 0xC4}, // opcode 0xC4 = OCT 304
	{    "PUSH",    PUSH,       REG_BC,       NIL,  4,  0, 0xC5}, // opcode 0xC5 = OCT 305
	{     "ADD",     ADD,        REG_A,      IMM8,  2,  0, 0xC6}, // opcode 0xC6 = OCT 306
	{     "RST",     RST,         LIT0,       NIL,  4,  0, 0xC7}, // opcode 0xC7 = OCT 307
	{     "RET",     RET,       COND_Z,       NIL,  5,  2, 0xC8}, // opcode 0xC8 = OCT 310
	{     "RET",     RET,     COND_NIL,       NIL,  4,  2, 0xC9}, // opcode 0xC9 = OCT 311
	{      "JP",      JP,       COND_Z,     IMM16,  4,  3, 0xCA}, // opcode 0xCA = OCT 312
	{  "PREFIX",  PREFIX,          NIL,       NIL,  1,  0, 0xCB}, // opcode 0xCB = OCT 313
	{    "CALL",    CALL,       COND_Z,     IMM16,  6,  3, 0xCC}, // opcode 0xCC = OCT 314
	{    "CALL",    CALL,     COND_NIL,     IMM16,  6,  3, 0xCD}, // opcode 0xCD = OCT 315
	{     "ADC",     ADC,        REG_A,      IMM8,  2,  0, 0xCE}, // opcode 0xCE = OCT 316
	{     "RST",     RST,         LIT1,       NIL,  4,  0, 0xCF}, // opcode 0xCF = OCT 317
	{     "RET",     RET,      COND_NC,       NIL,  5,  2, 0xD0}, // opcode 0xD0 = OCT 320
	{     "POP",     POP,       REG_DE,       NIL,  3,  0, 0xD1}, // opcode 0xD1 = OCT 321
	{      "JP",      JP,      COND_NC,     IMM16,  4,  3, 0xD2}, // opcode 0xD2 = OCT 322
	{ "ILLEGAL", ILLEGAL,          NIL,       NIL,  1,  0, 0xD3}, // opcode 0xD3 = OCT 323
	{    "CALL",    CALL,      COND_NC,     IMM16,  6,  3, 0xD4}, // opcode 0xD4 = OCT 324
	{    "PUSH",    PUSH,       REG_DE,       NIL,  4,  0, 0xD5}, // opcode 0xD5 = OCT 325
	{     "SUB",     SUB,        REG_A,      IMM8,  2,  0, 0xD6}, // opcode 0xD6 = OCT 326
	{     "RST",     RST,         LIT2,       NIL,  4,  0, 0xD7}, // opcode 0xD7 = OCT 327
	{     "RET",     RET,       COND_C,       NIL,  5,  2, 0xD8}, // opcode 0xD8 = OCT 330
	{    "RETI",    RETI,     COND_NIL,       NIL,  4,  2, 0xD9}, // opcode 0xD9 = OCT 331
	{      "JP",      JP,       COND_C,     IMM16,  4,  3, 0xDA}, // opcode 0xDA = OCT 332
	{ "ILLEGAL", ILLEGAL,          NIL,       NIL,  1,  0, 0xDB}, // opcode 0xDB = OCT 333
	{    "CALL",    CALL,       COND_C,     IMM16,  6,  3, 0xDC}, // opcode 0xDC = OCT 334
	{ "ILLEGAL", ILLEGAL,          NIL,       NIL,  1,  0, 0xDD}, // opcode 0xDD = OCT 335
	{     "SBC",     SBC,        REG_A,      IMM8,  2,  0, 0xDE}, // opcode 0xDE = OCT 336
	{     "RST",     RST,         LIT3,       NIL,  4,  0, 0xDF}, // opcode 0xDF = OCT 337
	{     "LDH",     LDH,     MEM_IMM8,     REG_A,  3,  0, 0xE0}, // opcode 0xE0 = OCT 340
	{     "POP",     POP,       REG_HL,       NIL,  3,  0, 0xE1}, // opcode 0xE1 = OCT 341
	{     "LDH",     LDH,        MEM_C,     REG_A,  2,  0, 0xE2}, // opcode 0xE2 = OCT 342
	{ "ILLEGAL", ILLEGAL,          NIL,       NIL,  1,  0, 0xE3}, // opcode 0xE3 = OCT 343
	{ "ILLEGAL", ILLEGAL,          NIL,       NIL,  1,  0, 0xE4}, // opcode 0xE4 = OCT 344
	{    "PUSH",    PUSH,       REG_HL,       NIL,  4,  0, 0xE5}, // opcode 0xE5 = OCT 345
	{     "AND",     AND,        REG_A,      IMM8,  2,  0, 0xE6}, // opcode 0xE6 = OCT 346
	{     "RST",     RST,         LIT4,       NIL,  4,  0, 0xE7}, // opcode 0xE7 = OCT 347
	{     "ADD",     ADD,       REG_SP,      IMM8,  4,  0, 0xE8}, // opcode 0xE8 = OCT 350
	{      "JP",      JP,     COND_NIL,    REG_HL,  1,  1, 0xE9}, // opcode 0xE9 = OCT 351
	{      "LD",      LD,    MEM_IMM16,     REG_A,  4,  0, 0xEA}, // opcode 0xEA = OCT 352
	{ "ILLEGAL", ILLEGAL,          NIL,       NIL,  1,  0, 0xEB}, // opcode 0xEB = OCT 353
	{ "ILLEGAL", ILLEGAL,          NIL,       NIL,  1,  0, 0xEC}, // opcode 0xEC = OCT 354
	{ "ILLEGAL", ILLEGAL,          NIL,       NIL,  1,  0, 0xED}, // opcode 0xED = OCT 355
	{     "XOR",     XOR,        REG_A,      IMM8,  2,  0, 0xEE}, // opcode 0xEE = OCT 356
	{     "RST",     RST,         LIT5,       NIL,  4,  0, 0xEF}, // opcode 0xEF = OCT 357
	{     "LDH",     LDH,        REG_A,  MEM_IMM8,  3,  0, 0xF0}, // opcode 0xF0 = OCT 360
	{     "POP",     POP,       REG_AF,       NIL,  3,  0, 0xF1}, // opcode 0xF1 = OCT 361
	{     "LDH",     LDH,        REG_A,     MEM_C,  2,  0, 0xF2}, // opcode 0xF2 = OCT 362
	{      "DI",      DI,          NIL,       NIL,  1,  0, 0xF3}, // opcode 0xF3 = OCT 363
	{ "ILLEGAL", ILLEGAL,          NIL,       NIL,  1,  0, 0xF4}, // opcode 0xF4 = OCT 364
	{    "PUSH",    PUSH,       REG_AF,       NIL,  4,  0, 0xF5}, // opcode 0xF5 = OCT 365
	{      "OR",      OR,        REG_A,      IMM8,  2,  0, 0xF6}, // opcode 0xF6 = OCT 366
	{     "RST",     RST,         LIT6,       NIL,  4,  0, 0xF7}, // opcode 0xF7 = OCT 367
	{      "LD",      LD,       REG_HL,   SP_IMM8,  3,  0, 0xF8}, // opcode 0xF8 = OCT 370
	{      "LD",      LD,       REG_SP,    REG_HL,  2,  0, 0xF9}, // opcode 0xF9 = OCT 371
	{      "LD",      LD,        REG_A, MEM_IMM16,  4,  0, 0xFA}, // opcode 0xFA = OCT 372
	{      "EI",      EI,          NIL,       NIL,  1,  0, 0xFB}, // opcode 0xFB = OCT 373
	{ "ILLEGAL", ILLEGAL,          NIL,       NIL,  1,  0, 0xFC}, // opcode 0xFC = OCT 374
	{ "ILLEGAL", ILLEGAL,          NIL,       NIL,  1,  0, 0xFD}, // opcode 0xFD = OCT 375
	{      "CP",      CP,        REG_A,      IMM8,  2,  0, 0xFE}, // opcode 0xFE = OCT 376
	{     "RST",     RST,         LIT7,       NIL,  4,  0, 0xFF}, // opcode 0xFF = OCT 377
// PREFIX (0xCB) opcodes:
	{     "RLC",     RLC,        REG_B,       NIL,  1,  0, 0x00}, // opcode 0x00 = OCT 000
	{     "RLC",     RLC,        REG_C,       NIL,  1,  0, 0x01}, // opcode 0x01 = OCT 001
	{     "RLC",     RLC,        REG_D,       NIL,  1,  0, 0x02}, // opcode 0x02 = OCT 002
	{     "RLC",     RLC,        REG_E,       NIL,  1,  0, 0x03}, // opcode 0x03 = OCT 003
	{     "RLC",     RLC,        REG_H,       NIL,  1,  0, 0x04}, // opcode 0x04 = OCT 004
	{     "RLC",     RLC,        REG_L,       NIL,  1,  0, 0x05}, // opcode 0x05 = OCT 005
	{     "RLC",     RLC,       MEM_HL,       NIL,  3,  0, 0x06}, // opcode 0x06 = OCT 006
	{     "RLC",     RLC,        REG_A,       NIL,  1,  0, 0x07}, // opcode 0x07 = OCT 007
	{     "RRC",     RRC,        REG_B,       NIL,  1,  0, 0x08}, // opcode 0x08 = OCT 010
	{     "RRC",     RRC,        REG_C,       NIL,  1,  0, 0x09}, // opcode 0x09 = OCT 011
	{     "RRC",     RRC,        REG_D,       NIL,  1,  0, 0x0A}, // opcode 0x0A = OCT 012
	{     "RRC",     RRC,        REG_E,       NIL,  1,  0, 0x0B}, // opcode 0x0B = OCT 013
	{     "RRC",     RRC,        REG_H,       NIL,  1,  0, 0x0C}, // opcode 0x0C = OCT 014
	{     "RRC",     RRC,        REG_L,       NIL,  1,  0, 0x0D}, // opcode 0x0D = OCT 015
	{     "RRC",     RRC,       MEM_HL,       NIL,  3,  0, 0x0E}, // opcode 0x0E = OCT 016
	{     "RRC",     RRC,        REG_A,       NIL,  1,  0, 0x0F}, // opcode 0x0F = OCT 017
	{      "RL",      RL,        REG_B,       NIL,  1,  0, 0x10}, // opcode 0x10 = OCT 020
	{      "RL",      RL,        REG_C,       NIL,  1,  0, 0x11}, // opcode 0x11 = OCT 021
	{      "RL",      RL,        REG_D,       NIL,  1,  0, 0x12}, // opcode 0x12 = OCT 022
	{      "RL",      RL,        REG_E,       NIL,  1,  0, 0x13}, // opcode 0x13 = OCT 023
	{      "RL",      RL,        REG_H,       NIL,  1,  0, 0x14}, // opcode 0x14 = OCT 024
	{      "RL",      RL,        REG_L,       NIL,  1,  0, 0x15}, // opcode 0x15 = OCT 025
	{      "RL",      RL,       MEM_HL,       NIL,  3,  0, 0x16}, // opcode 0x16 = OCT 026
	{      "RL",      RL,        REG_A,       NIL,  1,  0, 0x17}, // opcode 0x17 = OCT 027
	{      "RR",      RR,        REG_B,       NIL,  1,  0, 0x18}, // opcode 0x18 = OCT 030
	{      "RR",      RR,        REG_C,       NIL,  1,  0, 0x19}, // opcode 0x19 = OCT 031
	{      "RR",      RR,        REG_D,       NIL,  1,  0, 0x1A}, // opcode 0x1A = OCT 032
	{      "RR",      RR,        REG_E,       NIL,  1,  0, 0x1B}, // opcode 0x1B = OCT 033
	{      "RR",      RR,        REG_H,       NIL,  1,  0, 0x1C}, // opcode 0x1C = OCT 034
	{      "RR",      RR,        REG_L,       NIL,  1,  0, 0x1D}, // opcode 0x1D = OCT 035
	{      "RR",      RR,       MEM_HL,       NIL,  3,  0, 0x1E}, // opcode 0x1E = OCT 036
	{      "RR",      RR,        REG_A,       NIL,  1,  0, 0x1F}, // opcode 0x1F = OCT 037
	{     "SLA",     SLA,        REG_B,       NIL,  1,  0, 0x20}, // opcode 0x20 = OCT 040
	{     "SLA",     SLA,        REG_C,       NIL,  1,  0, 0x21}, // opcode 0x21 = OCT 041
	{     "SLA",     SLA,        REG_D,       NIL,  1,  0, 0x22}, // opcode 0x22 = OCT 042
	{     "SLA",     SLA,        REG_E,       NIL,  1,  0, 0x23}, // opcode 0x23 = OCT 043
	{     "SLA",     SLA,        REG_H,       NIL,  1,  0, 0x24}, // opcode 0x24 = OCT 044
	{     "SLA",     SLA,        REG_L,       NIL,  1,  0, 0x25}, // opcode 0x25 = OCT 045
	{     "SLA",     SLA,       MEM_HL,       NIL,  3,  0, 0x26}, // opcode 0x26 = OCT 046
	{     "SLA",     SLA,        REG_A,       NIL,  1,  0, 0x27}, // opcode 0x27 = OCT 047
	{     "SRA",     SRA,        REG_B,       NIL,  1,  0, 0x28}, // opcode 0x28 = OCT 050
	{     "SRA",     SRA,        REG_C,       NIL,  1,  0, 0x29}, // opcode 0x29 = OCT 051
	{     "SRA",     SRA,        REG_D,       NIL,  1,  0, 0x2A}, // opcode 0x2A = OCT 052
	{     "SRA",     SRA,        REG_E,       NIL,  1,  0, 0x2B}, // opcode 0x2B = OCT 053
	{     "SRA",     SRA,        REG_H,       NIL,  1,  0, 0x2C}, // opcode 0x2C = OCT 054
	{     "SRA",     SRA,        REG_L,       NIL,  1,  0, 0x2D}, // opcode 0x2D = OCT 055
	{     "SRA",     SRA,       MEM_HL,       NIL,  3,  0, 0x2E}, // opcode 0x2E = OCT 056
	{     "SRA",     SRA,        REG_A,       NIL,  1,  0, 0x2F}, // opcode 0x2F = OCT 057
	{    "SWAP",    SWAP,        REG_B,       NIL,  1,  0, 0x30}, // opcode 0x30 = OCT 060
	{    "SWAP",    SWAP,        REG_C,       NIL,  1,  0, 0x31}, // opcode 0x31 = OCT 061
	{    "SWAP",    SWAP,        REG_D,       NIL,  1,  0, 0x32}, // opcode 0x32 = OCT 062
	{    "SWAP",    SWAP,        REG_E,       NIL,  1,  0, 0x33}, // opcode 0x33 = OCT 063
	{    "SWAP",    SWAP,        REG_H,       NIL,  1,  0, 0x34}, // opcode 0x34 = OCT 064
	{    "SWAP",    SWAP,        REG_L,       NIL,  1,  0, 0x35}, // opcode 0x35 = OCT 065
	{    "SWAP",    SWAP,       MEM_HL,       NIL,  3,  0, 0x36}, // opcode 0x36 = OCT 066
	{    "SWAP",    SWAP,        REG_A,       NIL,  1,  0, 0x37}, // opcode 0x37 = OCT 067
	{     "SRL",     SRL,        REG_B,       NIL,  1,  0, 0x38}, // opcode 0x38 = OCT 070
	{     "SRL",     SRL,        REG_C,       NIL,  1,  0, 0x39}, // opcode 0x39 = OCT 071
	{     "SRL",     SRL,        REG_D,       NIL,  1,  0, 0x3A}, // opcode 0x3A = OCT 072
	{     "SRL",     SRL,        REG_E,       NIL,  1,  0, 0x3B}, // opcode 0x3B = OCT 073
	{     "SRL",     SRL,        REG_H,       NIL,  1,  0, 0x3C}, // opcode 0x3C = OCT 074
	{     "SRL",     SRL,        REG_L,       NIL,  1,  0, 0x3D}, // opcode 0x3D = OCT 075
	{     "SRL",     SRL,       MEM_HL,       NIL,  3,  0, 0x3E}, // opcode 0x3E = OCT 076
	{     "SRL",     SRL,        REG_A,       NIL,  1,  0, 0x3F}, // opcode 0x3F = OCT 077
	{     "BIT",     BIT,         LIT0,     REG_B,  1,  0, 0x40}, // opcode 0x40 = OCT 100
	{     "BIT",     BIT,         LIT0,     REG_C,  1,  0, 0x41}, // opcode 0x41 = OCT 101
	{     "BIT",     BIT,         LIT0,     REG_D,  1,  0, 0x42}, // opcode 0x42 = OCT 102
	{     "BIT",     BIT,         LIT0,     REG_E,  1,  0, 0x43}, // opcode 0x43 = OCT 103
	{     "BIT",     BIT,         LIT0,     REG_H,  1,  0, 0x44}, // opcode 0x44 = OCT 104
	{     "BIT",     BIT,         LIT0,     REG_L,  1,  0, 0x45}, // opcode 0x45 = OCT 105
	{     "BIT",     BIT,         LIT0,    MEM_HL,  2,  0, 0x46}, // opcode 0x46 = OCT 106
	{     "BIT",     BIT,         LIT0,     REG_A,  1,  0, 0x47}, // opcode 0x47 = OCT 107
	{     "BIT",     BIT,         LIT1,     REG_B,  1,  0, 0x48}, // opcode 0x48 = OCT 110
	{     "BIT",     BIT,         LIT1,     REG_C,  1,  0, 0x49}, // opcode 0x49 = OCT 111
	{     "BIT",     BIT,         LIT1,     REG_D,  1,  0, 0x4A}, // opcode 0x4A = OCT 112
	{     "BIT",     BIT,         LIT1,     REG_E,  1,  0, 0x4B}, // opcode 0x4B = OCT 113
	{     "BIT",     BIT,         LIT1,     REG_H,  1,  0, 0x4C}, // opcode 0x4C = OCT 114
	{     "BIT",     BIT,         LIT1,     REG_L,  1,  0, 0x4D}, // opcode 0x4D = OCT 115
	{     "BIT",     BIT,         LIT1,    MEM_HL,  2,  0, 0x4E}, // opcode 0x4E = OCT 116
	{     "BIT",     BIT,         LIT1,     REG_A,  1,  0, 0x4F}, // opcode 0x4F = OCT 117
	{     "BIT",     BIT,         LIT2,     REG_B,  1,  0, 0x50}, // opcode 0x50 = OCT 120
	{     "BIT",     BIT,         LIT2,     REG_C,  1,  0, 0x51}, // opcode 0x51 = OCT 121
	{     "BIT",     BIT,         LIT2,     REG_D,  1,  0, 0x52}, // opcode 0x52 = OCT 122
	{     "BIT",     BIT,         LIT2,     REG_E,  1,  0, 0x53}, // opcode 0x53 = OCT 123
	{     "BIT",     BIT,         LIT2,     REG_H,  1,  0, 0x54}, // opcode 0x54 = OCT 124
	{     "BIT",     BIT,         LIT2,     REG_L,  1,  0, 0x55}, // opcode 0x55 = OCT 125
	{     "BIT",     BIT,         LIT2,    MEM_HL,  2,  0, 0x56}, // opcode 0x56 = OCT 126
	{     "BIT",     BIT,         LIT2,     REG_A,  1,  0, 0x57}, // opcode 0x57 = OCT 127
	{     "BIT",     BIT,         LIT3,     REG_B,  1,  0, 0x58}, // opcode 0x58 = OCT 130
	{     "BIT",     BIT,         LIT3,     REG_C,  1,  0, 0x59}, // opcode 0x59 = OCT 131
	{     "BIT",     BIT,         LIT3,     REG_D,  1,  0, 0x5A}, // opcode 0x5A = OCT 132
	{     "BIT",     BIT,         LIT3,     REG_E,  1,  0, 0x5B}, // opcode 0x5B = OCT 133
	{     "BIT",     BIT,         LIT3,     REG_H,  1,  0, 0x5C}, // opcode 0x5C = OCT 134
	{     "BIT",     BIT,         LIT3,     REG_L,  1,  0, 0x5D}, // opcode 0x5D = OCT 135
	{     "BIT",     BIT,         LIT3,    MEM_HL,  2,  0, 0x5E}, // opcode 0x5E = OCT 136
	{     "BIT",     BIT,         LIT3,     REG_A,  1,  0, 0x5F}, // opcode 0x5F = OCT 137
	{     "BIT",     BIT,         LIT4,     REG_B,  1,  0, 0x60}, // opcode 0x60 = OCT 140
	{     "BIT",     BIT,         LIT4,     REG_C,  1,  0, 0x61}, // opcode 0x61 = OCT 141
	{     "BIT",     BIT,         LIT4,     REG_D,  1,  0, 0x62}, // opcode 0x62 = OCT 142
	{     "BIT",     BIT,         LIT4,     REG_E,  1,  0, 0x63}, // opcode 0x63 = OCT 143
	{     "BIT",     BIT,         LIT4,     REG_H,  1,  0, 0x64}, // opcode 0x64 = OCT 144
	{     "BIT",     BIT,         LIT4,     REG_L,  1,  0, 0x65}, // opcode 0x65 = OCT 145
	{     "BIT",     BIT,         LIT4,    MEM_HL,  2,  0, 0x66}, // opcode 0x66 = OCT 146
	{     "BIT",     BIT,         LIT4,     REG_A,  1,  0, 0x67}, // opcode 0x67 = OCT 147
	{     "BIT",     BIT,         LIT5,     REG_B,  1,  0, 0x68}, // opcode 0x68 = OCT 150
	{     "BIT",     BIT,         LIT5,     REG_C,  1,  0, 0x69}, // opcode 0x69 = OCT 151
	{     "BIT",     BIT,         LIT5,     REG_D,  1,  0, 0x6A}, // opcode 0x6A = OCT 152
	{     "BIT",     BIT,         LIT5,     REG_E,  1,  0, 0x6B}, // opcode 0x6B = OCT 153
	{     "BIT",     BIT,         LIT5,     REG_H,  1,  0, 0x6C}, // opcode 0x6C = OCT 154
	{     "BIT",     BIT,         LIT5,     REG_L,  1,  0, 0x6D}, // opcode 0x6D = OCT 155
	{     "BIT",     BIT,         LIT5,    MEM_HL,  2,  0, 0x6E}, // opcode 0x6E = OCT 156
	{     "BIT",     BIT,         LIT5,     REG_A,  1,  0, 0x6F}, // opcode 0x6F = OCT 157
	{     "BIT",     BIT,         LIT6,     REG_B,  1,  0, 0x70}, // opcode 0x70 = OCT 160
	{     "BIT",     BIT,         LIT6,     REG_C,  1,  0, 0x71}, // opcode 0x71 = OCT 161
	{     "BIT",     BIT,         LIT6,     REG_D,  1,  0, 0x72}, // opcode 0x72 = OCT 162
	{     "BIT",     BIT,         LIT6,     REG_E,  1,  0, 0x73}, // opcode 0x73 = OCT 163
	{     "BIT",     BIT,         LIT6,     REG_H,  1,  0, 0x74}, // opcode 0x74 = OCT 164
	{     "BIT",     BIT,         LIT6,     REG_L,  1,  0, 0x75}, // opcode 0x75 = OCT 165
	{     "BIT",     BIT,         LIT6,    MEM_HL,  2,  0, 0x76}, // opcode 0x76 = OCT 166
	{     "BIT",     BIT,         LIT6,     REG_A,  1,  0, 0x77}, // opcode 0x77 = OCT 167
	{     "BIT",     BIT,         LIT7,     REG_B,  1,  0, 0x78}, // opcode 0x78 = OCT 170
	{     "BIT",     BIT,         LIT7,     REG_C,  1,  0, 0x79}, // opcode 0x79 = OCT 171
	{     "BIT",     BIT,         LIT7,     REG_D,  1,  0, 0x7A}, // opcode 0x7A = OCT 172
	{     "BIT",     BIT,         LIT7,     REG_E,  1,  0, 0x7B}, // opcode 0x7B = OCT 173
	{     "BIT",     BIT,         LIT7,     REG_H,  1,  0, 0x7C}, // opcode 0x7C = OCT 174
	{     "BIT",     BIT,         LIT7,     REG_L,  1,  0, 0x7D}, // opcode 0x7D = OCT 175
	{     "BIT",     BIT,         LIT7,    MEM_HL,  2,  0, 0x7E}, // opcode 0x7E = OCT 176
	{     "BIT",     BIT,         LIT7,     REG_A,  1,  0, 0x7F}, // opcode 0x7F = OCT 177
	{     "RES",     RES,         LIT0,     REG_B,  1,  0, 0x80}, // opcode 0x80 = OCT 200
	{     "RES",     RES,         LIT0,     REG_C,  1,  0, 0x81}, // opcode 0x81 = OCT 201
	{     "RES",     RES,         LIT0,     REG_D,  1,  0, 0x82}, // opcode 0x82 = OCT 202
	{     "RES",     RES,         LIT0,     REG_E,  1,  0, 0x83}, // opcode 0x83 = OCT 203
	{     "RES",     RES,         LIT0,     REG_H,  1,  0, 0x84}, // opcode 0x84 = OCT 204
	{     "RES",     RES,         LIT0,     REG_L,  1,  0, 0x85}, // opcode 0x85 = OCT 205
	{     "RES",     RES,         LIT0,    MEM_HL,  3,  0, 0x86}, // opcode 0x86 = OCT 206
	{     "RES",     RES,         LIT0,     REG_A,  1,  0, 0x87}, // opcode 0x87 = OCT 207
	{     "RES",     RES,         LIT1,     REG_B,  1,  0, 0x88}, // opcode 0x88 = OCT 210
	{     "RES",     RES,         LIT1,     REG_C,  1,  0, 0x89}, // opcode 0x89 = OCT 211
	{     "RES",     RES,         LIT1,     REG_D,  1,  0, 0x8A}, // opcode 0x8A = OCT 212
	{     "RES",     RES,         LIT1,     REG_E,  1,  0, 0x8B}, // opcode 0x8B = OCT 213
	{     "RES",     RES,         LIT1,     REG_H,  1,  0, 0x8C}, // opcode 0x8C = OCT 214
	{     "RES",     RES,         LIT1,     REG_L,  1,  0, 0x8D}, // opcode 0x8D = OCT 215
	{     "RES",     RES,         LIT1,    MEM_HL,  3,  0, 0x8E}, // opcode 0x8E = OCT 216
	{     "RES",     RES,         LIT1,     REG_A,  1,  0, 0x8F}, // opcode 0x8F = OCT 217
	{     "RES",     RES,         LIT2,     REG_B,  1,  0, 0x90}, // opcode 0x90 = OCT 220
	{     "RES",     RES,         LIT2,     REG_C,  1,  0, 0x91}, // opcode 0x91 = OCT 221
	{     "RES",     RES,         LIT2,     REG_D,  1,  0, 0x92}, // opcode 0x92 = OCT 222
	{     "RES",     RES,         LIT2,     REG_E,  1,  0, 0x93}, // opcode 0x93 = OCT 223
	{     "RES",     RES,         LIT2,     REG_H,  1,  0, 0x94}, // opcode 0x94 = OCT 224
	{     "RES",     RES,         LIT2,     REG_L,  1,  0, 0x95}, // opcode 0x95 = OCT 225
	{     "RES",     RES,         LIT2,    MEM_HL,  3,  0, 0x96}, // opcode 0x96 = OCT 226
	{     "RES",     RES,         LIT2,     REG_A,  1,  0, 0x97}, // opcode 0x97 = OCT 227
	{     "RES",     RES,         LIT3,     REG_B,  1,  0, 0x98}, // opcode 0x98 = OCT 230
	{     "RES",     RES,         LIT3,     REG_C,  1,  0, 0x99}, // opcode 0x99 = OCT 231
	{     "RES",     RES,         LIT3,     REG_D,  1,  0, 0x9A}, // opcode 0x9A = OCT 232
	{     "RES",     RES,         LIT3,     REG_E,  1,  0, 0x9B}, // opcode 0x9B = OCT 233
	{     "RES",     RES,         LIT3,     REG_H,  1,  0, 0x9C}, // opcode 0x9C = OCT 234
	{     "RES",     RES,         LIT3,     REG_L,  1,  0, 0x9D}, // opcode 0x9D = OCT 235
	{     "RES",     RES,         LIT3,    MEM_HL,  3,  0, 0x9E}, // opcode 0x9E = OCT 236
	{     "RES",     RES,         LIT3,     REG_A,  1,  0, 0x9F}, // opcode 0x9F = OCT 237
	{     "RES",     RES,         LIT4,     REG_B,  1,  0, 0xA0}, // opcode 0xA0 = OCT 240
	{     "RES",     RES,         LIT4,     REG_C,  1,  0, 0xA1}, // opcode 0xA1 = OCT 241
	{     "RES",     RES,         LIT4,     REG_D,  1,  0, 0xA2}, // opcode 0xA2 = OCT 242
	{     "RES",     RES,         LIT4,     REG_E,  1,  0, 0xA3}, // opcode 0xA3 = OCT 243
	{     "RES",     RES,         LIT4,     REG_H,  1,  0, 0xA4}, // opcode 0xA4 = OCT 244
	{     "RES",     RES,         LIT4,     REG_L,  1,  0, 0xA5}, // opcode 0xA5 = OCT 245
	{     "RES",     RES,         LIT4,    MEM_HL,  3,  0, 0xA6}, // opcode 0xA6 = OCT 246
	{     "RES",     RES,         LIT4,     REG_A,  1,  0, 0xA7}, // opcode 0xA7 = OCT 247
	{     "RES",     RES,         LIT5,     REG_B,  1,  0, 0xA8}, // opcode 0xA8 = OCT 250
	{     "RES",     RES,         LIT5,     REG_C,  1,  0, 0xA9}, // opcode 0xA9 = OCT 251
	{     "RES",     RES,         LIT5,     REG_D,  1,  0, 0xAA}, // opcode 0xAA = OCT 252
	{     "RES",     RES,         LIT5,     REG_E,  1,  0, 0xAB}, // opcode 0xAB = OCT 253
	{     "RES",     RES,         LIT5,     REG_H,  1,  0, 0xAC}, // opcode 0xAC = OCT 254
	{     "RES",     RES,         LIT5,     REG_L,  1,  0, 0xAD}, // opcode 0xAD = OCT 255
	{     "RES",     RES,         LIT5,    MEM_HL,  3,  0, 0xAE}, // opcode 0xAE = OCT 256
	{     "RES",     RES,         LIT5,     REG_A,  1,  0, 0xAF}, // opcode 0xAF = OCT 257
	{     "RES",     RES,         LIT6,     REG_B,  1,  0, 0xB0}, // opcode 0xB0 = OCT 260
	{     "RES",     RES,         LIT6,     REG_C,  1,  0, 0xB1}, // opcode 0xB1 = OCT 261
	{     "RES",     RES,         LIT6,     REG_D,  1,  0, 0xB2}, // opcode 0xB2 = OCT 262
	{     "RES",     RES,         LIT6,     REG_E,  1,  0, 0xB3}, // opcode 0xB3 = OCT 263
	{     "RES",     RES,         LIT6,     REG_H,  1,  0, 0xB4}, // opcode 0xB4 = OCT 264
	{     "RES",     RES,         LIT6,     REG_L,  1,  0, 0xB5}, // opcode 0xB5 = OCT 265
	{     "RES",     RES,         LIT6,    MEM_HL,  3,  0, 0xB6}, // opcode 0xB6 = OCT 266
	{     "RES",     RES,         LIT6,     REG_A,  1,  0, 0xB7}, // opcode 0xB7 = OCT 267
	{     "RES",     RES,         LIT7,     REG_B,  1,  0, 0xB8}, // opcode 0xB8 = OCT 270
	{     "RES",     RES,         LIT7,     REG_C,  1,  0, 0xB9}, // opcode 0xB9 = OCT 271
	{     "RES",     RES,         LIT7,     REG_D,  1,  0, 0xBA}, // opcode 0xBA = OCT 272
	{     "RES",     RES,         LIT7,     REG_E,  1,  0, 0xBB}, // opcode 0xBB = OCT 273
	{     "RES",     RES,         LIT7,     REG_H,  1,  0, 0xBC}, // opcode 0xBC = OCT 274
	{     "RES",     RES,         LIT7,     REG_L,  1,  0, 0xBD}, // opcode 0xBD = OCT 275
	{     "RES",     RES,         LIT7,    MEM_HL,  3,  0, 0xBE}, // opcode 0xBE = OCT 276
	{     "RES",     RES,         LIT7,     REG_A,  1,  0, 0xBF}, // opcode 0xBF = OCT 277
	{     "SET",     SET,         LIT0,     REG_B,  1,  0, 0xC0}, // opcode 0xC0 = OCT 300
	{     "SET",     SET,         LIT0,     REG_C,  1,  0, 0xC1}, // opcode 0xC1 = OCT 301
	{     "SET",     SET,         LIT0,     REG_D,  1,  0, 0xC2}, // opcode 0xC2 = OCT 302
	{     "SET",     SET,         LIT0,     REG_E,  1,  0, 0xC3}, // opcode 0xC3 = OCT 303
	{     "SET",     SET,         LIT0,     REG_H,  1,  0, 0xC4}, // opcode 0xC4 = OCT 304
	{     "SET",     SET,         LIT0,     REG_L,  1,  0, 0xC5}, // opcode 0xC5 = OCT 305
	{     "SET",     SET,         LIT0,    MEM_HL,  3,  0, 0xC6}, // opcode 0xC6 = OCT 306
	{     "SET",     SET,         LIT0,     REG_A,  1,  0, 0xC7}, // opcode 0xC7 = OCT 307
	{     "SET",     SET,         LIT1,     REG_B,  1,  0, 0xC8}, // opcode 0xC8 = OCT 310
	{     "SET",     SET,         LIT1,     REG_C,  1,  0, 0xC9}, // opcode 0xC9 = OCT 311
	{     "SET",     SET,         LIT1,     REG_D,  1,  0, 0xCA}, // opcode 0xCA = OCT 312
	{     "SET",     SET,         LIT1,     REG_E,  1,  0, 0xCB}, // opcode 0xCB = OCT 313
	{     "SET",     SET,         LIT1,     REG_H,  1,  0, 0xCC}, // opcode 0xCC = OCT 314
	{     "SET",     SET,         LIT1,     REG_L,  1,  0, 0xCD}, // opcode 0xCD = OCT 315
	{     "SET",     SET,         LIT1,    MEM_HL,  3,  0, 0xCE}, // opcode 0xCE = OCT 316
	{     "SET",     SET,         LIT1,     REG_A,  1,  0, 0xCF}, // opcode 0xCF = OCT 317
	{     "SET",     SET,         LIT2,     REG_B,  1,  0, 0xD0}, // opcode 0xD0 = OCT 320
	{     "SET",     SET,         LIT2,     REG_C,  1,  0, 0xD1}, // opcode 0xD1 = OCT 321
	{     "SET",     SET,         LIT2,     REG_D,  1,  0, 0xD2}, // opcode 0xD2 = OCT 322
	{     "SET",     SET,         LIT2,     REG_E,  1,  0, 0xD3}, // opcode 0xD3 = OCT 323
	{     "SET",     SET,         LIT2,     REG_H,  1,  0, 0xD4}, // opcode 0xD4 = OCT 324
	{     "SET",     SET,         LIT2,     REG_L,  1,  0, 0xD5}, // opcode 0xD5 = OCT 325
	{     "SET",     SET,         LIT2,    MEM_HL,  3,  0, 0xD6}, // opcode 0xD6 = OCT 326
	{     "SET",     SET,         LIT2,     REG_A,  1,  0, 0xD7}, // opcode 0xD7 = OCT 327
	{     "SET",     SET,         LIT3,     REG_B,  1,  0, 0xD8}, // opcode 0xD8 = OCT 330
	{     "SET",     SET,         LIT3,     REG_C,  1,  0, 0xD9}, // opcode 0xD9 = OCT 331
	{     "SET",     SET,         LIT3,     REG_D,  1,  0, 0xDA}, // opcode 0xDA = OCT 332
	{     "SET",     SET,         LIT3,     REG_E,  1,  0, 0xDB}, // opcode 0xDB = OCT 333
	{     "SET",     SET,         LIT3,     REG_H,  1,  0, 0xDC}, // opcode 0xDC = OCT 334
	{     "SET",     SET,         LIT3,     REG_L,  1,  0, 0xDD}, // opcode 0xDD = OCT 335
	{     "SET",     SET,         LIT3,    MEM_HL,  3,  0, 0xDE}, // opcode 0xDE = OCT 336
	{     "SET",     SET,         LIT3,     REG_A,  1,  0, 0xDF}, // opcode 0xDF = OCT 337
	{     "SET",     SET,         LIT4,     REG_B,  1,  0, 0xE0}, // opcode 0xE0 = OCT 340
	{     "SET",     SET,         LIT4,     REG_C,  1,  0, 0xE1}, // opcode 0xE1 = OCT 341
	{     "SET",     SET,         LIT4,     REG_D,  1,  0, 0xE2}, // opcode 0xE2 = OCT 342
	{     "SET",     SET,         LIT4,     REG_E,  1,  0, 0xE3}, // opcode 0xE3 = OCT 343
	{     "SET",     SET,         LIT4,     REG_H,  1,  0, 0xE4}, // opcode 0xE4 = OCT 344
	{     "SET",     SET,         LIT4,     REG_L,  1,  0, 0xE5}, // opcode 0xE5 = OCT 345
	{     "SET",     SET,         LIT4,    MEM_HL,  3,  0, 0xE6}, // opcode 0xE6 = OCT 346
	{     "SET",     SET,         LIT4,     REG_A,  1,  0, 0xE7}, // opcode 0xE7 = OCT 347
	{     "SET",     SET,         LIT5,     REG_B,  1,  0, 0xE8}, // opcode 0xE8 = OCT 350
	{     "SET",     SET,         LIT5,     REG_C,  1,  0, 0xE9}, // opcode 0xE9 = OCT 351
	{     "SET",     SET,         LIT5,     REG_D,  1,  0, 0xEA}, // opcode 0xEA = OCT 352
	{     "SET",     SET,         LIT5,     REG_E,  1,  0, 0xEB}, // opcode 0xEB = OCT 353
	{     "SET",     SET,         LIT5,     REG_H,  1,  0, 0xEC}, // opcode 0xEC = OCT 354
	{     "SET",     SET,         LIT5,     REG_L,  1,  0, 0xED}, // opcode 0xED = OCT 355
	{     "SET",     SET,         LIT5,    MEM_HL,  3,  0, 0xEE}, // opcode 0xEE = OCT 356
	{     "SET",     SET,         LIT5,     REG_A,  1,  0, 0xEF}, // opcode 0xEF = OCT 357
	{     "SET",     SET,         LIT6,     REG_B,  1,  0, 0xF0}, // opcode 0xF0 = OCT 360
	{     "SET",     SET,         LIT6,     REG_C,  1,  0, 0xF1}, // opcode 0xF1 = OCT 361
	{     "SET",     SET,         LIT6,     REG_D,  1,  0, 0xF2}, // opcode 0xF2 = OCT 362
	{     "SET",     SET,         LIT6,     REG_E,  1,  0, 0xF3}, // opcode 0xF3 = OCT 363
	{     "SET",     SET,         LIT6,     REG_H,  1,  0, 0xF4}, // opcode 0xF4 = OCT 364
	{     "SET",     SET,         LIT6,     REG_L,  1,  0, 0xF5}, // opcode 0xF5 = OCT 365
	{     "SET",     SET,         LIT6,    MEM_HL,  3,  0, 0xF6}, // opcode 0xF6 = OCT 366
	{     "SET",     SET,         LIT6,     REG_A,  1,  0, 0xF7}, // opcode 0xF7 = OCT 367
	{     "SET",     SET,         LIT7,     REG_B,  1,  0, 0xF8}, // opcode 0xF8 = OCT 370
	{     "SET",     SET,         LIT7,     REG_C,  1,  0, 0xF9}, // opcode 0xF9 = OCT 371
	{     "SET",     SET,         LIT7,     REG_D,  1,  0, 0xFA}, // opcode 0xFA = OCT 372
	{     "SET",     SET,         LIT7,     REG_E,  1,  0, 0xFB}, // opcode 0xFB = OCT 373
	{     "SET",     SET,         LIT7,     REG_H,  1,  0, 0xFC}, // opcode 0xFC = OCT 374
	{     "SET",     SET,         LIT7,     REG_L,  1,  0, 0xFD}, // opcode 0xFD = OCT 375
	{     "SET",     SET,         LIT7,    MEM_HL,  3,  0, 0xFE}, // opcode 0xFE = OCT 376
	{     "SET",     SET,         LIT7,     REG_A,  1,  0, 0xFF}, // opcode 0xFF = OCT 377
};
