--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf ucf.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_50mhz
------------+------------+------------+------------+------------+-------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                   | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)  | Phase  |
------------+------------+------------+------------+------------+-------------------+--------+
BTN<0>      |    5.652(R)|      SLOW  |   -0.333(R)|      SLOW  |clk_50mhz_IBUF_BUFG|   0.000|
BTN<1>      |    5.857(R)|      SLOW  |   -0.019(R)|      SLOW  |clk_50mhz_IBUF_BUFG|   0.000|
BTN<2>      |    5.703(R)|      SLOW  |   -0.791(R)|      SLOW  |clk_50mhz_IBUF_BUFG|   0.000|
BTN<3>      |    4.574(R)|      SLOW  |   -0.100(R)|      SLOW  |clk_50mhz_IBUF_BUFG|   0.000|
SW<0>       |    8.074(R)|      SLOW  |   -1.366(R)|      FAST  |clk_50mhz_IBUF_BUFG|   0.000|
SW<1>       |    8.251(R)|      SLOW  |   -0.840(R)|      SLOW  |clk_50mhz_IBUF_BUFG|   0.000|
SW<5>       |    6.887(R)|      SLOW  |   -1.501(R)|      FAST  |clk_50mhz_IBUF_BUFG|   0.000|
SW<6>       |   10.184(R)|      SLOW  |   -1.484(R)|      FAST  |clk_50mhz_IBUF_BUFG|   0.000|
SW<7>       |    7.279(R)|      SLOW  |   -1.698(R)|      FAST  |clk_50mhz_IBUF_BUFG|   0.000|
------------+------------+------------+------------+------------+-------------------+--------+

Clock SW<2> to Pad
------------+-----------------+------------+-----------------+------------+------------------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                                    | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)                   | Phase  |
------------+-----------------+------------+-----------------+------------+------------------------------------+--------+
LED<4>      |        16.053(F)|      SLOW  |         8.152(F)|      FAST  |M8/ALU_Ctr[2]_GND_10_o_Mux_10_o_BUFG|   0.000|
------------+-----------------+------------+-----------------+------------+------------------------------------+--------+

Clock SW<3> to Pad
------------+-----------------+------------+-----------------+------------+------------------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                                    | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)                   | Phase  |
------------+-----------------+------------+-----------------+------------+------------------------------------+--------+
LED<4>      |        16.524(F)|      SLOW  |         8.416(F)|      FAST  |M8/ALU_Ctr[2]_GND_10_o_Mux_10_o_BUFG|   0.000|
------------+-----------------+------------+-----------------+------------+------------------------------------+--------+

Clock SW<4> to Pad
------------+-----------------+------------+-----------------+------------+------------------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                                    | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)                   | Phase  |
------------+-----------------+------------+-----------------+------------+------------------------------------+--------+
LED<4>      |        16.298(F)|      SLOW  |         8.310(F)|      FAST  |M8/ALU_Ctr[2]_GND_10_o_Mux_10_o_BUFG|   0.000|
------------+-----------------+------------+-----------------+------------+------------------------------------+--------+

Clock clk_50mhz to Pad
------------+-----------------+------------+-----------------+------------+-------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                   | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)  | Phase  |
------------+-----------------+------------+-----------------+------------+-------------------+--------+
AN<0>       |         8.415(R)|      SLOW  |         3.927(R)|      FAST  |clk_50mhz_IBUF_BUFG|   0.000|
AN<1>       |         8.431(R)|      SLOW  |         3.986(R)|      FAST  |clk_50mhz_IBUF_BUFG|   0.000|
AN<2>       |         8.344(R)|      SLOW  |         3.601(R)|      FAST  |clk_50mhz_IBUF_BUFG|   0.000|
AN<3>       |         8.377(R)|      SLOW  |         3.752(R)|      FAST  |clk_50mhz_IBUF_BUFG|   0.000|
LED<0>      |         8.359(R)|      SLOW  |         4.501(R)|      FAST  |clk_50mhz_IBUF_BUFG|   0.000|
LED<1>      |         8.342(R)|      SLOW  |         4.492(R)|      FAST  |clk_50mhz_IBUF_BUFG|   0.000|
LED<2>      |         8.267(R)|      SLOW  |         4.435(R)|      FAST  |clk_50mhz_IBUF_BUFG|   0.000|
LED<3>      |         9.057(R)|      SLOW  |         4.945(R)|      FAST  |clk_50mhz_IBUF_BUFG|   0.000|
LED<5>      |        23.887(R)|      SLOW  |         5.991(R)|      FAST  |clk_50mhz_IBUF_BUFG|   0.000|
LED<6>      |         7.517(R)|      SLOW  |         3.921(R)|      FAST  |clk_50mhz_IBUF_BUFG|   0.000|
SEGMENT<0>  |        10.931(R)|      SLOW  |         4.230(R)|      FAST  |clk_50mhz_IBUF_BUFG|   0.000|
SEGMENT<1>  |        10.720(R)|      SLOW  |         4.257(R)|      FAST  |clk_50mhz_IBUF_BUFG|   0.000|
SEGMENT<2>  |        10.971(R)|      SLOW  |         4.735(R)|      FAST  |clk_50mhz_IBUF_BUFG|   0.000|
SEGMENT<3>  |        11.116(R)|      SLOW  |         4.588(R)|      FAST  |clk_50mhz_IBUF_BUFG|   0.000|
SEGMENT<4>  |        10.845(R)|      SLOW  |         4.696(R)|      FAST  |clk_50mhz_IBUF_BUFG|   0.000|
SEGMENT<5>  |        10.893(R)|      SLOW  |         4.499(R)|      FAST  |clk_50mhz_IBUF_BUFG|   0.000|
SEGMENT<6>  |        10.759(R)|      SLOW  |         4.411(R)|      FAST  |clk_50mhz_IBUF_BUFG|   0.000|
SEGMENT<7>  |         9.715(R)|      SLOW  |         4.784(R)|      FAST  |clk_50mhz_IBUF_BUFG|   0.000|
------------+-----------------+------------+-----------------+------------+-------------------+--------+

Clock to Setup on destination clock SW<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW<2>          |         |         |    1.419|    1.419|
SW<3>          |         |         |    0.199|    0.199|
SW<4>          |         |         |    0.648|    0.648|
clk_50mhz      |         |         |   12.414|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW<2>          |         |         |    1.042|    1.042|
SW<3>          |         |         |   -0.065|   -0.065|
SW<4>          |         |         |    0.384|    0.384|
clk_50mhz      |         |         |   12.414|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW<2>          |         |         |    1.187|    1.187|
SW<3>          |         |         |    0.041|    0.041|
SW<4>          |         |         |    0.490|    0.490|
clk_50mhz      |         |         |   12.414|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_50mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW<2>          |    6.533|    8.923|         |         |
SW<3>          |    7.625|    8.923|    4.550|    4.550|
SW<4>          |    8.240|    8.923|         |         |
clk_50mhz      |    6.291|    3.371|    3.774|         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW<1>          |LED<7>         |    5.849|
---------------+---------------+---------+


Analysis completed Sun Mar 22 19:40:30 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 171 MB



