$date
	Sun Oct 23 07:49:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#762592
b101 !
1"
#762594
b101 &
b101 %
1$
#762595
0"
#762598
b10000 &
b10000 %
#762602
b1000 &
b1000 %
#762606
b100 &
b100 %
#762610
b10 &
b10 %
#762614
b1 &
1#
b1 %
#762618
b0 &
b0 %
0#
0$
#1830416
b11 !
1"
#1830418
b11 &
b11 %
1$
#1830419
0"
#1830422
b1010 &
b1010 %
#1830426
b101 &
b101 %
#1830430
b10000 &
b10000 %
#1830434
b1000 &
b1000 %
#1830438
b100 &
b100 %
#1830442
b10 &
b10 %
#1830446
b1 &
1#
b1 %
#1830450
b0 &
b0 %
0#
0$
#2780598
b1011 &
b1011 %
1$
b1011 !
1"
#2780599
0"
#2780602
b100010 &
b100010 %
#2780606
b10001 &
b10001 %
#2780610
b110100 &
b110100 %
#2780614
b11010 &
b11010 %
#2780618
b1101 &
b1101 %
#2780622
b101000 &
b101000 %
#2780626
b10100 &
b10100 %
#2780630
b1010 &
b1010 %
#2780634
b101 &
b101 %
#2780638
b10000 &
b10000 %
#2780642
b1000 &
b1000 %
#2780646
b100 &
b100 %
#2780650
b10 &
b10 %
#2780654
b1 &
1#
b1 %
#2780658
b0 &
b0 %
0#
0$
#4500012
