

================================================================
== Vivado HLS Report for 'dct_dct_1d2'
================================================================
* Date:           Tue Jul  5 15:37:23 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        dct_prj
* Solution:       solution2
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      5.79|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   97|   97|   97|   97|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- DCT_Outer_Loop   |   96|   96|        12|          -|          -|     8|    no    |
        | + DCT_Inner_Loop  |    9|    9|         3|          1|          1|     8|    yes   |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|       0|      65|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        0|      -|      15|      15|
|Multiplexer      |        -|      -|       -|      42|
|Register         |        -|      -|     102|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      1|     117|     122|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------------------+----------------------------------+--------------+
    |               Instance              |              Module              |  Expression  |
    +-------------------------------------+----------------------------------+--------------+
    |dct_mac_muladd_15s_16s_32ns_32_1_U1  |dct_mac_muladd_15s_16s_32ns_32_1  | i0 + i1 * i2 |
    +-------------------------------------+----------------------------------+--------------+

    * Memory: 
    +-------------------+-----------------------------+---------+----+----+------+-----+------+-------------+
    |       Memory      |            Module           | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+-----------------------------+---------+----+----+------+-----+------+-------------+
    |dct_coeff_table_U  |dct_dct_1d2_dct_coeff_table  |        0|  15|  15|    64|   15|     1|          960|
    +-------------------+-----------------------------+---------+----+----+------+-----+------+-------------+
    |Total              |                             |        0|  15|  15|    64|   15|     1|          960|
    +-------------------+-----------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |k_1_fu_165_p2        |     +    |      0|  0|   4|           4|           1|
    |n_1_fu_203_p2        |     +    |      0|  0|   4|           4|           1|
    |tmp_11_fu_213_p2     |     +    |      0|  0|   8|           8|           8|
    |tmp_12_fu_223_p2     |     +    |      0|  0|   8|           8|           8|
    |tmp_9_fu_175_p2      |     +    |      0|  0|   8|           8|           8|
    |tmp_s_fu_243_p2      |     +    |      0|  0|  29|          13|          29|
    |exitcond1_fu_159_p2  |   icmp   |      0|  0|   2|           4|           5|
    |exitcond_fu_197_p2   |   icmp   |      0|  0|   2|           4|           5|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  65|          53|          65|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |   1|          5|    1|          5|
    |ap_reg_ppiten_pp0_it2  |   1|          2|    1|          2|
    |k_reg_101              |   4|          2|    4|          8|
    |n_reg_112              |   4|          2|    4|          8|
    |tmp1_reg_123           |  32|          2|   32|         64|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  42|         13|   42|         87|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   4|   0|    4|          0|
    |ap_reg_ppiten_pp0_it0                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                  |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond_reg_297_pp0_it1  |   1|   0|    1|          0|
    |dct_coeff_table_load_reg_316           |  15|   0|   15|          0|
    |dst_addr_reg_287                       |   6|   0|    6|          0|
    |exitcond_reg_297                       |   1|   0|    1|          0|
    |k_1_reg_282                            |   4|   0|    4|          0|
    |k_reg_101                              |   4|   0|    4|          0|
    |n_reg_112                              |   4|   0|    4|          0|
    |src_load_reg_321                       |  16|   0|   16|          0|
    |tmp1_reg_123                           |  32|   0|   32|          0|
    |tmp_18_cast_reg_268                    |   4|   0|    8|          4|
    |tmp_20_cast_reg_273                    |   4|   0|    8|          4|
    |tmp_24_cast_reg_292                    |   4|   0|    8|          4|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 102|   0|  114|         12|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |  dct_dct_1d2 | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |  dct_dct_1d2 | return value |
|ap_start      |  in |    1| ap_ctrl_hs |  dct_dct_1d2 | return value |
|ap_done       | out |    1| ap_ctrl_hs |  dct_dct_1d2 | return value |
|ap_idle       | out |    1| ap_ctrl_hs |  dct_dct_1d2 | return value |
|ap_ready      | out |    1| ap_ctrl_hs |  dct_dct_1d2 | return value |
|src_address0  | out |    6|  ap_memory |      src     |     array    |
|src_ce0       | out |    1|  ap_memory |      src     |     array    |
|src_q0        |  in |   16|  ap_memory |      src     |     array    |
|tmp_2         |  in |    4|   ap_none  |     tmp_2    |    scalar    |
|dst_address0  | out |    6|  ap_memory |      dst     |     array    |
|dst_ce0       | out |    1|  ap_memory |      dst     |     array    |
|dst_we0       | out |    1|  ap_memory |      dst     |     array    |
|dst_d0        | out |   16|  ap_memory |      dst     |     array    |
|tmp_21        |  in |    4|   ap_none  |    tmp_21    |    scalar    |
+--------------+-----+-----+------------+--------------+--------------+

