Source Block: hdl/projects/fmcjesdadc1/a5soc/system_top.v@263:273@HdlIdDef
  wire    [  3:0]   rx_rst_state_s;
  wire              rx_lane_aligned_s;
  wire    [  3:0]   rx_analog_reset_s;
  wire    [  3:0]   rx_digital_reset_s;
  wire    [  3:0]   rx_cdr_locked_s;
  wire    [  3:0]   rx_cal_busy_s;
  wire              rx_pll_locked_s;
  wire    [ 15:0]   rx_xcvr_status_s;

  // instantiations


Diff Content:
- 268   wire    [  3:0]   rx_cal_busy_s;

Clone Blocks:
Clone Blocks 1:
hdl/projects/usdrx1/a5gt/system_top.v@278:288
  wire              rx_lane_aligned_s;
  wire    [  7:0]   rx_analog_reset_s;
  wire    [  7:0]   rx_digital_reset_s;
  wire    [  7:0]   rx_cdr_locked_s;
  wire    [  7:0]   rx_cal_busy_s;
  wire              rx_pll_locked_s;
  wire    [ 22:0]   rx_xcvr_status_s;
  wire    [  7:0]   rx_sof;
  wire    [  3:0]   sync_raddr;
  wire              sync_signal;


Clone Blocks 2:
hdl/projects/usdrx1/a5gt/system_top.v@275:285
  wire              rx_err_s;
  wire              rx_ready_s;
  wire    [  3:0]   rx_rst_state_s;
  wire              rx_lane_aligned_s;
  wire    [  7:0]   rx_analog_reset_s;
  wire    [  7:0]   rx_digital_reset_s;
  wire    [  7:0]   rx_cdr_locked_s;
  wire    [  7:0]   rx_cal_busy_s;
  wire              rx_pll_locked_s;
  wire    [ 22:0]   rx_xcvr_status_s;
  wire    [  7:0]   rx_sof;

Clone Blocks 3:
hdl/projects/usdrx1/a5gt/system_top.v@279:289
  wire    [  7:0]   rx_analog_reset_s;
  wire    [  7:0]   rx_digital_reset_s;
  wire    [  7:0]   rx_cdr_locked_s;
  wire    [  7:0]   rx_cal_busy_s;
  wire              rx_pll_locked_s;
  wire    [ 22:0]   rx_xcvr_status_s;
  wire    [  7:0]   rx_sof;
  wire    [  3:0]   sync_raddr;
  wire              sync_signal;

  // ethernet transmit clock

Clone Blocks 4:
hdl/projects/fmcjesdadc1/a5gt/system_top.v@193:203
  wire    [  3:0]   rx_analog_reset_s;
  wire    [  3:0]   rx_digital_reset_s;
  wire    [  3:0]   rx_cdr_locked_s;
  wire    [  3:0]   rx_cal_busy_s;
  wire              rx_pll_locked_s;
  wire    [ 15:0]   rx_xcvr_status_s;

  // ethernet transmit clock

  assign eth_tx_clk = (eth_tx_mode_1g_s == 1'b1) ? sys_125m_clk :
    (eth_tx_mode_10m_100m_n_s == 1'b0) ? sys_25m_clk : sys_2m5_clk;

Clone Blocks 5:
hdl/projects/usdrx1/a5gt/system_top.v@274:284
  wire              rx_sysref_s;
  wire              rx_err_s;
  wire              rx_ready_s;
  wire    [  3:0]   rx_rst_state_s;
  wire              rx_lane_aligned_s;
  wire    [  7:0]   rx_analog_reset_s;
  wire    [  7:0]   rx_digital_reset_s;
  wire    [  7:0]   rx_cdr_locked_s;
  wire    [  7:0]   rx_cal_busy_s;
  wire              rx_pll_locked_s;
  wire    [ 22:0]   rx_xcvr_status_s;

Clone Blocks 6:
hdl/projects/fmcjesdadc1/a5soc/system_top.v@262:272
  wire              rx_ready_s;
  wire    [  3:0]   rx_rst_state_s;
  wire              rx_lane_aligned_s;
  wire    [  3:0]   rx_analog_reset_s;
  wire    [  3:0]   rx_digital_reset_s;
  wire    [  3:0]   rx_cdr_locked_s;
  wire    [  3:0]   rx_cal_busy_s;
  wire              rx_pll_locked_s;
  wire    [ 15:0]   rx_xcvr_status_s;

  // instantiations

Clone Blocks 7:
hdl/projects/fmcjesdadc1/a5gt/system_top.v@190:200
  wire              rx_ready_s;
  wire    [  3:0]   rx_rst_state_s;
  wire              rx_lane_aligned_s;
  wire    [  3:0]   rx_analog_reset_s;
  wire    [  3:0]   rx_digital_reset_s;
  wire    [  3:0]   rx_cdr_locked_s;
  wire    [  3:0]   rx_cal_busy_s;
  wire              rx_pll_locked_s;
  wire    [ 15:0]   rx_xcvr_status_s;

  // ethernet transmit clock

Clone Blocks 8:
hdl/projects/fmcjesdadc1/a5soc/system_top.v@265:275
  wire    [  3:0]   rx_analog_reset_s;
  wire    [  3:0]   rx_digital_reset_s;
  wire    [  3:0]   rx_cdr_locked_s;
  wire    [  3:0]   rx_cal_busy_s;
  wire              rx_pll_locked_s;
  wire    [ 15:0]   rx_xcvr_status_s;

  // instantiations

  always @(posedge rx_clk) begin
    rx_sysref_m1 <= rx_sysref_s;

Clone Blocks 9:
hdl/projects/usdrx1/a5gt/system_top.v@280:290
  wire    [  7:0]   rx_digital_reset_s;
  wire    [  7:0]   rx_cdr_locked_s;
  wire    [  7:0]   rx_cal_busy_s;
  wire              rx_pll_locked_s;
  wire    [ 22:0]   rx_xcvr_status_s;
  wire    [  7:0]   rx_sof;
  wire    [  3:0]   sync_raddr;
  wire              sync_signal;

  // ethernet transmit clock


Clone Blocks 10:
hdl/projects/fmcjesdadc1/a5soc/system_top.v@260:270
  wire              rx_sysref_s;
  wire              rx_err_s;
  wire              rx_ready_s;
  wire    [  3:0]   rx_rst_state_s;
  wire              rx_lane_aligned_s;
  wire    [  3:0]   rx_analog_reset_s;
  wire    [  3:0]   rx_digital_reset_s;
  wire    [  3:0]   rx_cdr_locked_s;
  wire    [  3:0]   rx_cal_busy_s;
  wire              rx_pll_locked_s;
  wire    [ 15:0]   rx_xcvr_status_s;

Clone Blocks 11:
hdl/projects/fmcjesdadc1/a5gt/system_top.v@189:199
  wire              rx_err_s;
  wire              rx_ready_s;
  wire    [  3:0]   rx_rst_state_s;
  wire              rx_lane_aligned_s;
  wire    [  3:0]   rx_analog_reset_s;
  wire    [  3:0]   rx_digital_reset_s;
  wire    [  3:0]   rx_cdr_locked_s;
  wire    [  3:0]   rx_cal_busy_s;
  wire              rx_pll_locked_s;
  wire    [ 15:0]   rx_xcvr_status_s;


Clone Blocks 12:
hdl/projects/fmcjesdadc1/a5gt/system_top.v@191:201
  wire    [  3:0]   rx_rst_state_s;
  wire              rx_lane_aligned_s;
  wire    [  3:0]   rx_analog_reset_s;
  wire    [  3:0]   rx_digital_reset_s;
  wire    [  3:0]   rx_cdr_locked_s;
  wire    [  3:0]   rx_cal_busy_s;
  wire              rx_pll_locked_s;
  wire    [ 15:0]   rx_xcvr_status_s;

  // ethernet transmit clock


Clone Blocks 13:
hdl/projects/fmcjesdadc1/a5soc/system_top.v@258:268
  wire    [127:0]   rx_data_s;
  wire              rx_sw_rstn_s;
  wire              rx_sysref_s;
  wire              rx_err_s;
  wire              rx_ready_s;
  wire    [  3:0]   rx_rst_state_s;
  wire              rx_lane_aligned_s;
  wire    [  3:0]   rx_analog_reset_s;
  wire    [  3:0]   rx_digital_reset_s;
  wire    [  3:0]   rx_cdr_locked_s;
  wire    [  3:0]   rx_cal_busy_s;

Clone Blocks 14:
hdl/projects/fmcjesdadc1/a5gt/system_top.v@188:198
  wire              rx_sysref_s;
  wire              rx_err_s;
  wire              rx_ready_s;
  wire    [  3:0]   rx_rst_state_s;
  wire              rx_lane_aligned_s;
  wire    [  3:0]   rx_analog_reset_s;
  wire    [  3:0]   rx_digital_reset_s;
  wire    [  3:0]   rx_cdr_locked_s;
  wire    [  3:0]   rx_cal_busy_s;
  wire              rx_pll_locked_s;
  wire    [ 15:0]   rx_xcvr_status_s;

Clone Blocks 15:
hdl/projects/fmcjesdadc1/a5soc/system_top.v@261:271
  wire              rx_err_s;
  wire              rx_ready_s;
  wire    [  3:0]   rx_rst_state_s;
  wire              rx_lane_aligned_s;
  wire    [  3:0]   rx_analog_reset_s;
  wire    [  3:0]   rx_digital_reset_s;
  wire    [  3:0]   rx_cdr_locked_s;
  wire    [  3:0]   rx_cal_busy_s;
  wire              rx_pll_locked_s;
  wire    [ 15:0]   rx_xcvr_status_s;


Clone Blocks 16:
hdl/projects/fmcjesdadc1/a5soc/system_top.v@259:269
  wire              rx_sw_rstn_s;
  wire              rx_sysref_s;
  wire              rx_err_s;
  wire              rx_ready_s;
  wire    [  3:0]   rx_rst_state_s;
  wire              rx_lane_aligned_s;
  wire    [  3:0]   rx_analog_reset_s;
  wire    [  3:0]   rx_digital_reset_s;
  wire    [  3:0]   rx_cdr_locked_s;
  wire    [  3:0]   rx_cal_busy_s;
  wire              rx_pll_locked_s;

Clone Blocks 17:
hdl/projects/fmcjesdadc1/a5soc/system_top.v@264:274
  wire              rx_lane_aligned_s;
  wire    [  3:0]   rx_analog_reset_s;
  wire    [  3:0]   rx_digital_reset_s;
  wire    [  3:0]   rx_cdr_locked_s;
  wire    [  3:0]   rx_cal_busy_s;
  wire              rx_pll_locked_s;
  wire    [ 15:0]   rx_xcvr_status_s;

  // instantiations

  always @(posedge rx_clk) begin

Clone Blocks 18:
hdl/projects/fmcjesdadc1/a5gt/system_top.v@192:202
  wire              rx_lane_aligned_s;
  wire    [  3:0]   rx_analog_reset_s;
  wire    [  3:0]   rx_digital_reset_s;
  wire    [  3:0]   rx_cdr_locked_s;
  wire    [  3:0]   rx_cal_busy_s;
  wire              rx_pll_locked_s;
  wire    [ 15:0]   rx_xcvr_status_s;

  // ethernet transmit clock

  assign eth_tx_clk = (eth_tx_mode_1g_s == 1'b1) ? sys_125m_clk :

Clone Blocks 19:
hdl/projects/fmcjesdadc1/a5gt/system_top.v@187:197
  wire              rx_sw_rstn_s;
  wire              rx_sysref_s;
  wire              rx_err_s;
  wire              rx_ready_s;
  wire    [  3:0]   rx_rst_state_s;
  wire              rx_lane_aligned_s;
  wire    [  3:0]   rx_analog_reset_s;
  wire    [  3:0]   rx_digital_reset_s;
  wire    [  3:0]   rx_cdr_locked_s;
  wire    [  3:0]   rx_cal_busy_s;
  wire              rx_pll_locked_s;

Clone Blocks 20:
hdl/projects/fmcjesdadc1/a5gt/system_top.v@186:196
  wire    [127:0]   rx_data_s;
  wire              rx_sw_rstn_s;
  wire              rx_sysref_s;
  wire              rx_err_s;
  wire              rx_ready_s;
  wire    [  3:0]   rx_rst_state_s;
  wire              rx_lane_aligned_s;
  wire    [  3:0]   rx_analog_reset_s;
  wire    [  3:0]   rx_digital_reset_s;
  wire    [  3:0]   rx_cdr_locked_s;
  wire    [  3:0]   rx_cal_busy_s;

