Fitter Route Stage Report for quartus_compile
Thu Apr 27 14:50:18 2023
Quartus Prime Version 21.4.0 Build 67 12/06/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Routing Usage Summary
  3. Route Messages
  4. Estimated Delay Added for Hold Timing Summary
  5. Estimated Delay Added for Hold Timing Details
  6. Global Router Wire Utilization Map
  7. Peak Wire Demand Summary
  8. Peak Wire Demand Details
  9. Peak Total Grid Crossings



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------+
; Routing Usage Summary                                        ;
+--------------------------------+-----------------------------+
; Routing Resource Type          ; Usage                       ;
+--------------------------------+-----------------------------+
; Block Input Muxes              ; 0 / 675,444 ( 0 % )         ;
; Block interconnects            ; 2,889 / 9,132,912 ( < 1 % ) ;
; C16 interconnects              ; 0 / 226,512 ( 0 % )         ;
; C2 interconnects               ; 115 / 1,359,072 ( < 1 % )   ;
; C3 interconnects               ; 47 / 2,758,032 ( < 1 % )    ;
; C4 interconnects               ; 86 / 1,772,208 ( < 1 % )    ;
; CLOCK_INVERTs                  ; 2 / 7,616 ( < 1 % )         ;
; DCM_muxes                      ; 0 / 1,632 ( 0 % )           ;
; Direct links                   ; 2,271 / 9,132,912 ( < 1 % ) ;
; GAP Interconnects              ; 0 / 267,192 ( 0 % )         ;
; GAPs                           ; 0 / 29,304 ( 0 % )          ;
; HIO Buffers                    ; 0 / 209,664 ( 0 % )         ;
; Horizontal Buffers             ; 0 / 176,364 ( 0 % )         ;
; Horizontal_clock_segment_muxes ; 0 / 7,488 ( 0 % )           ;
; Programmable Inverts           ; 6 / 318,960 ( < 1 % )       ;
; R10 interconnects              ; 58 / 2,456,208 ( < 1 % )    ;
; R2 interconnects               ; 189 / 2,265,120 ( < 1 % )   ;
; R24 interconnects              ; 1 / 293,040 ( < 1 % )       ;
; R24/C16 interconnect drivers   ; 1 / 453,024 ( < 1 % )       ;
; R4 interconnects               ; 158 / 3,248,028 ( < 1 % )   ;
; Row Clock Tap-Offs             ; 167 / 725,544 ( < 1 % )     ;
; Switchbox_clock_muxes          ; 6 / 41,600 ( < 1 % )        ;
; Vertical_seam_tap_muxes        ; 6 / 22,848 ( < 1 % )        ;
+--------------------------------+-----------------------------+


+----------------+
; Route Messages ;
+----------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 40 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 21.4.0 Build 67 12/06/2021 SC Pro Edition
    Info: Processing started: Thu Apr 27 14:42:37 2023
    Info: System process ID: 101057
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off quartus_compile -c quartus_compile
Info: Using INI file /home/dirren/IntelHLS/matvec/test-fpga.prj/quartus/quartus.ini
Info: qfit2_default_script.tcl version: #1
Info: Project  = quartus_compile
Info: Revision = quartus_compile
Info (170193): Fitter routing operations beginning
Info (20215): Router estimated peak short interconnect demand : 1% of left directional wire in region X152_Y216 to X159_Y223
    Info (20265): Estimated peak short right directional wire demand : 0% in region X152_Y216 to X159_Y223
    Info (20265): Estimated peak short left directional wire demand : 1% in region X152_Y216 to X159_Y223
    Info (20265): Estimated peak short up directional wire demand : 0% in region X0_Y0 to X7_Y7
    Info (20265): Estimated peak short down directional wire demand : 0% in region X136_Y248 to X143_Y255
Info (20215): Router estimated peak long high speed interconnect demand : 25% of up directional wire in region X152_Y216 to X159_Y223
    Info (20265): Estimated peak long high speed right directional wire demand : 14% in region X144_Y216 to X151_Y223
    Info (20265): Estimated peak long high speed left directional wire demand : 8% in region X144_Y216 to X151_Y223
    Info (20265): Estimated peak long high speed up directional wire demand : 25% in region X152_Y216 to X159_Y223
    Info (20265): Estimated peak long high speed down directional wire demand : 15% in region X152_Y224 to X159_Y231
    Info (20315): Note that the router may use short wires to implement long connections at higher delay
Info (170239): Router is attempting to preserve 0.05 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements.
Info (11888): Total time spent on timing analysis during Routing is 0.42 seconds.
Info (16607): Fitter routing operations ending: elapsed time is 00:01:31


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                        ; Destination Register                                                                                                                                                                                                                                           ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|i_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x_out_c0_exit23_2_tpl_reg1_q[0] ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[0]  ; 0.202             ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|i_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x_out_c0_exit31_5_tpl_reg1_q[0]           ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[96] ; 0.149             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 2 path(s) that have the largest delay added for hold.


--------------------------------------
; Global Router Wire Utilization Map ;
--------------------------------------
This report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Peak Wire Demand Summary                                                      ;
+-----------------+-----------+-----------------------------------+-------------+
; Wire            ; Direction ; Grid [(Xmin, Ymin), (Xmax, Ymax)] ; Peak Demand ;
+-----------------+-----------+-----------------------------------+-------------+
; short           ; right     ; [(152, 216), (159, 223)]          ; 0.739 %     ;
; short           ; left      ; [(152, 216), (159, 223)]          ; 1.282 %     ;
; short           ; down      ; [(136, 248), (143, 255)]          ; 0.232 %     ;
; long high speed ; right     ; [(144, 216), (151, 223)]          ; 14.286 %    ;
; long high speed ; left      ; [(144, 216), (151, 223)]          ; 8.929 %     ;
; long high speed ; up        ; [(152, 216), (159, 223)]          ; 25.000 %    ;
; long high speed ; down      ; [(152, 224), (159, 231)]          ; 15.625 %    ;
+-----------------+-----------+-----------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Peak Wire Demand Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------+-----------+-----------------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Wire            ; Direction ; Grid [(Xmin, Ymin), (Xmax, Ymax)] ; Peak Demand ; Net Names                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+-----------+-----------------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; short           ; right     ; [(152, 216), (159, 223)]          ; 0.739 %     ;    High Routing Fan-Out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|fast_incr_decr_counter|Mux_2~0_ERTM                                                             ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|theloop_admit|out_stall~ERTM                                                                                                                                                                                                                                                                                                                                                                 ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec0_aunroll_x|redist3_i_llvm_fpga_forked_matvec_b2_forked_matvec3_out_buffer_out_4_delay_2[0]                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn_early                                                                                                                                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec0_aunroll_x|redist0_sync_together47_aunroll_x_in_i_valid_2_q[0]                                                                                                                                                                                                                                               ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|theloop_admit|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                                 ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|i_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x_out_o_valid_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                                 ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec0_aunroll_x|redist1_sync_together47_aunroll_x_in_i_valid_3_q[0]                                                                                                                                                                                                                                               ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec0_aunroll_x|redist4_i_llvm_fpga_dummy_thread_matvec_b2_dummy_matvec2_out_dummy_out_4_q[0]                                                                                                                                                                                                                     ;
; short           ; right     ; [(152, 216), (159, 223)]          ; 0.739 %     ;    Long Distance                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_full_detector|fast_incr_decr_counter|Mux_2~0_ERTM                                                             ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|theloop_admit|out_stall~ERTM                                                                                                                                                                                                                                                                                                                                                                 ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec0_aunroll_x|redist3_i_llvm_fpga_forked_matvec_b2_forked_matvec3_out_buffer_out_4_delay_2[0]                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn_early                                                                                                                                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec0_aunroll_x|redist0_sync_together47_aunroll_x_in_i_valid_2_q[0]                                                                                                                                                                                                                                               ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|theloop_admit|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                                 ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|i_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x_out_o_valid_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                                 ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec0_aunroll_x|redist1_sync_together47_aunroll_x_in_i_valid_3_q[0]                                                                                                                                                                                                                                               ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec0_aunroll_x|redist4_i_llvm_fpga_dummy_thread_matvec_b2_dummy_matvec2_out_dummy_out_4_q[0]                                                                                                                                                                                                                     ;
; short           ; left      ; [(152, 216), (159, 223)]          ; 1.282 %     ;    High Routing Fan-Out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|i38                                                                                                                                                                                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|theloop_admit|kernel_downstream_latency_match|pipe[2][1]                                                                                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist23_i_matvec_b3_current_iter_isspec_matvec5_q_12|delays[11][0]                                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_empty.write_into_fifo_late                                                                                        ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|i96~0_ERTM                                                                                                                    ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|threshold_reached~ERTM                                                                      ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|reset_exit_n                                                                       ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|threshold_reached~ERTM                                                                                                                                                                                                                                                                                                                               ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|themerged_in_SE_bubble_select_redist0_stall_entry_o6_33_fifo|i21~0_ERTM0                                                                                                                                                                                                                                                                                                                                                                                      ;
; short           ; left      ; [(152, 216), (159, 223)]          ; 1.282 %     ;    Long Distance                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|i38                                                                                                                                                                                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|theloop_admit|kernel_downstream_latency_match|pipe[2][1]                                                                                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist23_i_matvec_b3_current_iter_isspec_matvec5_q_12|delays[11][0]                                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_empty.write_into_fifo_late                                                                                        ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|i96~0_ERTM                                                                                                                    ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|threshold_reached~ERTM                                                                      ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|reset_exit_n                                                                       ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|threshold_reached~ERTM                                                                                                                                                                                                                                                                                                                               ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|themerged_in_SE_bubble_select_redist0_stall_entry_o6_33_fifo|i21~0_ERTM0                                                                                                                                                                                                                                                                                                                                                                                      ;
; short           ; down      ; [(136, 248), (143, 255)]          ; 0.232 %     ;    High Routing Fan-Out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     --          ;           ;                                   ;             ; matvec_V_reg[20]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; short           ; down      ; [(136, 248), (143, 255)]          ; 0.232 %     ;    Long Distance                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     --          ;           ;                                   ;             ; matvec_V_reg[20]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; long high speed ; right     ; [(144, 216), (151, 223)]          ; 14.286 %    ;    High Routing Fan-Out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                                                                                                  ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|therst_sync|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|read_from_fifo_EV~ERTM                                                                                                        ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|stall_entry_frontStall_reg0_q[0]~ERTM                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                       ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|therst_sync|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                                                          ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|i_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x_out_o_valid_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist5_valid_fanout_reg0_q_1_q[0]                                                                                                                                                                                                                                                                                    ;
; long high speed ; right     ; [(144, 216), (151, 223)]          ; 14.286 %    ;    Long Distance                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|read_from_fifo_EV~ERTM                                                                                                        ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                                                                                                  ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|therst_sync|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|stall_entry_frontStall_reg0_q[0]~ERTM                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                       ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|therst_sync|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                                                          ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|i_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x_out_o_valid_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist5_valid_fanout_reg0_q_1_q[0]                                                                                                                                                                                                                                                                                    ;
; long high speed ; left      ; [(144, 216), (151, 223)]          ; 8.929 %     ;    High Routing Fan-Out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|therst_sync|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|fast_incr_decr_counter|resetn_delayed[1]                                                                                                ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thematvec_B0_runOnce_merge|thematvec_B0_runOnce_merge_storage|thematvec_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|read_from_fifo                                                                                                                                                                                                                                                                                                                                         ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|valid_before_fifo_q[0]                                                                                                                                                                                                                                                                                  ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|fast_incr_decr_counter|count_at_target~ERTM                                                                                             ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thematvec_B5_merge|thematvec_B5_merge_storage|thematvec_B5_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn_early                                                                                                                                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|backedge_fifo_almost_full|threshold_reached~ERTM                                                                                                                                                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[0]                                                                                                                                                                                                                                                                                                                       ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|merged_in_SE_bubble_select_redist0_stall_entry_o6_33_fifo_V0_sync_valid_reg5_q[0]                                                                                                                                                                                                                                                                                                                                                                             ;
; long high speed ; left      ; [(144, 216), (151, 223)]          ; 8.929 %     ;    Long Distance                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|therst_sync|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|valid_before_fifo_q[0]                                                                                                                                                                                                                                                                                  ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thematvec_B5_merge|thematvec_B5_merge_storage|thematvec_B5_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn_early                                                                                                                                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|merged_in_SE_bubble_select_redist0_stall_entry_o6_33_fifo_V0_sync_valid_reg5_q[0]                                                                                                                                                                                                                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|fast_incr_decr_counter|resetn_delayed[1]                                                                                                ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thematvec_B0_runOnce_merge|thematvec_B0_runOnce_merge_storage|thematvec_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|read_from_fifo                                                                                                                                                                                                                                                                                                                                         ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|fast_incr_decr_counter|count_at_target~ERTM                                                                                             ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|backedge_fifo_almost_full|threshold_reached~ERTM                                                                                                                                                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[0]                                                                                                                                                                                                                                                                                                                       ;
; long high speed ; up        ; [(152, 216), (159, 223)]          ; 25.000 %    ;    High Routing Fan-Out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|theloop_admit|out_stall~ERTM                                                                                                                                                                                                                                                                                                                                                       ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i13                                        ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|i_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x_out_o_valid_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                          ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                          ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                          ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                          ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                                          ;
; long high speed ; up        ; [(152, 216), (159, 223)]          ; 25.000 %    ;    Long Distance                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|theloop_admit|out_stall~ERTM                                                                                                                                                                                                                                                                                                                                                       ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i13                                        ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|i_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x_out_o_valid_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                          ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                          ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                          ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                          ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                                          ;
; long high speed ; down      ; [(152, 224), (159, 231)]          ; 15.625 %    ;    High Routing Fan-Out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|sclrn                                                                        ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|read_from_fifo_EV                                                            ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                              ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                                                                                                                                                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                              ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.write_into_fifo_late                                                                                                                                                                                                                                                                                                                                                 ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|theloop_admit|i49~1_ERTM0                                                                                                                                                                                                                                                                                                                                                          ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|i31~0xsyn                                                    ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i35~0_ERTM2                                                                                                                                                                                                                                                                                                                                          ;
; long high speed ; down      ; [(152, 224), (159, 231)]          ; 15.625 %    ;    Long Distance                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|sclrn                                                                        ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|read_from_fifo_EV                                                            ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                              ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                                                                                                                                                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                              ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.write_into_fifo_late                                                                                                                                                                                                                                                                                                                                                 ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|theloop_admit|i49~1_ERTM0                                                                                                                                                                                                                                                                                                                                                          ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec0|ms.acl_mid_speed_fifo_inst|addr_match_inst|i31~0xsyn                                                    ;
;     --          ;           ;                                   ;             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i35~0_ERTM2                                                                                                                                                                                                                                                                                                                                          ;
+-----------------+-----------+-----------------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Peak Total Grid Crossings                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; Net Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Total Grid Crossings ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; matvec_inst|matvec_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 6                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|merged_in_SE_bubble_select_redist0_stall_entry_o6_33_fifo_V0_sync_valid_reg5_q[0]                                                                                                                                                                                                                                                                                                                                                       ; 5                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thematvec_B5_merge|thematvec_B5_merge_storage|thematvec_B5_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn_early                                                                                                                                                                                                                                                                                                                                                      ; 5                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn_early                                                                                                                                                                                                                                                                                                                                                      ; 5                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                                                                            ; 5                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|therst_sync|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                                     ; 5                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|valid_before_fifo_q[0]                                                                                                                                                                                                                                                            ; 5                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|read_from_fifo_EV~ERTM                                                                                  ; 5                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thebb_matvec_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|thei_llvm_fpga_push_token_i1_wt_limpush_matvec1|backedge_fifo_almost_full|threshold_reached~ERTM                                                                                                                                                                                                                                                                        ; 3                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B0_runOnce|thematvec_B0_runOnce_merge|thematvec_B0_runOnce_merge_storage|thematvec_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|read_from_fifo                                                                                                                                                                                                                                                                                                                   ; 3                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|therst_sync|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                                              ; 3                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i35~0_ERTM                                                                                                                                                                                                                                                                                                                     ; 3                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|therst_sync|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                                    ; 3                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                                                ; 3                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec0|ms.acl_mid_speed_fifo_inst|stall_in_pipe[1]                                                                               ; 3                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thematvec_B5_merge|thematvec_B5_merge_storage|thematvec_B5_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|threshold_reached~ERTM                                                                                                                                                                                                                                                                                                         ; 3                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|thematvec_B3_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|threshold_reached~ERTM                                                                                                                                                                                                                                                                                                         ; 3                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter266_matvec0_aunroll_x|redist5_valid_fanout_reg0_q_1_q[0]                                                                                                                                                                                                                                                              ; 3                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|threshold_reached~ERTM                                       ; 3                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; 3                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|fast_incr_decr_counter|count_at_target~ERTM                                                                       ; 3                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter4_matvec0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_full_detector|fast_incr_decr_counter|resetn_delayed[1]                                                                          ; 3                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec0|ms.acl_mid_speed_fifo_inst|sclrn_early                                                                                             ; 3                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thematvec_B3_merge|thematvec_B3_merge_storage|therst_sync|GEN_RESET_PIPELINE.pipe[1][0]                                                                                                                                                                                                                                                                                                                                                                              ; 3                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|i_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x_out_o_valid_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                     ; 3                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_sfc_s_c0_in_for_end_matvecs_c0_enter37_matvec2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_end_matvecs_c0_exit40_matvec1_full_detector|fast_incr_decr_counter|threshold_reached~ERTM                                                                              ; 3                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|stall_entry_frontStall_reg0_q[0]~ERTM                                                                                                                                                                                                                                                                                                                                                                                                   ; 3                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                                                                                                                                     ; 3                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thematvec_B4_merge|thematvec_B4_merge_storage|thematvec_B4_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                                                                            ; 3                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond4_preheader_matvecs_c0_exit23_matvec1_aunroll_x|before_fifo_2_x_q[0]                                                                                                                                                                                                                                                ; 3                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter266_matvec3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_matvecs_c0_exit31_matvec0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[176]                   ; 3                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_stall_entry_o6_33_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[0]                                                                                                                                                                                                                                                                                                 ; 3                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|redist0_stall_entry_o6_33_fifo_o_empty_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                                                        ; 2                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|redist0_stall_entry_o6_33_fifo_o_data_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                                                         ; 2                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|theloop_admit|i49~1_ERTM0                                                                                                                                                                                                                                                                                                                                    ; 2                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                                                                                                                                                                                                                                                                                                                                             ; 2                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i35~0_ERTM2                                                                                                                                                                                                                                                                                                                    ; 2                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.write_into_fifo_late                                                                                                                                                                                                                                                                                                                           ; 2                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thebb_matvec_B2_stall_region|thei_sfc_s_c0_in_for_cond4_preheader_matvecs_c0_enter215_matvec1_aunroll_x|theloop_admit|out_stall~ERTM                                                                                                                                                                                                                                                                                                                                 ; 2                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B2|thematvec_B2_merge|thematvec_B2_merge_storage|thematvec_B2_merge_storage|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                                                                                                                                     ; 2                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B5|thebb_matvec_B5_stall_region|thei_iowr_bl_return_matvec_unnamed_matvec7_matvec0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|threshold_reached~ERTM                                                                                                                                                                                                                                                                      ; 2                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_lookahead_has_one_inst|i79~1xsyn                                                                                                                                                                                                                                                                      ; 2                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_lookahead_has_one_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                ; 2                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_lookahead_has_one_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                   ; 2                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                ; 2                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|up_transact~xsyn                                                                                                                                                                                                                                                                                           ; 2                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|up_transact                                                                                                                                                                                                                                                                                                ; 2                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_lookahead_has_one_inst|threshold_reached                                                                                                                                                                                                                                                              ; 2                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                            ; 2                    ;
; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec1_matvec1_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.up_fifo_has_one_inst|threshold_reached                                                                                                                                                                                                                                                          ; 2                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+


