# ECE_552-Project---Processor-Design
Phase 2: Five-stage pipeline implementation for WISC-F18 ISA based processor.
