
*** Running vivado
    with args -log ex4.vds -m64 -mode batch -messageDb vivado.pb -notrace -source ex4.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source ex4.tcl -notrace
Command: synth_design -top ex4 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 263.238 ; gain = 91.637
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ex4' [X:/Universidade/4Ano/2Semestre/CR/reconfigurable-computation.git/Aula03/aula_03/aula_03.srcs/sources_1/new/ex4.vhd:44]
WARNING: [Synth 8-614] signal 'sw' is read in the process but is not in the sensitivity list [X:/Universidade/4Ano/2Semestre/CR/reconfigurable-computation.git/Aula03/aula_03/aula_03.srcs/sources_1/new/ex4.vhd:105]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [X:/Universidade/4Ano/2Semestre/CR/reconfigurable-computation.git/Aula03/aula_03/aula_03.srcs/sources_1/imports/new/clock_divider.vhd:12]
	Parameter how_fast bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [X:/Universidade/4Ano/2Semestre/CR/reconfigurable-computation.git/Aula03/aula_03/aula_03.srcs/sources_1/imports/new/clock_divider.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'ex4' (2#1) [X:/Universidade/4Ano/2Semestre/CR/reconfigurable-computation.git/Aula03/aula_03/aula_03.srcs/sources_1/new/ex4.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 299.500 ; gain = 127.898
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 299.500 ; gain = 127.898
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [X:/Universidade/4Ano/2Semestre/CR/reconfigurable-computation.git/Aula0102RR/Rodrigo/Nexys4_Master.xdc]
Finished Parsing XDC File [X:/Universidade/4Ano/2Semestre/CR/reconfigurable-computation.git/Aula0102RR/Rodrigo/Nexys4_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [X:/Universidade/4Ano/2Semestre/CR/reconfigurable-computation.git/Aula0102RR/Rodrigo/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ex4_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ex4_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 595.727 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 595.727 ; gain = 424.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 595.727 ; gain = 424.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 595.727 ; gain = 424.125
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "an" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "an" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'seg_reg' [X:/Universidade/4Ano/2Semestre/CR/reconfigurable-computation.git/Aula03/aula_03/aula_03.srcs/sources_1/new/ex4.vhd:112]
WARNING: [Synth 8-327] inferring latch for variable 'led_reg' [X:/Universidade/4Ano/2Semestre/CR/reconfigurable-computation.git/Aula03/aula_03/aula_03.srcs/sources_1/new/ex4.vhd:109]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 595.727 ; gain = 424.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ex4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 595.727 ; gain = 424.125
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design ex4 has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design ex4 has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design ex4 has port an[4] driven by constant 1
WARNING: [Synth 8-3917] design ex4 has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design ex4 has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design ex4 has port an[1] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 595.727 ; gain = 424.125
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 595.727 ; gain = 424.125

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance '\seg_reg[0] ' (LD) to '\seg_reg[1] '
INFO: [Synth 8-3886] merging instance '\seg_reg[1] ' (LD) to '\seg_reg[2] '
INFO: [Synth 8-3886] merging instance '\seg_reg[2] ' (LD) to '\seg_reg[3] '
INFO: [Synth 8-3886] merging instance '\seg_reg[3] ' (LD) to '\seg_reg[4] '
INFO: [Synth 8-3886] merging instance '\seg_reg[4] ' (LD) to '\seg_reg[5] '
WARNING: [Synth 8-3332] Sequential element (\seg_reg[4] ) is unused and will be removed from module ex4.
WARNING: [Synth 8-3332] Sequential element (\seg_reg[3] ) is unused and will be removed from module ex4.
WARNING: [Synth 8-3332] Sequential element (\seg_reg[2] ) is unused and will be removed from module ex4.
WARNING: [Synth 8-3332] Sequential element (\seg_reg[1] ) is unused and will be removed from module ex4.
WARNING: [Synth 8-3332] Sequential element (\seg_reg[0] ) is unused and will be removed from module ex4.
WARNING: [Synth 8-3332] Sequential element (\led_reg[9] ) is unused and will be removed from module ex4.
WARNING: [Synth 8-3332] Sequential element (\led_reg[8] ) is unused and will be removed from module ex4.
WARNING: [Synth 8-3332] Sequential element (\led_reg[7] ) is unused and will be removed from module ex4.
WARNING: [Synth 8-3332] Sequential element (\led_reg[6] ) is unused and will be removed from module ex4.
WARNING: [Synth 8-3332] Sequential element (\led_reg[5] ) is unused and will be removed from module ex4.
WARNING: [Synth 8-3332] Sequential element (\led_reg[4] ) is unused and will be removed from module ex4.
WARNING: [Synth 8-3332] Sequential element (\led_reg[3] ) is unused and will be removed from module ex4.
WARNING: [Synth 8-3332] Sequential element (\led_reg[2] ) is unused and will be removed from module ex4.
WARNING: [Synth 8-3332] Sequential element (\led_reg[1] ) is unused and will be removed from module ex4.
WARNING: [Synth 8-3332] Sequential element (\led_reg[0] ) is unused and will be removed from module ex4.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 595.727 ; gain = 424.125
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 595.727 ; gain = 424.125

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 595.727 ; gain = 424.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 595.727 ; gain = 424.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 595.727 ; gain = 424.125
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 595.727 ; gain = 424.125

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 595.727 ; gain = 424.125
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 595.727 ; gain = 424.125
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 595.727 ; gain = 424.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 595.727 ; gain = 424.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 595.727 ; gain = 424.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 595.727 ; gain = 424.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 595.727 ; gain = 424.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    46|
|3     |LUT1   |    29|
|4     |LUT2   |    48|
|5     |LUT3   |    69|
|6     |LUT4   |    36|
|7     |LUT5   |    23|
|8     |LUT6   |    52|
|9     |FDRE   |    29|
|10    |LD     |     2|
|11    |LDC    |     6|
|12    |IBUF   |    17|
|13    |OBUF   |    31|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |   389|
|2     |  aa     |clock_divider |    61|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 595.727 ; gain = 424.125
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 595.727 ; gain = 109.754
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 595.727 ; gain = 424.125
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 2 instances
  LDC => LDCE: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 595.727 ; gain = 408.289
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 595.727 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Mar 01 16:01:38 2016...
