<!DOCTYPE html><html class="client-nojs" lang="en" dir="ltr"><head><meta charset="UTF-8"/>
<script>
// templated by golang 
function __setCMPv2RequestData() {
    window._CMPv2RequestData = {
	    "language": "en",
	    "stylingLogo": "//g.ezodn.com/utilcave_com/middleton/img.webp?dirname=wikichip_org&amp;img=/logo/wikichip_org"
    };
}
__setCMPv2RequestData();

var gtagLoadBackoff = 50;
function gtagLoadedCheck() {
    if(typeof gtag == 'undefined') {
        gtagLoadBackoff += 50;

        return setTimeout(function(){
            gtagLoadedCheck();
        }, gtagLoadBackoff);
    } else {
        gtag('consent', 'default', {
            'ad_storage': 'denied',
            'ad_user_data': 'denied',
            'ad_personalization': 'denied',
            'analytics_storage': 'denied'
        });
    }
}

gtagLoadedCheck();</script>

<script src="https://privacy.gatekeeperconsent.com/tcf2_stub.js" data-cfasync="false"></script>
<script>var __ezHttpConsent={setByCat:function(src,tagType,attributes,category,force){var setScript=function(){if(force||window.ezTcfConsent[category]){var scriptElement=document.createElement(tagType);scriptElement.src=src;attributes.forEach(function(attr){for(var key in attr){if(attr.hasOwnProperty(key)){scriptElement.setAttribute(key,attr[key]);}}});var firstScript=document.getElementsByTagName(tagType)[0];firstScript.parentNode.insertBefore(scriptElement,firstScript);}};if(force||(window.ezTcfConsent&&window.ezTcfConsent.loaded)){setScript();}else if(typeof getEzConsentData==="function"){getEzConsentData().then(function(ezTcfConsent){if(ezTcfConsent&&ezTcfConsent.loaded){setScript();}else{console.error("cannot get ez consent data");force=true;setScript();}});}else{force=true;setScript();console.error("getEzConsentData is not a function");}},};</script>
<script>var ezTcfConsent=window.ezTcfConsent?window.ezTcfConsent:{loaded:false,store_info:false,develop_and_improve_services:false,measure_ad_performance:false,measure_content_performance:false,select_basic_ads:false,create_ad_profile:false,select_personalized_ads:false,create_content_profile:false,select_personalized_content:false,understand_audiences:false,use_limited_data_to_select_content:false,};function getEzConsentData(){return new Promise(function(resolve){document.addEventListener("ezConsentEvent",function(event){var ezTcfConsent=event.detail.ezTcfConsent;resolve(ezTcfConsent);});});}</script>
<script>function _setEzCookies(ezConsentData){var cookies=[{name:"ezopvc_86609",value:"1; Path=/; Domain=wikichip.org; Expires=Mon, 16 Dec 2024 17:20:08 UTC",tcfCategory:"understand_audiences",isEzoic:"true",},{name:"ezoab_86609",value:"mod290-c; Path=/; Domain=wikichip.org; Max-Age=7200",tcfCategory:"store_info",isEzoic:"true",},{name:"active_template::86609",value:"pub_site.1734367808; Path=/; Domain=wikichip.org; Expires=Wed, 18 Dec 2024 16:50:08 UTC",tcfCategory:"store_info",isEzoic:"true",},{name:"ezoadgid_86609",value:"-1; Path=/; Domain=wikichip.org; Max-Age=1800",tcfCategory:"understand_audiences",isEzoic:"true",},{name:"ezosuibasgeneris-1",value:"7cc0db37-ed2c-484f-4126-1107d004cae6; Path=/; Domain=wikichip.org; Expires=Tue, 16 Dec 2025 16:50:08 UTC; Secure; SameSite=None",tcfCategory:"understand_audiences",isEzoic:"true",}];for(var i=0;i<cookies.length;i++){var cookie=cookies[i];if(ezConsentData&&ezConsentData.loaded&&ezConsentData[cookie.tcfCategory]){document.cookie=cookie.name+"="+cookie.value;}}}
if(window.ezTcfConsent&&window.ezTcfConsent.loaded){_setEzCookies(window.ezTcfConsent);}else if(typeof getEzConsentData==="function"){getEzConsentData().then(function(ezTcfConsent){if(ezTcfConsent&&ezTcfConsent.loaded){_setEzCookies(window.ezTcfConsent);}else{console.error("cannot get ez consent data");_setEzCookies(window.ezTcfConsent);}});}else{console.error("getEzConsentData is not a function");_setEzCookies(window.ezTcfConsent);}</script><script type="text/javascript" data-ezscrex='false' data-cfasync='false'>window._ezaq = Object.assign({"edge_cache_status":11,"edge_response_time":583,"url":"https://en.wikichip.org/wiki/intel/microarchitectures/sunny_cove"}, typeof window._ezaq !== "undefined" ? window._ezaq : {});</script><script type="text/javascript" data-ezscrex='false' data-cfasync='false'>window._ezaq = Object.assign({"ab_test_id":"mod290-c"}, typeof window._ezaq !== "undefined" ? window._ezaq : {});window.__ez=window.__ez||{};window.__ez.tf={};</script><script type="text/javascript" data-ezscrex='false' data-cfasync='false'>window.ezDisableAds = true;</script>
<script data-ezscrex='false' data-cfasync='false' data-pagespeed-no-defer>var __ez=__ez||{};__ez.stms=Date.now();__ez.evt={};__ez.script={};__ez.ck=__ez.ck||{};__ez.template={};__ez.template.isOrig=false;window.__ezScriptHost="//www.ezojs.com";__ez.queue=function(){var e=0,i=0,t=[],n=!1,o=[],r=[],s=!0,a=function(e,i,n,o,r,s,a){var l=arguments.length>7&&void 0!==arguments[7]?arguments[7]:window,d=this;this.name=e,this.funcName=i,this.parameters=null===n?null:w(n)?n:[n],this.isBlock=o,this.blockedBy=r,this.deleteWhenComplete=s,this.isError=!1,this.isComplete=!1,this.isInitialized=!1,this.proceedIfError=a,this.fWindow=l,this.isTimeDelay=!1,this.process=function(){u("... func = "+e),d.isInitialized=!0,d.isComplete=!0,u("... func.apply: "+e);var i=d.funcName.split("."),n=null,o=this.fWindow||window;i.length>3||(n=3===i.length?o[i[0]][i[1]][i[2]]:2===i.length?o[i[0]][i[1]]:o[d.funcName]),null!=n&&n.apply(null,this.parameters),!0===d.deleteWhenComplete&&delete t[e],!0===d.isBlock&&(u("----- F'D: "+d.name),m())}},l=function(e,i,t,n,o,r,s){var a=arguments.length>7&&void 0!==arguments[7]?arguments[7]:window,l=this;this.name=e,this.path=i,this.async=o,this.defer=r,this.isBlock=t,this.blockedBy=n,this.isInitialized=!1,this.isError=!1,this.isComplete=!1,this.proceedIfError=s,this.fWindow=a,this.isTimeDelay=!1,this.isPath=function(e){return"/"===e[0]&&"/"!==e[1]},this.getSrc=function(e){return void 0!==window.__ezScriptHost&&this.isPath(e)&&"banger.js"!==this.name?window.__ezScriptHost+e:e},this.process=function(){l.isInitialized=!0,u("... file = "+e);var i=this.fWindow?this.fWindow.document:document,t=i.createElement("script");t.src=this.getSrc(this.path),!0===o?t.async=!0:!0===r&&(t.defer=!0),t.onerror=function(){var e={url:window.location.href,name:l.name,path:l.path,user_agent:window.navigator.userAgent};"undefined"!=typeof _ezaq&&(e.pageview_id=_ezaq.page_view_id);var i=encodeURIComponent(JSON.stringify(e)),t=new XMLHttpRequest;t.open("GET","//g.ezoic.net/ezqlog?d="+i,!0),t.send(),u("----- ERR'D: "+l.name),l.isError=!0,!0===l.isBlock&&m()},t.onreadystatechange=t.onload=function(){var e=t.readyState;u("----- F'D: "+l.name),e&&!/loaded|complete/.test(e)||(l.isComplete=!0,!0===l.isBlock&&m())},i.getElementsByTagName("head")[0].appendChild(t)}},d=function(e,i){this.name=e,this.path="",this.async=!1,this.defer=!1,this.isBlock=!1,this.blockedBy=[],this.isInitialized=!0,this.isError=!1,this.isComplete=i,this.proceedIfError=!1,this.isTimeDelay=!1,this.process=function(){}};function c(e,i,n,s,a,d,c,f,u){var m=new l(e,i,n,s,a,d,c,u);!0===f?o[e]=m:r[e]=m,t[e]=m,h(m)}function h(e){!0!==f(e)&&0!=s&&e.process()}function f(e){if(!0===e.isTimeDelay&&!1===n)return u(e.name+" blocked = TIME DELAY!"),!0;if(w(e.blockedBy))for(var i=0;i<e.blockedBy.length;i++){var o=e.blockedBy[i];if(!1===t.hasOwnProperty(o))return u(e.name+" blocked = "+o),!0;if(!0===e.proceedIfError&&!0===t[o].isError)return!1;if(!1===t[o].isComplete)return u(e.name+" blocked = "+o),!0}return!1}function u(e){var i=window.location.href,t=new RegExp("[?&]ezq=([^&#]*)","i").exec(i);"1"===(t?t[1]:null)&&console.debug(e)}function m(){++e>200||(u("let's go"),p(o),p(r))}function p(e){for(var i in e)if(!1!==e.hasOwnProperty(i)){var t=e[i];!0===t.isComplete||f(t)||!0===t.isInitialized||!0===t.isError?!0===t.isError?u(t.name+": error"):!0===t.isComplete?u(t.name+": complete already"):!0===t.isInitialized&&u(t.name+": initialized already"):t.process()}}function w(e){return"[object Array]"==Object.prototype.toString.call(e)}return window.addEventListener("load",(function(){setTimeout((function(){n=!0,u("TDELAY -----"),m()}),5e3)}),!1),{addFile:c,addFileOnce:function(e,i,n,o,r,s,a,l,d){t[e]||c(e,i,n,o,r,s,a,l,d)},addDelayFile:function(e,i){var n=new l(e,i,!1,[],!1,!1,!0);n.isTimeDelay=!0,u(e+" ...  FILE! TDELAY"),r[e]=n,t[e]=n,h(n)},addFunc:function(e,n,s,l,d,c,f,u,m,p){!0===c&&(e=e+"_"+i++);var w=new a(e,n,s,l,d,f,u,p);!0===m?o[e]=w:r[e]=w,t[e]=w,h(w)},addDelayFunc:function(e,i,n){var o=new a(e,i,n,!1,[],!0,!0);o.isTimeDelay=!0,u(e+" ...  FUNCTION! TDELAY"),r[e]=o,t[e]=o,h(o)},items:t,processAll:m,setallowLoad:function(e){s=e},markLoaded:function(e){if(e&&0!==e.length){if(e in t){var i=t[e];!0===i.isComplete?u(i.name+" "+e+": error loaded duplicate"):(i.isComplete=!0,i.isInitialized=!0)}else t[e]=new d(e,!0);u("markLoaded dummyfile: "+t[e].name)}},logWhatsBlocked:function(){for(var e in t)!1!==t.hasOwnProperty(e)&&f(t[e])}}}();__ez.evt.add=function(e,t,n){e.addEventListener?e.addEventListener(t,n,!1):e.attachEvent?e.attachEvent("on"+t,n):e["on"+t]=n()},__ez.evt.remove=function(e,t,n){e.removeEventListener?e.removeEventListener(t,n,!1):e.detachEvent?e.detachEvent("on"+t,n):delete e["on"+t]};__ez.script.add=function(e){var t=document.createElement("script");t.src=e,t.async=!0,t.type="text/javascript",document.getElementsByTagName("head")[0].appendChild(t)};__ez.dot={};__ez.queue.addFile('/detroitchicago/boise.js', '/detroitchicago/boise.js?gcb=195-3&cb=5', true, [], true, false, true, false);__ez.queue.addFile('/parsonsmaize/abilene.js', '/parsonsmaize/abilene.js?gcb=195-3&cb=0db397a922', true, [], true, false, true, false);</script>
<script data-ezscrex="false" type="text/javascript" data-cfasync="false">window._ezaq = Object.assign({"ad_cache_level":1,"adpicker_placement_cnt":3,"ai_placeholder_cache_level":1,"ai_placeholder_placement_cnt":-1,"domain_id":86609,"ezcache_level":0,"ezcache_skip_code":14,"has_bad_image":0,"has_bad_words":0,"is_sitespeed":0,"lt_cache_level":0,"response_size":129269,"response_size_orig":123843,"response_time_orig":502,"template_id":134,"url":"https://en.wikichip.org/wiki/intel/microarchitectures/sunny_cove","word_count":5385,"worst_bad_word_level":0}, typeof window._ezaq !== "undefined" ? window._ezaq : {});__ez.queue.markLoaded('ezaqBaseReady');</script>
<script type="text/javascript">(function(){function storageAvailable(type){var storage;try{storage=window[type];var x='__storage_test__';storage.setItem(x,x);storage.removeItem(x);return true;}
catch(e){return e instanceof DOMException&&(e.code===22||e.code===1014||e.name==='QuotaExceededError'||e.name==='NS_ERROR_DOM_QUOTA_REACHED')&&(storage&&storage.length!==0);}}
function remove_ama_config(){if(storageAvailable('localStorage')){localStorage.removeItem("google_ama_config");}}
remove_ama_config()})()</script>
<script type="text/javascript">var ezoicTestActive = true</script>
<script type='text/javascript' data-ezscrex='false' data-cfasync='false'>
window.ezAnalyticsStatic = true;

function analyticsAddScript(script) {
	var ezDynamic = document.createElement('script');
	ezDynamic.type = 'text/javascript';
	ezDynamic.innerHTML = script;
	document.head.appendChild(ezDynamic);
}
function getCookiesWithPrefix() {
    var allCookies = document.cookie.split(';');
    var cookiesWithPrefix = {};

    for (var i = 0; i < allCookies.length; i++) {
        var cookie = allCookies[i].trim();

        for (var j = 0; j < arguments.length; j++) {
            var prefix = arguments[j];
            if (cookie.indexOf(prefix) === 0) {
                var cookieParts = cookie.split('=');
                var cookieName = cookieParts[0];
                var cookieValue = cookieParts.slice(1).join('=');
                cookiesWithPrefix[cookieName] = decodeURIComponent(cookieValue);
                break; // Once matched, no need to check other prefixes
            }
        }
    }

    return cookiesWithPrefix;
}
function productAnalytics() {
	var d = {"pr":[1,6],"aop":{"13":0,"4":134,"7":0,"8":0},"omd5":"482e006d2d6e7d12edf44ebed9f81e28"};
	d.u = _ezaq.url;
	d.p = _ezaq.page_view_id;
	d.v = _ezaq.visit_uuid;
	d.ab = _ezaq.ab_test_id;
	d.e = JSON.stringify(_ezaq);
	d.ref = document.referrer;
	d.c = getCookiesWithPrefix('active_template', 'ez', 'lp_');
	if(typeof ez_utmParams !== 'undefined') {
		d.utm = ez_utmParams;
	}

	var dataText = JSON.stringify(d);
	var xhr = new XMLHttpRequest();
	xhr.open('POST','/ezais/analytics?cb=1', true);
	xhr.onload = function () {
		if (xhr.status!=200) {
            return;
		}

        if(document.readyState !== 'loading') {
            analyticsAddScript(xhr.response);
            return;
        }

        var eventFunc = function() {
            if(document.readyState === 'loading') {
                return;
            }
            document.removeEventListener('readystatechange', eventFunc, false);
            analyticsAddScript(xhr.response);
        };

        document.addEventListener('readystatechange', eventFunc, false);
	};
	xhr.setRequestHeader('Content-Type','text/plain');
	xhr.send(dataText);
}
__ez.queue.addFunc("productAnalytics", "productAnalytics", null, true, ['ezaqBaseReady'], false, false, false, true);
</script><base href="https://en.wikichip.org/wiki/intel/microarchitectures/sunny_cove"/>

<title>Sunny Cove - Microarchitectures - Intel - WikiChip</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"intel/microarchitectures/sunny_cove","wgTitle":"intel/microarchitectures/sunny cove","wgCurRevisionId":101106,"wgRevisionId":101106,"wgArticleId":32256,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["cpu microarchitectures by intel","microarchitectures by intel","all microarchitectures","Pages with broken file links"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"intel/microarchitectures/sunny_cove","wgRelevantArticleId":32256,"wgRequestId":"81b97d2668ae881bdfe37644","wgIsProbablyEditable":true,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgWikiEditorEnabledModules":{"toolbar":true,"dialogs":true,"preview":true,"publish":true},"wgPageFormsAutocompleteValues":[],"wgPageFormsAutocompleteOnAllChars":false,"wgPageFormsFieldProperties":[],"wgPageFormsCargoFields":[],"wgPageFormsDependentFields":[],"wgPageFormsGridValues":[],"wgPageFormsGridParams":[],"wgPageFormsShowOnSelect":[],"wgPageFormsScriptPath":"/w/extensions/PageForms","edgValues":null,"wgPageFormsEDSettings":null,"wgHeaderTabsTabIndexes":[],"wgCategoryTreePageCategoryOptions":"{\"mode\":0,\"hideprefix\":20,\"showcount\":true,\"namespaces\":false}"});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user.cssprefs":"ready","user":"ready","user.options":"loading","user.tokens":"loading","ext.smw.style":"ready","ext.smw.tooltip.styles":"ready","mediawiki.skinning.interface":"ready","mediawiki.skinning.content.externallinks":"ready","skins.WikiChip2":"ready","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready"});mw.loader.implement("user.options@0j3lz3q",function($,jQuery,require,module){mw.user.options.set({"variant":"en"});});mw.loader.implement("user.tokens@1glvl31",function ( $, jQuery, require, module ) {
mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});/*@nomin*/;

});mw.loader.load(["ext.smw.style","mediawiki.page.startup"]);});</script>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=ext.smw.style%7Cext.smw.tooltip.styles&amp;only=styles&amp;skin=WikiChip2"/>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.content.externallinks%7Cmediawiki.skinning.interface%7Cskins.WikiChip2&amp;only=styles&amp;skin=WikiChip2"/>
<script async="" src="/w/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=WikiChip2"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=WikiChip2"/>
<meta name="generator" content="MediaWiki 1.28.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1.0"/>
<link rel="ExportRDF" type="application/rdf+xml" title="intel/microarchitectures/sunny cove" href="/w/index.php?title=Special:ExportRDF/intel/microarchitectures/sunny_cove&amp;xmlmime=rdf"/>
<link rel="alternate" type="application/x-wiki" title="Edit" href="/w/index.php?title=intel/microarchitectures/sunny_cove&amp;action=edit"/>
<link rel="edit" title="Edit" href="/w/index.php?title=intel/microarchitectures/sunny_cove&amp;action=edit"/>
<link rel="shortcut icon" href="/w/resources/assets/wikichip.png"/>
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="WikiChip (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="https://en.wikichip.org/w/api.php?action=rsd"/>
<meta name="twitter:site" content="@WikiChip"/>
<meta name="twitter:image" content="https://en.wikichip.org/w/images/thumb/9/95/ice_lake_die_core_group.png/700px-ice_lake_die_core_group.png"/>
<meta property="og:image" content="https://en.wikichip.org/w/images/thumb/9/95/ice_lake_die_core_group.png/700px-ice_lake_die_core_group.png"/>
<meta property="og:title" content="Sunny Cove - Microarchitectures - Intel - WikiChip"/>
<meta name="twitter:card" content="summary"/>
<meta property="og:type" content="article"/>
<meta property="twitter:description" content="Sunny Cove (SNC), the successor to Palm Cove, is a high-performance 10 nm x86-64 core microarchitecture designed by Intel for an array of server and client products, including Ice Lake (Client), Ice Lake (Server), Lakefield, and the Nervana NNP-I. The microarchitecture was developed by Intel&#39;s R&amp;D Center (IDC) in Haifa, Israel."/>
<link href="https://fonts.googleapis.com/css?family=Roboto+Condensed" rel="stylesheet"/>
<link href="https://fonts.googleapis.com/css?family=Josefin+Sans:400,700&amp;display=swap" rel="stylesheet"/>
<script type='text/javascript'>
var ezoTemplate = 'pub_site';
var ezouid = '1';
var ezoFormfactor = '1';
</script><script data-ezscrex="false" type='text/javascript'>
var soc_app_id = '0';
var did = 86609;
var ezdomain = 'wikichip.org';
var ezoicSearchable = 1;
</script><script>
			var loadCmpVign = function() {
				var ezAcceptBtn = document.getElementById('ez-accept-all');
				if(typeof ezAcceptBtn != 'undefined' && ezAcceptBtn != null) {
					ezAcceptBtn.addEventListener('click', () => {
						var executeVignette = function () {
							var vignetteConfig = {
								enabled: true,
								useVignetteLoader: false,
								eventHandlerTest: false,
							};
							if(typeof window.newEzVignette == "function"){
								this.vignette = window.newEzVignette(vignetteConfig);
								this.vignette.handleClick();
							} else {
								setTimeout(executeVignette, 70);
							}
						}
						executeVignette();
					});
				} else {
					setTimeout(loadCmpVign, 70);
				}
			};

			loadCmpVign();
		  </script>
<script type="text/javascript">var cmpIsOn = true;</script></head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-intel_microarchitectures_sunny_cove rootpage-intel skin-WikiChip2 action-view"><script>var ezCmpChangeLogId=0;var ezCmpCacheBusterId=295</script><script src="https://the.gatekeeperconsent.com/v2/cmp.js?v=295" id="cmpjs" async="true"></script>
<div id="mw-wrapper">
<div class="mw-body" role="main">
<!-- wikichip-header START -->
<div id="wikichip-header">
            <div id="wikichip-header-logo">
                <a href="/wiki/WikiChip"><img src="//en.wikichip.org/w/resources/assets/wikichip_logo4.svg" width="200px"/></a><br/>
                <span id="tagline">Semiconductor &amp; Computer Engineering</span>
            </div>
	    <div id="wikichip-aheader">
		<!-- Ezoic - wikichip/global/header - top_of_page -->
		<span id="ezoic-pub-ad-placeholder-138"></span>
		<!-- End Ezoic - wikichip/global/header - top_of_page -->
            </div>
</div>
<!-- wikichip-header END -->
<!-- wikichip-main-menu START -->
<ul id="wikichip-main-menu">
	<li class="btn">
        <a class="btnllnk"><i class="fa fa-home" aria-hidden="true"></i><span class="mob-collapse"> WikiChip <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>
        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">WikiChip</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5><a href="https://en.wikichip.org/wiki/WikiChip">WikiChip</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/WikiChip">Home</a></li>
                                    <li><a href="/wiki/Special:Random?nocache=1" title="Load a random page [alt-shift-x]" accesskey="x">Random Article</a></li>
                                    <li><a href="/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [alt-shift-r]" accesskey="r">Recent Changes</a></li>
                                    <li><a href="/wiki/WikiChip:chip_feed">Chip Feed</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5><a href="https://fuse.wikichip.org/">The Fuse Coverage</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://fuse.wikichip.org/">Recent News</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/isscc/">ISSCC</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/iedm/">IEDM</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/vlsi/">VLSI</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/hot-chips/">Hot Chips</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/supercomputing/">SuperComputing</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Social Media</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://twitter.com/WikiChip" rel="nofollow">Twitter</a></li>
                                    <li><a href="https://flipboard.com/@WikiChip" rel="nofollow">Flipboard</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <span class="wikichip-main-menu-header">Popular</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Companies</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/intel">Intel</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd">AMD</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/arm_holdings">ARM</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/qualcomm">Qualcomm</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Microarchitectures</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(client)">Skylake (Client)</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(server)">Skylake (Server)</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen">Zen</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/coffee_lake">Coffee Lake</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_2">Zen 2</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5><a href="https://en.wikichip.org/wiki/technology_node">Technology Nodes</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/14_nm_lithography_process">14 nm</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/10_nm_lithography_process">10 nm</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/7_nm_lithography_process">7 nm</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
	</li>
	<li class="btn">
        <a class="btnllnk">
            <i class="fa fa-architecture" aria-hidden="true"></i><span class="mob-collapse"> Architectures <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>
        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">Popular x86</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Intel</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li>
                                        Client
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(client)">Skylake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/kaby_lake">Kaby Lake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/coffee_lake">Coffee Lake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/ice_lake_(client)">Ice Lake</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Server
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(server)">Skylake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/cascade_lake">Cascade Lake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/cooper_lake">Cooper Lake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/ice_lake_(server)">Ice Lake</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Big Cores
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/sunny_cove">Sunny Cove</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/willow_cove">Willow Cove</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Small Cores
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/goldmont">Goldmont</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/goldmont_plus">Goldmont Plus</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/tremont">Tremont</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/gracemont">Gracemont</a></li>
                                        </ul>
                                    </li>
                                </ul>
                        </li>
                        <li>
                                <h5>AMD</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen">Zen</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_+">Zen+</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_2">Zen 2</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_3">Zen 3</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <span class="wikichip-main-menu-header">Popular ARM</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>ARM</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li>
                                        Server
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/neoverse n1">Neoverse N1</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/zeus">Zeus</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Big
                                        <ul><!--
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a72">Cortex-A72</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a73">Cortex-A73</a></li>-->
					    <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a75">Cortex-A75</a></li>

                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a76">Cortex-A76</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a77">Cortex-A77</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Little
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a53">Cortex-A53</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a55">Cortex-A55</a></li>
                                        </ul>
                                    </li>
                                </ul>
                        </li>
                        <li>
                                <h5>Cavium</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/cavium/microarchitectures/vulcan">Vulcan</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Samsung</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/samsung/microarchitectures/m1">Exynos M1</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/samsung/microarchitectures/m2">Exynos M2</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/samsung/microarchitectures/m3">Exynos M3</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/samsung/microarchitectures/m4">Exynos M4</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
    </li>
	<li class="btn">
        <a class="btnllnk"><i class="fa fa-microchip" aria-hidden="true"></i><span class="mob-collapse"> Chips <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>

        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">Popular Families</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Intel</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/intel/core_i3">Core i3</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/core_i5">Core i5</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/core_i7">Core i7</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/core_i9">Core i9</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_d">Xeon D</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_e">Xeon E</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_w">Xeon W</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_bronze">Xeon Bronze</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_silver">Xeon Silver</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_gold">Xeon Gold</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_platinum">Xeon Platinum</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>AMD</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/amd/ryzen_3">Ryzen 3</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/ryzen_5">Ryzen 5</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/ryzen_7">Ryzen 7</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/ryzen_threadripper">Ryzen Threadripper</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/epyc">EPYC</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/epyc_embedded">EPYC Embedded</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Ampere</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/ampere_computing/emag">eMAG</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Apple</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/apple/ax">Ax</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Cavium</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/cavium/thunderx">ThunderX</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/cavium/thunderx2">ThunderX2</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>HiSilicon</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/hisilicon/kirin">Kirin</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>MediaTek</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/mediatek/helio">Helio</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>NXP</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="">i.MX</a></li>
                                    <li><a href="">QorIQ Layerscape</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Qualcomm</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="">Snapdragon 400</a></li>
                                    <li><a href="">Snapdragon 600</a></li>
                                    <li><a href="">Snapdragon 700</a></li>
                                    <li><a href="">Snapdragon 800</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Renesas</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/renesas/r-car">R-Car</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Samsung</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/samsung/exynos">Exynos</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
	</li>

	<li class="input-search">
                <form class="mw-portlet" role="search" action="/w/index.php" id="p-search">
                        <input type="hidden" value="Special:Search" name="title"/>
                        <input type="search" name="search" class="form-control" placeholder="chip, part #, µarch, family, etc" title="Search WikiChip [alt-shift-f]" accesskey="f" id="searchInput" autocomplete="off"/>
                        <button type="submit" name="go" title="Go to the page by that name or part # if it exists"><i class="fa fa-search" aria-hidden="true"></i></button>
</form>
	</li>
</ul>
<!-- wikichip-main-menu END -->
<!-- wikichip-body-container START -->
<div class="wikichip-body-container">
<!-- mw-body-content enclosure START -->
<div id="wikichip-body-content">
<!-- mw-body-content START -->
<div class="mw-body-content">
                                <div id="siteSub">From WikiChip</div>					
<div id="article-title">
<nav id="primary_nav_wrap">
<ul>
<li><a><span class="mob-collapse"><i class="fa fa-file-o" aria-hidden="true"></i></span></a><ul><li class="selected"><a href="/wiki/intel/microarchitectures/sunny_cove">Page</a></li></ul></li><li class=""><a href="/wiki/Talk:intel/microarchitectures/sunny_cove"><i class="fa fa-comments" aria-hidden="true"></i></a></li>

  <li class=""><a href="/w/index.php?title=intel/microarchitectures/sunny_cove&amp;action=edit" title="Edit this page [alt-shift-e]" accesskey="e"><i class="fa fa-edit" aria-hidden="true"></i></a></li><li class=""><a href="/w/index.php?title=intel/microarchitectures/sunny_cove&amp;action=history"><i class="fa fa-history" aria-hidden="true"></i></a></li>

            <li><a><i class="fa fa-user-circle-o" aria-hidden="true"></i></a><ul><li class="pt-anontalk pt-anontalk"><a href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [alt-shift-n]" accesskey="n"><i class="fa fa-users" aria-hidden="true"></i> Talk</a></li><li class="pt-anoncontribs pt-anoncontribs"><a href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [alt-shift-y]" accesskey="y"><i class="fa fa-list" aria-hidden="true"></i> Contributions</a></li><li class="pt-login pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=intel%2Fmicroarchitectures%2Fsunny+cove"><i class="fa fa-sign-in" aria-hidden="true"></i> Log in</a></li>		</ul>
	</li>



<li><a><i class="fa fa-cogs" aria-hidden="true"></i></a>
<ul>
<li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/intel/microarchitectures/sunny_cove"><i class="fa fa-map" aria-hidden="true"></i> What links here</a></li><li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/intel/microarchitectures/sunny_cove"><i class="fa fa-list" aria-hidden="true"></i> Related changes</a></li><li id="t-print"><a href="/w/index.php?title=intel/microarchitectures/sunny_cove&amp;printable=yes"><i class="fa fa-file-text-o" aria-hidden="true"></i> Printable version</a></li><li id="t-permalink"><a href="/w/index.php?title=intel/microarchitectures/sunny_cove&amp;oldid=101106"><i class="fa fa-link" aria-hidden="true"></i> Permanent link</a></li><li id="t-info"><a href="/w/index.php?title=intel/microarchitectures/sunny_cove&amp;action=info"><i class="fa fa-info-circle" aria-hidden="true"></i> Page information</a></li><li id="t-smwbrowselink"><a href="/wiki/Special:Browse/:intel-2Fmicroarchitectures-2Fsunny-5Fcove"><i class="fa fa-tasks" aria-hidden="true"></i> Browse properties</a></li><li id="t-specialpages"><a href="/wiki/Special:SpecialPages"><i class="fa fa-certificate" aria-hidden="true"></i> Special Pages</a></li></ul>
</li>
<li><a><i class="fa fa-wheelchair" aria-hidden="true"></i></a>
  <ul>
    <li><a id="wikichip-dec-font"><img src="//en.wikichip.org/w/resources/assets/wikichip/a minus.svg" alt="Decrease Font Size" width="14"/> Decrease Size</a></li>
    <li><a id="wikichip-inc-font"><img src="//en.wikichip.org/w/resources/assets/wikichip/a plus.svg" alt="Increase Font Size" width="14"/> Increase Size</a></li>
    <li><a id="wikichip-std-font"><i class="fa fa-font" aria-hidden="true"></i> Normal Size</a></li>
  </ul>
</li>

</ul></nav>

    Sunny Cove - Microarchitectures - Intel    <span id="article-indicator"><div class="mw-indicators">
</div>
</span>
</div>


                <div id="article-breadcrumbs">
                    <span class="pull-left"><span class="subpages">&lt; <a href="/wiki/intel" title="intel">intel</a>‎ | <a href="/wiki/intel/microarchitectures" title="intel/microarchitectures">microarchitectures</a></span></span>
                </div>	
														<p></p><div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><table class="infobox"><tbody><tr><td colspan="2"><small style="float: right; font-weight: bold;"><a href="/wiki/Special:FormEdit/microarchitecture/intel/microarchitectures/sunny_cove" title="Special:FormEdit/microarchitecture/intel/microarchitectures/sunny cove"><i class="fa fa-edit"></i>Edit Values</a></small></td></tr><tr><td class="header-main" colspan="2">Sunny Cove µarch</td></tr><tr><td class="header" colspan="2">General Info</td></tr><tr><td class="label">Arch Type</td><td class="value">CPU</td></tr><tr><td class="label">Designer</td><td class="value">Intel</td></tr><tr><td class="label">Manufacturer</td><td class="value">Intel</td></tr><tr><td class="label">Introduction</td><td class="value">2019</td></tr><tr><td class="label">Phase-out</td><td class="value">2021</td></tr><tr><td class="label">Process</td><td class="value"><a href="/wiki/10_nm_process" class="mw-redirect" title="10 nm process">10 nm</a></td></tr><tr><td class="label">Core Configs</td><td class="value"><a href="/wiki/2_cores" class="mw-redirect" title="2 cores">2</a>, <a href="/wiki/4_cores" class="mw-redirect" title="4 cores">4</a>, <a href="/wiki/8_cores" class="mw-redirect" title="8 cores">8</a>, <a href="/wiki/10_cores" class="mw-redirect" title="10 cores">10</a>, <a href="/wiki/12_cores" class="mw-redirect" title="12 cores">12</a>, <a href="/wiki/16_cores" class="mw-redirect" title="16 cores">16</a>, <a href="/wiki/18_cores" class="mw-redirect" title="18 cores">18</a>, <a href="/wiki/20_cores" class="mw-redirect" title="20 cores">20</a>, <a href="/wiki/24_cores" class="mw-redirect" title="24 cores">24</a>, <a href="/wiki/26_cores" class="mw-redirect" title="26 cores">26</a>, <a href="/wiki/28_cores" class="mw-redirect" title="28 cores">28</a>, <a href="/wiki/32_cores" class="mw-redirect" title="32 cores">32</a>, <a href="/w/index.php?title=36_cores&amp;action=edit&amp;redlink=1" class="new" title="36 cores (page does not exist)">36</a>, <a href="/w/index.php?title=38_cores&amp;action=edit&amp;redlink=1" class="new" title="38 cores (page does not exist)">38</a>, <a href="/w/index.php?title=40_cores&amp;action=edit&amp;redlink=1" class="new" title="40 cores (page does not exist)">40</a></td></tr><tr><td class="header" colspan="2">Pipeline</td></tr><tr><td class="label">Type</td><td class="value">Superscalar</td></tr><tr><td class="label">OoOE</td><td class="value">Yes</td></tr><tr><td class="label">Speculative</td><td class="value">Yes</td></tr><tr><td class="label">Reg Renaming</td><td class="value">Yes</td></tr><tr><td class="label">Stages</td><td class="value">14-19</td></tr><tr><td class="header" colspan="2">Instructions</td></tr><tr><td class="label">ISA</td><td class="value">x86-64</td></tr><tr><td class="label">Extensions</td><td class="value">MOVBE, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, POPCNT, AVX, AVX2, AES, PCLMUL, FSGSBASE, RDRND, FMA3, F16C, BMI, BMI2, VT-x, VT-d, TXT, TSX, RDSEED, ADCX, PREFETCHW, CLFLUSHOPT, XSAVE, SGX, MPX, AVX-512</td></tr><tr><td class="header" colspan="2">Cache</td></tr><tr><td class="label">L1I Cache</td><td class="value">32 KiB/core<br/>8-way set associative</td></tr><tr><td class="label">L1D Cache</td><td class="value">48 KiB/core<br/>12-way set associative</td></tr><tr><td class="label">L2 Cache</td><td class="value">512 KiB/core<br/>8-way set associative</td></tr><tr><td class="label">L3 Cache</td><td class="value">2 MiB/core<br/>16-way set associative</td></tr><tr><td class="header" colspan="2">Cores</td></tr><tr><td class="label">Core Names</td><td class="value">Spring Hill,<br/>Lakefield,<br/>Ice Lake (Client),<br/>Ice Lake (Server)</td></tr><tr><td class="header" colspan="2">Succession</td></tr><tr><td colspan="2"><div style="display: inline-flex;"><div style="float: left; padding-right: 10px; margin: auto 5px;"><i class="fa fa-chevron-left"></i></div><div style="float: left;"><a href="/wiki/intel/microarchitectures/palm_cove" title="intel/microarchitectures/palm cove">Palm Cove</a></div></div><div style="display: inline-flex; float: right;"><div style="float: left;"><a href="/wiki/intel/microarchitectures/willow_cove" title="intel/microarchitectures/willow cove">Willow Cove</a></div><div style="float: right; padding-left: 10px; margin: auto 5px;"><i class="fa fa-chevron-right"></i></div></div></td></tr></tbody></table>
<p><b>Sunny Cove</b> (<b>SNC</b>), the successor to <a href="/wiki/intel/microarchitectures/palm_cove" title="intel/microarchitectures/palm cove">Palm Cove</a>, is a high-performance <a href="/wiki/10_nm" class="mw-redirect" title="10 nm">10 nm</a> <a href="/wiki/x86" title="x86">x86</a>-64 core microarchitecture designed by <a href="/wiki/Intel" class="mw-redirect" title="Intel">Intel</a> for an array of server and client products, including <a href="/wiki/intel/microarchitectures/ice_lake_(client)" title="intel/microarchitectures/ice lake (client)">Ice Lake (Client)</a>, <a href="/wiki/intel/microarchitectures/ice_lake_(server)" title="intel/microarchitectures/ice lake (server)">Ice Lake (Server)</a>, <a href="/wiki/intel/microarchitectures/lakefield" title="intel/microarchitectures/lakefield">Lakefield</a>, and the Nervana <a href="/wiki/nervana/nnp-i" class="mw-redirect" title="nervana/nnp-i">NNP-I</a>. The microarchitecture was developed by Intel&#39;s R&amp;D Center (IDC) in Haifa, Israel.
</p>
<div id="toc" class="toc"><div id="toctitle"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#History"><span class="tocnumber">1</span> <span class="toctext">History</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#Process_Technology"><span class="tocnumber">2</span> <span class="toctext">Process Technology</span></a></li>
<li class="toclevel-1 tocsection-3"><a href="#Implementations"><span class="tocnumber">3</span> <span class="toctext">Implementations</span></a></li>
<li class="toclevel-1 tocsection-4"><a href="#Architecture"><span class="tocnumber">4</span> <span class="toctext">Architecture</span></a>
<ul>
<li class="toclevel-2 tocsection-5"><a href="#Key_changes_from_Palm_Cove.2FSkylake"><span class="tocnumber">4.1</span> <span class="toctext">Key changes from Palm Cove/Skylake</span></a>
<ul>
<li class="toclevel-3 tocsection-6"><a href="#New_instructions"><span class="tocnumber">4.1.1</span> <span class="toctext">New instructions</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-7"><a href="#Block_diagram"><span class="tocnumber">4.2</span> <span class="toctext">Block diagram</span></a></li>
<li class="toclevel-2 tocsection-8"><a href="#Memory_Hierarchy"><span class="tocnumber">4.3</span> <span class="toctext">Memory Hierarchy</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-9"><a href="#Overview"><span class="tocnumber">5</span> <span class="toctext">Overview</span></a></li>
<li class="toclevel-1 tocsection-10"><a href="#Pipeline"><span class="tocnumber">6</span> <span class="toctext">Pipeline</span></a>
<ul>
<li class="toclevel-2 tocsection-11"><a href="#Broad_Overview"><span class="tocnumber">6.1</span> <span class="toctext">Broad Overview</span></a></li>
<li class="toclevel-2 tocsection-12"><a href="#Front-end"><span class="tocnumber">6.2</span> <span class="toctext">Front-end</span></a>
<ul>
<li class="toclevel-3 tocsection-13"><a href="#Fetch_.26_pre-decoding"><span class="tocnumber">6.2.1</span> <span class="toctext">Fetch &amp; pre-decoding</span></a>
<ul>
<li class="toclevel-4 tocsection-14"><a href="#Instruction_Queue_.26_MOP-Fusion"><span class="tocnumber">6.2.1.1</span> <span class="toctext">Instruction Queue &amp; MOP-Fusion</span></a></li>
</ul>
</li>
<li class="toclevel-3 tocsection-15"><a href="#Decoding"><span class="tocnumber">6.2.2</span> <span class="toctext">Decoding</span></a>
<ul>
<li class="toclevel-4 tocsection-16"><a href="#MSROM_.26_Stack_Engine"><span class="tocnumber">6.2.2.1</span> <span class="toctext">MSROM &amp; Stack Engine</span></a></li>
</ul>
</li>
<li class="toclevel-3 tocsection-17"><a href="#.C2.B5OP_cache"><span class="tocnumber">6.2.3</span> <span class="toctext">µOP cache</span></a></li>
<li class="toclevel-3 tocsection-18"><a href="#Allocation_Queue"><span class="tocnumber">6.2.4</span> <span class="toctext">Allocation Queue</span></a>
<ul>
<li class="toclevel-4 tocsection-19"><a href="#.C2.B5OP-Fusion_.26_LSD"><span class="tocnumber">6.2.4.1</span> <span class="toctext">µOP-Fusion &amp; LSD</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-2 tocsection-20"><a href="#Execution_engine"><span class="tocnumber">6.3</span> <span class="toctext">Execution engine</span></a>
<ul>
<li class="toclevel-3 tocsection-21"><a href="#Renaming_.26_Allocation"><span class="tocnumber">6.3.1</span> <span class="toctext">Renaming &amp; Allocation</span></a></li>
<li class="toclevel-3 tocsection-22"><a href="#Optimizations"><span class="tocnumber">6.3.2</span> <span class="toctext">Optimizations</span></a></li>
<li class="toclevel-3 tocsection-23"><a href="#Scheduler"><span class="tocnumber">6.3.3</span> <span class="toctext">Scheduler</span></a>
<ul>
<li class="toclevel-4 tocsection-24"><a href="#Scheduler_Ports_.26_Execution_Units"><span class="tocnumber">6.3.3.1</span> <span class="toctext">Scheduler Ports &amp; Execution Units</span></a></li>
</ul>
</li>
<li class="toclevel-3 tocsection-25"><a href="#Retirement"><span class="tocnumber">6.3.4</span> <span class="toctext">Retirement</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1 tocsection-26"><a href="#Die"><span class="tocnumber">7</span> <span class="toctext">Die</span></a>
<ul>
<li class="toclevel-2 tocsection-27"><a href="#Core"><span class="tocnumber">7.1</span> <span class="toctext">Core</span></a></li>
<li class="toclevel-2 tocsection-28"><a href="#Core_group"><span class="tocnumber">7.2</span> <span class="toctext">Core group</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-29"><a href="#Bibliography"><span class="tocnumber">8</span> <span class="toctext">Bibliography</span></a></li>
</ul>
</div>

<h2><span class="mw-headline" id="History">History</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sunny_cove&amp;action=edit&amp;section=1" title="Edit section: History">edit</a><span class="mw-editsection-bracket">]</span></span></h2><span id="ezoic-pub-ad-placeholder-170" class="ezoic-adpicker-ad"></span>
<div class="thumb tright"><div class="thumbinner" style="width:202px;"><a href="/wiki/File:sunny_cove_roadmap.png" class="image"><img alt="" src="/w/images/thumb/1/15/sunny_cove_roadmap.png/200px-sunny_cove_roadmap.png" width="200" height="111" class="thumbimage" srcset="/w/images/thumb/1/15/sunny_cove_roadmap.png/300px-sunny_cove_roadmap.png 1.5x, /w/images/thumb/1/15/sunny_cove_roadmap.png/400px-sunny_cove_roadmap.png 2x"/></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:sunny_cove_roadmap.png" class="internal" title="Enlarge"></a></div>Intel Core roadmap</div></div></div>
<p>Sunny Cove was originally unveiled by Intel at their 2018 architecture day. Intel originally intended for Sunny Cove to succeed <a href="/wiki/intel/microarchitectures/palm_cove" title="intel/microarchitectures/palm cove">Palm Cove</a> in late 2017 which was intended to be the first <a href="/wiki/10_nm" class="mw-redirect" title="10 nm">10 nm</a>-based core and the proper successor to <a href="/wiki/intel/microarchitectures/skylake_(client)" title="intel/microarchitectures/skylake (client)">Skylake</a>. Prolonged delays and problems with their <a href="/wiki/10_nm_process" class="mw-redirect" title="10 nm process">10 nm process</a> resulted in a number of improvised derivatives of <a href="/wiki/intel/microarchitectures/skylake_(client)" title="intel/microarchitectures/skylake (client)">Skylake</a> including <a href="/wiki/intel/microarchitectures/kaby_lake" title="intel/microarchitectures/kaby lake">Kaby Lake</a>, <a href="/wiki/intel/microarchitectures/coffee_lake" title="intel/microarchitectures/coffee lake">Coffee Lake</a>, and <a href="/wiki/intel/microarchitectures/comet_lake" title="intel/microarchitectures/comet lake">Comet Lake</a>. For all practical purposes, <a href="/wiki/intel/microarchitectures/palm_cove" title="intel/microarchitectures/palm cove">Palm Cove</a> has been skipped and Intel has gone directly to Sunny Cove. Sunny Cove debuted in mid-2019.
</p>
<dl><dd><a href="/wiki/File:14nm_improv_10_delays.svg" class="image"><img alt="14nm improv 10 delays.svg" src="/w/images/thumb/8/83/14nm_improv_10_delays.svg/500px-14nm_improv_10_delays.svg.png" width="500" height="227" srcset="/w/images/thumb/8/83/14nm_improv_10_delays.svg/750px-14nm_improv_10_delays.svg.png 1.5x, /w/images/thumb/8/83/14nm_improv_10_delays.svg/1000px-14nm_improv_10_delays.svg.png 2x"/></a></dd></dl>
<h2><span class="mw-headline" id="Process_Technology">Process Technology</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sunny_cove&amp;action=edit&amp;section=2" title="Edit section: Process Technology">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Sunny Cove is designed to take advantage of <a href="/wiki/intel_10nm" class="mw-redirect" title="intel 10nm">Intel&#39;s 10 nm process</a>.
</p><span id="ezoic-pub-ad-placeholder-160" class="ezoic-adpicker-ad"></span>
<h2><span class="mw-headline" id="Implementations">Implementations</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sunny_cove&amp;action=edit&amp;section=3" title="Edit section: Implementations">edit</a><span class="mw-editsection-bracket">]</span></span></h2><span id="ezoic-pub-ad-placeholder-192" class="ezoic-adpicker-ad"></span>
<p>The Sunny Cove core is integrated into a number of Intel designs.
</p>
<table class="wikitable" style="text-align: center;">
<tbody><tr>
<td colspan="3"> Chips with Intel Sunny Cove
</td></tr>
<tr>
<td> Chip </td>
<td> Instances </td>
<td> Notes
</td></tr>
<tr>
<td> <a href="/wiki/intel/microarchitectures/lakefield" title="intel/microarchitectures/lakefield">Lakefield</a> </td>
<td> 1 </td>
<td> Heterogeneous <a href="/wiki/pentacore" class="mw-redirect" title="pentacore">pentacore</a>
</td></tr>
<tr>
<td> <a href="/wiki/intel/microarchitectures/spring_hill" title="intel/microarchitectures/spring hill">Spring Hill</a> </td>
<td> 2 </td>
<td> Used for <a href="/wiki/nervana/nnp-i" class="mw-redirect" title="nervana/nnp-i">NNP-I</a> <a href="/wiki/NPU" class="mw-redirect mw-disambig" title="NPU">NPUs</a>
</td></tr>
<tr>
<td> <a href="/wiki/intel/microarchitectures/ice_lake_(client)" title="intel/microarchitectures/ice lake (client)">Ice Lake (Client)</a> </td>
<td> 2-4 </td>
<td> Mobile/Desktop processors
</td></tr>
<tr>
<td> <a href="/wiki/intel/microarchitectures/ice_lake_(server)" title="intel/microarchitectures/ice lake (server)">Ice Lake (Server)</a> </td>
<td> 40 </td>
<td> Workstation/Server processors
</td></tr></tbody></table>
<h2><span class="mw-headline" id="Architecture">Architecture</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sunny_cove&amp;action=edit&amp;section=4" title="Edit section: Architecture">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Key_changes_from_Palm_Cove.2FSkylake">Key changes from <a href="/wiki/intel/microarchitectures/palm_cove" title="intel/microarchitectures/palm cove">Palm Cove</a>/<a href="/wiki/intel/microarchitectures/skylake" class="mw-redirect" title="intel/microarchitectures/skylake">Skylake</a></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sunny_cove&amp;action=edit&amp;section=5" title="Edit section: Key changes from Palm Cove/Skylake">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="thumb tright"><div class="thumbinner" style="width:302px;"><a href="/wiki/File:skylake_-_sunny_cove_changes_block.jpg" class="image"><img alt="" src="/w/images/thumb/4/46/skylake_-_sunny_cove_changes_block.jpg/300px-skylake_-_sunny_cove_changes_block.jpg" width="300" height="225" class="thumbimage" srcset="/w/images/thumb/4/46/skylake_-_sunny_cove_changes_block.jpg/450px-skylake_-_sunny_cove_changes_block.jpg 1.5x, /w/images/thumb/4/46/skylake_-_sunny_cove_changes_block.jpg/600px-skylake_-_sunny_cove_changes_block.jpg 2x"/></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:skylake_-_sunny_cove_changes_block.jpg" class="internal" title="Enlarge"></a></div>Skylake to Sunny Cove changes</div></div></div><div class="thumb tright"><div class="thumbinner" style="width:302px;"><a href="/wiki/File:sunny_cove_enhancements.jpg" class="image"><img alt="" src="/w/images/thumb/0/05/sunny_cove_enhancements.jpg/300px-sunny_cove_enhancements.jpg" width="300" height="225" class="thumbimage" srcset="/w/images/thumb/0/05/sunny_cove_enhancements.jpg/450px-sunny_cove_enhancements.jpg 1.5x, /w/images/thumb/0/05/sunny_cove_enhancements.jpg/600px-sunny_cove_enhancements.jpg 2x"/></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:sunny_cove_enhancements.jpg" class="internal" title="Enlarge"></a></div>Sunny Cove enhancements</div></div></div><div class="thumb tright"><div class="thumbinner" style="width:302px;"><a href="/wiki/File:sunny_cove_buffer_capacities.png" class="image"><img alt="" src="/w/images/thumb/7/7f/sunny_cove_buffer_capacities.png/300px-sunny_cove_buffer_capacities.png" width="300" height="162" class="thumbimage" srcset="/w/images/thumb/7/7f/sunny_cove_buffer_capacities.png/450px-sunny_cove_buffer_capacities.png 1.5x, /w/images/thumb/7/7f/sunny_cove_buffer_capacities.png/600px-sunny_cove_buffer_capacities.png 2x"/></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:sunny_cove_buffer_capacities.png" class="internal" title="Enlarge"></a></div>Sunny Cove buffers</div></div></div>
<ul><li> Performance
<ul><li> <a href="/w/index.php?title=IPC&amp;action=edit&amp;redlink=1" class="new" title="IPC (page does not exist)">IPC</a> uplift (<a href="/wiki/Intel" class="mw-redirect" title="Intel">Intel</a> self-reported average 18-20% IPC across proxy benchmarks such as <a href="/wiki/SPEC_CPU2006" class="mw-redirect" title="SPEC CPU2006">SPEC CPU2006</a>/<a href="/wiki/SPEC_CPU2017" class="mw-redirect" title="SPEC CPU2017">SPEC CPU2017</a>)</li></ul></li></ul>
<ul><li> Front-end
<ul><li> 1.5x larger µOP cache (2.3K entries, up from 1536)</li>
<li> Smarter <a href="/w/index.php?title=prefetchers&amp;action=edit&amp;redlink=1" class="new" title="prefetchers (page does not exist)">prefetchers</a></li>
<li> Improved <a href="/w/index.php?title=branch_predictor&amp;action=edit&amp;redlink=1" class="new" title="branch predictor (page does not exist)">branch predictor</a></li>
<li> ITLB
<ul><li> 2x 2M page entries (16 entries, up from 8)</li></ul></li>
<li> Larger IDQ (70 µOPs, up from 64)</li>
<li> LSD can detect up to 70 µOP loops (up from 64)</li></ul></li>
<li> Back-end
<ul><li> Wider allocation (6-way, up from 5-way in skylake and 4-way in broadwell)</li>
<li> Delivery Throughout remain 6 uops, same as Skylake.</li>
<li> Wider decoding width with an additional simple decoder is added (from 3 simple + 1 complex in skylake’s 4 way wide decoder  to 4 simple + 1 complex in Sunny cove 5 way wide decoder)</li>
<li> 1.6x larger ROB (352, up from 224 entries)</li>
<li> Scheduler
<ul><li> 1.65x larger scheduler (160-entry, up from 97 entries)</li>
<li> Larger dispatch (10-way, up from 8-way)</li></ul></li>
<li> 1.55x larger integer register file (280-entry, up from 180)</li>
<li> 1.33x larger vector register file (224-entry, up from 168)</li>
<li> Distributed scheduling queues (4 scheduling queues, up from 2)
<ul><li> New dedicated queue for store data</li>
<li> Replaced 2 generic AGUs with two load AGUs</li>
<li> Load/Store pair have dedicated queues
<ul><li> New paired store capabilities</li></ul></li></ul></li></ul></li>
<li> Execution Engine
<ul><li> Execution ports rebalanced</li>
<li> 2x store data ports (up from 1)</li>
<li> 2x store address AGU (up from 1)</li></ul></li>
<li> Memory subsystem
<ul><li> Data Cache
<ul><li> DTLB now split for load and stores</li>
<li> Store
<ul><li> DTLB 4 KiB TLB competitively shared (from fixed partitioning)</li>
<li> DTLB 2 MiB / 4 MiB TLB competitively shared (from fixed partitioning)</li>
<li> 2x larger DTLB 1 GiB page entries (8-entry, up from 4) </li></ul></li>
<li> Load
<ul><li> New DTLB store</li>
<li> 16-entry, all page sizes</li></ul></li></ul></li>
<li> STLB
<ul><li> Single unified TLB for all pages (from 4 KiB+2/4 MiB and seperate 1 GiB)</li>
<li> STLB uses dynamic partitioning (from partition fixed partitioning)</li></ul></li>
<li> LSU
<ul><li> 1.8x more inflight loads (128, up from 72 entries)</li>
<li> 1.3x more inflight stores (72, up from 56 entries)</li></ul></li>
<li> 1.5x larger L1 data cache (48 KiB, up from 32 KiB)</li>
<li> 2x larger L2 cache (512 KiB, up from 256 KiB)
<ul><li> Larger STLBs
<ul><li> 1.33x larger 4k table (2048 entries, up from 1536)</li></ul></li></ul></li>
<li> 5-Level Paging
<ul><li> Large virtual address (57 bits, up from 48 bits)</li>
<li> Significantly large virtual address space (128 PiB, up from 256 TiB)</li></ul></li></ul></li></ul>
<p><i>This list is incomplete; you can help by <a rel="nofollow" class="external text" href="https://en.wikichip.org/w/index.php?title=intel/microarchitectures/sunny_cove&amp;action=edit">expanding it</a>.</i>
</p>
<h4><span class="mw-headline" id="New_instructions">New instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sunny_cove&amp;action=edit&amp;section=6" title="Edit section: New instructions">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Sunny Cove introduced a number of <a href="/wiki/x86/extensions" title="x86/extensions">new instructions</a>:
</p>
<ul><li> <a href="/w/index.php?title=x86/sha&amp;action=edit&amp;redlink=1" class="new" title="x86/sha (page does not exist)"><code>SHA</code></a> - <a href="/wiki/Hardware_acceleration" class="mw-redirect" title="Hardware acceleration">Hardware acceleration</a> for SHA hashing operations </li>
<li> <a href="/w/index.php?title=x86/clwb&amp;action=edit&amp;redlink=1" class="new" title="x86/clwb (page does not exist)"><code>CLWB</code></a> - Force cache line write-back without flush</li>
<li> <a href="/w/index.php?title=x86/rdpid&amp;action=edit&amp;redlink=1" class="new" title="x86/rdpid (page does not exist)"><code>RDPID</code></a> - Read Processor ID</li>
<li> Additional <a href="/wiki/x86/avx-512" title="x86/avx-512">AVX-512</a> extensions:
<ul><li> <a href="/w/index.php?title=x86/avx512vpopcntdq&amp;action=edit&amp;redlink=1" class="new" title="x86/avx512vpopcntdq (page does not exist)"><code>AVX512VPOPCNTDQ</code></a> -  AVX-512 Vector Population Count Doubleword and Quadword</li>
<li> <a href="/wiki/x86/avx512vnni" class="mw-redirect" title="x86/avx512vnni"><code>AVX512VNNI</code></a> -  AVX-512 Vector Neural Network Instructions</li>
<li> <a href="/w/index.php?title=x86/avx512gfni&amp;action=edit&amp;redlink=1" class="new" title="x86/avx512gfni (page does not exist)"><code>AVX512GFNI</code></a> -  AVX-512 Galois Field New Instructions</li>
<li> <a href="/w/index.php?title=x86/avx512vaes&amp;action=edit&amp;redlink=1" class="new" title="x86/avx512vaes (page does not exist)"><code>AVX512VAES</code></a> -  AVX-512 Vector AES</li>
<li> <a href="/w/index.php?title=x86/avx512vbmi2&amp;action=edit&amp;redlink=1" class="new" title="x86/avx512vbmi2 (page does not exist)"><code>AVX512VBMI2</code></a> -  AVX-512 Vector Bit Manipulation, Version 2</li>
<li> <a href="/w/index.php?title=x86/avx512bitalg&amp;action=edit&amp;redlink=1" class="new" title="x86/avx512bitalg (page does not exist)"><code>AVX512BITALG</code></a> -  AVX-512 Bit Algorithms</li>
<li> <a href="/w/index.php?title=x86/avx512vpclmulqdq&amp;action=edit&amp;redlink=1" class="new" title="x86/avx512vpclmulqdq (page does not exist)"><code>AVX512VPCLMULQDQ</code></a> -  AVX-512 Vector Vector Carry-less Multiply</li></ul></li>
<li> <a href="/w/index.php?title=x86/sse_gfni&amp;action=edit&amp;redlink=1" class="new" title="x86/sse gfni (page does not exist)"><code>SSE_GFNI</code></a> - SSE-based Galois Field New Instructions</li>
<li> <a href="/w/index.php?title=x86/avx_gfni&amp;action=edit&amp;redlink=1" class="new" title="x86/avx gfni (page does not exist)"><code>AVX_GFNI</code></a> - AVX-based Galois Field New Instructions</li>
<li> Split Lock Detection - detection and cause an exception for split locks</li>
<li> Fast Short REP MOV</li></ul>
<p>Only on server parts (<a href="/wiki/intel/microarchitectures/ice_lake_(server)" title="intel/microarchitectures/ice lake (server)">Ice Lake (Server)</a>):
</p>
<ul><li> <a href="/wiki/x86/tme" title="x86/tme"><code>TME</code></a> - Total Memory Encryption</li>
<li> <a href="/w/index.php?title=x86/pconfig&amp;action=edit&amp;redlink=1" class="new" title="x86/pconfig (page does not exist)"><code>PCONFIG</code></a> Platform Configuration</li>
<li> <a href="/w/index.php?title=x86/wbnoinvd&amp;action=edit&amp;redlink=1" class="new" title="x86/wbnoinvd (page does not exist)"><code>WBNOINVD</code></a> Write-back and do not invalidate cache</li>
<li> <a href="/w/index.php?title=x86/enclv&amp;action=edit&amp;redlink=1" class="new" title="x86/enclv (page does not exist)"><code>ENCLV</code></a> - SGX oversubscription instructions</li></ul>
<h3><span class="mw-headline" id="Block_diagram">Block diagram</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sunny_cove&amp;action=edit&amp;section=7" title="Edit section: Block diagram">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<dl><dd><a href="/wiki/File:Sunny_cove_block_diagram.png" class="image"><img alt="Sunny cove block diagram.png" src="https://upload.wikimedia.org/wikipedia/commons/d/d5/Sunny_cove_block_diagram.png" width="950" height="1018"/></a></dd></dl>
<h3><span class="mw-headline" id="Memory_Hierarchy">Memory Hierarchy</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sunny_cove&amp;action=edit&amp;section=8" title="Edit section: Memory Hierarchy">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li> Cache
<ul><li> L0 µOP cache:
<ul><li> 2,304 µOPs, 8-way set associative
<ul><li> 48 sets, 6-µOP line size</li>
<li> statically divided between threads, per core, inclusive with L1I</li></ul></li></ul></li>
<li> L1I Cache:
<ul><li> 32 <a href="/wiki/KiB" class="mw-redirect" title="KiB">KiB</a>, 8-way set associative
<ul><li> 64 sets, 64 B line size</li>
<li> shared by the two threads, per core</li></ul></li></ul></li>
<li> L1D Cache:
<ul><li> 48 KiB, 12-way set associative</li>
<li> 64 sets, 64 B line size</li>
<li> shared by the two threads, per core</li>
<li> 4 cycles for fastest load-to-use (simple pointer accesses)
<ul><li> 5 cycles for complex addresses</li></ul></li>
<li> bandwidth
<ul><li> 2x 64 B/cycle load + 1x64 B/cycle store</li>
<li> OR 2x32 B/cycle store</li></ul></li>
<li> Write-back policy</li></ul></li>
<li> L2 Cache:
<ul><li> Client
<ul><li> Unified, 512 KiB, 8-way set associative</li>
<li> 1024 sets, 64 B line size</li></ul></li>
<li> Server
<ul><li> Unified, 1,280 KiB, 20-way set associative</li>
<li> 1024 sets, 64 B line size</li></ul></li>
<li> Non-inclusive</li>
<li> 13 cycles for fastest load-to-use</li>
<li> 64 B/cycle bandwidth to L1$</li>
<li> Write-back policy</li></ul></li></ul></li></ul>
<p>Sunny Cove TLB consists of a dedicated L1 TLB for instruction cache (ITLB) and another one for data cache (DTLB). Additionally, there is a unified L2 TLB (STLB).
</p>
<ul><li> TLBs:
<ul><li> ITLB
<ul><li> 4 KiB page translations:
<ul><li> 128 entries; 8-way set associative</li>
<li> dynamic partitioning</li></ul></li>
<li> 2 MiB / 4 MiB page translations:
<ul><li> 16 entries per thread; fully associative</li>
<li> Duplicated for each thread</li></ul></li></ul></li>
<li> DTLB
<ul><li> Load
<ul><li> 4 KiB page translations:
<ul><li> 64 entries; 4-way set associative</li>
<li> competitively shared</li></ul></li>
<li> 2 MiB / 4 MiB page translations:
<ul><li> 32 entries; 4-way set associative</li>
<li> competitively shared</li></ul></li>
<li> 1G page translations:
<ul><li> 8 entries; 8-way set associative</li>
<li> competitively partition</li></ul></li></ul></li>
<li> Store
<ul><li> All pages:
<ul><li> 16 entries; 16-way set associative</li>
<li> competitively partition</li></ul></li></ul></li></ul></li>
<li> STLB
<ul><li> All pages:
<ul><li> 2,048 entire; 16-way set associative</li>
<li> Parititoning:
<ul><li> 4 KiB pages can use all 2,048 entries</li>
<li> 2/4 MiB pages can use 1,024 entries (8-way sets), shared with 4 KiB</li>
<li> 1 GiB pages can use 1,024 entries (8-way sets), shared with 4 KiB pages</li></ul></li></ul></li></ul></li></ul></li></ul>
<h2><span class="mw-headline" id="Overview">Overview</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sunny_cove&amp;action=edit&amp;section=9" title="Edit section: Overview">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Sunny Cove is Intel&#39;s microarchitecture for their <a href="/wiki/big_core" title="big core">big CPU core</a> which is incorporated into a number of client and server chips that succeed <a href="/wiki/intel/microarchitectures/palm_cove" title="intel/microarchitectures/palm cove">Palm Cove</a> (and effectively the <a href="/wiki/intel/microarchitectures/skylake_(client)" title="intel/microarchitectures/skylake (client)">Skylake</a> series of derivatives). Sunny Cove is a <a href="/wiki/big_core" title="big core">big core</a> implemented which is incorporated into numerous chips made by Intel including <a href="/wiki/intel/microarchitectures/lakefield" title="intel/microarchitectures/lakefield">Lakefield</a>, <a href="/wiki/intel/microarchitectures/ice_lake_(client)" title="intel/microarchitectures/ice lake (client)">Ice Lake (Client)</a>, and <a href="/wiki/intel/microarchitectures/ice_lake_(server)" title="intel/microarchitectures/ice lake (server)">Ice Lake (Server)</a>, as well as the <a href="/wiki/Nervana" class="mw-redirect" title="Nervana">Nervana</a> <a href="/wiki/nervana/nnp" title="nervana/nnp">NNP</a> accelerator. Sunny Cove introduces a large set of enhancements that improves the performance of legacy code and new code through the extraction of parallelism as well as new features. Those include a deep <a href="/w/index.php?title=out-of-window&amp;action=edit&amp;redlink=1" class="new" title="out-of-window (page does not exist)">out-of-window</a> pipeline, a wider execution back-end, higher load-store bandwidth, lower effective access latencies, and bigger caches.
</p>
<h2><span class="mw-headline" id="Pipeline">Pipeline</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sunny_cove&amp;action=edit&amp;section=10" title="Edit section: Pipeline">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Like its predecessors, Sunny Cove focuses on extracting performance and reducing power through a number of key ways. Intel builds Sunny Cove on previous microarchitectures, descendants of <a href="/wiki/intel/microarchitectures/sandy_bridge" class="mw-redirect" title="intel/microarchitectures/sandy bridge">Sandy Bridge</a>. For the core to increase the overall performance, Intel focused on extracting additional parallelism.
</p>
<h4><span class="mw-headline" id="Broad_Overview">Broad Overview</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sunny_cove&amp;action=edit&amp;section=11" title="Edit section: Broad Overview">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>At a 5,000 foot view, Sunny Cove represents the logical evolution from <a href="/wiki/intel/microarchitectures/skylake" class="mw-redirect" title="intel/microarchitectures/skylake">Skylake</a> and <a href="/wiki/intel/microarchitectures/haswell" class="mw-redirect" title="intel/microarchitectures/haswell">Haswell</a>. Therefore, despite some significant differences from the previous microarchitecture, the overall designs is fundamentally the same and can be seen as enhancements over <a href="/wiki/intel/microarchitectures/skylake" class="mw-redirect" title="intel/microarchitectures/skylake">Skylake</a> rather than a complete change.
</p>
<div class="floatleft"><a href="/wiki/File:intel_common_arch_post_ucache.svg" class="image"><img alt="intel common arch post ucache.svg" src="/w/images/thumb/8/80/intel_common_arch_post_ucache.svg/250px-intel_common_arch_post_ucache.svg.png" width="250" height="350" srcset="/w/images/thumb/8/80/intel_common_arch_post_ucache.svg/375px-intel_common_arch_post_ucache.svg.png 1.5x, /w/images/thumb/8/80/intel_common_arch_post_ucache.svg/500px-intel_common_arch_post_ucache.svg.png 2x"/></a></div>
<p>The pipeline can be broken down into three areas: the front-end, back-end or execution engine, and the memory subsystem. The goal of the <a href="/w/index.php?title=front-end&amp;action=edit&amp;redlink=1" class="new" title="front-end (page does not exist)">front-end</a> is to feed the back-end with a sufficient stream of operations which it gets by <a href="/w/index.php?title=decoding_instructions&amp;action=edit&amp;redlink=1" class="new" title="decoding instructions (page does not exist)">decoding instructions</a> coming from memory. The front-end has two major pathways: the <a href="/w/index.php?title=%C2%B5OPs_cache&amp;action=edit&amp;redlink=1" class="new" title="µOPs cache (page does not exist)">µOPs cache</a> path and the legacy path. The legacy path is the traditional path whereby variable-length <a href="/wiki/x86" title="x86">x86</a> instructions are fetched from the <a href="/w/index.php?title=level_1_instruction_cache&amp;action=edit&amp;redlink=1" class="new" title="level 1 instruction cache (page does not exist)">level 1 instruction cache</a>, queued, and consequently get decoded into simpler, fixed-length <a href="/wiki/%C2%B5OPs" class="mw-redirect" title="µOPs">µOPs</a>. The alternative and much more desired path is the µOPs cache path whereby a <a href="/w/index.php?title=cache&amp;action=edit&amp;redlink=1" class="new" title="cache (page does not exist)">cache</a> containing already decoded µOPs receives a hit allowing the µOPs to be sent directly to the decode queue.
</p><p>Regardless of which path an instruction ends up taking it will eventually arrive at the decode queue. The IDQ represents the end of the front-end and the <a href="/w/index.php?title=in-order&amp;action=edit&amp;redlink=1" class="new" title="in-order (page does not exist)">in-order</a> part of the machine and the start of the execution engine which operates <a href="/w/index.php?title=out-of-order&amp;action=edit&amp;redlink=1" class="new" title="out-of-order (page does not exist)">out-of-order</a>.
</p><p>In the back-end, the micro-operations visit the <a href="/w/index.php?title=reorder_buffer&amp;action=edit&amp;redlink=1" class="new" title="reorder buffer (page does not exist)">reorder buffer</a>. It&#39;s there where register allocation, renaming, and <a href="/w/index.php?title=instruction_retired&amp;action=edit&amp;redlink=1" class="new" title="instruction retired (page does not exist)">retiring</a> takes place. At this stage a number of other optimizations are also done. From the reorder buffer, µOPs are sent to the unified scheduler. The scheduler has a number of exit ports, each wired to a set of different execution units. Some units can perform basic ALU operations, others can do multiplication and division, with some units capable of more complex operations such as various vector operations. The scheduler is effectively in charge of queuing the µOPs on the appropriate port so they can be executed by the appropriate unit.
</p><p>Some µOPs deal with memory access (e.g. <a href="/w/index.php?title=instruction_load&amp;action=edit&amp;redlink=1" class="new" title="instruction load (page does not exist)">load</a> &amp; <a href="/w/index.php?title=instruction_store&amp;action=edit&amp;redlink=1" class="new" title="instruction store (page does not exist)">store</a>). Those will be sent on dedicated scheduler ports that can perform those memory operations. Store operations go to the store buffer which is also capable of performing forwarding when needed. Likewise, Load operations come from the load buffer. Sunny Cove features a dedicated 48 KiB level 1 data cache and a dedicated 32 KiB level 1 instruction cache. It also features a core-private 512 KiB L2 cache that is shared by both of the L1 caches.
</p><p>Each core enjoys a slice of a third level of cache that is shared by all the core. For <a href="/wiki/intel/microarchitectures/ice_lake_(client)" title="intel/microarchitectures/ice lake (client)">Ice Lake (Client)</a> which incorporates Sunny Cove cores, there are either <a href="/wiki/two_cores" class="mw-redirect" title="two cores">two cores</a> or <a href="/wiki/four_cores" class="mw-redirect" title="four cores">four cores</a> connected together on a single chip.
</p>
<div style="clear:both;"></div>
<h4><span class="mw-headline" id="Front-end">Front-end</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sunny_cove&amp;action=edit&amp;section=12" title="Edit section: Front-end">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The front-end is tasked with the challenge of fetching the complex <a href="/wiki/x86" title="x86">x86</a> instructions from memory, decoding them, and delivering them to the execution units. In other words, the front end needs to be able to consistently deliver enough <a href="/wiki/%C2%B5OPs" class="mw-redirect" title="µOPs">µOPs</a> from the instruction code stream to keep the back-end busy. When the back-end is not being fully utilized, the core is not reaching its full performance. A poorly or under-performing front-end will translate directly to a poorly performing core. This challenge is further complicated by various redirection such as branches and the complex nature of the <a href="/wiki/x86" title="x86">x86</a> instructions themselves.
</p>
<h5><span class="mw-headline" id="Fetch_.26_pre-decoding">Fetch &amp; pre-decoding</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sunny_cove&amp;action=edit&amp;section=13" title="Edit section: Fetch &amp; pre-decoding">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p>On their first pass, instructions should have already been prefetched from the <a href="/w/index.php?title=L2_cache&amp;action=edit&amp;redlink=1" class="new" title="L2 cache (page does not exist)">L2 cache</a> and into the <a href="/w/index.php?title=L1_cache&amp;action=edit&amp;redlink=1" class="new" title="L1 cache (page does not exist)">L1 cache</a>. The L1 is a 32 <a href="/wiki/KiB" class="mw-redirect" title="KiB">KiB</a>, 8-way set associative cache, identical in size and organization to <a href="/wiki/intel/microarchitectures" title="intel/microarchitectures">previous generations</a>. Sunny Cove fetching is done on a 16-byte fetch window. A window size that has not changed in a number of generations. Up to 16 bytes of code can be fetched each cycle. Note that the fetcher is shared evenly between the two threads so that each thread gets every other cycle. At this point they are still <a href="/wiki/macro-ops" class="mw-redirect" title="macro-ops">macro-ops</a> (i.e. variable-length <a href="/wiki/x86" title="x86">x86</a> architectural instruction). Instructions are brought into the pre-decode buffer for initial preparation.
</p>
<div class="floatleft"><a href="/wiki/File:sunny_cove_fetch.svg" class="image"><img alt="sunny cove fetch.svg" src="/w/images/thumb/9/9f/sunny_cove_fetch.svg/300px-sunny_cove_fetch.svg.png" width="300" height="228" srcset="/w/images/thumb/9/9f/sunny_cove_fetch.svg/450px-sunny_cove_fetch.svg.png 1.5x, /w/images/thumb/9/9f/sunny_cove_fetch.svg/600px-sunny_cove_fetch.svg.png 2x"/></a></div>
<p><a href="/wiki/x86" title="x86">x86</a> instructions are complex, variable length, have inconsistent encoding, and may contain multiple operations. At the pre-decode buffer, the instructions boundaries get detected and marked. This is a fairly difficult task because each instruction can vary from a single byte all the way up to fifteen. Moreover, determining the length requires inspecting a couple of bytes of the instruction. In addition to boundary marking, prefixes are also decoded and checked for various properties such as branches. As with previous microarchitectures, the pre-decoder has a <a href="/w/index.php?title=throughput&amp;action=edit&amp;redlink=1" class="new" title="throughput (page does not exist)">throughput</a> of 6 <a href="/wiki/macro-ops" class="mw-redirect" title="macro-ops">macro-ops</a> per cycle or until all 16 bytes are consumed, whichever happens first. Note that the predecoder will not load a new 16-byte block until the previous block has been fully exhausted. For example, suppose a new chunk was loaded, resulting in 7 instructions. In the first cycle, 6 instructions will be processed and a whole second cycle will be wasted for that last instruction. This will produce the much lower throughput of 3.5 instructions per cycle which is considerably less than optimal. Likewise, if the 16-byte block resulted in just 4 instructions with 1 byte of the 5th instruction received, the first 4 instructions will be processed in the first cycle and a second cycle will be required for the last instruction. This will produce an average throughput of 2.5 instructions per cycle. Note that there is a special case for <a href="/w/index.php?title=x86/length-changing_prefix&amp;action=edit&amp;redlink=1" class="new" title="x86/length-changing prefix (page does not exist)">length-changing prefix</a> (LCPs) which will incur additional pre-decoding costs. Real code is often less than 4 bytes which usually results in a good rate. 
</p><p>All of this works along with the branch prediction unit which attempts to guess the flow of instructions. In Sunny Cove, the <a href="/w/index.php?title=branch_predictor&amp;action=edit&amp;redlink=1" class="new" title="branch predictor (page does not exist)">branch predictor</a> has also been improved. The intimate improvements done in the branch predictor were not further disclosed by Intel.
</p>
<h6><span class="mw-headline" id="Instruction_Queue_.26_MOP-Fusion">Instruction Queue &amp; MOP-Fusion</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sunny_cove&amp;action=edit&amp;section=14" title="Edit section: Instruction Queue &amp; MOP-Fusion">edit</a><span class="mw-editsection-bracket">]</span></span></h6>
<table style="border: 1px solid gray; float: right; margin: 10px; padding: 5px">
<tbody><tr>
<td> <a href="/wiki/MOP-Fusion" class="mw-redirect" title="MOP-Fusion">MOP-Fusion</a> Example:
</td></tr>
<tr>
<td>
<pre>cmp eax, [mem]
jne loop</pre>
</td>
<td> <b>→</b>
</td>
<td> <pre>cmpjne eax, [mem], loop</pre>
</td></tr></tbody></table>
<dl><dd><i>See also: <a href="/wiki/macro-operation_fusion" title="macro-operation fusion">Macro-Operation Fusion</a></i></dd></dl>
<p>The pre-decoded instructions are delivered to the Instruction Queue (IQ). In <a href="/wiki/intel/microarchitectures/broadwell" class="mw-redirect" title="intel/microarchitectures/broadwell">Broadwell</a>, the Instruction Queue has been increased to 25 entries duplicated over for each thread (i.e. 50 total entries). It&#39;s unclear if that has changed with Sunny Cove. One key optimization the instruction queue does is <a href="/wiki/macro-op_fusion" class="mw-redirect" title="macro-op fusion">macro-op fusion</a>. Sunny Cove can fuse two <a href="/wiki/macro-ops" class="mw-redirect" title="macro-ops">macro-ops</a> into a single complex one in a number of cases. In cases where a <a href="/w/index.php?title=x86/test&amp;action=edit&amp;redlink=1" class="new" title="x86/test (page does not exist)">test</a> or <a href="/w/index.php?title=x86/compare&amp;action=edit&amp;redlink=1" class="new" title="x86/compare (page does not exist)">compare</a> instruction with a subsequent conditional jump is detected, it will be converted into a single compare-and-branch instruction. Those fused instructions remain fused throughout the entire pipeline and get executed as a single operation by the branch unit thereby saving bandwidth everywhere. Only one such fusion can be performed during each cycle.
</p>
<h5><span class="mw-headline" id="Decoding">Decoding</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sunny_cove&amp;action=edit&amp;section=15" title="Edit section: Decoding">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<div class="floatright"><a href="/wiki/File:sunny_cove_decode.svg" class="image"><img alt="sunny cove decode.svg" src="/w/images/thumb/5/5d/sunny_cove_decode.svg/425px-sunny_cove_decode.svg.png" width="425" height="300" srcset="/w/images/thumb/5/5d/sunny_cove_decode.svg/638px-sunny_cove_decode.svg.png 1.5x, /w/images/thumb/5/5d/sunny_cove_decode.svg/850px-sunny_cove_decode.svg.png 2x"/></a></div>
<p>Up to five (3 + 2 fused or up to 5 unfused) pre-decoded instructions are sent to the decoders each cycle. Like the fetchers, the Decoders alternate between the two thread each cycle. Decoders read in <a href="/wiki/macro-operations" class="mw-redirect" title="macro-operations">macro-operations</a> and emit regular, fixed length <a href="/wiki/%C2%B5OPs" class="mw-redirect" title="µOPs">µOPs</a>. The five decoders are asymmetric; the first one, Decoder 0,  is a <a href="/w/index.php?title=complex_decoder&amp;action=edit&amp;redlink=1" class="new" title="complex decoder (page does not exist)">complex decoder</a> while the other four are <a href="/w/index.php?title=simple_decoders&amp;action=edit&amp;redlink=1" class="new" title="simple decoders (page does not exist)">simple decoders</a>. A simple decoder is capable of translating instructions that emit a single fused-<a href="/wiki/%C2%B5OP" class="mw-redirect" title="µOP">µOP</a>. By contrast, a <a href="/w/index.php?title=complex_decoder&amp;action=edit&amp;redlink=1" class="new" title="complex decoder (page does not exist)">complex decoder</a> can decode anywhere from one to four fused-µOPs. Overall up to 5 simple instructions can be decoded each cycle with lesser amounts if the complex decoder needs to emit addition µOPs; i.e., for each additional µOP the complex decoder needs to emit, 1 less simple decoder can operate. In other words, for each additional µOP the complex decoder emits, one less decoder is active.
</p>
<h6><span class="mw-headline" id="MSROM_.26_Stack_Engine">MSROM &amp; Stack Engine</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sunny_cove&amp;action=edit&amp;section=16" title="Edit section: MSROM &amp; Stack Engine">edit</a><span class="mw-editsection-bracket">]</span></span></h6>
<p>There are more complex instructions that are not trivial to be decoded even by complex decoder. For instructions that transform into more than four µOPs, the instruction detours through the <a href="/w/index.php?title=microcode_sequencer&amp;action=edit&amp;redlink=1" class="new" title="microcode sequencer (page does not exist)">microcode sequencer</a> (MS) ROM. When that happens, up to 4 µOPs/cycle are emitted until the microcode sequencer is done. During that time, the decoders are disabled.
</p><p><a href="/wiki/x86" title="x86">x86</a> has dedicated <a href="/w/index.php?title=stack_machine&amp;action=edit&amp;redlink=1" class="new" title="stack machine (page does not exist)">stack machine</a> operations. Instructions such as <code><a href="/w/index.php?title=x86/push&amp;action=edit&amp;redlink=1" class="new" title="x86/push (page does not exist)">PUSH</a></code>, <code><a href="/w/index.php?title=x86/pop&amp;action=edit&amp;redlink=1" class="new" title="x86/pop (page does not exist)">POP</a></code>, as well as <code><a href="/w/index.php?title=x86/call&amp;action=edit&amp;redlink=1" class="new" title="x86/call (page does not exist)">CALL</a></code>, and <code><a href="/w/index.php?title=x86/ret&amp;action=edit&amp;redlink=1" class="new" title="x86/ret (page does not exist)">RET</a></code> all operate on the <a href="/w/index.php?title=stack_pointer&amp;action=edit&amp;redlink=1" class="new" title="stack pointer (page does not exist)">stack pointer</a> (<code><a href="/w/index.php?title=x86/esp&amp;action=edit&amp;redlink=1" class="new" title="x86/esp (page does not exist)">ESP</a></code>). Without any specialized hardware, such operations would need to be sent to the back-end for execution using the general purpose ALUs, using up some of the bandwidth and utilizing scheduler and execution units resources. Since <a href="/wiki/intel/microarchitectures/pentium_m" title="intel/microarchitectures/pentium m">Pentium M</a>, Intel has been making use of a <a href="/w/index.php?title=Stack_Engine&amp;action=edit&amp;redlink=1" class="new" title="Stack Engine (page does not exist)">Stack Engine</a>. The Stack Engine has a set of three dedicated adders it uses to perform and eliminate the stack-updating µOPs (i.e. capable of handling three additions per cycle). Instruction such as <code><a href="/w/index.php?title=x86/push&amp;action=edit&amp;redlink=1" class="new" title="x86/push (page does not exist)">PUSH</a></code> are translated into a store and a subtraction of 4 from <code><a href="/w/index.php?title=x86/esp&amp;action=edit&amp;redlink=1" class="new" title="x86/esp (page does not exist)">ESP</a></code>. The subtraction in this case will be done by the Stack Engine. The Stack Engine sits after the <a href="/w/index.php?title=instruction_decode&amp;action=edit&amp;redlink=1" class="new" title="instruction decode (page does not exist)">decoders</a> and monitors the µOPs stream as it passes by. Incoming stack-modifying operations are caught by the Stack Engine. This operation alleviate the burden of the pipeline from stack pointer-modifying µOPs. In other words, it&#39;s cheaper and faster to calculate stack pointer targets at the Stack Engine than it is to send those operations down the pipeline to be done by the execution units (i.e., general purpose ALUs).
</p>
<h5><span class="mw-headline" id=".C2.B5OP_cache">µOP cache</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sunny_cove&amp;action=edit&amp;section=17" title="Edit section: µOP cache">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<dl><dd><i>See also: <a href="/wiki/intel/microarchitectures/sandy_bridge_(client)#New_.C2.B5OP_cache_.26_x86_tax" title="intel/microarchitectures/sandy bridge (client)">Sandy Bridge § New µOP cache</a></i></dd></dl>
<div class="floatright"><a href="/wiki/File:sunny_cove_ucache.svg" class="image"><img alt="sunny cove ucache.svg" src="/w/images/thumb/0/04/sunny_cove_ucache.svg/400px-sunny_cove_ucache.svg.png" width="400" height="298" srcset="/w/images/thumb/0/04/sunny_cove_ucache.svg/600px-sunny_cove_ucache.svg.png 1.5x, /w/images/thumb/0/04/sunny_cove_ucache.svg/800px-sunny_cove_ucache.svg.png 2x"/></a></div>
<p>Decoding the variable-length, inconsistent, and complex <a href="/wiki/x86" title="x86">x86</a> instructions is a nontrivial task. It&#39;s also expensive in terms of performance and power. Therefore, the best way for the pipeline to avoid those things is to simply not decode the instructions. This is the job of the <a href="/w/index.php?title=%C2%B5OP_cache&amp;action=edit&amp;redlink=1" class="new" title="µOP cache (page does not exist)">µOP cache</a> or the Decoded Stream Buffer (DSB). Sunny Cove&#39;s µOP cache is organized similarly to all previous generations since its introduction in <a href="/wiki/intel/microarchitectures/sandy_bridge" class="mw-redirect" title="intel/microarchitectures/sandy bridge">Sandy Bridge</a>, however, its size has increased. Sunny Cove increased the cache by 1.5x from 1.5K in <a href="/wiki/intel/microarchitectures/skylake" class="mw-redirect" title="intel/microarchitectures/skylake">Skylake</a> to over 2.3K. The cache is organized into 48 sets of 8 cache lines with each line holding up to 6 µOP for a total of 2,304 µOPs. As with <a href="/wiki/intel/microarchitectures/skylake" class="mw-redirect" title="intel/microarchitectures/skylake">Skylake</a>, the µOP cache operates on 64-byte fetch windows. The micro-operation cache is competitively shared between the two threads and can also hold pointers to the microcode. The µOP cache has an average hit rate of 80% or greater.
</p><p>A hit in the µOP allows for up to 6 µOPs (i.e., entire line) per cycle to be sent directly to the Instruction Decode Queue (IDQ), bypassing all the pre-decoding and decoding that would otherwise have to be done. Whereas the legacy decode path works in 16-byte instruction fetch windows, the µOP cache has no such restriction and can deliver 6 µOPs/cycle corresponding to the much bigger 64-byte window.  The higher bandwidth of µOPs greatly improves the numbers of µOP that the back-end can take advantage of in the <a href="/w/index.php?title=out-of-order&amp;action=edit&amp;redlink=1" class="new" title="out-of-order (page does not exist)">out-of-order</a> part of the machine. To better improve this area, Sunny cove increased the <a href="#Renaming_.26_Allocation">rename and retire</a> to 5 µOPs/cycle, one more than <a href="/wiki/intel/microarchitectures/skylake" class="mw-redirect" title="intel/microarchitectures/skylake">Skylake</a>, increasing the absolute ceiling rate of the out-of-order engine.
</p>
<h5><span class="mw-headline" id="Allocation_Queue">Allocation Queue</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sunny_cove&amp;action=edit&amp;section=18" title="Edit section: Allocation Queue">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p>The emitted µOPs from the decoders are sent directly to the Allocation Queue (AQ) or Instruction Decode Queue (IDQ). The Allocation Queue acts as the interface between the front-end (<a href="/w/index.php?title=in-order&amp;action=edit&amp;redlink=1" class="new" title="in-order (page does not exist)">in-order</a>) and the back-end (<a href="/w/index.php?title=out-of-order&amp;action=edit&amp;redlink=1" class="new" title="out-of-order (page does not exist)">out-of-order</a>). Like <a href="/wiki/intel/microarchitectures/skylake" class="mw-redirect" title="intel/microarchitectures/skylake">Skylake</a>, the IDQ is no longer competitively shared; it&#39;s partitioned between two active threads. Sunny Cove&#39;s Allocation Queue increased from 64-µOPs/thread to 70 for a total of 140 entries or roughly 10% more than <a href="/wiki/intel/microarchitectures/skylake" class="mw-redirect" title="intel/microarchitectures/skylake">Skylake</a>. The queue&#39;s purpose is effectively to help absorb <a href="/w/index.php?title=bubbles&amp;action=edit&amp;redlink=1" class="new" title="bubbles (page does not exist)">bubbles</a> which may be introduced in the front-end, ensuring that a steady stream of 6 µOPs are delivered each cycle.
</p>
<h6><span class="mw-headline" id=".C2.B5OP-Fusion_.26_LSD">µOP-Fusion &amp; LSD</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sunny_cove&amp;action=edit&amp;section=19" title="Edit section: µOP-Fusion &amp; LSD">edit</a><span class="mw-editsection-bracket">]</span></span></h6>
<p>The IDQ does a number of additional optimizations as it queues instructions. The Loop Stream Detector (LSD) is a mechanism inside the IDQ capable of detecting loops that fit in the IDQ and lock them down. That is, the LSD can stream the same sequence of µOPs directly from the IDQ continuously without any additional <a href="/w/index.php?title=instruction_fetch&amp;action=edit&amp;redlink=1" class="new" title="instruction fetch (page does not exist)">fetching</a>, <a href="/w/index.php?title=instruction_decode&amp;action=edit&amp;redlink=1" class="new" title="instruction decode (page does not exist)">decoding</a>, or utilizing additional caches or resources. Streaming continues indefinitely until reaching a branch <a href="/w/index.php?title=mis-prediction&amp;action=edit&amp;redlink=1" class="new" title="mis-prediction (page does not exist)">mis-prediction</a>. Note that while the LSD is active, the rest of the front-end is effectively disabled.
</p><p>The LSD in Sunny Cove can take advantage of the larger IDQ; capable of detecting loops up to 70 µOPs per thread. The LSD is particularly excellent in for many common algorithms that are found in many programs (e.g., tight loops, intensive calc loops, searches, etc..).
</p>
<h4><span class="mw-headline" id="Execution_engine">Execution engine</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sunny_cove&amp;action=edit&amp;section=20" title="Edit section: Execution engine">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<div class="floatright"><a href="/w/index.php?title=Special:Upload&amp;wpDestFile=sunny_cove_rob.svg" class="new" title="File:sunny cove rob.svg">450px</a></div>
<p>Sunny Cove&#39;s back-end or execution engine deals with the execution of <a href="/w/index.php?title=out-of-order&amp;action=edit&amp;redlink=1" class="new" title="out-of-order (page does not exist)">out-of-order</a> operations. Much of the design is inherited from previous architectures such as <a href="/wiki/intel/microarchitectures/skylake" class="mw-redirect" title="intel/microarchitectures/skylake">Skylake</a> but has been widened to explorer more <a href="/w/index.php?title=instruction-level_parallelism&amp;action=edit&amp;redlink=1" class="new" title="instruction-level parallelism (page does not exist)">instruction-level parallelism</a> opportunities. From the allocation queue instructions are sent to the <a href="/w/index.php?title=Reorder_Buffer&amp;action=edit&amp;redlink=1" class="new" title="Reorder Buffer (page does not exist)">Reorder Buffer</a> (ROB) at the rate of up to 6 fused-µOPs each cycle, similar to <a href="/wiki/intel/microarchitectures/skylake" class="mw-redirect" title="intel/microarchitectures/skylake">Skylake</a>&#39;s.
</p>
<h5><span class="mw-headline" id="Renaming_.26_Allocation">Renaming &amp; Allocation</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sunny_cove&amp;action=edit&amp;section=21" title="Edit section: Renaming &amp; Allocation">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p>Like the front-end, the <a href="/w/index.php?title=Reorder_Buffer&amp;action=edit&amp;redlink=1" class="new" title="Reorder Buffer (page does not exist)">Reorder Buffer</a> has been significantly enlarged by 60%, now having the capacity of 352 entries, 128 entries more than <a href="/wiki/intel/microarchitectures/skylake" class="mw-redirect" title="intel/microarchitectures/skylake">Skylake</a>. Since each ROB entry holds complete µOPs, in practice 352 entries might be equivalent to as much as 525 µOPs depending on the code being executed (e.g. fused load/stores). It is at this stage that <a href="/w/index.php?title=architectural_registers&amp;action=edit&amp;redlink=1" class="new" title="architectural registers (page does not exist)">architectural registers</a> are mapped onto the underlying <a href="/w/index.php?title=physical_registers&amp;action=edit&amp;redlink=1" class="new" title="physical registers (page does not exist)">physical registers</a>. Other additional bookkeeping tasks are also done at this point such as allocating resources for stores, loads, and determining all possible scheduler ports. Register renaming is also controlled by the <a href="/w/index.php?title=Register_Alias_Table&amp;action=edit&amp;redlink=1" class="new" title="Register Alias Table (page does not exist)">Register Alias Table</a> (RAT) which is used to mark where the data we depend on is coming from (after that value, too, came from an instruction that has previously been renamed). In <a href="/wiki/intel/microarchitectures" title="intel/microarchitectures">previous microarchitectures</a>, the RAT could handle 4 µOPs each cycle. In Sunny Cove this has been increased to five, A 25% increase in the OoO application capabilities. Sunny Cove can now rename any five registers per cycle. This includes the same register renamed five times in a single cycle. Note that the ROB still operates on fused µOPs, therefore 5 µOPs can effectively be as high as 10 µOPs.
</p><p>It should be noted that there are no special costs involved in splitting up fused µOPs before execution or <a href="/w/index.php?title=retirement&amp;action=edit&amp;redlink=1" class="new" title="retirement (page does not exist)">retirement</a> and the two fused µOPs only occupy a single entry in the ROB.
</p><p>Since Sunny Cove performs <a href="/w/index.php?title=speculative_execution&amp;action=edit&amp;redlink=1" class="new" title="speculative execution (page does not exist)">speculative execution</a>, it can speculate incorrectly. When this happens, the architectural state is invalidated and as such needs to be rolled back to the last known valid state. <a href="/wiki/intel/microarchitectures" title="intel/microarchitectures">previous microarchitectures</a> had a 48-entry <a href="/w/index.php?title=Branch_Order_Buffer&amp;action=edit&amp;redlink=1" class="new" title="Branch Order Buffer (page does not exist)">Branch Order Buffer</a> (BOB) that keeps tracks of those states for this very purpose. It&#39;s unknown if that has changed with Sunny Cove.
</p>
<h5><span class="mw-headline" id="Optimizations">Optimizations</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sunny_cove&amp;action=edit&amp;section=22" title="Edit section: Optimizations">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p>Sunny Cove has a number of optimizations it performs prior to entering the out-of-order and renaming part. Three of those optimizations include <a href="/w/index.php?title=Move_Elimination&amp;action=edit&amp;redlink=1" class="new" title="Move Elimination (page does not exist)">Move Elimination</a> and <a href="/w/index.php?title=Zeroing_Idioms&amp;action=edit&amp;redlink=1" class="new" title="Zeroing Idioms (page does not exist)">Zeroing Idioms</a>, and <a href="/w/index.php?title=Ones_Idioms&amp;action=edit&amp;redlink=1" class="new" title="Ones Idioms (page does not exist)">Ones Idioms</a>. A Move Elimination is capable of eliminating register-to-register moves (including chained moves) prior to bookkeeping at the ROB, allowing those µOPs to save resources and eliminating them entirely. Eliminated moves are zero latency and are entirely removed from the pipeline. This optimization does not always succeed; when it fails, the operands were simply not ready. On average this optimization is almost always successful (upward of 85% in most cases). Move elimination works on all 32- and 64-bit GP integer registers as well as all 128- and 256-bit vector registers.
</p>
<table style="border: 1px solid gray; float: right; margin: 10px; padding: 5px; width: 350px;">
<tbody><tr>
<td> <a href="/w/index.php?title=Zeroing_Idiom&amp;action=edit&amp;redlink=1" class="new" title="Zeroing Idiom (page does not exist)">Zeroing Idiom</a> Example:
</td></tr>
<tr>
<td> <pre>xor eax, eax</pre>
</td></tr>
<tr>
<td> Not only does this instruction get eliminated at the ROB, but it&#39;s actually encoded as just 2 bytes <code>31 C0</code> vs the 5 bytes for <code><a href="/w/index.php?title=x86/mov&amp;action=edit&amp;redlink=1" class="new" title="x86/mov (page does not exist)">mov</a> <a href="/w/index.php?title=x86/eax&amp;action=edit&amp;redlink=1" class="new" title="x86/eax (page does not exist)">eax</a>, 0x0</code> which is encoded as <code>b8 00 00 00 00</code>.
</td></tr></tbody></table>
<p>There are some exceptions that Sunny Cove will not optimize, most dealing with <a href="/w/index.php?title=signedness&amp;action=edit&amp;redlink=1" class="new" title="signedness (page does not exist)">signedness</a>. <a href="/w/index.php?title=sign_extension&amp;action=edit&amp;redlink=1" class="new" title="sign extension (page does not exist)">sign-extended</a> moves cannot be eliminated and neither can zero-extended from 16-bit to 32/64 big registers (note that 8-bit to 32/64 works). Likewise, in the other direction, no moves to 8/16-bit registers can be eliminated. A move of a register to itself is never eliminated.
</p><p>When instructions use registers that are independent of their prior values, another optimization opportunity can be exploited. A second common optimization performed in Sunny Cove around the same time is <a href="/w/index.php?title=Zeroing_Idioms&amp;action=edit&amp;redlink=1" class="new" title="Zeroing Idioms (page does not exist)">Zeroing Idioms</a> elimination. A number common zeroing idioms are recognized and consequently eliminated in much the same way as the move eliminations are performed. Sunny Cove recognizes instructions such as <code><a href="/w/index.php?title=x86/xor&amp;action=edit&amp;redlink=1" class="new" title="x86/xor (page does not exist)">XOR</a></code>, <code><a href="/w/index.php?title=x86/pxor&amp;action=edit&amp;redlink=1" class="new" title="x86/pxor (page does not exist)">PXOR</a></code>, and <code><a href="/w/index.php?title=x86/xorps&amp;action=edit&amp;redlink=1" class="new" title="x86/xorps (page does not exist)">XORPS</a></code> as zeroing idioms when the <a href="/w/index.php?title=source_operand&amp;action=edit&amp;redlink=1" class="new" title="source operand (page does not exist)">source</a> and <a href="/w/index.php?title=destination_operand&amp;action=edit&amp;redlink=1" class="new" title="destination operand (page does not exist)">destination</a> operands are the same. Those optimizations are done at the same rate as renaming during renaming (at 4 µOPs per cycle) and the register is simply set to zero.
</p><p>The <a href="/w/index.php?title=ones_idioms&amp;action=edit&amp;redlink=1" class="new" title="ones idioms (page does not exist)">ones idioms</a> is another dependency breaking idiom that can be optimized. In all the various <a href="/w/index.php?title=x86/pcmpeq&amp;action=edit&amp;redlink=1" class="new" title="x86/pcmpeq (page does not exist)">PCMPEQx</a> instructions that perform packed comparison the same register with itself always set all bits to one. On those cases, while the µOP still has to be executed, the instructions may be scheduled as soon as possible because the current state of the register need not be known.
</p>
<h5><span class="mw-headline" id="Scheduler">Scheduler</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sunny_cove&amp;action=edit&amp;section=23" title="Edit section: Scheduler">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<div class="floatright"><a href="/w/index.php?title=Special:Upload&amp;wpDestFile=sunny_cove_scheduler.svg" class="new" title="File:sunny cove scheduler.svg">500px</a></div>
<p>The scheduler size itself has likely increased with Sunny cove, although its exact capacity was not disclosed. Intel increased the schedule by 50% from 64 to 97 entries in <a href="/wiki/intel/microarchitectures/skylake" class="mw-redirect" title="intel/microarchitectures/skylake">Skylake</a>, therefore it&#39;s reasonable to expect Sunny Cove to be greater than 125 entries. Those entries are competitively shared between the two threads. Sunny Cove continues with a unified design; this is in contrast to designs such as <a href="/wiki/AMD" class="mw-redirect" title="AMD">AMD</a>&#39;s <a href="/wiki/amd/microarchitectures/zen" title="amd/microarchitectures/zen">Zen</a> which uses a split design each one holding different types of µOPs. Scheduler includes the two register files for integers and vectors. It&#39;s in those <a href="/w/index.php?title=register_files&amp;action=edit&amp;redlink=1" class="new" title="register files (page does not exist)">register files</a> that output operand data is stored. In Skylake, the <a href="/w/index.php?title=integer&amp;action=edit&amp;redlink=1" class="new" title="integer (page does not exist)">integer</a> <a href="/w/index.php?title=register_file&amp;action=edit&amp;redlink=1" class="new" title="register file (page does not exist)">register file</a> was 180-entry deep. It&#39;s unknown if that has changed and by how much on Sunny Cove.
</p><p>At this point µOPs are no longer fused and will be dispatched to the execution units independently. The scheduler holds the µOPs while they wait to be executed. A µOP could be waiting on an operand that has not arrived (e.g., fetched from memory or currently being calculated from another µOPs) or because the execution unit it needs is busy. Once the µOP is ready, it is dispatched through its designated port. The scheduler will send the oldest ready µOP to be executed on each of the eight ports each cycle.
</p><p>The scheduler on Sunny Cove enlarged further with two additional ports that deal with memory operations, making it 25% wider than <a href="/wiki/intel/microarchitectures/skylake" class="mw-redirect" title="intel/microarchitectures/skylake">Skylake</a>. Up to 10 operations may be dispatched each cycle. On the arithmetic side of the execution engine, the four workhorse ports were augmented with more functionality. On the vector side, Sunny Cove retains the three FMAs and ALUs. One of the key changes here is the addition of a new shuffle unit on Port 1 for moving data within a register.
</p>
<h6><span class="mw-headline" id="Scheduler_Ports_.26_Execution_Units">Scheduler Ports &amp; Execution Units</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sunny_cove&amp;action=edit&amp;section=24" title="Edit section: Scheduler Ports &amp; Execution Units">edit</a><span class="mw-editsection-bracket">]</span></span></h6>
<table class="wikitable">
<tbody><tr><th colspan="2">Scheduler Ports Designation</th></tr>
<tr><th rowspan="5">Port 0</th><td>Integer/Vector Arithmetic, Multiplication, Logic, Shift, and String ops</td></tr>
<tr><td><a href="/w/index.php?title=FP&amp;action=edit&amp;redlink=1" class="new" title="FP (page does not exist)">FP</a> Add, <a href="/w/index.php?title=Multiply&amp;action=edit&amp;redlink=1" class="new" title="Multiply (page does not exist)">Multiply</a>, <a href="/w/index.php?title=FMA&amp;action=edit&amp;redlink=1" class="new" title="FMA (page does not exist)">FMA</a></td></tr>
<tr><td>Integer/FP Division and <a href="/w/index.php?title=Square_Root&amp;action=edit&amp;redlink=1" class="new" title="Square Root (page does not exist)">Square Root</a></td></tr>
<tr><td><a href="/w/index.php?title=AES&amp;action=edit&amp;redlink=1" class="new" title="AES (page does not exist)">AES</a> Encryption</td></tr>
<tr><td>Branch2</td></tr>
<tr><th rowspan="2">Port 1</th><td>Integer/Vector Arithmetic, Multiplication, Logic, Shift, and Bit Scanning</td></tr>
<tr><td><a href="/w/index.php?title=FP&amp;action=edit&amp;redlink=1" class="new" title="FP (page does not exist)">FP</a> Add, <a href="/w/index.php?title=Multiply&amp;action=edit&amp;redlink=1" class="new" title="Multiply (page does not exist)">Multiply</a>, <a href="/w/index.php?title=FMA&amp;action=edit&amp;redlink=1" class="new" title="FMA (page does not exist)">FMA</a></td></tr>
<tr><th rowspan="3">Port 5</th><td>Integer/Vector Arithmetic, Logic</td></tr>
<tr><td>Vector Permute</td></tr>
<tr><td><a href="/w/index.php?title=x87&amp;action=edit&amp;redlink=1" class="new" title="x87 (page does not exist)">x87</a> FP Add, Composite Int, CLMUL</td></tr>
<tr><th rowspan="2">Port 6</th><td>Integer Arithmetic, Logic, Shift</td></tr>
<tr><td>Branch</td></tr>
<tr><th>Port 2</th><td>Load AGU</td></tr>
<tr><th>Port 3</th><td>Load AGU</td></tr>
<tr><th>Port 4</th><td>Store Data</td></tr>
<tr><th>Port 7</th><td>Store AGU</td></tr>
<tr><th>Port 8</th><td>Store AGU</td></tr>
<tr><th>Port 9</th><td>Store Data</td></tr>
</tbody></table>
<table class="wikitable collapsible collapsed">

<tbody><tr>
<th colspan="3"> Execution Units
</th></tr>
<tr>
<th> Execution Unit </th>
<th> # of Units </th>
<th> Instructions
</th></tr>
<tr>
<td> ALU </td>
<td> 4 </td>
<td> add, and, cmp, or, test, xor, movzx, movsx, mov, (v)movdqu, (v)movdqa, (v)movap*, (v)movup*
</td></tr>
<tr>
<td> SHFT </td>
<td> 2 </td>
<td> sal, shl, rol, adc, sarx, adcx, adox, etc.
</td></tr>
<tr>
<td> Slow Int </td>
<td> 1 </td>
<td> mul, imul, bsr, rcl, shld, mulx, pdep, etc.
</td></tr>
<tr>
<td> BM 2 andn, bextr, blsi, blsmsk, bzhi, etc.
</td></tr>
<tr>
<td> Vec ALU </td>
<td> 3 </td>
<td> (v)pand, (v)por, (v)pxor, (v)movq, (v)movq, (v)movap*, (v)movup*, (v)andp*, (v)orp*, (v)paddb/w/d/q, (v)blendv*, (v)blendp*, (v)pblendd
</td></tr>
<tr>
<td> Vec_Shft </td>
<td> 2 </td>
<td> (v)psllv*, (v)psrlv*, vector shift count in imm8
</td></tr>
<tr>
<td> Vec Add </td>
<td> 2 </td>
<td> (v)addp*, (v)cmpp*, (v)max*, (v)min*, (v)padds*, (v)paddus*, (v)psign, (v)pabs, (v)pavgb, (v)pcmpeq*, (v)pmax, (v)cvtps2dq, (v)cvtdq2ps, (v)cvtsd2si, (v)cvtss2si
</td></tr>
<tr>
<td> Shuffle </td>
<td> 2 </td>
<td> (v)shufp*, vperm*, (v)pack*, (v)unpck*, (v)punpck*, (v)pshuf*, (v)pslldq, (v)alignr, (v)pmovzx*, vbroadcast*, (v)pslldq, (v)psrldq, (v)pblendw
</td></tr>
<tr>
<td> Vec Mul </td>
<td> 2 </td>
<td> (v)mul*, (v)pmul*, (v)pmadd*
</td></tr>
<tr>
<td> SIMD Misc </td>
<td> 1 </td>
<td> STTNI, (v)pclmulqdq, (v)psadw, vector shift count in xmm
</td></tr>
<tr>
<td> FP Mov </td>
<td> 1 </td>
<td> (v)movsd/ss, (v)movd gpr
</td></tr>
<tr>
<td> DIVIDE </td>
<td> 1 </td>
<td> divp*, divs*, vdiv*, sqrt*, vsqrt*, rcp*, vrcp*, rsqrt*, idiv
</td></tr>

<tr>
<td colspan="3"> This table was taken verbatim from the Intel manual. Execution unit mapping to <a href="/w/index.php?title=x86/mmx&amp;action=edit&amp;redlink=1" class="new" title="x86/mmx (page does not exist)">MMX instructions</a> are not included.
</td></tr></tbody></table>
<h5><span class="mw-headline" id="Retirement">Retirement</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sunny_cove&amp;action=edit&amp;section=25" title="Edit section: Retirement">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p>Once a µOP executes, or in the case of fused µOPs both µOPs have executed, they can be <a href="/w/index.php?title=retired&amp;action=edit&amp;redlink=1" class="new" title="retired (page does not exist)">retired</a>. Retirement happens <a href="/w/index.php?title=in-order&amp;action=edit&amp;redlink=1" class="new" title="in-order (page does not exist)">in-order</a> and releases any used resources such as those used to keep track in the <a href="/w/index.php?title=reorder_buffer&amp;action=edit&amp;redlink=1" class="new" title="reorder buffer (page does not exist)">reorder buffer</a>. With retirement/allocation increasing from four to five in Sunny Cove, it&#39;s now possible to retire 5 instructions per cycle (5 unfused or 7 with fused ops).
</p>
<h2><span class="mw-headline" id="Die">Die</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sunny_cove&amp;action=edit&amp;section=26" title="Edit section: Die">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Core">Core</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sunny_cove&amp;action=edit&amp;section=27" title="Edit section: Core">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li> <a href="/wiki/Intel_10_nm_process" class="mw-redirect" title="Intel 10 nm process">Intel 10 nm process</a></li>
<li> Core from an <a href="/wiki/intel/microarchitectures/ice_lake_(client)" title="intel/microarchitectures/ice lake (client)">Ice Lake (client)</a> SoC</li>
<li> ~6.91 mm² die size
<ul><li> ~3.5 mm x ~1.97 mm</li></ul></li></ul>
<dl><dd><a href="/wiki/File:ice_lake_die_core.png" class="image"><img alt="ice lake die core.png" src="/w/images/thumb/c/c4/ice_lake_die_core.png/400px-ice_lake_die_core.png" width="400" height="220" srcset="/w/images/c/c4/ice_lake_die_core.png 1.5x"/></a></dd></dl>
<p><br/>
</p>
<dl><dd><a href="/wiki/File:ice_lake_die_core_(annotated).png" class="image"><img alt="ice lake die core (annotated).png" src="/w/images/thumb/c/c9/ice_lake_die_core_%28annotated%29.png/400px-ice_lake_die_core_%28annotated%29.png" width="400" height="220" srcset="/w/images/c/c9/ice_lake_die_core_%28annotated%29.png 1.5x"/></a></dd></dl>
<p><br/>
</p>
<dl><dd><a href="/wiki/File:ice_lake_die_core_2.png" class="image"><img alt="ice lake die core 2.png" src="/w/images/8/80/ice_lake_die_core_2.png" width="500" height="280"/></a></dd></dl>
<p><br/>
</p>
<ul><li> <a href="/wiki/Intel_10_nm_process" class="mw-redirect" title="Intel 10 nm process">Intel 10 nm process</a></li>
<li> Core from an <a href="/wiki/intel/microarchitectures/ice_lake_(server)" title="intel/microarchitectures/ice lake (server)">Ice Lake (server)</a> SoC</li></ul>
<dl><dd><a href="/wiki/File:ice_lake_core_die.png" class="image"><img alt="ice lake core die.png" src="/w/images/8/8c/ice_lake_core_die.png" width="200" height="157"/></a></dd></dl>
<h3><span class="mw-headline" id="Core_group">Core group</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sunny_cove&amp;action=edit&amp;section=28" title="Edit section: Core group">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li> <a href="/wiki/Intel_10_nm_process" class="mw-redirect" title="Intel 10 nm process">Intel 10 nm process</a></li>
<li> Quad-core from an <a href="/wiki/intel/microarchitectures/ice_lake_(client)" title="intel/microarchitectures/ice lake (client)">Ice Lake</a> SoC</li>
<li> ~30.73 mm² die size
<ul><li> ~7.86 mm x ~3.91 mm</li></ul></li></ul>
<p><br/>
</p>
<dl><dd><a href="/wiki/File:ice_lake_die_core_group.png" class="image"><img alt="ice lake die core group.png" src="/w/images/thumb/9/95/ice_lake_die_core_group.png/700px-ice_lake_die_core_group.png" width="700" height="351" class="wikichip_ogimage" srcset="/w/images/9/95/ice_lake_die_core_group.png 1.5x"/></a></dd></dl>
<p><br/>
</p>
<dl><dd><a href="/wiki/File:ice_lake_die_core_group_(annotated).png" class="image"><img alt="ice lake die core group (annotated).png" src="/w/images/thumb/4/49/ice_lake_die_core_group_%28annotated%29.png/700px-ice_lake_die_core_group_%28annotated%29.png" width="700" height="351" srcset="/w/images/4/49/ice_lake_die_core_group_%28annotated%29.png 1.5x"/></a></dd></dl>
<p><br/>
</p>
<dl><dd><a href="/wiki/File:ice_lake_die_core_group_2.png" class="image"><img alt="ice lake die core group 2.png" src="/w/images/thumb/7/73/ice_lake_die_core_group_2.png/800px-ice_lake_die_core_group_2.png" width="800" height="399" srcset="/w/images/7/73/ice_lake_die_core_group_2.png 1.5x"/></a></dd></dl>
<h2><span class="mw-headline" id="Bibliography">Bibliography</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/sunny_cove&amp;action=edit&amp;section=29" title="Edit section: Bibliography">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li> Intel Architecture Day 2018, December 11, 2018</li></ul>

<!-- Saved in parser cache with key wikichip:pcache:idhash:32256-0!*!0!!en!5!* and timestamp 20241215170745 and revision id 101106
 -->
</div><div class="visualClear"></div><div class="printfooter">Retrieved from &#34;<a dir="ltr" href="https://en.wikichip.org/w/index.php?title=intel/microarchitectures/sunny_cove&amp;oldid=101106">https://en.wikichip.org/w/index.php?title=intel/microarchitectures/sunny_cove&amp;oldid=101106</a>&#34;</div><div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Special:Categories" title="Special:Categories">Categories</a>: <ul><li><a href="/wiki/Category:cpu_microarchitectures_by_intel" title="Category:cpu microarchitectures by intel">cpu microarchitectures by intel</a></li><li><a href="/wiki/Category:microarchitectures_by_intel" title="Category:microarchitectures by intel">microarchitectures by intel</a></li><li><a href="/wiki/Category:all_microarchitectures" title="Category:all microarchitectures">all microarchitectures</a></li><li><a href="/wiki/Category:Pages_with_broken_file_links" title="Category:Pages with broken file links">Pages with broken file links</a></li></ul></div></div><div id="mw-data-after-content">
	<div class="smwfact"><div class="smwfactboxhead">Facts about &#34;<span class="swmfactboxheadbrowse"><a href="/wiki/Special:Browse/:intel-2Fmicroarchitectures-2Fsunny-20cove" title="Special:Browse/:intel-2Fmicroarchitectures-2Fsunny-20cove">Sunny Cove - Microarchitectures - Intel</a></span>&#34;</div><div class="smwrdflink"><span class="rdflink"><a href="/wiki/Special:ExportRDF/intel/microarchitectures/sunny_cove" title="Special:ExportRDF/intel/microarchitectures/sunny cove">RDF feed</a></span></div><table class="smwfacttable" cellspacing="0" cellpadding="2"><tbody><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:codename" title="Property:codename">codename</a></td><td class="smwprops">Sunny Cove  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:codename/Sunny-20Cove" title="Special:SearchByProperty/:codename/Sunny-20Cove">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:core_count" title="Property:core count">core count</a></td><td class="smwprops">2  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:core-20count/2" title="Special:SearchByProperty/:core-20count/2">+</a></span>, 4  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:core-20count/4" title="Special:SearchByProperty/:core-20count/4">+</a></span>, 8  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:core-20count/8" title="Special:SearchByProperty/:core-20count/8">+</a></span>, 10  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:core-20count/10" title="Special:SearchByProperty/:core-20count/10">+</a></span>, 12  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:core-20count/12" title="Special:SearchByProperty/:core-20count/12">+</a></span>, 16  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:core-20count/16" title="Special:SearchByProperty/:core-20count/16">+</a></span>, 18  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:core-20count/18" title="Special:SearchByProperty/:core-20count/18">+</a></span>, 20  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:core-20count/20" title="Special:SearchByProperty/:core-20count/20">+</a></span>, 24  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:core-20count/24" title="Special:SearchByProperty/:core-20count/24">+</a></span>, 26  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:core-20count/26" title="Special:SearchByProperty/:core-20count/26">+</a></span>, 28  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:core-20count/28" title="Special:SearchByProperty/:core-20count/28">+</a></span>, 32  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:core-20count/32" title="Special:SearchByProperty/:core-20count/32">+</a></span>, 36  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:core-20count/36" title="Special:SearchByProperty/:core-20count/36">+</a></span>, 38  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:core-20count/38" title="Special:SearchByProperty/:core-20count/38">+</a></span> and 40  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:core-20count/40" title="Special:SearchByProperty/:core-20count/40">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:designer" title="Property:designer">designer</a></td><td class="smwprops">Intel  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:designer/Intel" title="Special:SearchByProperty/:designer/Intel">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:first_launched" title="Property:first launched">first launched</a></td><td class="smwprops">2019  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:first-20launched/2019" title="Special:SearchByProperty/:first-20launched/2019">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:full_page_name" title="Property:full page name">full page name</a></td><td class="smwprops">intel/microarchitectures/sunny cove  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:full-20page-20name/intel-2Fmicroarchitectures-2Fsunny-20cove" title="Special:SearchByProperty/:full-20page-20name/intel-2Fmicroarchitectures-2Fsunny-20cove">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:instance_of" title="Property:instance of">instance of</a></td><td class="smwprops">microarchitecture  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:instance-20of/microarchitecture" title="Special:SearchByProperty/:instance-20of/microarchitecture">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:instruction_set_architecture" title="Property:instruction set architecture">instruction set architecture</a></td><td class="smwprops">x86-64  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:instruction-20set-20architecture/x86-2D64" title="Special:SearchByProperty/:instruction-20set-20architecture/x86-2D64">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:manufacturer" title="Property:manufacturer">manufacturer</a></td><td class="smwprops">Intel  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:manufacturer/Intel" title="Special:SearchByProperty/:manufacturer/Intel">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:microarchitecture_type" title="Property:microarchitecture type">microarchitecture type</a></td><td class="smwprops">CPU  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:microarchitecture-20type/CPU" title="Special:SearchByProperty/:microarchitecture-20type/CPU">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:name" title="Property:name">name</a></td><td class="smwprops">Sunny Cove  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:name/Sunny-20Cove" title="Special:SearchByProperty/:name/Sunny-20Cove">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:phase-out" title="Property:phase-out">phase-out</a></td><td class="smwprops">2021  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:phase-2Dout/2021" title="Special:SearchByProperty/:phase-2Dout/2021">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:pipeline_stages_(max)" title="Property:pipeline stages (max)">pipeline stages (max)</a></td><td class="smwprops">19  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:pipeline-20stages-20(max)/19" title="Special:SearchByProperty/:pipeline-20stages-20(max)/19">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:pipeline_stages_(min)" title="Property:pipeline stages (min)">pipeline stages (min)</a></td><td class="smwprops">14  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:pipeline-20stages-20(min)/14" title="Special:SearchByProperty/:pipeline-20stages-20(min)/14">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:process" title="Property:process">process</a></td><td class="smwprops">10 nm (0.01 μm, 1.0e-5 mm)  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:process/10-20nm" title="Special:SearchByProperty/:process/10-20nm">+</a></span></td></tr></tbody></table></div>

</div>
				</div>
				
</div> <!-- mw-body-content END -->
</div> <!-- mw-body-content enclosure END -->
</div> <!-- wikichip-body-container END -->
<!-- wikichip-bottom START -->
<div id="wikichip-bottom">
    <!-- wikichip-footer-cont START -->
    <div id="wikichip-footer-cont">
    <!-- wikichip-afooter START -->
        <div id="wikichip-afooter">
                    	
			<!-- Ezoic - wikichip/global/footer - bottom_of_page -->
			<span id="ezoic-pub-ad-placeholder-127"></span>
			<!-- End Ezoic - wikichip/global/footer - bottom_of_page -->

			                            </div>
    <!-- wikichip-afooter END -->
    <!-- wikichip-footer START -->
        <div id="wikichip-footer">

                                <div id="footer-last-mod">
                         This page was last modified on 17 February 2023, at 05:27.                        </div>
                                <div id="footer-places"><ul>
                        <li><a href="/wiki/WikiChip:Privacy_policy" title="WikiChip:Privacy policy">Privacy policy</a></li><li><a href="/wiki/WikiChip:About" title="WikiChip:About">About WikiChip</a></li><li><a href="/wiki/WikiChip:General_disclaimer" title="WikiChip:General disclaimer">Disclaimers</a></li>                        </ul></div>
                        
        </div>
    <!-- wikichip-footer END -->
    </div>
    <!-- wikichip-footer-cont END -->
</div>
<!-- wikichip-bottom START -->
 
    
    
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.loader.load(["ext.smw.tooltips","mediawiki.toc","mediawiki.action.view.postEdit","site","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.searchSuggest","ext.headertabs","ext.headertabs.large","skins.WikiChip2.js"]);});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":63});});</script></div>
<!-- A:IL01 START -->
<script type="text/javascript"> var infolinks_pid = 3234819; var infolinks_wsid = 0;</script>
<script type="text/javascript" src="//resources.infolinks.com/js/infolinks%5Fmain.js"></script>
<!-- A:IL01 END -->




<!--[selectrongo:done]--><span id="ezoic-pub-ad-placeholder-0"></span><script type='text/javascript'>var __ez_rp_opts={activeLayoutTester:!1,isOn:"",showImages:"",theme:"",locations:"",title:"Related Articles on this Site",showSocial:"false",fbURL:"http://www.facebook.com/sharer.php?u=https%3A%2F%2Fen.wikichip.org%2Fwiki%2Fintel%2Fmicroarchitectures%2Fsunny_cove",twitterURL:"https://twitter.com/share?url=https%3A%2F%2Fen.wikichip.org%2Fwiki%2Fintel%2Fmicroarchitectures%2Fsunny_cove",gplusURL:"https://plus.google.com/share?url=https%3A%2F%2Fen.wikichip.org%2Fwiki%2Fintel%2Fmicroarchitectures%2Fsunny_cove",contentURL:"https://en.wikichip.org/wiki/intel/microarchitectures/sunny_cove",swipe:"false"},__ez_rp_script=document.createElement("script");__ez_rp_script.setAttribute("async",""),__ez_rp_script.setAttribute("src","/utilcave_com/apps/js/recommended_pages.js?cb=7"),document.getElementsByTagName("head")[0].appendChild(__ez_rp_script),function(b){var b=b,c=b.document,d=b.screen;b.touchSwipeListener=function(f){var g={startX:0,endX:0},h={moveHandler:function(){},redirectHandler:function(){},endHandler:function(){},startHandler:function(){},scrollEndHandler:function(){},minLengthRatio:0.2},i=function(){return g.endX>g.startX?"prev":"next"},j=function(){var m=Math.ceil(d.width*f.minLengthRatio);return Math.abs(g.endX-g.startX)>m},l={scrollEnd:function(){var n="innerHeight"in b?b.innerHeight:c.documentElement.offsetHeight,o=c.body,p=c.documentElement,q=Math.max(o.scrollHeight,o.offsetHeight,p.clientHeight,p.scrollHeight,p.offsetHeight);windowBottom=n+b.pageYOffset,windowBottom>=q&&q>n+400&&f.scrollEndHandler()},touchStart:function(m){0<m.touches.length&&(g.startX=m.touches[0].pageX,f.startHandler(i()))},touchMove:function(m){0<m.touches.length&&(g.endX=m.touches[0].pageX,f.moveHandler(i(),j()))},touchEnd:function(m){var n=m.changedTouches||m.touches;0<n.length&&(g.endX=n[0].pageX,j()&&f.redirectHandler(i())),f.endHandler(i())}};return function(){for(var m in h)h.hasOwnProperty(m)&&(f[m]||(f[m]=h[m]))}(),c.addEventListener?{on:function(){c.addEventListener("touchstart",l.touchStart,!1),c.addEventListener("touchmove",l.touchMove,!1),c.addEventListener("touchend",l.touchEnd,!1),b.addEventListener("scroll",l.scrollEnd,!1)},off:function(){c.removeEventListener("touchstart",l.touchStart),c.removeEventListener("touchmove",l.touchMove),c.removeEventListener("touchend",l.touchEnd),b.removeEventListener("scroll",l.scrollEnd)}}:{on:function(){},off:function(){}}}}(window),function(b){var c=b.document,d=function(){var h,i,e={},f={prev:null,next:null},g={prev:null,next:null};return{init:function(){this.retrievePageSiblings();f.next&&(this.renderArrows(),this.syncUI())},syncUI:function(){var j=this;h=new b.touchSwipeListener({moveHandler:function(k,l){l?g[k]&&f[k]&&g[k].classList.add("visible"):g[k].classList.remove("visible")},scrollEndHandler:function(){},startHandler:function(){i&&clearTimeout(i),e.classList.add("visible")},endHandler:function(){g.next.classList.remove("visible"),g.prev.classList.remove("visible"),i=setTimeout(function(){e.classList.remove("visible")},1500)},redirectHandler:function(k){j[k]&&j[k]()}}),h.on()},retrievePageSiblings:function(){f.prev=c.querySelector("head > link[rel=prev]"),f.next=c.querySelector("head > link[rel=next]")},renderArrows:function(){var k=function(l){var m=c.createElement("span");m.className="icon-wrap "+l;var n=c.createElement("div"),o=c.createElement("a");return o.href="prev"===l?"javascript:window.history.go(-1);":f[l].href,o.className=l,o.appendChild(m),o.appendChild(n),o};g.next=k("next"),g.prev=k("prev"),e=function(l,m){var n=c.createElement("nav");return n.className="nav-multithumb",n.appendChild(m),n.appendChild(l),c.getElementsByTagName("body")[0].appendChild(n),n}(g.next,g.prev)},showLoadingScreen:function(){b.scrollTo(0,0);var j=c.createElement("div");j.className="spn-freezing-overlay",c.getElementsByTagName("body")[0].appendChild(j)},prev:function(){this.showLoadingScreen(),setTimeout(function(){b.location.href=b.history.go(-1)},1e3)},next:function(){f.next&&(this.showLoadingScreen(),setTimeout(function(){b.location.href=f.next.href},1e3))}}}();b.swipePageNav=d}(window);</script>
<script type='text/javascript' style='display:none;' async>if (typeof window.__ez !== 'undefined' && window.__ez?.queue?.addFileOnce) {window.__ez.queue.addFileOnce('identity', 'https://go.ezodn.com/detroitchicago/indy.js?cb=19&gcb=0', true, [], true, false, false, true);} </script><script data-cfasync="false">function _emitEzConsentEvent(){var customEvent=new CustomEvent("ezConsentEvent",{detail:{ezTcfConsent:window.ezTcfConsent},bubbles:true,cancelable:true,});document.dispatchEvent(customEvent);}
(function(window,document){function _setAllEzConsentTrue(){window.ezTcfConsent.loaded=true;window.ezTcfConsent.store_info=true;window.ezTcfConsent.develop_and_improve_services=true;window.ezTcfConsent.measure_ad_performance=true;window.ezTcfConsent.measure_content_performance=true;window.ezTcfConsent.select_basic_ads=true;window.ezTcfConsent.create_ad_profile=true;window.ezTcfConsent.select_personalized_ads=true;window.ezTcfConsent.create_content_profile=true;window.ezTcfConsent.select_personalized_content=true;window.ezTcfConsent.understand_audiences=true;window.ezTcfConsent.use_limited_data_to_select_content=true;window.ezTcfConsent.select_personalized_content=true;}
function _clearEzConsentCookie(){document.cookie="ezCMPCookieConsent=tcf2;Domain=.wikichip.org;Path=/;expires=Thu, 01 Jan 1970 00:00:00 GMT";}
_clearEzConsentCookie();if(typeof window.__tcfapi!=="undefined"){window.ezgconsent=false;var amazonHasRun=false;function _ezAllowed(tcdata,purpose){return(tcdata.purpose.consents[purpose]||tcdata.purpose.legitimateInterests[purpose]);}
function _reloadAds(){if(typeof window.ezorefgsl==="function"&&typeof window.ezslots==="object"){if(typeof __ezapsFetchBids=="function"&&amazonHasRun===false){ezapsFetchBids(__ezaps);if(typeof __ezapsVideo!="undefined"){ezapsFetchBids(__ezapsVideo,"video");}
amazonHasRun=true;}
var slots=[];for(var i=0;i<window.ezslots.length;i++){if(window[window.ezslots[i]]&&typeof window[window.ezslots[i]]==="object"){slots.push(window[window.ezslots[i]]);}else{setTimeout(_reloadAds,100);return false;}}
for(var i=0;i<slots.length;i++){window.ezorefgsl(slots[i]);}}else if(!window.ezadtimeoutset){window.ezadtimeoutset=true;setTimeout(_reloadAds,100);}}
function _handleConsentDecision(tcdata){window.ezTcfConsent.loaded=true;if(!tcdata.vendor.consents["347"]&&!tcdata.vendor.legitimateInterests["347"]){window._emitEzConsentEvent();return;}
window.ezTcfConsent.store_info=_ezAllowed(tcdata,"1");window.ezTcfConsent.develop_and_improve_services=_ezAllowed(tcdata,"10");window.ezTcfConsent.measure_content_performance=_ezAllowed(tcdata,"8");window.ezTcfConsent.select_basic_ads=_ezAllowed(tcdata,"2");window.ezTcfConsent.create_ad_profile=_ezAllowed(tcdata,"3");window.ezTcfConsent.select_personalized_ads=_ezAllowed(tcdata,"4");window.ezTcfConsent.create_content_profile=_ezAllowed(tcdata,"5");window.ezTcfConsent.measure_ad_performance=_ezAllowed(tcdata,"7");window.ezTcfConsent.use_limited_data_to_select_content=_ezAllowed(tcdata,"11");window.ezTcfConsent.select_personalized_content=_ezAllowed(tcdata,"6");window.ezTcfConsent.understand_audiences=_ezAllowed(tcdata,"9");window._emitEzConsentEvent();}
function _handleGoogleConsentV2(tcdata){if(!tcdata||!tcdata.purpose||!tcdata.purpose.consents){return;}
var googConsentV2={};if(tcdata.purpose.consents[1]){googConsentV2.ad_storage='granted';googConsentV2.analytics_storage='granted';}
if(tcdata.purpose.consents[3]&&tcdata.purpose.consents[4]){googConsentV2.ad_personalization='granted';}
if(tcdata.purpose.consents[1]&&tcdata.purpose.consents[7]){googConsentV2.ad_user_data='granted';}
if(googConsentV2.analytics_storage=='denied'){gtag('set','url_passthrough',true);}
gtag('consent','update',googConsentV2);}
__tcfapi("addEventListener",2,function(tcdata,success){if(!success||!tcdata){window._emitEzConsentEvent();return;}
if(!tcdata.gdprApplies){_setAllEzConsentTrue();window._emitEzConsentEvent();return;}
if(tcdata.eventStatus==="useractioncomplete"||tcdata.eventStatus==="tcloaded"){if(typeof gtag!='undefined'){_handleGoogleConsentV2(tcdata);}
_handleConsentDecision(tcdata);if(tcdata.purpose.consents["1"]===true&&tcdata.vendor.consents["755"]!==false){window.ezgconsent=true;(adsbygoogle=window.adsbygoogle||[]).pauseAdRequests=0;_reloadAds();}else{_reloadAds();}
if(window.__ezconsent){__ezconsent.setEzoicConsentSettings(ezConsentCategories);}
__tcfapi("removeEventListener",2,function(success){return null;},tcdata.listenerId);if(!(tcdata.purpose.consents["1"]===true&&_ezAllowed(tcdata,"2")&&_ezAllowed(tcdata,"3")&&_ezAllowed(tcdata,"4"))){if(typeof __ez=="object"&&typeof __ez.bit=="object"&&typeof window["_ezaq"]=="object"&&typeof window["_ezaq"]["page_view_id"]=="string"){__ez.bit.Add(window["_ezaq"]["page_view_id"],[new __ezDotData("non_personalized_ads",true),]);}}}});}else{_setAllEzConsentTrue();window._emitEzConsentEvent();}})(window,document);</script></body></html>