<h1 class="subsection" id="RISC_002dV-Options-1">3.19.40 RISC-V Options</h1> <div class="subsection-level-extent" id="RISC_002dV-Options">     <p>These command-line options are defined for RISC-V targets: </p> <dl class="table"> <dt>
<span><code class="code">-mbranch-cost=<var class="var">n</var></code></span>
</dt> <dd>
<p>Set the cost of branches to roughly <var class="var">n</var> instructions. </p> </dd> <dt>
<span><code class="code">-mplt</code></span>
</dt> <dt><code class="code">-mno-plt</code></dt> <dd>
<p>When generating PIC code, do or don’t allow the use of PLTs. Ignored for non-PIC. The default is <samp class="option">-mplt</samp>. </p> </dd> <dt>
<span><code class="code">-mabi=<var class="var">ABI-string</var></code></span>
</dt> <dd>
<p>Specify integer and floating-point calling convention. <var class="var">ABI-string</var> contains two parts: the size of integer types and the registers used for floating-point types. For example ‘<samp class="samp">-march=rv64ifd -mabi=lp64d</samp>’ means that ‘<samp class="samp">long</samp>’ and pointers are 64-bit (implicitly defining ‘<samp class="samp">int</samp>’ to be 32-bit), and that floating-point values up to 64 bits wide are passed in F registers. Contrast this with ‘<samp class="samp">-march=rv64ifd -mabi=lp64f</samp>’, which still allows the compiler to generate code that uses the F and D extensions but only allows floating-point values up to 32 bits long to be passed in registers; or ‘<samp class="samp">-march=rv64ifd -mabi=lp64</samp>’, in which no floating-point arguments will be passed in registers. </p> <p>The default for this argument is system dependent, users who want a specific calling convention should specify one explicitly. The valid calling conventions are: ‘<samp class="samp">ilp32</samp>’, ‘<samp class="samp">ilp32f</samp>’, ‘<samp class="samp">ilp32d</samp>’, ‘<samp class="samp">lp64</samp>’, ‘<samp class="samp">lp64f</samp>’, and ‘<samp class="samp">lp64d</samp>’. Some calling conventions are impossible to implement on some ISAs: for example, ‘<samp class="samp">-march=rv32if -mabi=ilp32d</samp>’ is invalid because the ABI requires 64-bit values be passed in F registers, but F registers are only 32 bits wide. There are also the ‘<samp class="samp">ilp32e</samp>’ ABI that can only be used with the ‘<samp class="samp">rv32e</samp>’ architecture and the ‘<samp class="samp">lp64e</samp>’ ABI that can only be used with the ‘<samp class="samp">rv64e</samp>’. Those ABIs are not well specified at present, and are subject to change. </p> </dd> <dt>
<span><code class="code">-mfdiv</code></span>
</dt> <dt><code class="code">-mno-fdiv</code></dt> <dd>
<p>Do or don’t use hardware floating-point divide and square root instructions. This requires the F or D extensions for floating-point registers. The default is to use them if the specified architecture has these instructions. </p> </dd> <dt>
<span><code class="code">-mdiv</code></span>
</dt> <dt><code class="code">-mno-div</code></dt> <dd>
<p>Do or don’t use hardware instructions for integer division. This requires the M extension. The default is to use them if the specified architecture has these instructions. </p> </dd> <dt>
<span><code class="code">-misa-spec=<var class="var">ISA-spec-string</var></code></span>
</dt> <dd>
<p>Specify the version of the RISC-V Unprivileged (formerly User-Level) ISA specification to produce code conforming to. The possibilities for <var class="var">ISA-spec-string</var> are: </p>
<dl class="table"> <dt><code class="code">2.2</code></dt> <dd><p>Produce code conforming to version 2.2. </p></dd> <dt><code class="code">20190608</code></dt> <dd><p>Produce code conforming to version 20190608. </p></dd> <dt><code class="code">20191213</code></dt> <dd><p>Produce code conforming to version 20191213. </p></dd> </dl> <p>The default is <samp class="option">-misa-spec=20191213</samp> unless GCC has been configured with <samp class="option">--with-isa-spec=</samp> specifying a different default version. </p> </dd> <dt>
<span><code class="code">-march=<var class="var">ISA-string</var></code></span>
</dt> <dd>
<p>Generate code for given RISC-V ISA (e.g. ‘<samp class="samp">rv64im</samp>’). ISA strings must be lower-case. Examples include ‘<samp class="samp">rv64i</samp>’, ‘<samp class="samp">rv32g</samp>’, ‘<samp class="samp">rv32e</samp>’, and ‘<samp class="samp">rv32imaf</samp>’. Additionally, a special value <samp class="option">help</samp> (<samp class="option">-march=help</samp>) is accepted to list all supported extensions. </p> <p>The syntax of the ISA string is defined as follows: </p> <dl class="table"> <dt><code class="code">The string must start with ‘<samp class="samp">rv32</samp>’ or ‘<samp class="samp">rv64</samp>’, followed by</code></dt> <dd><p>‘<samp class="samp">i</samp>’, ‘<samp class="samp">e</samp>’, or ‘<samp class="samp">g</samp>’, referred to as the base ISA. </p></dd> <dt><code class="code">The subsequent part of the string is a list of extension names. Extension</code></dt> <dd><p>names can be categorized as multi-letter (e.g. ‘<samp class="samp">zba</samp>’) and single-letter (e.g. ‘<samp class="samp">v</samp>’). Single-letter extensions can appear consecutively, but multi-letter extensions must be separated by underscores. </p></dd> <dt><code class="code">An underscore can appear anywhere after the base ISA. It has no specific</code></dt> <dd><p>effect but is used to improve readability and can act as a separator. </p></dd> <dt><code class="code">Extension names may include an optional version number, following the</code></dt> <dd><p>syntax ‘<samp class="samp">&lt;major&gt;p&lt;minor&gt;</samp>’ or ‘<samp class="samp">&lt;major&gt;</samp>’, (e.g. ‘<samp class="samp">m2p1</samp>’ or ‘<samp class="samp">m2</samp>’). </p></dd> </dl> <p>Supported extension are listed below: </p>
<table class="multitable"> <thead><tr>
<th width="10%">Extension Name</th>
<th width="10%">Supported Version</th>
<th width="80%">Description</th>
</tr></thead> <tbody>
<tr>
<td width="10%">i</td>
<td width="10%">2.0, 2.1</td>
<td width="80%">Base integer extension.</td>
</tr> <tr>
<td width="10%">e</td>
<td width="10%">2.0</td>
<td width="80%">Reduced base integer extension.</td>
</tr> <tr>
<td width="10%">g</td>
<td width="10%">-</td>
<td width="80%">General-purpose computing base extension, ‘<samp class="samp">g</samp>’ will expand to ‘<samp class="samp">i</samp>’, ‘<samp class="samp">m</samp>’, ‘<samp class="samp">a</samp>’, ‘<samp class="samp">f</samp>’, ‘<samp class="samp">d</samp>’, ‘<samp class="samp">zicsr</samp>’ and ‘<samp class="samp">zifencei</samp>’.</td>
</tr> <tr>
<td width="10%">m</td>
<td width="10%">2.0</td>
<td width="80%">Integer multiplication and division extension.</td>
</tr> <tr>
<td width="10%">a</td>
<td width="10%">2.0, 2.1</td>
<td width="80%">Atomic extension.</td>
</tr> <tr>
<td width="10%">f</td>
<td width="10%">2.0, 2.2</td>
<td width="80%">Single-precision floating-point extension.</td>
</tr> <tr>
<td width="10%">d</td>
<td width="10%">2.0, 2.2</td>
<td width="80%">Double-precision floating-point extension.</td>
</tr> <tr>
<td width="10%">c</td>
<td width="10%">2.0</td>
<td width="80%">Compressed extension.</td>
</tr> <tr>
<td width="10%">h</td>
<td width="10%">1.0</td>
<td width="80%">Hypervisor extension.</td>
</tr> <tr>
<td width="10%">v</td>
<td width="10%">1.0</td>
<td width="80%">Vector extension.</td>
</tr> <tr>
<td width="10%">zicsr</td>
<td width="10%">2.0</td>
<td width="80%">Control and status register access extension.</td>
</tr> <tr>
<td width="10%">zifencei</td>
<td width="10%">2.0</td>
<td width="80%">Instruction-fetch fence extension.</td>
</tr> <tr>
<td width="10%">zicond</td>
<td width="10%">1.0</td>
<td width="80%">Integer conditional operations extension.</td>
</tr> <tr>
<td width="10%">za64rs</td>
<td width="10%">1.0</td>
<td width="80%">Reservation set size of 64 bytes.</td>
</tr> <tr>
<td width="10%">za128rs</td>
<td width="10%">1.0</td>
<td width="80%">Reservation set size of 128 bytes.</td>
</tr> <tr>
<td width="10%">zawrs</td>
<td width="10%">1.0</td>
<td width="80%">Wait-on-reservation-set extension.</td>
</tr> <tr>
<td width="10%">zba</td>
<td width="10%">1.0</td>
<td width="80%">Address calculation extension.</td>
</tr> <tr>
<td width="10%">zbb</td>
<td width="10%">1.0</td>
<td width="80%">Basic bit manipulation extension.</td>
</tr> <tr>
<td width="10%">zbc</td>
<td width="10%">1.0</td>
<td width="80%">Carry-less multiplication extension.</td>
</tr> <tr>
<td width="10%">zbs</td>
<td width="10%">1.0</td>
<td width="80%">Single-bit operation extension.</td>
</tr> <tr>
<td width="10%">zfinx</td>
<td width="10%">1.0</td>
<td width="80%">Single-precision floating-point in integer registers extension.</td>
</tr> <tr>
<td width="10%">zdinx</td>
<td width="10%">1.0</td>
<td width="80%">Double-precision floating-point in integer registers extension.</td>
</tr> <tr>
<td width="10%">zhinx</td>
<td width="10%">1.0</td>
<td width="80%">Half-precision floating-point in integer registers extension.</td>
</tr> <tr>
<td width="10%">zhinxmin</td>
<td width="10%">1.0</td>
<td width="80%">Minimal half-precision floating-point in integer registers extension.</td>
</tr> <tr>
<td width="10%">zbkb</td>
<td width="10%">1.0</td>
<td width="80%">Cryptography bit-manipulation extension.</td>
</tr> <tr>
<td width="10%">zbkc</td>
<td width="10%">1.0</td>
<td width="80%">Cryptography carry-less multiply extension.</td>
</tr> <tr>
<td width="10%">zbkx</td>
<td width="10%">1.0</td>
<td width="80%">Cryptography crossbar permutation extension.</td>
</tr> <tr>
<td width="10%">zkne</td>
<td width="10%">1.0</td>
<td width="80%">AES Encryption extension.</td>
</tr> <tr>
<td width="10%">zknd</td>
<td width="10%">1.0</td>
<td width="80%">AES Decryption extension.</td>
</tr> <tr>
<td width="10%">zknh</td>
<td width="10%">1.0</td>
<td width="80%">Hash function extension.</td>
</tr> <tr>
<td width="10%">zkr</td>
<td width="10%">1.0</td>
<td width="80%">Entropy source extension.</td>
</tr> <tr>
<td width="10%">zksed</td>
<td width="10%">1.0</td>
<td width="80%">SM4 block cipher extension.</td>
</tr> <tr>
<td width="10%">zksh</td>
<td width="10%">1.0</td>
<td width="80%">SM3 hash function extension.</td>
</tr> <tr>
<td width="10%">zkt</td>
<td width="10%">1.0</td>
<td width="80%">Data independent execution latency extension.</td>
</tr> <tr>
<td width="10%">zk</td>
<td width="10%">1.0</td>
<td width="80%">Standard scalar cryptography extension.</td>
</tr> <tr>
<td width="10%">zkn</td>
<td width="10%">1.0</td>
<td width="80%">NIST algorithm suite extension.</td>
</tr> <tr>
<td width="10%">zks</td>
<td width="10%">1.0</td>
<td width="80%">ShangMi algorithm suite extension.</td>
</tr> <tr>
<td width="10%">zihintntl</td>
<td width="10%">1.0</td>
<td width="80%">Non-temporal locality hints extension.</td>
</tr> <tr>
<td width="10%">zihintpause</td>
<td width="10%">1.0</td>
<td width="80%">Pause hint extension.</td>
</tr> <tr>
<td width="10%">zicboz</td>
<td width="10%">1.0</td>
<td width="80%">Cache-block zero extension.</td>
</tr> <tr>
<td width="10%">zicbom</td>
<td width="10%">1.0</td>
<td width="80%">Cache-block management extension.</td>
</tr> <tr>
<td width="10%">zicbop</td>
<td width="10%">1.0</td>
<td width="80%">Cache-block prefetch extension.</td>
</tr> <tr>
<td width="10%">zic64b</td>
<td width="10%">1.0</td>
<td width="80%">Cache block size isf 64 bytes.</td>
</tr> <tr>
<td width="10%">ziccamoa</td>
<td width="10%">1.0</td>
<td width="80%">Main memory supports all atomics in A.</td>
</tr> <tr>
<td width="10%">ziccif</td>
<td width="10%">1.0</td>
<td width="80%">Main memory supports instruction fetch with atomicity requirement.</td>
</tr> <tr>
<td width="10%">zicclsm</td>
<td width="10%">1.0</td>
<td width="80%">Main memory supports misaligned loads/stores.</td>
</tr> <tr>
<td width="10%">ziccrse</td>
<td width="10%">1.0</td>
<td width="80%">Main memory supports forward progress on LR/SC sequences.</td>
</tr> <tr>
<td width="10%">zicntr</td>
<td width="10%">2.0</td>
<td width="80%">Standard extension for base counters and timers.</td>
</tr> <tr>
<td width="10%">zihpm</td>
<td width="10%">2.0</td>
<td width="80%">Standard extension for hardware performance counters.</td>
</tr> <tr>
<td width="10%">ztso</td>
<td width="10%">1.0</td>
<td width="80%">Total store ordering extension.</td>
</tr> <tr>
<td width="10%">zve32x</td>
<td width="10%">1.0</td>
<td width="80%">Vector extensions for embedded processors.</td>
</tr> <tr>
<td width="10%">zve32f</td>
<td width="10%">1.0</td>
<td width="80%">Vector extensions for embedded processors.</td>
</tr> <tr>
<td width="10%">zve64x</td>
<td width="10%">1.0</td>
<td width="80%">Vector extensions for embedded processors.</td>
</tr> <tr>
<td width="10%">zve64f</td>
<td width="10%">1.0</td>
<td width="80%">Vector extensions for embedded processors.</td>
</tr> <tr>
<td width="10%">zve64d</td>
<td width="10%">1.0</td>
<td width="80%">Vector extensions for embedded processors.</td>
</tr> <tr>
<td width="10%">zvl32b</td>
<td width="10%">1.0</td>
<td width="80%">Minimum vector length standard extensions</td>
</tr> <tr>
<td width="10%">zvl64b</td>
<td width="10%">1.0</td>
<td width="80%">Minimum vector length standard extensions</td>
</tr> <tr>
<td width="10%">zvl128b</td>
<td width="10%">1.0</td>
<td width="80%">Minimum vector length standard extensions</td>
</tr> <tr>
<td width="10%">zvl256b</td>
<td width="10%">1.0</td>
<td width="80%">Minimum vector length standard extensions</td>
</tr> <tr>
<td width="10%">zvl512b</td>
<td width="10%">1.0</td>
<td width="80%">Minimum vector length standard extensions</td>
</tr> <tr>
<td width="10%">zvl1024b</td>
<td width="10%">1.0</td>
<td width="80%">Minimum vector length standard extensions</td>
</tr> <tr>
<td width="10%">zvl2048b</td>
<td width="10%">1.0</td>
<td width="80%">Minimum vector length standard extensions</td>
</tr> <tr>
<td width="10%">zvl4096b</td>
<td width="10%">1.0</td>
<td width="80%">Minimum vector length standard extensions</td>
</tr> <tr>
<td width="10%">zvbb</td>
<td width="10%">1.0</td>
<td width="80%">Vector basic bit-manipulation extension.</td>
</tr> <tr>
<td width="10%">zvbc</td>
<td width="10%">1.0</td>
<td width="80%">Vector carryless multiplication extension.</td>
</tr> <tr>
<td width="10%">zvkb</td>
<td width="10%">1.0</td>
<td width="80%">Vector cryptography bit-manipulation extension.</td>
</tr> <tr>
<td width="10%">zvkg</td>
<td width="10%">1.0</td>
<td width="80%">Vector GCM/GMAC extension.</td>
</tr> <tr>
<td width="10%">zvkned</td>
<td width="10%">1.0</td>
<td width="80%">Vector AES block cipher extension.</td>
</tr> <tr>
<td width="10%">zvknha</td>
<td width="10%">1.0</td>
<td width="80%">Vector SHA-2 secure hash extension.</td>
</tr> <tr>
<td width="10%">zvknhb</td>
<td width="10%">1.0</td>
<td width="80%">Vector SHA-2 secure hash extension.</td>
</tr> <tr>
<td width="10%">zvksed</td>
<td width="10%">1.0</td>
<td width="80%">Vector SM4 Block Cipher extension.</td>
</tr> <tr>
<td width="10%">zvksh</td>
<td width="10%">1.0</td>
<td width="80%">Vector SM3 Secure Hash extension.</td>
</tr> <tr>
<td width="10%">zvkn</td>
<td width="10%">1.0</td>
<td width="80%">Vector NIST Algorithm Suite extension, ‘<samp class="samp">zvkn</samp>’ will expand to ‘<samp class="samp">zvkned</samp>’, ‘<samp class="samp">zvknhb</samp>’, ‘<samp class="samp">zvkb</samp>’ and ‘<samp class="samp">zvkt</samp>’.</td>
</tr> <tr>
<td width="10%">zvknc</td>
<td width="10%">1.0</td>
<td width="80%">Vector NIST Algorithm Suite with carryless multiply extension, ‘<samp class="samp">zvknc</samp>’ will expand to ‘<samp class="samp">zvkn</samp>’ and ‘<samp class="samp">zvbc</samp>’.</td>
</tr> <tr>
<td width="10%">zvkng</td>
<td width="10%">1.0</td>
<td width="80%">Vector NIST Algorithm Suite with GCM extension, ‘<samp class="samp">zvkng</samp>’ will expand to ‘<samp class="samp">zvkn</samp>’ and ‘<samp class="samp">zvkg</samp>’.</td>
</tr> <tr>
<td width="10%">zvks</td>
<td width="10%">1.0</td>
<td width="80%">Vector ShangMi algorithm suite extension, ‘<samp class="samp">zvks</samp>’ will expand to ‘<samp class="samp">zvksed</samp>’, ‘<samp class="samp">zvksh</samp>’, ‘<samp class="samp">zvkb</samp>’ and ‘<samp class="samp">zvkt</samp>’.</td>
</tr> <tr>
<td width="10%">zvksc</td>
<td width="10%">1.0</td>
<td width="80%">Vector ShangMi algorithm suite with carryless multiplication extension, ‘<samp class="samp">zvksc</samp>’ will expand to ‘<samp class="samp">zvks</samp>’ and ‘<samp class="samp">zvbc</samp>’.</td>
</tr> <tr>
<td width="10%">zvksg</td>
<td width="10%">1.0</td>
<td width="80%">Vector ShangMi algorithm suite with GCM extension, ‘<samp class="samp">zvksg</samp>’ will expand to ‘<samp class="samp">zvks</samp>’ and ‘<samp class="samp">zvkg</samp>’.</td>
</tr> <tr>
<td width="10%">zvkt</td>
<td width="10%">1.0</td>
<td width="80%">Vector data independent execution latency extension.</td>
</tr> <tr>
<td width="10%">zfh</td>
<td width="10%">1.0</td>
<td width="80%">Half-precision floating-point extension.</td>
</tr> <tr>
<td width="10%">zfhmin</td>
<td width="10%">1.0</td>
<td width="80%">Minimal half-precision floating-point extension.</td>
</tr> <tr>
<td width="10%">zvfh</td>
<td width="10%">1.0</td>
<td width="80%">Vector half-precision floating-point extension.</td>
</tr> <tr>
<td width="10%">zvfhmin</td>
<td width="10%">1.0</td>
<td width="80%">Vector minimal half-precision floating-point extension.</td>
</tr> <tr>
<td width="10%">zvfbfmin</td>
<td width="10%">1.0</td>
<td width="80%">Vector BF16 converts extension.</td>
</tr> <tr>
<td width="10%">zfa</td>
<td width="10%">1.0</td>
<td width="80%">Additional floating-point extension.</td>
</tr> <tr>
<td width="10%">zmmul</td>
<td width="10%">1.0</td>
<td width="80%">Integer multiplication extension.</td>
</tr> <tr>
<td width="10%">zca</td>
<td width="10%">1.0</td>
<td width="80%">Integer compressed instruction extension.</td>
</tr> <tr>
<td width="10%">zcf</td>
<td width="10%">1.0</td>
<td width="80%">Compressed single-precision floating point loads and stores extension.</td>
</tr> <tr>
<td width="10%">zcd</td>
<td width="10%">1.0</td>
<td width="80%">Compressed double-precision floating point loads and stores extension.</td>
</tr> <tr>
<td width="10%">zcb</td>
<td width="10%">1.0</td>
<td width="80%">Simple compressed instruction extension.</td>
</tr> <tr>
<td width="10%">zce</td>
<td width="10%">1.0</td>
<td width="80%">Compressed instruction extensions for embedded processors.</td>
</tr> <tr>
<td width="10%">zcmp</td>
<td width="10%">1.0</td>
<td width="80%">Compressed push pop extension.</td>
</tr> <tr>
<td width="10%">zcmt</td>
<td width="10%">1.0</td>
<td width="80%">Table jump instruction extension.</td>
</tr> <tr>
<td width="10%">smaia</td>
<td width="10%">1.0</td>
<td width="80%">Advanced interrupt architecture extension.</td>
</tr> <tr>
<td width="10%">smepmp</td>
<td width="10%">1.0</td>
<td width="80%">PMP Enhancements for memory access and execution prevention on Machine mode.</td>
</tr> <tr>
<td width="10%">smstateen</td>
<td width="10%">1.0</td>
<td width="80%">State enable extension.</td>
</tr> <tr>
<td width="10%">ssaia</td>
<td width="10%">1.0</td>
<td width="80%">Advanced interrupt architecture extension for supervisor-mode.</td>
</tr> <tr>
<td width="10%">sscofpmf</td>
<td width="10%">1.0</td>
<td width="80%">Count overflow &amp; filtering extension.</td>
</tr> <tr>
<td width="10%">ssstateen</td>
<td width="10%">1.0</td>
<td width="80%">State-enable extension for supervisor-mode.</td>
</tr> <tr>
<td width="10%">sstc</td>
<td width="10%">1.0</td>
<td width="80%">Supervisor-mode timer interrupts extension.</td>
</tr> <tr>
<td width="10%">svinval</td>
<td width="10%">1.0</td>
<td width="80%">Fine-grained address-translation cache invalidation extension.</td>
</tr> <tr>
<td width="10%">svnapot</td>
<td width="10%">1.0</td>
<td width="80%">NAPOT translation contiguity extension.</td>
</tr> <tr>
<td width="10%">svpbmt</td>
<td width="10%">1.0</td>
<td width="80%">Page-based memory types extension.</td>
</tr> <tr>
<td width="10%">xcvmac</td>
<td width="10%">1.0</td>
<td width="80%">Core-V multiply-accumulate extension.</td>
</tr> <tr>
<td width="10%">xcvalu</td>
<td width="10%">1.0</td>
<td width="80%">Core-V miscellaneous ALU extension.</td>
</tr> <tr>
<td width="10%">xcvelw</td>
<td width="10%">1.0</td>
<td width="80%">Core-V event load word extension.</td>
</tr> <tr>
<td width="10%">xtheadba</td>
<td width="10%">1.0</td>
<td width="80%">T-head address calculation extension.</td>
</tr> <tr>
<td width="10%">xtheadbb</td>
<td width="10%">1.0</td>
<td width="80%">T-head basic bit-manipulation extension.</td>
</tr> <tr>
<td width="10%">xtheadbs</td>
<td width="10%">1.0</td>
<td width="80%">T-head single-bit instructions extension.</td>
</tr> <tr>
<td width="10%">xtheadcmo</td>
<td width="10%">1.0</td>
<td width="80%">T-head cache management operations extension.</td>
</tr> <tr>
<td width="10%">xtheadcondmov</td>
<td width="10%">1.0</td>
<td width="80%">T-head conditional move extension.</td>
</tr> <tr>
<td width="10%">xtheadfmemidx</td>
<td width="10%">1.0</td>
<td width="80%">T-head indexed memory operations for floating-point registers extension.</td>
</tr> <tr>
<td width="10%">xtheadfmv</td>
<td width="10%">1.0</td>
<td width="80%">T-head double floating-point high-bit data transmission extension.</td>
</tr> <tr>
<td width="10%">xtheadint</td>
<td width="10%">1.0</td>
<td width="80%">T-head acceleration interruption extension.</td>
</tr> <tr>
<td width="10%">xtheadmac</td>
<td width="10%">1.0</td>
<td width="80%">T-head multiply-accumulate extension.</td>
</tr> <tr>
<td width="10%">xtheadmemidx</td>
<td width="10%">1.0</td>
<td width="80%">T-head indexed memory operation extension.</td>
</tr> <tr>
<td width="10%">xtheadmempair</td>
<td width="10%">1.0</td>
<td width="80%">T-head two-GPR memory operation extension.</td>
</tr> <tr>
<td width="10%">xtheadsync</td>
<td width="10%">1.0</td>
<td width="80%">T-head multi-core synchronization extension.</td>
</tr> <tr>
<td width="10%">xventanacondops</td>
<td width="10%">1.0</td>
<td width="80%">Ventana integer conditional operations extension.</td>
</tr> </tbody> </table> <p>When <samp class="option">-march=</samp> is not specified, use the setting from <samp class="option">-mcpu</samp>. </p> <p>If both <samp class="option">-march</samp> and <samp class="option">-mcpu=</samp> are not specified, the default for this argument is system dependent, users who want a specific architecture extensions should specify one explicitly. </p> </dd> <dt>
<span><code class="code">-mcpu=<var class="var">processor-string</var></code></span>
</dt> <dd>
<p>Use architecture of and optimize the output for the given processor, specified by particular CPU name. Permissible values for this option are: ‘<samp class="samp">sifive-e20</samp>’, ‘<samp class="samp">sifive-e21</samp>’, ‘<samp class="samp">sifive-e24</samp>’, ‘<samp class="samp">sifive-e31</samp>’, ‘<samp class="samp">sifive-e34</samp>’, ‘<samp class="samp">sifive-e76</samp>’, ‘<samp class="samp">sifive-s21</samp>’, ‘<samp class="samp">sifive-s51</samp>’, ‘<samp class="samp">sifive-s54</samp>’, ‘<samp class="samp">sifive-s76</samp>’, ‘<samp class="samp">sifive-u54</samp>’, ‘<samp class="samp">sifive-u74</samp>’, ‘<samp class="samp">sifive-x280</samp>’, ‘<samp class="samp">sifive-xp450</samp>’, ‘<samp class="samp">sifive-x670</samp>’. </p> <p>Note that <samp class="option">-mcpu</samp> does not override <samp class="option">-march</samp> or <samp class="option">-mtune</samp>. </p> </dd> <dt>
<span><code class="code">-mtune=<var class="var">processor-string</var></code></span>
</dt> <dd>
<p>Optimize the output for the given processor, specified by microarchitecture or particular CPU name. Permissible values for this option are: ‘<samp class="samp">rocket</samp>’, ‘<samp class="samp">sifive-3-series</samp>’, ‘<samp class="samp">sifive-5-series</samp>’, ‘<samp class="samp">sifive-7-series</samp>’, ‘<samp class="samp">thead-c906</samp>’, ‘<samp class="samp">size</samp>’, ‘<samp class="samp">sifive-p400-series</samp>’, ‘<samp class="samp">sifive-p600-series</samp>’, and all valid options for <samp class="option">-mcpu=</samp>. </p> <p>When <samp class="option">-mtune=</samp> is not specified, use the setting from <samp class="option">-mcpu</samp>, the default is ‘<samp class="samp">rocket</samp>’ if both are not specified. </p> <p>The ‘<samp class="samp">size</samp>’ choice is not intended for use by end-users. This is used when <samp class="option">-Os</samp> is specified. It overrides the instruction cost info provided by <samp class="option">-mtune=</samp>, but does not override the pipeline info. This helps reduce code size while still giving good performance. </p> </dd> <dt>
<span><code class="code">-mpreferred-stack-boundary=<var class="var">num</var></code></span>
</dt> <dd>
<p>Attempt to keep the stack boundary aligned to a 2 raised to <var class="var">num</var> byte boundary. If <samp class="option">-mpreferred-stack-boundary</samp> is not specified, the default is 4 (16 bytes or 128-bits). </p> <p><strong class="strong">Warning:</strong> If you use this switch, then you must build all modules with the same value, including any libraries. This includes the system libraries and startup modules. </p> </dd> <dt>
<span><code class="code">-msmall-data-limit=<var class="var">n</var></code></span>
</dt> <dd>
<p>Put global and static data smaller than <var class="var">n</var> bytes into a special section (on some targets). </p> </dd> <dt>
<span><code class="code">-msave-restore</code></span>
</dt> <dt><code class="code">-mno-save-restore</code></dt> <dd>
<p>Do or don’t use smaller but slower prologue and epilogue code that uses library function calls. The default is to use fast inline prologues and epilogues. </p> </dd> <dt>
<span><code class="code">-mmovcc</code></span>
</dt> <dt><code class="code">-mno-movcc</code></dt> <dd>
<p>Do or don’t produce branchless conditional-move code sequences even with targets that do not have specific instructions for conditional operations. If enabled, sequences of ALU operations are produced using base integer ISA instructions where profitable. </p> </dd> <dt>
<span><code class="code">-minline-atomics</code></span>
</dt> <dt><code class="code">-mno-inline-atomics</code></dt> <dd>
<p>Do or don’t use smaller but slower subword atomic emulation code that uses libatomic function calls. The default is to use fast inline subword atomics that do not require libatomic. </p> </dd> <dt>
<span><code class="code">-minline-strlen</code></span>
</dt> <dt><code class="code">-mno-inline-strlen</code></dt> <dd>
<p>Do or do not attempt to inline strlen calls if possible. Inlining will only be done if the string is properly aligned and instructions for accelerated processing are available. The default is to not inline strlen calls. </p> </dd> <dt>
<span><code class="code">-minline-strcmp</code></span>
</dt> <dt><code class="code">-mno-inline-strcmp</code></dt> <dd>
<p>Do or do not attempt to inline strcmp calls if possible. Inlining will only be done if the strings are properly aligned and instructions for accelerated processing are available. The default is to not inline strcmp calls. </p> <p>The <samp class="option">--param riscv-strcmp-inline-limit=<var class="var">n</var></samp> parameter controls the maximum number of bytes compared by the inlined code. The default value is 64. </p> </dd> <dt>
<span><code class="code">-minline-strncmp</code></span>
</dt> <dt><code class="code">-mno-inline-strncmp</code></dt> <dd>
<p>Do or do not attempt to inline strncmp calls if possible. Inlining will only be done if the strings are properly aligned and instructions for accelerated processing are available. The default is to not inline strncmp calls. </p> <p>The <samp class="option">--param riscv-strcmp-inline-limit=<var class="var">n</var></samp> parameter controls the maximum number of bytes compared by the inlined code. The default value is 64. </p> </dd> <dt>
<span><code class="code">-mshorten-memrefs</code></span>
</dt> <dt><code class="code">-mno-shorten-memrefs</code></dt> <dd>
<p>Do or do not attempt to make more use of compressed load/store instructions by replacing a load/store of ’base register + large offset’ with a new load/store of ’new base + small offset’. If the new base gets stored in a compressed register, then the new load/store can be compressed. Currently targets 32-bit integer load/stores only. </p> </dd> <dt>
<span><code class="code">-mstrict-align</code></span>
</dt> <dt><code class="code">-mno-strict-align</code></dt> <dd>
<p>Do not or do generate unaligned memory accesses. The default is set depending on whether the processor we are optimizing for supports fast unaligned access or not. </p> </dd> <dt>
<span><code class="code">-mcmodel=medlow</code></span>
</dt> <dd>
<p>Generate code for the medium-low code model. The program and its statically defined symbols must lie within a single 2 GiB address range and must lie between absolute addresses −2 GiB and +2 GiB. Programs can be statically or dynamically linked. This is the default code model. </p> </dd> <dt>
<span><code class="code">-mcmodel=medany</code></span>
</dt> <dd>
<p>Generate code for the medium-any code model. The program and its statically defined symbols must be within any single 2 GiB address range. Programs can be statically or dynamically linked. </p> <p>The code generated by the medium-any code model is position-independent, but is not guaranteed to function correctly when linked into position-independent executables or libraries. </p> </dd> <dt><code class="code">-mexplicit-relocs</code></dt> <dt><code class="code">-mno-exlicit-relocs</code></dt> <dd>
<p>Use or do not use assembler relocation operators when dealing with symbolic addresses. The alternative is to use assembler macros instead, which may limit optimization. </p> </dd> <dt>
<span><code class="code">-mrelax</code></span>
</dt> <dt><code class="code">-mno-relax</code></dt> <dd>
<p>Take advantage of linker relaxations to reduce the number of instructions required to materialize symbol addresses. The default is to take advantage of linker relaxations. </p> </dd> <dt>
<span><code class="code">-mriscv-attribute</code></span>
</dt> <dt><code class="code">-mno-riscv-attribute</code></dt> <dd>
<p>Emit (do not emit) RISC-V attribute to record extra information into ELF objects. This feature requires at least binutils 2.32. </p> </dd> <dt>
<span><code class="code">-mcsr-check</code></span>
</dt> <dt><code class="code">-mno-csr-check</code></dt> <dd>
<p>Enables or disables the CSR checking. </p> </dd> <dt>
<span><code class="code">-malign-data=<var class="var">type</var></code></span>
</dt> <dd>
<p>Control how GCC aligns variables and constants of array, structure, or union types. Supported values for <var class="var">type</var> are ‘<samp class="samp">xlen</samp>’ which uses x register width as the alignment value, and ‘<samp class="samp">natural</samp>’ which uses natural alignment. ‘<samp class="samp">xlen</samp>’ is the default. </p> </dd> <dt>
<span><code class="code">-mbig-endian</code></span>
</dt> <dd>
<p>Generate big-endian code. This is the default when GCC is configured for a ‘<samp class="samp">riscv64be-*-*</samp>’ or ‘<samp class="samp">riscv32be-*-*</samp>’ target. </p> </dd> <dt>
<span><code class="code">-mlittle-endian</code></span>
</dt> <dd>
<p>Generate little-endian code. This is the default when GCC is configured for a ‘<samp class="samp">riscv64-*-*</samp>’ or ‘<samp class="samp">riscv32-*-*</samp>’ but not a ‘<samp class="samp">riscv64be-*-*</samp>’ or ‘<samp class="samp">riscv32be-*-*</samp>’ target. </p> </dd> <dt>
  <span><code class="code">-mstack-protector-guard=<var class="var">guard</var></code></span>
</dt> <dt><code class="code">-mstack-protector-guard-reg=<var class="var">reg</var></code></dt> <dt><code class="code">-mstack-protector-guard-offset=<var class="var">offset</var></code></dt> <dd>
<p>Generate stack protection code using canary at <var class="var">guard</var>. Supported locations are ‘<samp class="samp">global</samp>’ for a global canary or ‘<samp class="samp">tls</samp>’ for per-thread canary in the TLS block. </p> <p>With the latter choice the options <samp class="option">-mstack-protector-guard-reg=<var class="var">reg</var></samp> and <samp class="option">-mstack-protector-guard-offset=<var class="var">offset</var></samp> furthermore specify which register to use as base register for reading the canary, and from what offset from that base register. There is no default register or offset as this is entirely for use within the Linux kernel. </p> </dd> <dt>
<span><code class="code">-mtls-dialect=desc</code></span>
</dt> <dd>
<p>Use TLS descriptors as the thread-local storage mechanism for dynamic accesses of TLS variables. </p> </dd> <dt>
<span><code class="code">-mtls-dialect=trad</code></span>
</dt> <dd><p>Use traditional TLS as the thread-local storage mechanism for dynamic accesses of TLS variables. This is the default. </p></dd> </dl> </div><div class="_attribution">
  <p class="_attribution-p">
    &copy; Free Software Foundation<br>Licensed under the GNU Free Documentation License, Version 1.3.<br>
    <a href="https://gcc.gnu.org/onlinedocs/gcc-14.2.0/gcc/RISC_002dV-Options.html" class="_attribution-link">https://gcc.gnu.org/onlinedocs/gcc-14.2.0/gcc/RISC_002dV-Options.html</a>
  </p>
</div>
