
Project_ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c13c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003374  0800c2d0  0800c2d0  0001c2d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f644  0800f644  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800f644  0800f644  0001f644  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f64c  0800f64c  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f64c  0800f64c  0001f64c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f650  0800f650  0001f650  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800f654  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000041e8  200001e0  0800f834  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200043c8  0800f834  000243c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020e42  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003f57  00000000  00000000  00041052  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015a8  00000000  00000000  00044fb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000014a0  00000000  00000000  00046558  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002be6e  00000000  00000000  000479f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d8a0  00000000  00000000  00073866  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00112069  00000000  00000000  00091106  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000c5  00000000  00000000  001a316f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007050  00000000  00000000  001a3234  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    0000284c  00000000  00000000  001aa284  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c2b4 	.word	0x0800c2b4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800c2b4 	.word	0x0800c2b4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9aa 	b.w	8000ff4 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468e      	mov	lr, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d14d      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d32:	428a      	cmp	r2, r1
 8000d34:	4694      	mov	ip, r2
 8000d36:	d969      	bls.n	8000e0c <__udivmoddi4+0xe8>
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	b152      	cbz	r2, 8000d54 <__udivmoddi4+0x30>
 8000d3e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d42:	f1c2 0120 	rsb	r1, r2, #32
 8000d46:	fa20 f101 	lsr.w	r1, r0, r1
 8000d4a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d52:	4094      	lsls	r4, r2
 8000d54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d58:	0c21      	lsrs	r1, r4, #16
 8000d5a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d5e:	fa1f f78c 	uxth.w	r7, ip
 8000d62:	fb08 e316 	mls	r3, r8, r6, lr
 8000d66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d6a:	fb06 f107 	mul.w	r1, r6, r7
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d7a:	f080 811f 	bcs.w	8000fbc <__udivmoddi4+0x298>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 811c 	bls.w	8000fbc <__udivmoddi4+0x298>
 8000d84:	3e02      	subs	r6, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb00 f707 	mul.w	r7, r0, r7
 8000d9c:	42a7      	cmp	r7, r4
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x92>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	f080 810a 	bcs.w	8000fc0 <__udivmoddi4+0x29c>
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	f240 8107 	bls.w	8000fc0 <__udivmoddi4+0x29c>
 8000db2:	4464      	add	r4, ip
 8000db4:	3802      	subs	r0, #2
 8000db6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dba:	1be4      	subs	r4, r4, r7
 8000dbc:	2600      	movs	r6, #0
 8000dbe:	b11d      	cbz	r5, 8000dc8 <__udivmoddi4+0xa4>
 8000dc0:	40d4      	lsrs	r4, r2
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc8:	4631      	mov	r1, r6
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0xc2>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80ef 	beq.w	8000fb6 <__udivmoddi4+0x292>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x160>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0xd4>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80f9 	bhi.w	8000fea <__udivmoddi4+0x2c6>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	469e      	mov	lr, r3
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0e0      	beq.n	8000dc8 <__udivmoddi4+0xa4>
 8000e06:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e0a:	e7dd      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000e0c:	b902      	cbnz	r2, 8000e10 <__udivmoddi4+0xec>
 8000e0e:	deff      	udf	#255	; 0xff
 8000e10:	fab2 f282 	clz	r2, r2
 8000e14:	2a00      	cmp	r2, #0
 8000e16:	f040 8092 	bne.w	8000f3e <__udivmoddi4+0x21a>
 8000e1a:	eba1 010c 	sub.w	r1, r1, ip
 8000e1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	2601      	movs	r6, #1
 8000e28:	0c20      	lsrs	r0, r4, #16
 8000e2a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e2e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e32:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e36:	fb0e f003 	mul.w	r0, lr, r3
 8000e3a:	4288      	cmp	r0, r1
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x12c>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x12a>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f200 80cb 	bhi.w	8000fe4 <__udivmoddi4+0x2c0>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1110 	mls	r1, r7, r0, r1
 8000e5c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e60:	fb0e fe00 	mul.w	lr, lr, r0
 8000e64:	45a6      	cmp	lr, r4
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x156>
 8000e68:	eb1c 0404 	adds.w	r4, ip, r4
 8000e6c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x154>
 8000e72:	45a6      	cmp	lr, r4
 8000e74:	f200 80bb 	bhi.w	8000fee <__udivmoddi4+0x2ca>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e82:	e79c      	b.n	8000dbe <__udivmoddi4+0x9a>
 8000e84:	f1c6 0720 	rsb	r7, r6, #32
 8000e88:	40b3      	lsls	r3, r6
 8000e8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e92:	fa20 f407 	lsr.w	r4, r0, r7
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	431c      	orrs	r4, r3
 8000e9c:	40f9      	lsrs	r1, r7
 8000e9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eaa:	0c20      	lsrs	r0, r4, #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fb09 1118 	mls	r1, r9, r8, r1
 8000eb4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eb8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ebc:	4288      	cmp	r0, r1
 8000ebe:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec2:	d90b      	bls.n	8000edc <__udivmoddi4+0x1b8>
 8000ec4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ecc:	f080 8088 	bcs.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed0:	4288      	cmp	r0, r1
 8000ed2:	f240 8085 	bls.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1a09      	subs	r1, r1, r0
 8000ede:	b2a4      	uxth	r4, r4
 8000ee0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ee4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ee8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ef0:	458e      	cmp	lr, r1
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x1e2>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000efc:	d26c      	bcs.n	8000fd8 <__udivmoddi4+0x2b4>
 8000efe:	458e      	cmp	lr, r1
 8000f00:	d96a      	bls.n	8000fd8 <__udivmoddi4+0x2b4>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4461      	add	r1, ip
 8000f06:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f0a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f0e:	eba1 010e 	sub.w	r1, r1, lr
 8000f12:	42a1      	cmp	r1, r4
 8000f14:	46c8      	mov	r8, r9
 8000f16:	46a6      	mov	lr, r4
 8000f18:	d356      	bcc.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f1a:	d053      	beq.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f1c:	b15d      	cbz	r5, 8000f36 <__udivmoddi4+0x212>
 8000f1e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f22:	eb61 010e 	sbc.w	r1, r1, lr
 8000f26:	fa01 f707 	lsl.w	r7, r1, r7
 8000f2a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f2e:	40f1      	lsrs	r1, r6
 8000f30:	431f      	orrs	r7, r3
 8000f32:	e9c5 7100 	strd	r7, r1, [r5]
 8000f36:	2600      	movs	r6, #0
 8000f38:	4631      	mov	r1, r6
 8000f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3e:	f1c2 0320 	rsb	r3, r2, #32
 8000f42:	40d8      	lsrs	r0, r3
 8000f44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f48:	fa21 f303 	lsr.w	r3, r1, r3
 8000f4c:	4091      	lsls	r1, r2
 8000f4e:	4301      	orrs	r1, r0
 8000f50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f54:	fa1f fe8c 	uxth.w	lr, ip
 8000f58:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f5c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f60:	0c0b      	lsrs	r3, r1, #16
 8000f62:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f66:	fb00 f60e 	mul.w	r6, r0, lr
 8000f6a:	429e      	cmp	r6, r3
 8000f6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x260>
 8000f72:	eb1c 0303 	adds.w	r3, ip, r3
 8000f76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f7a:	d22f      	bcs.n	8000fdc <__udivmoddi4+0x2b8>
 8000f7c:	429e      	cmp	r6, r3
 8000f7e:	d92d      	bls.n	8000fdc <__udivmoddi4+0x2b8>
 8000f80:	3802      	subs	r0, #2
 8000f82:	4463      	add	r3, ip
 8000f84:	1b9b      	subs	r3, r3, r6
 8000f86:	b289      	uxth	r1, r1
 8000f88:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f8c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f94:	fb06 f30e 	mul.w	r3, r6, lr
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d908      	bls.n	8000fae <__udivmoddi4+0x28a>
 8000f9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fa4:	d216      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	d914      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000faa:	3e02      	subs	r6, #2
 8000fac:	4461      	add	r1, ip
 8000fae:	1ac9      	subs	r1, r1, r3
 8000fb0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fb4:	e738      	b.n	8000e28 <__udivmoddi4+0x104>
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e705      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e3      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6f8      	b.n	8000db6 <__udivmoddi4+0x92>
 8000fc4:	454b      	cmp	r3, r9
 8000fc6:	d2a9      	bcs.n	8000f1c <__udivmoddi4+0x1f8>
 8000fc8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fcc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7a3      	b.n	8000f1c <__udivmoddi4+0x1f8>
 8000fd4:	4646      	mov	r6, r8
 8000fd6:	e7ea      	b.n	8000fae <__udivmoddi4+0x28a>
 8000fd8:	4620      	mov	r0, r4
 8000fda:	e794      	b.n	8000f06 <__udivmoddi4+0x1e2>
 8000fdc:	4640      	mov	r0, r8
 8000fde:	e7d1      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fe0:	46d0      	mov	r8, sl
 8000fe2:	e77b      	b.n	8000edc <__udivmoddi4+0x1b8>
 8000fe4:	3b02      	subs	r3, #2
 8000fe6:	4461      	add	r1, ip
 8000fe8:	e732      	b.n	8000e50 <__udivmoddi4+0x12c>
 8000fea:	4630      	mov	r0, r6
 8000fec:	e709      	b.n	8000e02 <__udivmoddi4+0xde>
 8000fee:	4464      	add	r4, ip
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	e742      	b.n	8000e7a <__udivmoddi4+0x156>

08000ff4 <__aeabi_idiv0>:
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b08a      	sub	sp, #40	; 0x28
 8000ffc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000ffe:	f107 031c 	add.w	r3, r7, #28
 8001002:	2200      	movs	r2, #0
 8001004:	601a      	str	r2, [r3, #0]
 8001006:	605a      	str	r2, [r3, #4]
 8001008:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800100a:	1d3b      	adds	r3, r7, #4
 800100c:	2200      	movs	r2, #0
 800100e:	601a      	str	r2, [r3, #0]
 8001010:	605a      	str	r2, [r3, #4]
 8001012:	609a      	str	r2, [r3, #8]
 8001014:	60da      	str	r2, [r3, #12]
 8001016:	611a      	str	r2, [r3, #16]
 8001018:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800101a:	4b2f      	ldr	r3, [pc, #188]	; (80010d8 <MX_ADC1_Init+0xe0>)
 800101c:	4a2f      	ldr	r2, [pc, #188]	; (80010dc <MX_ADC1_Init+0xe4>)
 800101e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001020:	4b2d      	ldr	r3, [pc, #180]	; (80010d8 <MX_ADC1_Init+0xe0>)
 8001022:	2200      	movs	r2, #0
 8001024:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001026:	4b2c      	ldr	r3, [pc, #176]	; (80010d8 <MX_ADC1_Init+0xe0>)
 8001028:	2200      	movs	r2, #0
 800102a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800102c:	4b2a      	ldr	r3, [pc, #168]	; (80010d8 <MX_ADC1_Init+0xe0>)
 800102e:	2200      	movs	r2, #0
 8001030:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001032:	4b29      	ldr	r3, [pc, #164]	; (80010d8 <MX_ADC1_Init+0xe0>)
 8001034:	2200      	movs	r2, #0
 8001036:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001038:	4b27      	ldr	r3, [pc, #156]	; (80010d8 <MX_ADC1_Init+0xe0>)
 800103a:	2204      	movs	r2, #4
 800103c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800103e:	4b26      	ldr	r3, [pc, #152]	; (80010d8 <MX_ADC1_Init+0xe0>)
 8001040:	2200      	movs	r2, #0
 8001042:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001044:	4b24      	ldr	r3, [pc, #144]	; (80010d8 <MX_ADC1_Init+0xe0>)
 8001046:	2200      	movs	r2, #0
 8001048:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 800104a:	4b23      	ldr	r3, [pc, #140]	; (80010d8 <MX_ADC1_Init+0xe0>)
 800104c:	2201      	movs	r2, #1
 800104e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001050:	4b21      	ldr	r3, [pc, #132]	; (80010d8 <MX_ADC1_Init+0xe0>)
 8001052:	2200      	movs	r2, #0
 8001054:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001058:	4b1f      	ldr	r3, [pc, #124]	; (80010d8 <MX_ADC1_Init+0xe0>)
 800105a:	2200      	movs	r2, #0
 800105c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800105e:	4b1e      	ldr	r3, [pc, #120]	; (80010d8 <MX_ADC1_Init+0xe0>)
 8001060:	2200      	movs	r2, #0
 8001062:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001064:	4b1c      	ldr	r3, [pc, #112]	; (80010d8 <MX_ADC1_Init+0xe0>)
 8001066:	2200      	movs	r2, #0
 8001068:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800106c:	4b1a      	ldr	r3, [pc, #104]	; (80010d8 <MX_ADC1_Init+0xe0>)
 800106e:	2200      	movs	r2, #0
 8001070:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001072:	4b19      	ldr	r3, [pc, #100]	; (80010d8 <MX_ADC1_Init+0xe0>)
 8001074:	2200      	movs	r2, #0
 8001076:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800107a:	4817      	ldr	r0, [pc, #92]	; (80010d8 <MX_ADC1_Init+0xe0>)
 800107c:	f001 f9a6 	bl	80023cc <HAL_ADC_Init>
 8001080:	4603      	mov	r3, r0
 8001082:	2b00      	cmp	r3, #0
 8001084:	d001      	beq.n	800108a <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8001086:	f000 fbf9 	bl	800187c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800108a:	2300      	movs	r3, #0
 800108c:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800108e:	f107 031c 	add.w	r3, r7, #28
 8001092:	4619      	mov	r1, r3
 8001094:	4810      	ldr	r0, [pc, #64]	; (80010d8 <MX_ADC1_Init+0xe0>)
 8001096:	f002 f937 	bl	8003308 <HAL_ADCEx_MultiModeConfigChannel>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80010a0:	f000 fbec 	bl	800187c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80010a4:	4b0e      	ldr	r3, [pc, #56]	; (80010e0 <MX_ADC1_Init+0xe8>)
 80010a6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010a8:	2306      	movs	r3, #6
 80010aa:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_12CYCLES_5;
 80010ac:	2302      	movs	r3, #2
 80010ae:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80010b0:	237f      	movs	r3, #127	; 0x7f
 80010b2:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80010b4:	2304      	movs	r3, #4
 80010b6:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80010b8:	2300      	movs	r3, #0
 80010ba:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010bc:	1d3b      	adds	r3, r7, #4
 80010be:	4619      	mov	r1, r3
 80010c0:	4805      	ldr	r0, [pc, #20]	; (80010d8 <MX_ADC1_Init+0xe0>)
 80010c2:	f001 fc79 	bl	80029b8 <HAL_ADC_ConfigChannel>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d001      	beq.n	80010d0 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 80010cc:	f000 fbd6 	bl	800187c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010d0:	bf00      	nop
 80010d2:	3728      	adds	r7, #40	; 0x28
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	200001fc 	.word	0x200001fc
 80010dc:	50040000 	.word	0x50040000
 80010e0:	32601000 	.word	0x32601000

080010e4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b0ac      	sub	sp, #176	; 0xb0
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ec:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80010f0:	2200      	movs	r2, #0
 80010f2:	601a      	str	r2, [r3, #0]
 80010f4:	605a      	str	r2, [r3, #4]
 80010f6:	609a      	str	r2, [r3, #8]
 80010f8:	60da      	str	r2, [r3, #12]
 80010fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010fc:	f107 0314 	add.w	r3, r7, #20
 8001100:	2288      	movs	r2, #136	; 0x88
 8001102:	2100      	movs	r1, #0
 8001104:	4618      	mov	r0, r3
 8001106:	f006 fc23 	bl	8007950 <memset>
  if(adcHandle->Instance==ADC1)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	4a27      	ldr	r2, [pc, #156]	; (80011ac <HAL_ADC_MspInit+0xc8>)
 8001110:	4293      	cmp	r3, r2
 8001112:	d147      	bne.n	80011a4 <HAL_ADC_MspInit+0xc0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001114:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001118:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800111a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800111e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8001122:	2302      	movs	r3, #2
 8001124:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001126:	2301      	movs	r3, #1
 8001128:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 800112a:	2308      	movs	r3, #8
 800112c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800112e:	2307      	movs	r3, #7
 8001130:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001132:	2302      	movs	r3, #2
 8001134:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001136:	2302      	movs	r3, #2
 8001138:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 800113a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800113e:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001140:	f107 0314 	add.w	r3, r7, #20
 8001144:	4618      	mov	r0, r3
 8001146:	f003 faf7 	bl	8004738 <HAL_RCCEx_PeriphCLKConfig>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d001      	beq.n	8001154 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8001150:	f000 fb94 	bl	800187c <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001154:	4b16      	ldr	r3, [pc, #88]	; (80011b0 <HAL_ADC_MspInit+0xcc>)
 8001156:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001158:	4a15      	ldr	r2, [pc, #84]	; (80011b0 <HAL_ADC_MspInit+0xcc>)
 800115a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800115e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001160:	4b13      	ldr	r3, [pc, #76]	; (80011b0 <HAL_ADC_MspInit+0xcc>)
 8001162:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001164:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001168:	613b      	str	r3, [r7, #16]
 800116a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800116c:	4b10      	ldr	r3, [pc, #64]	; (80011b0 <HAL_ADC_MspInit+0xcc>)
 800116e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001170:	4a0f      	ldr	r2, [pc, #60]	; (80011b0 <HAL_ADC_MspInit+0xcc>)
 8001172:	f043 0301 	orr.w	r3, r3, #1
 8001176:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001178:	4b0d      	ldr	r3, [pc, #52]	; (80011b0 <HAL_ADC_MspInit+0xcc>)
 800117a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800117c:	f003 0301 	and.w	r3, r3, #1
 8001180:	60fb      	str	r3, [r7, #12]
 8001182:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001184:	2380      	movs	r3, #128	; 0x80
 8001186:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800118a:	230b      	movs	r3, #11
 800118c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001190:	2300      	movs	r3, #0
 8001192:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001196:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800119a:	4619      	mov	r1, r3
 800119c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011a0:	f002 fa74 	bl	800368c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80011a4:	bf00      	nop
 80011a6:	37b0      	adds	r7, #176	; 0xb0
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	50040000 	.word	0x50040000
 80011b0:	40021000 	.word	0x40021000

080011b4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b08a      	sub	sp, #40	; 0x28
 80011b8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011ba:	f107 0314 	add.w	r3, r7, #20
 80011be:	2200      	movs	r2, #0
 80011c0:	601a      	str	r2, [r3, #0]
 80011c2:	605a      	str	r2, [r3, #4]
 80011c4:	609a      	str	r2, [r3, #8]
 80011c6:	60da      	str	r2, [r3, #12]
 80011c8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011ca:	4b4a      	ldr	r3, [pc, #296]	; (80012f4 <MX_GPIO_Init+0x140>)
 80011cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011ce:	4a49      	ldr	r2, [pc, #292]	; (80012f4 <MX_GPIO_Init+0x140>)
 80011d0:	f043 0304 	orr.w	r3, r3, #4
 80011d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011d6:	4b47      	ldr	r3, [pc, #284]	; (80012f4 <MX_GPIO_Init+0x140>)
 80011d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011da:	f003 0304 	and.w	r3, r3, #4
 80011de:	613b      	str	r3, [r7, #16]
 80011e0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011e2:	4b44      	ldr	r3, [pc, #272]	; (80012f4 <MX_GPIO_Init+0x140>)
 80011e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011e6:	4a43      	ldr	r2, [pc, #268]	; (80012f4 <MX_GPIO_Init+0x140>)
 80011e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011ee:	4b41      	ldr	r3, [pc, #260]	; (80012f4 <MX_GPIO_Init+0x140>)
 80011f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011f6:	60fb      	str	r3, [r7, #12]
 80011f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011fa:	4b3e      	ldr	r3, [pc, #248]	; (80012f4 <MX_GPIO_Init+0x140>)
 80011fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011fe:	4a3d      	ldr	r2, [pc, #244]	; (80012f4 <MX_GPIO_Init+0x140>)
 8001200:	f043 0301 	orr.w	r3, r3, #1
 8001204:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001206:	4b3b      	ldr	r3, [pc, #236]	; (80012f4 <MX_GPIO_Init+0x140>)
 8001208:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800120a:	f003 0301 	and.w	r3, r3, #1
 800120e:	60bb      	str	r3, [r7, #8]
 8001210:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001212:	4b38      	ldr	r3, [pc, #224]	; (80012f4 <MX_GPIO_Init+0x140>)
 8001214:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001216:	4a37      	ldr	r2, [pc, #220]	; (80012f4 <MX_GPIO_Init+0x140>)
 8001218:	f043 0302 	orr.w	r3, r3, #2
 800121c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800121e:	4b35      	ldr	r3, [pc, #212]	; (80012f4 <MX_GPIO_Init+0x140>)
 8001220:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001222:	f003 0302 	and.w	r3, r3, #2
 8001226:	607b      	str	r3, [r7, #4]
 8001228:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_6|GPIO_PIN_9, GPIO_PIN_RESET);
 800122a:	2200      	movs	r2, #0
 800122c:	f44f 7118 	mov.w	r1, #608	; 0x260
 8001230:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001234:	f002 fbec 	bl	8003a10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 8001238:	2200      	movs	r2, #0
 800123a:	2180      	movs	r1, #128	; 0x80
 800123c:	482e      	ldr	r0, [pc, #184]	; (80012f8 <MX_GPIO_Init+0x144>)
 800123e:	f002 fbe7 	bl	8003a10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 8001242:	2200      	movs	r2, #0
 8001244:	2170      	movs	r1, #112	; 0x70
 8001246:	482d      	ldr	r0, [pc, #180]	; (80012fc <MX_GPIO_Init+0x148>)
 8001248:	f002 fbe2 	bl	8003a10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800124c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001250:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001252:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001256:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001258:	2300      	movs	r3, #0
 800125a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800125c:	f107 0314 	add.w	r3, r7, #20
 8001260:	4619      	mov	r1, r3
 8001262:	4825      	ldr	r0, [pc, #148]	; (80012f8 <MX_GPIO_Init+0x144>)
 8001264:	f002 fa12 	bl	800368c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PA6 PA9 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_6|GPIO_PIN_9;
 8001268:	f44f 7318 	mov.w	r3, #608	; 0x260
 800126c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800126e:	2301      	movs	r3, #1
 8001270:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001272:	2300      	movs	r3, #0
 8001274:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001276:	2300      	movs	r3, #0
 8001278:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800127a:	f107 0314 	add.w	r3, r7, #20
 800127e:	4619      	mov	r1, r3
 8001280:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001284:	f002 fa02 	bl	800368c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001288:	2380      	movs	r3, #128	; 0x80
 800128a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800128c:	2301      	movs	r3, #1
 800128e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001290:	2300      	movs	r3, #0
 8001292:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001294:	2300      	movs	r3, #0
 8001296:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001298:	f107 0314 	add.w	r3, r7, #20
 800129c:	4619      	mov	r1, r3
 800129e:	4816      	ldr	r0, [pc, #88]	; (80012f8 <MX_GPIO_Init+0x144>)
 80012a0:	f002 f9f4 	bl	800368c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80012a4:	2370      	movs	r3, #112	; 0x70
 80012a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012a8:	2301      	movs	r3, #1
 80012aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ac:	2300      	movs	r3, #0
 80012ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012b0:	2300      	movs	r3, #0
 80012b2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012b4:	f107 0314 	add.w	r3, r7, #20
 80012b8:	4619      	mov	r1, r3
 80012ba:	4810      	ldr	r0, [pc, #64]	; (80012fc <MX_GPIO_Init+0x148>)
 80012bc:	f002 f9e6 	bl	800368c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80012c0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80012c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012c6:	2300      	movs	r3, #0
 80012c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ca:	2300      	movs	r3, #0
 80012cc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ce:	f107 0314 	add.w	r3, r7, #20
 80012d2:	4619      	mov	r1, r3
 80012d4:	4809      	ldr	r0, [pc, #36]	; (80012fc <MX_GPIO_Init+0x148>)
 80012d6:	f002 f9d9 	bl	800368c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80012da:	2200      	movs	r2, #0
 80012dc:	2100      	movs	r1, #0
 80012de:	2028      	movs	r0, #40	; 0x28
 80012e0:	f002 f99d 	bl	800361e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80012e4:	2028      	movs	r0, #40	; 0x28
 80012e6:	f002 f9b6 	bl	8003656 <HAL_NVIC_EnableIRQ>

}
 80012ea:	bf00      	nop
 80012ec:	3728      	adds	r7, #40	; 0x28
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	40021000 	.word	0x40021000
 80012f8:	48000800 	.word	0x48000800
 80012fc:	48000400 	.word	0x48000400

08001300 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001308:	1d39      	adds	r1, r7, #4
 800130a:	f04f 33ff 	mov.w	r3, #4294967295
 800130e:	2201      	movs	r2, #1
 8001310:	4803      	ldr	r0, [pc, #12]	; (8001320 <__io_putchar+0x20>)
 8001312:	f004 fce9 	bl	8005ce8 <HAL_UART_Transmit>
  return ch;
 8001316:	687b      	ldr	r3, [r7, #4]
}
 8001318:	4618      	mov	r0, r3
 800131a:	3708      	adds	r7, #8
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}
 8001320:	20004330 	.word	0x20004330
 8001324:	00000000 	.word	0x00000000

08001328 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001328:	b5b0      	push	{r4, r5, r7, lr}
 800132a:	b09e      	sub	sp, #120	; 0x78
 800132c:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800132e:	f000 fdc9 	bl	8001ec4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001332:	f000 fa35 	bl	80017a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001336:	f7ff ff3d 	bl	80011b4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800133a:	f000 fd0d 	bl	8001d58 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 800133e:	f7ff fe5b 	bl	8000ff8 <MX_ADC1_Init>
  MX_RTC_Init();
 8001342:	f000 faa1 	bl	8001888 <MX_RTC_Init>
  MX_TIM2_Init();
 8001346:	f000 fc31 	bl	8001bac <MX_TIM2_Init>
  MX_TIM3_Init();
 800134a:	f000 fc7d 	bl	8001c48 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  //HAL_ADCEx_Calibration_Start(&hdac1);
  //HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&ADC_Value, FFT_LENGTH);
  //HAL_TIM_Base_Start_IT(&htim2);
  HAL_TIM_Base_Start_IT(&htim3);
 800134e:	488e      	ldr	r0, [pc, #568]	; (8001588 <main+0x260>)
 8001350:	f004 f818 	bl	8005384 <HAL_TIM_Base_Start_IT>
  int timer3Val = __HAL_TIM_GET_COUNTER(&htim3);
 8001354:	4b8c      	ldr	r3, [pc, #560]	; (8001588 <main+0x260>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800135a:	667b      	str	r3, [r7, #100]	; 0x64

  	//LCD initialization
    Lcd_PortType ports[] = { GPIOC, GPIOB, GPIOA, GPIOA };
 800135c:	4b8b      	ldr	r3, [pc, #556]	; (800158c <main+0x264>)
 800135e:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8001362:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001364:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    Lcd_PinType pins[] = {GPIO_PIN_7, GPIO_PIN_6, GPIO_PIN_9, GPIO_PIN_6};
 8001368:	4a89      	ldr	r2, [pc, #548]	; (8001590 <main+0x268>)
 800136a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800136e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001372:	e883 0003 	stmia.w	r3, {r0, r1}
    Lcd_HandleTypeDef lcd;

    lcd = Lcd_create(ports, pins, GPIOB, GPIO_PIN_5, GPIOB, GPIO_PIN_4, LCD_4_BIT_MODE);
 8001376:	4638      	mov	r0, r7
 8001378:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800137c:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8001380:	2300      	movs	r3, #0
 8001382:	9303      	str	r3, [sp, #12]
 8001384:	2310      	movs	r3, #16
 8001386:	9302      	str	r3, [sp, #8]
 8001388:	4b82      	ldr	r3, [pc, #520]	; (8001594 <main+0x26c>)
 800138a:	9301      	str	r3, [sp, #4]
 800138c:	2320      	movs	r3, #32
 800138e:	9300      	str	r3, [sp, #0]
 8001390:	4b80      	ldr	r3, [pc, #512]	; (8001594 <main+0x26c>)
 8001392:	f005 f9a4 	bl	80066de <Lcd_create>
 8001396:	f107 0418 	add.w	r4, r7, #24
 800139a:	463d      	mov	r5, r7
 800139c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800139e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013a0:	e895 0003 	ldmia.w	r5, {r0, r1}
 80013a4:	e884 0003 	stmia.w	r4, {r0, r1}

    Lcd_cursor(&lcd, 0,1);
 80013a8:	f107 0318 	add.w	r3, r7, #24
 80013ac:	2201      	movs	r2, #1
 80013ae:	2100      	movs	r1, #0
 80013b0:	4618      	mov	r0, r3
 80013b2:	f005 fa21 	bl	80067f8 <Lcd_cursor>
    Lcd_string(&lcd, "$$$$$$$$$$$$$$");
 80013b6:	f107 0318 	add.w	r3, r7, #24
 80013ba:	4977      	ldr	r1, [pc, #476]	; (8001598 <main+0x270>)
 80013bc:	4618      	mov	r0, r3
 80013be:	f005 f9fb 	bl	80067b8 <Lcd_string>
      for ( int x = 1; x <= 50 ; x++ )
 80013c2:	2301      	movs	r3, #1
 80013c4:	663b      	str	r3, [r7, #96]	; 0x60
 80013c6:	e012      	b.n	80013ee <main+0xc6>
      {
        Lcd_cursor(&lcd, 1,7);
 80013c8:	f107 0318 	add.w	r3, r7, #24
 80013cc:	2207      	movs	r2, #7
 80013ce:	2101      	movs	r1, #1
 80013d0:	4618      	mov	r0, r3
 80013d2:	f005 fa11 	bl	80067f8 <Lcd_cursor>
        Lcd_int(&lcd, x);
 80013d6:	f107 0318 	add.w	r3, r7, #24
 80013da:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80013dc:	4618      	mov	r0, r3
 80013de:	f005 f9d3 	bl	8006788 <Lcd_int>
        HAL_Delay (100);
 80013e2:	2064      	movs	r0, #100	; 0x64
 80013e4:	f000 fdea 	bl	8001fbc <HAL_Delay>
      for ( int x = 1; x <= 50 ; x++ )
 80013e8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80013ea:	3301      	adds	r3, #1
 80013ec:	663b      	str	r3, [r7, #96]	; 0x60
 80013ee:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80013f0:	2b32      	cmp	r3, #50	; 0x32
 80013f2:	dde9      	ble.n	80013c8 <main+0xa0>
      }

      Lcd_clear(&lcd);
 80013f4:	f107 0318 	add.w	r3, r7, #24
 80013f8:	4618      	mov	r0, r3
 80013fa:	f005 fa17 	bl	800682c <Lcd_clear>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(buttonState == 0){
 80013fe:	4b67      	ldr	r3, [pc, #412]	; (800159c <main+0x274>)
 8001400:	881b      	ldrh	r3, [r3, #0]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d11b      	bne.n	800143e <main+0x116>
		  if(buttonState != previousState){
 8001406:	4b65      	ldr	r3, [pc, #404]	; (800159c <main+0x274>)
 8001408:	881a      	ldrh	r2, [r3, #0]
 800140a:	4b65      	ldr	r3, [pc, #404]	; (80015a0 <main+0x278>)
 800140c:	881b      	ldrh	r3, [r3, #0]
 800140e:	429a      	cmp	r2, r3
 8001410:	d008      	beq.n	8001424 <main+0xfc>
			  Lcd_clear(&lcd);
 8001412:	f107 0318 	add.w	r3, r7, #24
 8001416:	4618      	mov	r0, r3
 8001418:	f005 fa08 	bl	800682c <Lcd_clear>
		  	  previousState = buttonState;
 800141c:	4b5f      	ldr	r3, [pc, #380]	; (800159c <main+0x274>)
 800141e:	881a      	ldrh	r2, [r3, #0]
 8001420:	4b5f      	ldr	r3, [pc, #380]	; (80015a0 <main+0x278>)
 8001422:	801a      	strh	r2, [r3, #0]
		  }
		  Lcd_cursor(&lcd, 0, 5);
 8001424:	f107 0318 	add.w	r3, r7, #24
 8001428:	2205      	movs	r2, #5
 800142a:	2100      	movs	r1, #0
 800142c:	4618      	mov	r0, r3
 800142e:	f005 f9e3 	bl	80067f8 <Lcd_cursor>
		  Lcd_string(&lcd, "WELCOME!");
 8001432:	f107 0318 	add.w	r3, r7, #24
 8001436:	495b      	ldr	r1, [pc, #364]	; (80015a4 <main+0x27c>)
 8001438:	4618      	mov	r0, r3
 800143a:	f005 f9bd 	bl	80067b8 <Lcd_string>
	  }

	  //$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$ comparator code $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
	  if(buttonState == 1){
 800143e:	4b57      	ldr	r3, [pc, #348]	; (800159c <main+0x274>)
 8001440:	881b      	ldrh	r3, [r3, #0]
 8001442:	2b01      	cmp	r3, #1
 8001444:	d16c      	bne.n	8001520 <main+0x1f8>
		  if(buttonState != previousState){
 8001446:	4b55      	ldr	r3, [pc, #340]	; (800159c <main+0x274>)
 8001448:	881a      	ldrh	r2, [r3, #0]
 800144a:	4b55      	ldr	r3, [pc, #340]	; (80015a0 <main+0x278>)
 800144c:	881b      	ldrh	r3, [r3, #0]
 800144e:	429a      	cmp	r2, r3
 8001450:	d034      	beq.n	80014bc <main+0x194>
			  Lcd_clear(&lcd);
 8001452:	f107 0318 	add.w	r3, r7, #24
 8001456:	4618      	mov	r0, r3
 8001458:	f005 f9e8 	bl	800682c <Lcd_clear>
		  	  previousState = buttonState;
 800145c:	4b4f      	ldr	r3, [pc, #316]	; (800159c <main+0x274>)
 800145e:	881a      	ldrh	r2, [r3, #0]
 8001460:	4b4f      	ldr	r3, [pc, #316]	; (80015a0 <main+0x278>)
 8001462:	801a      	strh	r2, [r3, #0]
		  }
	  	  while(__HAL_TIM_GET_COUNTER(&htim3) - timer3Val < 10000){
 8001464:	e02a      	b.n	80014bc <main+0x194>
			  comparatorFlag = 1;
 8001466:	4b50      	ldr	r3, [pc, #320]	; (80015a8 <main+0x280>)
 8001468:	2201      	movs	r2, #1
 800146a:	801a      	strh	r2, [r3, #0]
			  uint16_t current_state;
			  current_state = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_8);  //PB8
 800146c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001470:	4848      	ldr	r0, [pc, #288]	; (8001594 <main+0x26c>)
 8001472:	f002 fab5 	bl	80039e0 <HAL_GPIO_ReadPin>
 8001476:	4603      	mov	r3, r0
 8001478:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

			  if(current_state != previous_state){
 800147c:	4b4b      	ldr	r3, [pc, #300]	; (80015ac <main+0x284>)
 800147e:	881b      	ldrh	r3, [r3, #0]
 8001480:	f8b7 204a 	ldrh.w	r2, [r7, #74]	; 0x4a
 8001484:	429a      	cmp	r2, r3
 8001486:	d003      	beq.n	8001490 <main+0x168>
				  pin_flag = 1;
 8001488:	4b49      	ldr	r3, [pc, #292]	; (80015b0 <main+0x288>)
 800148a:	2201      	movs	r2, #1
 800148c:	801a      	strh	r2, [r3, #0]
 800148e:	e002      	b.n	8001496 <main+0x16e>
			  }
			  else
				  pin_flag = 0;
 8001490:	4b47      	ldr	r3, [pc, #284]	; (80015b0 <main+0x288>)
 8001492:	2200      	movs	r2, #0
 8001494:	801a      	strh	r2, [r3, #0]

			  if(pin_flag == 1){
 8001496:	4b46      	ldr	r3, [pc, #280]	; (80015b0 <main+0x288>)
 8001498:	881b      	ldrh	r3, [r3, #0]
 800149a:	2b01      	cmp	r3, #1
 800149c:	d10a      	bne.n	80014b4 <main+0x18c>
				  cnt ++;
 800149e:	4b45      	ldr	r3, [pc, #276]	; (80015b4 <main+0x28c>)
 80014a0:	881b      	ldrh	r3, [r3, #0]
 80014a2:	3301      	adds	r3, #1
 80014a4:	b29a      	uxth	r2, r3
 80014a6:	4b43      	ldr	r3, [pc, #268]	; (80015b4 <main+0x28c>)
 80014a8:	801a      	strh	r2, [r3, #0]
				  previous_state = current_state;
 80014aa:	4a40      	ldr	r2, [pc, #256]	; (80015ac <main+0x284>)
 80014ac:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80014b0:	8013      	strh	r3, [r2, #0]
 80014b2:	e003      	b.n	80014bc <main+0x194>
			  }
			  else
				  previous_state = current_state;
 80014b4:	4a3d      	ldr	r2, [pc, #244]	; (80015ac <main+0x284>)
 80014b6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80014ba:	8013      	strh	r3, [r2, #0]
	  	  while(__HAL_TIM_GET_COUNTER(&htim3) - timer3Val < 10000){
 80014bc:	4b32      	ldr	r3, [pc, #200]	; (8001588 <main+0x260>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80014c2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80014c4:	1ad3      	subs	r3, r2, r3
 80014c6:	f242 720f 	movw	r2, #9999	; 0x270f
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d9cb      	bls.n	8001466 <main+0x13e>
	  	  }

	  	  printf("Comp Freq: %d\r\n", cnt/=2);
 80014ce:	4b39      	ldr	r3, [pc, #228]	; (80015b4 <main+0x28c>)
 80014d0:	881b      	ldrh	r3, [r3, #0]
 80014d2:	085b      	lsrs	r3, r3, #1
 80014d4:	b29a      	uxth	r2, r3
 80014d6:	4b37      	ldr	r3, [pc, #220]	; (80015b4 <main+0x28c>)
 80014d8:	801a      	strh	r2, [r3, #0]
 80014da:	4b36      	ldr	r3, [pc, #216]	; (80015b4 <main+0x28c>)
 80014dc:	881b      	ldrh	r3, [r3, #0]
 80014de:	4619      	mov	r1, r3
 80014e0:	4835      	ldr	r0, [pc, #212]	; (80015b8 <main+0x290>)
 80014e2:	f007 f8b7 	bl	8008654 <iprintf>
		  Lcd_cursor(&lcd, 0, 1);
 80014e6:	f107 0318 	add.w	r3, r7, #24
 80014ea:	2201      	movs	r2, #1
 80014ec:	2100      	movs	r1, #0
 80014ee:	4618      	mov	r0, r3
 80014f0:	f005 f982 	bl	80067f8 <Lcd_cursor>
		  Lcd_int(&lcd, (int)(cnt/=2));
 80014f4:	4b2f      	ldr	r3, [pc, #188]	; (80015b4 <main+0x28c>)
 80014f6:	881b      	ldrh	r3, [r3, #0]
 80014f8:	085b      	lsrs	r3, r3, #1
 80014fa:	b29a      	uxth	r2, r3
 80014fc:	4b2d      	ldr	r3, [pc, #180]	; (80015b4 <main+0x28c>)
 80014fe:	801a      	strh	r2, [r3, #0]
 8001500:	4b2c      	ldr	r3, [pc, #176]	; (80015b4 <main+0x28c>)
 8001502:	881b      	ldrh	r3, [r3, #0]
 8001504:	461a      	mov	r2, r3
 8001506:	f107 0318 	add.w	r3, r7, #24
 800150a:	4611      	mov	r1, r2
 800150c:	4618      	mov	r0, r3
 800150e:	f005 f93b 	bl	8006788 <Lcd_int>

	  	  cnt = 0;
 8001512:	4b28      	ldr	r3, [pc, #160]	; (80015b4 <main+0x28c>)
 8001514:	2200      	movs	r2, #0
 8001516:	801a      	strh	r2, [r3, #0]
	  	  timer3Val = __HAL_TIM_GET_COUNTER(&htim3);
 8001518:	4b1b      	ldr	r3, [pc, #108]	; (8001588 <main+0x260>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800151e:	667b      	str	r3, [r7, #100]	; 0x64


	  }

	  //$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$ ADC code $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
	  if(buttonState == 2){
 8001520:	4b1e      	ldr	r3, [pc, #120]	; (800159c <main+0x274>)
 8001522:	881b      	ldrh	r3, [r3, #0]
 8001524:	2b02      	cmp	r3, #2
 8001526:	f47f af6a 	bne.w	80013fe <main+0xd6>
		  if(buttonState != previousState){
 800152a:	4b1c      	ldr	r3, [pc, #112]	; (800159c <main+0x274>)
 800152c:	881a      	ldrh	r2, [r3, #0]
 800152e:	4b1c      	ldr	r3, [pc, #112]	; (80015a0 <main+0x278>)
 8001530:	881b      	ldrh	r3, [r3, #0]
 8001532:	429a      	cmp	r2, r3
 8001534:	d008      	beq.n	8001548 <main+0x220>
			  Lcd_clear(&lcd);
 8001536:	f107 0318 	add.w	r3, r7, #24
 800153a:	4618      	mov	r0, r3
 800153c:	f005 f976 	bl	800682c <Lcd_clear>
			  previousState = buttonState;
 8001540:	4b16      	ldr	r3, [pc, #88]	; (800159c <main+0x274>)
 8001542:	881a      	ldrh	r2, [r3, #0]
 8001544:	4b16      	ldr	r3, [pc, #88]	; (80015a0 <main+0x278>)
 8001546:	801a      	strh	r2, [r3, #0]
		  }
	  	  for(int i = 0; i < FFT_LENGTH; i++){
 8001548:	2300      	movs	r3, #0
 800154a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800154c:	e00f      	b.n	800156e <main+0x246>
	  		ADC_In[i] = Get_Adc();
 800154e:	f005 fa15 	bl	800697c <Get_Adc>
 8001552:	4603      	mov	r3, r0
 8001554:	ee07 3a90 	vmov	s15, r3
 8001558:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800155c:	4a17      	ldr	r2, [pc, #92]	; (80015bc <main+0x294>)
 800155e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001560:	009b      	lsls	r3, r3, #2
 8001562:	4413      	add	r3, r2
 8001564:	edc3 7a00 	vstr	s15, [r3]
	  	  for(int i = 0; i < FFT_LENGTH; i++){
 8001568:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800156a:	3301      	adds	r3, #1
 800156c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800156e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001570:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001574:	dbeb      	blt.n	800154e <main+0x226>
	  	  }

	  	 // if(i == FFT_LENGTH){
	  		  comparatorFlag = 0;
 8001576:	4b0c      	ldr	r3, [pc, #48]	; (80015a8 <main+0x280>)
 8001578:	2200      	movs	r2, #0
 800157a:	801a      	strh	r2, [r3, #0]
	  		  cnt = 0;
 800157c:	4b0d      	ldr	r3, [pc, #52]	; (80015b4 <main+0x28c>)
 800157e:	2200      	movs	r2, #0
 8001580:	801a      	strh	r2, [r3, #0]
	  		  //Initialize Buff_In
	  		  for (int i = 0; i < FFT_LENGTH; i++)
 8001582:	2300      	movs	r3, #0
 8001584:	65bb      	str	r3, [r7, #88]	; 0x58
 8001586:	e04a      	b.n	800161e <main+0x2f6>
 8001588:	200042e4 	.word	0x200042e4
 800158c:	0800c310 	.word	0x0800c310
 8001590:	0800c320 	.word	0x0800c320
 8001594:	48000400 	.word	0x48000400
 8001598:	0800c2d0 	.word	0x0800c2d0
 800159c:	2000426c 	.word	0x2000426c
 80015a0:	2000426e 	.word	0x2000426e
 80015a4:	0800c2e0 	.word	0x0800c2e0
 80015a8:	20004266 	.word	0x20004266
 80015ac:	20004262 	.word	0x20004262
 80015b0:	20004264 	.word	0x20004264
 80015b4:	20004260 	.word	0x20004260
 80015b8:	0800c2ec 	.word	0x0800c2ec
 80015bc:	20000260 	.word	0x20000260
	  		  {
	  			  Buff_In[i * 2] = ADC_In[i]*3.3/4096;
 80015c0:	4a6b      	ldr	r2, [pc, #428]	; (8001770 <main+0x448>)
 80015c2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80015c4:	009b      	lsls	r3, r3, #2
 80015c6:	4413      	add	r3, r2
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	4618      	mov	r0, r3
 80015cc:	f7fe ffbc 	bl	8000548 <__aeabi_f2d>
 80015d0:	a363      	add	r3, pc, #396	; (adr r3, 8001760 <main+0x438>)
 80015d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015d6:	f7ff f80f 	bl	80005f8 <__aeabi_dmul>
 80015da:	4602      	mov	r2, r0
 80015dc:	460b      	mov	r3, r1
 80015de:	4610      	mov	r0, r2
 80015e0:	4619      	mov	r1, r3
 80015e2:	f04f 0200 	mov.w	r2, #0
 80015e6:	4b63      	ldr	r3, [pc, #396]	; (8001774 <main+0x44c>)
 80015e8:	f7ff f930 	bl	800084c <__aeabi_ddiv>
 80015ec:	4602      	mov	r2, r0
 80015ee:	460b      	mov	r3, r1
 80015f0:	4610      	mov	r0, r2
 80015f2:	4619      	mov	r1, r3
 80015f4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80015f6:	005c      	lsls	r4, r3, #1
 80015f8:	f7ff faf6 	bl	8000be8 <__aeabi_d2f>
 80015fc:	4602      	mov	r2, r0
 80015fe:	495e      	ldr	r1, [pc, #376]	; (8001778 <main+0x450>)
 8001600:	00a3      	lsls	r3, r4, #2
 8001602:	440b      	add	r3, r1
 8001604:	601a      	str	r2, [r3, #0]
	  			  Buff_In[i * 2 + 1] = 0;
 8001606:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001608:	005b      	lsls	r3, r3, #1
 800160a:	3301      	adds	r3, #1
 800160c:	4a5a      	ldr	r2, [pc, #360]	; (8001778 <main+0x450>)
 800160e:	009b      	lsls	r3, r3, #2
 8001610:	4413      	add	r3, r2
 8001612:	f04f 0200 	mov.w	r2, #0
 8001616:	601a      	str	r2, [r3, #0]
	  		  for (int i = 0; i < FFT_LENGTH; i++)
 8001618:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800161a:	3301      	adds	r3, #1
 800161c:	65bb      	str	r3, [r7, #88]	; 0x58
 800161e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001620:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001624:	dbcc      	blt.n	80015c0 <main+0x298>
	  		  }

	  		  //Perform FFT
	  		  arm_cfft_f32(&arm_cfft_sR_f32_len1024, Buff_In, 0, 1);
 8001626:	2301      	movs	r3, #1
 8001628:	2200      	movs	r2, #0
 800162a:	4953      	ldr	r1, [pc, #332]	; (8001778 <main+0x450>)
 800162c:	4853      	ldr	r0, [pc, #332]	; (800177c <main+0x454>)
 800162e:	f005 fce9 	bl	8007004 <arm_cfft_f32>
	  		  arm_cmplx_mag_f32(Buff_In, Buff_Out, FFT_LENGTH);
 8001632:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001636:	4952      	ldr	r1, [pc, #328]	; (8001780 <main+0x458>)
 8001638:	484f      	ldr	r0, [pc, #316]	; (8001778 <main+0x450>)
 800163a:	f005 fd7b 	bl	8007134 <arm_cmplx_mag_f32>

	  		  //FFT output regulation
	  		  Buff_Out[0] /= 1024;
 800163e:	4b50      	ldr	r3, [pc, #320]	; (8001780 <main+0x458>)
 8001640:	ed93 7a00 	vldr	s14, [r3]
 8001644:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8001784 <main+0x45c>
 8001648:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800164c:	4b4c      	ldr	r3, [pc, #304]	; (8001780 <main+0x458>)
 800164e:	edc3 7a00 	vstr	s15, [r3]
	  		  for(int i = 0; i < FFT_LENGTH; i++){
 8001652:	2300      	movs	r3, #0
 8001654:	657b      	str	r3, [r7, #84]	; 0x54
 8001656:	e012      	b.n	800167e <main+0x356>
	  			  Buff_Out[i] /= 512;
 8001658:	4a49      	ldr	r2, [pc, #292]	; (8001780 <main+0x458>)
 800165a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800165c:	009b      	lsls	r3, r3, #2
 800165e:	4413      	add	r3, r2
 8001660:	ed93 7a00 	vldr	s14, [r3]
 8001664:	eddf 6a48 	vldr	s13, [pc, #288]	; 8001788 <main+0x460>
 8001668:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800166c:	4a44      	ldr	r2, [pc, #272]	; (8001780 <main+0x458>)
 800166e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001670:	009b      	lsls	r3, r3, #2
 8001672:	4413      	add	r3, r2
 8001674:	edc3 7a00 	vstr	s15, [r3]
	  		  for(int i = 0; i < FFT_LENGTH; i++){
 8001678:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800167a:	3301      	adds	r3, #1
 800167c:	657b      	str	r3, [r7, #84]	; 0x54
 800167e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001680:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001684:	dbe8      	blt.n	8001658 <main+0x330>
	  		  }

	  		  //Find the maximum magnitude and its index
	  		  uint32_t index = 0;
 8001686:	2300      	movs	r3, #0
 8001688:	653b      	str	r3, [r7, #80]	; 0x50
	  		  for(int i = 1; i < FFT_LENGTH; i++){
 800168a:	2301      	movs	r3, #1
 800168c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800168e:	e015      	b.n	80016bc <main+0x394>
	  			 if(Buff_Out[i] > Buff_Out[index]){
 8001690:	4a3b      	ldr	r2, [pc, #236]	; (8001780 <main+0x458>)
 8001692:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001694:	009b      	lsls	r3, r3, #2
 8001696:	4413      	add	r3, r2
 8001698:	ed93 7a00 	vldr	s14, [r3]
 800169c:	4a38      	ldr	r2, [pc, #224]	; (8001780 <main+0x458>)
 800169e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80016a0:	009b      	lsls	r3, r3, #2
 80016a2:	4413      	add	r3, r2
 80016a4:	edd3 7a00 	vldr	s15, [r3]
 80016a8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016b0:	dd01      	ble.n	80016b6 <main+0x38e>
	  			   index = i;
 80016b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80016b4:	653b      	str	r3, [r7, #80]	; 0x50
	  		  for(int i = 1; i < FFT_LENGTH; i++){
 80016b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80016b8:	3301      	adds	r3, #1
 80016ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 80016bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80016be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80016c2:	dbe5      	blt.n	8001690 <main+0x368>
	  			 }
	  		  }
	  		  //printf("%.4f %d\r\n", Buff_Out[index], index);

	  		  frequency = index * 250000.0 / FFT_LENGTH / 2.5;
 80016c4:	6d38      	ldr	r0, [r7, #80]	; 0x50
 80016c6:	f7fe ff1d 	bl	8000504 <__aeabi_ui2d>
 80016ca:	a327      	add	r3, pc, #156	; (adr r3, 8001768 <main+0x440>)
 80016cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016d0:	f7fe ff92 	bl	80005f8 <__aeabi_dmul>
 80016d4:	4602      	mov	r2, r0
 80016d6:	460b      	mov	r3, r1
 80016d8:	4610      	mov	r0, r2
 80016da:	4619      	mov	r1, r3
 80016dc:	f04f 0200 	mov.w	r2, #0
 80016e0:	4b2a      	ldr	r3, [pc, #168]	; (800178c <main+0x464>)
 80016e2:	f7ff f8b3 	bl	800084c <__aeabi_ddiv>
 80016e6:	4602      	mov	r2, r0
 80016e8:	460b      	mov	r3, r1
 80016ea:	4610      	mov	r0, r2
 80016ec:	4619      	mov	r1, r3
 80016ee:	f04f 0200 	mov.w	r2, #0
 80016f2:	4b27      	ldr	r3, [pc, #156]	; (8001790 <main+0x468>)
 80016f4:	f7ff f8aa 	bl	800084c <__aeabi_ddiv>
 80016f8:	4602      	mov	r2, r0
 80016fa:	460b      	mov	r3, r1
 80016fc:	4610      	mov	r0, r2
 80016fe:	4619      	mov	r1, r3
 8001700:	f7ff fa72 	bl	8000be8 <__aeabi_d2f>
 8001704:	4603      	mov	r3, r0
 8001706:	4a23      	ldr	r2, [pc, #140]	; (8001794 <main+0x46c>)
 8001708:	6013      	str	r3, [r2, #0]

	  		  //Display frequency on LCD
	  		  if(frequency < 3000){
 800170a:	4b22      	ldr	r3, [pc, #136]	; (8001794 <main+0x46c>)
 800170c:	edd3 7a00 	vldr	s15, [r3]
 8001710:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8001798 <main+0x470>
 8001714:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001718:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800171c:	d51c      	bpl.n	8001758 <main+0x430>
	  			  printf("FFT: %d    ||    ", (int)frequency);
 800171e:	4b1d      	ldr	r3, [pc, #116]	; (8001794 <main+0x46c>)
 8001720:	edd3 7a00 	vldr	s15, [r3]
 8001724:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001728:	ee17 1a90 	vmov	r1, s15
 800172c:	481b      	ldr	r0, [pc, #108]	; (800179c <main+0x474>)
 800172e:	f006 ff91 	bl	8008654 <iprintf>
	  			  Lcd_cursor(&lcd, 0, 1);
 8001732:	f107 0318 	add.w	r3, r7, #24
 8001736:	2201      	movs	r2, #1
 8001738:	2100      	movs	r1, #0
 800173a:	4618      	mov	r0, r3
 800173c:	f005 f85c 	bl	80067f8 <Lcd_cursor>
	  			  Lcd_int(&lcd, (int)frequency);
 8001740:	4b14      	ldr	r3, [pc, #80]	; (8001794 <main+0x46c>)
 8001742:	edd3 7a00 	vldr	s15, [r3]
 8001746:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800174a:	f107 0318 	add.w	r3, r7, #24
 800174e:	ee17 1a90 	vmov	r1, s15
 8001752:	4618      	mov	r0, r3
 8001754:	f005 f818 	bl	8006788 <Lcd_int>
	  if(buttonState == 0){
 8001758:	e651      	b.n	80013fe <main+0xd6>
 800175a:	bf00      	nop
 800175c:	f3af 8000 	nop.w
 8001760:	66666666 	.word	0x66666666
 8001764:	400a6666 	.word	0x400a6666
 8001768:	00000000 	.word	0x00000000
 800176c:	410e8480 	.word	0x410e8480
 8001770:	20000260 	.word	0x20000260
 8001774:	40b00000 	.word	0x40b00000
 8001778:	20001260 	.word	0x20001260
 800177c:	0800c378 	.word	0x0800c378
 8001780:	20003260 	.word	0x20003260
 8001784:	44800000 	.word	0x44800000
 8001788:	44000000 	.word	0x44000000
 800178c:	40900000 	.word	0x40900000
 8001790:	40040000 	.word	0x40040000
 8001794:	20004268 	.word	0x20004268
 8001798:	453b8000 	.word	0x453b8000
 800179c:	0800c2fc 	.word	0x0800c2fc

080017a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b096      	sub	sp, #88	; 0x58
 80017a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017a6:	f107 0314 	add.w	r3, r7, #20
 80017aa:	2244      	movs	r2, #68	; 0x44
 80017ac:	2100      	movs	r1, #0
 80017ae:	4618      	mov	r0, r3
 80017b0:	f006 f8ce 	bl	8007950 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017b4:	463b      	mov	r3, r7
 80017b6:	2200      	movs	r2, #0
 80017b8:	601a      	str	r2, [r3, #0]
 80017ba:	605a      	str	r2, [r3, #4]
 80017bc:	609a      	str	r2, [r3, #8]
 80017be:	60da      	str	r2, [r3, #12]
 80017c0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80017c2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80017c6:	f002 f961 	bl	8003a8c <HAL_PWREx_ControlVoltageScaling>
 80017ca:	4603      	mov	r3, r0
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d001      	beq.n	80017d4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80017d0:	f000 f854 	bl	800187c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80017d4:	230a      	movs	r3, #10
 80017d6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017d8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80017dc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017de:	2310      	movs	r3, #16
 80017e0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80017e2:	2301      	movs	r3, #1
 80017e4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017e6:	2302      	movs	r3, #2
 80017e8:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80017ea:	2302      	movs	r3, #2
 80017ec:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80017ee:	2301      	movs	r3, #1
 80017f0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80017f2:	230a      	movs	r3, #10
 80017f4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80017f6:	2307      	movs	r3, #7
 80017f8:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80017fa:	2302      	movs	r3, #2
 80017fc:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80017fe:	2302      	movs	r3, #2
 8001800:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001802:	f107 0314 	add.w	r3, r7, #20
 8001806:	4618      	mov	r0, r3
 8001808:	f002 f996 	bl	8003b38 <HAL_RCC_OscConfig>
 800180c:	4603      	mov	r3, r0
 800180e:	2b00      	cmp	r3, #0
 8001810:	d001      	beq.n	8001816 <SystemClock_Config+0x76>
  {
    Error_Handler();
 8001812:	f000 f833 	bl	800187c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001816:	230f      	movs	r3, #15
 8001818:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800181a:	2303      	movs	r3, #3
 800181c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800181e:	2300      	movs	r3, #0
 8001820:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001822:	2300      	movs	r3, #0
 8001824:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001826:	2300      	movs	r3, #0
 8001828:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800182a:	463b      	mov	r3, r7
 800182c:	2104      	movs	r1, #4
 800182e:	4618      	mov	r0, r3
 8001830:	f002 fd5e 	bl	80042f0 <HAL_RCC_ClockConfig>
 8001834:	4603      	mov	r3, r0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d001      	beq.n	800183e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800183a:	f000 f81f 	bl	800187c <Error_Handler>
  }
}
 800183e:	bf00      	nop
 8001840:	3758      	adds	r7, #88	; 0x58
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
	...

08001848 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001848:	b480      	push	{r7}
 800184a:	b083      	sub	sp, #12
 800184c:	af00      	add	r7, sp, #0
 800184e:	4603      	mov	r3, r0
 8001850:	80fb      	strh	r3, [r7, #6]
		buttonState++;
 8001852:	4b09      	ldr	r3, [pc, #36]	; (8001878 <HAL_GPIO_EXTI_Callback+0x30>)
 8001854:	881b      	ldrh	r3, [r3, #0]
 8001856:	3301      	adds	r3, #1
 8001858:	b29a      	uxth	r2, r3
 800185a:	4b07      	ldr	r3, [pc, #28]	; (8001878 <HAL_GPIO_EXTI_Callback+0x30>)
 800185c:	801a      	strh	r2, [r3, #0]
		if(buttonState > 2){
 800185e:	4b06      	ldr	r3, [pc, #24]	; (8001878 <HAL_GPIO_EXTI_Callback+0x30>)
 8001860:	881b      	ldrh	r3, [r3, #0]
 8001862:	2b02      	cmp	r3, #2
 8001864:	d902      	bls.n	800186c <HAL_GPIO_EXTI_Callback+0x24>
			buttonState = 0;
 8001866:	4b04      	ldr	r3, [pc, #16]	; (8001878 <HAL_GPIO_EXTI_Callback+0x30>)
 8001868:	2200      	movs	r2, #0
 800186a:	801a      	strh	r2, [r3, #0]
		}
}
 800186c:	bf00      	nop
 800186e:	370c      	adds	r7, #12
 8001870:	46bd      	mov	sp, r7
 8001872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001876:	4770      	bx	lr
 8001878:	2000426c 	.word	0x2000426c

0800187c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800187c:	b480      	push	{r7}
 800187e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001880:	b672      	cpsid	i
}
 8001882:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001884:	e7fe      	b.n	8001884 <Error_Handler+0x8>
	...

08001888 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800188c:	4b10      	ldr	r3, [pc, #64]	; (80018d0 <MX_RTC_Init+0x48>)
 800188e:	4a11      	ldr	r2, [pc, #68]	; (80018d4 <MX_RTC_Init+0x4c>)
 8001890:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001892:	4b0f      	ldr	r3, [pc, #60]	; (80018d0 <MX_RTC_Init+0x48>)
 8001894:	2200      	movs	r2, #0
 8001896:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001898:	4b0d      	ldr	r3, [pc, #52]	; (80018d0 <MX_RTC_Init+0x48>)
 800189a:	227f      	movs	r2, #127	; 0x7f
 800189c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800189e:	4b0c      	ldr	r3, [pc, #48]	; (80018d0 <MX_RTC_Init+0x48>)
 80018a0:	22ff      	movs	r2, #255	; 0xff
 80018a2:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80018a4:	4b0a      	ldr	r3, [pc, #40]	; (80018d0 <MX_RTC_Init+0x48>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80018aa:	4b09      	ldr	r3, [pc, #36]	; (80018d0 <MX_RTC_Init+0x48>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80018b0:	4b07      	ldr	r3, [pc, #28]	; (80018d0 <MX_RTC_Init+0x48>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80018b6:	4b06      	ldr	r3, [pc, #24]	; (80018d0 <MX_RTC_Init+0x48>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80018bc:	4804      	ldr	r0, [pc, #16]	; (80018d0 <MX_RTC_Init+0x48>)
 80018be:	f003 fbf7 	bl	80050b0 <HAL_RTC_Init>
 80018c2:	4603      	mov	r3, r0
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d001      	beq.n	80018cc <MX_RTC_Init+0x44>
  {
    Error_Handler();
 80018c8:	f7ff ffd8 	bl	800187c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80018cc:	bf00      	nop
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	20004270 	.word	0x20004270
 80018d4:	40002800 	.word	0x40002800

080018d8 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b0a4      	sub	sp, #144	; 0x90
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018e0:	f107 0308 	add.w	r3, r7, #8
 80018e4:	2288      	movs	r2, #136	; 0x88
 80018e6:	2100      	movs	r1, #0
 80018e8:	4618      	mov	r0, r3
 80018ea:	f006 f831 	bl	8007950 <memset>
  if(rtcHandle->Instance==RTC)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4a10      	ldr	r2, [pc, #64]	; (8001934 <HAL_RTC_MspInit+0x5c>)
 80018f4:	4293      	cmp	r3, r2
 80018f6:	d118      	bne.n	800192a <HAL_RTC_MspInit+0x52>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80018f8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80018fc:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80018fe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001902:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001906:	f107 0308 	add.w	r3, r7, #8
 800190a:	4618      	mov	r0, r3
 800190c:	f002 ff14 	bl	8004738 <HAL_RCCEx_PeriphCLKConfig>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d001      	beq.n	800191a <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8001916:	f7ff ffb1 	bl	800187c <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 800191a:	4b07      	ldr	r3, [pc, #28]	; (8001938 <HAL_RTC_MspInit+0x60>)
 800191c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001920:	4a05      	ldr	r2, [pc, #20]	; (8001938 <HAL_RTC_MspInit+0x60>)
 8001922:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001926:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 800192a:	bf00      	nop
 800192c:	3790      	adds	r7, #144	; 0x90
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	40002800 	.word	0x40002800
 8001938:	40021000 	.word	0x40021000

0800193c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800193c:	b480      	push	{r7}
 800193e:	b083      	sub	sp, #12
 8001940:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001942:	4b0f      	ldr	r3, [pc, #60]	; (8001980 <HAL_MspInit+0x44>)
 8001944:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001946:	4a0e      	ldr	r2, [pc, #56]	; (8001980 <HAL_MspInit+0x44>)
 8001948:	f043 0301 	orr.w	r3, r3, #1
 800194c:	6613      	str	r3, [r2, #96]	; 0x60
 800194e:	4b0c      	ldr	r3, [pc, #48]	; (8001980 <HAL_MspInit+0x44>)
 8001950:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001952:	f003 0301 	and.w	r3, r3, #1
 8001956:	607b      	str	r3, [r7, #4]
 8001958:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800195a:	4b09      	ldr	r3, [pc, #36]	; (8001980 <HAL_MspInit+0x44>)
 800195c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800195e:	4a08      	ldr	r2, [pc, #32]	; (8001980 <HAL_MspInit+0x44>)
 8001960:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001964:	6593      	str	r3, [r2, #88]	; 0x58
 8001966:	4b06      	ldr	r3, [pc, #24]	; (8001980 <HAL_MspInit+0x44>)
 8001968:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800196a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800196e:	603b      	str	r3, [r7, #0]
 8001970:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001972:	bf00      	nop
 8001974:	370c      	adds	r7, #12
 8001976:	46bd      	mov	sp, r7
 8001978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197c:	4770      	bx	lr
 800197e:	bf00      	nop
 8001980:	40021000 	.word	0x40021000

08001984 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001984:	b480      	push	{r7}
 8001986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001988:	e7fe      	b.n	8001988 <NMI_Handler+0x4>

0800198a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800198a:	b480      	push	{r7}
 800198c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800198e:	e7fe      	b.n	800198e <HardFault_Handler+0x4>

08001990 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001990:	b480      	push	{r7}
 8001992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001994:	e7fe      	b.n	8001994 <MemManage_Handler+0x4>

08001996 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001996:	b480      	push	{r7}
 8001998:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800199a:	e7fe      	b.n	800199a <BusFault_Handler+0x4>

0800199c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019a0:	e7fe      	b.n	80019a0 <UsageFault_Handler+0x4>

080019a2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019a2:	b480      	push	{r7}
 80019a4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019a6:	bf00      	nop
 80019a8:	46bd      	mov	sp, r7
 80019aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ae:	4770      	bx	lr

080019b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019b4:	bf00      	nop
 80019b6:	46bd      	mov	sp, r7
 80019b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019bc:	4770      	bx	lr

080019be <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019be:	b480      	push	{r7}
 80019c0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019c2:	bf00      	nop
 80019c4:	46bd      	mov	sp, r7
 80019c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ca:	4770      	bx	lr

080019cc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019d0:	f000 fad4 	bl	8001f7c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019d4:	bf00      	nop
 80019d6:	bd80      	pop	{r7, pc}

080019d8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80019dc:	4802      	ldr	r0, [pc, #8]	; (80019e8 <TIM2_IRQHandler+0x10>)
 80019de:	f003 fd41 	bl	8005464 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80019e2:	bf00      	nop
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	20004298 	.word	0x20004298

080019ec <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80019f0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80019f4:	f002 f824 	bl	8003a40 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80019f8:	bf00      	nop
 80019fa:	bd80      	pop	{r7, pc}

080019fc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0
	return 1;
 8001a00:	2301      	movs	r3, #1
}
 8001a02:	4618      	mov	r0, r3
 8001a04:	46bd      	mov	sp, r7
 8001a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0a:	4770      	bx	lr

08001a0c <_kill>:

int _kill(int pid, int sig)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b082      	sub	sp, #8
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
 8001a14:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001a16:	f005 ff71 	bl	80078fc <__errno>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2216      	movs	r2, #22
 8001a1e:	601a      	str	r2, [r3, #0]
	return -1;
 8001a20:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a24:	4618      	mov	r0, r3
 8001a26:	3708      	adds	r7, #8
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}

08001a2c <_exit>:

void _exit (int status)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b082      	sub	sp, #8
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001a34:	f04f 31ff 	mov.w	r1, #4294967295
 8001a38:	6878      	ldr	r0, [r7, #4]
 8001a3a:	f7ff ffe7 	bl	8001a0c <_kill>
	while (1) {}		/* Make sure we hang here */
 8001a3e:	e7fe      	b.n	8001a3e <_exit+0x12>

08001a40 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b086      	sub	sp, #24
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	60f8      	str	r0, [r7, #12]
 8001a48:	60b9      	str	r1, [r7, #8]
 8001a4a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	617b      	str	r3, [r7, #20]
 8001a50:	e00a      	b.n	8001a68 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001a52:	f3af 8000 	nop.w
 8001a56:	4601      	mov	r1, r0
 8001a58:	68bb      	ldr	r3, [r7, #8]
 8001a5a:	1c5a      	adds	r2, r3, #1
 8001a5c:	60ba      	str	r2, [r7, #8]
 8001a5e:	b2ca      	uxtb	r2, r1
 8001a60:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a62:	697b      	ldr	r3, [r7, #20]
 8001a64:	3301      	adds	r3, #1
 8001a66:	617b      	str	r3, [r7, #20]
 8001a68:	697a      	ldr	r2, [r7, #20]
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	429a      	cmp	r2, r3
 8001a6e:	dbf0      	blt.n	8001a52 <_read+0x12>
	}

return len;
 8001a70:	687b      	ldr	r3, [r7, #4]
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	3718      	adds	r7, #24
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}

08001a7a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a7a:	b580      	push	{r7, lr}
 8001a7c:	b086      	sub	sp, #24
 8001a7e:	af00      	add	r7, sp, #0
 8001a80:	60f8      	str	r0, [r7, #12]
 8001a82:	60b9      	str	r1, [r7, #8]
 8001a84:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a86:	2300      	movs	r3, #0
 8001a88:	617b      	str	r3, [r7, #20]
 8001a8a:	e009      	b.n	8001aa0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001a8c:	68bb      	ldr	r3, [r7, #8]
 8001a8e:	1c5a      	adds	r2, r3, #1
 8001a90:	60ba      	str	r2, [r7, #8]
 8001a92:	781b      	ldrb	r3, [r3, #0]
 8001a94:	4618      	mov	r0, r3
 8001a96:	f7ff fc33 	bl	8001300 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a9a:	697b      	ldr	r3, [r7, #20]
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	617b      	str	r3, [r7, #20]
 8001aa0:	697a      	ldr	r2, [r7, #20]
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	429a      	cmp	r2, r3
 8001aa6:	dbf1      	blt.n	8001a8c <_write+0x12>
	}
	return len;
 8001aa8:	687b      	ldr	r3, [r7, #4]
}
 8001aaa:	4618      	mov	r0, r3
 8001aac:	3718      	adds	r7, #24
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}

08001ab2 <_close>:

int _close(int file)
{
 8001ab2:	b480      	push	{r7}
 8001ab4:	b083      	sub	sp, #12
 8001ab6:	af00      	add	r7, sp, #0
 8001ab8:	6078      	str	r0, [r7, #4]
	return -1;
 8001aba:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	370c      	adds	r7, #12
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr

08001aca <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001aca:	b480      	push	{r7}
 8001acc:	b083      	sub	sp, #12
 8001ace:	af00      	add	r7, sp, #0
 8001ad0:	6078      	str	r0, [r7, #4]
 8001ad2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ada:	605a      	str	r2, [r3, #4]
	return 0;
 8001adc:	2300      	movs	r3, #0
}
 8001ade:	4618      	mov	r0, r3
 8001ae0:	370c      	adds	r7, #12
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae8:	4770      	bx	lr

08001aea <_isatty>:

int _isatty(int file)
{
 8001aea:	b480      	push	{r7}
 8001aec:	b083      	sub	sp, #12
 8001aee:	af00      	add	r7, sp, #0
 8001af0:	6078      	str	r0, [r7, #4]
	return 1;
 8001af2:	2301      	movs	r3, #1
}
 8001af4:	4618      	mov	r0, r3
 8001af6:	370c      	adds	r7, #12
 8001af8:	46bd      	mov	sp, r7
 8001afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afe:	4770      	bx	lr

08001b00 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b00:	b480      	push	{r7}
 8001b02:	b085      	sub	sp, #20
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	60f8      	str	r0, [r7, #12]
 8001b08:	60b9      	str	r1, [r7, #8]
 8001b0a:	607a      	str	r2, [r7, #4]
	return 0;
 8001b0c:	2300      	movs	r3, #0
}
 8001b0e:	4618      	mov	r0, r3
 8001b10:	3714      	adds	r7, #20
 8001b12:	46bd      	mov	sp, r7
 8001b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b18:	4770      	bx	lr
	...

08001b1c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b086      	sub	sp, #24
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b24:	4a14      	ldr	r2, [pc, #80]	; (8001b78 <_sbrk+0x5c>)
 8001b26:	4b15      	ldr	r3, [pc, #84]	; (8001b7c <_sbrk+0x60>)
 8001b28:	1ad3      	subs	r3, r2, r3
 8001b2a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b2c:	697b      	ldr	r3, [r7, #20]
 8001b2e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b30:	4b13      	ldr	r3, [pc, #76]	; (8001b80 <_sbrk+0x64>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d102      	bne.n	8001b3e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b38:	4b11      	ldr	r3, [pc, #68]	; (8001b80 <_sbrk+0x64>)
 8001b3a:	4a12      	ldr	r2, [pc, #72]	; (8001b84 <_sbrk+0x68>)
 8001b3c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b3e:	4b10      	ldr	r3, [pc, #64]	; (8001b80 <_sbrk+0x64>)
 8001b40:	681a      	ldr	r2, [r3, #0]
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	4413      	add	r3, r2
 8001b46:	693a      	ldr	r2, [r7, #16]
 8001b48:	429a      	cmp	r2, r3
 8001b4a:	d207      	bcs.n	8001b5c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b4c:	f005 fed6 	bl	80078fc <__errno>
 8001b50:	4603      	mov	r3, r0
 8001b52:	220c      	movs	r2, #12
 8001b54:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b56:	f04f 33ff 	mov.w	r3, #4294967295
 8001b5a:	e009      	b.n	8001b70 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b5c:	4b08      	ldr	r3, [pc, #32]	; (8001b80 <_sbrk+0x64>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b62:	4b07      	ldr	r3, [pc, #28]	; (8001b80 <_sbrk+0x64>)
 8001b64:	681a      	ldr	r2, [r3, #0]
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	4413      	add	r3, r2
 8001b6a:	4a05      	ldr	r2, [pc, #20]	; (8001b80 <_sbrk+0x64>)
 8001b6c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b6e:	68fb      	ldr	r3, [r7, #12]
}
 8001b70:	4618      	mov	r0, r3
 8001b72:	3718      	adds	r7, #24
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bd80      	pop	{r7, pc}
 8001b78:	20018000 	.word	0x20018000
 8001b7c:	00000400 	.word	0x00000400
 8001b80:	20004294 	.word	0x20004294
 8001b84:	200043c8 	.word	0x200043c8

08001b88 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001b8c:	4b06      	ldr	r3, [pc, #24]	; (8001ba8 <SystemInit+0x20>)
 8001b8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b92:	4a05      	ldr	r2, [pc, #20]	; (8001ba8 <SystemInit+0x20>)
 8001b94:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b98:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001b9c:	bf00      	nop
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr
 8001ba6:	bf00      	nop
 8001ba8:	e000ed00 	.word	0xe000ed00

08001bac <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b088      	sub	sp, #32
 8001bb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bb2:	f107 0310 	add.w	r3, r7, #16
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	601a      	str	r2, [r3, #0]
 8001bba:	605a      	str	r2, [r3, #4]
 8001bbc:	609a      	str	r2, [r3, #8]
 8001bbe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bc0:	1d3b      	adds	r3, r7, #4
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	601a      	str	r2, [r3, #0]
 8001bc6:	605a      	str	r2, [r3, #4]
 8001bc8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001bca:	4b1e      	ldr	r3, [pc, #120]	; (8001c44 <MX_TIM2_Init+0x98>)
 8001bcc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001bd0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8-1;
 8001bd2:	4b1c      	ldr	r3, [pc, #112]	; (8001c44 <MX_TIM2_Init+0x98>)
 8001bd4:	2207      	movs	r2, #7
 8001bd6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bd8:	4b1a      	ldr	r3, [pc, #104]	; (8001c44 <MX_TIM2_Init+0x98>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8001bde:	4b19      	ldr	r3, [pc, #100]	; (8001c44 <MX_TIM2_Init+0x98>)
 8001be0:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001be4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001be6:	4b17      	ldr	r3, [pc, #92]	; (8001c44 <MX_TIM2_Init+0x98>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bec:	4b15      	ldr	r3, [pc, #84]	; (8001c44 <MX_TIM2_Init+0x98>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001bf2:	4814      	ldr	r0, [pc, #80]	; (8001c44 <MX_TIM2_Init+0x98>)
 8001bf4:	f003 fb6e 	bl	80052d4 <HAL_TIM_Base_Init>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d001      	beq.n	8001c02 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001bfe:	f7ff fe3d 	bl	800187c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c02:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c06:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001c08:	f107 0310 	add.w	r3, r7, #16
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	480d      	ldr	r0, [pc, #52]	; (8001c44 <MX_TIM2_Init+0x98>)
 8001c10:	f003 fd47 	bl	80056a2 <HAL_TIM_ConfigClockSource>
 8001c14:	4603      	mov	r3, r0
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d001      	beq.n	8001c1e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001c1a:	f7ff fe2f 	bl	800187c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c22:	2300      	movs	r3, #0
 8001c24:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c26:	1d3b      	adds	r3, r7, #4
 8001c28:	4619      	mov	r1, r3
 8001c2a:	4806      	ldr	r0, [pc, #24]	; (8001c44 <MX_TIM2_Init+0x98>)
 8001c2c:	f003 ff68 	bl	8005b00 <HAL_TIMEx_MasterConfigSynchronization>
 8001c30:	4603      	mov	r3, r0
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d001      	beq.n	8001c3a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001c36:	f7ff fe21 	bl	800187c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001c3a:	bf00      	nop
 8001c3c:	3720      	adds	r7, #32
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	20004298 	.word	0x20004298

08001c48 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b088      	sub	sp, #32
 8001c4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c4e:	f107 0310 	add.w	r3, r7, #16
 8001c52:	2200      	movs	r2, #0
 8001c54:	601a      	str	r2, [r3, #0]
 8001c56:	605a      	str	r2, [r3, #4]
 8001c58:	609a      	str	r2, [r3, #8]
 8001c5a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c5c:	1d3b      	adds	r3, r7, #4
 8001c5e:	2200      	movs	r2, #0
 8001c60:	601a      	str	r2, [r3, #0]
 8001c62:	605a      	str	r2, [r3, #4]
 8001c64:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001c66:	4b1e      	ldr	r3, [pc, #120]	; (8001ce0 <MX_TIM3_Init+0x98>)
 8001c68:	4a1e      	ldr	r2, [pc, #120]	; (8001ce4 <MX_TIM3_Init+0x9c>)
 8001c6a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8000-1;
 8001c6c:	4b1c      	ldr	r3, [pc, #112]	; (8001ce0 <MX_TIM3_Init+0x98>)
 8001c6e:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001c72:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c74:	4b1a      	ldr	r3, [pc, #104]	; (8001ce0 <MX_TIM3_Init+0x98>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 50000-1;
 8001c7a:	4b19      	ldr	r3, [pc, #100]	; (8001ce0 <MX_TIM3_Init+0x98>)
 8001c7c:	f24c 324f 	movw	r2, #49999	; 0xc34f
 8001c80:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c82:	4b17      	ldr	r3, [pc, #92]	; (8001ce0 <MX_TIM3_Init+0x98>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c88:	4b15      	ldr	r3, [pc, #84]	; (8001ce0 <MX_TIM3_Init+0x98>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001c8e:	4814      	ldr	r0, [pc, #80]	; (8001ce0 <MX_TIM3_Init+0x98>)
 8001c90:	f003 fb20 	bl	80052d4 <HAL_TIM_Base_Init>
 8001c94:	4603      	mov	r3, r0
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d001      	beq.n	8001c9e <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8001c9a:	f7ff fdef 	bl	800187c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c9e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ca2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001ca4:	f107 0310 	add.w	r3, r7, #16
 8001ca8:	4619      	mov	r1, r3
 8001caa:	480d      	ldr	r0, [pc, #52]	; (8001ce0 <MX_TIM3_Init+0x98>)
 8001cac:	f003 fcf9 	bl	80056a2 <HAL_TIM_ConfigClockSource>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d001      	beq.n	8001cba <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 8001cb6:	f7ff fde1 	bl	800187c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001cc2:	1d3b      	adds	r3, r7, #4
 8001cc4:	4619      	mov	r1, r3
 8001cc6:	4806      	ldr	r0, [pc, #24]	; (8001ce0 <MX_TIM3_Init+0x98>)
 8001cc8:	f003 ff1a 	bl	8005b00 <HAL_TIMEx_MasterConfigSynchronization>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d001      	beq.n	8001cd6 <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 8001cd2:	f7ff fdd3 	bl	800187c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001cd6:	bf00      	nop
 8001cd8:	3720      	adds	r7, #32
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	200042e4 	.word	0x200042e4
 8001ce4:	40000400 	.word	0x40000400

08001ce8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b084      	sub	sp, #16
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001cf8:	d114      	bne.n	8001d24 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001cfa:	4b15      	ldr	r3, [pc, #84]	; (8001d50 <HAL_TIM_Base_MspInit+0x68>)
 8001cfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cfe:	4a14      	ldr	r2, [pc, #80]	; (8001d50 <HAL_TIM_Base_MspInit+0x68>)
 8001d00:	f043 0301 	orr.w	r3, r3, #1
 8001d04:	6593      	str	r3, [r2, #88]	; 0x58
 8001d06:	4b12      	ldr	r3, [pc, #72]	; (8001d50 <HAL_TIM_Base_MspInit+0x68>)
 8001d08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d0a:	f003 0301 	and.w	r3, r3, #1
 8001d0e:	60fb      	str	r3, [r7, #12]
 8001d10:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001d12:	2200      	movs	r2, #0
 8001d14:	2100      	movs	r1, #0
 8001d16:	201c      	movs	r0, #28
 8001d18:	f001 fc81 	bl	800361e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001d1c:	201c      	movs	r0, #28
 8001d1e:	f001 fc9a 	bl	8003656 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001d22:	e010      	b.n	8001d46 <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM3)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4a0a      	ldr	r2, [pc, #40]	; (8001d54 <HAL_TIM_Base_MspInit+0x6c>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d10b      	bne.n	8001d46 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d2e:	4b08      	ldr	r3, [pc, #32]	; (8001d50 <HAL_TIM_Base_MspInit+0x68>)
 8001d30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d32:	4a07      	ldr	r2, [pc, #28]	; (8001d50 <HAL_TIM_Base_MspInit+0x68>)
 8001d34:	f043 0302 	orr.w	r3, r3, #2
 8001d38:	6593      	str	r3, [r2, #88]	; 0x58
 8001d3a:	4b05      	ldr	r3, [pc, #20]	; (8001d50 <HAL_TIM_Base_MspInit+0x68>)
 8001d3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d3e:	f003 0302 	and.w	r3, r3, #2
 8001d42:	60bb      	str	r3, [r7, #8]
 8001d44:	68bb      	ldr	r3, [r7, #8]
}
 8001d46:	bf00      	nop
 8001d48:	3710      	adds	r7, #16
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	40021000 	.word	0x40021000
 8001d54:	40000400 	.word	0x40000400

08001d58 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001d5c:	4b14      	ldr	r3, [pc, #80]	; (8001db0 <MX_USART2_UART_Init+0x58>)
 8001d5e:	4a15      	ldr	r2, [pc, #84]	; (8001db4 <MX_USART2_UART_Init+0x5c>)
 8001d60:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001d62:	4b13      	ldr	r3, [pc, #76]	; (8001db0 <MX_USART2_UART_Init+0x58>)
 8001d64:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d68:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d6a:	4b11      	ldr	r3, [pc, #68]	; (8001db0 <MX_USART2_UART_Init+0x58>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d70:	4b0f      	ldr	r3, [pc, #60]	; (8001db0 <MX_USART2_UART_Init+0x58>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d76:	4b0e      	ldr	r3, [pc, #56]	; (8001db0 <MX_USART2_UART_Init+0x58>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d7c:	4b0c      	ldr	r3, [pc, #48]	; (8001db0 <MX_USART2_UART_Init+0x58>)
 8001d7e:	220c      	movs	r2, #12
 8001d80:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d82:	4b0b      	ldr	r3, [pc, #44]	; (8001db0 <MX_USART2_UART_Init+0x58>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d88:	4b09      	ldr	r3, [pc, #36]	; (8001db0 <MX_USART2_UART_Init+0x58>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d8e:	4b08      	ldr	r3, [pc, #32]	; (8001db0 <MX_USART2_UART_Init+0x58>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d94:	4b06      	ldr	r3, [pc, #24]	; (8001db0 <MX_USART2_UART_Init+0x58>)
 8001d96:	2200      	movs	r2, #0
 8001d98:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d9a:	4805      	ldr	r0, [pc, #20]	; (8001db0 <MX_USART2_UART_Init+0x58>)
 8001d9c:	f003 ff56 	bl	8005c4c <HAL_UART_Init>
 8001da0:	4603      	mov	r3, r0
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d001      	beq.n	8001daa <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001da6:	f7ff fd69 	bl	800187c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001daa:	bf00      	nop
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	20004330 	.word	0x20004330
 8001db4:	40004400 	.word	0x40004400

08001db8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b0ac      	sub	sp, #176	; 0xb0
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dc0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	601a      	str	r2, [r3, #0]
 8001dc8:	605a      	str	r2, [r3, #4]
 8001dca:	609a      	str	r2, [r3, #8]
 8001dcc:	60da      	str	r2, [r3, #12]
 8001dce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001dd0:	f107 0314 	add.w	r3, r7, #20
 8001dd4:	2288      	movs	r2, #136	; 0x88
 8001dd6:	2100      	movs	r1, #0
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f005 fdb9 	bl	8007950 <memset>
  if(uartHandle->Instance==USART2)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4a21      	ldr	r2, [pc, #132]	; (8001e68 <HAL_UART_MspInit+0xb0>)
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d13b      	bne.n	8001e60 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001de8:	2302      	movs	r3, #2
 8001dea:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001dec:	2300      	movs	r3, #0
 8001dee:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001df0:	f107 0314 	add.w	r3, r7, #20
 8001df4:	4618      	mov	r0, r3
 8001df6:	f002 fc9f 	bl	8004738 <HAL_RCCEx_PeriphCLKConfig>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d001      	beq.n	8001e04 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001e00:	f7ff fd3c 	bl	800187c <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e04:	4b19      	ldr	r3, [pc, #100]	; (8001e6c <HAL_UART_MspInit+0xb4>)
 8001e06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e08:	4a18      	ldr	r2, [pc, #96]	; (8001e6c <HAL_UART_MspInit+0xb4>)
 8001e0a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e0e:	6593      	str	r3, [r2, #88]	; 0x58
 8001e10:	4b16      	ldr	r3, [pc, #88]	; (8001e6c <HAL_UART_MspInit+0xb4>)
 8001e12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e18:	613b      	str	r3, [r7, #16]
 8001e1a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e1c:	4b13      	ldr	r3, [pc, #76]	; (8001e6c <HAL_UART_MspInit+0xb4>)
 8001e1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e20:	4a12      	ldr	r2, [pc, #72]	; (8001e6c <HAL_UART_MspInit+0xb4>)
 8001e22:	f043 0301 	orr.w	r3, r3, #1
 8001e26:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e28:	4b10      	ldr	r3, [pc, #64]	; (8001e6c <HAL_UART_MspInit+0xb4>)
 8001e2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e2c:	f003 0301 	and.w	r3, r3, #1
 8001e30:	60fb      	str	r3, [r7, #12]
 8001e32:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001e34:	230c      	movs	r3, #12
 8001e36:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e3a:	2302      	movs	r3, #2
 8001e3c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e40:	2300      	movs	r3, #0
 8001e42:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e46:	2303      	movs	r3, #3
 8001e48:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e4c:	2307      	movs	r3, #7
 8001e4e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e52:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001e56:	4619      	mov	r1, r3
 8001e58:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e5c:	f001 fc16 	bl	800368c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001e60:	bf00      	nop
 8001e62:	37b0      	adds	r7, #176	; 0xb0
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd80      	pop	{r7, pc}
 8001e68:	40004400 	.word	0x40004400
 8001e6c:	40021000 	.word	0x40021000

08001e70 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001e70:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ea8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e74:	f7ff fe88 	bl	8001b88 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e78:	480c      	ldr	r0, [pc, #48]	; (8001eac <LoopForever+0x6>)
  ldr r1, =_edata
 8001e7a:	490d      	ldr	r1, [pc, #52]	; (8001eb0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001e7c:	4a0d      	ldr	r2, [pc, #52]	; (8001eb4 <LoopForever+0xe>)
  movs r3, #0
 8001e7e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e80:	e002      	b.n	8001e88 <LoopCopyDataInit>

08001e82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e86:	3304      	adds	r3, #4

08001e88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e8c:	d3f9      	bcc.n	8001e82 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e8e:	4a0a      	ldr	r2, [pc, #40]	; (8001eb8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001e90:	4c0a      	ldr	r4, [pc, #40]	; (8001ebc <LoopForever+0x16>)
  movs r3, #0
 8001e92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e94:	e001      	b.n	8001e9a <LoopFillZerobss>

08001e96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e98:	3204      	adds	r2, #4

08001e9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e9c:	d3fb      	bcc.n	8001e96 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e9e:	f005 fd33 	bl	8007908 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001ea2:	f7ff fa41 	bl	8001328 <main>

08001ea6 <LoopForever>:

LoopForever:
    b LoopForever
 8001ea6:	e7fe      	b.n	8001ea6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001ea8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001eac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001eb0:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001eb4:	0800f654 	.word	0x0800f654
  ldr r2, =_sbss
 8001eb8:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001ebc:	200043c8 	.word	0x200043c8

08001ec0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001ec0:	e7fe      	b.n	8001ec0 <ADC1_2_IRQHandler>
	...

08001ec4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b082      	sub	sp, #8
 8001ec8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ece:	4b0c      	ldr	r3, [pc, #48]	; (8001f00 <HAL_Init+0x3c>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4a0b      	ldr	r2, [pc, #44]	; (8001f00 <HAL_Init+0x3c>)
 8001ed4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ed8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001eda:	2003      	movs	r0, #3
 8001edc:	f001 fb94 	bl	8003608 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001ee0:	2000      	movs	r0, #0
 8001ee2:	f000 f80f 	bl	8001f04 <HAL_InitTick>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d002      	beq.n	8001ef2 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001eec:	2301      	movs	r3, #1
 8001eee:	71fb      	strb	r3, [r7, #7]
 8001ef0:	e001      	b.n	8001ef6 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001ef2:	f7ff fd23 	bl	800193c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001ef6:	79fb      	ldrb	r3, [r7, #7]
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	3708      	adds	r7, #8
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}
 8001f00:	40022000 	.word	0x40022000

08001f04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b084      	sub	sp, #16
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001f10:	4b17      	ldr	r3, [pc, #92]	; (8001f70 <HAL_InitTick+0x6c>)
 8001f12:	781b      	ldrb	r3, [r3, #0]
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d023      	beq.n	8001f60 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001f18:	4b16      	ldr	r3, [pc, #88]	; (8001f74 <HAL_InitTick+0x70>)
 8001f1a:	681a      	ldr	r2, [r3, #0]
 8001f1c:	4b14      	ldr	r3, [pc, #80]	; (8001f70 <HAL_InitTick+0x6c>)
 8001f1e:	781b      	ldrb	r3, [r3, #0]
 8001f20:	4619      	mov	r1, r3
 8001f22:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f26:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f2e:	4618      	mov	r0, r3
 8001f30:	f001 fb9f 	bl	8003672 <HAL_SYSTICK_Config>
 8001f34:	4603      	mov	r3, r0
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d10f      	bne.n	8001f5a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	2b0f      	cmp	r3, #15
 8001f3e:	d809      	bhi.n	8001f54 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f40:	2200      	movs	r2, #0
 8001f42:	6879      	ldr	r1, [r7, #4]
 8001f44:	f04f 30ff 	mov.w	r0, #4294967295
 8001f48:	f001 fb69 	bl	800361e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001f4c:	4a0a      	ldr	r2, [pc, #40]	; (8001f78 <HAL_InitTick+0x74>)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6013      	str	r3, [r2, #0]
 8001f52:	e007      	b.n	8001f64 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001f54:	2301      	movs	r3, #1
 8001f56:	73fb      	strb	r3, [r7, #15]
 8001f58:	e004      	b.n	8001f64 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	73fb      	strb	r3, [r7, #15]
 8001f5e:	e001      	b.n	8001f64 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001f60:	2301      	movs	r3, #1
 8001f62:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001f64:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	3710      	adds	r7, #16
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	20000008 	.word	0x20000008
 8001f74:	20000000 	.word	0x20000000
 8001f78:	20000004 	.word	0x20000004

08001f7c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001f80:	4b06      	ldr	r3, [pc, #24]	; (8001f9c <HAL_IncTick+0x20>)
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	461a      	mov	r2, r3
 8001f86:	4b06      	ldr	r3, [pc, #24]	; (8001fa0 <HAL_IncTick+0x24>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4413      	add	r3, r2
 8001f8c:	4a04      	ldr	r2, [pc, #16]	; (8001fa0 <HAL_IncTick+0x24>)
 8001f8e:	6013      	str	r3, [r2, #0]
}
 8001f90:	bf00      	nop
 8001f92:	46bd      	mov	sp, r7
 8001f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f98:	4770      	bx	lr
 8001f9a:	bf00      	nop
 8001f9c:	20000008 	.word	0x20000008
 8001fa0:	200043b4 	.word	0x200043b4

08001fa4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	af00      	add	r7, sp, #0
  return uwTick;
 8001fa8:	4b03      	ldr	r3, [pc, #12]	; (8001fb8 <HAL_GetTick+0x14>)
 8001faa:	681b      	ldr	r3, [r3, #0]
}
 8001fac:	4618      	mov	r0, r3
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb4:	4770      	bx	lr
 8001fb6:	bf00      	nop
 8001fb8:	200043b4 	.word	0x200043b4

08001fbc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b084      	sub	sp, #16
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fc4:	f7ff ffee 	bl	8001fa4 <HAL_GetTick>
 8001fc8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fd4:	d005      	beq.n	8001fe2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001fd6:	4b0a      	ldr	r3, [pc, #40]	; (8002000 <HAL_Delay+0x44>)
 8001fd8:	781b      	ldrb	r3, [r3, #0]
 8001fda:	461a      	mov	r2, r3
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	4413      	add	r3, r2
 8001fe0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001fe2:	bf00      	nop
 8001fe4:	f7ff ffde 	bl	8001fa4 <HAL_GetTick>
 8001fe8:	4602      	mov	r2, r0
 8001fea:	68bb      	ldr	r3, [r7, #8]
 8001fec:	1ad3      	subs	r3, r2, r3
 8001fee:	68fa      	ldr	r2, [r7, #12]
 8001ff0:	429a      	cmp	r2, r3
 8001ff2:	d8f7      	bhi.n	8001fe4 <HAL_Delay+0x28>
  {

  }
}
 8001ff4:	bf00      	nop
 8001ff6:	bf00      	nop
 8001ff8:	3710      	adds	r7, #16
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	bf00      	nop
 8002000:	20000008 	.word	0x20000008

08002004 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002004:	b480      	push	{r7}
 8002006:	b083      	sub	sp, #12
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
 800200c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	689b      	ldr	r3, [r3, #8]
 8002012:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	431a      	orrs	r2, r3
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	609a      	str	r2, [r3, #8]
}
 800201e:	bf00      	nop
 8002020:	370c      	adds	r7, #12
 8002022:	46bd      	mov	sp, r7
 8002024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002028:	4770      	bx	lr

0800202a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800202a:	b480      	push	{r7}
 800202c:	b083      	sub	sp, #12
 800202e:	af00      	add	r7, sp, #0
 8002030:	6078      	str	r0, [r7, #4]
 8002032:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	689b      	ldr	r3, [r3, #8]
 8002038:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	431a      	orrs	r2, r3
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	609a      	str	r2, [r3, #8]
}
 8002044:	bf00      	nop
 8002046:	370c      	adds	r7, #12
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr

08002050 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002050:	b480      	push	{r7}
 8002052:	b083      	sub	sp, #12
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	689b      	ldr	r3, [r3, #8]
 800205c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002060:	4618      	mov	r0, r3
 8002062:	370c      	adds	r7, #12
 8002064:	46bd      	mov	sp, r7
 8002066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206a:	4770      	bx	lr

0800206c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800206c:	b480      	push	{r7}
 800206e:	b087      	sub	sp, #28
 8002070:	af00      	add	r7, sp, #0
 8002072:	60f8      	str	r0, [r7, #12]
 8002074:	60b9      	str	r1, [r7, #8]
 8002076:	607a      	str	r2, [r7, #4]
 8002078:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	3360      	adds	r3, #96	; 0x60
 800207e:	461a      	mov	r2, r3
 8002080:	68bb      	ldr	r3, [r7, #8]
 8002082:	009b      	lsls	r3, r3, #2
 8002084:	4413      	add	r3, r2
 8002086:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002088:	697b      	ldr	r3, [r7, #20]
 800208a:	681a      	ldr	r2, [r3, #0]
 800208c:	4b08      	ldr	r3, [pc, #32]	; (80020b0 <LL_ADC_SetOffset+0x44>)
 800208e:	4013      	ands	r3, r2
 8002090:	687a      	ldr	r2, [r7, #4]
 8002092:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8002096:	683a      	ldr	r2, [r7, #0]
 8002098:	430a      	orrs	r2, r1
 800209a:	4313      	orrs	r3, r2
 800209c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80020a0:	697b      	ldr	r3, [r7, #20]
 80020a2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80020a4:	bf00      	nop
 80020a6:	371c      	adds	r7, #28
 80020a8:	46bd      	mov	sp, r7
 80020aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ae:	4770      	bx	lr
 80020b0:	03fff000 	.word	0x03fff000

080020b4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b085      	sub	sp, #20
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
 80020bc:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	3360      	adds	r3, #96	; 0x60
 80020c2:	461a      	mov	r2, r3
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	009b      	lsls	r3, r3, #2
 80020c8:	4413      	add	r3, r2
 80020ca:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	3714      	adds	r7, #20
 80020d8:	46bd      	mov	sp, r7
 80020da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020de:	4770      	bx	lr

080020e0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b087      	sub	sp, #28
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	60f8      	str	r0, [r7, #12]
 80020e8:	60b9      	str	r1, [r7, #8]
 80020ea:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	3360      	adds	r3, #96	; 0x60
 80020f0:	461a      	mov	r2, r3
 80020f2:	68bb      	ldr	r3, [r7, #8]
 80020f4:	009b      	lsls	r3, r3, #2
 80020f6:	4413      	add	r3, r2
 80020f8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80020fa:	697b      	ldr	r3, [r7, #20]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	431a      	orrs	r2, r3
 8002106:	697b      	ldr	r3, [r7, #20]
 8002108:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800210a:	bf00      	nop
 800210c:	371c      	adds	r7, #28
 800210e:	46bd      	mov	sp, r7
 8002110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002114:	4770      	bx	lr

08002116 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002116:	b480      	push	{r7}
 8002118:	b083      	sub	sp, #12
 800211a:	af00      	add	r7, sp, #0
 800211c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	68db      	ldr	r3, [r3, #12]
 8002122:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002126:	2b00      	cmp	r3, #0
 8002128:	d101      	bne.n	800212e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800212a:	2301      	movs	r3, #1
 800212c:	e000      	b.n	8002130 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800212e:	2300      	movs	r3, #0
}
 8002130:	4618      	mov	r0, r3
 8002132:	370c      	adds	r7, #12
 8002134:	46bd      	mov	sp, r7
 8002136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213a:	4770      	bx	lr

0800213c <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800213c:	b480      	push	{r7}
 800213e:	b087      	sub	sp, #28
 8002140:	af00      	add	r7, sp, #0
 8002142:	60f8      	str	r0, [r7, #12]
 8002144:	60b9      	str	r1, [r7, #8]
 8002146:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	3330      	adds	r3, #48	; 0x30
 800214c:	461a      	mov	r2, r3
 800214e:	68bb      	ldr	r3, [r7, #8]
 8002150:	0a1b      	lsrs	r3, r3, #8
 8002152:	009b      	lsls	r3, r3, #2
 8002154:	f003 030c 	and.w	r3, r3, #12
 8002158:	4413      	add	r3, r2
 800215a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	681a      	ldr	r2, [r3, #0]
 8002160:	68bb      	ldr	r3, [r7, #8]
 8002162:	f003 031f 	and.w	r3, r3, #31
 8002166:	211f      	movs	r1, #31
 8002168:	fa01 f303 	lsl.w	r3, r1, r3
 800216c:	43db      	mvns	r3, r3
 800216e:	401a      	ands	r2, r3
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	0e9b      	lsrs	r3, r3, #26
 8002174:	f003 011f 	and.w	r1, r3, #31
 8002178:	68bb      	ldr	r3, [r7, #8]
 800217a:	f003 031f 	and.w	r3, r3, #31
 800217e:	fa01 f303 	lsl.w	r3, r1, r3
 8002182:	431a      	orrs	r2, r3
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002188:	bf00      	nop
 800218a:	371c      	adds	r7, #28
 800218c:	46bd      	mov	sp, r7
 800218e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002192:	4770      	bx	lr

08002194 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002194:	b480      	push	{r7}
 8002196:	b087      	sub	sp, #28
 8002198:	af00      	add	r7, sp, #0
 800219a:	60f8      	str	r0, [r7, #12]
 800219c:	60b9      	str	r1, [r7, #8]
 800219e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	3314      	adds	r3, #20
 80021a4:	461a      	mov	r2, r3
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	0e5b      	lsrs	r3, r3, #25
 80021aa:	009b      	lsls	r3, r3, #2
 80021ac:	f003 0304 	and.w	r3, r3, #4
 80021b0:	4413      	add	r3, r2
 80021b2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80021b4:	697b      	ldr	r3, [r7, #20]
 80021b6:	681a      	ldr	r2, [r3, #0]
 80021b8:	68bb      	ldr	r3, [r7, #8]
 80021ba:	0d1b      	lsrs	r3, r3, #20
 80021bc:	f003 031f 	and.w	r3, r3, #31
 80021c0:	2107      	movs	r1, #7
 80021c2:	fa01 f303 	lsl.w	r3, r1, r3
 80021c6:	43db      	mvns	r3, r3
 80021c8:	401a      	ands	r2, r3
 80021ca:	68bb      	ldr	r3, [r7, #8]
 80021cc:	0d1b      	lsrs	r3, r3, #20
 80021ce:	f003 031f 	and.w	r3, r3, #31
 80021d2:	6879      	ldr	r1, [r7, #4]
 80021d4:	fa01 f303 	lsl.w	r3, r1, r3
 80021d8:	431a      	orrs	r2, r3
 80021da:	697b      	ldr	r3, [r7, #20]
 80021dc:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80021de:	bf00      	nop
 80021e0:	371c      	adds	r7, #28
 80021e2:	46bd      	mov	sp, r7
 80021e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e8:	4770      	bx	lr
	...

080021ec <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80021ec:	b480      	push	{r7}
 80021ee:	b085      	sub	sp, #20
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	60f8      	str	r0, [r7, #12]
 80021f4:	60b9      	str	r1, [r7, #8]
 80021f6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80021fe:	68bb      	ldr	r3, [r7, #8]
 8002200:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002204:	43db      	mvns	r3, r3
 8002206:	401a      	ands	r2, r3
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	f003 0318 	and.w	r3, r3, #24
 800220e:	4908      	ldr	r1, [pc, #32]	; (8002230 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002210:	40d9      	lsrs	r1, r3
 8002212:	68bb      	ldr	r3, [r7, #8]
 8002214:	400b      	ands	r3, r1
 8002216:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800221a:	431a      	orrs	r2, r3
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002222:	bf00      	nop
 8002224:	3714      	adds	r7, #20
 8002226:	46bd      	mov	sp, r7
 8002228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222c:	4770      	bx	lr
 800222e:	bf00      	nop
 8002230:	0007ffff 	.word	0x0007ffff

08002234 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002234:	b480      	push	{r7}
 8002236:	b083      	sub	sp, #12
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	689b      	ldr	r3, [r3, #8]
 8002240:	f003 031f 	and.w	r3, r3, #31
}
 8002244:	4618      	mov	r0, r3
 8002246:	370c      	adds	r7, #12
 8002248:	46bd      	mov	sp, r7
 800224a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224e:	4770      	bx	lr

08002250 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002250:	b480      	push	{r7}
 8002252:	b083      	sub	sp, #12
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	689b      	ldr	r3, [r3, #8]
 800225c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8002260:	4618      	mov	r0, r3
 8002262:	370c      	adds	r7, #12
 8002264:	46bd      	mov	sp, r7
 8002266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226a:	4770      	bx	lr

0800226c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800226c:	b480      	push	{r7}
 800226e:	b083      	sub	sp, #12
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	689b      	ldr	r3, [r3, #8]
 8002278:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800227c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002280:	687a      	ldr	r2, [r7, #4]
 8002282:	6093      	str	r3, [r2, #8]
}
 8002284:	bf00      	nop
 8002286:	370c      	adds	r7, #12
 8002288:	46bd      	mov	sp, r7
 800228a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228e:	4770      	bx	lr

08002290 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002290:	b480      	push	{r7}
 8002292:	b083      	sub	sp, #12
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80022a0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80022a4:	d101      	bne.n	80022aa <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80022a6:	2301      	movs	r3, #1
 80022a8:	e000      	b.n	80022ac <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80022aa:	2300      	movs	r3, #0
}
 80022ac:	4618      	mov	r0, r3
 80022ae:	370c      	adds	r7, #12
 80022b0:	46bd      	mov	sp, r7
 80022b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b6:	4770      	bx	lr

080022b8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80022b8:	b480      	push	{r7}
 80022ba:	b083      	sub	sp, #12
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	689b      	ldr	r3, [r3, #8]
 80022c4:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80022c8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80022cc:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80022d4:	bf00      	nop
 80022d6:	370c      	adds	r7, #12
 80022d8:	46bd      	mov	sp, r7
 80022da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022de:	4770      	bx	lr

080022e0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80022e0:	b480      	push	{r7}
 80022e2:	b083      	sub	sp, #12
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	689b      	ldr	r3, [r3, #8]
 80022ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022f0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80022f4:	d101      	bne.n	80022fa <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80022f6:	2301      	movs	r3, #1
 80022f8:	e000      	b.n	80022fc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80022fa:	2300      	movs	r3, #0
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	370c      	adds	r7, #12
 8002300:	46bd      	mov	sp, r7
 8002302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002306:	4770      	bx	lr

08002308 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002308:	b480      	push	{r7}
 800230a:	b083      	sub	sp, #12
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	689b      	ldr	r3, [r3, #8]
 8002314:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002318:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800231c:	f043 0201 	orr.w	r2, r3, #1
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002324:	bf00      	nop
 8002326:	370c      	adds	r7, #12
 8002328:	46bd      	mov	sp, r7
 800232a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232e:	4770      	bx	lr

08002330 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002330:	b480      	push	{r7}
 8002332:	b083      	sub	sp, #12
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	689b      	ldr	r3, [r3, #8]
 800233c:	f003 0301 	and.w	r3, r3, #1
 8002340:	2b01      	cmp	r3, #1
 8002342:	d101      	bne.n	8002348 <LL_ADC_IsEnabled+0x18>
 8002344:	2301      	movs	r3, #1
 8002346:	e000      	b.n	800234a <LL_ADC_IsEnabled+0x1a>
 8002348:	2300      	movs	r3, #0
}
 800234a:	4618      	mov	r0, r3
 800234c:	370c      	adds	r7, #12
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr

08002356 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002356:	b480      	push	{r7}
 8002358:	b083      	sub	sp, #12
 800235a:	af00      	add	r7, sp, #0
 800235c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	689b      	ldr	r3, [r3, #8]
 8002362:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002366:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800236a:	f043 0204 	orr.w	r2, r3, #4
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002372:	bf00      	nop
 8002374:	370c      	adds	r7, #12
 8002376:	46bd      	mov	sp, r7
 8002378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237c:	4770      	bx	lr

0800237e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800237e:	b480      	push	{r7}
 8002380:	b083      	sub	sp, #12
 8002382:	af00      	add	r7, sp, #0
 8002384:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	689b      	ldr	r3, [r3, #8]
 800238a:	f003 0304 	and.w	r3, r3, #4
 800238e:	2b04      	cmp	r3, #4
 8002390:	d101      	bne.n	8002396 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002392:	2301      	movs	r3, #1
 8002394:	e000      	b.n	8002398 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002396:	2300      	movs	r3, #0
}
 8002398:	4618      	mov	r0, r3
 800239a:	370c      	adds	r7, #12
 800239c:	46bd      	mov	sp, r7
 800239e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a2:	4770      	bx	lr

080023a4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80023a4:	b480      	push	{r7}
 80023a6:	b083      	sub	sp, #12
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	689b      	ldr	r3, [r3, #8]
 80023b0:	f003 0308 	and.w	r3, r3, #8
 80023b4:	2b08      	cmp	r3, #8
 80023b6:	d101      	bne.n	80023bc <LL_ADC_INJ_IsConversionOngoing+0x18>
 80023b8:	2301      	movs	r3, #1
 80023ba:	e000      	b.n	80023be <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80023bc:	2300      	movs	r3, #0
}
 80023be:	4618      	mov	r0, r3
 80023c0:	370c      	adds	r7, #12
 80023c2:	46bd      	mov	sp, r7
 80023c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c8:	4770      	bx	lr
	...

080023cc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80023cc:	b590      	push	{r4, r7, lr}
 80023ce:	b089      	sub	sp, #36	; 0x24
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023d4:	2300      	movs	r3, #0
 80023d6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80023d8:	2300      	movs	r3, #0
 80023da:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d101      	bne.n	80023e6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80023e2:	2301      	movs	r3, #1
 80023e4:	e136      	b.n	8002654 <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	691b      	ldr	r3, [r3, #16]
 80023ea:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d109      	bne.n	8002408 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80023f4:	6878      	ldr	r0, [r7, #4]
 80023f6:	f7fe fe75 	bl	80010e4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2200      	movs	r2, #0
 80023fe:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2200      	movs	r2, #0
 8002404:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4618      	mov	r0, r3
 800240e:	f7ff ff3f 	bl	8002290 <LL_ADC_IsDeepPowerDownEnabled>
 8002412:	4603      	mov	r3, r0
 8002414:	2b00      	cmp	r3, #0
 8002416:	d004      	beq.n	8002422 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4618      	mov	r0, r3
 800241e:	f7ff ff25 	bl	800226c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4618      	mov	r0, r3
 8002428:	f7ff ff5a 	bl	80022e0 <LL_ADC_IsInternalRegulatorEnabled>
 800242c:	4603      	mov	r3, r0
 800242e:	2b00      	cmp	r3, #0
 8002430:	d115      	bne.n	800245e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4618      	mov	r0, r3
 8002438:	f7ff ff3e 	bl	80022b8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800243c:	4b87      	ldr	r3, [pc, #540]	; (800265c <HAL_ADC_Init+0x290>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	099b      	lsrs	r3, r3, #6
 8002442:	4a87      	ldr	r2, [pc, #540]	; (8002660 <HAL_ADC_Init+0x294>)
 8002444:	fba2 2303 	umull	r2, r3, r2, r3
 8002448:	099b      	lsrs	r3, r3, #6
 800244a:	3301      	adds	r3, #1
 800244c:	005b      	lsls	r3, r3, #1
 800244e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002450:	e002      	b.n	8002458 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002452:	68bb      	ldr	r3, [r7, #8]
 8002454:	3b01      	subs	r3, #1
 8002456:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002458:	68bb      	ldr	r3, [r7, #8]
 800245a:	2b00      	cmp	r3, #0
 800245c:	d1f9      	bne.n	8002452 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4618      	mov	r0, r3
 8002464:	f7ff ff3c 	bl	80022e0 <LL_ADC_IsInternalRegulatorEnabled>
 8002468:	4603      	mov	r3, r0
 800246a:	2b00      	cmp	r3, #0
 800246c:	d10d      	bne.n	800248a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002472:	f043 0210 	orr.w	r2, r3, #16
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800247e:	f043 0201 	orr.w	r2, r3, #1
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002486:	2301      	movs	r3, #1
 8002488:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4618      	mov	r0, r3
 8002490:	f7ff ff75 	bl	800237e <LL_ADC_REG_IsConversionOngoing>
 8002494:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800249a:	f003 0310 	and.w	r3, r3, #16
 800249e:	2b00      	cmp	r3, #0
 80024a0:	f040 80cf 	bne.w	8002642 <HAL_ADC_Init+0x276>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	f040 80cb 	bne.w	8002642 <HAL_ADC_Init+0x276>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024b0:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80024b4:	f043 0202 	orr.w	r2, r3, #2
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4618      	mov	r0, r3
 80024c2:	f7ff ff35 	bl	8002330 <LL_ADC_IsEnabled>
 80024c6:	4603      	mov	r3, r0
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d115      	bne.n	80024f8 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80024cc:	4865      	ldr	r0, [pc, #404]	; (8002664 <HAL_ADC_Init+0x298>)
 80024ce:	f7ff ff2f 	bl	8002330 <LL_ADC_IsEnabled>
 80024d2:	4604      	mov	r4, r0
 80024d4:	4864      	ldr	r0, [pc, #400]	; (8002668 <HAL_ADC_Init+0x29c>)
 80024d6:	f7ff ff2b 	bl	8002330 <LL_ADC_IsEnabled>
 80024da:	4603      	mov	r3, r0
 80024dc:	431c      	orrs	r4, r3
 80024de:	4863      	ldr	r0, [pc, #396]	; (800266c <HAL_ADC_Init+0x2a0>)
 80024e0:	f7ff ff26 	bl	8002330 <LL_ADC_IsEnabled>
 80024e4:	4603      	mov	r3, r0
 80024e6:	4323      	orrs	r3, r4
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d105      	bne.n	80024f8 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	4619      	mov	r1, r3
 80024f2:	485f      	ldr	r0, [pc, #380]	; (8002670 <HAL_ADC_Init+0x2a4>)
 80024f4:	f7ff fd86 	bl	8002004 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	7e5b      	ldrb	r3, [r3, #25]
 80024fc:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002502:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002508:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800250e:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002516:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002518:	4313      	orrs	r3, r2
 800251a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002522:	2b01      	cmp	r3, #1
 8002524:	d106      	bne.n	8002534 <HAL_ADC_Init+0x168>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800252a:	3b01      	subs	r3, #1
 800252c:	045b      	lsls	r3, r3, #17
 800252e:	69ba      	ldr	r2, [r7, #24]
 8002530:	4313      	orrs	r3, r2
 8002532:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002538:	2b00      	cmp	r3, #0
 800253a:	d009      	beq.n	8002550 <HAL_ADC_Init+0x184>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002540:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002548:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800254a:	69ba      	ldr	r2, [r7, #24]
 800254c:	4313      	orrs	r3, r2
 800254e:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	68da      	ldr	r2, [r3, #12]
 8002556:	4b47      	ldr	r3, [pc, #284]	; (8002674 <HAL_ADC_Init+0x2a8>)
 8002558:	4013      	ands	r3, r2
 800255a:	687a      	ldr	r2, [r7, #4]
 800255c:	6812      	ldr	r2, [r2, #0]
 800255e:	69b9      	ldr	r1, [r7, #24]
 8002560:	430b      	orrs	r3, r1
 8002562:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4618      	mov	r0, r3
 800256a:	f7ff ff08 	bl	800237e <LL_ADC_REG_IsConversionOngoing>
 800256e:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4618      	mov	r0, r3
 8002576:	f7ff ff15 	bl	80023a4 <LL_ADC_INJ_IsConversionOngoing>
 800257a:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800257c:	693b      	ldr	r3, [r7, #16]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d13d      	bne.n	80025fe <HAL_ADC_Init+0x232>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d13a      	bne.n	80025fe <HAL_ADC_Init+0x232>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800258c:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002594:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002596:	4313      	orrs	r3, r2
 8002598:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	68db      	ldr	r3, [r3, #12]
 80025a0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80025a4:	f023 0302 	bic.w	r3, r3, #2
 80025a8:	687a      	ldr	r2, [r7, #4]
 80025aa:	6812      	ldr	r2, [r2, #0]
 80025ac:	69b9      	ldr	r1, [r7, #24]
 80025ae:	430b      	orrs	r3, r1
 80025b0:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80025b8:	2b01      	cmp	r3, #1
 80025ba:	d118      	bne.n	80025ee <HAL_ADC_Init+0x222>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	691b      	ldr	r3, [r3, #16]
 80025c2:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80025c6:	f023 0304 	bic.w	r3, r3, #4
 80025ca:	687a      	ldr	r2, [r7, #4]
 80025cc:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80025ce:	687a      	ldr	r2, [r7, #4]
 80025d0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80025d2:	4311      	orrs	r1, r2
 80025d4:	687a      	ldr	r2, [r7, #4]
 80025d6:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80025d8:	4311      	orrs	r1, r2
 80025da:	687a      	ldr	r2, [r7, #4]
 80025dc:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80025de:	430a      	orrs	r2, r1
 80025e0:	431a      	orrs	r2, r3
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f042 0201 	orr.w	r2, r2, #1
 80025ea:	611a      	str	r2, [r3, #16]
 80025ec:	e007      	b.n	80025fe <HAL_ADC_Init+0x232>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	691a      	ldr	r2, [r3, #16]
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f022 0201 	bic.w	r2, r2, #1
 80025fc:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	691b      	ldr	r3, [r3, #16]
 8002602:	2b01      	cmp	r3, #1
 8002604:	d10c      	bne.n	8002620 <HAL_ADC_Init+0x254>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800260c:	f023 010f 	bic.w	r1, r3, #15
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	69db      	ldr	r3, [r3, #28]
 8002614:	1e5a      	subs	r2, r3, #1
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	430a      	orrs	r2, r1
 800261c:	631a      	str	r2, [r3, #48]	; 0x30
 800261e:	e007      	b.n	8002630 <HAL_ADC_Init+0x264>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f022 020f 	bic.w	r2, r2, #15
 800262e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002634:	f023 0303 	bic.w	r3, r3, #3
 8002638:	f043 0201 	orr.w	r2, r3, #1
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	655a      	str	r2, [r3, #84]	; 0x54
 8002640:	e007      	b.n	8002652 <HAL_ADC_Init+0x286>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002646:	f043 0210 	orr.w	r2, r3, #16
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800264e:	2301      	movs	r3, #1
 8002650:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002652:	7ffb      	ldrb	r3, [r7, #31]
}
 8002654:	4618      	mov	r0, r3
 8002656:	3724      	adds	r7, #36	; 0x24
 8002658:	46bd      	mov	sp, r7
 800265a:	bd90      	pop	{r4, r7, pc}
 800265c:	20000000 	.word	0x20000000
 8002660:	053e2d63 	.word	0x053e2d63
 8002664:	50040000 	.word	0x50040000
 8002668:	50040100 	.word	0x50040100
 800266c:	50040200 	.word	0x50040200
 8002670:	50040300 	.word	0x50040300
 8002674:	fff0c007 	.word	0xfff0c007

08002678 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b086      	sub	sp, #24
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002680:	4857      	ldr	r0, [pc, #348]	; (80027e0 <HAL_ADC_Start+0x168>)
 8002682:	f7ff fdd7 	bl	8002234 <LL_ADC_GetMultimode>
 8002686:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4618      	mov	r0, r3
 800268e:	f7ff fe76 	bl	800237e <LL_ADC_REG_IsConversionOngoing>
 8002692:	4603      	mov	r3, r0
 8002694:	2b00      	cmp	r3, #0
 8002696:	f040 809c 	bne.w	80027d2 <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80026a0:	2b01      	cmp	r3, #1
 80026a2:	d101      	bne.n	80026a8 <HAL_ADC_Start+0x30>
 80026a4:	2302      	movs	r3, #2
 80026a6:	e097      	b.n	80027d8 <HAL_ADC_Start+0x160>
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2201      	movs	r2, #1
 80026ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80026b0:	6878      	ldr	r0, [r7, #4]
 80026b2:	f000 fd7d 	bl	80031b0 <ADC_Enable>
 80026b6:	4603      	mov	r3, r0
 80026b8:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80026ba:	7dfb      	ldrb	r3, [r7, #23]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	f040 8083 	bne.w	80027c8 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026c6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80026ca:	f023 0301 	bic.w	r3, r3, #1
 80026ce:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4a42      	ldr	r2, [pc, #264]	; (80027e4 <HAL_ADC_Start+0x16c>)
 80026dc:	4293      	cmp	r3, r2
 80026de:	d002      	beq.n	80026e6 <HAL_ADC_Start+0x6e>
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	e000      	b.n	80026e8 <HAL_ADC_Start+0x70>
 80026e6:	4b40      	ldr	r3, [pc, #256]	; (80027e8 <HAL_ADC_Start+0x170>)
 80026e8:	687a      	ldr	r2, [r7, #4]
 80026ea:	6812      	ldr	r2, [r2, #0]
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d002      	beq.n	80026f6 <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80026f0:	693b      	ldr	r3, [r7, #16]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d105      	bne.n	8002702 <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026fa:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002706:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800270a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800270e:	d106      	bne.n	800271e <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002714:	f023 0206 	bic.w	r2, r3, #6
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	659a      	str	r2, [r3, #88]	; 0x58
 800271c:	e002      	b.n	8002724 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2200      	movs	r2, #0
 8002722:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	221c      	movs	r2, #28
 800272a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2200      	movs	r2, #0
 8002730:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4a2a      	ldr	r2, [pc, #168]	; (80027e4 <HAL_ADC_Start+0x16c>)
 800273a:	4293      	cmp	r3, r2
 800273c:	d002      	beq.n	8002744 <HAL_ADC_Start+0xcc>
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	e000      	b.n	8002746 <HAL_ADC_Start+0xce>
 8002744:	4b28      	ldr	r3, [pc, #160]	; (80027e8 <HAL_ADC_Start+0x170>)
 8002746:	687a      	ldr	r2, [r7, #4]
 8002748:	6812      	ldr	r2, [r2, #0]
 800274a:	4293      	cmp	r3, r2
 800274c:	d008      	beq.n	8002760 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800274e:	693b      	ldr	r3, [r7, #16]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d005      	beq.n	8002760 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002754:	693b      	ldr	r3, [r7, #16]
 8002756:	2b05      	cmp	r3, #5
 8002758:	d002      	beq.n	8002760 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800275a:	693b      	ldr	r3, [r7, #16]
 800275c:	2b09      	cmp	r3, #9
 800275e:	d114      	bne.n	800278a <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	68db      	ldr	r3, [r3, #12]
 8002766:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800276a:	2b00      	cmp	r3, #0
 800276c:	d007      	beq.n	800277e <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002772:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002776:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
         LL_ADC_REG_StartConversion(hadc->Instance);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	4618      	mov	r0, r3
 8002784:	f7ff fde7 	bl	8002356 <LL_ADC_REG_StartConversion>
 8002788:	e025      	b.n	80027d6 <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800278e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4a12      	ldr	r2, [pc, #72]	; (80027e4 <HAL_ADC_Start+0x16c>)
 800279c:	4293      	cmp	r3, r2
 800279e:	d002      	beq.n	80027a6 <HAL_ADC_Start+0x12e>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	e000      	b.n	80027a8 <HAL_ADC_Start+0x130>
 80027a6:	4b10      	ldr	r3, [pc, #64]	; (80027e8 <HAL_ADC_Start+0x170>)
 80027a8:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	68db      	ldr	r3, [r3, #12]
 80027ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d00f      	beq.n	80027d6 <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027ba:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80027be:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	655a      	str	r2, [r3, #84]	; 0x54
 80027c6:	e006      	b.n	80027d6 <HAL_ADC_Start+0x15e>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2200      	movs	r2, #0
 80027cc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80027d0:	e001      	b.n	80027d6 <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80027d2:	2302      	movs	r3, #2
 80027d4:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80027d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80027d8:	4618      	mov	r0, r3
 80027da:	3718      	adds	r7, #24
 80027dc:	46bd      	mov	sp, r7
 80027de:	bd80      	pop	{r7, pc}
 80027e0:	50040300 	.word	0x50040300
 80027e4:	50040100 	.word	0x50040100
 80027e8:	50040000 	.word	0x50040000

080027ec <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b088      	sub	sp, #32
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
 80027f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80027f6:	4866      	ldr	r0, [pc, #408]	; (8002990 <HAL_ADC_PollForConversion+0x1a4>)
 80027f8:	f7ff fd1c 	bl	8002234 <LL_ADC_GetMultimode>
 80027fc:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	695b      	ldr	r3, [r3, #20]
 8002802:	2b08      	cmp	r3, #8
 8002804:	d102      	bne.n	800280c <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002806:	2308      	movs	r3, #8
 8002808:	61fb      	str	r3, [r7, #28]
 800280a:	e02a      	b.n	8002862 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800280c:	697b      	ldr	r3, [r7, #20]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d005      	beq.n	800281e <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002812:	697b      	ldr	r3, [r7, #20]
 8002814:	2b05      	cmp	r3, #5
 8002816:	d002      	beq.n	800281e <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002818:	697b      	ldr	r3, [r7, #20]
 800281a:	2b09      	cmp	r3, #9
 800281c:	d111      	bne.n	8002842 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	68db      	ldr	r3, [r3, #12]
 8002824:	f003 0301 	and.w	r3, r3, #1
 8002828:	2b00      	cmp	r3, #0
 800282a:	d007      	beq.n	800283c <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002830:	f043 0220 	orr.w	r2, r3, #32
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8002838:	2301      	movs	r3, #1
 800283a:	e0a4      	b.n	8002986 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800283c:	2304      	movs	r3, #4
 800283e:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002840:	e00f      	b.n	8002862 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002842:	4853      	ldr	r0, [pc, #332]	; (8002990 <HAL_ADC_PollForConversion+0x1a4>)
 8002844:	f7ff fd04 	bl	8002250 <LL_ADC_GetMultiDMATransfer>
 8002848:	4603      	mov	r3, r0
 800284a:	2b00      	cmp	r3, #0
 800284c:	d007      	beq.n	800285e <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002852:	f043 0220 	orr.w	r2, r3, #32
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 800285a:	2301      	movs	r3, #1
 800285c:	e093      	b.n	8002986 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800285e:	2304      	movs	r3, #4
 8002860:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002862:	f7ff fb9f 	bl	8001fa4 <HAL_GetTick>
 8002866:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002868:	e021      	b.n	80028ae <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002870:	d01d      	beq.n	80028ae <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002872:	f7ff fb97 	bl	8001fa4 <HAL_GetTick>
 8002876:	4602      	mov	r2, r0
 8002878:	693b      	ldr	r3, [r7, #16]
 800287a:	1ad3      	subs	r3, r2, r3
 800287c:	683a      	ldr	r2, [r7, #0]
 800287e:	429a      	cmp	r2, r3
 8002880:	d302      	bcc.n	8002888 <HAL_ADC_PollForConversion+0x9c>
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d112      	bne.n	80028ae <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	681a      	ldr	r2, [r3, #0]
 800288e:	69fb      	ldr	r3, [r7, #28]
 8002890:	4013      	ands	r3, r2
 8002892:	2b00      	cmp	r3, #0
 8002894:	d10b      	bne.n	80028ae <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800289a:	f043 0204 	orr.w	r2, r3, #4
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2200      	movs	r2, #0
 80028a6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 80028aa:	2303      	movs	r3, #3
 80028ac:	e06b      	b.n	8002986 <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	681a      	ldr	r2, [r3, #0]
 80028b4:	69fb      	ldr	r3, [r7, #28]
 80028b6:	4013      	ands	r3, r2
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d0d6      	beq.n	800286a <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028c0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4618      	mov	r0, r3
 80028ce:	f7ff fc22 	bl	8002116 <LL_ADC_REG_IsTriggerSourceSWStart>
 80028d2:	4603      	mov	r3, r0
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d01c      	beq.n	8002912 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	7e5b      	ldrb	r3, [r3, #25]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d118      	bne.n	8002912 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f003 0308 	and.w	r3, r3, #8
 80028ea:	2b08      	cmp	r3, #8
 80028ec:	d111      	bne.n	8002912 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028f2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028fe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002902:	2b00      	cmp	r3, #0
 8002904:	d105      	bne.n	8002912 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800290a:	f043 0201 	orr.w	r2, r3, #1
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	655a      	str	r2, [r3, #84]	; 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	4a1f      	ldr	r2, [pc, #124]	; (8002994 <HAL_ADC_PollForConversion+0x1a8>)
 8002918:	4293      	cmp	r3, r2
 800291a:	d002      	beq.n	8002922 <HAL_ADC_PollForConversion+0x136>
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	e000      	b.n	8002924 <HAL_ADC_PollForConversion+0x138>
 8002922:	4b1d      	ldr	r3, [pc, #116]	; (8002998 <HAL_ADC_PollForConversion+0x1ac>)
 8002924:	687a      	ldr	r2, [r7, #4]
 8002926:	6812      	ldr	r2, [r2, #0]
 8002928:	4293      	cmp	r3, r2
 800292a:	d008      	beq.n	800293e <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800292c:	697b      	ldr	r3, [r7, #20]
 800292e:	2b00      	cmp	r3, #0
 8002930:	d005      	beq.n	800293e <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002932:	697b      	ldr	r3, [r7, #20]
 8002934:	2b05      	cmp	r3, #5
 8002936:	d002      	beq.n	800293e <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002938:	697b      	ldr	r3, [r7, #20]
 800293a:	2b09      	cmp	r3, #9
 800293c:	d104      	bne.n	8002948 <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	68db      	ldr	r3, [r3, #12]
 8002944:	61bb      	str	r3, [r7, #24]
 8002946:	e00c      	b.n	8002962 <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4a11      	ldr	r2, [pc, #68]	; (8002994 <HAL_ADC_PollForConversion+0x1a8>)
 800294e:	4293      	cmp	r3, r2
 8002950:	d002      	beq.n	8002958 <HAL_ADC_PollForConversion+0x16c>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	e000      	b.n	800295a <HAL_ADC_PollForConversion+0x16e>
 8002958:	4b0f      	ldr	r3, [pc, #60]	; (8002998 <HAL_ADC_PollForConversion+0x1ac>)
 800295a:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	68db      	ldr	r3, [r3, #12]
 8002960:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002962:	69fb      	ldr	r3, [r7, #28]
 8002964:	2b08      	cmp	r3, #8
 8002966:	d104      	bne.n	8002972 <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	2208      	movs	r2, #8
 800296e:	601a      	str	r2, [r3, #0]
 8002970:	e008      	b.n	8002984 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8002972:	69bb      	ldr	r3, [r7, #24]
 8002974:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002978:	2b00      	cmp	r3, #0
 800297a:	d103      	bne.n	8002984 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	220c      	movs	r2, #12
 8002982:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002984:	2300      	movs	r3, #0
}
 8002986:	4618      	mov	r0, r3
 8002988:	3720      	adds	r7, #32
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}
 800298e:	bf00      	nop
 8002990:	50040300 	.word	0x50040300
 8002994:	50040100 	.word	0x50040100
 8002998:	50040000 	.word	0x50040000

0800299c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800299c:	b480      	push	{r7}
 800299e:	b083      	sub	sp, #12
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80029aa:	4618      	mov	r0, r3
 80029ac:	370c      	adds	r7, #12
 80029ae:	46bd      	mov	sp, r7
 80029b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b4:	4770      	bx	lr
	...

080029b8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b0b6      	sub	sp, #216	; 0xd8
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
 80029c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029c2:	2300      	movs	r3, #0
 80029c4:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80029c8:	2300      	movs	r3, #0
 80029ca:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80029d2:	2b01      	cmp	r3, #1
 80029d4:	d101      	bne.n	80029da <HAL_ADC_ConfigChannel+0x22>
 80029d6:	2302      	movs	r3, #2
 80029d8:	e3c7      	b.n	800316a <HAL_ADC_ConfigChannel+0x7b2>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2201      	movs	r2, #1
 80029de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4618      	mov	r0, r3
 80029e8:	f7ff fcc9 	bl	800237e <LL_ADC_REG_IsConversionOngoing>
 80029ec:	4603      	mov	r3, r0
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	f040 83a8 	bne.w	8003144 <HAL_ADC_ConfigChannel+0x78c>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	2b05      	cmp	r3, #5
 80029fa:	d824      	bhi.n	8002a46 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	3b02      	subs	r3, #2
 8002a02:	2b03      	cmp	r3, #3
 8002a04:	d81b      	bhi.n	8002a3e <HAL_ADC_ConfigChannel+0x86>
 8002a06:	a201      	add	r2, pc, #4	; (adr r2, 8002a0c <HAL_ADC_ConfigChannel+0x54>)
 8002a08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a0c:	08002a1d 	.word	0x08002a1d
 8002a10:	08002a25 	.word	0x08002a25
 8002a14:	08002a2d 	.word	0x08002a2d
 8002a18:	08002a35 	.word	0x08002a35
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	220c      	movs	r2, #12
 8002a20:	605a      	str	r2, [r3, #4]
          break;
 8002a22:	e011      	b.n	8002a48 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	2212      	movs	r2, #18
 8002a28:	605a      	str	r2, [r3, #4]
          break;
 8002a2a:	e00d      	b.n	8002a48 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	2218      	movs	r2, #24
 8002a30:	605a      	str	r2, [r3, #4]
          break;
 8002a32:	e009      	b.n	8002a48 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002a3a:	605a      	str	r2, [r3, #4]
          break;
 8002a3c:	e004      	b.n	8002a48 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	2206      	movs	r2, #6
 8002a42:	605a      	str	r2, [r3, #4]
          break;
 8002a44:	e000      	b.n	8002a48 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8002a46:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6818      	ldr	r0, [r3, #0]
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	6859      	ldr	r1, [r3, #4]
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	461a      	mov	r2, r3
 8002a56:	f7ff fb71 	bl	800213c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f7ff fc8d 	bl	800237e <LL_ADC_REG_IsConversionOngoing>
 8002a64:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f7ff fc99 	bl	80023a4 <LL_ADC_INJ_IsConversionOngoing>
 8002a72:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002a76:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	f040 81a6 	bne.w	8002dcc <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002a80:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	f040 81a1 	bne.w	8002dcc <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6818      	ldr	r0, [r3, #0]
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	6819      	ldr	r1, [r3, #0]
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	689b      	ldr	r3, [r3, #8]
 8002a96:	461a      	mov	r2, r3
 8002a98:	f7ff fb7c 	bl	8002194 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	695a      	ldr	r2, [r3, #20]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	68db      	ldr	r3, [r3, #12]
 8002aa6:	08db      	lsrs	r3, r3, #3
 8002aa8:	f003 0303 	and.w	r3, r3, #3
 8002aac:	005b      	lsls	r3, r3, #1
 8002aae:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	691b      	ldr	r3, [r3, #16]
 8002aba:	2b04      	cmp	r3, #4
 8002abc:	d00a      	beq.n	8002ad4 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6818      	ldr	r0, [r3, #0]
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	6919      	ldr	r1, [r3, #16]
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	681a      	ldr	r2, [r3, #0]
 8002aca:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002ace:	f7ff facd 	bl	800206c <LL_ADC_SetOffset>
 8002ad2:	e17b      	b.n	8002dcc <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	2100      	movs	r1, #0
 8002ada:	4618      	mov	r0, r3
 8002adc:	f7ff faea 	bl	80020b4 <LL_ADC_GetOffsetChannel>
 8002ae0:	4603      	mov	r3, r0
 8002ae2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d10a      	bne.n	8002b00 <HAL_ADC_ConfigChannel+0x148>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	2100      	movs	r1, #0
 8002af0:	4618      	mov	r0, r3
 8002af2:	f7ff fadf 	bl	80020b4 <LL_ADC_GetOffsetChannel>
 8002af6:	4603      	mov	r3, r0
 8002af8:	0e9b      	lsrs	r3, r3, #26
 8002afa:	f003 021f 	and.w	r2, r3, #31
 8002afe:	e01e      	b.n	8002b3e <HAL_ADC_ConfigChannel+0x186>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	2100      	movs	r1, #0
 8002b06:	4618      	mov	r0, r3
 8002b08:	f7ff fad4 	bl	80020b4 <LL_ADC_GetOffsetChannel>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b12:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002b16:	fa93 f3a3 	rbit	r3, r3
 8002b1a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002b1e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002b22:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002b26:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d101      	bne.n	8002b32 <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 8002b2e:	2320      	movs	r3, #32
 8002b30:	e004      	b.n	8002b3c <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 8002b32:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002b36:	fab3 f383 	clz	r3, r3
 8002b3a:	b2db      	uxtb	r3, r3
 8002b3c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d105      	bne.n	8002b56 <HAL_ADC_ConfigChannel+0x19e>
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	0e9b      	lsrs	r3, r3, #26
 8002b50:	f003 031f 	and.w	r3, r3, #31
 8002b54:	e018      	b.n	8002b88 <HAL_ADC_ConfigChannel+0x1d0>
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b5e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002b62:	fa93 f3a3 	rbit	r3, r3
 8002b66:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8002b6a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002b6e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8002b72:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d101      	bne.n	8002b7e <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 8002b7a:	2320      	movs	r3, #32
 8002b7c:	e004      	b.n	8002b88 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 8002b7e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002b82:	fab3 f383 	clz	r3, r3
 8002b86:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002b88:	429a      	cmp	r2, r3
 8002b8a:	d106      	bne.n	8002b9a <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	2200      	movs	r2, #0
 8002b92:	2100      	movs	r1, #0
 8002b94:	4618      	mov	r0, r3
 8002b96:	f7ff faa3 	bl	80020e0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	2101      	movs	r1, #1
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f7ff fa87 	bl	80020b4 <LL_ADC_GetOffsetChannel>
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d10a      	bne.n	8002bc6 <HAL_ADC_ConfigChannel+0x20e>
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	2101      	movs	r1, #1
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	f7ff fa7c 	bl	80020b4 <LL_ADC_GetOffsetChannel>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	0e9b      	lsrs	r3, r3, #26
 8002bc0:	f003 021f 	and.w	r2, r3, #31
 8002bc4:	e01e      	b.n	8002c04 <HAL_ADC_ConfigChannel+0x24c>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	2101      	movs	r1, #1
 8002bcc:	4618      	mov	r0, r3
 8002bce:	f7ff fa71 	bl	80020b4 <LL_ADC_GetOffsetChannel>
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bd8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002bdc:	fa93 f3a3 	rbit	r3, r3
 8002be0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8002be4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002be8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8002bec:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d101      	bne.n	8002bf8 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 8002bf4:	2320      	movs	r3, #32
 8002bf6:	e004      	b.n	8002c02 <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 8002bf8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002bfc:	fab3 f383 	clz	r3, r3
 8002c00:	b2db      	uxtb	r3, r3
 8002c02:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d105      	bne.n	8002c1c <HAL_ADC_ConfigChannel+0x264>
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	0e9b      	lsrs	r3, r3, #26
 8002c16:	f003 031f 	and.w	r3, r3, #31
 8002c1a:	e018      	b.n	8002c4e <HAL_ADC_ConfigChannel+0x296>
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c24:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002c28:	fa93 f3a3 	rbit	r3, r3
 8002c2c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8002c30:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002c34:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8002c38:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d101      	bne.n	8002c44 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8002c40:	2320      	movs	r3, #32
 8002c42:	e004      	b.n	8002c4e <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 8002c44:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002c48:	fab3 f383 	clz	r3, r3
 8002c4c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002c4e:	429a      	cmp	r2, r3
 8002c50:	d106      	bne.n	8002c60 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	2200      	movs	r2, #0
 8002c58:	2101      	movs	r1, #1
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f7ff fa40 	bl	80020e0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	2102      	movs	r1, #2
 8002c66:	4618      	mov	r0, r3
 8002c68:	f7ff fa24 	bl	80020b4 <LL_ADC_GetOffsetChannel>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d10a      	bne.n	8002c8c <HAL_ADC_ConfigChannel+0x2d4>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	2102      	movs	r1, #2
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	f7ff fa19 	bl	80020b4 <LL_ADC_GetOffsetChannel>
 8002c82:	4603      	mov	r3, r0
 8002c84:	0e9b      	lsrs	r3, r3, #26
 8002c86:	f003 021f 	and.w	r2, r3, #31
 8002c8a:	e01e      	b.n	8002cca <HAL_ADC_ConfigChannel+0x312>
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	2102      	movs	r1, #2
 8002c92:	4618      	mov	r0, r3
 8002c94:	f7ff fa0e 	bl	80020b4 <LL_ADC_GetOffsetChannel>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c9e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002ca2:	fa93 f3a3 	rbit	r3, r3
 8002ca6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8002caa:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002cae:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8002cb2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d101      	bne.n	8002cbe <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 8002cba:	2320      	movs	r3, #32
 8002cbc:	e004      	b.n	8002cc8 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8002cbe:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002cc2:	fab3 f383 	clz	r3, r3
 8002cc6:	b2db      	uxtb	r3, r3
 8002cc8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d105      	bne.n	8002ce2 <HAL_ADC_ConfigChannel+0x32a>
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	0e9b      	lsrs	r3, r3, #26
 8002cdc:	f003 031f 	and.w	r3, r3, #31
 8002ce0:	e016      	b.n	8002d10 <HAL_ADC_ConfigChannel+0x358>
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cea:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002cee:	fa93 f3a3 	rbit	r3, r3
 8002cf2:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8002cf4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002cf6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8002cfa:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d101      	bne.n	8002d06 <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 8002d02:	2320      	movs	r3, #32
 8002d04:	e004      	b.n	8002d10 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 8002d06:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002d0a:	fab3 f383 	clz	r3, r3
 8002d0e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002d10:	429a      	cmp	r2, r3
 8002d12:	d106      	bne.n	8002d22 <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	2200      	movs	r2, #0
 8002d1a:	2102      	movs	r1, #2
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	f7ff f9df 	bl	80020e0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	2103      	movs	r1, #3
 8002d28:	4618      	mov	r0, r3
 8002d2a:	f7ff f9c3 	bl	80020b4 <LL_ADC_GetOffsetChannel>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d10a      	bne.n	8002d4e <HAL_ADC_ConfigChannel+0x396>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	2103      	movs	r1, #3
 8002d3e:	4618      	mov	r0, r3
 8002d40:	f7ff f9b8 	bl	80020b4 <LL_ADC_GetOffsetChannel>
 8002d44:	4603      	mov	r3, r0
 8002d46:	0e9b      	lsrs	r3, r3, #26
 8002d48:	f003 021f 	and.w	r2, r3, #31
 8002d4c:	e017      	b.n	8002d7e <HAL_ADC_ConfigChannel+0x3c6>
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	2103      	movs	r1, #3
 8002d54:	4618      	mov	r0, r3
 8002d56:	f7ff f9ad 	bl	80020b4 <LL_ADC_GetOffsetChannel>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d5e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002d60:	fa93 f3a3 	rbit	r3, r3
 8002d64:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8002d66:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002d68:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8002d6a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d101      	bne.n	8002d74 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8002d70:	2320      	movs	r3, #32
 8002d72:	e003      	b.n	8002d7c <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8002d74:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002d76:	fab3 f383 	clz	r3, r3
 8002d7a:	b2db      	uxtb	r3, r3
 8002d7c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d105      	bne.n	8002d96 <HAL_ADC_ConfigChannel+0x3de>
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	0e9b      	lsrs	r3, r3, #26
 8002d90:	f003 031f 	and.w	r3, r3, #31
 8002d94:	e011      	b.n	8002dba <HAL_ADC_ConfigChannel+0x402>
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d9c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002d9e:	fa93 f3a3 	rbit	r3, r3
 8002da2:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8002da4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002da6:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8002da8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d101      	bne.n	8002db2 <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8002dae:	2320      	movs	r3, #32
 8002db0:	e003      	b.n	8002dba <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8002db2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002db4:	fab3 f383 	clz	r3, r3
 8002db8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002dba:	429a      	cmp	r2, r3
 8002dbc:	d106      	bne.n	8002dcc <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	2103      	movs	r1, #3
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	f7ff f98a 	bl	80020e0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	f7ff faad 	bl	8002330 <LL_ADC_IsEnabled>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	f040 813f 	bne.w	800305c <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6818      	ldr	r0, [r3, #0]
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	6819      	ldr	r1, [r3, #0]
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	68db      	ldr	r3, [r3, #12]
 8002dea:	461a      	mov	r2, r3
 8002dec:	f7ff f9fe 	bl	80021ec <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	68db      	ldr	r3, [r3, #12]
 8002df4:	4a8e      	ldr	r2, [pc, #568]	; (8003030 <HAL_ADC_ConfigChannel+0x678>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	f040 8130 	bne.w	800305c <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d10b      	bne.n	8002e24 <HAL_ADC_ConfigChannel+0x46c>
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	0e9b      	lsrs	r3, r3, #26
 8002e12:	3301      	adds	r3, #1
 8002e14:	f003 031f 	and.w	r3, r3, #31
 8002e18:	2b09      	cmp	r3, #9
 8002e1a:	bf94      	ite	ls
 8002e1c:	2301      	movls	r3, #1
 8002e1e:	2300      	movhi	r3, #0
 8002e20:	b2db      	uxtb	r3, r3
 8002e22:	e019      	b.n	8002e58 <HAL_ADC_ConfigChannel+0x4a0>
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e2a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002e2c:	fa93 f3a3 	rbit	r3, r3
 8002e30:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8002e32:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002e34:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8002e36:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d101      	bne.n	8002e40 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8002e3c:	2320      	movs	r3, #32
 8002e3e:	e003      	b.n	8002e48 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8002e40:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002e42:	fab3 f383 	clz	r3, r3
 8002e46:	b2db      	uxtb	r3, r3
 8002e48:	3301      	adds	r3, #1
 8002e4a:	f003 031f 	and.w	r3, r3, #31
 8002e4e:	2b09      	cmp	r3, #9
 8002e50:	bf94      	ite	ls
 8002e52:	2301      	movls	r3, #1
 8002e54:	2300      	movhi	r3, #0
 8002e56:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d079      	beq.n	8002f50 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d107      	bne.n	8002e78 <HAL_ADC_ConfigChannel+0x4c0>
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	0e9b      	lsrs	r3, r3, #26
 8002e6e:	3301      	adds	r3, #1
 8002e70:	069b      	lsls	r3, r3, #26
 8002e72:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002e76:	e015      	b.n	8002ea4 <HAL_ADC_ConfigChannel+0x4ec>
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e7e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002e80:	fa93 f3a3 	rbit	r3, r3
 8002e84:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002e86:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002e88:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8002e8a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d101      	bne.n	8002e94 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8002e90:	2320      	movs	r3, #32
 8002e92:	e003      	b.n	8002e9c <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8002e94:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002e96:	fab3 f383 	clz	r3, r3
 8002e9a:	b2db      	uxtb	r3, r3
 8002e9c:	3301      	adds	r3, #1
 8002e9e:	069b      	lsls	r3, r3, #26
 8002ea0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d109      	bne.n	8002ec4 <HAL_ADC_ConfigChannel+0x50c>
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	0e9b      	lsrs	r3, r3, #26
 8002eb6:	3301      	adds	r3, #1
 8002eb8:	f003 031f 	and.w	r3, r3, #31
 8002ebc:	2101      	movs	r1, #1
 8002ebe:	fa01 f303 	lsl.w	r3, r1, r3
 8002ec2:	e017      	b.n	8002ef4 <HAL_ADC_ConfigChannel+0x53c>
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002ecc:	fa93 f3a3 	rbit	r3, r3
 8002ed0:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8002ed2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ed4:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002ed6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d101      	bne.n	8002ee0 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8002edc:	2320      	movs	r3, #32
 8002ede:	e003      	b.n	8002ee8 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 8002ee0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ee2:	fab3 f383 	clz	r3, r3
 8002ee6:	b2db      	uxtb	r3, r3
 8002ee8:	3301      	adds	r3, #1
 8002eea:	f003 031f 	and.w	r3, r3, #31
 8002eee:	2101      	movs	r1, #1
 8002ef0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ef4:	ea42 0103 	orr.w	r1, r2, r3
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d10a      	bne.n	8002f1a <HAL_ADC_ConfigChannel+0x562>
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	0e9b      	lsrs	r3, r3, #26
 8002f0a:	3301      	adds	r3, #1
 8002f0c:	f003 021f 	and.w	r2, r3, #31
 8002f10:	4613      	mov	r3, r2
 8002f12:	005b      	lsls	r3, r3, #1
 8002f14:	4413      	add	r3, r2
 8002f16:	051b      	lsls	r3, r3, #20
 8002f18:	e018      	b.n	8002f4c <HAL_ADC_ConfigChannel+0x594>
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f22:	fa93 f3a3 	rbit	r3, r3
 8002f26:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002f28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f2a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8002f2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d101      	bne.n	8002f36 <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 8002f32:	2320      	movs	r3, #32
 8002f34:	e003      	b.n	8002f3e <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8002f36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f38:	fab3 f383 	clz	r3, r3
 8002f3c:	b2db      	uxtb	r3, r3
 8002f3e:	3301      	adds	r3, #1
 8002f40:	f003 021f 	and.w	r2, r3, #31
 8002f44:	4613      	mov	r3, r2
 8002f46:	005b      	lsls	r3, r3, #1
 8002f48:	4413      	add	r3, r2
 8002f4a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002f4c:	430b      	orrs	r3, r1
 8002f4e:	e080      	b.n	8003052 <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d107      	bne.n	8002f6c <HAL_ADC_ConfigChannel+0x5b4>
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	0e9b      	lsrs	r3, r3, #26
 8002f62:	3301      	adds	r3, #1
 8002f64:	069b      	lsls	r3, r3, #26
 8002f66:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002f6a:	e015      	b.n	8002f98 <HAL_ADC_ConfigChannel+0x5e0>
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f74:	fa93 f3a3 	rbit	r3, r3
 8002f78:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8002f7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f7c:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8002f7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d101      	bne.n	8002f88 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8002f84:	2320      	movs	r3, #32
 8002f86:	e003      	b.n	8002f90 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8002f88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f8a:	fab3 f383 	clz	r3, r3
 8002f8e:	b2db      	uxtb	r3, r3
 8002f90:	3301      	adds	r3, #1
 8002f92:	069b      	lsls	r3, r3, #26
 8002f94:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d109      	bne.n	8002fb8 <HAL_ADC_ConfigChannel+0x600>
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	0e9b      	lsrs	r3, r3, #26
 8002faa:	3301      	adds	r3, #1
 8002fac:	f003 031f 	and.w	r3, r3, #31
 8002fb0:	2101      	movs	r1, #1
 8002fb2:	fa01 f303 	lsl.w	r3, r1, r3
 8002fb6:	e017      	b.n	8002fe8 <HAL_ADC_ConfigChannel+0x630>
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fbe:	6a3b      	ldr	r3, [r7, #32]
 8002fc0:	fa93 f3a3 	rbit	r3, r3
 8002fc4:	61fb      	str	r3, [r7, #28]
  return result;
 8002fc6:	69fb      	ldr	r3, [r7, #28]
 8002fc8:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002fca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d101      	bne.n	8002fd4 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8002fd0:	2320      	movs	r3, #32
 8002fd2:	e003      	b.n	8002fdc <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8002fd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fd6:	fab3 f383 	clz	r3, r3
 8002fda:	b2db      	uxtb	r3, r3
 8002fdc:	3301      	adds	r3, #1
 8002fde:	f003 031f 	and.w	r3, r3, #31
 8002fe2:	2101      	movs	r1, #1
 8002fe4:	fa01 f303 	lsl.w	r3, r1, r3
 8002fe8:	ea42 0103 	orr.w	r1, r2, r3
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d10d      	bne.n	8003014 <HAL_ADC_ConfigChannel+0x65c>
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	0e9b      	lsrs	r3, r3, #26
 8002ffe:	3301      	adds	r3, #1
 8003000:	f003 021f 	and.w	r2, r3, #31
 8003004:	4613      	mov	r3, r2
 8003006:	005b      	lsls	r3, r3, #1
 8003008:	4413      	add	r3, r2
 800300a:	3b1e      	subs	r3, #30
 800300c:	051b      	lsls	r3, r3, #20
 800300e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003012:	e01d      	b.n	8003050 <HAL_ADC_ConfigChannel+0x698>
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800301a:	697b      	ldr	r3, [r7, #20]
 800301c:	fa93 f3a3 	rbit	r3, r3
 8003020:	613b      	str	r3, [r7, #16]
  return result;
 8003022:	693b      	ldr	r3, [r7, #16]
 8003024:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003026:	69bb      	ldr	r3, [r7, #24]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d103      	bne.n	8003034 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 800302c:	2320      	movs	r3, #32
 800302e:	e005      	b.n	800303c <HAL_ADC_ConfigChannel+0x684>
 8003030:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003034:	69bb      	ldr	r3, [r7, #24]
 8003036:	fab3 f383 	clz	r3, r3
 800303a:	b2db      	uxtb	r3, r3
 800303c:	3301      	adds	r3, #1
 800303e:	f003 021f 	and.w	r2, r3, #31
 8003042:	4613      	mov	r3, r2
 8003044:	005b      	lsls	r3, r3, #1
 8003046:	4413      	add	r3, r2
 8003048:	3b1e      	subs	r3, #30
 800304a:	051b      	lsls	r3, r3, #20
 800304c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003050:	430b      	orrs	r3, r1
 8003052:	683a      	ldr	r2, [r7, #0]
 8003054:	6892      	ldr	r2, [r2, #8]
 8003056:	4619      	mov	r1, r3
 8003058:	f7ff f89c 	bl	8002194 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	681a      	ldr	r2, [r3, #0]
 8003060:	4b44      	ldr	r3, [pc, #272]	; (8003174 <HAL_ADC_ConfigChannel+0x7bc>)
 8003062:	4013      	ands	r3, r2
 8003064:	2b00      	cmp	r3, #0
 8003066:	d07a      	beq.n	800315e <HAL_ADC_ConfigChannel+0x7a6>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003068:	4843      	ldr	r0, [pc, #268]	; (8003178 <HAL_ADC_ConfigChannel+0x7c0>)
 800306a:	f7fe fff1 	bl	8002050 <LL_ADC_GetCommonPathInternalCh>
 800306e:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	4a41      	ldr	r2, [pc, #260]	; (800317c <HAL_ADC_ConfigChannel+0x7c4>)
 8003078:	4293      	cmp	r3, r2
 800307a:	d12c      	bne.n	80030d6 <HAL_ADC_ConfigChannel+0x71e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800307c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003080:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003084:	2b00      	cmp	r3, #0
 8003086:	d126      	bne.n	80030d6 <HAL_ADC_ConfigChannel+0x71e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4a3c      	ldr	r2, [pc, #240]	; (8003180 <HAL_ADC_ConfigChannel+0x7c8>)
 800308e:	4293      	cmp	r3, r2
 8003090:	d004      	beq.n	800309c <HAL_ADC_ConfigChannel+0x6e4>
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4a3b      	ldr	r2, [pc, #236]	; (8003184 <HAL_ADC_ConfigChannel+0x7cc>)
 8003098:	4293      	cmp	r3, r2
 800309a:	d15d      	bne.n	8003158 <HAL_ADC_ConfigChannel+0x7a0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800309c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80030a0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80030a4:	4619      	mov	r1, r3
 80030a6:	4834      	ldr	r0, [pc, #208]	; (8003178 <HAL_ADC_ConfigChannel+0x7c0>)
 80030a8:	f7fe ffbf 	bl	800202a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80030ac:	4b36      	ldr	r3, [pc, #216]	; (8003188 <HAL_ADC_ConfigChannel+0x7d0>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	099b      	lsrs	r3, r3, #6
 80030b2:	4a36      	ldr	r2, [pc, #216]	; (800318c <HAL_ADC_ConfigChannel+0x7d4>)
 80030b4:	fba2 2303 	umull	r2, r3, r2, r3
 80030b8:	099b      	lsrs	r3, r3, #6
 80030ba:	1c5a      	adds	r2, r3, #1
 80030bc:	4613      	mov	r3, r2
 80030be:	005b      	lsls	r3, r3, #1
 80030c0:	4413      	add	r3, r2
 80030c2:	009b      	lsls	r3, r3, #2
 80030c4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80030c6:	e002      	b.n	80030ce <HAL_ADC_ConfigChannel+0x716>
          {
            wait_loop_index--;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	3b01      	subs	r3, #1
 80030cc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d1f9      	bne.n	80030c8 <HAL_ADC_ConfigChannel+0x710>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80030d4:	e040      	b.n	8003158 <HAL_ADC_ConfigChannel+0x7a0>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4a2d      	ldr	r2, [pc, #180]	; (8003190 <HAL_ADC_ConfigChannel+0x7d8>)
 80030dc:	4293      	cmp	r3, r2
 80030de:	d118      	bne.n	8003112 <HAL_ADC_ConfigChannel+0x75a>
 80030e0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80030e4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d112      	bne.n	8003112 <HAL_ADC_ConfigChannel+0x75a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a23      	ldr	r2, [pc, #140]	; (8003180 <HAL_ADC_ConfigChannel+0x7c8>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d004      	beq.n	8003100 <HAL_ADC_ConfigChannel+0x748>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4a22      	ldr	r2, [pc, #136]	; (8003184 <HAL_ADC_ConfigChannel+0x7cc>)
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d12d      	bne.n	800315c <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003100:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003104:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003108:	4619      	mov	r1, r3
 800310a:	481b      	ldr	r0, [pc, #108]	; (8003178 <HAL_ADC_ConfigChannel+0x7c0>)
 800310c:	f7fe ff8d 	bl	800202a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003110:	e024      	b.n	800315c <HAL_ADC_ConfigChannel+0x7a4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4a1f      	ldr	r2, [pc, #124]	; (8003194 <HAL_ADC_ConfigChannel+0x7dc>)
 8003118:	4293      	cmp	r3, r2
 800311a:	d120      	bne.n	800315e <HAL_ADC_ConfigChannel+0x7a6>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800311c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003120:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003124:	2b00      	cmp	r3, #0
 8003126:	d11a      	bne.n	800315e <HAL_ADC_ConfigChannel+0x7a6>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4a14      	ldr	r2, [pc, #80]	; (8003180 <HAL_ADC_ConfigChannel+0x7c8>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d115      	bne.n	800315e <HAL_ADC_ConfigChannel+0x7a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003132:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003136:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800313a:	4619      	mov	r1, r3
 800313c:	480e      	ldr	r0, [pc, #56]	; (8003178 <HAL_ADC_ConfigChannel+0x7c0>)
 800313e:	f7fe ff74 	bl	800202a <LL_ADC_SetCommonPathInternalCh>
 8003142:	e00c      	b.n	800315e <HAL_ADC_ConfigChannel+0x7a6>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003148:	f043 0220 	orr.w	r2, r3, #32
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003150:	2301      	movs	r3, #1
 8003152:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8003156:	e002      	b.n	800315e <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003158:	bf00      	nop
 800315a:	e000      	b.n	800315e <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800315c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2200      	movs	r2, #0
 8003162:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003166:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 800316a:	4618      	mov	r0, r3
 800316c:	37d8      	adds	r7, #216	; 0xd8
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}
 8003172:	bf00      	nop
 8003174:	80080000 	.word	0x80080000
 8003178:	50040300 	.word	0x50040300
 800317c:	c7520000 	.word	0xc7520000
 8003180:	50040000 	.word	0x50040000
 8003184:	50040200 	.word	0x50040200
 8003188:	20000000 	.word	0x20000000
 800318c:	053e2d63 	.word	0x053e2d63
 8003190:	cb840000 	.word	0xcb840000
 8003194:	80000001 	.word	0x80000001

08003198 <HAL_ADC_GetState>:
  *           " if ((HAL_ADC_GetState(hadc1) & HAL_ADC_STATE_AWD1) != 0UL) "
  * @param hadc ADC handle
  * @retval ADC handle state (bitfield on 32 bits)
  */
uint32_t HAL_ADC_GetState(ADC_HandleTypeDef *hadc)
{
 8003198:	b480      	push	{r7}
 800319a:	b083      	sub	sp, #12
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Return ADC handle state */
  return hadc->State;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 80031a4:	4618      	mov	r0, r3
 80031a6:	370c      	adds	r7, #12
 80031a8:	46bd      	mov	sp, r7
 80031aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ae:	4770      	bx	lr

080031b0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b084      	sub	sp, #16
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80031b8:	2300      	movs	r3, #0
 80031ba:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4618      	mov	r0, r3
 80031c2:	f7ff f8b5 	bl	8002330 <LL_ADC_IsEnabled>
 80031c6:	4603      	mov	r3, r0
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d169      	bne.n	80032a0 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	689a      	ldr	r2, [r3, #8]
 80031d2:	4b36      	ldr	r3, [pc, #216]	; (80032ac <ADC_Enable+0xfc>)
 80031d4:	4013      	ands	r3, r2
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d00d      	beq.n	80031f6 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031de:	f043 0210 	orr.w	r2, r3, #16
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031ea:	f043 0201 	orr.w	r2, r3, #1
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 80031f2:	2301      	movs	r3, #1
 80031f4:	e055      	b.n	80032a2 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4618      	mov	r0, r3
 80031fc:	f7ff f884 	bl	8002308 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003200:	482b      	ldr	r0, [pc, #172]	; (80032b0 <ADC_Enable+0x100>)
 8003202:	f7fe ff25 	bl	8002050 <LL_ADC_GetCommonPathInternalCh>
 8003206:	4603      	mov	r3, r0
 8003208:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800320c:	2b00      	cmp	r3, #0
 800320e:	d013      	beq.n	8003238 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003210:	4b28      	ldr	r3, [pc, #160]	; (80032b4 <ADC_Enable+0x104>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	099b      	lsrs	r3, r3, #6
 8003216:	4a28      	ldr	r2, [pc, #160]	; (80032b8 <ADC_Enable+0x108>)
 8003218:	fba2 2303 	umull	r2, r3, r2, r3
 800321c:	099b      	lsrs	r3, r3, #6
 800321e:	1c5a      	adds	r2, r3, #1
 8003220:	4613      	mov	r3, r2
 8003222:	005b      	lsls	r3, r3, #1
 8003224:	4413      	add	r3, r2
 8003226:	009b      	lsls	r3, r3, #2
 8003228:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 800322a:	e002      	b.n	8003232 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	3b01      	subs	r3, #1
 8003230:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8003232:	68bb      	ldr	r3, [r7, #8]
 8003234:	2b00      	cmp	r3, #0
 8003236:	d1f9      	bne.n	800322c <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003238:	f7fe feb4 	bl	8001fa4 <HAL_GetTick>
 800323c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800323e:	e028      	b.n	8003292 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4618      	mov	r0, r3
 8003246:	f7ff f873 	bl	8002330 <LL_ADC_IsEnabled>
 800324a:	4603      	mov	r3, r0
 800324c:	2b00      	cmp	r3, #0
 800324e:	d104      	bne.n	800325a <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4618      	mov	r0, r3
 8003256:	f7ff f857 	bl	8002308 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800325a:	f7fe fea3 	bl	8001fa4 <HAL_GetTick>
 800325e:	4602      	mov	r2, r0
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	1ad3      	subs	r3, r2, r3
 8003264:	2b02      	cmp	r3, #2
 8003266:	d914      	bls.n	8003292 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f003 0301 	and.w	r3, r3, #1
 8003272:	2b01      	cmp	r3, #1
 8003274:	d00d      	beq.n	8003292 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800327a:	f043 0210 	orr.w	r2, r3, #16
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003286:	f043 0201 	orr.w	r2, r3, #1
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800328e:	2301      	movs	r3, #1
 8003290:	e007      	b.n	80032a2 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f003 0301 	and.w	r3, r3, #1
 800329c:	2b01      	cmp	r3, #1
 800329e:	d1cf      	bne.n	8003240 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80032a0:	2300      	movs	r3, #0
}
 80032a2:	4618      	mov	r0, r3
 80032a4:	3710      	adds	r7, #16
 80032a6:	46bd      	mov	sp, r7
 80032a8:	bd80      	pop	{r7, pc}
 80032aa:	bf00      	nop
 80032ac:	8000003f 	.word	0x8000003f
 80032b0:	50040300 	.word	0x50040300
 80032b4:	20000000 	.word	0x20000000
 80032b8:	053e2d63 	.word	0x053e2d63

080032bc <LL_ADC_IsEnabled>:
{
 80032bc:	b480      	push	{r7}
 80032be:	b083      	sub	sp, #12
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	f003 0301 	and.w	r3, r3, #1
 80032cc:	2b01      	cmp	r3, #1
 80032ce:	d101      	bne.n	80032d4 <LL_ADC_IsEnabled+0x18>
 80032d0:	2301      	movs	r3, #1
 80032d2:	e000      	b.n	80032d6 <LL_ADC_IsEnabled+0x1a>
 80032d4:	2300      	movs	r3, #0
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	370c      	adds	r7, #12
 80032da:	46bd      	mov	sp, r7
 80032dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e0:	4770      	bx	lr

080032e2 <LL_ADC_REG_IsConversionOngoing>:
{
 80032e2:	b480      	push	{r7}
 80032e4:	b083      	sub	sp, #12
 80032e6:	af00      	add	r7, sp, #0
 80032e8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	689b      	ldr	r3, [r3, #8]
 80032ee:	f003 0304 	and.w	r3, r3, #4
 80032f2:	2b04      	cmp	r3, #4
 80032f4:	d101      	bne.n	80032fa <LL_ADC_REG_IsConversionOngoing+0x18>
 80032f6:	2301      	movs	r3, #1
 80032f8:	e000      	b.n	80032fc <LL_ADC_REG_IsConversionOngoing+0x1a>
 80032fa:	2300      	movs	r3, #0
}
 80032fc:	4618      	mov	r0, r3
 80032fe:	370c      	adds	r7, #12
 8003300:	46bd      	mov	sp, r7
 8003302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003306:	4770      	bx	lr

08003308 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003308:	b590      	push	{r4, r7, lr}
 800330a:	b09f      	sub	sp, #124	; 0x7c
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
 8003310:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003312:	2300      	movs	r3, #0
 8003314:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800331e:	2b01      	cmp	r3, #1
 8003320:	d101      	bne.n	8003326 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003322:	2302      	movs	r3, #2
 8003324:	e093      	b.n	800344e <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2201      	movs	r2, #1
 800332a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 800332e:	2300      	movs	r3, #0
 8003330:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8003332:	2300      	movs	r3, #0
 8003334:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4a47      	ldr	r2, [pc, #284]	; (8003458 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800333c:	4293      	cmp	r3, r2
 800333e:	d102      	bne.n	8003346 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003340:	4b46      	ldr	r3, [pc, #280]	; (800345c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003342:	60bb      	str	r3, [r7, #8]
 8003344:	e001      	b.n	800334a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003346:	2300      	movs	r3, #0
 8003348:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800334a:	68bb      	ldr	r3, [r7, #8]
 800334c:	2b00      	cmp	r3, #0
 800334e:	d10b      	bne.n	8003368 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003354:	f043 0220 	orr.w	r2, r3, #32
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2200      	movs	r2, #0
 8003360:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8003364:	2301      	movs	r3, #1
 8003366:	e072      	b.n	800344e <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003368:	68bb      	ldr	r3, [r7, #8]
 800336a:	4618      	mov	r0, r3
 800336c:	f7ff ffb9 	bl	80032e2 <LL_ADC_REG_IsConversionOngoing>
 8003370:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4618      	mov	r0, r3
 8003378:	f7ff ffb3 	bl	80032e2 <LL_ADC_REG_IsConversionOngoing>
 800337c:	4603      	mov	r3, r0
 800337e:	2b00      	cmp	r3, #0
 8003380:	d154      	bne.n	800342c <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8003382:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003384:	2b00      	cmp	r3, #0
 8003386:	d151      	bne.n	800342c <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003388:	4b35      	ldr	r3, [pc, #212]	; (8003460 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 800338a:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d02c      	beq.n	80033ee <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003394:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003396:	689b      	ldr	r3, [r3, #8]
 8003398:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	6859      	ldr	r1, [r3, #4]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80033a6:	035b      	lsls	r3, r3, #13
 80033a8:	430b      	orrs	r3, r1
 80033aa:	431a      	orrs	r2, r3
 80033ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80033ae:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80033b0:	4829      	ldr	r0, [pc, #164]	; (8003458 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80033b2:	f7ff ff83 	bl	80032bc <LL_ADC_IsEnabled>
 80033b6:	4604      	mov	r4, r0
 80033b8:	4828      	ldr	r0, [pc, #160]	; (800345c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80033ba:	f7ff ff7f 	bl	80032bc <LL_ADC_IsEnabled>
 80033be:	4603      	mov	r3, r0
 80033c0:	431c      	orrs	r4, r3
 80033c2:	4828      	ldr	r0, [pc, #160]	; (8003464 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80033c4:	f7ff ff7a 	bl	80032bc <LL_ADC_IsEnabled>
 80033c8:	4603      	mov	r3, r0
 80033ca:	4323      	orrs	r3, r4
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d137      	bne.n	8003440 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80033d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80033d2:	689b      	ldr	r3, [r3, #8]
 80033d4:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80033d8:	f023 030f 	bic.w	r3, r3, #15
 80033dc:	683a      	ldr	r2, [r7, #0]
 80033de:	6811      	ldr	r1, [r2, #0]
 80033e0:	683a      	ldr	r2, [r7, #0]
 80033e2:	6892      	ldr	r2, [r2, #8]
 80033e4:	430a      	orrs	r2, r1
 80033e6:	431a      	orrs	r2, r3
 80033e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80033ea:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80033ec:	e028      	b.n	8003440 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80033ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80033f0:	689b      	ldr	r3, [r3, #8]
 80033f2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80033f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80033f8:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80033fa:	4817      	ldr	r0, [pc, #92]	; (8003458 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80033fc:	f7ff ff5e 	bl	80032bc <LL_ADC_IsEnabled>
 8003400:	4604      	mov	r4, r0
 8003402:	4816      	ldr	r0, [pc, #88]	; (800345c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003404:	f7ff ff5a 	bl	80032bc <LL_ADC_IsEnabled>
 8003408:	4603      	mov	r3, r0
 800340a:	431c      	orrs	r4, r3
 800340c:	4815      	ldr	r0, [pc, #84]	; (8003464 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 800340e:	f7ff ff55 	bl	80032bc <LL_ADC_IsEnabled>
 8003412:	4603      	mov	r3, r0
 8003414:	4323      	orrs	r3, r4
 8003416:	2b00      	cmp	r3, #0
 8003418:	d112      	bne.n	8003440 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800341a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800341c:	689b      	ldr	r3, [r3, #8]
 800341e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003422:	f023 030f 	bic.w	r3, r3, #15
 8003426:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003428:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800342a:	e009      	b.n	8003440 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003430:	f043 0220 	orr.w	r2, r3, #32
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003438:	2301      	movs	r3, #1
 800343a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 800343e:	e000      	b.n	8003442 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003440:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2200      	movs	r2, #0
 8003446:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800344a:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 800344e:	4618      	mov	r0, r3
 8003450:	377c      	adds	r7, #124	; 0x7c
 8003452:	46bd      	mov	sp, r7
 8003454:	bd90      	pop	{r4, r7, pc}
 8003456:	bf00      	nop
 8003458:	50040000 	.word	0x50040000
 800345c:	50040100 	.word	0x50040100
 8003460:	50040300 	.word	0x50040300
 8003464:	50040200 	.word	0x50040200

08003468 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003468:	b480      	push	{r7}
 800346a:	b085      	sub	sp, #20
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	f003 0307 	and.w	r3, r3, #7
 8003476:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003478:	4b0c      	ldr	r3, [pc, #48]	; (80034ac <__NVIC_SetPriorityGrouping+0x44>)
 800347a:	68db      	ldr	r3, [r3, #12]
 800347c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800347e:	68ba      	ldr	r2, [r7, #8]
 8003480:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003484:	4013      	ands	r3, r2
 8003486:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003490:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003494:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003498:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800349a:	4a04      	ldr	r2, [pc, #16]	; (80034ac <__NVIC_SetPriorityGrouping+0x44>)
 800349c:	68bb      	ldr	r3, [r7, #8]
 800349e:	60d3      	str	r3, [r2, #12]
}
 80034a0:	bf00      	nop
 80034a2:	3714      	adds	r7, #20
 80034a4:	46bd      	mov	sp, r7
 80034a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034aa:	4770      	bx	lr
 80034ac:	e000ed00 	.word	0xe000ed00

080034b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80034b0:	b480      	push	{r7}
 80034b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80034b4:	4b04      	ldr	r3, [pc, #16]	; (80034c8 <__NVIC_GetPriorityGrouping+0x18>)
 80034b6:	68db      	ldr	r3, [r3, #12]
 80034b8:	0a1b      	lsrs	r3, r3, #8
 80034ba:	f003 0307 	and.w	r3, r3, #7
}
 80034be:	4618      	mov	r0, r3
 80034c0:	46bd      	mov	sp, r7
 80034c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c6:	4770      	bx	lr
 80034c8:	e000ed00 	.word	0xe000ed00

080034cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034cc:	b480      	push	{r7}
 80034ce:	b083      	sub	sp, #12
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	4603      	mov	r3, r0
 80034d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034da:	2b00      	cmp	r3, #0
 80034dc:	db0b      	blt.n	80034f6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034de:	79fb      	ldrb	r3, [r7, #7]
 80034e0:	f003 021f 	and.w	r2, r3, #31
 80034e4:	4907      	ldr	r1, [pc, #28]	; (8003504 <__NVIC_EnableIRQ+0x38>)
 80034e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034ea:	095b      	lsrs	r3, r3, #5
 80034ec:	2001      	movs	r0, #1
 80034ee:	fa00 f202 	lsl.w	r2, r0, r2
 80034f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80034f6:	bf00      	nop
 80034f8:	370c      	adds	r7, #12
 80034fa:	46bd      	mov	sp, r7
 80034fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003500:	4770      	bx	lr
 8003502:	bf00      	nop
 8003504:	e000e100 	.word	0xe000e100

08003508 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003508:	b480      	push	{r7}
 800350a:	b083      	sub	sp, #12
 800350c:	af00      	add	r7, sp, #0
 800350e:	4603      	mov	r3, r0
 8003510:	6039      	str	r1, [r7, #0]
 8003512:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003514:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003518:	2b00      	cmp	r3, #0
 800351a:	db0a      	blt.n	8003532 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	b2da      	uxtb	r2, r3
 8003520:	490c      	ldr	r1, [pc, #48]	; (8003554 <__NVIC_SetPriority+0x4c>)
 8003522:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003526:	0112      	lsls	r2, r2, #4
 8003528:	b2d2      	uxtb	r2, r2
 800352a:	440b      	add	r3, r1
 800352c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003530:	e00a      	b.n	8003548 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	b2da      	uxtb	r2, r3
 8003536:	4908      	ldr	r1, [pc, #32]	; (8003558 <__NVIC_SetPriority+0x50>)
 8003538:	79fb      	ldrb	r3, [r7, #7]
 800353a:	f003 030f 	and.w	r3, r3, #15
 800353e:	3b04      	subs	r3, #4
 8003540:	0112      	lsls	r2, r2, #4
 8003542:	b2d2      	uxtb	r2, r2
 8003544:	440b      	add	r3, r1
 8003546:	761a      	strb	r2, [r3, #24]
}
 8003548:	bf00      	nop
 800354a:	370c      	adds	r7, #12
 800354c:	46bd      	mov	sp, r7
 800354e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003552:	4770      	bx	lr
 8003554:	e000e100 	.word	0xe000e100
 8003558:	e000ed00 	.word	0xe000ed00

0800355c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800355c:	b480      	push	{r7}
 800355e:	b089      	sub	sp, #36	; 0x24
 8003560:	af00      	add	r7, sp, #0
 8003562:	60f8      	str	r0, [r7, #12]
 8003564:	60b9      	str	r1, [r7, #8]
 8003566:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	f003 0307 	and.w	r3, r3, #7
 800356e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003570:	69fb      	ldr	r3, [r7, #28]
 8003572:	f1c3 0307 	rsb	r3, r3, #7
 8003576:	2b04      	cmp	r3, #4
 8003578:	bf28      	it	cs
 800357a:	2304      	movcs	r3, #4
 800357c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800357e:	69fb      	ldr	r3, [r7, #28]
 8003580:	3304      	adds	r3, #4
 8003582:	2b06      	cmp	r3, #6
 8003584:	d902      	bls.n	800358c <NVIC_EncodePriority+0x30>
 8003586:	69fb      	ldr	r3, [r7, #28]
 8003588:	3b03      	subs	r3, #3
 800358a:	e000      	b.n	800358e <NVIC_EncodePriority+0x32>
 800358c:	2300      	movs	r3, #0
 800358e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003590:	f04f 32ff 	mov.w	r2, #4294967295
 8003594:	69bb      	ldr	r3, [r7, #24]
 8003596:	fa02 f303 	lsl.w	r3, r2, r3
 800359a:	43da      	mvns	r2, r3
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	401a      	ands	r2, r3
 80035a0:	697b      	ldr	r3, [r7, #20]
 80035a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80035a4:	f04f 31ff 	mov.w	r1, #4294967295
 80035a8:	697b      	ldr	r3, [r7, #20]
 80035aa:	fa01 f303 	lsl.w	r3, r1, r3
 80035ae:	43d9      	mvns	r1, r3
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035b4:	4313      	orrs	r3, r2
         );
}
 80035b6:	4618      	mov	r0, r3
 80035b8:	3724      	adds	r7, #36	; 0x24
 80035ba:	46bd      	mov	sp, r7
 80035bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c0:	4770      	bx	lr
	...

080035c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b082      	sub	sp, #8
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	3b01      	subs	r3, #1
 80035d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80035d4:	d301      	bcc.n	80035da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80035d6:	2301      	movs	r3, #1
 80035d8:	e00f      	b.n	80035fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80035da:	4a0a      	ldr	r2, [pc, #40]	; (8003604 <SysTick_Config+0x40>)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	3b01      	subs	r3, #1
 80035e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80035e2:	210f      	movs	r1, #15
 80035e4:	f04f 30ff 	mov.w	r0, #4294967295
 80035e8:	f7ff ff8e 	bl	8003508 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80035ec:	4b05      	ldr	r3, [pc, #20]	; (8003604 <SysTick_Config+0x40>)
 80035ee:	2200      	movs	r2, #0
 80035f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80035f2:	4b04      	ldr	r3, [pc, #16]	; (8003604 <SysTick_Config+0x40>)
 80035f4:	2207      	movs	r2, #7
 80035f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80035f8:	2300      	movs	r3, #0
}
 80035fa:	4618      	mov	r0, r3
 80035fc:	3708      	adds	r7, #8
 80035fe:	46bd      	mov	sp, r7
 8003600:	bd80      	pop	{r7, pc}
 8003602:	bf00      	nop
 8003604:	e000e010 	.word	0xe000e010

08003608 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b082      	sub	sp, #8
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003610:	6878      	ldr	r0, [r7, #4]
 8003612:	f7ff ff29 	bl	8003468 <__NVIC_SetPriorityGrouping>
}
 8003616:	bf00      	nop
 8003618:	3708      	adds	r7, #8
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}

0800361e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800361e:	b580      	push	{r7, lr}
 8003620:	b086      	sub	sp, #24
 8003622:	af00      	add	r7, sp, #0
 8003624:	4603      	mov	r3, r0
 8003626:	60b9      	str	r1, [r7, #8]
 8003628:	607a      	str	r2, [r7, #4]
 800362a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800362c:	2300      	movs	r3, #0
 800362e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003630:	f7ff ff3e 	bl	80034b0 <__NVIC_GetPriorityGrouping>
 8003634:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003636:	687a      	ldr	r2, [r7, #4]
 8003638:	68b9      	ldr	r1, [r7, #8]
 800363a:	6978      	ldr	r0, [r7, #20]
 800363c:	f7ff ff8e 	bl	800355c <NVIC_EncodePriority>
 8003640:	4602      	mov	r2, r0
 8003642:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003646:	4611      	mov	r1, r2
 8003648:	4618      	mov	r0, r3
 800364a:	f7ff ff5d 	bl	8003508 <__NVIC_SetPriority>
}
 800364e:	bf00      	nop
 8003650:	3718      	adds	r7, #24
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}

08003656 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003656:	b580      	push	{r7, lr}
 8003658:	b082      	sub	sp, #8
 800365a:	af00      	add	r7, sp, #0
 800365c:	4603      	mov	r3, r0
 800365e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003660:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003664:	4618      	mov	r0, r3
 8003666:	f7ff ff31 	bl	80034cc <__NVIC_EnableIRQ>
}
 800366a:	bf00      	nop
 800366c:	3708      	adds	r7, #8
 800366e:	46bd      	mov	sp, r7
 8003670:	bd80      	pop	{r7, pc}

08003672 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003672:	b580      	push	{r7, lr}
 8003674:	b082      	sub	sp, #8
 8003676:	af00      	add	r7, sp, #0
 8003678:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800367a:	6878      	ldr	r0, [r7, #4]
 800367c:	f7ff ffa2 	bl	80035c4 <SysTick_Config>
 8003680:	4603      	mov	r3, r0
}
 8003682:	4618      	mov	r0, r3
 8003684:	3708      	adds	r7, #8
 8003686:	46bd      	mov	sp, r7
 8003688:	bd80      	pop	{r7, pc}
	...

0800368c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800368c:	b480      	push	{r7}
 800368e:	b087      	sub	sp, #28
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
 8003694:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003696:	2300      	movs	r3, #0
 8003698:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800369a:	e17f      	b.n	800399c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	681a      	ldr	r2, [r3, #0]
 80036a0:	2101      	movs	r1, #1
 80036a2:	697b      	ldr	r3, [r7, #20]
 80036a4:	fa01 f303 	lsl.w	r3, r1, r3
 80036a8:	4013      	ands	r3, r2
 80036aa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	f000 8171 	beq.w	8003996 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	f003 0303 	and.w	r3, r3, #3
 80036bc:	2b01      	cmp	r3, #1
 80036be:	d005      	beq.n	80036cc <HAL_GPIO_Init+0x40>
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	f003 0303 	and.w	r3, r3, #3
 80036c8:	2b02      	cmp	r3, #2
 80036ca:	d130      	bne.n	800372e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	689b      	ldr	r3, [r3, #8]
 80036d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80036d2:	697b      	ldr	r3, [r7, #20]
 80036d4:	005b      	lsls	r3, r3, #1
 80036d6:	2203      	movs	r2, #3
 80036d8:	fa02 f303 	lsl.w	r3, r2, r3
 80036dc:	43db      	mvns	r3, r3
 80036de:	693a      	ldr	r2, [r7, #16]
 80036e0:	4013      	ands	r3, r2
 80036e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	68da      	ldr	r2, [r3, #12]
 80036e8:	697b      	ldr	r3, [r7, #20]
 80036ea:	005b      	lsls	r3, r3, #1
 80036ec:	fa02 f303 	lsl.w	r3, r2, r3
 80036f0:	693a      	ldr	r2, [r7, #16]
 80036f2:	4313      	orrs	r3, r2
 80036f4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	693a      	ldr	r2, [r7, #16]
 80036fa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	685b      	ldr	r3, [r3, #4]
 8003700:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003702:	2201      	movs	r2, #1
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	fa02 f303 	lsl.w	r3, r2, r3
 800370a:	43db      	mvns	r3, r3
 800370c:	693a      	ldr	r2, [r7, #16]
 800370e:	4013      	ands	r3, r2
 8003710:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	685b      	ldr	r3, [r3, #4]
 8003716:	091b      	lsrs	r3, r3, #4
 8003718:	f003 0201 	and.w	r2, r3, #1
 800371c:	697b      	ldr	r3, [r7, #20]
 800371e:	fa02 f303 	lsl.w	r3, r2, r3
 8003722:	693a      	ldr	r2, [r7, #16]
 8003724:	4313      	orrs	r3, r2
 8003726:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	693a      	ldr	r2, [r7, #16]
 800372c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	685b      	ldr	r3, [r3, #4]
 8003732:	f003 0303 	and.w	r3, r3, #3
 8003736:	2b03      	cmp	r3, #3
 8003738:	d118      	bne.n	800376c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800373e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003740:	2201      	movs	r2, #1
 8003742:	697b      	ldr	r3, [r7, #20]
 8003744:	fa02 f303 	lsl.w	r3, r2, r3
 8003748:	43db      	mvns	r3, r3
 800374a:	693a      	ldr	r2, [r7, #16]
 800374c:	4013      	ands	r3, r2
 800374e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	08db      	lsrs	r3, r3, #3
 8003756:	f003 0201 	and.w	r2, r3, #1
 800375a:	697b      	ldr	r3, [r7, #20]
 800375c:	fa02 f303 	lsl.w	r3, r2, r3
 8003760:	693a      	ldr	r2, [r7, #16]
 8003762:	4313      	orrs	r3, r2
 8003764:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	693a      	ldr	r2, [r7, #16]
 800376a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	f003 0303 	and.w	r3, r3, #3
 8003774:	2b03      	cmp	r3, #3
 8003776:	d017      	beq.n	80037a8 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	68db      	ldr	r3, [r3, #12]
 800377c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800377e:	697b      	ldr	r3, [r7, #20]
 8003780:	005b      	lsls	r3, r3, #1
 8003782:	2203      	movs	r2, #3
 8003784:	fa02 f303 	lsl.w	r3, r2, r3
 8003788:	43db      	mvns	r3, r3
 800378a:	693a      	ldr	r2, [r7, #16]
 800378c:	4013      	ands	r3, r2
 800378e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	689a      	ldr	r2, [r3, #8]
 8003794:	697b      	ldr	r3, [r7, #20]
 8003796:	005b      	lsls	r3, r3, #1
 8003798:	fa02 f303 	lsl.w	r3, r2, r3
 800379c:	693a      	ldr	r2, [r7, #16]
 800379e:	4313      	orrs	r3, r2
 80037a0:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	693a      	ldr	r2, [r7, #16]
 80037a6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	685b      	ldr	r3, [r3, #4]
 80037ac:	f003 0303 	and.w	r3, r3, #3
 80037b0:	2b02      	cmp	r3, #2
 80037b2:	d123      	bne.n	80037fc <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80037b4:	697b      	ldr	r3, [r7, #20]
 80037b6:	08da      	lsrs	r2, r3, #3
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	3208      	adds	r2, #8
 80037bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80037c0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80037c2:	697b      	ldr	r3, [r7, #20]
 80037c4:	f003 0307 	and.w	r3, r3, #7
 80037c8:	009b      	lsls	r3, r3, #2
 80037ca:	220f      	movs	r2, #15
 80037cc:	fa02 f303 	lsl.w	r3, r2, r3
 80037d0:	43db      	mvns	r3, r3
 80037d2:	693a      	ldr	r2, [r7, #16]
 80037d4:	4013      	ands	r3, r2
 80037d6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	691a      	ldr	r2, [r3, #16]
 80037dc:	697b      	ldr	r3, [r7, #20]
 80037de:	f003 0307 	and.w	r3, r3, #7
 80037e2:	009b      	lsls	r3, r3, #2
 80037e4:	fa02 f303 	lsl.w	r3, r2, r3
 80037e8:	693a      	ldr	r2, [r7, #16]
 80037ea:	4313      	orrs	r3, r2
 80037ec:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80037ee:	697b      	ldr	r3, [r7, #20]
 80037f0:	08da      	lsrs	r2, r3, #3
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	3208      	adds	r2, #8
 80037f6:	6939      	ldr	r1, [r7, #16]
 80037f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	005b      	lsls	r3, r3, #1
 8003806:	2203      	movs	r2, #3
 8003808:	fa02 f303 	lsl.w	r3, r2, r3
 800380c:	43db      	mvns	r3, r3
 800380e:	693a      	ldr	r2, [r7, #16]
 8003810:	4013      	ands	r3, r2
 8003812:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	f003 0203 	and.w	r2, r3, #3
 800381c:	697b      	ldr	r3, [r7, #20]
 800381e:	005b      	lsls	r3, r3, #1
 8003820:	fa02 f303 	lsl.w	r3, r2, r3
 8003824:	693a      	ldr	r2, [r7, #16]
 8003826:	4313      	orrs	r3, r2
 8003828:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	693a      	ldr	r2, [r7, #16]
 800382e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	685b      	ldr	r3, [r3, #4]
 8003834:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003838:	2b00      	cmp	r3, #0
 800383a:	f000 80ac 	beq.w	8003996 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800383e:	4b5f      	ldr	r3, [pc, #380]	; (80039bc <HAL_GPIO_Init+0x330>)
 8003840:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003842:	4a5e      	ldr	r2, [pc, #376]	; (80039bc <HAL_GPIO_Init+0x330>)
 8003844:	f043 0301 	orr.w	r3, r3, #1
 8003848:	6613      	str	r3, [r2, #96]	; 0x60
 800384a:	4b5c      	ldr	r3, [pc, #368]	; (80039bc <HAL_GPIO_Init+0x330>)
 800384c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800384e:	f003 0301 	and.w	r3, r3, #1
 8003852:	60bb      	str	r3, [r7, #8]
 8003854:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003856:	4a5a      	ldr	r2, [pc, #360]	; (80039c0 <HAL_GPIO_Init+0x334>)
 8003858:	697b      	ldr	r3, [r7, #20]
 800385a:	089b      	lsrs	r3, r3, #2
 800385c:	3302      	adds	r3, #2
 800385e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003862:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003864:	697b      	ldr	r3, [r7, #20]
 8003866:	f003 0303 	and.w	r3, r3, #3
 800386a:	009b      	lsls	r3, r3, #2
 800386c:	220f      	movs	r2, #15
 800386e:	fa02 f303 	lsl.w	r3, r2, r3
 8003872:	43db      	mvns	r3, r3
 8003874:	693a      	ldr	r2, [r7, #16]
 8003876:	4013      	ands	r3, r2
 8003878:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003880:	d025      	beq.n	80038ce <HAL_GPIO_Init+0x242>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	4a4f      	ldr	r2, [pc, #316]	; (80039c4 <HAL_GPIO_Init+0x338>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d01f      	beq.n	80038ca <HAL_GPIO_Init+0x23e>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	4a4e      	ldr	r2, [pc, #312]	; (80039c8 <HAL_GPIO_Init+0x33c>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d019      	beq.n	80038c6 <HAL_GPIO_Init+0x23a>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	4a4d      	ldr	r2, [pc, #308]	; (80039cc <HAL_GPIO_Init+0x340>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d013      	beq.n	80038c2 <HAL_GPIO_Init+0x236>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	4a4c      	ldr	r2, [pc, #304]	; (80039d0 <HAL_GPIO_Init+0x344>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d00d      	beq.n	80038be <HAL_GPIO_Init+0x232>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	4a4b      	ldr	r2, [pc, #300]	; (80039d4 <HAL_GPIO_Init+0x348>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d007      	beq.n	80038ba <HAL_GPIO_Init+0x22e>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	4a4a      	ldr	r2, [pc, #296]	; (80039d8 <HAL_GPIO_Init+0x34c>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d101      	bne.n	80038b6 <HAL_GPIO_Init+0x22a>
 80038b2:	2306      	movs	r3, #6
 80038b4:	e00c      	b.n	80038d0 <HAL_GPIO_Init+0x244>
 80038b6:	2307      	movs	r3, #7
 80038b8:	e00a      	b.n	80038d0 <HAL_GPIO_Init+0x244>
 80038ba:	2305      	movs	r3, #5
 80038bc:	e008      	b.n	80038d0 <HAL_GPIO_Init+0x244>
 80038be:	2304      	movs	r3, #4
 80038c0:	e006      	b.n	80038d0 <HAL_GPIO_Init+0x244>
 80038c2:	2303      	movs	r3, #3
 80038c4:	e004      	b.n	80038d0 <HAL_GPIO_Init+0x244>
 80038c6:	2302      	movs	r3, #2
 80038c8:	e002      	b.n	80038d0 <HAL_GPIO_Init+0x244>
 80038ca:	2301      	movs	r3, #1
 80038cc:	e000      	b.n	80038d0 <HAL_GPIO_Init+0x244>
 80038ce:	2300      	movs	r3, #0
 80038d0:	697a      	ldr	r2, [r7, #20]
 80038d2:	f002 0203 	and.w	r2, r2, #3
 80038d6:	0092      	lsls	r2, r2, #2
 80038d8:	4093      	lsls	r3, r2
 80038da:	693a      	ldr	r2, [r7, #16]
 80038dc:	4313      	orrs	r3, r2
 80038de:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80038e0:	4937      	ldr	r1, [pc, #220]	; (80039c0 <HAL_GPIO_Init+0x334>)
 80038e2:	697b      	ldr	r3, [r7, #20]
 80038e4:	089b      	lsrs	r3, r3, #2
 80038e6:	3302      	adds	r3, #2
 80038e8:	693a      	ldr	r2, [r7, #16]
 80038ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80038ee:	4b3b      	ldr	r3, [pc, #236]	; (80039dc <HAL_GPIO_Init+0x350>)
 80038f0:	689b      	ldr	r3, [r3, #8]
 80038f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	43db      	mvns	r3, r3
 80038f8:	693a      	ldr	r2, [r7, #16]
 80038fa:	4013      	ands	r3, r2
 80038fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	685b      	ldr	r3, [r3, #4]
 8003902:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003906:	2b00      	cmp	r3, #0
 8003908:	d003      	beq.n	8003912 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800390a:	693a      	ldr	r2, [r7, #16]
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	4313      	orrs	r3, r2
 8003910:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003912:	4a32      	ldr	r2, [pc, #200]	; (80039dc <HAL_GPIO_Init+0x350>)
 8003914:	693b      	ldr	r3, [r7, #16]
 8003916:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003918:	4b30      	ldr	r3, [pc, #192]	; (80039dc <HAL_GPIO_Init+0x350>)
 800391a:	68db      	ldr	r3, [r3, #12]
 800391c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	43db      	mvns	r3, r3
 8003922:	693a      	ldr	r2, [r7, #16]
 8003924:	4013      	ands	r3, r2
 8003926:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003930:	2b00      	cmp	r3, #0
 8003932:	d003      	beq.n	800393c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003934:	693a      	ldr	r2, [r7, #16]
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	4313      	orrs	r3, r2
 800393a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800393c:	4a27      	ldr	r2, [pc, #156]	; (80039dc <HAL_GPIO_Init+0x350>)
 800393e:	693b      	ldr	r3, [r7, #16]
 8003940:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003942:	4b26      	ldr	r3, [pc, #152]	; (80039dc <HAL_GPIO_Init+0x350>)
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	43db      	mvns	r3, r3
 800394c:	693a      	ldr	r2, [r7, #16]
 800394e:	4013      	ands	r3, r2
 8003950:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	685b      	ldr	r3, [r3, #4]
 8003956:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800395a:	2b00      	cmp	r3, #0
 800395c:	d003      	beq.n	8003966 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800395e:	693a      	ldr	r2, [r7, #16]
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	4313      	orrs	r3, r2
 8003964:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003966:	4a1d      	ldr	r2, [pc, #116]	; (80039dc <HAL_GPIO_Init+0x350>)
 8003968:	693b      	ldr	r3, [r7, #16]
 800396a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800396c:	4b1b      	ldr	r3, [pc, #108]	; (80039dc <HAL_GPIO_Init+0x350>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	43db      	mvns	r3, r3
 8003976:	693a      	ldr	r2, [r7, #16]
 8003978:	4013      	ands	r3, r2
 800397a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003984:	2b00      	cmp	r3, #0
 8003986:	d003      	beq.n	8003990 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003988:	693a      	ldr	r2, [r7, #16]
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	4313      	orrs	r3, r2
 800398e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003990:	4a12      	ldr	r2, [pc, #72]	; (80039dc <HAL_GPIO_Init+0x350>)
 8003992:	693b      	ldr	r3, [r7, #16]
 8003994:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003996:	697b      	ldr	r3, [r7, #20]
 8003998:	3301      	adds	r3, #1
 800399a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	681a      	ldr	r2, [r3, #0]
 80039a0:	697b      	ldr	r3, [r7, #20]
 80039a2:	fa22 f303 	lsr.w	r3, r2, r3
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	f47f ae78 	bne.w	800369c <HAL_GPIO_Init+0x10>
  }
}
 80039ac:	bf00      	nop
 80039ae:	bf00      	nop
 80039b0:	371c      	adds	r7, #28
 80039b2:	46bd      	mov	sp, r7
 80039b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b8:	4770      	bx	lr
 80039ba:	bf00      	nop
 80039bc:	40021000 	.word	0x40021000
 80039c0:	40010000 	.word	0x40010000
 80039c4:	48000400 	.word	0x48000400
 80039c8:	48000800 	.word	0x48000800
 80039cc:	48000c00 	.word	0x48000c00
 80039d0:	48001000 	.word	0x48001000
 80039d4:	48001400 	.word	0x48001400
 80039d8:	48001800 	.word	0x48001800
 80039dc:	40010400 	.word	0x40010400

080039e0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80039e0:	b480      	push	{r7}
 80039e2:	b085      	sub	sp, #20
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
 80039e8:	460b      	mov	r3, r1
 80039ea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	691a      	ldr	r2, [r3, #16]
 80039f0:	887b      	ldrh	r3, [r7, #2]
 80039f2:	4013      	ands	r3, r2
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d002      	beq.n	80039fe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80039f8:	2301      	movs	r3, #1
 80039fa:	73fb      	strb	r3, [r7, #15]
 80039fc:	e001      	b.n	8003a02 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80039fe:	2300      	movs	r3, #0
 8003a00:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003a02:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a04:	4618      	mov	r0, r3
 8003a06:	3714      	adds	r7, #20
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0e:	4770      	bx	lr

08003a10 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a10:	b480      	push	{r7}
 8003a12:	b083      	sub	sp, #12
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
 8003a18:	460b      	mov	r3, r1
 8003a1a:	807b      	strh	r3, [r7, #2]
 8003a1c:	4613      	mov	r3, r2
 8003a1e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003a20:	787b      	ldrb	r3, [r7, #1]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d003      	beq.n	8003a2e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003a26:	887a      	ldrh	r2, [r7, #2]
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003a2c:	e002      	b.n	8003a34 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003a2e:	887a      	ldrh	r2, [r7, #2]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003a34:	bf00      	nop
 8003a36:	370c      	adds	r7, #12
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3e:	4770      	bx	lr

08003a40 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b082      	sub	sp, #8
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	4603      	mov	r3, r0
 8003a48:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003a4a:	4b08      	ldr	r3, [pc, #32]	; (8003a6c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a4c:	695a      	ldr	r2, [r3, #20]
 8003a4e:	88fb      	ldrh	r3, [r7, #6]
 8003a50:	4013      	ands	r3, r2
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d006      	beq.n	8003a64 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003a56:	4a05      	ldr	r2, [pc, #20]	; (8003a6c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a58:	88fb      	ldrh	r3, [r7, #6]
 8003a5a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003a5c:	88fb      	ldrh	r3, [r7, #6]
 8003a5e:	4618      	mov	r0, r3
 8003a60:	f7fd fef2 	bl	8001848 <HAL_GPIO_EXTI_Callback>
  }
}
 8003a64:	bf00      	nop
 8003a66:	3708      	adds	r7, #8
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	bd80      	pop	{r7, pc}
 8003a6c:	40010400 	.word	0x40010400

08003a70 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003a70:	b480      	push	{r7}
 8003a72:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003a74:	4b04      	ldr	r3, [pc, #16]	; (8003a88 <HAL_PWREx_GetVoltageRange+0x18>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a84:	4770      	bx	lr
 8003a86:	bf00      	nop
 8003a88:	40007000 	.word	0x40007000

08003a8c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	b085      	sub	sp, #20
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a9a:	d130      	bne.n	8003afe <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003a9c:	4b23      	ldr	r3, [pc, #140]	; (8003b2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003aa4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003aa8:	d038      	beq.n	8003b1c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003aaa:	4b20      	ldr	r3, [pc, #128]	; (8003b2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003ab2:	4a1e      	ldr	r2, [pc, #120]	; (8003b2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003ab4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003ab8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003aba:	4b1d      	ldr	r3, [pc, #116]	; (8003b30 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	2232      	movs	r2, #50	; 0x32
 8003ac0:	fb02 f303 	mul.w	r3, r2, r3
 8003ac4:	4a1b      	ldr	r2, [pc, #108]	; (8003b34 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003ac6:	fba2 2303 	umull	r2, r3, r2, r3
 8003aca:	0c9b      	lsrs	r3, r3, #18
 8003acc:	3301      	adds	r3, #1
 8003ace:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ad0:	e002      	b.n	8003ad8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	3b01      	subs	r3, #1
 8003ad6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ad8:	4b14      	ldr	r3, [pc, #80]	; (8003b2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003ada:	695b      	ldr	r3, [r3, #20]
 8003adc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ae0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ae4:	d102      	bne.n	8003aec <HAL_PWREx_ControlVoltageScaling+0x60>
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d1f2      	bne.n	8003ad2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003aec:	4b0f      	ldr	r3, [pc, #60]	; (8003b2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003aee:	695b      	ldr	r3, [r3, #20]
 8003af0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003af4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003af8:	d110      	bne.n	8003b1c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003afa:	2303      	movs	r3, #3
 8003afc:	e00f      	b.n	8003b1e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003afe:	4b0b      	ldr	r3, [pc, #44]	; (8003b2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003b06:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b0a:	d007      	beq.n	8003b1c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003b0c:	4b07      	ldr	r3, [pc, #28]	; (8003b2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003b14:	4a05      	ldr	r2, [pc, #20]	; (8003b2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b16:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003b1a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003b1c:	2300      	movs	r3, #0
}
 8003b1e:	4618      	mov	r0, r3
 8003b20:	3714      	adds	r7, #20
 8003b22:	46bd      	mov	sp, r7
 8003b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b28:	4770      	bx	lr
 8003b2a:	bf00      	nop
 8003b2c:	40007000 	.word	0x40007000
 8003b30:	20000000 	.word	0x20000000
 8003b34:	431bde83 	.word	0x431bde83

08003b38 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b088      	sub	sp, #32
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d101      	bne.n	8003b4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b46:	2301      	movs	r3, #1
 8003b48:	e3ca      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003b4a:	4b97      	ldr	r3, [pc, #604]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003b4c:	689b      	ldr	r3, [r3, #8]
 8003b4e:	f003 030c 	and.w	r3, r3, #12
 8003b52:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003b54:	4b94      	ldr	r3, [pc, #592]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003b56:	68db      	ldr	r3, [r3, #12]
 8003b58:	f003 0303 	and.w	r3, r3, #3
 8003b5c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f003 0310 	and.w	r3, r3, #16
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	f000 80e4 	beq.w	8003d34 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003b6c:	69bb      	ldr	r3, [r7, #24]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d007      	beq.n	8003b82 <HAL_RCC_OscConfig+0x4a>
 8003b72:	69bb      	ldr	r3, [r7, #24]
 8003b74:	2b0c      	cmp	r3, #12
 8003b76:	f040 808b 	bne.w	8003c90 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003b7a:	697b      	ldr	r3, [r7, #20]
 8003b7c:	2b01      	cmp	r3, #1
 8003b7e:	f040 8087 	bne.w	8003c90 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003b82:	4b89      	ldr	r3, [pc, #548]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f003 0302 	and.w	r3, r3, #2
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d005      	beq.n	8003b9a <HAL_RCC_OscConfig+0x62>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	699b      	ldr	r3, [r3, #24]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d101      	bne.n	8003b9a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003b96:	2301      	movs	r3, #1
 8003b98:	e3a2      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6a1a      	ldr	r2, [r3, #32]
 8003b9e:	4b82      	ldr	r3, [pc, #520]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f003 0308 	and.w	r3, r3, #8
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d004      	beq.n	8003bb4 <HAL_RCC_OscConfig+0x7c>
 8003baa:	4b7f      	ldr	r3, [pc, #508]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003bb2:	e005      	b.n	8003bc0 <HAL_RCC_OscConfig+0x88>
 8003bb4:	4b7c      	ldr	r3, [pc, #496]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003bb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003bba:	091b      	lsrs	r3, r3, #4
 8003bbc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d223      	bcs.n	8003c0c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6a1b      	ldr	r3, [r3, #32]
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f000 fd55 	bl	8004678 <RCC_SetFlashLatencyFromMSIRange>
 8003bce:	4603      	mov	r3, r0
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d001      	beq.n	8003bd8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	e383      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003bd8:	4b73      	ldr	r3, [pc, #460]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4a72      	ldr	r2, [pc, #456]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003bde:	f043 0308 	orr.w	r3, r3, #8
 8003be2:	6013      	str	r3, [r2, #0]
 8003be4:	4b70      	ldr	r3, [pc, #448]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6a1b      	ldr	r3, [r3, #32]
 8003bf0:	496d      	ldr	r1, [pc, #436]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003bf2:	4313      	orrs	r3, r2
 8003bf4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003bf6:	4b6c      	ldr	r3, [pc, #432]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003bf8:	685b      	ldr	r3, [r3, #4]
 8003bfa:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	69db      	ldr	r3, [r3, #28]
 8003c02:	021b      	lsls	r3, r3, #8
 8003c04:	4968      	ldr	r1, [pc, #416]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003c06:	4313      	orrs	r3, r2
 8003c08:	604b      	str	r3, [r1, #4]
 8003c0a:	e025      	b.n	8003c58 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003c0c:	4b66      	ldr	r3, [pc, #408]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a65      	ldr	r2, [pc, #404]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003c12:	f043 0308 	orr.w	r3, r3, #8
 8003c16:	6013      	str	r3, [r2, #0]
 8003c18:	4b63      	ldr	r3, [pc, #396]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6a1b      	ldr	r3, [r3, #32]
 8003c24:	4960      	ldr	r1, [pc, #384]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003c26:	4313      	orrs	r3, r2
 8003c28:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003c2a:	4b5f      	ldr	r3, [pc, #380]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003c2c:	685b      	ldr	r3, [r3, #4]
 8003c2e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	69db      	ldr	r3, [r3, #28]
 8003c36:	021b      	lsls	r3, r3, #8
 8003c38:	495b      	ldr	r1, [pc, #364]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003c3a:	4313      	orrs	r3, r2
 8003c3c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003c3e:	69bb      	ldr	r3, [r7, #24]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d109      	bne.n	8003c58 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6a1b      	ldr	r3, [r3, #32]
 8003c48:	4618      	mov	r0, r3
 8003c4a:	f000 fd15 	bl	8004678 <RCC_SetFlashLatencyFromMSIRange>
 8003c4e:	4603      	mov	r3, r0
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d001      	beq.n	8003c58 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003c54:	2301      	movs	r3, #1
 8003c56:	e343      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003c58:	f000 fc4a 	bl	80044f0 <HAL_RCC_GetSysClockFreq>
 8003c5c:	4602      	mov	r2, r0
 8003c5e:	4b52      	ldr	r3, [pc, #328]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003c60:	689b      	ldr	r3, [r3, #8]
 8003c62:	091b      	lsrs	r3, r3, #4
 8003c64:	f003 030f 	and.w	r3, r3, #15
 8003c68:	4950      	ldr	r1, [pc, #320]	; (8003dac <HAL_RCC_OscConfig+0x274>)
 8003c6a:	5ccb      	ldrb	r3, [r1, r3]
 8003c6c:	f003 031f 	and.w	r3, r3, #31
 8003c70:	fa22 f303 	lsr.w	r3, r2, r3
 8003c74:	4a4e      	ldr	r2, [pc, #312]	; (8003db0 <HAL_RCC_OscConfig+0x278>)
 8003c76:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003c78:	4b4e      	ldr	r3, [pc, #312]	; (8003db4 <HAL_RCC_OscConfig+0x27c>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	f7fe f941 	bl	8001f04 <HAL_InitTick>
 8003c82:	4603      	mov	r3, r0
 8003c84:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003c86:	7bfb      	ldrb	r3, [r7, #15]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d052      	beq.n	8003d32 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003c8c:	7bfb      	ldrb	r3, [r7, #15]
 8003c8e:	e327      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	699b      	ldr	r3, [r3, #24]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d032      	beq.n	8003cfe <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003c98:	4b43      	ldr	r3, [pc, #268]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	4a42      	ldr	r2, [pc, #264]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003c9e:	f043 0301 	orr.w	r3, r3, #1
 8003ca2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003ca4:	f7fe f97e 	bl	8001fa4 <HAL_GetTick>
 8003ca8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003caa:	e008      	b.n	8003cbe <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003cac:	f7fe f97a 	bl	8001fa4 <HAL_GetTick>
 8003cb0:	4602      	mov	r2, r0
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	1ad3      	subs	r3, r2, r3
 8003cb6:	2b02      	cmp	r3, #2
 8003cb8:	d901      	bls.n	8003cbe <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003cba:	2303      	movs	r3, #3
 8003cbc:	e310      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003cbe:	4b3a      	ldr	r3, [pc, #232]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f003 0302 	and.w	r3, r3, #2
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d0f0      	beq.n	8003cac <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003cca:	4b37      	ldr	r3, [pc, #220]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4a36      	ldr	r2, [pc, #216]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003cd0:	f043 0308 	orr.w	r3, r3, #8
 8003cd4:	6013      	str	r3, [r2, #0]
 8003cd6:	4b34      	ldr	r3, [pc, #208]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6a1b      	ldr	r3, [r3, #32]
 8003ce2:	4931      	ldr	r1, [pc, #196]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003ce4:	4313      	orrs	r3, r2
 8003ce6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003ce8:	4b2f      	ldr	r3, [pc, #188]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	69db      	ldr	r3, [r3, #28]
 8003cf4:	021b      	lsls	r3, r3, #8
 8003cf6:	492c      	ldr	r1, [pc, #176]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003cf8:	4313      	orrs	r3, r2
 8003cfa:	604b      	str	r3, [r1, #4]
 8003cfc:	e01a      	b.n	8003d34 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003cfe:	4b2a      	ldr	r3, [pc, #168]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	4a29      	ldr	r2, [pc, #164]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003d04:	f023 0301 	bic.w	r3, r3, #1
 8003d08:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003d0a:	f7fe f94b 	bl	8001fa4 <HAL_GetTick>
 8003d0e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003d10:	e008      	b.n	8003d24 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003d12:	f7fe f947 	bl	8001fa4 <HAL_GetTick>
 8003d16:	4602      	mov	r2, r0
 8003d18:	693b      	ldr	r3, [r7, #16]
 8003d1a:	1ad3      	subs	r3, r2, r3
 8003d1c:	2b02      	cmp	r3, #2
 8003d1e:	d901      	bls.n	8003d24 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003d20:	2303      	movs	r3, #3
 8003d22:	e2dd      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003d24:	4b20      	ldr	r3, [pc, #128]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f003 0302 	and.w	r3, r3, #2
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d1f0      	bne.n	8003d12 <HAL_RCC_OscConfig+0x1da>
 8003d30:	e000      	b.n	8003d34 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003d32:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f003 0301 	and.w	r3, r3, #1
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d074      	beq.n	8003e2a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003d40:	69bb      	ldr	r3, [r7, #24]
 8003d42:	2b08      	cmp	r3, #8
 8003d44:	d005      	beq.n	8003d52 <HAL_RCC_OscConfig+0x21a>
 8003d46:	69bb      	ldr	r3, [r7, #24]
 8003d48:	2b0c      	cmp	r3, #12
 8003d4a:	d10e      	bne.n	8003d6a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003d4c:	697b      	ldr	r3, [r7, #20]
 8003d4e:	2b03      	cmp	r3, #3
 8003d50:	d10b      	bne.n	8003d6a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d52:	4b15      	ldr	r3, [pc, #84]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d064      	beq.n	8003e28 <HAL_RCC_OscConfig+0x2f0>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d160      	bne.n	8003e28 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003d66:	2301      	movs	r3, #1
 8003d68:	e2ba      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d72:	d106      	bne.n	8003d82 <HAL_RCC_OscConfig+0x24a>
 8003d74:	4b0c      	ldr	r3, [pc, #48]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a0b      	ldr	r2, [pc, #44]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003d7a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d7e:	6013      	str	r3, [r2, #0]
 8003d80:	e026      	b.n	8003dd0 <HAL_RCC_OscConfig+0x298>
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003d8a:	d115      	bne.n	8003db8 <HAL_RCC_OscConfig+0x280>
 8003d8c:	4b06      	ldr	r3, [pc, #24]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	4a05      	ldr	r2, [pc, #20]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003d92:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d96:	6013      	str	r3, [r2, #0]
 8003d98:	4b03      	ldr	r3, [pc, #12]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4a02      	ldr	r2, [pc, #8]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003d9e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003da2:	6013      	str	r3, [r2, #0]
 8003da4:	e014      	b.n	8003dd0 <HAL_RCC_OscConfig+0x298>
 8003da6:	bf00      	nop
 8003da8:	40021000 	.word	0x40021000
 8003dac:	0800c32c 	.word	0x0800c32c
 8003db0:	20000000 	.word	0x20000000
 8003db4:	20000004 	.word	0x20000004
 8003db8:	4ba0      	ldr	r3, [pc, #640]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4a9f      	ldr	r2, [pc, #636]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003dbe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003dc2:	6013      	str	r3, [r2, #0]
 8003dc4:	4b9d      	ldr	r3, [pc, #628]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	4a9c      	ldr	r2, [pc, #624]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003dca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003dce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	685b      	ldr	r3, [r3, #4]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d013      	beq.n	8003e00 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dd8:	f7fe f8e4 	bl	8001fa4 <HAL_GetTick>
 8003ddc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003dde:	e008      	b.n	8003df2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003de0:	f7fe f8e0 	bl	8001fa4 <HAL_GetTick>
 8003de4:	4602      	mov	r2, r0
 8003de6:	693b      	ldr	r3, [r7, #16]
 8003de8:	1ad3      	subs	r3, r2, r3
 8003dea:	2b64      	cmp	r3, #100	; 0x64
 8003dec:	d901      	bls.n	8003df2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003dee:	2303      	movs	r3, #3
 8003df0:	e276      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003df2:	4b92      	ldr	r3, [pc, #584]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d0f0      	beq.n	8003de0 <HAL_RCC_OscConfig+0x2a8>
 8003dfe:	e014      	b.n	8003e2a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e00:	f7fe f8d0 	bl	8001fa4 <HAL_GetTick>
 8003e04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003e06:	e008      	b.n	8003e1a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e08:	f7fe f8cc 	bl	8001fa4 <HAL_GetTick>
 8003e0c:	4602      	mov	r2, r0
 8003e0e:	693b      	ldr	r3, [r7, #16]
 8003e10:	1ad3      	subs	r3, r2, r3
 8003e12:	2b64      	cmp	r3, #100	; 0x64
 8003e14:	d901      	bls.n	8003e1a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003e16:	2303      	movs	r3, #3
 8003e18:	e262      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003e1a:	4b88      	ldr	r3, [pc, #544]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d1f0      	bne.n	8003e08 <HAL_RCC_OscConfig+0x2d0>
 8003e26:	e000      	b.n	8003e2a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e28:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f003 0302 	and.w	r3, r3, #2
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d060      	beq.n	8003ef8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003e36:	69bb      	ldr	r3, [r7, #24]
 8003e38:	2b04      	cmp	r3, #4
 8003e3a:	d005      	beq.n	8003e48 <HAL_RCC_OscConfig+0x310>
 8003e3c:	69bb      	ldr	r3, [r7, #24]
 8003e3e:	2b0c      	cmp	r3, #12
 8003e40:	d119      	bne.n	8003e76 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	2b02      	cmp	r3, #2
 8003e46:	d116      	bne.n	8003e76 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003e48:	4b7c      	ldr	r3, [pc, #496]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d005      	beq.n	8003e60 <HAL_RCC_OscConfig+0x328>
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	68db      	ldr	r3, [r3, #12]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d101      	bne.n	8003e60 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	e23f      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e60:	4b76      	ldr	r3, [pc, #472]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003e62:	685b      	ldr	r3, [r3, #4]
 8003e64:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	691b      	ldr	r3, [r3, #16]
 8003e6c:	061b      	lsls	r3, r3, #24
 8003e6e:	4973      	ldr	r1, [pc, #460]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003e70:	4313      	orrs	r3, r2
 8003e72:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003e74:	e040      	b.n	8003ef8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	68db      	ldr	r3, [r3, #12]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d023      	beq.n	8003ec6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e7e:	4b6f      	ldr	r3, [pc, #444]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4a6e      	ldr	r2, [pc, #440]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003e84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e88:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e8a:	f7fe f88b 	bl	8001fa4 <HAL_GetTick>
 8003e8e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e90:	e008      	b.n	8003ea4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e92:	f7fe f887 	bl	8001fa4 <HAL_GetTick>
 8003e96:	4602      	mov	r2, r0
 8003e98:	693b      	ldr	r3, [r7, #16]
 8003e9a:	1ad3      	subs	r3, r2, r3
 8003e9c:	2b02      	cmp	r3, #2
 8003e9e:	d901      	bls.n	8003ea4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003ea0:	2303      	movs	r3, #3
 8003ea2:	e21d      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ea4:	4b65      	ldr	r3, [pc, #404]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d0f0      	beq.n	8003e92 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003eb0:	4b62      	ldr	r3, [pc, #392]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	691b      	ldr	r3, [r3, #16]
 8003ebc:	061b      	lsls	r3, r3, #24
 8003ebe:	495f      	ldr	r1, [pc, #380]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003ec0:	4313      	orrs	r3, r2
 8003ec2:	604b      	str	r3, [r1, #4]
 8003ec4:	e018      	b.n	8003ef8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ec6:	4b5d      	ldr	r3, [pc, #372]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4a5c      	ldr	r2, [pc, #368]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003ecc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003ed0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ed2:	f7fe f867 	bl	8001fa4 <HAL_GetTick>
 8003ed6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003ed8:	e008      	b.n	8003eec <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003eda:	f7fe f863 	bl	8001fa4 <HAL_GetTick>
 8003ede:	4602      	mov	r2, r0
 8003ee0:	693b      	ldr	r3, [r7, #16]
 8003ee2:	1ad3      	subs	r3, r2, r3
 8003ee4:	2b02      	cmp	r3, #2
 8003ee6:	d901      	bls.n	8003eec <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003ee8:	2303      	movs	r3, #3
 8003eea:	e1f9      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003eec:	4b53      	ldr	r3, [pc, #332]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d1f0      	bne.n	8003eda <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f003 0308 	and.w	r3, r3, #8
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d03c      	beq.n	8003f7e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	695b      	ldr	r3, [r3, #20]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d01c      	beq.n	8003f46 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f0c:	4b4b      	ldr	r3, [pc, #300]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003f0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f12:	4a4a      	ldr	r2, [pc, #296]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003f14:	f043 0301 	orr.w	r3, r3, #1
 8003f18:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f1c:	f7fe f842 	bl	8001fa4 <HAL_GetTick>
 8003f20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003f22:	e008      	b.n	8003f36 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f24:	f7fe f83e 	bl	8001fa4 <HAL_GetTick>
 8003f28:	4602      	mov	r2, r0
 8003f2a:	693b      	ldr	r3, [r7, #16]
 8003f2c:	1ad3      	subs	r3, r2, r3
 8003f2e:	2b02      	cmp	r3, #2
 8003f30:	d901      	bls.n	8003f36 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003f32:	2303      	movs	r3, #3
 8003f34:	e1d4      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003f36:	4b41      	ldr	r3, [pc, #260]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003f38:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f3c:	f003 0302 	and.w	r3, r3, #2
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d0ef      	beq.n	8003f24 <HAL_RCC_OscConfig+0x3ec>
 8003f44:	e01b      	b.n	8003f7e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f46:	4b3d      	ldr	r3, [pc, #244]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003f48:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f4c:	4a3b      	ldr	r2, [pc, #236]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003f4e:	f023 0301 	bic.w	r3, r3, #1
 8003f52:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f56:	f7fe f825 	bl	8001fa4 <HAL_GetTick>
 8003f5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003f5c:	e008      	b.n	8003f70 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f5e:	f7fe f821 	bl	8001fa4 <HAL_GetTick>
 8003f62:	4602      	mov	r2, r0
 8003f64:	693b      	ldr	r3, [r7, #16]
 8003f66:	1ad3      	subs	r3, r2, r3
 8003f68:	2b02      	cmp	r3, #2
 8003f6a:	d901      	bls.n	8003f70 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003f6c:	2303      	movs	r3, #3
 8003f6e:	e1b7      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003f70:	4b32      	ldr	r3, [pc, #200]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003f72:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f76:	f003 0302 	and.w	r3, r3, #2
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d1ef      	bne.n	8003f5e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f003 0304 	and.w	r3, r3, #4
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	f000 80a6 	beq.w	80040d8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003f90:	4b2a      	ldr	r3, [pc, #168]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003f92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d10d      	bne.n	8003fb8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f9c:	4b27      	ldr	r3, [pc, #156]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003f9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fa0:	4a26      	ldr	r2, [pc, #152]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003fa2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003fa6:	6593      	str	r3, [r2, #88]	; 0x58
 8003fa8:	4b24      	ldr	r3, [pc, #144]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8003faa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fb0:	60bb      	str	r3, [r7, #8]
 8003fb2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003fb8:	4b21      	ldr	r3, [pc, #132]	; (8004040 <HAL_RCC_OscConfig+0x508>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d118      	bne.n	8003ff6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003fc4:	4b1e      	ldr	r3, [pc, #120]	; (8004040 <HAL_RCC_OscConfig+0x508>)
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	4a1d      	ldr	r2, [pc, #116]	; (8004040 <HAL_RCC_OscConfig+0x508>)
 8003fca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003fce:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003fd0:	f7fd ffe8 	bl	8001fa4 <HAL_GetTick>
 8003fd4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003fd6:	e008      	b.n	8003fea <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fd8:	f7fd ffe4 	bl	8001fa4 <HAL_GetTick>
 8003fdc:	4602      	mov	r2, r0
 8003fde:	693b      	ldr	r3, [r7, #16]
 8003fe0:	1ad3      	subs	r3, r2, r3
 8003fe2:	2b02      	cmp	r3, #2
 8003fe4:	d901      	bls.n	8003fea <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003fe6:	2303      	movs	r3, #3
 8003fe8:	e17a      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003fea:	4b15      	ldr	r3, [pc, #84]	; (8004040 <HAL_RCC_OscConfig+0x508>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d0f0      	beq.n	8003fd8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	689b      	ldr	r3, [r3, #8]
 8003ffa:	2b01      	cmp	r3, #1
 8003ffc:	d108      	bne.n	8004010 <HAL_RCC_OscConfig+0x4d8>
 8003ffe:	4b0f      	ldr	r3, [pc, #60]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8004000:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004004:	4a0d      	ldr	r2, [pc, #52]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8004006:	f043 0301 	orr.w	r3, r3, #1
 800400a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800400e:	e029      	b.n	8004064 <HAL_RCC_OscConfig+0x52c>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	689b      	ldr	r3, [r3, #8]
 8004014:	2b05      	cmp	r3, #5
 8004016:	d115      	bne.n	8004044 <HAL_RCC_OscConfig+0x50c>
 8004018:	4b08      	ldr	r3, [pc, #32]	; (800403c <HAL_RCC_OscConfig+0x504>)
 800401a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800401e:	4a07      	ldr	r2, [pc, #28]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8004020:	f043 0304 	orr.w	r3, r3, #4
 8004024:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004028:	4b04      	ldr	r3, [pc, #16]	; (800403c <HAL_RCC_OscConfig+0x504>)
 800402a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800402e:	4a03      	ldr	r2, [pc, #12]	; (800403c <HAL_RCC_OscConfig+0x504>)
 8004030:	f043 0301 	orr.w	r3, r3, #1
 8004034:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004038:	e014      	b.n	8004064 <HAL_RCC_OscConfig+0x52c>
 800403a:	bf00      	nop
 800403c:	40021000 	.word	0x40021000
 8004040:	40007000 	.word	0x40007000
 8004044:	4b9c      	ldr	r3, [pc, #624]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 8004046:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800404a:	4a9b      	ldr	r2, [pc, #620]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 800404c:	f023 0301 	bic.w	r3, r3, #1
 8004050:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004054:	4b98      	ldr	r3, [pc, #608]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 8004056:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800405a:	4a97      	ldr	r2, [pc, #604]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 800405c:	f023 0304 	bic.w	r3, r3, #4
 8004060:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d016      	beq.n	800409a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800406c:	f7fd ff9a 	bl	8001fa4 <HAL_GetTick>
 8004070:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004072:	e00a      	b.n	800408a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004074:	f7fd ff96 	bl	8001fa4 <HAL_GetTick>
 8004078:	4602      	mov	r2, r0
 800407a:	693b      	ldr	r3, [r7, #16]
 800407c:	1ad3      	subs	r3, r2, r3
 800407e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004082:	4293      	cmp	r3, r2
 8004084:	d901      	bls.n	800408a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004086:	2303      	movs	r3, #3
 8004088:	e12a      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800408a:	4b8b      	ldr	r3, [pc, #556]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 800408c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004090:	f003 0302 	and.w	r3, r3, #2
 8004094:	2b00      	cmp	r3, #0
 8004096:	d0ed      	beq.n	8004074 <HAL_RCC_OscConfig+0x53c>
 8004098:	e015      	b.n	80040c6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800409a:	f7fd ff83 	bl	8001fa4 <HAL_GetTick>
 800409e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80040a0:	e00a      	b.n	80040b8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040a2:	f7fd ff7f 	bl	8001fa4 <HAL_GetTick>
 80040a6:	4602      	mov	r2, r0
 80040a8:	693b      	ldr	r3, [r7, #16]
 80040aa:	1ad3      	subs	r3, r2, r3
 80040ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80040b0:	4293      	cmp	r3, r2
 80040b2:	d901      	bls.n	80040b8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80040b4:	2303      	movs	r3, #3
 80040b6:	e113      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80040b8:	4b7f      	ldr	r3, [pc, #508]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 80040ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040be:	f003 0302 	and.w	r3, r3, #2
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d1ed      	bne.n	80040a2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80040c6:	7ffb      	ldrb	r3, [r7, #31]
 80040c8:	2b01      	cmp	r3, #1
 80040ca:	d105      	bne.n	80040d8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040cc:	4b7a      	ldr	r3, [pc, #488]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 80040ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040d0:	4a79      	ldr	r2, [pc, #484]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 80040d2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80040d6:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040dc:	2b00      	cmp	r3, #0
 80040de:	f000 80fe 	beq.w	80042de <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040e6:	2b02      	cmp	r3, #2
 80040e8:	f040 80d0 	bne.w	800428c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80040ec:	4b72      	ldr	r3, [pc, #456]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 80040ee:	68db      	ldr	r3, [r3, #12]
 80040f0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80040f2:	697b      	ldr	r3, [r7, #20]
 80040f4:	f003 0203 	and.w	r2, r3, #3
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040fc:	429a      	cmp	r2, r3
 80040fe:	d130      	bne.n	8004162 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004100:	697b      	ldr	r3, [r7, #20]
 8004102:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800410a:	3b01      	subs	r3, #1
 800410c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800410e:	429a      	cmp	r2, r3
 8004110:	d127      	bne.n	8004162 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004112:	697b      	ldr	r3, [r7, #20]
 8004114:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800411c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800411e:	429a      	cmp	r2, r3
 8004120:	d11f      	bne.n	8004162 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004122:	697b      	ldr	r3, [r7, #20]
 8004124:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004128:	687a      	ldr	r2, [r7, #4]
 800412a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800412c:	2a07      	cmp	r2, #7
 800412e:	bf14      	ite	ne
 8004130:	2201      	movne	r2, #1
 8004132:	2200      	moveq	r2, #0
 8004134:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004136:	4293      	cmp	r3, r2
 8004138:	d113      	bne.n	8004162 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800413a:	697b      	ldr	r3, [r7, #20]
 800413c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004144:	085b      	lsrs	r3, r3, #1
 8004146:	3b01      	subs	r3, #1
 8004148:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800414a:	429a      	cmp	r2, r3
 800414c:	d109      	bne.n	8004162 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800414e:	697b      	ldr	r3, [r7, #20]
 8004150:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004158:	085b      	lsrs	r3, r3, #1
 800415a:	3b01      	subs	r3, #1
 800415c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800415e:	429a      	cmp	r2, r3
 8004160:	d06e      	beq.n	8004240 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004162:	69bb      	ldr	r3, [r7, #24]
 8004164:	2b0c      	cmp	r3, #12
 8004166:	d069      	beq.n	800423c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004168:	4b53      	ldr	r3, [pc, #332]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004170:	2b00      	cmp	r3, #0
 8004172:	d105      	bne.n	8004180 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004174:	4b50      	ldr	r3, [pc, #320]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800417c:	2b00      	cmp	r3, #0
 800417e:	d001      	beq.n	8004184 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004180:	2301      	movs	r3, #1
 8004182:	e0ad      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004184:	4b4c      	ldr	r3, [pc, #304]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4a4b      	ldr	r2, [pc, #300]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 800418a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800418e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004190:	f7fd ff08 	bl	8001fa4 <HAL_GetTick>
 8004194:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004196:	e008      	b.n	80041aa <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004198:	f7fd ff04 	bl	8001fa4 <HAL_GetTick>
 800419c:	4602      	mov	r2, r0
 800419e:	693b      	ldr	r3, [r7, #16]
 80041a0:	1ad3      	subs	r3, r2, r3
 80041a2:	2b02      	cmp	r3, #2
 80041a4:	d901      	bls.n	80041aa <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80041a6:	2303      	movs	r3, #3
 80041a8:	e09a      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80041aa:	4b43      	ldr	r3, [pc, #268]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d1f0      	bne.n	8004198 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80041b6:	4b40      	ldr	r3, [pc, #256]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 80041b8:	68da      	ldr	r2, [r3, #12]
 80041ba:	4b40      	ldr	r3, [pc, #256]	; (80042bc <HAL_RCC_OscConfig+0x784>)
 80041bc:	4013      	ands	r3, r2
 80041be:	687a      	ldr	r2, [r7, #4]
 80041c0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80041c2:	687a      	ldr	r2, [r7, #4]
 80041c4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80041c6:	3a01      	subs	r2, #1
 80041c8:	0112      	lsls	r2, r2, #4
 80041ca:	4311      	orrs	r1, r2
 80041cc:	687a      	ldr	r2, [r7, #4]
 80041ce:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80041d0:	0212      	lsls	r2, r2, #8
 80041d2:	4311      	orrs	r1, r2
 80041d4:	687a      	ldr	r2, [r7, #4]
 80041d6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80041d8:	0852      	lsrs	r2, r2, #1
 80041da:	3a01      	subs	r2, #1
 80041dc:	0552      	lsls	r2, r2, #21
 80041de:	4311      	orrs	r1, r2
 80041e0:	687a      	ldr	r2, [r7, #4]
 80041e2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80041e4:	0852      	lsrs	r2, r2, #1
 80041e6:	3a01      	subs	r2, #1
 80041e8:	0652      	lsls	r2, r2, #25
 80041ea:	4311      	orrs	r1, r2
 80041ec:	687a      	ldr	r2, [r7, #4]
 80041ee:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80041f0:	0912      	lsrs	r2, r2, #4
 80041f2:	0452      	lsls	r2, r2, #17
 80041f4:	430a      	orrs	r2, r1
 80041f6:	4930      	ldr	r1, [pc, #192]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 80041f8:	4313      	orrs	r3, r2
 80041fa:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80041fc:	4b2e      	ldr	r3, [pc, #184]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	4a2d      	ldr	r2, [pc, #180]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 8004202:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004206:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004208:	4b2b      	ldr	r3, [pc, #172]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 800420a:	68db      	ldr	r3, [r3, #12]
 800420c:	4a2a      	ldr	r2, [pc, #168]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 800420e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004212:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004214:	f7fd fec6 	bl	8001fa4 <HAL_GetTick>
 8004218:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800421a:	e008      	b.n	800422e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800421c:	f7fd fec2 	bl	8001fa4 <HAL_GetTick>
 8004220:	4602      	mov	r2, r0
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	1ad3      	subs	r3, r2, r3
 8004226:	2b02      	cmp	r3, #2
 8004228:	d901      	bls.n	800422e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800422a:	2303      	movs	r3, #3
 800422c:	e058      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800422e:	4b22      	ldr	r3, [pc, #136]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004236:	2b00      	cmp	r3, #0
 8004238:	d0f0      	beq.n	800421c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800423a:	e050      	b.n	80042de <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800423c:	2301      	movs	r3, #1
 800423e:	e04f      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004240:	4b1d      	ldr	r3, [pc, #116]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004248:	2b00      	cmp	r3, #0
 800424a:	d148      	bne.n	80042de <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800424c:	4b1a      	ldr	r3, [pc, #104]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4a19      	ldr	r2, [pc, #100]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 8004252:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004256:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004258:	4b17      	ldr	r3, [pc, #92]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 800425a:	68db      	ldr	r3, [r3, #12]
 800425c:	4a16      	ldr	r2, [pc, #88]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 800425e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004262:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004264:	f7fd fe9e 	bl	8001fa4 <HAL_GetTick>
 8004268:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800426a:	e008      	b.n	800427e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800426c:	f7fd fe9a 	bl	8001fa4 <HAL_GetTick>
 8004270:	4602      	mov	r2, r0
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	1ad3      	subs	r3, r2, r3
 8004276:	2b02      	cmp	r3, #2
 8004278:	d901      	bls.n	800427e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800427a:	2303      	movs	r3, #3
 800427c:	e030      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800427e:	4b0e      	ldr	r3, [pc, #56]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004286:	2b00      	cmp	r3, #0
 8004288:	d0f0      	beq.n	800426c <HAL_RCC_OscConfig+0x734>
 800428a:	e028      	b.n	80042de <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800428c:	69bb      	ldr	r3, [r7, #24]
 800428e:	2b0c      	cmp	r3, #12
 8004290:	d023      	beq.n	80042da <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004292:	4b09      	ldr	r3, [pc, #36]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4a08      	ldr	r2, [pc, #32]	; (80042b8 <HAL_RCC_OscConfig+0x780>)
 8004298:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800429c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800429e:	f7fd fe81 	bl	8001fa4 <HAL_GetTick>
 80042a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80042a4:	e00c      	b.n	80042c0 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042a6:	f7fd fe7d 	bl	8001fa4 <HAL_GetTick>
 80042aa:	4602      	mov	r2, r0
 80042ac:	693b      	ldr	r3, [r7, #16]
 80042ae:	1ad3      	subs	r3, r2, r3
 80042b0:	2b02      	cmp	r3, #2
 80042b2:	d905      	bls.n	80042c0 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80042b4:	2303      	movs	r3, #3
 80042b6:	e013      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
 80042b8:	40021000 	.word	0x40021000
 80042bc:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80042c0:	4b09      	ldr	r3, [pc, #36]	; (80042e8 <HAL_RCC_OscConfig+0x7b0>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d1ec      	bne.n	80042a6 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80042cc:	4b06      	ldr	r3, [pc, #24]	; (80042e8 <HAL_RCC_OscConfig+0x7b0>)
 80042ce:	68da      	ldr	r2, [r3, #12]
 80042d0:	4905      	ldr	r1, [pc, #20]	; (80042e8 <HAL_RCC_OscConfig+0x7b0>)
 80042d2:	4b06      	ldr	r3, [pc, #24]	; (80042ec <HAL_RCC_OscConfig+0x7b4>)
 80042d4:	4013      	ands	r3, r2
 80042d6:	60cb      	str	r3, [r1, #12]
 80042d8:	e001      	b.n	80042de <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80042da:	2301      	movs	r3, #1
 80042dc:	e000      	b.n	80042e0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80042de:	2300      	movs	r3, #0
}
 80042e0:	4618      	mov	r0, r3
 80042e2:	3720      	adds	r7, #32
 80042e4:	46bd      	mov	sp, r7
 80042e6:	bd80      	pop	{r7, pc}
 80042e8:	40021000 	.word	0x40021000
 80042ec:	feeefffc 	.word	0xfeeefffc

080042f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b084      	sub	sp, #16
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
 80042f8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d101      	bne.n	8004304 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004300:	2301      	movs	r3, #1
 8004302:	e0e7      	b.n	80044d4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004304:	4b75      	ldr	r3, [pc, #468]	; (80044dc <HAL_RCC_ClockConfig+0x1ec>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f003 0307 	and.w	r3, r3, #7
 800430c:	683a      	ldr	r2, [r7, #0]
 800430e:	429a      	cmp	r2, r3
 8004310:	d910      	bls.n	8004334 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004312:	4b72      	ldr	r3, [pc, #456]	; (80044dc <HAL_RCC_ClockConfig+0x1ec>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f023 0207 	bic.w	r2, r3, #7
 800431a:	4970      	ldr	r1, [pc, #448]	; (80044dc <HAL_RCC_ClockConfig+0x1ec>)
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	4313      	orrs	r3, r2
 8004320:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004322:	4b6e      	ldr	r3, [pc, #440]	; (80044dc <HAL_RCC_ClockConfig+0x1ec>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f003 0307 	and.w	r3, r3, #7
 800432a:	683a      	ldr	r2, [r7, #0]
 800432c:	429a      	cmp	r2, r3
 800432e:	d001      	beq.n	8004334 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004330:	2301      	movs	r3, #1
 8004332:	e0cf      	b.n	80044d4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f003 0302 	and.w	r3, r3, #2
 800433c:	2b00      	cmp	r3, #0
 800433e:	d010      	beq.n	8004362 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	689a      	ldr	r2, [r3, #8]
 8004344:	4b66      	ldr	r3, [pc, #408]	; (80044e0 <HAL_RCC_ClockConfig+0x1f0>)
 8004346:	689b      	ldr	r3, [r3, #8]
 8004348:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800434c:	429a      	cmp	r2, r3
 800434e:	d908      	bls.n	8004362 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004350:	4b63      	ldr	r3, [pc, #396]	; (80044e0 <HAL_RCC_ClockConfig+0x1f0>)
 8004352:	689b      	ldr	r3, [r3, #8]
 8004354:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	689b      	ldr	r3, [r3, #8]
 800435c:	4960      	ldr	r1, [pc, #384]	; (80044e0 <HAL_RCC_ClockConfig+0x1f0>)
 800435e:	4313      	orrs	r3, r2
 8004360:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f003 0301 	and.w	r3, r3, #1
 800436a:	2b00      	cmp	r3, #0
 800436c:	d04c      	beq.n	8004408 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	2b03      	cmp	r3, #3
 8004374:	d107      	bne.n	8004386 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004376:	4b5a      	ldr	r3, [pc, #360]	; (80044e0 <HAL_RCC_ClockConfig+0x1f0>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800437e:	2b00      	cmp	r3, #0
 8004380:	d121      	bne.n	80043c6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004382:	2301      	movs	r3, #1
 8004384:	e0a6      	b.n	80044d4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	685b      	ldr	r3, [r3, #4]
 800438a:	2b02      	cmp	r3, #2
 800438c:	d107      	bne.n	800439e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800438e:	4b54      	ldr	r3, [pc, #336]	; (80044e0 <HAL_RCC_ClockConfig+0x1f0>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004396:	2b00      	cmp	r3, #0
 8004398:	d115      	bne.n	80043c6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800439a:	2301      	movs	r3, #1
 800439c:	e09a      	b.n	80044d4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d107      	bne.n	80043b6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80043a6:	4b4e      	ldr	r3, [pc, #312]	; (80044e0 <HAL_RCC_ClockConfig+0x1f0>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f003 0302 	and.w	r3, r3, #2
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d109      	bne.n	80043c6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80043b2:	2301      	movs	r3, #1
 80043b4:	e08e      	b.n	80044d4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80043b6:	4b4a      	ldr	r3, [pc, #296]	; (80044e0 <HAL_RCC_ClockConfig+0x1f0>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d101      	bne.n	80043c6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80043c2:	2301      	movs	r3, #1
 80043c4:	e086      	b.n	80044d4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80043c6:	4b46      	ldr	r3, [pc, #280]	; (80044e0 <HAL_RCC_ClockConfig+0x1f0>)
 80043c8:	689b      	ldr	r3, [r3, #8]
 80043ca:	f023 0203 	bic.w	r2, r3, #3
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	4943      	ldr	r1, [pc, #268]	; (80044e0 <HAL_RCC_ClockConfig+0x1f0>)
 80043d4:	4313      	orrs	r3, r2
 80043d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80043d8:	f7fd fde4 	bl	8001fa4 <HAL_GetTick>
 80043dc:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043de:	e00a      	b.n	80043f6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043e0:	f7fd fde0 	bl	8001fa4 <HAL_GetTick>
 80043e4:	4602      	mov	r2, r0
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	1ad3      	subs	r3, r2, r3
 80043ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d901      	bls.n	80043f6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80043f2:	2303      	movs	r3, #3
 80043f4:	e06e      	b.n	80044d4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043f6:	4b3a      	ldr	r3, [pc, #232]	; (80044e0 <HAL_RCC_ClockConfig+0x1f0>)
 80043f8:	689b      	ldr	r3, [r3, #8]
 80043fa:	f003 020c 	and.w	r2, r3, #12
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	685b      	ldr	r3, [r3, #4]
 8004402:	009b      	lsls	r3, r3, #2
 8004404:	429a      	cmp	r2, r3
 8004406:	d1eb      	bne.n	80043e0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f003 0302 	and.w	r3, r3, #2
 8004410:	2b00      	cmp	r3, #0
 8004412:	d010      	beq.n	8004436 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	689a      	ldr	r2, [r3, #8]
 8004418:	4b31      	ldr	r3, [pc, #196]	; (80044e0 <HAL_RCC_ClockConfig+0x1f0>)
 800441a:	689b      	ldr	r3, [r3, #8]
 800441c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004420:	429a      	cmp	r2, r3
 8004422:	d208      	bcs.n	8004436 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004424:	4b2e      	ldr	r3, [pc, #184]	; (80044e0 <HAL_RCC_ClockConfig+0x1f0>)
 8004426:	689b      	ldr	r3, [r3, #8]
 8004428:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	689b      	ldr	r3, [r3, #8]
 8004430:	492b      	ldr	r1, [pc, #172]	; (80044e0 <HAL_RCC_ClockConfig+0x1f0>)
 8004432:	4313      	orrs	r3, r2
 8004434:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004436:	4b29      	ldr	r3, [pc, #164]	; (80044dc <HAL_RCC_ClockConfig+0x1ec>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f003 0307 	and.w	r3, r3, #7
 800443e:	683a      	ldr	r2, [r7, #0]
 8004440:	429a      	cmp	r2, r3
 8004442:	d210      	bcs.n	8004466 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004444:	4b25      	ldr	r3, [pc, #148]	; (80044dc <HAL_RCC_ClockConfig+0x1ec>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f023 0207 	bic.w	r2, r3, #7
 800444c:	4923      	ldr	r1, [pc, #140]	; (80044dc <HAL_RCC_ClockConfig+0x1ec>)
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	4313      	orrs	r3, r2
 8004452:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004454:	4b21      	ldr	r3, [pc, #132]	; (80044dc <HAL_RCC_ClockConfig+0x1ec>)
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f003 0307 	and.w	r3, r3, #7
 800445c:	683a      	ldr	r2, [r7, #0]
 800445e:	429a      	cmp	r2, r3
 8004460:	d001      	beq.n	8004466 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004462:	2301      	movs	r3, #1
 8004464:	e036      	b.n	80044d4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f003 0304 	and.w	r3, r3, #4
 800446e:	2b00      	cmp	r3, #0
 8004470:	d008      	beq.n	8004484 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004472:	4b1b      	ldr	r3, [pc, #108]	; (80044e0 <HAL_RCC_ClockConfig+0x1f0>)
 8004474:	689b      	ldr	r3, [r3, #8]
 8004476:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	68db      	ldr	r3, [r3, #12]
 800447e:	4918      	ldr	r1, [pc, #96]	; (80044e0 <HAL_RCC_ClockConfig+0x1f0>)
 8004480:	4313      	orrs	r3, r2
 8004482:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f003 0308 	and.w	r3, r3, #8
 800448c:	2b00      	cmp	r3, #0
 800448e:	d009      	beq.n	80044a4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004490:	4b13      	ldr	r3, [pc, #76]	; (80044e0 <HAL_RCC_ClockConfig+0x1f0>)
 8004492:	689b      	ldr	r3, [r3, #8]
 8004494:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	691b      	ldr	r3, [r3, #16]
 800449c:	00db      	lsls	r3, r3, #3
 800449e:	4910      	ldr	r1, [pc, #64]	; (80044e0 <HAL_RCC_ClockConfig+0x1f0>)
 80044a0:	4313      	orrs	r3, r2
 80044a2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80044a4:	f000 f824 	bl	80044f0 <HAL_RCC_GetSysClockFreq>
 80044a8:	4602      	mov	r2, r0
 80044aa:	4b0d      	ldr	r3, [pc, #52]	; (80044e0 <HAL_RCC_ClockConfig+0x1f0>)
 80044ac:	689b      	ldr	r3, [r3, #8]
 80044ae:	091b      	lsrs	r3, r3, #4
 80044b0:	f003 030f 	and.w	r3, r3, #15
 80044b4:	490b      	ldr	r1, [pc, #44]	; (80044e4 <HAL_RCC_ClockConfig+0x1f4>)
 80044b6:	5ccb      	ldrb	r3, [r1, r3]
 80044b8:	f003 031f 	and.w	r3, r3, #31
 80044bc:	fa22 f303 	lsr.w	r3, r2, r3
 80044c0:	4a09      	ldr	r2, [pc, #36]	; (80044e8 <HAL_RCC_ClockConfig+0x1f8>)
 80044c2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80044c4:	4b09      	ldr	r3, [pc, #36]	; (80044ec <HAL_RCC_ClockConfig+0x1fc>)
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4618      	mov	r0, r3
 80044ca:	f7fd fd1b 	bl	8001f04 <HAL_InitTick>
 80044ce:	4603      	mov	r3, r0
 80044d0:	72fb      	strb	r3, [r7, #11]

  return status;
 80044d2:	7afb      	ldrb	r3, [r7, #11]
}
 80044d4:	4618      	mov	r0, r3
 80044d6:	3710      	adds	r7, #16
 80044d8:	46bd      	mov	sp, r7
 80044da:	bd80      	pop	{r7, pc}
 80044dc:	40022000 	.word	0x40022000
 80044e0:	40021000 	.word	0x40021000
 80044e4:	0800c32c 	.word	0x0800c32c
 80044e8:	20000000 	.word	0x20000000
 80044ec:	20000004 	.word	0x20000004

080044f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80044f0:	b480      	push	{r7}
 80044f2:	b089      	sub	sp, #36	; 0x24
 80044f4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80044f6:	2300      	movs	r3, #0
 80044f8:	61fb      	str	r3, [r7, #28]
 80044fa:	2300      	movs	r3, #0
 80044fc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80044fe:	4b3e      	ldr	r3, [pc, #248]	; (80045f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004500:	689b      	ldr	r3, [r3, #8]
 8004502:	f003 030c 	and.w	r3, r3, #12
 8004506:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004508:	4b3b      	ldr	r3, [pc, #236]	; (80045f8 <HAL_RCC_GetSysClockFreq+0x108>)
 800450a:	68db      	ldr	r3, [r3, #12]
 800450c:	f003 0303 	and.w	r3, r3, #3
 8004510:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004512:	693b      	ldr	r3, [r7, #16]
 8004514:	2b00      	cmp	r3, #0
 8004516:	d005      	beq.n	8004524 <HAL_RCC_GetSysClockFreq+0x34>
 8004518:	693b      	ldr	r3, [r7, #16]
 800451a:	2b0c      	cmp	r3, #12
 800451c:	d121      	bne.n	8004562 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	2b01      	cmp	r3, #1
 8004522:	d11e      	bne.n	8004562 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004524:	4b34      	ldr	r3, [pc, #208]	; (80045f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f003 0308 	and.w	r3, r3, #8
 800452c:	2b00      	cmp	r3, #0
 800452e:	d107      	bne.n	8004540 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004530:	4b31      	ldr	r3, [pc, #196]	; (80045f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004532:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004536:	0a1b      	lsrs	r3, r3, #8
 8004538:	f003 030f 	and.w	r3, r3, #15
 800453c:	61fb      	str	r3, [r7, #28]
 800453e:	e005      	b.n	800454c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004540:	4b2d      	ldr	r3, [pc, #180]	; (80045f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	091b      	lsrs	r3, r3, #4
 8004546:	f003 030f 	and.w	r3, r3, #15
 800454a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800454c:	4a2b      	ldr	r2, [pc, #172]	; (80045fc <HAL_RCC_GetSysClockFreq+0x10c>)
 800454e:	69fb      	ldr	r3, [r7, #28]
 8004550:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004554:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004556:	693b      	ldr	r3, [r7, #16]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d10d      	bne.n	8004578 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800455c:	69fb      	ldr	r3, [r7, #28]
 800455e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004560:	e00a      	b.n	8004578 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004562:	693b      	ldr	r3, [r7, #16]
 8004564:	2b04      	cmp	r3, #4
 8004566:	d102      	bne.n	800456e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004568:	4b25      	ldr	r3, [pc, #148]	; (8004600 <HAL_RCC_GetSysClockFreq+0x110>)
 800456a:	61bb      	str	r3, [r7, #24]
 800456c:	e004      	b.n	8004578 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800456e:	693b      	ldr	r3, [r7, #16]
 8004570:	2b08      	cmp	r3, #8
 8004572:	d101      	bne.n	8004578 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004574:	4b23      	ldr	r3, [pc, #140]	; (8004604 <HAL_RCC_GetSysClockFreq+0x114>)
 8004576:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004578:	693b      	ldr	r3, [r7, #16]
 800457a:	2b0c      	cmp	r3, #12
 800457c:	d134      	bne.n	80045e8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800457e:	4b1e      	ldr	r3, [pc, #120]	; (80045f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004580:	68db      	ldr	r3, [r3, #12]
 8004582:	f003 0303 	and.w	r3, r3, #3
 8004586:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	2b02      	cmp	r3, #2
 800458c:	d003      	beq.n	8004596 <HAL_RCC_GetSysClockFreq+0xa6>
 800458e:	68bb      	ldr	r3, [r7, #8]
 8004590:	2b03      	cmp	r3, #3
 8004592:	d003      	beq.n	800459c <HAL_RCC_GetSysClockFreq+0xac>
 8004594:	e005      	b.n	80045a2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004596:	4b1a      	ldr	r3, [pc, #104]	; (8004600 <HAL_RCC_GetSysClockFreq+0x110>)
 8004598:	617b      	str	r3, [r7, #20]
      break;
 800459a:	e005      	b.n	80045a8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800459c:	4b19      	ldr	r3, [pc, #100]	; (8004604 <HAL_RCC_GetSysClockFreq+0x114>)
 800459e:	617b      	str	r3, [r7, #20]
      break;
 80045a0:	e002      	b.n	80045a8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80045a2:	69fb      	ldr	r3, [r7, #28]
 80045a4:	617b      	str	r3, [r7, #20]
      break;
 80045a6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80045a8:	4b13      	ldr	r3, [pc, #76]	; (80045f8 <HAL_RCC_GetSysClockFreq+0x108>)
 80045aa:	68db      	ldr	r3, [r3, #12]
 80045ac:	091b      	lsrs	r3, r3, #4
 80045ae:	f003 0307 	and.w	r3, r3, #7
 80045b2:	3301      	adds	r3, #1
 80045b4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80045b6:	4b10      	ldr	r3, [pc, #64]	; (80045f8 <HAL_RCC_GetSysClockFreq+0x108>)
 80045b8:	68db      	ldr	r3, [r3, #12]
 80045ba:	0a1b      	lsrs	r3, r3, #8
 80045bc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80045c0:	697a      	ldr	r2, [r7, #20]
 80045c2:	fb03 f202 	mul.w	r2, r3, r2
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80045cc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80045ce:	4b0a      	ldr	r3, [pc, #40]	; (80045f8 <HAL_RCC_GetSysClockFreq+0x108>)
 80045d0:	68db      	ldr	r3, [r3, #12]
 80045d2:	0e5b      	lsrs	r3, r3, #25
 80045d4:	f003 0303 	and.w	r3, r3, #3
 80045d8:	3301      	adds	r3, #1
 80045da:	005b      	lsls	r3, r3, #1
 80045dc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80045de:	697a      	ldr	r2, [r7, #20]
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80045e6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80045e8:	69bb      	ldr	r3, [r7, #24]
}
 80045ea:	4618      	mov	r0, r3
 80045ec:	3724      	adds	r7, #36	; 0x24
 80045ee:	46bd      	mov	sp, r7
 80045f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f4:	4770      	bx	lr
 80045f6:	bf00      	nop
 80045f8:	40021000 	.word	0x40021000
 80045fc:	0800c344 	.word	0x0800c344
 8004600:	00f42400 	.word	0x00f42400
 8004604:	007a1200 	.word	0x007a1200

08004608 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004608:	b480      	push	{r7}
 800460a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800460c:	4b03      	ldr	r3, [pc, #12]	; (800461c <HAL_RCC_GetHCLKFreq+0x14>)
 800460e:	681b      	ldr	r3, [r3, #0]
}
 8004610:	4618      	mov	r0, r3
 8004612:	46bd      	mov	sp, r7
 8004614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004618:	4770      	bx	lr
 800461a:	bf00      	nop
 800461c:	20000000 	.word	0x20000000

08004620 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004624:	f7ff fff0 	bl	8004608 <HAL_RCC_GetHCLKFreq>
 8004628:	4602      	mov	r2, r0
 800462a:	4b06      	ldr	r3, [pc, #24]	; (8004644 <HAL_RCC_GetPCLK1Freq+0x24>)
 800462c:	689b      	ldr	r3, [r3, #8]
 800462e:	0a1b      	lsrs	r3, r3, #8
 8004630:	f003 0307 	and.w	r3, r3, #7
 8004634:	4904      	ldr	r1, [pc, #16]	; (8004648 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004636:	5ccb      	ldrb	r3, [r1, r3]
 8004638:	f003 031f 	and.w	r3, r3, #31
 800463c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004640:	4618      	mov	r0, r3
 8004642:	bd80      	pop	{r7, pc}
 8004644:	40021000 	.word	0x40021000
 8004648:	0800c33c 	.word	0x0800c33c

0800464c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004650:	f7ff ffda 	bl	8004608 <HAL_RCC_GetHCLKFreq>
 8004654:	4602      	mov	r2, r0
 8004656:	4b06      	ldr	r3, [pc, #24]	; (8004670 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004658:	689b      	ldr	r3, [r3, #8]
 800465a:	0adb      	lsrs	r3, r3, #11
 800465c:	f003 0307 	and.w	r3, r3, #7
 8004660:	4904      	ldr	r1, [pc, #16]	; (8004674 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004662:	5ccb      	ldrb	r3, [r1, r3]
 8004664:	f003 031f 	and.w	r3, r3, #31
 8004668:	fa22 f303 	lsr.w	r3, r2, r3
}
 800466c:	4618      	mov	r0, r3
 800466e:	bd80      	pop	{r7, pc}
 8004670:	40021000 	.word	0x40021000
 8004674:	0800c33c 	.word	0x0800c33c

08004678 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	b086      	sub	sp, #24
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004680:	2300      	movs	r3, #0
 8004682:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004684:	4b2a      	ldr	r3, [pc, #168]	; (8004730 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004686:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004688:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800468c:	2b00      	cmp	r3, #0
 800468e:	d003      	beq.n	8004698 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004690:	f7ff f9ee 	bl	8003a70 <HAL_PWREx_GetVoltageRange>
 8004694:	6178      	str	r0, [r7, #20]
 8004696:	e014      	b.n	80046c2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004698:	4b25      	ldr	r3, [pc, #148]	; (8004730 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800469a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800469c:	4a24      	ldr	r2, [pc, #144]	; (8004730 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800469e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046a2:	6593      	str	r3, [r2, #88]	; 0x58
 80046a4:	4b22      	ldr	r3, [pc, #136]	; (8004730 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80046a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046ac:	60fb      	str	r3, [r7, #12]
 80046ae:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80046b0:	f7ff f9de 	bl	8003a70 <HAL_PWREx_GetVoltageRange>
 80046b4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80046b6:	4b1e      	ldr	r3, [pc, #120]	; (8004730 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80046b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046ba:	4a1d      	ldr	r2, [pc, #116]	; (8004730 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80046bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80046c0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80046c2:	697b      	ldr	r3, [r7, #20]
 80046c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80046c8:	d10b      	bne.n	80046e2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	2b80      	cmp	r3, #128	; 0x80
 80046ce:	d919      	bls.n	8004704 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2ba0      	cmp	r3, #160	; 0xa0
 80046d4:	d902      	bls.n	80046dc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80046d6:	2302      	movs	r3, #2
 80046d8:	613b      	str	r3, [r7, #16]
 80046da:	e013      	b.n	8004704 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80046dc:	2301      	movs	r3, #1
 80046de:	613b      	str	r3, [r7, #16]
 80046e0:	e010      	b.n	8004704 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2b80      	cmp	r3, #128	; 0x80
 80046e6:	d902      	bls.n	80046ee <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80046e8:	2303      	movs	r3, #3
 80046ea:	613b      	str	r3, [r7, #16]
 80046ec:	e00a      	b.n	8004704 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2b80      	cmp	r3, #128	; 0x80
 80046f2:	d102      	bne.n	80046fa <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80046f4:	2302      	movs	r3, #2
 80046f6:	613b      	str	r3, [r7, #16]
 80046f8:	e004      	b.n	8004704 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2b70      	cmp	r3, #112	; 0x70
 80046fe:	d101      	bne.n	8004704 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004700:	2301      	movs	r3, #1
 8004702:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004704:	4b0b      	ldr	r3, [pc, #44]	; (8004734 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f023 0207 	bic.w	r2, r3, #7
 800470c:	4909      	ldr	r1, [pc, #36]	; (8004734 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800470e:	693b      	ldr	r3, [r7, #16]
 8004710:	4313      	orrs	r3, r2
 8004712:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004714:	4b07      	ldr	r3, [pc, #28]	; (8004734 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f003 0307 	and.w	r3, r3, #7
 800471c:	693a      	ldr	r2, [r7, #16]
 800471e:	429a      	cmp	r2, r3
 8004720:	d001      	beq.n	8004726 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004722:	2301      	movs	r3, #1
 8004724:	e000      	b.n	8004728 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004726:	2300      	movs	r3, #0
}
 8004728:	4618      	mov	r0, r3
 800472a:	3718      	adds	r7, #24
 800472c:	46bd      	mov	sp, r7
 800472e:	bd80      	pop	{r7, pc}
 8004730:	40021000 	.word	0x40021000
 8004734:	40022000 	.word	0x40022000

08004738 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b086      	sub	sp, #24
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004740:	2300      	movs	r3, #0
 8004742:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004744:	2300      	movs	r3, #0
 8004746:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004750:	2b00      	cmp	r3, #0
 8004752:	d041      	beq.n	80047d8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004758:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800475c:	d02a      	beq.n	80047b4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800475e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004762:	d824      	bhi.n	80047ae <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004764:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004768:	d008      	beq.n	800477c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800476a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800476e:	d81e      	bhi.n	80047ae <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004770:	2b00      	cmp	r3, #0
 8004772:	d00a      	beq.n	800478a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004774:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004778:	d010      	beq.n	800479c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800477a:	e018      	b.n	80047ae <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800477c:	4b86      	ldr	r3, [pc, #536]	; (8004998 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800477e:	68db      	ldr	r3, [r3, #12]
 8004780:	4a85      	ldr	r2, [pc, #532]	; (8004998 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004782:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004786:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004788:	e015      	b.n	80047b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	3304      	adds	r3, #4
 800478e:	2100      	movs	r1, #0
 8004790:	4618      	mov	r0, r3
 8004792:	f000 fabb 	bl	8004d0c <RCCEx_PLLSAI1_Config>
 8004796:	4603      	mov	r3, r0
 8004798:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800479a:	e00c      	b.n	80047b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	3320      	adds	r3, #32
 80047a0:	2100      	movs	r1, #0
 80047a2:	4618      	mov	r0, r3
 80047a4:	f000 fba6 	bl	8004ef4 <RCCEx_PLLSAI2_Config>
 80047a8:	4603      	mov	r3, r0
 80047aa:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80047ac:	e003      	b.n	80047b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80047ae:	2301      	movs	r3, #1
 80047b0:	74fb      	strb	r3, [r7, #19]
      break;
 80047b2:	e000      	b.n	80047b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80047b4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80047b6:	7cfb      	ldrb	r3, [r7, #19]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d10b      	bne.n	80047d4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80047bc:	4b76      	ldr	r3, [pc, #472]	; (8004998 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047c2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80047ca:	4973      	ldr	r1, [pc, #460]	; (8004998 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047cc:	4313      	orrs	r3, r2
 80047ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80047d2:	e001      	b.n	80047d8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047d4:	7cfb      	ldrb	r3, [r7, #19]
 80047d6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d041      	beq.n	8004868 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80047e8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80047ec:	d02a      	beq.n	8004844 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80047ee:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80047f2:	d824      	bhi.n	800483e <HAL_RCCEx_PeriphCLKConfig+0x106>
 80047f4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80047f8:	d008      	beq.n	800480c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80047fa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80047fe:	d81e      	bhi.n	800483e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004800:	2b00      	cmp	r3, #0
 8004802:	d00a      	beq.n	800481a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004804:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004808:	d010      	beq.n	800482c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800480a:	e018      	b.n	800483e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800480c:	4b62      	ldr	r3, [pc, #392]	; (8004998 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800480e:	68db      	ldr	r3, [r3, #12]
 8004810:	4a61      	ldr	r2, [pc, #388]	; (8004998 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004812:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004816:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004818:	e015      	b.n	8004846 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	3304      	adds	r3, #4
 800481e:	2100      	movs	r1, #0
 8004820:	4618      	mov	r0, r3
 8004822:	f000 fa73 	bl	8004d0c <RCCEx_PLLSAI1_Config>
 8004826:	4603      	mov	r3, r0
 8004828:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800482a:	e00c      	b.n	8004846 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	3320      	adds	r3, #32
 8004830:	2100      	movs	r1, #0
 8004832:	4618      	mov	r0, r3
 8004834:	f000 fb5e 	bl	8004ef4 <RCCEx_PLLSAI2_Config>
 8004838:	4603      	mov	r3, r0
 800483a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800483c:	e003      	b.n	8004846 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800483e:	2301      	movs	r3, #1
 8004840:	74fb      	strb	r3, [r7, #19]
      break;
 8004842:	e000      	b.n	8004846 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004844:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004846:	7cfb      	ldrb	r3, [r7, #19]
 8004848:	2b00      	cmp	r3, #0
 800484a:	d10b      	bne.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800484c:	4b52      	ldr	r3, [pc, #328]	; (8004998 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800484e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004852:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800485a:	494f      	ldr	r1, [pc, #316]	; (8004998 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800485c:	4313      	orrs	r3, r2
 800485e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004862:	e001      	b.n	8004868 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004864:	7cfb      	ldrb	r3, [r7, #19]
 8004866:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004870:	2b00      	cmp	r3, #0
 8004872:	f000 80a0 	beq.w	80049b6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004876:	2300      	movs	r3, #0
 8004878:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800487a:	4b47      	ldr	r3, [pc, #284]	; (8004998 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800487c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800487e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004882:	2b00      	cmp	r3, #0
 8004884:	d101      	bne.n	800488a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004886:	2301      	movs	r3, #1
 8004888:	e000      	b.n	800488c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800488a:	2300      	movs	r3, #0
 800488c:	2b00      	cmp	r3, #0
 800488e:	d00d      	beq.n	80048ac <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004890:	4b41      	ldr	r3, [pc, #260]	; (8004998 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004892:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004894:	4a40      	ldr	r2, [pc, #256]	; (8004998 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004896:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800489a:	6593      	str	r3, [r2, #88]	; 0x58
 800489c:	4b3e      	ldr	r3, [pc, #248]	; (8004998 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800489e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048a4:	60bb      	str	r3, [r7, #8]
 80048a6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80048a8:	2301      	movs	r3, #1
 80048aa:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80048ac:	4b3b      	ldr	r3, [pc, #236]	; (800499c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4a3a      	ldr	r2, [pc, #232]	; (800499c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80048b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048b6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80048b8:	f7fd fb74 	bl	8001fa4 <HAL_GetTick>
 80048bc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80048be:	e009      	b.n	80048d4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048c0:	f7fd fb70 	bl	8001fa4 <HAL_GetTick>
 80048c4:	4602      	mov	r2, r0
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	1ad3      	subs	r3, r2, r3
 80048ca:	2b02      	cmp	r3, #2
 80048cc:	d902      	bls.n	80048d4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80048ce:	2303      	movs	r3, #3
 80048d0:	74fb      	strb	r3, [r7, #19]
        break;
 80048d2:	e005      	b.n	80048e0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80048d4:	4b31      	ldr	r3, [pc, #196]	; (800499c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d0ef      	beq.n	80048c0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80048e0:	7cfb      	ldrb	r3, [r7, #19]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d15c      	bne.n	80049a0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80048e6:	4b2c      	ldr	r3, [pc, #176]	; (8004998 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048ec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048f0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80048f2:	697b      	ldr	r3, [r7, #20]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d01f      	beq.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80048fe:	697a      	ldr	r2, [r7, #20]
 8004900:	429a      	cmp	r2, r3
 8004902:	d019      	beq.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004904:	4b24      	ldr	r3, [pc, #144]	; (8004998 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004906:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800490a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800490e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004910:	4b21      	ldr	r3, [pc, #132]	; (8004998 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004912:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004916:	4a20      	ldr	r2, [pc, #128]	; (8004998 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004918:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800491c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004920:	4b1d      	ldr	r3, [pc, #116]	; (8004998 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004922:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004926:	4a1c      	ldr	r2, [pc, #112]	; (8004998 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004928:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800492c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004930:	4a19      	ldr	r2, [pc, #100]	; (8004998 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004932:	697b      	ldr	r3, [r7, #20]
 8004934:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004938:	697b      	ldr	r3, [r7, #20]
 800493a:	f003 0301 	and.w	r3, r3, #1
 800493e:	2b00      	cmp	r3, #0
 8004940:	d016      	beq.n	8004970 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004942:	f7fd fb2f 	bl	8001fa4 <HAL_GetTick>
 8004946:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004948:	e00b      	b.n	8004962 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800494a:	f7fd fb2b 	bl	8001fa4 <HAL_GetTick>
 800494e:	4602      	mov	r2, r0
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	1ad3      	subs	r3, r2, r3
 8004954:	f241 3288 	movw	r2, #5000	; 0x1388
 8004958:	4293      	cmp	r3, r2
 800495a:	d902      	bls.n	8004962 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800495c:	2303      	movs	r3, #3
 800495e:	74fb      	strb	r3, [r7, #19]
            break;
 8004960:	e006      	b.n	8004970 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004962:	4b0d      	ldr	r3, [pc, #52]	; (8004998 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004964:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004968:	f003 0302 	and.w	r3, r3, #2
 800496c:	2b00      	cmp	r3, #0
 800496e:	d0ec      	beq.n	800494a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004970:	7cfb      	ldrb	r3, [r7, #19]
 8004972:	2b00      	cmp	r3, #0
 8004974:	d10c      	bne.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004976:	4b08      	ldr	r3, [pc, #32]	; (8004998 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004978:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800497c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004986:	4904      	ldr	r1, [pc, #16]	; (8004998 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004988:	4313      	orrs	r3, r2
 800498a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800498e:	e009      	b.n	80049a4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004990:	7cfb      	ldrb	r3, [r7, #19]
 8004992:	74bb      	strb	r3, [r7, #18]
 8004994:	e006      	b.n	80049a4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004996:	bf00      	nop
 8004998:	40021000 	.word	0x40021000
 800499c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049a0:	7cfb      	ldrb	r3, [r7, #19]
 80049a2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80049a4:	7c7b      	ldrb	r3, [r7, #17]
 80049a6:	2b01      	cmp	r3, #1
 80049a8:	d105      	bne.n	80049b6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049aa:	4b9e      	ldr	r3, [pc, #632]	; (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049ae:	4a9d      	ldr	r2, [pc, #628]	; (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80049b4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f003 0301 	and.w	r3, r3, #1
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d00a      	beq.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80049c2:	4b98      	ldr	r3, [pc, #608]	; (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049c8:	f023 0203 	bic.w	r2, r3, #3
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049d0:	4994      	ldr	r1, [pc, #592]	; (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049d2:	4313      	orrs	r3, r2
 80049d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f003 0302 	and.w	r3, r3, #2
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d00a      	beq.n	80049fa <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80049e4:	4b8f      	ldr	r3, [pc, #572]	; (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049ea:	f023 020c 	bic.w	r2, r3, #12
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049f2:	498c      	ldr	r1, [pc, #560]	; (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049f4:	4313      	orrs	r3, r2
 80049f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f003 0304 	and.w	r3, r3, #4
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d00a      	beq.n	8004a1c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004a06:	4b87      	ldr	r3, [pc, #540]	; (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a0c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a14:	4983      	ldr	r1, [pc, #524]	; (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a16:	4313      	orrs	r3, r2
 8004a18:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f003 0308 	and.w	r3, r3, #8
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d00a      	beq.n	8004a3e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004a28:	4b7e      	ldr	r3, [pc, #504]	; (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a2e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a36:	497b      	ldr	r1, [pc, #492]	; (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f003 0310 	and.w	r3, r3, #16
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d00a      	beq.n	8004a60 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004a4a:	4b76      	ldr	r3, [pc, #472]	; (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a50:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a58:	4972      	ldr	r1, [pc, #456]	; (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f003 0320 	and.w	r3, r3, #32
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d00a      	beq.n	8004a82 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004a6c:	4b6d      	ldr	r3, [pc, #436]	; (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a72:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a7a:	496a      	ldr	r1, [pc, #424]	; (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a7c:	4313      	orrs	r3, r2
 8004a7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d00a      	beq.n	8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004a8e:	4b65      	ldr	r3, [pc, #404]	; (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a94:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a9c:	4961      	ldr	r1, [pc, #388]	; (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a9e:	4313      	orrs	r3, r2
 8004aa0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d00a      	beq.n	8004ac6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004ab0:	4b5c      	ldr	r3, [pc, #368]	; (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ab2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ab6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004abe:	4959      	ldr	r1, [pc, #356]	; (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d00a      	beq.n	8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004ad2:	4b54      	ldr	r3, [pc, #336]	; (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ad4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ad8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ae0:	4950      	ldr	r1, [pc, #320]	; (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d00a      	beq.n	8004b0a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004af4:	4b4b      	ldr	r3, [pc, #300]	; (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004af6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004afa:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b02:	4948      	ldr	r1, [pc, #288]	; (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b04:	4313      	orrs	r3, r2
 8004b06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d00a      	beq.n	8004b2c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004b16:	4b43      	ldr	r3, [pc, #268]	; (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b1c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b24:	493f      	ldr	r1, [pc, #252]	; (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b26:	4313      	orrs	r3, r2
 8004b28:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d028      	beq.n	8004b8a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004b38:	4b3a      	ldr	r3, [pc, #232]	; (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b3e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b46:	4937      	ldr	r1, [pc, #220]	; (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b48:	4313      	orrs	r3, r2
 8004b4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b52:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004b56:	d106      	bne.n	8004b66 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b58:	4b32      	ldr	r3, [pc, #200]	; (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b5a:	68db      	ldr	r3, [r3, #12]
 8004b5c:	4a31      	ldr	r2, [pc, #196]	; (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b5e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004b62:	60d3      	str	r3, [r2, #12]
 8004b64:	e011      	b.n	8004b8a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b6a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004b6e:	d10c      	bne.n	8004b8a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	3304      	adds	r3, #4
 8004b74:	2101      	movs	r1, #1
 8004b76:	4618      	mov	r0, r3
 8004b78:	f000 f8c8 	bl	8004d0c <RCCEx_PLLSAI1_Config>
 8004b7c:	4603      	mov	r3, r0
 8004b7e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004b80:	7cfb      	ldrb	r3, [r7, #19]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d001      	beq.n	8004b8a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004b86:	7cfb      	ldrb	r3, [r7, #19]
 8004b88:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d028      	beq.n	8004be8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004b96:	4b23      	ldr	r3, [pc, #140]	; (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b9c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ba4:	491f      	ldr	r1, [pc, #124]	; (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bb0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004bb4:	d106      	bne.n	8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004bb6:	4b1b      	ldr	r3, [pc, #108]	; (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bb8:	68db      	ldr	r3, [r3, #12]
 8004bba:	4a1a      	ldr	r2, [pc, #104]	; (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bbc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004bc0:	60d3      	str	r3, [r2, #12]
 8004bc2:	e011      	b.n	8004be8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bc8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004bcc:	d10c      	bne.n	8004be8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	3304      	adds	r3, #4
 8004bd2:	2101      	movs	r1, #1
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	f000 f899 	bl	8004d0c <RCCEx_PLLSAI1_Config>
 8004bda:	4603      	mov	r3, r0
 8004bdc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004bde:	7cfb      	ldrb	r3, [r7, #19]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d001      	beq.n	8004be8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004be4:	7cfb      	ldrb	r3, [r7, #19]
 8004be6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d02b      	beq.n	8004c4c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004bf4:	4b0b      	ldr	r3, [pc, #44]	; (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bfa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c02:	4908      	ldr	r1, [pc, #32]	; (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c04:	4313      	orrs	r3, r2
 8004c06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c0e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004c12:	d109      	bne.n	8004c28 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004c14:	4b03      	ldr	r3, [pc, #12]	; (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c16:	68db      	ldr	r3, [r3, #12]
 8004c18:	4a02      	ldr	r2, [pc, #8]	; (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c1a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004c1e:	60d3      	str	r3, [r2, #12]
 8004c20:	e014      	b.n	8004c4c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004c22:	bf00      	nop
 8004c24:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c2c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004c30:	d10c      	bne.n	8004c4c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	3304      	adds	r3, #4
 8004c36:	2101      	movs	r1, #1
 8004c38:	4618      	mov	r0, r3
 8004c3a:	f000 f867 	bl	8004d0c <RCCEx_PLLSAI1_Config>
 8004c3e:	4603      	mov	r3, r0
 8004c40:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004c42:	7cfb      	ldrb	r3, [r7, #19]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d001      	beq.n	8004c4c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004c48:	7cfb      	ldrb	r3, [r7, #19]
 8004c4a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d02f      	beq.n	8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004c58:	4b2b      	ldr	r3, [pc, #172]	; (8004d08 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004c5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c5e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004c66:	4928      	ldr	r1, [pc, #160]	; (8004d08 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004c68:	4313      	orrs	r3, r2
 8004c6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004c72:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004c76:	d10d      	bne.n	8004c94 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	3304      	adds	r3, #4
 8004c7c:	2102      	movs	r1, #2
 8004c7e:	4618      	mov	r0, r3
 8004c80:	f000 f844 	bl	8004d0c <RCCEx_PLLSAI1_Config>
 8004c84:	4603      	mov	r3, r0
 8004c86:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004c88:	7cfb      	ldrb	r3, [r7, #19]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d014      	beq.n	8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004c8e:	7cfb      	ldrb	r3, [r7, #19]
 8004c90:	74bb      	strb	r3, [r7, #18]
 8004c92:	e011      	b.n	8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004c98:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004c9c:	d10c      	bne.n	8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	3320      	adds	r3, #32
 8004ca2:	2102      	movs	r1, #2
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	f000 f925 	bl	8004ef4 <RCCEx_PLLSAI2_Config>
 8004caa:	4603      	mov	r3, r0
 8004cac:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004cae:	7cfb      	ldrb	r3, [r7, #19]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d001      	beq.n	8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004cb4:	7cfb      	ldrb	r3, [r7, #19]
 8004cb6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d00a      	beq.n	8004cda <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004cc4:	4b10      	ldr	r3, [pc, #64]	; (8004d08 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004cc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cca:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004cd2:	490d      	ldr	r1, [pc, #52]	; (8004d08 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004cd4:	4313      	orrs	r3, r2
 8004cd6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d00b      	beq.n	8004cfe <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004ce6:	4b08      	ldr	r3, [pc, #32]	; (8004d08 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004ce8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cec:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004cf6:	4904      	ldr	r1, [pc, #16]	; (8004d08 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004cf8:	4313      	orrs	r3, r2
 8004cfa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004cfe:	7cbb      	ldrb	r3, [r7, #18]
}
 8004d00:	4618      	mov	r0, r3
 8004d02:	3718      	adds	r7, #24
 8004d04:	46bd      	mov	sp, r7
 8004d06:	bd80      	pop	{r7, pc}
 8004d08:	40021000 	.word	0x40021000

08004d0c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b084      	sub	sp, #16
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
 8004d14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004d16:	2300      	movs	r3, #0
 8004d18:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004d1a:	4b75      	ldr	r3, [pc, #468]	; (8004ef0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d1c:	68db      	ldr	r3, [r3, #12]
 8004d1e:	f003 0303 	and.w	r3, r3, #3
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d018      	beq.n	8004d58 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004d26:	4b72      	ldr	r3, [pc, #456]	; (8004ef0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d28:	68db      	ldr	r3, [r3, #12]
 8004d2a:	f003 0203 	and.w	r2, r3, #3
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	429a      	cmp	r2, r3
 8004d34:	d10d      	bne.n	8004d52 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
       ||
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d009      	beq.n	8004d52 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004d3e:	4b6c      	ldr	r3, [pc, #432]	; (8004ef0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d40:	68db      	ldr	r3, [r3, #12]
 8004d42:	091b      	lsrs	r3, r3, #4
 8004d44:	f003 0307 	and.w	r3, r3, #7
 8004d48:	1c5a      	adds	r2, r3, #1
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	685b      	ldr	r3, [r3, #4]
       ||
 8004d4e:	429a      	cmp	r2, r3
 8004d50:	d047      	beq.n	8004de2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004d52:	2301      	movs	r3, #1
 8004d54:	73fb      	strb	r3, [r7, #15]
 8004d56:	e044      	b.n	8004de2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	2b03      	cmp	r3, #3
 8004d5e:	d018      	beq.n	8004d92 <RCCEx_PLLSAI1_Config+0x86>
 8004d60:	2b03      	cmp	r3, #3
 8004d62:	d825      	bhi.n	8004db0 <RCCEx_PLLSAI1_Config+0xa4>
 8004d64:	2b01      	cmp	r3, #1
 8004d66:	d002      	beq.n	8004d6e <RCCEx_PLLSAI1_Config+0x62>
 8004d68:	2b02      	cmp	r3, #2
 8004d6a:	d009      	beq.n	8004d80 <RCCEx_PLLSAI1_Config+0x74>
 8004d6c:	e020      	b.n	8004db0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004d6e:	4b60      	ldr	r3, [pc, #384]	; (8004ef0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f003 0302 	and.w	r3, r3, #2
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d11d      	bne.n	8004db6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d7e:	e01a      	b.n	8004db6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004d80:	4b5b      	ldr	r3, [pc, #364]	; (8004ef0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d116      	bne.n	8004dba <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d90:	e013      	b.n	8004dba <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004d92:	4b57      	ldr	r3, [pc, #348]	; (8004ef0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d10f      	bne.n	8004dbe <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004d9e:	4b54      	ldr	r3, [pc, #336]	; (8004ef0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d109      	bne.n	8004dbe <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004daa:	2301      	movs	r3, #1
 8004dac:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004dae:	e006      	b.n	8004dbe <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004db0:	2301      	movs	r3, #1
 8004db2:	73fb      	strb	r3, [r7, #15]
      break;
 8004db4:	e004      	b.n	8004dc0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004db6:	bf00      	nop
 8004db8:	e002      	b.n	8004dc0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004dba:	bf00      	nop
 8004dbc:	e000      	b.n	8004dc0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004dbe:	bf00      	nop
    }

    if(status == HAL_OK)
 8004dc0:	7bfb      	ldrb	r3, [r7, #15]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d10d      	bne.n	8004de2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004dc6:	4b4a      	ldr	r3, [pc, #296]	; (8004ef0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004dc8:	68db      	ldr	r3, [r3, #12]
 8004dca:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6819      	ldr	r1, [r3, #0]
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	685b      	ldr	r3, [r3, #4]
 8004dd6:	3b01      	subs	r3, #1
 8004dd8:	011b      	lsls	r3, r3, #4
 8004dda:	430b      	orrs	r3, r1
 8004ddc:	4944      	ldr	r1, [pc, #272]	; (8004ef0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004dde:	4313      	orrs	r3, r2
 8004de0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004de2:	7bfb      	ldrb	r3, [r7, #15]
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d17d      	bne.n	8004ee4 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004de8:	4b41      	ldr	r3, [pc, #260]	; (8004ef0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	4a40      	ldr	r2, [pc, #256]	; (8004ef0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004dee:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004df2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004df4:	f7fd f8d6 	bl	8001fa4 <HAL_GetTick>
 8004df8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004dfa:	e009      	b.n	8004e10 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004dfc:	f7fd f8d2 	bl	8001fa4 <HAL_GetTick>
 8004e00:	4602      	mov	r2, r0
 8004e02:	68bb      	ldr	r3, [r7, #8]
 8004e04:	1ad3      	subs	r3, r2, r3
 8004e06:	2b02      	cmp	r3, #2
 8004e08:	d902      	bls.n	8004e10 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004e0a:	2303      	movs	r3, #3
 8004e0c:	73fb      	strb	r3, [r7, #15]
        break;
 8004e0e:	e005      	b.n	8004e1c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004e10:	4b37      	ldr	r3, [pc, #220]	; (8004ef0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d1ef      	bne.n	8004dfc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004e1c:	7bfb      	ldrb	r3, [r7, #15]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d160      	bne.n	8004ee4 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d111      	bne.n	8004e4c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004e28:	4b31      	ldr	r3, [pc, #196]	; (8004ef0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e2a:	691b      	ldr	r3, [r3, #16]
 8004e2c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004e30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e34:	687a      	ldr	r2, [r7, #4]
 8004e36:	6892      	ldr	r2, [r2, #8]
 8004e38:	0211      	lsls	r1, r2, #8
 8004e3a:	687a      	ldr	r2, [r7, #4]
 8004e3c:	68d2      	ldr	r2, [r2, #12]
 8004e3e:	0912      	lsrs	r2, r2, #4
 8004e40:	0452      	lsls	r2, r2, #17
 8004e42:	430a      	orrs	r2, r1
 8004e44:	492a      	ldr	r1, [pc, #168]	; (8004ef0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e46:	4313      	orrs	r3, r2
 8004e48:	610b      	str	r3, [r1, #16]
 8004e4a:	e027      	b.n	8004e9c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	2b01      	cmp	r3, #1
 8004e50:	d112      	bne.n	8004e78 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004e52:	4b27      	ldr	r3, [pc, #156]	; (8004ef0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e54:	691b      	ldr	r3, [r3, #16]
 8004e56:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004e5a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004e5e:	687a      	ldr	r2, [r7, #4]
 8004e60:	6892      	ldr	r2, [r2, #8]
 8004e62:	0211      	lsls	r1, r2, #8
 8004e64:	687a      	ldr	r2, [r7, #4]
 8004e66:	6912      	ldr	r2, [r2, #16]
 8004e68:	0852      	lsrs	r2, r2, #1
 8004e6a:	3a01      	subs	r2, #1
 8004e6c:	0552      	lsls	r2, r2, #21
 8004e6e:	430a      	orrs	r2, r1
 8004e70:	491f      	ldr	r1, [pc, #124]	; (8004ef0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e72:	4313      	orrs	r3, r2
 8004e74:	610b      	str	r3, [r1, #16]
 8004e76:	e011      	b.n	8004e9c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004e78:	4b1d      	ldr	r3, [pc, #116]	; (8004ef0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e7a:	691b      	ldr	r3, [r3, #16]
 8004e7c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004e80:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004e84:	687a      	ldr	r2, [r7, #4]
 8004e86:	6892      	ldr	r2, [r2, #8]
 8004e88:	0211      	lsls	r1, r2, #8
 8004e8a:	687a      	ldr	r2, [r7, #4]
 8004e8c:	6952      	ldr	r2, [r2, #20]
 8004e8e:	0852      	lsrs	r2, r2, #1
 8004e90:	3a01      	subs	r2, #1
 8004e92:	0652      	lsls	r2, r2, #25
 8004e94:	430a      	orrs	r2, r1
 8004e96:	4916      	ldr	r1, [pc, #88]	; (8004ef0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e98:	4313      	orrs	r3, r2
 8004e9a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004e9c:	4b14      	ldr	r3, [pc, #80]	; (8004ef0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4a13      	ldr	r2, [pc, #76]	; (8004ef0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ea2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004ea6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ea8:	f7fd f87c 	bl	8001fa4 <HAL_GetTick>
 8004eac:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004eae:	e009      	b.n	8004ec4 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004eb0:	f7fd f878 	bl	8001fa4 <HAL_GetTick>
 8004eb4:	4602      	mov	r2, r0
 8004eb6:	68bb      	ldr	r3, [r7, #8]
 8004eb8:	1ad3      	subs	r3, r2, r3
 8004eba:	2b02      	cmp	r3, #2
 8004ebc:	d902      	bls.n	8004ec4 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004ebe:	2303      	movs	r3, #3
 8004ec0:	73fb      	strb	r3, [r7, #15]
          break;
 8004ec2:	e005      	b.n	8004ed0 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004ec4:	4b0a      	ldr	r3, [pc, #40]	; (8004ef0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d0ef      	beq.n	8004eb0 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004ed0:	7bfb      	ldrb	r3, [r7, #15]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d106      	bne.n	8004ee4 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004ed6:	4b06      	ldr	r3, [pc, #24]	; (8004ef0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ed8:	691a      	ldr	r2, [r3, #16]
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	699b      	ldr	r3, [r3, #24]
 8004ede:	4904      	ldr	r1, [pc, #16]	; (8004ef0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ee0:	4313      	orrs	r3, r2
 8004ee2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004ee4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	3710      	adds	r7, #16
 8004eea:	46bd      	mov	sp, r7
 8004eec:	bd80      	pop	{r7, pc}
 8004eee:	bf00      	nop
 8004ef0:	40021000 	.word	0x40021000

08004ef4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b084      	sub	sp, #16
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
 8004efc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004efe:	2300      	movs	r3, #0
 8004f00:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004f02:	4b6a      	ldr	r3, [pc, #424]	; (80050ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f04:	68db      	ldr	r3, [r3, #12]
 8004f06:	f003 0303 	and.w	r3, r3, #3
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d018      	beq.n	8004f40 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004f0e:	4b67      	ldr	r3, [pc, #412]	; (80050ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f10:	68db      	ldr	r3, [r3, #12]
 8004f12:	f003 0203 	and.w	r2, r3, #3
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	429a      	cmp	r2, r3
 8004f1c:	d10d      	bne.n	8004f3a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
       ||
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d009      	beq.n	8004f3a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004f26:	4b61      	ldr	r3, [pc, #388]	; (80050ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f28:	68db      	ldr	r3, [r3, #12]
 8004f2a:	091b      	lsrs	r3, r3, #4
 8004f2c:	f003 0307 	and.w	r3, r3, #7
 8004f30:	1c5a      	adds	r2, r3, #1
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	685b      	ldr	r3, [r3, #4]
       ||
 8004f36:	429a      	cmp	r2, r3
 8004f38:	d047      	beq.n	8004fca <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	73fb      	strb	r3, [r7, #15]
 8004f3e:	e044      	b.n	8004fca <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	2b03      	cmp	r3, #3
 8004f46:	d018      	beq.n	8004f7a <RCCEx_PLLSAI2_Config+0x86>
 8004f48:	2b03      	cmp	r3, #3
 8004f4a:	d825      	bhi.n	8004f98 <RCCEx_PLLSAI2_Config+0xa4>
 8004f4c:	2b01      	cmp	r3, #1
 8004f4e:	d002      	beq.n	8004f56 <RCCEx_PLLSAI2_Config+0x62>
 8004f50:	2b02      	cmp	r3, #2
 8004f52:	d009      	beq.n	8004f68 <RCCEx_PLLSAI2_Config+0x74>
 8004f54:	e020      	b.n	8004f98 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004f56:	4b55      	ldr	r3, [pc, #340]	; (80050ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f003 0302 	and.w	r3, r3, #2
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d11d      	bne.n	8004f9e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004f62:	2301      	movs	r3, #1
 8004f64:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f66:	e01a      	b.n	8004f9e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004f68:	4b50      	ldr	r3, [pc, #320]	; (80050ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d116      	bne.n	8004fa2 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004f74:	2301      	movs	r3, #1
 8004f76:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f78:	e013      	b.n	8004fa2 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004f7a:	4b4c      	ldr	r3, [pc, #304]	; (80050ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d10f      	bne.n	8004fa6 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004f86:	4b49      	ldr	r3, [pc, #292]	; (80050ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d109      	bne.n	8004fa6 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004f92:	2301      	movs	r3, #1
 8004f94:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004f96:	e006      	b.n	8004fa6 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004f98:	2301      	movs	r3, #1
 8004f9a:	73fb      	strb	r3, [r7, #15]
      break;
 8004f9c:	e004      	b.n	8004fa8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004f9e:	bf00      	nop
 8004fa0:	e002      	b.n	8004fa8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004fa2:	bf00      	nop
 8004fa4:	e000      	b.n	8004fa8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004fa6:	bf00      	nop
    }

    if(status == HAL_OK)
 8004fa8:	7bfb      	ldrb	r3, [r7, #15]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d10d      	bne.n	8004fca <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004fae:	4b3f      	ldr	r3, [pc, #252]	; (80050ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fb0:	68db      	ldr	r3, [r3, #12]
 8004fb2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6819      	ldr	r1, [r3, #0]
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	685b      	ldr	r3, [r3, #4]
 8004fbe:	3b01      	subs	r3, #1
 8004fc0:	011b      	lsls	r3, r3, #4
 8004fc2:	430b      	orrs	r3, r1
 8004fc4:	4939      	ldr	r1, [pc, #228]	; (80050ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fc6:	4313      	orrs	r3, r2
 8004fc8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004fca:	7bfb      	ldrb	r3, [r7, #15]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d167      	bne.n	80050a0 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004fd0:	4b36      	ldr	r3, [pc, #216]	; (80050ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	4a35      	ldr	r2, [pc, #212]	; (80050ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fd6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004fda:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fdc:	f7fc ffe2 	bl	8001fa4 <HAL_GetTick>
 8004fe0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004fe2:	e009      	b.n	8004ff8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004fe4:	f7fc ffde 	bl	8001fa4 <HAL_GetTick>
 8004fe8:	4602      	mov	r2, r0
 8004fea:	68bb      	ldr	r3, [r7, #8]
 8004fec:	1ad3      	subs	r3, r2, r3
 8004fee:	2b02      	cmp	r3, #2
 8004ff0:	d902      	bls.n	8004ff8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004ff2:	2303      	movs	r3, #3
 8004ff4:	73fb      	strb	r3, [r7, #15]
        break;
 8004ff6:	e005      	b.n	8005004 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004ff8:	4b2c      	ldr	r3, [pc, #176]	; (80050ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005000:	2b00      	cmp	r3, #0
 8005002:	d1ef      	bne.n	8004fe4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005004:	7bfb      	ldrb	r3, [r7, #15]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d14a      	bne.n	80050a0 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	2b00      	cmp	r3, #0
 800500e:	d111      	bne.n	8005034 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005010:	4b26      	ldr	r3, [pc, #152]	; (80050ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8005012:	695b      	ldr	r3, [r3, #20]
 8005014:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005018:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800501c:	687a      	ldr	r2, [r7, #4]
 800501e:	6892      	ldr	r2, [r2, #8]
 8005020:	0211      	lsls	r1, r2, #8
 8005022:	687a      	ldr	r2, [r7, #4]
 8005024:	68d2      	ldr	r2, [r2, #12]
 8005026:	0912      	lsrs	r2, r2, #4
 8005028:	0452      	lsls	r2, r2, #17
 800502a:	430a      	orrs	r2, r1
 800502c:	491f      	ldr	r1, [pc, #124]	; (80050ac <RCCEx_PLLSAI2_Config+0x1b8>)
 800502e:	4313      	orrs	r3, r2
 8005030:	614b      	str	r3, [r1, #20]
 8005032:	e011      	b.n	8005058 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005034:	4b1d      	ldr	r3, [pc, #116]	; (80050ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8005036:	695b      	ldr	r3, [r3, #20]
 8005038:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800503c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005040:	687a      	ldr	r2, [r7, #4]
 8005042:	6892      	ldr	r2, [r2, #8]
 8005044:	0211      	lsls	r1, r2, #8
 8005046:	687a      	ldr	r2, [r7, #4]
 8005048:	6912      	ldr	r2, [r2, #16]
 800504a:	0852      	lsrs	r2, r2, #1
 800504c:	3a01      	subs	r2, #1
 800504e:	0652      	lsls	r2, r2, #25
 8005050:	430a      	orrs	r2, r1
 8005052:	4916      	ldr	r1, [pc, #88]	; (80050ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8005054:	4313      	orrs	r3, r2
 8005056:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005058:	4b14      	ldr	r3, [pc, #80]	; (80050ac <RCCEx_PLLSAI2_Config+0x1b8>)
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	4a13      	ldr	r2, [pc, #76]	; (80050ac <RCCEx_PLLSAI2_Config+0x1b8>)
 800505e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005062:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005064:	f7fc ff9e 	bl	8001fa4 <HAL_GetTick>
 8005068:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800506a:	e009      	b.n	8005080 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800506c:	f7fc ff9a 	bl	8001fa4 <HAL_GetTick>
 8005070:	4602      	mov	r2, r0
 8005072:	68bb      	ldr	r3, [r7, #8]
 8005074:	1ad3      	subs	r3, r2, r3
 8005076:	2b02      	cmp	r3, #2
 8005078:	d902      	bls.n	8005080 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800507a:	2303      	movs	r3, #3
 800507c:	73fb      	strb	r3, [r7, #15]
          break;
 800507e:	e005      	b.n	800508c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005080:	4b0a      	ldr	r3, [pc, #40]	; (80050ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005088:	2b00      	cmp	r3, #0
 800508a:	d0ef      	beq.n	800506c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800508c:	7bfb      	ldrb	r3, [r7, #15]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d106      	bne.n	80050a0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005092:	4b06      	ldr	r3, [pc, #24]	; (80050ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8005094:	695a      	ldr	r2, [r3, #20]
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	695b      	ldr	r3, [r3, #20]
 800509a:	4904      	ldr	r1, [pc, #16]	; (80050ac <RCCEx_PLLSAI2_Config+0x1b8>)
 800509c:	4313      	orrs	r3, r2
 800509e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80050a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80050a2:	4618      	mov	r0, r3
 80050a4:	3710      	adds	r7, #16
 80050a6:	46bd      	mov	sp, r7
 80050a8:	bd80      	pop	{r7, pc}
 80050aa:	bf00      	nop
 80050ac:	40021000 	.word	0x40021000

080050b0 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80050b0:	b580      	push	{r7, lr}
 80050b2:	b084      	sub	sp, #16
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80050b8:	2301      	movs	r3, #1
 80050ba:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d06c      	beq.n	800519c <HAL_RTC_Init+0xec>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80050c8:	b2db      	uxtb	r3, r3
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d106      	bne.n	80050dc <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2200      	movs	r2, #0
 80050d2:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80050d6:	6878      	ldr	r0, [r7, #4]
 80050d8:	f7fc fbfe 	bl	80018d8 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2202      	movs	r2, #2
 80050e0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	22ca      	movs	r2, #202	; 0xca
 80050ea:	625a      	str	r2, [r3, #36]	; 0x24
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	2253      	movs	r2, #83	; 0x53
 80050f2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80050f4:	6878      	ldr	r0, [r7, #4]
 80050f6:	f000 f87c 	bl	80051f2 <RTC_EnterInitMode>
 80050fa:	4603      	mov	r3, r0
 80050fc:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80050fe:	7bfb      	ldrb	r3, [r7, #15]
 8005100:	2b00      	cmp	r3, #0
 8005102:	d14b      	bne.n	800519c <HAL_RTC_Init+0xec>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	689b      	ldr	r3, [r3, #8]
 800510a:	687a      	ldr	r2, [r7, #4]
 800510c:	6812      	ldr	r2, [r2, #0]
 800510e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005112:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005116:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	6899      	ldr	r1, [r3, #8]
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	685a      	ldr	r2, [r3, #4]
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	691b      	ldr	r3, [r3, #16]
 8005126:	431a      	orrs	r2, r3
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	699b      	ldr	r3, [r3, #24]
 800512c:	431a      	orrs	r2, r3
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	430a      	orrs	r2, r1
 8005134:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	687a      	ldr	r2, [r7, #4]
 800513c:	68d2      	ldr	r2, [r2, #12]
 800513e:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	6919      	ldr	r1, [r3, #16]
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	689b      	ldr	r3, [r3, #8]
 800514a:	041a      	lsls	r2, r3, #16
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	430a      	orrs	r2, r1
 8005152:	611a      	str	r2, [r3, #16]
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8005154:	6878      	ldr	r0, [r7, #4]
 8005156:	f000 f87f 	bl	8005258 <RTC_ExitInitMode>
 800515a:	4603      	mov	r3, r0
 800515c:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800515e:	7bfb      	ldrb	r3, [r7, #15]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d11b      	bne.n	800519c <HAL_RTC_Init+0xec>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f022 0203 	bic.w	r2, r2, #3
 8005172:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	69da      	ldr	r2, [r3, #28]
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	695b      	ldr	r3, [r3, #20]
 8005182:	431a      	orrs	r2, r3
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	430a      	orrs	r2, r1
 800518a:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	22ff      	movs	r2, #255	; 0xff
 8005192:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_READY;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2201      	movs	r2, #1
 8005198:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      }
    }
  }

  return status;
 800519c:	7bfb      	ldrb	r3, [r7, #15]
}
 800519e:	4618      	mov	r0, r3
 80051a0:	3710      	adds	r7, #16
 80051a2:	46bd      	mov	sp, r7
 80051a4:	bd80      	pop	{r7, pc}

080051a6 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80051a6:	b580      	push	{r7, lr}
 80051a8:	b084      	sub	sp, #16
 80051aa:	af00      	add	r7, sp, #0
 80051ac:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	68da      	ldr	r2, [r3, #12]
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80051bc:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 80051be:	f7fc fef1 	bl	8001fa4 <HAL_GetTick>
 80051c2:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80051c4:	e009      	b.n	80051da <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80051c6:	f7fc feed 	bl	8001fa4 <HAL_GetTick>
 80051ca:	4602      	mov	r2, r0
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	1ad3      	subs	r3, r2, r3
 80051d0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80051d4:	d901      	bls.n	80051da <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 80051d6:	2303      	movs	r3, #3
 80051d8:	e007      	b.n	80051ea <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	68db      	ldr	r3, [r3, #12]
 80051e0:	f003 0320 	and.w	r3, r3, #32
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d0ee      	beq.n	80051c6 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 80051e8:	2300      	movs	r3, #0
}
 80051ea:	4618      	mov	r0, r3
 80051ec:	3710      	adds	r7, #16
 80051ee:	46bd      	mov	sp, r7
 80051f0:	bd80      	pop	{r7, pc}

080051f2 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80051f2:	b580      	push	{r7, lr}
 80051f4:	b084      	sub	sp, #16
 80051f6:	af00      	add	r7, sp, #0
 80051f8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80051fa:	2300      	movs	r3, #0
 80051fc:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	68db      	ldr	r3, [r3, #12]
 8005204:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005208:	2b00      	cmp	r3, #0
 800520a:	d120      	bne.n	800524e <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f04f 32ff 	mov.w	r2, #4294967295
 8005214:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8005216:	f7fc fec5 	bl	8001fa4 <HAL_GetTick>
 800521a:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800521c:	e00d      	b.n	800523a <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800521e:	f7fc fec1 	bl	8001fa4 <HAL_GetTick>
 8005222:	4602      	mov	r2, r0
 8005224:	68bb      	ldr	r3, [r7, #8]
 8005226:	1ad3      	subs	r3, r2, r3
 8005228:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800522c:	d905      	bls.n	800523a <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 800522e:	2303      	movs	r3, #3
 8005230:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2203      	movs	r2, #3
 8005236:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	68db      	ldr	r3, [r3, #12]
 8005240:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005244:	2b00      	cmp	r3, #0
 8005246:	d102      	bne.n	800524e <RTC_EnterInitMode+0x5c>
 8005248:	7bfb      	ldrb	r3, [r7, #15]
 800524a:	2b03      	cmp	r3, #3
 800524c:	d1e7      	bne.n	800521e <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 800524e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005250:	4618      	mov	r0, r3
 8005252:	3710      	adds	r7, #16
 8005254:	46bd      	mov	sp, r7
 8005256:	bd80      	pop	{r7, pc}

08005258 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005258:	b580      	push	{r7, lr}
 800525a:	b084      	sub	sp, #16
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005260:	2300      	movs	r3, #0
 8005262:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8005264:	4b1a      	ldr	r3, [pc, #104]	; (80052d0 <RTC_ExitInitMode+0x78>)
 8005266:	68db      	ldr	r3, [r3, #12]
 8005268:	4a19      	ldr	r2, [pc, #100]	; (80052d0 <RTC_ExitInitMode+0x78>)
 800526a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800526e:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8005270:	4b17      	ldr	r3, [pc, #92]	; (80052d0 <RTC_ExitInitMode+0x78>)
 8005272:	689b      	ldr	r3, [r3, #8]
 8005274:	f003 0320 	and.w	r3, r3, #32
 8005278:	2b00      	cmp	r3, #0
 800527a:	d10c      	bne.n	8005296 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800527c:	6878      	ldr	r0, [r7, #4]
 800527e:	f7ff ff92 	bl	80051a6 <HAL_RTC_WaitForSynchro>
 8005282:	4603      	mov	r3, r0
 8005284:	2b00      	cmp	r3, #0
 8005286:	d01e      	beq.n	80052c6 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2203      	movs	r2, #3
 800528c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8005290:	2303      	movs	r3, #3
 8005292:	73fb      	strb	r3, [r7, #15]
 8005294:	e017      	b.n	80052c6 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8005296:	4b0e      	ldr	r3, [pc, #56]	; (80052d0 <RTC_ExitInitMode+0x78>)
 8005298:	689b      	ldr	r3, [r3, #8]
 800529a:	4a0d      	ldr	r2, [pc, #52]	; (80052d0 <RTC_ExitInitMode+0x78>)
 800529c:	f023 0320 	bic.w	r3, r3, #32
 80052a0:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80052a2:	6878      	ldr	r0, [r7, #4]
 80052a4:	f7ff ff7f 	bl	80051a6 <HAL_RTC_WaitForSynchro>
 80052a8:	4603      	mov	r3, r0
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d005      	beq.n	80052ba <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2203      	movs	r2, #3
 80052b2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 80052b6:	2303      	movs	r3, #3
 80052b8:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80052ba:	4b05      	ldr	r3, [pc, #20]	; (80052d0 <RTC_ExitInitMode+0x78>)
 80052bc:	689b      	ldr	r3, [r3, #8]
 80052be:	4a04      	ldr	r2, [pc, #16]	; (80052d0 <RTC_ExitInitMode+0x78>)
 80052c0:	f043 0320 	orr.w	r3, r3, #32
 80052c4:	6093      	str	r3, [r2, #8]
  }

  return status;
 80052c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80052c8:	4618      	mov	r0, r3
 80052ca:	3710      	adds	r7, #16
 80052cc:	46bd      	mov	sp, r7
 80052ce:	bd80      	pop	{r7, pc}
 80052d0:	40002800 	.word	0x40002800

080052d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b082      	sub	sp, #8
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d101      	bne.n	80052e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80052e2:	2301      	movs	r3, #1
 80052e4:	e049      	b.n	800537a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052ec:	b2db      	uxtb	r3, r3
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d106      	bne.n	8005300 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2200      	movs	r2, #0
 80052f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80052fa:	6878      	ldr	r0, [r7, #4]
 80052fc:	f7fc fcf4 	bl	8001ce8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2202      	movs	r2, #2
 8005304:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681a      	ldr	r2, [r3, #0]
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	3304      	adds	r3, #4
 8005310:	4619      	mov	r1, r3
 8005312:	4610      	mov	r0, r2
 8005314:	f000 fac0 	bl	8005898 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2201      	movs	r2, #1
 800531c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2201      	movs	r2, #1
 8005324:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2201      	movs	r2, #1
 800532c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2201      	movs	r2, #1
 8005334:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2201      	movs	r2, #1
 800533c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2201      	movs	r2, #1
 8005344:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2201      	movs	r2, #1
 800534c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2201      	movs	r2, #1
 8005354:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2201      	movs	r2, #1
 800535c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2201      	movs	r2, #1
 8005364:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2201      	movs	r2, #1
 800536c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2201      	movs	r2, #1
 8005374:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005378:	2300      	movs	r3, #0
}
 800537a:	4618      	mov	r0, r3
 800537c:	3708      	adds	r7, #8
 800537e:	46bd      	mov	sp, r7
 8005380:	bd80      	pop	{r7, pc}
	...

08005384 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005384:	b480      	push	{r7}
 8005386:	b085      	sub	sp, #20
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005392:	b2db      	uxtb	r3, r3
 8005394:	2b01      	cmp	r3, #1
 8005396:	d001      	beq.n	800539c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005398:	2301      	movs	r3, #1
 800539a:	e04f      	b.n	800543c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2202      	movs	r2, #2
 80053a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	68da      	ldr	r2, [r3, #12]
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f042 0201 	orr.w	r2, r2, #1
 80053b2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	4a23      	ldr	r2, [pc, #140]	; (8005448 <HAL_TIM_Base_Start_IT+0xc4>)
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d01d      	beq.n	80053fa <HAL_TIM_Base_Start_IT+0x76>
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053c6:	d018      	beq.n	80053fa <HAL_TIM_Base_Start_IT+0x76>
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	4a1f      	ldr	r2, [pc, #124]	; (800544c <HAL_TIM_Base_Start_IT+0xc8>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d013      	beq.n	80053fa <HAL_TIM_Base_Start_IT+0x76>
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	4a1e      	ldr	r2, [pc, #120]	; (8005450 <HAL_TIM_Base_Start_IT+0xcc>)
 80053d8:	4293      	cmp	r3, r2
 80053da:	d00e      	beq.n	80053fa <HAL_TIM_Base_Start_IT+0x76>
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	4a1c      	ldr	r2, [pc, #112]	; (8005454 <HAL_TIM_Base_Start_IT+0xd0>)
 80053e2:	4293      	cmp	r3, r2
 80053e4:	d009      	beq.n	80053fa <HAL_TIM_Base_Start_IT+0x76>
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	4a1b      	ldr	r2, [pc, #108]	; (8005458 <HAL_TIM_Base_Start_IT+0xd4>)
 80053ec:	4293      	cmp	r3, r2
 80053ee:	d004      	beq.n	80053fa <HAL_TIM_Base_Start_IT+0x76>
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	4a19      	ldr	r2, [pc, #100]	; (800545c <HAL_TIM_Base_Start_IT+0xd8>)
 80053f6:	4293      	cmp	r3, r2
 80053f8:	d115      	bne.n	8005426 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	689a      	ldr	r2, [r3, #8]
 8005400:	4b17      	ldr	r3, [pc, #92]	; (8005460 <HAL_TIM_Base_Start_IT+0xdc>)
 8005402:	4013      	ands	r3, r2
 8005404:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	2b06      	cmp	r3, #6
 800540a:	d015      	beq.n	8005438 <HAL_TIM_Base_Start_IT+0xb4>
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005412:	d011      	beq.n	8005438 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	681a      	ldr	r2, [r3, #0]
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f042 0201 	orr.w	r2, r2, #1
 8005422:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005424:	e008      	b.n	8005438 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	681a      	ldr	r2, [r3, #0]
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f042 0201 	orr.w	r2, r2, #1
 8005434:	601a      	str	r2, [r3, #0]
 8005436:	e000      	b.n	800543a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005438:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800543a:	2300      	movs	r3, #0
}
 800543c:	4618      	mov	r0, r3
 800543e:	3714      	adds	r7, #20
 8005440:	46bd      	mov	sp, r7
 8005442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005446:	4770      	bx	lr
 8005448:	40012c00 	.word	0x40012c00
 800544c:	40000400 	.word	0x40000400
 8005450:	40000800 	.word	0x40000800
 8005454:	40000c00 	.word	0x40000c00
 8005458:	40013400 	.word	0x40013400
 800545c:	40014000 	.word	0x40014000
 8005460:	00010007 	.word	0x00010007

08005464 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005464:	b580      	push	{r7, lr}
 8005466:	b082      	sub	sp, #8
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	691b      	ldr	r3, [r3, #16]
 8005472:	f003 0302 	and.w	r3, r3, #2
 8005476:	2b02      	cmp	r3, #2
 8005478:	d122      	bne.n	80054c0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	68db      	ldr	r3, [r3, #12]
 8005480:	f003 0302 	and.w	r3, r3, #2
 8005484:	2b02      	cmp	r3, #2
 8005486:	d11b      	bne.n	80054c0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f06f 0202 	mvn.w	r2, #2
 8005490:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2201      	movs	r2, #1
 8005496:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	699b      	ldr	r3, [r3, #24]
 800549e:	f003 0303 	and.w	r3, r3, #3
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d003      	beq.n	80054ae <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80054a6:	6878      	ldr	r0, [r7, #4]
 80054a8:	f000 f9d8 	bl	800585c <HAL_TIM_IC_CaptureCallback>
 80054ac:	e005      	b.n	80054ba <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80054ae:	6878      	ldr	r0, [r7, #4]
 80054b0:	f000 f9ca 	bl	8005848 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054b4:	6878      	ldr	r0, [r7, #4]
 80054b6:	f000 f9db 	bl	8005870 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2200      	movs	r2, #0
 80054be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	691b      	ldr	r3, [r3, #16]
 80054c6:	f003 0304 	and.w	r3, r3, #4
 80054ca:	2b04      	cmp	r3, #4
 80054cc:	d122      	bne.n	8005514 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	68db      	ldr	r3, [r3, #12]
 80054d4:	f003 0304 	and.w	r3, r3, #4
 80054d8:	2b04      	cmp	r3, #4
 80054da:	d11b      	bne.n	8005514 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f06f 0204 	mvn.w	r2, #4
 80054e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2202      	movs	r2, #2
 80054ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	699b      	ldr	r3, [r3, #24]
 80054f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d003      	beq.n	8005502 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054fa:	6878      	ldr	r0, [r7, #4]
 80054fc:	f000 f9ae 	bl	800585c <HAL_TIM_IC_CaptureCallback>
 8005500:	e005      	b.n	800550e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005502:	6878      	ldr	r0, [r7, #4]
 8005504:	f000 f9a0 	bl	8005848 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005508:	6878      	ldr	r0, [r7, #4]
 800550a:	f000 f9b1 	bl	8005870 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2200      	movs	r2, #0
 8005512:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	691b      	ldr	r3, [r3, #16]
 800551a:	f003 0308 	and.w	r3, r3, #8
 800551e:	2b08      	cmp	r3, #8
 8005520:	d122      	bne.n	8005568 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	68db      	ldr	r3, [r3, #12]
 8005528:	f003 0308 	and.w	r3, r3, #8
 800552c:	2b08      	cmp	r3, #8
 800552e:	d11b      	bne.n	8005568 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f06f 0208 	mvn.w	r2, #8
 8005538:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	2204      	movs	r2, #4
 800553e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	69db      	ldr	r3, [r3, #28]
 8005546:	f003 0303 	and.w	r3, r3, #3
 800554a:	2b00      	cmp	r3, #0
 800554c:	d003      	beq.n	8005556 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800554e:	6878      	ldr	r0, [r7, #4]
 8005550:	f000 f984 	bl	800585c <HAL_TIM_IC_CaptureCallback>
 8005554:	e005      	b.n	8005562 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005556:	6878      	ldr	r0, [r7, #4]
 8005558:	f000 f976 	bl	8005848 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800555c:	6878      	ldr	r0, [r7, #4]
 800555e:	f000 f987 	bl	8005870 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2200      	movs	r2, #0
 8005566:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	691b      	ldr	r3, [r3, #16]
 800556e:	f003 0310 	and.w	r3, r3, #16
 8005572:	2b10      	cmp	r3, #16
 8005574:	d122      	bne.n	80055bc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	68db      	ldr	r3, [r3, #12]
 800557c:	f003 0310 	and.w	r3, r3, #16
 8005580:	2b10      	cmp	r3, #16
 8005582:	d11b      	bne.n	80055bc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f06f 0210 	mvn.w	r2, #16
 800558c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	2208      	movs	r2, #8
 8005592:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	69db      	ldr	r3, [r3, #28]
 800559a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d003      	beq.n	80055aa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80055a2:	6878      	ldr	r0, [r7, #4]
 80055a4:	f000 f95a 	bl	800585c <HAL_TIM_IC_CaptureCallback>
 80055a8:	e005      	b.n	80055b6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80055aa:	6878      	ldr	r0, [r7, #4]
 80055ac:	f000 f94c 	bl	8005848 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055b0:	6878      	ldr	r0, [r7, #4]
 80055b2:	f000 f95d 	bl	8005870 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2200      	movs	r2, #0
 80055ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	691b      	ldr	r3, [r3, #16]
 80055c2:	f003 0301 	and.w	r3, r3, #1
 80055c6:	2b01      	cmp	r3, #1
 80055c8:	d10e      	bne.n	80055e8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	68db      	ldr	r3, [r3, #12]
 80055d0:	f003 0301 	and.w	r3, r3, #1
 80055d4:	2b01      	cmp	r3, #1
 80055d6:	d107      	bne.n	80055e8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f06f 0201 	mvn.w	r2, #1
 80055e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80055e2:	6878      	ldr	r0, [r7, #4]
 80055e4:	f000 f926 	bl	8005834 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	691b      	ldr	r3, [r3, #16]
 80055ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055f2:	2b80      	cmp	r3, #128	; 0x80
 80055f4:	d10e      	bne.n	8005614 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	68db      	ldr	r3, [r3, #12]
 80055fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005600:	2b80      	cmp	r3, #128	; 0x80
 8005602:	d107      	bne.n	8005614 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800560c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800560e:	6878      	ldr	r0, [r7, #4]
 8005610:	f000 fb08 	bl	8005c24 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	691b      	ldr	r3, [r3, #16]
 800561a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800561e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005622:	d10e      	bne.n	8005642 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	68db      	ldr	r3, [r3, #12]
 800562a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800562e:	2b80      	cmp	r3, #128	; 0x80
 8005630:	d107      	bne.n	8005642 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800563a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800563c:	6878      	ldr	r0, [r7, #4]
 800563e:	f000 fafb 	bl	8005c38 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	691b      	ldr	r3, [r3, #16]
 8005648:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800564c:	2b40      	cmp	r3, #64	; 0x40
 800564e:	d10e      	bne.n	800566e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	68db      	ldr	r3, [r3, #12]
 8005656:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800565a:	2b40      	cmp	r3, #64	; 0x40
 800565c:	d107      	bne.n	800566e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005666:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005668:	6878      	ldr	r0, [r7, #4]
 800566a:	f000 f90b 	bl	8005884 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	691b      	ldr	r3, [r3, #16]
 8005674:	f003 0320 	and.w	r3, r3, #32
 8005678:	2b20      	cmp	r3, #32
 800567a:	d10e      	bne.n	800569a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	68db      	ldr	r3, [r3, #12]
 8005682:	f003 0320 	and.w	r3, r3, #32
 8005686:	2b20      	cmp	r3, #32
 8005688:	d107      	bne.n	800569a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f06f 0220 	mvn.w	r2, #32
 8005692:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005694:	6878      	ldr	r0, [r7, #4]
 8005696:	f000 fabb 	bl	8005c10 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800569a:	bf00      	nop
 800569c:	3708      	adds	r7, #8
 800569e:	46bd      	mov	sp, r7
 80056a0:	bd80      	pop	{r7, pc}

080056a2 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80056a2:	b580      	push	{r7, lr}
 80056a4:	b084      	sub	sp, #16
 80056a6:	af00      	add	r7, sp, #0
 80056a8:	6078      	str	r0, [r7, #4]
 80056aa:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80056ac:	2300      	movs	r3, #0
 80056ae:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80056b6:	2b01      	cmp	r3, #1
 80056b8:	d101      	bne.n	80056be <HAL_TIM_ConfigClockSource+0x1c>
 80056ba:	2302      	movs	r3, #2
 80056bc:	e0b6      	b.n	800582c <HAL_TIM_ConfigClockSource+0x18a>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	2201      	movs	r2, #1
 80056c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	2202      	movs	r2, #2
 80056ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	689b      	ldr	r3, [r3, #8]
 80056d4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80056d6:	68bb      	ldr	r3, [r7, #8]
 80056d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80056dc:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80056e0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80056e2:	68bb      	ldr	r3, [r7, #8]
 80056e4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80056e8:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	68ba      	ldr	r2, [r7, #8]
 80056f0:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80056fa:	d03e      	beq.n	800577a <HAL_TIM_ConfigClockSource+0xd8>
 80056fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005700:	f200 8087 	bhi.w	8005812 <HAL_TIM_ConfigClockSource+0x170>
 8005704:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005708:	f000 8086 	beq.w	8005818 <HAL_TIM_ConfigClockSource+0x176>
 800570c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005710:	d87f      	bhi.n	8005812 <HAL_TIM_ConfigClockSource+0x170>
 8005712:	2b70      	cmp	r3, #112	; 0x70
 8005714:	d01a      	beq.n	800574c <HAL_TIM_ConfigClockSource+0xaa>
 8005716:	2b70      	cmp	r3, #112	; 0x70
 8005718:	d87b      	bhi.n	8005812 <HAL_TIM_ConfigClockSource+0x170>
 800571a:	2b60      	cmp	r3, #96	; 0x60
 800571c:	d050      	beq.n	80057c0 <HAL_TIM_ConfigClockSource+0x11e>
 800571e:	2b60      	cmp	r3, #96	; 0x60
 8005720:	d877      	bhi.n	8005812 <HAL_TIM_ConfigClockSource+0x170>
 8005722:	2b50      	cmp	r3, #80	; 0x50
 8005724:	d03c      	beq.n	80057a0 <HAL_TIM_ConfigClockSource+0xfe>
 8005726:	2b50      	cmp	r3, #80	; 0x50
 8005728:	d873      	bhi.n	8005812 <HAL_TIM_ConfigClockSource+0x170>
 800572a:	2b40      	cmp	r3, #64	; 0x40
 800572c:	d058      	beq.n	80057e0 <HAL_TIM_ConfigClockSource+0x13e>
 800572e:	2b40      	cmp	r3, #64	; 0x40
 8005730:	d86f      	bhi.n	8005812 <HAL_TIM_ConfigClockSource+0x170>
 8005732:	2b30      	cmp	r3, #48	; 0x30
 8005734:	d064      	beq.n	8005800 <HAL_TIM_ConfigClockSource+0x15e>
 8005736:	2b30      	cmp	r3, #48	; 0x30
 8005738:	d86b      	bhi.n	8005812 <HAL_TIM_ConfigClockSource+0x170>
 800573a:	2b20      	cmp	r3, #32
 800573c:	d060      	beq.n	8005800 <HAL_TIM_ConfigClockSource+0x15e>
 800573e:	2b20      	cmp	r3, #32
 8005740:	d867      	bhi.n	8005812 <HAL_TIM_ConfigClockSource+0x170>
 8005742:	2b00      	cmp	r3, #0
 8005744:	d05c      	beq.n	8005800 <HAL_TIM_ConfigClockSource+0x15e>
 8005746:	2b10      	cmp	r3, #16
 8005748:	d05a      	beq.n	8005800 <HAL_TIM_ConfigClockSource+0x15e>
 800574a:	e062      	b.n	8005812 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	6818      	ldr	r0, [r3, #0]
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	6899      	ldr	r1, [r3, #8]
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	685a      	ldr	r2, [r3, #4]
 8005758:	683b      	ldr	r3, [r7, #0]
 800575a:	68db      	ldr	r3, [r3, #12]
 800575c:	f000 f9b0 	bl	8005ac0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	689b      	ldr	r3, [r3, #8]
 8005766:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005768:	68bb      	ldr	r3, [r7, #8]
 800576a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800576e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	68ba      	ldr	r2, [r7, #8]
 8005776:	609a      	str	r2, [r3, #8]
      break;
 8005778:	e04f      	b.n	800581a <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6818      	ldr	r0, [r3, #0]
 800577e:	683b      	ldr	r3, [r7, #0]
 8005780:	6899      	ldr	r1, [r3, #8]
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	685a      	ldr	r2, [r3, #4]
 8005786:	683b      	ldr	r3, [r7, #0]
 8005788:	68db      	ldr	r3, [r3, #12]
 800578a:	f000 f999 	bl	8005ac0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	689a      	ldr	r2, [r3, #8]
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800579c:	609a      	str	r2, [r3, #8]
      break;
 800579e:	e03c      	b.n	800581a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6818      	ldr	r0, [r3, #0]
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	6859      	ldr	r1, [r3, #4]
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	68db      	ldr	r3, [r3, #12]
 80057ac:	461a      	mov	r2, r3
 80057ae:	f000 f90d 	bl	80059cc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	2150      	movs	r1, #80	; 0x50
 80057b8:	4618      	mov	r0, r3
 80057ba:	f000 f966 	bl	8005a8a <TIM_ITRx_SetConfig>
      break;
 80057be:	e02c      	b.n	800581a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6818      	ldr	r0, [r3, #0]
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	6859      	ldr	r1, [r3, #4]
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	68db      	ldr	r3, [r3, #12]
 80057cc:	461a      	mov	r2, r3
 80057ce:	f000 f92c 	bl	8005a2a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	2160      	movs	r1, #96	; 0x60
 80057d8:	4618      	mov	r0, r3
 80057da:	f000 f956 	bl	8005a8a <TIM_ITRx_SetConfig>
      break;
 80057de:	e01c      	b.n	800581a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6818      	ldr	r0, [r3, #0]
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	6859      	ldr	r1, [r3, #4]
 80057e8:	683b      	ldr	r3, [r7, #0]
 80057ea:	68db      	ldr	r3, [r3, #12]
 80057ec:	461a      	mov	r2, r3
 80057ee:	f000 f8ed 	bl	80059cc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	2140      	movs	r1, #64	; 0x40
 80057f8:	4618      	mov	r0, r3
 80057fa:	f000 f946 	bl	8005a8a <TIM_ITRx_SetConfig>
      break;
 80057fe:	e00c      	b.n	800581a <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681a      	ldr	r2, [r3, #0]
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	4619      	mov	r1, r3
 800580a:	4610      	mov	r0, r2
 800580c:	f000 f93d 	bl	8005a8a <TIM_ITRx_SetConfig>
      break;
 8005810:	e003      	b.n	800581a <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005812:	2301      	movs	r3, #1
 8005814:	73fb      	strb	r3, [r7, #15]
      break;
 8005816:	e000      	b.n	800581a <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005818:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2201      	movs	r2, #1
 800581e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	2200      	movs	r2, #0
 8005826:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800582a:	7bfb      	ldrb	r3, [r7, #15]
}
 800582c:	4618      	mov	r0, r3
 800582e:	3710      	adds	r7, #16
 8005830:	46bd      	mov	sp, r7
 8005832:	bd80      	pop	{r7, pc}

08005834 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005834:	b480      	push	{r7}
 8005836:	b083      	sub	sp, #12
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800583c:	bf00      	nop
 800583e:	370c      	adds	r7, #12
 8005840:	46bd      	mov	sp, r7
 8005842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005846:	4770      	bx	lr

08005848 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005848:	b480      	push	{r7}
 800584a:	b083      	sub	sp, #12
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005850:	bf00      	nop
 8005852:	370c      	adds	r7, #12
 8005854:	46bd      	mov	sp, r7
 8005856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585a:	4770      	bx	lr

0800585c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800585c:	b480      	push	{r7}
 800585e:	b083      	sub	sp, #12
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005864:	bf00      	nop
 8005866:	370c      	adds	r7, #12
 8005868:	46bd      	mov	sp, r7
 800586a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586e:	4770      	bx	lr

08005870 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005870:	b480      	push	{r7}
 8005872:	b083      	sub	sp, #12
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005878:	bf00      	nop
 800587a:	370c      	adds	r7, #12
 800587c:	46bd      	mov	sp, r7
 800587e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005882:	4770      	bx	lr

08005884 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005884:	b480      	push	{r7}
 8005886:	b083      	sub	sp, #12
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800588c:	bf00      	nop
 800588e:	370c      	adds	r7, #12
 8005890:	46bd      	mov	sp, r7
 8005892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005896:	4770      	bx	lr

08005898 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005898:	b480      	push	{r7}
 800589a:	b085      	sub	sp, #20
 800589c:	af00      	add	r7, sp, #0
 800589e:	6078      	str	r0, [r7, #4]
 80058a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	4a40      	ldr	r2, [pc, #256]	; (80059ac <TIM_Base_SetConfig+0x114>)
 80058ac:	4293      	cmp	r3, r2
 80058ae:	d013      	beq.n	80058d8 <TIM_Base_SetConfig+0x40>
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80058b6:	d00f      	beq.n	80058d8 <TIM_Base_SetConfig+0x40>
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	4a3d      	ldr	r2, [pc, #244]	; (80059b0 <TIM_Base_SetConfig+0x118>)
 80058bc:	4293      	cmp	r3, r2
 80058be:	d00b      	beq.n	80058d8 <TIM_Base_SetConfig+0x40>
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	4a3c      	ldr	r2, [pc, #240]	; (80059b4 <TIM_Base_SetConfig+0x11c>)
 80058c4:	4293      	cmp	r3, r2
 80058c6:	d007      	beq.n	80058d8 <TIM_Base_SetConfig+0x40>
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	4a3b      	ldr	r2, [pc, #236]	; (80059b8 <TIM_Base_SetConfig+0x120>)
 80058cc:	4293      	cmp	r3, r2
 80058ce:	d003      	beq.n	80058d8 <TIM_Base_SetConfig+0x40>
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	4a3a      	ldr	r2, [pc, #232]	; (80059bc <TIM_Base_SetConfig+0x124>)
 80058d4:	4293      	cmp	r3, r2
 80058d6:	d108      	bne.n	80058ea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80058e0:	683b      	ldr	r3, [r7, #0]
 80058e2:	685b      	ldr	r3, [r3, #4]
 80058e4:	68fa      	ldr	r2, [r7, #12]
 80058e6:	4313      	orrs	r3, r2
 80058e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	4a2f      	ldr	r2, [pc, #188]	; (80059ac <TIM_Base_SetConfig+0x114>)
 80058ee:	4293      	cmp	r3, r2
 80058f0:	d01f      	beq.n	8005932 <TIM_Base_SetConfig+0x9a>
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80058f8:	d01b      	beq.n	8005932 <TIM_Base_SetConfig+0x9a>
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	4a2c      	ldr	r2, [pc, #176]	; (80059b0 <TIM_Base_SetConfig+0x118>)
 80058fe:	4293      	cmp	r3, r2
 8005900:	d017      	beq.n	8005932 <TIM_Base_SetConfig+0x9a>
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	4a2b      	ldr	r2, [pc, #172]	; (80059b4 <TIM_Base_SetConfig+0x11c>)
 8005906:	4293      	cmp	r3, r2
 8005908:	d013      	beq.n	8005932 <TIM_Base_SetConfig+0x9a>
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	4a2a      	ldr	r2, [pc, #168]	; (80059b8 <TIM_Base_SetConfig+0x120>)
 800590e:	4293      	cmp	r3, r2
 8005910:	d00f      	beq.n	8005932 <TIM_Base_SetConfig+0x9a>
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	4a29      	ldr	r2, [pc, #164]	; (80059bc <TIM_Base_SetConfig+0x124>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d00b      	beq.n	8005932 <TIM_Base_SetConfig+0x9a>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	4a28      	ldr	r2, [pc, #160]	; (80059c0 <TIM_Base_SetConfig+0x128>)
 800591e:	4293      	cmp	r3, r2
 8005920:	d007      	beq.n	8005932 <TIM_Base_SetConfig+0x9a>
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	4a27      	ldr	r2, [pc, #156]	; (80059c4 <TIM_Base_SetConfig+0x12c>)
 8005926:	4293      	cmp	r3, r2
 8005928:	d003      	beq.n	8005932 <TIM_Base_SetConfig+0x9a>
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	4a26      	ldr	r2, [pc, #152]	; (80059c8 <TIM_Base_SetConfig+0x130>)
 800592e:	4293      	cmp	r3, r2
 8005930:	d108      	bne.n	8005944 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005938:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	68db      	ldr	r3, [r3, #12]
 800593e:	68fa      	ldr	r2, [r7, #12]
 8005940:	4313      	orrs	r3, r2
 8005942:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	695b      	ldr	r3, [r3, #20]
 800594e:	4313      	orrs	r3, r2
 8005950:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	68fa      	ldr	r2, [r7, #12]
 8005956:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	689a      	ldr	r2, [r3, #8]
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	681a      	ldr	r2, [r3, #0]
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	4a10      	ldr	r2, [pc, #64]	; (80059ac <TIM_Base_SetConfig+0x114>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d00f      	beq.n	8005990 <TIM_Base_SetConfig+0xf8>
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	4a12      	ldr	r2, [pc, #72]	; (80059bc <TIM_Base_SetConfig+0x124>)
 8005974:	4293      	cmp	r3, r2
 8005976:	d00b      	beq.n	8005990 <TIM_Base_SetConfig+0xf8>
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	4a11      	ldr	r2, [pc, #68]	; (80059c0 <TIM_Base_SetConfig+0x128>)
 800597c:	4293      	cmp	r3, r2
 800597e:	d007      	beq.n	8005990 <TIM_Base_SetConfig+0xf8>
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	4a10      	ldr	r2, [pc, #64]	; (80059c4 <TIM_Base_SetConfig+0x12c>)
 8005984:	4293      	cmp	r3, r2
 8005986:	d003      	beq.n	8005990 <TIM_Base_SetConfig+0xf8>
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	4a0f      	ldr	r2, [pc, #60]	; (80059c8 <TIM_Base_SetConfig+0x130>)
 800598c:	4293      	cmp	r3, r2
 800598e:	d103      	bne.n	8005998 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	691a      	ldr	r2, [r3, #16]
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2201      	movs	r2, #1
 800599c:	615a      	str	r2, [r3, #20]
}
 800599e:	bf00      	nop
 80059a0:	3714      	adds	r7, #20
 80059a2:	46bd      	mov	sp, r7
 80059a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a8:	4770      	bx	lr
 80059aa:	bf00      	nop
 80059ac:	40012c00 	.word	0x40012c00
 80059b0:	40000400 	.word	0x40000400
 80059b4:	40000800 	.word	0x40000800
 80059b8:	40000c00 	.word	0x40000c00
 80059bc:	40013400 	.word	0x40013400
 80059c0:	40014000 	.word	0x40014000
 80059c4:	40014400 	.word	0x40014400
 80059c8:	40014800 	.word	0x40014800

080059cc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80059cc:	b480      	push	{r7}
 80059ce:	b087      	sub	sp, #28
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	60f8      	str	r0, [r7, #12]
 80059d4:	60b9      	str	r1, [r7, #8]
 80059d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	6a1b      	ldr	r3, [r3, #32]
 80059dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	6a1b      	ldr	r3, [r3, #32]
 80059e2:	f023 0201 	bic.w	r2, r3, #1
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	699b      	ldr	r3, [r3, #24]
 80059ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80059f0:	693b      	ldr	r3, [r7, #16]
 80059f2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80059f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	011b      	lsls	r3, r3, #4
 80059fc:	693a      	ldr	r2, [r7, #16]
 80059fe:	4313      	orrs	r3, r2
 8005a00:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005a02:	697b      	ldr	r3, [r7, #20]
 8005a04:	f023 030a 	bic.w	r3, r3, #10
 8005a08:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005a0a:	697a      	ldr	r2, [r7, #20]
 8005a0c:	68bb      	ldr	r3, [r7, #8]
 8005a0e:	4313      	orrs	r3, r2
 8005a10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	693a      	ldr	r2, [r7, #16]
 8005a16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	697a      	ldr	r2, [r7, #20]
 8005a1c:	621a      	str	r2, [r3, #32]
}
 8005a1e:	bf00      	nop
 8005a20:	371c      	adds	r7, #28
 8005a22:	46bd      	mov	sp, r7
 8005a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a28:	4770      	bx	lr

08005a2a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005a2a:	b480      	push	{r7}
 8005a2c:	b087      	sub	sp, #28
 8005a2e:	af00      	add	r7, sp, #0
 8005a30:	60f8      	str	r0, [r7, #12]
 8005a32:	60b9      	str	r1, [r7, #8]
 8005a34:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	6a1b      	ldr	r3, [r3, #32]
 8005a3a:	f023 0210 	bic.w	r2, r3, #16
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	699b      	ldr	r3, [r3, #24]
 8005a46:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	6a1b      	ldr	r3, [r3, #32]
 8005a4c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005a4e:	697b      	ldr	r3, [r7, #20]
 8005a50:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005a54:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	031b      	lsls	r3, r3, #12
 8005a5a:	697a      	ldr	r2, [r7, #20]
 8005a5c:	4313      	orrs	r3, r2
 8005a5e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005a60:	693b      	ldr	r3, [r7, #16]
 8005a62:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005a66:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005a68:	68bb      	ldr	r3, [r7, #8]
 8005a6a:	011b      	lsls	r3, r3, #4
 8005a6c:	693a      	ldr	r2, [r7, #16]
 8005a6e:	4313      	orrs	r3, r2
 8005a70:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	697a      	ldr	r2, [r7, #20]
 8005a76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	693a      	ldr	r2, [r7, #16]
 8005a7c:	621a      	str	r2, [r3, #32]
}
 8005a7e:	bf00      	nop
 8005a80:	371c      	adds	r7, #28
 8005a82:	46bd      	mov	sp, r7
 8005a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a88:	4770      	bx	lr

08005a8a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005a8a:	b480      	push	{r7}
 8005a8c:	b085      	sub	sp, #20
 8005a8e:	af00      	add	r7, sp, #0
 8005a90:	6078      	str	r0, [r7, #4]
 8005a92:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	689b      	ldr	r3, [r3, #8]
 8005a98:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005aa0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005aa2:	683a      	ldr	r2, [r7, #0]
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	4313      	orrs	r3, r2
 8005aa8:	f043 0307 	orr.w	r3, r3, #7
 8005aac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	68fa      	ldr	r2, [r7, #12]
 8005ab2:	609a      	str	r2, [r3, #8]
}
 8005ab4:	bf00      	nop
 8005ab6:	3714      	adds	r7, #20
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005abe:	4770      	bx	lr

08005ac0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005ac0:	b480      	push	{r7}
 8005ac2:	b087      	sub	sp, #28
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	60f8      	str	r0, [r7, #12]
 8005ac8:	60b9      	str	r1, [r7, #8]
 8005aca:	607a      	str	r2, [r7, #4]
 8005acc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	689b      	ldr	r3, [r3, #8]
 8005ad2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ad4:	697b      	ldr	r3, [r7, #20]
 8005ad6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005ada:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	021a      	lsls	r2, r3, #8
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	431a      	orrs	r2, r3
 8005ae4:	68bb      	ldr	r3, [r7, #8]
 8005ae6:	4313      	orrs	r3, r2
 8005ae8:	697a      	ldr	r2, [r7, #20]
 8005aea:	4313      	orrs	r3, r2
 8005aec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	697a      	ldr	r2, [r7, #20]
 8005af2:	609a      	str	r2, [r3, #8]
}
 8005af4:	bf00      	nop
 8005af6:	371c      	adds	r7, #28
 8005af8:	46bd      	mov	sp, r7
 8005afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afe:	4770      	bx	lr

08005b00 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005b00:	b480      	push	{r7}
 8005b02:	b085      	sub	sp, #20
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
 8005b08:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b10:	2b01      	cmp	r3, #1
 8005b12:	d101      	bne.n	8005b18 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005b14:	2302      	movs	r3, #2
 8005b16:	e068      	b.n	8005bea <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2201      	movs	r2, #1
 8005b1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2202      	movs	r2, #2
 8005b24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	685b      	ldr	r3, [r3, #4]
 8005b2e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	689b      	ldr	r3, [r3, #8]
 8005b36:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	4a2e      	ldr	r2, [pc, #184]	; (8005bf8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d004      	beq.n	8005b4c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	4a2d      	ldr	r2, [pc, #180]	; (8005bfc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d108      	bne.n	8005b5e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005b52:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	685b      	ldr	r3, [r3, #4]
 8005b58:	68fa      	ldr	r2, [r7, #12]
 8005b5a:	4313      	orrs	r3, r2
 8005b5c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b64:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005b66:	683b      	ldr	r3, [r7, #0]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	68fa      	ldr	r2, [r7, #12]
 8005b6c:	4313      	orrs	r3, r2
 8005b6e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	68fa      	ldr	r2, [r7, #12]
 8005b76:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	4a1e      	ldr	r2, [pc, #120]	; (8005bf8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005b7e:	4293      	cmp	r3, r2
 8005b80:	d01d      	beq.n	8005bbe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b8a:	d018      	beq.n	8005bbe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	4a1b      	ldr	r2, [pc, #108]	; (8005c00 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d013      	beq.n	8005bbe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	4a1a      	ldr	r2, [pc, #104]	; (8005c04 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d00e      	beq.n	8005bbe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	4a18      	ldr	r2, [pc, #96]	; (8005c08 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d009      	beq.n	8005bbe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	4a13      	ldr	r2, [pc, #76]	; (8005bfc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005bb0:	4293      	cmp	r3, r2
 8005bb2:	d004      	beq.n	8005bbe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	4a14      	ldr	r2, [pc, #80]	; (8005c0c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d10c      	bne.n	8005bd8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005bbe:	68bb      	ldr	r3, [r7, #8]
 8005bc0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005bc4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	689b      	ldr	r3, [r3, #8]
 8005bca:	68ba      	ldr	r2, [r7, #8]
 8005bcc:	4313      	orrs	r3, r2
 8005bce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	68ba      	ldr	r2, [r7, #8]
 8005bd6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2201      	movs	r2, #1
 8005bdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2200      	movs	r2, #0
 8005be4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005be8:	2300      	movs	r3, #0
}
 8005bea:	4618      	mov	r0, r3
 8005bec:	3714      	adds	r7, #20
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf4:	4770      	bx	lr
 8005bf6:	bf00      	nop
 8005bf8:	40012c00 	.word	0x40012c00
 8005bfc:	40013400 	.word	0x40013400
 8005c00:	40000400 	.word	0x40000400
 8005c04:	40000800 	.word	0x40000800
 8005c08:	40000c00 	.word	0x40000c00
 8005c0c:	40014000 	.word	0x40014000

08005c10 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005c10:	b480      	push	{r7}
 8005c12:	b083      	sub	sp, #12
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005c18:	bf00      	nop
 8005c1a:	370c      	adds	r7, #12
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c22:	4770      	bx	lr

08005c24 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005c24:	b480      	push	{r7}
 8005c26:	b083      	sub	sp, #12
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005c2c:	bf00      	nop
 8005c2e:	370c      	adds	r7, #12
 8005c30:	46bd      	mov	sp, r7
 8005c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c36:	4770      	bx	lr

08005c38 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005c38:	b480      	push	{r7}
 8005c3a:	b083      	sub	sp, #12
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005c40:	bf00      	nop
 8005c42:	370c      	adds	r7, #12
 8005c44:	46bd      	mov	sp, r7
 8005c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4a:	4770      	bx	lr

08005c4c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b082      	sub	sp, #8
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d101      	bne.n	8005c5e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005c5a:	2301      	movs	r3, #1
 8005c5c:	e040      	b.n	8005ce0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d106      	bne.n	8005c74 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2200      	movs	r2, #0
 8005c6a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005c6e:	6878      	ldr	r0, [r7, #4]
 8005c70:	f7fc f8a2 	bl	8001db8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2224      	movs	r2, #36	; 0x24
 8005c78:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	681a      	ldr	r2, [r3, #0]
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f022 0201 	bic.w	r2, r2, #1
 8005c88:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005c8a:	6878      	ldr	r0, [r7, #4]
 8005c8c:	f000 f8c0 	bl	8005e10 <UART_SetConfig>
 8005c90:	4603      	mov	r3, r0
 8005c92:	2b01      	cmp	r3, #1
 8005c94:	d101      	bne.n	8005c9a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005c96:	2301      	movs	r3, #1
 8005c98:	e022      	b.n	8005ce0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d002      	beq.n	8005ca8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005ca2:	6878      	ldr	r0, [r7, #4]
 8005ca4:	f000 fb6c 	bl	8006380 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	685a      	ldr	r2, [r3, #4]
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005cb6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	689a      	ldr	r2, [r3, #8]
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005cc6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	681a      	ldr	r2, [r3, #0]
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f042 0201 	orr.w	r2, r2, #1
 8005cd6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005cd8:	6878      	ldr	r0, [r7, #4]
 8005cda:	f000 fbf3 	bl	80064c4 <UART_CheckIdleState>
 8005cde:	4603      	mov	r3, r0
}
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	3708      	adds	r7, #8
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	bd80      	pop	{r7, pc}

08005ce8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b08a      	sub	sp, #40	; 0x28
 8005cec:	af02      	add	r7, sp, #8
 8005cee:	60f8      	str	r0, [r7, #12]
 8005cf0:	60b9      	str	r1, [r7, #8]
 8005cf2:	603b      	str	r3, [r7, #0]
 8005cf4:	4613      	mov	r3, r2
 8005cf6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005cfc:	2b20      	cmp	r3, #32
 8005cfe:	f040 8082 	bne.w	8005e06 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005d02:	68bb      	ldr	r3, [r7, #8]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d002      	beq.n	8005d0e <HAL_UART_Transmit+0x26>
 8005d08:	88fb      	ldrh	r3, [r7, #6]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d101      	bne.n	8005d12 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005d0e:	2301      	movs	r3, #1
 8005d10:	e07a      	b.n	8005e08 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005d18:	2b01      	cmp	r3, #1
 8005d1a:	d101      	bne.n	8005d20 <HAL_UART_Transmit+0x38>
 8005d1c:	2302      	movs	r3, #2
 8005d1e:	e073      	b.n	8005e08 <HAL_UART_Transmit+0x120>
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	2201      	movs	r2, #1
 8005d24:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	2221      	movs	r2, #33	; 0x21
 8005d34:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005d36:	f7fc f935 	bl	8001fa4 <HAL_GetTick>
 8005d3a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	88fa      	ldrh	r2, [r7, #6]
 8005d40:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	88fa      	ldrh	r2, [r7, #6]
 8005d48:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	689b      	ldr	r3, [r3, #8]
 8005d50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d54:	d108      	bne.n	8005d68 <HAL_UART_Transmit+0x80>
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	691b      	ldr	r3, [r3, #16]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d104      	bne.n	8005d68 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8005d5e:	2300      	movs	r3, #0
 8005d60:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005d62:	68bb      	ldr	r3, [r7, #8]
 8005d64:	61bb      	str	r3, [r7, #24]
 8005d66:	e003      	b.n	8005d70 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8005d68:	68bb      	ldr	r3, [r7, #8]
 8005d6a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005d6c:	2300      	movs	r3, #0
 8005d6e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	2200      	movs	r2, #0
 8005d74:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8005d78:	e02d      	b.n	8005dd6 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	9300      	str	r3, [sp, #0]
 8005d7e:	697b      	ldr	r3, [r7, #20]
 8005d80:	2200      	movs	r2, #0
 8005d82:	2180      	movs	r1, #128	; 0x80
 8005d84:	68f8      	ldr	r0, [r7, #12]
 8005d86:	f000 fbe6 	bl	8006556 <UART_WaitOnFlagUntilTimeout>
 8005d8a:	4603      	mov	r3, r0
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d001      	beq.n	8005d94 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8005d90:	2303      	movs	r3, #3
 8005d92:	e039      	b.n	8005e08 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8005d94:	69fb      	ldr	r3, [r7, #28]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d10b      	bne.n	8005db2 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005d9a:	69bb      	ldr	r3, [r7, #24]
 8005d9c:	881a      	ldrh	r2, [r3, #0]
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005da6:	b292      	uxth	r2, r2
 8005da8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005daa:	69bb      	ldr	r3, [r7, #24]
 8005dac:	3302      	adds	r3, #2
 8005dae:	61bb      	str	r3, [r7, #24]
 8005db0:	e008      	b.n	8005dc4 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005db2:	69fb      	ldr	r3, [r7, #28]
 8005db4:	781a      	ldrb	r2, [r3, #0]
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	b292      	uxth	r2, r2
 8005dbc:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005dbe:	69fb      	ldr	r3, [r7, #28]
 8005dc0:	3301      	adds	r3, #1
 8005dc2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005dca:	b29b      	uxth	r3, r3
 8005dcc:	3b01      	subs	r3, #1
 8005dce:	b29a      	uxth	r2, r3
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005ddc:	b29b      	uxth	r3, r3
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d1cb      	bne.n	8005d7a <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	9300      	str	r3, [sp, #0]
 8005de6:	697b      	ldr	r3, [r7, #20]
 8005de8:	2200      	movs	r2, #0
 8005dea:	2140      	movs	r1, #64	; 0x40
 8005dec:	68f8      	ldr	r0, [r7, #12]
 8005dee:	f000 fbb2 	bl	8006556 <UART_WaitOnFlagUntilTimeout>
 8005df2:	4603      	mov	r3, r0
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d001      	beq.n	8005dfc <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8005df8:	2303      	movs	r3, #3
 8005dfa:	e005      	b.n	8005e08 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	2220      	movs	r2, #32
 8005e00:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8005e02:	2300      	movs	r3, #0
 8005e04:	e000      	b.n	8005e08 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8005e06:	2302      	movs	r3, #2
  }
}
 8005e08:	4618      	mov	r0, r3
 8005e0a:	3720      	adds	r7, #32
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	bd80      	pop	{r7, pc}

08005e10 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005e10:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005e14:	b08a      	sub	sp, #40	; 0x28
 8005e16:	af00      	add	r7, sp, #0
 8005e18:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	689a      	ldr	r2, [r3, #8]
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	691b      	ldr	r3, [r3, #16]
 8005e28:	431a      	orrs	r2, r3
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	695b      	ldr	r3, [r3, #20]
 8005e2e:	431a      	orrs	r2, r3
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	69db      	ldr	r3, [r3, #28]
 8005e34:	4313      	orrs	r3, r2
 8005e36:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	681a      	ldr	r2, [r3, #0]
 8005e3e:	4ba4      	ldr	r3, [pc, #656]	; (80060d0 <UART_SetConfig+0x2c0>)
 8005e40:	4013      	ands	r3, r2
 8005e42:	68fa      	ldr	r2, [r7, #12]
 8005e44:	6812      	ldr	r2, [r2, #0]
 8005e46:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005e48:	430b      	orrs	r3, r1
 8005e4a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	685b      	ldr	r3, [r3, #4]
 8005e52:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	68da      	ldr	r2, [r3, #12]
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	430a      	orrs	r2, r1
 8005e60:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	699b      	ldr	r3, [r3, #24]
 8005e66:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	4a99      	ldr	r2, [pc, #612]	; (80060d4 <UART_SetConfig+0x2c4>)
 8005e6e:	4293      	cmp	r3, r2
 8005e70:	d004      	beq.n	8005e7c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	6a1b      	ldr	r3, [r3, #32]
 8005e76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e78:	4313      	orrs	r3, r2
 8005e7a:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	689b      	ldr	r3, [r3, #8]
 8005e82:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e8c:	430a      	orrs	r2, r1
 8005e8e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	4a90      	ldr	r2, [pc, #576]	; (80060d8 <UART_SetConfig+0x2c8>)
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d126      	bne.n	8005ee8 <UART_SetConfig+0xd8>
 8005e9a:	4b90      	ldr	r3, [pc, #576]	; (80060dc <UART_SetConfig+0x2cc>)
 8005e9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ea0:	f003 0303 	and.w	r3, r3, #3
 8005ea4:	2b03      	cmp	r3, #3
 8005ea6:	d81b      	bhi.n	8005ee0 <UART_SetConfig+0xd0>
 8005ea8:	a201      	add	r2, pc, #4	; (adr r2, 8005eb0 <UART_SetConfig+0xa0>)
 8005eaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005eae:	bf00      	nop
 8005eb0:	08005ec1 	.word	0x08005ec1
 8005eb4:	08005ed1 	.word	0x08005ed1
 8005eb8:	08005ec9 	.word	0x08005ec9
 8005ebc:	08005ed9 	.word	0x08005ed9
 8005ec0:	2301      	movs	r3, #1
 8005ec2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005ec6:	e116      	b.n	80060f6 <UART_SetConfig+0x2e6>
 8005ec8:	2302      	movs	r3, #2
 8005eca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005ece:	e112      	b.n	80060f6 <UART_SetConfig+0x2e6>
 8005ed0:	2304      	movs	r3, #4
 8005ed2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005ed6:	e10e      	b.n	80060f6 <UART_SetConfig+0x2e6>
 8005ed8:	2308      	movs	r3, #8
 8005eda:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005ede:	e10a      	b.n	80060f6 <UART_SetConfig+0x2e6>
 8005ee0:	2310      	movs	r3, #16
 8005ee2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005ee6:	e106      	b.n	80060f6 <UART_SetConfig+0x2e6>
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	4a7c      	ldr	r2, [pc, #496]	; (80060e0 <UART_SetConfig+0x2d0>)
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d138      	bne.n	8005f64 <UART_SetConfig+0x154>
 8005ef2:	4b7a      	ldr	r3, [pc, #488]	; (80060dc <UART_SetConfig+0x2cc>)
 8005ef4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ef8:	f003 030c 	and.w	r3, r3, #12
 8005efc:	2b0c      	cmp	r3, #12
 8005efe:	d82d      	bhi.n	8005f5c <UART_SetConfig+0x14c>
 8005f00:	a201      	add	r2, pc, #4	; (adr r2, 8005f08 <UART_SetConfig+0xf8>)
 8005f02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f06:	bf00      	nop
 8005f08:	08005f3d 	.word	0x08005f3d
 8005f0c:	08005f5d 	.word	0x08005f5d
 8005f10:	08005f5d 	.word	0x08005f5d
 8005f14:	08005f5d 	.word	0x08005f5d
 8005f18:	08005f4d 	.word	0x08005f4d
 8005f1c:	08005f5d 	.word	0x08005f5d
 8005f20:	08005f5d 	.word	0x08005f5d
 8005f24:	08005f5d 	.word	0x08005f5d
 8005f28:	08005f45 	.word	0x08005f45
 8005f2c:	08005f5d 	.word	0x08005f5d
 8005f30:	08005f5d 	.word	0x08005f5d
 8005f34:	08005f5d 	.word	0x08005f5d
 8005f38:	08005f55 	.word	0x08005f55
 8005f3c:	2300      	movs	r3, #0
 8005f3e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005f42:	e0d8      	b.n	80060f6 <UART_SetConfig+0x2e6>
 8005f44:	2302      	movs	r3, #2
 8005f46:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005f4a:	e0d4      	b.n	80060f6 <UART_SetConfig+0x2e6>
 8005f4c:	2304      	movs	r3, #4
 8005f4e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005f52:	e0d0      	b.n	80060f6 <UART_SetConfig+0x2e6>
 8005f54:	2308      	movs	r3, #8
 8005f56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005f5a:	e0cc      	b.n	80060f6 <UART_SetConfig+0x2e6>
 8005f5c:	2310      	movs	r3, #16
 8005f5e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005f62:	e0c8      	b.n	80060f6 <UART_SetConfig+0x2e6>
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	4a5e      	ldr	r2, [pc, #376]	; (80060e4 <UART_SetConfig+0x2d4>)
 8005f6a:	4293      	cmp	r3, r2
 8005f6c:	d125      	bne.n	8005fba <UART_SetConfig+0x1aa>
 8005f6e:	4b5b      	ldr	r3, [pc, #364]	; (80060dc <UART_SetConfig+0x2cc>)
 8005f70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f74:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005f78:	2b30      	cmp	r3, #48	; 0x30
 8005f7a:	d016      	beq.n	8005faa <UART_SetConfig+0x19a>
 8005f7c:	2b30      	cmp	r3, #48	; 0x30
 8005f7e:	d818      	bhi.n	8005fb2 <UART_SetConfig+0x1a2>
 8005f80:	2b20      	cmp	r3, #32
 8005f82:	d00a      	beq.n	8005f9a <UART_SetConfig+0x18a>
 8005f84:	2b20      	cmp	r3, #32
 8005f86:	d814      	bhi.n	8005fb2 <UART_SetConfig+0x1a2>
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d002      	beq.n	8005f92 <UART_SetConfig+0x182>
 8005f8c:	2b10      	cmp	r3, #16
 8005f8e:	d008      	beq.n	8005fa2 <UART_SetConfig+0x192>
 8005f90:	e00f      	b.n	8005fb2 <UART_SetConfig+0x1a2>
 8005f92:	2300      	movs	r3, #0
 8005f94:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005f98:	e0ad      	b.n	80060f6 <UART_SetConfig+0x2e6>
 8005f9a:	2302      	movs	r3, #2
 8005f9c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005fa0:	e0a9      	b.n	80060f6 <UART_SetConfig+0x2e6>
 8005fa2:	2304      	movs	r3, #4
 8005fa4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005fa8:	e0a5      	b.n	80060f6 <UART_SetConfig+0x2e6>
 8005faa:	2308      	movs	r3, #8
 8005fac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005fb0:	e0a1      	b.n	80060f6 <UART_SetConfig+0x2e6>
 8005fb2:	2310      	movs	r3, #16
 8005fb4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005fb8:	e09d      	b.n	80060f6 <UART_SetConfig+0x2e6>
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	4a4a      	ldr	r2, [pc, #296]	; (80060e8 <UART_SetConfig+0x2d8>)
 8005fc0:	4293      	cmp	r3, r2
 8005fc2:	d125      	bne.n	8006010 <UART_SetConfig+0x200>
 8005fc4:	4b45      	ldr	r3, [pc, #276]	; (80060dc <UART_SetConfig+0x2cc>)
 8005fc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005fca:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005fce:	2bc0      	cmp	r3, #192	; 0xc0
 8005fd0:	d016      	beq.n	8006000 <UART_SetConfig+0x1f0>
 8005fd2:	2bc0      	cmp	r3, #192	; 0xc0
 8005fd4:	d818      	bhi.n	8006008 <UART_SetConfig+0x1f8>
 8005fd6:	2b80      	cmp	r3, #128	; 0x80
 8005fd8:	d00a      	beq.n	8005ff0 <UART_SetConfig+0x1e0>
 8005fda:	2b80      	cmp	r3, #128	; 0x80
 8005fdc:	d814      	bhi.n	8006008 <UART_SetConfig+0x1f8>
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d002      	beq.n	8005fe8 <UART_SetConfig+0x1d8>
 8005fe2:	2b40      	cmp	r3, #64	; 0x40
 8005fe4:	d008      	beq.n	8005ff8 <UART_SetConfig+0x1e8>
 8005fe6:	e00f      	b.n	8006008 <UART_SetConfig+0x1f8>
 8005fe8:	2300      	movs	r3, #0
 8005fea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005fee:	e082      	b.n	80060f6 <UART_SetConfig+0x2e6>
 8005ff0:	2302      	movs	r3, #2
 8005ff2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005ff6:	e07e      	b.n	80060f6 <UART_SetConfig+0x2e6>
 8005ff8:	2304      	movs	r3, #4
 8005ffa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005ffe:	e07a      	b.n	80060f6 <UART_SetConfig+0x2e6>
 8006000:	2308      	movs	r3, #8
 8006002:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006006:	e076      	b.n	80060f6 <UART_SetConfig+0x2e6>
 8006008:	2310      	movs	r3, #16
 800600a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800600e:	e072      	b.n	80060f6 <UART_SetConfig+0x2e6>
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	4a35      	ldr	r2, [pc, #212]	; (80060ec <UART_SetConfig+0x2dc>)
 8006016:	4293      	cmp	r3, r2
 8006018:	d12a      	bne.n	8006070 <UART_SetConfig+0x260>
 800601a:	4b30      	ldr	r3, [pc, #192]	; (80060dc <UART_SetConfig+0x2cc>)
 800601c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006020:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006024:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006028:	d01a      	beq.n	8006060 <UART_SetConfig+0x250>
 800602a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800602e:	d81b      	bhi.n	8006068 <UART_SetConfig+0x258>
 8006030:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006034:	d00c      	beq.n	8006050 <UART_SetConfig+0x240>
 8006036:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800603a:	d815      	bhi.n	8006068 <UART_SetConfig+0x258>
 800603c:	2b00      	cmp	r3, #0
 800603e:	d003      	beq.n	8006048 <UART_SetConfig+0x238>
 8006040:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006044:	d008      	beq.n	8006058 <UART_SetConfig+0x248>
 8006046:	e00f      	b.n	8006068 <UART_SetConfig+0x258>
 8006048:	2300      	movs	r3, #0
 800604a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800604e:	e052      	b.n	80060f6 <UART_SetConfig+0x2e6>
 8006050:	2302      	movs	r3, #2
 8006052:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006056:	e04e      	b.n	80060f6 <UART_SetConfig+0x2e6>
 8006058:	2304      	movs	r3, #4
 800605a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800605e:	e04a      	b.n	80060f6 <UART_SetConfig+0x2e6>
 8006060:	2308      	movs	r3, #8
 8006062:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006066:	e046      	b.n	80060f6 <UART_SetConfig+0x2e6>
 8006068:	2310      	movs	r3, #16
 800606a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800606e:	e042      	b.n	80060f6 <UART_SetConfig+0x2e6>
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	4a17      	ldr	r2, [pc, #92]	; (80060d4 <UART_SetConfig+0x2c4>)
 8006076:	4293      	cmp	r3, r2
 8006078:	d13a      	bne.n	80060f0 <UART_SetConfig+0x2e0>
 800607a:	4b18      	ldr	r3, [pc, #96]	; (80060dc <UART_SetConfig+0x2cc>)
 800607c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006080:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006084:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006088:	d01a      	beq.n	80060c0 <UART_SetConfig+0x2b0>
 800608a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800608e:	d81b      	bhi.n	80060c8 <UART_SetConfig+0x2b8>
 8006090:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006094:	d00c      	beq.n	80060b0 <UART_SetConfig+0x2a0>
 8006096:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800609a:	d815      	bhi.n	80060c8 <UART_SetConfig+0x2b8>
 800609c:	2b00      	cmp	r3, #0
 800609e:	d003      	beq.n	80060a8 <UART_SetConfig+0x298>
 80060a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80060a4:	d008      	beq.n	80060b8 <UART_SetConfig+0x2a8>
 80060a6:	e00f      	b.n	80060c8 <UART_SetConfig+0x2b8>
 80060a8:	2300      	movs	r3, #0
 80060aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80060ae:	e022      	b.n	80060f6 <UART_SetConfig+0x2e6>
 80060b0:	2302      	movs	r3, #2
 80060b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80060b6:	e01e      	b.n	80060f6 <UART_SetConfig+0x2e6>
 80060b8:	2304      	movs	r3, #4
 80060ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80060be:	e01a      	b.n	80060f6 <UART_SetConfig+0x2e6>
 80060c0:	2308      	movs	r3, #8
 80060c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80060c6:	e016      	b.n	80060f6 <UART_SetConfig+0x2e6>
 80060c8:	2310      	movs	r3, #16
 80060ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80060ce:	e012      	b.n	80060f6 <UART_SetConfig+0x2e6>
 80060d0:	efff69f3 	.word	0xefff69f3
 80060d4:	40008000 	.word	0x40008000
 80060d8:	40013800 	.word	0x40013800
 80060dc:	40021000 	.word	0x40021000
 80060e0:	40004400 	.word	0x40004400
 80060e4:	40004800 	.word	0x40004800
 80060e8:	40004c00 	.word	0x40004c00
 80060ec:	40005000 	.word	0x40005000
 80060f0:	2310      	movs	r3, #16
 80060f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	4a9f      	ldr	r2, [pc, #636]	; (8006378 <UART_SetConfig+0x568>)
 80060fc:	4293      	cmp	r3, r2
 80060fe:	d17a      	bne.n	80061f6 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006100:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006104:	2b08      	cmp	r3, #8
 8006106:	d824      	bhi.n	8006152 <UART_SetConfig+0x342>
 8006108:	a201      	add	r2, pc, #4	; (adr r2, 8006110 <UART_SetConfig+0x300>)
 800610a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800610e:	bf00      	nop
 8006110:	08006135 	.word	0x08006135
 8006114:	08006153 	.word	0x08006153
 8006118:	0800613d 	.word	0x0800613d
 800611c:	08006153 	.word	0x08006153
 8006120:	08006143 	.word	0x08006143
 8006124:	08006153 	.word	0x08006153
 8006128:	08006153 	.word	0x08006153
 800612c:	08006153 	.word	0x08006153
 8006130:	0800614b 	.word	0x0800614b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006134:	f7fe fa74 	bl	8004620 <HAL_RCC_GetPCLK1Freq>
 8006138:	61f8      	str	r0, [r7, #28]
        break;
 800613a:	e010      	b.n	800615e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800613c:	4b8f      	ldr	r3, [pc, #572]	; (800637c <UART_SetConfig+0x56c>)
 800613e:	61fb      	str	r3, [r7, #28]
        break;
 8006140:	e00d      	b.n	800615e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006142:	f7fe f9d5 	bl	80044f0 <HAL_RCC_GetSysClockFreq>
 8006146:	61f8      	str	r0, [r7, #28]
        break;
 8006148:	e009      	b.n	800615e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800614a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800614e:	61fb      	str	r3, [r7, #28]
        break;
 8006150:	e005      	b.n	800615e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8006152:	2300      	movs	r3, #0
 8006154:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006156:	2301      	movs	r3, #1
 8006158:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800615c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800615e:	69fb      	ldr	r3, [r7, #28]
 8006160:	2b00      	cmp	r3, #0
 8006162:	f000 80fb 	beq.w	800635c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	685a      	ldr	r2, [r3, #4]
 800616a:	4613      	mov	r3, r2
 800616c:	005b      	lsls	r3, r3, #1
 800616e:	4413      	add	r3, r2
 8006170:	69fa      	ldr	r2, [r7, #28]
 8006172:	429a      	cmp	r2, r3
 8006174:	d305      	bcc.n	8006182 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	685b      	ldr	r3, [r3, #4]
 800617a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800617c:	69fa      	ldr	r2, [r7, #28]
 800617e:	429a      	cmp	r2, r3
 8006180:	d903      	bls.n	800618a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8006182:	2301      	movs	r3, #1
 8006184:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006188:	e0e8      	b.n	800635c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800618a:	69fb      	ldr	r3, [r7, #28]
 800618c:	2200      	movs	r2, #0
 800618e:	461c      	mov	r4, r3
 8006190:	4615      	mov	r5, r2
 8006192:	f04f 0200 	mov.w	r2, #0
 8006196:	f04f 0300 	mov.w	r3, #0
 800619a:	022b      	lsls	r3, r5, #8
 800619c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80061a0:	0222      	lsls	r2, r4, #8
 80061a2:	68f9      	ldr	r1, [r7, #12]
 80061a4:	6849      	ldr	r1, [r1, #4]
 80061a6:	0849      	lsrs	r1, r1, #1
 80061a8:	2000      	movs	r0, #0
 80061aa:	4688      	mov	r8, r1
 80061ac:	4681      	mov	r9, r0
 80061ae:	eb12 0a08 	adds.w	sl, r2, r8
 80061b2:	eb43 0b09 	adc.w	fp, r3, r9
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	685b      	ldr	r3, [r3, #4]
 80061ba:	2200      	movs	r2, #0
 80061bc:	603b      	str	r3, [r7, #0]
 80061be:	607a      	str	r2, [r7, #4]
 80061c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80061c4:	4650      	mov	r0, sl
 80061c6:	4659      	mov	r1, fp
 80061c8:	f7fa fd5e 	bl	8000c88 <__aeabi_uldivmod>
 80061cc:	4602      	mov	r2, r0
 80061ce:	460b      	mov	r3, r1
 80061d0:	4613      	mov	r3, r2
 80061d2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80061d4:	69bb      	ldr	r3, [r7, #24]
 80061d6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80061da:	d308      	bcc.n	80061ee <UART_SetConfig+0x3de>
 80061dc:	69bb      	ldr	r3, [r7, #24]
 80061de:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80061e2:	d204      	bcs.n	80061ee <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	69ba      	ldr	r2, [r7, #24]
 80061ea:	60da      	str	r2, [r3, #12]
 80061ec:	e0b6      	b.n	800635c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80061ee:	2301      	movs	r3, #1
 80061f0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80061f4:	e0b2      	b.n	800635c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	69db      	ldr	r3, [r3, #28]
 80061fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80061fe:	d15e      	bne.n	80062be <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8006200:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006204:	2b08      	cmp	r3, #8
 8006206:	d828      	bhi.n	800625a <UART_SetConfig+0x44a>
 8006208:	a201      	add	r2, pc, #4	; (adr r2, 8006210 <UART_SetConfig+0x400>)
 800620a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800620e:	bf00      	nop
 8006210:	08006235 	.word	0x08006235
 8006214:	0800623d 	.word	0x0800623d
 8006218:	08006245 	.word	0x08006245
 800621c:	0800625b 	.word	0x0800625b
 8006220:	0800624b 	.word	0x0800624b
 8006224:	0800625b 	.word	0x0800625b
 8006228:	0800625b 	.word	0x0800625b
 800622c:	0800625b 	.word	0x0800625b
 8006230:	08006253 	.word	0x08006253
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006234:	f7fe f9f4 	bl	8004620 <HAL_RCC_GetPCLK1Freq>
 8006238:	61f8      	str	r0, [r7, #28]
        break;
 800623a:	e014      	b.n	8006266 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800623c:	f7fe fa06 	bl	800464c <HAL_RCC_GetPCLK2Freq>
 8006240:	61f8      	str	r0, [r7, #28]
        break;
 8006242:	e010      	b.n	8006266 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006244:	4b4d      	ldr	r3, [pc, #308]	; (800637c <UART_SetConfig+0x56c>)
 8006246:	61fb      	str	r3, [r7, #28]
        break;
 8006248:	e00d      	b.n	8006266 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800624a:	f7fe f951 	bl	80044f0 <HAL_RCC_GetSysClockFreq>
 800624e:	61f8      	str	r0, [r7, #28]
        break;
 8006250:	e009      	b.n	8006266 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006252:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006256:	61fb      	str	r3, [r7, #28]
        break;
 8006258:	e005      	b.n	8006266 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800625a:	2300      	movs	r3, #0
 800625c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800625e:	2301      	movs	r3, #1
 8006260:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006264:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006266:	69fb      	ldr	r3, [r7, #28]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d077      	beq.n	800635c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800626c:	69fb      	ldr	r3, [r7, #28]
 800626e:	005a      	lsls	r2, r3, #1
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	685b      	ldr	r3, [r3, #4]
 8006274:	085b      	lsrs	r3, r3, #1
 8006276:	441a      	add	r2, r3
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	685b      	ldr	r3, [r3, #4]
 800627c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006280:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006282:	69bb      	ldr	r3, [r7, #24]
 8006284:	2b0f      	cmp	r3, #15
 8006286:	d916      	bls.n	80062b6 <UART_SetConfig+0x4a6>
 8006288:	69bb      	ldr	r3, [r7, #24]
 800628a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800628e:	d212      	bcs.n	80062b6 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006290:	69bb      	ldr	r3, [r7, #24]
 8006292:	b29b      	uxth	r3, r3
 8006294:	f023 030f 	bic.w	r3, r3, #15
 8006298:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800629a:	69bb      	ldr	r3, [r7, #24]
 800629c:	085b      	lsrs	r3, r3, #1
 800629e:	b29b      	uxth	r3, r3
 80062a0:	f003 0307 	and.w	r3, r3, #7
 80062a4:	b29a      	uxth	r2, r3
 80062a6:	8afb      	ldrh	r3, [r7, #22]
 80062a8:	4313      	orrs	r3, r2
 80062aa:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	8afa      	ldrh	r2, [r7, #22]
 80062b2:	60da      	str	r2, [r3, #12]
 80062b4:	e052      	b.n	800635c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80062b6:	2301      	movs	r3, #1
 80062b8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80062bc:	e04e      	b.n	800635c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80062be:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80062c2:	2b08      	cmp	r3, #8
 80062c4:	d827      	bhi.n	8006316 <UART_SetConfig+0x506>
 80062c6:	a201      	add	r2, pc, #4	; (adr r2, 80062cc <UART_SetConfig+0x4bc>)
 80062c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062cc:	080062f1 	.word	0x080062f1
 80062d0:	080062f9 	.word	0x080062f9
 80062d4:	08006301 	.word	0x08006301
 80062d8:	08006317 	.word	0x08006317
 80062dc:	08006307 	.word	0x08006307
 80062e0:	08006317 	.word	0x08006317
 80062e4:	08006317 	.word	0x08006317
 80062e8:	08006317 	.word	0x08006317
 80062ec:	0800630f 	.word	0x0800630f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80062f0:	f7fe f996 	bl	8004620 <HAL_RCC_GetPCLK1Freq>
 80062f4:	61f8      	str	r0, [r7, #28]
        break;
 80062f6:	e014      	b.n	8006322 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80062f8:	f7fe f9a8 	bl	800464c <HAL_RCC_GetPCLK2Freq>
 80062fc:	61f8      	str	r0, [r7, #28]
        break;
 80062fe:	e010      	b.n	8006322 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006300:	4b1e      	ldr	r3, [pc, #120]	; (800637c <UART_SetConfig+0x56c>)
 8006302:	61fb      	str	r3, [r7, #28]
        break;
 8006304:	e00d      	b.n	8006322 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006306:	f7fe f8f3 	bl	80044f0 <HAL_RCC_GetSysClockFreq>
 800630a:	61f8      	str	r0, [r7, #28]
        break;
 800630c:	e009      	b.n	8006322 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800630e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006312:	61fb      	str	r3, [r7, #28]
        break;
 8006314:	e005      	b.n	8006322 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8006316:	2300      	movs	r3, #0
 8006318:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800631a:	2301      	movs	r3, #1
 800631c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006320:	bf00      	nop
    }

    if (pclk != 0U)
 8006322:	69fb      	ldr	r3, [r7, #28]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d019      	beq.n	800635c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	685b      	ldr	r3, [r3, #4]
 800632c:	085a      	lsrs	r2, r3, #1
 800632e:	69fb      	ldr	r3, [r7, #28]
 8006330:	441a      	add	r2, r3
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	685b      	ldr	r3, [r3, #4]
 8006336:	fbb2 f3f3 	udiv	r3, r2, r3
 800633a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800633c:	69bb      	ldr	r3, [r7, #24]
 800633e:	2b0f      	cmp	r3, #15
 8006340:	d909      	bls.n	8006356 <UART_SetConfig+0x546>
 8006342:	69bb      	ldr	r3, [r7, #24]
 8006344:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006348:	d205      	bcs.n	8006356 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800634a:	69bb      	ldr	r3, [r7, #24]
 800634c:	b29a      	uxth	r2, r3
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	60da      	str	r2, [r3, #12]
 8006354:	e002      	b.n	800635c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006356:	2301      	movs	r3, #1
 8006358:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	2200      	movs	r2, #0
 8006360:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	2200      	movs	r2, #0
 8006366:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8006368:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800636c:	4618      	mov	r0, r3
 800636e:	3728      	adds	r7, #40	; 0x28
 8006370:	46bd      	mov	sp, r7
 8006372:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006376:	bf00      	nop
 8006378:	40008000 	.word	0x40008000
 800637c:	00f42400 	.word	0x00f42400

08006380 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006380:	b480      	push	{r7}
 8006382:	b083      	sub	sp, #12
 8006384:	af00      	add	r7, sp, #0
 8006386:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800638c:	f003 0301 	and.w	r3, r3, #1
 8006390:	2b00      	cmp	r3, #0
 8006392:	d00a      	beq.n	80063aa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	685b      	ldr	r3, [r3, #4]
 800639a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	430a      	orrs	r2, r1
 80063a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063ae:	f003 0302 	and.w	r3, r3, #2
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d00a      	beq.n	80063cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	685b      	ldr	r3, [r3, #4]
 80063bc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	430a      	orrs	r2, r1
 80063ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063d0:	f003 0304 	and.w	r3, r3, #4
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d00a      	beq.n	80063ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	685b      	ldr	r3, [r3, #4]
 80063de:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	430a      	orrs	r2, r1
 80063ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063f2:	f003 0308 	and.w	r3, r3, #8
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d00a      	beq.n	8006410 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	685b      	ldr	r3, [r3, #4]
 8006400:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	430a      	orrs	r2, r1
 800640e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006414:	f003 0310 	and.w	r3, r3, #16
 8006418:	2b00      	cmp	r3, #0
 800641a:	d00a      	beq.n	8006432 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	689b      	ldr	r3, [r3, #8]
 8006422:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	430a      	orrs	r2, r1
 8006430:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006436:	f003 0320 	and.w	r3, r3, #32
 800643a:	2b00      	cmp	r3, #0
 800643c:	d00a      	beq.n	8006454 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	689b      	ldr	r3, [r3, #8]
 8006444:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	430a      	orrs	r2, r1
 8006452:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006458:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800645c:	2b00      	cmp	r3, #0
 800645e:	d01a      	beq.n	8006496 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	685b      	ldr	r3, [r3, #4]
 8006466:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	430a      	orrs	r2, r1
 8006474:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800647a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800647e:	d10a      	bne.n	8006496 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	685b      	ldr	r3, [r3, #4]
 8006486:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	430a      	orrs	r2, r1
 8006494:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800649a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d00a      	beq.n	80064b8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	685b      	ldr	r3, [r3, #4]
 80064a8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	430a      	orrs	r2, r1
 80064b6:	605a      	str	r2, [r3, #4]
  }
}
 80064b8:	bf00      	nop
 80064ba:	370c      	adds	r7, #12
 80064bc:	46bd      	mov	sp, r7
 80064be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c2:	4770      	bx	lr

080064c4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80064c4:	b580      	push	{r7, lr}
 80064c6:	b086      	sub	sp, #24
 80064c8:	af02      	add	r7, sp, #8
 80064ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	2200      	movs	r2, #0
 80064d0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80064d4:	f7fb fd66 	bl	8001fa4 <HAL_GetTick>
 80064d8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f003 0308 	and.w	r3, r3, #8
 80064e4:	2b08      	cmp	r3, #8
 80064e6:	d10e      	bne.n	8006506 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80064e8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80064ec:	9300      	str	r3, [sp, #0]
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	2200      	movs	r2, #0
 80064f2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80064f6:	6878      	ldr	r0, [r7, #4]
 80064f8:	f000 f82d 	bl	8006556 <UART_WaitOnFlagUntilTimeout>
 80064fc:	4603      	mov	r3, r0
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d001      	beq.n	8006506 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006502:	2303      	movs	r3, #3
 8006504:	e023      	b.n	800654e <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f003 0304 	and.w	r3, r3, #4
 8006510:	2b04      	cmp	r3, #4
 8006512:	d10e      	bne.n	8006532 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006514:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006518:	9300      	str	r3, [sp, #0]
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	2200      	movs	r2, #0
 800651e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006522:	6878      	ldr	r0, [r7, #4]
 8006524:	f000 f817 	bl	8006556 <UART_WaitOnFlagUntilTimeout>
 8006528:	4603      	mov	r3, r0
 800652a:	2b00      	cmp	r3, #0
 800652c:	d001      	beq.n	8006532 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800652e:	2303      	movs	r3, #3
 8006530:	e00d      	b.n	800654e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	2220      	movs	r2, #32
 8006536:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2220      	movs	r2, #32
 800653c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	2200      	movs	r2, #0
 8006542:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2200      	movs	r2, #0
 8006548:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800654c:	2300      	movs	r3, #0
}
 800654e:	4618      	mov	r0, r3
 8006550:	3710      	adds	r7, #16
 8006552:	46bd      	mov	sp, r7
 8006554:	bd80      	pop	{r7, pc}

08006556 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006556:	b580      	push	{r7, lr}
 8006558:	b09c      	sub	sp, #112	; 0x70
 800655a:	af00      	add	r7, sp, #0
 800655c:	60f8      	str	r0, [r7, #12]
 800655e:	60b9      	str	r1, [r7, #8]
 8006560:	603b      	str	r3, [r7, #0]
 8006562:	4613      	mov	r3, r2
 8006564:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006566:	e0a5      	b.n	80066b4 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006568:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800656a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800656e:	f000 80a1 	beq.w	80066b4 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006572:	f7fb fd17 	bl	8001fa4 <HAL_GetTick>
 8006576:	4602      	mov	r2, r0
 8006578:	683b      	ldr	r3, [r7, #0]
 800657a:	1ad3      	subs	r3, r2, r3
 800657c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800657e:	429a      	cmp	r2, r3
 8006580:	d302      	bcc.n	8006588 <UART_WaitOnFlagUntilTimeout+0x32>
 8006582:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006584:	2b00      	cmp	r3, #0
 8006586:	d13e      	bne.n	8006606 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800658e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006590:	e853 3f00 	ldrex	r3, [r3]
 8006594:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006596:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006598:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800659c:	667b      	str	r3, [r7, #100]	; 0x64
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	461a      	mov	r2, r3
 80065a4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80065a6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80065a8:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065aa:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80065ac:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80065ae:	e841 2300 	strex	r3, r2, [r1]
 80065b2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80065b4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d1e6      	bne.n	8006588 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	3308      	adds	r3, #8
 80065c0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80065c4:	e853 3f00 	ldrex	r3, [r3]
 80065c8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80065ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065cc:	f023 0301 	bic.w	r3, r3, #1
 80065d0:	663b      	str	r3, [r7, #96]	; 0x60
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	3308      	adds	r3, #8
 80065d8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80065da:	64ba      	str	r2, [r7, #72]	; 0x48
 80065dc:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065de:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80065e0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80065e2:	e841 2300 	strex	r3, r2, [r1]
 80065e6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80065e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d1e5      	bne.n	80065ba <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	2220      	movs	r2, #32
 80065f2:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	2220      	movs	r2, #32
 80065f8:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	2200      	movs	r2, #0
 80065fe:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8006602:	2303      	movs	r3, #3
 8006604:	e067      	b.n	80066d6 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	f003 0304 	and.w	r3, r3, #4
 8006610:	2b00      	cmp	r3, #0
 8006612:	d04f      	beq.n	80066b4 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	69db      	ldr	r3, [r3, #28]
 800661a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800661e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006622:	d147      	bne.n	80066b4 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800662c:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006634:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006636:	e853 3f00 	ldrex	r3, [r3]
 800663a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800663c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800663e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006642:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	461a      	mov	r2, r3
 800664a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800664c:	637b      	str	r3, [r7, #52]	; 0x34
 800664e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006650:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006652:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006654:	e841 2300 	strex	r3, r2, [r1]
 8006658:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800665a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800665c:	2b00      	cmp	r3, #0
 800665e:	d1e6      	bne.n	800662e <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	3308      	adds	r3, #8
 8006666:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006668:	697b      	ldr	r3, [r7, #20]
 800666a:	e853 3f00 	ldrex	r3, [r3]
 800666e:	613b      	str	r3, [r7, #16]
   return(result);
 8006670:	693b      	ldr	r3, [r7, #16]
 8006672:	f023 0301 	bic.w	r3, r3, #1
 8006676:	66bb      	str	r3, [r7, #104]	; 0x68
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	3308      	adds	r3, #8
 800667e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006680:	623a      	str	r2, [r7, #32]
 8006682:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006684:	69f9      	ldr	r1, [r7, #28]
 8006686:	6a3a      	ldr	r2, [r7, #32]
 8006688:	e841 2300 	strex	r3, r2, [r1]
 800668c:	61bb      	str	r3, [r7, #24]
   return(result);
 800668e:	69bb      	ldr	r3, [r7, #24]
 8006690:	2b00      	cmp	r3, #0
 8006692:	d1e5      	bne.n	8006660 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	2220      	movs	r2, #32
 8006698:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	2220      	movs	r2, #32
 800669e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	2220      	movs	r2, #32
 80066a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	2200      	movs	r2, #0
 80066ac:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80066b0:	2303      	movs	r3, #3
 80066b2:	e010      	b.n	80066d6 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	69da      	ldr	r2, [r3, #28]
 80066ba:	68bb      	ldr	r3, [r7, #8]
 80066bc:	4013      	ands	r3, r2
 80066be:	68ba      	ldr	r2, [r7, #8]
 80066c0:	429a      	cmp	r2, r3
 80066c2:	bf0c      	ite	eq
 80066c4:	2301      	moveq	r3, #1
 80066c6:	2300      	movne	r3, #0
 80066c8:	b2db      	uxtb	r3, r3
 80066ca:	461a      	mov	r2, r3
 80066cc:	79fb      	ldrb	r3, [r7, #7]
 80066ce:	429a      	cmp	r2, r3
 80066d0:	f43f af4a 	beq.w	8006568 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80066d4:	2300      	movs	r3, #0
}
 80066d6:	4618      	mov	r0, r3
 80066d8:	3770      	adds	r7, #112	; 0x70
 80066da:	46bd      	mov	sp, r7
 80066dc:	bd80      	pop	{r7, pc}

080066de <Lcd_create>:
 */
Lcd_HandleTypeDef Lcd_create(
		Lcd_PortType port[], Lcd_PinType pin[],
		Lcd_PortType rs_port, Lcd_PinType rs_pin,
		Lcd_PortType en_port, Lcd_PinType en_pin, Lcd_ModeTypeDef mode)
{
 80066de:	b5b0      	push	{r4, r5, r7, lr}
 80066e0:	b08a      	sub	sp, #40	; 0x28
 80066e2:	af00      	add	r7, sp, #0
 80066e4:	60f8      	str	r0, [r7, #12]
 80066e6:	60b9      	str	r1, [r7, #8]
 80066e8:	607a      	str	r2, [r7, #4]
 80066ea:	603b      	str	r3, [r7, #0]
	Lcd_HandleTypeDef lcd;

	lcd.mode = mode;
 80066ec:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 80066f0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	lcd.en_pin = en_pin;
 80066f4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80066f8:	84bb      	strh	r3, [r7, #36]	; 0x24
	lcd.en_port = en_port;
 80066fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80066fc:	623b      	str	r3, [r7, #32]

	lcd.rs_pin = rs_pin;
 80066fe:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8006700:	83bb      	strh	r3, [r7, #28]
	lcd.rs_port = rs_port;
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	61bb      	str	r3, [r7, #24]

	lcd.data_pin = pin;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	617b      	str	r3, [r7, #20]
	lcd.data_port = port;
 800670a:	68bb      	ldr	r3, [r7, #8]
 800670c:	613b      	str	r3, [r7, #16]

	Lcd_init(&lcd);
 800670e:	f107 0310 	add.w	r3, r7, #16
 8006712:	4618      	mov	r0, r3
 8006714:	f000 f80e 	bl	8006734 <Lcd_init>

	return lcd;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	461d      	mov	r5, r3
 800671c:	f107 0410 	add.w	r4, r7, #16
 8006720:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006722:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006724:	e894 0003 	ldmia.w	r4, {r0, r1}
 8006728:	e885 0003 	stmia.w	r5, {r0, r1}
}
 800672c:	68f8      	ldr	r0, [r7, #12]
 800672e:	3728      	adds	r7, #40	; 0x28
 8006730:	46bd      	mov	sp, r7
 8006732:	bdb0      	pop	{r4, r5, r7, pc}

08006734 <Lcd_init>:

/**
 * Initialize 16x2-lcd without cursor
 */
void Lcd_init(Lcd_HandleTypeDef * lcd)
{
 8006734:	b580      	push	{r7, lr}
 8006736:	b082      	sub	sp, #8
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]
	if(lcd->mode == LCD_4_BIT_MODE)
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	7d9b      	ldrb	r3, [r3, #22]
 8006740:	2b00      	cmp	r3, #0
 8006742:	d10c      	bne.n	800675e <Lcd_init+0x2a>
	{
			lcd_write_command(lcd, 0x33);
 8006744:	2133      	movs	r1, #51	; 0x33
 8006746:	6878      	ldr	r0, [r7, #4]
 8006748:	f000 f87c 	bl	8006844 <lcd_write_command>
			lcd_write_command(lcd, 0x32);
 800674c:	2132      	movs	r1, #50	; 0x32
 800674e:	6878      	ldr	r0, [r7, #4]
 8006750:	f000 f878 	bl	8006844 <lcd_write_command>
			lcd_write_command(lcd, FUNCTION_SET | OPT_N);				// 4-bit mode
 8006754:	2128      	movs	r1, #40	; 0x28
 8006756:	6878      	ldr	r0, [r7, #4]
 8006758:	f000 f874 	bl	8006844 <lcd_write_command>
 800675c:	e003      	b.n	8006766 <Lcd_init+0x32>
	}
	else
		lcd_write_command(lcd, FUNCTION_SET | OPT_DL | OPT_N);
 800675e:	2138      	movs	r1, #56	; 0x38
 8006760:	6878      	ldr	r0, [r7, #4]
 8006762:	f000 f86f 	bl	8006844 <lcd_write_command>


	lcd_write_command(lcd, CLEAR_DISPLAY);						// Clear screen
 8006766:	2101      	movs	r1, #1
 8006768:	6878      	ldr	r0, [r7, #4]
 800676a:	f000 f86b 	bl	8006844 <lcd_write_command>
	lcd_write_command(lcd, DISPLAY_ON_OFF_CONTROL | OPT_D);		// Lcd-on, cursor-off, no-blink
 800676e:	210c      	movs	r1, #12
 8006770:	6878      	ldr	r0, [r7, #4]
 8006772:	f000 f867 	bl	8006844 <lcd_write_command>
	lcd_write_command(lcd, ENTRY_MODE_SET | OPT_INC);			// Increment cursor
 8006776:	2106      	movs	r1, #6
 8006778:	6878      	ldr	r0, [r7, #4]
 800677a:	f000 f863 	bl	8006844 <lcd_write_command>
}
 800677e:	bf00      	nop
 8006780:	3708      	adds	r7, #8
 8006782:	46bd      	mov	sp, r7
 8006784:	bd80      	pop	{r7, pc}
	...

08006788 <Lcd_int>:

/**
 * Write a number on the current position
 */
void Lcd_int(Lcd_HandleTypeDef * lcd, int number)
{
 8006788:	b580      	push	{r7, lr}
 800678a:	b086      	sub	sp, #24
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
 8006790:	6039      	str	r1, [r7, #0]
	char buffer[11];
	sprintf(buffer, "%d", number);
 8006792:	f107 030c 	add.w	r3, r7, #12
 8006796:	683a      	ldr	r2, [r7, #0]
 8006798:	4906      	ldr	r1, [pc, #24]	; (80067b4 <Lcd_int+0x2c>)
 800679a:	4618      	mov	r0, r3
 800679c:	f001 ff78 	bl	8008690 <siprintf>

	Lcd_string(lcd, buffer);
 80067a0:	f107 030c 	add.w	r3, r7, #12
 80067a4:	4619      	mov	r1, r3
 80067a6:	6878      	ldr	r0, [r7, #4]
 80067a8:	f000 f806 	bl	80067b8 <Lcd_string>
}
 80067ac:	bf00      	nop
 80067ae:	3718      	adds	r7, #24
 80067b0:	46bd      	mov	sp, r7
 80067b2:	bd80      	pop	{r7, pc}
 80067b4:	0800c328 	.word	0x0800c328

080067b8 <Lcd_string>:

/**
 * Write a string on the current position
 */
void Lcd_string(Lcd_HandleTypeDef * lcd, char * string)
{
 80067b8:	b590      	push	{r4, r7, lr}
 80067ba:	b085      	sub	sp, #20
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]
 80067c0:	6039      	str	r1, [r7, #0]
	for(uint8_t i = 0; i < strlen(string); i++)
 80067c2:	2300      	movs	r3, #0
 80067c4:	73fb      	strb	r3, [r7, #15]
 80067c6:	e00a      	b.n	80067de <Lcd_string+0x26>
	{
		lcd_write_data(lcd, string[i]);
 80067c8:	7bfb      	ldrb	r3, [r7, #15]
 80067ca:	683a      	ldr	r2, [r7, #0]
 80067cc:	4413      	add	r3, r2
 80067ce:	781b      	ldrb	r3, [r3, #0]
 80067d0:	4619      	mov	r1, r3
 80067d2:	6878      	ldr	r0, [r7, #4]
 80067d4:	f000 f864 	bl	80068a0 <lcd_write_data>
	for(uint8_t i = 0; i < strlen(string); i++)
 80067d8:	7bfb      	ldrb	r3, [r7, #15]
 80067da:	3301      	adds	r3, #1
 80067dc:	73fb      	strb	r3, [r7, #15]
 80067de:	7bfc      	ldrb	r4, [r7, #15]
 80067e0:	6838      	ldr	r0, [r7, #0]
 80067e2:	f7f9 fcf5 	bl	80001d0 <strlen>
 80067e6:	4603      	mov	r3, r0
 80067e8:	429c      	cmp	r4, r3
 80067ea:	d3ed      	bcc.n	80067c8 <Lcd_string+0x10>
	}
}
 80067ec:	bf00      	nop
 80067ee:	bf00      	nop
 80067f0:	3714      	adds	r7, #20
 80067f2:	46bd      	mov	sp, r7
 80067f4:	bd90      	pop	{r4, r7, pc}
	...

080067f8 <Lcd_cursor>:

/**
 * Set the cursor position
 */
void Lcd_cursor(Lcd_HandleTypeDef * lcd, uint8_t row, uint8_t col)
{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b082      	sub	sp, #8
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
 8006800:	460b      	mov	r3, r1
 8006802:	70fb      	strb	r3, [r7, #3]
 8006804:	4613      	mov	r3, r2
 8006806:	70bb      	strb	r3, [r7, #2]
	#ifdef LCD20xN
	lcd_write_command(lcd, SET_DDRAM_ADDR + ROW_20[row] + col);
	#endif

	#ifdef LCD16xN
	lcd_write_command(lcd, SET_DDRAM_ADDR + ROW_16[row] + col);
 8006808:	78fb      	ldrb	r3, [r7, #3]
 800680a:	4a07      	ldr	r2, [pc, #28]	; (8006828 <Lcd_cursor+0x30>)
 800680c:	5cd2      	ldrb	r2, [r2, r3]
 800680e:	78bb      	ldrb	r3, [r7, #2]
 8006810:	4413      	add	r3, r2
 8006812:	b2db      	uxtb	r3, r3
 8006814:	3b80      	subs	r3, #128	; 0x80
 8006816:	b2db      	uxtb	r3, r3
 8006818:	4619      	mov	r1, r3
 800681a:	6878      	ldr	r0, [r7, #4]
 800681c:	f000 f812 	bl	8006844 <lcd_write_command>
	#endif
}
 8006820:	bf00      	nop
 8006822:	3708      	adds	r7, #8
 8006824:	46bd      	mov	sp, r7
 8006826:	bd80      	pop	{r7, pc}
 8006828:	0800c374 	.word	0x0800c374

0800682c <Lcd_clear>:

/**
 * Clear the screen
 */
void Lcd_clear(Lcd_HandleTypeDef * lcd) {
 800682c:	b580      	push	{r7, lr}
 800682e:	b082      	sub	sp, #8
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
	lcd_write_command(lcd, CLEAR_DISPLAY);
 8006834:	2101      	movs	r1, #1
 8006836:	6878      	ldr	r0, [r7, #4]
 8006838:	f000 f804 	bl	8006844 <lcd_write_command>
}
 800683c:	bf00      	nop
 800683e:	3708      	adds	r7, #8
 8006840:	46bd      	mov	sp, r7
 8006842:	bd80      	pop	{r7, pc}

08006844 <lcd_write_command>:

/**
 * Write a byte to the command register
 */
void lcd_write_command(Lcd_HandleTypeDef * lcd, uint8_t command)
{
 8006844:	b580      	push	{r7, lr}
 8006846:	b082      	sub	sp, #8
 8006848:	af00      	add	r7, sp, #0
 800684a:	6078      	str	r0, [r7, #4]
 800684c:	460b      	mov	r3, r1
 800684e:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_COMMAND_REG);		// Write to command register
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	6898      	ldr	r0, [r3, #8]
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	899b      	ldrh	r3, [r3, #12]
 8006858:	2200      	movs	r2, #0
 800685a:	4619      	mov	r1, r3
 800685c:	f7fd f8d8 	bl	8003a10 <HAL_GPIO_WritePin>

	if(lcd->mode == LCD_4_BIT_MODE)
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	7d9b      	ldrb	r3, [r3, #22]
 8006864:	2b00      	cmp	r3, #0
 8006866:	d111      	bne.n	800688c <lcd_write_command+0x48>
	{
		lcd_write(lcd, (command >> 4), LCD_NIB);
 8006868:	78fb      	ldrb	r3, [r7, #3]
 800686a:	091b      	lsrs	r3, r3, #4
 800686c:	b2db      	uxtb	r3, r3
 800686e:	2204      	movs	r2, #4
 8006870:	4619      	mov	r1, r3
 8006872:	6878      	ldr	r0, [r7, #4]
 8006874:	f000 f842 	bl	80068fc <lcd_write>
		lcd_write(lcd, command & 0x0F, LCD_NIB);
 8006878:	78fb      	ldrb	r3, [r7, #3]
 800687a:	f003 030f 	and.w	r3, r3, #15
 800687e:	b2db      	uxtb	r3, r3
 8006880:	2204      	movs	r2, #4
 8006882:	4619      	mov	r1, r3
 8006884:	6878      	ldr	r0, [r7, #4]
 8006886:	f000 f839 	bl	80068fc <lcd_write>
	else
	{
		lcd_write(lcd, command, LCD_BYTE);
	}

}
 800688a:	e005      	b.n	8006898 <lcd_write_command+0x54>
		lcd_write(lcd, command, LCD_BYTE);
 800688c:	78fb      	ldrb	r3, [r7, #3]
 800688e:	2208      	movs	r2, #8
 8006890:	4619      	mov	r1, r3
 8006892:	6878      	ldr	r0, [r7, #4]
 8006894:	f000 f832 	bl	80068fc <lcd_write>
}
 8006898:	bf00      	nop
 800689a:	3708      	adds	r7, #8
 800689c:	46bd      	mov	sp, r7
 800689e:	bd80      	pop	{r7, pc}

080068a0 <lcd_write_data>:

/**
 * Write a byte to the data register
 */
void lcd_write_data(Lcd_HandleTypeDef * lcd, uint8_t data)
{
 80068a0:	b580      	push	{r7, lr}
 80068a2:	b082      	sub	sp, #8
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	6078      	str	r0, [r7, #4]
 80068a8:	460b      	mov	r3, r1
 80068aa:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_DATA_REG);			// Write to data register
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	6898      	ldr	r0, [r3, #8]
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	899b      	ldrh	r3, [r3, #12]
 80068b4:	2201      	movs	r2, #1
 80068b6:	4619      	mov	r1, r3
 80068b8:	f7fd f8aa 	bl	8003a10 <HAL_GPIO_WritePin>

	if(lcd->mode == LCD_4_BIT_MODE)
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	7d9b      	ldrb	r3, [r3, #22]
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d111      	bne.n	80068e8 <lcd_write_data+0x48>
	{
		lcd_write(lcd, data >> 4, LCD_NIB);
 80068c4:	78fb      	ldrb	r3, [r7, #3]
 80068c6:	091b      	lsrs	r3, r3, #4
 80068c8:	b2db      	uxtb	r3, r3
 80068ca:	2204      	movs	r2, #4
 80068cc:	4619      	mov	r1, r3
 80068ce:	6878      	ldr	r0, [r7, #4]
 80068d0:	f000 f814 	bl	80068fc <lcd_write>
		lcd_write(lcd, data & 0x0F, LCD_NIB);
 80068d4:	78fb      	ldrb	r3, [r7, #3]
 80068d6:	f003 030f 	and.w	r3, r3, #15
 80068da:	b2db      	uxtb	r3, r3
 80068dc:	2204      	movs	r2, #4
 80068de:	4619      	mov	r1, r3
 80068e0:	6878      	ldr	r0, [r7, #4]
 80068e2:	f000 f80b 	bl	80068fc <lcd_write>
	else
	{
		lcd_write(lcd, data, LCD_BYTE);
	}

}
 80068e6:	e005      	b.n	80068f4 <lcd_write_data+0x54>
		lcd_write(lcd, data, LCD_BYTE);
 80068e8:	78fb      	ldrb	r3, [r7, #3]
 80068ea:	2208      	movs	r2, #8
 80068ec:	4619      	mov	r1, r3
 80068ee:	6878      	ldr	r0, [r7, #4]
 80068f0:	f000 f804 	bl	80068fc <lcd_write>
}
 80068f4:	bf00      	nop
 80068f6:	3708      	adds	r7, #8
 80068f8:	46bd      	mov	sp, r7
 80068fa:	bd80      	pop	{r7, pc}

080068fc <lcd_write>:

/**
 * Set len bits on the bus and toggle the enable line
 */
void lcd_write(Lcd_HandleTypeDef * lcd, uint8_t data, uint8_t len)
{
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b084      	sub	sp, #16
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
 8006904:	460b      	mov	r3, r1
 8006906:	70fb      	strb	r3, [r7, #3]
 8006908:	4613      	mov	r3, r2
 800690a:	70bb      	strb	r3, [r7, #2]
	for(uint8_t i = 0; i < len; i++)
 800690c:	2300      	movs	r3, #0
 800690e:	73fb      	strb	r3, [r7, #15]
 8006910:	e019      	b.n	8006946 <lcd_write+0x4a>
	{
		HAL_GPIO_WritePin(lcd->data_port[i], lcd->data_pin[i], (data >> i) & 0x01);
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681a      	ldr	r2, [r3, #0]
 8006916:	7bfb      	ldrb	r3, [r7, #15]
 8006918:	009b      	lsls	r3, r3, #2
 800691a:	4413      	add	r3, r2
 800691c:	6818      	ldr	r0, [r3, #0]
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	685a      	ldr	r2, [r3, #4]
 8006922:	7bfb      	ldrb	r3, [r7, #15]
 8006924:	005b      	lsls	r3, r3, #1
 8006926:	4413      	add	r3, r2
 8006928:	8819      	ldrh	r1, [r3, #0]
 800692a:	78fa      	ldrb	r2, [r7, #3]
 800692c:	7bfb      	ldrb	r3, [r7, #15]
 800692e:	fa42 f303 	asr.w	r3, r2, r3
 8006932:	b2db      	uxtb	r3, r3
 8006934:	f003 0301 	and.w	r3, r3, #1
 8006938:	b2db      	uxtb	r3, r3
 800693a:	461a      	mov	r2, r3
 800693c:	f7fd f868 	bl	8003a10 <HAL_GPIO_WritePin>
	for(uint8_t i = 0; i < len; i++)
 8006940:	7bfb      	ldrb	r3, [r7, #15]
 8006942:	3301      	adds	r3, #1
 8006944:	73fb      	strb	r3, [r7, #15]
 8006946:	7bfa      	ldrb	r2, [r7, #15]
 8006948:	78bb      	ldrb	r3, [r7, #2]
 800694a:	429a      	cmp	r2, r3
 800694c:	d3e1      	bcc.n	8006912 <lcd_write+0x16>
	}

	HAL_GPIO_WritePin(lcd->en_port, lcd->en_pin, 1);
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	6918      	ldr	r0, [r3, #16]
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	8a9b      	ldrh	r3, [r3, #20]
 8006956:	2201      	movs	r2, #1
 8006958:	4619      	mov	r1, r3
 800695a:	f7fd f859 	bl	8003a10 <HAL_GPIO_WritePin>
	DELAY(1);
 800695e:	2001      	movs	r0, #1
 8006960:	f7fb fb2c 	bl	8001fbc <HAL_Delay>
	HAL_GPIO_WritePin(lcd->en_port, lcd->en_pin, 0); 		// Data receive on falling edge
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	6918      	ldr	r0, [r3, #16]
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	8a9b      	ldrh	r3, [r3, #20]
 800696c:	2200      	movs	r2, #0
 800696e:	4619      	mov	r1, r3
 8006970:	f7fd f84e 	bl	8003a10 <HAL_GPIO_WritePin>
}
 8006974:	bf00      	nop
 8006976:	3710      	adds	r7, #16
 8006978:	46bd      	mov	sp, r7
 800697a:	bd80      	pop	{r7, pc}

0800697c <Get_Adc>:

#include "adc.h"


uint16_t Get_Adc(){
 800697c:	b580      	push	{r7, lr}
 800697e:	af00      	add	r7, sp, #0
  HAL_ADC_Start(&hadc1);
 8006980:	480c      	ldr	r0, [pc, #48]	; (80069b4 <Get_Adc+0x38>)
 8006982:	f7fb fe79 	bl	8002678 <HAL_ADC_Start>
  HAL_ADC_PollForConversion(&hadc1,100);
 8006986:	2164      	movs	r1, #100	; 0x64
 8006988:	480a      	ldr	r0, [pc, #40]	; (80069b4 <Get_Adc+0x38>)
 800698a:	f7fb ff2f 	bl	80027ec <HAL_ADC_PollForConversion>
  if(HAL_IS_BIT_SET(HAL_ADC_GetState(&hadc1),HAL_ADC_STATE_REG_EOC)){
 800698e:	4809      	ldr	r0, [pc, #36]	; (80069b4 <Get_Adc+0x38>)
 8006990:	f7fc fc02 	bl	8003198 <HAL_ADC_GetState>
 8006994:	4603      	mov	r3, r0
 8006996:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800699a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800699e:	d105      	bne.n	80069ac <Get_Adc+0x30>
       return HAL_ADC_GetValue(&hadc1);
 80069a0:	4804      	ldr	r0, [pc, #16]	; (80069b4 <Get_Adc+0x38>)
 80069a2:	f7fb fffb 	bl	800299c <HAL_ADC_GetValue>
 80069a6:	4603      	mov	r3, r0
 80069a8:	b29b      	uxth	r3, r3
 80069aa:	e000      	b.n	80069ae <Get_Adc+0x32>
    }
    return 0;
 80069ac:	2300      	movs	r3, #0
}
 80069ae:	4618      	mov	r0, r3
 80069b0:	bd80      	pop	{r7, pc}
 80069b2:	bf00      	nop
 80069b4:	200001fc 	.word	0x200001fc

080069b8 <arm_cfft_radix8by2_f32>:
 80069b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069bc:	ed2d 8b08 	vpush	{d8-d11}
 80069c0:	4607      	mov	r7, r0
 80069c2:	4608      	mov	r0, r1
 80069c4:	f8b7 c000 	ldrh.w	ip, [r7]
 80069c8:	687a      	ldr	r2, [r7, #4]
 80069ca:	ea4f 015c 	mov.w	r1, ip, lsr #1
 80069ce:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 80069d2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80069d6:	f000 80b0 	beq.w	8006b3a <arm_cfft_radix8by2_f32+0x182>
 80069da:	008c      	lsls	r4, r1, #2
 80069dc:	3410      	adds	r4, #16
 80069de:	f100 0310 	add.w	r3, r0, #16
 80069e2:	1906      	adds	r6, r0, r4
 80069e4:	3210      	adds	r2, #16
 80069e6:	4444      	add	r4, r8
 80069e8:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 80069ec:	f108 0510 	add.w	r5, r8, #16
 80069f0:	ed15 2a04 	vldr	s4, [r5, #-16]
 80069f4:	ed55 2a03 	vldr	s5, [r5, #-12]
 80069f8:	ed54 4a04 	vldr	s9, [r4, #-16]
 80069fc:	ed14 4a03 	vldr	s8, [r4, #-12]
 8006a00:	ed14 6a02 	vldr	s12, [r4, #-8]
 8006a04:	ed54 5a01 	vldr	s11, [r4, #-4]
 8006a08:	ed53 3a04 	vldr	s7, [r3, #-16]
 8006a0c:	ed15 0a02 	vldr	s0, [r5, #-8]
 8006a10:	ed55 0a01 	vldr	s1, [r5, #-4]
 8006a14:	ed56 6a04 	vldr	s13, [r6, #-16]
 8006a18:	ed16 3a03 	vldr	s6, [r6, #-12]
 8006a1c:	ed13 7a03 	vldr	s14, [r3, #-12]
 8006a20:	ed13 5a02 	vldr	s10, [r3, #-8]
 8006a24:	ed53 7a01 	vldr	s15, [r3, #-4]
 8006a28:	ed16 1a02 	vldr	s2, [r6, #-8]
 8006a2c:	ed56 1a01 	vldr	s3, [r6, #-4]
 8006a30:	ee73 ba82 	vadd.f32	s23, s7, s4
 8006a34:	ee37 ba22 	vadd.f32	s22, s14, s5
 8006a38:	ee76 9aa4 	vadd.f32	s19, s13, s9
 8006a3c:	ee33 9a04 	vadd.f32	s18, s6, s8
 8006a40:	ee31 8aa5 	vadd.f32	s16, s3, s11
 8006a44:	ee75 aa00 	vadd.f32	s21, s10, s0
 8006a48:	ee37 aaa0 	vadd.f32	s20, s15, s1
 8006a4c:	ee71 8a06 	vadd.f32	s17, s2, s12
 8006a50:	ed43 ba04 	vstr	s23, [r3, #-16]
 8006a54:	ed03 ba03 	vstr	s22, [r3, #-12]
 8006a58:	ed43 aa02 	vstr	s21, [r3, #-8]
 8006a5c:	ed03 aa01 	vstr	s20, [r3, #-4]
 8006a60:	ed06 8a01 	vstr	s16, [r6, #-4]
 8006a64:	ed46 9a04 	vstr	s19, [r6, #-16]
 8006a68:	ed06 9a03 	vstr	s18, [r6, #-12]
 8006a6c:	ed46 8a02 	vstr	s17, [r6, #-8]
 8006a70:	ee37 7a62 	vsub.f32	s14, s14, s5
 8006a74:	ee74 4ae6 	vsub.f32	s9, s9, s13
 8006a78:	ee34 4a43 	vsub.f32	s8, s8, s6
 8006a7c:	ed52 6a03 	vldr	s13, [r2, #-12]
 8006a80:	ed12 3a04 	vldr	s6, [r2, #-16]
 8006a84:	ee73 3ac2 	vsub.f32	s7, s7, s4
 8006a88:	ee27 8a26 	vmul.f32	s16, s14, s13
 8006a8c:	ee64 2aa6 	vmul.f32	s5, s9, s13
 8006a90:	ee23 2a83 	vmul.f32	s4, s7, s6
 8006a94:	ee64 4a83 	vmul.f32	s9, s9, s6
 8006a98:	ee63 3aa6 	vmul.f32	s7, s7, s13
 8006a9c:	ee27 7a03 	vmul.f32	s14, s14, s6
 8006aa0:	ee64 6a26 	vmul.f32	s13, s8, s13
 8006aa4:	ee24 4a03 	vmul.f32	s8, s8, s6
 8006aa8:	ee37 7a63 	vsub.f32	s14, s14, s7
 8006aac:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8006ab0:	ee32 4ac4 	vsub.f32	s8, s5, s8
 8006ab4:	ee32 3a08 	vadd.f32	s6, s4, s16
 8006ab8:	ed05 7a03 	vstr	s14, [r5, #-12]
 8006abc:	ed05 3a04 	vstr	s6, [r5, #-16]
 8006ac0:	ed04 4a04 	vstr	s8, [r4, #-16]
 8006ac4:	ed44 6a03 	vstr	s13, [r4, #-12]
 8006ac8:	ed12 7a01 	vldr	s14, [r2, #-4]
 8006acc:	ee76 6a41 	vsub.f32	s13, s12, s2
 8006ad0:	ee35 5a40 	vsub.f32	s10, s10, s0
 8006ad4:	ee35 6ae1 	vsub.f32	s12, s11, s3
 8006ad8:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8006adc:	ed52 5a02 	vldr	s11, [r2, #-8]
 8006ae0:	ee67 3a87 	vmul.f32	s7, s15, s14
 8006ae4:	ee66 4a87 	vmul.f32	s9, s13, s14
 8006ae8:	ee25 4a25 	vmul.f32	s8, s10, s11
 8006aec:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8006af0:	ee25 5a07 	vmul.f32	s10, s10, s14
 8006af4:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8006af8:	ee26 7a07 	vmul.f32	s14, s12, s14
 8006afc:	ee26 6a25 	vmul.f32	s12, s12, s11
 8006b00:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8006b04:	ee74 5a23 	vadd.f32	s11, s8, s7
 8006b08:	ee34 6ac6 	vsub.f32	s12, s9, s12
 8006b0c:	ee37 7a26 	vadd.f32	s14, s14, s13
 8006b10:	3310      	adds	r3, #16
 8006b12:	4563      	cmp	r3, ip
 8006b14:	ed45 5a02 	vstr	s11, [r5, #-8]
 8006b18:	f106 0610 	add.w	r6, r6, #16
 8006b1c:	ed45 7a01 	vstr	s15, [r5, #-4]
 8006b20:	f102 0210 	add.w	r2, r2, #16
 8006b24:	ed04 6a02 	vstr	s12, [r4, #-8]
 8006b28:	ed04 7a01 	vstr	s14, [r4, #-4]
 8006b2c:	f105 0510 	add.w	r5, r5, #16
 8006b30:	f104 0410 	add.w	r4, r4, #16
 8006b34:	f47f af5c 	bne.w	80069f0 <arm_cfft_radix8by2_f32+0x38>
 8006b38:	687a      	ldr	r2, [r7, #4]
 8006b3a:	b28c      	uxth	r4, r1
 8006b3c:	4621      	mov	r1, r4
 8006b3e:	2302      	movs	r3, #2
 8006b40:	f000 fc1c 	bl	800737c <arm_radix8_butterfly_f32>
 8006b44:	ecbd 8b08 	vpop	{d8-d11}
 8006b48:	4621      	mov	r1, r4
 8006b4a:	687a      	ldr	r2, [r7, #4]
 8006b4c:	4640      	mov	r0, r8
 8006b4e:	2302      	movs	r3, #2
 8006b50:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006b54:	f000 bc12 	b.w	800737c <arm_radix8_butterfly_f32>

08006b58 <arm_cfft_radix8by4_f32>:
 8006b58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b5c:	ed2d 8b0a 	vpush	{d8-d12}
 8006b60:	b08d      	sub	sp, #52	; 0x34
 8006b62:	460d      	mov	r5, r1
 8006b64:	910b      	str	r1, [sp, #44]	; 0x2c
 8006b66:	8801      	ldrh	r1, [r0, #0]
 8006b68:	6842      	ldr	r2, [r0, #4]
 8006b6a:	900a      	str	r0, [sp, #40]	; 0x28
 8006b6c:	0849      	lsrs	r1, r1, #1
 8006b6e:	008b      	lsls	r3, r1, #2
 8006b70:	18ee      	adds	r6, r5, r3
 8006b72:	18f0      	adds	r0, r6, r3
 8006b74:	edd0 5a00 	vldr	s11, [r0]
 8006b78:	edd5 7a00 	vldr	s15, [r5]
 8006b7c:	ed96 7a00 	vldr	s14, [r6]
 8006b80:	edd0 3a01 	vldr	s7, [r0, #4]
 8006b84:	ed96 4a01 	vldr	s8, [r6, #4]
 8006b88:	ed95 5a01 	vldr	s10, [r5, #4]
 8006b8c:	9008      	str	r0, [sp, #32]
 8006b8e:	ee37 6aa5 	vadd.f32	s12, s15, s11
 8006b92:	18c7      	adds	r7, r0, r3
 8006b94:	edd7 4a00 	vldr	s9, [r7]
 8006b98:	ed97 3a01 	vldr	s6, [r7, #4]
 8006b9c:	9701      	str	r7, [sp, #4]
 8006b9e:	ee77 6a06 	vadd.f32	s13, s14, s12
 8006ba2:	462c      	mov	r4, r5
 8006ba4:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8006ba8:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8006bac:	ee16 ca90 	vmov	ip, s13
 8006bb0:	f844 cb08 	str.w	ip, [r4], #8
 8006bb4:	ee75 6a23 	vadd.f32	s13, s10, s7
 8006bb8:	edd6 5a01 	vldr	s11, [r6, #4]
 8006bbc:	edd7 2a01 	vldr	s5, [r7, #4]
 8006bc0:	9404      	str	r4, [sp, #16]
 8006bc2:	ee35 5a63 	vsub.f32	s10, s10, s7
 8006bc6:	ee74 3a27 	vadd.f32	s7, s8, s15
 8006bca:	ee36 6a47 	vsub.f32	s12, s12, s14
 8006bce:	ee76 5aa5 	vadd.f32	s11, s13, s11
 8006bd2:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8006bd6:	0849      	lsrs	r1, r1, #1
 8006bd8:	f102 0e08 	add.w	lr, r2, #8
 8006bdc:	ee76 6ac4 	vsub.f32	s13, s13, s8
 8006be0:	ee77 7ac4 	vsub.f32	s15, s15, s8
 8006be4:	9109      	str	r1, [sp, #36]	; 0x24
 8006be6:	ee35 4a47 	vsub.f32	s8, s10, s14
 8006bea:	f1a1 0902 	sub.w	r9, r1, #2
 8006bee:	f8cd e00c 	str.w	lr, [sp, #12]
 8006bf2:	4631      	mov	r1, r6
 8006bf4:	ee13 ea90 	vmov	lr, s7
 8006bf8:	ee36 6a64 	vsub.f32	s12, s12, s9
 8006bfc:	ee75 5aa2 	vadd.f32	s11, s11, s5
 8006c00:	4604      	mov	r4, r0
 8006c02:	edc5 5a01 	vstr	s11, [r5, #4]
 8006c06:	ee37 7a05 	vadd.f32	s14, s14, s10
 8006c0a:	f841 eb08 	str.w	lr, [r1], #8
 8006c0e:	ee34 5a24 	vadd.f32	s10, s8, s9
 8006c12:	ee16 ea10 	vmov	lr, s12
 8006c16:	ed86 5a01 	vstr	s10, [r6, #4]
 8006c1a:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8006c1e:	f844 eb08 	str.w	lr, [r4], #8
 8006c22:	ee77 7a83 	vadd.f32	s15, s15, s6
 8006c26:	edc0 6a01 	vstr	s13, [r0, #4]
 8006c2a:	9405      	str	r4, [sp, #20]
 8006c2c:	4604      	mov	r4, r0
 8006c2e:	ee17 0a90 	vmov	r0, s15
 8006c32:	9106      	str	r1, [sp, #24]
 8006c34:	ee37 7a64 	vsub.f32	s14, s14, s9
 8006c38:	f102 0110 	add.w	r1, r2, #16
 8006c3c:	46bc      	mov	ip, r7
 8006c3e:	9100      	str	r1, [sp, #0]
 8006c40:	f847 0b08 	str.w	r0, [r7], #8
 8006c44:	f102 0118 	add.w	r1, r2, #24
 8006c48:	ea5f 0059 	movs.w	r0, r9, lsr #1
 8006c4c:	9102      	str	r1, [sp, #8]
 8006c4e:	ed8c 7a01 	vstr	s14, [ip, #4]
 8006c52:	9007      	str	r0, [sp, #28]
 8006c54:	f000 8134 	beq.w	8006ec0 <arm_cfft_radix8by4_f32+0x368>
 8006c58:	f102 0920 	add.w	r9, r2, #32
 8006c5c:	f102 0830 	add.w	r8, r2, #48	; 0x30
 8006c60:	9a01      	ldr	r2, [sp, #4]
 8006c62:	f8dd a000 	ldr.w	sl, [sp]
 8006c66:	3b0c      	subs	r3, #12
 8006c68:	4683      	mov	fp, r0
 8006c6a:	4463      	add	r3, ip
 8006c6c:	f105 0e10 	add.w	lr, r5, #16
 8006c70:	f1a4 010c 	sub.w	r1, r4, #12
 8006c74:	f104 0510 	add.w	r5, r4, #16
 8006c78:	f1a6 0c0c 	sub.w	ip, r6, #12
 8006c7c:	f1a2 040c 	sub.w	r4, r2, #12
 8006c80:	f106 0010 	add.w	r0, r6, #16
 8006c84:	3210      	adds	r2, #16
 8006c86:	ed1e 5a02 	vldr	s10, [lr, #-8]
 8006c8a:	ed55 5a02 	vldr	s11, [r5, #-8]
 8006c8e:	ed50 7a02 	vldr	s15, [r0, #-8]
 8006c92:	ed52 1a02 	vldr	s3, [r2, #-8]
 8006c96:	ed55 6a01 	vldr	s13, [r5, #-4]
 8006c9a:	ed1e 0a01 	vldr	s0, [lr, #-4]
 8006c9e:	ed12 1a01 	vldr	s2, [r2, #-4]
 8006ca2:	ed10 8a01 	vldr	s16, [r0, #-4]
 8006ca6:	ee35 4a25 	vadd.f32	s8, s10, s11
 8006caa:	ee30 6a26 	vadd.f32	s12, s0, s13
 8006cae:	ee37 7a84 	vadd.f32	s14, s15, s8
 8006cb2:	ee30 0a66 	vsub.f32	s0, s0, s13
 8006cb6:	ee37 7a21 	vadd.f32	s14, s14, s3
 8006cba:	ee75 5a65 	vsub.f32	s11, s10, s11
 8006cbe:	ed0e 7a02 	vstr	s14, [lr, #-8]
 8006cc2:	ed10 7a01 	vldr	s14, [r0, #-4]
 8006cc6:	ed52 6a01 	vldr	s13, [r2, #-4]
 8006cca:	ee36 7a07 	vadd.f32	s14, s12, s14
 8006cce:	ee78 aa25 	vadd.f32	s21, s16, s11
 8006cd2:	ee37 7a26 	vadd.f32	s14, s14, s13
 8006cd6:	ee70 3a67 	vsub.f32	s7, s0, s15
 8006cda:	ed0e 7a01 	vstr	s14, [lr, #-4]
 8006cde:	ed94 7a02 	vldr	s14, [r4, #8]
 8006ce2:	ed9c 2a02 	vldr	s4, [ip, #8]
 8006ce6:	ed91 ba02 	vldr	s22, [r1, #8]
 8006cea:	edd3 9a02 	vldr	s19, [r3, #8]
 8006cee:	edd4 2a01 	vldr	s5, [r4, #4]
 8006cf2:	ed9c 9a01 	vldr	s18, [ip, #4]
 8006cf6:	ed93 5a01 	vldr	s10, [r3, #4]
 8006cfa:	edd1 0a01 	vldr	s1, [r1, #4]
 8006cfe:	ee72 6a07 	vadd.f32	s13, s4, s14
 8006d02:	ee32 2a47 	vsub.f32	s4, s4, s14
 8006d06:	ee7b 8a26 	vadd.f32	s17, s22, s13
 8006d0a:	ee79 4a22 	vadd.f32	s9, s18, s5
 8006d0e:	ee38 7aa9 	vadd.f32	s14, s17, s19
 8006d12:	ee79 2a62 	vsub.f32	s5, s18, s5
 8006d16:	ed8c 7a02 	vstr	s14, [ip, #8]
 8006d1a:	ed91 7a01 	vldr	s14, [r1, #4]
 8006d1e:	edd3 8a01 	vldr	s17, [r3, #4]
 8006d22:	ee34 7a87 	vadd.f32	s14, s9, s14
 8006d26:	ee3b 3a69 	vsub.f32	s6, s22, s19
 8006d2a:	ee37 7a28 	vadd.f32	s14, s14, s17
 8006d2e:	ee32 9a60 	vsub.f32	s18, s4, s1
 8006d32:	ed8c 7a01 	vstr	s14, [ip, #4]
 8006d36:	ed1a 7a01 	vldr	s14, [sl, #-4]
 8006d3a:	ed1a aa02 	vldr	s20, [sl, #-8]
 8006d3e:	ee73 8a22 	vadd.f32	s17, s6, s5
 8006d42:	ee39 9a05 	vadd.f32	s18, s18, s10
 8006d46:	ee7a aac1 	vsub.f32	s21, s21, s2
 8006d4a:	ee73 3aa1 	vadd.f32	s7, s7, s3
 8006d4e:	ee2a ca8a 	vmul.f32	s24, s21, s20
 8006d52:	ee69 ba07 	vmul.f32	s23, s18, s14
 8006d56:	ee6a aa87 	vmul.f32	s21, s21, s14
 8006d5a:	ee29 9a0a 	vmul.f32	s18, s18, s20
 8006d5e:	ee63 ca87 	vmul.f32	s25, s7, s14
 8006d62:	ee63 3a8a 	vmul.f32	s7, s7, s20
 8006d66:	ee28 aa8a 	vmul.f32	s20, s17, s20
 8006d6a:	ee68 8a87 	vmul.f32	s17, s17, s14
 8006d6e:	ee73 3aea 	vsub.f32	s7, s7, s21
 8006d72:	ee78 8a89 	vadd.f32	s17, s17, s18
 8006d76:	ee3c 7a2c 	vadd.f32	s14, s24, s25
 8006d7a:	ee3b aaca 	vsub.f32	s20, s23, s20
 8006d7e:	ee34 4a67 	vsub.f32	s8, s8, s15
 8006d82:	ee76 6acb 	vsub.f32	s13, s13, s22
 8006d86:	ee36 6a48 	vsub.f32	s12, s12, s16
 8006d8a:	ee74 4ae0 	vsub.f32	s9, s9, s1
 8006d8e:	ed00 7a02 	vstr	s14, [r0, #-8]
 8006d92:	ed40 3a01 	vstr	s7, [r0, #-4]
 8006d96:	edc1 8a01 	vstr	s17, [r1, #4]
 8006d9a:	ed81 aa02 	vstr	s20, [r1, #8]
 8006d9e:	ed59 3a04 	vldr	s7, [r9, #-16]
 8006da2:	ee36 7ae9 	vsub.f32	s14, s13, s19
 8006da6:	ee74 4ac5 	vsub.f32	s9, s9, s10
 8006daa:	ed59 6a03 	vldr	s13, [r9, #-12]
 8006dae:	ee34 4a61 	vsub.f32	s8, s8, s3
 8006db2:	ee36 6a41 	vsub.f32	s12, s12, s2
 8006db6:	ee67 8a63 	vnmul.f32	s17, s14, s7
 8006dba:	ee66 9a26 	vmul.f32	s19, s12, s13
 8006dbe:	ee24 9a23 	vmul.f32	s18, s8, s7
 8006dc2:	ee26 6a23 	vmul.f32	s12, s12, s7
 8006dc6:	ee24 4a26 	vmul.f32	s8, s8, s13
 8006dca:	ee27 7a26 	vmul.f32	s14, s14, s13
 8006dce:	ee64 6aa6 	vmul.f32	s13, s9, s13
 8006dd2:	ee64 4aa3 	vmul.f32	s9, s9, s7
 8006dd6:	ee36 6a44 	vsub.f32	s12, s12, s8
 8006dda:	ee37 7a64 	vsub.f32	s14, s14, s9
 8006dde:	ee38 4ae6 	vsub.f32	s8, s17, s13
 8006de2:	ee79 3a29 	vadd.f32	s7, s18, s19
 8006de6:	ee75 6a60 	vsub.f32	s13, s10, s1
 8006dea:	ee75 5ac8 	vsub.f32	s11, s11, s16
 8006dee:	ee77 7a80 	vadd.f32	s15, s15, s0
 8006df2:	ed45 3a02 	vstr	s7, [r5, #-8]
 8006df6:	ed05 6a01 	vstr	s12, [r5, #-4]
 8006dfa:	ed84 7a01 	vstr	s14, [r4, #4]
 8006dfe:	ed84 4a02 	vstr	s8, [r4, #8]
 8006e02:	ee35 6a81 	vadd.f32	s12, s11, s2
 8006e06:	ee36 7ac2 	vsub.f32	s14, s13, s4
 8006e0a:	ed58 5a06 	vldr	s11, [r8, #-24]	; 0xffffffe8
 8006e0e:	ed58 6a05 	vldr	s13, [r8, #-20]	; 0xffffffec
 8006e12:	ee33 3a62 	vsub.f32	s6, s6, s5
 8006e16:	ee77 7ae1 	vsub.f32	s15, s15, s3
 8006e1a:	ee67 2a26 	vmul.f32	s5, s14, s13
 8006e1e:	ee67 4aa6 	vmul.f32	s9, s15, s13
 8006e22:	ee26 5a25 	vmul.f32	s10, s12, s11
 8006e26:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8006e2a:	ee26 6a26 	vmul.f32	s12, s12, s13
 8006e2e:	ee27 7a25 	vmul.f32	s14, s14, s11
 8006e32:	ee63 6a26 	vmul.f32	s13, s6, s13
 8006e36:	ee23 3a25 	vmul.f32	s6, s6, s11
 8006e3a:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8006e3e:	ee75 5a24 	vadd.f32	s11, s10, s9
 8006e42:	ee32 3ac3 	vsub.f32	s6, s5, s6
 8006e46:	ee36 7a87 	vadd.f32	s14, s13, s14
 8006e4a:	f1bb 0b01 	subs.w	fp, fp, #1
 8006e4e:	ed42 5a02 	vstr	s11, [r2, #-8]
 8006e52:	ed42 7a01 	vstr	s15, [r2, #-4]
 8006e56:	f10e 0e08 	add.w	lr, lr, #8
 8006e5a:	ed83 3a02 	vstr	s6, [r3, #8]
 8006e5e:	ed83 7a01 	vstr	s14, [r3, #4]
 8006e62:	f1ac 0c08 	sub.w	ip, ip, #8
 8006e66:	f10a 0a08 	add.w	sl, sl, #8
 8006e6a:	f100 0008 	add.w	r0, r0, #8
 8006e6e:	f1a1 0108 	sub.w	r1, r1, #8
 8006e72:	f109 0910 	add.w	r9, r9, #16
 8006e76:	f105 0508 	add.w	r5, r5, #8
 8006e7a:	f1a4 0408 	sub.w	r4, r4, #8
 8006e7e:	f108 0818 	add.w	r8, r8, #24
 8006e82:	f102 0208 	add.w	r2, r2, #8
 8006e86:	f1a3 0308 	sub.w	r3, r3, #8
 8006e8a:	f47f aefc 	bne.w	8006c86 <arm_cfft_radix8by4_f32+0x12e>
 8006e8e:	9907      	ldr	r1, [sp, #28]
 8006e90:	9800      	ldr	r0, [sp, #0]
 8006e92:	00cb      	lsls	r3, r1, #3
 8006e94:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 8006e98:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 8006e9c:	9100      	str	r1, [sp, #0]
 8006e9e:	9904      	ldr	r1, [sp, #16]
 8006ea0:	4419      	add	r1, r3
 8006ea2:	9104      	str	r1, [sp, #16]
 8006ea4:	9903      	ldr	r1, [sp, #12]
 8006ea6:	4419      	add	r1, r3
 8006ea8:	9103      	str	r1, [sp, #12]
 8006eaa:	9906      	ldr	r1, [sp, #24]
 8006eac:	4419      	add	r1, r3
 8006eae:	9106      	str	r1, [sp, #24]
 8006eb0:	9905      	ldr	r1, [sp, #20]
 8006eb2:	441f      	add	r7, r3
 8006eb4:	4419      	add	r1, r3
 8006eb6:	9b02      	ldr	r3, [sp, #8]
 8006eb8:	9105      	str	r1, [sp, #20]
 8006eba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006ebe:	9302      	str	r3, [sp, #8]
 8006ec0:	9904      	ldr	r1, [sp, #16]
 8006ec2:	9805      	ldr	r0, [sp, #20]
 8006ec4:	ed91 4a00 	vldr	s8, [r1]
 8006ec8:	edd0 6a00 	vldr	s13, [r0]
 8006ecc:	9b06      	ldr	r3, [sp, #24]
 8006ece:	ed97 3a00 	vldr	s6, [r7]
 8006ed2:	edd3 7a00 	vldr	s15, [r3]
 8006ed6:	edd0 4a01 	vldr	s9, [r0, #4]
 8006eda:	edd1 3a01 	vldr	s7, [r1, #4]
 8006ede:	ed97 2a01 	vldr	s4, [r7, #4]
 8006ee2:	ed93 7a01 	vldr	s14, [r3, #4]
 8006ee6:	9a03      	ldr	r2, [sp, #12]
 8006ee8:	f8bd 4024 	ldrh.w	r4, [sp, #36]	; 0x24
 8006eec:	ee34 6a26 	vadd.f32	s12, s8, s13
 8006ef0:	ee73 5aa4 	vadd.f32	s11, s7, s9
 8006ef4:	ee37 5a86 	vadd.f32	s10, s15, s12
 8006ef8:	ee73 3ae4 	vsub.f32	s7, s7, s9
 8006efc:	ee35 5a03 	vadd.f32	s10, s10, s6
 8006f00:	ee74 6a66 	vsub.f32	s13, s8, s13
 8006f04:	ed81 5a00 	vstr	s10, [r1]
 8006f08:	ed93 5a01 	vldr	s10, [r3, #4]
 8006f0c:	edd7 4a01 	vldr	s9, [r7, #4]
 8006f10:	ee35 5a85 	vadd.f32	s10, s11, s10
 8006f14:	ee37 4a26 	vadd.f32	s8, s14, s13
 8006f18:	ee35 5a24 	vadd.f32	s10, s10, s9
 8006f1c:	ee73 4ae7 	vsub.f32	s9, s7, s15
 8006f20:	ed81 5a01 	vstr	s10, [r1, #4]
 8006f24:	edd2 1a00 	vldr	s3, [r2]
 8006f28:	edd2 2a01 	vldr	s5, [r2, #4]
 8006f2c:	ee34 5a83 	vadd.f32	s10, s9, s6
 8006f30:	ee34 4a42 	vsub.f32	s8, s8, s4
 8006f34:	ee36 6a67 	vsub.f32	s12, s12, s15
 8006f38:	ee64 4a21 	vmul.f32	s9, s8, s3
 8006f3c:	ee24 4a22 	vmul.f32	s8, s8, s5
 8006f40:	ee65 2a22 	vmul.f32	s5, s10, s5
 8006f44:	ee25 5a21 	vmul.f32	s10, s10, s3
 8006f48:	ee74 2aa2 	vadd.f32	s5, s9, s5
 8006f4c:	ee35 5a44 	vsub.f32	s10, s10, s8
 8006f50:	edc3 2a00 	vstr	s5, [r3]
 8006f54:	ed83 5a01 	vstr	s10, [r3, #4]
 8006f58:	ee75 5ac7 	vsub.f32	s11, s11, s14
 8006f5c:	9b00      	ldr	r3, [sp, #0]
 8006f5e:	ee36 6a43 	vsub.f32	s12, s12, s6
 8006f62:	ed93 4a01 	vldr	s8, [r3, #4]
 8006f66:	ed93 5a00 	vldr	s10, [r3]
 8006f6a:	9b02      	ldr	r3, [sp, #8]
 8006f6c:	ee75 5ac2 	vsub.f32	s11, s11, s4
 8006f70:	ee66 4a05 	vmul.f32	s9, s12, s10
 8006f74:	ee25 5a85 	vmul.f32	s10, s11, s10
 8006f78:	ee26 6a04 	vmul.f32	s12, s12, s8
 8006f7c:	ee65 5a84 	vmul.f32	s11, s11, s8
 8006f80:	ee35 6a46 	vsub.f32	s12, s10, s12
 8006f84:	ee74 5aa5 	vadd.f32	s11, s9, s11
 8006f88:	ee77 7aa3 	vadd.f32	s15, s15, s7
 8006f8c:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8006f90:	ed80 6a01 	vstr	s12, [r0, #4]
 8006f94:	edc0 5a00 	vstr	s11, [r0]
 8006f98:	edd3 5a01 	vldr	s11, [r3, #4]
 8006f9c:	edd3 6a00 	vldr	s13, [r3]
 8006fa0:	ee37 7a02 	vadd.f32	s14, s14, s4
 8006fa4:	ee77 7ac3 	vsub.f32	s15, s15, s6
 8006fa8:	ee27 6a26 	vmul.f32	s12, s14, s13
 8006fac:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8006fb0:	ee27 7a25 	vmul.f32	s14, s14, s11
 8006fb4:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8006fb8:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8006fbc:	ee76 7a27 	vadd.f32	s15, s12, s15
 8006fc0:	ed87 7a01 	vstr	s14, [r7, #4]
 8006fc4:	edc7 7a00 	vstr	s15, [r7]
 8006fc8:	e9dd 500a 	ldrd	r5, r0, [sp, #40]	; 0x28
 8006fcc:	4621      	mov	r1, r4
 8006fce:	686a      	ldr	r2, [r5, #4]
 8006fd0:	2304      	movs	r3, #4
 8006fd2:	f000 f9d3 	bl	800737c <arm_radix8_butterfly_f32>
 8006fd6:	4630      	mov	r0, r6
 8006fd8:	4621      	mov	r1, r4
 8006fda:	686a      	ldr	r2, [r5, #4]
 8006fdc:	2304      	movs	r3, #4
 8006fde:	f000 f9cd 	bl	800737c <arm_radix8_butterfly_f32>
 8006fe2:	9808      	ldr	r0, [sp, #32]
 8006fe4:	686a      	ldr	r2, [r5, #4]
 8006fe6:	4621      	mov	r1, r4
 8006fe8:	2304      	movs	r3, #4
 8006fea:	f000 f9c7 	bl	800737c <arm_radix8_butterfly_f32>
 8006fee:	686a      	ldr	r2, [r5, #4]
 8006ff0:	9801      	ldr	r0, [sp, #4]
 8006ff2:	4621      	mov	r1, r4
 8006ff4:	2304      	movs	r3, #4
 8006ff6:	b00d      	add	sp, #52	; 0x34
 8006ff8:	ecbd 8b0a 	vpop	{d8-d12}
 8006ffc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007000:	f000 b9bc 	b.w	800737c <arm_radix8_butterfly_f32>

08007004 <arm_cfft_f32>:
 8007004:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007008:	2a01      	cmp	r2, #1
 800700a:	4606      	mov	r6, r0
 800700c:	4617      	mov	r7, r2
 800700e:	460c      	mov	r4, r1
 8007010:	4698      	mov	r8, r3
 8007012:	8805      	ldrh	r5, [r0, #0]
 8007014:	d056      	beq.n	80070c4 <arm_cfft_f32+0xc0>
 8007016:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800701a:	d063      	beq.n	80070e4 <arm_cfft_f32+0xe0>
 800701c:	d916      	bls.n	800704c <arm_cfft_f32+0x48>
 800701e:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8007022:	d01a      	beq.n	800705a <arm_cfft_f32+0x56>
 8007024:	d947      	bls.n	80070b6 <arm_cfft_f32+0xb2>
 8007026:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 800702a:	d05b      	beq.n	80070e4 <arm_cfft_f32+0xe0>
 800702c:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 8007030:	d105      	bne.n	800703e <arm_cfft_f32+0x3a>
 8007032:	2301      	movs	r3, #1
 8007034:	6872      	ldr	r2, [r6, #4]
 8007036:	4629      	mov	r1, r5
 8007038:	4620      	mov	r0, r4
 800703a:	f000 f99f 	bl	800737c <arm_radix8_butterfly_f32>
 800703e:	f1b8 0f00 	cmp.w	r8, #0
 8007042:	d111      	bne.n	8007068 <arm_cfft_f32+0x64>
 8007044:	2f01      	cmp	r7, #1
 8007046:	d016      	beq.n	8007076 <arm_cfft_f32+0x72>
 8007048:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800704c:	2d20      	cmp	r5, #32
 800704e:	d049      	beq.n	80070e4 <arm_cfft_f32+0xe0>
 8007050:	d935      	bls.n	80070be <arm_cfft_f32+0xba>
 8007052:	2d40      	cmp	r5, #64	; 0x40
 8007054:	d0ed      	beq.n	8007032 <arm_cfft_f32+0x2e>
 8007056:	2d80      	cmp	r5, #128	; 0x80
 8007058:	d1f1      	bne.n	800703e <arm_cfft_f32+0x3a>
 800705a:	4621      	mov	r1, r4
 800705c:	4630      	mov	r0, r6
 800705e:	f7ff fcab 	bl	80069b8 <arm_cfft_radix8by2_f32>
 8007062:	f1b8 0f00 	cmp.w	r8, #0
 8007066:	d0ed      	beq.n	8007044 <arm_cfft_f32+0x40>
 8007068:	68b2      	ldr	r2, [r6, #8]
 800706a:	89b1      	ldrh	r1, [r6, #12]
 800706c:	4620      	mov	r0, r4
 800706e:	f000 f841 	bl	80070f4 <arm_bitreversal_32>
 8007072:	2f01      	cmp	r7, #1
 8007074:	d1e8      	bne.n	8007048 <arm_cfft_f32+0x44>
 8007076:	ee07 5a90 	vmov	s15, r5
 800707a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800707e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007082:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8007086:	2d00      	cmp	r5, #0
 8007088:	d0de      	beq.n	8007048 <arm_cfft_f32+0x44>
 800708a:	f104 0108 	add.w	r1, r4, #8
 800708e:	2300      	movs	r3, #0
 8007090:	3301      	adds	r3, #1
 8007092:	429d      	cmp	r5, r3
 8007094:	f101 0108 	add.w	r1, r1, #8
 8007098:	ed11 7a04 	vldr	s14, [r1, #-16]
 800709c:	ed51 7a03 	vldr	s15, [r1, #-12]
 80070a0:	ee27 7a26 	vmul.f32	s14, s14, s13
 80070a4:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80070a8:	ed01 7a04 	vstr	s14, [r1, #-16]
 80070ac:	ed41 7a03 	vstr	s15, [r1, #-12]
 80070b0:	d1ee      	bne.n	8007090 <arm_cfft_f32+0x8c>
 80070b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80070b6:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 80070ba:	d0ba      	beq.n	8007032 <arm_cfft_f32+0x2e>
 80070bc:	e7bf      	b.n	800703e <arm_cfft_f32+0x3a>
 80070be:	2d10      	cmp	r5, #16
 80070c0:	d0cb      	beq.n	800705a <arm_cfft_f32+0x56>
 80070c2:	e7bc      	b.n	800703e <arm_cfft_f32+0x3a>
 80070c4:	b19d      	cbz	r5, 80070ee <arm_cfft_f32+0xea>
 80070c6:	f101 030c 	add.w	r3, r1, #12
 80070ca:	2200      	movs	r2, #0
 80070cc:	ed53 7a02 	vldr	s15, [r3, #-8]
 80070d0:	3201      	adds	r2, #1
 80070d2:	eef1 7a67 	vneg.f32	s15, s15
 80070d6:	4295      	cmp	r5, r2
 80070d8:	ed43 7a02 	vstr	s15, [r3, #-8]
 80070dc:	f103 0308 	add.w	r3, r3, #8
 80070e0:	d1f4      	bne.n	80070cc <arm_cfft_f32+0xc8>
 80070e2:	e798      	b.n	8007016 <arm_cfft_f32+0x12>
 80070e4:	4621      	mov	r1, r4
 80070e6:	4630      	mov	r0, r6
 80070e8:	f7ff fd36 	bl	8006b58 <arm_cfft_radix8by4_f32>
 80070ec:	e7a7      	b.n	800703e <arm_cfft_f32+0x3a>
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d0aa      	beq.n	8007048 <arm_cfft_f32+0x44>
 80070f2:	e7b9      	b.n	8007068 <arm_cfft_f32+0x64>

080070f4 <arm_bitreversal_32>:
 80070f4:	b1e9      	cbz	r1, 8007132 <arm_bitreversal_32+0x3e>
 80070f6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80070f8:	2500      	movs	r5, #0
 80070fa:	f102 0e02 	add.w	lr, r2, #2
 80070fe:	f83e 4015 	ldrh.w	r4, [lr, r5, lsl #1]
 8007102:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 8007106:	08a4      	lsrs	r4, r4, #2
 8007108:	089b      	lsrs	r3, r3, #2
 800710a:	f850 6024 	ldr.w	r6, [r0, r4, lsl #2]
 800710e:	f850 c023 	ldr.w	ip, [r0, r3, lsl #2]
 8007112:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 8007116:	00a6      	lsls	r6, r4, #2
 8007118:	009b      	lsls	r3, r3, #2
 800711a:	f840 c024 	str.w	ip, [r0, r4, lsl #2]
 800711e:	3304      	adds	r3, #4
 8007120:	1d34      	adds	r4, r6, #4
 8007122:	3502      	adds	r5, #2
 8007124:	58c6      	ldr	r6, [r0, r3]
 8007126:	5907      	ldr	r7, [r0, r4]
 8007128:	50c7      	str	r7, [r0, r3]
 800712a:	428d      	cmp	r5, r1
 800712c:	5106      	str	r6, [r0, r4]
 800712e:	d3e6      	bcc.n	80070fe <arm_bitreversal_32+0xa>
 8007130:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007132:	4770      	bx	lr

08007134 <arm_cmplx_mag_f32>:
 8007134:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007138:	ed2d 8b02 	vpush	{d8}
 800713c:	0897      	lsrs	r7, r2, #2
 800713e:	b084      	sub	sp, #16
 8007140:	d077      	beq.n	8007232 <arm_cmplx_mag_f32+0xfe>
 8007142:	f04f 0800 	mov.w	r8, #0
 8007146:	f100 0420 	add.w	r4, r0, #32
 800714a:	f101 0510 	add.w	r5, r1, #16
 800714e:	463e      	mov	r6, r7
 8007150:	ed14 0a08 	vldr	s0, [r4, #-32]	; 0xffffffe0
 8007154:	ed54 7a07 	vldr	s15, [r4, #-28]	; 0xffffffe4
 8007158:	ee20 0a00 	vmul.f32	s0, s0, s0
 800715c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8007160:	ee30 0a27 	vadd.f32	s0, s0, s15
 8007164:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8007168:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800716c:	f2c0 80c5 	blt.w	80072fa <arm_cmplx_mag_f32+0x1c6>
 8007170:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8007174:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007178:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800717c:	f100 80cb 	bmi.w	8007316 <arm_cmplx_mag_f32+0x1e2>
 8007180:	ed05 8a04 	vstr	s16, [r5, #-16]
 8007184:	ed14 0a06 	vldr	s0, [r4, #-24]	; 0xffffffe8
 8007188:	ed54 7a05 	vldr	s15, [r4, #-20]	; 0xffffffec
 800718c:	ee20 0a00 	vmul.f32	s0, s0, s0
 8007190:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8007194:	ee30 0a27 	vadd.f32	s0, s0, s15
 8007198:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800719c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80071a0:	f2c0 80a8 	blt.w	80072f4 <arm_cmplx_mag_f32+0x1c0>
 80071a4:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80071a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80071ac:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80071b0:	f100 80a8 	bmi.w	8007304 <arm_cmplx_mag_f32+0x1d0>
 80071b4:	ed05 8a03 	vstr	s16, [r5, #-12]
 80071b8:	ed14 0a04 	vldr	s0, [r4, #-16]
 80071bc:	ed54 7a03 	vldr	s15, [r4, #-12]
 80071c0:	ee20 0a00 	vmul.f32	s0, s0, s0
 80071c4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80071c8:	ee30 0a27 	vadd.f32	s0, s0, s15
 80071cc:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80071d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80071d4:	f2c0 808b 	blt.w	80072ee <arm_cmplx_mag_f32+0x1ba>
 80071d8:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80071dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80071e0:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80071e4:	f100 80a9 	bmi.w	800733a <arm_cmplx_mag_f32+0x206>
 80071e8:	ed05 8a02 	vstr	s16, [r5, #-8]
 80071ec:	ed14 0a02 	vldr	s0, [r4, #-8]
 80071f0:	ed54 7a01 	vldr	s15, [r4, #-4]
 80071f4:	ee20 0a00 	vmul.f32	s0, s0, s0
 80071f8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80071fc:	ee30 0a27 	vadd.f32	s0, s0, s15
 8007200:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8007204:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007208:	db6e      	blt.n	80072e8 <arm_cmplx_mag_f32+0x1b4>
 800720a:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800720e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007212:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8007216:	f100 8087 	bmi.w	8007328 <arm_cmplx_mag_f32+0x1f4>
 800721a:	ed05 8a01 	vstr	s16, [r5, #-4]
 800721e:	3e01      	subs	r6, #1
 8007220:	f104 0420 	add.w	r4, r4, #32
 8007224:	f105 0510 	add.w	r5, r5, #16
 8007228:	d192      	bne.n	8007150 <arm_cmplx_mag_f32+0x1c>
 800722a:	eb00 1047 	add.w	r0, r0, r7, lsl #5
 800722e:	eb01 1107 	add.w	r1, r1, r7, lsl #4
 8007232:	f012 0203 	ands.w	r2, r2, #3
 8007236:	d052      	beq.n	80072de <arm_cmplx_mag_f32+0x1aa>
 8007238:	ed90 0a00 	vldr	s0, [r0]
 800723c:	edd0 7a01 	vldr	s15, [r0, #4]
 8007240:	ee20 0a00 	vmul.f32	s0, s0, s0
 8007244:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8007248:	2300      	movs	r3, #0
 800724a:	ee37 0a80 	vadd.f32	s0, s15, s0
 800724e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8007252:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007256:	bfb8      	it	lt
 8007258:	600b      	strlt	r3, [r1, #0]
 800725a:	db08      	blt.n	800726e <arm_cmplx_mag_f32+0x13a>
 800725c:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8007260:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007264:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8007268:	d479      	bmi.n	800735e <arm_cmplx_mag_f32+0x22a>
 800726a:	ed81 8a00 	vstr	s16, [r1]
 800726e:	3a01      	subs	r2, #1
 8007270:	d035      	beq.n	80072de <arm_cmplx_mag_f32+0x1aa>
 8007272:	ed90 0a02 	vldr	s0, [r0, #8]
 8007276:	edd0 7a03 	vldr	s15, [r0, #12]
 800727a:	ee20 0a00 	vmul.f32	s0, s0, s0
 800727e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8007282:	2300      	movs	r3, #0
 8007284:	ee37 0a80 	vadd.f32	s0, s15, s0
 8007288:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800728c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007290:	bfb8      	it	lt
 8007292:	604b      	strlt	r3, [r1, #4]
 8007294:	db08      	blt.n	80072a8 <arm_cmplx_mag_f32+0x174>
 8007296:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800729a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800729e:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80072a2:	d453      	bmi.n	800734c <arm_cmplx_mag_f32+0x218>
 80072a4:	ed81 8a01 	vstr	s16, [r1, #4]
 80072a8:	2a01      	cmp	r2, #1
 80072aa:	d018      	beq.n	80072de <arm_cmplx_mag_f32+0x1aa>
 80072ac:	ed90 0a04 	vldr	s0, [r0, #16]
 80072b0:	edd0 7a05 	vldr	s15, [r0, #20]
 80072b4:	ee20 0a00 	vmul.f32	s0, s0, s0
 80072b8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80072bc:	2300      	movs	r3, #0
 80072be:	ee30 0a27 	vadd.f32	s0, s0, s15
 80072c2:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80072c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80072ca:	db19      	blt.n	8007300 <arm_cmplx_mag_f32+0x1cc>
 80072cc:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80072d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80072d4:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80072d8:	d44a      	bmi.n	8007370 <arm_cmplx_mag_f32+0x23c>
 80072da:	ed81 8a02 	vstr	s16, [r1, #8]
 80072de:	b004      	add	sp, #16
 80072e0:	ecbd 8b02 	vpop	{d8}
 80072e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80072e8:	f845 8c04 	str.w	r8, [r5, #-4]
 80072ec:	e797      	b.n	800721e <arm_cmplx_mag_f32+0xea>
 80072ee:	f845 8c08 	str.w	r8, [r5, #-8]
 80072f2:	e77b      	b.n	80071ec <arm_cmplx_mag_f32+0xb8>
 80072f4:	f845 8c0c 	str.w	r8, [r5, #-12]
 80072f8:	e75e      	b.n	80071b8 <arm_cmplx_mag_f32+0x84>
 80072fa:	f845 8c10 	str.w	r8, [r5, #-16]
 80072fe:	e741      	b.n	8007184 <arm_cmplx_mag_f32+0x50>
 8007300:	608b      	str	r3, [r1, #8]
 8007302:	e7ec      	b.n	80072de <arm_cmplx_mag_f32+0x1aa>
 8007304:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8007308:	9001      	str	r0, [sp, #4]
 800730a:	f004 ffb1 	bl	800c270 <sqrtf>
 800730e:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8007312:	9801      	ldr	r0, [sp, #4]
 8007314:	e74e      	b.n	80071b4 <arm_cmplx_mag_f32+0x80>
 8007316:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800731a:	9001      	str	r0, [sp, #4]
 800731c:	f004 ffa8 	bl	800c270 <sqrtf>
 8007320:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8007324:	9801      	ldr	r0, [sp, #4]
 8007326:	e72b      	b.n	8007180 <arm_cmplx_mag_f32+0x4c>
 8007328:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800732c:	9001      	str	r0, [sp, #4]
 800732e:	f004 ff9f 	bl	800c270 <sqrtf>
 8007332:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8007336:	9801      	ldr	r0, [sp, #4]
 8007338:	e76f      	b.n	800721a <arm_cmplx_mag_f32+0xe6>
 800733a:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800733e:	9001      	str	r0, [sp, #4]
 8007340:	f004 ff96 	bl	800c270 <sqrtf>
 8007344:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8007348:	9801      	ldr	r0, [sp, #4]
 800734a:	e74d      	b.n	80071e8 <arm_cmplx_mag_f32+0xb4>
 800734c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007350:	9201      	str	r2, [sp, #4]
 8007352:	f004 ff8d 	bl	800c270 <sqrtf>
 8007356:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 800735a:	9903      	ldr	r1, [sp, #12]
 800735c:	e7a2      	b.n	80072a4 <arm_cmplx_mag_f32+0x170>
 800735e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007362:	9201      	str	r2, [sp, #4]
 8007364:	f004 ff84 	bl	800c270 <sqrtf>
 8007368:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 800736c:	9903      	ldr	r1, [sp, #12]
 800736e:	e77c      	b.n	800726a <arm_cmplx_mag_f32+0x136>
 8007370:	9101      	str	r1, [sp, #4]
 8007372:	f004 ff7d 	bl	800c270 <sqrtf>
 8007376:	9901      	ldr	r1, [sp, #4]
 8007378:	e7af      	b.n	80072da <arm_cmplx_mag_f32+0x1a6>
 800737a:	bf00      	nop

0800737c <arm_radix8_butterfly_f32>:
 800737c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007380:	ed2d 8b10 	vpush	{d8-d15}
 8007384:	b095      	sub	sp, #84	; 0x54
 8007386:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
 800738a:	4603      	mov	r3, r0
 800738c:	3304      	adds	r3, #4
 800738e:	ed9f bab9 	vldr	s22, [pc, #740]	; 8007674 <arm_radix8_butterfly_f32+0x2f8>
 8007392:	9012      	str	r0, [sp, #72]	; 0x48
 8007394:	468b      	mov	fp, r1
 8007396:	9313      	str	r3, [sp, #76]	; 0x4c
 8007398:	4689      	mov	r9, r1
 800739a:	ea4f 06db 	mov.w	r6, fp, lsr #3
 800739e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80073a0:	960f      	str	r6, [sp, #60]	; 0x3c
 80073a2:	ea4f 1846 	mov.w	r8, r6, lsl #5
 80073a6:	ea4f 0ec6 	mov.w	lr, r6, lsl #3
 80073aa:	eb03 0508 	add.w	r5, r3, r8
 80073ae:	ea4f 0a86 	mov.w	sl, r6, lsl #2
 80073b2:	eb05 040e 	add.w	r4, r5, lr
 80073b6:	0137      	lsls	r7, r6, #4
 80073b8:	eba6 030a 	sub.w	r3, r6, sl
 80073bc:	eb04 000e 	add.w	r0, r4, lr
 80073c0:	44b2      	add	sl, r6
 80073c2:	1d3a      	adds	r2, r7, #4
 80073c4:	9702      	str	r7, [sp, #8]
 80073c6:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 80073ca:	ea4f 07ca 	mov.w	r7, sl, lsl #3
 80073ce:	ebae 0c06 	sub.w	ip, lr, r6
 80073d2:	9703      	str	r7, [sp, #12]
 80073d4:	eb03 0708 	add.w	r7, r3, r8
 80073d8:	9701      	str	r7, [sp, #4]
 80073da:	ea4f 07cc 	mov.w	r7, ip, lsl #3
 80073de:	9706      	str	r7, [sp, #24]
 80073e0:	9f12      	ldr	r7, [sp, #72]	; 0x48
 80073e2:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 80073e6:	f10e 0104 	add.w	r1, lr, #4
 80073ea:	4439      	add	r1, r7
 80073ec:	443a      	add	r2, r7
 80073ee:	0137      	lsls	r7, r6, #4
 80073f0:	00f6      	lsls	r6, r6, #3
 80073f2:	9704      	str	r7, [sp, #16]
 80073f4:	9605      	str	r6, [sp, #20]
 80073f6:	9f01      	ldr	r7, [sp, #4]
 80073f8:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 80073fa:	ea4f 0acb 	mov.w	sl, fp, lsl #3
 80073fe:	f04f 0c00 	mov.w	ip, #0
 8007402:	edd4 6a00 	vldr	s13, [r4]
 8007406:	edd7 1a00 	vldr	s3, [r7]
 800740a:	ed16 aa01 	vldr	s20, [r6, #-4]
 800740e:	edd5 5a00 	vldr	s11, [r5]
 8007412:	ed52 9a01 	vldr	s19, [r2, #-4]
 8007416:	ed90 6a00 	vldr	s12, [r0]
 800741a:	ed51 7a01 	vldr	s15, [r1, #-4]
 800741e:	ed93 3a00 	vldr	s6, [r3]
 8007422:	ee39 0a86 	vadd.f32	s0, s19, s12
 8007426:	ee33 2a21 	vadd.f32	s4, s6, s3
 800742a:	ee37 5aa6 	vadd.f32	s10, s15, s13
 800742e:	ee7a 4a25 	vadd.f32	s9, s20, s11
 8007432:	ee35 7a02 	vadd.f32	s14, s10, s4
 8007436:	ee34 4a80 	vadd.f32	s8, s9, s0
 800743a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800743e:	ee74 6a07 	vadd.f32	s13, s8, s14
 8007442:	ee34 4a47 	vsub.f32	s8, s8, s14
 8007446:	ed46 6a01 	vstr	s13, [r6, #-4]
 800744a:	ed85 4a00 	vstr	s8, [r5]
 800744e:	edd1 6a00 	vldr	s13, [r1]
 8007452:	ed94 9a01 	vldr	s18, [r4, #4]
 8007456:	edd3 2a01 	vldr	s5, [r3, #4]
 800745a:	edd7 8a01 	vldr	s17, [r7, #4]
 800745e:	edd6 0a00 	vldr	s1, [r6]
 8007462:	edd5 3a01 	vldr	s7, [r5, #4]
 8007466:	ed90 8a01 	vldr	s16, [r0, #4]
 800746a:	ed92 7a00 	vldr	s14, [r2]
 800746e:	ee33 3a61 	vsub.f32	s6, s6, s3
 8007472:	ee36 4ac9 	vsub.f32	s8, s13, s18
 8007476:	ee72 aae8 	vsub.f32	s21, s5, s17
 800747a:	ee77 1ac3 	vsub.f32	s3, s15, s6
 800747e:	ee34 1a2a 	vadd.f32	s2, s8, s21
 8007482:	ee77 7a83 	vadd.f32	s15, s15, s6
 8007486:	ee34 4a6a 	vsub.f32	s8, s8, s21
 800748a:	ee30 3aa3 	vadd.f32	s6, s1, s7
 800748e:	ee39 6ac6 	vsub.f32	s12, s19, s12
 8007492:	ee70 3ae3 	vsub.f32	s7, s1, s7
 8007496:	ee72 2aa8 	vadd.f32	s5, s5, s17
 800749a:	ee77 0a08 	vadd.f32	s1, s14, s16
 800749e:	ee21 1a0b 	vmul.f32	s2, s2, s22
 80074a2:	ee37 7a48 	vsub.f32	s14, s14, s16
 80074a6:	ee61 1a8b 	vmul.f32	s3, s3, s22
 80074aa:	ee7a 5a65 	vsub.f32	s11, s20, s11
 80074ae:	ee76 6a89 	vadd.f32	s13, s13, s18
 80074b2:	ee24 4a0b 	vmul.f32	s8, s8, s22
 80074b6:	ee67 7a8b 	vmul.f32	s15, s15, s22
 80074ba:	ee74 4ac0 	vsub.f32	s9, s9, s0
 80074be:	ee35 5a42 	vsub.f32	s10, s10, s4
 80074c2:	ee36 0aa2 	vadd.f32	s0, s13, s5
 80074c6:	ee33 2a20 	vadd.f32	s4, s6, s1
 80074ca:	ee76 6ae2 	vsub.f32	s13, s13, s5
 80074ce:	ee33 3a60 	vsub.f32	s6, s6, s1
 80074d2:	ee75 2aa1 	vadd.f32	s5, s11, s3
 80074d6:	ee77 0a01 	vadd.f32	s1, s14, s2
 80074da:	ee75 5ae1 	vsub.f32	s11, s11, s3
 80074de:	ee37 7a41 	vsub.f32	s14, s14, s2
 80074e2:	ee73 1a84 	vadd.f32	s3, s7, s8
 80074e6:	ee33 4ac4 	vsub.f32	s8, s7, s8
 80074ea:	ee76 3a27 	vadd.f32	s7, s12, s15
 80074ee:	ee76 7a67 	vsub.f32	s15, s12, s15
 80074f2:	ee32 8a00 	vadd.f32	s16, s4, s0
 80074f6:	ee33 1a45 	vsub.f32	s2, s6, s10
 80074fa:	ee32 2a40 	vsub.f32	s4, s4, s0
 80074fe:	ee35 5a03 	vadd.f32	s10, s10, s6
 8007502:	ee34 0aa6 	vadd.f32	s0, s9, s13
 8007506:	ee32 3aa0 	vadd.f32	s6, s5, s1
 800750a:	ee74 6ae6 	vsub.f32	s13, s9, s13
 800750e:	ee34 6a67 	vsub.f32	s12, s8, s15
 8007512:	ee75 4a87 	vadd.f32	s9, s11, s14
 8007516:	ee72 2ae0 	vsub.f32	s5, s5, s1
 800751a:	ee35 7ac7 	vsub.f32	s14, s11, s14
 800751e:	ee77 7a84 	vadd.f32	s15, s15, s8
 8007522:	ee71 5ae3 	vsub.f32	s11, s3, s7
 8007526:	44dc      	add	ip, fp
 8007528:	ee73 3aa1 	vadd.f32	s7, s7, s3
 800752c:	45e1      	cmp	r9, ip
 800752e:	ed86 8a00 	vstr	s16, [r6]
 8007532:	ed85 2a01 	vstr	s4, [r5, #4]
 8007536:	4456      	add	r6, sl
 8007538:	ed02 0a01 	vstr	s0, [r2, #-4]
 800753c:	4455      	add	r5, sl
 800753e:	edc0 6a00 	vstr	s13, [r0]
 8007542:	ed82 1a00 	vstr	s2, [r2]
 8007546:	ed80 5a01 	vstr	s10, [r0, #4]
 800754a:	4452      	add	r2, sl
 800754c:	ed01 3a01 	vstr	s6, [r1, #-4]
 8007550:	4450      	add	r0, sl
 8007552:	edc7 2a00 	vstr	s5, [r7]
 8007556:	edc4 4a00 	vstr	s9, [r4]
 800755a:	ed83 7a00 	vstr	s14, [r3]
 800755e:	edc1 5a00 	vstr	s11, [r1]
 8007562:	edc7 3a01 	vstr	s7, [r7, #4]
 8007566:	4451      	add	r1, sl
 8007568:	ed84 6a01 	vstr	s12, [r4, #4]
 800756c:	4457      	add	r7, sl
 800756e:	edc3 7a01 	vstr	s15, [r3, #4]
 8007572:	4454      	add	r4, sl
 8007574:	4453      	add	r3, sl
 8007576:	f63f af44 	bhi.w	8007402 <arm_radix8_butterfly_f32+0x86>
 800757a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800757c:	2b07      	cmp	r3, #7
 800757e:	f240 81b7 	bls.w	80078f0 <arm_radix8_butterfly_f32+0x574>
 8007582:	9b06      	ldr	r3, [sp, #24]
 8007584:	9903      	ldr	r1, [sp, #12]
 8007586:	9812      	ldr	r0, [sp, #72]	; 0x48
 8007588:	9e05      	ldr	r6, [sp, #20]
 800758a:	9a04      	ldr	r2, [sp, #16]
 800758c:	f103 0c08 	add.w	ip, r3, #8
 8007590:	9b02      	ldr	r3, [sp, #8]
 8007592:	3108      	adds	r1, #8
 8007594:	f108 0808 	add.w	r8, r8, #8
 8007598:	1841      	adds	r1, r0, r1
 800759a:	3608      	adds	r6, #8
 800759c:	330c      	adds	r3, #12
 800759e:	4604      	mov	r4, r0
 80075a0:	4444      	add	r4, r8
 80075a2:	18c3      	adds	r3, r0, r3
 80075a4:	9109      	str	r1, [sp, #36]	; 0x24
 80075a6:	1981      	adds	r1, r0, r6
 80075a8:	f10e 0e08 	add.w	lr, lr, #8
 80075ac:	3208      	adds	r2, #8
 80075ae:	940b      	str	r4, [sp, #44]	; 0x2c
 80075b0:	9107      	str	r1, [sp, #28]
 80075b2:	4604      	mov	r4, r0
 80075b4:	4601      	mov	r1, r0
 80075b6:	9304      	str	r3, [sp, #16]
 80075b8:	f100 030c 	add.w	r3, r0, #12
 80075bc:	4474      	add	r4, lr
 80075be:	f04f 0801 	mov.w	r8, #1
 80075c2:	1882      	adds	r2, r0, r2
 80075c4:	4461      	add	r1, ip
 80075c6:	9305      	str	r3, [sp, #20]
 80075c8:	464b      	mov	r3, r9
 80075ca:	940a      	str	r4, [sp, #40]	; 0x28
 80075cc:	46c1      	mov	r9, r8
 80075ce:	9208      	str	r2, [sp, #32]
 80075d0:	46d8      	mov	r8, fp
 80075d2:	9106      	str	r1, [sp, #24]
 80075d4:	f04f 0e00 	mov.w	lr, #0
 80075d8:	469b      	mov	fp, r3
 80075da:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80075dc:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80075de:	449e      	add	lr, r3
 80075e0:	ea4f 03ce 	mov.w	r3, lr, lsl #3
 80075e4:	441a      	add	r2, r3
 80075e6:	920e      	str	r2, [sp, #56]	; 0x38
 80075e8:	441a      	add	r2, r3
 80075ea:	18d4      	adds	r4, r2, r3
 80075ec:	18e5      	adds	r5, r4, r3
 80075ee:	18ee      	adds	r6, r5, r3
 80075f0:	18f7      	adds	r7, r6, r3
 80075f2:	eb07 0c03 	add.w	ip, r7, r3
 80075f6:	920d      	str	r2, [sp, #52]	; 0x34
 80075f8:	ebae 028e 	sub.w	r2, lr, lr, lsl #2
 80075fc:	eb0c 1102 	add.w	r1, ip, r2, lsl #4
 8007600:	910c      	str	r1, [sp, #48]	; 0x30
 8007602:	4419      	add	r1, r3
 8007604:	9103      	str	r1, [sp, #12]
 8007606:	4419      	add	r1, r3
 8007608:	18ca      	adds	r2, r1, r3
 800760a:	9202      	str	r2, [sp, #8]
 800760c:	441a      	add	r2, r3
 800760e:	18d0      	adds	r0, r2, r3
 8007610:	ed92 ea01 	vldr	s28, [r2, #4]
 8007614:	9a02      	ldr	r2, [sp, #8]
 8007616:	edd4 7a00 	vldr	s15, [r4]
 800761a:	edd2 da01 	vldr	s27, [r2, #4]
 800761e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007620:	ed91 da01 	vldr	s26, [r1, #4]
 8007624:	ed92 ca01 	vldr	s24, [r2, #4]
 8007628:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800762a:	9903      	ldr	r1, [sp, #12]
 800762c:	edcd 7a03 	vstr	s15, [sp, #12]
 8007630:	edd2 7a00 	vldr	s15, [r2]
 8007634:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007636:	edcd 7a02 	vstr	s15, [sp, #8]
 800763a:	edd2 7a00 	vldr	s15, [r2]
 800763e:	edd0 ea01 	vldr	s29, [r0, #4]
 8007642:	edd1 ca01 	vldr	s25, [r1, #4]
 8007646:	eddc ba00 	vldr	s23, [ip]
 800764a:	edd7 aa00 	vldr	s21, [r7]
 800764e:	ed96 aa00 	vldr	s20, [r6]
 8007652:	edd5 9a00 	vldr	s19, [r5]
 8007656:	edcd 7a01 	vstr	s15, [sp, #4]
 800765a:	4403      	add	r3, r0
 800765c:	ed93 fa01 	vldr	s30, [r3, #4]
 8007660:	e9dd 7604 	ldrd	r7, r6, [sp, #16]
 8007664:	e9dd 5406 	ldrd	r5, r4, [sp, #24]
 8007668:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800766c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007670:	46cc      	mov	ip, r9
 8007672:	e001      	b.n	8007678 <arm_radix8_butterfly_f32+0x2fc>
 8007674:	3f3504f3 	.word	0x3f3504f3
 8007678:	ed91 6a00 	vldr	s12, [r1]
 800767c:	ed93 5a00 	vldr	s10, [r3]
 8007680:	edd0 fa00 	vldr	s31, [r0]
 8007684:	edd4 7a00 	vldr	s15, [r4]
 8007688:	ed95 7a00 	vldr	s14, [r5]
 800768c:	ed56 3a01 	vldr	s7, [r6, #-4]
 8007690:	ed17 3a01 	vldr	s6, [r7, #-4]
 8007694:	ed92 2a00 	vldr	s4, [r2]
 8007698:	ed96 0a00 	vldr	s0, [r6]
 800769c:	ee33 8a85 	vadd.f32	s16, s7, s10
 80076a0:	ee32 1a06 	vadd.f32	s2, s4, s12
 80076a4:	ee33 4a2f 	vadd.f32	s8, s6, s31
 80076a8:	ee77 4a87 	vadd.f32	s9, s15, s14
 80076ac:	ee78 1a04 	vadd.f32	s3, s16, s8
 80076b0:	ee71 6a24 	vadd.f32	s13, s2, s9
 80076b4:	ee32 2a46 	vsub.f32	s4, s4, s12
 80076b8:	ee31 6aa6 	vadd.f32	s12, s3, s13
 80076bc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80076c0:	ed06 6a01 	vstr	s12, [r6, #-4]
 80076c4:	edd4 8a01 	vldr	s17, [r4, #4]
 80076c8:	ed92 9a01 	vldr	s18, [r2, #4]
 80076cc:	edd7 0a00 	vldr	s1, [r7]
 80076d0:	edd1 2a01 	vldr	s5, [r1, #4]
 80076d4:	ed95 7a01 	vldr	s14, [r5, #4]
 80076d8:	ed93 6a01 	vldr	s12, [r3, #4]
 80076dc:	edd0 5a01 	vldr	s11, [r0, #4]
 80076e0:	ee73 3ac5 	vsub.f32	s7, s7, s10
 80076e4:	ee33 3a6f 	vsub.f32	s6, s6, s31
 80076e8:	ee39 5a62 	vsub.f32	s10, s18, s5
 80076ec:	ee78 fac7 	vsub.f32	s31, s17, s14
 80076f0:	ee38 4a44 	vsub.f32	s8, s16, s8
 80076f4:	ee38 7a87 	vadd.f32	s14, s17, s14
 80076f8:	ee30 8aa5 	vadd.f32	s16, s1, s11
 80076fc:	ee79 2a22 	vadd.f32	s5, s18, s5
 8007700:	ee32 9a27 	vadd.f32	s18, s4, s15
 8007704:	ee72 7a67 	vsub.f32	s15, s4, s15
 8007708:	ee30 2a06 	vadd.f32	s4, s0, s12
 800770c:	ee75 8a6f 	vsub.f32	s17, s10, s31
 8007710:	ee71 4a64 	vsub.f32	s9, s2, s9
 8007714:	ee35 5a2f 	vadd.f32	s10, s10, s31
 8007718:	ee32 1a08 	vadd.f32	s2, s4, s16
 800771c:	ee72 fa87 	vadd.f32	s31, s5, s14
 8007720:	ee32 2a48 	vsub.f32	s4, s4, s16
 8007724:	ee68 8a8b 	vmul.f32	s17, s17, s22
 8007728:	ee25 5a0b 	vmul.f32	s10, s10, s22
 800772c:	ee70 5ae5 	vsub.f32	s11, s1, s11
 8007730:	ee72 2ac7 	vsub.f32	s5, s5, s14
 8007734:	ee71 6ae6 	vsub.f32	s13, s3, s13
 8007738:	ee29 9a0b 	vmul.f32	s18, s18, s22
 800773c:	ee71 1a6f 	vsub.f32	s3, s2, s31
 8007740:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8007744:	ee30 6a46 	vsub.f32	s12, s0, s12
 8007748:	ee74 0a22 	vadd.f32	s1, s8, s5
 800774c:	ee36 0a28 	vadd.f32	s0, s12, s17
 8007750:	ee74 2a62 	vsub.f32	s5, s8, s5
 8007754:	ee36 6a68 	vsub.f32	s12, s12, s17
 8007758:	ee32 4a64 	vsub.f32	s8, s4, s9
 800775c:	ee73 8a09 	vadd.f32	s17, s6, s18
 8007760:	ee74 4a82 	vadd.f32	s9, s9, s4
 8007764:	ee33 9a49 	vsub.f32	s18, s6, s18
 8007768:	ee2d 2aa1 	vmul.f32	s4, s27, s3
 800776c:	ee35 3a85 	vadd.f32	s6, s11, s10
 8007770:	ee75 5ac5 	vsub.f32	s11, s11, s10
 8007774:	ee33 5aa7 	vadd.f32	s10, s7, s15
 8007778:	ee73 7ae7 	vsub.f32	s15, s7, s15
 800777c:	ee69 3aa6 	vmul.f32	s7, s19, s13
 8007780:	ee30 7a68 	vsub.f32	s14, s0, s17
 8007784:	ee35 8a03 	vadd.f32	s16, s10, s6
 8007788:	ee38 0a80 	vadd.f32	s0, s17, s0
 800778c:	ee73 3a82 	vadd.f32	s7, s7, s4
 8007790:	ee69 8aa1 	vmul.f32	s17, s19, s3
 8007794:	ed9d 2a01 	vldr	s4, [sp, #4]
 8007798:	eddd 1a02 	vldr	s3, [sp, #8]
 800779c:	ee35 5a43 	vsub.f32	s10, s10, s6
 80077a0:	ee71 fa2f 	vadd.f32	s31, s2, s31
 80077a4:	ee37 3aa5 	vadd.f32	s6, s15, s11
 80077a8:	ee21 1aa0 	vmul.f32	s2, s3, s1
 80077ac:	ee77 7ae5 	vsub.f32	s15, s15, s11
 80077b0:	ee6d 6aa6 	vmul.f32	s13, s27, s13
 80077b4:	ee76 5a49 	vsub.f32	s11, s12, s18
 80077b8:	ee6c 0aa0 	vmul.f32	s1, s25, s1
 80077bc:	ee39 6a06 	vadd.f32	s12, s18, s12
 80077c0:	ee2c 9a84 	vmul.f32	s18, s25, s8
 80077c4:	ee21 4a84 	vmul.f32	s8, s3, s8
 80077c8:	ee6c 1a07 	vmul.f32	s3, s24, s14
 80077cc:	ee22 7a07 	vmul.f32	s14, s4, s14
 80077d0:	ee22 2a08 	vmul.f32	s4, s4, s16
 80077d4:	ee2c 8a08 	vmul.f32	s16, s24, s16
 80077d8:	ee78 6ae6 	vsub.f32	s13, s17, s13
 80077dc:	ee31 1a09 	vadd.f32	s2, s2, s18
 80077e0:	ee6a 8aa2 	vmul.f32	s17, s21, s5
 80077e4:	ee2e 9aa4 	vmul.f32	s18, s29, s9
 80077e8:	ee74 0a60 	vsub.f32	s1, s8, s1
 80077ec:	ee37 7a48 	vsub.f32	s14, s14, s16
 80077f0:	ee2f 4a00 	vmul.f32	s8, s30, s0
 80077f4:	ee2b 8a85 	vmul.f32	s16, s23, s10
 80077f8:	ee72 1a21 	vadd.f32	s3, s4, s3
 80077fc:	ee6a 4aa4 	vmul.f32	s9, s21, s9
 8007800:	ee38 2a89 	vadd.f32	s4, s17, s18
 8007804:	ee2f 5a05 	vmul.f32	s10, s30, s10
 8007808:	ee38 8a04 	vadd.f32	s16, s16, s8
 800780c:	ee2e 9a25 	vmul.f32	s18, s28, s11
 8007810:	ee2a 4a25 	vmul.f32	s8, s20, s11
 8007814:	ee6e 2aa2 	vmul.f32	s5, s29, s5
 8007818:	eddd 5a03 	vldr	s11, [sp, #12]
 800781c:	edc6 fa00 	vstr	s31, [r6]
 8007820:	ee2b 0a80 	vmul.f32	s0, s23, s0
 8007824:	ee74 2ae2 	vsub.f32	s5, s9, s5
 8007828:	ee30 0a45 	vsub.f32	s0, s0, s10
 800782c:	ee6a 4a03 	vmul.f32	s9, s20, s6
 8007830:	ee65 8aa7 	vmul.f32	s17, s11, s15
 8007834:	ee2d 5a06 	vmul.f32	s10, s26, s12
 8007838:	ee2e 3a03 	vmul.f32	s6, s28, s6
 800783c:	ee6d 7a27 	vmul.f32	s15, s26, s15
 8007840:	ee25 6a86 	vmul.f32	s12, s11, s12
 8007844:	ee74 4a89 	vadd.f32	s9, s9, s18
 8007848:	ee34 3a43 	vsub.f32	s6, s8, s6
 800784c:	ee78 8a85 	vadd.f32	s17, s17, s10
 8007850:	ee36 6a67 	vsub.f32	s12, s12, s15
 8007854:	44c4      	add	ip, r8
 8007856:	45e3      	cmp	fp, ip
 8007858:	edc3 3a00 	vstr	s7, [r3]
 800785c:	edc3 6a01 	vstr	s13, [r3, #4]
 8007860:	4456      	add	r6, sl
 8007862:	ed07 1a01 	vstr	s2, [r7, #-4]
 8007866:	edc7 0a00 	vstr	s1, [r7]
 800786a:	4453      	add	r3, sl
 800786c:	ed80 2a00 	vstr	s4, [r0]
 8007870:	edc0 2a01 	vstr	s5, [r0, #4]
 8007874:	4457      	add	r7, sl
 8007876:	edc2 1a00 	vstr	s3, [r2]
 800787a:	ed82 7a01 	vstr	s14, [r2, #4]
 800787e:	4450      	add	r0, sl
 8007880:	ed85 8a00 	vstr	s16, [r5]
 8007884:	ed85 0a01 	vstr	s0, [r5, #4]
 8007888:	4452      	add	r2, sl
 800788a:	edc1 4a00 	vstr	s9, [r1]
 800788e:	4455      	add	r5, sl
 8007890:	ed81 3a01 	vstr	s6, [r1, #4]
 8007894:	edc4 8a00 	vstr	s17, [r4]
 8007898:	ed84 6a01 	vstr	s12, [r4, #4]
 800789c:	4451      	add	r1, sl
 800789e:	4454      	add	r4, sl
 80078a0:	f63f aeea 	bhi.w	8007678 <arm_radix8_butterfly_f32+0x2fc>
 80078a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80078a6:	3308      	adds	r3, #8
 80078a8:	930b      	str	r3, [sp, #44]	; 0x2c
 80078aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80078ac:	3308      	adds	r3, #8
 80078ae:	930a      	str	r3, [sp, #40]	; 0x28
 80078b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078b2:	3308      	adds	r3, #8
 80078b4:	9309      	str	r3, [sp, #36]	; 0x24
 80078b6:	9b08      	ldr	r3, [sp, #32]
 80078b8:	3308      	adds	r3, #8
 80078ba:	9308      	str	r3, [sp, #32]
 80078bc:	9b07      	ldr	r3, [sp, #28]
 80078be:	3308      	adds	r3, #8
 80078c0:	9307      	str	r3, [sp, #28]
 80078c2:	9b06      	ldr	r3, [sp, #24]
 80078c4:	3308      	adds	r3, #8
 80078c6:	9306      	str	r3, [sp, #24]
 80078c8:	9b05      	ldr	r3, [sp, #20]
 80078ca:	3308      	adds	r3, #8
 80078cc:	9305      	str	r3, [sp, #20]
 80078ce:	9b04      	ldr	r3, [sp, #16]
 80078d0:	3308      	adds	r3, #8
 80078d2:	9304      	str	r3, [sp, #16]
 80078d4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80078d6:	f109 0901 	add.w	r9, r9, #1
 80078da:	454b      	cmp	r3, r9
 80078dc:	f47f ae7d 	bne.w	80075da <arm_radix8_butterfly_f32+0x25e>
 80078e0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80078e2:	00db      	lsls	r3, r3, #3
 80078e4:	b29b      	uxth	r3, r3
 80078e6:	46d9      	mov	r9, fp
 80078e8:	9310      	str	r3, [sp, #64]	; 0x40
 80078ea:	f8dd b03c 	ldr.w	fp, [sp, #60]	; 0x3c
 80078ee:	e554      	b.n	800739a <arm_radix8_butterfly_f32+0x1e>
 80078f0:	b015      	add	sp, #84	; 0x54
 80078f2:	ecbd 8b10 	vpop	{d8-d15}
 80078f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078fa:	bf00      	nop

080078fc <__errno>:
 80078fc:	4b01      	ldr	r3, [pc, #4]	; (8007904 <__errno+0x8>)
 80078fe:	6818      	ldr	r0, [r3, #0]
 8007900:	4770      	bx	lr
 8007902:	bf00      	nop
 8007904:	2000000c 	.word	0x2000000c

08007908 <__libc_init_array>:
 8007908:	b570      	push	{r4, r5, r6, lr}
 800790a:	4d0d      	ldr	r5, [pc, #52]	; (8007940 <__libc_init_array+0x38>)
 800790c:	4c0d      	ldr	r4, [pc, #52]	; (8007944 <__libc_init_array+0x3c>)
 800790e:	1b64      	subs	r4, r4, r5
 8007910:	10a4      	asrs	r4, r4, #2
 8007912:	2600      	movs	r6, #0
 8007914:	42a6      	cmp	r6, r4
 8007916:	d109      	bne.n	800792c <__libc_init_array+0x24>
 8007918:	4d0b      	ldr	r5, [pc, #44]	; (8007948 <__libc_init_array+0x40>)
 800791a:	4c0c      	ldr	r4, [pc, #48]	; (800794c <__libc_init_array+0x44>)
 800791c:	f004 fcca 	bl	800c2b4 <_init>
 8007920:	1b64      	subs	r4, r4, r5
 8007922:	10a4      	asrs	r4, r4, #2
 8007924:	2600      	movs	r6, #0
 8007926:	42a6      	cmp	r6, r4
 8007928:	d105      	bne.n	8007936 <__libc_init_array+0x2e>
 800792a:	bd70      	pop	{r4, r5, r6, pc}
 800792c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007930:	4798      	blx	r3
 8007932:	3601      	adds	r6, #1
 8007934:	e7ee      	b.n	8007914 <__libc_init_array+0xc>
 8007936:	f855 3b04 	ldr.w	r3, [r5], #4
 800793a:	4798      	blx	r3
 800793c:	3601      	adds	r6, #1
 800793e:	e7f2      	b.n	8007926 <__libc_init_array+0x1e>
 8007940:	0800f64c 	.word	0x0800f64c
 8007944:	0800f64c 	.word	0x0800f64c
 8007948:	0800f64c 	.word	0x0800f64c
 800794c:	0800f650 	.word	0x0800f650

08007950 <memset>:
 8007950:	4402      	add	r2, r0
 8007952:	4603      	mov	r3, r0
 8007954:	4293      	cmp	r3, r2
 8007956:	d100      	bne.n	800795a <memset+0xa>
 8007958:	4770      	bx	lr
 800795a:	f803 1b01 	strb.w	r1, [r3], #1
 800795e:	e7f9      	b.n	8007954 <memset+0x4>

08007960 <__cvt>:
 8007960:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007964:	ec55 4b10 	vmov	r4, r5, d0
 8007968:	2d00      	cmp	r5, #0
 800796a:	460e      	mov	r6, r1
 800796c:	4619      	mov	r1, r3
 800796e:	462b      	mov	r3, r5
 8007970:	bfbb      	ittet	lt
 8007972:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007976:	461d      	movlt	r5, r3
 8007978:	2300      	movge	r3, #0
 800797a:	232d      	movlt	r3, #45	; 0x2d
 800797c:	700b      	strb	r3, [r1, #0]
 800797e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007980:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007984:	4691      	mov	r9, r2
 8007986:	f023 0820 	bic.w	r8, r3, #32
 800798a:	bfbc      	itt	lt
 800798c:	4622      	movlt	r2, r4
 800798e:	4614      	movlt	r4, r2
 8007990:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007994:	d005      	beq.n	80079a2 <__cvt+0x42>
 8007996:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800799a:	d100      	bne.n	800799e <__cvt+0x3e>
 800799c:	3601      	adds	r6, #1
 800799e:	2102      	movs	r1, #2
 80079a0:	e000      	b.n	80079a4 <__cvt+0x44>
 80079a2:	2103      	movs	r1, #3
 80079a4:	ab03      	add	r3, sp, #12
 80079a6:	9301      	str	r3, [sp, #4]
 80079a8:	ab02      	add	r3, sp, #8
 80079aa:	9300      	str	r3, [sp, #0]
 80079ac:	ec45 4b10 	vmov	d0, r4, r5
 80079b0:	4653      	mov	r3, sl
 80079b2:	4632      	mov	r2, r6
 80079b4:	f001 fdc4 	bl	8009540 <_dtoa_r>
 80079b8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80079bc:	4607      	mov	r7, r0
 80079be:	d102      	bne.n	80079c6 <__cvt+0x66>
 80079c0:	f019 0f01 	tst.w	r9, #1
 80079c4:	d022      	beq.n	8007a0c <__cvt+0xac>
 80079c6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80079ca:	eb07 0906 	add.w	r9, r7, r6
 80079ce:	d110      	bne.n	80079f2 <__cvt+0x92>
 80079d0:	783b      	ldrb	r3, [r7, #0]
 80079d2:	2b30      	cmp	r3, #48	; 0x30
 80079d4:	d10a      	bne.n	80079ec <__cvt+0x8c>
 80079d6:	2200      	movs	r2, #0
 80079d8:	2300      	movs	r3, #0
 80079da:	4620      	mov	r0, r4
 80079dc:	4629      	mov	r1, r5
 80079de:	f7f9 f873 	bl	8000ac8 <__aeabi_dcmpeq>
 80079e2:	b918      	cbnz	r0, 80079ec <__cvt+0x8c>
 80079e4:	f1c6 0601 	rsb	r6, r6, #1
 80079e8:	f8ca 6000 	str.w	r6, [sl]
 80079ec:	f8da 3000 	ldr.w	r3, [sl]
 80079f0:	4499      	add	r9, r3
 80079f2:	2200      	movs	r2, #0
 80079f4:	2300      	movs	r3, #0
 80079f6:	4620      	mov	r0, r4
 80079f8:	4629      	mov	r1, r5
 80079fa:	f7f9 f865 	bl	8000ac8 <__aeabi_dcmpeq>
 80079fe:	b108      	cbz	r0, 8007a04 <__cvt+0xa4>
 8007a00:	f8cd 900c 	str.w	r9, [sp, #12]
 8007a04:	2230      	movs	r2, #48	; 0x30
 8007a06:	9b03      	ldr	r3, [sp, #12]
 8007a08:	454b      	cmp	r3, r9
 8007a0a:	d307      	bcc.n	8007a1c <__cvt+0xbc>
 8007a0c:	9b03      	ldr	r3, [sp, #12]
 8007a0e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007a10:	1bdb      	subs	r3, r3, r7
 8007a12:	4638      	mov	r0, r7
 8007a14:	6013      	str	r3, [r2, #0]
 8007a16:	b004      	add	sp, #16
 8007a18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a1c:	1c59      	adds	r1, r3, #1
 8007a1e:	9103      	str	r1, [sp, #12]
 8007a20:	701a      	strb	r2, [r3, #0]
 8007a22:	e7f0      	b.n	8007a06 <__cvt+0xa6>

08007a24 <__exponent>:
 8007a24:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007a26:	4603      	mov	r3, r0
 8007a28:	2900      	cmp	r1, #0
 8007a2a:	bfb8      	it	lt
 8007a2c:	4249      	neglt	r1, r1
 8007a2e:	f803 2b02 	strb.w	r2, [r3], #2
 8007a32:	bfb4      	ite	lt
 8007a34:	222d      	movlt	r2, #45	; 0x2d
 8007a36:	222b      	movge	r2, #43	; 0x2b
 8007a38:	2909      	cmp	r1, #9
 8007a3a:	7042      	strb	r2, [r0, #1]
 8007a3c:	dd2a      	ble.n	8007a94 <__exponent+0x70>
 8007a3e:	f10d 0407 	add.w	r4, sp, #7
 8007a42:	46a4      	mov	ip, r4
 8007a44:	270a      	movs	r7, #10
 8007a46:	46a6      	mov	lr, r4
 8007a48:	460a      	mov	r2, r1
 8007a4a:	fb91 f6f7 	sdiv	r6, r1, r7
 8007a4e:	fb07 1516 	mls	r5, r7, r6, r1
 8007a52:	3530      	adds	r5, #48	; 0x30
 8007a54:	2a63      	cmp	r2, #99	; 0x63
 8007a56:	f104 34ff 	add.w	r4, r4, #4294967295
 8007a5a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8007a5e:	4631      	mov	r1, r6
 8007a60:	dcf1      	bgt.n	8007a46 <__exponent+0x22>
 8007a62:	3130      	adds	r1, #48	; 0x30
 8007a64:	f1ae 0502 	sub.w	r5, lr, #2
 8007a68:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007a6c:	1c44      	adds	r4, r0, #1
 8007a6e:	4629      	mov	r1, r5
 8007a70:	4561      	cmp	r1, ip
 8007a72:	d30a      	bcc.n	8007a8a <__exponent+0x66>
 8007a74:	f10d 0209 	add.w	r2, sp, #9
 8007a78:	eba2 020e 	sub.w	r2, r2, lr
 8007a7c:	4565      	cmp	r5, ip
 8007a7e:	bf88      	it	hi
 8007a80:	2200      	movhi	r2, #0
 8007a82:	4413      	add	r3, r2
 8007a84:	1a18      	subs	r0, r3, r0
 8007a86:	b003      	add	sp, #12
 8007a88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007a8a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007a8e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8007a92:	e7ed      	b.n	8007a70 <__exponent+0x4c>
 8007a94:	2330      	movs	r3, #48	; 0x30
 8007a96:	3130      	adds	r1, #48	; 0x30
 8007a98:	7083      	strb	r3, [r0, #2]
 8007a9a:	70c1      	strb	r1, [r0, #3]
 8007a9c:	1d03      	adds	r3, r0, #4
 8007a9e:	e7f1      	b.n	8007a84 <__exponent+0x60>

08007aa0 <_printf_float>:
 8007aa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007aa4:	ed2d 8b02 	vpush	{d8}
 8007aa8:	b08d      	sub	sp, #52	; 0x34
 8007aaa:	460c      	mov	r4, r1
 8007aac:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007ab0:	4616      	mov	r6, r2
 8007ab2:	461f      	mov	r7, r3
 8007ab4:	4605      	mov	r5, r0
 8007ab6:	f002 ff95 	bl	800a9e4 <_localeconv_r>
 8007aba:	f8d0 a000 	ldr.w	sl, [r0]
 8007abe:	4650      	mov	r0, sl
 8007ac0:	f7f8 fb86 	bl	80001d0 <strlen>
 8007ac4:	2300      	movs	r3, #0
 8007ac6:	930a      	str	r3, [sp, #40]	; 0x28
 8007ac8:	6823      	ldr	r3, [r4, #0]
 8007aca:	9305      	str	r3, [sp, #20]
 8007acc:	f8d8 3000 	ldr.w	r3, [r8]
 8007ad0:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007ad4:	3307      	adds	r3, #7
 8007ad6:	f023 0307 	bic.w	r3, r3, #7
 8007ada:	f103 0208 	add.w	r2, r3, #8
 8007ade:	f8c8 2000 	str.w	r2, [r8]
 8007ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ae6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007aea:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007aee:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007af2:	9307      	str	r3, [sp, #28]
 8007af4:	f8cd 8018 	str.w	r8, [sp, #24]
 8007af8:	ee08 0a10 	vmov	s16, r0
 8007afc:	4b9f      	ldr	r3, [pc, #636]	; (8007d7c <_printf_float+0x2dc>)
 8007afe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007b02:	f04f 32ff 	mov.w	r2, #4294967295
 8007b06:	f7f9 f811 	bl	8000b2c <__aeabi_dcmpun>
 8007b0a:	bb88      	cbnz	r0, 8007b70 <_printf_float+0xd0>
 8007b0c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007b10:	4b9a      	ldr	r3, [pc, #616]	; (8007d7c <_printf_float+0x2dc>)
 8007b12:	f04f 32ff 	mov.w	r2, #4294967295
 8007b16:	f7f8 ffeb 	bl	8000af0 <__aeabi_dcmple>
 8007b1a:	bb48      	cbnz	r0, 8007b70 <_printf_float+0xd0>
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	2300      	movs	r3, #0
 8007b20:	4640      	mov	r0, r8
 8007b22:	4649      	mov	r1, r9
 8007b24:	f7f8 ffda 	bl	8000adc <__aeabi_dcmplt>
 8007b28:	b110      	cbz	r0, 8007b30 <_printf_float+0x90>
 8007b2a:	232d      	movs	r3, #45	; 0x2d
 8007b2c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007b30:	4b93      	ldr	r3, [pc, #588]	; (8007d80 <_printf_float+0x2e0>)
 8007b32:	4894      	ldr	r0, [pc, #592]	; (8007d84 <_printf_float+0x2e4>)
 8007b34:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007b38:	bf94      	ite	ls
 8007b3a:	4698      	movls	r8, r3
 8007b3c:	4680      	movhi	r8, r0
 8007b3e:	2303      	movs	r3, #3
 8007b40:	6123      	str	r3, [r4, #16]
 8007b42:	9b05      	ldr	r3, [sp, #20]
 8007b44:	f023 0204 	bic.w	r2, r3, #4
 8007b48:	6022      	str	r2, [r4, #0]
 8007b4a:	f04f 0900 	mov.w	r9, #0
 8007b4e:	9700      	str	r7, [sp, #0]
 8007b50:	4633      	mov	r3, r6
 8007b52:	aa0b      	add	r2, sp, #44	; 0x2c
 8007b54:	4621      	mov	r1, r4
 8007b56:	4628      	mov	r0, r5
 8007b58:	f000 f9d8 	bl	8007f0c <_printf_common>
 8007b5c:	3001      	adds	r0, #1
 8007b5e:	f040 8090 	bne.w	8007c82 <_printf_float+0x1e2>
 8007b62:	f04f 30ff 	mov.w	r0, #4294967295
 8007b66:	b00d      	add	sp, #52	; 0x34
 8007b68:	ecbd 8b02 	vpop	{d8}
 8007b6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b70:	4642      	mov	r2, r8
 8007b72:	464b      	mov	r3, r9
 8007b74:	4640      	mov	r0, r8
 8007b76:	4649      	mov	r1, r9
 8007b78:	f7f8 ffd8 	bl	8000b2c <__aeabi_dcmpun>
 8007b7c:	b140      	cbz	r0, 8007b90 <_printf_float+0xf0>
 8007b7e:	464b      	mov	r3, r9
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	bfbc      	itt	lt
 8007b84:	232d      	movlt	r3, #45	; 0x2d
 8007b86:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007b8a:	487f      	ldr	r0, [pc, #508]	; (8007d88 <_printf_float+0x2e8>)
 8007b8c:	4b7f      	ldr	r3, [pc, #508]	; (8007d8c <_printf_float+0x2ec>)
 8007b8e:	e7d1      	b.n	8007b34 <_printf_float+0x94>
 8007b90:	6863      	ldr	r3, [r4, #4]
 8007b92:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007b96:	9206      	str	r2, [sp, #24]
 8007b98:	1c5a      	adds	r2, r3, #1
 8007b9a:	d13f      	bne.n	8007c1c <_printf_float+0x17c>
 8007b9c:	2306      	movs	r3, #6
 8007b9e:	6063      	str	r3, [r4, #4]
 8007ba0:	9b05      	ldr	r3, [sp, #20]
 8007ba2:	6861      	ldr	r1, [r4, #4]
 8007ba4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007ba8:	2300      	movs	r3, #0
 8007baa:	9303      	str	r3, [sp, #12]
 8007bac:	ab0a      	add	r3, sp, #40	; 0x28
 8007bae:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007bb2:	ab09      	add	r3, sp, #36	; 0x24
 8007bb4:	ec49 8b10 	vmov	d0, r8, r9
 8007bb8:	9300      	str	r3, [sp, #0]
 8007bba:	6022      	str	r2, [r4, #0]
 8007bbc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007bc0:	4628      	mov	r0, r5
 8007bc2:	f7ff fecd 	bl	8007960 <__cvt>
 8007bc6:	9b06      	ldr	r3, [sp, #24]
 8007bc8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007bca:	2b47      	cmp	r3, #71	; 0x47
 8007bcc:	4680      	mov	r8, r0
 8007bce:	d108      	bne.n	8007be2 <_printf_float+0x142>
 8007bd0:	1cc8      	adds	r0, r1, #3
 8007bd2:	db02      	blt.n	8007bda <_printf_float+0x13a>
 8007bd4:	6863      	ldr	r3, [r4, #4]
 8007bd6:	4299      	cmp	r1, r3
 8007bd8:	dd41      	ble.n	8007c5e <_printf_float+0x1be>
 8007bda:	f1ab 0b02 	sub.w	fp, fp, #2
 8007bde:	fa5f fb8b 	uxtb.w	fp, fp
 8007be2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007be6:	d820      	bhi.n	8007c2a <_printf_float+0x18a>
 8007be8:	3901      	subs	r1, #1
 8007bea:	465a      	mov	r2, fp
 8007bec:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007bf0:	9109      	str	r1, [sp, #36]	; 0x24
 8007bf2:	f7ff ff17 	bl	8007a24 <__exponent>
 8007bf6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007bf8:	1813      	adds	r3, r2, r0
 8007bfa:	2a01      	cmp	r2, #1
 8007bfc:	4681      	mov	r9, r0
 8007bfe:	6123      	str	r3, [r4, #16]
 8007c00:	dc02      	bgt.n	8007c08 <_printf_float+0x168>
 8007c02:	6822      	ldr	r2, [r4, #0]
 8007c04:	07d2      	lsls	r2, r2, #31
 8007c06:	d501      	bpl.n	8007c0c <_printf_float+0x16c>
 8007c08:	3301      	adds	r3, #1
 8007c0a:	6123      	str	r3, [r4, #16]
 8007c0c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d09c      	beq.n	8007b4e <_printf_float+0xae>
 8007c14:	232d      	movs	r3, #45	; 0x2d
 8007c16:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007c1a:	e798      	b.n	8007b4e <_printf_float+0xae>
 8007c1c:	9a06      	ldr	r2, [sp, #24]
 8007c1e:	2a47      	cmp	r2, #71	; 0x47
 8007c20:	d1be      	bne.n	8007ba0 <_printf_float+0x100>
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d1bc      	bne.n	8007ba0 <_printf_float+0x100>
 8007c26:	2301      	movs	r3, #1
 8007c28:	e7b9      	b.n	8007b9e <_printf_float+0xfe>
 8007c2a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007c2e:	d118      	bne.n	8007c62 <_printf_float+0x1c2>
 8007c30:	2900      	cmp	r1, #0
 8007c32:	6863      	ldr	r3, [r4, #4]
 8007c34:	dd0b      	ble.n	8007c4e <_printf_float+0x1ae>
 8007c36:	6121      	str	r1, [r4, #16]
 8007c38:	b913      	cbnz	r3, 8007c40 <_printf_float+0x1a0>
 8007c3a:	6822      	ldr	r2, [r4, #0]
 8007c3c:	07d0      	lsls	r0, r2, #31
 8007c3e:	d502      	bpl.n	8007c46 <_printf_float+0x1a6>
 8007c40:	3301      	adds	r3, #1
 8007c42:	440b      	add	r3, r1
 8007c44:	6123      	str	r3, [r4, #16]
 8007c46:	65a1      	str	r1, [r4, #88]	; 0x58
 8007c48:	f04f 0900 	mov.w	r9, #0
 8007c4c:	e7de      	b.n	8007c0c <_printf_float+0x16c>
 8007c4e:	b913      	cbnz	r3, 8007c56 <_printf_float+0x1b6>
 8007c50:	6822      	ldr	r2, [r4, #0]
 8007c52:	07d2      	lsls	r2, r2, #31
 8007c54:	d501      	bpl.n	8007c5a <_printf_float+0x1ba>
 8007c56:	3302      	adds	r3, #2
 8007c58:	e7f4      	b.n	8007c44 <_printf_float+0x1a4>
 8007c5a:	2301      	movs	r3, #1
 8007c5c:	e7f2      	b.n	8007c44 <_printf_float+0x1a4>
 8007c5e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007c62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c64:	4299      	cmp	r1, r3
 8007c66:	db05      	blt.n	8007c74 <_printf_float+0x1d4>
 8007c68:	6823      	ldr	r3, [r4, #0]
 8007c6a:	6121      	str	r1, [r4, #16]
 8007c6c:	07d8      	lsls	r0, r3, #31
 8007c6e:	d5ea      	bpl.n	8007c46 <_printf_float+0x1a6>
 8007c70:	1c4b      	adds	r3, r1, #1
 8007c72:	e7e7      	b.n	8007c44 <_printf_float+0x1a4>
 8007c74:	2900      	cmp	r1, #0
 8007c76:	bfd4      	ite	le
 8007c78:	f1c1 0202 	rsble	r2, r1, #2
 8007c7c:	2201      	movgt	r2, #1
 8007c7e:	4413      	add	r3, r2
 8007c80:	e7e0      	b.n	8007c44 <_printf_float+0x1a4>
 8007c82:	6823      	ldr	r3, [r4, #0]
 8007c84:	055a      	lsls	r2, r3, #21
 8007c86:	d407      	bmi.n	8007c98 <_printf_float+0x1f8>
 8007c88:	6923      	ldr	r3, [r4, #16]
 8007c8a:	4642      	mov	r2, r8
 8007c8c:	4631      	mov	r1, r6
 8007c8e:	4628      	mov	r0, r5
 8007c90:	47b8      	blx	r7
 8007c92:	3001      	adds	r0, #1
 8007c94:	d12c      	bne.n	8007cf0 <_printf_float+0x250>
 8007c96:	e764      	b.n	8007b62 <_printf_float+0xc2>
 8007c98:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007c9c:	f240 80e0 	bls.w	8007e60 <_printf_float+0x3c0>
 8007ca0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007ca4:	2200      	movs	r2, #0
 8007ca6:	2300      	movs	r3, #0
 8007ca8:	f7f8 ff0e 	bl	8000ac8 <__aeabi_dcmpeq>
 8007cac:	2800      	cmp	r0, #0
 8007cae:	d034      	beq.n	8007d1a <_printf_float+0x27a>
 8007cb0:	4a37      	ldr	r2, [pc, #220]	; (8007d90 <_printf_float+0x2f0>)
 8007cb2:	2301      	movs	r3, #1
 8007cb4:	4631      	mov	r1, r6
 8007cb6:	4628      	mov	r0, r5
 8007cb8:	47b8      	blx	r7
 8007cba:	3001      	adds	r0, #1
 8007cbc:	f43f af51 	beq.w	8007b62 <_printf_float+0xc2>
 8007cc0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007cc4:	429a      	cmp	r2, r3
 8007cc6:	db02      	blt.n	8007cce <_printf_float+0x22e>
 8007cc8:	6823      	ldr	r3, [r4, #0]
 8007cca:	07d8      	lsls	r0, r3, #31
 8007ccc:	d510      	bpl.n	8007cf0 <_printf_float+0x250>
 8007cce:	ee18 3a10 	vmov	r3, s16
 8007cd2:	4652      	mov	r2, sl
 8007cd4:	4631      	mov	r1, r6
 8007cd6:	4628      	mov	r0, r5
 8007cd8:	47b8      	blx	r7
 8007cda:	3001      	adds	r0, #1
 8007cdc:	f43f af41 	beq.w	8007b62 <_printf_float+0xc2>
 8007ce0:	f04f 0800 	mov.w	r8, #0
 8007ce4:	f104 091a 	add.w	r9, r4, #26
 8007ce8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007cea:	3b01      	subs	r3, #1
 8007cec:	4543      	cmp	r3, r8
 8007cee:	dc09      	bgt.n	8007d04 <_printf_float+0x264>
 8007cf0:	6823      	ldr	r3, [r4, #0]
 8007cf2:	079b      	lsls	r3, r3, #30
 8007cf4:	f100 8105 	bmi.w	8007f02 <_printf_float+0x462>
 8007cf8:	68e0      	ldr	r0, [r4, #12]
 8007cfa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007cfc:	4298      	cmp	r0, r3
 8007cfe:	bfb8      	it	lt
 8007d00:	4618      	movlt	r0, r3
 8007d02:	e730      	b.n	8007b66 <_printf_float+0xc6>
 8007d04:	2301      	movs	r3, #1
 8007d06:	464a      	mov	r2, r9
 8007d08:	4631      	mov	r1, r6
 8007d0a:	4628      	mov	r0, r5
 8007d0c:	47b8      	blx	r7
 8007d0e:	3001      	adds	r0, #1
 8007d10:	f43f af27 	beq.w	8007b62 <_printf_float+0xc2>
 8007d14:	f108 0801 	add.w	r8, r8, #1
 8007d18:	e7e6      	b.n	8007ce8 <_printf_float+0x248>
 8007d1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	dc39      	bgt.n	8007d94 <_printf_float+0x2f4>
 8007d20:	4a1b      	ldr	r2, [pc, #108]	; (8007d90 <_printf_float+0x2f0>)
 8007d22:	2301      	movs	r3, #1
 8007d24:	4631      	mov	r1, r6
 8007d26:	4628      	mov	r0, r5
 8007d28:	47b8      	blx	r7
 8007d2a:	3001      	adds	r0, #1
 8007d2c:	f43f af19 	beq.w	8007b62 <_printf_float+0xc2>
 8007d30:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007d34:	4313      	orrs	r3, r2
 8007d36:	d102      	bne.n	8007d3e <_printf_float+0x29e>
 8007d38:	6823      	ldr	r3, [r4, #0]
 8007d3a:	07d9      	lsls	r1, r3, #31
 8007d3c:	d5d8      	bpl.n	8007cf0 <_printf_float+0x250>
 8007d3e:	ee18 3a10 	vmov	r3, s16
 8007d42:	4652      	mov	r2, sl
 8007d44:	4631      	mov	r1, r6
 8007d46:	4628      	mov	r0, r5
 8007d48:	47b8      	blx	r7
 8007d4a:	3001      	adds	r0, #1
 8007d4c:	f43f af09 	beq.w	8007b62 <_printf_float+0xc2>
 8007d50:	f04f 0900 	mov.w	r9, #0
 8007d54:	f104 0a1a 	add.w	sl, r4, #26
 8007d58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d5a:	425b      	negs	r3, r3
 8007d5c:	454b      	cmp	r3, r9
 8007d5e:	dc01      	bgt.n	8007d64 <_printf_float+0x2c4>
 8007d60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d62:	e792      	b.n	8007c8a <_printf_float+0x1ea>
 8007d64:	2301      	movs	r3, #1
 8007d66:	4652      	mov	r2, sl
 8007d68:	4631      	mov	r1, r6
 8007d6a:	4628      	mov	r0, r5
 8007d6c:	47b8      	blx	r7
 8007d6e:	3001      	adds	r0, #1
 8007d70:	f43f aef7 	beq.w	8007b62 <_printf_float+0xc2>
 8007d74:	f109 0901 	add.w	r9, r9, #1
 8007d78:	e7ee      	b.n	8007d58 <_printf_float+0x2b8>
 8007d7a:	bf00      	nop
 8007d7c:	7fefffff 	.word	0x7fefffff
 8007d80:	0800f19c 	.word	0x0800f19c
 8007d84:	0800f1a0 	.word	0x0800f1a0
 8007d88:	0800f1a8 	.word	0x0800f1a8
 8007d8c:	0800f1a4 	.word	0x0800f1a4
 8007d90:	0800f1ac 	.word	0x0800f1ac
 8007d94:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007d96:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007d98:	429a      	cmp	r2, r3
 8007d9a:	bfa8      	it	ge
 8007d9c:	461a      	movge	r2, r3
 8007d9e:	2a00      	cmp	r2, #0
 8007da0:	4691      	mov	r9, r2
 8007da2:	dc37      	bgt.n	8007e14 <_printf_float+0x374>
 8007da4:	f04f 0b00 	mov.w	fp, #0
 8007da8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007dac:	f104 021a 	add.w	r2, r4, #26
 8007db0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007db2:	9305      	str	r3, [sp, #20]
 8007db4:	eba3 0309 	sub.w	r3, r3, r9
 8007db8:	455b      	cmp	r3, fp
 8007dba:	dc33      	bgt.n	8007e24 <_printf_float+0x384>
 8007dbc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007dc0:	429a      	cmp	r2, r3
 8007dc2:	db3b      	blt.n	8007e3c <_printf_float+0x39c>
 8007dc4:	6823      	ldr	r3, [r4, #0]
 8007dc6:	07da      	lsls	r2, r3, #31
 8007dc8:	d438      	bmi.n	8007e3c <_printf_float+0x39c>
 8007dca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007dcc:	9a05      	ldr	r2, [sp, #20]
 8007dce:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007dd0:	1a9a      	subs	r2, r3, r2
 8007dd2:	eba3 0901 	sub.w	r9, r3, r1
 8007dd6:	4591      	cmp	r9, r2
 8007dd8:	bfa8      	it	ge
 8007dda:	4691      	movge	r9, r2
 8007ddc:	f1b9 0f00 	cmp.w	r9, #0
 8007de0:	dc35      	bgt.n	8007e4e <_printf_float+0x3ae>
 8007de2:	f04f 0800 	mov.w	r8, #0
 8007de6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007dea:	f104 0a1a 	add.w	sl, r4, #26
 8007dee:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007df2:	1a9b      	subs	r3, r3, r2
 8007df4:	eba3 0309 	sub.w	r3, r3, r9
 8007df8:	4543      	cmp	r3, r8
 8007dfa:	f77f af79 	ble.w	8007cf0 <_printf_float+0x250>
 8007dfe:	2301      	movs	r3, #1
 8007e00:	4652      	mov	r2, sl
 8007e02:	4631      	mov	r1, r6
 8007e04:	4628      	mov	r0, r5
 8007e06:	47b8      	blx	r7
 8007e08:	3001      	adds	r0, #1
 8007e0a:	f43f aeaa 	beq.w	8007b62 <_printf_float+0xc2>
 8007e0e:	f108 0801 	add.w	r8, r8, #1
 8007e12:	e7ec      	b.n	8007dee <_printf_float+0x34e>
 8007e14:	4613      	mov	r3, r2
 8007e16:	4631      	mov	r1, r6
 8007e18:	4642      	mov	r2, r8
 8007e1a:	4628      	mov	r0, r5
 8007e1c:	47b8      	blx	r7
 8007e1e:	3001      	adds	r0, #1
 8007e20:	d1c0      	bne.n	8007da4 <_printf_float+0x304>
 8007e22:	e69e      	b.n	8007b62 <_printf_float+0xc2>
 8007e24:	2301      	movs	r3, #1
 8007e26:	4631      	mov	r1, r6
 8007e28:	4628      	mov	r0, r5
 8007e2a:	9205      	str	r2, [sp, #20]
 8007e2c:	47b8      	blx	r7
 8007e2e:	3001      	adds	r0, #1
 8007e30:	f43f ae97 	beq.w	8007b62 <_printf_float+0xc2>
 8007e34:	9a05      	ldr	r2, [sp, #20]
 8007e36:	f10b 0b01 	add.w	fp, fp, #1
 8007e3a:	e7b9      	b.n	8007db0 <_printf_float+0x310>
 8007e3c:	ee18 3a10 	vmov	r3, s16
 8007e40:	4652      	mov	r2, sl
 8007e42:	4631      	mov	r1, r6
 8007e44:	4628      	mov	r0, r5
 8007e46:	47b8      	blx	r7
 8007e48:	3001      	adds	r0, #1
 8007e4a:	d1be      	bne.n	8007dca <_printf_float+0x32a>
 8007e4c:	e689      	b.n	8007b62 <_printf_float+0xc2>
 8007e4e:	9a05      	ldr	r2, [sp, #20]
 8007e50:	464b      	mov	r3, r9
 8007e52:	4442      	add	r2, r8
 8007e54:	4631      	mov	r1, r6
 8007e56:	4628      	mov	r0, r5
 8007e58:	47b8      	blx	r7
 8007e5a:	3001      	adds	r0, #1
 8007e5c:	d1c1      	bne.n	8007de2 <_printf_float+0x342>
 8007e5e:	e680      	b.n	8007b62 <_printf_float+0xc2>
 8007e60:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007e62:	2a01      	cmp	r2, #1
 8007e64:	dc01      	bgt.n	8007e6a <_printf_float+0x3ca>
 8007e66:	07db      	lsls	r3, r3, #31
 8007e68:	d538      	bpl.n	8007edc <_printf_float+0x43c>
 8007e6a:	2301      	movs	r3, #1
 8007e6c:	4642      	mov	r2, r8
 8007e6e:	4631      	mov	r1, r6
 8007e70:	4628      	mov	r0, r5
 8007e72:	47b8      	blx	r7
 8007e74:	3001      	adds	r0, #1
 8007e76:	f43f ae74 	beq.w	8007b62 <_printf_float+0xc2>
 8007e7a:	ee18 3a10 	vmov	r3, s16
 8007e7e:	4652      	mov	r2, sl
 8007e80:	4631      	mov	r1, r6
 8007e82:	4628      	mov	r0, r5
 8007e84:	47b8      	blx	r7
 8007e86:	3001      	adds	r0, #1
 8007e88:	f43f ae6b 	beq.w	8007b62 <_printf_float+0xc2>
 8007e8c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007e90:	2200      	movs	r2, #0
 8007e92:	2300      	movs	r3, #0
 8007e94:	f7f8 fe18 	bl	8000ac8 <__aeabi_dcmpeq>
 8007e98:	b9d8      	cbnz	r0, 8007ed2 <_printf_float+0x432>
 8007e9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e9c:	f108 0201 	add.w	r2, r8, #1
 8007ea0:	3b01      	subs	r3, #1
 8007ea2:	4631      	mov	r1, r6
 8007ea4:	4628      	mov	r0, r5
 8007ea6:	47b8      	blx	r7
 8007ea8:	3001      	adds	r0, #1
 8007eaa:	d10e      	bne.n	8007eca <_printf_float+0x42a>
 8007eac:	e659      	b.n	8007b62 <_printf_float+0xc2>
 8007eae:	2301      	movs	r3, #1
 8007eb0:	4652      	mov	r2, sl
 8007eb2:	4631      	mov	r1, r6
 8007eb4:	4628      	mov	r0, r5
 8007eb6:	47b8      	blx	r7
 8007eb8:	3001      	adds	r0, #1
 8007eba:	f43f ae52 	beq.w	8007b62 <_printf_float+0xc2>
 8007ebe:	f108 0801 	add.w	r8, r8, #1
 8007ec2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ec4:	3b01      	subs	r3, #1
 8007ec6:	4543      	cmp	r3, r8
 8007ec8:	dcf1      	bgt.n	8007eae <_printf_float+0x40e>
 8007eca:	464b      	mov	r3, r9
 8007ecc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007ed0:	e6dc      	b.n	8007c8c <_printf_float+0x1ec>
 8007ed2:	f04f 0800 	mov.w	r8, #0
 8007ed6:	f104 0a1a 	add.w	sl, r4, #26
 8007eda:	e7f2      	b.n	8007ec2 <_printf_float+0x422>
 8007edc:	2301      	movs	r3, #1
 8007ede:	4642      	mov	r2, r8
 8007ee0:	e7df      	b.n	8007ea2 <_printf_float+0x402>
 8007ee2:	2301      	movs	r3, #1
 8007ee4:	464a      	mov	r2, r9
 8007ee6:	4631      	mov	r1, r6
 8007ee8:	4628      	mov	r0, r5
 8007eea:	47b8      	blx	r7
 8007eec:	3001      	adds	r0, #1
 8007eee:	f43f ae38 	beq.w	8007b62 <_printf_float+0xc2>
 8007ef2:	f108 0801 	add.w	r8, r8, #1
 8007ef6:	68e3      	ldr	r3, [r4, #12]
 8007ef8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007efa:	1a5b      	subs	r3, r3, r1
 8007efc:	4543      	cmp	r3, r8
 8007efe:	dcf0      	bgt.n	8007ee2 <_printf_float+0x442>
 8007f00:	e6fa      	b.n	8007cf8 <_printf_float+0x258>
 8007f02:	f04f 0800 	mov.w	r8, #0
 8007f06:	f104 0919 	add.w	r9, r4, #25
 8007f0a:	e7f4      	b.n	8007ef6 <_printf_float+0x456>

08007f0c <_printf_common>:
 8007f0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f10:	4616      	mov	r6, r2
 8007f12:	4699      	mov	r9, r3
 8007f14:	688a      	ldr	r2, [r1, #8]
 8007f16:	690b      	ldr	r3, [r1, #16]
 8007f18:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007f1c:	4293      	cmp	r3, r2
 8007f1e:	bfb8      	it	lt
 8007f20:	4613      	movlt	r3, r2
 8007f22:	6033      	str	r3, [r6, #0]
 8007f24:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007f28:	4607      	mov	r7, r0
 8007f2a:	460c      	mov	r4, r1
 8007f2c:	b10a      	cbz	r2, 8007f32 <_printf_common+0x26>
 8007f2e:	3301      	adds	r3, #1
 8007f30:	6033      	str	r3, [r6, #0]
 8007f32:	6823      	ldr	r3, [r4, #0]
 8007f34:	0699      	lsls	r1, r3, #26
 8007f36:	bf42      	ittt	mi
 8007f38:	6833      	ldrmi	r3, [r6, #0]
 8007f3a:	3302      	addmi	r3, #2
 8007f3c:	6033      	strmi	r3, [r6, #0]
 8007f3e:	6825      	ldr	r5, [r4, #0]
 8007f40:	f015 0506 	ands.w	r5, r5, #6
 8007f44:	d106      	bne.n	8007f54 <_printf_common+0x48>
 8007f46:	f104 0a19 	add.w	sl, r4, #25
 8007f4a:	68e3      	ldr	r3, [r4, #12]
 8007f4c:	6832      	ldr	r2, [r6, #0]
 8007f4e:	1a9b      	subs	r3, r3, r2
 8007f50:	42ab      	cmp	r3, r5
 8007f52:	dc26      	bgt.n	8007fa2 <_printf_common+0x96>
 8007f54:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007f58:	1e13      	subs	r3, r2, #0
 8007f5a:	6822      	ldr	r2, [r4, #0]
 8007f5c:	bf18      	it	ne
 8007f5e:	2301      	movne	r3, #1
 8007f60:	0692      	lsls	r2, r2, #26
 8007f62:	d42b      	bmi.n	8007fbc <_printf_common+0xb0>
 8007f64:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007f68:	4649      	mov	r1, r9
 8007f6a:	4638      	mov	r0, r7
 8007f6c:	47c0      	blx	r8
 8007f6e:	3001      	adds	r0, #1
 8007f70:	d01e      	beq.n	8007fb0 <_printf_common+0xa4>
 8007f72:	6823      	ldr	r3, [r4, #0]
 8007f74:	68e5      	ldr	r5, [r4, #12]
 8007f76:	6832      	ldr	r2, [r6, #0]
 8007f78:	f003 0306 	and.w	r3, r3, #6
 8007f7c:	2b04      	cmp	r3, #4
 8007f7e:	bf08      	it	eq
 8007f80:	1aad      	subeq	r5, r5, r2
 8007f82:	68a3      	ldr	r3, [r4, #8]
 8007f84:	6922      	ldr	r2, [r4, #16]
 8007f86:	bf0c      	ite	eq
 8007f88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007f8c:	2500      	movne	r5, #0
 8007f8e:	4293      	cmp	r3, r2
 8007f90:	bfc4      	itt	gt
 8007f92:	1a9b      	subgt	r3, r3, r2
 8007f94:	18ed      	addgt	r5, r5, r3
 8007f96:	2600      	movs	r6, #0
 8007f98:	341a      	adds	r4, #26
 8007f9a:	42b5      	cmp	r5, r6
 8007f9c:	d11a      	bne.n	8007fd4 <_printf_common+0xc8>
 8007f9e:	2000      	movs	r0, #0
 8007fa0:	e008      	b.n	8007fb4 <_printf_common+0xa8>
 8007fa2:	2301      	movs	r3, #1
 8007fa4:	4652      	mov	r2, sl
 8007fa6:	4649      	mov	r1, r9
 8007fa8:	4638      	mov	r0, r7
 8007faa:	47c0      	blx	r8
 8007fac:	3001      	adds	r0, #1
 8007fae:	d103      	bne.n	8007fb8 <_printf_common+0xac>
 8007fb0:	f04f 30ff 	mov.w	r0, #4294967295
 8007fb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fb8:	3501      	adds	r5, #1
 8007fba:	e7c6      	b.n	8007f4a <_printf_common+0x3e>
 8007fbc:	18e1      	adds	r1, r4, r3
 8007fbe:	1c5a      	adds	r2, r3, #1
 8007fc0:	2030      	movs	r0, #48	; 0x30
 8007fc2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007fc6:	4422      	add	r2, r4
 8007fc8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007fcc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007fd0:	3302      	adds	r3, #2
 8007fd2:	e7c7      	b.n	8007f64 <_printf_common+0x58>
 8007fd4:	2301      	movs	r3, #1
 8007fd6:	4622      	mov	r2, r4
 8007fd8:	4649      	mov	r1, r9
 8007fda:	4638      	mov	r0, r7
 8007fdc:	47c0      	blx	r8
 8007fde:	3001      	adds	r0, #1
 8007fe0:	d0e6      	beq.n	8007fb0 <_printf_common+0xa4>
 8007fe2:	3601      	adds	r6, #1
 8007fe4:	e7d9      	b.n	8007f9a <_printf_common+0x8e>
	...

08007fe8 <_printf_i>:
 8007fe8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007fec:	7e0f      	ldrb	r7, [r1, #24]
 8007fee:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007ff0:	2f78      	cmp	r7, #120	; 0x78
 8007ff2:	4691      	mov	r9, r2
 8007ff4:	4680      	mov	r8, r0
 8007ff6:	460c      	mov	r4, r1
 8007ff8:	469a      	mov	sl, r3
 8007ffa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007ffe:	d807      	bhi.n	8008010 <_printf_i+0x28>
 8008000:	2f62      	cmp	r7, #98	; 0x62
 8008002:	d80a      	bhi.n	800801a <_printf_i+0x32>
 8008004:	2f00      	cmp	r7, #0
 8008006:	f000 80d8 	beq.w	80081ba <_printf_i+0x1d2>
 800800a:	2f58      	cmp	r7, #88	; 0x58
 800800c:	f000 80a3 	beq.w	8008156 <_printf_i+0x16e>
 8008010:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008014:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008018:	e03a      	b.n	8008090 <_printf_i+0xa8>
 800801a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800801e:	2b15      	cmp	r3, #21
 8008020:	d8f6      	bhi.n	8008010 <_printf_i+0x28>
 8008022:	a101      	add	r1, pc, #4	; (adr r1, 8008028 <_printf_i+0x40>)
 8008024:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008028:	08008081 	.word	0x08008081
 800802c:	08008095 	.word	0x08008095
 8008030:	08008011 	.word	0x08008011
 8008034:	08008011 	.word	0x08008011
 8008038:	08008011 	.word	0x08008011
 800803c:	08008011 	.word	0x08008011
 8008040:	08008095 	.word	0x08008095
 8008044:	08008011 	.word	0x08008011
 8008048:	08008011 	.word	0x08008011
 800804c:	08008011 	.word	0x08008011
 8008050:	08008011 	.word	0x08008011
 8008054:	080081a1 	.word	0x080081a1
 8008058:	080080c5 	.word	0x080080c5
 800805c:	08008183 	.word	0x08008183
 8008060:	08008011 	.word	0x08008011
 8008064:	08008011 	.word	0x08008011
 8008068:	080081c3 	.word	0x080081c3
 800806c:	08008011 	.word	0x08008011
 8008070:	080080c5 	.word	0x080080c5
 8008074:	08008011 	.word	0x08008011
 8008078:	08008011 	.word	0x08008011
 800807c:	0800818b 	.word	0x0800818b
 8008080:	682b      	ldr	r3, [r5, #0]
 8008082:	1d1a      	adds	r2, r3, #4
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	602a      	str	r2, [r5, #0]
 8008088:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800808c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008090:	2301      	movs	r3, #1
 8008092:	e0a3      	b.n	80081dc <_printf_i+0x1f4>
 8008094:	6820      	ldr	r0, [r4, #0]
 8008096:	6829      	ldr	r1, [r5, #0]
 8008098:	0606      	lsls	r6, r0, #24
 800809a:	f101 0304 	add.w	r3, r1, #4
 800809e:	d50a      	bpl.n	80080b6 <_printf_i+0xce>
 80080a0:	680e      	ldr	r6, [r1, #0]
 80080a2:	602b      	str	r3, [r5, #0]
 80080a4:	2e00      	cmp	r6, #0
 80080a6:	da03      	bge.n	80080b0 <_printf_i+0xc8>
 80080a8:	232d      	movs	r3, #45	; 0x2d
 80080aa:	4276      	negs	r6, r6
 80080ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80080b0:	485e      	ldr	r0, [pc, #376]	; (800822c <_printf_i+0x244>)
 80080b2:	230a      	movs	r3, #10
 80080b4:	e019      	b.n	80080ea <_printf_i+0x102>
 80080b6:	680e      	ldr	r6, [r1, #0]
 80080b8:	602b      	str	r3, [r5, #0]
 80080ba:	f010 0f40 	tst.w	r0, #64	; 0x40
 80080be:	bf18      	it	ne
 80080c0:	b236      	sxthne	r6, r6
 80080c2:	e7ef      	b.n	80080a4 <_printf_i+0xbc>
 80080c4:	682b      	ldr	r3, [r5, #0]
 80080c6:	6820      	ldr	r0, [r4, #0]
 80080c8:	1d19      	adds	r1, r3, #4
 80080ca:	6029      	str	r1, [r5, #0]
 80080cc:	0601      	lsls	r1, r0, #24
 80080ce:	d501      	bpl.n	80080d4 <_printf_i+0xec>
 80080d0:	681e      	ldr	r6, [r3, #0]
 80080d2:	e002      	b.n	80080da <_printf_i+0xf2>
 80080d4:	0646      	lsls	r6, r0, #25
 80080d6:	d5fb      	bpl.n	80080d0 <_printf_i+0xe8>
 80080d8:	881e      	ldrh	r6, [r3, #0]
 80080da:	4854      	ldr	r0, [pc, #336]	; (800822c <_printf_i+0x244>)
 80080dc:	2f6f      	cmp	r7, #111	; 0x6f
 80080de:	bf0c      	ite	eq
 80080e0:	2308      	moveq	r3, #8
 80080e2:	230a      	movne	r3, #10
 80080e4:	2100      	movs	r1, #0
 80080e6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80080ea:	6865      	ldr	r5, [r4, #4]
 80080ec:	60a5      	str	r5, [r4, #8]
 80080ee:	2d00      	cmp	r5, #0
 80080f0:	bfa2      	ittt	ge
 80080f2:	6821      	ldrge	r1, [r4, #0]
 80080f4:	f021 0104 	bicge.w	r1, r1, #4
 80080f8:	6021      	strge	r1, [r4, #0]
 80080fa:	b90e      	cbnz	r6, 8008100 <_printf_i+0x118>
 80080fc:	2d00      	cmp	r5, #0
 80080fe:	d04d      	beq.n	800819c <_printf_i+0x1b4>
 8008100:	4615      	mov	r5, r2
 8008102:	fbb6 f1f3 	udiv	r1, r6, r3
 8008106:	fb03 6711 	mls	r7, r3, r1, r6
 800810a:	5dc7      	ldrb	r7, [r0, r7]
 800810c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008110:	4637      	mov	r7, r6
 8008112:	42bb      	cmp	r3, r7
 8008114:	460e      	mov	r6, r1
 8008116:	d9f4      	bls.n	8008102 <_printf_i+0x11a>
 8008118:	2b08      	cmp	r3, #8
 800811a:	d10b      	bne.n	8008134 <_printf_i+0x14c>
 800811c:	6823      	ldr	r3, [r4, #0]
 800811e:	07de      	lsls	r6, r3, #31
 8008120:	d508      	bpl.n	8008134 <_printf_i+0x14c>
 8008122:	6923      	ldr	r3, [r4, #16]
 8008124:	6861      	ldr	r1, [r4, #4]
 8008126:	4299      	cmp	r1, r3
 8008128:	bfde      	ittt	le
 800812a:	2330      	movle	r3, #48	; 0x30
 800812c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008130:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008134:	1b52      	subs	r2, r2, r5
 8008136:	6122      	str	r2, [r4, #16]
 8008138:	f8cd a000 	str.w	sl, [sp]
 800813c:	464b      	mov	r3, r9
 800813e:	aa03      	add	r2, sp, #12
 8008140:	4621      	mov	r1, r4
 8008142:	4640      	mov	r0, r8
 8008144:	f7ff fee2 	bl	8007f0c <_printf_common>
 8008148:	3001      	adds	r0, #1
 800814a:	d14c      	bne.n	80081e6 <_printf_i+0x1fe>
 800814c:	f04f 30ff 	mov.w	r0, #4294967295
 8008150:	b004      	add	sp, #16
 8008152:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008156:	4835      	ldr	r0, [pc, #212]	; (800822c <_printf_i+0x244>)
 8008158:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800815c:	6829      	ldr	r1, [r5, #0]
 800815e:	6823      	ldr	r3, [r4, #0]
 8008160:	f851 6b04 	ldr.w	r6, [r1], #4
 8008164:	6029      	str	r1, [r5, #0]
 8008166:	061d      	lsls	r5, r3, #24
 8008168:	d514      	bpl.n	8008194 <_printf_i+0x1ac>
 800816a:	07df      	lsls	r7, r3, #31
 800816c:	bf44      	itt	mi
 800816e:	f043 0320 	orrmi.w	r3, r3, #32
 8008172:	6023      	strmi	r3, [r4, #0]
 8008174:	b91e      	cbnz	r6, 800817e <_printf_i+0x196>
 8008176:	6823      	ldr	r3, [r4, #0]
 8008178:	f023 0320 	bic.w	r3, r3, #32
 800817c:	6023      	str	r3, [r4, #0]
 800817e:	2310      	movs	r3, #16
 8008180:	e7b0      	b.n	80080e4 <_printf_i+0xfc>
 8008182:	6823      	ldr	r3, [r4, #0]
 8008184:	f043 0320 	orr.w	r3, r3, #32
 8008188:	6023      	str	r3, [r4, #0]
 800818a:	2378      	movs	r3, #120	; 0x78
 800818c:	4828      	ldr	r0, [pc, #160]	; (8008230 <_printf_i+0x248>)
 800818e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008192:	e7e3      	b.n	800815c <_printf_i+0x174>
 8008194:	0659      	lsls	r1, r3, #25
 8008196:	bf48      	it	mi
 8008198:	b2b6      	uxthmi	r6, r6
 800819a:	e7e6      	b.n	800816a <_printf_i+0x182>
 800819c:	4615      	mov	r5, r2
 800819e:	e7bb      	b.n	8008118 <_printf_i+0x130>
 80081a0:	682b      	ldr	r3, [r5, #0]
 80081a2:	6826      	ldr	r6, [r4, #0]
 80081a4:	6961      	ldr	r1, [r4, #20]
 80081a6:	1d18      	adds	r0, r3, #4
 80081a8:	6028      	str	r0, [r5, #0]
 80081aa:	0635      	lsls	r5, r6, #24
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	d501      	bpl.n	80081b4 <_printf_i+0x1cc>
 80081b0:	6019      	str	r1, [r3, #0]
 80081b2:	e002      	b.n	80081ba <_printf_i+0x1d2>
 80081b4:	0670      	lsls	r0, r6, #25
 80081b6:	d5fb      	bpl.n	80081b0 <_printf_i+0x1c8>
 80081b8:	8019      	strh	r1, [r3, #0]
 80081ba:	2300      	movs	r3, #0
 80081bc:	6123      	str	r3, [r4, #16]
 80081be:	4615      	mov	r5, r2
 80081c0:	e7ba      	b.n	8008138 <_printf_i+0x150>
 80081c2:	682b      	ldr	r3, [r5, #0]
 80081c4:	1d1a      	adds	r2, r3, #4
 80081c6:	602a      	str	r2, [r5, #0]
 80081c8:	681d      	ldr	r5, [r3, #0]
 80081ca:	6862      	ldr	r2, [r4, #4]
 80081cc:	2100      	movs	r1, #0
 80081ce:	4628      	mov	r0, r5
 80081d0:	f7f8 f806 	bl	80001e0 <memchr>
 80081d4:	b108      	cbz	r0, 80081da <_printf_i+0x1f2>
 80081d6:	1b40      	subs	r0, r0, r5
 80081d8:	6060      	str	r0, [r4, #4]
 80081da:	6863      	ldr	r3, [r4, #4]
 80081dc:	6123      	str	r3, [r4, #16]
 80081de:	2300      	movs	r3, #0
 80081e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80081e4:	e7a8      	b.n	8008138 <_printf_i+0x150>
 80081e6:	6923      	ldr	r3, [r4, #16]
 80081e8:	462a      	mov	r2, r5
 80081ea:	4649      	mov	r1, r9
 80081ec:	4640      	mov	r0, r8
 80081ee:	47d0      	blx	sl
 80081f0:	3001      	adds	r0, #1
 80081f2:	d0ab      	beq.n	800814c <_printf_i+0x164>
 80081f4:	6823      	ldr	r3, [r4, #0]
 80081f6:	079b      	lsls	r3, r3, #30
 80081f8:	d413      	bmi.n	8008222 <_printf_i+0x23a>
 80081fa:	68e0      	ldr	r0, [r4, #12]
 80081fc:	9b03      	ldr	r3, [sp, #12]
 80081fe:	4298      	cmp	r0, r3
 8008200:	bfb8      	it	lt
 8008202:	4618      	movlt	r0, r3
 8008204:	e7a4      	b.n	8008150 <_printf_i+0x168>
 8008206:	2301      	movs	r3, #1
 8008208:	4632      	mov	r2, r6
 800820a:	4649      	mov	r1, r9
 800820c:	4640      	mov	r0, r8
 800820e:	47d0      	blx	sl
 8008210:	3001      	adds	r0, #1
 8008212:	d09b      	beq.n	800814c <_printf_i+0x164>
 8008214:	3501      	adds	r5, #1
 8008216:	68e3      	ldr	r3, [r4, #12]
 8008218:	9903      	ldr	r1, [sp, #12]
 800821a:	1a5b      	subs	r3, r3, r1
 800821c:	42ab      	cmp	r3, r5
 800821e:	dcf2      	bgt.n	8008206 <_printf_i+0x21e>
 8008220:	e7eb      	b.n	80081fa <_printf_i+0x212>
 8008222:	2500      	movs	r5, #0
 8008224:	f104 0619 	add.w	r6, r4, #25
 8008228:	e7f5      	b.n	8008216 <_printf_i+0x22e>
 800822a:	bf00      	nop
 800822c:	0800f1ae 	.word	0x0800f1ae
 8008230:	0800f1bf 	.word	0x0800f1bf

08008234 <_scanf_float>:
 8008234:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008238:	b087      	sub	sp, #28
 800823a:	4617      	mov	r7, r2
 800823c:	9303      	str	r3, [sp, #12]
 800823e:	688b      	ldr	r3, [r1, #8]
 8008240:	1e5a      	subs	r2, r3, #1
 8008242:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8008246:	bf83      	ittte	hi
 8008248:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800824c:	195b      	addhi	r3, r3, r5
 800824e:	9302      	strhi	r3, [sp, #8]
 8008250:	2300      	movls	r3, #0
 8008252:	bf86      	itte	hi
 8008254:	f240 135d 	movwhi	r3, #349	; 0x15d
 8008258:	608b      	strhi	r3, [r1, #8]
 800825a:	9302      	strls	r3, [sp, #8]
 800825c:	680b      	ldr	r3, [r1, #0]
 800825e:	468b      	mov	fp, r1
 8008260:	2500      	movs	r5, #0
 8008262:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8008266:	f84b 3b1c 	str.w	r3, [fp], #28
 800826a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800826e:	4680      	mov	r8, r0
 8008270:	460c      	mov	r4, r1
 8008272:	465e      	mov	r6, fp
 8008274:	46aa      	mov	sl, r5
 8008276:	46a9      	mov	r9, r5
 8008278:	9501      	str	r5, [sp, #4]
 800827a:	68a2      	ldr	r2, [r4, #8]
 800827c:	b152      	cbz	r2, 8008294 <_scanf_float+0x60>
 800827e:	683b      	ldr	r3, [r7, #0]
 8008280:	781b      	ldrb	r3, [r3, #0]
 8008282:	2b4e      	cmp	r3, #78	; 0x4e
 8008284:	d864      	bhi.n	8008350 <_scanf_float+0x11c>
 8008286:	2b40      	cmp	r3, #64	; 0x40
 8008288:	d83c      	bhi.n	8008304 <_scanf_float+0xd0>
 800828a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800828e:	b2c8      	uxtb	r0, r1
 8008290:	280e      	cmp	r0, #14
 8008292:	d93a      	bls.n	800830a <_scanf_float+0xd6>
 8008294:	f1b9 0f00 	cmp.w	r9, #0
 8008298:	d003      	beq.n	80082a2 <_scanf_float+0x6e>
 800829a:	6823      	ldr	r3, [r4, #0]
 800829c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80082a0:	6023      	str	r3, [r4, #0]
 80082a2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80082a6:	f1ba 0f01 	cmp.w	sl, #1
 80082aa:	f200 8113 	bhi.w	80084d4 <_scanf_float+0x2a0>
 80082ae:	455e      	cmp	r6, fp
 80082b0:	f200 8105 	bhi.w	80084be <_scanf_float+0x28a>
 80082b4:	2501      	movs	r5, #1
 80082b6:	4628      	mov	r0, r5
 80082b8:	b007      	add	sp, #28
 80082ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082be:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80082c2:	2a0d      	cmp	r2, #13
 80082c4:	d8e6      	bhi.n	8008294 <_scanf_float+0x60>
 80082c6:	a101      	add	r1, pc, #4	; (adr r1, 80082cc <_scanf_float+0x98>)
 80082c8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80082cc:	0800840b 	.word	0x0800840b
 80082d0:	08008295 	.word	0x08008295
 80082d4:	08008295 	.word	0x08008295
 80082d8:	08008295 	.word	0x08008295
 80082dc:	0800846b 	.word	0x0800846b
 80082e0:	08008443 	.word	0x08008443
 80082e4:	08008295 	.word	0x08008295
 80082e8:	08008295 	.word	0x08008295
 80082ec:	08008419 	.word	0x08008419
 80082f0:	08008295 	.word	0x08008295
 80082f4:	08008295 	.word	0x08008295
 80082f8:	08008295 	.word	0x08008295
 80082fc:	08008295 	.word	0x08008295
 8008300:	080083d1 	.word	0x080083d1
 8008304:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8008308:	e7db      	b.n	80082c2 <_scanf_float+0x8e>
 800830a:	290e      	cmp	r1, #14
 800830c:	d8c2      	bhi.n	8008294 <_scanf_float+0x60>
 800830e:	a001      	add	r0, pc, #4	; (adr r0, 8008314 <_scanf_float+0xe0>)
 8008310:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008314:	080083c3 	.word	0x080083c3
 8008318:	08008295 	.word	0x08008295
 800831c:	080083c3 	.word	0x080083c3
 8008320:	08008457 	.word	0x08008457
 8008324:	08008295 	.word	0x08008295
 8008328:	08008371 	.word	0x08008371
 800832c:	080083ad 	.word	0x080083ad
 8008330:	080083ad 	.word	0x080083ad
 8008334:	080083ad 	.word	0x080083ad
 8008338:	080083ad 	.word	0x080083ad
 800833c:	080083ad 	.word	0x080083ad
 8008340:	080083ad 	.word	0x080083ad
 8008344:	080083ad 	.word	0x080083ad
 8008348:	080083ad 	.word	0x080083ad
 800834c:	080083ad 	.word	0x080083ad
 8008350:	2b6e      	cmp	r3, #110	; 0x6e
 8008352:	d809      	bhi.n	8008368 <_scanf_float+0x134>
 8008354:	2b60      	cmp	r3, #96	; 0x60
 8008356:	d8b2      	bhi.n	80082be <_scanf_float+0x8a>
 8008358:	2b54      	cmp	r3, #84	; 0x54
 800835a:	d077      	beq.n	800844c <_scanf_float+0x218>
 800835c:	2b59      	cmp	r3, #89	; 0x59
 800835e:	d199      	bne.n	8008294 <_scanf_float+0x60>
 8008360:	2d07      	cmp	r5, #7
 8008362:	d197      	bne.n	8008294 <_scanf_float+0x60>
 8008364:	2508      	movs	r5, #8
 8008366:	e029      	b.n	80083bc <_scanf_float+0x188>
 8008368:	2b74      	cmp	r3, #116	; 0x74
 800836a:	d06f      	beq.n	800844c <_scanf_float+0x218>
 800836c:	2b79      	cmp	r3, #121	; 0x79
 800836e:	e7f6      	b.n	800835e <_scanf_float+0x12a>
 8008370:	6821      	ldr	r1, [r4, #0]
 8008372:	05c8      	lsls	r0, r1, #23
 8008374:	d51a      	bpl.n	80083ac <_scanf_float+0x178>
 8008376:	9b02      	ldr	r3, [sp, #8]
 8008378:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800837c:	6021      	str	r1, [r4, #0]
 800837e:	f109 0901 	add.w	r9, r9, #1
 8008382:	b11b      	cbz	r3, 800838c <_scanf_float+0x158>
 8008384:	3b01      	subs	r3, #1
 8008386:	3201      	adds	r2, #1
 8008388:	9302      	str	r3, [sp, #8]
 800838a:	60a2      	str	r2, [r4, #8]
 800838c:	68a3      	ldr	r3, [r4, #8]
 800838e:	3b01      	subs	r3, #1
 8008390:	60a3      	str	r3, [r4, #8]
 8008392:	6923      	ldr	r3, [r4, #16]
 8008394:	3301      	adds	r3, #1
 8008396:	6123      	str	r3, [r4, #16]
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	3b01      	subs	r3, #1
 800839c:	2b00      	cmp	r3, #0
 800839e:	607b      	str	r3, [r7, #4]
 80083a0:	f340 8084 	ble.w	80084ac <_scanf_float+0x278>
 80083a4:	683b      	ldr	r3, [r7, #0]
 80083a6:	3301      	adds	r3, #1
 80083a8:	603b      	str	r3, [r7, #0]
 80083aa:	e766      	b.n	800827a <_scanf_float+0x46>
 80083ac:	eb1a 0f05 	cmn.w	sl, r5
 80083b0:	f47f af70 	bne.w	8008294 <_scanf_float+0x60>
 80083b4:	6822      	ldr	r2, [r4, #0]
 80083b6:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80083ba:	6022      	str	r2, [r4, #0]
 80083bc:	f806 3b01 	strb.w	r3, [r6], #1
 80083c0:	e7e4      	b.n	800838c <_scanf_float+0x158>
 80083c2:	6822      	ldr	r2, [r4, #0]
 80083c4:	0610      	lsls	r0, r2, #24
 80083c6:	f57f af65 	bpl.w	8008294 <_scanf_float+0x60>
 80083ca:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80083ce:	e7f4      	b.n	80083ba <_scanf_float+0x186>
 80083d0:	f1ba 0f00 	cmp.w	sl, #0
 80083d4:	d10e      	bne.n	80083f4 <_scanf_float+0x1c0>
 80083d6:	f1b9 0f00 	cmp.w	r9, #0
 80083da:	d10e      	bne.n	80083fa <_scanf_float+0x1c6>
 80083dc:	6822      	ldr	r2, [r4, #0]
 80083de:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80083e2:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80083e6:	d108      	bne.n	80083fa <_scanf_float+0x1c6>
 80083e8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80083ec:	6022      	str	r2, [r4, #0]
 80083ee:	f04f 0a01 	mov.w	sl, #1
 80083f2:	e7e3      	b.n	80083bc <_scanf_float+0x188>
 80083f4:	f1ba 0f02 	cmp.w	sl, #2
 80083f8:	d055      	beq.n	80084a6 <_scanf_float+0x272>
 80083fa:	2d01      	cmp	r5, #1
 80083fc:	d002      	beq.n	8008404 <_scanf_float+0x1d0>
 80083fe:	2d04      	cmp	r5, #4
 8008400:	f47f af48 	bne.w	8008294 <_scanf_float+0x60>
 8008404:	3501      	adds	r5, #1
 8008406:	b2ed      	uxtb	r5, r5
 8008408:	e7d8      	b.n	80083bc <_scanf_float+0x188>
 800840a:	f1ba 0f01 	cmp.w	sl, #1
 800840e:	f47f af41 	bne.w	8008294 <_scanf_float+0x60>
 8008412:	f04f 0a02 	mov.w	sl, #2
 8008416:	e7d1      	b.n	80083bc <_scanf_float+0x188>
 8008418:	b97d      	cbnz	r5, 800843a <_scanf_float+0x206>
 800841a:	f1b9 0f00 	cmp.w	r9, #0
 800841e:	f47f af3c 	bne.w	800829a <_scanf_float+0x66>
 8008422:	6822      	ldr	r2, [r4, #0]
 8008424:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008428:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800842c:	f47f af39 	bne.w	80082a2 <_scanf_float+0x6e>
 8008430:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008434:	6022      	str	r2, [r4, #0]
 8008436:	2501      	movs	r5, #1
 8008438:	e7c0      	b.n	80083bc <_scanf_float+0x188>
 800843a:	2d03      	cmp	r5, #3
 800843c:	d0e2      	beq.n	8008404 <_scanf_float+0x1d0>
 800843e:	2d05      	cmp	r5, #5
 8008440:	e7de      	b.n	8008400 <_scanf_float+0x1cc>
 8008442:	2d02      	cmp	r5, #2
 8008444:	f47f af26 	bne.w	8008294 <_scanf_float+0x60>
 8008448:	2503      	movs	r5, #3
 800844a:	e7b7      	b.n	80083bc <_scanf_float+0x188>
 800844c:	2d06      	cmp	r5, #6
 800844e:	f47f af21 	bne.w	8008294 <_scanf_float+0x60>
 8008452:	2507      	movs	r5, #7
 8008454:	e7b2      	b.n	80083bc <_scanf_float+0x188>
 8008456:	6822      	ldr	r2, [r4, #0]
 8008458:	0591      	lsls	r1, r2, #22
 800845a:	f57f af1b 	bpl.w	8008294 <_scanf_float+0x60>
 800845e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8008462:	6022      	str	r2, [r4, #0]
 8008464:	f8cd 9004 	str.w	r9, [sp, #4]
 8008468:	e7a8      	b.n	80083bc <_scanf_float+0x188>
 800846a:	6822      	ldr	r2, [r4, #0]
 800846c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8008470:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8008474:	d006      	beq.n	8008484 <_scanf_float+0x250>
 8008476:	0550      	lsls	r0, r2, #21
 8008478:	f57f af0c 	bpl.w	8008294 <_scanf_float+0x60>
 800847c:	f1b9 0f00 	cmp.w	r9, #0
 8008480:	f43f af0f 	beq.w	80082a2 <_scanf_float+0x6e>
 8008484:	0591      	lsls	r1, r2, #22
 8008486:	bf58      	it	pl
 8008488:	9901      	ldrpl	r1, [sp, #4]
 800848a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800848e:	bf58      	it	pl
 8008490:	eba9 0101 	subpl.w	r1, r9, r1
 8008494:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8008498:	bf58      	it	pl
 800849a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800849e:	6022      	str	r2, [r4, #0]
 80084a0:	f04f 0900 	mov.w	r9, #0
 80084a4:	e78a      	b.n	80083bc <_scanf_float+0x188>
 80084a6:	f04f 0a03 	mov.w	sl, #3
 80084aa:	e787      	b.n	80083bc <_scanf_float+0x188>
 80084ac:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80084b0:	4639      	mov	r1, r7
 80084b2:	4640      	mov	r0, r8
 80084b4:	4798      	blx	r3
 80084b6:	2800      	cmp	r0, #0
 80084b8:	f43f aedf 	beq.w	800827a <_scanf_float+0x46>
 80084bc:	e6ea      	b.n	8008294 <_scanf_float+0x60>
 80084be:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80084c2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80084c6:	463a      	mov	r2, r7
 80084c8:	4640      	mov	r0, r8
 80084ca:	4798      	blx	r3
 80084cc:	6923      	ldr	r3, [r4, #16]
 80084ce:	3b01      	subs	r3, #1
 80084d0:	6123      	str	r3, [r4, #16]
 80084d2:	e6ec      	b.n	80082ae <_scanf_float+0x7a>
 80084d4:	1e6b      	subs	r3, r5, #1
 80084d6:	2b06      	cmp	r3, #6
 80084d8:	d825      	bhi.n	8008526 <_scanf_float+0x2f2>
 80084da:	2d02      	cmp	r5, #2
 80084dc:	d836      	bhi.n	800854c <_scanf_float+0x318>
 80084de:	455e      	cmp	r6, fp
 80084e0:	f67f aee8 	bls.w	80082b4 <_scanf_float+0x80>
 80084e4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80084e8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80084ec:	463a      	mov	r2, r7
 80084ee:	4640      	mov	r0, r8
 80084f0:	4798      	blx	r3
 80084f2:	6923      	ldr	r3, [r4, #16]
 80084f4:	3b01      	subs	r3, #1
 80084f6:	6123      	str	r3, [r4, #16]
 80084f8:	e7f1      	b.n	80084de <_scanf_float+0x2aa>
 80084fa:	9802      	ldr	r0, [sp, #8]
 80084fc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008500:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8008504:	9002      	str	r0, [sp, #8]
 8008506:	463a      	mov	r2, r7
 8008508:	4640      	mov	r0, r8
 800850a:	4798      	blx	r3
 800850c:	6923      	ldr	r3, [r4, #16]
 800850e:	3b01      	subs	r3, #1
 8008510:	6123      	str	r3, [r4, #16]
 8008512:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008516:	fa5f fa8a 	uxtb.w	sl, sl
 800851a:	f1ba 0f02 	cmp.w	sl, #2
 800851e:	d1ec      	bne.n	80084fa <_scanf_float+0x2c6>
 8008520:	3d03      	subs	r5, #3
 8008522:	b2ed      	uxtb	r5, r5
 8008524:	1b76      	subs	r6, r6, r5
 8008526:	6823      	ldr	r3, [r4, #0]
 8008528:	05da      	lsls	r2, r3, #23
 800852a:	d52f      	bpl.n	800858c <_scanf_float+0x358>
 800852c:	055b      	lsls	r3, r3, #21
 800852e:	d510      	bpl.n	8008552 <_scanf_float+0x31e>
 8008530:	455e      	cmp	r6, fp
 8008532:	f67f aebf 	bls.w	80082b4 <_scanf_float+0x80>
 8008536:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800853a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800853e:	463a      	mov	r2, r7
 8008540:	4640      	mov	r0, r8
 8008542:	4798      	blx	r3
 8008544:	6923      	ldr	r3, [r4, #16]
 8008546:	3b01      	subs	r3, #1
 8008548:	6123      	str	r3, [r4, #16]
 800854a:	e7f1      	b.n	8008530 <_scanf_float+0x2fc>
 800854c:	46aa      	mov	sl, r5
 800854e:	9602      	str	r6, [sp, #8]
 8008550:	e7df      	b.n	8008512 <_scanf_float+0x2de>
 8008552:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008556:	6923      	ldr	r3, [r4, #16]
 8008558:	2965      	cmp	r1, #101	; 0x65
 800855a:	f103 33ff 	add.w	r3, r3, #4294967295
 800855e:	f106 35ff 	add.w	r5, r6, #4294967295
 8008562:	6123      	str	r3, [r4, #16]
 8008564:	d00c      	beq.n	8008580 <_scanf_float+0x34c>
 8008566:	2945      	cmp	r1, #69	; 0x45
 8008568:	d00a      	beq.n	8008580 <_scanf_float+0x34c>
 800856a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800856e:	463a      	mov	r2, r7
 8008570:	4640      	mov	r0, r8
 8008572:	4798      	blx	r3
 8008574:	6923      	ldr	r3, [r4, #16]
 8008576:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800857a:	3b01      	subs	r3, #1
 800857c:	1eb5      	subs	r5, r6, #2
 800857e:	6123      	str	r3, [r4, #16]
 8008580:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008584:	463a      	mov	r2, r7
 8008586:	4640      	mov	r0, r8
 8008588:	4798      	blx	r3
 800858a:	462e      	mov	r6, r5
 800858c:	6825      	ldr	r5, [r4, #0]
 800858e:	f015 0510 	ands.w	r5, r5, #16
 8008592:	d159      	bne.n	8008648 <_scanf_float+0x414>
 8008594:	7035      	strb	r5, [r6, #0]
 8008596:	6823      	ldr	r3, [r4, #0]
 8008598:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800859c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80085a0:	d11b      	bne.n	80085da <_scanf_float+0x3a6>
 80085a2:	9b01      	ldr	r3, [sp, #4]
 80085a4:	454b      	cmp	r3, r9
 80085a6:	eba3 0209 	sub.w	r2, r3, r9
 80085aa:	d123      	bne.n	80085f4 <_scanf_float+0x3c0>
 80085ac:	2200      	movs	r2, #0
 80085ae:	4659      	mov	r1, fp
 80085b0:	4640      	mov	r0, r8
 80085b2:	f000 feaf 	bl	8009314 <_strtod_r>
 80085b6:	6822      	ldr	r2, [r4, #0]
 80085b8:	9b03      	ldr	r3, [sp, #12]
 80085ba:	f012 0f02 	tst.w	r2, #2
 80085be:	ec57 6b10 	vmov	r6, r7, d0
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	d021      	beq.n	800860a <_scanf_float+0x3d6>
 80085c6:	9903      	ldr	r1, [sp, #12]
 80085c8:	1d1a      	adds	r2, r3, #4
 80085ca:	600a      	str	r2, [r1, #0]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	e9c3 6700 	strd	r6, r7, [r3]
 80085d2:	68e3      	ldr	r3, [r4, #12]
 80085d4:	3301      	adds	r3, #1
 80085d6:	60e3      	str	r3, [r4, #12]
 80085d8:	e66d      	b.n	80082b6 <_scanf_float+0x82>
 80085da:	9b04      	ldr	r3, [sp, #16]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d0e5      	beq.n	80085ac <_scanf_float+0x378>
 80085e0:	9905      	ldr	r1, [sp, #20]
 80085e2:	230a      	movs	r3, #10
 80085e4:	462a      	mov	r2, r5
 80085e6:	3101      	adds	r1, #1
 80085e8:	4640      	mov	r0, r8
 80085ea:	f000 ff1b 	bl	8009424 <_strtol_r>
 80085ee:	9b04      	ldr	r3, [sp, #16]
 80085f0:	9e05      	ldr	r6, [sp, #20]
 80085f2:	1ac2      	subs	r2, r0, r3
 80085f4:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80085f8:	429e      	cmp	r6, r3
 80085fa:	bf28      	it	cs
 80085fc:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8008600:	4912      	ldr	r1, [pc, #72]	; (800864c <_scanf_float+0x418>)
 8008602:	4630      	mov	r0, r6
 8008604:	f000 f844 	bl	8008690 <siprintf>
 8008608:	e7d0      	b.n	80085ac <_scanf_float+0x378>
 800860a:	9903      	ldr	r1, [sp, #12]
 800860c:	f012 0f04 	tst.w	r2, #4
 8008610:	f103 0204 	add.w	r2, r3, #4
 8008614:	600a      	str	r2, [r1, #0]
 8008616:	d1d9      	bne.n	80085cc <_scanf_float+0x398>
 8008618:	f8d3 8000 	ldr.w	r8, [r3]
 800861c:	ee10 2a10 	vmov	r2, s0
 8008620:	ee10 0a10 	vmov	r0, s0
 8008624:	463b      	mov	r3, r7
 8008626:	4639      	mov	r1, r7
 8008628:	f7f8 fa80 	bl	8000b2c <__aeabi_dcmpun>
 800862c:	b128      	cbz	r0, 800863a <_scanf_float+0x406>
 800862e:	4808      	ldr	r0, [pc, #32]	; (8008650 <_scanf_float+0x41c>)
 8008630:	f000 f828 	bl	8008684 <nanf>
 8008634:	ed88 0a00 	vstr	s0, [r8]
 8008638:	e7cb      	b.n	80085d2 <_scanf_float+0x39e>
 800863a:	4630      	mov	r0, r6
 800863c:	4639      	mov	r1, r7
 800863e:	f7f8 fad3 	bl	8000be8 <__aeabi_d2f>
 8008642:	f8c8 0000 	str.w	r0, [r8]
 8008646:	e7c4      	b.n	80085d2 <_scanf_float+0x39e>
 8008648:	2500      	movs	r5, #0
 800864a:	e634      	b.n	80082b6 <_scanf_float+0x82>
 800864c:	0800f1d0 	.word	0x0800f1d0
 8008650:	0800f640 	.word	0x0800f640

08008654 <iprintf>:
 8008654:	b40f      	push	{r0, r1, r2, r3}
 8008656:	4b0a      	ldr	r3, [pc, #40]	; (8008680 <iprintf+0x2c>)
 8008658:	b513      	push	{r0, r1, r4, lr}
 800865a:	681c      	ldr	r4, [r3, #0]
 800865c:	b124      	cbz	r4, 8008668 <iprintf+0x14>
 800865e:	69a3      	ldr	r3, [r4, #24]
 8008660:	b913      	cbnz	r3, 8008668 <iprintf+0x14>
 8008662:	4620      	mov	r0, r4
 8008664:	f001 fdb2 	bl	800a1cc <__sinit>
 8008668:	ab05      	add	r3, sp, #20
 800866a:	9a04      	ldr	r2, [sp, #16]
 800866c:	68a1      	ldr	r1, [r4, #8]
 800866e:	9301      	str	r3, [sp, #4]
 8008670:	4620      	mov	r0, r4
 8008672:	f003 f925 	bl	800b8c0 <_vfiprintf_r>
 8008676:	b002      	add	sp, #8
 8008678:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800867c:	b004      	add	sp, #16
 800867e:	4770      	bx	lr
 8008680:	2000000c 	.word	0x2000000c

08008684 <nanf>:
 8008684:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800868c <nanf+0x8>
 8008688:	4770      	bx	lr
 800868a:	bf00      	nop
 800868c:	7fc00000 	.word	0x7fc00000

08008690 <siprintf>:
 8008690:	b40e      	push	{r1, r2, r3}
 8008692:	b500      	push	{lr}
 8008694:	b09c      	sub	sp, #112	; 0x70
 8008696:	ab1d      	add	r3, sp, #116	; 0x74
 8008698:	9002      	str	r0, [sp, #8]
 800869a:	9006      	str	r0, [sp, #24]
 800869c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80086a0:	4809      	ldr	r0, [pc, #36]	; (80086c8 <siprintf+0x38>)
 80086a2:	9107      	str	r1, [sp, #28]
 80086a4:	9104      	str	r1, [sp, #16]
 80086a6:	4909      	ldr	r1, [pc, #36]	; (80086cc <siprintf+0x3c>)
 80086a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80086ac:	9105      	str	r1, [sp, #20]
 80086ae:	6800      	ldr	r0, [r0, #0]
 80086b0:	9301      	str	r3, [sp, #4]
 80086b2:	a902      	add	r1, sp, #8
 80086b4:	f002 ffda 	bl	800b66c <_svfiprintf_r>
 80086b8:	9b02      	ldr	r3, [sp, #8]
 80086ba:	2200      	movs	r2, #0
 80086bc:	701a      	strb	r2, [r3, #0]
 80086be:	b01c      	add	sp, #112	; 0x70
 80086c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80086c4:	b003      	add	sp, #12
 80086c6:	4770      	bx	lr
 80086c8:	2000000c 	.word	0x2000000c
 80086cc:	ffff0208 	.word	0xffff0208

080086d0 <sulp>:
 80086d0:	b570      	push	{r4, r5, r6, lr}
 80086d2:	4604      	mov	r4, r0
 80086d4:	460d      	mov	r5, r1
 80086d6:	ec45 4b10 	vmov	d0, r4, r5
 80086da:	4616      	mov	r6, r2
 80086dc:	f002 fd24 	bl	800b128 <__ulp>
 80086e0:	ec51 0b10 	vmov	r0, r1, d0
 80086e4:	b17e      	cbz	r6, 8008706 <sulp+0x36>
 80086e6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80086ea:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	dd09      	ble.n	8008706 <sulp+0x36>
 80086f2:	051b      	lsls	r3, r3, #20
 80086f4:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80086f8:	2400      	movs	r4, #0
 80086fa:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80086fe:	4622      	mov	r2, r4
 8008700:	462b      	mov	r3, r5
 8008702:	f7f7 ff79 	bl	80005f8 <__aeabi_dmul>
 8008706:	bd70      	pop	{r4, r5, r6, pc}

08008708 <_strtod_l>:
 8008708:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800870c:	ed2d 8b02 	vpush	{d8}
 8008710:	b09d      	sub	sp, #116	; 0x74
 8008712:	461f      	mov	r7, r3
 8008714:	2300      	movs	r3, #0
 8008716:	9318      	str	r3, [sp, #96]	; 0x60
 8008718:	4ba2      	ldr	r3, [pc, #648]	; (80089a4 <_strtod_l+0x29c>)
 800871a:	9213      	str	r2, [sp, #76]	; 0x4c
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	9305      	str	r3, [sp, #20]
 8008720:	4604      	mov	r4, r0
 8008722:	4618      	mov	r0, r3
 8008724:	4688      	mov	r8, r1
 8008726:	f7f7 fd53 	bl	80001d0 <strlen>
 800872a:	f04f 0a00 	mov.w	sl, #0
 800872e:	4605      	mov	r5, r0
 8008730:	f04f 0b00 	mov.w	fp, #0
 8008734:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8008738:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800873a:	781a      	ldrb	r2, [r3, #0]
 800873c:	2a2b      	cmp	r2, #43	; 0x2b
 800873e:	d04e      	beq.n	80087de <_strtod_l+0xd6>
 8008740:	d83b      	bhi.n	80087ba <_strtod_l+0xb2>
 8008742:	2a0d      	cmp	r2, #13
 8008744:	d834      	bhi.n	80087b0 <_strtod_l+0xa8>
 8008746:	2a08      	cmp	r2, #8
 8008748:	d834      	bhi.n	80087b4 <_strtod_l+0xac>
 800874a:	2a00      	cmp	r2, #0
 800874c:	d03e      	beq.n	80087cc <_strtod_l+0xc4>
 800874e:	2300      	movs	r3, #0
 8008750:	930a      	str	r3, [sp, #40]	; 0x28
 8008752:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8008754:	7833      	ldrb	r3, [r6, #0]
 8008756:	2b30      	cmp	r3, #48	; 0x30
 8008758:	f040 80b0 	bne.w	80088bc <_strtod_l+0x1b4>
 800875c:	7873      	ldrb	r3, [r6, #1]
 800875e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008762:	2b58      	cmp	r3, #88	; 0x58
 8008764:	d168      	bne.n	8008838 <_strtod_l+0x130>
 8008766:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008768:	9301      	str	r3, [sp, #4]
 800876a:	ab18      	add	r3, sp, #96	; 0x60
 800876c:	9702      	str	r7, [sp, #8]
 800876e:	9300      	str	r3, [sp, #0]
 8008770:	4a8d      	ldr	r2, [pc, #564]	; (80089a8 <_strtod_l+0x2a0>)
 8008772:	ab19      	add	r3, sp, #100	; 0x64
 8008774:	a917      	add	r1, sp, #92	; 0x5c
 8008776:	4620      	mov	r0, r4
 8008778:	f001 fe2c 	bl	800a3d4 <__gethex>
 800877c:	f010 0707 	ands.w	r7, r0, #7
 8008780:	4605      	mov	r5, r0
 8008782:	d005      	beq.n	8008790 <_strtod_l+0x88>
 8008784:	2f06      	cmp	r7, #6
 8008786:	d12c      	bne.n	80087e2 <_strtod_l+0xda>
 8008788:	3601      	adds	r6, #1
 800878a:	2300      	movs	r3, #0
 800878c:	9617      	str	r6, [sp, #92]	; 0x5c
 800878e:	930a      	str	r3, [sp, #40]	; 0x28
 8008790:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008792:	2b00      	cmp	r3, #0
 8008794:	f040 8590 	bne.w	80092b8 <_strtod_l+0xbb0>
 8008798:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800879a:	b1eb      	cbz	r3, 80087d8 <_strtod_l+0xd0>
 800879c:	4652      	mov	r2, sl
 800879e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80087a2:	ec43 2b10 	vmov	d0, r2, r3
 80087a6:	b01d      	add	sp, #116	; 0x74
 80087a8:	ecbd 8b02 	vpop	{d8}
 80087ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087b0:	2a20      	cmp	r2, #32
 80087b2:	d1cc      	bne.n	800874e <_strtod_l+0x46>
 80087b4:	3301      	adds	r3, #1
 80087b6:	9317      	str	r3, [sp, #92]	; 0x5c
 80087b8:	e7be      	b.n	8008738 <_strtod_l+0x30>
 80087ba:	2a2d      	cmp	r2, #45	; 0x2d
 80087bc:	d1c7      	bne.n	800874e <_strtod_l+0x46>
 80087be:	2201      	movs	r2, #1
 80087c0:	920a      	str	r2, [sp, #40]	; 0x28
 80087c2:	1c5a      	adds	r2, r3, #1
 80087c4:	9217      	str	r2, [sp, #92]	; 0x5c
 80087c6:	785b      	ldrb	r3, [r3, #1]
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d1c2      	bne.n	8008752 <_strtod_l+0x4a>
 80087cc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80087ce:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	f040 856e 	bne.w	80092b4 <_strtod_l+0xbac>
 80087d8:	4652      	mov	r2, sl
 80087da:	465b      	mov	r3, fp
 80087dc:	e7e1      	b.n	80087a2 <_strtod_l+0x9a>
 80087de:	2200      	movs	r2, #0
 80087e0:	e7ee      	b.n	80087c0 <_strtod_l+0xb8>
 80087e2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80087e4:	b13a      	cbz	r2, 80087f6 <_strtod_l+0xee>
 80087e6:	2135      	movs	r1, #53	; 0x35
 80087e8:	a81a      	add	r0, sp, #104	; 0x68
 80087ea:	f002 fda8 	bl	800b33e <__copybits>
 80087ee:	9918      	ldr	r1, [sp, #96]	; 0x60
 80087f0:	4620      	mov	r0, r4
 80087f2:	f002 f967 	bl	800aac4 <_Bfree>
 80087f6:	3f01      	subs	r7, #1
 80087f8:	2f04      	cmp	r7, #4
 80087fa:	d806      	bhi.n	800880a <_strtod_l+0x102>
 80087fc:	e8df f007 	tbb	[pc, r7]
 8008800:	1714030a 	.word	0x1714030a
 8008804:	0a          	.byte	0x0a
 8008805:	00          	.byte	0x00
 8008806:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800880a:	0728      	lsls	r0, r5, #28
 800880c:	d5c0      	bpl.n	8008790 <_strtod_l+0x88>
 800880e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8008812:	e7bd      	b.n	8008790 <_strtod_l+0x88>
 8008814:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8008818:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800881a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800881e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8008822:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008826:	e7f0      	b.n	800880a <_strtod_l+0x102>
 8008828:	f8df b180 	ldr.w	fp, [pc, #384]	; 80089ac <_strtod_l+0x2a4>
 800882c:	e7ed      	b.n	800880a <_strtod_l+0x102>
 800882e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8008832:	f04f 3aff 	mov.w	sl, #4294967295
 8008836:	e7e8      	b.n	800880a <_strtod_l+0x102>
 8008838:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800883a:	1c5a      	adds	r2, r3, #1
 800883c:	9217      	str	r2, [sp, #92]	; 0x5c
 800883e:	785b      	ldrb	r3, [r3, #1]
 8008840:	2b30      	cmp	r3, #48	; 0x30
 8008842:	d0f9      	beq.n	8008838 <_strtod_l+0x130>
 8008844:	2b00      	cmp	r3, #0
 8008846:	d0a3      	beq.n	8008790 <_strtod_l+0x88>
 8008848:	2301      	movs	r3, #1
 800884a:	f04f 0900 	mov.w	r9, #0
 800884e:	9304      	str	r3, [sp, #16]
 8008850:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008852:	9308      	str	r3, [sp, #32]
 8008854:	f8cd 901c 	str.w	r9, [sp, #28]
 8008858:	464f      	mov	r7, r9
 800885a:	220a      	movs	r2, #10
 800885c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800885e:	7806      	ldrb	r6, [r0, #0]
 8008860:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8008864:	b2d9      	uxtb	r1, r3
 8008866:	2909      	cmp	r1, #9
 8008868:	d92a      	bls.n	80088c0 <_strtod_l+0x1b8>
 800886a:	9905      	ldr	r1, [sp, #20]
 800886c:	462a      	mov	r2, r5
 800886e:	f003 f9b2 	bl	800bbd6 <strncmp>
 8008872:	b398      	cbz	r0, 80088dc <_strtod_l+0x1d4>
 8008874:	2000      	movs	r0, #0
 8008876:	4632      	mov	r2, r6
 8008878:	463d      	mov	r5, r7
 800887a:	9005      	str	r0, [sp, #20]
 800887c:	4603      	mov	r3, r0
 800887e:	2a65      	cmp	r2, #101	; 0x65
 8008880:	d001      	beq.n	8008886 <_strtod_l+0x17e>
 8008882:	2a45      	cmp	r2, #69	; 0x45
 8008884:	d118      	bne.n	80088b8 <_strtod_l+0x1b0>
 8008886:	b91d      	cbnz	r5, 8008890 <_strtod_l+0x188>
 8008888:	9a04      	ldr	r2, [sp, #16]
 800888a:	4302      	orrs	r2, r0
 800888c:	d09e      	beq.n	80087cc <_strtod_l+0xc4>
 800888e:	2500      	movs	r5, #0
 8008890:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8008894:	f108 0201 	add.w	r2, r8, #1
 8008898:	9217      	str	r2, [sp, #92]	; 0x5c
 800889a:	f898 2001 	ldrb.w	r2, [r8, #1]
 800889e:	2a2b      	cmp	r2, #43	; 0x2b
 80088a0:	d075      	beq.n	800898e <_strtod_l+0x286>
 80088a2:	2a2d      	cmp	r2, #45	; 0x2d
 80088a4:	d07b      	beq.n	800899e <_strtod_l+0x296>
 80088a6:	f04f 0c00 	mov.w	ip, #0
 80088aa:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80088ae:	2909      	cmp	r1, #9
 80088b0:	f240 8082 	bls.w	80089b8 <_strtod_l+0x2b0>
 80088b4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80088b8:	2600      	movs	r6, #0
 80088ba:	e09d      	b.n	80089f8 <_strtod_l+0x2f0>
 80088bc:	2300      	movs	r3, #0
 80088be:	e7c4      	b.n	800884a <_strtod_l+0x142>
 80088c0:	2f08      	cmp	r7, #8
 80088c2:	bfd8      	it	le
 80088c4:	9907      	ldrle	r1, [sp, #28]
 80088c6:	f100 0001 	add.w	r0, r0, #1
 80088ca:	bfda      	itte	le
 80088cc:	fb02 3301 	mlale	r3, r2, r1, r3
 80088d0:	9307      	strle	r3, [sp, #28]
 80088d2:	fb02 3909 	mlagt	r9, r2, r9, r3
 80088d6:	3701      	adds	r7, #1
 80088d8:	9017      	str	r0, [sp, #92]	; 0x5c
 80088da:	e7bf      	b.n	800885c <_strtod_l+0x154>
 80088dc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80088de:	195a      	adds	r2, r3, r5
 80088e0:	9217      	str	r2, [sp, #92]	; 0x5c
 80088e2:	5d5a      	ldrb	r2, [r3, r5]
 80088e4:	2f00      	cmp	r7, #0
 80088e6:	d037      	beq.n	8008958 <_strtod_l+0x250>
 80088e8:	9005      	str	r0, [sp, #20]
 80088ea:	463d      	mov	r5, r7
 80088ec:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80088f0:	2b09      	cmp	r3, #9
 80088f2:	d912      	bls.n	800891a <_strtod_l+0x212>
 80088f4:	2301      	movs	r3, #1
 80088f6:	e7c2      	b.n	800887e <_strtod_l+0x176>
 80088f8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80088fa:	1c5a      	adds	r2, r3, #1
 80088fc:	9217      	str	r2, [sp, #92]	; 0x5c
 80088fe:	785a      	ldrb	r2, [r3, #1]
 8008900:	3001      	adds	r0, #1
 8008902:	2a30      	cmp	r2, #48	; 0x30
 8008904:	d0f8      	beq.n	80088f8 <_strtod_l+0x1f0>
 8008906:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800890a:	2b08      	cmp	r3, #8
 800890c:	f200 84d9 	bhi.w	80092c2 <_strtod_l+0xbba>
 8008910:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008912:	9005      	str	r0, [sp, #20]
 8008914:	2000      	movs	r0, #0
 8008916:	9308      	str	r3, [sp, #32]
 8008918:	4605      	mov	r5, r0
 800891a:	3a30      	subs	r2, #48	; 0x30
 800891c:	f100 0301 	add.w	r3, r0, #1
 8008920:	d014      	beq.n	800894c <_strtod_l+0x244>
 8008922:	9905      	ldr	r1, [sp, #20]
 8008924:	4419      	add	r1, r3
 8008926:	9105      	str	r1, [sp, #20]
 8008928:	462b      	mov	r3, r5
 800892a:	eb00 0e05 	add.w	lr, r0, r5
 800892e:	210a      	movs	r1, #10
 8008930:	4573      	cmp	r3, lr
 8008932:	d113      	bne.n	800895c <_strtod_l+0x254>
 8008934:	182b      	adds	r3, r5, r0
 8008936:	2b08      	cmp	r3, #8
 8008938:	f105 0501 	add.w	r5, r5, #1
 800893c:	4405      	add	r5, r0
 800893e:	dc1c      	bgt.n	800897a <_strtod_l+0x272>
 8008940:	9907      	ldr	r1, [sp, #28]
 8008942:	230a      	movs	r3, #10
 8008944:	fb03 2301 	mla	r3, r3, r1, r2
 8008948:	9307      	str	r3, [sp, #28]
 800894a:	2300      	movs	r3, #0
 800894c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800894e:	1c51      	adds	r1, r2, #1
 8008950:	9117      	str	r1, [sp, #92]	; 0x5c
 8008952:	7852      	ldrb	r2, [r2, #1]
 8008954:	4618      	mov	r0, r3
 8008956:	e7c9      	b.n	80088ec <_strtod_l+0x1e4>
 8008958:	4638      	mov	r0, r7
 800895a:	e7d2      	b.n	8008902 <_strtod_l+0x1fa>
 800895c:	2b08      	cmp	r3, #8
 800895e:	dc04      	bgt.n	800896a <_strtod_l+0x262>
 8008960:	9e07      	ldr	r6, [sp, #28]
 8008962:	434e      	muls	r6, r1
 8008964:	9607      	str	r6, [sp, #28]
 8008966:	3301      	adds	r3, #1
 8008968:	e7e2      	b.n	8008930 <_strtod_l+0x228>
 800896a:	f103 0c01 	add.w	ip, r3, #1
 800896e:	f1bc 0f10 	cmp.w	ip, #16
 8008972:	bfd8      	it	le
 8008974:	fb01 f909 	mulle.w	r9, r1, r9
 8008978:	e7f5      	b.n	8008966 <_strtod_l+0x25e>
 800897a:	2d10      	cmp	r5, #16
 800897c:	bfdc      	itt	le
 800897e:	230a      	movle	r3, #10
 8008980:	fb03 2909 	mlale	r9, r3, r9, r2
 8008984:	e7e1      	b.n	800894a <_strtod_l+0x242>
 8008986:	2300      	movs	r3, #0
 8008988:	9305      	str	r3, [sp, #20]
 800898a:	2301      	movs	r3, #1
 800898c:	e77c      	b.n	8008888 <_strtod_l+0x180>
 800898e:	f04f 0c00 	mov.w	ip, #0
 8008992:	f108 0202 	add.w	r2, r8, #2
 8008996:	9217      	str	r2, [sp, #92]	; 0x5c
 8008998:	f898 2002 	ldrb.w	r2, [r8, #2]
 800899c:	e785      	b.n	80088aa <_strtod_l+0x1a2>
 800899e:	f04f 0c01 	mov.w	ip, #1
 80089a2:	e7f6      	b.n	8008992 <_strtod_l+0x28a>
 80089a4:	0800f484 	.word	0x0800f484
 80089a8:	0800f1d8 	.word	0x0800f1d8
 80089ac:	7ff00000 	.word	0x7ff00000
 80089b0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80089b2:	1c51      	adds	r1, r2, #1
 80089b4:	9117      	str	r1, [sp, #92]	; 0x5c
 80089b6:	7852      	ldrb	r2, [r2, #1]
 80089b8:	2a30      	cmp	r2, #48	; 0x30
 80089ba:	d0f9      	beq.n	80089b0 <_strtod_l+0x2a8>
 80089bc:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80089c0:	2908      	cmp	r1, #8
 80089c2:	f63f af79 	bhi.w	80088b8 <_strtod_l+0x1b0>
 80089c6:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80089ca:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80089cc:	9206      	str	r2, [sp, #24]
 80089ce:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80089d0:	1c51      	adds	r1, r2, #1
 80089d2:	9117      	str	r1, [sp, #92]	; 0x5c
 80089d4:	7852      	ldrb	r2, [r2, #1]
 80089d6:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 80089da:	2e09      	cmp	r6, #9
 80089dc:	d937      	bls.n	8008a4e <_strtod_l+0x346>
 80089de:	9e06      	ldr	r6, [sp, #24]
 80089e0:	1b89      	subs	r1, r1, r6
 80089e2:	2908      	cmp	r1, #8
 80089e4:	f644 661f 	movw	r6, #19999	; 0x4e1f
 80089e8:	dc02      	bgt.n	80089f0 <_strtod_l+0x2e8>
 80089ea:	4576      	cmp	r6, lr
 80089ec:	bfa8      	it	ge
 80089ee:	4676      	movge	r6, lr
 80089f0:	f1bc 0f00 	cmp.w	ip, #0
 80089f4:	d000      	beq.n	80089f8 <_strtod_l+0x2f0>
 80089f6:	4276      	negs	r6, r6
 80089f8:	2d00      	cmp	r5, #0
 80089fa:	d14d      	bne.n	8008a98 <_strtod_l+0x390>
 80089fc:	9904      	ldr	r1, [sp, #16]
 80089fe:	4301      	orrs	r1, r0
 8008a00:	f47f aec6 	bne.w	8008790 <_strtod_l+0x88>
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	f47f aee1 	bne.w	80087cc <_strtod_l+0xc4>
 8008a0a:	2a69      	cmp	r2, #105	; 0x69
 8008a0c:	d027      	beq.n	8008a5e <_strtod_l+0x356>
 8008a0e:	dc24      	bgt.n	8008a5a <_strtod_l+0x352>
 8008a10:	2a49      	cmp	r2, #73	; 0x49
 8008a12:	d024      	beq.n	8008a5e <_strtod_l+0x356>
 8008a14:	2a4e      	cmp	r2, #78	; 0x4e
 8008a16:	f47f aed9 	bne.w	80087cc <_strtod_l+0xc4>
 8008a1a:	499f      	ldr	r1, [pc, #636]	; (8008c98 <_strtod_l+0x590>)
 8008a1c:	a817      	add	r0, sp, #92	; 0x5c
 8008a1e:	f001 ff31 	bl	800a884 <__match>
 8008a22:	2800      	cmp	r0, #0
 8008a24:	f43f aed2 	beq.w	80087cc <_strtod_l+0xc4>
 8008a28:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008a2a:	781b      	ldrb	r3, [r3, #0]
 8008a2c:	2b28      	cmp	r3, #40	; 0x28
 8008a2e:	d12d      	bne.n	8008a8c <_strtod_l+0x384>
 8008a30:	499a      	ldr	r1, [pc, #616]	; (8008c9c <_strtod_l+0x594>)
 8008a32:	aa1a      	add	r2, sp, #104	; 0x68
 8008a34:	a817      	add	r0, sp, #92	; 0x5c
 8008a36:	f001 ff39 	bl	800a8ac <__hexnan>
 8008a3a:	2805      	cmp	r0, #5
 8008a3c:	d126      	bne.n	8008a8c <_strtod_l+0x384>
 8008a3e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008a40:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8008a44:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8008a48:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8008a4c:	e6a0      	b.n	8008790 <_strtod_l+0x88>
 8008a4e:	210a      	movs	r1, #10
 8008a50:	fb01 2e0e 	mla	lr, r1, lr, r2
 8008a54:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8008a58:	e7b9      	b.n	80089ce <_strtod_l+0x2c6>
 8008a5a:	2a6e      	cmp	r2, #110	; 0x6e
 8008a5c:	e7db      	b.n	8008a16 <_strtod_l+0x30e>
 8008a5e:	4990      	ldr	r1, [pc, #576]	; (8008ca0 <_strtod_l+0x598>)
 8008a60:	a817      	add	r0, sp, #92	; 0x5c
 8008a62:	f001 ff0f 	bl	800a884 <__match>
 8008a66:	2800      	cmp	r0, #0
 8008a68:	f43f aeb0 	beq.w	80087cc <_strtod_l+0xc4>
 8008a6c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008a6e:	498d      	ldr	r1, [pc, #564]	; (8008ca4 <_strtod_l+0x59c>)
 8008a70:	3b01      	subs	r3, #1
 8008a72:	a817      	add	r0, sp, #92	; 0x5c
 8008a74:	9317      	str	r3, [sp, #92]	; 0x5c
 8008a76:	f001 ff05 	bl	800a884 <__match>
 8008a7a:	b910      	cbnz	r0, 8008a82 <_strtod_l+0x37a>
 8008a7c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008a7e:	3301      	adds	r3, #1
 8008a80:	9317      	str	r3, [sp, #92]	; 0x5c
 8008a82:	f8df b230 	ldr.w	fp, [pc, #560]	; 8008cb4 <_strtod_l+0x5ac>
 8008a86:	f04f 0a00 	mov.w	sl, #0
 8008a8a:	e681      	b.n	8008790 <_strtod_l+0x88>
 8008a8c:	4886      	ldr	r0, [pc, #536]	; (8008ca8 <_strtod_l+0x5a0>)
 8008a8e:	f003 f847 	bl	800bb20 <nan>
 8008a92:	ec5b ab10 	vmov	sl, fp, d0
 8008a96:	e67b      	b.n	8008790 <_strtod_l+0x88>
 8008a98:	9b05      	ldr	r3, [sp, #20]
 8008a9a:	9807      	ldr	r0, [sp, #28]
 8008a9c:	1af3      	subs	r3, r6, r3
 8008a9e:	2f00      	cmp	r7, #0
 8008aa0:	bf08      	it	eq
 8008aa2:	462f      	moveq	r7, r5
 8008aa4:	2d10      	cmp	r5, #16
 8008aa6:	9306      	str	r3, [sp, #24]
 8008aa8:	46a8      	mov	r8, r5
 8008aaa:	bfa8      	it	ge
 8008aac:	f04f 0810 	movge.w	r8, #16
 8008ab0:	f7f7 fd28 	bl	8000504 <__aeabi_ui2d>
 8008ab4:	2d09      	cmp	r5, #9
 8008ab6:	4682      	mov	sl, r0
 8008ab8:	468b      	mov	fp, r1
 8008aba:	dd13      	ble.n	8008ae4 <_strtod_l+0x3dc>
 8008abc:	4b7b      	ldr	r3, [pc, #492]	; (8008cac <_strtod_l+0x5a4>)
 8008abe:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8008ac2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8008ac6:	f7f7 fd97 	bl	80005f8 <__aeabi_dmul>
 8008aca:	4682      	mov	sl, r0
 8008acc:	4648      	mov	r0, r9
 8008ace:	468b      	mov	fp, r1
 8008ad0:	f7f7 fd18 	bl	8000504 <__aeabi_ui2d>
 8008ad4:	4602      	mov	r2, r0
 8008ad6:	460b      	mov	r3, r1
 8008ad8:	4650      	mov	r0, sl
 8008ada:	4659      	mov	r1, fp
 8008adc:	f7f7 fbd6 	bl	800028c <__adddf3>
 8008ae0:	4682      	mov	sl, r0
 8008ae2:	468b      	mov	fp, r1
 8008ae4:	2d0f      	cmp	r5, #15
 8008ae6:	dc38      	bgt.n	8008b5a <_strtod_l+0x452>
 8008ae8:	9b06      	ldr	r3, [sp, #24]
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	f43f ae50 	beq.w	8008790 <_strtod_l+0x88>
 8008af0:	dd24      	ble.n	8008b3c <_strtod_l+0x434>
 8008af2:	2b16      	cmp	r3, #22
 8008af4:	dc0b      	bgt.n	8008b0e <_strtod_l+0x406>
 8008af6:	496d      	ldr	r1, [pc, #436]	; (8008cac <_strtod_l+0x5a4>)
 8008af8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008afc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b00:	4652      	mov	r2, sl
 8008b02:	465b      	mov	r3, fp
 8008b04:	f7f7 fd78 	bl	80005f8 <__aeabi_dmul>
 8008b08:	4682      	mov	sl, r0
 8008b0a:	468b      	mov	fp, r1
 8008b0c:	e640      	b.n	8008790 <_strtod_l+0x88>
 8008b0e:	9a06      	ldr	r2, [sp, #24]
 8008b10:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8008b14:	4293      	cmp	r3, r2
 8008b16:	db20      	blt.n	8008b5a <_strtod_l+0x452>
 8008b18:	4c64      	ldr	r4, [pc, #400]	; (8008cac <_strtod_l+0x5a4>)
 8008b1a:	f1c5 050f 	rsb	r5, r5, #15
 8008b1e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008b22:	4652      	mov	r2, sl
 8008b24:	465b      	mov	r3, fp
 8008b26:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b2a:	f7f7 fd65 	bl	80005f8 <__aeabi_dmul>
 8008b2e:	9b06      	ldr	r3, [sp, #24]
 8008b30:	1b5d      	subs	r5, r3, r5
 8008b32:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008b36:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008b3a:	e7e3      	b.n	8008b04 <_strtod_l+0x3fc>
 8008b3c:	9b06      	ldr	r3, [sp, #24]
 8008b3e:	3316      	adds	r3, #22
 8008b40:	db0b      	blt.n	8008b5a <_strtod_l+0x452>
 8008b42:	9b05      	ldr	r3, [sp, #20]
 8008b44:	1b9e      	subs	r6, r3, r6
 8008b46:	4b59      	ldr	r3, [pc, #356]	; (8008cac <_strtod_l+0x5a4>)
 8008b48:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8008b4c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008b50:	4650      	mov	r0, sl
 8008b52:	4659      	mov	r1, fp
 8008b54:	f7f7 fe7a 	bl	800084c <__aeabi_ddiv>
 8008b58:	e7d6      	b.n	8008b08 <_strtod_l+0x400>
 8008b5a:	9b06      	ldr	r3, [sp, #24]
 8008b5c:	eba5 0808 	sub.w	r8, r5, r8
 8008b60:	4498      	add	r8, r3
 8008b62:	f1b8 0f00 	cmp.w	r8, #0
 8008b66:	dd74      	ble.n	8008c52 <_strtod_l+0x54a>
 8008b68:	f018 030f 	ands.w	r3, r8, #15
 8008b6c:	d00a      	beq.n	8008b84 <_strtod_l+0x47c>
 8008b6e:	494f      	ldr	r1, [pc, #316]	; (8008cac <_strtod_l+0x5a4>)
 8008b70:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008b74:	4652      	mov	r2, sl
 8008b76:	465b      	mov	r3, fp
 8008b78:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b7c:	f7f7 fd3c 	bl	80005f8 <__aeabi_dmul>
 8008b80:	4682      	mov	sl, r0
 8008b82:	468b      	mov	fp, r1
 8008b84:	f038 080f 	bics.w	r8, r8, #15
 8008b88:	d04f      	beq.n	8008c2a <_strtod_l+0x522>
 8008b8a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8008b8e:	dd22      	ble.n	8008bd6 <_strtod_l+0x4ce>
 8008b90:	2500      	movs	r5, #0
 8008b92:	462e      	mov	r6, r5
 8008b94:	9507      	str	r5, [sp, #28]
 8008b96:	9505      	str	r5, [sp, #20]
 8008b98:	2322      	movs	r3, #34	; 0x22
 8008b9a:	f8df b118 	ldr.w	fp, [pc, #280]	; 8008cb4 <_strtod_l+0x5ac>
 8008b9e:	6023      	str	r3, [r4, #0]
 8008ba0:	f04f 0a00 	mov.w	sl, #0
 8008ba4:	9b07      	ldr	r3, [sp, #28]
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	f43f adf2 	beq.w	8008790 <_strtod_l+0x88>
 8008bac:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008bae:	4620      	mov	r0, r4
 8008bb0:	f001 ff88 	bl	800aac4 <_Bfree>
 8008bb4:	9905      	ldr	r1, [sp, #20]
 8008bb6:	4620      	mov	r0, r4
 8008bb8:	f001 ff84 	bl	800aac4 <_Bfree>
 8008bbc:	4631      	mov	r1, r6
 8008bbe:	4620      	mov	r0, r4
 8008bc0:	f001 ff80 	bl	800aac4 <_Bfree>
 8008bc4:	9907      	ldr	r1, [sp, #28]
 8008bc6:	4620      	mov	r0, r4
 8008bc8:	f001 ff7c 	bl	800aac4 <_Bfree>
 8008bcc:	4629      	mov	r1, r5
 8008bce:	4620      	mov	r0, r4
 8008bd0:	f001 ff78 	bl	800aac4 <_Bfree>
 8008bd4:	e5dc      	b.n	8008790 <_strtod_l+0x88>
 8008bd6:	4b36      	ldr	r3, [pc, #216]	; (8008cb0 <_strtod_l+0x5a8>)
 8008bd8:	9304      	str	r3, [sp, #16]
 8008bda:	2300      	movs	r3, #0
 8008bdc:	ea4f 1828 	mov.w	r8, r8, asr #4
 8008be0:	4650      	mov	r0, sl
 8008be2:	4659      	mov	r1, fp
 8008be4:	4699      	mov	r9, r3
 8008be6:	f1b8 0f01 	cmp.w	r8, #1
 8008bea:	dc21      	bgt.n	8008c30 <_strtod_l+0x528>
 8008bec:	b10b      	cbz	r3, 8008bf2 <_strtod_l+0x4ea>
 8008bee:	4682      	mov	sl, r0
 8008bf0:	468b      	mov	fp, r1
 8008bf2:	4b2f      	ldr	r3, [pc, #188]	; (8008cb0 <_strtod_l+0x5a8>)
 8008bf4:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8008bf8:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8008bfc:	4652      	mov	r2, sl
 8008bfe:	465b      	mov	r3, fp
 8008c00:	e9d9 0100 	ldrd	r0, r1, [r9]
 8008c04:	f7f7 fcf8 	bl	80005f8 <__aeabi_dmul>
 8008c08:	4b2a      	ldr	r3, [pc, #168]	; (8008cb4 <_strtod_l+0x5ac>)
 8008c0a:	460a      	mov	r2, r1
 8008c0c:	400b      	ands	r3, r1
 8008c0e:	492a      	ldr	r1, [pc, #168]	; (8008cb8 <_strtod_l+0x5b0>)
 8008c10:	428b      	cmp	r3, r1
 8008c12:	4682      	mov	sl, r0
 8008c14:	d8bc      	bhi.n	8008b90 <_strtod_l+0x488>
 8008c16:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8008c1a:	428b      	cmp	r3, r1
 8008c1c:	bf86      	itte	hi
 8008c1e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8008cbc <_strtod_l+0x5b4>
 8008c22:	f04f 3aff 	movhi.w	sl, #4294967295
 8008c26:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8008c2a:	2300      	movs	r3, #0
 8008c2c:	9304      	str	r3, [sp, #16]
 8008c2e:	e084      	b.n	8008d3a <_strtod_l+0x632>
 8008c30:	f018 0f01 	tst.w	r8, #1
 8008c34:	d005      	beq.n	8008c42 <_strtod_l+0x53a>
 8008c36:	9b04      	ldr	r3, [sp, #16]
 8008c38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c3c:	f7f7 fcdc 	bl	80005f8 <__aeabi_dmul>
 8008c40:	2301      	movs	r3, #1
 8008c42:	9a04      	ldr	r2, [sp, #16]
 8008c44:	3208      	adds	r2, #8
 8008c46:	f109 0901 	add.w	r9, r9, #1
 8008c4a:	ea4f 0868 	mov.w	r8, r8, asr #1
 8008c4e:	9204      	str	r2, [sp, #16]
 8008c50:	e7c9      	b.n	8008be6 <_strtod_l+0x4de>
 8008c52:	d0ea      	beq.n	8008c2a <_strtod_l+0x522>
 8008c54:	f1c8 0800 	rsb	r8, r8, #0
 8008c58:	f018 020f 	ands.w	r2, r8, #15
 8008c5c:	d00a      	beq.n	8008c74 <_strtod_l+0x56c>
 8008c5e:	4b13      	ldr	r3, [pc, #76]	; (8008cac <_strtod_l+0x5a4>)
 8008c60:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008c64:	4650      	mov	r0, sl
 8008c66:	4659      	mov	r1, fp
 8008c68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c6c:	f7f7 fdee 	bl	800084c <__aeabi_ddiv>
 8008c70:	4682      	mov	sl, r0
 8008c72:	468b      	mov	fp, r1
 8008c74:	ea5f 1828 	movs.w	r8, r8, asr #4
 8008c78:	d0d7      	beq.n	8008c2a <_strtod_l+0x522>
 8008c7a:	f1b8 0f1f 	cmp.w	r8, #31
 8008c7e:	dd1f      	ble.n	8008cc0 <_strtod_l+0x5b8>
 8008c80:	2500      	movs	r5, #0
 8008c82:	462e      	mov	r6, r5
 8008c84:	9507      	str	r5, [sp, #28]
 8008c86:	9505      	str	r5, [sp, #20]
 8008c88:	2322      	movs	r3, #34	; 0x22
 8008c8a:	f04f 0a00 	mov.w	sl, #0
 8008c8e:	f04f 0b00 	mov.w	fp, #0
 8008c92:	6023      	str	r3, [r4, #0]
 8008c94:	e786      	b.n	8008ba4 <_strtod_l+0x49c>
 8008c96:	bf00      	nop
 8008c98:	0800f1a9 	.word	0x0800f1a9
 8008c9c:	0800f1ec 	.word	0x0800f1ec
 8008ca0:	0800f1a1 	.word	0x0800f1a1
 8008ca4:	0800f32c 	.word	0x0800f32c
 8008ca8:	0800f640 	.word	0x0800f640
 8008cac:	0800f520 	.word	0x0800f520
 8008cb0:	0800f4f8 	.word	0x0800f4f8
 8008cb4:	7ff00000 	.word	0x7ff00000
 8008cb8:	7ca00000 	.word	0x7ca00000
 8008cbc:	7fefffff 	.word	0x7fefffff
 8008cc0:	f018 0310 	ands.w	r3, r8, #16
 8008cc4:	bf18      	it	ne
 8008cc6:	236a      	movne	r3, #106	; 0x6a
 8008cc8:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8009078 <_strtod_l+0x970>
 8008ccc:	9304      	str	r3, [sp, #16]
 8008cce:	4650      	mov	r0, sl
 8008cd0:	4659      	mov	r1, fp
 8008cd2:	2300      	movs	r3, #0
 8008cd4:	f018 0f01 	tst.w	r8, #1
 8008cd8:	d004      	beq.n	8008ce4 <_strtod_l+0x5dc>
 8008cda:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008cde:	f7f7 fc8b 	bl	80005f8 <__aeabi_dmul>
 8008ce2:	2301      	movs	r3, #1
 8008ce4:	ea5f 0868 	movs.w	r8, r8, asr #1
 8008ce8:	f109 0908 	add.w	r9, r9, #8
 8008cec:	d1f2      	bne.n	8008cd4 <_strtod_l+0x5cc>
 8008cee:	b10b      	cbz	r3, 8008cf4 <_strtod_l+0x5ec>
 8008cf0:	4682      	mov	sl, r0
 8008cf2:	468b      	mov	fp, r1
 8008cf4:	9b04      	ldr	r3, [sp, #16]
 8008cf6:	b1c3      	cbz	r3, 8008d2a <_strtod_l+0x622>
 8008cf8:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008cfc:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	4659      	mov	r1, fp
 8008d04:	dd11      	ble.n	8008d2a <_strtod_l+0x622>
 8008d06:	2b1f      	cmp	r3, #31
 8008d08:	f340 8124 	ble.w	8008f54 <_strtod_l+0x84c>
 8008d0c:	2b34      	cmp	r3, #52	; 0x34
 8008d0e:	bfde      	ittt	le
 8008d10:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8008d14:	f04f 33ff 	movle.w	r3, #4294967295
 8008d18:	fa03 f202 	lslle.w	r2, r3, r2
 8008d1c:	f04f 0a00 	mov.w	sl, #0
 8008d20:	bfcc      	ite	gt
 8008d22:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8008d26:	ea02 0b01 	andle.w	fp, r2, r1
 8008d2a:	2200      	movs	r2, #0
 8008d2c:	2300      	movs	r3, #0
 8008d2e:	4650      	mov	r0, sl
 8008d30:	4659      	mov	r1, fp
 8008d32:	f7f7 fec9 	bl	8000ac8 <__aeabi_dcmpeq>
 8008d36:	2800      	cmp	r0, #0
 8008d38:	d1a2      	bne.n	8008c80 <_strtod_l+0x578>
 8008d3a:	9b07      	ldr	r3, [sp, #28]
 8008d3c:	9300      	str	r3, [sp, #0]
 8008d3e:	9908      	ldr	r1, [sp, #32]
 8008d40:	462b      	mov	r3, r5
 8008d42:	463a      	mov	r2, r7
 8008d44:	4620      	mov	r0, r4
 8008d46:	f001 ff25 	bl	800ab94 <__s2b>
 8008d4a:	9007      	str	r0, [sp, #28]
 8008d4c:	2800      	cmp	r0, #0
 8008d4e:	f43f af1f 	beq.w	8008b90 <_strtod_l+0x488>
 8008d52:	9b05      	ldr	r3, [sp, #20]
 8008d54:	1b9e      	subs	r6, r3, r6
 8008d56:	9b06      	ldr	r3, [sp, #24]
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	bfb4      	ite	lt
 8008d5c:	4633      	movlt	r3, r6
 8008d5e:	2300      	movge	r3, #0
 8008d60:	930c      	str	r3, [sp, #48]	; 0x30
 8008d62:	9b06      	ldr	r3, [sp, #24]
 8008d64:	2500      	movs	r5, #0
 8008d66:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8008d6a:	9312      	str	r3, [sp, #72]	; 0x48
 8008d6c:	462e      	mov	r6, r5
 8008d6e:	9b07      	ldr	r3, [sp, #28]
 8008d70:	4620      	mov	r0, r4
 8008d72:	6859      	ldr	r1, [r3, #4]
 8008d74:	f001 fe66 	bl	800aa44 <_Balloc>
 8008d78:	9005      	str	r0, [sp, #20]
 8008d7a:	2800      	cmp	r0, #0
 8008d7c:	f43f af0c 	beq.w	8008b98 <_strtod_l+0x490>
 8008d80:	9b07      	ldr	r3, [sp, #28]
 8008d82:	691a      	ldr	r2, [r3, #16]
 8008d84:	3202      	adds	r2, #2
 8008d86:	f103 010c 	add.w	r1, r3, #12
 8008d8a:	0092      	lsls	r2, r2, #2
 8008d8c:	300c      	adds	r0, #12
 8008d8e:	f001 fe4b 	bl	800aa28 <memcpy>
 8008d92:	ec4b ab10 	vmov	d0, sl, fp
 8008d96:	aa1a      	add	r2, sp, #104	; 0x68
 8008d98:	a919      	add	r1, sp, #100	; 0x64
 8008d9a:	4620      	mov	r0, r4
 8008d9c:	f002 fa40 	bl	800b220 <__d2b>
 8008da0:	ec4b ab18 	vmov	d8, sl, fp
 8008da4:	9018      	str	r0, [sp, #96]	; 0x60
 8008da6:	2800      	cmp	r0, #0
 8008da8:	f43f aef6 	beq.w	8008b98 <_strtod_l+0x490>
 8008dac:	2101      	movs	r1, #1
 8008dae:	4620      	mov	r0, r4
 8008db0:	f001 ff8a 	bl	800acc8 <__i2b>
 8008db4:	4606      	mov	r6, r0
 8008db6:	2800      	cmp	r0, #0
 8008db8:	f43f aeee 	beq.w	8008b98 <_strtod_l+0x490>
 8008dbc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008dbe:	9904      	ldr	r1, [sp, #16]
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	bfab      	itete	ge
 8008dc4:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8008dc6:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8008dc8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8008dca:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8008dce:	bfac      	ite	ge
 8008dd0:	eb03 0902 	addge.w	r9, r3, r2
 8008dd4:	1ad7      	sublt	r7, r2, r3
 8008dd6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008dd8:	eba3 0801 	sub.w	r8, r3, r1
 8008ddc:	4490      	add	r8, r2
 8008dde:	4ba1      	ldr	r3, [pc, #644]	; (8009064 <_strtod_l+0x95c>)
 8008de0:	f108 38ff 	add.w	r8, r8, #4294967295
 8008de4:	4598      	cmp	r8, r3
 8008de6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008dea:	f280 80c7 	bge.w	8008f7c <_strtod_l+0x874>
 8008dee:	eba3 0308 	sub.w	r3, r3, r8
 8008df2:	2b1f      	cmp	r3, #31
 8008df4:	eba2 0203 	sub.w	r2, r2, r3
 8008df8:	f04f 0101 	mov.w	r1, #1
 8008dfc:	f300 80b1 	bgt.w	8008f62 <_strtod_l+0x85a>
 8008e00:	fa01 f303 	lsl.w	r3, r1, r3
 8008e04:	930d      	str	r3, [sp, #52]	; 0x34
 8008e06:	2300      	movs	r3, #0
 8008e08:	9308      	str	r3, [sp, #32]
 8008e0a:	eb09 0802 	add.w	r8, r9, r2
 8008e0e:	9b04      	ldr	r3, [sp, #16]
 8008e10:	45c1      	cmp	r9, r8
 8008e12:	4417      	add	r7, r2
 8008e14:	441f      	add	r7, r3
 8008e16:	464b      	mov	r3, r9
 8008e18:	bfa8      	it	ge
 8008e1a:	4643      	movge	r3, r8
 8008e1c:	42bb      	cmp	r3, r7
 8008e1e:	bfa8      	it	ge
 8008e20:	463b      	movge	r3, r7
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	bfc2      	ittt	gt
 8008e26:	eba8 0803 	subgt.w	r8, r8, r3
 8008e2a:	1aff      	subgt	r7, r7, r3
 8008e2c:	eba9 0903 	subgt.w	r9, r9, r3
 8008e30:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	dd17      	ble.n	8008e66 <_strtod_l+0x75e>
 8008e36:	4631      	mov	r1, r6
 8008e38:	461a      	mov	r2, r3
 8008e3a:	4620      	mov	r0, r4
 8008e3c:	f002 f804 	bl	800ae48 <__pow5mult>
 8008e40:	4606      	mov	r6, r0
 8008e42:	2800      	cmp	r0, #0
 8008e44:	f43f aea8 	beq.w	8008b98 <_strtod_l+0x490>
 8008e48:	4601      	mov	r1, r0
 8008e4a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008e4c:	4620      	mov	r0, r4
 8008e4e:	f001 ff51 	bl	800acf4 <__multiply>
 8008e52:	900b      	str	r0, [sp, #44]	; 0x2c
 8008e54:	2800      	cmp	r0, #0
 8008e56:	f43f ae9f 	beq.w	8008b98 <_strtod_l+0x490>
 8008e5a:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008e5c:	4620      	mov	r0, r4
 8008e5e:	f001 fe31 	bl	800aac4 <_Bfree>
 8008e62:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e64:	9318      	str	r3, [sp, #96]	; 0x60
 8008e66:	f1b8 0f00 	cmp.w	r8, #0
 8008e6a:	f300 808c 	bgt.w	8008f86 <_strtod_l+0x87e>
 8008e6e:	9b06      	ldr	r3, [sp, #24]
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	dd08      	ble.n	8008e86 <_strtod_l+0x77e>
 8008e74:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008e76:	9905      	ldr	r1, [sp, #20]
 8008e78:	4620      	mov	r0, r4
 8008e7a:	f001 ffe5 	bl	800ae48 <__pow5mult>
 8008e7e:	9005      	str	r0, [sp, #20]
 8008e80:	2800      	cmp	r0, #0
 8008e82:	f43f ae89 	beq.w	8008b98 <_strtod_l+0x490>
 8008e86:	2f00      	cmp	r7, #0
 8008e88:	dd08      	ble.n	8008e9c <_strtod_l+0x794>
 8008e8a:	9905      	ldr	r1, [sp, #20]
 8008e8c:	463a      	mov	r2, r7
 8008e8e:	4620      	mov	r0, r4
 8008e90:	f002 f834 	bl	800aefc <__lshift>
 8008e94:	9005      	str	r0, [sp, #20]
 8008e96:	2800      	cmp	r0, #0
 8008e98:	f43f ae7e 	beq.w	8008b98 <_strtod_l+0x490>
 8008e9c:	f1b9 0f00 	cmp.w	r9, #0
 8008ea0:	dd08      	ble.n	8008eb4 <_strtod_l+0x7ac>
 8008ea2:	4631      	mov	r1, r6
 8008ea4:	464a      	mov	r2, r9
 8008ea6:	4620      	mov	r0, r4
 8008ea8:	f002 f828 	bl	800aefc <__lshift>
 8008eac:	4606      	mov	r6, r0
 8008eae:	2800      	cmp	r0, #0
 8008eb0:	f43f ae72 	beq.w	8008b98 <_strtod_l+0x490>
 8008eb4:	9a05      	ldr	r2, [sp, #20]
 8008eb6:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008eb8:	4620      	mov	r0, r4
 8008eba:	f002 f8ab 	bl	800b014 <__mdiff>
 8008ebe:	4605      	mov	r5, r0
 8008ec0:	2800      	cmp	r0, #0
 8008ec2:	f43f ae69 	beq.w	8008b98 <_strtod_l+0x490>
 8008ec6:	68c3      	ldr	r3, [r0, #12]
 8008ec8:	930b      	str	r3, [sp, #44]	; 0x2c
 8008eca:	2300      	movs	r3, #0
 8008ecc:	60c3      	str	r3, [r0, #12]
 8008ece:	4631      	mov	r1, r6
 8008ed0:	f002 f884 	bl	800afdc <__mcmp>
 8008ed4:	2800      	cmp	r0, #0
 8008ed6:	da60      	bge.n	8008f9a <_strtod_l+0x892>
 8008ed8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008eda:	ea53 030a 	orrs.w	r3, r3, sl
 8008ede:	f040 8082 	bne.w	8008fe6 <_strtod_l+0x8de>
 8008ee2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d17d      	bne.n	8008fe6 <_strtod_l+0x8de>
 8008eea:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008eee:	0d1b      	lsrs	r3, r3, #20
 8008ef0:	051b      	lsls	r3, r3, #20
 8008ef2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008ef6:	d976      	bls.n	8008fe6 <_strtod_l+0x8de>
 8008ef8:	696b      	ldr	r3, [r5, #20]
 8008efa:	b913      	cbnz	r3, 8008f02 <_strtod_l+0x7fa>
 8008efc:	692b      	ldr	r3, [r5, #16]
 8008efe:	2b01      	cmp	r3, #1
 8008f00:	dd71      	ble.n	8008fe6 <_strtod_l+0x8de>
 8008f02:	4629      	mov	r1, r5
 8008f04:	2201      	movs	r2, #1
 8008f06:	4620      	mov	r0, r4
 8008f08:	f001 fff8 	bl	800aefc <__lshift>
 8008f0c:	4631      	mov	r1, r6
 8008f0e:	4605      	mov	r5, r0
 8008f10:	f002 f864 	bl	800afdc <__mcmp>
 8008f14:	2800      	cmp	r0, #0
 8008f16:	dd66      	ble.n	8008fe6 <_strtod_l+0x8de>
 8008f18:	9904      	ldr	r1, [sp, #16]
 8008f1a:	4a53      	ldr	r2, [pc, #332]	; (8009068 <_strtod_l+0x960>)
 8008f1c:	465b      	mov	r3, fp
 8008f1e:	2900      	cmp	r1, #0
 8008f20:	f000 8081 	beq.w	8009026 <_strtod_l+0x91e>
 8008f24:	ea02 010b 	and.w	r1, r2, fp
 8008f28:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8008f2c:	dc7b      	bgt.n	8009026 <_strtod_l+0x91e>
 8008f2e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8008f32:	f77f aea9 	ble.w	8008c88 <_strtod_l+0x580>
 8008f36:	4b4d      	ldr	r3, [pc, #308]	; (800906c <_strtod_l+0x964>)
 8008f38:	4650      	mov	r0, sl
 8008f3a:	4659      	mov	r1, fp
 8008f3c:	2200      	movs	r2, #0
 8008f3e:	f7f7 fb5b 	bl	80005f8 <__aeabi_dmul>
 8008f42:	460b      	mov	r3, r1
 8008f44:	4303      	orrs	r3, r0
 8008f46:	bf08      	it	eq
 8008f48:	2322      	moveq	r3, #34	; 0x22
 8008f4a:	4682      	mov	sl, r0
 8008f4c:	468b      	mov	fp, r1
 8008f4e:	bf08      	it	eq
 8008f50:	6023      	streq	r3, [r4, #0]
 8008f52:	e62b      	b.n	8008bac <_strtod_l+0x4a4>
 8008f54:	f04f 32ff 	mov.w	r2, #4294967295
 8008f58:	fa02 f303 	lsl.w	r3, r2, r3
 8008f5c:	ea03 0a0a 	and.w	sl, r3, sl
 8008f60:	e6e3      	b.n	8008d2a <_strtod_l+0x622>
 8008f62:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8008f66:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8008f6a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8008f6e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8008f72:	fa01 f308 	lsl.w	r3, r1, r8
 8008f76:	9308      	str	r3, [sp, #32]
 8008f78:	910d      	str	r1, [sp, #52]	; 0x34
 8008f7a:	e746      	b.n	8008e0a <_strtod_l+0x702>
 8008f7c:	2300      	movs	r3, #0
 8008f7e:	9308      	str	r3, [sp, #32]
 8008f80:	2301      	movs	r3, #1
 8008f82:	930d      	str	r3, [sp, #52]	; 0x34
 8008f84:	e741      	b.n	8008e0a <_strtod_l+0x702>
 8008f86:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008f88:	4642      	mov	r2, r8
 8008f8a:	4620      	mov	r0, r4
 8008f8c:	f001 ffb6 	bl	800aefc <__lshift>
 8008f90:	9018      	str	r0, [sp, #96]	; 0x60
 8008f92:	2800      	cmp	r0, #0
 8008f94:	f47f af6b 	bne.w	8008e6e <_strtod_l+0x766>
 8008f98:	e5fe      	b.n	8008b98 <_strtod_l+0x490>
 8008f9a:	465f      	mov	r7, fp
 8008f9c:	d16e      	bne.n	800907c <_strtod_l+0x974>
 8008f9e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008fa0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008fa4:	b342      	cbz	r2, 8008ff8 <_strtod_l+0x8f0>
 8008fa6:	4a32      	ldr	r2, [pc, #200]	; (8009070 <_strtod_l+0x968>)
 8008fa8:	4293      	cmp	r3, r2
 8008faa:	d128      	bne.n	8008ffe <_strtod_l+0x8f6>
 8008fac:	9b04      	ldr	r3, [sp, #16]
 8008fae:	4651      	mov	r1, sl
 8008fb0:	b1eb      	cbz	r3, 8008fee <_strtod_l+0x8e6>
 8008fb2:	4b2d      	ldr	r3, [pc, #180]	; (8009068 <_strtod_l+0x960>)
 8008fb4:	403b      	ands	r3, r7
 8008fb6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008fba:	f04f 32ff 	mov.w	r2, #4294967295
 8008fbe:	d819      	bhi.n	8008ff4 <_strtod_l+0x8ec>
 8008fc0:	0d1b      	lsrs	r3, r3, #20
 8008fc2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8008fca:	4299      	cmp	r1, r3
 8008fcc:	d117      	bne.n	8008ffe <_strtod_l+0x8f6>
 8008fce:	4b29      	ldr	r3, [pc, #164]	; (8009074 <_strtod_l+0x96c>)
 8008fd0:	429f      	cmp	r7, r3
 8008fd2:	d102      	bne.n	8008fda <_strtod_l+0x8d2>
 8008fd4:	3101      	adds	r1, #1
 8008fd6:	f43f addf 	beq.w	8008b98 <_strtod_l+0x490>
 8008fda:	4b23      	ldr	r3, [pc, #140]	; (8009068 <_strtod_l+0x960>)
 8008fdc:	403b      	ands	r3, r7
 8008fde:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8008fe2:	f04f 0a00 	mov.w	sl, #0
 8008fe6:	9b04      	ldr	r3, [sp, #16]
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d1a4      	bne.n	8008f36 <_strtod_l+0x82e>
 8008fec:	e5de      	b.n	8008bac <_strtod_l+0x4a4>
 8008fee:	f04f 33ff 	mov.w	r3, #4294967295
 8008ff2:	e7ea      	b.n	8008fca <_strtod_l+0x8c2>
 8008ff4:	4613      	mov	r3, r2
 8008ff6:	e7e8      	b.n	8008fca <_strtod_l+0x8c2>
 8008ff8:	ea53 030a 	orrs.w	r3, r3, sl
 8008ffc:	d08c      	beq.n	8008f18 <_strtod_l+0x810>
 8008ffe:	9b08      	ldr	r3, [sp, #32]
 8009000:	b1db      	cbz	r3, 800903a <_strtod_l+0x932>
 8009002:	423b      	tst	r3, r7
 8009004:	d0ef      	beq.n	8008fe6 <_strtod_l+0x8de>
 8009006:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009008:	9a04      	ldr	r2, [sp, #16]
 800900a:	4650      	mov	r0, sl
 800900c:	4659      	mov	r1, fp
 800900e:	b1c3      	cbz	r3, 8009042 <_strtod_l+0x93a>
 8009010:	f7ff fb5e 	bl	80086d0 <sulp>
 8009014:	4602      	mov	r2, r0
 8009016:	460b      	mov	r3, r1
 8009018:	ec51 0b18 	vmov	r0, r1, d8
 800901c:	f7f7 f936 	bl	800028c <__adddf3>
 8009020:	4682      	mov	sl, r0
 8009022:	468b      	mov	fp, r1
 8009024:	e7df      	b.n	8008fe6 <_strtod_l+0x8de>
 8009026:	4013      	ands	r3, r2
 8009028:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800902c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009030:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009034:	f04f 3aff 	mov.w	sl, #4294967295
 8009038:	e7d5      	b.n	8008fe6 <_strtod_l+0x8de>
 800903a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800903c:	ea13 0f0a 	tst.w	r3, sl
 8009040:	e7e0      	b.n	8009004 <_strtod_l+0x8fc>
 8009042:	f7ff fb45 	bl	80086d0 <sulp>
 8009046:	4602      	mov	r2, r0
 8009048:	460b      	mov	r3, r1
 800904a:	ec51 0b18 	vmov	r0, r1, d8
 800904e:	f7f7 f91b 	bl	8000288 <__aeabi_dsub>
 8009052:	2200      	movs	r2, #0
 8009054:	2300      	movs	r3, #0
 8009056:	4682      	mov	sl, r0
 8009058:	468b      	mov	fp, r1
 800905a:	f7f7 fd35 	bl	8000ac8 <__aeabi_dcmpeq>
 800905e:	2800      	cmp	r0, #0
 8009060:	d0c1      	beq.n	8008fe6 <_strtod_l+0x8de>
 8009062:	e611      	b.n	8008c88 <_strtod_l+0x580>
 8009064:	fffffc02 	.word	0xfffffc02
 8009068:	7ff00000 	.word	0x7ff00000
 800906c:	39500000 	.word	0x39500000
 8009070:	000fffff 	.word	0x000fffff
 8009074:	7fefffff 	.word	0x7fefffff
 8009078:	0800f200 	.word	0x0800f200
 800907c:	4631      	mov	r1, r6
 800907e:	4628      	mov	r0, r5
 8009080:	f002 f92a 	bl	800b2d8 <__ratio>
 8009084:	ec59 8b10 	vmov	r8, r9, d0
 8009088:	ee10 0a10 	vmov	r0, s0
 800908c:	2200      	movs	r2, #0
 800908e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009092:	4649      	mov	r1, r9
 8009094:	f7f7 fd2c 	bl	8000af0 <__aeabi_dcmple>
 8009098:	2800      	cmp	r0, #0
 800909a:	d07a      	beq.n	8009192 <_strtod_l+0xa8a>
 800909c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d04a      	beq.n	8009138 <_strtod_l+0xa30>
 80090a2:	4b95      	ldr	r3, [pc, #596]	; (80092f8 <_strtod_l+0xbf0>)
 80090a4:	2200      	movs	r2, #0
 80090a6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80090aa:	f8df 924c 	ldr.w	r9, [pc, #588]	; 80092f8 <_strtod_l+0xbf0>
 80090ae:	f04f 0800 	mov.w	r8, #0
 80090b2:	4b92      	ldr	r3, [pc, #584]	; (80092fc <_strtod_l+0xbf4>)
 80090b4:	403b      	ands	r3, r7
 80090b6:	930d      	str	r3, [sp, #52]	; 0x34
 80090b8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80090ba:	4b91      	ldr	r3, [pc, #580]	; (8009300 <_strtod_l+0xbf8>)
 80090bc:	429a      	cmp	r2, r3
 80090be:	f040 80b0 	bne.w	8009222 <_strtod_l+0xb1a>
 80090c2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80090c6:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 80090ca:	ec4b ab10 	vmov	d0, sl, fp
 80090ce:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80090d2:	f002 f829 	bl	800b128 <__ulp>
 80090d6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80090da:	ec53 2b10 	vmov	r2, r3, d0
 80090de:	f7f7 fa8b 	bl	80005f8 <__aeabi_dmul>
 80090e2:	4652      	mov	r2, sl
 80090e4:	465b      	mov	r3, fp
 80090e6:	f7f7 f8d1 	bl	800028c <__adddf3>
 80090ea:	460b      	mov	r3, r1
 80090ec:	4983      	ldr	r1, [pc, #524]	; (80092fc <_strtod_l+0xbf4>)
 80090ee:	4a85      	ldr	r2, [pc, #532]	; (8009304 <_strtod_l+0xbfc>)
 80090f0:	4019      	ands	r1, r3
 80090f2:	4291      	cmp	r1, r2
 80090f4:	4682      	mov	sl, r0
 80090f6:	d960      	bls.n	80091ba <_strtod_l+0xab2>
 80090f8:	ee18 3a90 	vmov	r3, s17
 80090fc:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8009100:	4293      	cmp	r3, r2
 8009102:	d104      	bne.n	800910e <_strtod_l+0xa06>
 8009104:	ee18 3a10 	vmov	r3, s16
 8009108:	3301      	adds	r3, #1
 800910a:	f43f ad45 	beq.w	8008b98 <_strtod_l+0x490>
 800910e:	f8df b200 	ldr.w	fp, [pc, #512]	; 8009310 <_strtod_l+0xc08>
 8009112:	f04f 3aff 	mov.w	sl, #4294967295
 8009116:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009118:	4620      	mov	r0, r4
 800911a:	f001 fcd3 	bl	800aac4 <_Bfree>
 800911e:	9905      	ldr	r1, [sp, #20]
 8009120:	4620      	mov	r0, r4
 8009122:	f001 fccf 	bl	800aac4 <_Bfree>
 8009126:	4631      	mov	r1, r6
 8009128:	4620      	mov	r0, r4
 800912a:	f001 fccb 	bl	800aac4 <_Bfree>
 800912e:	4629      	mov	r1, r5
 8009130:	4620      	mov	r0, r4
 8009132:	f001 fcc7 	bl	800aac4 <_Bfree>
 8009136:	e61a      	b.n	8008d6e <_strtod_l+0x666>
 8009138:	f1ba 0f00 	cmp.w	sl, #0
 800913c:	d11b      	bne.n	8009176 <_strtod_l+0xa6e>
 800913e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009142:	b9f3      	cbnz	r3, 8009182 <_strtod_l+0xa7a>
 8009144:	4b6c      	ldr	r3, [pc, #432]	; (80092f8 <_strtod_l+0xbf0>)
 8009146:	2200      	movs	r2, #0
 8009148:	4640      	mov	r0, r8
 800914a:	4649      	mov	r1, r9
 800914c:	f7f7 fcc6 	bl	8000adc <__aeabi_dcmplt>
 8009150:	b9d0      	cbnz	r0, 8009188 <_strtod_l+0xa80>
 8009152:	4640      	mov	r0, r8
 8009154:	4649      	mov	r1, r9
 8009156:	4b6c      	ldr	r3, [pc, #432]	; (8009308 <_strtod_l+0xc00>)
 8009158:	2200      	movs	r2, #0
 800915a:	f7f7 fa4d 	bl	80005f8 <__aeabi_dmul>
 800915e:	4680      	mov	r8, r0
 8009160:	4689      	mov	r9, r1
 8009162:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8009166:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800916a:	9315      	str	r3, [sp, #84]	; 0x54
 800916c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8009170:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009174:	e79d      	b.n	80090b2 <_strtod_l+0x9aa>
 8009176:	f1ba 0f01 	cmp.w	sl, #1
 800917a:	d102      	bne.n	8009182 <_strtod_l+0xa7a>
 800917c:	2f00      	cmp	r7, #0
 800917e:	f43f ad83 	beq.w	8008c88 <_strtod_l+0x580>
 8009182:	4b62      	ldr	r3, [pc, #392]	; (800930c <_strtod_l+0xc04>)
 8009184:	2200      	movs	r2, #0
 8009186:	e78e      	b.n	80090a6 <_strtod_l+0x99e>
 8009188:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8009308 <_strtod_l+0xc00>
 800918c:	f04f 0800 	mov.w	r8, #0
 8009190:	e7e7      	b.n	8009162 <_strtod_l+0xa5a>
 8009192:	4b5d      	ldr	r3, [pc, #372]	; (8009308 <_strtod_l+0xc00>)
 8009194:	4640      	mov	r0, r8
 8009196:	4649      	mov	r1, r9
 8009198:	2200      	movs	r2, #0
 800919a:	f7f7 fa2d 	bl	80005f8 <__aeabi_dmul>
 800919e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80091a0:	4680      	mov	r8, r0
 80091a2:	4689      	mov	r9, r1
 80091a4:	b933      	cbnz	r3, 80091b4 <_strtod_l+0xaac>
 80091a6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80091aa:	900e      	str	r0, [sp, #56]	; 0x38
 80091ac:	930f      	str	r3, [sp, #60]	; 0x3c
 80091ae:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80091b2:	e7dd      	b.n	8009170 <_strtod_l+0xa68>
 80091b4:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 80091b8:	e7f9      	b.n	80091ae <_strtod_l+0xaa6>
 80091ba:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80091be:	9b04      	ldr	r3, [sp, #16]
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d1a8      	bne.n	8009116 <_strtod_l+0xa0e>
 80091c4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80091c8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80091ca:	0d1b      	lsrs	r3, r3, #20
 80091cc:	051b      	lsls	r3, r3, #20
 80091ce:	429a      	cmp	r2, r3
 80091d0:	d1a1      	bne.n	8009116 <_strtod_l+0xa0e>
 80091d2:	4640      	mov	r0, r8
 80091d4:	4649      	mov	r1, r9
 80091d6:	f7f7 fd6f 	bl	8000cb8 <__aeabi_d2lz>
 80091da:	f7f7 f9df 	bl	800059c <__aeabi_l2d>
 80091de:	4602      	mov	r2, r0
 80091e0:	460b      	mov	r3, r1
 80091e2:	4640      	mov	r0, r8
 80091e4:	4649      	mov	r1, r9
 80091e6:	f7f7 f84f 	bl	8000288 <__aeabi_dsub>
 80091ea:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80091ec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80091f0:	ea43 030a 	orr.w	r3, r3, sl
 80091f4:	4313      	orrs	r3, r2
 80091f6:	4680      	mov	r8, r0
 80091f8:	4689      	mov	r9, r1
 80091fa:	d055      	beq.n	80092a8 <_strtod_l+0xba0>
 80091fc:	a336      	add	r3, pc, #216	; (adr r3, 80092d8 <_strtod_l+0xbd0>)
 80091fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009202:	f7f7 fc6b 	bl	8000adc <__aeabi_dcmplt>
 8009206:	2800      	cmp	r0, #0
 8009208:	f47f acd0 	bne.w	8008bac <_strtod_l+0x4a4>
 800920c:	a334      	add	r3, pc, #208	; (adr r3, 80092e0 <_strtod_l+0xbd8>)
 800920e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009212:	4640      	mov	r0, r8
 8009214:	4649      	mov	r1, r9
 8009216:	f7f7 fc7f 	bl	8000b18 <__aeabi_dcmpgt>
 800921a:	2800      	cmp	r0, #0
 800921c:	f43f af7b 	beq.w	8009116 <_strtod_l+0xa0e>
 8009220:	e4c4      	b.n	8008bac <_strtod_l+0x4a4>
 8009222:	9b04      	ldr	r3, [sp, #16]
 8009224:	b333      	cbz	r3, 8009274 <_strtod_l+0xb6c>
 8009226:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009228:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800922c:	d822      	bhi.n	8009274 <_strtod_l+0xb6c>
 800922e:	a32e      	add	r3, pc, #184	; (adr r3, 80092e8 <_strtod_l+0xbe0>)
 8009230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009234:	4640      	mov	r0, r8
 8009236:	4649      	mov	r1, r9
 8009238:	f7f7 fc5a 	bl	8000af0 <__aeabi_dcmple>
 800923c:	b1a0      	cbz	r0, 8009268 <_strtod_l+0xb60>
 800923e:	4649      	mov	r1, r9
 8009240:	4640      	mov	r0, r8
 8009242:	f7f7 fcb1 	bl	8000ba8 <__aeabi_d2uiz>
 8009246:	2801      	cmp	r0, #1
 8009248:	bf38      	it	cc
 800924a:	2001      	movcc	r0, #1
 800924c:	f7f7 f95a 	bl	8000504 <__aeabi_ui2d>
 8009250:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009252:	4680      	mov	r8, r0
 8009254:	4689      	mov	r9, r1
 8009256:	bb23      	cbnz	r3, 80092a2 <_strtod_l+0xb9a>
 8009258:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800925c:	9010      	str	r0, [sp, #64]	; 0x40
 800925e:	9311      	str	r3, [sp, #68]	; 0x44
 8009260:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009264:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009268:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800926a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800926c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8009270:	1a9b      	subs	r3, r3, r2
 8009272:	9309      	str	r3, [sp, #36]	; 0x24
 8009274:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009278:	eeb0 0a48 	vmov.f32	s0, s16
 800927c:	eef0 0a68 	vmov.f32	s1, s17
 8009280:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009284:	f001 ff50 	bl	800b128 <__ulp>
 8009288:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800928c:	ec53 2b10 	vmov	r2, r3, d0
 8009290:	f7f7 f9b2 	bl	80005f8 <__aeabi_dmul>
 8009294:	ec53 2b18 	vmov	r2, r3, d8
 8009298:	f7f6 fff8 	bl	800028c <__adddf3>
 800929c:	4682      	mov	sl, r0
 800929e:	468b      	mov	fp, r1
 80092a0:	e78d      	b.n	80091be <_strtod_l+0xab6>
 80092a2:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 80092a6:	e7db      	b.n	8009260 <_strtod_l+0xb58>
 80092a8:	a311      	add	r3, pc, #68	; (adr r3, 80092f0 <_strtod_l+0xbe8>)
 80092aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092ae:	f7f7 fc15 	bl	8000adc <__aeabi_dcmplt>
 80092b2:	e7b2      	b.n	800921a <_strtod_l+0xb12>
 80092b4:	2300      	movs	r3, #0
 80092b6:	930a      	str	r3, [sp, #40]	; 0x28
 80092b8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80092ba:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80092bc:	6013      	str	r3, [r2, #0]
 80092be:	f7ff ba6b 	b.w	8008798 <_strtod_l+0x90>
 80092c2:	2a65      	cmp	r2, #101	; 0x65
 80092c4:	f43f ab5f 	beq.w	8008986 <_strtod_l+0x27e>
 80092c8:	2a45      	cmp	r2, #69	; 0x45
 80092ca:	f43f ab5c 	beq.w	8008986 <_strtod_l+0x27e>
 80092ce:	2301      	movs	r3, #1
 80092d0:	f7ff bb94 	b.w	80089fc <_strtod_l+0x2f4>
 80092d4:	f3af 8000 	nop.w
 80092d8:	94a03595 	.word	0x94a03595
 80092dc:	3fdfffff 	.word	0x3fdfffff
 80092e0:	35afe535 	.word	0x35afe535
 80092e4:	3fe00000 	.word	0x3fe00000
 80092e8:	ffc00000 	.word	0xffc00000
 80092ec:	41dfffff 	.word	0x41dfffff
 80092f0:	94a03595 	.word	0x94a03595
 80092f4:	3fcfffff 	.word	0x3fcfffff
 80092f8:	3ff00000 	.word	0x3ff00000
 80092fc:	7ff00000 	.word	0x7ff00000
 8009300:	7fe00000 	.word	0x7fe00000
 8009304:	7c9fffff 	.word	0x7c9fffff
 8009308:	3fe00000 	.word	0x3fe00000
 800930c:	bff00000 	.word	0xbff00000
 8009310:	7fefffff 	.word	0x7fefffff

08009314 <_strtod_r>:
 8009314:	4b01      	ldr	r3, [pc, #4]	; (800931c <_strtod_r+0x8>)
 8009316:	f7ff b9f7 	b.w	8008708 <_strtod_l>
 800931a:	bf00      	nop
 800931c:	20000074 	.word	0x20000074

08009320 <_strtol_l.constprop.0>:
 8009320:	2b01      	cmp	r3, #1
 8009322:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009326:	d001      	beq.n	800932c <_strtol_l.constprop.0+0xc>
 8009328:	2b24      	cmp	r3, #36	; 0x24
 800932a:	d906      	bls.n	800933a <_strtol_l.constprop.0+0x1a>
 800932c:	f7fe fae6 	bl	80078fc <__errno>
 8009330:	2316      	movs	r3, #22
 8009332:	6003      	str	r3, [r0, #0]
 8009334:	2000      	movs	r0, #0
 8009336:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800933a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8009420 <_strtol_l.constprop.0+0x100>
 800933e:	460d      	mov	r5, r1
 8009340:	462e      	mov	r6, r5
 8009342:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009346:	f814 700c 	ldrb.w	r7, [r4, ip]
 800934a:	f017 0708 	ands.w	r7, r7, #8
 800934e:	d1f7      	bne.n	8009340 <_strtol_l.constprop.0+0x20>
 8009350:	2c2d      	cmp	r4, #45	; 0x2d
 8009352:	d132      	bne.n	80093ba <_strtol_l.constprop.0+0x9a>
 8009354:	782c      	ldrb	r4, [r5, #0]
 8009356:	2701      	movs	r7, #1
 8009358:	1cb5      	adds	r5, r6, #2
 800935a:	2b00      	cmp	r3, #0
 800935c:	d05b      	beq.n	8009416 <_strtol_l.constprop.0+0xf6>
 800935e:	2b10      	cmp	r3, #16
 8009360:	d109      	bne.n	8009376 <_strtol_l.constprop.0+0x56>
 8009362:	2c30      	cmp	r4, #48	; 0x30
 8009364:	d107      	bne.n	8009376 <_strtol_l.constprop.0+0x56>
 8009366:	782c      	ldrb	r4, [r5, #0]
 8009368:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800936c:	2c58      	cmp	r4, #88	; 0x58
 800936e:	d14d      	bne.n	800940c <_strtol_l.constprop.0+0xec>
 8009370:	786c      	ldrb	r4, [r5, #1]
 8009372:	2310      	movs	r3, #16
 8009374:	3502      	adds	r5, #2
 8009376:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800937a:	f108 38ff 	add.w	r8, r8, #4294967295
 800937e:	f04f 0c00 	mov.w	ip, #0
 8009382:	fbb8 f9f3 	udiv	r9, r8, r3
 8009386:	4666      	mov	r6, ip
 8009388:	fb03 8a19 	mls	sl, r3, r9, r8
 800938c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8009390:	f1be 0f09 	cmp.w	lr, #9
 8009394:	d816      	bhi.n	80093c4 <_strtol_l.constprop.0+0xa4>
 8009396:	4674      	mov	r4, lr
 8009398:	42a3      	cmp	r3, r4
 800939a:	dd24      	ble.n	80093e6 <_strtol_l.constprop.0+0xc6>
 800939c:	f1bc 0f00 	cmp.w	ip, #0
 80093a0:	db1e      	blt.n	80093e0 <_strtol_l.constprop.0+0xc0>
 80093a2:	45b1      	cmp	r9, r6
 80093a4:	d31c      	bcc.n	80093e0 <_strtol_l.constprop.0+0xc0>
 80093a6:	d101      	bne.n	80093ac <_strtol_l.constprop.0+0x8c>
 80093a8:	45a2      	cmp	sl, r4
 80093aa:	db19      	blt.n	80093e0 <_strtol_l.constprop.0+0xc0>
 80093ac:	fb06 4603 	mla	r6, r6, r3, r4
 80093b0:	f04f 0c01 	mov.w	ip, #1
 80093b4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80093b8:	e7e8      	b.n	800938c <_strtol_l.constprop.0+0x6c>
 80093ba:	2c2b      	cmp	r4, #43	; 0x2b
 80093bc:	bf04      	itt	eq
 80093be:	782c      	ldrbeq	r4, [r5, #0]
 80093c0:	1cb5      	addeq	r5, r6, #2
 80093c2:	e7ca      	b.n	800935a <_strtol_l.constprop.0+0x3a>
 80093c4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 80093c8:	f1be 0f19 	cmp.w	lr, #25
 80093cc:	d801      	bhi.n	80093d2 <_strtol_l.constprop.0+0xb2>
 80093ce:	3c37      	subs	r4, #55	; 0x37
 80093d0:	e7e2      	b.n	8009398 <_strtol_l.constprop.0+0x78>
 80093d2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80093d6:	f1be 0f19 	cmp.w	lr, #25
 80093da:	d804      	bhi.n	80093e6 <_strtol_l.constprop.0+0xc6>
 80093dc:	3c57      	subs	r4, #87	; 0x57
 80093de:	e7db      	b.n	8009398 <_strtol_l.constprop.0+0x78>
 80093e0:	f04f 3cff 	mov.w	ip, #4294967295
 80093e4:	e7e6      	b.n	80093b4 <_strtol_l.constprop.0+0x94>
 80093e6:	f1bc 0f00 	cmp.w	ip, #0
 80093ea:	da05      	bge.n	80093f8 <_strtol_l.constprop.0+0xd8>
 80093ec:	2322      	movs	r3, #34	; 0x22
 80093ee:	6003      	str	r3, [r0, #0]
 80093f0:	4646      	mov	r6, r8
 80093f2:	b942      	cbnz	r2, 8009406 <_strtol_l.constprop.0+0xe6>
 80093f4:	4630      	mov	r0, r6
 80093f6:	e79e      	b.n	8009336 <_strtol_l.constprop.0+0x16>
 80093f8:	b107      	cbz	r7, 80093fc <_strtol_l.constprop.0+0xdc>
 80093fa:	4276      	negs	r6, r6
 80093fc:	2a00      	cmp	r2, #0
 80093fe:	d0f9      	beq.n	80093f4 <_strtol_l.constprop.0+0xd4>
 8009400:	f1bc 0f00 	cmp.w	ip, #0
 8009404:	d000      	beq.n	8009408 <_strtol_l.constprop.0+0xe8>
 8009406:	1e69      	subs	r1, r5, #1
 8009408:	6011      	str	r1, [r2, #0]
 800940a:	e7f3      	b.n	80093f4 <_strtol_l.constprop.0+0xd4>
 800940c:	2430      	movs	r4, #48	; 0x30
 800940e:	2b00      	cmp	r3, #0
 8009410:	d1b1      	bne.n	8009376 <_strtol_l.constprop.0+0x56>
 8009412:	2308      	movs	r3, #8
 8009414:	e7af      	b.n	8009376 <_strtol_l.constprop.0+0x56>
 8009416:	2c30      	cmp	r4, #48	; 0x30
 8009418:	d0a5      	beq.n	8009366 <_strtol_l.constprop.0+0x46>
 800941a:	230a      	movs	r3, #10
 800941c:	e7ab      	b.n	8009376 <_strtol_l.constprop.0+0x56>
 800941e:	bf00      	nop
 8009420:	0800f229 	.word	0x0800f229

08009424 <_strtol_r>:
 8009424:	f7ff bf7c 	b.w	8009320 <_strtol_l.constprop.0>

08009428 <quorem>:
 8009428:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800942c:	6903      	ldr	r3, [r0, #16]
 800942e:	690c      	ldr	r4, [r1, #16]
 8009430:	42a3      	cmp	r3, r4
 8009432:	4607      	mov	r7, r0
 8009434:	f2c0 8081 	blt.w	800953a <quorem+0x112>
 8009438:	3c01      	subs	r4, #1
 800943a:	f101 0814 	add.w	r8, r1, #20
 800943e:	f100 0514 	add.w	r5, r0, #20
 8009442:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009446:	9301      	str	r3, [sp, #4]
 8009448:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800944c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009450:	3301      	adds	r3, #1
 8009452:	429a      	cmp	r2, r3
 8009454:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009458:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800945c:	fbb2 f6f3 	udiv	r6, r2, r3
 8009460:	d331      	bcc.n	80094c6 <quorem+0x9e>
 8009462:	f04f 0e00 	mov.w	lr, #0
 8009466:	4640      	mov	r0, r8
 8009468:	46ac      	mov	ip, r5
 800946a:	46f2      	mov	sl, lr
 800946c:	f850 2b04 	ldr.w	r2, [r0], #4
 8009470:	b293      	uxth	r3, r2
 8009472:	fb06 e303 	mla	r3, r6, r3, lr
 8009476:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800947a:	b29b      	uxth	r3, r3
 800947c:	ebaa 0303 	sub.w	r3, sl, r3
 8009480:	f8dc a000 	ldr.w	sl, [ip]
 8009484:	0c12      	lsrs	r2, r2, #16
 8009486:	fa13 f38a 	uxtah	r3, r3, sl
 800948a:	fb06 e202 	mla	r2, r6, r2, lr
 800948e:	9300      	str	r3, [sp, #0]
 8009490:	9b00      	ldr	r3, [sp, #0]
 8009492:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009496:	b292      	uxth	r2, r2
 8009498:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800949c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80094a0:	f8bd 3000 	ldrh.w	r3, [sp]
 80094a4:	4581      	cmp	r9, r0
 80094a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80094aa:	f84c 3b04 	str.w	r3, [ip], #4
 80094ae:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80094b2:	d2db      	bcs.n	800946c <quorem+0x44>
 80094b4:	f855 300b 	ldr.w	r3, [r5, fp]
 80094b8:	b92b      	cbnz	r3, 80094c6 <quorem+0x9e>
 80094ba:	9b01      	ldr	r3, [sp, #4]
 80094bc:	3b04      	subs	r3, #4
 80094be:	429d      	cmp	r5, r3
 80094c0:	461a      	mov	r2, r3
 80094c2:	d32e      	bcc.n	8009522 <quorem+0xfa>
 80094c4:	613c      	str	r4, [r7, #16]
 80094c6:	4638      	mov	r0, r7
 80094c8:	f001 fd88 	bl	800afdc <__mcmp>
 80094cc:	2800      	cmp	r0, #0
 80094ce:	db24      	blt.n	800951a <quorem+0xf2>
 80094d0:	3601      	adds	r6, #1
 80094d2:	4628      	mov	r0, r5
 80094d4:	f04f 0c00 	mov.w	ip, #0
 80094d8:	f858 2b04 	ldr.w	r2, [r8], #4
 80094dc:	f8d0 e000 	ldr.w	lr, [r0]
 80094e0:	b293      	uxth	r3, r2
 80094e2:	ebac 0303 	sub.w	r3, ip, r3
 80094e6:	0c12      	lsrs	r2, r2, #16
 80094e8:	fa13 f38e 	uxtah	r3, r3, lr
 80094ec:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80094f0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80094f4:	b29b      	uxth	r3, r3
 80094f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80094fa:	45c1      	cmp	r9, r8
 80094fc:	f840 3b04 	str.w	r3, [r0], #4
 8009500:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009504:	d2e8      	bcs.n	80094d8 <quorem+0xb0>
 8009506:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800950a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800950e:	b922      	cbnz	r2, 800951a <quorem+0xf2>
 8009510:	3b04      	subs	r3, #4
 8009512:	429d      	cmp	r5, r3
 8009514:	461a      	mov	r2, r3
 8009516:	d30a      	bcc.n	800952e <quorem+0x106>
 8009518:	613c      	str	r4, [r7, #16]
 800951a:	4630      	mov	r0, r6
 800951c:	b003      	add	sp, #12
 800951e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009522:	6812      	ldr	r2, [r2, #0]
 8009524:	3b04      	subs	r3, #4
 8009526:	2a00      	cmp	r2, #0
 8009528:	d1cc      	bne.n	80094c4 <quorem+0x9c>
 800952a:	3c01      	subs	r4, #1
 800952c:	e7c7      	b.n	80094be <quorem+0x96>
 800952e:	6812      	ldr	r2, [r2, #0]
 8009530:	3b04      	subs	r3, #4
 8009532:	2a00      	cmp	r2, #0
 8009534:	d1f0      	bne.n	8009518 <quorem+0xf0>
 8009536:	3c01      	subs	r4, #1
 8009538:	e7eb      	b.n	8009512 <quorem+0xea>
 800953a:	2000      	movs	r0, #0
 800953c:	e7ee      	b.n	800951c <quorem+0xf4>
	...

08009540 <_dtoa_r>:
 8009540:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009544:	ed2d 8b04 	vpush	{d8-d9}
 8009548:	ec57 6b10 	vmov	r6, r7, d0
 800954c:	b093      	sub	sp, #76	; 0x4c
 800954e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009550:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009554:	9106      	str	r1, [sp, #24]
 8009556:	ee10 aa10 	vmov	sl, s0
 800955a:	4604      	mov	r4, r0
 800955c:	9209      	str	r2, [sp, #36]	; 0x24
 800955e:	930c      	str	r3, [sp, #48]	; 0x30
 8009560:	46bb      	mov	fp, r7
 8009562:	b975      	cbnz	r5, 8009582 <_dtoa_r+0x42>
 8009564:	2010      	movs	r0, #16
 8009566:	f001 fa45 	bl	800a9f4 <malloc>
 800956a:	4602      	mov	r2, r0
 800956c:	6260      	str	r0, [r4, #36]	; 0x24
 800956e:	b920      	cbnz	r0, 800957a <_dtoa_r+0x3a>
 8009570:	4ba7      	ldr	r3, [pc, #668]	; (8009810 <_dtoa_r+0x2d0>)
 8009572:	21ea      	movs	r1, #234	; 0xea
 8009574:	48a7      	ldr	r0, [pc, #668]	; (8009814 <_dtoa_r+0x2d4>)
 8009576:	f002 fc23 	bl	800bdc0 <__assert_func>
 800957a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800957e:	6005      	str	r5, [r0, #0]
 8009580:	60c5      	str	r5, [r0, #12]
 8009582:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009584:	6819      	ldr	r1, [r3, #0]
 8009586:	b151      	cbz	r1, 800959e <_dtoa_r+0x5e>
 8009588:	685a      	ldr	r2, [r3, #4]
 800958a:	604a      	str	r2, [r1, #4]
 800958c:	2301      	movs	r3, #1
 800958e:	4093      	lsls	r3, r2
 8009590:	608b      	str	r3, [r1, #8]
 8009592:	4620      	mov	r0, r4
 8009594:	f001 fa96 	bl	800aac4 <_Bfree>
 8009598:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800959a:	2200      	movs	r2, #0
 800959c:	601a      	str	r2, [r3, #0]
 800959e:	1e3b      	subs	r3, r7, #0
 80095a0:	bfaa      	itet	ge
 80095a2:	2300      	movge	r3, #0
 80095a4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80095a8:	f8c8 3000 	strge.w	r3, [r8]
 80095ac:	4b9a      	ldr	r3, [pc, #616]	; (8009818 <_dtoa_r+0x2d8>)
 80095ae:	bfbc      	itt	lt
 80095b0:	2201      	movlt	r2, #1
 80095b2:	f8c8 2000 	strlt.w	r2, [r8]
 80095b6:	ea33 030b 	bics.w	r3, r3, fp
 80095ba:	d11b      	bne.n	80095f4 <_dtoa_r+0xb4>
 80095bc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80095be:	f242 730f 	movw	r3, #9999	; 0x270f
 80095c2:	6013      	str	r3, [r2, #0]
 80095c4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80095c8:	4333      	orrs	r3, r6
 80095ca:	f000 8592 	beq.w	800a0f2 <_dtoa_r+0xbb2>
 80095ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80095d0:	b963      	cbnz	r3, 80095ec <_dtoa_r+0xac>
 80095d2:	4b92      	ldr	r3, [pc, #584]	; (800981c <_dtoa_r+0x2dc>)
 80095d4:	e022      	b.n	800961c <_dtoa_r+0xdc>
 80095d6:	4b92      	ldr	r3, [pc, #584]	; (8009820 <_dtoa_r+0x2e0>)
 80095d8:	9301      	str	r3, [sp, #4]
 80095da:	3308      	adds	r3, #8
 80095dc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80095de:	6013      	str	r3, [r2, #0]
 80095e0:	9801      	ldr	r0, [sp, #4]
 80095e2:	b013      	add	sp, #76	; 0x4c
 80095e4:	ecbd 8b04 	vpop	{d8-d9}
 80095e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095ec:	4b8b      	ldr	r3, [pc, #556]	; (800981c <_dtoa_r+0x2dc>)
 80095ee:	9301      	str	r3, [sp, #4]
 80095f0:	3303      	adds	r3, #3
 80095f2:	e7f3      	b.n	80095dc <_dtoa_r+0x9c>
 80095f4:	2200      	movs	r2, #0
 80095f6:	2300      	movs	r3, #0
 80095f8:	4650      	mov	r0, sl
 80095fa:	4659      	mov	r1, fp
 80095fc:	f7f7 fa64 	bl	8000ac8 <__aeabi_dcmpeq>
 8009600:	ec4b ab19 	vmov	d9, sl, fp
 8009604:	4680      	mov	r8, r0
 8009606:	b158      	cbz	r0, 8009620 <_dtoa_r+0xe0>
 8009608:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800960a:	2301      	movs	r3, #1
 800960c:	6013      	str	r3, [r2, #0]
 800960e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009610:	2b00      	cmp	r3, #0
 8009612:	f000 856b 	beq.w	800a0ec <_dtoa_r+0xbac>
 8009616:	4883      	ldr	r0, [pc, #524]	; (8009824 <_dtoa_r+0x2e4>)
 8009618:	6018      	str	r0, [r3, #0]
 800961a:	1e43      	subs	r3, r0, #1
 800961c:	9301      	str	r3, [sp, #4]
 800961e:	e7df      	b.n	80095e0 <_dtoa_r+0xa0>
 8009620:	ec4b ab10 	vmov	d0, sl, fp
 8009624:	aa10      	add	r2, sp, #64	; 0x40
 8009626:	a911      	add	r1, sp, #68	; 0x44
 8009628:	4620      	mov	r0, r4
 800962a:	f001 fdf9 	bl	800b220 <__d2b>
 800962e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8009632:	ee08 0a10 	vmov	s16, r0
 8009636:	2d00      	cmp	r5, #0
 8009638:	f000 8084 	beq.w	8009744 <_dtoa_r+0x204>
 800963c:	ee19 3a90 	vmov	r3, s19
 8009640:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009644:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8009648:	4656      	mov	r6, sl
 800964a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800964e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009652:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8009656:	4b74      	ldr	r3, [pc, #464]	; (8009828 <_dtoa_r+0x2e8>)
 8009658:	2200      	movs	r2, #0
 800965a:	4630      	mov	r0, r6
 800965c:	4639      	mov	r1, r7
 800965e:	f7f6 fe13 	bl	8000288 <__aeabi_dsub>
 8009662:	a365      	add	r3, pc, #404	; (adr r3, 80097f8 <_dtoa_r+0x2b8>)
 8009664:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009668:	f7f6 ffc6 	bl	80005f8 <__aeabi_dmul>
 800966c:	a364      	add	r3, pc, #400	; (adr r3, 8009800 <_dtoa_r+0x2c0>)
 800966e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009672:	f7f6 fe0b 	bl	800028c <__adddf3>
 8009676:	4606      	mov	r6, r0
 8009678:	4628      	mov	r0, r5
 800967a:	460f      	mov	r7, r1
 800967c:	f7f6 ff52 	bl	8000524 <__aeabi_i2d>
 8009680:	a361      	add	r3, pc, #388	; (adr r3, 8009808 <_dtoa_r+0x2c8>)
 8009682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009686:	f7f6 ffb7 	bl	80005f8 <__aeabi_dmul>
 800968a:	4602      	mov	r2, r0
 800968c:	460b      	mov	r3, r1
 800968e:	4630      	mov	r0, r6
 8009690:	4639      	mov	r1, r7
 8009692:	f7f6 fdfb 	bl	800028c <__adddf3>
 8009696:	4606      	mov	r6, r0
 8009698:	460f      	mov	r7, r1
 800969a:	f7f7 fa5d 	bl	8000b58 <__aeabi_d2iz>
 800969e:	2200      	movs	r2, #0
 80096a0:	9000      	str	r0, [sp, #0]
 80096a2:	2300      	movs	r3, #0
 80096a4:	4630      	mov	r0, r6
 80096a6:	4639      	mov	r1, r7
 80096a8:	f7f7 fa18 	bl	8000adc <__aeabi_dcmplt>
 80096ac:	b150      	cbz	r0, 80096c4 <_dtoa_r+0x184>
 80096ae:	9800      	ldr	r0, [sp, #0]
 80096b0:	f7f6 ff38 	bl	8000524 <__aeabi_i2d>
 80096b4:	4632      	mov	r2, r6
 80096b6:	463b      	mov	r3, r7
 80096b8:	f7f7 fa06 	bl	8000ac8 <__aeabi_dcmpeq>
 80096bc:	b910      	cbnz	r0, 80096c4 <_dtoa_r+0x184>
 80096be:	9b00      	ldr	r3, [sp, #0]
 80096c0:	3b01      	subs	r3, #1
 80096c2:	9300      	str	r3, [sp, #0]
 80096c4:	9b00      	ldr	r3, [sp, #0]
 80096c6:	2b16      	cmp	r3, #22
 80096c8:	d85a      	bhi.n	8009780 <_dtoa_r+0x240>
 80096ca:	9a00      	ldr	r2, [sp, #0]
 80096cc:	4b57      	ldr	r3, [pc, #348]	; (800982c <_dtoa_r+0x2ec>)
 80096ce:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80096d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096d6:	ec51 0b19 	vmov	r0, r1, d9
 80096da:	f7f7 f9ff 	bl	8000adc <__aeabi_dcmplt>
 80096de:	2800      	cmp	r0, #0
 80096e0:	d050      	beq.n	8009784 <_dtoa_r+0x244>
 80096e2:	9b00      	ldr	r3, [sp, #0]
 80096e4:	3b01      	subs	r3, #1
 80096e6:	9300      	str	r3, [sp, #0]
 80096e8:	2300      	movs	r3, #0
 80096ea:	930b      	str	r3, [sp, #44]	; 0x2c
 80096ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80096ee:	1b5d      	subs	r5, r3, r5
 80096f0:	1e6b      	subs	r3, r5, #1
 80096f2:	9305      	str	r3, [sp, #20]
 80096f4:	bf45      	ittet	mi
 80096f6:	f1c5 0301 	rsbmi	r3, r5, #1
 80096fa:	9304      	strmi	r3, [sp, #16]
 80096fc:	2300      	movpl	r3, #0
 80096fe:	2300      	movmi	r3, #0
 8009700:	bf4c      	ite	mi
 8009702:	9305      	strmi	r3, [sp, #20]
 8009704:	9304      	strpl	r3, [sp, #16]
 8009706:	9b00      	ldr	r3, [sp, #0]
 8009708:	2b00      	cmp	r3, #0
 800970a:	db3d      	blt.n	8009788 <_dtoa_r+0x248>
 800970c:	9b05      	ldr	r3, [sp, #20]
 800970e:	9a00      	ldr	r2, [sp, #0]
 8009710:	920a      	str	r2, [sp, #40]	; 0x28
 8009712:	4413      	add	r3, r2
 8009714:	9305      	str	r3, [sp, #20]
 8009716:	2300      	movs	r3, #0
 8009718:	9307      	str	r3, [sp, #28]
 800971a:	9b06      	ldr	r3, [sp, #24]
 800971c:	2b09      	cmp	r3, #9
 800971e:	f200 8089 	bhi.w	8009834 <_dtoa_r+0x2f4>
 8009722:	2b05      	cmp	r3, #5
 8009724:	bfc4      	itt	gt
 8009726:	3b04      	subgt	r3, #4
 8009728:	9306      	strgt	r3, [sp, #24]
 800972a:	9b06      	ldr	r3, [sp, #24]
 800972c:	f1a3 0302 	sub.w	r3, r3, #2
 8009730:	bfcc      	ite	gt
 8009732:	2500      	movgt	r5, #0
 8009734:	2501      	movle	r5, #1
 8009736:	2b03      	cmp	r3, #3
 8009738:	f200 8087 	bhi.w	800984a <_dtoa_r+0x30a>
 800973c:	e8df f003 	tbb	[pc, r3]
 8009740:	59383a2d 	.word	0x59383a2d
 8009744:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8009748:	441d      	add	r5, r3
 800974a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800974e:	2b20      	cmp	r3, #32
 8009750:	bfc1      	itttt	gt
 8009752:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009756:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800975a:	fa0b f303 	lslgt.w	r3, fp, r3
 800975e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8009762:	bfda      	itte	le
 8009764:	f1c3 0320 	rsble	r3, r3, #32
 8009768:	fa06 f003 	lslle.w	r0, r6, r3
 800976c:	4318      	orrgt	r0, r3
 800976e:	f7f6 fec9 	bl	8000504 <__aeabi_ui2d>
 8009772:	2301      	movs	r3, #1
 8009774:	4606      	mov	r6, r0
 8009776:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800977a:	3d01      	subs	r5, #1
 800977c:	930e      	str	r3, [sp, #56]	; 0x38
 800977e:	e76a      	b.n	8009656 <_dtoa_r+0x116>
 8009780:	2301      	movs	r3, #1
 8009782:	e7b2      	b.n	80096ea <_dtoa_r+0x1aa>
 8009784:	900b      	str	r0, [sp, #44]	; 0x2c
 8009786:	e7b1      	b.n	80096ec <_dtoa_r+0x1ac>
 8009788:	9b04      	ldr	r3, [sp, #16]
 800978a:	9a00      	ldr	r2, [sp, #0]
 800978c:	1a9b      	subs	r3, r3, r2
 800978e:	9304      	str	r3, [sp, #16]
 8009790:	4253      	negs	r3, r2
 8009792:	9307      	str	r3, [sp, #28]
 8009794:	2300      	movs	r3, #0
 8009796:	930a      	str	r3, [sp, #40]	; 0x28
 8009798:	e7bf      	b.n	800971a <_dtoa_r+0x1da>
 800979a:	2300      	movs	r3, #0
 800979c:	9308      	str	r3, [sp, #32]
 800979e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	dc55      	bgt.n	8009850 <_dtoa_r+0x310>
 80097a4:	2301      	movs	r3, #1
 80097a6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80097aa:	461a      	mov	r2, r3
 80097ac:	9209      	str	r2, [sp, #36]	; 0x24
 80097ae:	e00c      	b.n	80097ca <_dtoa_r+0x28a>
 80097b0:	2301      	movs	r3, #1
 80097b2:	e7f3      	b.n	800979c <_dtoa_r+0x25c>
 80097b4:	2300      	movs	r3, #0
 80097b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80097b8:	9308      	str	r3, [sp, #32]
 80097ba:	9b00      	ldr	r3, [sp, #0]
 80097bc:	4413      	add	r3, r2
 80097be:	9302      	str	r3, [sp, #8]
 80097c0:	3301      	adds	r3, #1
 80097c2:	2b01      	cmp	r3, #1
 80097c4:	9303      	str	r3, [sp, #12]
 80097c6:	bfb8      	it	lt
 80097c8:	2301      	movlt	r3, #1
 80097ca:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80097cc:	2200      	movs	r2, #0
 80097ce:	6042      	str	r2, [r0, #4]
 80097d0:	2204      	movs	r2, #4
 80097d2:	f102 0614 	add.w	r6, r2, #20
 80097d6:	429e      	cmp	r6, r3
 80097d8:	6841      	ldr	r1, [r0, #4]
 80097da:	d93d      	bls.n	8009858 <_dtoa_r+0x318>
 80097dc:	4620      	mov	r0, r4
 80097de:	f001 f931 	bl	800aa44 <_Balloc>
 80097e2:	9001      	str	r0, [sp, #4]
 80097e4:	2800      	cmp	r0, #0
 80097e6:	d13b      	bne.n	8009860 <_dtoa_r+0x320>
 80097e8:	4b11      	ldr	r3, [pc, #68]	; (8009830 <_dtoa_r+0x2f0>)
 80097ea:	4602      	mov	r2, r0
 80097ec:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80097f0:	e6c0      	b.n	8009574 <_dtoa_r+0x34>
 80097f2:	2301      	movs	r3, #1
 80097f4:	e7df      	b.n	80097b6 <_dtoa_r+0x276>
 80097f6:	bf00      	nop
 80097f8:	636f4361 	.word	0x636f4361
 80097fc:	3fd287a7 	.word	0x3fd287a7
 8009800:	8b60c8b3 	.word	0x8b60c8b3
 8009804:	3fc68a28 	.word	0x3fc68a28
 8009808:	509f79fb 	.word	0x509f79fb
 800980c:	3fd34413 	.word	0x3fd34413
 8009810:	0800f336 	.word	0x0800f336
 8009814:	0800f34d 	.word	0x0800f34d
 8009818:	7ff00000 	.word	0x7ff00000
 800981c:	0800f332 	.word	0x0800f332
 8009820:	0800f329 	.word	0x0800f329
 8009824:	0800f1ad 	.word	0x0800f1ad
 8009828:	3ff80000 	.word	0x3ff80000
 800982c:	0800f520 	.word	0x0800f520
 8009830:	0800f3a8 	.word	0x0800f3a8
 8009834:	2501      	movs	r5, #1
 8009836:	2300      	movs	r3, #0
 8009838:	9306      	str	r3, [sp, #24]
 800983a:	9508      	str	r5, [sp, #32]
 800983c:	f04f 33ff 	mov.w	r3, #4294967295
 8009840:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009844:	2200      	movs	r2, #0
 8009846:	2312      	movs	r3, #18
 8009848:	e7b0      	b.n	80097ac <_dtoa_r+0x26c>
 800984a:	2301      	movs	r3, #1
 800984c:	9308      	str	r3, [sp, #32]
 800984e:	e7f5      	b.n	800983c <_dtoa_r+0x2fc>
 8009850:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009852:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009856:	e7b8      	b.n	80097ca <_dtoa_r+0x28a>
 8009858:	3101      	adds	r1, #1
 800985a:	6041      	str	r1, [r0, #4]
 800985c:	0052      	lsls	r2, r2, #1
 800985e:	e7b8      	b.n	80097d2 <_dtoa_r+0x292>
 8009860:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009862:	9a01      	ldr	r2, [sp, #4]
 8009864:	601a      	str	r2, [r3, #0]
 8009866:	9b03      	ldr	r3, [sp, #12]
 8009868:	2b0e      	cmp	r3, #14
 800986a:	f200 809d 	bhi.w	80099a8 <_dtoa_r+0x468>
 800986e:	2d00      	cmp	r5, #0
 8009870:	f000 809a 	beq.w	80099a8 <_dtoa_r+0x468>
 8009874:	9b00      	ldr	r3, [sp, #0]
 8009876:	2b00      	cmp	r3, #0
 8009878:	dd32      	ble.n	80098e0 <_dtoa_r+0x3a0>
 800987a:	4ab7      	ldr	r2, [pc, #732]	; (8009b58 <_dtoa_r+0x618>)
 800987c:	f003 030f 	and.w	r3, r3, #15
 8009880:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009884:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009888:	9b00      	ldr	r3, [sp, #0]
 800988a:	05d8      	lsls	r0, r3, #23
 800988c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8009890:	d516      	bpl.n	80098c0 <_dtoa_r+0x380>
 8009892:	4bb2      	ldr	r3, [pc, #712]	; (8009b5c <_dtoa_r+0x61c>)
 8009894:	ec51 0b19 	vmov	r0, r1, d9
 8009898:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800989c:	f7f6 ffd6 	bl	800084c <__aeabi_ddiv>
 80098a0:	f007 070f 	and.w	r7, r7, #15
 80098a4:	4682      	mov	sl, r0
 80098a6:	468b      	mov	fp, r1
 80098a8:	2503      	movs	r5, #3
 80098aa:	4eac      	ldr	r6, [pc, #688]	; (8009b5c <_dtoa_r+0x61c>)
 80098ac:	b957      	cbnz	r7, 80098c4 <_dtoa_r+0x384>
 80098ae:	4642      	mov	r2, r8
 80098b0:	464b      	mov	r3, r9
 80098b2:	4650      	mov	r0, sl
 80098b4:	4659      	mov	r1, fp
 80098b6:	f7f6 ffc9 	bl	800084c <__aeabi_ddiv>
 80098ba:	4682      	mov	sl, r0
 80098bc:	468b      	mov	fp, r1
 80098be:	e028      	b.n	8009912 <_dtoa_r+0x3d2>
 80098c0:	2502      	movs	r5, #2
 80098c2:	e7f2      	b.n	80098aa <_dtoa_r+0x36a>
 80098c4:	07f9      	lsls	r1, r7, #31
 80098c6:	d508      	bpl.n	80098da <_dtoa_r+0x39a>
 80098c8:	4640      	mov	r0, r8
 80098ca:	4649      	mov	r1, r9
 80098cc:	e9d6 2300 	ldrd	r2, r3, [r6]
 80098d0:	f7f6 fe92 	bl	80005f8 <__aeabi_dmul>
 80098d4:	3501      	adds	r5, #1
 80098d6:	4680      	mov	r8, r0
 80098d8:	4689      	mov	r9, r1
 80098da:	107f      	asrs	r7, r7, #1
 80098dc:	3608      	adds	r6, #8
 80098de:	e7e5      	b.n	80098ac <_dtoa_r+0x36c>
 80098e0:	f000 809b 	beq.w	8009a1a <_dtoa_r+0x4da>
 80098e4:	9b00      	ldr	r3, [sp, #0]
 80098e6:	4f9d      	ldr	r7, [pc, #628]	; (8009b5c <_dtoa_r+0x61c>)
 80098e8:	425e      	negs	r6, r3
 80098ea:	4b9b      	ldr	r3, [pc, #620]	; (8009b58 <_dtoa_r+0x618>)
 80098ec:	f006 020f 	and.w	r2, r6, #15
 80098f0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80098f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098f8:	ec51 0b19 	vmov	r0, r1, d9
 80098fc:	f7f6 fe7c 	bl	80005f8 <__aeabi_dmul>
 8009900:	1136      	asrs	r6, r6, #4
 8009902:	4682      	mov	sl, r0
 8009904:	468b      	mov	fp, r1
 8009906:	2300      	movs	r3, #0
 8009908:	2502      	movs	r5, #2
 800990a:	2e00      	cmp	r6, #0
 800990c:	d17a      	bne.n	8009a04 <_dtoa_r+0x4c4>
 800990e:	2b00      	cmp	r3, #0
 8009910:	d1d3      	bne.n	80098ba <_dtoa_r+0x37a>
 8009912:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009914:	2b00      	cmp	r3, #0
 8009916:	f000 8082 	beq.w	8009a1e <_dtoa_r+0x4de>
 800991a:	4b91      	ldr	r3, [pc, #580]	; (8009b60 <_dtoa_r+0x620>)
 800991c:	2200      	movs	r2, #0
 800991e:	4650      	mov	r0, sl
 8009920:	4659      	mov	r1, fp
 8009922:	f7f7 f8db 	bl	8000adc <__aeabi_dcmplt>
 8009926:	2800      	cmp	r0, #0
 8009928:	d079      	beq.n	8009a1e <_dtoa_r+0x4de>
 800992a:	9b03      	ldr	r3, [sp, #12]
 800992c:	2b00      	cmp	r3, #0
 800992e:	d076      	beq.n	8009a1e <_dtoa_r+0x4de>
 8009930:	9b02      	ldr	r3, [sp, #8]
 8009932:	2b00      	cmp	r3, #0
 8009934:	dd36      	ble.n	80099a4 <_dtoa_r+0x464>
 8009936:	9b00      	ldr	r3, [sp, #0]
 8009938:	4650      	mov	r0, sl
 800993a:	4659      	mov	r1, fp
 800993c:	1e5f      	subs	r7, r3, #1
 800993e:	2200      	movs	r2, #0
 8009940:	4b88      	ldr	r3, [pc, #544]	; (8009b64 <_dtoa_r+0x624>)
 8009942:	f7f6 fe59 	bl	80005f8 <__aeabi_dmul>
 8009946:	9e02      	ldr	r6, [sp, #8]
 8009948:	4682      	mov	sl, r0
 800994a:	468b      	mov	fp, r1
 800994c:	3501      	adds	r5, #1
 800994e:	4628      	mov	r0, r5
 8009950:	f7f6 fde8 	bl	8000524 <__aeabi_i2d>
 8009954:	4652      	mov	r2, sl
 8009956:	465b      	mov	r3, fp
 8009958:	f7f6 fe4e 	bl	80005f8 <__aeabi_dmul>
 800995c:	4b82      	ldr	r3, [pc, #520]	; (8009b68 <_dtoa_r+0x628>)
 800995e:	2200      	movs	r2, #0
 8009960:	f7f6 fc94 	bl	800028c <__adddf3>
 8009964:	46d0      	mov	r8, sl
 8009966:	46d9      	mov	r9, fp
 8009968:	4682      	mov	sl, r0
 800996a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800996e:	2e00      	cmp	r6, #0
 8009970:	d158      	bne.n	8009a24 <_dtoa_r+0x4e4>
 8009972:	4b7e      	ldr	r3, [pc, #504]	; (8009b6c <_dtoa_r+0x62c>)
 8009974:	2200      	movs	r2, #0
 8009976:	4640      	mov	r0, r8
 8009978:	4649      	mov	r1, r9
 800997a:	f7f6 fc85 	bl	8000288 <__aeabi_dsub>
 800997e:	4652      	mov	r2, sl
 8009980:	465b      	mov	r3, fp
 8009982:	4680      	mov	r8, r0
 8009984:	4689      	mov	r9, r1
 8009986:	f7f7 f8c7 	bl	8000b18 <__aeabi_dcmpgt>
 800998a:	2800      	cmp	r0, #0
 800998c:	f040 8295 	bne.w	8009eba <_dtoa_r+0x97a>
 8009990:	4652      	mov	r2, sl
 8009992:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8009996:	4640      	mov	r0, r8
 8009998:	4649      	mov	r1, r9
 800999a:	f7f7 f89f 	bl	8000adc <__aeabi_dcmplt>
 800999e:	2800      	cmp	r0, #0
 80099a0:	f040 8289 	bne.w	8009eb6 <_dtoa_r+0x976>
 80099a4:	ec5b ab19 	vmov	sl, fp, d9
 80099a8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	f2c0 8148 	blt.w	8009c40 <_dtoa_r+0x700>
 80099b0:	9a00      	ldr	r2, [sp, #0]
 80099b2:	2a0e      	cmp	r2, #14
 80099b4:	f300 8144 	bgt.w	8009c40 <_dtoa_r+0x700>
 80099b8:	4b67      	ldr	r3, [pc, #412]	; (8009b58 <_dtoa_r+0x618>)
 80099ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80099be:	e9d3 8900 	ldrd	r8, r9, [r3]
 80099c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	f280 80d5 	bge.w	8009b74 <_dtoa_r+0x634>
 80099ca:	9b03      	ldr	r3, [sp, #12]
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	f300 80d1 	bgt.w	8009b74 <_dtoa_r+0x634>
 80099d2:	f040 826f 	bne.w	8009eb4 <_dtoa_r+0x974>
 80099d6:	4b65      	ldr	r3, [pc, #404]	; (8009b6c <_dtoa_r+0x62c>)
 80099d8:	2200      	movs	r2, #0
 80099da:	4640      	mov	r0, r8
 80099dc:	4649      	mov	r1, r9
 80099de:	f7f6 fe0b 	bl	80005f8 <__aeabi_dmul>
 80099e2:	4652      	mov	r2, sl
 80099e4:	465b      	mov	r3, fp
 80099e6:	f7f7 f88d 	bl	8000b04 <__aeabi_dcmpge>
 80099ea:	9e03      	ldr	r6, [sp, #12]
 80099ec:	4637      	mov	r7, r6
 80099ee:	2800      	cmp	r0, #0
 80099f0:	f040 8245 	bne.w	8009e7e <_dtoa_r+0x93e>
 80099f4:	9d01      	ldr	r5, [sp, #4]
 80099f6:	2331      	movs	r3, #49	; 0x31
 80099f8:	f805 3b01 	strb.w	r3, [r5], #1
 80099fc:	9b00      	ldr	r3, [sp, #0]
 80099fe:	3301      	adds	r3, #1
 8009a00:	9300      	str	r3, [sp, #0]
 8009a02:	e240      	b.n	8009e86 <_dtoa_r+0x946>
 8009a04:	07f2      	lsls	r2, r6, #31
 8009a06:	d505      	bpl.n	8009a14 <_dtoa_r+0x4d4>
 8009a08:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009a0c:	f7f6 fdf4 	bl	80005f8 <__aeabi_dmul>
 8009a10:	3501      	adds	r5, #1
 8009a12:	2301      	movs	r3, #1
 8009a14:	1076      	asrs	r6, r6, #1
 8009a16:	3708      	adds	r7, #8
 8009a18:	e777      	b.n	800990a <_dtoa_r+0x3ca>
 8009a1a:	2502      	movs	r5, #2
 8009a1c:	e779      	b.n	8009912 <_dtoa_r+0x3d2>
 8009a1e:	9f00      	ldr	r7, [sp, #0]
 8009a20:	9e03      	ldr	r6, [sp, #12]
 8009a22:	e794      	b.n	800994e <_dtoa_r+0x40e>
 8009a24:	9901      	ldr	r1, [sp, #4]
 8009a26:	4b4c      	ldr	r3, [pc, #304]	; (8009b58 <_dtoa_r+0x618>)
 8009a28:	4431      	add	r1, r6
 8009a2a:	910d      	str	r1, [sp, #52]	; 0x34
 8009a2c:	9908      	ldr	r1, [sp, #32]
 8009a2e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009a32:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009a36:	2900      	cmp	r1, #0
 8009a38:	d043      	beq.n	8009ac2 <_dtoa_r+0x582>
 8009a3a:	494d      	ldr	r1, [pc, #308]	; (8009b70 <_dtoa_r+0x630>)
 8009a3c:	2000      	movs	r0, #0
 8009a3e:	f7f6 ff05 	bl	800084c <__aeabi_ddiv>
 8009a42:	4652      	mov	r2, sl
 8009a44:	465b      	mov	r3, fp
 8009a46:	f7f6 fc1f 	bl	8000288 <__aeabi_dsub>
 8009a4a:	9d01      	ldr	r5, [sp, #4]
 8009a4c:	4682      	mov	sl, r0
 8009a4e:	468b      	mov	fp, r1
 8009a50:	4649      	mov	r1, r9
 8009a52:	4640      	mov	r0, r8
 8009a54:	f7f7 f880 	bl	8000b58 <__aeabi_d2iz>
 8009a58:	4606      	mov	r6, r0
 8009a5a:	f7f6 fd63 	bl	8000524 <__aeabi_i2d>
 8009a5e:	4602      	mov	r2, r0
 8009a60:	460b      	mov	r3, r1
 8009a62:	4640      	mov	r0, r8
 8009a64:	4649      	mov	r1, r9
 8009a66:	f7f6 fc0f 	bl	8000288 <__aeabi_dsub>
 8009a6a:	3630      	adds	r6, #48	; 0x30
 8009a6c:	f805 6b01 	strb.w	r6, [r5], #1
 8009a70:	4652      	mov	r2, sl
 8009a72:	465b      	mov	r3, fp
 8009a74:	4680      	mov	r8, r0
 8009a76:	4689      	mov	r9, r1
 8009a78:	f7f7 f830 	bl	8000adc <__aeabi_dcmplt>
 8009a7c:	2800      	cmp	r0, #0
 8009a7e:	d163      	bne.n	8009b48 <_dtoa_r+0x608>
 8009a80:	4642      	mov	r2, r8
 8009a82:	464b      	mov	r3, r9
 8009a84:	4936      	ldr	r1, [pc, #216]	; (8009b60 <_dtoa_r+0x620>)
 8009a86:	2000      	movs	r0, #0
 8009a88:	f7f6 fbfe 	bl	8000288 <__aeabi_dsub>
 8009a8c:	4652      	mov	r2, sl
 8009a8e:	465b      	mov	r3, fp
 8009a90:	f7f7 f824 	bl	8000adc <__aeabi_dcmplt>
 8009a94:	2800      	cmp	r0, #0
 8009a96:	f040 80b5 	bne.w	8009c04 <_dtoa_r+0x6c4>
 8009a9a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009a9c:	429d      	cmp	r5, r3
 8009a9e:	d081      	beq.n	80099a4 <_dtoa_r+0x464>
 8009aa0:	4b30      	ldr	r3, [pc, #192]	; (8009b64 <_dtoa_r+0x624>)
 8009aa2:	2200      	movs	r2, #0
 8009aa4:	4650      	mov	r0, sl
 8009aa6:	4659      	mov	r1, fp
 8009aa8:	f7f6 fda6 	bl	80005f8 <__aeabi_dmul>
 8009aac:	4b2d      	ldr	r3, [pc, #180]	; (8009b64 <_dtoa_r+0x624>)
 8009aae:	4682      	mov	sl, r0
 8009ab0:	468b      	mov	fp, r1
 8009ab2:	4640      	mov	r0, r8
 8009ab4:	4649      	mov	r1, r9
 8009ab6:	2200      	movs	r2, #0
 8009ab8:	f7f6 fd9e 	bl	80005f8 <__aeabi_dmul>
 8009abc:	4680      	mov	r8, r0
 8009abe:	4689      	mov	r9, r1
 8009ac0:	e7c6      	b.n	8009a50 <_dtoa_r+0x510>
 8009ac2:	4650      	mov	r0, sl
 8009ac4:	4659      	mov	r1, fp
 8009ac6:	f7f6 fd97 	bl	80005f8 <__aeabi_dmul>
 8009aca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009acc:	9d01      	ldr	r5, [sp, #4]
 8009ace:	930f      	str	r3, [sp, #60]	; 0x3c
 8009ad0:	4682      	mov	sl, r0
 8009ad2:	468b      	mov	fp, r1
 8009ad4:	4649      	mov	r1, r9
 8009ad6:	4640      	mov	r0, r8
 8009ad8:	f7f7 f83e 	bl	8000b58 <__aeabi_d2iz>
 8009adc:	4606      	mov	r6, r0
 8009ade:	f7f6 fd21 	bl	8000524 <__aeabi_i2d>
 8009ae2:	3630      	adds	r6, #48	; 0x30
 8009ae4:	4602      	mov	r2, r0
 8009ae6:	460b      	mov	r3, r1
 8009ae8:	4640      	mov	r0, r8
 8009aea:	4649      	mov	r1, r9
 8009aec:	f7f6 fbcc 	bl	8000288 <__aeabi_dsub>
 8009af0:	f805 6b01 	strb.w	r6, [r5], #1
 8009af4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009af6:	429d      	cmp	r5, r3
 8009af8:	4680      	mov	r8, r0
 8009afa:	4689      	mov	r9, r1
 8009afc:	f04f 0200 	mov.w	r2, #0
 8009b00:	d124      	bne.n	8009b4c <_dtoa_r+0x60c>
 8009b02:	4b1b      	ldr	r3, [pc, #108]	; (8009b70 <_dtoa_r+0x630>)
 8009b04:	4650      	mov	r0, sl
 8009b06:	4659      	mov	r1, fp
 8009b08:	f7f6 fbc0 	bl	800028c <__adddf3>
 8009b0c:	4602      	mov	r2, r0
 8009b0e:	460b      	mov	r3, r1
 8009b10:	4640      	mov	r0, r8
 8009b12:	4649      	mov	r1, r9
 8009b14:	f7f7 f800 	bl	8000b18 <__aeabi_dcmpgt>
 8009b18:	2800      	cmp	r0, #0
 8009b1a:	d173      	bne.n	8009c04 <_dtoa_r+0x6c4>
 8009b1c:	4652      	mov	r2, sl
 8009b1e:	465b      	mov	r3, fp
 8009b20:	4913      	ldr	r1, [pc, #76]	; (8009b70 <_dtoa_r+0x630>)
 8009b22:	2000      	movs	r0, #0
 8009b24:	f7f6 fbb0 	bl	8000288 <__aeabi_dsub>
 8009b28:	4602      	mov	r2, r0
 8009b2a:	460b      	mov	r3, r1
 8009b2c:	4640      	mov	r0, r8
 8009b2e:	4649      	mov	r1, r9
 8009b30:	f7f6 ffd4 	bl	8000adc <__aeabi_dcmplt>
 8009b34:	2800      	cmp	r0, #0
 8009b36:	f43f af35 	beq.w	80099a4 <_dtoa_r+0x464>
 8009b3a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009b3c:	1e6b      	subs	r3, r5, #1
 8009b3e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009b40:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009b44:	2b30      	cmp	r3, #48	; 0x30
 8009b46:	d0f8      	beq.n	8009b3a <_dtoa_r+0x5fa>
 8009b48:	9700      	str	r7, [sp, #0]
 8009b4a:	e049      	b.n	8009be0 <_dtoa_r+0x6a0>
 8009b4c:	4b05      	ldr	r3, [pc, #20]	; (8009b64 <_dtoa_r+0x624>)
 8009b4e:	f7f6 fd53 	bl	80005f8 <__aeabi_dmul>
 8009b52:	4680      	mov	r8, r0
 8009b54:	4689      	mov	r9, r1
 8009b56:	e7bd      	b.n	8009ad4 <_dtoa_r+0x594>
 8009b58:	0800f520 	.word	0x0800f520
 8009b5c:	0800f4f8 	.word	0x0800f4f8
 8009b60:	3ff00000 	.word	0x3ff00000
 8009b64:	40240000 	.word	0x40240000
 8009b68:	401c0000 	.word	0x401c0000
 8009b6c:	40140000 	.word	0x40140000
 8009b70:	3fe00000 	.word	0x3fe00000
 8009b74:	9d01      	ldr	r5, [sp, #4]
 8009b76:	4656      	mov	r6, sl
 8009b78:	465f      	mov	r7, fp
 8009b7a:	4642      	mov	r2, r8
 8009b7c:	464b      	mov	r3, r9
 8009b7e:	4630      	mov	r0, r6
 8009b80:	4639      	mov	r1, r7
 8009b82:	f7f6 fe63 	bl	800084c <__aeabi_ddiv>
 8009b86:	f7f6 ffe7 	bl	8000b58 <__aeabi_d2iz>
 8009b8a:	4682      	mov	sl, r0
 8009b8c:	f7f6 fcca 	bl	8000524 <__aeabi_i2d>
 8009b90:	4642      	mov	r2, r8
 8009b92:	464b      	mov	r3, r9
 8009b94:	f7f6 fd30 	bl	80005f8 <__aeabi_dmul>
 8009b98:	4602      	mov	r2, r0
 8009b9a:	460b      	mov	r3, r1
 8009b9c:	4630      	mov	r0, r6
 8009b9e:	4639      	mov	r1, r7
 8009ba0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8009ba4:	f7f6 fb70 	bl	8000288 <__aeabi_dsub>
 8009ba8:	f805 6b01 	strb.w	r6, [r5], #1
 8009bac:	9e01      	ldr	r6, [sp, #4]
 8009bae:	9f03      	ldr	r7, [sp, #12]
 8009bb0:	1bae      	subs	r6, r5, r6
 8009bb2:	42b7      	cmp	r7, r6
 8009bb4:	4602      	mov	r2, r0
 8009bb6:	460b      	mov	r3, r1
 8009bb8:	d135      	bne.n	8009c26 <_dtoa_r+0x6e6>
 8009bba:	f7f6 fb67 	bl	800028c <__adddf3>
 8009bbe:	4642      	mov	r2, r8
 8009bc0:	464b      	mov	r3, r9
 8009bc2:	4606      	mov	r6, r0
 8009bc4:	460f      	mov	r7, r1
 8009bc6:	f7f6 ffa7 	bl	8000b18 <__aeabi_dcmpgt>
 8009bca:	b9d0      	cbnz	r0, 8009c02 <_dtoa_r+0x6c2>
 8009bcc:	4642      	mov	r2, r8
 8009bce:	464b      	mov	r3, r9
 8009bd0:	4630      	mov	r0, r6
 8009bd2:	4639      	mov	r1, r7
 8009bd4:	f7f6 ff78 	bl	8000ac8 <__aeabi_dcmpeq>
 8009bd8:	b110      	cbz	r0, 8009be0 <_dtoa_r+0x6a0>
 8009bda:	f01a 0f01 	tst.w	sl, #1
 8009bde:	d110      	bne.n	8009c02 <_dtoa_r+0x6c2>
 8009be0:	4620      	mov	r0, r4
 8009be2:	ee18 1a10 	vmov	r1, s16
 8009be6:	f000 ff6d 	bl	800aac4 <_Bfree>
 8009bea:	2300      	movs	r3, #0
 8009bec:	9800      	ldr	r0, [sp, #0]
 8009bee:	702b      	strb	r3, [r5, #0]
 8009bf0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009bf2:	3001      	adds	r0, #1
 8009bf4:	6018      	str	r0, [r3, #0]
 8009bf6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	f43f acf1 	beq.w	80095e0 <_dtoa_r+0xa0>
 8009bfe:	601d      	str	r5, [r3, #0]
 8009c00:	e4ee      	b.n	80095e0 <_dtoa_r+0xa0>
 8009c02:	9f00      	ldr	r7, [sp, #0]
 8009c04:	462b      	mov	r3, r5
 8009c06:	461d      	mov	r5, r3
 8009c08:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009c0c:	2a39      	cmp	r2, #57	; 0x39
 8009c0e:	d106      	bne.n	8009c1e <_dtoa_r+0x6de>
 8009c10:	9a01      	ldr	r2, [sp, #4]
 8009c12:	429a      	cmp	r2, r3
 8009c14:	d1f7      	bne.n	8009c06 <_dtoa_r+0x6c6>
 8009c16:	9901      	ldr	r1, [sp, #4]
 8009c18:	2230      	movs	r2, #48	; 0x30
 8009c1a:	3701      	adds	r7, #1
 8009c1c:	700a      	strb	r2, [r1, #0]
 8009c1e:	781a      	ldrb	r2, [r3, #0]
 8009c20:	3201      	adds	r2, #1
 8009c22:	701a      	strb	r2, [r3, #0]
 8009c24:	e790      	b.n	8009b48 <_dtoa_r+0x608>
 8009c26:	4ba6      	ldr	r3, [pc, #664]	; (8009ec0 <_dtoa_r+0x980>)
 8009c28:	2200      	movs	r2, #0
 8009c2a:	f7f6 fce5 	bl	80005f8 <__aeabi_dmul>
 8009c2e:	2200      	movs	r2, #0
 8009c30:	2300      	movs	r3, #0
 8009c32:	4606      	mov	r6, r0
 8009c34:	460f      	mov	r7, r1
 8009c36:	f7f6 ff47 	bl	8000ac8 <__aeabi_dcmpeq>
 8009c3a:	2800      	cmp	r0, #0
 8009c3c:	d09d      	beq.n	8009b7a <_dtoa_r+0x63a>
 8009c3e:	e7cf      	b.n	8009be0 <_dtoa_r+0x6a0>
 8009c40:	9a08      	ldr	r2, [sp, #32]
 8009c42:	2a00      	cmp	r2, #0
 8009c44:	f000 80d7 	beq.w	8009df6 <_dtoa_r+0x8b6>
 8009c48:	9a06      	ldr	r2, [sp, #24]
 8009c4a:	2a01      	cmp	r2, #1
 8009c4c:	f300 80ba 	bgt.w	8009dc4 <_dtoa_r+0x884>
 8009c50:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009c52:	2a00      	cmp	r2, #0
 8009c54:	f000 80b2 	beq.w	8009dbc <_dtoa_r+0x87c>
 8009c58:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009c5c:	9e07      	ldr	r6, [sp, #28]
 8009c5e:	9d04      	ldr	r5, [sp, #16]
 8009c60:	9a04      	ldr	r2, [sp, #16]
 8009c62:	441a      	add	r2, r3
 8009c64:	9204      	str	r2, [sp, #16]
 8009c66:	9a05      	ldr	r2, [sp, #20]
 8009c68:	2101      	movs	r1, #1
 8009c6a:	441a      	add	r2, r3
 8009c6c:	4620      	mov	r0, r4
 8009c6e:	9205      	str	r2, [sp, #20]
 8009c70:	f001 f82a 	bl	800acc8 <__i2b>
 8009c74:	4607      	mov	r7, r0
 8009c76:	2d00      	cmp	r5, #0
 8009c78:	dd0c      	ble.n	8009c94 <_dtoa_r+0x754>
 8009c7a:	9b05      	ldr	r3, [sp, #20]
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	dd09      	ble.n	8009c94 <_dtoa_r+0x754>
 8009c80:	42ab      	cmp	r3, r5
 8009c82:	9a04      	ldr	r2, [sp, #16]
 8009c84:	bfa8      	it	ge
 8009c86:	462b      	movge	r3, r5
 8009c88:	1ad2      	subs	r2, r2, r3
 8009c8a:	9204      	str	r2, [sp, #16]
 8009c8c:	9a05      	ldr	r2, [sp, #20]
 8009c8e:	1aed      	subs	r5, r5, r3
 8009c90:	1ad3      	subs	r3, r2, r3
 8009c92:	9305      	str	r3, [sp, #20]
 8009c94:	9b07      	ldr	r3, [sp, #28]
 8009c96:	b31b      	cbz	r3, 8009ce0 <_dtoa_r+0x7a0>
 8009c98:	9b08      	ldr	r3, [sp, #32]
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	f000 80af 	beq.w	8009dfe <_dtoa_r+0x8be>
 8009ca0:	2e00      	cmp	r6, #0
 8009ca2:	dd13      	ble.n	8009ccc <_dtoa_r+0x78c>
 8009ca4:	4639      	mov	r1, r7
 8009ca6:	4632      	mov	r2, r6
 8009ca8:	4620      	mov	r0, r4
 8009caa:	f001 f8cd 	bl	800ae48 <__pow5mult>
 8009cae:	ee18 2a10 	vmov	r2, s16
 8009cb2:	4601      	mov	r1, r0
 8009cb4:	4607      	mov	r7, r0
 8009cb6:	4620      	mov	r0, r4
 8009cb8:	f001 f81c 	bl	800acf4 <__multiply>
 8009cbc:	ee18 1a10 	vmov	r1, s16
 8009cc0:	4680      	mov	r8, r0
 8009cc2:	4620      	mov	r0, r4
 8009cc4:	f000 fefe 	bl	800aac4 <_Bfree>
 8009cc8:	ee08 8a10 	vmov	s16, r8
 8009ccc:	9b07      	ldr	r3, [sp, #28]
 8009cce:	1b9a      	subs	r2, r3, r6
 8009cd0:	d006      	beq.n	8009ce0 <_dtoa_r+0x7a0>
 8009cd2:	ee18 1a10 	vmov	r1, s16
 8009cd6:	4620      	mov	r0, r4
 8009cd8:	f001 f8b6 	bl	800ae48 <__pow5mult>
 8009cdc:	ee08 0a10 	vmov	s16, r0
 8009ce0:	2101      	movs	r1, #1
 8009ce2:	4620      	mov	r0, r4
 8009ce4:	f000 fff0 	bl	800acc8 <__i2b>
 8009ce8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	4606      	mov	r6, r0
 8009cee:	f340 8088 	ble.w	8009e02 <_dtoa_r+0x8c2>
 8009cf2:	461a      	mov	r2, r3
 8009cf4:	4601      	mov	r1, r0
 8009cf6:	4620      	mov	r0, r4
 8009cf8:	f001 f8a6 	bl	800ae48 <__pow5mult>
 8009cfc:	9b06      	ldr	r3, [sp, #24]
 8009cfe:	2b01      	cmp	r3, #1
 8009d00:	4606      	mov	r6, r0
 8009d02:	f340 8081 	ble.w	8009e08 <_dtoa_r+0x8c8>
 8009d06:	f04f 0800 	mov.w	r8, #0
 8009d0a:	6933      	ldr	r3, [r6, #16]
 8009d0c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009d10:	6918      	ldr	r0, [r3, #16]
 8009d12:	f000 ff89 	bl	800ac28 <__hi0bits>
 8009d16:	f1c0 0020 	rsb	r0, r0, #32
 8009d1a:	9b05      	ldr	r3, [sp, #20]
 8009d1c:	4418      	add	r0, r3
 8009d1e:	f010 001f 	ands.w	r0, r0, #31
 8009d22:	f000 8092 	beq.w	8009e4a <_dtoa_r+0x90a>
 8009d26:	f1c0 0320 	rsb	r3, r0, #32
 8009d2a:	2b04      	cmp	r3, #4
 8009d2c:	f340 808a 	ble.w	8009e44 <_dtoa_r+0x904>
 8009d30:	f1c0 001c 	rsb	r0, r0, #28
 8009d34:	9b04      	ldr	r3, [sp, #16]
 8009d36:	4403      	add	r3, r0
 8009d38:	9304      	str	r3, [sp, #16]
 8009d3a:	9b05      	ldr	r3, [sp, #20]
 8009d3c:	4403      	add	r3, r0
 8009d3e:	4405      	add	r5, r0
 8009d40:	9305      	str	r3, [sp, #20]
 8009d42:	9b04      	ldr	r3, [sp, #16]
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	dd07      	ble.n	8009d58 <_dtoa_r+0x818>
 8009d48:	ee18 1a10 	vmov	r1, s16
 8009d4c:	461a      	mov	r2, r3
 8009d4e:	4620      	mov	r0, r4
 8009d50:	f001 f8d4 	bl	800aefc <__lshift>
 8009d54:	ee08 0a10 	vmov	s16, r0
 8009d58:	9b05      	ldr	r3, [sp, #20]
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	dd05      	ble.n	8009d6a <_dtoa_r+0x82a>
 8009d5e:	4631      	mov	r1, r6
 8009d60:	461a      	mov	r2, r3
 8009d62:	4620      	mov	r0, r4
 8009d64:	f001 f8ca 	bl	800aefc <__lshift>
 8009d68:	4606      	mov	r6, r0
 8009d6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d06e      	beq.n	8009e4e <_dtoa_r+0x90e>
 8009d70:	ee18 0a10 	vmov	r0, s16
 8009d74:	4631      	mov	r1, r6
 8009d76:	f001 f931 	bl	800afdc <__mcmp>
 8009d7a:	2800      	cmp	r0, #0
 8009d7c:	da67      	bge.n	8009e4e <_dtoa_r+0x90e>
 8009d7e:	9b00      	ldr	r3, [sp, #0]
 8009d80:	3b01      	subs	r3, #1
 8009d82:	ee18 1a10 	vmov	r1, s16
 8009d86:	9300      	str	r3, [sp, #0]
 8009d88:	220a      	movs	r2, #10
 8009d8a:	2300      	movs	r3, #0
 8009d8c:	4620      	mov	r0, r4
 8009d8e:	f000 febb 	bl	800ab08 <__multadd>
 8009d92:	9b08      	ldr	r3, [sp, #32]
 8009d94:	ee08 0a10 	vmov	s16, r0
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	f000 81b1 	beq.w	800a100 <_dtoa_r+0xbc0>
 8009d9e:	2300      	movs	r3, #0
 8009da0:	4639      	mov	r1, r7
 8009da2:	220a      	movs	r2, #10
 8009da4:	4620      	mov	r0, r4
 8009da6:	f000 feaf 	bl	800ab08 <__multadd>
 8009daa:	9b02      	ldr	r3, [sp, #8]
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	4607      	mov	r7, r0
 8009db0:	f300 808e 	bgt.w	8009ed0 <_dtoa_r+0x990>
 8009db4:	9b06      	ldr	r3, [sp, #24]
 8009db6:	2b02      	cmp	r3, #2
 8009db8:	dc51      	bgt.n	8009e5e <_dtoa_r+0x91e>
 8009dba:	e089      	b.n	8009ed0 <_dtoa_r+0x990>
 8009dbc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009dbe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009dc2:	e74b      	b.n	8009c5c <_dtoa_r+0x71c>
 8009dc4:	9b03      	ldr	r3, [sp, #12]
 8009dc6:	1e5e      	subs	r6, r3, #1
 8009dc8:	9b07      	ldr	r3, [sp, #28]
 8009dca:	42b3      	cmp	r3, r6
 8009dcc:	bfbf      	itttt	lt
 8009dce:	9b07      	ldrlt	r3, [sp, #28]
 8009dd0:	9607      	strlt	r6, [sp, #28]
 8009dd2:	1af2      	sublt	r2, r6, r3
 8009dd4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8009dd6:	bfb6      	itet	lt
 8009dd8:	189b      	addlt	r3, r3, r2
 8009dda:	1b9e      	subge	r6, r3, r6
 8009ddc:	930a      	strlt	r3, [sp, #40]	; 0x28
 8009dde:	9b03      	ldr	r3, [sp, #12]
 8009de0:	bfb8      	it	lt
 8009de2:	2600      	movlt	r6, #0
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	bfb7      	itett	lt
 8009de8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8009dec:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8009df0:	1a9d      	sublt	r5, r3, r2
 8009df2:	2300      	movlt	r3, #0
 8009df4:	e734      	b.n	8009c60 <_dtoa_r+0x720>
 8009df6:	9e07      	ldr	r6, [sp, #28]
 8009df8:	9d04      	ldr	r5, [sp, #16]
 8009dfa:	9f08      	ldr	r7, [sp, #32]
 8009dfc:	e73b      	b.n	8009c76 <_dtoa_r+0x736>
 8009dfe:	9a07      	ldr	r2, [sp, #28]
 8009e00:	e767      	b.n	8009cd2 <_dtoa_r+0x792>
 8009e02:	9b06      	ldr	r3, [sp, #24]
 8009e04:	2b01      	cmp	r3, #1
 8009e06:	dc18      	bgt.n	8009e3a <_dtoa_r+0x8fa>
 8009e08:	f1ba 0f00 	cmp.w	sl, #0
 8009e0c:	d115      	bne.n	8009e3a <_dtoa_r+0x8fa>
 8009e0e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009e12:	b993      	cbnz	r3, 8009e3a <_dtoa_r+0x8fa>
 8009e14:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009e18:	0d1b      	lsrs	r3, r3, #20
 8009e1a:	051b      	lsls	r3, r3, #20
 8009e1c:	b183      	cbz	r3, 8009e40 <_dtoa_r+0x900>
 8009e1e:	9b04      	ldr	r3, [sp, #16]
 8009e20:	3301      	adds	r3, #1
 8009e22:	9304      	str	r3, [sp, #16]
 8009e24:	9b05      	ldr	r3, [sp, #20]
 8009e26:	3301      	adds	r3, #1
 8009e28:	9305      	str	r3, [sp, #20]
 8009e2a:	f04f 0801 	mov.w	r8, #1
 8009e2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	f47f af6a 	bne.w	8009d0a <_dtoa_r+0x7ca>
 8009e36:	2001      	movs	r0, #1
 8009e38:	e76f      	b.n	8009d1a <_dtoa_r+0x7da>
 8009e3a:	f04f 0800 	mov.w	r8, #0
 8009e3e:	e7f6      	b.n	8009e2e <_dtoa_r+0x8ee>
 8009e40:	4698      	mov	r8, r3
 8009e42:	e7f4      	b.n	8009e2e <_dtoa_r+0x8ee>
 8009e44:	f43f af7d 	beq.w	8009d42 <_dtoa_r+0x802>
 8009e48:	4618      	mov	r0, r3
 8009e4a:	301c      	adds	r0, #28
 8009e4c:	e772      	b.n	8009d34 <_dtoa_r+0x7f4>
 8009e4e:	9b03      	ldr	r3, [sp, #12]
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	dc37      	bgt.n	8009ec4 <_dtoa_r+0x984>
 8009e54:	9b06      	ldr	r3, [sp, #24]
 8009e56:	2b02      	cmp	r3, #2
 8009e58:	dd34      	ble.n	8009ec4 <_dtoa_r+0x984>
 8009e5a:	9b03      	ldr	r3, [sp, #12]
 8009e5c:	9302      	str	r3, [sp, #8]
 8009e5e:	9b02      	ldr	r3, [sp, #8]
 8009e60:	b96b      	cbnz	r3, 8009e7e <_dtoa_r+0x93e>
 8009e62:	4631      	mov	r1, r6
 8009e64:	2205      	movs	r2, #5
 8009e66:	4620      	mov	r0, r4
 8009e68:	f000 fe4e 	bl	800ab08 <__multadd>
 8009e6c:	4601      	mov	r1, r0
 8009e6e:	4606      	mov	r6, r0
 8009e70:	ee18 0a10 	vmov	r0, s16
 8009e74:	f001 f8b2 	bl	800afdc <__mcmp>
 8009e78:	2800      	cmp	r0, #0
 8009e7a:	f73f adbb 	bgt.w	80099f4 <_dtoa_r+0x4b4>
 8009e7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e80:	9d01      	ldr	r5, [sp, #4]
 8009e82:	43db      	mvns	r3, r3
 8009e84:	9300      	str	r3, [sp, #0]
 8009e86:	f04f 0800 	mov.w	r8, #0
 8009e8a:	4631      	mov	r1, r6
 8009e8c:	4620      	mov	r0, r4
 8009e8e:	f000 fe19 	bl	800aac4 <_Bfree>
 8009e92:	2f00      	cmp	r7, #0
 8009e94:	f43f aea4 	beq.w	8009be0 <_dtoa_r+0x6a0>
 8009e98:	f1b8 0f00 	cmp.w	r8, #0
 8009e9c:	d005      	beq.n	8009eaa <_dtoa_r+0x96a>
 8009e9e:	45b8      	cmp	r8, r7
 8009ea0:	d003      	beq.n	8009eaa <_dtoa_r+0x96a>
 8009ea2:	4641      	mov	r1, r8
 8009ea4:	4620      	mov	r0, r4
 8009ea6:	f000 fe0d 	bl	800aac4 <_Bfree>
 8009eaa:	4639      	mov	r1, r7
 8009eac:	4620      	mov	r0, r4
 8009eae:	f000 fe09 	bl	800aac4 <_Bfree>
 8009eb2:	e695      	b.n	8009be0 <_dtoa_r+0x6a0>
 8009eb4:	2600      	movs	r6, #0
 8009eb6:	4637      	mov	r7, r6
 8009eb8:	e7e1      	b.n	8009e7e <_dtoa_r+0x93e>
 8009eba:	9700      	str	r7, [sp, #0]
 8009ebc:	4637      	mov	r7, r6
 8009ebe:	e599      	b.n	80099f4 <_dtoa_r+0x4b4>
 8009ec0:	40240000 	.word	0x40240000
 8009ec4:	9b08      	ldr	r3, [sp, #32]
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	f000 80ca 	beq.w	800a060 <_dtoa_r+0xb20>
 8009ecc:	9b03      	ldr	r3, [sp, #12]
 8009ece:	9302      	str	r3, [sp, #8]
 8009ed0:	2d00      	cmp	r5, #0
 8009ed2:	dd05      	ble.n	8009ee0 <_dtoa_r+0x9a0>
 8009ed4:	4639      	mov	r1, r7
 8009ed6:	462a      	mov	r2, r5
 8009ed8:	4620      	mov	r0, r4
 8009eda:	f001 f80f 	bl	800aefc <__lshift>
 8009ede:	4607      	mov	r7, r0
 8009ee0:	f1b8 0f00 	cmp.w	r8, #0
 8009ee4:	d05b      	beq.n	8009f9e <_dtoa_r+0xa5e>
 8009ee6:	6879      	ldr	r1, [r7, #4]
 8009ee8:	4620      	mov	r0, r4
 8009eea:	f000 fdab 	bl	800aa44 <_Balloc>
 8009eee:	4605      	mov	r5, r0
 8009ef0:	b928      	cbnz	r0, 8009efe <_dtoa_r+0x9be>
 8009ef2:	4b87      	ldr	r3, [pc, #540]	; (800a110 <_dtoa_r+0xbd0>)
 8009ef4:	4602      	mov	r2, r0
 8009ef6:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009efa:	f7ff bb3b 	b.w	8009574 <_dtoa_r+0x34>
 8009efe:	693a      	ldr	r2, [r7, #16]
 8009f00:	3202      	adds	r2, #2
 8009f02:	0092      	lsls	r2, r2, #2
 8009f04:	f107 010c 	add.w	r1, r7, #12
 8009f08:	300c      	adds	r0, #12
 8009f0a:	f000 fd8d 	bl	800aa28 <memcpy>
 8009f0e:	2201      	movs	r2, #1
 8009f10:	4629      	mov	r1, r5
 8009f12:	4620      	mov	r0, r4
 8009f14:	f000 fff2 	bl	800aefc <__lshift>
 8009f18:	9b01      	ldr	r3, [sp, #4]
 8009f1a:	f103 0901 	add.w	r9, r3, #1
 8009f1e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8009f22:	4413      	add	r3, r2
 8009f24:	9305      	str	r3, [sp, #20]
 8009f26:	f00a 0301 	and.w	r3, sl, #1
 8009f2a:	46b8      	mov	r8, r7
 8009f2c:	9304      	str	r3, [sp, #16]
 8009f2e:	4607      	mov	r7, r0
 8009f30:	4631      	mov	r1, r6
 8009f32:	ee18 0a10 	vmov	r0, s16
 8009f36:	f7ff fa77 	bl	8009428 <quorem>
 8009f3a:	4641      	mov	r1, r8
 8009f3c:	9002      	str	r0, [sp, #8]
 8009f3e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009f42:	ee18 0a10 	vmov	r0, s16
 8009f46:	f001 f849 	bl	800afdc <__mcmp>
 8009f4a:	463a      	mov	r2, r7
 8009f4c:	9003      	str	r0, [sp, #12]
 8009f4e:	4631      	mov	r1, r6
 8009f50:	4620      	mov	r0, r4
 8009f52:	f001 f85f 	bl	800b014 <__mdiff>
 8009f56:	68c2      	ldr	r2, [r0, #12]
 8009f58:	f109 3bff 	add.w	fp, r9, #4294967295
 8009f5c:	4605      	mov	r5, r0
 8009f5e:	bb02      	cbnz	r2, 8009fa2 <_dtoa_r+0xa62>
 8009f60:	4601      	mov	r1, r0
 8009f62:	ee18 0a10 	vmov	r0, s16
 8009f66:	f001 f839 	bl	800afdc <__mcmp>
 8009f6a:	4602      	mov	r2, r0
 8009f6c:	4629      	mov	r1, r5
 8009f6e:	4620      	mov	r0, r4
 8009f70:	9207      	str	r2, [sp, #28]
 8009f72:	f000 fda7 	bl	800aac4 <_Bfree>
 8009f76:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8009f7a:	ea43 0102 	orr.w	r1, r3, r2
 8009f7e:	9b04      	ldr	r3, [sp, #16]
 8009f80:	430b      	orrs	r3, r1
 8009f82:	464d      	mov	r5, r9
 8009f84:	d10f      	bne.n	8009fa6 <_dtoa_r+0xa66>
 8009f86:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009f8a:	d02a      	beq.n	8009fe2 <_dtoa_r+0xaa2>
 8009f8c:	9b03      	ldr	r3, [sp, #12]
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	dd02      	ble.n	8009f98 <_dtoa_r+0xa58>
 8009f92:	9b02      	ldr	r3, [sp, #8]
 8009f94:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8009f98:	f88b a000 	strb.w	sl, [fp]
 8009f9c:	e775      	b.n	8009e8a <_dtoa_r+0x94a>
 8009f9e:	4638      	mov	r0, r7
 8009fa0:	e7ba      	b.n	8009f18 <_dtoa_r+0x9d8>
 8009fa2:	2201      	movs	r2, #1
 8009fa4:	e7e2      	b.n	8009f6c <_dtoa_r+0xa2c>
 8009fa6:	9b03      	ldr	r3, [sp, #12]
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	db04      	blt.n	8009fb6 <_dtoa_r+0xa76>
 8009fac:	9906      	ldr	r1, [sp, #24]
 8009fae:	430b      	orrs	r3, r1
 8009fb0:	9904      	ldr	r1, [sp, #16]
 8009fb2:	430b      	orrs	r3, r1
 8009fb4:	d122      	bne.n	8009ffc <_dtoa_r+0xabc>
 8009fb6:	2a00      	cmp	r2, #0
 8009fb8:	ddee      	ble.n	8009f98 <_dtoa_r+0xa58>
 8009fba:	ee18 1a10 	vmov	r1, s16
 8009fbe:	2201      	movs	r2, #1
 8009fc0:	4620      	mov	r0, r4
 8009fc2:	f000 ff9b 	bl	800aefc <__lshift>
 8009fc6:	4631      	mov	r1, r6
 8009fc8:	ee08 0a10 	vmov	s16, r0
 8009fcc:	f001 f806 	bl	800afdc <__mcmp>
 8009fd0:	2800      	cmp	r0, #0
 8009fd2:	dc03      	bgt.n	8009fdc <_dtoa_r+0xa9c>
 8009fd4:	d1e0      	bne.n	8009f98 <_dtoa_r+0xa58>
 8009fd6:	f01a 0f01 	tst.w	sl, #1
 8009fda:	d0dd      	beq.n	8009f98 <_dtoa_r+0xa58>
 8009fdc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009fe0:	d1d7      	bne.n	8009f92 <_dtoa_r+0xa52>
 8009fe2:	2339      	movs	r3, #57	; 0x39
 8009fe4:	f88b 3000 	strb.w	r3, [fp]
 8009fe8:	462b      	mov	r3, r5
 8009fea:	461d      	mov	r5, r3
 8009fec:	3b01      	subs	r3, #1
 8009fee:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009ff2:	2a39      	cmp	r2, #57	; 0x39
 8009ff4:	d071      	beq.n	800a0da <_dtoa_r+0xb9a>
 8009ff6:	3201      	adds	r2, #1
 8009ff8:	701a      	strb	r2, [r3, #0]
 8009ffa:	e746      	b.n	8009e8a <_dtoa_r+0x94a>
 8009ffc:	2a00      	cmp	r2, #0
 8009ffe:	dd07      	ble.n	800a010 <_dtoa_r+0xad0>
 800a000:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a004:	d0ed      	beq.n	8009fe2 <_dtoa_r+0xaa2>
 800a006:	f10a 0301 	add.w	r3, sl, #1
 800a00a:	f88b 3000 	strb.w	r3, [fp]
 800a00e:	e73c      	b.n	8009e8a <_dtoa_r+0x94a>
 800a010:	9b05      	ldr	r3, [sp, #20]
 800a012:	f809 ac01 	strb.w	sl, [r9, #-1]
 800a016:	4599      	cmp	r9, r3
 800a018:	d047      	beq.n	800a0aa <_dtoa_r+0xb6a>
 800a01a:	ee18 1a10 	vmov	r1, s16
 800a01e:	2300      	movs	r3, #0
 800a020:	220a      	movs	r2, #10
 800a022:	4620      	mov	r0, r4
 800a024:	f000 fd70 	bl	800ab08 <__multadd>
 800a028:	45b8      	cmp	r8, r7
 800a02a:	ee08 0a10 	vmov	s16, r0
 800a02e:	f04f 0300 	mov.w	r3, #0
 800a032:	f04f 020a 	mov.w	r2, #10
 800a036:	4641      	mov	r1, r8
 800a038:	4620      	mov	r0, r4
 800a03a:	d106      	bne.n	800a04a <_dtoa_r+0xb0a>
 800a03c:	f000 fd64 	bl	800ab08 <__multadd>
 800a040:	4680      	mov	r8, r0
 800a042:	4607      	mov	r7, r0
 800a044:	f109 0901 	add.w	r9, r9, #1
 800a048:	e772      	b.n	8009f30 <_dtoa_r+0x9f0>
 800a04a:	f000 fd5d 	bl	800ab08 <__multadd>
 800a04e:	4639      	mov	r1, r7
 800a050:	4680      	mov	r8, r0
 800a052:	2300      	movs	r3, #0
 800a054:	220a      	movs	r2, #10
 800a056:	4620      	mov	r0, r4
 800a058:	f000 fd56 	bl	800ab08 <__multadd>
 800a05c:	4607      	mov	r7, r0
 800a05e:	e7f1      	b.n	800a044 <_dtoa_r+0xb04>
 800a060:	9b03      	ldr	r3, [sp, #12]
 800a062:	9302      	str	r3, [sp, #8]
 800a064:	9d01      	ldr	r5, [sp, #4]
 800a066:	ee18 0a10 	vmov	r0, s16
 800a06a:	4631      	mov	r1, r6
 800a06c:	f7ff f9dc 	bl	8009428 <quorem>
 800a070:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a074:	9b01      	ldr	r3, [sp, #4]
 800a076:	f805 ab01 	strb.w	sl, [r5], #1
 800a07a:	1aea      	subs	r2, r5, r3
 800a07c:	9b02      	ldr	r3, [sp, #8]
 800a07e:	4293      	cmp	r3, r2
 800a080:	dd09      	ble.n	800a096 <_dtoa_r+0xb56>
 800a082:	ee18 1a10 	vmov	r1, s16
 800a086:	2300      	movs	r3, #0
 800a088:	220a      	movs	r2, #10
 800a08a:	4620      	mov	r0, r4
 800a08c:	f000 fd3c 	bl	800ab08 <__multadd>
 800a090:	ee08 0a10 	vmov	s16, r0
 800a094:	e7e7      	b.n	800a066 <_dtoa_r+0xb26>
 800a096:	9b02      	ldr	r3, [sp, #8]
 800a098:	2b00      	cmp	r3, #0
 800a09a:	bfc8      	it	gt
 800a09c:	461d      	movgt	r5, r3
 800a09e:	9b01      	ldr	r3, [sp, #4]
 800a0a0:	bfd8      	it	le
 800a0a2:	2501      	movle	r5, #1
 800a0a4:	441d      	add	r5, r3
 800a0a6:	f04f 0800 	mov.w	r8, #0
 800a0aa:	ee18 1a10 	vmov	r1, s16
 800a0ae:	2201      	movs	r2, #1
 800a0b0:	4620      	mov	r0, r4
 800a0b2:	f000 ff23 	bl	800aefc <__lshift>
 800a0b6:	4631      	mov	r1, r6
 800a0b8:	ee08 0a10 	vmov	s16, r0
 800a0bc:	f000 ff8e 	bl	800afdc <__mcmp>
 800a0c0:	2800      	cmp	r0, #0
 800a0c2:	dc91      	bgt.n	8009fe8 <_dtoa_r+0xaa8>
 800a0c4:	d102      	bne.n	800a0cc <_dtoa_r+0xb8c>
 800a0c6:	f01a 0f01 	tst.w	sl, #1
 800a0ca:	d18d      	bne.n	8009fe8 <_dtoa_r+0xaa8>
 800a0cc:	462b      	mov	r3, r5
 800a0ce:	461d      	mov	r5, r3
 800a0d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a0d4:	2a30      	cmp	r2, #48	; 0x30
 800a0d6:	d0fa      	beq.n	800a0ce <_dtoa_r+0xb8e>
 800a0d8:	e6d7      	b.n	8009e8a <_dtoa_r+0x94a>
 800a0da:	9a01      	ldr	r2, [sp, #4]
 800a0dc:	429a      	cmp	r2, r3
 800a0de:	d184      	bne.n	8009fea <_dtoa_r+0xaaa>
 800a0e0:	9b00      	ldr	r3, [sp, #0]
 800a0e2:	3301      	adds	r3, #1
 800a0e4:	9300      	str	r3, [sp, #0]
 800a0e6:	2331      	movs	r3, #49	; 0x31
 800a0e8:	7013      	strb	r3, [r2, #0]
 800a0ea:	e6ce      	b.n	8009e8a <_dtoa_r+0x94a>
 800a0ec:	4b09      	ldr	r3, [pc, #36]	; (800a114 <_dtoa_r+0xbd4>)
 800a0ee:	f7ff ba95 	b.w	800961c <_dtoa_r+0xdc>
 800a0f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	f47f aa6e 	bne.w	80095d6 <_dtoa_r+0x96>
 800a0fa:	4b07      	ldr	r3, [pc, #28]	; (800a118 <_dtoa_r+0xbd8>)
 800a0fc:	f7ff ba8e 	b.w	800961c <_dtoa_r+0xdc>
 800a100:	9b02      	ldr	r3, [sp, #8]
 800a102:	2b00      	cmp	r3, #0
 800a104:	dcae      	bgt.n	800a064 <_dtoa_r+0xb24>
 800a106:	9b06      	ldr	r3, [sp, #24]
 800a108:	2b02      	cmp	r3, #2
 800a10a:	f73f aea8 	bgt.w	8009e5e <_dtoa_r+0x91e>
 800a10e:	e7a9      	b.n	800a064 <_dtoa_r+0xb24>
 800a110:	0800f3a8 	.word	0x0800f3a8
 800a114:	0800f1ac 	.word	0x0800f1ac
 800a118:	0800f329 	.word	0x0800f329

0800a11c <std>:
 800a11c:	2300      	movs	r3, #0
 800a11e:	b510      	push	{r4, lr}
 800a120:	4604      	mov	r4, r0
 800a122:	e9c0 3300 	strd	r3, r3, [r0]
 800a126:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a12a:	6083      	str	r3, [r0, #8]
 800a12c:	8181      	strh	r1, [r0, #12]
 800a12e:	6643      	str	r3, [r0, #100]	; 0x64
 800a130:	81c2      	strh	r2, [r0, #14]
 800a132:	6183      	str	r3, [r0, #24]
 800a134:	4619      	mov	r1, r3
 800a136:	2208      	movs	r2, #8
 800a138:	305c      	adds	r0, #92	; 0x5c
 800a13a:	f7fd fc09 	bl	8007950 <memset>
 800a13e:	4b05      	ldr	r3, [pc, #20]	; (800a154 <std+0x38>)
 800a140:	6263      	str	r3, [r4, #36]	; 0x24
 800a142:	4b05      	ldr	r3, [pc, #20]	; (800a158 <std+0x3c>)
 800a144:	62a3      	str	r3, [r4, #40]	; 0x28
 800a146:	4b05      	ldr	r3, [pc, #20]	; (800a15c <std+0x40>)
 800a148:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a14a:	4b05      	ldr	r3, [pc, #20]	; (800a160 <std+0x44>)
 800a14c:	6224      	str	r4, [r4, #32]
 800a14e:	6323      	str	r3, [r4, #48]	; 0x30
 800a150:	bd10      	pop	{r4, pc}
 800a152:	bf00      	nop
 800a154:	0800bb51 	.word	0x0800bb51
 800a158:	0800bb73 	.word	0x0800bb73
 800a15c:	0800bbab 	.word	0x0800bbab
 800a160:	0800bbcf 	.word	0x0800bbcf

0800a164 <_cleanup_r>:
 800a164:	4901      	ldr	r1, [pc, #4]	; (800a16c <_cleanup_r+0x8>)
 800a166:	f000 b8af 	b.w	800a2c8 <_fwalk_reent>
 800a16a:	bf00      	nop
 800a16c:	0800bf29 	.word	0x0800bf29

0800a170 <__sfmoreglue>:
 800a170:	b570      	push	{r4, r5, r6, lr}
 800a172:	2268      	movs	r2, #104	; 0x68
 800a174:	1e4d      	subs	r5, r1, #1
 800a176:	4355      	muls	r5, r2
 800a178:	460e      	mov	r6, r1
 800a17a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a17e:	f001 f9a5 	bl	800b4cc <_malloc_r>
 800a182:	4604      	mov	r4, r0
 800a184:	b140      	cbz	r0, 800a198 <__sfmoreglue+0x28>
 800a186:	2100      	movs	r1, #0
 800a188:	e9c0 1600 	strd	r1, r6, [r0]
 800a18c:	300c      	adds	r0, #12
 800a18e:	60a0      	str	r0, [r4, #8]
 800a190:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a194:	f7fd fbdc 	bl	8007950 <memset>
 800a198:	4620      	mov	r0, r4
 800a19a:	bd70      	pop	{r4, r5, r6, pc}

0800a19c <__sfp_lock_acquire>:
 800a19c:	4801      	ldr	r0, [pc, #4]	; (800a1a4 <__sfp_lock_acquire+0x8>)
 800a19e:	f000 bc26 	b.w	800a9ee <__retarget_lock_acquire_recursive>
 800a1a2:	bf00      	nop
 800a1a4:	200043b9 	.word	0x200043b9

0800a1a8 <__sfp_lock_release>:
 800a1a8:	4801      	ldr	r0, [pc, #4]	; (800a1b0 <__sfp_lock_release+0x8>)
 800a1aa:	f000 bc21 	b.w	800a9f0 <__retarget_lock_release_recursive>
 800a1ae:	bf00      	nop
 800a1b0:	200043b9 	.word	0x200043b9

0800a1b4 <__sinit_lock_acquire>:
 800a1b4:	4801      	ldr	r0, [pc, #4]	; (800a1bc <__sinit_lock_acquire+0x8>)
 800a1b6:	f000 bc1a 	b.w	800a9ee <__retarget_lock_acquire_recursive>
 800a1ba:	bf00      	nop
 800a1bc:	200043ba 	.word	0x200043ba

0800a1c0 <__sinit_lock_release>:
 800a1c0:	4801      	ldr	r0, [pc, #4]	; (800a1c8 <__sinit_lock_release+0x8>)
 800a1c2:	f000 bc15 	b.w	800a9f0 <__retarget_lock_release_recursive>
 800a1c6:	bf00      	nop
 800a1c8:	200043ba 	.word	0x200043ba

0800a1cc <__sinit>:
 800a1cc:	b510      	push	{r4, lr}
 800a1ce:	4604      	mov	r4, r0
 800a1d0:	f7ff fff0 	bl	800a1b4 <__sinit_lock_acquire>
 800a1d4:	69a3      	ldr	r3, [r4, #24]
 800a1d6:	b11b      	cbz	r3, 800a1e0 <__sinit+0x14>
 800a1d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a1dc:	f7ff bff0 	b.w	800a1c0 <__sinit_lock_release>
 800a1e0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a1e4:	6523      	str	r3, [r4, #80]	; 0x50
 800a1e6:	4b13      	ldr	r3, [pc, #76]	; (800a234 <__sinit+0x68>)
 800a1e8:	4a13      	ldr	r2, [pc, #76]	; (800a238 <__sinit+0x6c>)
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	62a2      	str	r2, [r4, #40]	; 0x28
 800a1ee:	42a3      	cmp	r3, r4
 800a1f0:	bf04      	itt	eq
 800a1f2:	2301      	moveq	r3, #1
 800a1f4:	61a3      	streq	r3, [r4, #24]
 800a1f6:	4620      	mov	r0, r4
 800a1f8:	f000 f820 	bl	800a23c <__sfp>
 800a1fc:	6060      	str	r0, [r4, #4]
 800a1fe:	4620      	mov	r0, r4
 800a200:	f000 f81c 	bl	800a23c <__sfp>
 800a204:	60a0      	str	r0, [r4, #8]
 800a206:	4620      	mov	r0, r4
 800a208:	f000 f818 	bl	800a23c <__sfp>
 800a20c:	2200      	movs	r2, #0
 800a20e:	60e0      	str	r0, [r4, #12]
 800a210:	2104      	movs	r1, #4
 800a212:	6860      	ldr	r0, [r4, #4]
 800a214:	f7ff ff82 	bl	800a11c <std>
 800a218:	68a0      	ldr	r0, [r4, #8]
 800a21a:	2201      	movs	r2, #1
 800a21c:	2109      	movs	r1, #9
 800a21e:	f7ff ff7d 	bl	800a11c <std>
 800a222:	68e0      	ldr	r0, [r4, #12]
 800a224:	2202      	movs	r2, #2
 800a226:	2112      	movs	r1, #18
 800a228:	f7ff ff78 	bl	800a11c <std>
 800a22c:	2301      	movs	r3, #1
 800a22e:	61a3      	str	r3, [r4, #24]
 800a230:	e7d2      	b.n	800a1d8 <__sinit+0xc>
 800a232:	bf00      	nop
 800a234:	0800f198 	.word	0x0800f198
 800a238:	0800a165 	.word	0x0800a165

0800a23c <__sfp>:
 800a23c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a23e:	4607      	mov	r7, r0
 800a240:	f7ff ffac 	bl	800a19c <__sfp_lock_acquire>
 800a244:	4b1e      	ldr	r3, [pc, #120]	; (800a2c0 <__sfp+0x84>)
 800a246:	681e      	ldr	r6, [r3, #0]
 800a248:	69b3      	ldr	r3, [r6, #24]
 800a24a:	b913      	cbnz	r3, 800a252 <__sfp+0x16>
 800a24c:	4630      	mov	r0, r6
 800a24e:	f7ff ffbd 	bl	800a1cc <__sinit>
 800a252:	3648      	adds	r6, #72	; 0x48
 800a254:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a258:	3b01      	subs	r3, #1
 800a25a:	d503      	bpl.n	800a264 <__sfp+0x28>
 800a25c:	6833      	ldr	r3, [r6, #0]
 800a25e:	b30b      	cbz	r3, 800a2a4 <__sfp+0x68>
 800a260:	6836      	ldr	r6, [r6, #0]
 800a262:	e7f7      	b.n	800a254 <__sfp+0x18>
 800a264:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a268:	b9d5      	cbnz	r5, 800a2a0 <__sfp+0x64>
 800a26a:	4b16      	ldr	r3, [pc, #88]	; (800a2c4 <__sfp+0x88>)
 800a26c:	60e3      	str	r3, [r4, #12]
 800a26e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a272:	6665      	str	r5, [r4, #100]	; 0x64
 800a274:	f000 fbba 	bl	800a9ec <__retarget_lock_init_recursive>
 800a278:	f7ff ff96 	bl	800a1a8 <__sfp_lock_release>
 800a27c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a280:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a284:	6025      	str	r5, [r4, #0]
 800a286:	61a5      	str	r5, [r4, #24]
 800a288:	2208      	movs	r2, #8
 800a28a:	4629      	mov	r1, r5
 800a28c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a290:	f7fd fb5e 	bl	8007950 <memset>
 800a294:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a298:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a29c:	4620      	mov	r0, r4
 800a29e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a2a0:	3468      	adds	r4, #104	; 0x68
 800a2a2:	e7d9      	b.n	800a258 <__sfp+0x1c>
 800a2a4:	2104      	movs	r1, #4
 800a2a6:	4638      	mov	r0, r7
 800a2a8:	f7ff ff62 	bl	800a170 <__sfmoreglue>
 800a2ac:	4604      	mov	r4, r0
 800a2ae:	6030      	str	r0, [r6, #0]
 800a2b0:	2800      	cmp	r0, #0
 800a2b2:	d1d5      	bne.n	800a260 <__sfp+0x24>
 800a2b4:	f7ff ff78 	bl	800a1a8 <__sfp_lock_release>
 800a2b8:	230c      	movs	r3, #12
 800a2ba:	603b      	str	r3, [r7, #0]
 800a2bc:	e7ee      	b.n	800a29c <__sfp+0x60>
 800a2be:	bf00      	nop
 800a2c0:	0800f198 	.word	0x0800f198
 800a2c4:	ffff0001 	.word	0xffff0001

0800a2c8 <_fwalk_reent>:
 800a2c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a2cc:	4606      	mov	r6, r0
 800a2ce:	4688      	mov	r8, r1
 800a2d0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a2d4:	2700      	movs	r7, #0
 800a2d6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a2da:	f1b9 0901 	subs.w	r9, r9, #1
 800a2de:	d505      	bpl.n	800a2ec <_fwalk_reent+0x24>
 800a2e0:	6824      	ldr	r4, [r4, #0]
 800a2e2:	2c00      	cmp	r4, #0
 800a2e4:	d1f7      	bne.n	800a2d6 <_fwalk_reent+0xe>
 800a2e6:	4638      	mov	r0, r7
 800a2e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a2ec:	89ab      	ldrh	r3, [r5, #12]
 800a2ee:	2b01      	cmp	r3, #1
 800a2f0:	d907      	bls.n	800a302 <_fwalk_reent+0x3a>
 800a2f2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a2f6:	3301      	adds	r3, #1
 800a2f8:	d003      	beq.n	800a302 <_fwalk_reent+0x3a>
 800a2fa:	4629      	mov	r1, r5
 800a2fc:	4630      	mov	r0, r6
 800a2fe:	47c0      	blx	r8
 800a300:	4307      	orrs	r7, r0
 800a302:	3568      	adds	r5, #104	; 0x68
 800a304:	e7e9      	b.n	800a2da <_fwalk_reent+0x12>

0800a306 <rshift>:
 800a306:	6903      	ldr	r3, [r0, #16]
 800a308:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a30c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a310:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a314:	f100 0414 	add.w	r4, r0, #20
 800a318:	dd45      	ble.n	800a3a6 <rshift+0xa0>
 800a31a:	f011 011f 	ands.w	r1, r1, #31
 800a31e:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a322:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a326:	d10c      	bne.n	800a342 <rshift+0x3c>
 800a328:	f100 0710 	add.w	r7, r0, #16
 800a32c:	4629      	mov	r1, r5
 800a32e:	42b1      	cmp	r1, r6
 800a330:	d334      	bcc.n	800a39c <rshift+0x96>
 800a332:	1a9b      	subs	r3, r3, r2
 800a334:	009b      	lsls	r3, r3, #2
 800a336:	1eea      	subs	r2, r5, #3
 800a338:	4296      	cmp	r6, r2
 800a33a:	bf38      	it	cc
 800a33c:	2300      	movcc	r3, #0
 800a33e:	4423      	add	r3, r4
 800a340:	e015      	b.n	800a36e <rshift+0x68>
 800a342:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a346:	f1c1 0820 	rsb	r8, r1, #32
 800a34a:	40cf      	lsrs	r7, r1
 800a34c:	f105 0e04 	add.w	lr, r5, #4
 800a350:	46a1      	mov	r9, r4
 800a352:	4576      	cmp	r6, lr
 800a354:	46f4      	mov	ip, lr
 800a356:	d815      	bhi.n	800a384 <rshift+0x7e>
 800a358:	1a9a      	subs	r2, r3, r2
 800a35a:	0092      	lsls	r2, r2, #2
 800a35c:	3a04      	subs	r2, #4
 800a35e:	3501      	adds	r5, #1
 800a360:	42ae      	cmp	r6, r5
 800a362:	bf38      	it	cc
 800a364:	2200      	movcc	r2, #0
 800a366:	18a3      	adds	r3, r4, r2
 800a368:	50a7      	str	r7, [r4, r2]
 800a36a:	b107      	cbz	r7, 800a36e <rshift+0x68>
 800a36c:	3304      	adds	r3, #4
 800a36e:	1b1a      	subs	r2, r3, r4
 800a370:	42a3      	cmp	r3, r4
 800a372:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a376:	bf08      	it	eq
 800a378:	2300      	moveq	r3, #0
 800a37a:	6102      	str	r2, [r0, #16]
 800a37c:	bf08      	it	eq
 800a37e:	6143      	streq	r3, [r0, #20]
 800a380:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a384:	f8dc c000 	ldr.w	ip, [ip]
 800a388:	fa0c fc08 	lsl.w	ip, ip, r8
 800a38c:	ea4c 0707 	orr.w	r7, ip, r7
 800a390:	f849 7b04 	str.w	r7, [r9], #4
 800a394:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a398:	40cf      	lsrs	r7, r1
 800a39a:	e7da      	b.n	800a352 <rshift+0x4c>
 800a39c:	f851 cb04 	ldr.w	ip, [r1], #4
 800a3a0:	f847 cf04 	str.w	ip, [r7, #4]!
 800a3a4:	e7c3      	b.n	800a32e <rshift+0x28>
 800a3a6:	4623      	mov	r3, r4
 800a3a8:	e7e1      	b.n	800a36e <rshift+0x68>

0800a3aa <__hexdig_fun>:
 800a3aa:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800a3ae:	2b09      	cmp	r3, #9
 800a3b0:	d802      	bhi.n	800a3b8 <__hexdig_fun+0xe>
 800a3b2:	3820      	subs	r0, #32
 800a3b4:	b2c0      	uxtb	r0, r0
 800a3b6:	4770      	bx	lr
 800a3b8:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800a3bc:	2b05      	cmp	r3, #5
 800a3be:	d801      	bhi.n	800a3c4 <__hexdig_fun+0x1a>
 800a3c0:	3847      	subs	r0, #71	; 0x47
 800a3c2:	e7f7      	b.n	800a3b4 <__hexdig_fun+0xa>
 800a3c4:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800a3c8:	2b05      	cmp	r3, #5
 800a3ca:	d801      	bhi.n	800a3d0 <__hexdig_fun+0x26>
 800a3cc:	3827      	subs	r0, #39	; 0x27
 800a3ce:	e7f1      	b.n	800a3b4 <__hexdig_fun+0xa>
 800a3d0:	2000      	movs	r0, #0
 800a3d2:	4770      	bx	lr

0800a3d4 <__gethex>:
 800a3d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3d8:	ed2d 8b02 	vpush	{d8}
 800a3dc:	b089      	sub	sp, #36	; 0x24
 800a3de:	ee08 0a10 	vmov	s16, r0
 800a3e2:	9304      	str	r3, [sp, #16]
 800a3e4:	4bb4      	ldr	r3, [pc, #720]	; (800a6b8 <__gethex+0x2e4>)
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	9301      	str	r3, [sp, #4]
 800a3ea:	4618      	mov	r0, r3
 800a3ec:	468b      	mov	fp, r1
 800a3ee:	4690      	mov	r8, r2
 800a3f0:	f7f5 feee 	bl	80001d0 <strlen>
 800a3f4:	9b01      	ldr	r3, [sp, #4]
 800a3f6:	f8db 2000 	ldr.w	r2, [fp]
 800a3fa:	4403      	add	r3, r0
 800a3fc:	4682      	mov	sl, r0
 800a3fe:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800a402:	9305      	str	r3, [sp, #20]
 800a404:	1c93      	adds	r3, r2, #2
 800a406:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800a40a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800a40e:	32fe      	adds	r2, #254	; 0xfe
 800a410:	18d1      	adds	r1, r2, r3
 800a412:	461f      	mov	r7, r3
 800a414:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a418:	9100      	str	r1, [sp, #0]
 800a41a:	2830      	cmp	r0, #48	; 0x30
 800a41c:	d0f8      	beq.n	800a410 <__gethex+0x3c>
 800a41e:	f7ff ffc4 	bl	800a3aa <__hexdig_fun>
 800a422:	4604      	mov	r4, r0
 800a424:	2800      	cmp	r0, #0
 800a426:	d13a      	bne.n	800a49e <__gethex+0xca>
 800a428:	9901      	ldr	r1, [sp, #4]
 800a42a:	4652      	mov	r2, sl
 800a42c:	4638      	mov	r0, r7
 800a42e:	f001 fbd2 	bl	800bbd6 <strncmp>
 800a432:	4605      	mov	r5, r0
 800a434:	2800      	cmp	r0, #0
 800a436:	d168      	bne.n	800a50a <__gethex+0x136>
 800a438:	f817 000a 	ldrb.w	r0, [r7, sl]
 800a43c:	eb07 060a 	add.w	r6, r7, sl
 800a440:	f7ff ffb3 	bl	800a3aa <__hexdig_fun>
 800a444:	2800      	cmp	r0, #0
 800a446:	d062      	beq.n	800a50e <__gethex+0x13a>
 800a448:	4633      	mov	r3, r6
 800a44a:	7818      	ldrb	r0, [r3, #0]
 800a44c:	2830      	cmp	r0, #48	; 0x30
 800a44e:	461f      	mov	r7, r3
 800a450:	f103 0301 	add.w	r3, r3, #1
 800a454:	d0f9      	beq.n	800a44a <__gethex+0x76>
 800a456:	f7ff ffa8 	bl	800a3aa <__hexdig_fun>
 800a45a:	2301      	movs	r3, #1
 800a45c:	fab0 f480 	clz	r4, r0
 800a460:	0964      	lsrs	r4, r4, #5
 800a462:	4635      	mov	r5, r6
 800a464:	9300      	str	r3, [sp, #0]
 800a466:	463a      	mov	r2, r7
 800a468:	4616      	mov	r6, r2
 800a46a:	3201      	adds	r2, #1
 800a46c:	7830      	ldrb	r0, [r6, #0]
 800a46e:	f7ff ff9c 	bl	800a3aa <__hexdig_fun>
 800a472:	2800      	cmp	r0, #0
 800a474:	d1f8      	bne.n	800a468 <__gethex+0x94>
 800a476:	9901      	ldr	r1, [sp, #4]
 800a478:	4652      	mov	r2, sl
 800a47a:	4630      	mov	r0, r6
 800a47c:	f001 fbab 	bl	800bbd6 <strncmp>
 800a480:	b980      	cbnz	r0, 800a4a4 <__gethex+0xd0>
 800a482:	b94d      	cbnz	r5, 800a498 <__gethex+0xc4>
 800a484:	eb06 050a 	add.w	r5, r6, sl
 800a488:	462a      	mov	r2, r5
 800a48a:	4616      	mov	r6, r2
 800a48c:	3201      	adds	r2, #1
 800a48e:	7830      	ldrb	r0, [r6, #0]
 800a490:	f7ff ff8b 	bl	800a3aa <__hexdig_fun>
 800a494:	2800      	cmp	r0, #0
 800a496:	d1f8      	bne.n	800a48a <__gethex+0xb6>
 800a498:	1bad      	subs	r5, r5, r6
 800a49a:	00ad      	lsls	r5, r5, #2
 800a49c:	e004      	b.n	800a4a8 <__gethex+0xd4>
 800a49e:	2400      	movs	r4, #0
 800a4a0:	4625      	mov	r5, r4
 800a4a2:	e7e0      	b.n	800a466 <__gethex+0x92>
 800a4a4:	2d00      	cmp	r5, #0
 800a4a6:	d1f7      	bne.n	800a498 <__gethex+0xc4>
 800a4a8:	7833      	ldrb	r3, [r6, #0]
 800a4aa:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a4ae:	2b50      	cmp	r3, #80	; 0x50
 800a4b0:	d13b      	bne.n	800a52a <__gethex+0x156>
 800a4b2:	7873      	ldrb	r3, [r6, #1]
 800a4b4:	2b2b      	cmp	r3, #43	; 0x2b
 800a4b6:	d02c      	beq.n	800a512 <__gethex+0x13e>
 800a4b8:	2b2d      	cmp	r3, #45	; 0x2d
 800a4ba:	d02e      	beq.n	800a51a <__gethex+0x146>
 800a4bc:	1c71      	adds	r1, r6, #1
 800a4be:	f04f 0900 	mov.w	r9, #0
 800a4c2:	7808      	ldrb	r0, [r1, #0]
 800a4c4:	f7ff ff71 	bl	800a3aa <__hexdig_fun>
 800a4c8:	1e43      	subs	r3, r0, #1
 800a4ca:	b2db      	uxtb	r3, r3
 800a4cc:	2b18      	cmp	r3, #24
 800a4ce:	d82c      	bhi.n	800a52a <__gethex+0x156>
 800a4d0:	f1a0 0210 	sub.w	r2, r0, #16
 800a4d4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a4d8:	f7ff ff67 	bl	800a3aa <__hexdig_fun>
 800a4dc:	1e43      	subs	r3, r0, #1
 800a4de:	b2db      	uxtb	r3, r3
 800a4e0:	2b18      	cmp	r3, #24
 800a4e2:	d91d      	bls.n	800a520 <__gethex+0x14c>
 800a4e4:	f1b9 0f00 	cmp.w	r9, #0
 800a4e8:	d000      	beq.n	800a4ec <__gethex+0x118>
 800a4ea:	4252      	negs	r2, r2
 800a4ec:	4415      	add	r5, r2
 800a4ee:	f8cb 1000 	str.w	r1, [fp]
 800a4f2:	b1e4      	cbz	r4, 800a52e <__gethex+0x15a>
 800a4f4:	9b00      	ldr	r3, [sp, #0]
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	bf14      	ite	ne
 800a4fa:	2700      	movne	r7, #0
 800a4fc:	2706      	moveq	r7, #6
 800a4fe:	4638      	mov	r0, r7
 800a500:	b009      	add	sp, #36	; 0x24
 800a502:	ecbd 8b02 	vpop	{d8}
 800a506:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a50a:	463e      	mov	r6, r7
 800a50c:	4625      	mov	r5, r4
 800a50e:	2401      	movs	r4, #1
 800a510:	e7ca      	b.n	800a4a8 <__gethex+0xd4>
 800a512:	f04f 0900 	mov.w	r9, #0
 800a516:	1cb1      	adds	r1, r6, #2
 800a518:	e7d3      	b.n	800a4c2 <__gethex+0xee>
 800a51a:	f04f 0901 	mov.w	r9, #1
 800a51e:	e7fa      	b.n	800a516 <__gethex+0x142>
 800a520:	230a      	movs	r3, #10
 800a522:	fb03 0202 	mla	r2, r3, r2, r0
 800a526:	3a10      	subs	r2, #16
 800a528:	e7d4      	b.n	800a4d4 <__gethex+0x100>
 800a52a:	4631      	mov	r1, r6
 800a52c:	e7df      	b.n	800a4ee <__gethex+0x11a>
 800a52e:	1bf3      	subs	r3, r6, r7
 800a530:	3b01      	subs	r3, #1
 800a532:	4621      	mov	r1, r4
 800a534:	2b07      	cmp	r3, #7
 800a536:	dc0b      	bgt.n	800a550 <__gethex+0x17c>
 800a538:	ee18 0a10 	vmov	r0, s16
 800a53c:	f000 fa82 	bl	800aa44 <_Balloc>
 800a540:	4604      	mov	r4, r0
 800a542:	b940      	cbnz	r0, 800a556 <__gethex+0x182>
 800a544:	4b5d      	ldr	r3, [pc, #372]	; (800a6bc <__gethex+0x2e8>)
 800a546:	4602      	mov	r2, r0
 800a548:	21de      	movs	r1, #222	; 0xde
 800a54a:	485d      	ldr	r0, [pc, #372]	; (800a6c0 <__gethex+0x2ec>)
 800a54c:	f001 fc38 	bl	800bdc0 <__assert_func>
 800a550:	3101      	adds	r1, #1
 800a552:	105b      	asrs	r3, r3, #1
 800a554:	e7ee      	b.n	800a534 <__gethex+0x160>
 800a556:	f100 0914 	add.w	r9, r0, #20
 800a55a:	f04f 0b00 	mov.w	fp, #0
 800a55e:	f1ca 0301 	rsb	r3, sl, #1
 800a562:	f8cd 9008 	str.w	r9, [sp, #8]
 800a566:	f8cd b000 	str.w	fp, [sp]
 800a56a:	9306      	str	r3, [sp, #24]
 800a56c:	42b7      	cmp	r7, r6
 800a56e:	d340      	bcc.n	800a5f2 <__gethex+0x21e>
 800a570:	9802      	ldr	r0, [sp, #8]
 800a572:	9b00      	ldr	r3, [sp, #0]
 800a574:	f840 3b04 	str.w	r3, [r0], #4
 800a578:	eba0 0009 	sub.w	r0, r0, r9
 800a57c:	1080      	asrs	r0, r0, #2
 800a57e:	0146      	lsls	r6, r0, #5
 800a580:	6120      	str	r0, [r4, #16]
 800a582:	4618      	mov	r0, r3
 800a584:	f000 fb50 	bl	800ac28 <__hi0bits>
 800a588:	1a30      	subs	r0, r6, r0
 800a58a:	f8d8 6000 	ldr.w	r6, [r8]
 800a58e:	42b0      	cmp	r0, r6
 800a590:	dd63      	ble.n	800a65a <__gethex+0x286>
 800a592:	1b87      	subs	r7, r0, r6
 800a594:	4639      	mov	r1, r7
 800a596:	4620      	mov	r0, r4
 800a598:	f000 fef4 	bl	800b384 <__any_on>
 800a59c:	4682      	mov	sl, r0
 800a59e:	b1a8      	cbz	r0, 800a5cc <__gethex+0x1f8>
 800a5a0:	1e7b      	subs	r3, r7, #1
 800a5a2:	1159      	asrs	r1, r3, #5
 800a5a4:	f003 021f 	and.w	r2, r3, #31
 800a5a8:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800a5ac:	f04f 0a01 	mov.w	sl, #1
 800a5b0:	fa0a f202 	lsl.w	r2, sl, r2
 800a5b4:	420a      	tst	r2, r1
 800a5b6:	d009      	beq.n	800a5cc <__gethex+0x1f8>
 800a5b8:	4553      	cmp	r3, sl
 800a5ba:	dd05      	ble.n	800a5c8 <__gethex+0x1f4>
 800a5bc:	1eb9      	subs	r1, r7, #2
 800a5be:	4620      	mov	r0, r4
 800a5c0:	f000 fee0 	bl	800b384 <__any_on>
 800a5c4:	2800      	cmp	r0, #0
 800a5c6:	d145      	bne.n	800a654 <__gethex+0x280>
 800a5c8:	f04f 0a02 	mov.w	sl, #2
 800a5cc:	4639      	mov	r1, r7
 800a5ce:	4620      	mov	r0, r4
 800a5d0:	f7ff fe99 	bl	800a306 <rshift>
 800a5d4:	443d      	add	r5, r7
 800a5d6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a5da:	42ab      	cmp	r3, r5
 800a5dc:	da4c      	bge.n	800a678 <__gethex+0x2a4>
 800a5de:	ee18 0a10 	vmov	r0, s16
 800a5e2:	4621      	mov	r1, r4
 800a5e4:	f000 fa6e 	bl	800aac4 <_Bfree>
 800a5e8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a5ea:	2300      	movs	r3, #0
 800a5ec:	6013      	str	r3, [r2, #0]
 800a5ee:	27a3      	movs	r7, #163	; 0xa3
 800a5f0:	e785      	b.n	800a4fe <__gethex+0x12a>
 800a5f2:	1e73      	subs	r3, r6, #1
 800a5f4:	9a05      	ldr	r2, [sp, #20]
 800a5f6:	9303      	str	r3, [sp, #12]
 800a5f8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a5fc:	4293      	cmp	r3, r2
 800a5fe:	d019      	beq.n	800a634 <__gethex+0x260>
 800a600:	f1bb 0f20 	cmp.w	fp, #32
 800a604:	d107      	bne.n	800a616 <__gethex+0x242>
 800a606:	9b02      	ldr	r3, [sp, #8]
 800a608:	9a00      	ldr	r2, [sp, #0]
 800a60a:	f843 2b04 	str.w	r2, [r3], #4
 800a60e:	9302      	str	r3, [sp, #8]
 800a610:	2300      	movs	r3, #0
 800a612:	9300      	str	r3, [sp, #0]
 800a614:	469b      	mov	fp, r3
 800a616:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800a61a:	f7ff fec6 	bl	800a3aa <__hexdig_fun>
 800a61e:	9b00      	ldr	r3, [sp, #0]
 800a620:	f000 000f 	and.w	r0, r0, #15
 800a624:	fa00 f00b 	lsl.w	r0, r0, fp
 800a628:	4303      	orrs	r3, r0
 800a62a:	9300      	str	r3, [sp, #0]
 800a62c:	f10b 0b04 	add.w	fp, fp, #4
 800a630:	9b03      	ldr	r3, [sp, #12]
 800a632:	e00d      	b.n	800a650 <__gethex+0x27c>
 800a634:	9b03      	ldr	r3, [sp, #12]
 800a636:	9a06      	ldr	r2, [sp, #24]
 800a638:	4413      	add	r3, r2
 800a63a:	42bb      	cmp	r3, r7
 800a63c:	d3e0      	bcc.n	800a600 <__gethex+0x22c>
 800a63e:	4618      	mov	r0, r3
 800a640:	9901      	ldr	r1, [sp, #4]
 800a642:	9307      	str	r3, [sp, #28]
 800a644:	4652      	mov	r2, sl
 800a646:	f001 fac6 	bl	800bbd6 <strncmp>
 800a64a:	9b07      	ldr	r3, [sp, #28]
 800a64c:	2800      	cmp	r0, #0
 800a64e:	d1d7      	bne.n	800a600 <__gethex+0x22c>
 800a650:	461e      	mov	r6, r3
 800a652:	e78b      	b.n	800a56c <__gethex+0x198>
 800a654:	f04f 0a03 	mov.w	sl, #3
 800a658:	e7b8      	b.n	800a5cc <__gethex+0x1f8>
 800a65a:	da0a      	bge.n	800a672 <__gethex+0x29e>
 800a65c:	1a37      	subs	r7, r6, r0
 800a65e:	4621      	mov	r1, r4
 800a660:	ee18 0a10 	vmov	r0, s16
 800a664:	463a      	mov	r2, r7
 800a666:	f000 fc49 	bl	800aefc <__lshift>
 800a66a:	1bed      	subs	r5, r5, r7
 800a66c:	4604      	mov	r4, r0
 800a66e:	f100 0914 	add.w	r9, r0, #20
 800a672:	f04f 0a00 	mov.w	sl, #0
 800a676:	e7ae      	b.n	800a5d6 <__gethex+0x202>
 800a678:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800a67c:	42a8      	cmp	r0, r5
 800a67e:	dd72      	ble.n	800a766 <__gethex+0x392>
 800a680:	1b45      	subs	r5, r0, r5
 800a682:	42ae      	cmp	r6, r5
 800a684:	dc36      	bgt.n	800a6f4 <__gethex+0x320>
 800a686:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a68a:	2b02      	cmp	r3, #2
 800a68c:	d02a      	beq.n	800a6e4 <__gethex+0x310>
 800a68e:	2b03      	cmp	r3, #3
 800a690:	d02c      	beq.n	800a6ec <__gethex+0x318>
 800a692:	2b01      	cmp	r3, #1
 800a694:	d11c      	bne.n	800a6d0 <__gethex+0x2fc>
 800a696:	42ae      	cmp	r6, r5
 800a698:	d11a      	bne.n	800a6d0 <__gethex+0x2fc>
 800a69a:	2e01      	cmp	r6, #1
 800a69c:	d112      	bne.n	800a6c4 <__gethex+0x2f0>
 800a69e:	9a04      	ldr	r2, [sp, #16]
 800a6a0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a6a4:	6013      	str	r3, [r2, #0]
 800a6a6:	2301      	movs	r3, #1
 800a6a8:	6123      	str	r3, [r4, #16]
 800a6aa:	f8c9 3000 	str.w	r3, [r9]
 800a6ae:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a6b0:	2762      	movs	r7, #98	; 0x62
 800a6b2:	601c      	str	r4, [r3, #0]
 800a6b4:	e723      	b.n	800a4fe <__gethex+0x12a>
 800a6b6:	bf00      	nop
 800a6b8:	0800f484 	.word	0x0800f484
 800a6bc:	0800f3a8 	.word	0x0800f3a8
 800a6c0:	0800f41c 	.word	0x0800f41c
 800a6c4:	1e71      	subs	r1, r6, #1
 800a6c6:	4620      	mov	r0, r4
 800a6c8:	f000 fe5c 	bl	800b384 <__any_on>
 800a6cc:	2800      	cmp	r0, #0
 800a6ce:	d1e6      	bne.n	800a69e <__gethex+0x2ca>
 800a6d0:	ee18 0a10 	vmov	r0, s16
 800a6d4:	4621      	mov	r1, r4
 800a6d6:	f000 f9f5 	bl	800aac4 <_Bfree>
 800a6da:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a6dc:	2300      	movs	r3, #0
 800a6de:	6013      	str	r3, [r2, #0]
 800a6e0:	2750      	movs	r7, #80	; 0x50
 800a6e2:	e70c      	b.n	800a4fe <__gethex+0x12a>
 800a6e4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d1f2      	bne.n	800a6d0 <__gethex+0x2fc>
 800a6ea:	e7d8      	b.n	800a69e <__gethex+0x2ca>
 800a6ec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d1d5      	bne.n	800a69e <__gethex+0x2ca>
 800a6f2:	e7ed      	b.n	800a6d0 <__gethex+0x2fc>
 800a6f4:	1e6f      	subs	r7, r5, #1
 800a6f6:	f1ba 0f00 	cmp.w	sl, #0
 800a6fa:	d131      	bne.n	800a760 <__gethex+0x38c>
 800a6fc:	b127      	cbz	r7, 800a708 <__gethex+0x334>
 800a6fe:	4639      	mov	r1, r7
 800a700:	4620      	mov	r0, r4
 800a702:	f000 fe3f 	bl	800b384 <__any_on>
 800a706:	4682      	mov	sl, r0
 800a708:	117b      	asrs	r3, r7, #5
 800a70a:	2101      	movs	r1, #1
 800a70c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800a710:	f007 071f 	and.w	r7, r7, #31
 800a714:	fa01 f707 	lsl.w	r7, r1, r7
 800a718:	421f      	tst	r7, r3
 800a71a:	4629      	mov	r1, r5
 800a71c:	4620      	mov	r0, r4
 800a71e:	bf18      	it	ne
 800a720:	f04a 0a02 	orrne.w	sl, sl, #2
 800a724:	1b76      	subs	r6, r6, r5
 800a726:	f7ff fdee 	bl	800a306 <rshift>
 800a72a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a72e:	2702      	movs	r7, #2
 800a730:	f1ba 0f00 	cmp.w	sl, #0
 800a734:	d048      	beq.n	800a7c8 <__gethex+0x3f4>
 800a736:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a73a:	2b02      	cmp	r3, #2
 800a73c:	d015      	beq.n	800a76a <__gethex+0x396>
 800a73e:	2b03      	cmp	r3, #3
 800a740:	d017      	beq.n	800a772 <__gethex+0x39e>
 800a742:	2b01      	cmp	r3, #1
 800a744:	d109      	bne.n	800a75a <__gethex+0x386>
 800a746:	f01a 0f02 	tst.w	sl, #2
 800a74a:	d006      	beq.n	800a75a <__gethex+0x386>
 800a74c:	f8d9 0000 	ldr.w	r0, [r9]
 800a750:	ea4a 0a00 	orr.w	sl, sl, r0
 800a754:	f01a 0f01 	tst.w	sl, #1
 800a758:	d10e      	bne.n	800a778 <__gethex+0x3a4>
 800a75a:	f047 0710 	orr.w	r7, r7, #16
 800a75e:	e033      	b.n	800a7c8 <__gethex+0x3f4>
 800a760:	f04f 0a01 	mov.w	sl, #1
 800a764:	e7d0      	b.n	800a708 <__gethex+0x334>
 800a766:	2701      	movs	r7, #1
 800a768:	e7e2      	b.n	800a730 <__gethex+0x35c>
 800a76a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a76c:	f1c3 0301 	rsb	r3, r3, #1
 800a770:	9315      	str	r3, [sp, #84]	; 0x54
 800a772:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a774:	2b00      	cmp	r3, #0
 800a776:	d0f0      	beq.n	800a75a <__gethex+0x386>
 800a778:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a77c:	f104 0314 	add.w	r3, r4, #20
 800a780:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a784:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a788:	f04f 0c00 	mov.w	ip, #0
 800a78c:	4618      	mov	r0, r3
 800a78e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a792:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a796:	d01c      	beq.n	800a7d2 <__gethex+0x3fe>
 800a798:	3201      	adds	r2, #1
 800a79a:	6002      	str	r2, [r0, #0]
 800a79c:	2f02      	cmp	r7, #2
 800a79e:	f104 0314 	add.w	r3, r4, #20
 800a7a2:	d13f      	bne.n	800a824 <__gethex+0x450>
 800a7a4:	f8d8 2000 	ldr.w	r2, [r8]
 800a7a8:	3a01      	subs	r2, #1
 800a7aa:	42b2      	cmp	r2, r6
 800a7ac:	d10a      	bne.n	800a7c4 <__gethex+0x3f0>
 800a7ae:	1171      	asrs	r1, r6, #5
 800a7b0:	2201      	movs	r2, #1
 800a7b2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a7b6:	f006 061f 	and.w	r6, r6, #31
 800a7ba:	fa02 f606 	lsl.w	r6, r2, r6
 800a7be:	421e      	tst	r6, r3
 800a7c0:	bf18      	it	ne
 800a7c2:	4617      	movne	r7, r2
 800a7c4:	f047 0720 	orr.w	r7, r7, #32
 800a7c8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a7ca:	601c      	str	r4, [r3, #0]
 800a7cc:	9b04      	ldr	r3, [sp, #16]
 800a7ce:	601d      	str	r5, [r3, #0]
 800a7d0:	e695      	b.n	800a4fe <__gethex+0x12a>
 800a7d2:	4299      	cmp	r1, r3
 800a7d4:	f843 cc04 	str.w	ip, [r3, #-4]
 800a7d8:	d8d8      	bhi.n	800a78c <__gethex+0x3b8>
 800a7da:	68a3      	ldr	r3, [r4, #8]
 800a7dc:	459b      	cmp	fp, r3
 800a7de:	db19      	blt.n	800a814 <__gethex+0x440>
 800a7e0:	6861      	ldr	r1, [r4, #4]
 800a7e2:	ee18 0a10 	vmov	r0, s16
 800a7e6:	3101      	adds	r1, #1
 800a7e8:	f000 f92c 	bl	800aa44 <_Balloc>
 800a7ec:	4681      	mov	r9, r0
 800a7ee:	b918      	cbnz	r0, 800a7f8 <__gethex+0x424>
 800a7f0:	4b1a      	ldr	r3, [pc, #104]	; (800a85c <__gethex+0x488>)
 800a7f2:	4602      	mov	r2, r0
 800a7f4:	2184      	movs	r1, #132	; 0x84
 800a7f6:	e6a8      	b.n	800a54a <__gethex+0x176>
 800a7f8:	6922      	ldr	r2, [r4, #16]
 800a7fa:	3202      	adds	r2, #2
 800a7fc:	f104 010c 	add.w	r1, r4, #12
 800a800:	0092      	lsls	r2, r2, #2
 800a802:	300c      	adds	r0, #12
 800a804:	f000 f910 	bl	800aa28 <memcpy>
 800a808:	4621      	mov	r1, r4
 800a80a:	ee18 0a10 	vmov	r0, s16
 800a80e:	f000 f959 	bl	800aac4 <_Bfree>
 800a812:	464c      	mov	r4, r9
 800a814:	6923      	ldr	r3, [r4, #16]
 800a816:	1c5a      	adds	r2, r3, #1
 800a818:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a81c:	6122      	str	r2, [r4, #16]
 800a81e:	2201      	movs	r2, #1
 800a820:	615a      	str	r2, [r3, #20]
 800a822:	e7bb      	b.n	800a79c <__gethex+0x3c8>
 800a824:	6922      	ldr	r2, [r4, #16]
 800a826:	455a      	cmp	r2, fp
 800a828:	dd0b      	ble.n	800a842 <__gethex+0x46e>
 800a82a:	2101      	movs	r1, #1
 800a82c:	4620      	mov	r0, r4
 800a82e:	f7ff fd6a 	bl	800a306 <rshift>
 800a832:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a836:	3501      	adds	r5, #1
 800a838:	42ab      	cmp	r3, r5
 800a83a:	f6ff aed0 	blt.w	800a5de <__gethex+0x20a>
 800a83e:	2701      	movs	r7, #1
 800a840:	e7c0      	b.n	800a7c4 <__gethex+0x3f0>
 800a842:	f016 061f 	ands.w	r6, r6, #31
 800a846:	d0fa      	beq.n	800a83e <__gethex+0x46a>
 800a848:	4453      	add	r3, sl
 800a84a:	f1c6 0620 	rsb	r6, r6, #32
 800a84e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a852:	f000 f9e9 	bl	800ac28 <__hi0bits>
 800a856:	42b0      	cmp	r0, r6
 800a858:	dbe7      	blt.n	800a82a <__gethex+0x456>
 800a85a:	e7f0      	b.n	800a83e <__gethex+0x46a>
 800a85c:	0800f3a8 	.word	0x0800f3a8

0800a860 <L_shift>:
 800a860:	f1c2 0208 	rsb	r2, r2, #8
 800a864:	0092      	lsls	r2, r2, #2
 800a866:	b570      	push	{r4, r5, r6, lr}
 800a868:	f1c2 0620 	rsb	r6, r2, #32
 800a86c:	6843      	ldr	r3, [r0, #4]
 800a86e:	6804      	ldr	r4, [r0, #0]
 800a870:	fa03 f506 	lsl.w	r5, r3, r6
 800a874:	432c      	orrs	r4, r5
 800a876:	40d3      	lsrs	r3, r2
 800a878:	6004      	str	r4, [r0, #0]
 800a87a:	f840 3f04 	str.w	r3, [r0, #4]!
 800a87e:	4288      	cmp	r0, r1
 800a880:	d3f4      	bcc.n	800a86c <L_shift+0xc>
 800a882:	bd70      	pop	{r4, r5, r6, pc}

0800a884 <__match>:
 800a884:	b530      	push	{r4, r5, lr}
 800a886:	6803      	ldr	r3, [r0, #0]
 800a888:	3301      	adds	r3, #1
 800a88a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a88e:	b914      	cbnz	r4, 800a896 <__match+0x12>
 800a890:	6003      	str	r3, [r0, #0]
 800a892:	2001      	movs	r0, #1
 800a894:	bd30      	pop	{r4, r5, pc}
 800a896:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a89a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800a89e:	2d19      	cmp	r5, #25
 800a8a0:	bf98      	it	ls
 800a8a2:	3220      	addls	r2, #32
 800a8a4:	42a2      	cmp	r2, r4
 800a8a6:	d0f0      	beq.n	800a88a <__match+0x6>
 800a8a8:	2000      	movs	r0, #0
 800a8aa:	e7f3      	b.n	800a894 <__match+0x10>

0800a8ac <__hexnan>:
 800a8ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8b0:	680b      	ldr	r3, [r1, #0]
 800a8b2:	115e      	asrs	r6, r3, #5
 800a8b4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a8b8:	f013 031f 	ands.w	r3, r3, #31
 800a8bc:	b087      	sub	sp, #28
 800a8be:	bf18      	it	ne
 800a8c0:	3604      	addne	r6, #4
 800a8c2:	2500      	movs	r5, #0
 800a8c4:	1f37      	subs	r7, r6, #4
 800a8c6:	4690      	mov	r8, r2
 800a8c8:	6802      	ldr	r2, [r0, #0]
 800a8ca:	9301      	str	r3, [sp, #4]
 800a8cc:	4682      	mov	sl, r0
 800a8ce:	f846 5c04 	str.w	r5, [r6, #-4]
 800a8d2:	46b9      	mov	r9, r7
 800a8d4:	463c      	mov	r4, r7
 800a8d6:	9502      	str	r5, [sp, #8]
 800a8d8:	46ab      	mov	fp, r5
 800a8da:	7851      	ldrb	r1, [r2, #1]
 800a8dc:	1c53      	adds	r3, r2, #1
 800a8de:	9303      	str	r3, [sp, #12]
 800a8e0:	b341      	cbz	r1, 800a934 <__hexnan+0x88>
 800a8e2:	4608      	mov	r0, r1
 800a8e4:	9205      	str	r2, [sp, #20]
 800a8e6:	9104      	str	r1, [sp, #16]
 800a8e8:	f7ff fd5f 	bl	800a3aa <__hexdig_fun>
 800a8ec:	2800      	cmp	r0, #0
 800a8ee:	d14f      	bne.n	800a990 <__hexnan+0xe4>
 800a8f0:	9904      	ldr	r1, [sp, #16]
 800a8f2:	9a05      	ldr	r2, [sp, #20]
 800a8f4:	2920      	cmp	r1, #32
 800a8f6:	d818      	bhi.n	800a92a <__hexnan+0x7e>
 800a8f8:	9b02      	ldr	r3, [sp, #8]
 800a8fa:	459b      	cmp	fp, r3
 800a8fc:	dd13      	ble.n	800a926 <__hexnan+0x7a>
 800a8fe:	454c      	cmp	r4, r9
 800a900:	d206      	bcs.n	800a910 <__hexnan+0x64>
 800a902:	2d07      	cmp	r5, #7
 800a904:	dc04      	bgt.n	800a910 <__hexnan+0x64>
 800a906:	462a      	mov	r2, r5
 800a908:	4649      	mov	r1, r9
 800a90a:	4620      	mov	r0, r4
 800a90c:	f7ff ffa8 	bl	800a860 <L_shift>
 800a910:	4544      	cmp	r4, r8
 800a912:	d950      	bls.n	800a9b6 <__hexnan+0x10a>
 800a914:	2300      	movs	r3, #0
 800a916:	f1a4 0904 	sub.w	r9, r4, #4
 800a91a:	f844 3c04 	str.w	r3, [r4, #-4]
 800a91e:	f8cd b008 	str.w	fp, [sp, #8]
 800a922:	464c      	mov	r4, r9
 800a924:	461d      	mov	r5, r3
 800a926:	9a03      	ldr	r2, [sp, #12]
 800a928:	e7d7      	b.n	800a8da <__hexnan+0x2e>
 800a92a:	2929      	cmp	r1, #41	; 0x29
 800a92c:	d156      	bne.n	800a9dc <__hexnan+0x130>
 800a92e:	3202      	adds	r2, #2
 800a930:	f8ca 2000 	str.w	r2, [sl]
 800a934:	f1bb 0f00 	cmp.w	fp, #0
 800a938:	d050      	beq.n	800a9dc <__hexnan+0x130>
 800a93a:	454c      	cmp	r4, r9
 800a93c:	d206      	bcs.n	800a94c <__hexnan+0xa0>
 800a93e:	2d07      	cmp	r5, #7
 800a940:	dc04      	bgt.n	800a94c <__hexnan+0xa0>
 800a942:	462a      	mov	r2, r5
 800a944:	4649      	mov	r1, r9
 800a946:	4620      	mov	r0, r4
 800a948:	f7ff ff8a 	bl	800a860 <L_shift>
 800a94c:	4544      	cmp	r4, r8
 800a94e:	d934      	bls.n	800a9ba <__hexnan+0x10e>
 800a950:	f1a8 0204 	sub.w	r2, r8, #4
 800a954:	4623      	mov	r3, r4
 800a956:	f853 1b04 	ldr.w	r1, [r3], #4
 800a95a:	f842 1f04 	str.w	r1, [r2, #4]!
 800a95e:	429f      	cmp	r7, r3
 800a960:	d2f9      	bcs.n	800a956 <__hexnan+0xaa>
 800a962:	1b3b      	subs	r3, r7, r4
 800a964:	f023 0303 	bic.w	r3, r3, #3
 800a968:	3304      	adds	r3, #4
 800a96a:	3401      	adds	r4, #1
 800a96c:	3e03      	subs	r6, #3
 800a96e:	42b4      	cmp	r4, r6
 800a970:	bf88      	it	hi
 800a972:	2304      	movhi	r3, #4
 800a974:	4443      	add	r3, r8
 800a976:	2200      	movs	r2, #0
 800a978:	f843 2b04 	str.w	r2, [r3], #4
 800a97c:	429f      	cmp	r7, r3
 800a97e:	d2fb      	bcs.n	800a978 <__hexnan+0xcc>
 800a980:	683b      	ldr	r3, [r7, #0]
 800a982:	b91b      	cbnz	r3, 800a98c <__hexnan+0xe0>
 800a984:	4547      	cmp	r7, r8
 800a986:	d127      	bne.n	800a9d8 <__hexnan+0x12c>
 800a988:	2301      	movs	r3, #1
 800a98a:	603b      	str	r3, [r7, #0]
 800a98c:	2005      	movs	r0, #5
 800a98e:	e026      	b.n	800a9de <__hexnan+0x132>
 800a990:	3501      	adds	r5, #1
 800a992:	2d08      	cmp	r5, #8
 800a994:	f10b 0b01 	add.w	fp, fp, #1
 800a998:	dd06      	ble.n	800a9a8 <__hexnan+0xfc>
 800a99a:	4544      	cmp	r4, r8
 800a99c:	d9c3      	bls.n	800a926 <__hexnan+0x7a>
 800a99e:	2300      	movs	r3, #0
 800a9a0:	f844 3c04 	str.w	r3, [r4, #-4]
 800a9a4:	2501      	movs	r5, #1
 800a9a6:	3c04      	subs	r4, #4
 800a9a8:	6822      	ldr	r2, [r4, #0]
 800a9aa:	f000 000f 	and.w	r0, r0, #15
 800a9ae:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800a9b2:	6022      	str	r2, [r4, #0]
 800a9b4:	e7b7      	b.n	800a926 <__hexnan+0x7a>
 800a9b6:	2508      	movs	r5, #8
 800a9b8:	e7b5      	b.n	800a926 <__hexnan+0x7a>
 800a9ba:	9b01      	ldr	r3, [sp, #4]
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d0df      	beq.n	800a980 <__hexnan+0xd4>
 800a9c0:	f04f 32ff 	mov.w	r2, #4294967295
 800a9c4:	f1c3 0320 	rsb	r3, r3, #32
 800a9c8:	fa22 f303 	lsr.w	r3, r2, r3
 800a9cc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a9d0:	401a      	ands	r2, r3
 800a9d2:	f846 2c04 	str.w	r2, [r6, #-4]
 800a9d6:	e7d3      	b.n	800a980 <__hexnan+0xd4>
 800a9d8:	3f04      	subs	r7, #4
 800a9da:	e7d1      	b.n	800a980 <__hexnan+0xd4>
 800a9dc:	2004      	movs	r0, #4
 800a9de:	b007      	add	sp, #28
 800a9e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a9e4 <_localeconv_r>:
 800a9e4:	4800      	ldr	r0, [pc, #0]	; (800a9e8 <_localeconv_r+0x4>)
 800a9e6:	4770      	bx	lr
 800a9e8:	20000164 	.word	0x20000164

0800a9ec <__retarget_lock_init_recursive>:
 800a9ec:	4770      	bx	lr

0800a9ee <__retarget_lock_acquire_recursive>:
 800a9ee:	4770      	bx	lr

0800a9f0 <__retarget_lock_release_recursive>:
 800a9f0:	4770      	bx	lr
	...

0800a9f4 <malloc>:
 800a9f4:	4b02      	ldr	r3, [pc, #8]	; (800aa00 <malloc+0xc>)
 800a9f6:	4601      	mov	r1, r0
 800a9f8:	6818      	ldr	r0, [r3, #0]
 800a9fa:	f000 bd67 	b.w	800b4cc <_malloc_r>
 800a9fe:	bf00      	nop
 800aa00:	2000000c 	.word	0x2000000c

0800aa04 <__ascii_mbtowc>:
 800aa04:	b082      	sub	sp, #8
 800aa06:	b901      	cbnz	r1, 800aa0a <__ascii_mbtowc+0x6>
 800aa08:	a901      	add	r1, sp, #4
 800aa0a:	b142      	cbz	r2, 800aa1e <__ascii_mbtowc+0x1a>
 800aa0c:	b14b      	cbz	r3, 800aa22 <__ascii_mbtowc+0x1e>
 800aa0e:	7813      	ldrb	r3, [r2, #0]
 800aa10:	600b      	str	r3, [r1, #0]
 800aa12:	7812      	ldrb	r2, [r2, #0]
 800aa14:	1e10      	subs	r0, r2, #0
 800aa16:	bf18      	it	ne
 800aa18:	2001      	movne	r0, #1
 800aa1a:	b002      	add	sp, #8
 800aa1c:	4770      	bx	lr
 800aa1e:	4610      	mov	r0, r2
 800aa20:	e7fb      	b.n	800aa1a <__ascii_mbtowc+0x16>
 800aa22:	f06f 0001 	mvn.w	r0, #1
 800aa26:	e7f8      	b.n	800aa1a <__ascii_mbtowc+0x16>

0800aa28 <memcpy>:
 800aa28:	440a      	add	r2, r1
 800aa2a:	4291      	cmp	r1, r2
 800aa2c:	f100 33ff 	add.w	r3, r0, #4294967295
 800aa30:	d100      	bne.n	800aa34 <memcpy+0xc>
 800aa32:	4770      	bx	lr
 800aa34:	b510      	push	{r4, lr}
 800aa36:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aa3a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aa3e:	4291      	cmp	r1, r2
 800aa40:	d1f9      	bne.n	800aa36 <memcpy+0xe>
 800aa42:	bd10      	pop	{r4, pc}

0800aa44 <_Balloc>:
 800aa44:	b570      	push	{r4, r5, r6, lr}
 800aa46:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800aa48:	4604      	mov	r4, r0
 800aa4a:	460d      	mov	r5, r1
 800aa4c:	b976      	cbnz	r6, 800aa6c <_Balloc+0x28>
 800aa4e:	2010      	movs	r0, #16
 800aa50:	f7ff ffd0 	bl	800a9f4 <malloc>
 800aa54:	4602      	mov	r2, r0
 800aa56:	6260      	str	r0, [r4, #36]	; 0x24
 800aa58:	b920      	cbnz	r0, 800aa64 <_Balloc+0x20>
 800aa5a:	4b18      	ldr	r3, [pc, #96]	; (800aabc <_Balloc+0x78>)
 800aa5c:	4818      	ldr	r0, [pc, #96]	; (800aac0 <_Balloc+0x7c>)
 800aa5e:	2166      	movs	r1, #102	; 0x66
 800aa60:	f001 f9ae 	bl	800bdc0 <__assert_func>
 800aa64:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800aa68:	6006      	str	r6, [r0, #0]
 800aa6a:	60c6      	str	r6, [r0, #12]
 800aa6c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800aa6e:	68f3      	ldr	r3, [r6, #12]
 800aa70:	b183      	cbz	r3, 800aa94 <_Balloc+0x50>
 800aa72:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aa74:	68db      	ldr	r3, [r3, #12]
 800aa76:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800aa7a:	b9b8      	cbnz	r0, 800aaac <_Balloc+0x68>
 800aa7c:	2101      	movs	r1, #1
 800aa7e:	fa01 f605 	lsl.w	r6, r1, r5
 800aa82:	1d72      	adds	r2, r6, #5
 800aa84:	0092      	lsls	r2, r2, #2
 800aa86:	4620      	mov	r0, r4
 800aa88:	f000 fc9d 	bl	800b3c6 <_calloc_r>
 800aa8c:	b160      	cbz	r0, 800aaa8 <_Balloc+0x64>
 800aa8e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800aa92:	e00e      	b.n	800aab2 <_Balloc+0x6e>
 800aa94:	2221      	movs	r2, #33	; 0x21
 800aa96:	2104      	movs	r1, #4
 800aa98:	4620      	mov	r0, r4
 800aa9a:	f000 fc94 	bl	800b3c6 <_calloc_r>
 800aa9e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aaa0:	60f0      	str	r0, [r6, #12]
 800aaa2:	68db      	ldr	r3, [r3, #12]
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d1e4      	bne.n	800aa72 <_Balloc+0x2e>
 800aaa8:	2000      	movs	r0, #0
 800aaaa:	bd70      	pop	{r4, r5, r6, pc}
 800aaac:	6802      	ldr	r2, [r0, #0]
 800aaae:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800aab2:	2300      	movs	r3, #0
 800aab4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800aab8:	e7f7      	b.n	800aaaa <_Balloc+0x66>
 800aaba:	bf00      	nop
 800aabc:	0800f336 	.word	0x0800f336
 800aac0:	0800f498 	.word	0x0800f498

0800aac4 <_Bfree>:
 800aac4:	b570      	push	{r4, r5, r6, lr}
 800aac6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800aac8:	4605      	mov	r5, r0
 800aaca:	460c      	mov	r4, r1
 800aacc:	b976      	cbnz	r6, 800aaec <_Bfree+0x28>
 800aace:	2010      	movs	r0, #16
 800aad0:	f7ff ff90 	bl	800a9f4 <malloc>
 800aad4:	4602      	mov	r2, r0
 800aad6:	6268      	str	r0, [r5, #36]	; 0x24
 800aad8:	b920      	cbnz	r0, 800aae4 <_Bfree+0x20>
 800aada:	4b09      	ldr	r3, [pc, #36]	; (800ab00 <_Bfree+0x3c>)
 800aadc:	4809      	ldr	r0, [pc, #36]	; (800ab04 <_Bfree+0x40>)
 800aade:	218a      	movs	r1, #138	; 0x8a
 800aae0:	f001 f96e 	bl	800bdc0 <__assert_func>
 800aae4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800aae8:	6006      	str	r6, [r0, #0]
 800aaea:	60c6      	str	r6, [r0, #12]
 800aaec:	b13c      	cbz	r4, 800aafe <_Bfree+0x3a>
 800aaee:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800aaf0:	6862      	ldr	r2, [r4, #4]
 800aaf2:	68db      	ldr	r3, [r3, #12]
 800aaf4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800aaf8:	6021      	str	r1, [r4, #0]
 800aafa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800aafe:	bd70      	pop	{r4, r5, r6, pc}
 800ab00:	0800f336 	.word	0x0800f336
 800ab04:	0800f498 	.word	0x0800f498

0800ab08 <__multadd>:
 800ab08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab0c:	690d      	ldr	r5, [r1, #16]
 800ab0e:	4607      	mov	r7, r0
 800ab10:	460c      	mov	r4, r1
 800ab12:	461e      	mov	r6, r3
 800ab14:	f101 0c14 	add.w	ip, r1, #20
 800ab18:	2000      	movs	r0, #0
 800ab1a:	f8dc 3000 	ldr.w	r3, [ip]
 800ab1e:	b299      	uxth	r1, r3
 800ab20:	fb02 6101 	mla	r1, r2, r1, r6
 800ab24:	0c1e      	lsrs	r6, r3, #16
 800ab26:	0c0b      	lsrs	r3, r1, #16
 800ab28:	fb02 3306 	mla	r3, r2, r6, r3
 800ab2c:	b289      	uxth	r1, r1
 800ab2e:	3001      	adds	r0, #1
 800ab30:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ab34:	4285      	cmp	r5, r0
 800ab36:	f84c 1b04 	str.w	r1, [ip], #4
 800ab3a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ab3e:	dcec      	bgt.n	800ab1a <__multadd+0x12>
 800ab40:	b30e      	cbz	r6, 800ab86 <__multadd+0x7e>
 800ab42:	68a3      	ldr	r3, [r4, #8]
 800ab44:	42ab      	cmp	r3, r5
 800ab46:	dc19      	bgt.n	800ab7c <__multadd+0x74>
 800ab48:	6861      	ldr	r1, [r4, #4]
 800ab4a:	4638      	mov	r0, r7
 800ab4c:	3101      	adds	r1, #1
 800ab4e:	f7ff ff79 	bl	800aa44 <_Balloc>
 800ab52:	4680      	mov	r8, r0
 800ab54:	b928      	cbnz	r0, 800ab62 <__multadd+0x5a>
 800ab56:	4602      	mov	r2, r0
 800ab58:	4b0c      	ldr	r3, [pc, #48]	; (800ab8c <__multadd+0x84>)
 800ab5a:	480d      	ldr	r0, [pc, #52]	; (800ab90 <__multadd+0x88>)
 800ab5c:	21b5      	movs	r1, #181	; 0xb5
 800ab5e:	f001 f92f 	bl	800bdc0 <__assert_func>
 800ab62:	6922      	ldr	r2, [r4, #16]
 800ab64:	3202      	adds	r2, #2
 800ab66:	f104 010c 	add.w	r1, r4, #12
 800ab6a:	0092      	lsls	r2, r2, #2
 800ab6c:	300c      	adds	r0, #12
 800ab6e:	f7ff ff5b 	bl	800aa28 <memcpy>
 800ab72:	4621      	mov	r1, r4
 800ab74:	4638      	mov	r0, r7
 800ab76:	f7ff ffa5 	bl	800aac4 <_Bfree>
 800ab7a:	4644      	mov	r4, r8
 800ab7c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ab80:	3501      	adds	r5, #1
 800ab82:	615e      	str	r6, [r3, #20]
 800ab84:	6125      	str	r5, [r4, #16]
 800ab86:	4620      	mov	r0, r4
 800ab88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ab8c:	0800f3a8 	.word	0x0800f3a8
 800ab90:	0800f498 	.word	0x0800f498

0800ab94 <__s2b>:
 800ab94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab98:	460c      	mov	r4, r1
 800ab9a:	4615      	mov	r5, r2
 800ab9c:	461f      	mov	r7, r3
 800ab9e:	2209      	movs	r2, #9
 800aba0:	3308      	adds	r3, #8
 800aba2:	4606      	mov	r6, r0
 800aba4:	fb93 f3f2 	sdiv	r3, r3, r2
 800aba8:	2100      	movs	r1, #0
 800abaa:	2201      	movs	r2, #1
 800abac:	429a      	cmp	r2, r3
 800abae:	db09      	blt.n	800abc4 <__s2b+0x30>
 800abb0:	4630      	mov	r0, r6
 800abb2:	f7ff ff47 	bl	800aa44 <_Balloc>
 800abb6:	b940      	cbnz	r0, 800abca <__s2b+0x36>
 800abb8:	4602      	mov	r2, r0
 800abba:	4b19      	ldr	r3, [pc, #100]	; (800ac20 <__s2b+0x8c>)
 800abbc:	4819      	ldr	r0, [pc, #100]	; (800ac24 <__s2b+0x90>)
 800abbe:	21ce      	movs	r1, #206	; 0xce
 800abc0:	f001 f8fe 	bl	800bdc0 <__assert_func>
 800abc4:	0052      	lsls	r2, r2, #1
 800abc6:	3101      	adds	r1, #1
 800abc8:	e7f0      	b.n	800abac <__s2b+0x18>
 800abca:	9b08      	ldr	r3, [sp, #32]
 800abcc:	6143      	str	r3, [r0, #20]
 800abce:	2d09      	cmp	r5, #9
 800abd0:	f04f 0301 	mov.w	r3, #1
 800abd4:	6103      	str	r3, [r0, #16]
 800abd6:	dd16      	ble.n	800ac06 <__s2b+0x72>
 800abd8:	f104 0909 	add.w	r9, r4, #9
 800abdc:	46c8      	mov	r8, r9
 800abde:	442c      	add	r4, r5
 800abe0:	f818 3b01 	ldrb.w	r3, [r8], #1
 800abe4:	4601      	mov	r1, r0
 800abe6:	3b30      	subs	r3, #48	; 0x30
 800abe8:	220a      	movs	r2, #10
 800abea:	4630      	mov	r0, r6
 800abec:	f7ff ff8c 	bl	800ab08 <__multadd>
 800abf0:	45a0      	cmp	r8, r4
 800abf2:	d1f5      	bne.n	800abe0 <__s2b+0x4c>
 800abf4:	f1a5 0408 	sub.w	r4, r5, #8
 800abf8:	444c      	add	r4, r9
 800abfa:	1b2d      	subs	r5, r5, r4
 800abfc:	1963      	adds	r3, r4, r5
 800abfe:	42bb      	cmp	r3, r7
 800ac00:	db04      	blt.n	800ac0c <__s2b+0x78>
 800ac02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ac06:	340a      	adds	r4, #10
 800ac08:	2509      	movs	r5, #9
 800ac0a:	e7f6      	b.n	800abfa <__s2b+0x66>
 800ac0c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ac10:	4601      	mov	r1, r0
 800ac12:	3b30      	subs	r3, #48	; 0x30
 800ac14:	220a      	movs	r2, #10
 800ac16:	4630      	mov	r0, r6
 800ac18:	f7ff ff76 	bl	800ab08 <__multadd>
 800ac1c:	e7ee      	b.n	800abfc <__s2b+0x68>
 800ac1e:	bf00      	nop
 800ac20:	0800f3a8 	.word	0x0800f3a8
 800ac24:	0800f498 	.word	0x0800f498

0800ac28 <__hi0bits>:
 800ac28:	0c03      	lsrs	r3, r0, #16
 800ac2a:	041b      	lsls	r3, r3, #16
 800ac2c:	b9d3      	cbnz	r3, 800ac64 <__hi0bits+0x3c>
 800ac2e:	0400      	lsls	r0, r0, #16
 800ac30:	2310      	movs	r3, #16
 800ac32:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800ac36:	bf04      	itt	eq
 800ac38:	0200      	lsleq	r0, r0, #8
 800ac3a:	3308      	addeq	r3, #8
 800ac3c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800ac40:	bf04      	itt	eq
 800ac42:	0100      	lsleq	r0, r0, #4
 800ac44:	3304      	addeq	r3, #4
 800ac46:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800ac4a:	bf04      	itt	eq
 800ac4c:	0080      	lsleq	r0, r0, #2
 800ac4e:	3302      	addeq	r3, #2
 800ac50:	2800      	cmp	r0, #0
 800ac52:	db05      	blt.n	800ac60 <__hi0bits+0x38>
 800ac54:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800ac58:	f103 0301 	add.w	r3, r3, #1
 800ac5c:	bf08      	it	eq
 800ac5e:	2320      	moveq	r3, #32
 800ac60:	4618      	mov	r0, r3
 800ac62:	4770      	bx	lr
 800ac64:	2300      	movs	r3, #0
 800ac66:	e7e4      	b.n	800ac32 <__hi0bits+0xa>

0800ac68 <__lo0bits>:
 800ac68:	6803      	ldr	r3, [r0, #0]
 800ac6a:	f013 0207 	ands.w	r2, r3, #7
 800ac6e:	4601      	mov	r1, r0
 800ac70:	d00b      	beq.n	800ac8a <__lo0bits+0x22>
 800ac72:	07da      	lsls	r2, r3, #31
 800ac74:	d423      	bmi.n	800acbe <__lo0bits+0x56>
 800ac76:	0798      	lsls	r0, r3, #30
 800ac78:	bf49      	itett	mi
 800ac7a:	085b      	lsrmi	r3, r3, #1
 800ac7c:	089b      	lsrpl	r3, r3, #2
 800ac7e:	2001      	movmi	r0, #1
 800ac80:	600b      	strmi	r3, [r1, #0]
 800ac82:	bf5c      	itt	pl
 800ac84:	600b      	strpl	r3, [r1, #0]
 800ac86:	2002      	movpl	r0, #2
 800ac88:	4770      	bx	lr
 800ac8a:	b298      	uxth	r0, r3
 800ac8c:	b9a8      	cbnz	r0, 800acba <__lo0bits+0x52>
 800ac8e:	0c1b      	lsrs	r3, r3, #16
 800ac90:	2010      	movs	r0, #16
 800ac92:	b2da      	uxtb	r2, r3
 800ac94:	b90a      	cbnz	r2, 800ac9a <__lo0bits+0x32>
 800ac96:	3008      	adds	r0, #8
 800ac98:	0a1b      	lsrs	r3, r3, #8
 800ac9a:	071a      	lsls	r2, r3, #28
 800ac9c:	bf04      	itt	eq
 800ac9e:	091b      	lsreq	r3, r3, #4
 800aca0:	3004      	addeq	r0, #4
 800aca2:	079a      	lsls	r2, r3, #30
 800aca4:	bf04      	itt	eq
 800aca6:	089b      	lsreq	r3, r3, #2
 800aca8:	3002      	addeq	r0, #2
 800acaa:	07da      	lsls	r2, r3, #31
 800acac:	d403      	bmi.n	800acb6 <__lo0bits+0x4e>
 800acae:	085b      	lsrs	r3, r3, #1
 800acb0:	f100 0001 	add.w	r0, r0, #1
 800acb4:	d005      	beq.n	800acc2 <__lo0bits+0x5a>
 800acb6:	600b      	str	r3, [r1, #0]
 800acb8:	4770      	bx	lr
 800acba:	4610      	mov	r0, r2
 800acbc:	e7e9      	b.n	800ac92 <__lo0bits+0x2a>
 800acbe:	2000      	movs	r0, #0
 800acc0:	4770      	bx	lr
 800acc2:	2020      	movs	r0, #32
 800acc4:	4770      	bx	lr
	...

0800acc8 <__i2b>:
 800acc8:	b510      	push	{r4, lr}
 800acca:	460c      	mov	r4, r1
 800accc:	2101      	movs	r1, #1
 800acce:	f7ff feb9 	bl	800aa44 <_Balloc>
 800acd2:	4602      	mov	r2, r0
 800acd4:	b928      	cbnz	r0, 800ace2 <__i2b+0x1a>
 800acd6:	4b05      	ldr	r3, [pc, #20]	; (800acec <__i2b+0x24>)
 800acd8:	4805      	ldr	r0, [pc, #20]	; (800acf0 <__i2b+0x28>)
 800acda:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800acde:	f001 f86f 	bl	800bdc0 <__assert_func>
 800ace2:	2301      	movs	r3, #1
 800ace4:	6144      	str	r4, [r0, #20]
 800ace6:	6103      	str	r3, [r0, #16]
 800ace8:	bd10      	pop	{r4, pc}
 800acea:	bf00      	nop
 800acec:	0800f3a8 	.word	0x0800f3a8
 800acf0:	0800f498 	.word	0x0800f498

0800acf4 <__multiply>:
 800acf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acf8:	4691      	mov	r9, r2
 800acfa:	690a      	ldr	r2, [r1, #16]
 800acfc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ad00:	429a      	cmp	r2, r3
 800ad02:	bfb8      	it	lt
 800ad04:	460b      	movlt	r3, r1
 800ad06:	460c      	mov	r4, r1
 800ad08:	bfbc      	itt	lt
 800ad0a:	464c      	movlt	r4, r9
 800ad0c:	4699      	movlt	r9, r3
 800ad0e:	6927      	ldr	r7, [r4, #16]
 800ad10:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ad14:	68a3      	ldr	r3, [r4, #8]
 800ad16:	6861      	ldr	r1, [r4, #4]
 800ad18:	eb07 060a 	add.w	r6, r7, sl
 800ad1c:	42b3      	cmp	r3, r6
 800ad1e:	b085      	sub	sp, #20
 800ad20:	bfb8      	it	lt
 800ad22:	3101      	addlt	r1, #1
 800ad24:	f7ff fe8e 	bl	800aa44 <_Balloc>
 800ad28:	b930      	cbnz	r0, 800ad38 <__multiply+0x44>
 800ad2a:	4602      	mov	r2, r0
 800ad2c:	4b44      	ldr	r3, [pc, #272]	; (800ae40 <__multiply+0x14c>)
 800ad2e:	4845      	ldr	r0, [pc, #276]	; (800ae44 <__multiply+0x150>)
 800ad30:	f240 115d 	movw	r1, #349	; 0x15d
 800ad34:	f001 f844 	bl	800bdc0 <__assert_func>
 800ad38:	f100 0514 	add.w	r5, r0, #20
 800ad3c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ad40:	462b      	mov	r3, r5
 800ad42:	2200      	movs	r2, #0
 800ad44:	4543      	cmp	r3, r8
 800ad46:	d321      	bcc.n	800ad8c <__multiply+0x98>
 800ad48:	f104 0314 	add.w	r3, r4, #20
 800ad4c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800ad50:	f109 0314 	add.w	r3, r9, #20
 800ad54:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800ad58:	9202      	str	r2, [sp, #8]
 800ad5a:	1b3a      	subs	r2, r7, r4
 800ad5c:	3a15      	subs	r2, #21
 800ad5e:	f022 0203 	bic.w	r2, r2, #3
 800ad62:	3204      	adds	r2, #4
 800ad64:	f104 0115 	add.w	r1, r4, #21
 800ad68:	428f      	cmp	r7, r1
 800ad6a:	bf38      	it	cc
 800ad6c:	2204      	movcc	r2, #4
 800ad6e:	9201      	str	r2, [sp, #4]
 800ad70:	9a02      	ldr	r2, [sp, #8]
 800ad72:	9303      	str	r3, [sp, #12]
 800ad74:	429a      	cmp	r2, r3
 800ad76:	d80c      	bhi.n	800ad92 <__multiply+0x9e>
 800ad78:	2e00      	cmp	r6, #0
 800ad7a:	dd03      	ble.n	800ad84 <__multiply+0x90>
 800ad7c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	d05a      	beq.n	800ae3a <__multiply+0x146>
 800ad84:	6106      	str	r6, [r0, #16]
 800ad86:	b005      	add	sp, #20
 800ad88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad8c:	f843 2b04 	str.w	r2, [r3], #4
 800ad90:	e7d8      	b.n	800ad44 <__multiply+0x50>
 800ad92:	f8b3 a000 	ldrh.w	sl, [r3]
 800ad96:	f1ba 0f00 	cmp.w	sl, #0
 800ad9a:	d024      	beq.n	800ade6 <__multiply+0xf2>
 800ad9c:	f104 0e14 	add.w	lr, r4, #20
 800ada0:	46a9      	mov	r9, r5
 800ada2:	f04f 0c00 	mov.w	ip, #0
 800ada6:	f85e 2b04 	ldr.w	r2, [lr], #4
 800adaa:	f8d9 1000 	ldr.w	r1, [r9]
 800adae:	fa1f fb82 	uxth.w	fp, r2
 800adb2:	b289      	uxth	r1, r1
 800adb4:	fb0a 110b 	mla	r1, sl, fp, r1
 800adb8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800adbc:	f8d9 2000 	ldr.w	r2, [r9]
 800adc0:	4461      	add	r1, ip
 800adc2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800adc6:	fb0a c20b 	mla	r2, sl, fp, ip
 800adca:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800adce:	b289      	uxth	r1, r1
 800add0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800add4:	4577      	cmp	r7, lr
 800add6:	f849 1b04 	str.w	r1, [r9], #4
 800adda:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800adde:	d8e2      	bhi.n	800ada6 <__multiply+0xb2>
 800ade0:	9a01      	ldr	r2, [sp, #4]
 800ade2:	f845 c002 	str.w	ip, [r5, r2]
 800ade6:	9a03      	ldr	r2, [sp, #12]
 800ade8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800adec:	3304      	adds	r3, #4
 800adee:	f1b9 0f00 	cmp.w	r9, #0
 800adf2:	d020      	beq.n	800ae36 <__multiply+0x142>
 800adf4:	6829      	ldr	r1, [r5, #0]
 800adf6:	f104 0c14 	add.w	ip, r4, #20
 800adfa:	46ae      	mov	lr, r5
 800adfc:	f04f 0a00 	mov.w	sl, #0
 800ae00:	f8bc b000 	ldrh.w	fp, [ip]
 800ae04:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800ae08:	fb09 220b 	mla	r2, r9, fp, r2
 800ae0c:	4492      	add	sl, r2
 800ae0e:	b289      	uxth	r1, r1
 800ae10:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800ae14:	f84e 1b04 	str.w	r1, [lr], #4
 800ae18:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ae1c:	f8be 1000 	ldrh.w	r1, [lr]
 800ae20:	0c12      	lsrs	r2, r2, #16
 800ae22:	fb09 1102 	mla	r1, r9, r2, r1
 800ae26:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800ae2a:	4567      	cmp	r7, ip
 800ae2c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ae30:	d8e6      	bhi.n	800ae00 <__multiply+0x10c>
 800ae32:	9a01      	ldr	r2, [sp, #4]
 800ae34:	50a9      	str	r1, [r5, r2]
 800ae36:	3504      	adds	r5, #4
 800ae38:	e79a      	b.n	800ad70 <__multiply+0x7c>
 800ae3a:	3e01      	subs	r6, #1
 800ae3c:	e79c      	b.n	800ad78 <__multiply+0x84>
 800ae3e:	bf00      	nop
 800ae40:	0800f3a8 	.word	0x0800f3a8
 800ae44:	0800f498 	.word	0x0800f498

0800ae48 <__pow5mult>:
 800ae48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae4c:	4615      	mov	r5, r2
 800ae4e:	f012 0203 	ands.w	r2, r2, #3
 800ae52:	4606      	mov	r6, r0
 800ae54:	460f      	mov	r7, r1
 800ae56:	d007      	beq.n	800ae68 <__pow5mult+0x20>
 800ae58:	4c25      	ldr	r4, [pc, #148]	; (800aef0 <__pow5mult+0xa8>)
 800ae5a:	3a01      	subs	r2, #1
 800ae5c:	2300      	movs	r3, #0
 800ae5e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ae62:	f7ff fe51 	bl	800ab08 <__multadd>
 800ae66:	4607      	mov	r7, r0
 800ae68:	10ad      	asrs	r5, r5, #2
 800ae6a:	d03d      	beq.n	800aee8 <__pow5mult+0xa0>
 800ae6c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ae6e:	b97c      	cbnz	r4, 800ae90 <__pow5mult+0x48>
 800ae70:	2010      	movs	r0, #16
 800ae72:	f7ff fdbf 	bl	800a9f4 <malloc>
 800ae76:	4602      	mov	r2, r0
 800ae78:	6270      	str	r0, [r6, #36]	; 0x24
 800ae7a:	b928      	cbnz	r0, 800ae88 <__pow5mult+0x40>
 800ae7c:	4b1d      	ldr	r3, [pc, #116]	; (800aef4 <__pow5mult+0xac>)
 800ae7e:	481e      	ldr	r0, [pc, #120]	; (800aef8 <__pow5mult+0xb0>)
 800ae80:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800ae84:	f000 ff9c 	bl	800bdc0 <__assert_func>
 800ae88:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ae8c:	6004      	str	r4, [r0, #0]
 800ae8e:	60c4      	str	r4, [r0, #12]
 800ae90:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ae94:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ae98:	b94c      	cbnz	r4, 800aeae <__pow5mult+0x66>
 800ae9a:	f240 2171 	movw	r1, #625	; 0x271
 800ae9e:	4630      	mov	r0, r6
 800aea0:	f7ff ff12 	bl	800acc8 <__i2b>
 800aea4:	2300      	movs	r3, #0
 800aea6:	f8c8 0008 	str.w	r0, [r8, #8]
 800aeaa:	4604      	mov	r4, r0
 800aeac:	6003      	str	r3, [r0, #0]
 800aeae:	f04f 0900 	mov.w	r9, #0
 800aeb2:	07eb      	lsls	r3, r5, #31
 800aeb4:	d50a      	bpl.n	800aecc <__pow5mult+0x84>
 800aeb6:	4639      	mov	r1, r7
 800aeb8:	4622      	mov	r2, r4
 800aeba:	4630      	mov	r0, r6
 800aebc:	f7ff ff1a 	bl	800acf4 <__multiply>
 800aec0:	4639      	mov	r1, r7
 800aec2:	4680      	mov	r8, r0
 800aec4:	4630      	mov	r0, r6
 800aec6:	f7ff fdfd 	bl	800aac4 <_Bfree>
 800aeca:	4647      	mov	r7, r8
 800aecc:	106d      	asrs	r5, r5, #1
 800aece:	d00b      	beq.n	800aee8 <__pow5mult+0xa0>
 800aed0:	6820      	ldr	r0, [r4, #0]
 800aed2:	b938      	cbnz	r0, 800aee4 <__pow5mult+0x9c>
 800aed4:	4622      	mov	r2, r4
 800aed6:	4621      	mov	r1, r4
 800aed8:	4630      	mov	r0, r6
 800aeda:	f7ff ff0b 	bl	800acf4 <__multiply>
 800aede:	6020      	str	r0, [r4, #0]
 800aee0:	f8c0 9000 	str.w	r9, [r0]
 800aee4:	4604      	mov	r4, r0
 800aee6:	e7e4      	b.n	800aeb2 <__pow5mult+0x6a>
 800aee8:	4638      	mov	r0, r7
 800aeea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aeee:	bf00      	nop
 800aef0:	0800f5e8 	.word	0x0800f5e8
 800aef4:	0800f336 	.word	0x0800f336
 800aef8:	0800f498 	.word	0x0800f498

0800aefc <__lshift>:
 800aefc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af00:	460c      	mov	r4, r1
 800af02:	6849      	ldr	r1, [r1, #4]
 800af04:	6923      	ldr	r3, [r4, #16]
 800af06:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800af0a:	68a3      	ldr	r3, [r4, #8]
 800af0c:	4607      	mov	r7, r0
 800af0e:	4691      	mov	r9, r2
 800af10:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800af14:	f108 0601 	add.w	r6, r8, #1
 800af18:	42b3      	cmp	r3, r6
 800af1a:	db0b      	blt.n	800af34 <__lshift+0x38>
 800af1c:	4638      	mov	r0, r7
 800af1e:	f7ff fd91 	bl	800aa44 <_Balloc>
 800af22:	4605      	mov	r5, r0
 800af24:	b948      	cbnz	r0, 800af3a <__lshift+0x3e>
 800af26:	4602      	mov	r2, r0
 800af28:	4b2a      	ldr	r3, [pc, #168]	; (800afd4 <__lshift+0xd8>)
 800af2a:	482b      	ldr	r0, [pc, #172]	; (800afd8 <__lshift+0xdc>)
 800af2c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800af30:	f000 ff46 	bl	800bdc0 <__assert_func>
 800af34:	3101      	adds	r1, #1
 800af36:	005b      	lsls	r3, r3, #1
 800af38:	e7ee      	b.n	800af18 <__lshift+0x1c>
 800af3a:	2300      	movs	r3, #0
 800af3c:	f100 0114 	add.w	r1, r0, #20
 800af40:	f100 0210 	add.w	r2, r0, #16
 800af44:	4618      	mov	r0, r3
 800af46:	4553      	cmp	r3, sl
 800af48:	db37      	blt.n	800afba <__lshift+0xbe>
 800af4a:	6920      	ldr	r0, [r4, #16]
 800af4c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800af50:	f104 0314 	add.w	r3, r4, #20
 800af54:	f019 091f 	ands.w	r9, r9, #31
 800af58:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800af5c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800af60:	d02f      	beq.n	800afc2 <__lshift+0xc6>
 800af62:	f1c9 0e20 	rsb	lr, r9, #32
 800af66:	468a      	mov	sl, r1
 800af68:	f04f 0c00 	mov.w	ip, #0
 800af6c:	681a      	ldr	r2, [r3, #0]
 800af6e:	fa02 f209 	lsl.w	r2, r2, r9
 800af72:	ea42 020c 	orr.w	r2, r2, ip
 800af76:	f84a 2b04 	str.w	r2, [sl], #4
 800af7a:	f853 2b04 	ldr.w	r2, [r3], #4
 800af7e:	4298      	cmp	r0, r3
 800af80:	fa22 fc0e 	lsr.w	ip, r2, lr
 800af84:	d8f2      	bhi.n	800af6c <__lshift+0x70>
 800af86:	1b03      	subs	r3, r0, r4
 800af88:	3b15      	subs	r3, #21
 800af8a:	f023 0303 	bic.w	r3, r3, #3
 800af8e:	3304      	adds	r3, #4
 800af90:	f104 0215 	add.w	r2, r4, #21
 800af94:	4290      	cmp	r0, r2
 800af96:	bf38      	it	cc
 800af98:	2304      	movcc	r3, #4
 800af9a:	f841 c003 	str.w	ip, [r1, r3]
 800af9e:	f1bc 0f00 	cmp.w	ip, #0
 800afa2:	d001      	beq.n	800afa8 <__lshift+0xac>
 800afa4:	f108 0602 	add.w	r6, r8, #2
 800afa8:	3e01      	subs	r6, #1
 800afaa:	4638      	mov	r0, r7
 800afac:	612e      	str	r6, [r5, #16]
 800afae:	4621      	mov	r1, r4
 800afb0:	f7ff fd88 	bl	800aac4 <_Bfree>
 800afb4:	4628      	mov	r0, r5
 800afb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800afba:	f842 0f04 	str.w	r0, [r2, #4]!
 800afbe:	3301      	adds	r3, #1
 800afc0:	e7c1      	b.n	800af46 <__lshift+0x4a>
 800afc2:	3904      	subs	r1, #4
 800afc4:	f853 2b04 	ldr.w	r2, [r3], #4
 800afc8:	f841 2f04 	str.w	r2, [r1, #4]!
 800afcc:	4298      	cmp	r0, r3
 800afce:	d8f9      	bhi.n	800afc4 <__lshift+0xc8>
 800afd0:	e7ea      	b.n	800afa8 <__lshift+0xac>
 800afd2:	bf00      	nop
 800afd4:	0800f3a8 	.word	0x0800f3a8
 800afd8:	0800f498 	.word	0x0800f498

0800afdc <__mcmp>:
 800afdc:	b530      	push	{r4, r5, lr}
 800afde:	6902      	ldr	r2, [r0, #16]
 800afe0:	690c      	ldr	r4, [r1, #16]
 800afe2:	1b12      	subs	r2, r2, r4
 800afe4:	d10e      	bne.n	800b004 <__mcmp+0x28>
 800afe6:	f100 0314 	add.w	r3, r0, #20
 800afea:	3114      	adds	r1, #20
 800afec:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800aff0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800aff4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800aff8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800affc:	42a5      	cmp	r5, r4
 800affe:	d003      	beq.n	800b008 <__mcmp+0x2c>
 800b000:	d305      	bcc.n	800b00e <__mcmp+0x32>
 800b002:	2201      	movs	r2, #1
 800b004:	4610      	mov	r0, r2
 800b006:	bd30      	pop	{r4, r5, pc}
 800b008:	4283      	cmp	r3, r0
 800b00a:	d3f3      	bcc.n	800aff4 <__mcmp+0x18>
 800b00c:	e7fa      	b.n	800b004 <__mcmp+0x28>
 800b00e:	f04f 32ff 	mov.w	r2, #4294967295
 800b012:	e7f7      	b.n	800b004 <__mcmp+0x28>

0800b014 <__mdiff>:
 800b014:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b018:	460c      	mov	r4, r1
 800b01a:	4606      	mov	r6, r0
 800b01c:	4611      	mov	r1, r2
 800b01e:	4620      	mov	r0, r4
 800b020:	4690      	mov	r8, r2
 800b022:	f7ff ffdb 	bl	800afdc <__mcmp>
 800b026:	1e05      	subs	r5, r0, #0
 800b028:	d110      	bne.n	800b04c <__mdiff+0x38>
 800b02a:	4629      	mov	r1, r5
 800b02c:	4630      	mov	r0, r6
 800b02e:	f7ff fd09 	bl	800aa44 <_Balloc>
 800b032:	b930      	cbnz	r0, 800b042 <__mdiff+0x2e>
 800b034:	4b3a      	ldr	r3, [pc, #232]	; (800b120 <__mdiff+0x10c>)
 800b036:	4602      	mov	r2, r0
 800b038:	f240 2132 	movw	r1, #562	; 0x232
 800b03c:	4839      	ldr	r0, [pc, #228]	; (800b124 <__mdiff+0x110>)
 800b03e:	f000 febf 	bl	800bdc0 <__assert_func>
 800b042:	2301      	movs	r3, #1
 800b044:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b048:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b04c:	bfa4      	itt	ge
 800b04e:	4643      	movge	r3, r8
 800b050:	46a0      	movge	r8, r4
 800b052:	4630      	mov	r0, r6
 800b054:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b058:	bfa6      	itte	ge
 800b05a:	461c      	movge	r4, r3
 800b05c:	2500      	movge	r5, #0
 800b05e:	2501      	movlt	r5, #1
 800b060:	f7ff fcf0 	bl	800aa44 <_Balloc>
 800b064:	b920      	cbnz	r0, 800b070 <__mdiff+0x5c>
 800b066:	4b2e      	ldr	r3, [pc, #184]	; (800b120 <__mdiff+0x10c>)
 800b068:	4602      	mov	r2, r0
 800b06a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b06e:	e7e5      	b.n	800b03c <__mdiff+0x28>
 800b070:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b074:	6926      	ldr	r6, [r4, #16]
 800b076:	60c5      	str	r5, [r0, #12]
 800b078:	f104 0914 	add.w	r9, r4, #20
 800b07c:	f108 0514 	add.w	r5, r8, #20
 800b080:	f100 0e14 	add.w	lr, r0, #20
 800b084:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b088:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b08c:	f108 0210 	add.w	r2, r8, #16
 800b090:	46f2      	mov	sl, lr
 800b092:	2100      	movs	r1, #0
 800b094:	f859 3b04 	ldr.w	r3, [r9], #4
 800b098:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b09c:	fa1f f883 	uxth.w	r8, r3
 800b0a0:	fa11 f18b 	uxtah	r1, r1, fp
 800b0a4:	0c1b      	lsrs	r3, r3, #16
 800b0a6:	eba1 0808 	sub.w	r8, r1, r8
 800b0aa:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b0ae:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b0b2:	fa1f f888 	uxth.w	r8, r8
 800b0b6:	1419      	asrs	r1, r3, #16
 800b0b8:	454e      	cmp	r6, r9
 800b0ba:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b0be:	f84a 3b04 	str.w	r3, [sl], #4
 800b0c2:	d8e7      	bhi.n	800b094 <__mdiff+0x80>
 800b0c4:	1b33      	subs	r3, r6, r4
 800b0c6:	3b15      	subs	r3, #21
 800b0c8:	f023 0303 	bic.w	r3, r3, #3
 800b0cc:	3304      	adds	r3, #4
 800b0ce:	3415      	adds	r4, #21
 800b0d0:	42a6      	cmp	r6, r4
 800b0d2:	bf38      	it	cc
 800b0d4:	2304      	movcc	r3, #4
 800b0d6:	441d      	add	r5, r3
 800b0d8:	4473      	add	r3, lr
 800b0da:	469e      	mov	lr, r3
 800b0dc:	462e      	mov	r6, r5
 800b0de:	4566      	cmp	r6, ip
 800b0e0:	d30e      	bcc.n	800b100 <__mdiff+0xec>
 800b0e2:	f10c 0203 	add.w	r2, ip, #3
 800b0e6:	1b52      	subs	r2, r2, r5
 800b0e8:	f022 0203 	bic.w	r2, r2, #3
 800b0ec:	3d03      	subs	r5, #3
 800b0ee:	45ac      	cmp	ip, r5
 800b0f0:	bf38      	it	cc
 800b0f2:	2200      	movcc	r2, #0
 800b0f4:	441a      	add	r2, r3
 800b0f6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800b0fa:	b17b      	cbz	r3, 800b11c <__mdiff+0x108>
 800b0fc:	6107      	str	r7, [r0, #16]
 800b0fe:	e7a3      	b.n	800b048 <__mdiff+0x34>
 800b100:	f856 8b04 	ldr.w	r8, [r6], #4
 800b104:	fa11 f288 	uxtah	r2, r1, r8
 800b108:	1414      	asrs	r4, r2, #16
 800b10a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b10e:	b292      	uxth	r2, r2
 800b110:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b114:	f84e 2b04 	str.w	r2, [lr], #4
 800b118:	1421      	asrs	r1, r4, #16
 800b11a:	e7e0      	b.n	800b0de <__mdiff+0xca>
 800b11c:	3f01      	subs	r7, #1
 800b11e:	e7ea      	b.n	800b0f6 <__mdiff+0xe2>
 800b120:	0800f3a8 	.word	0x0800f3a8
 800b124:	0800f498 	.word	0x0800f498

0800b128 <__ulp>:
 800b128:	b082      	sub	sp, #8
 800b12a:	ed8d 0b00 	vstr	d0, [sp]
 800b12e:	9b01      	ldr	r3, [sp, #4]
 800b130:	4912      	ldr	r1, [pc, #72]	; (800b17c <__ulp+0x54>)
 800b132:	4019      	ands	r1, r3
 800b134:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800b138:	2900      	cmp	r1, #0
 800b13a:	dd05      	ble.n	800b148 <__ulp+0x20>
 800b13c:	2200      	movs	r2, #0
 800b13e:	460b      	mov	r3, r1
 800b140:	ec43 2b10 	vmov	d0, r2, r3
 800b144:	b002      	add	sp, #8
 800b146:	4770      	bx	lr
 800b148:	4249      	negs	r1, r1
 800b14a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800b14e:	ea4f 5021 	mov.w	r0, r1, asr #20
 800b152:	f04f 0200 	mov.w	r2, #0
 800b156:	f04f 0300 	mov.w	r3, #0
 800b15a:	da04      	bge.n	800b166 <__ulp+0x3e>
 800b15c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800b160:	fa41 f300 	asr.w	r3, r1, r0
 800b164:	e7ec      	b.n	800b140 <__ulp+0x18>
 800b166:	f1a0 0114 	sub.w	r1, r0, #20
 800b16a:	291e      	cmp	r1, #30
 800b16c:	bfda      	itte	le
 800b16e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800b172:	fa20 f101 	lsrle.w	r1, r0, r1
 800b176:	2101      	movgt	r1, #1
 800b178:	460a      	mov	r2, r1
 800b17a:	e7e1      	b.n	800b140 <__ulp+0x18>
 800b17c:	7ff00000 	.word	0x7ff00000

0800b180 <__b2d>:
 800b180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b182:	6905      	ldr	r5, [r0, #16]
 800b184:	f100 0714 	add.w	r7, r0, #20
 800b188:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800b18c:	1f2e      	subs	r6, r5, #4
 800b18e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800b192:	4620      	mov	r0, r4
 800b194:	f7ff fd48 	bl	800ac28 <__hi0bits>
 800b198:	f1c0 0320 	rsb	r3, r0, #32
 800b19c:	280a      	cmp	r0, #10
 800b19e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800b21c <__b2d+0x9c>
 800b1a2:	600b      	str	r3, [r1, #0]
 800b1a4:	dc14      	bgt.n	800b1d0 <__b2d+0x50>
 800b1a6:	f1c0 0e0b 	rsb	lr, r0, #11
 800b1aa:	fa24 f10e 	lsr.w	r1, r4, lr
 800b1ae:	42b7      	cmp	r7, r6
 800b1b0:	ea41 030c 	orr.w	r3, r1, ip
 800b1b4:	bf34      	ite	cc
 800b1b6:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800b1ba:	2100      	movcs	r1, #0
 800b1bc:	3015      	adds	r0, #21
 800b1be:	fa04 f000 	lsl.w	r0, r4, r0
 800b1c2:	fa21 f10e 	lsr.w	r1, r1, lr
 800b1c6:	ea40 0201 	orr.w	r2, r0, r1
 800b1ca:	ec43 2b10 	vmov	d0, r2, r3
 800b1ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b1d0:	42b7      	cmp	r7, r6
 800b1d2:	bf3a      	itte	cc
 800b1d4:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800b1d8:	f1a5 0608 	subcc.w	r6, r5, #8
 800b1dc:	2100      	movcs	r1, #0
 800b1de:	380b      	subs	r0, #11
 800b1e0:	d017      	beq.n	800b212 <__b2d+0x92>
 800b1e2:	f1c0 0c20 	rsb	ip, r0, #32
 800b1e6:	fa04 f500 	lsl.w	r5, r4, r0
 800b1ea:	42be      	cmp	r6, r7
 800b1ec:	fa21 f40c 	lsr.w	r4, r1, ip
 800b1f0:	ea45 0504 	orr.w	r5, r5, r4
 800b1f4:	bf8c      	ite	hi
 800b1f6:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800b1fa:	2400      	movls	r4, #0
 800b1fc:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800b200:	fa01 f000 	lsl.w	r0, r1, r0
 800b204:	fa24 f40c 	lsr.w	r4, r4, ip
 800b208:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800b20c:	ea40 0204 	orr.w	r2, r0, r4
 800b210:	e7db      	b.n	800b1ca <__b2d+0x4a>
 800b212:	ea44 030c 	orr.w	r3, r4, ip
 800b216:	460a      	mov	r2, r1
 800b218:	e7d7      	b.n	800b1ca <__b2d+0x4a>
 800b21a:	bf00      	nop
 800b21c:	3ff00000 	.word	0x3ff00000

0800b220 <__d2b>:
 800b220:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b224:	4689      	mov	r9, r1
 800b226:	2101      	movs	r1, #1
 800b228:	ec57 6b10 	vmov	r6, r7, d0
 800b22c:	4690      	mov	r8, r2
 800b22e:	f7ff fc09 	bl	800aa44 <_Balloc>
 800b232:	4604      	mov	r4, r0
 800b234:	b930      	cbnz	r0, 800b244 <__d2b+0x24>
 800b236:	4602      	mov	r2, r0
 800b238:	4b25      	ldr	r3, [pc, #148]	; (800b2d0 <__d2b+0xb0>)
 800b23a:	4826      	ldr	r0, [pc, #152]	; (800b2d4 <__d2b+0xb4>)
 800b23c:	f240 310a 	movw	r1, #778	; 0x30a
 800b240:	f000 fdbe 	bl	800bdc0 <__assert_func>
 800b244:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800b248:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b24c:	bb35      	cbnz	r5, 800b29c <__d2b+0x7c>
 800b24e:	2e00      	cmp	r6, #0
 800b250:	9301      	str	r3, [sp, #4]
 800b252:	d028      	beq.n	800b2a6 <__d2b+0x86>
 800b254:	4668      	mov	r0, sp
 800b256:	9600      	str	r6, [sp, #0]
 800b258:	f7ff fd06 	bl	800ac68 <__lo0bits>
 800b25c:	9900      	ldr	r1, [sp, #0]
 800b25e:	b300      	cbz	r0, 800b2a2 <__d2b+0x82>
 800b260:	9a01      	ldr	r2, [sp, #4]
 800b262:	f1c0 0320 	rsb	r3, r0, #32
 800b266:	fa02 f303 	lsl.w	r3, r2, r3
 800b26a:	430b      	orrs	r3, r1
 800b26c:	40c2      	lsrs	r2, r0
 800b26e:	6163      	str	r3, [r4, #20]
 800b270:	9201      	str	r2, [sp, #4]
 800b272:	9b01      	ldr	r3, [sp, #4]
 800b274:	61a3      	str	r3, [r4, #24]
 800b276:	2b00      	cmp	r3, #0
 800b278:	bf14      	ite	ne
 800b27a:	2202      	movne	r2, #2
 800b27c:	2201      	moveq	r2, #1
 800b27e:	6122      	str	r2, [r4, #16]
 800b280:	b1d5      	cbz	r5, 800b2b8 <__d2b+0x98>
 800b282:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b286:	4405      	add	r5, r0
 800b288:	f8c9 5000 	str.w	r5, [r9]
 800b28c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b290:	f8c8 0000 	str.w	r0, [r8]
 800b294:	4620      	mov	r0, r4
 800b296:	b003      	add	sp, #12
 800b298:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b29c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b2a0:	e7d5      	b.n	800b24e <__d2b+0x2e>
 800b2a2:	6161      	str	r1, [r4, #20]
 800b2a4:	e7e5      	b.n	800b272 <__d2b+0x52>
 800b2a6:	a801      	add	r0, sp, #4
 800b2a8:	f7ff fcde 	bl	800ac68 <__lo0bits>
 800b2ac:	9b01      	ldr	r3, [sp, #4]
 800b2ae:	6163      	str	r3, [r4, #20]
 800b2b0:	2201      	movs	r2, #1
 800b2b2:	6122      	str	r2, [r4, #16]
 800b2b4:	3020      	adds	r0, #32
 800b2b6:	e7e3      	b.n	800b280 <__d2b+0x60>
 800b2b8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b2bc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b2c0:	f8c9 0000 	str.w	r0, [r9]
 800b2c4:	6918      	ldr	r0, [r3, #16]
 800b2c6:	f7ff fcaf 	bl	800ac28 <__hi0bits>
 800b2ca:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b2ce:	e7df      	b.n	800b290 <__d2b+0x70>
 800b2d0:	0800f3a8 	.word	0x0800f3a8
 800b2d4:	0800f498 	.word	0x0800f498

0800b2d8 <__ratio>:
 800b2d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2dc:	4688      	mov	r8, r1
 800b2de:	4669      	mov	r1, sp
 800b2e0:	4681      	mov	r9, r0
 800b2e2:	f7ff ff4d 	bl	800b180 <__b2d>
 800b2e6:	a901      	add	r1, sp, #4
 800b2e8:	4640      	mov	r0, r8
 800b2ea:	ec55 4b10 	vmov	r4, r5, d0
 800b2ee:	f7ff ff47 	bl	800b180 <__b2d>
 800b2f2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b2f6:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800b2fa:	eba3 0c02 	sub.w	ip, r3, r2
 800b2fe:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b302:	1a9b      	subs	r3, r3, r2
 800b304:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800b308:	ec51 0b10 	vmov	r0, r1, d0
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	bfd6      	itet	le
 800b310:	460a      	movle	r2, r1
 800b312:	462a      	movgt	r2, r5
 800b314:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b318:	468b      	mov	fp, r1
 800b31a:	462f      	mov	r7, r5
 800b31c:	bfd4      	ite	le
 800b31e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800b322:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b326:	4620      	mov	r0, r4
 800b328:	ee10 2a10 	vmov	r2, s0
 800b32c:	465b      	mov	r3, fp
 800b32e:	4639      	mov	r1, r7
 800b330:	f7f5 fa8c 	bl	800084c <__aeabi_ddiv>
 800b334:	ec41 0b10 	vmov	d0, r0, r1
 800b338:	b003      	add	sp, #12
 800b33a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b33e <__copybits>:
 800b33e:	3901      	subs	r1, #1
 800b340:	b570      	push	{r4, r5, r6, lr}
 800b342:	1149      	asrs	r1, r1, #5
 800b344:	6914      	ldr	r4, [r2, #16]
 800b346:	3101      	adds	r1, #1
 800b348:	f102 0314 	add.w	r3, r2, #20
 800b34c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b350:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b354:	1f05      	subs	r5, r0, #4
 800b356:	42a3      	cmp	r3, r4
 800b358:	d30c      	bcc.n	800b374 <__copybits+0x36>
 800b35a:	1aa3      	subs	r3, r4, r2
 800b35c:	3b11      	subs	r3, #17
 800b35e:	f023 0303 	bic.w	r3, r3, #3
 800b362:	3211      	adds	r2, #17
 800b364:	42a2      	cmp	r2, r4
 800b366:	bf88      	it	hi
 800b368:	2300      	movhi	r3, #0
 800b36a:	4418      	add	r0, r3
 800b36c:	2300      	movs	r3, #0
 800b36e:	4288      	cmp	r0, r1
 800b370:	d305      	bcc.n	800b37e <__copybits+0x40>
 800b372:	bd70      	pop	{r4, r5, r6, pc}
 800b374:	f853 6b04 	ldr.w	r6, [r3], #4
 800b378:	f845 6f04 	str.w	r6, [r5, #4]!
 800b37c:	e7eb      	b.n	800b356 <__copybits+0x18>
 800b37e:	f840 3b04 	str.w	r3, [r0], #4
 800b382:	e7f4      	b.n	800b36e <__copybits+0x30>

0800b384 <__any_on>:
 800b384:	f100 0214 	add.w	r2, r0, #20
 800b388:	6900      	ldr	r0, [r0, #16]
 800b38a:	114b      	asrs	r3, r1, #5
 800b38c:	4298      	cmp	r0, r3
 800b38e:	b510      	push	{r4, lr}
 800b390:	db11      	blt.n	800b3b6 <__any_on+0x32>
 800b392:	dd0a      	ble.n	800b3aa <__any_on+0x26>
 800b394:	f011 011f 	ands.w	r1, r1, #31
 800b398:	d007      	beq.n	800b3aa <__any_on+0x26>
 800b39a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b39e:	fa24 f001 	lsr.w	r0, r4, r1
 800b3a2:	fa00 f101 	lsl.w	r1, r0, r1
 800b3a6:	428c      	cmp	r4, r1
 800b3a8:	d10b      	bne.n	800b3c2 <__any_on+0x3e>
 800b3aa:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b3ae:	4293      	cmp	r3, r2
 800b3b0:	d803      	bhi.n	800b3ba <__any_on+0x36>
 800b3b2:	2000      	movs	r0, #0
 800b3b4:	bd10      	pop	{r4, pc}
 800b3b6:	4603      	mov	r3, r0
 800b3b8:	e7f7      	b.n	800b3aa <__any_on+0x26>
 800b3ba:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b3be:	2900      	cmp	r1, #0
 800b3c0:	d0f5      	beq.n	800b3ae <__any_on+0x2a>
 800b3c2:	2001      	movs	r0, #1
 800b3c4:	e7f6      	b.n	800b3b4 <__any_on+0x30>

0800b3c6 <_calloc_r>:
 800b3c6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b3c8:	fba1 2402 	umull	r2, r4, r1, r2
 800b3cc:	b94c      	cbnz	r4, 800b3e2 <_calloc_r+0x1c>
 800b3ce:	4611      	mov	r1, r2
 800b3d0:	9201      	str	r2, [sp, #4]
 800b3d2:	f000 f87b 	bl	800b4cc <_malloc_r>
 800b3d6:	9a01      	ldr	r2, [sp, #4]
 800b3d8:	4605      	mov	r5, r0
 800b3da:	b930      	cbnz	r0, 800b3ea <_calloc_r+0x24>
 800b3dc:	4628      	mov	r0, r5
 800b3de:	b003      	add	sp, #12
 800b3e0:	bd30      	pop	{r4, r5, pc}
 800b3e2:	220c      	movs	r2, #12
 800b3e4:	6002      	str	r2, [r0, #0]
 800b3e6:	2500      	movs	r5, #0
 800b3e8:	e7f8      	b.n	800b3dc <_calloc_r+0x16>
 800b3ea:	4621      	mov	r1, r4
 800b3ec:	f7fc fab0 	bl	8007950 <memset>
 800b3f0:	e7f4      	b.n	800b3dc <_calloc_r+0x16>
	...

0800b3f4 <_free_r>:
 800b3f4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b3f6:	2900      	cmp	r1, #0
 800b3f8:	d044      	beq.n	800b484 <_free_r+0x90>
 800b3fa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b3fe:	9001      	str	r0, [sp, #4]
 800b400:	2b00      	cmp	r3, #0
 800b402:	f1a1 0404 	sub.w	r4, r1, #4
 800b406:	bfb8      	it	lt
 800b408:	18e4      	addlt	r4, r4, r3
 800b40a:	f000 fe6d 	bl	800c0e8 <__malloc_lock>
 800b40e:	4a1e      	ldr	r2, [pc, #120]	; (800b488 <_free_r+0x94>)
 800b410:	9801      	ldr	r0, [sp, #4]
 800b412:	6813      	ldr	r3, [r2, #0]
 800b414:	b933      	cbnz	r3, 800b424 <_free_r+0x30>
 800b416:	6063      	str	r3, [r4, #4]
 800b418:	6014      	str	r4, [r2, #0]
 800b41a:	b003      	add	sp, #12
 800b41c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b420:	f000 be68 	b.w	800c0f4 <__malloc_unlock>
 800b424:	42a3      	cmp	r3, r4
 800b426:	d908      	bls.n	800b43a <_free_r+0x46>
 800b428:	6825      	ldr	r5, [r4, #0]
 800b42a:	1961      	adds	r1, r4, r5
 800b42c:	428b      	cmp	r3, r1
 800b42e:	bf01      	itttt	eq
 800b430:	6819      	ldreq	r1, [r3, #0]
 800b432:	685b      	ldreq	r3, [r3, #4]
 800b434:	1949      	addeq	r1, r1, r5
 800b436:	6021      	streq	r1, [r4, #0]
 800b438:	e7ed      	b.n	800b416 <_free_r+0x22>
 800b43a:	461a      	mov	r2, r3
 800b43c:	685b      	ldr	r3, [r3, #4]
 800b43e:	b10b      	cbz	r3, 800b444 <_free_r+0x50>
 800b440:	42a3      	cmp	r3, r4
 800b442:	d9fa      	bls.n	800b43a <_free_r+0x46>
 800b444:	6811      	ldr	r1, [r2, #0]
 800b446:	1855      	adds	r5, r2, r1
 800b448:	42a5      	cmp	r5, r4
 800b44a:	d10b      	bne.n	800b464 <_free_r+0x70>
 800b44c:	6824      	ldr	r4, [r4, #0]
 800b44e:	4421      	add	r1, r4
 800b450:	1854      	adds	r4, r2, r1
 800b452:	42a3      	cmp	r3, r4
 800b454:	6011      	str	r1, [r2, #0]
 800b456:	d1e0      	bne.n	800b41a <_free_r+0x26>
 800b458:	681c      	ldr	r4, [r3, #0]
 800b45a:	685b      	ldr	r3, [r3, #4]
 800b45c:	6053      	str	r3, [r2, #4]
 800b45e:	4421      	add	r1, r4
 800b460:	6011      	str	r1, [r2, #0]
 800b462:	e7da      	b.n	800b41a <_free_r+0x26>
 800b464:	d902      	bls.n	800b46c <_free_r+0x78>
 800b466:	230c      	movs	r3, #12
 800b468:	6003      	str	r3, [r0, #0]
 800b46a:	e7d6      	b.n	800b41a <_free_r+0x26>
 800b46c:	6825      	ldr	r5, [r4, #0]
 800b46e:	1961      	adds	r1, r4, r5
 800b470:	428b      	cmp	r3, r1
 800b472:	bf04      	itt	eq
 800b474:	6819      	ldreq	r1, [r3, #0]
 800b476:	685b      	ldreq	r3, [r3, #4]
 800b478:	6063      	str	r3, [r4, #4]
 800b47a:	bf04      	itt	eq
 800b47c:	1949      	addeq	r1, r1, r5
 800b47e:	6021      	streq	r1, [r4, #0]
 800b480:	6054      	str	r4, [r2, #4]
 800b482:	e7ca      	b.n	800b41a <_free_r+0x26>
 800b484:	b003      	add	sp, #12
 800b486:	bd30      	pop	{r4, r5, pc}
 800b488:	200043bc 	.word	0x200043bc

0800b48c <sbrk_aligned>:
 800b48c:	b570      	push	{r4, r5, r6, lr}
 800b48e:	4e0e      	ldr	r6, [pc, #56]	; (800b4c8 <sbrk_aligned+0x3c>)
 800b490:	460c      	mov	r4, r1
 800b492:	6831      	ldr	r1, [r6, #0]
 800b494:	4605      	mov	r5, r0
 800b496:	b911      	cbnz	r1, 800b49e <sbrk_aligned+0x12>
 800b498:	f000 fb4a 	bl	800bb30 <_sbrk_r>
 800b49c:	6030      	str	r0, [r6, #0]
 800b49e:	4621      	mov	r1, r4
 800b4a0:	4628      	mov	r0, r5
 800b4a2:	f000 fb45 	bl	800bb30 <_sbrk_r>
 800b4a6:	1c43      	adds	r3, r0, #1
 800b4a8:	d00a      	beq.n	800b4c0 <sbrk_aligned+0x34>
 800b4aa:	1cc4      	adds	r4, r0, #3
 800b4ac:	f024 0403 	bic.w	r4, r4, #3
 800b4b0:	42a0      	cmp	r0, r4
 800b4b2:	d007      	beq.n	800b4c4 <sbrk_aligned+0x38>
 800b4b4:	1a21      	subs	r1, r4, r0
 800b4b6:	4628      	mov	r0, r5
 800b4b8:	f000 fb3a 	bl	800bb30 <_sbrk_r>
 800b4bc:	3001      	adds	r0, #1
 800b4be:	d101      	bne.n	800b4c4 <sbrk_aligned+0x38>
 800b4c0:	f04f 34ff 	mov.w	r4, #4294967295
 800b4c4:	4620      	mov	r0, r4
 800b4c6:	bd70      	pop	{r4, r5, r6, pc}
 800b4c8:	200043c0 	.word	0x200043c0

0800b4cc <_malloc_r>:
 800b4cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b4d0:	1ccd      	adds	r5, r1, #3
 800b4d2:	f025 0503 	bic.w	r5, r5, #3
 800b4d6:	3508      	adds	r5, #8
 800b4d8:	2d0c      	cmp	r5, #12
 800b4da:	bf38      	it	cc
 800b4dc:	250c      	movcc	r5, #12
 800b4de:	2d00      	cmp	r5, #0
 800b4e0:	4607      	mov	r7, r0
 800b4e2:	db01      	blt.n	800b4e8 <_malloc_r+0x1c>
 800b4e4:	42a9      	cmp	r1, r5
 800b4e6:	d905      	bls.n	800b4f4 <_malloc_r+0x28>
 800b4e8:	230c      	movs	r3, #12
 800b4ea:	603b      	str	r3, [r7, #0]
 800b4ec:	2600      	movs	r6, #0
 800b4ee:	4630      	mov	r0, r6
 800b4f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b4f4:	4e2e      	ldr	r6, [pc, #184]	; (800b5b0 <_malloc_r+0xe4>)
 800b4f6:	f000 fdf7 	bl	800c0e8 <__malloc_lock>
 800b4fa:	6833      	ldr	r3, [r6, #0]
 800b4fc:	461c      	mov	r4, r3
 800b4fe:	bb34      	cbnz	r4, 800b54e <_malloc_r+0x82>
 800b500:	4629      	mov	r1, r5
 800b502:	4638      	mov	r0, r7
 800b504:	f7ff ffc2 	bl	800b48c <sbrk_aligned>
 800b508:	1c43      	adds	r3, r0, #1
 800b50a:	4604      	mov	r4, r0
 800b50c:	d14d      	bne.n	800b5aa <_malloc_r+0xde>
 800b50e:	6834      	ldr	r4, [r6, #0]
 800b510:	4626      	mov	r6, r4
 800b512:	2e00      	cmp	r6, #0
 800b514:	d140      	bne.n	800b598 <_malloc_r+0xcc>
 800b516:	6823      	ldr	r3, [r4, #0]
 800b518:	4631      	mov	r1, r6
 800b51a:	4638      	mov	r0, r7
 800b51c:	eb04 0803 	add.w	r8, r4, r3
 800b520:	f000 fb06 	bl	800bb30 <_sbrk_r>
 800b524:	4580      	cmp	r8, r0
 800b526:	d13a      	bne.n	800b59e <_malloc_r+0xd2>
 800b528:	6821      	ldr	r1, [r4, #0]
 800b52a:	3503      	adds	r5, #3
 800b52c:	1a6d      	subs	r5, r5, r1
 800b52e:	f025 0503 	bic.w	r5, r5, #3
 800b532:	3508      	adds	r5, #8
 800b534:	2d0c      	cmp	r5, #12
 800b536:	bf38      	it	cc
 800b538:	250c      	movcc	r5, #12
 800b53a:	4629      	mov	r1, r5
 800b53c:	4638      	mov	r0, r7
 800b53e:	f7ff ffa5 	bl	800b48c <sbrk_aligned>
 800b542:	3001      	adds	r0, #1
 800b544:	d02b      	beq.n	800b59e <_malloc_r+0xd2>
 800b546:	6823      	ldr	r3, [r4, #0]
 800b548:	442b      	add	r3, r5
 800b54a:	6023      	str	r3, [r4, #0]
 800b54c:	e00e      	b.n	800b56c <_malloc_r+0xa0>
 800b54e:	6822      	ldr	r2, [r4, #0]
 800b550:	1b52      	subs	r2, r2, r5
 800b552:	d41e      	bmi.n	800b592 <_malloc_r+0xc6>
 800b554:	2a0b      	cmp	r2, #11
 800b556:	d916      	bls.n	800b586 <_malloc_r+0xba>
 800b558:	1961      	adds	r1, r4, r5
 800b55a:	42a3      	cmp	r3, r4
 800b55c:	6025      	str	r5, [r4, #0]
 800b55e:	bf18      	it	ne
 800b560:	6059      	strne	r1, [r3, #4]
 800b562:	6863      	ldr	r3, [r4, #4]
 800b564:	bf08      	it	eq
 800b566:	6031      	streq	r1, [r6, #0]
 800b568:	5162      	str	r2, [r4, r5]
 800b56a:	604b      	str	r3, [r1, #4]
 800b56c:	4638      	mov	r0, r7
 800b56e:	f104 060b 	add.w	r6, r4, #11
 800b572:	f000 fdbf 	bl	800c0f4 <__malloc_unlock>
 800b576:	f026 0607 	bic.w	r6, r6, #7
 800b57a:	1d23      	adds	r3, r4, #4
 800b57c:	1af2      	subs	r2, r6, r3
 800b57e:	d0b6      	beq.n	800b4ee <_malloc_r+0x22>
 800b580:	1b9b      	subs	r3, r3, r6
 800b582:	50a3      	str	r3, [r4, r2]
 800b584:	e7b3      	b.n	800b4ee <_malloc_r+0x22>
 800b586:	6862      	ldr	r2, [r4, #4]
 800b588:	42a3      	cmp	r3, r4
 800b58a:	bf0c      	ite	eq
 800b58c:	6032      	streq	r2, [r6, #0]
 800b58e:	605a      	strne	r2, [r3, #4]
 800b590:	e7ec      	b.n	800b56c <_malloc_r+0xa0>
 800b592:	4623      	mov	r3, r4
 800b594:	6864      	ldr	r4, [r4, #4]
 800b596:	e7b2      	b.n	800b4fe <_malloc_r+0x32>
 800b598:	4634      	mov	r4, r6
 800b59a:	6876      	ldr	r6, [r6, #4]
 800b59c:	e7b9      	b.n	800b512 <_malloc_r+0x46>
 800b59e:	230c      	movs	r3, #12
 800b5a0:	603b      	str	r3, [r7, #0]
 800b5a2:	4638      	mov	r0, r7
 800b5a4:	f000 fda6 	bl	800c0f4 <__malloc_unlock>
 800b5a8:	e7a1      	b.n	800b4ee <_malloc_r+0x22>
 800b5aa:	6025      	str	r5, [r4, #0]
 800b5ac:	e7de      	b.n	800b56c <_malloc_r+0xa0>
 800b5ae:	bf00      	nop
 800b5b0:	200043bc 	.word	0x200043bc

0800b5b4 <__ssputs_r>:
 800b5b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b5b8:	688e      	ldr	r6, [r1, #8]
 800b5ba:	429e      	cmp	r6, r3
 800b5bc:	4682      	mov	sl, r0
 800b5be:	460c      	mov	r4, r1
 800b5c0:	4690      	mov	r8, r2
 800b5c2:	461f      	mov	r7, r3
 800b5c4:	d838      	bhi.n	800b638 <__ssputs_r+0x84>
 800b5c6:	898a      	ldrh	r2, [r1, #12]
 800b5c8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b5cc:	d032      	beq.n	800b634 <__ssputs_r+0x80>
 800b5ce:	6825      	ldr	r5, [r4, #0]
 800b5d0:	6909      	ldr	r1, [r1, #16]
 800b5d2:	eba5 0901 	sub.w	r9, r5, r1
 800b5d6:	6965      	ldr	r5, [r4, #20]
 800b5d8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b5dc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b5e0:	3301      	adds	r3, #1
 800b5e2:	444b      	add	r3, r9
 800b5e4:	106d      	asrs	r5, r5, #1
 800b5e6:	429d      	cmp	r5, r3
 800b5e8:	bf38      	it	cc
 800b5ea:	461d      	movcc	r5, r3
 800b5ec:	0553      	lsls	r3, r2, #21
 800b5ee:	d531      	bpl.n	800b654 <__ssputs_r+0xa0>
 800b5f0:	4629      	mov	r1, r5
 800b5f2:	f7ff ff6b 	bl	800b4cc <_malloc_r>
 800b5f6:	4606      	mov	r6, r0
 800b5f8:	b950      	cbnz	r0, 800b610 <__ssputs_r+0x5c>
 800b5fa:	230c      	movs	r3, #12
 800b5fc:	f8ca 3000 	str.w	r3, [sl]
 800b600:	89a3      	ldrh	r3, [r4, #12]
 800b602:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b606:	81a3      	strh	r3, [r4, #12]
 800b608:	f04f 30ff 	mov.w	r0, #4294967295
 800b60c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b610:	6921      	ldr	r1, [r4, #16]
 800b612:	464a      	mov	r2, r9
 800b614:	f7ff fa08 	bl	800aa28 <memcpy>
 800b618:	89a3      	ldrh	r3, [r4, #12]
 800b61a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b61e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b622:	81a3      	strh	r3, [r4, #12]
 800b624:	6126      	str	r6, [r4, #16]
 800b626:	6165      	str	r5, [r4, #20]
 800b628:	444e      	add	r6, r9
 800b62a:	eba5 0509 	sub.w	r5, r5, r9
 800b62e:	6026      	str	r6, [r4, #0]
 800b630:	60a5      	str	r5, [r4, #8]
 800b632:	463e      	mov	r6, r7
 800b634:	42be      	cmp	r6, r7
 800b636:	d900      	bls.n	800b63a <__ssputs_r+0x86>
 800b638:	463e      	mov	r6, r7
 800b63a:	6820      	ldr	r0, [r4, #0]
 800b63c:	4632      	mov	r2, r6
 800b63e:	4641      	mov	r1, r8
 800b640:	f000 fd38 	bl	800c0b4 <memmove>
 800b644:	68a3      	ldr	r3, [r4, #8]
 800b646:	1b9b      	subs	r3, r3, r6
 800b648:	60a3      	str	r3, [r4, #8]
 800b64a:	6823      	ldr	r3, [r4, #0]
 800b64c:	4433      	add	r3, r6
 800b64e:	6023      	str	r3, [r4, #0]
 800b650:	2000      	movs	r0, #0
 800b652:	e7db      	b.n	800b60c <__ssputs_r+0x58>
 800b654:	462a      	mov	r2, r5
 800b656:	f000 fd53 	bl	800c100 <_realloc_r>
 800b65a:	4606      	mov	r6, r0
 800b65c:	2800      	cmp	r0, #0
 800b65e:	d1e1      	bne.n	800b624 <__ssputs_r+0x70>
 800b660:	6921      	ldr	r1, [r4, #16]
 800b662:	4650      	mov	r0, sl
 800b664:	f7ff fec6 	bl	800b3f4 <_free_r>
 800b668:	e7c7      	b.n	800b5fa <__ssputs_r+0x46>
	...

0800b66c <_svfiprintf_r>:
 800b66c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b670:	4698      	mov	r8, r3
 800b672:	898b      	ldrh	r3, [r1, #12]
 800b674:	061b      	lsls	r3, r3, #24
 800b676:	b09d      	sub	sp, #116	; 0x74
 800b678:	4607      	mov	r7, r0
 800b67a:	460d      	mov	r5, r1
 800b67c:	4614      	mov	r4, r2
 800b67e:	d50e      	bpl.n	800b69e <_svfiprintf_r+0x32>
 800b680:	690b      	ldr	r3, [r1, #16]
 800b682:	b963      	cbnz	r3, 800b69e <_svfiprintf_r+0x32>
 800b684:	2140      	movs	r1, #64	; 0x40
 800b686:	f7ff ff21 	bl	800b4cc <_malloc_r>
 800b68a:	6028      	str	r0, [r5, #0]
 800b68c:	6128      	str	r0, [r5, #16]
 800b68e:	b920      	cbnz	r0, 800b69a <_svfiprintf_r+0x2e>
 800b690:	230c      	movs	r3, #12
 800b692:	603b      	str	r3, [r7, #0]
 800b694:	f04f 30ff 	mov.w	r0, #4294967295
 800b698:	e0d1      	b.n	800b83e <_svfiprintf_r+0x1d2>
 800b69a:	2340      	movs	r3, #64	; 0x40
 800b69c:	616b      	str	r3, [r5, #20]
 800b69e:	2300      	movs	r3, #0
 800b6a0:	9309      	str	r3, [sp, #36]	; 0x24
 800b6a2:	2320      	movs	r3, #32
 800b6a4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b6a8:	f8cd 800c 	str.w	r8, [sp, #12]
 800b6ac:	2330      	movs	r3, #48	; 0x30
 800b6ae:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b858 <_svfiprintf_r+0x1ec>
 800b6b2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b6b6:	f04f 0901 	mov.w	r9, #1
 800b6ba:	4623      	mov	r3, r4
 800b6bc:	469a      	mov	sl, r3
 800b6be:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b6c2:	b10a      	cbz	r2, 800b6c8 <_svfiprintf_r+0x5c>
 800b6c4:	2a25      	cmp	r2, #37	; 0x25
 800b6c6:	d1f9      	bne.n	800b6bc <_svfiprintf_r+0x50>
 800b6c8:	ebba 0b04 	subs.w	fp, sl, r4
 800b6cc:	d00b      	beq.n	800b6e6 <_svfiprintf_r+0x7a>
 800b6ce:	465b      	mov	r3, fp
 800b6d0:	4622      	mov	r2, r4
 800b6d2:	4629      	mov	r1, r5
 800b6d4:	4638      	mov	r0, r7
 800b6d6:	f7ff ff6d 	bl	800b5b4 <__ssputs_r>
 800b6da:	3001      	adds	r0, #1
 800b6dc:	f000 80aa 	beq.w	800b834 <_svfiprintf_r+0x1c8>
 800b6e0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b6e2:	445a      	add	r2, fp
 800b6e4:	9209      	str	r2, [sp, #36]	; 0x24
 800b6e6:	f89a 3000 	ldrb.w	r3, [sl]
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	f000 80a2 	beq.w	800b834 <_svfiprintf_r+0x1c8>
 800b6f0:	2300      	movs	r3, #0
 800b6f2:	f04f 32ff 	mov.w	r2, #4294967295
 800b6f6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b6fa:	f10a 0a01 	add.w	sl, sl, #1
 800b6fe:	9304      	str	r3, [sp, #16]
 800b700:	9307      	str	r3, [sp, #28]
 800b702:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b706:	931a      	str	r3, [sp, #104]	; 0x68
 800b708:	4654      	mov	r4, sl
 800b70a:	2205      	movs	r2, #5
 800b70c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b710:	4851      	ldr	r0, [pc, #324]	; (800b858 <_svfiprintf_r+0x1ec>)
 800b712:	f7f4 fd65 	bl	80001e0 <memchr>
 800b716:	9a04      	ldr	r2, [sp, #16]
 800b718:	b9d8      	cbnz	r0, 800b752 <_svfiprintf_r+0xe6>
 800b71a:	06d0      	lsls	r0, r2, #27
 800b71c:	bf44      	itt	mi
 800b71e:	2320      	movmi	r3, #32
 800b720:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b724:	0711      	lsls	r1, r2, #28
 800b726:	bf44      	itt	mi
 800b728:	232b      	movmi	r3, #43	; 0x2b
 800b72a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b72e:	f89a 3000 	ldrb.w	r3, [sl]
 800b732:	2b2a      	cmp	r3, #42	; 0x2a
 800b734:	d015      	beq.n	800b762 <_svfiprintf_r+0xf6>
 800b736:	9a07      	ldr	r2, [sp, #28]
 800b738:	4654      	mov	r4, sl
 800b73a:	2000      	movs	r0, #0
 800b73c:	f04f 0c0a 	mov.w	ip, #10
 800b740:	4621      	mov	r1, r4
 800b742:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b746:	3b30      	subs	r3, #48	; 0x30
 800b748:	2b09      	cmp	r3, #9
 800b74a:	d94e      	bls.n	800b7ea <_svfiprintf_r+0x17e>
 800b74c:	b1b0      	cbz	r0, 800b77c <_svfiprintf_r+0x110>
 800b74e:	9207      	str	r2, [sp, #28]
 800b750:	e014      	b.n	800b77c <_svfiprintf_r+0x110>
 800b752:	eba0 0308 	sub.w	r3, r0, r8
 800b756:	fa09 f303 	lsl.w	r3, r9, r3
 800b75a:	4313      	orrs	r3, r2
 800b75c:	9304      	str	r3, [sp, #16]
 800b75e:	46a2      	mov	sl, r4
 800b760:	e7d2      	b.n	800b708 <_svfiprintf_r+0x9c>
 800b762:	9b03      	ldr	r3, [sp, #12]
 800b764:	1d19      	adds	r1, r3, #4
 800b766:	681b      	ldr	r3, [r3, #0]
 800b768:	9103      	str	r1, [sp, #12]
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	bfbb      	ittet	lt
 800b76e:	425b      	neglt	r3, r3
 800b770:	f042 0202 	orrlt.w	r2, r2, #2
 800b774:	9307      	strge	r3, [sp, #28]
 800b776:	9307      	strlt	r3, [sp, #28]
 800b778:	bfb8      	it	lt
 800b77a:	9204      	strlt	r2, [sp, #16]
 800b77c:	7823      	ldrb	r3, [r4, #0]
 800b77e:	2b2e      	cmp	r3, #46	; 0x2e
 800b780:	d10c      	bne.n	800b79c <_svfiprintf_r+0x130>
 800b782:	7863      	ldrb	r3, [r4, #1]
 800b784:	2b2a      	cmp	r3, #42	; 0x2a
 800b786:	d135      	bne.n	800b7f4 <_svfiprintf_r+0x188>
 800b788:	9b03      	ldr	r3, [sp, #12]
 800b78a:	1d1a      	adds	r2, r3, #4
 800b78c:	681b      	ldr	r3, [r3, #0]
 800b78e:	9203      	str	r2, [sp, #12]
 800b790:	2b00      	cmp	r3, #0
 800b792:	bfb8      	it	lt
 800b794:	f04f 33ff 	movlt.w	r3, #4294967295
 800b798:	3402      	adds	r4, #2
 800b79a:	9305      	str	r3, [sp, #20]
 800b79c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b868 <_svfiprintf_r+0x1fc>
 800b7a0:	7821      	ldrb	r1, [r4, #0]
 800b7a2:	2203      	movs	r2, #3
 800b7a4:	4650      	mov	r0, sl
 800b7a6:	f7f4 fd1b 	bl	80001e0 <memchr>
 800b7aa:	b140      	cbz	r0, 800b7be <_svfiprintf_r+0x152>
 800b7ac:	2340      	movs	r3, #64	; 0x40
 800b7ae:	eba0 000a 	sub.w	r0, r0, sl
 800b7b2:	fa03 f000 	lsl.w	r0, r3, r0
 800b7b6:	9b04      	ldr	r3, [sp, #16]
 800b7b8:	4303      	orrs	r3, r0
 800b7ba:	3401      	adds	r4, #1
 800b7bc:	9304      	str	r3, [sp, #16]
 800b7be:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b7c2:	4826      	ldr	r0, [pc, #152]	; (800b85c <_svfiprintf_r+0x1f0>)
 800b7c4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b7c8:	2206      	movs	r2, #6
 800b7ca:	f7f4 fd09 	bl	80001e0 <memchr>
 800b7ce:	2800      	cmp	r0, #0
 800b7d0:	d038      	beq.n	800b844 <_svfiprintf_r+0x1d8>
 800b7d2:	4b23      	ldr	r3, [pc, #140]	; (800b860 <_svfiprintf_r+0x1f4>)
 800b7d4:	bb1b      	cbnz	r3, 800b81e <_svfiprintf_r+0x1b2>
 800b7d6:	9b03      	ldr	r3, [sp, #12]
 800b7d8:	3307      	adds	r3, #7
 800b7da:	f023 0307 	bic.w	r3, r3, #7
 800b7de:	3308      	adds	r3, #8
 800b7e0:	9303      	str	r3, [sp, #12]
 800b7e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b7e4:	4433      	add	r3, r6
 800b7e6:	9309      	str	r3, [sp, #36]	; 0x24
 800b7e8:	e767      	b.n	800b6ba <_svfiprintf_r+0x4e>
 800b7ea:	fb0c 3202 	mla	r2, ip, r2, r3
 800b7ee:	460c      	mov	r4, r1
 800b7f0:	2001      	movs	r0, #1
 800b7f2:	e7a5      	b.n	800b740 <_svfiprintf_r+0xd4>
 800b7f4:	2300      	movs	r3, #0
 800b7f6:	3401      	adds	r4, #1
 800b7f8:	9305      	str	r3, [sp, #20]
 800b7fa:	4619      	mov	r1, r3
 800b7fc:	f04f 0c0a 	mov.w	ip, #10
 800b800:	4620      	mov	r0, r4
 800b802:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b806:	3a30      	subs	r2, #48	; 0x30
 800b808:	2a09      	cmp	r2, #9
 800b80a:	d903      	bls.n	800b814 <_svfiprintf_r+0x1a8>
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d0c5      	beq.n	800b79c <_svfiprintf_r+0x130>
 800b810:	9105      	str	r1, [sp, #20]
 800b812:	e7c3      	b.n	800b79c <_svfiprintf_r+0x130>
 800b814:	fb0c 2101 	mla	r1, ip, r1, r2
 800b818:	4604      	mov	r4, r0
 800b81a:	2301      	movs	r3, #1
 800b81c:	e7f0      	b.n	800b800 <_svfiprintf_r+0x194>
 800b81e:	ab03      	add	r3, sp, #12
 800b820:	9300      	str	r3, [sp, #0]
 800b822:	462a      	mov	r2, r5
 800b824:	4b0f      	ldr	r3, [pc, #60]	; (800b864 <_svfiprintf_r+0x1f8>)
 800b826:	a904      	add	r1, sp, #16
 800b828:	4638      	mov	r0, r7
 800b82a:	f7fc f939 	bl	8007aa0 <_printf_float>
 800b82e:	1c42      	adds	r2, r0, #1
 800b830:	4606      	mov	r6, r0
 800b832:	d1d6      	bne.n	800b7e2 <_svfiprintf_r+0x176>
 800b834:	89ab      	ldrh	r3, [r5, #12]
 800b836:	065b      	lsls	r3, r3, #25
 800b838:	f53f af2c 	bmi.w	800b694 <_svfiprintf_r+0x28>
 800b83c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b83e:	b01d      	add	sp, #116	; 0x74
 800b840:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b844:	ab03      	add	r3, sp, #12
 800b846:	9300      	str	r3, [sp, #0]
 800b848:	462a      	mov	r2, r5
 800b84a:	4b06      	ldr	r3, [pc, #24]	; (800b864 <_svfiprintf_r+0x1f8>)
 800b84c:	a904      	add	r1, sp, #16
 800b84e:	4638      	mov	r0, r7
 800b850:	f7fc fbca 	bl	8007fe8 <_printf_i>
 800b854:	e7eb      	b.n	800b82e <_svfiprintf_r+0x1c2>
 800b856:	bf00      	nop
 800b858:	0800f5f4 	.word	0x0800f5f4
 800b85c:	0800f5fe 	.word	0x0800f5fe
 800b860:	08007aa1 	.word	0x08007aa1
 800b864:	0800b5b5 	.word	0x0800b5b5
 800b868:	0800f5fa 	.word	0x0800f5fa

0800b86c <__sfputc_r>:
 800b86c:	6893      	ldr	r3, [r2, #8]
 800b86e:	3b01      	subs	r3, #1
 800b870:	2b00      	cmp	r3, #0
 800b872:	b410      	push	{r4}
 800b874:	6093      	str	r3, [r2, #8]
 800b876:	da08      	bge.n	800b88a <__sfputc_r+0x1e>
 800b878:	6994      	ldr	r4, [r2, #24]
 800b87a:	42a3      	cmp	r3, r4
 800b87c:	db01      	blt.n	800b882 <__sfputc_r+0x16>
 800b87e:	290a      	cmp	r1, #10
 800b880:	d103      	bne.n	800b88a <__sfputc_r+0x1e>
 800b882:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b886:	f000 b9bb 	b.w	800bc00 <__swbuf_r>
 800b88a:	6813      	ldr	r3, [r2, #0]
 800b88c:	1c58      	adds	r0, r3, #1
 800b88e:	6010      	str	r0, [r2, #0]
 800b890:	7019      	strb	r1, [r3, #0]
 800b892:	4608      	mov	r0, r1
 800b894:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b898:	4770      	bx	lr

0800b89a <__sfputs_r>:
 800b89a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b89c:	4606      	mov	r6, r0
 800b89e:	460f      	mov	r7, r1
 800b8a0:	4614      	mov	r4, r2
 800b8a2:	18d5      	adds	r5, r2, r3
 800b8a4:	42ac      	cmp	r4, r5
 800b8a6:	d101      	bne.n	800b8ac <__sfputs_r+0x12>
 800b8a8:	2000      	movs	r0, #0
 800b8aa:	e007      	b.n	800b8bc <__sfputs_r+0x22>
 800b8ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b8b0:	463a      	mov	r2, r7
 800b8b2:	4630      	mov	r0, r6
 800b8b4:	f7ff ffda 	bl	800b86c <__sfputc_r>
 800b8b8:	1c43      	adds	r3, r0, #1
 800b8ba:	d1f3      	bne.n	800b8a4 <__sfputs_r+0xa>
 800b8bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b8c0 <_vfiprintf_r>:
 800b8c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8c4:	460d      	mov	r5, r1
 800b8c6:	b09d      	sub	sp, #116	; 0x74
 800b8c8:	4614      	mov	r4, r2
 800b8ca:	4698      	mov	r8, r3
 800b8cc:	4606      	mov	r6, r0
 800b8ce:	b118      	cbz	r0, 800b8d8 <_vfiprintf_r+0x18>
 800b8d0:	6983      	ldr	r3, [r0, #24]
 800b8d2:	b90b      	cbnz	r3, 800b8d8 <_vfiprintf_r+0x18>
 800b8d4:	f7fe fc7a 	bl	800a1cc <__sinit>
 800b8d8:	4b89      	ldr	r3, [pc, #548]	; (800bb00 <_vfiprintf_r+0x240>)
 800b8da:	429d      	cmp	r5, r3
 800b8dc:	d11b      	bne.n	800b916 <_vfiprintf_r+0x56>
 800b8de:	6875      	ldr	r5, [r6, #4]
 800b8e0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b8e2:	07d9      	lsls	r1, r3, #31
 800b8e4:	d405      	bmi.n	800b8f2 <_vfiprintf_r+0x32>
 800b8e6:	89ab      	ldrh	r3, [r5, #12]
 800b8e8:	059a      	lsls	r2, r3, #22
 800b8ea:	d402      	bmi.n	800b8f2 <_vfiprintf_r+0x32>
 800b8ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b8ee:	f7ff f87e 	bl	800a9ee <__retarget_lock_acquire_recursive>
 800b8f2:	89ab      	ldrh	r3, [r5, #12]
 800b8f4:	071b      	lsls	r3, r3, #28
 800b8f6:	d501      	bpl.n	800b8fc <_vfiprintf_r+0x3c>
 800b8f8:	692b      	ldr	r3, [r5, #16]
 800b8fa:	b9eb      	cbnz	r3, 800b938 <_vfiprintf_r+0x78>
 800b8fc:	4629      	mov	r1, r5
 800b8fe:	4630      	mov	r0, r6
 800b900:	f000 f9f0 	bl	800bce4 <__swsetup_r>
 800b904:	b1c0      	cbz	r0, 800b938 <_vfiprintf_r+0x78>
 800b906:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b908:	07dc      	lsls	r4, r3, #31
 800b90a:	d50e      	bpl.n	800b92a <_vfiprintf_r+0x6a>
 800b90c:	f04f 30ff 	mov.w	r0, #4294967295
 800b910:	b01d      	add	sp, #116	; 0x74
 800b912:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b916:	4b7b      	ldr	r3, [pc, #492]	; (800bb04 <_vfiprintf_r+0x244>)
 800b918:	429d      	cmp	r5, r3
 800b91a:	d101      	bne.n	800b920 <_vfiprintf_r+0x60>
 800b91c:	68b5      	ldr	r5, [r6, #8]
 800b91e:	e7df      	b.n	800b8e0 <_vfiprintf_r+0x20>
 800b920:	4b79      	ldr	r3, [pc, #484]	; (800bb08 <_vfiprintf_r+0x248>)
 800b922:	429d      	cmp	r5, r3
 800b924:	bf08      	it	eq
 800b926:	68f5      	ldreq	r5, [r6, #12]
 800b928:	e7da      	b.n	800b8e0 <_vfiprintf_r+0x20>
 800b92a:	89ab      	ldrh	r3, [r5, #12]
 800b92c:	0598      	lsls	r0, r3, #22
 800b92e:	d4ed      	bmi.n	800b90c <_vfiprintf_r+0x4c>
 800b930:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b932:	f7ff f85d 	bl	800a9f0 <__retarget_lock_release_recursive>
 800b936:	e7e9      	b.n	800b90c <_vfiprintf_r+0x4c>
 800b938:	2300      	movs	r3, #0
 800b93a:	9309      	str	r3, [sp, #36]	; 0x24
 800b93c:	2320      	movs	r3, #32
 800b93e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b942:	f8cd 800c 	str.w	r8, [sp, #12]
 800b946:	2330      	movs	r3, #48	; 0x30
 800b948:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800bb0c <_vfiprintf_r+0x24c>
 800b94c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b950:	f04f 0901 	mov.w	r9, #1
 800b954:	4623      	mov	r3, r4
 800b956:	469a      	mov	sl, r3
 800b958:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b95c:	b10a      	cbz	r2, 800b962 <_vfiprintf_r+0xa2>
 800b95e:	2a25      	cmp	r2, #37	; 0x25
 800b960:	d1f9      	bne.n	800b956 <_vfiprintf_r+0x96>
 800b962:	ebba 0b04 	subs.w	fp, sl, r4
 800b966:	d00b      	beq.n	800b980 <_vfiprintf_r+0xc0>
 800b968:	465b      	mov	r3, fp
 800b96a:	4622      	mov	r2, r4
 800b96c:	4629      	mov	r1, r5
 800b96e:	4630      	mov	r0, r6
 800b970:	f7ff ff93 	bl	800b89a <__sfputs_r>
 800b974:	3001      	adds	r0, #1
 800b976:	f000 80aa 	beq.w	800bace <_vfiprintf_r+0x20e>
 800b97a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b97c:	445a      	add	r2, fp
 800b97e:	9209      	str	r2, [sp, #36]	; 0x24
 800b980:	f89a 3000 	ldrb.w	r3, [sl]
 800b984:	2b00      	cmp	r3, #0
 800b986:	f000 80a2 	beq.w	800bace <_vfiprintf_r+0x20e>
 800b98a:	2300      	movs	r3, #0
 800b98c:	f04f 32ff 	mov.w	r2, #4294967295
 800b990:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b994:	f10a 0a01 	add.w	sl, sl, #1
 800b998:	9304      	str	r3, [sp, #16]
 800b99a:	9307      	str	r3, [sp, #28]
 800b99c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b9a0:	931a      	str	r3, [sp, #104]	; 0x68
 800b9a2:	4654      	mov	r4, sl
 800b9a4:	2205      	movs	r2, #5
 800b9a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b9aa:	4858      	ldr	r0, [pc, #352]	; (800bb0c <_vfiprintf_r+0x24c>)
 800b9ac:	f7f4 fc18 	bl	80001e0 <memchr>
 800b9b0:	9a04      	ldr	r2, [sp, #16]
 800b9b2:	b9d8      	cbnz	r0, 800b9ec <_vfiprintf_r+0x12c>
 800b9b4:	06d1      	lsls	r1, r2, #27
 800b9b6:	bf44      	itt	mi
 800b9b8:	2320      	movmi	r3, #32
 800b9ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b9be:	0713      	lsls	r3, r2, #28
 800b9c0:	bf44      	itt	mi
 800b9c2:	232b      	movmi	r3, #43	; 0x2b
 800b9c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b9c8:	f89a 3000 	ldrb.w	r3, [sl]
 800b9cc:	2b2a      	cmp	r3, #42	; 0x2a
 800b9ce:	d015      	beq.n	800b9fc <_vfiprintf_r+0x13c>
 800b9d0:	9a07      	ldr	r2, [sp, #28]
 800b9d2:	4654      	mov	r4, sl
 800b9d4:	2000      	movs	r0, #0
 800b9d6:	f04f 0c0a 	mov.w	ip, #10
 800b9da:	4621      	mov	r1, r4
 800b9dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b9e0:	3b30      	subs	r3, #48	; 0x30
 800b9e2:	2b09      	cmp	r3, #9
 800b9e4:	d94e      	bls.n	800ba84 <_vfiprintf_r+0x1c4>
 800b9e6:	b1b0      	cbz	r0, 800ba16 <_vfiprintf_r+0x156>
 800b9e8:	9207      	str	r2, [sp, #28]
 800b9ea:	e014      	b.n	800ba16 <_vfiprintf_r+0x156>
 800b9ec:	eba0 0308 	sub.w	r3, r0, r8
 800b9f0:	fa09 f303 	lsl.w	r3, r9, r3
 800b9f4:	4313      	orrs	r3, r2
 800b9f6:	9304      	str	r3, [sp, #16]
 800b9f8:	46a2      	mov	sl, r4
 800b9fa:	e7d2      	b.n	800b9a2 <_vfiprintf_r+0xe2>
 800b9fc:	9b03      	ldr	r3, [sp, #12]
 800b9fe:	1d19      	adds	r1, r3, #4
 800ba00:	681b      	ldr	r3, [r3, #0]
 800ba02:	9103      	str	r1, [sp, #12]
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	bfbb      	ittet	lt
 800ba08:	425b      	neglt	r3, r3
 800ba0a:	f042 0202 	orrlt.w	r2, r2, #2
 800ba0e:	9307      	strge	r3, [sp, #28]
 800ba10:	9307      	strlt	r3, [sp, #28]
 800ba12:	bfb8      	it	lt
 800ba14:	9204      	strlt	r2, [sp, #16]
 800ba16:	7823      	ldrb	r3, [r4, #0]
 800ba18:	2b2e      	cmp	r3, #46	; 0x2e
 800ba1a:	d10c      	bne.n	800ba36 <_vfiprintf_r+0x176>
 800ba1c:	7863      	ldrb	r3, [r4, #1]
 800ba1e:	2b2a      	cmp	r3, #42	; 0x2a
 800ba20:	d135      	bne.n	800ba8e <_vfiprintf_r+0x1ce>
 800ba22:	9b03      	ldr	r3, [sp, #12]
 800ba24:	1d1a      	adds	r2, r3, #4
 800ba26:	681b      	ldr	r3, [r3, #0]
 800ba28:	9203      	str	r2, [sp, #12]
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	bfb8      	it	lt
 800ba2e:	f04f 33ff 	movlt.w	r3, #4294967295
 800ba32:	3402      	adds	r4, #2
 800ba34:	9305      	str	r3, [sp, #20]
 800ba36:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800bb1c <_vfiprintf_r+0x25c>
 800ba3a:	7821      	ldrb	r1, [r4, #0]
 800ba3c:	2203      	movs	r2, #3
 800ba3e:	4650      	mov	r0, sl
 800ba40:	f7f4 fbce 	bl	80001e0 <memchr>
 800ba44:	b140      	cbz	r0, 800ba58 <_vfiprintf_r+0x198>
 800ba46:	2340      	movs	r3, #64	; 0x40
 800ba48:	eba0 000a 	sub.w	r0, r0, sl
 800ba4c:	fa03 f000 	lsl.w	r0, r3, r0
 800ba50:	9b04      	ldr	r3, [sp, #16]
 800ba52:	4303      	orrs	r3, r0
 800ba54:	3401      	adds	r4, #1
 800ba56:	9304      	str	r3, [sp, #16]
 800ba58:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba5c:	482c      	ldr	r0, [pc, #176]	; (800bb10 <_vfiprintf_r+0x250>)
 800ba5e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ba62:	2206      	movs	r2, #6
 800ba64:	f7f4 fbbc 	bl	80001e0 <memchr>
 800ba68:	2800      	cmp	r0, #0
 800ba6a:	d03f      	beq.n	800baec <_vfiprintf_r+0x22c>
 800ba6c:	4b29      	ldr	r3, [pc, #164]	; (800bb14 <_vfiprintf_r+0x254>)
 800ba6e:	bb1b      	cbnz	r3, 800bab8 <_vfiprintf_r+0x1f8>
 800ba70:	9b03      	ldr	r3, [sp, #12]
 800ba72:	3307      	adds	r3, #7
 800ba74:	f023 0307 	bic.w	r3, r3, #7
 800ba78:	3308      	adds	r3, #8
 800ba7a:	9303      	str	r3, [sp, #12]
 800ba7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba7e:	443b      	add	r3, r7
 800ba80:	9309      	str	r3, [sp, #36]	; 0x24
 800ba82:	e767      	b.n	800b954 <_vfiprintf_r+0x94>
 800ba84:	fb0c 3202 	mla	r2, ip, r2, r3
 800ba88:	460c      	mov	r4, r1
 800ba8a:	2001      	movs	r0, #1
 800ba8c:	e7a5      	b.n	800b9da <_vfiprintf_r+0x11a>
 800ba8e:	2300      	movs	r3, #0
 800ba90:	3401      	adds	r4, #1
 800ba92:	9305      	str	r3, [sp, #20]
 800ba94:	4619      	mov	r1, r3
 800ba96:	f04f 0c0a 	mov.w	ip, #10
 800ba9a:	4620      	mov	r0, r4
 800ba9c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800baa0:	3a30      	subs	r2, #48	; 0x30
 800baa2:	2a09      	cmp	r2, #9
 800baa4:	d903      	bls.n	800baae <_vfiprintf_r+0x1ee>
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	d0c5      	beq.n	800ba36 <_vfiprintf_r+0x176>
 800baaa:	9105      	str	r1, [sp, #20]
 800baac:	e7c3      	b.n	800ba36 <_vfiprintf_r+0x176>
 800baae:	fb0c 2101 	mla	r1, ip, r1, r2
 800bab2:	4604      	mov	r4, r0
 800bab4:	2301      	movs	r3, #1
 800bab6:	e7f0      	b.n	800ba9a <_vfiprintf_r+0x1da>
 800bab8:	ab03      	add	r3, sp, #12
 800baba:	9300      	str	r3, [sp, #0]
 800babc:	462a      	mov	r2, r5
 800babe:	4b16      	ldr	r3, [pc, #88]	; (800bb18 <_vfiprintf_r+0x258>)
 800bac0:	a904      	add	r1, sp, #16
 800bac2:	4630      	mov	r0, r6
 800bac4:	f7fb ffec 	bl	8007aa0 <_printf_float>
 800bac8:	4607      	mov	r7, r0
 800baca:	1c78      	adds	r0, r7, #1
 800bacc:	d1d6      	bne.n	800ba7c <_vfiprintf_r+0x1bc>
 800bace:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bad0:	07d9      	lsls	r1, r3, #31
 800bad2:	d405      	bmi.n	800bae0 <_vfiprintf_r+0x220>
 800bad4:	89ab      	ldrh	r3, [r5, #12]
 800bad6:	059a      	lsls	r2, r3, #22
 800bad8:	d402      	bmi.n	800bae0 <_vfiprintf_r+0x220>
 800bada:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800badc:	f7fe ff88 	bl	800a9f0 <__retarget_lock_release_recursive>
 800bae0:	89ab      	ldrh	r3, [r5, #12]
 800bae2:	065b      	lsls	r3, r3, #25
 800bae4:	f53f af12 	bmi.w	800b90c <_vfiprintf_r+0x4c>
 800bae8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800baea:	e711      	b.n	800b910 <_vfiprintf_r+0x50>
 800baec:	ab03      	add	r3, sp, #12
 800baee:	9300      	str	r3, [sp, #0]
 800baf0:	462a      	mov	r2, r5
 800baf2:	4b09      	ldr	r3, [pc, #36]	; (800bb18 <_vfiprintf_r+0x258>)
 800baf4:	a904      	add	r1, sp, #16
 800baf6:	4630      	mov	r0, r6
 800baf8:	f7fc fa76 	bl	8007fe8 <_printf_i>
 800bafc:	e7e4      	b.n	800bac8 <_vfiprintf_r+0x208>
 800bafe:	bf00      	nop
 800bb00:	0800f3dc 	.word	0x0800f3dc
 800bb04:	0800f3fc 	.word	0x0800f3fc
 800bb08:	0800f3bc 	.word	0x0800f3bc
 800bb0c:	0800f5f4 	.word	0x0800f5f4
 800bb10:	0800f5fe 	.word	0x0800f5fe
 800bb14:	08007aa1 	.word	0x08007aa1
 800bb18:	0800b89b 	.word	0x0800b89b
 800bb1c:	0800f5fa 	.word	0x0800f5fa

0800bb20 <nan>:
 800bb20:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800bb28 <nan+0x8>
 800bb24:	4770      	bx	lr
 800bb26:	bf00      	nop
 800bb28:	00000000 	.word	0x00000000
 800bb2c:	7ff80000 	.word	0x7ff80000

0800bb30 <_sbrk_r>:
 800bb30:	b538      	push	{r3, r4, r5, lr}
 800bb32:	4d06      	ldr	r5, [pc, #24]	; (800bb4c <_sbrk_r+0x1c>)
 800bb34:	2300      	movs	r3, #0
 800bb36:	4604      	mov	r4, r0
 800bb38:	4608      	mov	r0, r1
 800bb3a:	602b      	str	r3, [r5, #0]
 800bb3c:	f7f5 ffee 	bl	8001b1c <_sbrk>
 800bb40:	1c43      	adds	r3, r0, #1
 800bb42:	d102      	bne.n	800bb4a <_sbrk_r+0x1a>
 800bb44:	682b      	ldr	r3, [r5, #0]
 800bb46:	b103      	cbz	r3, 800bb4a <_sbrk_r+0x1a>
 800bb48:	6023      	str	r3, [r4, #0]
 800bb4a:	bd38      	pop	{r3, r4, r5, pc}
 800bb4c:	200043c4 	.word	0x200043c4

0800bb50 <__sread>:
 800bb50:	b510      	push	{r4, lr}
 800bb52:	460c      	mov	r4, r1
 800bb54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb58:	f000 fb02 	bl	800c160 <_read_r>
 800bb5c:	2800      	cmp	r0, #0
 800bb5e:	bfab      	itete	ge
 800bb60:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bb62:	89a3      	ldrhlt	r3, [r4, #12]
 800bb64:	181b      	addge	r3, r3, r0
 800bb66:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bb6a:	bfac      	ite	ge
 800bb6c:	6563      	strge	r3, [r4, #84]	; 0x54
 800bb6e:	81a3      	strhlt	r3, [r4, #12]
 800bb70:	bd10      	pop	{r4, pc}

0800bb72 <__swrite>:
 800bb72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb76:	461f      	mov	r7, r3
 800bb78:	898b      	ldrh	r3, [r1, #12]
 800bb7a:	05db      	lsls	r3, r3, #23
 800bb7c:	4605      	mov	r5, r0
 800bb7e:	460c      	mov	r4, r1
 800bb80:	4616      	mov	r6, r2
 800bb82:	d505      	bpl.n	800bb90 <__swrite+0x1e>
 800bb84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb88:	2302      	movs	r3, #2
 800bb8a:	2200      	movs	r2, #0
 800bb8c:	f000 fa1a 	bl	800bfc4 <_lseek_r>
 800bb90:	89a3      	ldrh	r3, [r4, #12]
 800bb92:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bb96:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bb9a:	81a3      	strh	r3, [r4, #12]
 800bb9c:	4632      	mov	r2, r6
 800bb9e:	463b      	mov	r3, r7
 800bba0:	4628      	mov	r0, r5
 800bba2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bba6:	f000 b88b 	b.w	800bcc0 <_write_r>

0800bbaa <__sseek>:
 800bbaa:	b510      	push	{r4, lr}
 800bbac:	460c      	mov	r4, r1
 800bbae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bbb2:	f000 fa07 	bl	800bfc4 <_lseek_r>
 800bbb6:	1c43      	adds	r3, r0, #1
 800bbb8:	89a3      	ldrh	r3, [r4, #12]
 800bbba:	bf15      	itete	ne
 800bbbc:	6560      	strne	r0, [r4, #84]	; 0x54
 800bbbe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bbc2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bbc6:	81a3      	strheq	r3, [r4, #12]
 800bbc8:	bf18      	it	ne
 800bbca:	81a3      	strhne	r3, [r4, #12]
 800bbcc:	bd10      	pop	{r4, pc}

0800bbce <__sclose>:
 800bbce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bbd2:	f000 b913 	b.w	800bdfc <_close_r>

0800bbd6 <strncmp>:
 800bbd6:	b510      	push	{r4, lr}
 800bbd8:	b17a      	cbz	r2, 800bbfa <strncmp+0x24>
 800bbda:	4603      	mov	r3, r0
 800bbdc:	3901      	subs	r1, #1
 800bbde:	1884      	adds	r4, r0, r2
 800bbe0:	f813 0b01 	ldrb.w	r0, [r3], #1
 800bbe4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800bbe8:	4290      	cmp	r0, r2
 800bbea:	d101      	bne.n	800bbf0 <strncmp+0x1a>
 800bbec:	42a3      	cmp	r3, r4
 800bbee:	d101      	bne.n	800bbf4 <strncmp+0x1e>
 800bbf0:	1a80      	subs	r0, r0, r2
 800bbf2:	bd10      	pop	{r4, pc}
 800bbf4:	2800      	cmp	r0, #0
 800bbf6:	d1f3      	bne.n	800bbe0 <strncmp+0xa>
 800bbf8:	e7fa      	b.n	800bbf0 <strncmp+0x1a>
 800bbfa:	4610      	mov	r0, r2
 800bbfc:	e7f9      	b.n	800bbf2 <strncmp+0x1c>
	...

0800bc00 <__swbuf_r>:
 800bc00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc02:	460e      	mov	r6, r1
 800bc04:	4614      	mov	r4, r2
 800bc06:	4605      	mov	r5, r0
 800bc08:	b118      	cbz	r0, 800bc12 <__swbuf_r+0x12>
 800bc0a:	6983      	ldr	r3, [r0, #24]
 800bc0c:	b90b      	cbnz	r3, 800bc12 <__swbuf_r+0x12>
 800bc0e:	f7fe fadd 	bl	800a1cc <__sinit>
 800bc12:	4b21      	ldr	r3, [pc, #132]	; (800bc98 <__swbuf_r+0x98>)
 800bc14:	429c      	cmp	r4, r3
 800bc16:	d12b      	bne.n	800bc70 <__swbuf_r+0x70>
 800bc18:	686c      	ldr	r4, [r5, #4]
 800bc1a:	69a3      	ldr	r3, [r4, #24]
 800bc1c:	60a3      	str	r3, [r4, #8]
 800bc1e:	89a3      	ldrh	r3, [r4, #12]
 800bc20:	071a      	lsls	r2, r3, #28
 800bc22:	d52f      	bpl.n	800bc84 <__swbuf_r+0x84>
 800bc24:	6923      	ldr	r3, [r4, #16]
 800bc26:	b36b      	cbz	r3, 800bc84 <__swbuf_r+0x84>
 800bc28:	6923      	ldr	r3, [r4, #16]
 800bc2a:	6820      	ldr	r0, [r4, #0]
 800bc2c:	1ac0      	subs	r0, r0, r3
 800bc2e:	6963      	ldr	r3, [r4, #20]
 800bc30:	b2f6      	uxtb	r6, r6
 800bc32:	4283      	cmp	r3, r0
 800bc34:	4637      	mov	r7, r6
 800bc36:	dc04      	bgt.n	800bc42 <__swbuf_r+0x42>
 800bc38:	4621      	mov	r1, r4
 800bc3a:	4628      	mov	r0, r5
 800bc3c:	f000 f974 	bl	800bf28 <_fflush_r>
 800bc40:	bb30      	cbnz	r0, 800bc90 <__swbuf_r+0x90>
 800bc42:	68a3      	ldr	r3, [r4, #8]
 800bc44:	3b01      	subs	r3, #1
 800bc46:	60a3      	str	r3, [r4, #8]
 800bc48:	6823      	ldr	r3, [r4, #0]
 800bc4a:	1c5a      	adds	r2, r3, #1
 800bc4c:	6022      	str	r2, [r4, #0]
 800bc4e:	701e      	strb	r6, [r3, #0]
 800bc50:	6963      	ldr	r3, [r4, #20]
 800bc52:	3001      	adds	r0, #1
 800bc54:	4283      	cmp	r3, r0
 800bc56:	d004      	beq.n	800bc62 <__swbuf_r+0x62>
 800bc58:	89a3      	ldrh	r3, [r4, #12]
 800bc5a:	07db      	lsls	r3, r3, #31
 800bc5c:	d506      	bpl.n	800bc6c <__swbuf_r+0x6c>
 800bc5e:	2e0a      	cmp	r6, #10
 800bc60:	d104      	bne.n	800bc6c <__swbuf_r+0x6c>
 800bc62:	4621      	mov	r1, r4
 800bc64:	4628      	mov	r0, r5
 800bc66:	f000 f95f 	bl	800bf28 <_fflush_r>
 800bc6a:	b988      	cbnz	r0, 800bc90 <__swbuf_r+0x90>
 800bc6c:	4638      	mov	r0, r7
 800bc6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bc70:	4b0a      	ldr	r3, [pc, #40]	; (800bc9c <__swbuf_r+0x9c>)
 800bc72:	429c      	cmp	r4, r3
 800bc74:	d101      	bne.n	800bc7a <__swbuf_r+0x7a>
 800bc76:	68ac      	ldr	r4, [r5, #8]
 800bc78:	e7cf      	b.n	800bc1a <__swbuf_r+0x1a>
 800bc7a:	4b09      	ldr	r3, [pc, #36]	; (800bca0 <__swbuf_r+0xa0>)
 800bc7c:	429c      	cmp	r4, r3
 800bc7e:	bf08      	it	eq
 800bc80:	68ec      	ldreq	r4, [r5, #12]
 800bc82:	e7ca      	b.n	800bc1a <__swbuf_r+0x1a>
 800bc84:	4621      	mov	r1, r4
 800bc86:	4628      	mov	r0, r5
 800bc88:	f000 f82c 	bl	800bce4 <__swsetup_r>
 800bc8c:	2800      	cmp	r0, #0
 800bc8e:	d0cb      	beq.n	800bc28 <__swbuf_r+0x28>
 800bc90:	f04f 37ff 	mov.w	r7, #4294967295
 800bc94:	e7ea      	b.n	800bc6c <__swbuf_r+0x6c>
 800bc96:	bf00      	nop
 800bc98:	0800f3dc 	.word	0x0800f3dc
 800bc9c:	0800f3fc 	.word	0x0800f3fc
 800bca0:	0800f3bc 	.word	0x0800f3bc

0800bca4 <__ascii_wctomb>:
 800bca4:	b149      	cbz	r1, 800bcba <__ascii_wctomb+0x16>
 800bca6:	2aff      	cmp	r2, #255	; 0xff
 800bca8:	bf85      	ittet	hi
 800bcaa:	238a      	movhi	r3, #138	; 0x8a
 800bcac:	6003      	strhi	r3, [r0, #0]
 800bcae:	700a      	strbls	r2, [r1, #0]
 800bcb0:	f04f 30ff 	movhi.w	r0, #4294967295
 800bcb4:	bf98      	it	ls
 800bcb6:	2001      	movls	r0, #1
 800bcb8:	4770      	bx	lr
 800bcba:	4608      	mov	r0, r1
 800bcbc:	4770      	bx	lr
	...

0800bcc0 <_write_r>:
 800bcc0:	b538      	push	{r3, r4, r5, lr}
 800bcc2:	4d07      	ldr	r5, [pc, #28]	; (800bce0 <_write_r+0x20>)
 800bcc4:	4604      	mov	r4, r0
 800bcc6:	4608      	mov	r0, r1
 800bcc8:	4611      	mov	r1, r2
 800bcca:	2200      	movs	r2, #0
 800bccc:	602a      	str	r2, [r5, #0]
 800bcce:	461a      	mov	r2, r3
 800bcd0:	f7f5 fed3 	bl	8001a7a <_write>
 800bcd4:	1c43      	adds	r3, r0, #1
 800bcd6:	d102      	bne.n	800bcde <_write_r+0x1e>
 800bcd8:	682b      	ldr	r3, [r5, #0]
 800bcda:	b103      	cbz	r3, 800bcde <_write_r+0x1e>
 800bcdc:	6023      	str	r3, [r4, #0]
 800bcde:	bd38      	pop	{r3, r4, r5, pc}
 800bce0:	200043c4 	.word	0x200043c4

0800bce4 <__swsetup_r>:
 800bce4:	4b32      	ldr	r3, [pc, #200]	; (800bdb0 <__swsetup_r+0xcc>)
 800bce6:	b570      	push	{r4, r5, r6, lr}
 800bce8:	681d      	ldr	r5, [r3, #0]
 800bcea:	4606      	mov	r6, r0
 800bcec:	460c      	mov	r4, r1
 800bcee:	b125      	cbz	r5, 800bcfa <__swsetup_r+0x16>
 800bcf0:	69ab      	ldr	r3, [r5, #24]
 800bcf2:	b913      	cbnz	r3, 800bcfa <__swsetup_r+0x16>
 800bcf4:	4628      	mov	r0, r5
 800bcf6:	f7fe fa69 	bl	800a1cc <__sinit>
 800bcfa:	4b2e      	ldr	r3, [pc, #184]	; (800bdb4 <__swsetup_r+0xd0>)
 800bcfc:	429c      	cmp	r4, r3
 800bcfe:	d10f      	bne.n	800bd20 <__swsetup_r+0x3c>
 800bd00:	686c      	ldr	r4, [r5, #4]
 800bd02:	89a3      	ldrh	r3, [r4, #12]
 800bd04:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bd08:	0719      	lsls	r1, r3, #28
 800bd0a:	d42c      	bmi.n	800bd66 <__swsetup_r+0x82>
 800bd0c:	06dd      	lsls	r5, r3, #27
 800bd0e:	d411      	bmi.n	800bd34 <__swsetup_r+0x50>
 800bd10:	2309      	movs	r3, #9
 800bd12:	6033      	str	r3, [r6, #0]
 800bd14:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800bd18:	81a3      	strh	r3, [r4, #12]
 800bd1a:	f04f 30ff 	mov.w	r0, #4294967295
 800bd1e:	e03e      	b.n	800bd9e <__swsetup_r+0xba>
 800bd20:	4b25      	ldr	r3, [pc, #148]	; (800bdb8 <__swsetup_r+0xd4>)
 800bd22:	429c      	cmp	r4, r3
 800bd24:	d101      	bne.n	800bd2a <__swsetup_r+0x46>
 800bd26:	68ac      	ldr	r4, [r5, #8]
 800bd28:	e7eb      	b.n	800bd02 <__swsetup_r+0x1e>
 800bd2a:	4b24      	ldr	r3, [pc, #144]	; (800bdbc <__swsetup_r+0xd8>)
 800bd2c:	429c      	cmp	r4, r3
 800bd2e:	bf08      	it	eq
 800bd30:	68ec      	ldreq	r4, [r5, #12]
 800bd32:	e7e6      	b.n	800bd02 <__swsetup_r+0x1e>
 800bd34:	0758      	lsls	r0, r3, #29
 800bd36:	d512      	bpl.n	800bd5e <__swsetup_r+0x7a>
 800bd38:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bd3a:	b141      	cbz	r1, 800bd4e <__swsetup_r+0x6a>
 800bd3c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bd40:	4299      	cmp	r1, r3
 800bd42:	d002      	beq.n	800bd4a <__swsetup_r+0x66>
 800bd44:	4630      	mov	r0, r6
 800bd46:	f7ff fb55 	bl	800b3f4 <_free_r>
 800bd4a:	2300      	movs	r3, #0
 800bd4c:	6363      	str	r3, [r4, #52]	; 0x34
 800bd4e:	89a3      	ldrh	r3, [r4, #12]
 800bd50:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800bd54:	81a3      	strh	r3, [r4, #12]
 800bd56:	2300      	movs	r3, #0
 800bd58:	6063      	str	r3, [r4, #4]
 800bd5a:	6923      	ldr	r3, [r4, #16]
 800bd5c:	6023      	str	r3, [r4, #0]
 800bd5e:	89a3      	ldrh	r3, [r4, #12]
 800bd60:	f043 0308 	orr.w	r3, r3, #8
 800bd64:	81a3      	strh	r3, [r4, #12]
 800bd66:	6923      	ldr	r3, [r4, #16]
 800bd68:	b94b      	cbnz	r3, 800bd7e <__swsetup_r+0x9a>
 800bd6a:	89a3      	ldrh	r3, [r4, #12]
 800bd6c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800bd70:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bd74:	d003      	beq.n	800bd7e <__swsetup_r+0x9a>
 800bd76:	4621      	mov	r1, r4
 800bd78:	4630      	mov	r0, r6
 800bd7a:	f000 f95b 	bl	800c034 <__smakebuf_r>
 800bd7e:	89a0      	ldrh	r0, [r4, #12]
 800bd80:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bd84:	f010 0301 	ands.w	r3, r0, #1
 800bd88:	d00a      	beq.n	800bda0 <__swsetup_r+0xbc>
 800bd8a:	2300      	movs	r3, #0
 800bd8c:	60a3      	str	r3, [r4, #8]
 800bd8e:	6963      	ldr	r3, [r4, #20]
 800bd90:	425b      	negs	r3, r3
 800bd92:	61a3      	str	r3, [r4, #24]
 800bd94:	6923      	ldr	r3, [r4, #16]
 800bd96:	b943      	cbnz	r3, 800bdaa <__swsetup_r+0xc6>
 800bd98:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800bd9c:	d1ba      	bne.n	800bd14 <__swsetup_r+0x30>
 800bd9e:	bd70      	pop	{r4, r5, r6, pc}
 800bda0:	0781      	lsls	r1, r0, #30
 800bda2:	bf58      	it	pl
 800bda4:	6963      	ldrpl	r3, [r4, #20]
 800bda6:	60a3      	str	r3, [r4, #8]
 800bda8:	e7f4      	b.n	800bd94 <__swsetup_r+0xb0>
 800bdaa:	2000      	movs	r0, #0
 800bdac:	e7f7      	b.n	800bd9e <__swsetup_r+0xba>
 800bdae:	bf00      	nop
 800bdb0:	2000000c 	.word	0x2000000c
 800bdb4:	0800f3dc 	.word	0x0800f3dc
 800bdb8:	0800f3fc 	.word	0x0800f3fc
 800bdbc:	0800f3bc 	.word	0x0800f3bc

0800bdc0 <__assert_func>:
 800bdc0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bdc2:	4614      	mov	r4, r2
 800bdc4:	461a      	mov	r2, r3
 800bdc6:	4b09      	ldr	r3, [pc, #36]	; (800bdec <__assert_func+0x2c>)
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	4605      	mov	r5, r0
 800bdcc:	68d8      	ldr	r0, [r3, #12]
 800bdce:	b14c      	cbz	r4, 800bde4 <__assert_func+0x24>
 800bdd0:	4b07      	ldr	r3, [pc, #28]	; (800bdf0 <__assert_func+0x30>)
 800bdd2:	9100      	str	r1, [sp, #0]
 800bdd4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bdd8:	4906      	ldr	r1, [pc, #24]	; (800bdf4 <__assert_func+0x34>)
 800bdda:	462b      	mov	r3, r5
 800bddc:	f000 f8e0 	bl	800bfa0 <fiprintf>
 800bde0:	f000 f9d0 	bl	800c184 <abort>
 800bde4:	4b04      	ldr	r3, [pc, #16]	; (800bdf8 <__assert_func+0x38>)
 800bde6:	461c      	mov	r4, r3
 800bde8:	e7f3      	b.n	800bdd2 <__assert_func+0x12>
 800bdea:	bf00      	nop
 800bdec:	2000000c 	.word	0x2000000c
 800bdf0:	0800f605 	.word	0x0800f605
 800bdf4:	0800f612 	.word	0x0800f612
 800bdf8:	0800f640 	.word	0x0800f640

0800bdfc <_close_r>:
 800bdfc:	b538      	push	{r3, r4, r5, lr}
 800bdfe:	4d06      	ldr	r5, [pc, #24]	; (800be18 <_close_r+0x1c>)
 800be00:	2300      	movs	r3, #0
 800be02:	4604      	mov	r4, r0
 800be04:	4608      	mov	r0, r1
 800be06:	602b      	str	r3, [r5, #0]
 800be08:	f7f5 fe53 	bl	8001ab2 <_close>
 800be0c:	1c43      	adds	r3, r0, #1
 800be0e:	d102      	bne.n	800be16 <_close_r+0x1a>
 800be10:	682b      	ldr	r3, [r5, #0]
 800be12:	b103      	cbz	r3, 800be16 <_close_r+0x1a>
 800be14:	6023      	str	r3, [r4, #0]
 800be16:	bd38      	pop	{r3, r4, r5, pc}
 800be18:	200043c4 	.word	0x200043c4

0800be1c <__sflush_r>:
 800be1c:	898a      	ldrh	r2, [r1, #12]
 800be1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be22:	4605      	mov	r5, r0
 800be24:	0710      	lsls	r0, r2, #28
 800be26:	460c      	mov	r4, r1
 800be28:	d458      	bmi.n	800bedc <__sflush_r+0xc0>
 800be2a:	684b      	ldr	r3, [r1, #4]
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	dc05      	bgt.n	800be3c <__sflush_r+0x20>
 800be30:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800be32:	2b00      	cmp	r3, #0
 800be34:	dc02      	bgt.n	800be3c <__sflush_r+0x20>
 800be36:	2000      	movs	r0, #0
 800be38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be3c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800be3e:	2e00      	cmp	r6, #0
 800be40:	d0f9      	beq.n	800be36 <__sflush_r+0x1a>
 800be42:	2300      	movs	r3, #0
 800be44:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800be48:	682f      	ldr	r7, [r5, #0]
 800be4a:	602b      	str	r3, [r5, #0]
 800be4c:	d032      	beq.n	800beb4 <__sflush_r+0x98>
 800be4e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800be50:	89a3      	ldrh	r3, [r4, #12]
 800be52:	075a      	lsls	r2, r3, #29
 800be54:	d505      	bpl.n	800be62 <__sflush_r+0x46>
 800be56:	6863      	ldr	r3, [r4, #4]
 800be58:	1ac0      	subs	r0, r0, r3
 800be5a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800be5c:	b10b      	cbz	r3, 800be62 <__sflush_r+0x46>
 800be5e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800be60:	1ac0      	subs	r0, r0, r3
 800be62:	2300      	movs	r3, #0
 800be64:	4602      	mov	r2, r0
 800be66:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800be68:	6a21      	ldr	r1, [r4, #32]
 800be6a:	4628      	mov	r0, r5
 800be6c:	47b0      	blx	r6
 800be6e:	1c43      	adds	r3, r0, #1
 800be70:	89a3      	ldrh	r3, [r4, #12]
 800be72:	d106      	bne.n	800be82 <__sflush_r+0x66>
 800be74:	6829      	ldr	r1, [r5, #0]
 800be76:	291d      	cmp	r1, #29
 800be78:	d82c      	bhi.n	800bed4 <__sflush_r+0xb8>
 800be7a:	4a2a      	ldr	r2, [pc, #168]	; (800bf24 <__sflush_r+0x108>)
 800be7c:	40ca      	lsrs	r2, r1
 800be7e:	07d6      	lsls	r6, r2, #31
 800be80:	d528      	bpl.n	800bed4 <__sflush_r+0xb8>
 800be82:	2200      	movs	r2, #0
 800be84:	6062      	str	r2, [r4, #4]
 800be86:	04d9      	lsls	r1, r3, #19
 800be88:	6922      	ldr	r2, [r4, #16]
 800be8a:	6022      	str	r2, [r4, #0]
 800be8c:	d504      	bpl.n	800be98 <__sflush_r+0x7c>
 800be8e:	1c42      	adds	r2, r0, #1
 800be90:	d101      	bne.n	800be96 <__sflush_r+0x7a>
 800be92:	682b      	ldr	r3, [r5, #0]
 800be94:	b903      	cbnz	r3, 800be98 <__sflush_r+0x7c>
 800be96:	6560      	str	r0, [r4, #84]	; 0x54
 800be98:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800be9a:	602f      	str	r7, [r5, #0]
 800be9c:	2900      	cmp	r1, #0
 800be9e:	d0ca      	beq.n	800be36 <__sflush_r+0x1a>
 800bea0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bea4:	4299      	cmp	r1, r3
 800bea6:	d002      	beq.n	800beae <__sflush_r+0x92>
 800bea8:	4628      	mov	r0, r5
 800beaa:	f7ff faa3 	bl	800b3f4 <_free_r>
 800beae:	2000      	movs	r0, #0
 800beb0:	6360      	str	r0, [r4, #52]	; 0x34
 800beb2:	e7c1      	b.n	800be38 <__sflush_r+0x1c>
 800beb4:	6a21      	ldr	r1, [r4, #32]
 800beb6:	2301      	movs	r3, #1
 800beb8:	4628      	mov	r0, r5
 800beba:	47b0      	blx	r6
 800bebc:	1c41      	adds	r1, r0, #1
 800bebe:	d1c7      	bne.n	800be50 <__sflush_r+0x34>
 800bec0:	682b      	ldr	r3, [r5, #0]
 800bec2:	2b00      	cmp	r3, #0
 800bec4:	d0c4      	beq.n	800be50 <__sflush_r+0x34>
 800bec6:	2b1d      	cmp	r3, #29
 800bec8:	d001      	beq.n	800bece <__sflush_r+0xb2>
 800beca:	2b16      	cmp	r3, #22
 800becc:	d101      	bne.n	800bed2 <__sflush_r+0xb6>
 800bece:	602f      	str	r7, [r5, #0]
 800bed0:	e7b1      	b.n	800be36 <__sflush_r+0x1a>
 800bed2:	89a3      	ldrh	r3, [r4, #12]
 800bed4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bed8:	81a3      	strh	r3, [r4, #12]
 800beda:	e7ad      	b.n	800be38 <__sflush_r+0x1c>
 800bedc:	690f      	ldr	r7, [r1, #16]
 800bede:	2f00      	cmp	r7, #0
 800bee0:	d0a9      	beq.n	800be36 <__sflush_r+0x1a>
 800bee2:	0793      	lsls	r3, r2, #30
 800bee4:	680e      	ldr	r6, [r1, #0]
 800bee6:	bf08      	it	eq
 800bee8:	694b      	ldreq	r3, [r1, #20]
 800beea:	600f      	str	r7, [r1, #0]
 800beec:	bf18      	it	ne
 800beee:	2300      	movne	r3, #0
 800bef0:	eba6 0807 	sub.w	r8, r6, r7
 800bef4:	608b      	str	r3, [r1, #8]
 800bef6:	f1b8 0f00 	cmp.w	r8, #0
 800befa:	dd9c      	ble.n	800be36 <__sflush_r+0x1a>
 800befc:	6a21      	ldr	r1, [r4, #32]
 800befe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800bf00:	4643      	mov	r3, r8
 800bf02:	463a      	mov	r2, r7
 800bf04:	4628      	mov	r0, r5
 800bf06:	47b0      	blx	r6
 800bf08:	2800      	cmp	r0, #0
 800bf0a:	dc06      	bgt.n	800bf1a <__sflush_r+0xfe>
 800bf0c:	89a3      	ldrh	r3, [r4, #12]
 800bf0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bf12:	81a3      	strh	r3, [r4, #12]
 800bf14:	f04f 30ff 	mov.w	r0, #4294967295
 800bf18:	e78e      	b.n	800be38 <__sflush_r+0x1c>
 800bf1a:	4407      	add	r7, r0
 800bf1c:	eba8 0800 	sub.w	r8, r8, r0
 800bf20:	e7e9      	b.n	800bef6 <__sflush_r+0xda>
 800bf22:	bf00      	nop
 800bf24:	20400001 	.word	0x20400001

0800bf28 <_fflush_r>:
 800bf28:	b538      	push	{r3, r4, r5, lr}
 800bf2a:	690b      	ldr	r3, [r1, #16]
 800bf2c:	4605      	mov	r5, r0
 800bf2e:	460c      	mov	r4, r1
 800bf30:	b913      	cbnz	r3, 800bf38 <_fflush_r+0x10>
 800bf32:	2500      	movs	r5, #0
 800bf34:	4628      	mov	r0, r5
 800bf36:	bd38      	pop	{r3, r4, r5, pc}
 800bf38:	b118      	cbz	r0, 800bf42 <_fflush_r+0x1a>
 800bf3a:	6983      	ldr	r3, [r0, #24]
 800bf3c:	b90b      	cbnz	r3, 800bf42 <_fflush_r+0x1a>
 800bf3e:	f7fe f945 	bl	800a1cc <__sinit>
 800bf42:	4b14      	ldr	r3, [pc, #80]	; (800bf94 <_fflush_r+0x6c>)
 800bf44:	429c      	cmp	r4, r3
 800bf46:	d11b      	bne.n	800bf80 <_fflush_r+0x58>
 800bf48:	686c      	ldr	r4, [r5, #4]
 800bf4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bf4e:	2b00      	cmp	r3, #0
 800bf50:	d0ef      	beq.n	800bf32 <_fflush_r+0xa>
 800bf52:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bf54:	07d0      	lsls	r0, r2, #31
 800bf56:	d404      	bmi.n	800bf62 <_fflush_r+0x3a>
 800bf58:	0599      	lsls	r1, r3, #22
 800bf5a:	d402      	bmi.n	800bf62 <_fflush_r+0x3a>
 800bf5c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bf5e:	f7fe fd46 	bl	800a9ee <__retarget_lock_acquire_recursive>
 800bf62:	4628      	mov	r0, r5
 800bf64:	4621      	mov	r1, r4
 800bf66:	f7ff ff59 	bl	800be1c <__sflush_r>
 800bf6a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bf6c:	07da      	lsls	r2, r3, #31
 800bf6e:	4605      	mov	r5, r0
 800bf70:	d4e0      	bmi.n	800bf34 <_fflush_r+0xc>
 800bf72:	89a3      	ldrh	r3, [r4, #12]
 800bf74:	059b      	lsls	r3, r3, #22
 800bf76:	d4dd      	bmi.n	800bf34 <_fflush_r+0xc>
 800bf78:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bf7a:	f7fe fd39 	bl	800a9f0 <__retarget_lock_release_recursive>
 800bf7e:	e7d9      	b.n	800bf34 <_fflush_r+0xc>
 800bf80:	4b05      	ldr	r3, [pc, #20]	; (800bf98 <_fflush_r+0x70>)
 800bf82:	429c      	cmp	r4, r3
 800bf84:	d101      	bne.n	800bf8a <_fflush_r+0x62>
 800bf86:	68ac      	ldr	r4, [r5, #8]
 800bf88:	e7df      	b.n	800bf4a <_fflush_r+0x22>
 800bf8a:	4b04      	ldr	r3, [pc, #16]	; (800bf9c <_fflush_r+0x74>)
 800bf8c:	429c      	cmp	r4, r3
 800bf8e:	bf08      	it	eq
 800bf90:	68ec      	ldreq	r4, [r5, #12]
 800bf92:	e7da      	b.n	800bf4a <_fflush_r+0x22>
 800bf94:	0800f3dc 	.word	0x0800f3dc
 800bf98:	0800f3fc 	.word	0x0800f3fc
 800bf9c:	0800f3bc 	.word	0x0800f3bc

0800bfa0 <fiprintf>:
 800bfa0:	b40e      	push	{r1, r2, r3}
 800bfa2:	b503      	push	{r0, r1, lr}
 800bfa4:	4601      	mov	r1, r0
 800bfa6:	ab03      	add	r3, sp, #12
 800bfa8:	4805      	ldr	r0, [pc, #20]	; (800bfc0 <fiprintf+0x20>)
 800bfaa:	f853 2b04 	ldr.w	r2, [r3], #4
 800bfae:	6800      	ldr	r0, [r0, #0]
 800bfb0:	9301      	str	r3, [sp, #4]
 800bfb2:	f7ff fc85 	bl	800b8c0 <_vfiprintf_r>
 800bfb6:	b002      	add	sp, #8
 800bfb8:	f85d eb04 	ldr.w	lr, [sp], #4
 800bfbc:	b003      	add	sp, #12
 800bfbe:	4770      	bx	lr
 800bfc0:	2000000c 	.word	0x2000000c

0800bfc4 <_lseek_r>:
 800bfc4:	b538      	push	{r3, r4, r5, lr}
 800bfc6:	4d07      	ldr	r5, [pc, #28]	; (800bfe4 <_lseek_r+0x20>)
 800bfc8:	4604      	mov	r4, r0
 800bfca:	4608      	mov	r0, r1
 800bfcc:	4611      	mov	r1, r2
 800bfce:	2200      	movs	r2, #0
 800bfd0:	602a      	str	r2, [r5, #0]
 800bfd2:	461a      	mov	r2, r3
 800bfd4:	f7f5 fd94 	bl	8001b00 <_lseek>
 800bfd8:	1c43      	adds	r3, r0, #1
 800bfda:	d102      	bne.n	800bfe2 <_lseek_r+0x1e>
 800bfdc:	682b      	ldr	r3, [r5, #0]
 800bfde:	b103      	cbz	r3, 800bfe2 <_lseek_r+0x1e>
 800bfe0:	6023      	str	r3, [r4, #0]
 800bfe2:	bd38      	pop	{r3, r4, r5, pc}
 800bfe4:	200043c4 	.word	0x200043c4

0800bfe8 <__swhatbuf_r>:
 800bfe8:	b570      	push	{r4, r5, r6, lr}
 800bfea:	460e      	mov	r6, r1
 800bfec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bff0:	2900      	cmp	r1, #0
 800bff2:	b096      	sub	sp, #88	; 0x58
 800bff4:	4614      	mov	r4, r2
 800bff6:	461d      	mov	r5, r3
 800bff8:	da08      	bge.n	800c00c <__swhatbuf_r+0x24>
 800bffa:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800bffe:	2200      	movs	r2, #0
 800c000:	602a      	str	r2, [r5, #0]
 800c002:	061a      	lsls	r2, r3, #24
 800c004:	d410      	bmi.n	800c028 <__swhatbuf_r+0x40>
 800c006:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c00a:	e00e      	b.n	800c02a <__swhatbuf_r+0x42>
 800c00c:	466a      	mov	r2, sp
 800c00e:	f000 f8c1 	bl	800c194 <_fstat_r>
 800c012:	2800      	cmp	r0, #0
 800c014:	dbf1      	blt.n	800bffa <__swhatbuf_r+0x12>
 800c016:	9a01      	ldr	r2, [sp, #4]
 800c018:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c01c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c020:	425a      	negs	r2, r3
 800c022:	415a      	adcs	r2, r3
 800c024:	602a      	str	r2, [r5, #0]
 800c026:	e7ee      	b.n	800c006 <__swhatbuf_r+0x1e>
 800c028:	2340      	movs	r3, #64	; 0x40
 800c02a:	2000      	movs	r0, #0
 800c02c:	6023      	str	r3, [r4, #0]
 800c02e:	b016      	add	sp, #88	; 0x58
 800c030:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c034 <__smakebuf_r>:
 800c034:	898b      	ldrh	r3, [r1, #12]
 800c036:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c038:	079d      	lsls	r5, r3, #30
 800c03a:	4606      	mov	r6, r0
 800c03c:	460c      	mov	r4, r1
 800c03e:	d507      	bpl.n	800c050 <__smakebuf_r+0x1c>
 800c040:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c044:	6023      	str	r3, [r4, #0]
 800c046:	6123      	str	r3, [r4, #16]
 800c048:	2301      	movs	r3, #1
 800c04a:	6163      	str	r3, [r4, #20]
 800c04c:	b002      	add	sp, #8
 800c04e:	bd70      	pop	{r4, r5, r6, pc}
 800c050:	ab01      	add	r3, sp, #4
 800c052:	466a      	mov	r2, sp
 800c054:	f7ff ffc8 	bl	800bfe8 <__swhatbuf_r>
 800c058:	9900      	ldr	r1, [sp, #0]
 800c05a:	4605      	mov	r5, r0
 800c05c:	4630      	mov	r0, r6
 800c05e:	f7ff fa35 	bl	800b4cc <_malloc_r>
 800c062:	b948      	cbnz	r0, 800c078 <__smakebuf_r+0x44>
 800c064:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c068:	059a      	lsls	r2, r3, #22
 800c06a:	d4ef      	bmi.n	800c04c <__smakebuf_r+0x18>
 800c06c:	f023 0303 	bic.w	r3, r3, #3
 800c070:	f043 0302 	orr.w	r3, r3, #2
 800c074:	81a3      	strh	r3, [r4, #12]
 800c076:	e7e3      	b.n	800c040 <__smakebuf_r+0xc>
 800c078:	4b0d      	ldr	r3, [pc, #52]	; (800c0b0 <__smakebuf_r+0x7c>)
 800c07a:	62b3      	str	r3, [r6, #40]	; 0x28
 800c07c:	89a3      	ldrh	r3, [r4, #12]
 800c07e:	6020      	str	r0, [r4, #0]
 800c080:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c084:	81a3      	strh	r3, [r4, #12]
 800c086:	9b00      	ldr	r3, [sp, #0]
 800c088:	6163      	str	r3, [r4, #20]
 800c08a:	9b01      	ldr	r3, [sp, #4]
 800c08c:	6120      	str	r0, [r4, #16]
 800c08e:	b15b      	cbz	r3, 800c0a8 <__smakebuf_r+0x74>
 800c090:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c094:	4630      	mov	r0, r6
 800c096:	f000 f88f 	bl	800c1b8 <_isatty_r>
 800c09a:	b128      	cbz	r0, 800c0a8 <__smakebuf_r+0x74>
 800c09c:	89a3      	ldrh	r3, [r4, #12]
 800c09e:	f023 0303 	bic.w	r3, r3, #3
 800c0a2:	f043 0301 	orr.w	r3, r3, #1
 800c0a6:	81a3      	strh	r3, [r4, #12]
 800c0a8:	89a0      	ldrh	r0, [r4, #12]
 800c0aa:	4305      	orrs	r5, r0
 800c0ac:	81a5      	strh	r5, [r4, #12]
 800c0ae:	e7cd      	b.n	800c04c <__smakebuf_r+0x18>
 800c0b0:	0800a165 	.word	0x0800a165

0800c0b4 <memmove>:
 800c0b4:	4288      	cmp	r0, r1
 800c0b6:	b510      	push	{r4, lr}
 800c0b8:	eb01 0402 	add.w	r4, r1, r2
 800c0bc:	d902      	bls.n	800c0c4 <memmove+0x10>
 800c0be:	4284      	cmp	r4, r0
 800c0c0:	4623      	mov	r3, r4
 800c0c2:	d807      	bhi.n	800c0d4 <memmove+0x20>
 800c0c4:	1e43      	subs	r3, r0, #1
 800c0c6:	42a1      	cmp	r1, r4
 800c0c8:	d008      	beq.n	800c0dc <memmove+0x28>
 800c0ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c0ce:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c0d2:	e7f8      	b.n	800c0c6 <memmove+0x12>
 800c0d4:	4402      	add	r2, r0
 800c0d6:	4601      	mov	r1, r0
 800c0d8:	428a      	cmp	r2, r1
 800c0da:	d100      	bne.n	800c0de <memmove+0x2a>
 800c0dc:	bd10      	pop	{r4, pc}
 800c0de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c0e2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c0e6:	e7f7      	b.n	800c0d8 <memmove+0x24>

0800c0e8 <__malloc_lock>:
 800c0e8:	4801      	ldr	r0, [pc, #4]	; (800c0f0 <__malloc_lock+0x8>)
 800c0ea:	f7fe bc80 	b.w	800a9ee <__retarget_lock_acquire_recursive>
 800c0ee:	bf00      	nop
 800c0f0:	200043b8 	.word	0x200043b8

0800c0f4 <__malloc_unlock>:
 800c0f4:	4801      	ldr	r0, [pc, #4]	; (800c0fc <__malloc_unlock+0x8>)
 800c0f6:	f7fe bc7b 	b.w	800a9f0 <__retarget_lock_release_recursive>
 800c0fa:	bf00      	nop
 800c0fc:	200043b8 	.word	0x200043b8

0800c100 <_realloc_r>:
 800c100:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c104:	4680      	mov	r8, r0
 800c106:	4614      	mov	r4, r2
 800c108:	460e      	mov	r6, r1
 800c10a:	b921      	cbnz	r1, 800c116 <_realloc_r+0x16>
 800c10c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c110:	4611      	mov	r1, r2
 800c112:	f7ff b9db 	b.w	800b4cc <_malloc_r>
 800c116:	b92a      	cbnz	r2, 800c124 <_realloc_r+0x24>
 800c118:	f7ff f96c 	bl	800b3f4 <_free_r>
 800c11c:	4625      	mov	r5, r4
 800c11e:	4628      	mov	r0, r5
 800c120:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c124:	f000 f858 	bl	800c1d8 <_malloc_usable_size_r>
 800c128:	4284      	cmp	r4, r0
 800c12a:	4607      	mov	r7, r0
 800c12c:	d802      	bhi.n	800c134 <_realloc_r+0x34>
 800c12e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c132:	d812      	bhi.n	800c15a <_realloc_r+0x5a>
 800c134:	4621      	mov	r1, r4
 800c136:	4640      	mov	r0, r8
 800c138:	f7ff f9c8 	bl	800b4cc <_malloc_r>
 800c13c:	4605      	mov	r5, r0
 800c13e:	2800      	cmp	r0, #0
 800c140:	d0ed      	beq.n	800c11e <_realloc_r+0x1e>
 800c142:	42bc      	cmp	r4, r7
 800c144:	4622      	mov	r2, r4
 800c146:	4631      	mov	r1, r6
 800c148:	bf28      	it	cs
 800c14a:	463a      	movcs	r2, r7
 800c14c:	f7fe fc6c 	bl	800aa28 <memcpy>
 800c150:	4631      	mov	r1, r6
 800c152:	4640      	mov	r0, r8
 800c154:	f7ff f94e 	bl	800b3f4 <_free_r>
 800c158:	e7e1      	b.n	800c11e <_realloc_r+0x1e>
 800c15a:	4635      	mov	r5, r6
 800c15c:	e7df      	b.n	800c11e <_realloc_r+0x1e>
	...

0800c160 <_read_r>:
 800c160:	b538      	push	{r3, r4, r5, lr}
 800c162:	4d07      	ldr	r5, [pc, #28]	; (800c180 <_read_r+0x20>)
 800c164:	4604      	mov	r4, r0
 800c166:	4608      	mov	r0, r1
 800c168:	4611      	mov	r1, r2
 800c16a:	2200      	movs	r2, #0
 800c16c:	602a      	str	r2, [r5, #0]
 800c16e:	461a      	mov	r2, r3
 800c170:	f7f5 fc66 	bl	8001a40 <_read>
 800c174:	1c43      	adds	r3, r0, #1
 800c176:	d102      	bne.n	800c17e <_read_r+0x1e>
 800c178:	682b      	ldr	r3, [r5, #0]
 800c17a:	b103      	cbz	r3, 800c17e <_read_r+0x1e>
 800c17c:	6023      	str	r3, [r4, #0]
 800c17e:	bd38      	pop	{r3, r4, r5, pc}
 800c180:	200043c4 	.word	0x200043c4

0800c184 <abort>:
 800c184:	b508      	push	{r3, lr}
 800c186:	2006      	movs	r0, #6
 800c188:	f000 f856 	bl	800c238 <raise>
 800c18c:	2001      	movs	r0, #1
 800c18e:	f7f5 fc4d 	bl	8001a2c <_exit>
	...

0800c194 <_fstat_r>:
 800c194:	b538      	push	{r3, r4, r5, lr}
 800c196:	4d07      	ldr	r5, [pc, #28]	; (800c1b4 <_fstat_r+0x20>)
 800c198:	2300      	movs	r3, #0
 800c19a:	4604      	mov	r4, r0
 800c19c:	4608      	mov	r0, r1
 800c19e:	4611      	mov	r1, r2
 800c1a0:	602b      	str	r3, [r5, #0]
 800c1a2:	f7f5 fc92 	bl	8001aca <_fstat>
 800c1a6:	1c43      	adds	r3, r0, #1
 800c1a8:	d102      	bne.n	800c1b0 <_fstat_r+0x1c>
 800c1aa:	682b      	ldr	r3, [r5, #0]
 800c1ac:	b103      	cbz	r3, 800c1b0 <_fstat_r+0x1c>
 800c1ae:	6023      	str	r3, [r4, #0]
 800c1b0:	bd38      	pop	{r3, r4, r5, pc}
 800c1b2:	bf00      	nop
 800c1b4:	200043c4 	.word	0x200043c4

0800c1b8 <_isatty_r>:
 800c1b8:	b538      	push	{r3, r4, r5, lr}
 800c1ba:	4d06      	ldr	r5, [pc, #24]	; (800c1d4 <_isatty_r+0x1c>)
 800c1bc:	2300      	movs	r3, #0
 800c1be:	4604      	mov	r4, r0
 800c1c0:	4608      	mov	r0, r1
 800c1c2:	602b      	str	r3, [r5, #0]
 800c1c4:	f7f5 fc91 	bl	8001aea <_isatty>
 800c1c8:	1c43      	adds	r3, r0, #1
 800c1ca:	d102      	bne.n	800c1d2 <_isatty_r+0x1a>
 800c1cc:	682b      	ldr	r3, [r5, #0]
 800c1ce:	b103      	cbz	r3, 800c1d2 <_isatty_r+0x1a>
 800c1d0:	6023      	str	r3, [r4, #0]
 800c1d2:	bd38      	pop	{r3, r4, r5, pc}
 800c1d4:	200043c4 	.word	0x200043c4

0800c1d8 <_malloc_usable_size_r>:
 800c1d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c1dc:	1f18      	subs	r0, r3, #4
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	bfbc      	itt	lt
 800c1e2:	580b      	ldrlt	r3, [r1, r0]
 800c1e4:	18c0      	addlt	r0, r0, r3
 800c1e6:	4770      	bx	lr

0800c1e8 <_raise_r>:
 800c1e8:	291f      	cmp	r1, #31
 800c1ea:	b538      	push	{r3, r4, r5, lr}
 800c1ec:	4604      	mov	r4, r0
 800c1ee:	460d      	mov	r5, r1
 800c1f0:	d904      	bls.n	800c1fc <_raise_r+0x14>
 800c1f2:	2316      	movs	r3, #22
 800c1f4:	6003      	str	r3, [r0, #0]
 800c1f6:	f04f 30ff 	mov.w	r0, #4294967295
 800c1fa:	bd38      	pop	{r3, r4, r5, pc}
 800c1fc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c1fe:	b112      	cbz	r2, 800c206 <_raise_r+0x1e>
 800c200:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c204:	b94b      	cbnz	r3, 800c21a <_raise_r+0x32>
 800c206:	4620      	mov	r0, r4
 800c208:	f000 f830 	bl	800c26c <_getpid_r>
 800c20c:	462a      	mov	r2, r5
 800c20e:	4601      	mov	r1, r0
 800c210:	4620      	mov	r0, r4
 800c212:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c216:	f000 b817 	b.w	800c248 <_kill_r>
 800c21a:	2b01      	cmp	r3, #1
 800c21c:	d00a      	beq.n	800c234 <_raise_r+0x4c>
 800c21e:	1c59      	adds	r1, r3, #1
 800c220:	d103      	bne.n	800c22a <_raise_r+0x42>
 800c222:	2316      	movs	r3, #22
 800c224:	6003      	str	r3, [r0, #0]
 800c226:	2001      	movs	r0, #1
 800c228:	e7e7      	b.n	800c1fa <_raise_r+0x12>
 800c22a:	2400      	movs	r4, #0
 800c22c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c230:	4628      	mov	r0, r5
 800c232:	4798      	blx	r3
 800c234:	2000      	movs	r0, #0
 800c236:	e7e0      	b.n	800c1fa <_raise_r+0x12>

0800c238 <raise>:
 800c238:	4b02      	ldr	r3, [pc, #8]	; (800c244 <raise+0xc>)
 800c23a:	4601      	mov	r1, r0
 800c23c:	6818      	ldr	r0, [r3, #0]
 800c23e:	f7ff bfd3 	b.w	800c1e8 <_raise_r>
 800c242:	bf00      	nop
 800c244:	2000000c 	.word	0x2000000c

0800c248 <_kill_r>:
 800c248:	b538      	push	{r3, r4, r5, lr}
 800c24a:	4d07      	ldr	r5, [pc, #28]	; (800c268 <_kill_r+0x20>)
 800c24c:	2300      	movs	r3, #0
 800c24e:	4604      	mov	r4, r0
 800c250:	4608      	mov	r0, r1
 800c252:	4611      	mov	r1, r2
 800c254:	602b      	str	r3, [r5, #0]
 800c256:	f7f5 fbd9 	bl	8001a0c <_kill>
 800c25a:	1c43      	adds	r3, r0, #1
 800c25c:	d102      	bne.n	800c264 <_kill_r+0x1c>
 800c25e:	682b      	ldr	r3, [r5, #0]
 800c260:	b103      	cbz	r3, 800c264 <_kill_r+0x1c>
 800c262:	6023      	str	r3, [r4, #0]
 800c264:	bd38      	pop	{r3, r4, r5, pc}
 800c266:	bf00      	nop
 800c268:	200043c4 	.word	0x200043c4

0800c26c <_getpid_r>:
 800c26c:	f7f5 bbc6 	b.w	80019fc <_getpid>

0800c270 <sqrtf>:
 800c270:	b508      	push	{r3, lr}
 800c272:	ed2d 8b02 	vpush	{d8}
 800c276:	eeb0 8a40 	vmov.f32	s16, s0
 800c27a:	f000 f817 	bl	800c2ac <__ieee754_sqrtf>
 800c27e:	eeb4 8a48 	vcmp.f32	s16, s16
 800c282:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c286:	d60c      	bvs.n	800c2a2 <sqrtf+0x32>
 800c288:	eddf 8a07 	vldr	s17, [pc, #28]	; 800c2a8 <sqrtf+0x38>
 800c28c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800c290:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c294:	d505      	bpl.n	800c2a2 <sqrtf+0x32>
 800c296:	f7fb fb31 	bl	80078fc <__errno>
 800c29a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800c29e:	2321      	movs	r3, #33	; 0x21
 800c2a0:	6003      	str	r3, [r0, #0]
 800c2a2:	ecbd 8b02 	vpop	{d8}
 800c2a6:	bd08      	pop	{r3, pc}
 800c2a8:	00000000 	.word	0x00000000

0800c2ac <__ieee754_sqrtf>:
 800c2ac:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800c2b0:	4770      	bx	lr
	...

0800c2b4 <_init>:
 800c2b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2b6:	bf00      	nop
 800c2b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c2ba:	bc08      	pop	{r3}
 800c2bc:	469e      	mov	lr, r3
 800c2be:	4770      	bx	lr

0800c2c0 <_fini>:
 800c2c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2c2:	bf00      	nop
 800c2c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c2c6:	bc08      	pop	{r3}
 800c2c8:	469e      	mov	lr, r3
 800c2ca:	4770      	bx	lr
