

================================================================
== Vitis HLS Report for 'appGetMetaData'
================================================================
* Date:           Wed Mar  8 19:15:06 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        UDP_prj
* Solution:       ultrascale_plus (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.50 ns|  1.935 ns|     0.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  2.500 ns|  2.500 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+---------+---------+----------+----------+-----+-----+---------+
        |                     |          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |       Instance      |  Module  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------+----------+---------+---------+----------+----------+-----+-----+---------+
        |grp_keep2len_fu_121  |keep2len  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +---------------------+----------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       76|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|      276|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       91|    -|
|Register             |        -|     -|       50|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       50|      443|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------+---------+----+---+-----+-----+
    |       Instance      |  Module  | BRAM_18K| DSP| FF| LUT | URAM|
    +---------------------+----------+---------+----+---+-----+-----+
    |grp_keep2len_fu_121  |keep2len  |        0|   0|  0|  276|    0|
    +---------------------+----------+---------+----+---+-----+-----+
    |Total                |          |        0|   0|  0|  276|    0|
    +---------------------+----------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln223_fu_224_p2               |         +|   0|  0|  23|          16|          16|
    |add_ln885_fu_208_p2               |         +|   0|  0|  23|          16|           7|
    |ap_condition_229                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_236                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_379                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_388                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_391                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op16_write_state1    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op26_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op53_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op56_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op63_write_state2    |       and|   0|  0|   2|           1|           1|
    |tmp_nbreadreq_fu_58_p8            |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  76|          47|          38|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+------+-----------+
    |           Name          | LUT| Input Size| Bits | Total Bits|
    +-------------------------+----+-----------+------+-----------+
    |DataInApp_TDATA_blk_n    |   9|          2|     1|          2|
    |agmdDataOut_blk_n        |   9|          2|     1|          2|
    |agmdDataOut_din          |  14|          3|  1024|       3072|
    |agmdIdOut_blk_n          |   9|          2|     1|          2|
    |agmdpayloadLenOut_blk_n  |   9|          2|     1|          2|
    |agmdpayloadLenOut_din    |  14|          3|    16|         48|
    |ap_done                  |   9|          2|     1|          2|
    |lenCount_V               |   9|          2|    16|         32|
    |real_start               |   9|          2|     1|          2|
    +-------------------------+----+-----------+------+-----------+
    |Total                    |  91|         20|  1062|       3164|
    +-------------------------+----+-----------+------+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |agmd_state               |   1|   0|    1|          0|
    |agmd_state_load_reg_231  |   1|   0|    1|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |lenCount_V               |  16|   0|   16|          0|
    |reg_139                  |   7|   0|    7|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |tmp_1_i_reg_239          |   1|   0|    1|          0|
    |tmp_dest_V_reg_247       |  16|   0|   16|          0|
    |tmp_i_reg_252            |   1|   0|    1|          0|
    |tmp_last_V_3_reg_256     |   1|   0|    1|          0|
    |tmp_last_V_reg_243       |   1|   0|    1|          0|
    |tmp_reg_235              |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  50|   0|   50|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+------+------------+--------------------+--------------+
|         RTL Ports        | Dir | Bits |  Protocol  |    Source Object   |    C Type    |
+--------------------------+-----+------+------------+--------------------+--------------+
|ap_clk                    |   in|     1|  ap_ctrl_hs|      appGetMetaData|  return value|
|ap_rst                    |   in|     1|  ap_ctrl_hs|      appGetMetaData|  return value|
|ap_start                  |   in|     1|  ap_ctrl_hs|      appGetMetaData|  return value|
|start_full_n              |   in|     1|  ap_ctrl_hs|      appGetMetaData|  return value|
|ap_done                   |  out|     1|  ap_ctrl_hs|      appGetMetaData|  return value|
|ap_continue               |   in|     1|  ap_ctrl_hs|      appGetMetaData|  return value|
|ap_idle                   |  out|     1|  ap_ctrl_hs|      appGetMetaData|  return value|
|ap_ready                  |  out|     1|  ap_ctrl_hs|      appGetMetaData|  return value|
|start_out                 |  out|     1|  ap_ctrl_hs|      appGetMetaData|  return value|
|start_write               |  out|     1|  ap_ctrl_hs|      appGetMetaData|  return value|
|DataInApp_TVALID          |   in|     1|        axis|  DataInApp_V_dest_V|       pointer|
|DataInApp_TREADY          |  out|     1|        axis|  DataInApp_V_dest_V|       pointer|
|DataInApp_TDEST           |   in|    16|        axis|  DataInApp_V_dest_V|       pointer|
|agmdDataOut_din           |  out|  1024|     ap_fifo|         agmdDataOut|       pointer|
|agmdDataOut_full_n        |   in|     1|     ap_fifo|         agmdDataOut|       pointer|
|agmdDataOut_write         |  out|     1|     ap_fifo|         agmdDataOut|       pointer|
|agmdIdOut_din             |  out|    16|     ap_fifo|           agmdIdOut|       pointer|
|agmdIdOut_full_n          |   in|     1|     ap_fifo|           agmdIdOut|       pointer|
|agmdIdOut_write           |  out|     1|     ap_fifo|           agmdIdOut|       pointer|
|agmdpayloadLenOut_din     |  out|    16|     ap_fifo|   agmdpayloadLenOut|       pointer|
|agmdpayloadLenOut_full_n  |   in|     1|     ap_fifo|   agmdpayloadLenOut|       pointer|
|agmdpayloadLenOut_write   |  out|     1|     ap_fifo|   agmdpayloadLenOut|       pointer|
|DataInApp_TDATA           |   in|   512|        axis|  DataInApp_V_data_V|       pointer|
|DataInApp_TKEEP           |   in|    64|        axis|  DataInApp_V_keep_V|       pointer|
|DataInApp_TSTRB           |   in|    64|        axis|  DataInApp_V_strb_V|       pointer|
|DataInApp_TUSER           |   in|    96|        axis|  DataInApp_V_user_V|       pointer|
|DataInApp_TLAST           |   in|     1|        axis|  DataInApp_V_last_V|       pointer|
+--------------------------+-----+------+------------+--------------------+--------------+

