$date
	Thu Apr 19 23:27:16 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module man_decoder_tb $end
$var wire 1 ! decoded_data $end
$var wire 1 " decoded_clk $end
$var reg 1 # clk_32Mhz $end
$var reg 1 $ encoded_data $end
$var reg 1 % rst $end
$scope module decoder $end
$var wire 1 # clk_32Mhz $end
$var wire 1 " decoded_clk $end
$var wire 1 $ encoded_data $end
$var wire 1 % rst $end
$var reg 1 & clk_4Mhz $end
$var reg 2 ' cnt1 [1:0] $end
$var reg 4 ( cnt2 [3:0] $end
$var reg 1 ! decoded_data $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
x&
0%
0$
0#
x"
x!
$end
#1
0!
b0 (
b0 '
0"
0&
1%
1#
#2
b1 (
b1 '
0%
0#
#3
b10 (
b10 '
1#
#4
0#
#5
b11 (
b11 '
1#
#6
0#
#7
b100 (
b0 '
1"
1&
1#
#8
0#
#9
b101 (
b1 '
1#
#10
0#
#11
b110 (
b10 '
1#
#12
0#
#13
b111 (
b11 '
1#
#14
0#
#15
b1000 (
b0 '
0"
0&
1#
#16
0#
#17
b1001 (
b1 '
1#
#18
0#
#19
b1010 (
b10 '
1#
#20
0#
#21
b1011 (
b11 '
1#
#22
0#
#23
b1100 (
b0 '
1"
1&
1#
#24
0#
#25
b1101 (
b1 '
1#
#26
0#
#27
b1110 (
b10 '
1#
#28
0#
#29
b1111 (
b11 '
1#
#30
0#
#31
b0 (
b0 '
0"
0&
1#
#32
0#
#33
b1 (
b1 '
1#
#34
0#
1$
#35
b10 (
b10 '
1#
#36
0#
#37
b11 (
b11 '
1#
#38
0#
#39
b100 (
b0 '
1"
1&
1#
#40
0#
#41
b101 (
b1 '
1#
#42
0#
#43
b110 (
b10 '
1#
#44
0#
#45
b111 (
b11 '
1#
#46
0#
#47
b1000 (
b0 '
0"
0&
1#
#48
0#
#49
b1001 (
b1 '
1#
#50
0#
#51
b1010 (
b10 '
1#
#52
0#
#53
b1011 (
b11 '
1#
#54
0#
#55
b1100 (
b0 '
1"
1&
1#
#56
0#
#57
b1101 (
b1 '
1!
1#
#58
0#
#59
b1110 (
b10 '
1#
#60
0#
#61
b1111 (
b11 '
1#
#62
0#
#63
b0 (
b0 '
0"
0&
1#
#64
0#
#65
b1 (
b1 '
1#
#66
0#
0$
#67
b10 (
b10 '
1#
#68
0#
#69
b11 (
b11 '
1#
#70
0#
#71
b100 (
b0 '
1"
1&
1#
#72
0#
#73
b101 (
b1 '
1#
#74
0#
#75
b110 (
b10 '
1#
#76
0#
#77
b111 (
b11 '
1#
#78
0#
#79
b1000 (
b0 '
0"
0&
1#
#80
0#
#81
b1001 (
b1 '
1#
#82
0#
#83
b1010 (
b10 '
1#
#84
0#
#85
b1011 (
b11 '
1#
#86
0#
#87
b1100 (
b0 '
1"
1&
1#
#88
0#
#89
b1101 (
b1 '
0!
1#
#90
0#
#91
b1110 (
b10 '
1#
#92
0#
#93
b1111 (
b11 '
1#
#94
0#
#95
b0 (
b0 '
0"
0&
1#
#96
0#
#97
b1 (
b1 '
1#
#98
0#
1$
#99
b10 (
b10 '
1#
