<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>ERRPIDR1</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">ERRPIDR1, Peripheral Identification Register 1</h1><p>The ERRPIDR1 characteristics are:</p><h2>Purpose</h2><p>Provides discovery information about the component.</p><p>For more information, see <span class="xref"><ins>'</ins>About the Peripheral identification scheme<ins>'</ins></span><ins>.</ins><del>in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.</del></p><h2>Configuration</h2><p></p><p>Implementation of this register is <span class="arm-defined-word">OPTIONAL</span>.</p><p><del class="nocount">This register is present only
    when RAS is implemented.
      
    Otherwise, direct accesses to ERRPIDR1 are </del><span class="arm-defined-word"><del class="nocount">RES0</del></span><del class="nocount">.</del></p><h2>Attributes</h2><p>ERRPIDR1 is a 32-bit register.</p><h2>Field descriptions</h2><p>The ERRPIDR1 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="24"><a href="#0_31">RES0</a></td><td class="lr" colspan="4"><a href="#DES_0_7">DES_0</a></td><td class="lr" colspan="4"><a href="#PART_1_3">PART_1</a></td></tr></tbody></table><div class="text_before_fields"></div><h4 id="0_31">
                Bits [31:8]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="DES_0_7">DES_0, bits [7:4]
                  </h4><p><span class="arm-defined-word"><ins>IMPLEMENTATION DEFINED</ins></span><ins>.</ins></p><p><del>Designer, JEP106 identification code, bits [3:0]. This field and </del><a href="ext-errpidr2.html"><del>ERRPIDR2</del></a><del>.DES_1 together form the JEDEC-assigned JEP106 identification code for the designer of the component.</del></p><p><ins>Designer,</ins><del>The</del> <ins>JEP106</ins><del>code</del> <ins>identification</ins><del>identifies</del> <ins>code</ins><del>the designer of the component</del>, <ins>bits</ins><del>which</del> <ins>[3:0].</ins><del>might</del> <ins>ERRPIDR1.DES_0</ins><del>not</del> <ins>and</ins><del>be not the same as the implementer of the device containing the component.</del> <a href="ext-errpidr2.html"><ins>ERRPIDR2</ins></a><ins>.DES_1 together form the JEDEC-assigned JEP106 identification code for the designer of the component. The parity bit in the JEP106 identification code is not included. The code identifies the designer of the component, which might not be not the same as the implementer of the device containing the component. To obtain a number, or to see the assignment of these codes, contact JEDEC http://www.jedec.org.</ins></p><div class="note"><span class="note-header">Note</span><p>For a component designed by Arm Limited, the JEP106 identification code is <span class="hexnumber">0x3B</span>.</p></div><p><del>This field reads as an </del><span class="arm-defined-word"><del>IMPLEMENTATION DEFINED</del></span><del> value.</del></p><h4 id="PART_1_3">PART_1, bits [3:0]
                  </h4><p><span class="arm-defined-word"><ins>IMPLEMENTATION DEFINED</ins></span><ins>.</ins><del>Part number, bits [11:8]</del></p><p><ins>Part</ins><del>The</del> <del>part </del>number<del> is selected by the designer of the component. The designer chooses whether to use a 12-bit or a 16-bit part number</del>, <ins>bits [11</ins><del>and</del>:<ins>8].</ins></p><p><ins>The part number is selected by the designer of the component. The designer chooses whether to use a 12-bit or a 16-bit part number:</ins></p><ul><li><p><del>If a 12-bit part number is used, it is stored in this field and </del><a href="ext-errpidr0.html"><del>ERRPIDR0</del></a><del>.PART_0.</del></p><ins>If a 12-bit part number is used, it is stored in ERRPIDR1.PART_1 and </ins><a href="ext-errpidr0.html"><ins>ERRPIDR0</ins></a><ins>.PART_0. There are 8 bits, </ins><a href="ext-errpidr2.html"><ins>ERRPIDR2</ins></a><ins>.REVISION and </ins><a href="ext-errpidr3.html"><ins>ERRPIDR3</ins></a><ins>.REVAND, available to define the revision of the component.
</ins></li><li><p><del>If a 16-bit part number is used, it is stored in </del><a href="ext-errpidr2.html"><del>ERRPIDR2</del></a><del>.PART_2, this field, and </del><a href="ext-errpidr0.html"><del>ERRPIDR0</del></a><del>.PART_0.</del></p><ins>If a 16-bit part number is used, it is stored in </ins><a href="ext-errpidr2.html"><ins>ERRPIDR2</ins></a><ins>.PART_2, ERRPIDR1.PART_1 and </ins><a href="ext-errpidr0.html"><ins>ERRPIDR0</ins></a><ins>.PART_0. There are 4 bits, </ins><a href="ext-errpidr3.html"><ins>ERRPIDR3</ins></a><ins>.REVISION, available to define the revision of the component.
</ins></li></ul><p><del>This field reads as an </del><span class="arm-defined-word"><del>IMPLEMENTATION DEFINED</del></span><del> value.</del></p><div class="text_after_fields"></div><h2>Accessing the ERRPIDR1</h2><h4>ERRPIDR1 can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th><ins>Component</ins></th><th><ins>Offset</ins></th></tr><tr><td><ins>RAS</ins></td><td><span class="hexnumber"><ins>0xFE4</ins></span></td></tr></table><table class="info"><tr><th><del>Component</del></th><th><del>Offset</del></th><th><del>Instance</del></th></tr><tr><td><del>RAS</del></td><td><span class="hexnumber"><del>0xFE4</del></span></td><td><del>ERRPIDR1</del></td></tr></table><p>Accesses on this interface are <span class="access_level">RO</span>.</p><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>48</del>; <ins>391b5248b29fb2f001ef74792eaacbd6fc72f211</ins><del>6134483bd14dc8c12a99c984cbfe3431cc1c9707</del></p><p class="copyconf">Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>