// Seed: 1230728512
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output tri1 id_2;
  input wire id_1;
  assign id_2 = 1'b0;
endmodule
module module_1 #(
    parameter id_1 = 32'd87,
    parameter id_6 = 32'd8
) (
    input wor id_0,
    input uwire _id_1,
    input supply1 id_2,
    output tri1 id_3
);
  logic id_5;
  parameter id_6 = -1 - 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
  assign id_3 = id_2;
  assign id_3 = 1'b0;
  assign id_5 = id_2;
  wire [id_1  ==  -1 : id_6] id_7;
endmodule
