{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625393740192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625393740193 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 04 18:15:40 2021 " "Processing started: Sun Jul 04 18:15:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625393740193 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1625393740193 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCD_Counter -c BCD_Counter --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCD_Counter -c BCD_Counter --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1625393740193 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1625393740669 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1625393740669 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl/basic_characters/always_casezv.v " "Can't analyze file -- file ../rtl/basic_characters/always_casezv.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1625393753288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/test_projects/quartus_prjs/common/rtl/basic_characters/always_case.v 1 1 " "Found 1 design units, including 1 entities, in source file /test_projects/quartus_prjs/common/rtl/basic_characters/always_case.v" { { "Info" "ISGN_ENTITY_NAME" "1 always_case " "Found entity 1: always_case" {  } { { "../rtl/basic_characters/always_case.v" "" { Text "G:/test_projects/quartus_prjs/common/rtl/basic_characters/always_case.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625393753291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625393753291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/test_projects/quartus_prjs/common/rtl/basic_characters/step_one_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /test_projects/quartus_prjs/common/rtl/basic_characters/step_one_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 step_one_module " "Found entity 1: step_one_module" {  } { { "../rtl/basic_characters/step_one_module.v" "" { Text "G:/test_projects/quartus_prjs/common/rtl/basic_characters/step_one_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625393753294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625393753294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/test_projects/quartus_prjs/common/rtl/basic_characters/module_7458.v 1 1 " "Found 1 design units, including 1 entities, in source file /test_projects/quartus_prjs/common/rtl/basic_characters/module_7458.v" { { "Info" "ISGN_ENTITY_NAME" "1 module_7458 " "Found entity 1: module_7458" {  } { { "../rtl/basic_characters/module_7458.v" "" { Text "G:/test_projects/quartus_prjs/common/rtl/basic_characters/module_7458.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625393753297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625393753297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/test_projects/quartus_prjs/common/rtl/basic_characters/basic_character_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /test_projects/quartus_prjs/common/rtl/basic_characters/basic_character_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_character_top " "Found entity 1: basic_character_top" {  } { { "../rtl/basic_characters/basic_character_top.v" "" { Text "G:/test_projects/quartus_prjs/common/rtl/basic_characters/basic_character_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625393753302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625393753302 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "basic_character_top " "Elaborating entity \"basic_character_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1625393753348 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "always_casezv_inst always_case_zv " "Node instance \"always_casezv_inst\" instantiates undefined entity \"always_case_zv\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../rtl/basic_characters/basic_character_top.v" "always_casezv_inst" { Text "G:/test_projects/quartus_prjs/common/rtl/basic_characters/basic_character_top.v" 58 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1625393753374 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "569 " "Peak virtual memory: 569 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625393753414 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jul 04 18:15:53 2021 " "Processing ended: Sun Jul 04 18:15:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625393753414 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625393753414 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625393753414 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1625393753414 ""}
