

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-19dcacd83a954f67f20a2e1f31b081ed5ddcd3ae_modified_1 1 benchmarks/Managed/backprop/run 1 1 benchmarks/Managed/srad_v2/run 1 1 benchmarks/Managed/stencil/run 3 3 configs/GeForceGTX1080Ti/gpgpusim.config 5 3 src/gpgpu-sim/gpu-sim.cc 2 2 src/gpgpusim_entrypoint.cc 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                   66 # Average page table walk latency (in core cycle).
-eviction_policy                      lru # Memory eviction policy: lru or random.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            2MB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      0 # Enable gpgpu-sim hardware prefetcher
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
05c5dca53dee93f044c258de3af58712  /home/gpuser/Documents/gpgpu-sim_UVM_2MB/benchmarks/Managed/stencil/main
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Documents/gpgpu-sim_UVM_2MB/benchmarks/Managed/stencil/main
Running md5sum using "md5sum /home/gpuser/Documents/gpgpu-sim_UVM_2MB/benchmarks/Managed/stencil/main "
Parsing file _cuobjdump_complete_output_LBPALw
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z24block2D_hybrid_coarsen_xffPfS_iii : hostFun 0x0x401496, fat_cubin_handle = 2
GPGPU-Sim PTX: allocating shared region for "sh_A0" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z24block2D_hybrid_coarsen_xffPfS_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: reconvergence points for _Z24block2D_hybrid_coarsen_xffPfS_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x170 (_2.ptx:82) @!%p13 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x200 (_2.ptx:104) mov.f32 %f64, %f69;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x178 (_2.ptx:83) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x180 (_2.ptx:86) mad.lo.s32 %r33, %r3, %r6, %r1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x228 (_2.ptx:109) @!%p16 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b0 (_2.ptx:130) mov.f32 %f67, %f68;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x230 (_2.ptx:110) bra.uni BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_2.ptx:113) mad.lo.s32 %r58, %r3, %r6, %r2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2d0 (_2.ptx:134) @%p17 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x868 (_2.ptx:370) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x300 (_2.ptx:143) @!%p13 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x348 (_2.ptx:156) @!%p5 bra BB0_19;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x308 (_2.ptx:144) bra.uni BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_2.ptx:147) add.s32 %r75, %r273, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x348 (_2.ptx:156) @!%p5 bra BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_2.ptx:251) @!%p16 bra BB0_21;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x350 (_2.ptx:157) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x358 (_2.ptx:160) add.s32 %r89, %r13, -1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x368 (_2.ptx:162) @%p21 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (_2.ptx:184) setp.eq.s32%p22, %r15, 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x370 (_2.ptx:163) bra.uni BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b8 (_2.ptx:176) shl.b32 %r92, %r11, 1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x3b0 (_2.ptx:173) bra.uni BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (_2.ptx:184) setp.eq.s32%p22, %r15, 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x3f0 (_2.ptx:185) @%p22 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x470 (_2.ptx:207) setp.eq.s32%p23, %r12, 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x3f8 (_2.ptx:186) bra.uni BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_2.ptx:199) shl.b32 %r111, %r11, 1;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x438 (_2.ptx:196) bra.uni BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x470 (_2.ptx:207) setp.eq.s32%p23, %r12, 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x478 (_2.ptx:208) @%p23 bra BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f0 (_2.ptx:229) mad.lo.s32 %r149, %r273, %r7, %r3;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x480 (_2.ptx:209) bra.uni BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c8 (_2.ptx:222) shl.b32 %r129, %r11, 1;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x4c0 (_2.ptx:219) bra.uni BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f0 (_2.ptx:229) mad.lo.s32 %r149, %r273, %r7, %r3;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x590 (_2.ptx:251) @!%p16 bra BB0_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d8 (_2.ptx:264) @!%p4 bra BB0_32;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x598 (_2.ptx:252) bra.uni BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a0 (_2.ptx:255) add.s32 %r168, %r273, 1;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x5d8 (_2.ptx:264) @!%p4 bra BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (_2.ptx:359) bar.sync 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x5e0 (_2.ptx:265) bra.uni BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e8 (_2.ptx:268) add.s32 %r183, %r13, -1;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x5f8 (_2.ptx:270) @%p27 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_2.ptx:292) setp.eq.s32%p28, %r15, 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x600 (_2.ptx:271) bra.uni BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x648 (_2.ptx:284) shl.b32 %r186, %r11, 1;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x640 (_2.ptx:281) bra.uni BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_2.ptx:292) setp.eq.s32%p28, %r15, 0;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x680 (_2.ptx:293) @%p28 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (_2.ptx:315) shl.b32 %r228, %r11, 1;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x688 (_2.ptx:294) bra.uni BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d0 (_2.ptx:307) shl.b32 %r207, %r11, 1;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x6c8 (_2.ptx:304) bra.uni BB0_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (_2.ptx:315) shl.b32 %r228, %r11, 1;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x718 (_2.ptx:318) @%p29 bra BB0_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x788 (_2.ptx:338) mad.lo.s32 %r253, %r273, %r7, %r3;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x720 (_2.ptx:319) bra.uni BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x768 (_2.ptx:332) mad.lo.s32 %r235, %r228, %r15, %r19;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x760 (_2.ptx:329) bra.uni BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x788 (_2.ptx:338) mad.lo.s32 %r253, %r273, %r7, %r3;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x860 (_2.ptx:367) @%p30 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x868 (_2.ptx:370) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24block2D_hybrid_coarsen_xffPfS_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24block2D_hybrid_coarsen_xffPfS_iii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _2.ptx
Adding _cuobjdump_1.ptx with cubin handle 2
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_1BXdAr"
Running: cat _ptx_1BXdAr | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_3hhVom
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_3hhVom --output-file  /dev/null 2> _ptx_1BXdArinfo"
GPGPU-Sim PTX: Kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' : regs=20, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_1BXdAr _ptx2_3hhVom _ptx_1BXdArinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
CUDA accelerated 7 points stencil codes****
Original version by Li-Wen Chang <lchang20@illinois.edu> and I-Jui Sung<sung10@illinois.edu>
This version maintained by Chris Rodrigues  ***********

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 1: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 1 
gpu_sim_cycle = 501999
gpu_sim_insn = 28848876
gpu_ipc =      57.4680
gpu_tot_sim_cycle = 724149
gpu_tot_sim_insn = 28848876
gpu_tot_ipc =      39.8383
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 142670
gpu_stall_icnt2sh    = 3601
partiton_reqs_in_parallel = 10901308
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.7158
partiton_level_parallism_total  =      15.0540
partiton_reqs_in_parallel_util = 10901308
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 501506
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.7371
partiton_level_parallism_util_total  =      21.7371
partiton_replys_in_parallel = 47008
partiton_replys_in_parallel_total    = 0
L2_BW  =       8.8757 GB/Sec
L2_BW_total  =       6.1529 GB/Sec
gpu_total_sim_rate=21165

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 579228
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0073
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1792
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.9107
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 574996
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 579228
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
4828, 4638, 4648, 4819, 4827, 4644, 4648, 4816, 
gpgpu_n_tot_thrd_icount = 33319424
gpgpu_n_tot_w_icount = 1041232
gpgpu_n_stall_shd_mem = 291256
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 31384
gpgpu_n_mem_write_global = 15120
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 766208
gpgpu_n_store_insn = 476280
gpgpu_n_shmem_insn = 3155288
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 57344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 289812
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:34295	W0_Idle:12462901	W0_Scoreboard:14677433	W1:60480	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:408180	W32:572572
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 251072 {8:31384,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2056320 {136:15120,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3542464 {40:7560,136:23824,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 120960 {8:15120,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1904 
maxdqlatency = 0 
maxmflatency = 243427 
averagemflatency = 76328 
max_icnt2mem_latency = 242208 
max_icnt2sh_latency = 724148 
mrq_lat_table:15911 	911 	675 	918 	1029 	1898 	3925 	6804 	9401 	4637 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28749 	2151 	0 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	31350 	10 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	25628 	5490 	294 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	79 	3 	0 	0 	0 	0 	0 	0 	0 	0 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        30        30        30        28        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        30        30        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        30        28        32        30        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        30        32        32        28        30        32        32        30        30 
dram[4]:        32        32        32        32        32        32        32        32        32        32        28        26        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        30        32        32        26        26        32        32        30        30 
dram[6]:        30        30        32        32        32        32        32        32        32        32        26        26        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        28        28        32        32        32        32 
dram[8]:        32        32        32        32        30        30        32        32        32        30        28        28        32        32        32        32 
dram[9]:        32        32        32        32        30        30        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        30        30        32        32        32        30        32        30        32        32        32        32 
maximum service time to same row:
dram[0]:    243698    244705    245324    246865    245421    246863    248521    248600    249615    250165    243671    244404    243669    244330    243680    244335 
dram[1]:    243696    244697    245329    246919    245408    246926    248468    248555    249606    250131    243669    244389    243671    244337    243683    244385 
dram[2]:    243699    244709    245325    246867    245400    246875    248546    249069    249631    250161    243669    244391    243670    244332    243683    244340 
dram[3]:    243698    244702    245331    246917    245430    246938    248497    249009    249627    250145    243669    244392    243670    244332    243685    244387 
dram[4]:    243697    244707    245327    246868    245407    246872    248453    249063    249644    250159    243669    244397    243670    244339    243456    243813 
dram[5]:    243700    244700    245332    246923    245415    246928    248500    248998    249608    250149    243671    244395    243669    244325    242792    243165 
dram[6]:    243696    244702    245329    246882    245430    246849    248451    249076    249607    250144    243669    244401    243671    244335    243682    244346 
dram[7]:    243698    244706    245334    246931    245439    246942    248503    249005    249606    250172    243670    244408    243669    244327    243687    244391 
dram[8]:    243698    244702    245326    246932    245415    245727    248457    249071    249609    250140    243671    244402    243669    244340    243689    244398 
dram[9]:    243704    244705    245336    246855    245418    245730    248492    248987    249610    250156    243669    244402    243670    244326    243677    244358 
dram[10]:    243693    244696    245328    246914    245414    247022    248454    249082    249613    250133    243669    244387    243670    244344    243684    244401 
average row accesses per activate:
dram[0]: 11.320000 12.260870 10.880000 12.363636 11.904762 10.416667 14.705882 13.888889 11.714286 11.714286  8.962963  9.680000 16.000000 14.400000 14.450000 13.136364 
dram[1]: 11.280000 14.100000 14.000000 11.565217 13.473684 15.058824 11.363636 11.363636 14.470589 16.400000 11.045455 10.565217 13.090909 13.090909 11.560000 11.076923 
dram[2]: 11.520000 11.520000  9.851851  9.500000 14.222222 18.285715 11.904762 10.416667 12.947369 11.714286 10.565217 10.565217 16.941177 16.941177 14.842105 11.280000 
dram[3]: 16.000000 16.941177 12.090909 11.565217 10.240000 13.473684 13.888889 15.625000 12.300000 12.947369 11.571428 14.294118 13.714286 15.157895 13.428572 11.750000 
dram[4]: 11.076923 11.076923 10.640000 10.640000 12.600000 13.263158 15.058824 14.222222 15.375000 13.666667  9.720000  9.000000 16.941177 16.000000 14.894737 11.320000 
dram[5]: 16.588236 14.842105 11.739130 12.857142 10.956522 10.956522 16.000000 16.000000 12.947369 13.666667 10.125000 11.045455 13.090909 12.521739 12.863636 11.791667 
dram[6]: 13.428572 11.750000 12.857142 11.739130 12.600000 12.600000 13.473684 13.473684 12.947369 11.714286 10.565217  9.000000 14.842105 12.818182 13.761905 12.041667 
dram[7]: 13.428572 13.428572 13.500000 12.857142  9.000000 10.080000 14.222222 14.222222 11.523809 11.523809  9.576923 10.826087 12.260870 11.280000 14.450000 13.136364 
dram[8]: 14.100000 11.750000 12.272727 12.272727 10.869565 13.157895 13.473684 12.800000 12.736842 10.083333 12.450000 11.318182 13.428572 11.280000 11.560000 11.560000 
dram[9]: 14.400000 14.400000 11.739130 10.800000  9.615385 10.869565 16.000000 16.000000 10.478261 12.684211 10.375000  9.960000 13.428572 13.428572 10.481482 10.107142 
dram[10]: 13.714286 14.400000 12.272727 12.272727 11.904762 13.157895 12.190476 13.473684 15.062500 13.388889 11.136364 11.666667 15.157895 16.000000 10.107142 11.791667 
average row locality = 46642/3761 = 12.401489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       190       189       184       184       173       173       173       173       166       166       162       162       192       192       193       193 
dram[1]:       189       189       181       181       176       176       173       173       166       166       163       163       192       192       193       192 
dram[2]:       192       192       181       181       176       176       173       173       166       166       163       163       192       192       189       189 
dram[3]:       192       192       181       181       176       176       173       173       166       166       163       163       192       192       189       189 
dram[4]:       192       192       181       181       174       174       176       176       166       166       163       163       192       192       190       190 
dram[5]:       189       189       183       183       174       174       176       176       166       166       163       163       192       192       190       190 
dram[6]:       189       189       183       183       174       174       176       176       166       166       163       163       189       189       193       193 
dram[7]:       189       189       183       183       174       174       176       176       164       164       166       166       189       189       193       193 
dram[8]:       189       189       183       183       173       173       176       176       164       164       166       166       189       189       193       193 
dram[9]:       192       192       183       183       173       173       176       176       163       163       166       166       189       189       190       190 
dram[10]:       192       192       183       183       173       173       176       176       163       163       164       164       192       192       190       190 
total reads: 31522
bank skew: 193/162 = 1.19
chip skew: 2868/2864 = 1.00
number of total write accesses:
dram[0]:        93        93        88        88        77        77        77        77        80        80        80        80        96        96        96        96 
dram[1]:        93        93        85        85        80        80        77        77        80        80        80        80        96        96        96        96 
dram[2]:        96        96        85        85        80        80        77        77        80        80        80        80        96        96        93        93 
dram[3]:        96        96        85        85        80        80        77        77        80        80        80        80        96        96        93        93 
dram[4]:        96        96        85        85        78        78        80        80        80        80        80        80        96        96        93        93 
dram[5]:        93        93        87        87        78        78        80        80        80        80        80        80        96        96        93        93 
dram[6]:        93        93        87        87        78        78        80        80        80        80        80        80        93        93        96        96 
dram[7]:        93        93        87        87        78        78        80        80        78        78        83        83        93        93        96        96 
dram[8]:        93        93        87        87        77        77        80        80        78        78        83        83        93        93        96        96 
dram[9]:        96        96        87        87        77        77        80        80        78        78        83        83        93        93        93        93 
dram[10]:        96        96        87        87        77        77        80        80        78        78        81        81        96        96        93        93 
total reads: 15120
bank skew: 96/77 = 1.25
chip skew: 1376/1374 = 1.00
average mf latency per bank:
dram[0]:      86185     76054     74814     74699     71467     71348     71267     71178     75083     74984     78313     76172     90831     77182     90305     76761
dram[1]:      86459     76091     73917     73841     72545     72474     71245     71172     75083     75017     78976     75879     90784     77175     90287     77013
dram[2]:      87044     76846     73908     73803     72550     72452     71238     71141     75093     74985     78969     75866     90814     77187     90032     76152
dram[3]:      87070     76873     73896     73802     72564     72476     71237     71146     75075     74956     79034     75935     90793     77168     90028     76130
dram[4]:      87059     76851     73903     73795     71869     71787     72311     72216     75093     74988     79007     75884     90813     77184     89703     75882
dram[5]:      86423     75996     74540     74442     71853     71758     72311     72215     75077     74979     79037     75912     90789     77149     89708     75877
dram[6]:      86420     75975     74548     74450     71866     71775     72322     72227     75090     75000     79001     75894     90265     76355     90317     76777
dram[7]:      85523     75978     74563     74462     71823     71765     72316     72216     74401     74317     79896     76875     90238     76317     90325     76775
dram[8]:      85548     75993     74551     74446     71505     71414     72317     72212     74404     74316     79909     76875     90219     76325     90305     76779
dram[9]:      86205     76860     74545     74459     71454     71360     72327     72240     74690     74598     79922     76879     90253     76347     89759     75953
dram[10]:      86198     76832     74560     74446     71491     71389     72306     72200     74728     74609     79332     76214     90776     77169     89782     75949
maximum mf latency per bank:
dram[0]:     242499    240999    240875    240596    240877    240395    239846    240616    239355    239136    242396    240822    243427    241951    242621    241544
dram[1]:     242488    241014    240781    240660    240479    240201    239657    239636    239426    239060    242389    240843    243313    241978    242530    241360
dram[2]:     242500    240852    240870    240607    240606    240330    239741    240666    239298    239195    242391    240905    243302    241826    242477    241000
dram[3]:     242491    241073    240740    240605    240483    240290    239932    239467    239340    238884    242503    241027    243305    241972    242512    241100
dram[4]:     242492    240918    240906    240522    240842    240542    239851    239540    239232    239114    242394    241070    243240    241868    242482    241023
dram[5]:     242507    240751    240718    240623    240448    240272    239986    239650    239338    238983    242505    241010    243268    242085    242511    241267
dram[6]:     242496    240762    240854    240411    240853    240423    239870    239660    239325    239120    242386    241064    243212    241934    242487    241239
dram[7]:     242514    240670    240591    240533    240555    240359    240014    239654    239312    239021    242446    241033    243322    241941    242682    241466
dram[8]:     242492    240824    240729    240343    240616    240218    239897    239654    239303    239560    242430    241073    243245    242066    242494    241209
dram[9]:     242502    240824    240809    240519    240600    240004    239982    239663    239234    239062    242406    241042    243247    242053    242534    241400
dram[10]:     242494    240802    240753    240609    240426    240180    239889    239650    239439    240321    242392    241091    243378    242063    242487    241185
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=932137 n_nop=914497 n_act=350 n_pre=334 n_req=4239 n_rd=11460 n_write=5496 bw_util=0.03638
n_activity=47118 dram_eff=0.7197
bk0: 760a 910479i bk1: 756a 910082i bk2: 736a 910890i bk3: 736a 910942i bk4: 692a 914142i bk5: 692a 913683i bk6: 692a 913415i bk7: 692a 912444i bk8: 664a 912240i bk9: 664a 912203i bk10: 648a 912265i bk11: 648a 913166i bk12: 768a 909404i bk13: 768a 909513i bk14: 772a 909584i bk15: 772a 910023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63374
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03e8580, atomic=0 1 entries : 0x7ff589df1180 :  mf: uid=644073, sid06:w06, part=1, addr=0xc03e8580, load , size=128, unknown  status = IN_PARTITION_DRAM (724148), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=932137 n_nop=914520 n_act=339 n_pre=323 n_req=4239 n_rd=11459 n_write=5496 bw_util=0.03638
n_activity=47027 dram_eff=0.7211
bk0: 756a 911225i bk1: 755a 910835i bk2: 724a 912047i bk3: 724a 910660i bk4: 704a 912543i bk5: 704a 912308i bk6: 692a 913312i bk7: 692a 913406i bk8: 664a 912320i bk9: 664a 912262i bk10: 652a 912817i bk11: 652a 913531i bk12: 768a 910087i bk13: 768a 910081i bk14: 772a 909788i bk15: 768a 910027i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63721
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=932137 n_nop=914509 n_act=346 n_pre=330 n_req=4238 n_rd=11456 n_write=5496 bw_util=0.03637
n_activity=46723 dram_eff=0.7256
bk0: 768a 910179i bk1: 768a 909728i bk2: 724a 910654i bk3: 724a 911096i bk4: 704a 912418i bk5: 704a 912656i bk6: 692a 913614i bk7: 692a 913213i bk8: 664a 912591i bk9: 664a 912320i bk10: 652a 912055i bk11: 652a 912591i bk12: 768a 909282i bk13: 768a 909084i bk14: 756a 910308i bk15: 756a 910664i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.634
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=932137 n_nop=914561 n_act=320 n_pre=304 n_req=4238 n_rd=11456 n_write=5496 bw_util=0.03637
n_activity=46914 dram_eff=0.7227
bk0: 768a 909888i bk1: 768a 910062i bk2: 724a 911329i bk3: 724a 911048i bk4: 704a 912368i bk5: 704a 911908i bk6: 692a 914022i bk7: 692a 914040i bk8: 664a 912128i bk9: 664a 912833i bk10: 652a 912796i bk11: 652a 912740i bk12: 768a 909169i bk13: 768a 909297i bk14: 756a 909845i bk15: 756a 909677i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63296
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=932137 n_nop=914495 n_act=341 n_pre=325 n_req=4244 n_rd=11472 n_write=5504 bw_util=0.03642
n_activity=46892 dram_eff=0.724
bk0: 768a 910969i bk1: 768a 910317i bk2: 724a 911881i bk3: 724a 911734i bk4: 696a 913287i bk5: 696a 912295i bk6: 704a 912142i bk7: 704a 912485i bk8: 664a 912538i bk9: 664a 911576i bk10: 652a 912422i bk11: 652a 913127i bk12: 768a 909634i bk13: 768a 909233i bk14: 760a 910556i bk15: 760a 909703i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63525
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=932137 n_nop=914529 n_act=332 n_pre=316 n_req=4240 n_rd=11464 n_write=5496 bw_util=0.03639
n_activity=47046 dram_eff=0.721
bk0: 756a 909784i bk1: 756a 910120i bk2: 732a 911218i bk3: 732a 910347i bk4: 696a 912984i bk5: 696a 912570i bk6: 704a 912006i bk7: 704a 911973i bk8: 664a 912467i bk9: 664a 912545i bk10: 652a 912325i bk11: 652a 912611i bk12: 768a 909499i bk13: 768a 909343i bk14: 760a 910014i bk15: 760a 910020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63112
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=932137 n_nop=914507 n_act=343 n_pre=327 n_req=4240 n_rd=11464 n_write=5496 bw_util=0.03639
n_activity=47082 dram_eff=0.7204
bk0: 756a 910793i bk1: 756a 910852i bk2: 732a 911612i bk3: 732a 911202i bk4: 696a 913229i bk5: 696a 913249i bk6: 704a 912772i bk7: 704a 912120i bk8: 664a 912885i bk9: 664a 912376i bk10: 652a 912799i bk11: 652a 913430i bk12: 756a 910807i bk13: 756a 910934i bk14: 772a 910293i bk15: 772a 910086i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63825
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=932137 n_nop=914471 n_act=353 n_pre=337 n_req=4244 n_rd=11472 n_write=5504 bw_util=0.03642
n_activity=46813 dram_eff=0.7253
bk0: 756a 909814i bk1: 756a 909915i bk2: 732a 911112i bk3: 732a 911289i bk4: 696a 913701i bk5: 696a 912002i bk6: 704a 911761i bk7: 704a 912262i bk8: 656a 912832i bk9: 656a 913423i bk10: 664a 911944i bk11: 664a 912076i bk12: 756a 910525i bk13: 756a 911723i bk14: 772a 909537i bk15: 772a 909960i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63403
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=932137 n_nop=914493 n_act=350 n_pre=334 n_req=4240 n_rd=11464 n_write=5496 bw_util=0.03639
n_activity=47118 dram_eff=0.7199
bk0: 756a 910722i bk1: 756a 910802i bk2: 732a 911323i bk3: 732a 911086i bk4: 692a 913341i bk5: 692a 913368i bk6: 704a 912188i bk7: 704a 912277i bk8: 656a 912539i bk9: 656a 913544i bk10: 664a 912235i bk11: 664a 911837i bk12: 756a 912403i bk13: 756a 910971i bk14: 772a 910534i bk15: 772a 910121i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63724
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=932137 n_nop=914487 n_act=357 n_pre=341 n_req=4238 n_rd=11456 n_write=5496 bw_util=0.03637
n_activity=46720 dram_eff=0.7257
bk0: 768a 909353i bk1: 768a 909569i bk2: 732a 911483i bk3: 732a 911103i bk4: 692a 913416i bk5: 692a 913059i bk6: 704a 911919i bk7: 704a 911966i bk8: 652a 912590i bk9: 652a 913053i bk10: 664a 911832i bk11: 664a 912505i bk12: 756a 910455i bk13: 756a 910125i bk14: 760a 910286i bk15: 760a 910389i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63345
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=932137 n_nop=914523 n_act=331 n_pre=315 n_req=4242 n_rd=11464 n_write=5504 bw_util=0.03641
n_activity=46972 dram_eff=0.7225
bk0: 768a 910017i bk1: 768a 910321i bk2: 732a 911551i bk3: 732a 910876i bk4: 692a 913390i bk5: 692a 913516i bk6: 704a 912728i bk7: 704a 912283i bk8: 652a 913340i bk9: 652a 913207i bk10: 656a 912474i bk11: 656a 913097i bk12: 768a 910317i bk13: 768a 909522i bk14: 760a 911243i bk15: 760a 911488i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63614

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2169, Miss = 1433, Miss_rate = 0.661, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[1]: Access = 2140, Miss = 1432, Miss_rate = 0.669, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[2]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 2114, Miss = 1432, Miss_rate = 0.677, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 2115, Miss = 1432, Miss_rate = 0.677, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 2115, Miss = 1432, Miss_rate = 0.677, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 2113, Miss = 1432, Miss_rate = 0.678, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2112, Miss = 1432, Miss_rate = 0.678, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 2142, Miss = 1434, Miss_rate = 0.669, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[9]: Access = 2143, Miss = 1434, Miss_rate = 0.669, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[10]: Access = 2142, Miss = 1433, Miss_rate = 0.669, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[11]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[12]: Access = 2140, Miss = 1433, Miss_rate = 0.670, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[13]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[14]: Access = 2144, Miss = 1434, Miss_rate = 0.669, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[15]: Access = 2144, Miss = 1434, Miss_rate = 0.669, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[16]: Access = 2142, Miss = 1433, Miss_rate = 0.669, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[17]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[18]: Access = 2140, Miss = 1432, Miss_rate = 0.669, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[19]: Access = 2141, Miss = 1432, Miss_rate = 0.669, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[20]: Access = 2144, Miss = 1433, Miss_rate = 0.668, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[21]: Access = 2144, Miss = 1433, Miss_rate = 0.668, Pending_hits = 29, Reservation_fails = 0
L2_total_cache_accesses = 47008
L2_total_cache_misses = 31522
L2_total_cache_miss_rate = 0.6706
L2_total_cache_pending_hits = 438
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14956
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 31384
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15120
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=151824
icnt_total_pkts_simt_to_mem=107488
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 29.5999
	minimum = 6
	maximum = 1353
Network latency average = 23.2579
	minimum = 6
	maximum = 1330
Slowest packet = 65915
Flit latency average = 28.5757
	minimum = 6
	maximum = 1326
Slowest flit = 178896
Fragmentation average = 1.6108
	minimum = 0
	maximum = 1235
Injected packet rate average = 0.00187284
	minimum = 0.00148407 (at node 0)
	maximum = 0.00221714 (at node 3)
Accepted packet rate average = 0.00187284
	minimum = 0.00148407 (at node 0)
	maximum = 0.00221714 (at node 3)
Injected flit rate average = 0.0051656
	minimum = 0.00339643 (at node 0)
	maximum = 0.0069811 (at node 28)
Accepted flit rate average= 0.0051656
	minimum = 0.00478886 (at node 0)
	maximum = 0.00713947 (at node 3)
Injected packet length average = 2.75817
Accepted packet length average = 2.75817
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.5999 (1 samples)
	minimum = 6 (1 samples)
	maximum = 1353 (1 samples)
Network latency average = 23.2579 (1 samples)
	minimum = 6 (1 samples)
	maximum = 1330 (1 samples)
Flit latency average = 28.5757 (1 samples)
	minimum = 6 (1 samples)
	maximum = 1326 (1 samples)
Fragmentation average = 1.6108 (1 samples)
	minimum = 0 (1 samples)
	maximum = 1235 (1 samples)
Injected packet rate average = 0.00187284 (1 samples)
	minimum = 0.00148407 (1 samples)
	maximum = 0.00221714 (1 samples)
Accepted packet rate average = 0.00187284 (1 samples)
	minimum = 0.00148407 (1 samples)
	maximum = 0.00221714 (1 samples)
Injected flit rate average = 0.0051656 (1 samples)
	minimum = 0.00339643 (1 samples)
	maximum = 0.0069811 (1 samples)
Accepted flit rate average = 0.0051656 (1 samples)
	minimum = 0.00478886 (1 samples)
	maximum = 0.00713947 (1 samples)
Injected packet size average = 2.75817 (1 samples)
Accepted packet size average = 2.75817 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 22 min, 43 sec (1363 sec)
gpgpu_simulation_rate = 21165 (inst/sec)
gpgpu_simulation_rate = 531 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 2: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 38581
gpu_sim_insn = 28848876
gpu_ipc =     747.7483
gpu_tot_sim_cycle = 984880
gpu_tot_sim_insn = 57697752
gpu_tot_ipc =      58.5835
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 142673
gpu_stall_icnt2sh    = 5601
partiton_reqs_in_parallel = 848779
partiton_reqs_in_parallel_total    = 10901308
partiton_level_parallism =      21.9999
partiton_level_parallism_total  =      11.9305
partiton_reqs_in_parallel_util = 848779
partiton_reqs_in_parallel_util_total    = 10901308
gpu_sim_cycle_parition_util = 38581
gpu_tot_sim_cycle_parition_util    = 501506
partiton_level_parallism_util =      21.9999
partiton_level_parallism_util_total  =      21.7559
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 47008
L2_BW  =     114.2489 GB/Sec
L2_BW_total  =       8.9995 GB/Sec
gpu_total_sim_rate=37033

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1158456
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0037
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3584
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.4554
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1952
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1154224
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3584
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1158456
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
9671, 9299, 9311, 9657, 9668, 9298, 9309, 9655, 
gpgpu_n_tot_thrd_icount = 66638848
gpgpu_n_tot_w_icount = 2082464
gpgpu_n_stall_shd_mem = 291275
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 62768
gpgpu_n_mem_write_global = 30240
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1532416
gpgpu_n_store_insn = 952560
gpgpu_n_shmem_insn = 6310576
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 114688
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 19
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 289812
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:64161	W0_Idle:12477942	W0_Scoreboard:15789442	W1:120960	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:816360	W32:1145144
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 502144 {8:62768,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4112640 {136:30240,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7084928 {40:15120,136:47648,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 241920 {8:30240,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1904 
maxdqlatency = 0 
maxmflatency = 243427 
averagemflatency = 39003 
max_icnt2mem_latency = 242208 
max_icnt2sh_latency = 984879 
mrq_lat_table:30549 	4967 	2830 	6115 	6909 	5838 	5225 	6882 	9401 	4637 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	64653 	12751 	0 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	76091 	1768 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	52821 	9593 	382 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	156 	3 	0 	0 	0 	0 	0 	0 	0 	0 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    243698    244705    245324    246865    245421    246863    248521    248600    249615    250165    243671    244404    243669    244330    243680    244335 
dram[1]:    243696    244697    245329    246919    245408    246926    248468    248555    249606    250131    243669    244389    243671    244337    243683    244385 
dram[2]:    243699    244709    245325    246867    245400    246875    248546    249069    249631    250161    243669    244391    243670    244332    243683    244340 
dram[3]:    243698    244702    245331    246917    245430    246938    248497    249009    249627    250145    243669    244392    243670    244332    243685    244387 
dram[4]:    243697    244707    245327    246868    245407    246872    248453    249063    249644    250159    243669    244397    243670    244339    243456    243813 
dram[5]:    243700    244700    245332    246923    245415    246928    248500    248998    249608    250149    243671    244395    243669    244325    242792    243165 
dram[6]:    243696    244702    245329    246882    245430    246849    248451    249076    249607    250144    243669    244401    243671    244335    243682    244346 
dram[7]:    243698    244706    245334    246931    245439    246942    248503    249005    249606    250172    243670    244408    243669    244327    243687    244391 
dram[8]:    243698    244702    245326    246932    245415    245727    248457    249071    249609    250140    243671    244402    243669    244340    243689    244398 
dram[9]:    243704    244705    245336    246855    245418    245730    248492    248987    249610    250156    243669    244402    243670    244326    243677    244358 
dram[10]:    243693    244696    245328    246914    245414    247022    248454    249082    249613    250133    243669    244387    243670    244344    243684    244401 
average row accesses per activate:
dram[0]:  7.907692  8.409836  8.450000  8.894737  8.981133  7.677419 10.093023  9.434783  9.395833  8.351851  7.706897  8.127273 10.191489  9.775510  9.584906  9.584906 
dram[1]:  9.327272  9.500000  8.517241  8.981818  8.678572  8.660714  8.700000  8.365385 10.272727 10.272727  8.725491  8.240741 10.212766  9.795918  8.758620  8.047619 
dram[2]:  8.451612  8.187500  8.266666  7.515152 10.800000  9.529411  9.413043  8.169811  9.060000  8.071428  8.557693  8.240741 11.428572 10.000000  8.163935  8.163935 
dram[3]:  9.527273 10.057693  9.705882  9.166667  7.593750  8.083333  9.644444  9.644444  9.265306  9.080000  9.000000 10.255814 10.909091 10.909091  9.054545  7.781250 
dram[4]:  8.590164  8.061539  8.534483  8.534483 10.170213  8.851851  9.652174 10.325582 10.558140  9.244898  9.040816  7.508474 10.886364  9.392157  8.771930  7.692307 
dram[5]:  8.711864  8.694915  8.982142  9.673077  7.966667  8.368421 10.348837  9.888889  8.370370  8.862745  8.686275  9.630435 10.644444  9.211538  9.259259  8.333333 
dram[6]:  8.426229  8.031250  9.000000  8.400000  9.294118  9.294118 10.619047 10.136364 10.250000  9.395833  9.229167  8.054545  9.750000  9.360000  8.810345  7.861538 
dram[7]:  8.274194  7.757576  8.859649  8.706897  7.770492  8.155172  9.911111  9.911111  7.655172  7.789474  8.254545  8.107142  9.957447  8.509091 10.408163  9.272727 
dram[8]:  8.409836  7.434783  8.859649  8.559322  8.685185  9.019231 11.150000  9.489362  9.652174  8.222222  9.659575  9.265306  9.360000  9.000000  7.742424  7.514706 
dram[9]:  8.881356  8.301587  9.035714  8.433333  8.245614  8.392858 10.829268  9.866667  7.946429  8.900000  8.254545  8.730769  9.750000  9.360000  8.928572  8.620689 
dram[10]:  9.703704  8.881356  8.000000  8.000000  8.545455  9.215686 10.113636  9.673913  9.888889  9.081633  9.122449  8.940000 10.413043 10.644444  7.492537  8.096774 
average row locality = 83886/9408 = 8.916454
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       328       327       323       323       307       307       280       280       291       291       289       289       303       303       321       321 
dram[1]:       327       327       316       316       311       310       281       281       292       292       287       287       304       304       321       320 
dram[2]:       332       332       318       318       311       311       279       279       293       292       287       287       304       304       316       316 
dram[3]:       332       331       317       317       311       310       280       280       294       294       284       284       304       304       316       316 
dram[4]:       332       332       317       317       308       308       284       284       294       293       286       286       303       303       318       318 
dram[5]:       328       327       320       320       308       307       285       285       292       292       286       286       303       303       318       318 
dram[6]:       328       328       321       321       304       304       286       286       291       291       286       286       298       298       323       323 
dram[7]:       327       326       322       322       304       303       286       286       288       288       291       291       298       298       322       322 
dram[8]:       327       327       322       322       301       301       286       286       288       288       291       291       298       298       323       323 
dram[9]:       332       331       323       323       302       302       284       284       289       289       291       291       298       298       318       318 
dram[10]:       332       332       321       321       302       302       285       285       289       289       288       288       303       303       320       320 
total reads: 53646
bank skew: 332/279 = 1.19
chip skew: 4883/4872 = 1.00
number of total write accesses:
dram[0]:       186       186       184       184       169       169       154       154       160       160       158       158       176       176       187       187 
dram[1]:       186       186       178       178       175       175       154       154       160       160       158       158       176       176       187       187 
dram[2]:       192       192       178       178       175       175       154       154       160       160       158       158       176       176       182       182 
dram[3]:       192       192       178       178       175       175       154       154       160       160       157       157       176       176       182       182 
dram[4]:       192       192       178       178       170       170       160       160       160       160       157       157       176       176       182       182 
dram[5]:       186       186       183       183       170       170       160       160       160       160       157       157       176       176       182       182 
dram[6]:       186       186       183       183       170       170       160       160       160       160       157       157       170       170       188       188 
dram[7]:       186       186       183       183       170       170       160       160       156       156       163       163       170       170       188       188 
dram[8]:       186       186       183       183       168       168       160       160       156       156       163       163       170       170       188       188 
dram[9]:       192       192       183       183       168       168       160       160       156       156       163       163       170       170       182       182 
dram[10]:       192       192       183       183       168       168       160       160       156       156       159       159       176       176       182       182 
total reads: 30240
bank skew: 192/154 = 1.25
chip skew: 2752/2748 = 1.00
average mf latency per bank:
dram[0]:      47559     41914     40245     40183     37643     37580     41156     41103     41063     41008     42509     41349     54717     46510     51481     43775
dram[1]:      47634     41935     39910     39868     38322     38362     41048     41006     40972     40936     43237     41544     54577     46409     51469     43853
dram[2]:      47948     42344     39745     39688     38323     38272     41234     41177     40889     40919     43233     41539     54594     46416     51088     43228
dram[3]:      47962     42439     39819     39768     38331     38362     41137     41084     40790     40724     43660     41950     54581     46405     51085     43217
dram[4]:      47956     42346     39821     39763     37997     37954     41796     41740     40799     40830     43447     41735     54706     46511     50878     43055
dram[5]:      47522     41882     40121     40068     37989     38018     41702     41646     40971     40917     43465     41749     54692     46490     50880     43052
dram[6]:      47520     41791     40045     39992     38316     38266     41615     41560     41067     41017     43444     41740     54496     46112     51186     43528
dram[7]:      47120     41954     39975     39920     38292     38341     41612     41554     40661     40615     43930     42273     54479     46090     51290     43612
dram[8]:      47132     41881     39968     39912     38224     38173     41614     41551     40663     40613     43936     42271     54469     46094     51179     43529
dram[9]:      47487     42431     39887     39839     38114     38065     41804     41754     40561     40509     43945     42275     54487     46108     50910     43094
dram[10]:      47482     42335     40052     39990     38136     38080     41699     41637     40580     40515     43592     41882     54684     46502     50721     42922
maximum mf latency per bank:
dram[0]:     242499    240999    240875    240596    240877    240395    239846    240616    239355    239136    242396    240822    243427    241951    242621    241544
dram[1]:     242488    241014    240781    240660    240479    240201    239657    239636    239426    239060    242389    240843    243313    241978    242530    241360
dram[2]:     242500    240852    240870    240607    240606    240330    239741    240666    239298    239195    242391    240905    243302    241826    242477    241000
dram[3]:     242491    241073    240740    240605    240483    240290    239932    239467    239340    238884    242503    241027    243305    241972    242512    241100
dram[4]:     242492    240918    240906    240522    240842    240542    239851    239540    239232    239114    242394    241070    243240    241868    242482    241023
dram[5]:     242507    240751    240718    240623    240448    240272    239986    239650    239338    238983    242505    241010    243268    242085    242511    241267
dram[6]:     242496    240762    240854    240411    240853    240423    239870    239660    239325    239120    242386    241064    243212    241934    242487    241239
dram[7]:     242514    240670    240591    240533    240555    240359    240014    239654    239312    239021    242446    241033    243322    241941    242682    241466
dram[8]:     242492    240824    240729    240343    240616    240218    239897    239654    239303    239560    242430    241073    243245    242066    242494    241209
dram[9]:     242502    240824    240809    240519    240600    240004    239982    239663    239234    239062    242406    241042    243247    242053    242534    241400
dram[10]:     242494    240802    240753    240609    240426    240180    239889    239650    239439    240321    242392    241091    243378    242063    242487    241185
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1003775 n_nop=971537 n_act=865 n_pre=849 n_req=7631 n_rd=19532 n_write=10992 bw_util=0.06082
n_activity=97653 dram_eff=0.6252
bk0: 1312a 976253i bk1: 1308a 976202i bk2: 1292a 976951i bk3: 1292a 977255i bk4: 1228a 980585i bk5: 1228a 980359i bk6: 1120a 980440i bk7: 1120a 979856i bk8: 1164a 979129i bk9: 1164a 979325i bk10: 1156a 979272i bk11: 1156a 980175i bk12: 1212a 976391i bk13: 1212a 976564i bk14: 1284a 976061i bk15: 1284a 976124i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60173
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7ff596c02f70 :  mf: uid=1286732, sid13:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (984879), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1003775 n_nop=971605 n_act=846 n_pre=830 n_req=7624 n_rd=19502 n_write=10992 bw_util=0.06076
n_activity=98248 dram_eff=0.6208
bk0: 1308a 977213i bk1: 1308a 977034i bk2: 1264a 978268i bk3: 1264a 977337i bk4: 1244a 978633i bk5: 1238a 978744i bk6: 1124a 980463i bk7: 1124a 980714i bk8: 1168a 979589i bk9: 1168a 979298i bk10: 1148a 980285i bk11: 1148a 980950i bk12: 1216a 977082i bk13: 1216a 977182i bk14: 1284a 976418i bk15: 1280a 976179i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60367
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1003775 n_nop=971533 n_act=871 n_pre=855 n_req=7629 n_rd=19516 n_write=11000 bw_util=0.0608
n_activity=97618 dram_eff=0.6252
bk0: 1328a 976192i bk1: 1328a 975712i bk2: 1272a 976757i bk3: 1272a 977214i bk4: 1244a 978945i bk5: 1244a 979002i bk6: 1116a 980720i bk7: 1116a 980375i bk8: 1172a 979255i bk9: 1168a 979212i bk10: 1148a 979110i bk11: 1148a 979597i bk12: 1216a 976368i bk13: 1216a 976365i bk14: 1264a 976886i bk15: 1264a 977241i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60251
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1003775 n_nop=971655 n_act=824 n_pre=808 n_req=7622 n_rd=19496 n_write=10992 bw_util=0.06075
n_activity=97661 dram_eff=0.6244
bk0: 1328a 975823i bk1: 1324a 975987i bk2: 1268a 977349i bk3: 1268a 977458i bk4: 1244a 978612i bk5: 1240a 978505i bk6: 1120a 981375i bk7: 1120a 981376i bk8: 1176a 979130i bk9: 1176a 979722i bk10: 1136a 980209i bk11: 1136a 980260i bk12: 1216a 976359i bk13: 1216a 976558i bk14: 1264a 976416i bk15: 1264a 975896i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60314
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1003775 n_nop=971561 n_act=849 n_pre=833 n_req=7633 n_rd=19532 n_write=11000 bw_util=0.06083
n_activity=97417 dram_eff=0.6268
bk0: 1328a 977078i bk1: 1328a 976281i bk2: 1268a 977936i bk3: 1268a 978284i bk4: 1232a 979776i bk5: 1232a 978800i bk6: 1136a 979205i bk7: 1136a 979929i bk8: 1176a 979518i bk9: 1172a 978685i bk10: 1144a 979925i bk11: 1144a 980350i bk12: 1212a 976544i bk13: 1212a 976559i bk14: 1272a 977151i bk15: 1272a 975698i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60131
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1003775 n_nop=971599 n_act=844 n_pre=828 n_req=7626 n_rd=19512 n_write=10992 bw_util=0.06078
n_activity=98175 dram_eff=0.6214
bk0: 1312a 975914i bk1: 1308a 976436i bk2: 1280a 977224i bk3: 1280a 976672i bk4: 1232a 979222i bk5: 1228a 979090i bk6: 1140a 979017i bk7: 1140a 979291i bk8: 1168a 979070i bk9: 1168a 979555i bk10: 1144a 979623i bk11: 1144a 980093i bk12: 1212a 976557i bk13: 1212a 976733i bk14: 1272a 976578i bk15: 1272a 976593i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60193
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1003775 n_nop=971613 n_act=845 n_pre=829 n_req=7622 n_rd=19496 n_write=10992 bw_util=0.06075
n_activity=98112 dram_eff=0.6215
bk0: 1312a 976834i bk1: 1312a 976849i bk2: 1284a 977785i bk3: 1284a 977353i bk4: 1216a 979536i bk5: 1216a 979858i bk6: 1144a 979982i bk7: 1144a 979368i bk8: 1164a 979845i bk9: 1164a 979450i bk10: 1144a 980323i bk11: 1144a 980723i bk12: 1192a 977816i bk13: 1192a 978292i bk14: 1292a 976888i bk15: 1292a 976532i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60629
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1003775 n_nop=971519 n_act=884 n_pre=868 n_req=7626 n_rd=19496 n_write=11008 bw_util=0.06078
n_activity=97610 dram_eff=0.625
bk0: 1308a 976013i bk1: 1304a 976038i bk2: 1288a 977156i bk3: 1288a 977390i bk4: 1216a 980097i bk5: 1212a 979075i bk6: 1144a 978825i bk7: 1144a 979389i bk8: 1152a 979802i bk9: 1152a 980275i bk10: 1164a 979033i bk11: 1164a 979082i bk12: 1192a 977736i bk13: 1192a 978891i bk14: 1288a 975998i bk15: 1288a 976305i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60404
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1003775 n_nop=971569 n_act=871 n_pre=855 n_req=7620 n_rd=19488 n_write=10992 bw_util=0.06073
n_activity=98393 dram_eff=0.6196
bk0: 1308a 976843i bk1: 1308a 976838i bk2: 1288a 977625i bk3: 1288a 977434i bk4: 1204a 980023i bk5: 1204a 980347i bk6: 1144a 979232i bk7: 1144a 979317i bk8: 1152a 979620i bk9: 1152a 980779i bk10: 1164a 979750i bk11: 1164a 979519i bk12: 1192a 979443i bk13: 1192a 978356i bk14: 1292a 976604i bk15: 1292a 976494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60207
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1003775 n_nop=971583 n_act=862 n_pre=846 n_req=7621 n_rd=19492 n_write=10992 bw_util=0.06074
n_activity=97632 dram_eff=0.6245
bk0: 1328a 975464i bk1: 1324a 975627i bk2: 1292a 977614i bk3: 1292a 977287i bk4: 1208a 980267i bk5: 1208a 979861i bk6: 1136a 979039i bk7: 1136a 979171i bk8: 1156a 979257i bk9: 1156a 980196i bk10: 1164a 978704i bk11: 1164a 979574i bk12: 1192a 977622i bk13: 1192a 977301i bk14: 1272a 976850i bk15: 1272a 977036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60178
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1003775 n_nop=971567 n_act=848 n_pre=832 n_req=7632 n_rd=19520 n_write=11008 bw_util=0.06083
n_activity=98539 dram_eff=0.6196
bk0: 1328a 976447i bk1: 1328a 976355i bk2: 1284a 977335i bk3: 1284a 977095i bk4: 1208a 979798i bk5: 1208a 980439i bk6: 1140a 980056i bk7: 1140a 979772i bk8: 1156a 980200i bk9: 1156a 980330i bk10: 1152a 979977i bk11: 1152a 980456i bk12: 1212a 977511i bk13: 1212a 976650i bk14: 1280a 977775i bk15: 1280a 977896i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60313

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4282, Miss = 2442, Miss_rate = 0.570, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[1]: Access = 4252, Miss = 2441, Miss_rate = 0.574, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[2]: Access = 4254, Miss = 2439, Miss_rate = 0.573, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 4228, Miss = 2437, Miss_rate = 0.576, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[4]: Access = 4230, Miss = 2440, Miss_rate = 0.577, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 4229, Miss = 2439, Miss_rate = 0.577, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 4225, Miss = 2438, Miss_rate = 0.577, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 4225, Miss = 2436, Miss_rate = 0.577, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 4257, Miss = 2442, Miss_rate = 0.574, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[9]: Access = 4258, Miss = 2441, Miss_rate = 0.573, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[10]: Access = 4256, Miss = 2440, Miss_rate = 0.573, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[11]: Access = 4254, Miss = 2438, Miss_rate = 0.573, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[12]: Access = 4252, Miss = 2437, Miss_rate = 0.573, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[13]: Access = 4254, Miss = 2437, Miss_rate = 0.573, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[14]: Access = 4260, Miss = 2438, Miss_rate = 0.572, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[15]: Access = 4260, Miss = 2436, Miss_rate = 0.572, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[16]: Access = 4255, Miss = 2436, Miss_rate = 0.573, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[17]: Access = 4253, Miss = 2436, Miss_rate = 0.573, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[18]: Access = 4253, Miss = 2437, Miss_rate = 0.573, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[19]: Access = 4255, Miss = 2436, Miss_rate = 0.573, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[20]: Access = 4260, Miss = 2440, Miss_rate = 0.573, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[21]: Access = 4260, Miss = 2440, Miss_rate = 0.573, Pending_hits = 31, Reservation_fails = 0
L2_total_cache_accesses = 93512
L2_total_cache_misses = 53646
L2_total_cache_miss_rate = 0.5737
L2_total_cache_pending_hits = 470
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39304
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 76
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 62768
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30240
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=301184
icnt_total_pkts_simt_to_mem=214472
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.49927
	minimum = 6
	maximum = 52
Network latency average = 8.38583
	minimum = 6
	maximum = 47
Slowest packet = 94853
Flit latency average = 6.80115
	minimum = 6
	maximum = 43
Slowest flit = 264476
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0241078
	minimum = 0.0190772 (at node 0)
	maximum = 0.0286159 (at node 11)
Accepted packet rate average = 0.0241078
	minimum = 0.0190772 (at node 0)
	maximum = 0.0286159 (at node 11)
Injected flit rate average = 0.0664448
	minimum = 0.0439606 (at node 0)
	maximum = 0.0880767 (at node 42)
Accepted flit rate average= 0.0664448
	minimum = 0.0611716 (at node 0)
	maximum = 0.0917574 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.0496 (2 samples)
	minimum = 6 (2 samples)
	maximum = 702.5 (2 samples)
Network latency average = 15.8219 (2 samples)
	minimum = 6 (2 samples)
	maximum = 688.5 (2 samples)
Flit latency average = 17.6884 (2 samples)
	minimum = 6 (2 samples)
	maximum = 684.5 (2 samples)
Fragmentation average = 0.8054 (2 samples)
	minimum = 0 (2 samples)
	maximum = 617.5 (2 samples)
Injected packet rate average = 0.0129903 (2 samples)
	minimum = 0.0102807 (2 samples)
	maximum = 0.0154165 (2 samples)
Accepted packet rate average = 0.0129903 (2 samples)
	minimum = 0.0102807 (2 samples)
	maximum = 0.0154165 (2 samples)
Injected flit rate average = 0.0358052 (2 samples)
	minimum = 0.0236785 (2 samples)
	maximum = 0.0475289 (2 samples)
Accepted flit rate average = 0.0358052 (2 samples)
	minimum = 0.0329802 (2 samples)
	maximum = 0.0494484 (2 samples)
Injected packet size average = 2.7563 (2 samples)
Accepted packet size average = 2.7563 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 25 min, 58 sec (1558 sec)
gpgpu_simulation_rate = 37033 (inst/sec)
gpgpu_simulation_rate = 632 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 3: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 3 
gpu_sim_cycle = 38895
gpu_sim_insn = 28848876
gpu_ipc =     741.7117
gpu_tot_sim_cycle = 1245925
gpu_tot_sim_insn = 86546628
gpu_tot_ipc =      69.4638
gpu_tot_issued_cta = 192
max_total_param_size = 0
gpu_stall_dramfull = 142673
gpu_stall_icnt2sh    = 6219
partiton_reqs_in_parallel = 855690
partiton_reqs_in_parallel_total    = 11750087
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.1176
partiton_reqs_in_parallel_util = 855690
partiton_reqs_in_parallel_util_total    = 11750087
gpu_sim_cycle_parition_util = 38895
gpu_tot_sim_cycle_parition_util    = 540087
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7723
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 93512
L2_BW  =     113.3265 GB/Sec
L2_BW_total  =      10.6517 GB/Sec
gpu_total_sim_rate=49258

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1737684
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0024
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5376
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.3036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3744
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1733452
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5376
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1737684
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
14498, 13940, 13958, 14476, 14495, 13949, 13956, 14458, 
gpgpu_n_tot_thrd_icount = 99958272
gpgpu_n_tot_w_icount = 3123696
gpgpu_n_stall_shd_mem = 291301
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 94152
gpgpu_n_mem_write_global = 45360
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2298624
gpgpu_n_store_insn = 1428840
gpgpu_n_shmem_insn = 9465864
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 172032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 45
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 289812
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:94592	W0_Idle:12493315	W0_Scoreboard:16912821	W1:181440	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1224540	W32:1717716
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 753216 {8:94152,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6168960 {136:45360,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10627392 {40:22680,136:71472,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 362880 {8:45360,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1904 
maxdqlatency = 0 
maxmflatency = 243427 
averagemflatency = 26079 
max_icnt2mem_latency = 242208 
max_icnt2sh_latency = 1245924 
mrq_lat_table:51934 	8977 	5309 	10488 	12454 	10352 	8254 	8063 	9509 	4637 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	97306 	26561 	41 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	120379 	3961 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	79175 	14513 	492 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	15120 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	231 	5 	0 	0 	0 	0 	0 	0 	0 	0 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    243698    244705    245324    246865    245421    246863    248521    248600    249615    250165    243671    244404    243669    244330    243680    244335 
dram[1]:    243696    244697    245329    246919    245408    246926    248468    248555    249606    250131    243669    244389    243671    244337    243683    244385 
dram[2]:    243699    244709    245325    246867    245400    246875    248546    249069    249631    250161    243669    244391    243670    244332    243683    244340 
dram[3]:    243698    244702    245331    246917    245430    246938    248497    249009    249627    250145    243669    244392    243670    244332    243685    244387 
dram[4]:    243697    244707    245327    246868    245407    246872    248453    249063    249644    250159    243669    244397    243670    244339    243456    243813 
dram[5]:    243700    244700    245332    246923    245415    246928    248500    248998    249608    250149    243671    244395    243669    244325    242792    243165 
dram[6]:    243696    244702    245329    246882    245430    246849    248451    249076    249607    250144    243669    244401    243671    244335    243682    244346 
dram[7]:    243698    244706    245334    246931    245439    246942    248503    249005    249606    250172    243670    244408    243669    244327    243687    244391 
dram[8]:    243698    244702    245326    246932    245415    245727    248457    249071    249609    250140    243671    244402    243669    244340    243689    244398 
dram[9]:    243704    244705    245336    246855    245418    245730    248492    248987    249610    250156    243669    244402    243670    244326    243677    244358 
dram[10]:    243693    244696    245328    246914    245414    247022    248454    249082    249613    250133    243669    244387    243670    244344    243684    244401 
average row accesses per activate:
dram[0]: 10.337663 10.890411 10.527027 10.971831 11.343750  9.945206 12.666667 12.000000 11.813560 10.723077  9.842857 10.283582 13.000000 12.573771 11.536232 11.536232 
dram[1]: 11.865672 12.045455 10.555555 11.014493 11.074627 11.059702 11.229508 10.873015 12.245614 12.245614 10.920635 10.424242 12.590164 12.190476 10.756757 10.063292 
dram[2]: 10.972973 10.684211 10.297297  9.525000 13.250000 11.967742 11.982456 10.348485 11.459017 10.417911 10.750000 10.424242 14.222222 12.800000 10.129870 10.129870 
dram[3]: 12.119403 12.671875 11.707692 11.191176  9.893333 10.436620 12.214286 12.214286 10.937500 10.769231 11.213115 12.436363 13.241380 13.241380 10.985915  9.750000 
dram[4]: 11.123287 10.545455 10.569445 10.569445 12.586206 11.230769 12.280702 12.962963 12.500000 11.274194 11.245902  9.661972 13.696428 12.174603 11.014085  9.898734 
dram[5]: 11.211267 11.197183 11.042857 11.712121 10.281691 10.720589 12.981482 12.517858 10.115942 10.575758 10.888889 11.827586 13.000000 11.621212 11.171429 10.289474 
dram[6]: 10.904110 10.473684 11.057143 10.459459 11.709678 11.709678 13.245283 12.315789 12.228070 11.426229 11.433333 10.238806 12.096774 11.718750 11.097222 10.113924 
dram[7]: 10.743243 10.179487 10.915493 10.763889 10.083333 10.507246 12.535714 12.535714  9.397261  9.527778 10.492537 10.338235 12.295082 10.869565 12.276923 11.239436 
dram[8]: 10.890411  9.814815 10.915493 10.616438 11.061539 11.412699 13.764706 12.103448 11.245902  9.942029 11.915255 11.524590 11.718750 11.363636  9.987500  9.743902 
dram[9]: 11.436620 10.813334 11.085714 10.486486 10.588235 10.746268 13.461538 12.500000  9.661972 10.553846 10.492537 10.984375 12.096774 11.718750 10.567568 10.567568 
dram[10]: 12.303030 11.436620 10.320000 10.320000 10.909091 11.612904 12.745455 12.298245 11.433333 10.718750 11.344262 11.161290 12.783334 13.000000  9.445783 10.315789 
average row locality = 130510/11666 = 11.187211
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       517       516       507       507       480       480       453       453       457       457       451       451       495       495       513       513 
dram[1]:       516       516       497       497       487       486       454       454       458       458       450       450       496       496       513       512 
dram[2]:       524       524       499       499       487       487       452       452       459       458       450       450       496       496       505       505 
dram[3]:       524       523       498       498       487       486       453       453       460       460       447       447       496       496       505       505 
dram[4]:       524       524       498       498       482       482       460       460       460       459       449       449       495       495       507       507 
dram[5]:       517       516       503       503       482       481       461       461       458       458       449       449       495       495       507       507 
dram[6]:       517       517       504       504       478       478       462       462       457       457       449       449       487       487       515       515 
dram[7]:       516       515       505       505       478       477       462       462       452       452       457       457       487       487       514       514 
dram[8]:       516       516       505       505       474       474       462       462       452       452       457       457       487       487       515       515 
dram[9]:       524       523       506       506       475       475       460       460       452       452       457       457       487       487       507       507 
dram[10]:       524       524       504       504       475       475       461       461       452       452       452       452       495       495       509       509 
total reads: 85150
bank skew: 524/447 = 1.17
chip skew: 7749/7735 = 1.00
number of total write accesses:
dram[0]:       279       279       272       272       246       246       231       231       240       240       238       238       272       272       283       283 
dram[1]:       279       279       263       263       255       255       231       231       240       240       238       238       272       272       283       283 
dram[2]:       288       288       263       263       255       255       231       231       240       240       238       238       272       272       275       275 
dram[3]:       288       288       263       263       255       255       231       231       240       240       237       237       272       272       275       275 
dram[4]:       288       288       263       263       248       248       240       240       240       240       237       237       272       272       275       275 
dram[5]:       279       279       270       270       248       248       240       240       240       240       237       237       272       272       275       275 
dram[6]:       279       279       270       270       248       248       240       240       240       240       237       237       263       263       284       284 
dram[7]:       279       279       270       270       248       248       240       240       234       234       246       246       263       263       284       284 
dram[8]:       279       279       270       270       245       245       240       240       234       234       246       246       263       263       284       284 
dram[9]:       288       288       270       270       245       245       240       240       234       234       246       246       263       263       275       275 
dram[10]:       288       288       270       270       245       245       240       240       234       234       240       240       272       272       275       275 
total reads: 45360
bank skew: 288/231 = 1.25
chip skew: 4128/4122 = 1.00
average mf latency per bank:
dram[0]:      30790     27124     26272     26230     24759     24717     26195     26159     26648     26612     27655     26901     34253     29127     32934     28015
dram[1]:      30816     27138     26021     25991     25179     25186     26148     26121     26610     26585     28043     26946     34192     29086     32927     28045
dram[2]:      31021     27404     25950     25912     25179     25145     26223     26185     26575     26574     28039     26942     34203     29090     32697     27678
dram[3]:      31030     27446     25981     25945     25185     25186     26182     26148     26533     26489     28226     27122     34196     29084     32696     27671
dram[4]:      31026     27405     25982     25943     24958     24929     26591     26555     26539     26538     28133     27027     34247     29128     32610     27607
dram[5]:      30766     27103     26186     26151     24954     24954     26553     26516     26609     26573     28146     27035     34238     29115     32611     27604
dram[6]:      30765     27064     26155     26120     25096     25062     26521     26483     26650     26617     28132     27030     34088     28854     32815     27917
dram[7]:      30487     27131     26126     26090     25080     25092     26518     26480     26396     26363     28446     27375     34077     28843     32859     27950
dram[8]:      30493     27102     26123     26084     25012     24978     26519     26479     26396     26363     28451     27374     34071     28844     32810     27917
dram[9]:      30724     27441     26088     26055     24959     24926     26596     26564     26389     26354     28456     27377     34082     28853     32631     27632
dram[10]:      30721     27398     26160     26118     24974     24935     26551     26511     26401     26357     28236     27129     34232     29121     32556     27562
maximum mf latency per bank:
dram[0]:     242499    240999    240875    240596    240877    240395    239846    240616    239355    239136    242396    240822    243427    241951    242621    241544
dram[1]:     242488    241014    240781    240660    240479    240201    239657    239636    239426    239060    242389    240843    243313    241978    242530    241360
dram[2]:     242500    240852    240870    240607    240606    240330    239741    240666    239298    239195    242391    240905    243302    241826    242477    241000
dram[3]:     242491    241073    240740    240605    240483    240290    239932    239467    239340    238884    242503    241027    243305    241972    242512    241100
dram[4]:     242492    240918    240906    240522    240842    240542    239851    239540    239232    239114    242394    241070    243240    241868    242482    241023
dram[5]:     242507    240751    240718    240623    240448    240272    239986    239650    239338    238983    242505    241010    243268    242085    242511    241267
dram[6]:     242496    240762    240854    240411    240853    240423    239870    239660    239325    239120    242386    241064    243212    241934    242487    241239
dram[7]:     242514    240670    240591    240533    240555    240359    240014    239654    239312    239021    242446    241033    243322    241941    242682    241466
dram[8]:     242492    240824    240729    240343    240616    240218    239897    239654    239303    239560    242430    241073    243245    242066    242494    241209
dram[9]:     242502    240824    240809    240519    240600    240004    239982    239663    239234    239062    242406    241042    243247    242053    242534    241400
dram[10]:     242494    240802    240753    240609    240426    240180    239889    239650    239439    240321    242392    241091    243378    242063    242487    241185
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1075996 n_nop=1026418 n_act=1063 n_pre=1047 n_req=11867 n_rd=30980 n_write=16488 bw_util=0.08823
n_activity=153103 dram_eff=0.6201
bk0: 2068a 1041888i bk1: 2064a 1042121i bk2: 2028a 1042713i bk3: 2028a 1043125i bk4: 1920a 1047218i bk5: 1920a 1047163i bk6: 1812a 1046674i bk7: 1812a 1046657i bk8: 1828a 1045849i bk9: 1828a 1045925i bk10: 1804a 1045619i bk11: 1804a 1046954i bk12: 1980a 1041571i bk13: 1980a 1042131i bk14: 2052a 1041116i bk15: 2052a 1041365i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63178
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7ff58b74e050 :  mf: uid=1929376, sid19:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (1245924), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1075996 n_nop=1026462 n_act=1052 n_pre=1036 n_req=11862 n_rd=30958 n_write=16488 bw_util=0.08819
n_activity=154014 dram_eff=0.6161
bk0: 2064a 1042677i bk1: 2064a 1043344i bk2: 1988a 1044201i bk3: 1986a 1043585i bk4: 1948a 1045159i bk5: 1944a 1045449i bk6: 1816a 1047238i bk7: 1816a 1047374i bk8: 1832a 1046091i bk9: 1832a 1045823i bk10: 1800a 1047023i bk11: 1800a 1047798i bk12: 1984a 1042455i bk13: 1984a 1043029i bk14: 2052a 1041339i bk15: 2048a 1041470i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63655
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1075996 n_nop=1026402 n_act=1071 n_pre=1055 n_req=11867 n_rd=30972 n_write=16496 bw_util=0.08823
n_activity=153305 dram_eff=0.6193
bk0: 2096a 1041661i bk1: 2096a 1041310i bk2: 1996a 1042496i bk3: 1996a 1043450i bk4: 1948a 1045673i bk5: 1948a 1045590i bk6: 1808a 1047163i bk7: 1808a 1046964i bk8: 1836a 1045762i bk9: 1832a 1045608i bk10: 1800a 1045739i bk11: 1800a 1046651i bk12: 1984a 1041722i bk13: 1984a 1042154i bk14: 2020a 1042102i bk15: 2020a 1042708i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6273
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1075996 n_nop=1026504 n_act=1034 n_pre=1018 n_req=11860 n_rd=30952 n_write=16488 bw_util=0.08818
n_activity=153764 dram_eff=0.617
bk0: 2096a 1041177i bk1: 2092a 1042002i bk2: 1992a 1043268i bk3: 1992a 1043358i bk4: 1948a 1044992i bk5: 1944a 1044922i bk6: 1812a 1047761i bk7: 1812a 1047911i bk8: 1840a 1045481i bk9: 1840a 1046443i bk10: 1788a 1046869i bk11: 1788a 1047022i bk12: 1984a 1041844i bk13: 1984a 1042145i bk14: 2020a 1041586i bk15: 2020a 1041083i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63946
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1075996 n_nop=1026418 n_act=1047 n_pre=1031 n_req=11875 n_rd=30996 n_write=16504 bw_util=0.08829
n_activity=153223 dram_eff=0.62
bk0: 2096a 1042501i bk1: 2096a 1042101i bk2: 1992a 1043753i bk3: 1992a 1044309i bk4: 1928a 1046368i bk5: 1928a 1045417i bk6: 1840a 1045304i bk7: 1840a 1046293i bk8: 1840a 1045928i bk9: 1836a 1045171i bk10: 1796a 1046444i bk11: 1796a 1047327i bk12: 1980a 1041704i bk13: 1980a 1042467i bk14: 2028a 1042433i bk15: 2028a 1041213i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63227
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1075996 n_nop=1026448 n_act=1054 n_pre=1038 n_req=11864 n_rd=30968 n_write=16488 bw_util=0.08821
n_activity=153983 dram_eff=0.6164
bk0: 2068a 1041328i bk1: 2064a 1042451i bk2: 2012a 1043414i bk3: 2012a 1042752i bk4: 1928a 1045672i bk5: 1924a 1045878i bk6: 1844a 1045384i bk7: 1844a 1045829i bk8: 1832a 1045194i bk9: 1832a 1045890i bk10: 1796a 1046287i bk11: 1796a 1046930i bk12: 1980a 1041949i bk13: 1980a 1042124i bk14: 2028a 1041898i bk15: 2028a 1042587i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63477
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1075996 n_nop=1026474 n_act=1049 n_pre=1033 n_req=11860 n_rd=30952 n_write=16488 bw_util=0.08818
n_activity=153650 dram_eff=0.6175
bk0: 2068a 1042053i bk1: 2068a 1042590i bk2: 2016a 1043638i bk3: 2016a 1043417i bk4: 1912a 1045869i bk5: 1912a 1046165i bk6: 1848a 1045872i bk7: 1848a 1045724i bk8: 1828a 1046267i bk9: 1828a 1045953i bk10: 1796a 1046917i bk11: 1796a 1047418i bk12: 1948a 1043117i bk13: 1948a 1044656i bk14: 2060a 1042404i bk15: 2060a 1041502i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64915
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1075996 n_nop=1026352 n_act=1094 n_pre=1078 n_req=11868 n_rd=30960 n_write=16512 bw_util=0.08824
n_activity=153438 dram_eff=0.6188
bk0: 2064a 1041442i bk1: 2060a 1041960i bk2: 2020a 1043079i bk3: 2020a 1043502i bk4: 1912a 1046779i bk5: 1908a 1045660i bk6: 1848a 1045012i bk7: 1848a 1046022i bk8: 1808a 1046141i bk9: 1808a 1046931i bk10: 1828a 1045448i bk11: 1828a 1045562i bk12: 1948a 1043144i bk13: 1948a 1044888i bk14: 2056a 1041210i bk15: 2056a 1041633i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63832
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1075996 n_nop=1026426 n_act=1077 n_pre=1061 n_req=11858 n_rd=30944 n_write=16488 bw_util=0.08816
n_activity=154295 dram_eff=0.6148
bk0: 2064a 1042107i bk1: 2064a 1043030i bk2: 2020a 1043667i bk3: 2020a 1043659i bk4: 1896a 1046731i bk5: 1896a 1047332i bk6: 1848a 1045366i bk7: 1848a 1045665i bk8: 1808a 1046169i bk9: 1808a 1047203i bk10: 1828a 1046153i bk11: 1828a 1046292i bk12: 1948a 1044678i bk13: 1948a 1044049i bk14: 2060a 1041782i bk15: 2060a 1041734i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63386
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1075996 n_nop=1026436 n_act=1074 n_pre=1058 n_req=11857 n_rd=30940 n_write=16488 bw_util=0.08816
n_activity=153501 dram_eff=0.618
bk0: 2096a 1040558i bk1: 2092a 1041425i bk2: 2024a 1043784i bk3: 2024a 1043520i bk4: 1900a 1046966i bk5: 1900a 1046417i bk6: 1840a 1045168i bk7: 1840a 1045551i bk8: 1808a 1045719i bk9: 1808a 1046523i bk10: 1828a 1044902i bk11: 1828a 1046005i bk12: 1948a 1043012i bk13: 1948a 1043030i bk14: 2028a 1042064i bk15: 2028a 1042823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63713
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1075996 n_nop=1026420 n_act=1052 n_pre=1036 n_req=11872 n_rd=30976 n_write=16512 bw_util=0.08827
n_activity=154059 dram_eff=0.6165
bk0: 2096a 1041826i bk1: 2096a 1042041i bk2: 2016a 1043076i bk3: 2016a 1043204i bk4: 1900a 1046475i bk5: 1900a 1046846i bk6: 1844a 1046224i bk7: 1844a 1046432i bk8: 1808a 1046426i bk9: 1808a 1047076i bk10: 1808a 1046450i bk11: 1808a 1047045i bk12: 1980a 1042716i bk13: 1980a 1042080i bk14: 2036a 1043141i bk15: 2036a 1043225i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63225

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6395, Miss = 3873, Miss_rate = 0.606, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[1]: Access = 6364, Miss = 3872, Miss_rate = 0.608, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[2]: Access = 6367, Miss = 3871, Miss_rate = 0.608, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[3]: Access = 6342, Miss = 3869, Miss_rate = 0.610, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[4]: Access = 6345, Miss = 3872, Miss_rate = 0.610, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[5]: Access = 6344, Miss = 3871, Miss_rate = 0.610, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 6338, Miss = 3870, Miss_rate = 0.611, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 6337, Miss = 3868, Miss_rate = 0.610, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[8]: Access = 6371, Miss = 3875, Miss_rate = 0.608, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[9]: Access = 6373, Miss = 3874, Miss_rate = 0.608, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[10]: Access = 6370, Miss = 3872, Miss_rate = 0.608, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[11]: Access = 6367, Miss = 3870, Miss_rate = 0.608, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[12]: Access = 6364, Miss = 3869, Miss_rate = 0.608, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[13]: Access = 6367, Miss = 3869, Miss_rate = 0.608, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[14]: Access = 6376, Miss = 3871, Miss_rate = 0.607, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[15]: Access = 6376, Miss = 3869, Miss_rate = 0.607, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[16]: Access = 6369, Miss = 3868, Miss_rate = 0.607, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[17]: Access = 6366, Miss = 3868, Miss_rate = 0.608, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[18]: Access = 6365, Miss = 3868, Miss_rate = 0.608, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[19]: Access = 6368, Miss = 3867, Miss_rate = 0.607, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[20]: Access = 6376, Miss = 3872, Miss_rate = 0.607, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[21]: Access = 6376, Miss = 3872, Miss_rate = 0.607, Pending_hits = 35, Reservation_fails = 0
L2_total_cache_accesses = 140016
L2_total_cache_misses = 85150
L2_total_cache_miss_rate = 0.6081
L2_total_cache_pending_hits = 537
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54237
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 143
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39772
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 45360
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 94152
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 45360
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.027

icnt_total_pkts_mem_to_simt=450544
icnt_total_pkts_simt_to_mem=321456
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58415
	minimum = 6
	maximum = 44
Network latency average = 8.4525
	minimum = 6
	maximum = 44
Slowest packet = 187924
Flit latency average = 6.92182
	minimum = 6
	maximum = 40
Slowest flit = 518088
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239132
	minimum = 0.0189232 (at node 0)
	maximum = 0.0283848 (at node 19)
Accepted packet rate average = 0.0239132
	minimum = 0.0189232 (at node 0)
	maximum = 0.0283848 (at node 19)
Injected flit rate average = 0.0659084
	minimum = 0.0436057 (at node 0)
	maximum = 0.0873657 (at node 42)
Accepted flit rate average= 0.0659084
	minimum = 0.0606777 (at node 0)
	maximum = 0.0910166 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.5611 (3 samples)
	minimum = 6 (3 samples)
	maximum = 483 (3 samples)
Network latency average = 13.3654 (3 samples)
	minimum = 6 (3 samples)
	maximum = 473.667 (3 samples)
Flit latency average = 14.0996 (3 samples)
	minimum = 6 (3 samples)
	maximum = 469.667 (3 samples)
Fragmentation average = 0.536933 (3 samples)
	minimum = 0 (3 samples)
	maximum = 411.667 (3 samples)
Injected packet rate average = 0.0166313 (3 samples)
	minimum = 0.0131615 (3 samples)
	maximum = 0.0197393 (3 samples)
Accepted packet rate average = 0.0166313 (3 samples)
	minimum = 0.0131615 (3 samples)
	maximum = 0.0197393 (3 samples)
Injected flit rate average = 0.0458396 (3 samples)
	minimum = 0.0303209 (3 samples)
	maximum = 0.0608078 (3 samples)
Accepted flit rate average = 0.0458396 (3 samples)
	minimum = 0.0422127 (3 samples)
	maximum = 0.0633045 (3 samples)
Injected packet size average = 2.75623 (3 samples)
Accepted packet size average = 2.75623 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 29 min, 17 sec (1757 sec)
gpgpu_simulation_rate = 49258 (inst/sec)
gpgpu_simulation_rate = 709 (cycle/sec)
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 4: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 4 
gpu_sim_cycle = 39346
gpu_sim_insn = 28848876
gpu_ipc =     733.2099
gpu_tot_sim_cycle = 1507421
gpu_tot_sim_insn = 115395504
gpu_tot_ipc =      76.5516
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 142673
gpu_stall_icnt2sh    = 6487
partiton_reqs_in_parallel = 865612
partiton_reqs_in_parallel_total    = 12605777
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.9367
partiton_reqs_in_parallel_util = 865612
partiton_reqs_in_parallel_util_total    = 12605777
gpu_sim_cycle_parition_util = 39346
gpu_tot_sim_cycle_parition_util    = 578982
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7868
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 140016
L2_BW  =     112.0275 GB/Sec
L2_BW_total  =      11.7281 GB/Sec
gpu_total_sim_rate=59482

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2316912
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0018
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 7168
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.2277
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5536
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2312680
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7168
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2316912
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
19326, 18573, 18606, 19290, 19323, 18582, 18604, 19270, 4835, 4641, 4657, 4822, 
gpgpu_n_tot_thrd_icount = 133277696
gpgpu_n_tot_w_icount = 4164928
gpgpu_n_stall_shd_mem = 291342
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 125536
gpgpu_n_mem_write_global = 60480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3064832
gpgpu_n_store_insn = 1905120
gpgpu_n_shmem_insn = 12621152
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 86
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 289812
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:124309	W0_Idle:12508763	W0_Scoreboard:18055518	W1:241920	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1632720	W32:2290288
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1004288 {8:125536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8225280 {136:60480,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14169856 {40:30240,136:95296,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 483840 {8:60480,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1904 
maxdqlatency = 0 
maxmflatency = 243427 
averagemflatency = 19616 
max_icnt2mem_latency = 242208 
max_icnt2sh_latency = 1507420 
mrq_lat_table:70063 	11312 	7333 	15965 	19581 	16338 	11988 	9846 	9538 	4637 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	125183 	45171 	58 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	164587 	6241 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	105672 	19353 	539 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	30240 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	307 	7 	0 	0 	0 	0 	0 	0 	0 	0 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    243698    244705    245324    246865    245421    246863    248521    248600    249615    250165    243671    244404    243669    244330    243680    244335 
dram[1]:    243696    244697    245329    246919    245408    246926    248468    248555    249606    250131    243669    244389    243671    244337    243683    244385 
dram[2]:    243699    244709    245325    246867    245400    246875    248546    249069    249631    250161    243669    244391    243670    244332    243683    244340 
dram[3]:    243698    244702    245331    246917    245430    246938    248497    249009    249627    250145    243669    244392    243670    244332    243685    244387 
dram[4]:    243697    244707    245327    246868    245407    246872    248453    249063    249644    250159    243669    244397    243670    244339    243456    243813 
dram[5]:    243700    244700    245332    246923    245415    246928    248500    248998    249608    250149    243671    244395    243669    244325    242792    243165 
dram[6]:    243696    244702    245329    246882    245430    246849    248451    249076    249607    250144    243669    244401    243671    244335    243682    244346 
dram[7]:    243698    244706    245334    246931    245439    246942    248503    249005    249606    250172    243670    244408    243669    244327    243687    244391 
dram[8]:    243698    244702    245326    246932    245415    245727    248457    249071    249609    250140    243671    244402    243669    244340    243689    244398 
dram[9]:    243704    244705    245336    246855    245418    245730    248492    248987    249610    250156    243669    244402    243670    244326    243677    244358 
dram[10]:    243693    244696    245328    246914    245414    247022    248454    249082    249613    250133    243669    244387    243670    244344    243684    244401 
average row accesses per activate:
dram[0]:  7.985185  8.221375  9.359649  9.278261  8.375000  7.556391  9.765958  9.272727  9.194175  8.531531  7.907563  7.974576 10.230000 10.230000  8.731708  8.198473 
dram[1]:  9.702703  9.127119  8.540983  8.471544  8.216000  7.714286  9.881721  8.922330 10.417583 10.193548  8.392858  7.899159  8.827586  8.982456  8.661290  8.067669 
dram[2]:  8.333333  7.971014  9.321428  8.847458  9.008772  8.150794  8.902913  8.187500  9.585858  8.540541  8.318584  8.173913 10.556701 10.138614  8.170543  7.693430 
dram[3]:  9.565217  9.474138  8.764706  8.411290  7.496350  7.600000 10.200000  9.367347  9.313725  9.047619  8.980769  9.530612 10.343434  9.752381  8.710744  7.865672 
dram[4]:  9.090909  8.661417  9.657408  9.312500  8.550847  7.821705  8.952381  9.215686  9.693877  8.952830  9.000000  8.357142  9.932039  9.300000  8.314960  7.708029 
dram[5]:  8.909091  8.348837  8.420635  8.556452  7.944882  7.522388 10.455556 10.010638  8.540541  8.464286  8.357142  8.587156 10.656250  9.385321  8.800000  8.380953 
dram[6]:  9.373913  8.836065  9.654546  9.155172  7.723077  7.843750  9.711340  8.803739  9.968421  9.194175  8.914286  8.068966  9.009009  9.009009  8.300000  7.652482 
dram[7]:  8.547619  8.151515  8.642277  8.572580  8.366667  8.024000 10.704545 10.704545  7.965812  8.175439  8.267241  7.925620 10.416667  9.433962  9.213675  8.105263 
dram[8]:  9.205129  7.977778  9.407080  9.243478  7.960000  7.834646 10.129032  9.057693  9.608248  8.876190  9.221154  8.879630  8.849558  9.009009  7.933824  7.493055 
dram[9]:  8.800000  8.263158  9.016949  8.580646  8.736842  8.097561 10.217391  9.591837  7.840336  8.113044  8.718182  8.486726 10.309278  9.708738  8.516129  8.000000 
dram[10]:  9.649123  8.943089  8.362205  8.496000  8.163935  8.300000 10.340659  9.316832  9.330000  8.971154  9.254902  8.822430  8.743589  8.669492  8.076336  8.265625 
average row locality = 177134/20194 = 8.771615
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       706       705       699       699       667       667       610       610       627       627       625       625       671       671       700       700 
dram[1]:       705       705       686       686       677       676       611       611       628       628       624       624       672       672       700       699 
dram[2]:       716       716       688       688       677       677       609       609       629       628       624       624       672       672       690       690 
dram[3]:       716       715       687       687       677       676       610       610       630       630       620       620       672       672       690       690 
dram[4]:       716       716       687       687       669       669       620       620       630       629       622       622       671       671       692       692 
dram[5]:       706       705       695       695       669       668       621       621       628       628       622       622       671       671       692       692 
dram[6]:       706       706       696       696       664       664       622       622       627       627       622       622       660       660       703       703 
dram[7]:       705       704       697       697       664       663       622       622       620       620       633       633       660       660       702       702 
dram[8]:       705       705       697       697       659       659       622       622       620       620       633       633       660       660       703       703 
dram[9]:       716       715       698       698       660       660       620       620       621       621       633       633       660       660       692       692 
dram[10]:       716       716       696       696       660       660       621       621       621       621       626       626       671       671       694       694 
total reads: 116654
bank skew: 716/609 = 1.18
chip skew: 10613/10598 = 1.00
number of total write accesses:
dram[0]:       372       372       368       368       338       338       308       308       320       320       316       316       352       352       374       374 
dram[1]:       372       372       356       356       350       350       308       308       320       320       316       316       352       352       374       374 
dram[2]:       384       384       356       356       350       350       308       308       320       320       316       316       352       352       364       364 
dram[3]:       384       384       356       356       350       350       308       308       320       320       314       314       352       352       364       364 
dram[4]:       384       384       356       356       340       340       320       320       320       320       314       314       352       352       364       364 
dram[5]:       372       372       366       366       340       340       320       320       320       320       314       314       352       352       364       364 
dram[6]:       372       372       366       366       340       340       320       320       320       320       314       314       340       340       376       376 
dram[7]:       372       372       366       366       340       340       320       320       312       312       326       326       340       340       376       376 
dram[8]:       372       372       366       366       336       336       320       320       312       312       326       326       340       340       376       376 
dram[9]:       384       384       366       366       336       336       320       320       312       312       326       326       340       340       364       364 
dram[10]:       384       384       366       366       336       336       320       320       312       312       318       318       352       352       364       364 
total reads: 60480
bank skew: 384/308 = 1.25
chip skew: 5504/5496 = 1.00
average mf latency per bank:
dram[0]:      22795     20081     19241     19209     17945     17914     19576     19547     19673     19645     20311     19757     25742     21897     24468     20822
dram[1]:      22807     20091     19041     19017     18252     18249     19546     19527     19654     19633     20586     19783     25703     21872     24463     20838
dram[2]:      22959     20288     19001     18972     18253     18226     19589     19560     19635     19624     20584     19780     25712     21875     24257     20541
dram[3]:      22966     20312     19017     18990     18256     18249     19565     19539     19612     19577     20732     19923     25706     21872     24256     20536
dram[4]:      22962     20288     19017     18988     18118     18094     19860     19832     19616     19606     20681     19868     25736     21897     24208     20502
dram[5]:      22779     20065     19139     19112     18115     18107     19839     19809     19653     19624     20690     19874     25729     21888     24208     20499
dram[6]:      22777     20043     19123     19095     18207     18182     19821     19792     19675     19649     20680     19871     25625     21699     24358     20731
dram[7]:      22565     20080     19109     19081     18195     18197     19820     19789     19490     19463     20914     20128     25618     21691     24382     20748
dram[8]:      22568     20065     19107     19077     18134     18109     19819     19789     19489     19463     20918     20127     25613     21692     24355     20731
dram[9]:      22739     20310     19087     19062     18103     18078     19864     19838     19463     19435     20922     20129     25621     21700     24223     20520
dram[10]:      22738     20283     19127     19095     18114     18084     19837     19805     19472     19439     20761     19947     25724     21893     24184     20483
maximum mf latency per bank:
dram[0]:     242499    240999    240875    240596    240877    240395    239846    240616    239355    239136    242396    240822    243427    241951    242621    241544
dram[1]:     242488    241014    240781    240660    240479    240201    239657    239636    239426    239060    242389    240843    243313    241978    242530    241360
dram[2]:     242500    240852    240870    240607    240606    240330    239741    240666    239298    239195    242391    240905    243302    241826    242477    241000
dram[3]:     242491    241073    240740    240605    240483    240290    239932    239467    239340    238884    242503    241027    243305    241972    242512    241100
dram[4]:     242492    240918    240906    240522    240842    240542    239851    239540    239232    239114    242394    241070    243240    241868    242482    241023
dram[5]:     242507    240751    240718    240623    240448    240272    239986    239650    239338    238983    242505    241010    243268    242085    242511    241267
dram[6]:     242496    240762    240854    240411    240853    240423    239870    239660    239325    239120    242386    241064    243212    241934    242487    241239
dram[7]:     242514    240670    240591    240533    240555    240359    240014    239654    239312    239021    242446    241033    243322    241941    242682    241466
dram[8]:     242492    240824    240729    240343    240616    240218    239897    239654    239303    239560    242430    241073    243245    242066    242494    241209
dram[9]:     242502    240824    240809    240519    240600    240004    239982    239663    239234    239062    242406    241042    243247    242053    242534    241400
dram[10]:     242494    240802    240753    240609    240426    240180    239889    239650    239439    240321    242392    241091    243378    242063    242487    241185
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1149054 n_nop=1080956 n_act=1847 n_pre=1831 n_req=16105 n_rd=42436 n_write=21984 bw_util=0.1121
n_activity=211401 dram_eff=0.6095
bk0: 2824a 1107370i bk1: 2820a 1107449i bk2: 2796a 1108528i bk3: 2796a 1108980i bk4: 2668a 1113205i bk5: 2668a 1112794i bk6: 2440a 1113474i bk7: 2440a 1113817i bk8: 2508a 1112550i bk9: 2508a 1112692i bk10: 2500a 1111667i bk11: 2500a 1113427i bk12: 2684a 1107954i bk13: 2684a 1108750i bk14: 2800a 1106454i bk15: 2800a 1106553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69829
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1149054 n_nop=1081010 n_act=1830 n_pre=1814 n_req=16100 n_rd=42416 n_write=21984 bw_util=0.1121
n_activity=211930 dram_eff=0.6077
bk0: 2820a 1108177i bk1: 2820a 1109440i bk2: 2744a 1109747i bk3: 2744a 1109435i bk4: 2708a 1110464i bk5: 2704a 1111197i bk6: 2444a 1114140i bk7: 2444a 1114298i bk8: 2512a 1112440i bk9: 2512a 1112644i bk10: 2496a 1113229i bk11: 2496a 1114259i bk12: 2688a 1108664i bk13: 2688a 1109514i bk14: 2800a 1106695i bk15: 2796a 1107025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70042
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1149054 n_nop=1080920 n_act=1857 n_pre=1841 n_req=16109 n_rd=42436 n_write=22000 bw_util=0.1122
n_activity=212038 dram_eff=0.6078
bk0: 2864a 1106956i bk1: 2864a 1106953i bk2: 2752a 1108217i bk3: 2752a 1109844i bk4: 2708a 1111444i bk5: 2708a 1111366i bk6: 2436a 1113866i bk7: 2436a 1113677i bk8: 2516a 1112265i bk9: 2512a 1112874i bk10: 2496a 1112321i bk11: 2496a 1113423i bk12: 2688a 1107922i bk13: 2688a 1108768i bk14: 2760a 1107582i bk15: 2760a 1108414i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69515
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1149054 n_nop=1081074 n_act=1802 n_pre=1786 n_req=16098 n_rd=42408 n_write=21984 bw_util=0.1121
n_activity=211937 dram_eff=0.6077
bk0: 2864a 1106361i bk1: 2860a 1108074i bk2: 2748a 1108991i bk3: 2748a 1109212i bk4: 2708a 1110173i bk5: 2704a 1110443i bk6: 2440a 1114423i bk7: 2440a 1114671i bk8: 2520a 1111893i bk9: 2520a 1113025i bk10: 2480a 1113570i bk11: 2480a 1113599i bk12: 2688a 1107959i bk13: 2688a 1108145i bk14: 2760a 1106859i bk15: 2760a 1106744i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70296
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7ff588fcd270 :  mf: uid=2572019, sid27:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (1507418), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1149054 n_nop=1080980 n_act=1819 n_pre=1803 n_req=16113 n_rd=42452 n_write=22000 bw_util=0.1122
n_activity=211417 dram_eff=0.6097
bk0: 2864a 1107761i bk1: 2864a 1107747i bk2: 2748a 1109733i bk3: 2748a 1110398i bk4: 2676a 1111931i bk5: 2676a 1110877i bk6: 2480a 1111717i bk7: 2480a 1112834i bk8: 2520a 1112612i bk9: 2516a 1111912i bk10: 2488a 1113122i bk11: 2488a 1114068i bk12: 2684a 1107647i bk13: 2684a 1108908i bk14: 2768a 1107805i bk15: 2768a 1106918i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6963
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1149054 n_nop=1080982 n_act=1840 n_pre=1824 n_req=16102 n_rd=42424 n_write=21984 bw_util=0.1121
n_activity=211995 dram_eff=0.6076
bk0: 2824a 1106452i bk1: 2820a 1108233i bk2: 2780a 1109017i bk3: 2780a 1108209i bk4: 2676a 1111335i bk5: 2672a 1111247i bk6: 2484a 1111926i bk7: 2484a 1112686i bk8: 2512a 1111365i bk9: 2512a 1112256i bk10: 2488a 1112664i bk11: 2488a 1113602i bk12: 2684a 1108108i bk13: 2684a 1108242i bk14: 2768a 1107833i bk15: 2768a 1108674i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70292
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1149054 n_nop=1081012 n_act=1837 n_pre=1821 n_req=16096 n_rd=42400 n_write=21984 bw_util=0.1121
n_activity=212171 dram_eff=0.6069
bk0: 2824a 1107398i bk1: 2824a 1108541i bk2: 2784a 1109094i bk3: 2784a 1109720i bk4: 2656a 1111361i bk5: 2656a 1111623i bk6: 2488a 1112290i bk7: 2488a 1112583i bk8: 2508a 1113038i bk9: 2508a 1112602i bk10: 2488a 1113308i bk11: 2488a 1114073i bk12: 2640a 1109438i bk13: 2640a 1111140i bk14: 2812a 1108050i bk15: 2812a 1106765i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71288
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1149054 n_nop=1080946 n_act=1846 n_pre=1830 n_req=16108 n_rd=42416 n_write=22016 bw_util=0.1121
n_activity=211501 dram_eff=0.6093
bk0: 2820a 1106571i bk1: 2816a 1107343i bk2: 2788a 1108548i bk3: 2788a 1109318i bk4: 2656a 1112556i bk5: 2652a 1111431i bk6: 2488a 1111606i bk7: 2488a 1113316i bk8: 2480a 1112254i bk9: 2480a 1113448i bk10: 2532a 1111521i bk11: 2532a 1112201i bk12: 2640a 1109585i bk13: 2640a 1111375i bk14: 2808a 1107425i bk15: 2808a 1107299i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.7065
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7ff580a20550 :  mf: uid=2572020, sid27:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (1507420), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1149054 n_nop=1081001 n_act=1847 n_pre=1831 n_req=16094 n_rd=42391 n_write=21984 bw_util=0.112
n_activity=212272 dram_eff=0.6065
bk0: 2820a 1107538i bk1: 2820a 1108634i bk2: 2788a 1109306i bk3: 2788a 1109724i bk4: 2636a 1112124i bk5: 2635a 1112697i bk6: 2488a 1111877i bk7: 2488a 1111992i bk8: 2480a 1112627i bk9: 2480a 1114386i bk10: 2532a 1112224i bk11: 2532a 1112785i bk12: 2640a 1110880i bk13: 2640a 1110529i bk14: 2812a 1107588i bk15: 2812a 1107030i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69451
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1149054 n_nop=1081010 n_act=1840 n_pre=1824 n_req=16095 n_rd=42396 n_write=21984 bw_util=0.1121
n_activity=211669 dram_eff=0.6083
bk0: 2864a 1106179i bk1: 2860a 1106452i bk2: 2792a 1109280i bk3: 2792a 1109123i bk4: 2640a 1113043i bk5: 2640a 1112578i bk6: 2480a 1111639i bk7: 2480a 1112346i bk8: 2484a 1112367i bk9: 2484a 1113428i bk10: 2532a 1111363i bk11: 2532a 1112807i bk12: 2640a 1109117i bk13: 2640a 1109496i bk14: 2768a 1108017i bk15: 2768a 1108465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70573
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7ff581035fe0 :  mf: uid=2572018, sid27:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (1507415), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1149054 n_nop=1080954 n_act=1830 n_pre=1814 n_req=16114 n_rd=42440 n_write=22016 bw_util=0.1122
n_activity=212289 dram_eff=0.6072
bk0: 2864a 1107027i bk1: 2864a 1107704i bk2: 2784a 1108657i bk3: 2784a 1109146i bk4: 2640a 1112251i bk5: 2640a 1112746i bk6: 2484a 1112713i bk7: 2484a 1113372i bk8: 2484a 1113227i bk9: 2484a 1114232i bk10: 2504a 1112805i bk11: 2504a 1113566i bk12: 2684a 1109020i bk13: 2684a 1108306i bk14: 2776a 1108785i bk15: 2776a 1109111i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69661

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8508, Miss = 5305, Miss_rate = 0.624, Pending_hits = 65, Reservation_fails = 0
L2_cache_bank[1]: Access = 8476, Miss = 5304, Miss_rate = 0.626, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[2]: Access = 8480, Miss = 5303, Miss_rate = 0.625, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[3]: Access = 8456, Miss = 5301, Miss_rate = 0.627, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[4]: Access = 8460, Miss = 5305, Miss_rate = 0.627, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[5]: Access = 8458, Miss = 5304, Miss_rate = 0.627, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[6]: Access = 8450, Miss = 5302, Miss_rate = 0.627, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[7]: Access = 8450, Miss = 5300, Miss_rate = 0.627, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[8]: Access = 8486, Miss = 5307, Miss_rate = 0.625, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[9]: Access = 8488, Miss = 5306, Miss_rate = 0.625, Pending_hits = 48, Reservation_fails = 0
L2_cache_bank[10]: Access = 8484, Miss = 5304, Miss_rate = 0.625, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[11]: Access = 8480, Miss = 5302, Miss_rate = 0.625, Pending_hits = 48, Reservation_fails = 0
L2_cache_bank[12]: Access = 8476, Miss = 5300, Miss_rate = 0.625, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[13]: Access = 8480, Miss = 5300, Miss_rate = 0.625, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[14]: Access = 8492, Miss = 5303, Miss_rate = 0.624, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[15]: Access = 8492, Miss = 5301, Miss_rate = 0.624, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[16]: Access = 8482, Miss = 5299, Miss_rate = 0.625, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[17]: Access = 8478, Miss = 5299, Miss_rate = 0.625, Pending_hits = 46, Reservation_fails = 0
L2_cache_bank[18]: Access = 8478, Miss = 5300, Miss_rate = 0.625, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[19]: Access = 8482, Miss = 5299, Miss_rate = 0.625, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[20]: Access = 8492, Miss = 5305, Miss_rate = 0.625, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[21]: Access = 8492, Miss = 5305, Miss_rate = 0.625, Pending_hits = 47, Reservation_fails = 0
L2_total_cache_accesses = 186520
L2_total_cache_misses = 116654
L2_total_cache_miss_rate = 0.6254
L2_total_cache_pending_hits = 730
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 69044
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 336
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 56156
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 60480
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 125536
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 60480
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.034

icnt_total_pkts_mem_to_simt=599904
icnt_total_pkts_simt_to_mem=428440
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.55219
	minimum = 6
	maximum = 42
Network latency average = 8.42548
	minimum = 6
	maximum = 40
Slowest packet = 281063
Flit latency average = 6.88995
	minimum = 6
	maximum = 36
Slowest flit = 913512
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236391
	minimum = 0.0187063 (at node 5)
	maximum = 0.0280595 (at node 0)
Accepted packet rate average = 0.0236391
	minimum = 0.0187063 (at node 5)
	maximum = 0.0280595 (at node 0)
Injected flit rate average = 0.0651529
	minimum = 0.0431059 (at node 5)
	maximum = 0.0863642 (at node 42)
Accepted flit rate average= 0.0651529
	minimum = 0.0599822 (at node 5)
	maximum = 0.0899733 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.8089 (4 samples)
	minimum = 6 (4 samples)
	maximum = 372.75 (4 samples)
Network latency average = 12.1304 (4 samples)
	minimum = 6 (4 samples)
	maximum = 365.25 (4 samples)
Flit latency average = 12.2972 (4 samples)
	minimum = 6 (4 samples)
	maximum = 361.25 (4 samples)
Fragmentation average = 0.4027 (4 samples)
	minimum = 0 (4 samples)
	maximum = 308.75 (4 samples)
Injected packet rate average = 0.0183832 (4 samples)
	minimum = 0.0145477 (4 samples)
	maximum = 0.0218193 (4 samples)
Accepted packet rate average = 0.0183832 (4 samples)
	minimum = 0.0145477 (4 samples)
	maximum = 0.0218193 (4 samples)
Injected flit rate average = 0.0506679 (4 samples)
	minimum = 0.0335171 (4 samples)
	maximum = 0.0671969 (4 samples)
Accepted flit rate average = 0.0506679 (4 samples)
	minimum = 0.0466551 (4 samples)
	maximum = 0.0699717 (4 samples)
Injected packet size average = 2.7562 (4 samples)
Accepted packet size average = 2.7562 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 32 min, 20 sec (1940 sec)
gpgpu_simulation_rate = 59482 (inst/sec)
gpgpu_simulation_rate = 777 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 5: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 5 
gpu_sim_cycle = 38811
gpu_sim_insn = 28848876
gpu_ipc =     743.3170
gpu_tot_sim_cycle = 1768382
gpu_tot_sim_insn = 144244380
gpu_tot_ipc =      81.5686
gpu_tot_issued_cta = 320
max_total_param_size = 0
gpu_stall_dramfull = 142673
gpu_stall_icnt2sh    = 7047
partiton_reqs_in_parallel = 853842
partiton_reqs_in_parallel_total    = 13471389
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.1008
partiton_reqs_in_parallel_util = 853842
partiton_reqs_in_parallel_util_total    = 13471389
gpu_sim_cycle_parition_util = 38811
gpu_tot_sim_cycle_parition_util    = 618328
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7994
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 186520
L2_BW  =     113.5718 GB/Sec
L2_BW_total  =      12.4899 GB/Sec
gpu_total_sim_rate=67752

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2896140
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 8960
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1821
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7328
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2891908
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 8960
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2896140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
24153, 23212, 23253, 24104, 24150, 23225, 23251, 24089, 4835, 4641, 4657, 4822, 
gpgpu_n_tot_thrd_icount = 166597120
gpgpu_n_tot_w_icount = 5206160
gpgpu_n_stall_shd_mem = 291383
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 156920
gpgpu_n_mem_write_global = 75600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3831040
gpgpu_n_store_insn = 2381400
gpgpu_n_shmem_insn = 15776440
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 286720
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 289812
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:154463	W0_Idle:12523649	W0_Scoreboard:19180682	W1:302400	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:2040900	W32:2862860
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1255360 {8:156920,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10281600 {136:75600,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 17712320 {40:37800,136:119120,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 604800 {8:75600,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1904 
maxdqlatency = 0 
maxmflatency = 243427 
averagemflatency = 15738 
max_icnt2mem_latency = 242208 
max_icnt2sh_latency = 1768381 
mrq_lat_table:91963 	15427 	9864 	20479 	24950 	20684 	14826 	10791 	9604 	4637 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	158490 	58350 	76 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	209044 	8280 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	132033 	24294 	621 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	45360 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	383 	8 	0 	0 	0 	0 	0 	0 	0 	0 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    243698    244705    245324    246865    245421    246863    248521    248600    249615    250165    243671    244404    243669    244330    243680    244335 
dram[1]:    243696    244697    245329    246919    245408    246926    248468    248555    249606    250131    243669    244389    243671    244337    243683    244385 
dram[2]:    243699    244709    245325    246867    245400    246875    248546    249069    249631    250161    243669    244391    243670    244332    243683    244340 
dram[3]:    243698    244702    245331    246917    245430    246938    248497    249009    249627    250145    243669    244392    243670    244332    243685    244387 
dram[4]:    243697    244707    245327    246868    245407    246872    248453    249063    249644    250159    243669    244397    243670    244339    243456    243813 
dram[5]:    243700    244700    245332    246923    245415    246928    248500    248998    249608    250149    243671    244395    243669    244325    242792    243165 
dram[6]:    243696    244702    245329    246882    245430    246849    248451    249076    249607    250144    243669    244401    243671    244335    243682    244346 
dram[7]:    243698    244706    245334    246931    245439    246942    248503    249005    249606    250172    243670    244408    243669    244327    243687    244391 
dram[8]:    243698    244702    245326    246932    245415    245727    248457    249071    249609    250140    243671    244402    243669    244340    243689    244398 
dram[9]:    243704    244705    245336    246855    245418    245730    248492    248987    249610    250156    243669    244402    243670    244326    243677    244358 
dram[10]:    243693    244696    245328    246914    245414    247022    248454    249082    249613    250133    243669    244387    243670    244344    243684    244401 
average row accesses per activate:
dram[0]:  9.251700  9.503496 10.460938 10.379845  9.580153  8.715278 11.123810 10.618182 10.464912  9.778688  9.030535  9.100000 11.705358 11.500000  9.798561  9.265306 
dram[1]: 11.048780 10.453846  9.617647  9.410072  9.433824  8.902778 11.240385 10.254386 11.480769 11.264151  9.540322  9.030535 10.092308 10.250000  9.869565  9.134228 
dram[2]:  9.638889  9.253333 10.396826  9.924242 10.264000  9.364964 10.236842  9.487804 10.863636  9.786885  9.464000  9.314960 12.036697 11.408695  9.213793  8.732026 
dram[3]: 10.929133 10.835938  9.842105  9.350000  8.668919  8.780822 11.564357 10.715596 10.222222  9.966666 10.146552 10.700000 11.610620 11.025210  9.611511  8.906667 
dram[4]: 10.436090  9.985612 10.729508 10.388889  9.775194  9.007143 10.310345 10.584071 10.584071 10.042017 10.163794  9.508064 11.400000 10.745902  9.489362  8.745098 
dram[5]: 10.225564  9.638298  9.507143  9.644928  9.137681  8.689655 11.851485 11.400000  9.629032  9.401575  9.508064  9.743802 11.918181 10.658537  9.695652  9.291667 
dram[6]: 10.708661 10.149254 10.741936 10.246154  8.907802  9.035972 11.092592 10.152542 10.845454 10.284483 10.076923  9.210938 10.256000 10.256000  9.493055  8.707006 
dram[7]:  9.847826  9.430555  9.729927  9.659420  9.587787  9.227942 12.101010 12.101010  9.030769  9.100775  9.437500  9.082706 11.654546 10.683333 10.270677  9.167786 
dram[8]: 10.534883  9.244898 10.496063 10.333333  9.154411  9.021739 11.519231 10.417392 10.298245  9.783334 10.413794 10.066667 10.094488 10.256000  9.113334  8.543750 
dram[9]: 10.131387  9.565517 10.106061  9.666667  9.968000  9.298508 11.611650 10.972477  8.761194  9.030769  9.901639  9.664000 11.549549 10.957265  9.422535  9.040541 
dram[10]: 11.015873 10.281482  9.582734  9.722628  9.368421  9.511451 11.735294 10.687500 10.034188  9.865546 10.429825  9.991596 10.007633  9.931818  9.241380  9.436620 
average row locality = 223758/22468 = 9.958963
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       895       894       883       883       840       840       783       783       793       793       787       787       863       863       892       892 
dram[1]:       894       894       867       867       853       852       784       784       794       794       787       787       864       864       892       891 
dram[2]:       908       908       869       869       853       853       782       782       795       794       787       787       864       864       879       879 
dram[3]:       908       907       868       868       853       852       783       783       796       796       783       783       864       864       879       879 
dram[4]:       908       908       868       868       843       843       796       796       796       795       785       785       863       863       881       881 
dram[5]:       895       894       878       878       843       842       797       797       794       794       785       785       863       863       881       881 
dram[6]:       895       895       879       879       838       838       798       798       793       793       785       785       849       849       895       895 
dram[7]:       894       893       880       880       838       837       798       798       784       784       799       799       849       849       894       894 
dram[8]:       894       894       880       880       832       832       798       798       784       784       799       799       849       849       895       895 
dram[9]:       908       907       881       881       833       833       796       796       784       784       799       799       849       849       881       881 
dram[10]:       908       908       879       879       833       833       797       797       784       784       790       790       863       863       883       883 
total reads: 148158
bank skew: 908/782 = 1.16
chip skew: 13479/13461 = 1.00
number of total write accesses:
dram[0]:       465       465       456       456       415       415       385       385       400       400       396       396       448       448       470       470 
dram[1]:       465       465       441       441       430       430       385       385       400       400       396       396       448       448       470       470 
dram[2]:       480       480       441       441       430       430       385       385       400       400       396       396       448       448       457       457 
dram[3]:       480       480       441       441       430       430       385       385       400       400       394       394       448       448       457       457 
dram[4]:       480       480       441       441       418       418       400       400       400       400       394       394       448       448       457       457 
dram[5]:       465       465       453       453       418       418       400       400       400       400       394       394       448       448       457       457 
dram[6]:       465       465       453       453       418       418       400       400       400       400       394       394       433       433       472       472 
dram[7]:       465       465       453       453       418       418       400       400       390       390       409       409       433       433       472       472 
dram[8]:       465       465       453       453       413       413       400       400       390       390       409       409       433       433       472       472 
dram[9]:       480       480       453       453       413       413       400       400       390       390       409       409       433       433       457       457 
dram[10]:       480       480       453       453       413       413       400       400       390       390       399       399       448       448       457       457 
total reads: 75600
bank skew: 480/385 = 1.25
chip skew: 6880/6870 = 1.00
average mf latency per bank:
dram[0]:      18114     15959     15378     15352     14416     14391     15433     15410     15662     15638     16201     15759     20134     17134     19341     16465
dram[1]:      18121     15968     15214     15194     14655     14650     15414     15398     15650     15633     16402     15762     20108     17118     19337     16474
dram[2]:      18241     16124     15189     15165     14656     14634     15440     15416     15638     15625     16400     15761     20116     17121     19183     16251
dram[3]:      18247     16140     15198     15176     14659     14650     15424     15404     15624     15595     16496     15853     20111     17117     19182     16247
dram[4]:      18244     16124     15199     15175     14542     14523     15655     15634     15626     15615     16463     15817     20130     17133     19152     16226
dram[5]:      18102     15947     15303     15280     14540     14530     15643     15619     15650     15626     16470     15821     20125     17126     19152     16224
dram[6]:      18101     15932     15293     15270     14600     14579     15633     15609     15663     15642     16463     15819     20036     16972     19272     16408
dram[7]:      17929     15955     15284     15261     14590     14588     15632     15607     15517     15496     16648     16023     20031     16967     19288     16419
dram[8]:      17931     15947     15282     15258     14539     14517     15631     15607     15517     15495     16651     16022     20027     16967     19270     16409
dram[9]:      18067     16138     15270     15248     14516     14496     15659     15638     15513     15489     16654     16023     20033     16974     19165     16240
dram[10]:      18067     16120     15295     15269     14525     14501     15641     15616     15520     15493     16528     15881     20121     17130     19140     16218
maximum mf latency per bank:
dram[0]:     242499    240999    240875    240596    240877    240395    239846    240616    239355    239136    242396    240822    243427    241951    242621    241544
dram[1]:     242488    241014    240781    240660    240479    240201    239657    239636    239426    239060    242389    240843    243313    241978    242530    241360
dram[2]:     242500    240852    240870    240607    240606    240330    239741    240666    239298    239195    242391    240905    243302    241826    242477    241000
dram[3]:     242491    241073    240740    240605    240483    240290    239932    239467    239340    238884    242503    241027    243305    241972    242512    241100
dram[4]:     242492    240918    240906    240522    240842    240542    239851    239540    239232    239114    242394    241070    243240    241868    242482    241023
dram[5]:     242507    240751    240718    240623    240448    240272    239986    239650    239338    238983    242505    241010    243268    242085    242511    241267
dram[6]:     242496    240762    240854    240411    240853    240423    239870    239660    239325    239120    242386    241064    243212    241934    242487    241239
dram[7]:     242514    240670    240591    240533    240555    240359    240014    239654    239312    239021    242446    241033    243322    241941    242682    241466
dram[8]:     242492    240824    240729    240343    240616    240218    239897    239654    239303    239560    242430    241073    243245    242066    242494    241209
dram[9]:     242502    240824    240809    240519    240600    240004    239982    239663    239234    239062    242406    241042    243247    242053    242534    241400
dram[10]:     242494    240802    240753    240609    240426    240180    239889    239650    239439    240321    242392    241091    243378    242063    242487    241185
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1221119 n_nop=1135677 n_act=2047 n_pre=2031 n_req=20341 n_rd=53884 n_write=27480 bw_util=0.1333
n_activity=266951 dram_eff=0.6096
bk0: 3580a 1172996i bk1: 3576a 1173435i bk2: 3532a 1174385i bk3: 3532a 1175015i bk4: 3360a 1179243i bk5: 3360a 1179233i bk6: 3132a 1179341i bk7: 3132a 1180040i bk8: 3172a 1178786i bk9: 3172a 1179073i bk10: 3148a 1178158i bk11: 3148a 1180295i bk12: 3452a 1173323i bk13: 3452a 1174185i bk14: 3568a 1171253i bk15: 3568a 1171768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71599
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7ff59e2b5d80 :  mf: uid=3214664, sid07:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (1768381), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1221119 n_nop=1135713 n_act=2036 n_pre=2020 n_req=20338 n_rd=53870 n_write=27480 bw_util=0.1332
n_activity=268253 dram_eff=0.6065
bk0: 3576a 1173890i bk1: 3576a 1175590i bk2: 3468a 1175638i bk3: 3466a 1175843i bk4: 3412a 1176889i bk5: 3408a 1177403i bk6: 3136a 1180114i bk7: 3136a 1180980i bk8: 3176a 1178598i bk9: 3176a 1179078i bk10: 3148a 1179659i bk11: 3148a 1181105i bk12: 3456a 1173999i bk13: 3456a 1174980i bk14: 3568a 1171725i bk15: 3564a 1172301i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71776
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1221119 n_nop=1135633 n_act=2057 n_pre=2041 n_req=20347 n_rd=53892 n_write=27496 bw_util=0.1333
n_activity=267693 dram_eff=0.6081
bk0: 3632a 1172176i bk1: 3632a 1172814i bk2: 3476a 1174135i bk3: 3476a 1176403i bk4: 3412a 1177711i bk5: 3412a 1177573i bk6: 3128a 1180099i bk7: 3128a 1179899i bk8: 3180a 1178394i bk9: 3176a 1179435i bk10: 3148a 1178448i bk11: 3148a 1179859i bk12: 3456a 1173023i bk13: 3456a 1174328i bk14: 3516a 1172513i bk15: 3516a 1173787i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70978
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1221119 n_nop=1135759 n_act=2016 n_pre=2000 n_req=20336 n_rd=53864 n_write=27480 bw_util=0.1332
n_activity=267821 dram_eff=0.6075
bk0: 3632a 1171955i bk1: 3628a 1174030i bk2: 3472a 1175164i bk3: 3472a 1175318i bk4: 3412a 1176575i bk5: 3408a 1177040i bk6: 3132a 1180666i bk7: 3132a 1180721i bk8: 3184a 1177614i bk9: 3184a 1179304i bk10: 3132a 1180226i bk11: 3132a 1180561i bk12: 3456a 1173175i bk13: 3456a 1173546i bk14: 3516a 1171907i bk15: 3516a 1172222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.7138
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1221119 n_nop=1135673 n_act=2021 n_pre=2005 n_req=20355 n_rd=53916 n_write=27504 bw_util=0.1334
n_activity=267596 dram_eff=0.6085
bk0: 3632a 1173083i bk1: 3632a 1173511i bk2: 3472a 1175428i bk3: 3472a 1176495i bk4: 3372a 1178399i bk5: 3372a 1177458i bk6: 3184a 1178268i bk7: 3184a 1179070i bk8: 3184a 1179056i bk9: 3180a 1178606i bk10: 3140a 1179515i bk11: 3140a 1180862i bk12: 3452a 1172633i bk13: 3452a 1174668i bk14: 3524a 1173154i bk15: 3524a 1172738i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70689
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1221119 n_nop=1135671 n_act=2052 n_pre=2036 n_req=20340 n_rd=53880 n_write=27480 bw_util=0.1333
n_activity=268284 dram_eff=0.6065
bk0: 3580a 1172094i bk1: 3576a 1174618i bk2: 3512a 1174953i bk3: 3512a 1174110i bk4: 3372a 1177837i bk5: 3368a 1177858i bk6: 3188a 1178028i bk7: 3188a 1179238i bk8: 3176a 1177537i bk9: 3176a 1178693i bk10: 3140a 1179117i bk11: 3140a 1180351i bk12: 3452a 1173386i bk13: 3452a 1173891i bk14: 3524a 1173001i bk15: 3524a 1174004i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71371
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1221119 n_nop=1135713 n_act=2043 n_pre=2027 n_req=20334 n_rd=53856 n_write=27480 bw_util=0.1332
n_activity=268267 dram_eff=0.6064
bk0: 3580a 1172513i bk1: 3580a 1174249i bk2: 3516a 1174734i bk3: 3516a 1175721i bk4: 3352a 1177685i bk5: 3352a 1178157i bk6: 3192a 1178582i bk7: 3192a 1178817i bk8: 3172a 1179461i bk9: 3172a 1179017i bk10: 3140a 1179560i bk11: 3140a 1180912i bk12: 3396a 1174783i bk13: 3396a 1176700i bk14: 3580a 1173020i bk15: 3580a 1172430i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.7266
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1221119 n_nop=1135627 n_act=2054 n_pre=2038 n_req=20350 n_rd=53880 n_write=27520 bw_util=0.1333
n_activity=267529 dram_eff=0.6085
bk0: 3576a 1171764i bk1: 3572a 1173661i bk2: 3520a 1174621i bk3: 3520a 1175251i bk4: 3352a 1178982i bk5: 3348a 1177935i bk6: 3192a 1178091i bk7: 3192a 1179767i bk8: 3136a 1178715i bk9: 3136a 1179923i bk10: 3196a 1177594i bk11: 3196a 1178735i bk12: 3396a 1174924i bk13: 3396a 1177078i bk14: 3576a 1172745i bk15: 3576a 1172325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.7192
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1221119 n_nop=1135693 n_act=2057 n_pre=2041 n_req=20332 n_rd=53848 n_write=27480 bw_util=0.1332
n_activity=268296 dram_eff=0.6063
bk0: 3576a 1173108i bk1: 3576a 1174662i bk2: 3520a 1174896i bk3: 3520a 1175685i bk4: 3328a 1178541i bk5: 3328a 1179359i bk6: 3192a 1178226i bk7: 3192a 1178371i bk8: 3136a 1178856i bk9: 3136a 1181002i bk10: 3196a 1178604i bk11: 3196a 1179296i bk12: 3396a 1175680i bk13: 3396a 1175914i bk14: 3580a 1172584i bk15: 3580a 1172366i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70417
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1221119 n_nop=1135707 n_act=2052 n_pre=2036 n_req=20331 n_rd=53844 n_write=27480 bw_util=0.1332
n_activity=267744 dram_eff=0.6075
bk0: 3632a 1171291i bk1: 3628a 1172432i bk2: 3524a 1175198i bk3: 3524a 1175472i bk4: 3332a 1179706i bk5: 3332a 1179251i bk6: 3184a 1177882i bk7: 3184a 1178608i bk8: 3136a 1178753i bk9: 3136a 1180057i bk10: 3196a 1177357i bk11: 3196a 1179143i bk12: 3396a 1174407i bk13: 3396a 1175014i bk14: 3524a 1172972i bk15: 3524a 1173960i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71896
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1221119 n_nop=1135651 n_act=2034 n_pre=2018 n_req=20354 n_rd=53896 n_write=27520 bw_util=0.1333
n_activity=267775 dram_eff=0.6081
bk0: 3632a 1171864i bk1: 3632a 1173220i bk2: 3516a 1174442i bk3: 3516a 1174842i bk4: 3332a 1178589i bk5: 3332a 1179412i bk6: 3188a 1179241i bk7: 3188a 1179755i bk8: 3136a 1179357i bk9: 3136a 1180303i bk10: 3160a 1179137i bk11: 3160a 1180222i bk12: 3452a 1173930i bk13: 3452a 1173780i bk14: 3532a 1174209i bk15: 3532a 1174160i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70762

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10621, Miss = 6736, Miss_rate = 0.634, Pending_hits = 68, Reservation_fails = 0
L2_cache_bank[1]: Access = 10588, Miss = 6735, Miss_rate = 0.636, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[2]: Access = 10593, Miss = 6735, Miss_rate = 0.636, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[3]: Access = 10570, Miss = 6733, Miss_rate = 0.637, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[4]: Access = 10575, Miss = 6737, Miss_rate = 0.637, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[5]: Access = 10573, Miss = 6736, Miss_rate = 0.637, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[6]: Access = 10563, Miss = 6734, Miss_rate = 0.638, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[7]: Access = 10562, Miss = 6732, Miss_rate = 0.637, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[8]: Access = 10600, Miss = 6740, Miss_rate = 0.636, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[9]: Access = 10603, Miss = 6739, Miss_rate = 0.636, Pending_hits = 50, Reservation_fails = 0
L2_cache_bank[10]: Access = 10598, Miss = 6736, Miss_rate = 0.636, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[11]: Access = 10593, Miss = 6734, Miss_rate = 0.636, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[12]: Access = 10588, Miss = 6732, Miss_rate = 0.636, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[13]: Access = 10593, Miss = 6732, Miss_rate = 0.636, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[14]: Access = 10608, Miss = 6736, Miss_rate = 0.635, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[15]: Access = 10608, Miss = 6734, Miss_rate = 0.635, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[16]: Access = 10596, Miss = 6731, Miss_rate = 0.635, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[17]: Access = 10591, Miss = 6731, Miss_rate = 0.636, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[18]: Access = 10590, Miss = 6731, Miss_rate = 0.636, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[19]: Access = 10595, Miss = 6730, Miss_rate = 0.635, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[20]: Access = 10608, Miss = 6737, Miss_rate = 0.635, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[21]: Access = 10608, Miss = 6737, Miss_rate = 0.635, Pending_hits = 49, Reservation_fails = 0
L2_total_cache_accesses = 233024
L2_total_cache_misses = 148158
L2_total_cache_miss_rate = 0.6358
L2_total_cache_pending_hits = 784
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 83990
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 390
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 72540
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 75600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 156920
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 75600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.041

icnt_total_pkts_mem_to_simt=749264
icnt_total_pkts_simt_to_mem=535424
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.56255
	minimum = 6
	maximum = 58
Network latency average = 8.43707
	minimum = 6
	maximum = 58
Slowest packet = 374926
Flit latency average = 6.90792
	minimum = 6
	maximum = 54
Slowest flit = 1033678
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.023965
	minimum = 0.0189642 (at node 0)
	maximum = 0.0284463 (at node 7)
Accepted packet rate average = 0.023965
	minimum = 0.0189642 (at node 0)
	maximum = 0.0284463 (at node 7)
Injected flit rate average = 0.066051
	minimum = 0.0437001 (at node 0)
	maximum = 0.0875548 (at node 42)
Accepted flit rate average= 0.066051
	minimum = 0.0608091 (at node 0)
	maximum = 0.0912136 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.7596 (5 samples)
	minimum = 6 (5 samples)
	maximum = 309.8 (5 samples)
Network latency average = 11.3918 (5 samples)
	minimum = 6 (5 samples)
	maximum = 303.8 (5 samples)
Flit latency average = 11.2193 (5 samples)
	minimum = 6 (5 samples)
	maximum = 299.8 (5 samples)
Fragmentation average = 0.32216 (5 samples)
	minimum = 0 (5 samples)
	maximum = 247 (5 samples)
Injected packet rate average = 0.0194996 (5 samples)
	minimum = 0.015431 (5 samples)
	maximum = 0.0231447 (5 samples)
Accepted packet rate average = 0.0194996 (5 samples)
	minimum = 0.015431 (5 samples)
	maximum = 0.0231447 (5 samples)
Injected flit rate average = 0.0537445 (5 samples)
	minimum = 0.0355537 (5 samples)
	maximum = 0.0712685 (5 samples)
Accepted flit rate average = 0.0537445 (5 samples)
	minimum = 0.0494859 (5 samples)
	maximum = 0.0742201 (5 samples)
Injected packet size average = 2.75619 (5 samples)
Accepted packet size average = 2.75619 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 35 min, 29 sec (2129 sec)
gpgpu_simulation_rate = 67752 (inst/sec)
gpgpu_simulation_rate = 830 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 6: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 6 
gpu_sim_cycle = 39268
gpu_sim_insn = 28848876
gpu_ipc =     734.6663
gpu_tot_sim_cycle = 2029800
gpu_tot_sim_insn = 173093256
gpu_tot_ipc =      85.2760
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 142673
gpu_stall_icnt2sh    = 7423
partiton_reqs_in_parallel = 863896
partiton_reqs_in_parallel_total    = 14325231
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.4831
partiton_reqs_in_parallel_util = 863896
partiton_reqs_in_parallel_util_total    = 14325231
gpu_sim_cycle_parition_util = 39268
gpu_tot_sim_cycle_parition_util    = 657139
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8107
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 233024
L2_BW  =     112.2501 GB/Sec
L2_BW_total  =      13.0529 GB/Sec
gpu_total_sim_rate=75356

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3475368
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 10752
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1518
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3471136
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10752
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3475368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
28980, 27856, 27900, 28924, 28977, 27863, 27898, 28901, 4835, 4641, 4657, 4822, 
gpgpu_n_tot_thrd_icount = 199916544
gpgpu_n_tot_w_icount = 6247392
gpgpu_n_stall_shd_mem = 291414
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 188304
gpgpu_n_mem_write_global = 90720
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4597248
gpgpu_n_store_insn = 2857680
gpgpu_n_shmem_insn = 18931728
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 344064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 158
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 289812
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:184306	W0_Idle:12539319	W0_Scoreboard:20322545	W1:362880	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:2449080	W32:3435432
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1506432 {8:188304,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12337920 {136:90720,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 21254784 {40:45360,136:142944,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 725760 {8:90720,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1904 
maxdqlatency = 0 
maxmflatency = 243427 
averagemflatency = 13152 
max_icnt2mem_latency = 242208 
max_icnt2sh_latency = 2029799 
mrq_lat_table:111260 	17909 	12015 	26082 	31947 	26075 	18034 	12264 	9626 	4637 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	187207 	76117 	96 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	253347 	10467 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	158558 	29102 	672 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	459 	10 	0 	0 	0 	0 	0 	0 	0 	0 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    243698    244705    245324    246865    245421    246863    248521    248600    249615    250165    243671    244404    243669    244330    243680    244335 
dram[1]:    243696    244697    245329    246919    245408    246926    248468    248555    249606    250131    243669    244389    243671    244337    243683    244385 
dram[2]:    243699    244709    245325    246867    245400    246875    248546    249069    249631    250161    243669    244391    243670    244332    243683    244340 
dram[3]:    243698    244702    245331    246917    245430    246938    248497    249009    249627    250145    243669    244392    243670    244332    243685    244387 
dram[4]:    243697    244707    245327    246868    245407    246872    248453    249063    249644    250159    243669    244397    243670    244339    243456    243813 
dram[5]:    243700    244700    245332    246923    245415    246928    248500    248998    249608    250149    243671    244395    243669    244325    242792    243165 
dram[6]:    243696    244702    245329    246882    245430    246849    248451    249076    249607    250144    243669    244401    243671    244335    243682    244346 
dram[7]:    243698    244706    245334    246931    245439    246942    248503    249005    249606    250172    243670    244408    243669    244327    243687    244391 
dram[8]:    243698    244702    245326    246932    245415    245727    248457    249071    249609    250140    243671    244402    243669    244340    243689    244398 
dram[9]:    243704    244705    245336    246855    245418    245730    248492    248987    249610    250156    243669    244402    243670    244326    243677    244358 
dram[10]:    243693    244696    245328    246914    245414    247022    248454    249082    249613    250133    243669    244387    243670    244344    243684    244401 
average row accesses per activate:
dram[0]:  8.335026  8.164179  9.350574  9.089385  8.116402  7.519608  9.284768  8.987180  9.132912  8.488235  8.247127  8.016760  9.980892  9.855346  8.497409  8.159204 
dram[1]:  9.710059  9.323864  8.281250  7.989950  8.000000  7.681373 10.166667  8.993589 10.027778  9.890411  8.200000  7.972222  8.858757  8.858757  8.541667  7.767773 
dram[2]:  8.914893  8.297029  9.255814  8.747252  8.568306  8.209424  8.980769  8.389221  9.383117  8.494118  8.343023  7.884615 10.315789  9.445783  7.630332  7.030568 
dram[3]:  9.259668  9.626437  8.508021  7.955000  7.466667  7.461905 10.086331  9.409396  9.094339  8.925926  8.248555  8.974843  9.800000  9.223530  8.429319  7.740385 
dram[4]:  9.468926  8.962566  9.250000  8.938202  8.324325  7.700000  8.756098  8.809816  9.210191  9.088050  8.660606  8.260116 10.044871  9.057803  8.019900  7.428571 
dram[5]:  8.687831  8.329949  8.432292  8.345361  8.105263  7.733668 10.338129 10.048951  8.494118  8.346821  8.356725  8.608434  9.855346  9.110465  8.395833  7.980198 
dram[6]:  9.491329  8.923913  9.310345  8.901099  7.708543  7.866667  9.337663  8.987500  9.370130  9.018750  8.931250  8.260116  8.906977  8.511111  7.696262  7.255507 
dram[7]:  8.636842  8.282828  8.668449  8.355670  8.116402  7.821429 10.651852 10.812030  7.553192  7.434555  8.178771  8.043956 10.145696  9.398773  8.528498  7.875598 
dram[8]:  9.066298  8.083744  9.158192  8.955801  7.681818  7.455883  9.716216  9.044025  8.987342  8.352942  8.766467  8.462428  8.704545  8.704545  7.768868  7.223684 
dram[9]:  8.774869  8.170732  8.912087  8.275510  8.502793  8.095745  9.903448  9.768707  7.639785  7.722826  8.662722  8.611765  9.820513  9.341463  8.141414  7.603774 
dram[10]:  9.415730  9.158470  8.481675  8.663101  8.227027  8.139037  9.842465  9.211538  8.717792  8.408284  8.733334  8.377907  8.609890  8.657458  8.110553  8.319588 
average row locality = 270382/31418 = 8.605958
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1084      1083      1075      1075      1027      1027       940       940       963       963       961       961      1039      1039      1079      1079 
dram[1]:      1083      1083      1056      1056      1043      1042       941       941       964       964       961       961      1040      1040      1079      1078 
dram[2]:      1100      1100      1058      1058      1043      1043       939       939       965       964       961       961      1040      1040      1064      1064 
dram[3]:      1100      1099      1057      1057      1043      1042       940       940       966       966       956       956      1040      1040      1064      1064 
dram[4]:      1100      1100      1057      1057      1030      1030       956       956       966       965       958       958      1039      1039      1066      1066 
dram[5]:      1084      1083      1070      1070      1030      1029       957       957       964       964       958       958      1039      1039      1066      1066 
dram[6]:      1084      1084      1071      1071      1024      1024       958       958       963       963       958       958      1022      1022      1083      1083 
dram[7]:      1083      1082      1072      1072      1024      1023       958       958       952       952       975       975      1022      1022      1082      1082 
dram[8]:      1083      1083      1072      1072      1017      1017       958       958       952       952       975       975      1022      1022      1083      1083 
dram[9]:      1100      1099      1073      1073      1018      1018       956       956       953       953       975       975      1022      1022      1066      1066 
dram[10]:      1100      1100      1071      1071      1018      1018       957       957       953       953       964       964      1039      1039      1068      1068 
total reads: 179662
bank skew: 1100/939 = 1.17
chip skew: 16343/16324 = 1.00
number of total write accesses:
dram[0]:       558       558       552       552       507       507       462       462       480       480       474       474       528       528       561       561 
dram[1]:       558       558       534       534       525       525       462       462       480       480       474       474       528       528       561       561 
dram[2]:       576       576       534       534       525       525       462       462       480       480       474       474       528       528       546       546 
dram[3]:       576       576       534       534       525       525       462       462       480       480       471       471       528       528       546       546 
dram[4]:       576       576       534       534       510       510       480       480       480       480       471       471       528       528       546       546 
dram[5]:       558       558       549       549       510       510       480       480       480       480       471       471       528       528       546       546 
dram[6]:       558       558       549       549       510       510       480       480       480       480       471       471       510       510       564       564 
dram[7]:       558       558       549       549       510       510       480       480       468       468       489       489       510       510       564       564 
dram[8]:       558       558       549       549       504       504       480       480       468       468       489       489       510       510       564       564 
dram[9]:       576       576       549       549       504       504       480       480       468       468       489       489       510       510       546       546 
dram[10]:       576       576       549       549       504       504       480       480       468       468       477       477       528       528       546       546 
total reads: 90720
bank skew: 576/462 = 1.25
chip skew: 8256/8244 = 1.00
average mf latency per bank:
dram[0]:      15042     13254     12695     12673     11833     11812     12895     12874     12987     12968     13396     13031     16884     14372     16101     13712
dram[1]:      15046     13262     12556     12538     12031     12024     12880     12866     12980     12964     13562     13033     16864     14361     16097     13718
dram[2]:      15145     13392     12538     12518     12031     12012     12899     12878     12971     12959     13560     13032     16870     14363     15957     13523
dram[3]:      15151     13404     12544     12524     12033     12024     12886     12870     12962     12937     13646     13114     16867     14360     15956     13520
dram[4]:      15147     13391     12544     12525     11947     11930     13077     13058     12964     12952     13623     13089     16880     14373     15936     13506
dram[5]:      15031     13245     12620     12601     11946     11935     13067     13047     12979     12959     13628     13092     16876     14366     15935     13505
dram[6]:      15031     13234     12614     12594     11994     11975     13061     13041     12989     12970     13623     13090     16805     14241     16034     13657
dram[7]:      14887     13250     12608     12589     11985     11981     13060     13039     12868     12849     13777     13260     16801     14236     16045     13664
dram[8]:      14888     13245     12607     12586     11940     11922     13060     13039     12868     12849     13779     13259     16798     14236     16032     13657
dram[9]:      15001     13402     12598     12580     11923     11906     13079     13061     12855     12836     13782     13261     16802     14243     15946     13518
dram[10]:      15001     13388     12616     12594     11930     11909     13066     13045     12862     12838     13677     13142     16872     14369     15929     13503
maximum mf latency per bank:
dram[0]:     242499    240999    240875    240596    240877    240395    239846    240616    239355    239136    242396    240822    243427    241951    242621    241544
dram[1]:     242488    241014    240781    240660    240479    240201    239657    239636    239426    239060    242389    240843    243313    241978    242530    241360
dram[2]:     242500    240852    240870    240607    240606    240330    239741    240666    239298    239195    242391    240905    243302    241826    242477    241000
dram[3]:     242491    241073    240740    240605    240483    240290    239932    239467    239340    238884    242503    241027    243305    241972    242512    241100
dram[4]:     242492    240918    240906    240522    240842    240542    239851    239540    239232    239114    242394    241070    243240    241868    242482    241023
dram[5]:     242507    240751    240718    240623    240448    240272    239986    239650    239338    238983    242505    241010    243268    242085    242511    241267
dram[6]:     242496    240762    240854    240411    240853    240423    239870    239660    239325    239120    242386    241064    243212    241934    242487    241239
dram[7]:     242514    240670    240591    240533    240555    240359    240014    239654    239312    239021    242446    241033    243322    241941    242682    241466
dram[8]:     242492    240824    240729    240343    240616    240218    239897    239654    239303    239560    242430    241073    243245    242066    242494    241209
dram[9]:     242502    240824    240809    240519    240600    240004    239982    239663    239234    239062    242406    241042    243247    242053    242534    241400
dram[10]:     242494    240802    240753    240609    240426    240180    239889    239650    239439    240321    242392    241091    243378    242063    242487    241185
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1294033 n_nop=1190047 n_act=2843 n_pre=2827 n_req=24579 n_rd=65340 n_write=32976 bw_util=0.152
n_activity=327018 dram_eff=0.6013
bk0: 4336a 1239155i bk1: 4332a 1239428i bk2: 4300a 1240242i bk3: 4300a 1241103i bk4: 4108a 1245083i bk5: 4108a 1245208i bk6: 3760a 1245894i bk7: 3760a 1247379i bk8: 3852a 1245793i bk9: 3852a 1245559i bk10: 3844a 1244260i bk11: 3844a 1247546i bk12: 4156a 1239440i bk13: 4156a 1240721i bk14: 4316a 1236873i bk15: 4316a 1237421i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74831
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1294033 n_nop=1190081 n_act=2832 n_pre=2816 n_req=24576 n_rd=65328 n_write=32976 bw_util=0.1519
n_activity=327516 dram_eff=0.6003
bk0: 4332a 1239535i bk1: 4332a 1241463i bk2: 4224a 1241444i bk3: 4224a 1241658i bk4: 4172a 1242773i bk5: 4168a 1243165i bk6: 3764a 1246779i bk7: 3764a 1248027i bk8: 3856a 1245304i bk9: 3856a 1245782i bk10: 3844a 1246272i bk11: 3844a 1248048i bk12: 4160a 1240000i bk13: 4160a 1241536i bk14: 4316a 1237226i bk15: 4312a 1237859i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75483
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1294033 n_nop=1189939 n_act=2877 n_pre=2861 n_req=24589 n_rd=65356 n_write=33000 bw_util=0.152
n_activity=327012 dram_eff=0.6015
bk0: 4400a 1238029i bk1: 4400a 1238509i bk2: 4232a 1239755i bk3: 4232a 1242258i bk4: 4172a 1243120i bk5: 4172a 1243418i bk6: 3756a 1246773i bk7: 3756a 1246925i bk8: 3860a 1245404i bk9: 3856a 1246094i bk10: 3844a 1244958i bk11: 3844a 1246541i bk12: 4160a 1239317i bk13: 4160a 1240561i bk14: 4256a 1237807i bk15: 4256a 1238671i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74896
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1294033 n_nop=1190089 n_act=2832 n_pre=2816 n_req=24574 n_rd=65320 n_write=32976 bw_util=0.1519
n_activity=327115 dram_eff=0.601
bk0: 4400a 1237601i bk1: 4396a 1239529i bk2: 4228a 1240766i bk3: 4228a 1241175i bk4: 4172a 1242258i bk5: 4168a 1242941i bk6: 3760a 1247389i bk7: 3760a 1247659i bk8: 3864a 1244336i bk9: 3864a 1246064i bk10: 3824a 1246843i bk11: 3824a 1247364i bk12: 4160a 1239421i bk13: 4160a 1240070i bk14: 4256a 1237532i bk15: 4256a 1237620i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75078
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7ff58b29f8f0 :  mf: uid=3857308, sid15:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (2029799), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1294033 n_nop=1190024 n_act=2827 n_pre=2811 n_req=24593 n_rd=65371 n_write=33000 bw_util=0.152
n_activity=326709 dram_eff=0.6022
bk0: 4400a 1239029i bk1: 4400a 1239378i bk2: 4228a 1241402i bk3: 4228a 1242298i bk4: 4120a 1243998i bk5: 4119a 1242945i bk6: 3824a 1244675i bk7: 3824a 1245654i bk8: 3864a 1245621i bk9: 3860a 1245475i bk10: 3832a 1245744i bk11: 3832a 1247596i bk12: 4156a 1239101i bk13: 4156a 1240757i bk14: 4264a 1238719i bk15: 4264a 1238481i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74608
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1294033 n_nop=1190041 n_act=2848 n_pre=2832 n_req=24578 n_rd=65336 n_write=32976 bw_util=0.1519
n_activity=327914 dram_eff=0.5996
bk0: 4336a 1237584i bk1: 4332a 1240065i bk2: 4280a 1240277i bk3: 4280a 1239689i bk4: 4120a 1243258i bk5: 4116a 1243678i bk6: 3828a 1244502i bk7: 3828a 1246052i bk8: 3856a 1244007i bk9: 3856a 1245075i bk10: 3832a 1246024i bk11: 3832a 1247387i bk12: 4156a 1239422i bk13: 4156a 1240059i bk14: 4264a 1238912i bk15: 4264a 1239736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75495
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1294033 n_nop=1190047 n_act=2861 n_pre=2845 n_req=24570 n_rd=65304 n_write=32976 bw_util=0.1519
n_activity=326977 dram_eff=0.6011
bk0: 4336a 1237874i bk1: 4336a 1240061i bk2: 4284a 1240317i bk3: 4284a 1241613i bk4: 4096a 1243028i bk5: 4096a 1244282i bk6: 3832a 1244926i bk7: 3832a 1245844i bk8: 3852a 1245637i bk9: 3852a 1245598i bk10: 3832a 1246200i bk11: 3832a 1247504i bk12: 4088a 1241281i bk13: 4088a 1242939i bk14: 4332a 1238226i bk15: 4332a 1237740i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76407
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1294033 n_nop=1189933 n_act=2878 n_pre=2862 n_req=24590 n_rd=65336 n_write=33024 bw_util=0.152
n_activity=326780 dram_eff=0.602
bk0: 4332a 1237682i bk1: 4328a 1239715i bk2: 4288a 1240339i bk3: 4288a 1240441i bk4: 4096a 1244574i bk5: 4092a 1243845i bk6: 3832a 1244703i bk7: 3832a 1246590i bk8: 3808a 1244731i bk9: 3808a 1246341i bk10: 3900a 1244000i bk11: 3900a 1245602i bk12: 4088a 1241329i bk13: 4088a 1243589i bk14: 4328a 1238420i bk15: 4328a 1238405i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75773
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1294033 n_nop=1189955 n_act=2911 n_pre=2895 n_req=24568 n_rd=65296 n_write=32976 bw_util=0.1519
n_activity=327700 dram_eff=0.5998
bk0: 4332a 1238728i bk1: 4332a 1240768i bk2: 4288a 1240767i bk3: 4288a 1241597i bk4: 4068a 1244324i bk5: 4068a 1245065i bk6: 3832a 1244951i bk7: 3832a 1245292i bk8: 3808a 1245208i bk9: 3808a 1247096i bk10: 3900a 1245044i bk11: 3900a 1245943i bk12: 4088a 1242203i bk13: 4088a 1242668i bk14: 4332a 1238036i bk15: 4332a 1237742i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74041
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1294033 n_nop=1190029 n_act=2872 n_pre=2856 n_req=24569 n_rd=65300 n_write=32976 bw_util=0.1519
n_activity=327147 dram_eff=0.6008
bk0: 4400a 1237062i bk1: 4396a 1237997i bk2: 4292a 1240697i bk3: 4292a 1240839i bk4: 4072a 1245829i bk5: 4072a 1245475i bk6: 3824a 1244613i bk7: 3824a 1245734i bk8: 3812a 1245402i bk9: 3812a 1246519i bk10: 3900a 1243543i bk11: 3900a 1245997i bk12: 4088a 1240716i bk13: 4088a 1241634i bk14: 4264a 1238389i bk15: 4264a 1239692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75688
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1294033 n_nop=1189989 n_act=2838 n_pre=2822 n_req=24596 n_rd=65360 n_write=33024 bw_util=0.1521
n_activity=327045 dram_eff=0.6017
bk0: 4400a 1237355i bk1: 4400a 1239064i bk2: 4284a 1239671i bk3: 4284a 1240544i bk4: 4072a 1244430i bk5: 4072a 1245308i bk6: 3828a 1245782i bk7: 3828a 1246474i bk8: 3812a 1246058i bk9: 3812a 1246796i bk10: 3856a 1245739i bk11: 3856a 1246976i bk12: 4156a 1239939i bk13: 4156a 1240333i bk14: 4272a 1240067i bk15: 4272a 1240211i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74158

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12734, Miss = 8168, Miss_rate = 0.641, Pending_hits = 74, Reservation_fails = 0
L2_cache_bank[1]: Access = 12700, Miss = 8167, Miss_rate = 0.643, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[2]: Access = 12706, Miss = 8167, Miss_rate = 0.643, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[3]: Access = 12684, Miss = 8165, Miss_rate = 0.644, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[4]: Access = 12690, Miss = 8170, Miss_rate = 0.644, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[5]: Access = 12687, Miss = 8169, Miss_rate = 0.644, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[6]: Access = 12675, Miss = 8166, Miss_rate = 0.644, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[7]: Access = 12675, Miss = 8164, Miss_rate = 0.644, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[8]: Access = 12715, Miss = 8172, Miss_rate = 0.643, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[9]: Access = 12718, Miss = 8171, Miss_rate = 0.642, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[10]: Access = 12712, Miss = 8168, Miss_rate = 0.643, Pending_hits = 48, Reservation_fails = 0
L2_cache_bank[11]: Access = 12706, Miss = 8166, Miss_rate = 0.643, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[12]: Access = 12700, Miss = 8163, Miss_rate = 0.643, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[13]: Access = 12706, Miss = 8163, Miss_rate = 0.642, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[14]: Access = 12724, Miss = 8168, Miss_rate = 0.642, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[15]: Access = 12724, Miss = 8166, Miss_rate = 0.642, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[16]: Access = 12709, Miss = 8162, Miss_rate = 0.642, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[17]: Access = 12703, Miss = 8162, Miss_rate = 0.643, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[18]: Access = 12703, Miss = 8163, Miss_rate = 0.643, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[19]: Access = 12709, Miss = 8162, Miss_rate = 0.642, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[20]: Access = 12724, Miss = 8170, Miss_rate = 0.642, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[21]: Access = 12724, Miss = 8170, Miss_rate = 0.642, Pending_hits = 58, Reservation_fails = 0
L2_total_cache_accesses = 279528
L2_total_cache_misses = 179662
L2_total_cache_miss_rate = 0.6427
L2_total_cache_pending_hits = 922
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 98852
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 528
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 88924
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 90720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 188304
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 90720
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.047

icnt_total_pkts_mem_to_simt=898624
icnt_total_pkts_simt_to_mem=642408
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.53589
	minimum = 6
	maximum = 44
Network latency average = 8.40926
	minimum = 6
	maximum = 44
Slowest packet = 500442
Flit latency average = 6.87333
	minimum = 6
	maximum = 40
Slowest flit = 1379725
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.023686
	minimum = 0.0187435 (at node 0)
	maximum = 0.0281152 (at node 15)
Accepted packet rate average = 0.023686
	minimum = 0.0187435 (at node 0)
	maximum = 0.0281152 (at node 15)
Injected flit rate average = 0.0652823
	minimum = 0.0431915 (at node 0)
	maximum = 0.0865358 (at node 42)
Accepted flit rate average= 0.0652823
	minimum = 0.0601014 (at node 0)
	maximum = 0.090152 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.0557 (6 samples)
	minimum = 6 (6 samples)
	maximum = 265.5 (6 samples)
Network latency average = 10.8947 (6 samples)
	minimum = 6 (6 samples)
	maximum = 260.5 (6 samples)
Flit latency average = 10.495 (6 samples)
	minimum = 6 (6 samples)
	maximum = 256.5 (6 samples)
Fragmentation average = 0.268467 (6 samples)
	minimum = 0 (6 samples)
	maximum = 205.833 (6 samples)
Injected packet rate average = 0.0201973 (6 samples)
	minimum = 0.0159831 (6 samples)
	maximum = 0.0239731 (6 samples)
Accepted packet rate average = 0.0201973 (6 samples)
	minimum = 0.0159831 (6 samples)
	maximum = 0.0239731 (6 samples)
Injected flit rate average = 0.0556675 (6 samples)
	minimum = 0.0368267 (6 samples)
	maximum = 0.073813 (6 samples)
Accepted flit rate average = 0.0556675 (6 samples)
	minimum = 0.0512551 (6 samples)
	maximum = 0.0768754 (6 samples)
Injected packet size average = 2.75618 (6 samples)
Accepted packet size average = 2.75618 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 38 min, 17 sec (2297 sec)
gpgpu_simulation_rate = 75356 (inst/sec)
gpgpu_simulation_rate = 883 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 7: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 7 
gpu_sim_cycle = 38781
gpu_sim_insn = 28848876
gpu_ipc =     743.8920
gpu_tot_sim_cycle = 2290731
gpu_tot_sim_insn = 201942132
gpu_tot_ipc =      88.1562
gpu_tot_issued_cta = 448
max_total_param_size = 0
gpu_stall_dramfull = 142673
gpu_stall_icnt2sh    = 7877
partiton_reqs_in_parallel = 853182
partiton_reqs_in_parallel_total    = 15189127
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.0031
partiton_reqs_in_parallel_util = 853182
partiton_reqs_in_parallel_util_total    = 15189127
gpu_sim_cycle_parition_util = 38781
gpu_tot_sim_cycle_parition_util    = 696407
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8207
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 279528
L2_BW  =     113.6597 GB/Sec
L2_BW_total  =      13.4903 GB/Sec
gpu_total_sim_rate=83001

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4054596
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 12544
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1301
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10912
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4050364
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 12544
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4054596
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
33807, 32492, 32547, 33735, 33815, 32499, 32550, 33731, 9675, 9288, 9312, 6021, 
gpgpu_n_tot_thrd_icount = 233235968
gpgpu_n_tot_w_icount = 7288624
gpgpu_n_stall_shd_mem = 291454
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 219688
gpgpu_n_mem_write_global = 105840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 5363456
gpgpu_n_store_insn = 3333960
gpgpu_n_shmem_insn = 22087016
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 401408
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 289812
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:214808	W0_Idle:12554415	W0_Scoreboard:21446292	W1:423360	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:2857260	W32:4008004
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1757504 {8:219688,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14394240 {136:105840,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 24797248 {40:52920,136:166768,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 846720 {8:105840,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1904 
maxdqlatency = 0 
maxmflatency = 243427 
averagemflatency = 11305 
max_icnt2mem_latency = 242208 
max_icnt2sh_latency = 2290730 
mrq_lat_table:132932 	21918 	14621 	30597 	37414 	30394 	20853 	13394 	9713 	4637 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	220419 	89383 	122 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9 	297673 	12637 	81 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	184897 	34071 	748 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	15120 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	534 	12 	0 	0 	0 	0 	0 	0 	0 	0 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    243698    244705    245324    246865    245421    246863    248521    248600    249615    250165    243671    244404    243669    244330    243680    244335 
dram[1]:    243696    244697    245329    246919    245408    246926    248468    248555    249606    250131    243669    244389    243671    244337    243683    244385 
dram[2]:    243699    244709    245325    246867    245400    246875    248546    249069    249631    250161    243669    244391    243670    244332    243683    244340 
dram[3]:    243698    244702    245331    246917    245430    246938    248497    249009    249627    250145    243669    244392    243670    244332    243685    244387 
dram[4]:    243697    244707    245327    246868    245407    246872    248453    249063    249644    250159    243669    244397    243670    244339    243456    243813 
dram[5]:    243700    244700    245332    246923    245415    246928    248500    248998    249608    250149    243671    244395    243669    244325    242792    243165 
dram[6]:    243696    244702    245329    246882    245430    246849    248451    249076    249607    250144    243669    244401    243671    244335    243682    244346 
dram[7]:    243698    244706    245334    246931    245439    246942    248503    249005    249606    250172    243670    244408    243669    244327    243687    244391 
dram[8]:    243698    244702    245326    246932    245415    245727    248457    249071    249609    250140    243671    244402    243669    244340    243689    244398 
dram[9]:    243704    244705    245336    246855    245418    245730    248492    248987    249610    250156    243669    244402    243670    244326    243677    244358 
dram[10]:    243693    244696    245328    246914    245414    247022    248454    249082    249613    250133    243669    244387    243670    244344    243684    244401 
average row accesses per activate:
dram[0]:  9.205742  9.028169 10.101064  9.839378  8.920000  8.297674 10.197531  9.892216  9.994082  9.229508  9.016129  8.780105 10.976332 10.847953  9.224880  8.884792 
dram[1]: 10.624310 10.228724  9.009708  8.713615  8.811594  8.479070 11.093960  9.898204 10.903226 10.764331  8.973262  8.739583  9.717278  9.717278  9.269231  8.488987 
dram[2]:  9.820000  9.177570  9.989247  9.479591  9.402061  9.029703  9.886228  9.275281 10.248485  9.234973  9.119565  8.649485 11.317073 10.426967  8.334802  7.659919 
dram[3]: 10.176166 10.553763  9.238806  8.677570  8.253394  8.248869 11.013333 10.325000  9.837210  9.559322  9.027027  9.766082 10.666667 10.086957  9.140097  8.446428 
dram[4]: 10.391535  9.869347  9.983871  9.671875  9.142858  8.492891  9.668571  9.724138  9.952941  9.831395  9.446327  9.037838 11.041667 10.027027  8.728110  8.128756 
dram[5]:  9.572140  9.200957  9.169903  9.081731  8.915422  8.528571 11.286667 10.993506  9.234973  8.989362  9.136612  9.393258 10.722544  9.973118  9.105769  8.688073 
dram[6]: 10.400000  9.816326 10.161290  9.742268  8.504762  8.669903 10.266666  9.906433 10.113772  9.763006  9.720930  9.037838  9.858696  9.447917  8.413043  7.962963 
dram[7]:  9.519802  9.152381  9.407960  9.091346  8.930000  8.623188 11.602739 11.763889  8.268657  8.147058  8.968586  8.829897 11.128835 10.248588  9.253589  8.595555 
dram[8]:  9.963731  8.944186 10.005291  9.697436  8.473684  8.237209 10.654088  9.964705  9.719298  9.081967  9.569833  9.259459  9.648936  9.648936  8.486842  7.930328 
dram[9]:  9.674877  9.046082  9.653061  9.009523  9.326316  8.904523 10.846154 10.708860  8.351759  8.351759  9.464088  9.412087 10.797619 10.191011  8.768518  8.307017 
dram[10]: 10.336843 10.071795  9.310345  9.497487  9.040816  8.949495 10.783440 10.137725  9.443182  9.131868  9.525424  9.163043  9.561855  9.512820  8.818604  9.028571 
average row locality = 317006/33650 = 9.420684
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1273      1272      1259      1259      1200      1200      1113      1113      1129      1129      1123      1123      1231      1231      1271      1271 
dram[1]:      1272      1272      1237      1237      1219      1218      1114      1114      1130      1130      1124      1124      1232      1232      1271      1270 
dram[2]:      1292      1292      1239      1239      1219      1219      1112      1112      1131      1130      1124      1124      1232      1232      1253      1253 
dram[3]:      1292      1291      1238      1238      1219      1218      1113      1113      1132      1132      1119      1119      1232      1232      1253      1253 
dram[4]:      1292      1292      1238      1238      1204      1204      1132      1132      1132      1131      1121      1121      1231      1231      1255      1255 
dram[5]:      1273      1272      1253      1253      1204      1203      1133      1133      1130      1130      1121      1121      1231      1231      1255      1255 
dram[6]:      1273      1273      1254      1254      1198      1198      1134      1134      1129      1129      1121      1121      1211      1211      1275      1275 
dram[7]:      1272      1271      1255      1255      1198      1197      1134      1134      1116      1116      1141      1141      1211      1211      1274      1274 
dram[8]:      1272      1272      1255      1255      1190      1190      1134      1134      1116      1116      1141      1141      1211      1211      1275      1275 
dram[9]:      1292      1291      1256      1256      1191      1191      1132      1132      1116      1116      1141      1141      1211      1211      1255      1255 
dram[10]:      1292      1292      1254      1254      1191      1191      1133      1133      1116      1116      1128      1128      1231      1231      1257      1257 
total reads: 211166
bank skew: 1292/1112 = 1.16
chip skew: 19209/19187 = 1.00
number of total write accesses:
dram[0]:       651       651       640       640       584       584       539       539       560       560       554       554       624       624       657       657 
dram[1]:       651       651       619       619       605       605       539       539       560       560       554       554       624       624       657       657 
dram[2]:       672       672       619       619       605       605       539       539       560       560       554       554       624       624       639       639 
dram[3]:       672       672       619       619       605       605       539       539       560       560       551       551       624       624       639       639 
dram[4]:       672       672       619       619       588       588       560       560       560       560       551       551       624       624       639       639 
dram[5]:       651       651       636       636       588       588       560       560       560       560       551       551       624       624       639       639 
dram[6]:       651       651       636       636       588       588       560       560       560       560       551       551       603       603       660       660 
dram[7]:       651       651       636       636       588       588       560       560       546       546       572       572       603       603       660       660 
dram[8]:       651       651       636       636       581       581       560       560       546       546       572       572       603       603       660       660 
dram[9]:       672       672       636       636       581       581       560       560       546       546       572       572       603       603       639       639 
dram[10]:       672       672       636       636       581       581       560       560       546       546       558       558       624       624       639       639 
total reads: 105840
bank skew: 672/539 = 1.25
chip skew: 9632/9618 = 1.00
average mf latency per bank:
dram[0]:      12870     11343     10909     10890     10207     10188     10978     10959     11127     11110     11494     11181     14296     12175     13728     11696
dram[1]:      12872     11350     10789     10773     10374     10367     10965     10953     11122     11108     11629     11176     14281     12166     13725     11700
dram[2]:      12957     11460     10775     10758     10374     10358     10980     10961     11116     11104     11628     11176     14287     12168     13611     11540
dram[3]:      12962     11470     10780     10762     10376     10366     10970     10955     11110     11088     11692     11237     14283     12165     13610     11537
dram[4]:      12958     11460     10780     10762     10299     10283     11131     11115     11111     11099     11674     11217     14294     12175     13596     11527
dram[5]:      12861     11334     10849     10833     10298     10287     11125     11107     11122     11104     11679     11220     14289     12169     13595     11526
dram[6]:      12861     11327     10845     10827     10334     10317     11120     11103     11129     11113     11674     11219     14227     12060     13679     11656
dram[7]:      12737     11338     10840     10823     10326     10321     11120     11102     11027     11010     11805     11363     14223     12057     13689     11661
dram[8]:      12737     11335     10839     10821     10287     10270     11119     11102     11026     11010     11808     11363     14221     12057     13678     11657
dram[9]:      12834     11468     10833     10817     10273     10258     11133     11118     11023     11006     11809     11364     14224     12062     13605     11537
dram[10]:      12834     11457     10846     10827     10279     10261     11124     11105     11029     11008     11721     11263     14287     12172     13593     11527
maximum mf latency per bank:
dram[0]:     242499    240999    240875    240596    240877    240395    239846    240616    239355    239136    242396    240822    243427    241951    242621    241544
dram[1]:     242488    241014    240781    240660    240479    240201    239657    239636    239426    239060    242389    240843    243313    241978    242530    241360
dram[2]:     242500    240852    240870    240607    240606    240330    239741    240666    239298    239195    242391    240905    243302    241826    242477    241000
dram[3]:     242491    241073    240740    240605    240483    240290    239932    239467    239340    238884    242503    241027    243305    241972    242512    241100
dram[4]:     242492    240918    240906    240522    240842    240542    239851    239540    239232    239114    242394    241070    243240    241868    242482    241023
dram[5]:     242507    240751    240718    240623    240448    240272    239986    239650    239338    238983    242505    241010    243268    242085    242511    241267
dram[6]:     242496    240762    240854    240411    240853    240423    239870    239660    239325    239120    242386    241064    243212    241934    242487    241239
dram[7]:     242514    240670    240591    240533    240555    240359    240014    239654    239312    239021    242446    241033    243322    241941    242682    241466
dram[8]:     242492    240824    240729    240343    240616    240218    239897    239654    239303    239560    242430    241073    243245    242066    242494    241209
dram[9]:     242502    240824    240809    240519    240600    240004    239982    239663    239234    239062    242406    241042    243247    242053    242534    241400
dram[10]:     242494    240802    240753    240609    240426    240180    239889    239650    239439    240321    242392    241091    243378    242063    242487    241185
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1366042 n_nop=1244712 n_act=3043 n_pre=3027 n_req=28815 n_rd=76788 n_write=38472 bw_util=0.1688
n_activity=382724 dram_eff=0.6023
bk0: 5092a 1304584i bk1: 5088a 1305270i bk2: 5036a 1305835i bk3: 5036a 1306974i bk4: 4800a 1311722i bk5: 4800a 1311679i bk6: 4452a 1311809i bk7: 4452a 1313928i bk8: 4516a 1311702i bk9: 4516a 1311574i bk10: 4492a 1310850i bk11: 4492a 1314170i bk12: 4924a 1305104i bk13: 4924a 1305904i bk14: 5084a 1301947i bk15: 5084a 1302932i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76533
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7ff595f392c0 :  mf: uid=4499952, sid23:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (2290730), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1366042 n_nop=1244736 n_act=3034 n_pre=3018 n_req=28814 n_rd=76782 n_write=38472 bw_util=0.1687
n_activity=383836 dram_eff=0.6005
bk0: 5088a 1305390i bk1: 5088a 1307280i bk2: 4948a 1307127i bk3: 4946a 1307586i bk4: 4876a 1308732i bk5: 4872a 1309404i bk6: 4456a 1313269i bk7: 4456a 1314831i bk8: 4520a 1311397i bk9: 4520a 1312205i bk10: 4496a 1312443i bk11: 4496a 1314808i bk12: 4928a 1305220i bk13: 4928a 1307087i bk14: 5084a 1302142i bk15: 5080a 1303168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76916
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1366042 n_nop=1244592 n_act=3079 n_pre=3063 n_req=28827 n_rd=76812 n_write=38496 bw_util=0.1688
n_activity=382933 dram_eff=0.6022
bk0: 5168a 1303090i bk1: 5168a 1304271i bk2: 4956a 1305445i bk3: 4956a 1308574i bk4: 4876a 1309607i bk5: 4876a 1309348i bk6: 4448a 1312652i bk7: 4448a 1313515i bk8: 4524a 1311195i bk9: 4520a 1312283i bk10: 4496a 1311169i bk11: 4496a 1313413i bk12: 4928a 1304418i bk13: 4928a 1306278i bk14: 5012a 1303050i bk15: 5012a 1303947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76236
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1366042 n_nop=1244730 n_act=3040 n_pre=3024 n_req=28812 n_rd=76776 n_write=38472 bw_util=0.1687
n_activity=383114 dram_eff=0.6016
bk0: 5168a 1302711i bk1: 5164a 1305397i bk2: 4952a 1306523i bk3: 4952a 1306976i bk4: 4876a 1308454i bk5: 4872a 1309549i bk6: 4452a 1313708i bk7: 4452a 1314220i bk8: 4528a 1310419i bk9: 4528a 1312086i bk10: 4476a 1312979i bk11: 4476a 1314013i bk12: 4928a 1304599i bk13: 4928a 1305397i bk14: 5012a 1302592i bk15: 5012a 1303506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76659
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1366042 n_nop=1244660 n_act=3029 n_pre=3013 n_req=28835 n_rd=76836 n_write=38504 bw_util=0.1689
n_activity=382634 dram_eff=0.6029
bk0: 5168a 1304202i bk1: 5168a 1304987i bk2: 4952a 1307145i bk3: 4952a 1308403i bk4: 4816a 1310138i bk5: 4816a 1309537i bk6: 4528a 1310542i bk7: 4528a 1312040i bk8: 4528a 1311792i bk9: 4524a 1311781i bk10: 4484a 1312039i bk11: 4484a 1314091i bk12: 4924a 1304075i bk13: 4924a 1306148i bk14: 5020a 1304028i bk15: 5020a 1303829i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75924
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc03eec80, atomic=0 1 entries : 0x7ff595be4360 :  mf: uid=4499950, sid23:w10, part=5, addr=0xc03eec80, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (2290730), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1366042 n_nop=1244682 n_act=3056 n_pre=3040 n_req=28816 n_rd=76792 n_write=38472 bw_util=0.1688
n_activity=384094 dram_eff=0.6002
bk0: 5092a 1303236i bk1: 5088a 1306220i bk2: 5012a 1306218i bk3: 5012a 1305098i bk4: 4816a 1309694i bk5: 4812a 1310326i bk6: 4532a 1310409i bk7: 4532a 1312624i bk8: 4520a 1310111i bk9: 4520a 1311408i bk10: 4484a 1312693i bk11: 4484a 1314614i bk12: 4924a 1304840i bk13: 4924a 1305537i bk14: 5020a 1304125i bk15: 5020a 1305407i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76963
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1366042 n_nop=1244708 n_act=3059 n_pre=3043 n_req=28808 n_rd=76760 n_write=38472 bw_util=0.1687
n_activity=382785 dram_eff=0.6021
bk0: 5092a 1303538i bk1: 5092a 1305688i bk2: 5016a 1305893i bk3: 5016a 1307247i bk4: 4792a 1309313i bk5: 4792a 1310547i bk6: 4536a 1310964i bk7: 4536a 1312430i bk8: 4516a 1311749i bk9: 4516a 1311870i bk10: 4484a 1312625i bk11: 4484a 1314234i bk12: 4844a 1306811i bk13: 4844a 1308675i bk14: 5100a 1303612i bk15: 5100a 1302975i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.7723
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03eee80, atomic=0 1 entries : 0x7ff59d03d1a0 :  mf: uid=4499951, sid23:w11, part=7, addr=0xc03eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (2290726), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1366042 n_nop=1244566 n_act=3082 n_pre=3066 n_req=28832 n_rd=76800 n_write=38528 bw_util=0.1688
n_activity=382995 dram_eff=0.6022
bk0: 5088a 1303284i bk1: 5084a 1305841i bk2: 5020a 1306430i bk3: 5020a 1306561i bk4: 4792a 1310922i bk5: 4788a 1310086i bk6: 4536a 1310569i bk7: 4536a 1313182i bk8: 4464a 1310871i bk9: 4464a 1312908i bk10: 4564a 1310282i bk11: 4564a 1312202i bk12: 4844a 1306858i bk13: 4844a 1308848i bk14: 5096a 1303285i bk15: 5096a 1304005i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76879
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1366042 n_nop=1244612 n_act=3111 n_pre=3095 n_req=28806 n_rd=76752 n_write=38472 bw_util=0.1687
n_activity=383855 dram_eff=0.6004
bk0: 5088a 1304360i bk1: 5088a 1306539i bk2: 5020a 1306678i bk3: 5020a 1307483i bk4: 4760a 1310588i bk5: 4760a 1311387i bk6: 4536a 1310935i bk7: 4536a 1311404i bk8: 4464a 1311367i bk9: 4464a 1313743i bk10: 4564a 1311220i bk11: 4564a 1312541i bk12: 4844a 1307182i bk13: 4844a 1308498i bk14: 5100a 1303219i bk15: 5100a 1303044i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75345
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1366042 n_nop=1244678 n_act=3080 n_pre=3064 n_req=28805 n_rd=76748 n_write=38472 bw_util=0.1687
n_activity=382955 dram_eff=0.6017
bk0: 5168a 1302067i bk1: 5164a 1303929i bk2: 5024a 1306510i bk3: 5024a 1306889i bk4: 4764a 1312484i bk5: 4764a 1311939i bk6: 4528a 1310802i bk7: 4528a 1312085i bk8: 4464a 1311600i bk9: 4464a 1312935i bk10: 4564a 1309823i bk11: 4564a 1312854i bk12: 4844a 1305944i bk13: 4844a 1306937i bk14: 5020a 1303379i bk15: 5020a 1305307i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.77093
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1366042 n_nop=1244638 n_act=3038 n_pre=3022 n_req=28836 n_rd=76816 n_write=38528 bw_util=0.1689
n_activity=382798 dram_eff=0.6026
bk0: 5168a 1302738i bk1: 5168a 1304423i bk2: 5016a 1305612i bk3: 5016a 1306002i bk4: 4764a 1311268i bk5: 4764a 1311660i bk6: 4532a 1311418i bk7: 4532a 1312958i bk8: 4464a 1312102i bk9: 4464a 1313558i bk10: 4512a 1312243i bk11: 4512a 1313366i bk12: 4924a 1305202i bk13: 4924a 1306051i bk14: 5028a 1305447i bk15: 5028a 1305837i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75369

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14847, Miss = 9599, Miss_rate = 0.647, Pending_hits = 77, Reservation_fails = 0
L2_cache_bank[1]: Access = 14812, Miss = 9598, Miss_rate = 0.648, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[2]: Access = 14819, Miss = 9599, Miss_rate = 0.648, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[3]: Access = 14798, Miss = 9597, Miss_rate = 0.649, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[4]: Access = 14805, Miss = 9602, Miss_rate = 0.649, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[5]: Access = 14802, Miss = 9601, Miss_rate = 0.649, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[6]: Access = 14788, Miss = 9598, Miss_rate = 0.649, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[7]: Access = 14787, Miss = 9596, Miss_rate = 0.649, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[8]: Access = 14829, Miss = 9605, Miss_rate = 0.648, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[9]: Access = 14833, Miss = 9604, Miss_rate = 0.647, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[10]: Access = 14826, Miss = 9600, Miss_rate = 0.648, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[11]: Access = 14819, Miss = 9598, Miss_rate = 0.648, Pending_hits = 63, Reservation_fails = 0
L2_cache_bank[12]: Access = 14812, Miss = 9595, Miss_rate = 0.648, Pending_hits = 46, Reservation_fails = 0
L2_cache_bank[13]: Access = 14819, Miss = 9595, Miss_rate = 0.647, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[14]: Access = 14840, Miss = 9601, Miss_rate = 0.647, Pending_hits = 50, Reservation_fails = 0
L2_cache_bank[15]: Access = 14840, Miss = 9599, Miss_rate = 0.647, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[16]: Access = 14823, Miss = 9594, Miss_rate = 0.647, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[17]: Access = 14816, Miss = 9594, Miss_rate = 0.648, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[18]: Access = 14815, Miss = 9594, Miss_rate = 0.648, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[19]: Access = 14822, Miss = 9593, Miss_rate = 0.647, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[20]: Access = 14840, Miss = 9602, Miss_rate = 0.647, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[21]: Access = 14840, Miss = 9602, Miss_rate = 0.647, Pending_hits = 61, Reservation_fails = 0
L2_total_cache_accesses = 326032
L2_total_cache_misses = 211166
L2_total_cache_miss_rate = 0.6477
L2_total_cache_pending_hits = 983
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 113791
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 589
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 105308
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 105840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 219688
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 105840
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.052

icnt_total_pkts_mem_to_simt=1047984
icnt_total_pkts_simt_to_mem=749392
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.56974
	minimum = 6
	maximum = 44
Network latency average = 8.44447
	minimum = 6
	maximum = 44
Slowest packet = 559962
Flit latency average = 6.91361
	minimum = 6
	maximum = 40
Slowest flit = 1543490
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239835
	minimum = 0.0189789 (at node 1)
	maximum = 0.0284683 (at node 23)
Accepted packet rate average = 0.0239835
	minimum = 0.0189789 (at node 1)
	maximum = 0.0284683 (at node 23)
Injected flit rate average = 0.0661021
	minimum = 0.0437339 (at node 1)
	maximum = 0.0876225 (at node 42)
Accepted flit rate average= 0.0661021
	minimum = 0.0608561 (at node 1)
	maximum = 0.0912842 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.5577 (7 samples)
	minimum = 6 (7 samples)
	maximum = 233.857 (7 samples)
Network latency average = 10.5446 (7 samples)
	minimum = 6 (7 samples)
	maximum = 229.571 (7 samples)
Flit latency average = 9.98336 (7 samples)
	minimum = 6 (7 samples)
	maximum = 225.571 (7 samples)
Fragmentation average = 0.230114 (7 samples)
	minimum = 0 (7 samples)
	maximum = 176.429 (7 samples)
Injected packet rate average = 0.0207382 (7 samples)
	minimum = 0.0164111 (7 samples)
	maximum = 0.0246153 (7 samples)
Accepted packet rate average = 0.0207382 (7 samples)
	minimum = 0.0164111 (7 samples)
	maximum = 0.0246153 (7 samples)
Injected flit rate average = 0.0571582 (7 samples)
	minimum = 0.0378134 (7 samples)
	maximum = 0.0757858 (7 samples)
Accepted flit rate average = 0.0571582 (7 samples)
	minimum = 0.0526267 (7 samples)
	maximum = 0.0789338 (7 samples)
Injected packet size average = 2.75618 (7 samples)
Accepted packet size average = 2.75618 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 40 min, 33 sec (2433 sec)
gpgpu_simulation_rate = 83001 (inst/sec)
gpgpu_simulation_rate = 941 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 8: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 8 
gpu_sim_cycle = 38959
gpu_sim_insn = 28848876
gpu_ipc =     740.4932
gpu_tot_sim_cycle = 2551840
gpu_tot_sim_insn = 230791008
gpu_tot_ipc =      90.4410
gpu_tot_issued_cta = 512
max_total_param_size = 0
gpu_stall_dramfull = 142673
gpu_stall_icnt2sh    = 8390
partiton_reqs_in_parallel = 857098
partiton_reqs_in_parallel_total    = 16042309
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.6224
partiton_reqs_in_parallel_util = 857098
partiton_reqs_in_parallel_util_total    = 16042309
gpu_sim_cycle_parition_util = 38959
gpu_tot_sim_cycle_parition_util    = 735188
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8297
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 326032
L2_BW  =     113.1404 GB/Sec
L2_BW_total  =      13.8373 GB/Sec
gpu_total_sim_rate=89871

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4633824
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1138
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12704
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4629592
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4633824
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
38634, 37136, 37194, 38547, 38642, 37141, 37197, 38549, 9675, 9288, 9312, 6021, 
gpgpu_n_tot_thrd_icount = 266555392
gpgpu_n_tot_w_icount = 8329856
gpgpu_n_stall_shd_mem = 291484
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 251072
gpgpu_n_mem_write_global = 120960
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 6129664
gpgpu_n_store_insn = 3810240
gpgpu_n_shmem_insn = 25242304
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 228
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 289812
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:244514	W0_Idle:12570249	W0_Scoreboard:22587751	W1:483840	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:3265440	W32:4580576
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2008576 {8:251072,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16450560 {136:120960,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28339712 {40:60480,136:190592,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 967680 {8:120960,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1904 
maxdqlatency = 0 
maxmflatency = 243427 
averagemflatency = 9920 
max_icnt2mem_latency = 242208 
max_icnt2sh_latency = 2551839 
mrq_lat_table:151508 	24280 	16655 	36140 	44589 	36049 	24409 	15076 	9754 	4637 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	248570 	107718 	140 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	10 	341882 	14921 	91 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	211319 	38968 	813 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	30240 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	609 	14 	0 	0 	0 	0 	0 	0 	0 	0 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    243698    244705    245324    246865    245421    246863    248521    248600    249615    250165    243671    244404    243669    244330    243680    244335 
dram[1]:    243696    244697    245329    246919    245408    246926    248468    248555    249606    250131    243669    244389    243671    244337    243683    244385 
dram[2]:    243699    244709    245325    246867    245400    246875    248546    249069    249631    250161    243669    244391    243670    244332    243683    244340 
dram[3]:    243698    244702    245331    246917    245430    246938    248497    249009    249627    250145    243669    244392    243670    244332    243685    244387 
dram[4]:    243697    244707    245327    246868    245407    246872    248453    249063    249644    250159    243669    244397    243670    244339    243456    243813 
dram[5]:    243700    244700    245332    246923    245415    246928    248500    248998    249608    250149    243671    244395    243669    244325    242792    243165 
dram[6]:    243696    244702    245329    246882    245430    246849    248451    249076    249607    250144    243669    244401    243671    244335    243682    244346 
dram[7]:    243698    244706    245334    246931    245439    246942    248503    249005    249606    250172    243670    244408    243669    244327    243687    244391 
dram[8]:    243698    244702    245326    246932    245415    245727    248457    249071    249609    250140    243671    244402    243669    244340    243689    244398 
dram[9]:    243704    244705    245336    246855    245418    245730    248492    248987    249610    250156    243669    244402    243670    244326    243677    244358 
dram[10]:    243693    244696    245328    246914    245414    247022    248454    249082    249613    250133    243669    244387    243670    244344    243684    244401 
average row accesses per activate:
dram[0]:  8.387833  8.258427  9.189075  9.000000  8.186508  7.556777  9.336634  9.023924  9.018604  8.541850  8.423581  8.105042  9.864486  9.683486  8.517375  8.262173 
dram[1]:  9.463519  9.187500  8.223077  8.007491  7.898876  7.501780  9.984127  9.028708  9.948718  9.847715  8.177966  7.942387  8.800000  8.727273  8.550387  7.791520 
dram[2]:  8.936508  8.466166  9.727273  9.067797  8.238281  7.988636  9.019138  8.490991  9.468292  8.546255  8.502203  8.075314 10.302439  9.303965  7.708185  7.292929 
dram[3]:  9.344398  9.702586  8.590362  8.164123  7.452297  7.243986 10.250000  9.721649  9.074766  8.867579  8.067227  8.571428  9.470852  9.222708  8.561265  7.963235 
dram[4]:  9.665236  8.972112  9.464602  8.987395  8.153543  7.530909  8.663677  8.625000  8.990741  8.743243  8.816514  8.429825  9.910798  8.944915  7.883636  7.450172 
dram[5]:  8.719368  8.448276  8.309160  8.437984  8.058366  7.500000 10.173684  9.963918  8.546255  8.508772  8.144068  8.466960  9.773149  9.060086  8.403101  7.970588 
dram[6]:  9.718061  8.895162  9.307693  9.075000  7.759398  7.877862  9.253589  9.079812  9.458536  9.103287  8.857142  8.429825  8.782979  8.356276  7.854610  7.408027 
dram[7]:  8.820000  8.476923  8.612648  8.380769  8.256000  7.726592 10.510870 10.397849  7.662651  7.571429  8.204166  7.907630 10.117647  9.555555  8.354717  7.714286 
dram[8]:  9.074074  8.136532  9.351932  9.041493  7.553505  7.284698  9.527094  9.122642  9.129187  8.712329  8.487069  8.273109  8.708860  8.493827  7.744755  7.286184 
dram[9]:  8.694981  8.245421  8.934426  8.384615  8.605042  8.094862  9.564357  9.378641  7.666667  7.855967  8.712389  8.378723 10.167488  9.511520  7.970588  7.742857 
dram[10]:  9.229508  9.117409  8.677291  8.889796  8.000000  7.876923  9.713568  9.161138  8.837963  8.522322  8.651786  8.462882  8.546558  8.444000  8.127341  8.157895 
average row locality = 363630/42282 = 8.600114
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1462      1461      1451      1451      1387      1387      1270      1270      1299      1299      1297      1297      1407      1407      1458      1458 
dram[1]:      1461      1461      1426      1426      1409      1408      1271      1271      1300      1300      1298      1298      1408      1408      1458      1457 
dram[2]:      1484      1484      1428      1428      1409      1409      1269      1269      1301      1300      1298      1298      1408      1408      1438      1438 
dram[3]:      1484      1483      1427      1427      1409      1408      1270      1270      1302      1302      1292      1292      1408      1408      1438      1438 
dram[4]:      1484      1484      1427      1427      1391      1391      1292      1292      1302      1301      1294      1294      1407      1407      1440      1440 
dram[5]:      1462      1461      1445      1445      1391      1390      1293      1293      1300      1300      1294      1294      1407      1407      1440      1440 
dram[6]:      1462      1462      1446      1446      1384      1384      1294      1294      1299      1299      1294      1294      1384      1384      1463      1463 
dram[7]:      1461      1460      1447      1447      1384      1383      1294      1294      1284      1284      1317      1317      1384      1384      1462      1462 
dram[8]:      1461      1461      1447      1447      1375      1375      1294      1294      1284      1284      1317      1317      1384      1384      1463      1463 
dram[9]:      1484      1483      1448      1448      1376      1376      1292      1292      1285      1285      1317      1317      1384      1384      1440      1440 
dram[10]:      1484      1484      1446      1446      1376      1376      1293      1293      1285      1285      1302      1302      1407      1407      1442      1442 
total reads: 242670
bank skew: 1484/1269 = 1.17
chip skew: 22073/22050 = 1.00
number of total write accesses:
dram[0]:       744       744       736       736       676       676       616       616       640       640       632       632       704       704       748       748 
dram[1]:       744       744       712       712       700       700       616       616       640       640       632       632       704       704       748       748 
dram[2]:       768       768       712       712       700       700       616       616       640       640       632       632       704       704       728       728 
dram[3]:       768       768       712       712       700       700       616       616       640       640       628       628       704       704       728       728 
dram[4]:       768       768       712       712       680       680       640       640       640       640       628       628       704       704       728       728 
dram[5]:       744       744       732       732       680       680       640       640       640       640       628       628       704       704       728       728 
dram[6]:       744       744       732       732       680       680       640       640       640       640       628       628       680       680       752       752 
dram[7]:       744       744       732       732       680       680       640       640       624       624       652       652       680       680       752       752 
dram[8]:       744       744       732       732       672       672       640       640       624       624       652       652       680       680       752       752 
dram[9]:       768       768       732       732       672       672       640       640       624       624       652       652       680       680       728       728 
dram[10]:       768       768       732       732       672       672       640       640       624       624       636       636       704       704       728       728 
total reads: 120960
bank skew: 768/616 = 1.25
chip skew: 11008/10992 = 1.00
average mf latency per bank:
dram[0]:      11254      9921      9502      9485      8856      8839      9643      9627      9722      9707     10022      9749     12591     10727     12027     10251
dram[1]:      11255      9926      9396      9381      9001      8994      9634      9623      9719      9706     10141      9746     12579     10719     12024     10253
dram[2]:      11330     10023      9385      9369      9002      8987      9645      9628      9714      9702     10139      9746     12583     10721     11919     10108
dram[3]:      11334     10031      9388      9373      9003      8993      9637      9624      9709      9689     10199      9803     12581     10719     11917     10106
dram[4]:      11330     10023      9388      9372      8940      8927      9777      9762      9711      9698     10186      9787     12589     10726     11907     10098
dram[5]:      11246      9913      9444      9429      8939      8930      9772      9755      9719      9702     10189      9789     12585     10721     11906     10098
dram[6]:      11245      9907      9440      9424      8971      8956      9769      9753      9723      9709     10186      9789     12532     10627     11979     10211
dram[7]:      11137      9917      9437      9421      8964      8960      9768      9751      9634      9619     10301      9915     12528     10625     11986     10215
dram[8]:      11137      9914      9436      9420      8929      8914      9767      9752      9634      9619     10302      9915     12527     10625     11978     10211
dram[9]:      11222     10029      9431      9417      8917      8904      9779      9765      9626      9610     10304      9916     12529     10630     11914     10107
dram[10]:      11222     10020      9441      9424      8923      8907      9771      9753      9631      9612     10227      9828     12583     10724     11905     10099
maximum mf latency per bank:
dram[0]:     242499    240999    240875    240596    240877    240395    239846    240616    239355    239136    242396    240822    243427    241951    242621    241544
dram[1]:     242488    241014    240781    240660    240479    240201    239657    239636    239426    239060    242389    240843    243313    241978    242530    241360
dram[2]:     242500    240852    240870    240607    240606    240330    239741    240666    239298    239195    242391    240905    243302    241826    242477    241000
dram[3]:     242491    241073    240740    240605    240483    240290    239932    239467    239340    238884    242503    241027    243305    241972    242512    241100
dram[4]:     242492    240918    240906    240522    240842    240542    239851    239540    239232    239114    242394    241070    243240    241868    242482    241023
dram[5]:     242507    240751    240718    240623    240448    240272    239986    239650    239338    238983    242505    241010    243268    242085    242511    241267
dram[6]:     242496    240762    240854    240411    240853    240423    239870    239660    239325    239120    242386    241064    243212    241934    242487    241239
dram[7]:     242514    240670    240591    240533    240555    240359    240014    239654    239312    239021    242446    241033    243322    241941    242682    241466
dram[8]:     242492    240824    240729    240343    240616    240218    239897    239654    239303    239560    242430    241073    243245    242066    242494    241209
dram[9]:     242502    240824    240809    240519    240600    240004    239982    239663    239234    239062    242406    241042    243247    242053    242534    241400
dram[10]:     242494    240802    240753    240609    240426    240180    239889    239650    239439    240321    242392    241091    243378    242063    242487    241185
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1438382 n_nop=1298556 n_act=3815 n_pre=3799 n_req=33053 n_rd=88244 n_write=43968 bw_util=0.1838
n_activity=441809 dram_eff=0.5985
bk0: 5848a 1369391i bk1: 5844a 1370442i bk2: 5804a 1370626i bk3: 5804a 1372337i bk4: 5548a 1376760i bk5: 5548a 1376915i bk6: 5080a 1378282i bk7: 5080a 1380308i bk8: 5196a 1377583i bk9: 5196a 1377391i bk10: 5188a 1376661i bk11: 5188a 1380484i bk12: 5628a 1370446i bk13: 5628a 1371794i bk14: 5832a 1366942i bk15: 5832a 1368156i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.808
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1438382 n_nop=1298510 n_act=3840 n_pre=3824 n_req=33052 n_rd=88240 n_write=43968 bw_util=0.1838
n_activity=443073 dram_eff=0.5968
bk0: 5844a 1370373i bk1: 5844a 1372780i bk2: 5704a 1371725i bk3: 5704a 1372676i bk4: 5636a 1373823i bk5: 5632a 1374595i bk6: 5084a 1379364i bk7: 5084a 1380998i bk8: 5200a 1377425i bk9: 5200a 1378178i bk10: 5192a 1378235i bk11: 5192a 1380829i bk12: 5632a 1370518i bk13: 5632a 1373216i bk14: 5832a 1367228i bk15: 5828a 1367894i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81217
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1438382 n_nop=1298456 n_act=3833 n_pre=3817 n_req=33069 n_rd=88276 n_write=44000 bw_util=0.1839
n_activity=441837 dram_eff=0.5988
bk0: 5936a 1367771i bk1: 5936a 1369489i bk2: 5712a 1370643i bk3: 5712a 1374152i bk4: 5636a 1374572i bk5: 5636a 1374603i bk6: 5076a 1378826i bk7: 5076a 1380217i bk8: 5204a 1377076i bk9: 5200a 1378294i bk10: 5192a 1377045i bk11: 5192a 1379045i bk12: 5632a 1370487i bk13: 5632a 1371960i bk14: 5752a 1367838i bk15: 5752a 1369258i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80969
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1438382 n_nop=1298582 n_act=3808 n_pre=3792 n_req=33050 n_rd=88232 n_write=43968 bw_util=0.1838
n_activity=441661 dram_eff=0.5986
bk0: 5936a 1367387i bk1: 5932a 1370665i bk2: 5708a 1371262i bk3: 5708a 1372085i bk4: 5636a 1373095i bk5: 5632a 1374602i bk6: 5080a 1379584i bk7: 5080a 1380775i bk8: 5208a 1376426i bk9: 5208a 1378035i bk10: 5168a 1378949i bk11: 5168a 1379854i bk12: 5632a 1370335i bk13: 5632a 1371349i bk14: 5752a 1367592i bk15: 5752a 1368567i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80928
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7ff58225fa40 :  mf: uid=5142596, sid03:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (2551839), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1438382 n_nop=1298462 n_act=3823 n_pre=3807 n_req=33073 n_rd=88290 n_write=44000 bw_util=0.1839
n_activity=441385 dram_eff=0.5994
bk0: 5936a 1369377i bk1: 5936a 1370041i bk2: 5708a 1372189i bk3: 5708a 1374037i bk4: 5564a 1375353i bk5: 5562a 1374642i bk6: 5168a 1376443i bk7: 5168a 1378399i bk8: 5208a 1377451i bk9: 5204a 1377955i bk10: 5176a 1378184i bk11: 5176a 1380409i bk12: 5628a 1369593i bk13: 5628a 1372048i bk14: 5760a 1368607i bk15: 5760a 1368735i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80257
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1438382 n_nop=1298486 n_act=3848 n_pre=3832 n_req=33054 n_rd=88248 n_write=43968 bw_util=0.1838
n_activity=443088 dram_eff=0.5968
bk0: 5848a 1368198i bk1: 5844a 1371206i bk2: 5780a 1370784i bk3: 5780a 1370188i bk4: 5564a 1374943i bk5: 5560a 1375074i bk6: 5172a 1376045i bk7: 5172a 1378704i bk8: 5200a 1376144i bk9: 5200a 1377575i bk10: 5176a 1378539i bk11: 5176a 1381117i bk12: 5628a 1370399i bk13: 5628a 1371859i bk14: 5760a 1369291i bk15: 5760a 1370332i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81021
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1438382 n_nop=1298572 n_act=3825 n_pre=3809 n_req=33044 n_rd=88208 n_write=43968 bw_util=0.1838
n_activity=441612 dram_eff=0.5986
bk0: 5848a 1368709i bk1: 5848a 1370841i bk2: 5784a 1370746i bk3: 5784a 1372403i bk4: 5536a 1374426i bk5: 5536a 1376053i bk6: 5176a 1376752i bk7: 5176a 1378571i bk8: 5196a 1377902i bk9: 5196a 1377967i bk10: 5176a 1378341i bk11: 5176a 1380608i bk12: 5536a 1372563i bk13: 5536a 1374509i bk14: 5852a 1368330i bk15: 5852a 1368024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81448
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1438382 n_nop=1298366 n_act=3872 n_pre=3856 n_req=33072 n_rd=88256 n_write=44032 bw_util=0.1839
n_activity=442106 dram_eff=0.5984
bk0: 5844a 1368228i bk1: 5840a 1370554i bk2: 5788a 1370974i bk3: 5788a 1371791i bk4: 5536a 1376124i bk5: 5532a 1374863i bk6: 5176a 1376804i bk7: 5176a 1379605i bk8: 5136a 1377025i bk9: 5136a 1378970i bk10: 5268a 1375966i bk11: 5268a 1378029i bk12: 5536a 1372732i bk13: 5536a 1375078i bk14: 5848a 1368348i bk15: 5848a 1369090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81011
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1438382 n_nop=1298384 n_act=3923 n_pre=3907 n_req=33042 n_rd=88200 n_write=43968 bw_util=0.1838
n_activity=442882 dram_eff=0.5969
bk0: 5844a 1369516i bk1: 5844a 1371747i bk2: 5788a 1371857i bk3: 5788a 1372531i bk4: 5500a 1375954i bk5: 5500a 1376550i bk6: 5176a 1376591i bk7: 5176a 1377559i bk8: 5136a 1377482i bk9: 5136a 1379863i bk10: 5268a 1377057i bk11: 5268a 1378205i bk12: 5536a 1372647i bk13: 5536a 1374524i bk14: 5852a 1368066i bk15: 5852a 1368140i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79112
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1438382 n_nop=1298506 n_act=3860 n_pre=3844 n_req=33043 n_rd=88204 n_write=43968 bw_util=0.1838
n_activity=441611 dram_eff=0.5986
bk0: 5936a 1366907i bk1: 5932a 1368786i bk2: 5792a 1371355i bk3: 5792a 1372132i bk4: 5504a 1377686i bk5: 5504a 1377198i bk6: 5168a 1376566i bk7: 5168a 1378395i bk8: 5140a 1377314i bk9: 5140a 1379118i bk10: 5268a 1375471i bk11: 5268a 1378502i bk12: 5536a 1372193i bk13: 5536a 1372893i bk14: 5760a 1368141i bk15: 5760a 1370319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8131
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7ff5820464a0 :  mf: uid=5142595, sid03:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (2551839), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1438382 n_nop=1298414 n_act=3836 n_pre=3820 n_req=33078 n_rd=88280 n_write=44032 bw_util=0.184
n_activity=441598 dram_eff=0.5992
bk0: 5936a 1367830i bk1: 5936a 1369400i bk2: 5784a 1370695i bk3: 5784a 1371214i bk4: 5504a 1376330i bk5: 5504a 1376949i bk6: 5172a 1377247i bk7: 5172a 1378889i bk8: 5140a 1378285i bk9: 5140a 1379632i bk10: 5208a 1378100i bk11: 5208a 1379334i bk12: 5628a 1370757i bk13: 5628a 1371908i bk14: 5768a 1370660i bk15: 5768a 1370896i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79464

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16960, Miss = 11031, Miss_rate = 0.650, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[1]: Access = 16924, Miss = 11030, Miss_rate = 0.652, Pending_hits = 50, Reservation_fails = 0
L2_cache_bank[2]: Access = 16932, Miss = 11031, Miss_rate = 0.651, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[3]: Access = 16912, Miss = 11029, Miss_rate = 0.652, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[4]: Access = 16920, Miss = 11035, Miss_rate = 0.652, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[5]: Access = 16916, Miss = 11034, Miss_rate = 0.652, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[6]: Access = 16900, Miss = 11030, Miss_rate = 0.653, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[7]: Access = 16900, Miss = 11028, Miss_rate = 0.653, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[8]: Access = 16944, Miss = 11037, Miss_rate = 0.651, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[9]: Access = 16948, Miss = 11036, Miss_rate = 0.651, Pending_hits = 66, Reservation_fails = 0
L2_cache_bank[10]: Access = 16940, Miss = 11032, Miss_rate = 0.651, Pending_hits = 56, Reservation_fails = 0
L2_cache_bank[11]: Access = 16932, Miss = 11030, Miss_rate = 0.651, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[12]: Access = 16924, Miss = 11026, Miss_rate = 0.652, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[13]: Access = 16932, Miss = 11026, Miss_rate = 0.651, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[14]: Access = 16956, Miss = 11033, Miss_rate = 0.651, Pending_hits = 56, Reservation_fails = 0
L2_cache_bank[15]: Access = 16956, Miss = 11031, Miss_rate = 0.651, Pending_hits = 66, Reservation_fails = 0
L2_cache_bank[16]: Access = 16936, Miss = 11025, Miss_rate = 0.651, Pending_hits = 56, Reservation_fails = 0
L2_cache_bank[17]: Access = 16928, Miss = 11025, Miss_rate = 0.651, Pending_hits = 67, Reservation_fails = 0
L2_cache_bank[18]: Access = 16928, Miss = 11026, Miss_rate = 0.651, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[19]: Access = 16936, Miss = 11025, Miss_rate = 0.651, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[20]: Access = 16956, Miss = 11035, Miss_rate = 0.651, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[21]: Access = 16956, Miss = 11035, Miss_rate = 0.651, Pending_hits = 70, Reservation_fails = 0
L2_total_cache_accesses = 372536
L2_total_cache_misses = 242670
L2_total_cache_miss_rate = 0.6514
L2_total_cache_pending_hits = 1110
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 128664
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 716
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 121692
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 120960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 251072
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 120960
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.057

icnt_total_pkts_mem_to_simt=1197344
icnt_total_pkts_simt_to_mem=856376
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.5463
	minimum = 6
	maximum = 40
Network latency average = 8.41953
	minimum = 6
	maximum = 36
Slowest packet = 653071
Flit latency average = 6.89092
	minimum = 6
	maximum = 34
Slowest flit = 1862951
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238739
	minimum = 0.0188921 (at node 0)
	maximum = 0.0283382 (at node 3)
Accepted packet rate average = 0.0238739
	minimum = 0.0188921 (at node 0)
	maximum = 0.0283382 (at node 3)
Injected flit rate average = 0.0658001
	minimum = 0.0435341 (at node 0)
	maximum = 0.0872221 (at node 42)
Accepted flit rate average= 0.0658001
	minimum = 0.0605781 (at node 0)
	maximum = 0.0908671 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.1812 (8 samples)
	minimum = 6 (8 samples)
	maximum = 209.625 (8 samples)
Network latency average = 10.279 (8 samples)
	minimum = 6 (8 samples)
	maximum = 205.375 (8 samples)
Flit latency average = 9.5968 (8 samples)
	minimum = 6 (8 samples)
	maximum = 201.625 (8 samples)
Fragmentation average = 0.20135 (8 samples)
	minimum = 0 (8 samples)
	maximum = 154.375 (8 samples)
Injected packet rate average = 0.0211302 (8 samples)
	minimum = 0.0167212 (8 samples)
	maximum = 0.0250807 (8 samples)
Accepted packet rate average = 0.0211302 (8 samples)
	minimum = 0.0167212 (8 samples)
	maximum = 0.0250807 (8 samples)
Injected flit rate average = 0.0582384 (8 samples)
	minimum = 0.0385285 (8 samples)
	maximum = 0.0772154 (8 samples)
Accepted flit rate average = 0.0582384 (8 samples)
	minimum = 0.0536206 (8 samples)
	maximum = 0.0804255 (8 samples)
Injected packet size average = 2.75617 (8 samples)
Accepted packet size average = 2.75617 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 42 min, 48 sec (2568 sec)
gpgpu_simulation_rate = 89871 (inst/sec)
gpgpu_simulation_rate = 993 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 9: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 9 
gpu_sim_cycle = 38752
gpu_sim_insn = 28848876
gpu_ipc =     744.4487
gpu_tot_sim_cycle = 2812742
gpu_tot_sim_insn = 259639884
gpu_tot_ipc =      92.3085
gpu_tot_issued_cta = 576
max_total_param_size = 0
gpu_stall_dramfull = 142673
gpu_stall_icnt2sh    = 9069
partiton_reqs_in_parallel = 852544
partiton_reqs_in_parallel_total    = 16899407
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.3113
partiton_reqs_in_parallel_util = 852544
partiton_reqs_in_parallel_util_total    = 16899407
gpu_sim_cycle_parition_util = 38752
gpu_tot_sim_cycle_parition_util    = 774147
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8378
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 372536
L2_BW  =     113.7447 GB/Sec
L2_BW_total  =      14.1208 GB/Sec
gpu_total_sim_rate=96448

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5213052
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 16128
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1012
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14496
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5208820
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 16128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5213052
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
43461, 41779, 41841, 43366, 43469, 41783, 41844, 43359, 9675, 9288, 9312, 6021, 
gpgpu_n_tot_thrd_icount = 299874816
gpgpu_n_tot_w_icount = 9371088
gpgpu_n_stall_shd_mem = 291512
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 282456
gpgpu_n_mem_write_global = 136080
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 6895872
gpgpu_n_store_insn = 4286520
gpgpu_n_shmem_insn = 28397592
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 516096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 256
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 289812
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:274780	W0_Idle:12585314	W0_Scoreboard:23710594	W1:544320	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:3673620	W32:5153148
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2259648 {8:282456,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18506880 {136:136080,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31882176 {40:68040,136:214416,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1088640 {8:136080,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1904 
maxdqlatency = 0 
maxmflatency = 243427 
averagemflatency = 8842 
max_icnt2mem_latency = 242208 
max_icnt2sh_latency = 2812741 
mrq_lat_table:172898 	28363 	19128 	40729 	50007 	40504 	27343 	16272 	9840 	4637 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	281443 	121317 	172 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	13 	386272 	17025 	98 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	237610 	43980 	894 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	45360 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	684 	16 	0 	0 	0 	0 	0 	0 	0 	0 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    243698    244705    245324    246865    245421    246863    248521    248600    249615    250165    243671    244404    243669    244330    243680    244335 
dram[1]:    243696    244697    245329    246919    245408    246926    248468    248555    249606    250131    243669    244389    243671    244337    243683    244385 
dram[2]:    243699    244709    245325    246867    245400    246875    248546    249069    249631    250161    243669    244391    243670    244332    243683    244340 
dram[3]:    243698    244702    245331    246917    245430    246938    248497    249009    249627    250145    243669    244392    243670    244332    243685    244387 
dram[4]:    243697    244707    245327    246868    245407    246872    248453    249063    249644    250159    243669    244397    243670    244339    243456    243813 
dram[5]:    243700    244700    245332    246923    245415    246928    248500    248998    249608    250149    243671    244395    243669    244325    242792    243165 
dram[6]:    243696    244702    245329    246882    245430    246849    248451    249076    249607    250144    243669    244401    243671    244335    243682    244346 
dram[7]:    243698    244706    245334    246931    245439    246942    248503    249005    249606    250172    243670    244408    243669    244327    243687    244391 
dram[8]:    243698    244702    245326    246932    245415    245727    248457    249071    249609    250140    243671    244402    243669    244340    243689    244398 
dram[9]:    243704    244705    245336    246855    245418    245730    248492    248987    249610    250156    243669    244402    243670    244326    243677    244358 
dram[10]:    243693    244696    245328    246914    245414    247022    248454    249082    249613    250133    243669    244387    243670    244344    243684    244401 
average row accesses per activate:
dram[0]:  9.047273  8.913979  9.757936  9.568093  8.794677  8.144366 10.028169  9.709091  9.668141  9.180673  9.008299  8.684000 10.615045 10.340517  9.069091  8.812721 
dram[1]: 10.151020  9.869047  8.773723  8.555161  8.507195  8.095890 10.685000  9.713636 10.509615 10.409524  8.762096  8.521568  9.523809  9.448819  9.102190  8.337792 
dram[2]:  9.621212  9.136691 10.282051  9.624000  8.857677  8.600000  9.704545  9.163090 10.125000  9.184874  9.092051  8.657371 11.059908  9.958507  8.242424  7.821086 
dram[3]: 10.039526 10.405738  9.144486  8.713768  8.044218  7.827815 10.953846 10.318841  9.638766  9.431034  8.652000  9.165255 10.126582  9.876543  9.033211  8.441380 
dram[4]: 10.367347  9.657795 10.020833  9.543651  8.766038  8.122377  9.350428  9.310638  9.554585  9.306383  9.413043  9.020833 10.662222  9.673388  8.477509  8.032787 
dram[5]:  9.388680  9.109890  8.865942  8.996324  8.667911  8.090592 10.890547 10.574880  9.108334  9.070539  8.729838  9.058578 10.430435  9.712550  8.876812  8.448276 
dram[6]: 10.410042  9.569231  9.870968  9.637795  8.361011  8.483517  9.954545  9.776786 10.022936  9.668141  9.454148  9.020833  9.497975  9.057915  8.456081  7.996805 
dram[7]:  9.492367  9.139706  9.172285  8.937956  8.873563  8.327338 11.230769 11.005025  8.206107  8.113208  8.801587  8.498084 10.761468 10.200000  8.903914  8.257425 
dram[8]:  9.752941  8.787986  9.914980  9.603922  8.145391  7.866438 10.233644  9.820628  9.598214  9.188034  9.090164  8.872000  9.421687  9.200000  8.343333  7.871069 
dram[9]:  9.372694  8.908772  9.496124  8.941606  9.228915  8.704545 10.272301 10.082950  8.206107  8.398438  9.319327  8.979757 10.811060 10.155844  8.506945  8.277027 
dram[10]:  9.921875  9.806950  9.307984  9.525291  8.606742  8.479705 10.423809  9.860360  9.307360  9.071730  9.250000  9.058091  9.262548  9.156488  8.725979  8.757143 
average row locality = 410254/44516 = 9.215878
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1651      1650      1635      1635      1560      1560      1443      1443      1465      1465      1459      1459      1599      1599      1650      1650 
dram[1]:      1650      1650      1607      1607      1585      1584      1444      1444      1466      1466      1461      1461      1600      1600      1650      1649 
dram[2]:      1676      1676      1609      1609      1585      1585      1442      1442      1467      1466      1461      1461      1600      1600      1627      1627 
dram[3]:      1676      1675      1608      1608      1585      1584      1443      1443      1468      1468      1455      1455      1600      1600      1627      1627 
dram[4]:      1676      1676      1608      1608      1565      1565      1468      1468      1468      1467      1457      1457      1599      1599      1629      1629 
dram[5]:      1651      1650      1628      1628      1565      1564      1469      1469      1466      1466      1457      1457      1599      1599      1629      1629 
dram[6]:      1651      1651      1629      1629      1558      1558      1470      1470      1465      1465      1457      1457      1573      1573      1655      1655 
dram[7]:      1650      1649      1630      1630      1558      1557      1470      1470      1448      1448      1483      1483      1573      1573      1654      1654 
dram[8]:      1650      1650      1630      1630      1548      1548      1470      1470      1448      1448      1483      1483      1573      1573      1655      1655 
dram[9]:      1676      1675      1631      1631      1549      1549      1468      1468      1448      1448      1483      1483      1573      1573      1629      1629 
dram[10]:      1676      1676      1629      1629      1549      1549      1469      1469      1448      1448      1466      1466      1599      1599      1631      1631 
total reads: 274174
bank skew: 1676/1442 = 1.16
chip skew: 24939/24913 = 1.00
number of total write accesses:
dram[0]:       837       837       824       824       753       753       693       693       720       720       712       712       800       800       844       844 
dram[1]:       837       837       797       797       780       780       693       693       720       720       712       712       800       800       844       844 
dram[2]:       864       864       797       797       780       780       693       693       720       720       712       712       800       800       821       821 
dram[3]:       864       864       797       797       780       780       693       693       720       720       708       708       800       800       821       821 
dram[4]:       864       864       797       797       758       758       720       720       720       720       708       708       800       800       821       821 
dram[5]:       837       837       819       819       758       758       720       720       720       720       708       708       800       800       821       821 
dram[6]:       837       837       819       819       758       758       720       720       720       720       708       708       773       773       848       848 
dram[7]:       837       837       819       819       758       758       720       720       702       702       735       735       773       773       848       848 
dram[8]:       837       837       819       819       749       749       720       720       702       702       735       735       773       773       848       848 
dram[9]:       864       864       819       819       749       749       720       720       702       702       735       735       773       773       821       821 
dram[10]:       864       864       819       819       749       749       720       720       702       702       717       717       800       800       821       821 
total reads: 136080
bank skew: 864/693 = 1.25
chip skew: 12384/12366 = 1.00
average mf latency per bank:
dram[0]:      10004      8821      8476      8460      7923      7908      8541      8525      8652      8638      8929      8686     11106      9465     10664      9092
dram[1]:      10004      8826      8382      8368      8052      8045      8532      8523      8650      8638      9031      8680     11095      9459     10661      9094
dram[2]:      10070      8912      8372      8358      8052      8038      8542      8526      8646      8634      9030      8680     11099      9460     10571      8969
dram[3]:      10074      8918      8375      8361      8053      8044      8535      8523      8643      8624      9078      8725     11097      9458     10569      8967
dram[4]:      10071      8911      8375      8361      7995      7983      8659      8645      8644      8632      9067      8713     11104      9464     10562      8961
dram[5]:       9997      8814      8427      8413      7994      7985      8655      8640      8650      8635      9070      8714     11101      9460     10560      8960
dram[6]:       9996      8810      8424      8410      8020      8006      8652      8638      8653      8640      9067      8714     11052      9376     10626      9061
dram[7]:       9900      8816      8422      8407      8013      8009      8652      8637      8575      8560      9168      8826     11048      9374     10632      9064
dram[8]:       9899      8814      8421      8406      7982      7968      8651      8637      8574      8561      9170      8826     11048      9374     10625      9061
dram[9]:       9974      8916      8417      8403      7972      7960      8661      8648      8572      8557      9172      8826     11050      9378     10569      8968
dram[10]:       9975      8909      8425      8410      7977      7962      8654      8638      8576      8559      9104      8749     11098      9463     10561      8963
maximum mf latency per bank:
dram[0]:     242499    240999    240875    240596    240877    240395    239846    240616    239355    239136    242396    240822    243427    241951    242621    241544
dram[1]:     242488    241014    240781    240660    240479    240201    239657    239636    239426    239060    242389    240843    243313    241978    242530    241360
dram[2]:     242500    240852    240870    240607    240606    240330    239741    240666    239298    239195    242391    240905    243302    241826    242477    241000
dram[3]:     242491    241073    240740    240605    240483    240290    239932    239467    239340    238884    242503    241027    243305    241972    242512    241100
dram[4]:     242492    240918    240906    240522    240842    240542    239851    239540    239232    239114    242394    241070    243240    241868    242482    241023
dram[5]:     242507    240751    240718    240623    240448    240272    239986    239650    239338    238983    242505    241010    243268    242085    242511    241267
dram[6]:     242496    240762    240854    240411    240853    240423    239870    239660    239325    239120    242386    241064    243212    241934    242487    241239
dram[7]:     242514    240670    240591    240533    240555    240359    240014    239654    239312    239021    242446    241033    243322    241941    242682    241466
dram[8]:     242492    240824    240729    240343    240616    240218    239897    239654    239303    239560    242430    241073    243245    242066    242494    241209
dram[9]:     242502    240824    240809    240519    240600    240004    239982    239663    239234    239062    242406    241042    243247    242053    242534    241400
dram[10]:     242494    240802    240753    240609    240426    240180    239889    239650    239439    240321    242392    241091    243378    242063    242487    241185
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1510337 n_nop=1353167 n_act=4015 n_pre=3999 n_req=37289 n_rd=99692 n_write=49464 bw_util=0.1975
n_activity=497371 dram_eff=0.5998
bk0: 6604a 1434566i bk1: 6600a 1436164i bk2: 6540a 1435791i bk3: 6540a 1437780i bk4: 6240a 1442988i bk5: 6240a 1442853i bk6: 5772a 1444548i bk7: 5772a 1447156i bk8: 5860a 1444195i bk9: 5860a 1443440i bk10: 5836a 1442839i bk11: 5836a 1446944i bk12: 6396a 1435430i bk13: 6396a 1437412i bk14: 6600a 1432185i bk15: 6600a 1433450i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8191
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1510337 n_nop=1353109 n_act=4042 n_pre=4026 n_req=37290 n_rd=99696 n_write=49464 bw_util=0.1975
n_activity=498736 dram_eff=0.5982
bk0: 6600a 1435796i bk1: 6600a 1438363i bk2: 6428a 1437302i bk3: 6428a 1438436i bk4: 6340a 1439916i bk5: 6336a 1440667i bk6: 5776a 1445510i bk7: 5776a 1447122i bk8: 5864a 1443528i bk9: 5864a 1444200i bk10: 5844a 1444632i bk11: 5844a 1447381i bk12: 6400a 1435979i bk13: 6400a 1439110i bk14: 6600a 1432382i bk15: 6596a 1433321i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82633
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7ff5825cb3d0 :  mf: uid=5785238, sid13:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (2812741), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1510337 n_nop=1353059 n_act=4033 n_pre=4017 n_req=37307 n_rd=99732 n_write=49496 bw_util=0.1976
n_activity=497470 dram_eff=0.5999
bk0: 6704a 1432691i bk1: 6704a 1435083i bk2: 6436a 1435859i bk3: 6436a 1439893i bk4: 6340a 1441150i bk5: 6340a 1441081i bk6: 5768a 1445043i bk7: 5768a 1446981i bk8: 5868a 1443293i bk9: 5864a 1444538i bk10: 5844a 1443092i bk11: 5844a 1445264i bk12: 6400a 1435723i bk13: 6400a 1437720i bk14: 6508a 1432649i bk15: 6508a 1434486i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81768
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1510337 n_nop=1353161 n_act=4020 n_pre=4004 n_req=37288 n_rd=99688 n_write=49464 bw_util=0.1975
n_activity=497797 dram_eff=0.5992
bk0: 6704a 1432661i bk1: 6700a 1436340i bk2: 6432a 1437233i bk3: 6432a 1437911i bk4: 6340a 1439141i bk5: 6336a 1440927i bk6: 5772a 1445584i bk7: 5772a 1447081i bk8: 5872a 1442632i bk9: 5872a 1444493i bk10: 5820a 1445276i bk11: 5820a 1446673i bk12: 6400a 1435173i bk13: 6400a 1437094i bk14: 6508a 1432751i bk15: 6508a 1433459i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82021
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7ff582850b10 :  mf: uid=5785239, sid13:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (2812738), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1510337 n_nop=1353051 n_act=4021 n_pre=4005 n_req=37315 n_rd=99756 n_write=49504 bw_util=0.1977
n_activity=496857 dram_eff=0.6008
bk0: 6704a 1434628i bk1: 6704a 1435678i bk2: 6432a 1437447i bk3: 6432a 1439995i bk4: 6260a 1441732i bk5: 6260a 1440797i bk6: 5872a 1442578i bk7: 5872a 1444407i bk8: 5872a 1443509i bk9: 5868a 1443522i bk10: 5828a 1444246i bk11: 5828a 1446877i bk12: 6396a 1434518i bk13: 6396a 1437443i bk14: 6516a 1433924i bk15: 6516a 1434525i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81352
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1510337 n_nop=1353065 n_act=4060 n_pre=4044 n_req=37292 n_rd=99704 n_write=49464 bw_util=0.1975
n_activity=499038 dram_eff=0.5978
bk0: 6604a 1433395i bk1: 6600a 1437024i bk2: 6512a 1436326i bk3: 6512a 1435692i bk4: 6260a 1440945i bk5: 6256a 1441064i bk6: 5876a 1442123i bk7: 5876a 1445207i bk8: 5864a 1442534i bk9: 5864a 1444048i bk10: 5828a 1444999i bk11: 5828a 1447583i bk12: 6396a 1434986i bk13: 6396a 1437556i bk14: 6516a 1434432i bk15: 6516a 1435597i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82145
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1510337 n_nop=1353179 n_act=4023 n_pre=4007 n_req=37282 n_rd=99664 n_write=49464 bw_util=0.1975
n_activity=497269 dram_eff=0.5998
bk0: 6604a 1433978i bk1: 6604a 1436327i bk2: 6516a 1436352i bk3: 6516a 1438158i bk4: 6232a 1440631i bk5: 6232a 1442308i bk6: 5880a 1442908i bk7: 5880a 1444878i bk8: 5860a 1444060i bk9: 5860a 1444312i bk10: 5828a 1444764i bk11: 5828a 1446805i bk12: 6292a 1437765i bk13: 6292a 1439982i bk14: 6620a 1433502i bk15: 6620a 1433277i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82723
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1510337 n_nop=1352937 n_act=4080 n_pre=4064 n_req=37314 n_rd=99720 n_write=49536 bw_util=0.1976
n_activity=497867 dram_eff=0.5996
bk0: 6600a 1433575i bk1: 6596a 1436758i bk2: 6520a 1436660i bk3: 6520a 1437251i bk4: 6232a 1442380i bk5: 6228a 1441290i bk6: 5880a 1442512i bk7: 5880a 1445858i bk8: 5792a 1443416i bk9: 5792a 1445655i bk10: 5932a 1442083i bk11: 5932a 1444410i bk12: 6292a 1438109i bk13: 6292a 1440284i bk14: 6616a 1433487i bk15: 6616a 1433920i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82264
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1510337 n_nop=1352983 n_act=4125 n_pre=4109 n_req=37280 n_rd=99656 n_write=49464 bw_util=0.1975
n_activity=498575 dram_eff=0.5982
bk0: 6600a 1434815i bk1: 6600a 1437244i bk2: 6520a 1437454i bk3: 6520a 1438236i bk4: 6192a 1442490i bk5: 6192a 1443060i bk6: 5880a 1442471i bk7: 5880a 1443318i bk8: 5792a 1443654i bk9: 5792a 1445977i bk10: 5932a 1443084i bk11: 5932a 1444547i bk12: 6292a 1437913i bk13: 6292a 1440346i bk14: 6620a 1432706i bk15: 6620a 1433303i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80441
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7ff588564570 :  mf: uid=5785240, sid13:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (2812741), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1510337 n_nop=1353107 n_act=4066 n_pre=4050 n_req=37279 n_rd=99650 n_write=49464 bw_util=0.1975
n_activity=497552 dram_eff=0.5994
bk0: 6704a 1432302i bk1: 6700a 1434825i bk2: 6524a 1437103i bk3: 6522a 1437851i bk4: 6196a 1444065i bk5: 6196a 1443092i bk6: 5872a 1442366i bk7: 5872a 1445085i bk8: 5792a 1443794i bk9: 5792a 1445696i bk10: 5932a 1441438i bk11: 5932a 1444802i bk12: 6292a 1437419i bk13: 6292a 1438485i bk14: 6516a 1432755i bk15: 6516a 1435674i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82719
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1510337 n_nop=1353017 n_act=4032 n_pre=4016 n_req=37318 n_rd=99736 n_write=49536 bw_util=0.1977
n_activity=496985 dram_eff=0.6007
bk0: 6704a 1432882i bk1: 6704a 1435013i bk2: 6516a 1436217i bk3: 6516a 1436887i bk4: 6196a 1442658i bk5: 6196a 1443347i bk6: 5876a 1443075i bk7: 5876a 1445044i bk8: 5792a 1444354i bk9: 5792a 1446037i bk10: 5864a 1444329i bk11: 5864a 1445948i bk12: 6396a 1436148i bk13: 6396a 1437301i bk14: 6524a 1435804i bk15: 6524a 1435800i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80862

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19073, Miss = 12462, Miss_rate = 0.653, Pending_hits = 85, Reservation_fails = 0
L2_cache_bank[1]: Access = 19036, Miss = 12461, Miss_rate = 0.655, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[2]: Access = 19045, Miss = 12463, Miss_rate = 0.654, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[3]: Access = 19026, Miss = 12461, Miss_rate = 0.655, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[4]: Access = 19035, Miss = 12467, Miss_rate = 0.655, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[5]: Access = 19031, Miss = 12466, Miss_rate = 0.655, Pending_hits = 48, Reservation_fails = 0
L2_cache_bank[6]: Access = 19013, Miss = 12462, Miss_rate = 0.655, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[7]: Access = 19012, Miss = 12460, Miss_rate = 0.655, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[8]: Access = 19058, Miss = 12470, Miss_rate = 0.654, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[9]: Access = 19063, Miss = 12469, Miss_rate = 0.654, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[10]: Access = 19054, Miss = 12464, Miss_rate = 0.654, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[11]: Access = 19045, Miss = 12462, Miss_rate = 0.654, Pending_hits = 74, Reservation_fails = 0
L2_cache_bank[12]: Access = 19036, Miss = 12458, Miss_rate = 0.654, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[13]: Access = 19045, Miss = 12458, Miss_rate = 0.654, Pending_hits = 63, Reservation_fails = 0
L2_cache_bank[14]: Access = 19072, Miss = 12466, Miss_rate = 0.654, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[15]: Access = 19072, Miss = 12464, Miss_rate = 0.654, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[16]: Access = 19050, Miss = 12457, Miss_rate = 0.654, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[17]: Access = 19041, Miss = 12457, Miss_rate = 0.654, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[18]: Access = 19040, Miss = 12457, Miss_rate = 0.654, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[19]: Access = 19049, Miss = 12456, Miss_rate = 0.654, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[20]: Access = 19072, Miss = 12467, Miss_rate = 0.654, Pending_hits = 48, Reservation_fails = 0
L2_cache_bank[21]: Access = 19072, Miss = 12467, Miss_rate = 0.654, Pending_hits = 74, Reservation_fails = 0
L2_total_cache_accesses = 419040
L2_total_cache_misses = 274174
L2_total_cache_miss_rate = 0.6543
L2_total_cache_pending_hits = 1197
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 143577
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 803
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 138076
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 136080
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 282456
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 136080
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.061

icnt_total_pkts_mem_to_simt=1346704
icnt_total_pkts_simt_to_mem=963360
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.56689
	minimum = 6
	maximum = 52
Network latency average = 8.43955
	minimum = 6
	maximum = 52
Slowest packet = 745953
Flit latency average = 6.91214
	minimum = 6
	maximum = 48
Slowest flit = 2056057
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0240014
	minimum = 0.0189931 (at node 0)
	maximum = 0.0284896 (at node 11)
Accepted packet rate average = 0.0240014
	minimum = 0.0189931 (at node 0)
	maximum = 0.0284896 (at node 11)
Injected flit rate average = 0.0661516
	minimum = 0.0437666 (at node 0)
	maximum = 0.0876881 (at node 42)
Accepted flit rate average= 0.0661516
	minimum = 0.0609017 (at node 0)
	maximum = 0.0913525 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.8908 (9 samples)
	minimum = 6 (9 samples)
	maximum = 192.111 (9 samples)
Network latency average = 10.0746 (9 samples)
	minimum = 6 (9 samples)
	maximum = 188.333 (9 samples)
Flit latency average = 9.29851 (9 samples)
	minimum = 6 (9 samples)
	maximum = 184.556 (9 samples)
Fragmentation average = 0.178978 (9 samples)
	minimum = 0 (9 samples)
	maximum = 137.222 (9 samples)
Injected packet rate average = 0.0214492 (9 samples)
	minimum = 0.0169736 (9 samples)
	maximum = 0.0254594 (9 samples)
Accepted packet rate average = 0.0214492 (9 samples)
	minimum = 0.0169736 (9 samples)
	maximum = 0.0254594 (9 samples)
Injected flit rate average = 0.0591176 (9 samples)
	minimum = 0.0391105 (9 samples)
	maximum = 0.078379 (9 samples)
Accepted flit rate average = 0.0591176 (9 samples)
	minimum = 0.0544296 (9 samples)
	maximum = 0.0816396 (9 samples)
Injected packet size average = 2.75617 (9 samples)
Accepted packet size average = 2.75617 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 44 min, 52 sec (2692 sec)
gpgpu_simulation_rate = 96448 (inst/sec)
gpgpu_simulation_rate = 1044 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 10: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 10 
gpu_sim_cycle = 39371
gpu_sim_insn = 28848876
gpu_ipc =     732.7443
gpu_tot_sim_cycle = 3074263
gpu_tot_sim_insn = 288488760
gpu_tot_ipc =      93.8400
gpu_tot_issued_cta = 640
max_total_param_size = 0
gpu_stall_dramfull = 142673
gpu_stall_icnt2sh    = 9449
partiton_reqs_in_parallel = 866162
partiton_reqs_in_parallel_total    = 17751951
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.0561
partiton_reqs_in_parallel_util = 866162
partiton_reqs_in_parallel_util_total    = 17751951
gpu_sim_cycle_parition_util = 39371
gpu_tot_sim_cycle_parition_util    = 812899
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8453
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 419040
L2_BW  =     111.9564 GB/Sec
L2_BW_total  =      14.3534 GB/Sec
gpu_total_sim_rate=102047

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5792280
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0007
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 17920
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0911
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 16288
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5788048
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 17920
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5792280
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
48288, 46424, 46488, 48185, 48296, 46423, 46491, 48174, 9675, 9288, 9312, 6021, 
gpgpu_n_tot_thrd_icount = 333194240
gpgpu_n_tot_w_icount = 10412320
gpgpu_n_stall_shd_mem = 291550
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 313840
gpgpu_n_mem_write_global = 151200
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7662080
gpgpu_n_store_insn = 4762800
gpgpu_n_shmem_insn = 31552880
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 573440
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 294
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 289812
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:304553	W0_Idle:12600917	W0_Scoreboard:24854454	W1:604800	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:4081800	W32:5725720
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2510720 {8:313840,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20563200 {136:151200,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 35424640 {40:75600,136:238240,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1209600 {8:151200,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1904 
maxdqlatency = 0 
maxmflatency = 243427 
averagemflatency = 7981 
max_icnt2mem_latency = 242208 
max_icnt2sh_latency = 3074262 
mrq_lat_table:191320 	30772 	21135 	46225 	57020 	46395 	31045 	17927 	9869 	4637 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	309585 	139655 	196 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	14 	430450 	19336 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	264171 	48732 	965 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	60480 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	760 	18 	0 	0 	0 	0 	0 	0 	0 	0 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    243698    244705    245324    246865    245421    246863    248521    248600    249615    250165    243671    244404    243669    244330    243680    244335 
dram[1]:    243696    244697    245329    246919    245408    246926    248468    248555    249606    250131    243669    244389    243671    244337    243683    244385 
dram[2]:    243699    244709    245325    246867    245400    246875    248546    249069    249631    250161    243669    244391    243670    244332    243683    244340 
dram[3]:    243698    244702    245331    246917    245430    246938    248497    249009    249627    250145    243669    244392    243670    244332    243685    244387 
dram[4]:    243697    244707    245327    246868    245407    246872    248453    249063    249644    250159    243669    244397    243670    244339    243456    243813 
dram[5]:    243700    244700    245332    246923    245415    246928    248500    248998    249608    250149    243671    244395    243669    244325    242792    243165 
dram[6]:    243696    244702    245329    246882    245430    246849    248451    249076    249607    250144    243669    244401    243671    244335    243682    244346 
dram[7]:    243698    244706    245334    246931    245439    246942    248503    249005    249606    250172    243670    244408    243669    244327    243687    244391 
dram[8]:    243698    244702    245326    246932    245415    245727    248457    249071    249609    250140    243671    244402    243669    244340    243689    244398 
dram[9]:    243704    244705    245336    246855    245418    245730    248492    248987    249610    250156    243669    244402    243670    244326    243677    244358 
dram[10]:    243693    244696    245328    246914    245414    247022    248454    249082    249613    250133    243669    244387    243670    244344    243684    244401 
average row accesses per activate:
dram[0]:  8.629284  8.315315  9.096026  9.006557  8.024768  7.534883  9.294118  9.045801  9.154136  8.634751  8.472028  8.213559  9.943820  9.584838  8.582044  8.274627 
dram[1]:  9.515464  9.291946  8.189024  8.114803  7.794117  7.483051  9.962185  9.189922  9.902439 10.066115  8.164983  7.873377  8.765676  8.765676  8.555555  7.894587 
dram[2]:  8.949368  8.467066  9.669065  9.081081  7.957958  7.771261  9.041985  8.491039  9.301527  8.517483  8.538733  8.083333 10.375000  9.286714  7.754986  7.297587 
dram[3]:  9.333333  9.615646  8.584664  8.293210  7.443820  7.237705  9.834024  9.150579  9.200000  9.029630  8.070234  8.466666  9.158621  8.972973  8.375384  7.821839 
dram[4]:  9.586441  8.977777  9.461267  8.956667  8.055728  7.434286  8.797101  8.640570  8.865455  8.550878  8.718411  8.533569  9.833333  8.879599  7.895652  7.422343 
dram[5]:  8.738171  8.265672  8.389570  8.389570  7.837349  7.583090 10.078838  9.914286  8.638298  8.487804  8.242321  8.327586  9.654546  9.092465  8.254545  7.738636 
dram[6]:  9.584775  8.993506  9.181208  9.000000  7.743284  7.884499  9.135339  8.804348  9.365385  8.952206  8.813869  8.473684  8.770270  8.428572  7.861582  7.461126 
dram[7]:  8.762658  8.439024  8.526480  8.243976  8.131661  7.717262 10.519481 10.340425  7.779221  7.654952  8.219269  8.032468  9.796227  9.440000  8.404834  7.792717 
dram[8]:  9.019544  8.072886  9.277966  9.215488  7.567647  7.227528  9.418605  8.901099  9.007519  8.808824  8.443686  8.274247  8.770270  8.596026  7.773743  7.172680 
dram[9]:  8.701538  8.194202  8.719746  8.398773  8.551495  8.197453  9.673306  9.596838  7.833333  7.782467  8.742049  8.358109 10.062016  9.405797  8.107142  7.782857 
dram[10]:  9.064102  9.152103  8.741214  8.797427  7.823708  7.683582  9.562992  9.270992  8.977528  8.591398  8.604240  8.454861  8.620130  8.536978  8.041298  8.113095 
average row locality = 456878/53274 = 8.576003
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1840      1839      1827      1827      1747      1747      1600      1600      1635      1635      1633      1633      1775      1775      1837      1837 
dram[1]:      1839      1839      1796      1796      1775      1774      1601      1601      1636      1636      1635      1635      1776      1776      1837      1836 
dram[2]:      1868      1868      1798      1798      1775      1775      1599      1599      1637      1636      1635      1635      1776      1776      1812      1812 
dram[3]:      1868      1867      1797      1797      1775      1774      1600      1600      1638      1638      1628      1628      1776      1776      1812      1812 
dram[4]:      1868      1868      1797      1797      1752      1752      1628      1628      1638      1637      1630      1630      1775      1775      1814      1814 
dram[5]:      1840      1839      1820      1820      1752      1751      1629      1629      1636      1636      1630      1630      1775      1775      1814      1814 
dram[6]:      1840      1840      1821      1821      1744      1744      1630      1630      1635      1635      1630      1630      1746      1746      1843      1843 
dram[7]:      1839      1838      1822      1822      1744      1743      1630      1630      1616      1616      1659      1659      1746      1746      1842      1842 
dram[8]:      1839      1839      1822      1822      1733      1733      1630      1630      1616      1616      1659      1659      1746      1746      1843      1843 
dram[9]:      1868      1867      1823      1823      1734      1734      1628      1628      1617      1617      1659      1659      1746      1746      1814      1814 
dram[10]:      1868      1868      1821      1821      1734      1734      1629      1629      1617      1617      1640      1640      1775      1775      1816      1816 
total reads: 305678
bank skew: 1868/1599 = 1.17
chip skew: 27803/27776 = 1.00
number of total write accesses:
dram[0]:       930       930       920       920       845       845       770       770       800       800       790       790       880       880       935       935 
dram[1]:       930       930       890       890       875       875       770       770       800       800       790       790       880       880       935       935 
dram[2]:       960       960       890       890       875       875       770       770       800       800       790       790       880       880       910       910 
dram[3]:       960       960       890       890       875       875       770       770       800       800       785       785       880       880       910       910 
dram[4]:       960       960       890       890       850       850       800       800       800       800       785       785       880       880       910       910 
dram[5]:       930       930       915       915       850       850       800       800       800       800       785       785       880       880       910       910 
dram[6]:       930       930       915       915       850       850       800       800       800       800       785       785       850       850       940       940 
dram[7]:       930       930       915       915       850       850       800       800       780       780       815       815       850       850       940       940 
dram[8]:       930       930       915       915       840       840       800       800       780       780       815       815       850       850       940       940 
dram[9]:       960       960       915       915       840       840       800       800       780       780       815       815       850       850       910       910 
dram[10]:       960       960       915       915       840       840       800       800       780       780       795       795       880       880       910       910 
total reads: 151200
bank skew: 960/770 = 1.25
chip skew: 13760/13740 = 1.00
average mf latency per bank:
dram[0]:       9008      7945      7611      7596      7094      7080      7720      7705      7787      7774      8024      7806     10058      8575      9617      8203
dram[1]:       9008      7950      7526      7513      7209      7202      7712      7704      7786      7774      8116      7802     10049      8569      9615      8204
dram[2]:       9068      8027      7517      7504      7209      7197      7720      7706      7782      7771      8115      7801     10052      8571      9530      8089
dram[3]:       9072      8032      7520      7507      7210      7201      7714      7703      7780      7763      8160      7845     10051      8569      9528      8087
dram[4]:       9068      8026      7519      7506      7161      7150      7825      7812      7781      7769      8152      7834     10056      8575      9522      8082
dram[5]:       9003      7939      7563      7551      7160      7151      7822      7808      7786      7772      8155      7835     10053      8570      9521      8082
dram[6]:       9001      7935      7561      7548      7184      7171      7820      7807      7788      7776      8152      7835     10010      8496      9579      8172
dram[7]:       8916      7941      7559      7546      7178      7173      7820      7806      7718      7704      8243      7936     10007      8493      9585      8174
dram[8]:       8914      7940      7559      7545      7149      7136      7819      7806      7717      7705      8245      7936     10006      8494      9579      8172
dram[9]:       8982      8031      7556      7542      7140      7129      7827      7815      7712      7698      8246      7936     10008      8498      9529      8089
dram[10]:       8982      8025      7562      7548      7145      7131      7820      7807      7716      7700      8186      7867     10051      8573      9522      8085
maximum mf latency per bank:
dram[0]:     242499    240999    240875    240596    240877    240395    239846    240616    239355    239136    242396    240822    243427    241951    242621    241544
dram[1]:     242488    241014    240781    240660    240479    240201    239657    239636    239426    239060    242389    240843    243313    241978    242530    241360
dram[2]:     242500    240852    240870    240607    240606    240330    239741    240666    239298    239195    242391    240905    243302    241826    242477    241000
dram[3]:     242491    241073    240740    240605    240483    240290    239932    239467    239340    238884    242503    241027    243305    241972    242512    241100
dram[4]:     242492    240918    240906    240522    240842    240542    239851    239540    239232    239114    242394    241070    243240    241868    242482    241023
dram[5]:     242507    240751    240718    240623    240448    240272    239986    239650    239338    238983    242505    241010    243268    242085    242511    241267
dram[6]:     242496    240762    240854    240411    240853    240423    239870    239660    239325    239120    242386    241064    243212    241934    242487    241239
dram[7]:     242514    240670    240591    240533    240555    240359    240014    239654    239312    239021    242446    241033    243322    241941    242682    241466
dram[8]:     242492    240824    240729    240343    240616    240218    239897    239654    239303    239560    242430    241073    243245    242066    242494    241209
dram[9]:     242502    240824    240809    240519    240600    240004    239982    239663    239234    239062    242406    241042    243247    242053    242534    241400
dram[10]:     242494    240802    240753    240609    240426    240180    239889    239650    239439    240321    242392    241091    243378    242063    242487    241185
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1583442 n_nop=1407796 n_act=4777 n_pre=4761 n_req=41527 n_rd=111148 n_write=54960 bw_util=0.2098
n_activity=556466 dram_eff=0.597
bk0: 7360a 1500714i bk1: 7356a 1502020i bk2: 7308a 1501856i bk3: 7308a 1503505i bk4: 6988a 1508960i bk5: 6988a 1508830i bk6: 6400a 1511485i bk7: 6400a 1514090i bk8: 6540a 1511060i bk9: 6540a 1510208i bk10: 6532a 1509624i bk11: 6532a 1513895i bk12: 7100a 1501889i bk13: 7100a 1503895i bk14: 7348a 1498045i bk15: 7348a 1498877i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85628
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1583442 n_nop=1407722 n_act=4812 n_pre=4796 n_req=41528 n_rd=111152 n_write=54960 bw_util=0.2098
n_activity=557410 dram_eff=0.596
bk0: 7356a 1501595i bk1: 7356a 1504258i bk2: 7184a 1502782i bk3: 7184a 1504003i bk4: 7100a 1506031i bk5: 7096a 1506510i bk6: 6404a 1512600i bk7: 6404a 1514375i bk8: 6544a 1510442i bk9: 6544a 1511511i bk10: 6540a 1511304i bk11: 6540a 1514179i bk12: 7104a 1502084i bk13: 7104a 1505654i bk14: 7348a 1497876i bk15: 7344a 1499099i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85938
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1583442 n_nop=1407588 n_act=4837 n_pre=4821 n_req=41549 n_rd=111196 n_write=55000 bw_util=0.2099
n_activity=557051 dram_eff=0.5967
bk0: 7472a 1498183i bk1: 7472a 1500837i bk2: 7192a 1501820i bk3: 7192a 1506071i bk4: 7100a 1506629i bk5: 7100a 1506871i bk6: 6396a 1512031i bk7: 6396a 1514046i bk8: 6548a 1510046i bk9: 6544a 1511755i bk10: 6540a 1509733i bk11: 6540a 1512165i bk12: 7104a 1502428i bk13: 7104a 1504435i bk14: 7248a 1498404i bk15: 7248a 1500158i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85568
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1583442 n_nop=1407686 n_act=4834 n_pre=4818 n_req=41526 n_rd=111144 n_write=54960 bw_util=0.2098
n_activity=556496 dram_eff=0.597
bk0: 7472a 1497852i bk1: 7468a 1502085i bk2: 7188a 1502609i bk3: 7188a 1503553i bk4: 7100a 1505215i bk5: 7096a 1506569i bk6: 6400a 1512448i bk7: 6400a 1514095i bk8: 6552a 1509327i bk9: 6552a 1511025i bk10: 6512a 1512261i bk11: 6512a 1513569i bk12: 7104a 1501284i bk13: 7104a 1503644i bk14: 7248a 1498258i bk15: 7248a 1499217i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85795
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7ff583057550 :  mf: uid=6427883, sid19:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (3074261), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1583442 n_nop=1407596 n_act=4825 n_pre=4809 n_req=41553 n_rd=111212 n_write=55000 bw_util=0.2099
n_activity=555764 dram_eff=0.5981
bk0: 7472a 1500488i bk1: 7472a 1501848i bk2: 7188a 1503139i bk3: 7188a 1506021i bk4: 7008a 1507648i bk5: 7008a 1506853i bk6: 6512a 1509325i bk7: 6512a 1511416i bk8: 6552a 1510105i bk9: 6548a 1510059i bk10: 6520a 1510888i bk11: 6520a 1513689i bk12: 7100a 1500723i bk13: 7100a 1503675i bk14: 7256a 1499788i bk15: 7256a 1500139i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85059
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1583442 n_nop=1407606 n_act=4866 n_pre=4850 n_req=41530 n_rd=111160 n_write=54960 bw_util=0.2098
n_activity=558086 dram_eff=0.5953
bk0: 7360a 1498546i bk1: 7356a 1502316i bk2: 7280a 1501630i bk3: 7280a 1501361i bk4: 7008a 1507024i bk5: 7004a 1507040i bk6: 6516a 1509162i bk7: 6516a 1512215i bk8: 6544a 1509278i bk9: 6544a 1510760i bk10: 6520a 1512184i bk11: 6520a 1514698i bk12: 7100a 1501364i bk13: 7100a 1504397i bk14: 7256a 1500152i bk15: 7256a 1501127i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86041
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents
MSHR: tag=0xc01eea80, atomic=0 1 entries : 0x7ff5830422c0 :  mf: uid=6427881, sid19:w09, part=6, addr=0xc01eea80, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (3074262), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1583442 n_nop=1407732 n_act=4827 n_pre=4811 n_req=41518 n_rd=111112 n_write=54960 bw_util=0.2098
n_activity=555893 dram_eff=0.5975
bk0: 7360a 1499727i bk1: 7360a 1502241i bk2: 7284a 1501785i bk3: 7284a 1504231i bk4: 6976a 1506575i bk5: 6976a 1508395i bk6: 6520a 1509623i bk7: 6520a 1511593i bk8: 6540a 1510921i bk9: 6540a 1511008i bk10: 6520a 1511586i bk11: 6520a 1514149i bk12: 6984a 1504132i bk13: 6984a 1506492i bk14: 7372a 1499087i bk15: 7372a 1498816i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85667
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1583442 n_nop=1407490 n_act=4876 n_pre=4860 n_req=41554 n_rd=111176 n_write=55040 bw_util=0.2099
n_activity=556772 dram_eff=0.5971
bk0: 7356a 1498995i bk1: 7352a 1502354i bk2: 7288a 1501830i bk3: 7288a 1502754i bk4: 6976a 1508224i bk5: 6972a 1507304i bk6: 6520a 1509546i bk7: 6520a 1512770i bk8: 6464a 1510052i bk9: 6464a 1512446i bk10: 6636a 1508669i bk11: 6636a 1511191i bk12: 6984a 1504686i bk13: 6984a 1507207i bk14: 7368a 1499421i bk15: 7368a 1500057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85863
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7ff582f58f20 :  mf: uid=6427884, sid19:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (3074262), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1583442 n_nop=1407510 n_act=4943 n_pre=4927 n_req=41516 n_rd=111102 n_write=54960 bw_util=0.2097
n_activity=557534 dram_eff=0.5957
bk0: 7356a 1500442i bk1: 7356a 1503145i bk2: 7288a 1502727i bk3: 7288a 1504147i bk4: 6932a 1508595i bk5: 6930a 1509153i bk6: 6520a 1509151i bk7: 6520a 1510228i bk8: 6464a 1510332i bk9: 6464a 1512707i bk10: 6636a 1509670i bk11: 6636a 1511256i bk12: 6984a 1504691i bk13: 6984a 1507095i bk14: 7372a 1498452i bk15: 7372a 1498888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83921
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1583442 n_nop=1407706 n_act=4842 n_pre=4826 n_req=41517 n_rd=111108 n_write=54960 bw_util=0.2098
n_activity=556589 dram_eff=0.5967
bk0: 7472a 1497805i bk1: 7468a 1500316i bk2: 7292a 1502519i bk3: 7292a 1503322i bk4: 6936a 1509812i bk5: 6936a 1509566i bk6: 6512a 1509145i bk7: 6512a 1512324i bk8: 6468a 1510338i bk9: 6468a 1512514i bk10: 6636a 1508405i bk11: 6636a 1511785i bk12: 6984a 1503769i bk13: 6984a 1505059i bk14: 7256a 1498145i bk15: 7256a 1501736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86136
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7ff58108d2f0 :  mf: uid=6427882, sid19:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (3074258), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1583442 n_nop=1407546 n_act=4836 n_pre=4820 n_req=41560 n_rd=111200 n_write=55040 bw_util=0.21
n_activity=556188 dram_eff=0.5978
bk0: 7472a 1498295i bk1: 7472a 1500869i bk2: 7284a 1501726i bk3: 7284a 1502688i bk4: 6936a 1508544i bk5: 6936a 1509393i bk6: 6516a 1509875i bk7: 6516a 1512048i bk8: 6468a 1511372i bk9: 6468a 1512954i bk10: 6560a 1510815i bk11: 6560a 1512572i bk12: 7100a 1502412i bk13: 7100a 1503684i bk14: 7264a 1501624i bk15: 7264a 1501658i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84472

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21186, Miss = 13894, Miss_rate = 0.656, Pending_hits = 89, Reservation_fails = 0
L2_cache_bank[1]: Access = 21148, Miss = 13893, Miss_rate = 0.657, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[2]: Access = 21158, Miss = 13895, Miss_rate = 0.657, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[3]: Access = 21140, Miss = 13893, Miss_rate = 0.657, Pending_hits = 46, Reservation_fails = 0
L2_cache_bank[4]: Access = 21150, Miss = 13900, Miss_rate = 0.657, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[5]: Access = 21145, Miss = 13899, Miss_rate = 0.657, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[6]: Access = 21125, Miss = 13894, Miss_rate = 0.658, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[7]: Access = 21125, Miss = 13892, Miss_rate = 0.658, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[8]: Access = 21173, Miss = 13902, Miss_rate = 0.657, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[9]: Access = 21178, Miss = 13901, Miss_rate = 0.656, Pending_hits = 77, Reservation_fails = 0
L2_cache_bank[10]: Access = 21168, Miss = 13896, Miss_rate = 0.656, Pending_hits = 65, Reservation_fails = 0
L2_cache_bank[11]: Access = 21158, Miss = 13894, Miss_rate = 0.657, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[12]: Access = 21148, Miss = 13889, Miss_rate = 0.657, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[13]: Access = 21158, Miss = 13889, Miss_rate = 0.656, Pending_hits = 66, Reservation_fails = 0
L2_cache_bank[14]: Access = 21188, Miss = 13898, Miss_rate = 0.656, Pending_hits = 63, Reservation_fails = 0
L2_cache_bank[15]: Access = 21188, Miss = 13896, Miss_rate = 0.656, Pending_hits = 77, Reservation_fails = 0
L2_cache_bank[16]: Access = 21163, Miss = 13888, Miss_rate = 0.656, Pending_hits = 65, Reservation_fails = 0
L2_cache_bank[17]: Access = 21153, Miss = 13888, Miss_rate = 0.657, Pending_hits = 80, Reservation_fails = 0
L2_cache_bank[18]: Access = 21153, Miss = 13889, Miss_rate = 0.657, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[19]: Access = 21163, Miss = 13888, Miss_rate = 0.656, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[20]: Access = 21188, Miss = 13900, Miss_rate = 0.656, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[21]: Access = 21188, Miss = 13900, Miss_rate = 0.656, Pending_hits = 85, Reservation_fails = 0
L2_total_cache_accesses = 465544
L2_total_cache_misses = 305678
L2_total_cache_miss_rate = 0.6566
L2_total_cache_pending_hits = 1325
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 158449
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 931
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 154460
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 151200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 313840
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 151200
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.065

icnt_total_pkts_mem_to_simt=1496064
icnt_total_pkts_simt_to_mem=1070344
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.54474
	minimum = 6
	maximum = 44
Network latency average = 8.41827
	minimum = 6
	maximum = 41
Slowest packet = 838789
Flit latency average = 6.88418
	minimum = 6
	maximum = 37
Slowest flit = 2327651
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236241
	minimum = 0.0186944 (at node 0)
	maximum = 0.0280417 (at node 19)
Accepted packet rate average = 0.0236241
	minimum = 0.0186944 (at node 0)
	maximum = 0.0280417 (at node 19)
Injected flit rate average = 0.0651115
	minimum = 0.0430785 (at node 0)
	maximum = 0.0863094 (at node 42)
Accepted flit rate average= 0.0651115
	minimum = 0.0599441 (at node 0)
	maximum = 0.0899162 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.6562 (10 samples)
	minimum = 6 (10 samples)
	maximum = 177.3 (10 samples)
Network latency average = 9.90899 (10 samples)
	minimum = 6 (10 samples)
	maximum = 173.6 (10 samples)
Flit latency average = 9.05707 (10 samples)
	minimum = 6 (10 samples)
	maximum = 169.8 (10 samples)
Fragmentation average = 0.16108 (10 samples)
	minimum = 0 (10 samples)
	maximum = 123.5 (10 samples)
Injected packet rate average = 0.0216667 (10 samples)
	minimum = 0.0171457 (10 samples)
	maximum = 0.0257177 (10 samples)
Accepted packet rate average = 0.0216667 (10 samples)
	minimum = 0.0171457 (10 samples)
	maximum = 0.0257177 (10 samples)
Injected flit rate average = 0.059717 (10 samples)
	minimum = 0.0395073 (10 samples)
	maximum = 0.079172 (10 samples)
Accepted flit rate average = 0.059717 (10 samples)
	minimum = 0.0549811 (10 samples)
	maximum = 0.0824672 (10 samples)
Injected packet size average = 2.75617 (10 samples)
Accepted packet size average = 2.75617 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 47 min, 7 sec (2827 sec)
gpgpu_simulation_rate = 102047 (inst/sec)
gpgpu_simulation_rate = 1087 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 11: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 11 
gpu_sim_cycle = 38744
gpu_sim_insn = 28848876
gpu_ipc =     744.6024
gpu_tot_sim_cycle = 3335157
gpu_tot_sim_insn = 317337636
gpu_tot_ipc =      95.1492
gpu_tot_issued_cta = 704
max_total_param_size = 0
gpu_stall_dramfull = 142673
gpu_stall_icnt2sh    = 9982
partiton_reqs_in_parallel = 852368
partiton_reqs_in_parallel_total    = 18618113
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.8380
partiton_reqs_in_parallel_util = 852368
partiton_reqs_in_parallel_util_total    = 18618113
gpu_sim_cycle_parition_util = 38744
gpu_tot_sim_cycle_parition_util    = 852270
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8520
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 465544
L2_BW  =     113.7682 GB/Sec
L2_BW_total  =      14.5522 GB/Sec
gpu_total_sim_rate=107136

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6371508
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0007
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 19712
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0828
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18080
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6367276
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 19712
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6371508
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
53115, 51063, 51135, 52999, 53133, 51062, 51144, 52996, 14514, 13933, 13970, 10847, 
gpgpu_n_tot_thrd_icount = 366513664
gpgpu_n_tot_w_icount = 11453552
gpgpu_n_stall_shd_mem = 291586
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 345224
gpgpu_n_mem_write_global = 166320
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 8428288
gpgpu_n_store_insn = 5239080
gpgpu_n_shmem_insn = 34708168
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 630784
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 330
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 289812
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:334663	W0_Idle:12615721	W0_Scoreboard:25977791	W1:665280	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:4489980	W32:6298292
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2761792 {8:345224,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 22619520 {136:166320,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 38967104 {40:83160,136:262064,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1330560 {8:166320,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1904 
maxdqlatency = 0 
maxmflatency = 243427 
averagemflatency = 7275 
max_icnt2mem_latency = 242208 
max_icnt2sh_latency = 3335156 
mrq_lat_table:213296 	34993 	23682 	50686 	62239 	50566 	33822 	19090 	9958 	4637 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	342866 	152844 	230 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	14 	474817 	21460 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	290445 	53752 	1055 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	75600 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	835 	20 	0 	0 	0 	0 	0 	0 	0 	0 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    243698    244705    245324    246865    245421    246863    248521    248600    249615    250165    243671    244404    243669    244330    243680    244335 
dram[1]:    243696    244697    245329    246919    245408    246926    248468    248555    249606    250131    243669    244389    243671    244337    243683    244385 
dram[2]:    243699    244709    245325    246867    245400    246875    248546    249069    249631    250161    243669    244391    243670    244332    243683    244340 
dram[3]:    243698    244702    245331    246917    245430    246938    248497    249009    249627    250145    243669    244392    243670    244332    243685    244387 
dram[4]:    243697    244707    245327    246868    245407    246872    248453    249063    249644    250159    243669    244397    243670    244339    243456    243813 
dram[5]:    243700    244700    245332    246923    245415    246928    248500    248998    249608    250149    243671    244395    243669    244325    242792    243165 
dram[6]:    243696    244702    245329    246882    245430    246849    248451    249076    249607    250144    243669    244401    243671    244335    243682    244346 
dram[7]:    243698    244706    245334    246931    245439    246942    248503    249005    249606    250172    243670    244408    243669    244327    243687    244391 
dram[8]:    243698    244702    245326    246932    245415    245727    248457    249071    249609    250140    243671    244402    243669    244340    243689    244398 
dram[9]:    243704    244705    245336    246855    245418    245730    248492    248987    249610    250156    243669    244402    243670    244326    243677    244358 
dram[10]:    243693    244696    245328    246914    245414    247022    248454    249082    249613    250133    243669    244387    243670    244344    243684    244401 
average row accesses per activate:
dram[0]:  9.165165  8.843478  9.553798  9.463950  8.508982  8.005633  9.849624  9.597070  9.678700  9.150170  8.942953  8.680781 10.548388 10.183391  9.026548  8.767908 
dram[1]: 10.069307  9.841935  8.581395  8.556521  8.279202  7.958904 10.526104  9.743494 10.435798 10.600791  8.634304  8.337500  9.346032  9.287066  9.000000  8.289973 
dram[2]:  9.500000  9.005780 10.116438  9.529033  8.447675  8.255682  9.593407  9.031034  9.827839  9.030303  9.013514  8.551282 10.985075  9.879194  8.185287  7.722365 
dram[3]:  9.892063 10.179739  8.975684  8.736687  7.918256  7.705570 10.396826  9.703704  9.585714  9.417543  8.540193  8.942760  9.748344  9.558441  8.861357  8.207650 
dram[4]: 10.149837  9.529052  9.909396  9.404459  8.544910  7.905817  9.351916  9.191781  9.319445  9.003356  9.197232  9.010169 10.436171  9.402555  8.373259  7.848564 
dram[5]:  9.276596  8.792507  8.838235  8.838235  8.320700  8.059322 10.654762 10.488281  9.030303  8.880795  8.714754  8.801325 10.254355  9.680921  8.687861  8.168478 
dram[6]: 10.139535  9.537500  9.696774  9.452830  8.225433  8.370588  9.696751  9.358885  9.820513  9.407018  9.293706  8.949495  9.283871  8.937888  8.345109  7.935400 
dram[7]:  9.301829  8.970589  8.976119  8.690751  8.624243  8.198847 11.099174 10.918699  8.167183  8.042683  8.699680  8.509375 10.389892  9.958478  8.847262  8.230563 
dram[8]:  9.564263  8.594366  9.794788  9.668810  8.042735  7.692098  9.985130  9.457747  9.455197  9.256141  8.927869  8.755627  9.344156  9.107594  8.255377  7.601485 
dram[9]:  9.246291  8.725491  9.170732  8.847059  9.051282  8.689231 10.244275 10.166667  8.269592  8.218068  9.230509  8.840909 10.659259  9.993055  8.539773  8.258242 
dram[10]:  9.617284  9.707165  9.192660  9.249230  8.305882  8.161850 10.132075  9.835165  9.421429  9.034246  9.084745  8.933333  9.196875  9.111455  8.473240  8.545455 
average row locality = 503502/55498 = 9.072435
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2029      2028      2011      2011      1920      1920      1773      1773      1801      1801      1795      1795      1967      1967      2029      2029 
dram[1]:      2028      2028      1977      1977      1951      1950      1774      1774      1802      1802      1798      1798      1968      1968      2029      2028 
dram[2]:      2060      2060      1979      1979      1951      1951      1772      1772      1803      1802      1798      1798      1968      1968      2001      2001 
dram[3]:      2060      2059      1978      1978      1951      1950      1773      1773      1804      1804      1791      1791      1968      1968      2001      2001 
dram[4]:      2060      2060      1978      1978      1926      1926      1804      1804      1804      1803      1793      1793      1967      1967      2003      2003 
dram[5]:      2029      2028      2003      2003      1926      1925      1805      1805      1802      1802      1793      1793      1967      1967      2003      2003 
dram[6]:      2029      2029      2004      2004      1918      1918      1806      1806      1801      1801      1793      1793      1935      1935      2035      2035 
dram[7]:      2028      2027      2005      2005      1918      1917      1806      1806      1780      1780      1825      1825      1935      1935      2034      2034 
dram[8]:      2028      2028      2005      2005      1906      1906      1806      1806      1780      1780      1825      1825      1935      1935      2035      2035 
dram[9]:      2060      2059      2006      2006      1907      1907      1804      1804      1780      1780      1825      1825      1935      1935      2003      2003 
dram[10]:      2060      2060      2004      2004      1907      1907      1805      1805      1780      1780      1804      1804      1967      1967      2005      2005 
total reads: 337182
bank skew: 2060/1772 = 1.16
chip skew: 30669/30639 = 1.00
number of total write accesses:
dram[0]:      1023      1023      1008      1008       922       922       847       847       880       880       870       870       976       976      1031      1031 
dram[1]:      1023      1023       975       975       955       955       847       847       880       880       870       870       976       976      1031      1031 
dram[2]:      1056      1056       975       975       955       955       847       847       880       880       870       870       976       976      1003      1003 
dram[3]:      1056      1056       975       975       955       955       847       847       880       880       865       865       976       976      1003      1003 
dram[4]:      1056      1056       975       975       928       928       880       880       880       880       865       865       976       976      1003      1003 
dram[5]:      1023      1023      1002      1002       928       928       880       880       880       880       865       865       976       976      1003      1003 
dram[6]:      1023      1023      1002      1002       928       928       880       880       880       880       865       865       943       943      1036      1036 
dram[7]:      1023      1023      1002      1002       928       928       880       880       858       858       898       898       943       943      1036      1036 
dram[8]:      1023      1023      1002      1002       917       917       880       880       858       858       898       898       943       943      1036      1036 
dram[9]:      1056      1056      1002      1002       917       917       880       880       858       858       898       898       943       943      1003      1003 
dram[10]:      1056      1056      1002      1002       917       917       880       880       858       858       876       876       976       976      1003      1003 
total reads: 166320
bank skew: 1056/847 = 1.25
chip skew: 15136/15114 = 1.00
average mf latency per bank:
dram[0]:       8197      7231      6945      6932      6490      6477      7004      6991      7093      7081      7315      7117      9095      7757      8732      7451
dram[1]:       8196      7235      6868      6856      6594      6587      6998      6990      7092      7081      7397      7110      9087      7752      8730      7452
dram[2]:       8251      7306      6861      6849      6594      6582      7005      6991      7089      7078      7395      7110      9090      7753      8656      7349
dram[3]:       8254      7310      6863      6850      6595      6586      6999      6989      7088      7071      7434      7146      9089      7752      8654      7349
dram[4]:       8251      7305      6862      6850      6549      6538      7099      7088      7088      7077      7426      7138      9093      7756      8650      7344
dram[5]:       8192      7225      6904      6893      6548      6540      7097      7084      7092      7079      7429      7138      9091      7752      8648      7344
dram[6]:       8190      7222      6903      6890      6568      6556      7095      7083      7093      7082      7426      7138      9051      7684      8701      7426
dram[7]:       8112      7227      6901      6888      6562      6557      7096      7082      7030      7017      7509      7230      9048      7682      8706      7428
dram[8]:       8110      7226      6900      6888      6536      6524      7095      7083      7029      7018      7510      7229      9047      7683      8701      7426
dram[9]:       8172      7308      6898      6886      6528      6518      7101      7090      7027      7014      7512      7230      9049      7686      8656      7350
dram[10]:       8172      7303      6903      6890      6533      6520      7096      7083      7031      7016      7457      7167      9089      7755      8651      7348
maximum mf latency per bank:
dram[0]:     242499    240999    240875    240596    240877    240395    239846    240616    239355    239136    242396    240822    243427    241951    242621    241544
dram[1]:     242488    241014    240781    240660    240479    240201    239657    239636    239426    239060    242389    240843    243313    241978    242530    241360
dram[2]:     242500    240852    240870    240607    240606    240330    239741    240666    239298    239195    242391    240905    243302    241826    242477    241000
dram[3]:     242491    241073    240740    240605    240483    240290    239932    239467    239340    238884    242503    241027    243305    241972    242512    241100
dram[4]:     242492    240918    240906    240522    240842    240542    239851    239540    239232    239114    242394    241070    243240    241868    242482    241023
dram[5]:     242507    240751    240718    240623    240448    240272    239986    239650    239338    238983    242505    241010    243268    242085    242511    241267
dram[6]:     242496    240762    240854    240411    240853    240423    239870    239660    239325    239120    242386    241064    243212    241934    242487    241239
dram[7]:     242514    240670    240591    240533    240555    240359    240014    239654    239312    239021    242446    241033    243322    241941    242682    241466
dram[8]:     242492    240824    240729    240343    240616    240218    239897    239654    239303    239560    242430    241073    243245    242066    242494    241209
dram[9]:     242502    240824    240809    240519    240600    240004    239982    239663    239234    239062    242406    241042    243247    242053    242534    241400
dram[10]:     242494    240802    240753    240609    240426    240180    239889    239650    239439    240321    242392    241091    243378    242063    242487    241185
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1655383 n_nop=1462401 n_act=4973 n_pre=4957 n_req=45763 n_rd=122596 n_write=60456 bw_util=0.2212
n_activity=611930 dram_eff=0.5983
bk0: 8116a 1566334i bk1: 8112a 1567876i bk2: 8044a 1567366i bk3: 8044a 1569464i bk4: 7680a 1575356i bk5: 7680a 1575175i bk6: 7092a 1577758i bk7: 7092a 1580491i bk8: 7204a 1577229i bk9: 7204a 1576634i bk10: 7180a 1575625i bk11: 7180a 1580466i bk12: 7868a 1567339i bk13: 7868a 1569028i bk14: 8116a 1563355i bk15: 8116a 1563935i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86148
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7ff59d6a2210 :  mf: uid=7070528, sid27:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (3335156), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1655383 n_nop=1462304 n_act=5016 n_pre=5000 n_req=45766 n_rd=122607 n_write=60456 bw_util=0.2212
n_activity=613311 dram_eff=0.597
bk0: 8112a 1566813i bk1: 8112a 1570036i bk2: 7908a 1568474i bk3: 7907a 1570121i bk4: 7804a 1571796i bk5: 7800a 1572653i bk6: 7096a 1578838i bk7: 7096a 1580481i bk8: 7208a 1576417i bk9: 7208a 1577949i bk10: 7192a 1577698i bk11: 7192a 1581244i bk12: 7872a 1567355i bk13: 7872a 1571309i bk14: 8116a 1562785i bk15: 8112a 1564065i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86485
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1655383 n_nop=1462181 n_act=5035 n_pre=5019 n_req=45787 n_rd=122652 n_write=60496 bw_util=0.2213
n_activity=612534 dram_eff=0.598
bk0: 8240a 1563336i bk1: 8240a 1566374i bk2: 7916a 1567320i bk3: 7916a 1572196i bk4: 7804a 1573082i bk5: 7804a 1573187i bk6: 7088a 1577824i bk7: 7088a 1580738i bk8: 7212a 1576128i bk9: 7208a 1578015i bk10: 7192a 1575893i bk11: 7192a 1578692i bk12: 7872a 1567715i bk13: 7872a 1569766i bk14: 8004a 1563577i bk15: 8004a 1565311i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85827
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1655383 n_nop=1462259 n_act=5042 n_pre=5026 n_req=45764 n_rd=122600 n_write=60456 bw_util=0.2212
n_activity=612073 dram_eff=0.5982
bk0: 8240a 1563061i bk1: 8236a 1567757i bk2: 7912a 1568144i bk3: 7912a 1569584i bk4: 7804a 1570724i bk5: 7800a 1572627i bk6: 7092a 1578779i bk7: 7092a 1580201i bk8: 7216a 1574995i bk9: 7216a 1576995i bk10: 7164a 1578527i bk11: 7164a 1580115i bk12: 7872a 1566251i bk13: 7872a 1568449i bk14: 8004a 1563503i bk15: 8004a 1564245i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8635
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1655383 n_nop=1462165 n_act=5027 n_pre=5011 n_req=45795 n_rd=122676 n_write=60504 bw_util=0.2213
n_activity=611842 dram_eff=0.5988
bk0: 8240a 1565793i bk1: 8240a 1567648i bk2: 7912a 1569006i bk3: 7912a 1572238i bk4: 7704a 1573991i bk5: 7704a 1573214i bk6: 7216a 1575461i bk7: 7216a 1577881i bk8: 7216a 1576218i bk9: 7212a 1576297i bk10: 7172a 1577002i bk11: 7172a 1580042i bk12: 7868a 1566109i bk13: 7868a 1569100i bk14: 8012a 1564856i bk15: 8012a 1565189i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85576
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1655383 n_nop=1462183 n_act=5072 n_pre=5056 n_req=45768 n_rd=122616 n_write=60456 bw_util=0.2212
n_activity=614290 dram_eff=0.596
bk0: 8116a 1564002i bk1: 8112a 1568314i bk2: 8012a 1567636i bk3: 8012a 1566955i bk4: 7704a 1572988i bk5: 7700a 1573440i bk6: 7220a 1575151i bk7: 7220a 1578513i bk8: 7208a 1575526i bk9: 7208a 1577056i bk10: 7172a 1578068i bk11: 7172a 1581549i bk12: 7868a 1566468i bk13: 7868a 1569848i bk14: 8012a 1565418i bk15: 8012a 1566631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86627
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1655383 n_nop=1462321 n_act=5027 n_pre=5011 n_req=45756 n_rd=122568 n_write=60456 bw_util=0.2211
n_activity=611812 dram_eff=0.5983
bk0: 8116a 1565075i bk1: 8116a 1568107i bk2: 8016a 1567286i bk3: 8016a 1570399i bk4: 7672a 1573014i bk5: 7672a 1574875i bk6: 7224a 1575786i bk7: 7224a 1578360i bk8: 7204a 1577082i bk9: 7204a 1577145i bk10: 7172a 1577609i bk11: 7172a 1580308i bk12: 7740a 1569382i bk13: 7740a 1572176i bk14: 8140a 1564327i bk15: 8140a 1564191i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8633
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1655383 n_nop=1462047 n_act=5084 n_pre=5068 n_req=45796 n_rd=122640 n_write=60544 bw_util=0.2213
n_activity=612728 dram_eff=0.5979
bk0: 8112a 1564386i bk1: 8108a 1568421i bk2: 8020a 1567295i bk3: 8020a 1568936i bk4: 7672a 1574272i bk5: 7668a 1573784i bk6: 7224a 1575859i bk7: 7224a 1579305i bk8: 7120a 1576589i bk9: 7120a 1578727i bk10: 7300a 1574728i bk11: 7300a 1577823i bk12: 7740a 1570026i bk13: 7740a 1572615i bk14: 8136a 1564520i bk15: 8136a 1564874i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8609
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1655383 n_nop=1462097 n_act=5143 n_pre=5127 n_req=45754 n_rd=122560 n_write=60456 bw_util=0.2211
n_activity=613313 dram_eff=0.5968
bk0: 8112a 1565564i bk1: 8112a 1568899i bk2: 8020a 1568802i bk3: 8020a 1569785i bk4: 7624a 1574937i bk5: 7624a 1575481i bk6: 7224a 1575069i bk7: 7224a 1576484i bk8: 7120a 1576699i bk9: 7120a 1579055i bk10: 7300a 1575983i bk11: 7300a 1577565i bk12: 7740a 1569857i bk13: 7740a 1572344i bk14: 8140a 1563343i bk15: 8140a 1563760i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84639
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1655383 n_nop=1462303 n_act=5042 n_pre=5026 n_req=45753 n_rd=122556 n_write=60456 bw_util=0.2211
n_activity=612327 dram_eff=0.5978
bk0: 8240a 1563443i bk1: 8236a 1566127i bk2: 8024a 1567996i bk3: 8024a 1568769i bk4: 7628a 1576065i bk5: 7628a 1576098i bk6: 7216a 1575369i bk7: 7216a 1578576i bk8: 7120a 1576433i bk9: 7120a 1578936i bk10: 7300a 1574482i bk11: 7300a 1578076i bk12: 7740a 1569002i bk13: 7740a 1570100i bk14: 8012a 1562992i bk15: 8012a 1566726i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86462
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1655383 n_nop=1462123 n_act=5038 n_pre=5022 n_req=45800 n_rd=122656 n_write=60544 bw_util=0.2213
n_activity=611816 dram_eff=0.5989
bk0: 8240a 1563628i bk1: 8240a 1566435i bk2: 8016a 1567699i bk3: 8016a 1568628i bk4: 7628a 1574917i bk5: 7628a 1575577i bk6: 7220a 1576104i bk7: 7220a 1578258i bk8: 7120a 1577473i bk9: 7120a 1579361i bk10: 7216a 1577109i bk11: 7216a 1578681i bk12: 7868a 1567310i bk13: 7868a 1569024i bk14: 8020a 1566826i bk15: 8020a 1566688i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85549

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23299, Miss = 15325, Miss_rate = 0.658, Pending_hits = 92, Reservation_fails = 0
L2_cache_bank[1]: Access = 23260, Miss = 15324, Miss_rate = 0.659, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[2]: Access = 23271, Miss = 15327, Miss_rate = 0.659, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[3]: Access = 23254, Miss = 15325, Miss_rate = 0.659, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[4]: Access = 23265, Miss = 15332, Miss_rate = 0.659, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[5]: Access = 23260, Miss = 15331, Miss_rate = 0.659, Pending_hits = 62, Reservation_fails = 0
L2_cache_bank[6]: Access = 23238, Miss = 15326, Miss_rate = 0.660, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[7]: Access = 23237, Miss = 15324, Miss_rate = 0.659, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[8]: Access = 23287, Miss = 15335, Miss_rate = 0.659, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[9]: Access = 23293, Miss = 15334, Miss_rate = 0.658, Pending_hits = 80, Reservation_fails = 0
L2_cache_bank[10]: Access = 23282, Miss = 15328, Miss_rate = 0.658, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[11]: Access = 23271, Miss = 15326, Miss_rate = 0.659, Pending_hits = 87, Reservation_fails = 0
L2_cache_bank[12]: Access = 23260, Miss = 15321, Miss_rate = 0.659, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[13]: Access = 23271, Miss = 15321, Miss_rate = 0.658, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[14]: Access = 23304, Miss = 15331, Miss_rate = 0.658, Pending_hits = 66, Reservation_fails = 0
L2_cache_bank[15]: Access = 23304, Miss = 15329, Miss_rate = 0.658, Pending_hits = 80, Reservation_fails = 0
L2_cache_bank[16]: Access = 23277, Miss = 15320, Miss_rate = 0.658, Pending_hits = 68, Reservation_fails = 0
L2_cache_bank[17]: Access = 23266, Miss = 15320, Miss_rate = 0.658, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[18]: Access = 23265, Miss = 15320, Miss_rate = 0.658, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[19]: Access = 23276, Miss = 15319, Miss_rate = 0.658, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[20]: Access = 23304, Miss = 15332, Miss_rate = 0.658, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[21]: Access = 23304, Miss = 15332, Miss_rate = 0.658, Pending_hits = 90, Reservation_fails = 0
L2_total_cache_accesses = 512048
L2_total_cache_misses = 337182
L2_total_cache_miss_rate = 0.6585
L2_total_cache_pending_hits = 1395
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 173379
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1001
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 170844
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 166320
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 345224
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 166320
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.069

icnt_total_pkts_mem_to_simt=1645424
icnt_total_pkts_simt_to_mem=1177328
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.57765
	minimum = 6
	maximum = 50
Network latency average = 8.44989
	minimum = 6
	maximum = 46
Slowest packet = 932992
Flit latency average = 6.92977
	minimum = 6
	maximum = 42
Slowest flit = 2571832
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0240064
	minimum = 0.018997 (at node 5)
	maximum = 0.0284955 (at node 0)
Accepted packet rate average = 0.0240064
	minimum = 0.018997 (at node 5)
	maximum = 0.0284955 (at node 0)
Injected flit rate average = 0.0661652
	minimum = 0.0437756 (at node 5)
	maximum = 0.0877062 (at node 42)
Accepted flit rate average= 0.0661652
	minimum = 0.0609142 (at node 5)
	maximum = 0.0913713 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.4672 (11 samples)
	minimum = 6 (11 samples)
	maximum = 165.727 (11 samples)
Network latency average = 9.77634 (11 samples)
	minimum = 6 (11 samples)
	maximum = 162 (11 samples)
Flit latency average = 8.86368 (11 samples)
	minimum = 6 (11 samples)
	maximum = 158.182 (11 samples)
Fragmentation average = 0.146436 (11 samples)
	minimum = 0 (11 samples)
	maximum = 112.273 (11 samples)
Injected packet rate average = 0.0218794 (11 samples)
	minimum = 0.017314 (11 samples)
	maximum = 0.0259702 (11 samples)
Accepted packet rate average = 0.0218794 (11 samples)
	minimum = 0.017314 (11 samples)
	maximum = 0.0259702 (11 samples)
Injected flit rate average = 0.0603032 (11 samples)
	minimum = 0.0398953 (11 samples)
	maximum = 0.0799479 (11 samples)
Accepted flit rate average = 0.0603032 (11 samples)
	minimum = 0.0555205 (11 samples)
	maximum = 0.0832767 (11 samples)
Injected packet size average = 2.75617 (11 samples)
Accepted packet size average = 2.75617 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 49 min, 22 sec (2962 sec)
gpgpu_simulation_rate = 107136 (inst/sec)
gpgpu_simulation_rate = 1125 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 12: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 12 
gpu_sim_cycle = 39380
gpu_sim_insn = 28848876
gpu_ipc =     732.5768
gpu_tot_sim_cycle = 3596687
gpu_tot_sim_insn = 346186512
gpu_tot_ipc =      96.2515
gpu_tot_issued_cta = 768
max_total_param_size = 0
gpu_stall_dramfull = 142673
gpu_stall_icnt2sh    = 10318
partiton_reqs_in_parallel = 866360
partiton_reqs_in_parallel_total    = 19470481
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.6543
partiton_reqs_in_parallel_util = 866360
partiton_reqs_in_parallel_util_total    = 19470481
gpu_sim_cycle_parition_util = 39380
gpu_tot_sim_cycle_parition_util    = 891014
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8583
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 512048
L2_BW  =     111.9308 GB/Sec
L2_BW_total  =      14.7196 GB/Sec
gpu_total_sim_rate=111962

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6950736
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 21504
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0759
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 19872
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6946504
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 21504
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6950736
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
57942, 55700, 55782, 57816, 57961, 55703, 55791, 57812, 14514, 13933, 13970, 10847, 
gpgpu_n_tot_thrd_icount = 399833088
gpgpu_n_tot_w_icount = 12494784
gpgpu_n_stall_shd_mem = 291622
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 376608
gpgpu_n_mem_write_global = 181440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9194496
gpgpu_n_store_insn = 5715360
gpgpu_n_shmem_insn = 37863456
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 688128
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 366
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 289812
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:364280	W0_Idle:12631678	W0_Scoreboard:27122116	W1:725760	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:4898160	W32:6870864
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3012864 {8:376608,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 24675840 {136:181440,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 42509568 {40:90720,136:285888,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1451520 {8:181440,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1904 
maxdqlatency = 0 
maxmflatency = 243427 
averagemflatency = 6688 
max_icnt2mem_latency = 242208 
max_icnt2sh_latency = 3596686 
mrq_lat_table:232099 	37450 	25675 	56197 	69147 	56280 	37361 	20763 	9984 	4637 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	371175 	171023 	246 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	15 	519163 	23594 	148 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	317014 	58519 	1103 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	90720 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	911 	22 	0 	0 	0 	0 	0 	0 	0 	0 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    243698    244705    245324    246865    245421    246863    248521    248600    249615    250165    243671    244404    243669    244330    243680    244335 
dram[1]:    243696    244697    245329    246919    245408    246926    248468    248555    249606    250131    243669    244389    243671    244337    243683    244385 
dram[2]:    243699    244709    245325    246867    245400    246875    248546    249069    249631    250161    243669    244391    243670    244332    243683    244340 
dram[3]:    243698    244702    245331    246917    245430    246938    248497    249009    249627    250145    243669    244392    243670    244332    243685    244387 
dram[4]:    243697    244707    245327    246868    245407    246872    248453    249063    249644    250159    243669    244397    243670    244339    243456    243813 
dram[5]:    243700    244700    245332    246923    245415    246928    248500    248998    249608    250149    243671    244395    243669    244325    242792    243165 
dram[6]:    243696    244702    245329    246882    245430    246849    248451    249076    249607    250144    243669    244401    243671    244335    243682    244346 
dram[7]:    243698    244706    245334    246931    245439    246942    248503    249005    249606    250172    243670    244408    243669    244327    243687    244391 
dram[8]:    243698    244702    245326    246932    245415    245727    248457    249071    249609    250140    243671    244402    243669    244340    243689    244398 
dram[9]:    243704    244705    245336    246855    245418    245730    248492    248987    249610    250156    243669    244402    243670    244326    243677    244358 
dram[10]:    243693    244696    245328    246914    245414    247022    248454    249082    249613    250133    243669    244387    243670    244344    243684    244401 
average row accesses per activate:
dram[0]:  8.843501  8.437975  8.937838  8.865952  8.085492  7.520482  8.974843  8.835914  9.018461  8.646018  8.655787  8.286932  9.996875  9.693939  8.537085  8.365914 
dram[1]:  9.388732  9.057065  8.085000  8.064837  7.615752  7.367206  9.947735  9.239482 10.075602 10.075602  8.248588  8.088643  8.791209  8.695652  8.558974  8.002398 
dram[2]:  9.005291  8.552764  9.630953  9.039106  7.821078  7.745146  9.000000  8.541916  9.252366  8.598241  8.513120  8.088643 10.223642  9.329446  7.823389  7.333333 
dram[3]:  9.326028  9.667614  8.446475  8.252551  7.335632  7.073171  9.841379  9.266233  9.168750  8.864048  8.209040  8.447675  9.221902  8.963586  8.340967  7.842105 
dram[4]:  9.481894  8.934383  9.404070  8.790761  7.871859  7.406620  8.676558  8.549707  8.732142  8.476878  8.706587  8.404624  9.843077  8.935754  7.903615  7.471526 
dram[5]:  8.796834  8.524297  8.315657  8.357868  7.812968  7.528846 10.086206 10.086206  8.648968  8.523255  8.404624  8.478134  9.464497  8.910864  8.200000  7.772512 
dram[6]:  9.663768  9.010811  9.357955  9.099447  7.694582  7.888889  9.003077  8.839879  9.364217  8.908814  8.680597  8.308572  8.811268  8.341333  7.866197  7.530337 
dram[7]:  8.864362  8.587629  8.558441  8.320707  8.135417  7.749380 10.375887 10.302817  7.773585  7.670213  8.321229  8.161644  9.654321  9.421687  8.312655  7.845433 
dram[8]:  9.181818  8.229630  9.441260  9.178273  7.503632  7.291765  9.348243  8.866667  9.097792  8.873846  8.367977  8.367977  8.962750  8.664820  7.829439  7.190987 
dram[9]:  8.661577  8.200000  8.628272  8.538860  8.469945  8.010336  9.432258  9.432258  7.904109  7.861035  8.659883  8.252077 10.057878  9.507599  8.078817  7.809524 
dram[10]:  9.150537  9.224933  8.784000  8.784000  7.828283  7.673267  9.527687  9.227129  9.129746  8.637725  8.523255  8.449568  8.622642  8.553476  8.103703  8.164179 
average row locality = 550126/64166 = 8.573482
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2218      2217      2203      2203      2107      2107      1930      1930      1971      1971      1969      1969      2143      2143      2216      2216 
dram[1]:      2217      2217      2166      2166      2141      2140      1931      1931      1972      1972      1972      1972      2144      2144      2216      2215 
dram[2]:      2252      2252      2168      2168      2141      2141      1929      1929      1973      1972      1972      1972      2144      2144      2186      2186 
dram[3]:      2252      2251      2167      2167      2141      2140      1930      1930      1974      1974      1964      1964      2144      2144      2186      2186 
dram[4]:      2252      2252      2167      2167      2113      2113      1964      1964      1974      1973      1966      1966      2143      2143      2188      2188 
dram[5]:      2218      2217      2195      2195      2113      2112      1965      1965      1972      1972      1966      1966      2143      2143      2188      2188 
dram[6]:      2218      2218      2196      2196      2104      2104      1966      1966      1971      1971      1966      1966      2108      2108      2223      2223 
dram[7]:      2217      2216      2197      2197      2104      2103      1966      1966      1948      1948      2001      2001      2108      2108      2222      2222 
dram[8]:      2217      2217      2197      2197      2091      2091      1966      1966      1948      1948      2001      2001      2108      2108      2223      2223 
dram[9]:      2252      2251      2198      2198      2092      2092      1964      1964      1949      1949      2001      2001      2108      2108      2188      2188 
dram[10]:      2252      2252      2196      2196      2092      2092      1965      1965      1949      1949      1978      1978      2143      2143      2190      2190 
total reads: 368686
bank skew: 2252/1929 = 1.17
chip skew: 33533/33502 = 1.00
number of total write accesses:
dram[0]:      1116      1116      1104      1104      1014      1014       924       924       960       960       948       948      1056      1056      1122      1122 
dram[1]:      1116      1116      1068      1068      1050      1050       924       924       960       960       948       948      1056      1056      1122      1122 
dram[2]:      1152      1152      1068      1068      1050      1050       924       924       960       960       948       948      1056      1056      1092      1092 
dram[3]:      1152      1152      1068      1068      1050      1050       924       924       960       960       942       942      1056      1056      1092      1092 
dram[4]:      1152      1152      1068      1068      1020      1020       960       960       960       960       942       942      1056      1056      1092      1092 
dram[5]:      1116      1116      1098      1098      1020      1020       960       960       960       960       942       942      1056      1056      1092      1092 
dram[6]:      1116      1116      1098      1098      1020      1020       960       960       960       960       942       942      1020      1020      1128      1128 
dram[7]:      1116      1116      1098      1098      1020      1020       960       960       936       936       978       978      1020      1020      1128      1128 
dram[8]:      1116      1116      1098      1098      1008      1008       960       960       936       936       978       978      1020      1020      1128      1128 
dram[9]:      1152      1152      1098      1098      1008      1008       960       960       936       936       978       978      1020      1020      1092      1092 
dram[10]:      1152      1152      1098      1098      1008      1008       960       960       936       936       954       954      1056      1056      1092      1092 
total reads: 181440
bank skew: 1152/924 = 1.25
chip skew: 16512/16488 = 1.00
average mf latency per bank:
dram[0]:       7523      6638      6360      6347      5929      5917      6448      6436      6507      6496      6703      6521      8386      7154      8024      6850
dram[1]:       7522      6642      6289      6277      6024      6017      6443      6435      6507      6496      6778      6516      8379      7150      8022      6850
dram[2]:       7572      6707      6283      6271      6024      6013      6448      6436      6504      6493      6777      6516      8382      7151      7951      6754
dram[3]:       7575      6710      6284      6272      6025      6017      6443      6434      6503      6488      6814      6551      8381      7150      7950      6753
dram[4]:       7572      6706      6284      6272      5985      5975      6535      6524      6503      6493      6808      6543      8384      7154      7946      6749
dram[5]:       7518      6633      6320      6309      5984      5976      6534      6521      6507      6494      6810      6543      8382      7151      7945      6749
dram[6]:       7516      6630      6318      6307      6003      5991      6532      6521      6507      6497      6808      6543      8346      7088      7993      6824
dram[7]:       7445      6634      6318      6305      5998      5993      6532      6520      6450      6437      6883      6628      8344      7087      7997      6826
dram[8]:       7443      6634      6317      6305      5973      5962      6531      6520      6449      6438      6885      6627      8343      7087      7993      6824
dram[9]:       7500      6709      6315      6303      5966      5956      6537      6526      6445      6433      6885      6628      8345      7091      7951      6755
dram[10]:       7500      6704      6319      6307      5970      5958      6532      6520      6449      6435      6836      6571      8381      7153      7947      6753
maximum mf latency per bank:
dram[0]:     242499    240999    240875    240596    240877    240395    239846    240616    239355    239136    242396    240822    243427    241951    242621    241544
dram[1]:     242488    241014    240781    240660    240479    240201    239657    239636    239426    239060    242389    240843    243313    241978    242530    241360
dram[2]:     242500    240852    240870    240607    240606    240330    239741    240666    239298    239195    242391    240905    243302    241826    242477    241000
dram[3]:     242491    241073    240740    240605    240483    240290    239932    239467    239340    238884    242503    241027    243305    241972    242512    241100
dram[4]:     242492    240918    240906    240522    240842    240542    239851    239540    239232    239114    242394    241070    243240    241868    242482    241023
dram[5]:     242507    240751    240718    240623    240448    240272    239986    239650    239338    238983    242505    241010    243268    242085    242511    241267
dram[6]:     242496    240762    240854    240411    240853    240423    239870    239660    239325    239120    242386    241064    243212    241934    242487    241239
dram[7]:     242514    240670    240591    240533    240555    240359    240014    239654    239312    239021    242446    241033    243322    241941    242682    241466
dram[8]:     242492    240824    240729    240343    240616    240218    239897    239654    239303    239560    242430    241073    243245    242066    242494    241209
dram[9]:     242502    240824    240809    240519    240600    240004    239982    239663    239234    239062    242406    241042    243247    242053    242534    241400
dram[10]:     242494    240802    240753    240609    240426    240180    239889    239650    239439    240321    242392    241091    243378    242063    242487    241185
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1728505 n_nop=1517015 n_act=5751 n_pre=5735 n_req=50001 n_rd=134052 n_write=65952 bw_util=0.2314
n_activity=671168 dram_eff=0.596
bk0: 8872a 1632130i bk1: 8868a 1633915i bk2: 8812a 1632831i bk3: 8812a 1635512i bk4: 8428a 1641514i bk5: 8428a 1641357i bk6: 7720a 1644684i bk7: 7720a 1647251i bk8: 7884a 1643748i bk9: 7884a 1643361i bk10: 7876a 1642340i bk11: 7876a 1647463i bk12: 8572a 1633626i bk13: 8572a 1636081i bk14: 8864a 1629293i bk15: 8864a 1629615i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8868
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1728505 n_nop=1516889 n_act=5808 n_pre=5792 n_req=50004 n_rd=134064 n_write=65952 bw_util=0.2314
n_activity=672441 dram_eff=0.5949
bk0: 8868a 1632503i bk1: 8868a 1635933i bk2: 8664a 1633951i bk3: 8664a 1635706i bk4: 8564a 1637393i bk5: 8560a 1638400i bk6: 7724a 1645537i bk7: 7724a 1647528i bk8: 7888a 1643146i bk9: 7888a 1645315i bk10: 7888a 1644205i bk11: 7888a 1648034i bk12: 8576a 1633941i bk13: 8576a 1637715i bk14: 8864a 1628336i bk15: 8860a 1629894i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89324
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1728505 n_nop=1516755 n_act=5825 n_pre=5809 n_req=50029 n_rd=134116 n_write=66000 bw_util=0.2315
n_activity=671341 dram_eff=0.5962
bk0: 9008a 1628666i bk1: 9008a 1631948i bk2: 8672a 1633045i bk3: 8672a 1638413i bk4: 8564a 1638933i bk5: 8564a 1638929i bk6: 7716a 1644801i bk7: 7716a 1647719i bk8: 7892a 1642604i bk9: 7888a 1644706i bk10: 7888a 1642284i bk11: 7888a 1645562i bk12: 8576a 1634337i bk13: 8576a 1636364i bk14: 8744a 1629080i bk15: 8744a 1630740i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88394
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1728505 n_nop=1516833 n_act=5840 n_pre=5824 n_req=50002 n_rd=134056 n_write=65952 bw_util=0.2314
n_activity=670823 dram_eff=0.5963
bk0: 9008a 1628617i bk1: 9004a 1633369i bk2: 8668a 1633523i bk3: 8668a 1635298i bk4: 8564a 1636348i bk5: 8560a 1638187i bk6: 7720a 1645621i bk7: 7720a 1647329i bk8: 7896a 1641788i bk9: 7896a 1643918i bk10: 7856a 1644831i bk11: 7856a 1646619i bk12: 8576a 1632147i bk13: 8576a 1634820i bk14: 8744a 1628947i bk15: 8744a 1630030i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8946
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7ff58bedc1a0 :  mf: uid=7713172, sid07:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (3596686), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1728505 n_nop=1516688 n_act=5851 n_pre=5835 n_req=50033 n_rd=134131 n_write=66000 bw_util=0.2316
n_activity=670679 dram_eff=0.5968
bk0: 9008a 1631432i bk1: 9008a 1633573i bk2: 8668a 1634916i bk3: 8668a 1638026i bk4: 8452a 1639469i bk5: 8451a 1638972i bk6: 7856a 1641881i bk7: 7856a 1644674i bk8: 7896a 1642840i bk9: 7892a 1642599i bk10: 7864a 1643778i bk11: 7864a 1646838i bk12: 8572a 1632481i bk13: 8572a 1635479i bk14: 8752a 1630486i bk15: 8752a 1630761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88692
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1728505 n_nop=1516801 n_act=5848 n_pre=5832 n_req=50006 n_rd=134072 n_write=65952 bw_util=0.2314
n_activity=673310 dram_eff=0.5942
bk0: 8872a 1629635i bk1: 8868a 1634128i bk2: 8780a 1633279i bk3: 8780a 1632783i bk4: 8452a 1638601i bk5: 8448a 1639561i bk6: 7860a 1641768i bk7: 7860a 1645487i bk8: 7888a 1642039i bk9: 7888a 1643795i bk10: 7864a 1644956i bk11: 7864a 1648539i bk12: 8572a 1632808i bk13: 8572a 1636332i bk14: 8752a 1631214i bk15: 8752a 1632219i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89801
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1728505 n_nop=1516923 n_act=5815 n_pre=5799 n_req=49992 n_rd=134016 n_write=65952 bw_util=0.2314
n_activity=670455 dram_eff=0.5965
bk0: 8872a 1630613i bk1: 8872a 1634017i bk2: 8784a 1632893i bk3: 8784a 1636493i bk4: 8416a 1638483i bk5: 8416a 1640989i bk6: 7864a 1642297i bk7: 7864a 1645222i bk8: 7884a 1643717i bk9: 7884a 1643876i bk10: 7864a 1644249i bk11: 7864a 1647278i bk12: 8432a 1635825i bk13: 8432a 1638733i bk14: 8892a 1629876i bk15: 8892a 1629973i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8895
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1728505 n_nop=1516669 n_act=5854 n_pre=5838 n_req=50036 n_rd=134096 n_write=66048 bw_util=0.2316
n_activity=671162 dram_eff=0.5964
bk0: 8868a 1629959i bk1: 8864a 1634240i bk2: 8788a 1632727i bk3: 8788a 1634419i bk4: 8416a 1640134i bk5: 8412a 1639622i bk6: 7864a 1642542i bk7: 7864a 1646138i bk8: 7792a 1642770i bk9: 7792a 1645450i bk10: 8004a 1641183i bk11: 8004a 1644668i bk12: 8432a 1636251i bk13: 8432a 1639281i bk14: 8888a 1630111i bk15: 8888a 1630553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89052
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7ff583ea50d0 :  mf: uid=7713171, sid07:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (3596683), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1728505 n_nop=1516731 n_act=5915 n_pre=5899 n_req=49990 n_rd=134008 n_write=65952 bw_util=0.2314
n_activity=671755 dram_eff=0.5953
bk0: 8868a 1631206i bk1: 8868a 1634750i bk2: 8788a 1634375i bk3: 8788a 1635389i bk4: 8364a 1640878i bk5: 8364a 1641424i bk6: 7864a 1641474i bk7: 7864a 1643227i bk8: 7792a 1643239i bk9: 7792a 1645864i bk10: 8004a 1642539i bk11: 8004a 1644375i bk12: 8432a 1636600i bk13: 8432a 1639289i bk14: 8892a 1628968i bk15: 8892a 1629508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87495
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1728505 n_nop=1516853 n_act=5852 n_pre=5836 n_req=49991 n_rd=134012 n_write=65952 bw_util=0.2314
n_activity=671186 dram_eff=0.5959
bk0: 9008a 1628578i bk1: 9004a 1631581i bk2: 8792a 1633389i bk3: 8792a 1634765i bk4: 8368a 1641725i bk5: 8368a 1642138i bk6: 7856a 1641991i bk7: 7856a 1645474i bk8: 7796a 1642616i bk9: 7796a 1645845i bk10: 8004a 1641214i bk11: 8004a 1644599i bk12: 8432a 1635367i bk13: 8432a 1636914i bk14: 8752a 1629326i bk15: 8752a 1632375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89067
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7ff583f27d10 :  mf: uid=7713170, sid07:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (3596686), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1728505 n_nop=1516737 n_act=5808 n_pre=5792 n_req=50042 n_rd=134120 n_write=66048 bw_util=0.2316
n_activity=669798 dram_eff=0.5977
bk0: 9008a 1629296i bk1: 9008a 1632625i bk2: 8784a 1633073i bk3: 8784a 1634076i bk4: 8368a 1640822i bk5: 8368a 1641785i bk6: 7860a 1642561i bk7: 7860a 1645084i bk8: 7796a 1644245i bk9: 7796a 1646162i bk10: 7912a 1643558i bk11: 7912a 1645146i bk12: 8572a 1633505i bk13: 8572a 1635175i bk14: 8760a 1632552i bk15: 8760a 1632314i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89143

========= L2 cache stats =========
L2_cache_bank[0]: Access = 25412, Miss = 16757, Miss_rate = 0.659, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[1]: Access = 25372, Miss = 16756, Miss_rate = 0.660, Pending_hits = 76, Reservation_fails = 0
L2_cache_bank[2]: Access = 25384, Miss = 16759, Miss_rate = 0.660, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[3]: Access = 25368, Miss = 16757, Miss_rate = 0.661, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[4]: Access = 25380, Miss = 16765, Miss_rate = 0.661, Pending_hits = 56, Reservation_fails = 0
L2_cache_bank[5]: Access = 25374, Miss = 16764, Miss_rate = 0.661, Pending_hits = 75, Reservation_fails = 0
L2_cache_bank[6]: Access = 25350, Miss = 16758, Miss_rate = 0.661, Pending_hits = 41, Reservation_fails = 1
L2_cache_bank[7]: Access = 25350, Miss = 16756, Miss_rate = 0.661, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[8]: Access = 25402, Miss = 16767, Miss_rate = 0.660, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[9]: Access = 25408, Miss = 16766, Miss_rate = 0.660, Pending_hits = 94, Reservation_fails = 0
L2_cache_bank[10]: Access = 25396, Miss = 16760, Miss_rate = 0.660, Pending_hits = 75, Reservation_fails = 0
L2_cache_bank[11]: Access = 25384, Miss = 16758, Miss_rate = 0.660, Pending_hits = 95, Reservation_fails = 0
L2_cache_bank[12]: Access = 25372, Miss = 16752, Miss_rate = 0.660, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[13]: Access = 25384, Miss = 16752, Miss_rate = 0.660, Pending_hits = 75, Reservation_fails = 0
L2_cache_bank[14]: Access = 25420, Miss = 16763, Miss_rate = 0.659, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[15]: Access = 25420, Miss = 16761, Miss_rate = 0.659, Pending_hits = 89, Reservation_fails = 0
L2_cache_bank[16]: Access = 25390, Miss = 16751, Miss_rate = 0.660, Pending_hits = 73, Reservation_fails = 0
L2_cache_bank[17]: Access = 25378, Miss = 16751, Miss_rate = 0.660, Pending_hits = 92, Reservation_fails = 0
L2_cache_bank[18]: Access = 25378, Miss = 16752, Miss_rate = 0.660, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[19]: Access = 25390, Miss = 16751, Miss_rate = 0.660, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[20]: Access = 25420, Miss = 16765, Miss_rate = 0.660, Pending_hits = 65, Reservation_fails = 0
L2_cache_bank[21]: Access = 25420, Miss = 16765, Miss_rate = 0.660, Pending_hits = 101, Reservation_fails = 0
L2_total_cache_accesses = 558552
L2_total_cache_misses = 368686
L2_total_cache_miss_rate = 0.6601
L2_total_cache_pending_hits = 1570
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 188204
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1176
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 187228
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 181440
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 376608
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 181440
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.072

icnt_total_pkts_mem_to_simt=1794784
icnt_total_pkts_simt_to_mem=1284312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.52669
	minimum = 6
	maximum = 51
Network latency average = 8.3984
	minimum = 6
	maximum = 47
Slowest packet = 1099582
Flit latency average = 6.85902
	minimum = 6
	maximum = 43
Slowest flit = 3030739
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236187
	minimum = 0.0186902 (at node 0)
	maximum = 0.0280352 (at node 7)
Accepted packet rate average = 0.0236187
	minimum = 0.0186902 (at node 0)
	maximum = 0.0280352 (at node 7)
Injected flit rate average = 0.0650966
	minimum = 0.0430686 (at node 0)
	maximum = 0.0862896 (at node 42)
Accepted flit rate average= 0.0650966
	minimum = 0.0599304 (at node 0)
	maximum = 0.0898956 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.3055 (12 samples)
	minimum = 6 (12 samples)
	maximum = 156.167 (12 samples)
Network latency average = 9.66151 (12 samples)
	minimum = 6 (12 samples)
	maximum = 152.417 (12 samples)
Flit latency average = 8.69663 (12 samples)
	minimum = 6 (12 samples)
	maximum = 148.583 (12 samples)
Fragmentation average = 0.134233 (12 samples)
	minimum = 0 (12 samples)
	maximum = 102.917 (12 samples)
Injected packet rate average = 0.0220243 (12 samples)
	minimum = 0.0174287 (12 samples)
	maximum = 0.0261423 (12 samples)
Accepted packet rate average = 0.0220243 (12 samples)
	minimum = 0.0174287 (12 samples)
	maximum = 0.0261423 (12 samples)
Injected flit rate average = 0.0607027 (12 samples)
	minimum = 0.0401598 (12 samples)
	maximum = 0.0804763 (12 samples)
Accepted flit rate average = 0.0607027 (12 samples)
	minimum = 0.055888 (12 samples)
	maximum = 0.0838283 (12 samples)
Injected packet size average = 2.75616 (12 samples)
Accepted packet size average = 2.75616 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 51 min, 32 sec (3092 sec)
gpgpu_simulation_rate = 111962 (inst/sec)
gpgpu_simulation_rate = 1163 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 13: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 13 
gpu_sim_cycle = 38896
gpu_sim_insn = 28848876
gpu_ipc =     741.6926
gpu_tot_sim_cycle = 3857733
gpu_tot_sim_insn = 375035388
gpu_tot_ipc =      97.2165
gpu_tot_issued_cta = 832
max_total_param_size = 0
gpu_stall_dramfull = 142673
gpu_stall_icnt2sh    = 10868
partiton_reqs_in_parallel = 855712
partiton_reqs_in_parallel_total    = 20336841
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.4935
partiton_reqs_in_parallel_util = 855712
partiton_reqs_in_parallel_util_total    = 20336841
gpu_sim_cycle_parition_util = 38896
gpu_tot_sim_cycle_parition_util    = 930394
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8640
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 558552
L2_BW  =     113.3236 GB/Sec
L2_BW_total  =      14.8661 GB/Sec
gpu_total_sim_rate=116217

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7529964
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 23296
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0701
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 21664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7525732
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 23296
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7529964
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
62769, 60335, 60429, 62636, 62788, 60346, 60438, 62623, 14514, 13933, 13970, 10847, 
gpgpu_n_tot_thrd_icount = 433152512
gpgpu_n_tot_w_icount = 13536016
gpgpu_n_stall_shd_mem = 291664
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 407992
gpgpu_n_mem_write_global = 196560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9960704
gpgpu_n_store_insn = 6191640
gpgpu_n_shmem_insn = 41018744
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 745472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 408
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 289812
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:394630	W0_Idle:12646822	W0_Scoreboard:28247318	W1:786240	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:5306340	W32:7443436
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3263936 {8:407992,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26732160 {136:196560,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46052032 {40:98280,136:309712,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572480 {8:196560,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1904 
maxdqlatency = 0 
maxmflatency = 243427 
averagemflatency = 6190 
max_icnt2mem_latency = 242208 
max_icnt2sh_latency = 3857732 
mrq_lat_table:253241 	41437 	28202 	60562 	74698 	60978 	40404 	21980 	10078 	4637 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	403826 	184843 	279 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	17 	563411 	25839 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	343073 	63747 	1200 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	105840 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	986 	24 	0 	0 	0 	0 	0 	0 	0 	0 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    243698    244705    245324    246865    245421    246863    248521    248600    249615    250165    243671    244404    243669    244330    243680    244335 
dram[1]:    243696    244697    245329    246919    245408    246926    248468    248555    249606    250131    243669    244389    243671    244337    243683    244385 
dram[2]:    243699    244709    245325    246867    245400    246875    248546    249069    249631    250161    243669    244391    243670    244332    243683    244340 
dram[3]:    243698    244702    245331    246917    245430    246938    248497    249009    249627    250145    243669    244392    243670    244332    243685    244387 
dram[4]:    243697    244707    245327    246868    245407    246872    248453    249063    249644    250159    243669    244397    243670    244339    243456    243813 
dram[5]:    243700    244700    245332    246923    245415    246928    248500    248998    249608    250149    243671    244395    243669    244325    242792    243165 
dram[6]:    243696    244702    245329    246882    245430    246849    248451    249076    249607    250144    243669    244401    243671    244335    243682    244346 
dram[7]:    243698    244706    245334    246931    245439    246942    248503    249005    249606    250172    243670    244408    243669    244327    243687    244391 
dram[8]:    243698    244702    245326    246932    245415    245727    248457    249071    249609    250140    243671    244402    243669    244340    243689    244398 
dram[9]:    243704    244705    245336    246855    245418    245730    248492    248987    249610    250156    243669    244402    243670    244326    243677    244358 
dram[10]:    243693    244696    245328    246914    245414    247022    248454    249082    249613    250133    243669    244387    243670    244344    243684    244401 
average row accesses per activate:
dram[0]:  9.295630  8.882064  9.320312  9.248062  8.491184  7.913146  9.434650  9.293413  9.455358  9.077143  9.051576  8.678572 10.503012 10.195907  8.909091  8.737350 
dram[1]:  9.850136  9.513158  8.454106  8.433735  8.016279  7.761261 10.419463  9.703125 10.453947 10.453947  8.642076  8.479893  9.227513  9.130890  8.931034  8.371824 
dram[2]:  9.466666  9.004878 10.005714  9.363636  8.226730  8.148936  9.460366  8.994203  9.692073  9.028409  8.909859  8.479893 10.732307  9.825352  8.183908  7.688985 
dram[3]:  9.793103 10.140110  8.818640  8.623153  7.728700  7.458874 10.312292  9.730408  9.549549  9.190751  8.603826  8.845506  9.662050  9.401617  8.746929  8.202765 
dram[4]:  9.951483  9.394403  9.779329  9.164922  8.276283  7.799539  9.137931  9.008498  9.111748  8.855153  9.106936  8.801676 10.347181  9.424324  8.303030  7.863135 
dram[5]:  9.248082  8.970223  8.690244  8.732843  8.216020  7.925058 10.568107 10.568107  9.028409  8.852367  8.801676  8.876057  9.906250  9.348525  8.562500  8.132421 
dram[6]: 10.128852  9.465968  9.791209  9.529411  8.095923  8.294840  9.470238  9.304093  9.745399  9.289474  9.080691  8.704420  9.291553  8.766067  8.270454  7.928104 
dram[7]:  9.317010  9.035000  8.934837  8.695122  8.546836  8.152174 10.860068 10.786441  8.140625  8.035990  8.724324  8.562334 10.088758  9.855492  8.682577  8.212190 
dram[8]:  9.640000  8.669065  9.875346  9.557641  7.898585  7.681193  9.820988  9.331378  9.415663  9.194118  8.771739  8.771739  9.393939  9.093333  8.233031  7.581250 
dram[9]:  9.116050  8.644028  9.005051  8.915000  8.885942  8.417086  9.906542  9.906542  8.226315  8.183246  9.067416  8.654156 10.492308  9.941691  8.400944  8.169724 
dram[10]:  9.614583  9.690289  9.209302  9.209302  8.230958  8.072289 10.003144  9.698171  9.444109  8.957020  8.924157  8.849582  9.057143  8.987113  8.465558  8.526316 
average row locality = 596750/66406 = 8.986386
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2407      2406      2387      2387      2280      2280      2103      2103      2137      2137      2131      2131      2335      2335      2408      2408 
dram[1]:      2406      2406      2347      2347      2317      2316      2104      2104      2138      2138      2135      2135      2336      2336      2408      2407 
dram[2]:      2444      2444      2349      2349      2317      2317      2102      2102      2139      2138      2135      2135      2336      2336      2375      2375 
dram[3]:      2444      2443      2348      2348      2317      2316      2103      2103      2140      2140      2127      2127      2336      2336      2375      2375 
dram[4]:      2444      2444      2348      2348      2287      2287      2140      2140      2140      2139      2129      2129      2335      2335      2377      2377 
dram[5]:      2407      2406      2378      2378      2287      2286      2141      2141      2138      2138      2129      2129      2335      2335      2377      2377 
dram[6]:      2407      2407      2379      2379      2278      2278      2142      2142      2137      2137      2129      2129      2297      2297      2415      2415 
dram[7]:      2406      2405      2380      2380      2278      2277      2142      2142      2112      2112      2167      2167      2297      2297      2414      2414 
dram[8]:      2406      2406      2380      2380      2264      2264      2142      2142      2112      2112      2167      2167      2297      2297      2415      2415 
dram[9]:      2444      2443      2381      2381      2265      2265      2140      2140      2112      2112      2167      2167      2297      2297      2377      2377 
dram[10]:      2444      2444      2379      2379      2265      2265      2141      2141      2112      2112      2142      2142      2335      2335      2379      2379 
total reads: 400190
bank skew: 2444/2102 = 1.16
chip skew: 36399/36365 = 1.00
number of total write accesses:
dram[0]:      1209      1209      1192      1192      1091      1091      1001      1001      1040      1040      1028      1028      1152      1152      1218      1218 
dram[1]:      1209      1209      1153      1153      1130      1130      1001      1001      1040      1040      1028      1028      1152      1152      1218      1218 
dram[2]:      1248      1248      1153      1153      1130      1130      1001      1001      1040      1040      1028      1028      1152      1152      1185      1185 
dram[3]:      1248      1248      1153      1153      1130      1130      1001      1001      1040      1040      1022      1022      1152      1152      1185      1185 
dram[4]:      1248      1248      1153      1153      1098      1098      1040      1040      1040      1040      1022      1022      1152      1152      1185      1185 
dram[5]:      1209      1209      1185      1185      1098      1098      1040      1040      1040      1040      1022      1022      1152      1152      1185      1185 
dram[6]:      1209      1209      1185      1185      1098      1098      1040      1040      1040      1040      1022      1022      1113      1113      1224      1224 
dram[7]:      1209      1209      1185      1185      1098      1098      1040      1040      1014      1014      1061      1061      1113      1113      1224      1224 
dram[8]:      1209      1209      1185      1185      1085      1085      1040      1040      1014      1014      1061      1061      1113      1113      1224      1224 
dram[9]:      1248      1248      1185      1185      1085      1085      1040      1040      1014      1014      1061      1061      1113      1113      1185      1185 
dram[10]:      1248      1248      1185      1185      1085      1085      1040      1040      1014      1014      1035      1035      1152      1152      1185      1185 
total reads: 196560
bank skew: 1248/1001 = 1.25
chip skew: 17888/17862 = 1.00
average mf latency per bank:
dram[0]:       6953      6137      5894      5882      5506      5495      5947      5935      6020      6010      6206      6038      7711      6581      7404      6323
dram[1]:       6953      6141      5828      5817      5594      5587      5942      5935      6020      6010      6274      6032      7705      6578      7402      6323
dram[2]:       6999      6201      5823      5811      5593      5583      5947      5935      6018      6008      6273      6032      7708      6579      7339      6236
dram[3]:       7001      6204      5824      5813      5595      5587      5942      5934      6017      6002      6305      6062      7707      6578      7338      6235
dram[4]:       6999      6200      5823      5813      5557      5547      6027      6017      6017      6007      6299      6055      7710      6581      7335      6232
dram[5]:       6950      6133      5858      5848      5556      5548      6025      6014      6020      6009      6301      6055      7708      6578      7333      6232
dram[6]:       6948      6130      5857      5846      5572      5561      6024      6013      6020      6011      6300      6055      7674      6520      7378      6301
dram[7]:       6882      6134      5856      5845      5567      5562      6024      6013      5968      5956      6369      6133      7672      6518      7381      6302
dram[8]:       6880      6133      5856      5844      5544      5534      6024      6013      5967      5957      6370      6132      7671      6519      7378      6301
dram[9]:       6933      6202      5854      5843      5538      5529      6028      6019      5966      5954      6371      6133      7673      6522      7340      6237
dram[10]:       6933      6198      5858      5846      5542      5530      6024      6013      5968      5955      6326      6080      7707      6580      7336      6236
maximum mf latency per bank:
dram[0]:     242499    240999    240875    240596    240877    240395    239846    240616    239355    239136    242396    240822    243427    241951    242621    241544
dram[1]:     242488    241014    240781    240660    240479    240201    239657    239636    239426    239060    242389    240843    243313    241978    242530    241360
dram[2]:     242500    240852    240870    240607    240606    240330    239741    240666    239298    239195    242391    240905    243302    241826    242477    241000
dram[3]:     242491    241073    240740    240605    240483    240290    239932    239467    239340    238884    242503    241027    243305    241972    242512    241100
dram[4]:     242492    240918    240906    240522    240842    240542    239851    239540    239232    239114    242394    241070    243240    241868    242482    241023
dram[5]:     242507    240751    240718    240623    240448    240272    239986    239650    239338    238983    242505    241010    243268    242085    242511    241267
dram[6]:     242496    240762    240854    240411    240853    240423    239870    239660    239325    239120    242386    241064    243212    241934    242487    241239
dram[7]:     242514    240670    240591    240533    240555    240359    240014    239654    239312    239021    242446    241033    243322    241941    242682    241466
dram[8]:     242492    240824    240729    240343    240616    240218    239897    239654    239303    239560    242430    241073    243245    242066    242494    241209
dram[9]:     242502    240824    240809    240519    240600    240004    239982    239663    239234    239062    242406    241042    243247    242053    242534    241400
dram[10]:     242494    240802    240753    240609    240426    240180    239889    239650    239439    240321    242392    241091    243378    242063    242487    241185
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1800728 n_nop=1571898 n_act=5949 n_pre=5933 n_req=54237 n_rd=145500 n_write=71448 bw_util=0.241
n_activity=726483 dram_eff=0.5973
bk0: 9628a 1697867i bk1: 9624a 1700308i bk2: 9548a 1698748i bk3: 9548a 1701574i bk4: 9120a 1707761i bk5: 9120a 1707743i bk6: 8412a 1710801i bk7: 8412a 1713837i bk8: 8548a 1710429i bk9: 8548a 1709841i bk10: 8524a 1708834i bk11: 8524a 1714182i bk12: 9340a 1699268i bk13: 9340a 1701736i bk14: 9632a 1694451i bk15: 9632a 1695252i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89722
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1800728 n_nop=1571748 n_act=6014 n_pre=5998 n_req=54242 n_rd=145520 n_write=71448 bw_util=0.241
n_activity=728628 dram_eff=0.5956
bk0: 9624a 1698033i bk1: 9624a 1702174i bk2: 9388a 1700335i bk3: 9388a 1702251i bk4: 9268a 1703500i bk5: 9264a 1705017i bk6: 8416a 1711956i bk7: 8416a 1714290i bk8: 8552a 1709534i bk9: 8552a 1712010i bk10: 8540a 1710592i bk11: 8540a 1714911i bk12: 9344a 1699520i bk13: 9344a 1703333i bk14: 9632a 1694085i bk15: 9628a 1695336i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.90526
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7ff5786d0860 :  mf: uid=8355814, sid17:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (3857732), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1800728 n_nop=1571626 n_act=6025 n_pre=6009 n_req=54267 n_rd=145572 n_write=71496 bw_util=0.2411
n_activity=726820 dram_eff=0.5973
bk0: 9776a 1693917i bk1: 9776a 1697801i bk2: 9396a 1698971i bk3: 9396a 1704807i bk4: 9268a 1705437i bk5: 9268a 1705417i bk6: 8408a 1710490i bk7: 8408a 1714376i bk8: 8556a 1709169i bk9: 8552a 1711260i bk10: 8540a 1708932i bk11: 8540a 1712560i bk12: 9344a 1699781i bk13: 9344a 1702384i bk14: 9500a 1694635i bk15: 9500a 1696450i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89107
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1800728 n_nop=1571692 n_act=6046 n_pre=6030 n_req=54240 n_rd=145512 n_write=71448 bw_util=0.241
n_activity=726354 dram_eff=0.5974
bk0: 9776a 1694008i bk1: 9772a 1699323i bk2: 9392a 1699669i bk3: 9392a 1701488i bk4: 9268a 1702503i bk5: 9264a 1704750i bk6: 8412a 1712107i bk7: 8412a 1713658i bk8: 8560a 1707996i bk9: 8560a 1710445i bk10: 8508a 1711132i bk11: 8508a 1713188i bk12: 9344a 1697313i bk13: 9344a 1700290i bk14: 9500a 1694263i bk15: 9500a 1695672i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.90469
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7ff5783ff1d0 :  mf: uid=8355815, sid17:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (3857729), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1800728 n_nop=1571546 n_act=6049 n_pre=6033 n_req=54275 n_rd=145596 n_write=71504 bw_util=0.2411
n_activity=726186 dram_eff=0.5979
bk0: 9776a 1697061i bk1: 9776a 1699719i bk2: 9392a 1700893i bk3: 9392a 1704399i bk4: 9148a 1705720i bk5: 9148a 1705539i bk6: 8560a 1708072i bk7: 8560a 1710885i bk8: 8560a 1709383i bk9: 8556a 1708998i bk10: 8516a 1710346i bk11: 8516a 1713715i bk12: 9340a 1697786i bk13: 9340a 1701233i bk14: 9508a 1695585i bk15: 9508a 1696503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89775
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1800728 n_nop=1571656 n_act=6056 n_pre=6040 n_req=54244 n_rd=145528 n_write=71448 bw_util=0.241
n_activity=729365 dram_eff=0.595
bk0: 9628a 1695218i bk1: 9624a 1700243i bk2: 9512a 1699294i bk3: 9512a 1699074i bk4: 9148a 1705250i bk5: 9144a 1706161i bk6: 8564a 1708240i bk7: 8564a 1711915i bk8: 8552a 1708484i bk9: 8552a 1710157i bk10: 8516a 1711664i bk11: 8516a 1715067i bk12: 9340a 1698372i bk13: 9340a 1701869i bk14: 9508a 1696703i bk15: 9508a 1698351i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.90646
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1800728 n_nop=1571802 n_act=6011 n_pre=5995 n_req=54230 n_rd=145472 n_write=71448 bw_util=0.2409
n_activity=726081 dram_eff=0.5975
bk0: 9628a 1695968i bk1: 9628a 1700161i bk2: 9516a 1698894i bk3: 9516a 1702491i bk4: 9112a 1704772i bk5: 9112a 1707472i bk6: 8568a 1708531i bk7: 8568a 1711931i bk8: 8548a 1710228i bk9: 8548a 1710262i bk10: 8516a 1710946i bk11: 8516a 1714090i bk12: 9188a 1701113i bk13: 9188a 1704495i bk14: 9660a 1695154i bk15: 9660a 1695665i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89669
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1800728 n_nop=1571512 n_act=6060 n_pre=6044 n_req=54278 n_rd=145560 n_write=71552 bw_util=0.2411
n_activity=726630 dram_eff=0.5976
bk0: 9624a 1695744i bk1: 9620a 1700163i bk2: 9520a 1698769i bk3: 9520a 1700665i bk4: 9112a 1706848i bk5: 9108a 1706356i bk6: 8568a 1708815i bk7: 8568a 1712655i bk8: 8448a 1709162i bk9: 8448a 1711974i bk10: 8668a 1707433i bk11: 8668a 1711293i bk12: 9188a 1701860i bk13: 9188a 1705065i bk14: 9656a 1695233i bk15: 9656a 1696241i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89812
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1800728 n_nop=1571594 n_act=6119 n_pre=6103 n_req=54228 n_rd=145464 n_write=71448 bw_util=0.2409
n_activity=727176 dram_eff=0.5966
bk0: 9624a 1696676i bk1: 9624a 1701196i bk2: 9520a 1700227i bk3: 9520a 1701799i bk4: 9056a 1707105i bk5: 9056a 1708309i bk6: 8568a 1707671i bk7: 8568a 1709556i bk8: 8448a 1709694i bk9: 8448a 1712537i bk10: 8668a 1708755i bk11: 8668a 1711145i bk12: 9188a 1701924i bk13: 9188a 1704932i bk14: 9660a 1693997i bk15: 9660a 1695100i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88579
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7ff5784f42f0 :  mf: uid=8355816, sid17:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (3857732), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1800728 n_nop=1571710 n_act=6064 n_pre=6048 n_req=54227 n_rd=145458 n_write=71448 bw_util=0.2409
n_activity=726959 dram_eff=0.5967
bk0: 9776a 1693721i bk1: 9772a 1697652i bk2: 9524a 1699556i bk3: 9522a 1700981i bk4: 9060a 1708560i bk5: 9060a 1708764i bk6: 8560a 1707846i bk7: 8560a 1711940i bk8: 8448a 1708808i bk9: 8448a 1712391i bk10: 8668a 1707533i bk11: 8668a 1711020i bk12: 9188a 1701078i bk13: 9188a 1702430i bk14: 9508a 1694567i bk15: 9508a 1698177i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89739
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1800728 n_nop=1571588 n_act=6014 n_pre=5998 n_req=54282 n_rd=145576 n_write=71552 bw_util=0.2412
n_activity=725528 dram_eff=0.5985
bk0: 9776a 1694837i bk1: 9776a 1698345i bk2: 9516a 1698967i bk3: 9516a 1700075i bk4: 9060a 1707118i bk5: 9060a 1708439i bk6: 8564a 1708895i bk7: 8564a 1711287i bk8: 8448a 1710769i bk9: 8448a 1713147i bk10: 8568a 1710299i bk11: 8568a 1711911i bk12: 9340a 1698859i bk13: 9340a 1700940i bk14: 9516a 1697922i bk15: 9516a 1697940i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.90386

========= L2 cache stats =========
L2_cache_bank[0]: Access = 27525, Miss = 18188, Miss_rate = 0.661, Pending_hits = 100, Reservation_fails = 0
L2_cache_bank[1]: Access = 27484, Miss = 18187, Miss_rate = 0.662, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[2]: Access = 27497, Miss = 18191, Miss_rate = 0.662, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[3]: Access = 27482, Miss = 18189, Miss_rate = 0.662, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[4]: Access = 27495, Miss = 18197, Miss_rate = 0.662, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 27489, Miss = 18196, Miss_rate = 0.662, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[6]: Access = 27463, Miss = 18190, Miss_rate = 0.662, Pending_hits = 44, Reservation_fails = 1
L2_cache_bank[7]: Access = 27462, Miss = 18188, Miss_rate = 0.662, Pending_hits = 64, Reservation_fails = 1
L2_cache_bank[8]: Access = 27516, Miss = 18200, Miss_rate = 0.661, Pending_hits = 74, Reservation_fails = 0
L2_cache_bank[9]: Access = 27523, Miss = 18199, Miss_rate = 0.661, Pending_hits = 97, Reservation_fails = 0
L2_cache_bank[10]: Access = 27510, Miss = 18192, Miss_rate = 0.661, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[11]: Access = 27497, Miss = 18190, Miss_rate = 0.662, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[12]: Access = 27484, Miss = 18184, Miss_rate = 0.662, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[13]: Access = 27497, Miss = 18184, Miss_rate = 0.661, Pending_hits = 80, Reservation_fails = 0
L2_cache_bank[14]: Access = 27536, Miss = 18196, Miss_rate = 0.661, Pending_hits = 75, Reservation_fails = 0
L2_cache_bank[15]: Access = 27536, Miss = 18194, Miss_rate = 0.661, Pending_hits = 92, Reservation_fails = 0
L2_cache_bank[16]: Access = 27504, Miss = 18183, Miss_rate = 0.661, Pending_hits = 75, Reservation_fails = 0
L2_cache_bank[17]: Access = 27491, Miss = 18183, Miss_rate = 0.661, Pending_hits = 94, Reservation_fails = 0
L2_cache_bank[18]: Access = 27490, Miss = 18183, Miss_rate = 0.661, Pending_hits = 48, Reservation_fails = 0
L2_cache_bank[19]: Access = 27503, Miss = 18182, Miss_rate = 0.661, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[20]: Access = 27536, Miss = 18197, Miss_rate = 0.661, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[21]: Access = 27536, Miss = 18197, Miss_rate = 0.661, Pending_hits = 105, Reservation_fails = 0
L2_total_cache_accesses = 605056
L2_total_cache_misses = 400190
L2_total_cache_miss_rate = 0.6614
L2_total_cache_pending_hits = 1641
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 203133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1247
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 203612
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 196560
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 407992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196560
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.075

icnt_total_pkts_mem_to_simt=1944144
icnt_total_pkts_simt_to_mem=1391296
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.61359
	minimum = 6
	maximum = 46
Network latency average = 8.48146
	minimum = 6
	maximum = 42
Slowest packet = 1118011
Flit latency average = 6.96484
	minimum = 6
	maximum = 42
Slowest flit = 3274222
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239126
	minimum = 0.0189227 (at node 0)
	maximum = 0.0283841 (at node 15)
Accepted packet rate average = 0.0239126
	minimum = 0.0189227 (at node 0)
	maximum = 0.0283841 (at node 15)
Injected flit rate average = 0.0659067
	minimum = 0.0436046 (at node 0)
	maximum = 0.0873634 (at node 42)
Accepted flit rate average= 0.0659067
	minimum = 0.0606762 (at node 0)
	maximum = 0.0910143 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.1753 (13 samples)
	minimum = 6 (13 samples)
	maximum = 147.692 (13 samples)
Network latency average = 9.57074 (13 samples)
	minimum = 6 (13 samples)
	maximum = 143.923 (13 samples)
Flit latency average = 8.56341 (13 samples)
	minimum = 6 (13 samples)
	maximum = 140.385 (13 samples)
Fragmentation average = 0.123908 (13 samples)
	minimum = 0 (13 samples)
	maximum = 95 (13 samples)
Injected packet rate average = 0.0221696 (13 samples)
	minimum = 0.0175436 (13 samples)
	maximum = 0.0263147 (13 samples)
Accepted packet rate average = 0.0221696 (13 samples)
	minimum = 0.0175436 (13 samples)
	maximum = 0.0263147 (13 samples)
Injected flit rate average = 0.061103 (13 samples)
	minimum = 0.0404248 (13 samples)
	maximum = 0.0810061 (13 samples)
Accepted flit rate average = 0.061103 (13 samples)
	minimum = 0.0562563 (13 samples)
	maximum = 0.084381 (13 samples)
Injected packet size average = 2.75616 (13 samples)
Accepted packet size average = 2.75616 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 53 min, 47 sec (3227 sec)
gpgpu_simulation_rate = 116217 (inst/sec)
gpgpu_simulation_rate = 1195 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 14: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 14 
gpu_sim_cycle = 39426
gpu_sim_insn = 28848876
gpu_ipc =     731.7221
gpu_tot_sim_cycle = 4119309
gpu_tot_sim_insn = 403884264
gpu_tot_ipc =      98.0466
gpu_tot_issued_cta = 896
max_total_param_size = 0
gpu_stall_dramfull = 142673
gpu_stall_icnt2sh    = 11255
partiton_reqs_in_parallel = 867372
partiton_reqs_in_parallel_total    = 21192553
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.3552
partiton_reqs_in_parallel_util = 867372
partiton_reqs_in_parallel_util_total    = 21192553
gpu_sim_cycle_parition_util = 39426
gpu_tot_sim_cycle_parition_util    = 969290
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8693
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 605056
L2_BW  =     111.8002 GB/Sec
L2_BW_total  =      14.9922 GB/Sec
gpu_total_sim_rate=120203

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8109192
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 25088
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0651
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23456
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8104960
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 25088
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8109192
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
67597, 64968, 65077, 67455, 67618, 64986, 65085, 67432, 19350, 18574, 18628, 12046, 
gpgpu_n_tot_thrd_icount = 466471936
gpgpu_n_tot_w_icount = 14577248
gpgpu_n_stall_shd_mem = 291687
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 439376
gpgpu_n_mem_write_global = 211680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10726912
gpgpu_n_store_insn = 6667920
gpgpu_n_shmem_insn = 44174032
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 802816
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 431
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 289812
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:424380	W0_Idle:12662104	W0_Scoreboard:29387719	W1:846720	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:5714520	W32:8016008
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3515008 {8:439376,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 28788480 {136:211680,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 49594496 {40:105840,136:333536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1693440 {8:211680,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1904 
maxdqlatency = 0 
maxmflatency = 243427 
averagemflatency = 5764 
max_icnt2mem_latency = 242208 
max_icnt2sh_latency = 4119308 
mrq_lat_table:272813 	43945 	30259 	66261 	81664 	66161 	43482 	23507 	10112 	4637 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	432665 	202486 	301 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	21 	607823 	27913 	171 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	369787 	68369 	1248 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1062 	26 	0 	0 	0 	0 	0 	0 	0 	0 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    243698    244705    245324    246865    245421    246863    248521    248600    249615    250165    243671    244404    243669    244330    243680    244335 
dram[1]:    243696    244697    245329    246919    245408    246926    248468    248555    249606    250131    243669    244389    243671    244337    243683    244385 
dram[2]:    243699    244709    245325    246867    245400    246875    248546    249069    249631    250161    243669    244391    243670    244332    243683    244340 
dram[3]:    243698    244702    245331    246917    245430    246938    248497    249009    249627    250145    243669    244392    243670    244332    243685    244387 
dram[4]:    243697    244707    245327    246868    245407    246872    248453    249063    249644    250159    243669    244397    243670    244339    243456    243813 
dram[5]:    243700    244700    245332    246923    245415    246928    248500    248998    249608    250149    243671    244395    243669    244325    242792    243165 
dram[6]:    243696    244702    245329    246882    245430    246849    248451    249076    249607    250144    243669    244401    243671    244335    243682    244346 
dram[7]:    243698    244706    245334    246931    245439    246942    248503    249005    249606    250172    243670    244408    243669    244327    243687    244391 
dram[8]:    243698    244702    245326    246932    245415    245727    248457    249071    249609    250140    243671    244402    243669    244340    243689    244398 
dram[9]:    243704    244705    245336    246855    245418    245730    248492    248987    249610    250156    243669    244402    243670    244326    243677    244358 
dram[10]:    243693    244696    245328    246914    245414    247022    248454    249082    249613    250133    243669    244387    243670    244344    243684    244401 
average row accesses per activate:
dram[0]:  8.799097  8.416846  8.951389  8.930716  8.093126  7.572614  8.807388  8.647669  8.832474  8.440886  8.701530  8.380836  9.981334  9.722078  8.431966  8.253700 
dram[1]:  9.212766  8.979262  7.912134  7.862786  7.493976  7.287109  9.937500  9.223757  9.850574  9.907515  8.150358  7.905093  8.686775  8.567506  8.524017  8.047422 
dram[2]:  8.923767  8.540772  9.702564  9.140097  7.823899  7.694845  8.828042  8.363408  9.071428  8.527363  8.537500  8.209135 10.064516  9.360000  7.652695  7.113173 
dram[3]:  9.234339  9.473809  8.314285  8.223913  7.346457  7.093156  9.619596  9.298050  9.002625  8.575000  8.112172  8.270073  9.176471  8.872038  8.352942  7.888889 
dram[4]:  9.453682  8.943820  9.363861  8.797674  7.681342  7.212598  8.636364  8.658228  8.596491  8.425061  8.973615  8.566751  9.696891  8.890737  7.687375  7.362764 
dram[5]:  8.759550  8.527352  8.158898  8.228633  7.829060  7.552577 10.032258 10.091445  8.613066  8.422605  8.439206  8.460199  9.428211  8.954545  8.196581  7.733871 
dram[6]:  9.672457  9.065116  9.395122  9.127962  7.503080  7.660378  9.005263  8.911458  9.212365  8.971204  8.631980  8.315403  8.591549  8.206278  7.775794  7.464762 
dram[7]:  8.777027  8.506550  8.431072  8.268240  8.174497  7.772340 10.094396 10.214926  7.663636  7.577528  8.315036  8.255924  9.708222  9.506494  8.318471  7.883300 
dram[8]:  9.169412  8.344754  9.195704  8.981352  7.250000  7.135827  9.298913  8.934726  9.113514  8.920635  8.395181  8.395181  8.755980  8.511628  7.775794  7.311567 
dram[9]:  8.522484  8.204123  8.526548  8.414847  8.612826  8.057777  9.369863  9.369863  7.736238  7.700913  8.688279  8.255924 10.054945  9.531250  7.860656  7.702811 
dram[10]:  9.045455  9.191686  8.734694  8.656179  7.601677  7.445585  9.502778  9.245946  9.042895  8.539241  8.466666  8.282609  8.430181  8.487529  8.114165  8.097047 
average row locality = 643374/75596 = 8.510689
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2596      2595      2579      2579      2467      2467      2260      2260      2307      2307      2305      2305      2511      2511      2595      2595 
dram[1]:      2595      2595      2536      2536      2507      2506      2261      2261      2308      2308      2309      2309      2512      2512      2595      2594 
dram[2]:      2636      2636      2538      2538      2507      2507      2259      2259      2309      2308      2309      2309      2512      2512      2560      2560 
dram[3]:      2636      2635      2537      2537      2507      2506      2260      2260      2310      2310      2300      2300      2512      2512      2560      2560 
dram[4]:      2636      2636      2537      2537      2474      2474      2300      2300      2310      2309      2302      2302      2511      2511      2562      2562 
dram[5]:      2596      2595      2570      2570      2474      2473      2301      2301      2308      2308      2302      2302      2511      2511      2562      2562 
dram[6]:      2596      2596      2571      2571      2464      2464      2302      2302      2307      2307      2302      2302      2470      2470      2603      2603 
dram[7]:      2595      2594      2572      2572      2464      2463      2302      2302      2280      2280      2343      2343      2470      2470      2602      2602 
dram[8]:      2595      2595      2572      2572      2449      2449      2302      2302      2280      2280      2343      2343      2470      2470      2603      2603 
dram[9]:      2636      2635      2573      2573      2450      2450      2300      2300      2281      2281      2343      2343      2470      2470      2562      2562 
dram[10]:      2636      2636      2571      2571      2450      2450      2301      2301      2281      2281      2316      2316      2511      2511      2564      2564 
total reads: 431694
bank skew: 2636/2259 = 1.17
chip skew: 39263/39228 = 1.00
number of total write accesses:
dram[0]:      1302      1302      1288      1288      1183      1183      1078      1078      1120      1120      1106      1106      1232      1232      1309      1309 
dram[1]:      1302      1302      1246      1246      1225      1225      1078      1078      1120      1120      1106      1106      1232      1232      1309      1309 
dram[2]:      1344      1344      1246      1246      1225      1225      1078      1078      1120      1120      1106      1106      1232      1232      1274      1274 
dram[3]:      1344      1344      1246      1246      1225      1225      1078      1078      1120      1120      1099      1099      1232      1232      1274      1274 
dram[4]:      1344      1344      1246      1246      1190      1190      1120      1120      1120      1120      1099      1099      1232      1232      1274      1274 
dram[5]:      1302      1302      1281      1281      1190      1190      1120      1120      1120      1120      1099      1099      1232      1232      1274      1274 
dram[6]:      1302      1302      1281      1281      1190      1190      1120      1120      1120      1120      1099      1099      1190      1190      1316      1316 
dram[7]:      1302      1302      1281      1281      1190      1190      1120      1120      1092      1092      1141      1141      1190      1190      1316      1316 
dram[8]:      1302      1302      1281      1281      1176      1176      1120      1120      1092      1092      1141      1141      1190      1190      1316      1316 
dram[9]:      1344      1344      1281      1281      1176      1176      1120      1120      1092      1092      1141      1141      1190      1190      1274      1274 
dram[10]:      1344      1344      1281      1281      1176      1176      1120      1120      1092      1092      1113      1113      1232      1232      1274      1274 
total reads: 211680
bank skew: 1344/1078 = 1.25
chip skew: 19264/19236 = 1.00
average mf latency per bank:
dram[0]:       6467      5709      5471      5460      5101      5091      5546      5534      5598      5588      5764      5608      7200      6147      6893      5888
dram[1]:       6466      5713      5410      5400      5183      5176      5541      5534      5598      5588      5828      5603      7195      6144      6892      5889
dram[2]:       6509      5768      5405      5395      5183      5173      5546      5534      5595      5586      5827      5603      7197      6145      6830      5806
dram[3]:       6511      5771      5407      5396      5184      5176      5541      5533      5595      5581      5858      5632      7196      6144      6829      5806
dram[4]:       6509      5767      5406      5396      5150      5140      5620      5610      5595      5585      5853      5627      7199      6147      6827      5803
dram[5]:       6463      5705      5437      5427      5149      5142      5618      5608      5598      5587      5855      5626      7197      6144      6825      5803
dram[6]:       6461      5703      5436      5425      5165      5154      5617      5607      5597      5588      5853      5626      7166      6090      6867      5867
dram[7]:       6400      5706      5435      5424      5160      5155      5618      5606      5549      5538      5918      5699      7164      6089      6870      5868
dram[8]:       6398      5706      5435      5424      5139      5129      5617      5607      5548      5538      5919      5698      7164      6090      6867      5867
dram[9]:       6447      5770      5433      5423      5133      5124      5621      5612      5546      5534      5919      5699      7165      6093      6831      5807
dram[10]:       6448      5766      5436      5426      5137      5126      5617      5607      5548      5535      5878      5650      7196      6146      6828      5807
maximum mf latency per bank:
dram[0]:     242499    240999    240875    240596    240877    240395    239846    240616    239355    239136    242396    240822    243427    241951    242621    241544
dram[1]:     242488    241014    240781    240660    240479    240201    239657    239636    239426    239060    242389    240843    243313    241978    242530    241360
dram[2]:     242500    240852    240870    240607    240606    240330    239741    240666    239298    239195    242391    240905    243302    241826    242477    241000
dram[3]:     242491    241073    240740    240605    240483    240290    239932    239467    239340    238884    242503    241027    243305    241972    242512    241100
dram[4]:     242492    240918    240906    240522    240842    240542    239851    239540    239232    239114    242394    241070    243240    241868    242482    241023
dram[5]:     242507    240751    240718    240623    240448    240272    239986    239650    239338    238983    242505    241010    243268    242085    242511    241267
dram[6]:     242496    240762    240854    240411    240853    240423    239870    239660    239325    239120    242386    241064    243212    241934    242487    241239
dram[7]:     242514    240670    240591    240533    240555    240359    240014    239654    239312    239021    242446    241033    243322    241941    242682    241466
dram[8]:     242492    240824    240729    240343    240616    240218    239897    239654    239303    239560    242430    241073    243245    242066    242494    241209
dram[9]:     242502    240824    240809    240519    240600    240004    239982    239663    239234    239062    242406    241042    243247    242053    242534    241400
dram[10]:     242494    240802    240753    240609    240426    240180    239889    239650    239439    240321    242392    241091    243378    242063    242487    241185
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1873935 n_nop=1626533 n_act=6759 n_pre=6743 n_req=58475 n_rd=156956 n_write=76944 bw_util=0.2496
n_activity=786268 dram_eff=0.595
bk0: 10384a 1763565i bk1: 10380a 1766570i bk2: 10316a 1764813i bk3: 10316a 1767672i bk4: 9868a 1774177i bk5: 9868a 1774409i bk6: 9040a 1777759i bk7: 9040a 1781027i bk8: 9228a 1777266i bk9: 9228a 1776781i bk10: 9220a 1775961i bk11: 9220a 1781693i bk12: 10044a 1765897i bk13: 10044a 1768781i bk14: 10380a 1760394i bk15: 10380a 1761291i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.91315
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1873935 n_nop=1626271 n_act=6880 n_pre=6864 n_req=58480 n_rd=156976 n_write=76944 bw_util=0.2497
n_activity=788650 dram_eff=0.5932
bk0: 10380a 1763874i bk1: 10380a 1768222i bk2: 10144a 1765810i bk3: 10144a 1767705i bk4: 10028a 1769442i bk5: 10024a 1770838i bk6: 9044a 1779007i bk7: 9044a 1781580i bk8: 9232a 1776019i bk9: 9232a 1779306i bk10: 9236a 1777545i bk11: 9236a 1782023i bk12: 10048a 1765970i bk13: 10048a 1770221i bk14: 10380a 1759727i bk15: 10376a 1761258i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9222
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1873935 n_nop=1626189 n_act=6863 n_pre=6847 n_req=58509 n_rd=157036 n_write=77000 bw_util=0.2498
n_activity=786647 dram_eff=0.595
bk0: 10544a 1759565i bk1: 10544a 1763711i bk2: 10152a 1764955i bk3: 10152a 1771192i bk4: 10028a 1771220i bk5: 10028a 1771665i bk6: 9036a 1777531i bk7: 9036a 1781412i bk8: 9236a 1776210i bk9: 9232a 1777999i bk10: 9236a 1775819i bk11: 9236a 1779816i bk12: 10048a 1766446i bk13: 10048a 1769402i bk14: 10240a 1760681i bk15: 10240a 1761837i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.90878
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1873935 n_nop=1626255 n_act=6892 n_pre=6876 n_req=58478 n_rd=156968 n_write=76944 bw_util=0.2496
n_activity=785964 dram_eff=0.5952
bk0: 10544a 1760089i bk1: 10540a 1765577i bk2: 10148a 1765284i bk3: 10148a 1767733i bk4: 10028a 1768560i bk5: 10024a 1770441i bk6: 9040a 1778991i bk7: 9040a 1781248i bk8: 9240a 1774685i bk9: 9240a 1777446i bk10: 9200a 1778208i bk11: 9200a 1780253i bk12: 10048a 1764237i bk13: 10048a 1767107i bk14: 10240a 1760284i bk15: 10240a 1761712i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92293
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7ff578c7ef50 :  mf: uid=8998460, sid23:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (4119308), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1873935 n_nop=1626131 n_act=6885 n_pre=6869 n_req=58513 n_rd=157050 n_write=77000 bw_util=0.2498
n_activity=785832 dram_eff=0.5957
bk0: 10544a 1762665i bk1: 10544a 1765374i bk2: 10148a 1767119i bk3: 10148a 1770669i bk4: 9896a 1771461i bk5: 9894a 1771573i bk6: 9200a 1774820i bk7: 9200a 1778448i bk8: 9240a 1776627i bk9: 9236a 1776317i bk10: 9208a 1777491i bk11: 9208a 1781146i bk12: 10044a 1764343i bk13: 10044a 1767842i bk14: 10248a 1761342i bk15: 10248a 1762101i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.91135
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1873935 n_nop=1626295 n_act=6864 n_pre=6848 n_req=58482 n_rd=156984 n_write=76944 bw_util=0.2497
n_activity=789161 dram_eff=0.5929
bk0: 10384a 1761239i bk1: 10380a 1766630i bk2: 10280a 1764933i bk3: 10280a 1765186i bk4: 9896a 1771428i bk5: 9892a 1772208i bk6: 9204a 1775243i bk7: 9204a 1779093i bk8: 9232a 1775309i bk9: 9232a 1777272i bk10: 9208a 1779067i bk11: 9208a 1782587i bk12: 10044a 1765456i bk13: 10044a 1768794i bk14: 10248a 1763042i bk15: 10248a 1764430i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92304
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1873935 n_nop=1626385 n_act=6851 n_pre=6835 n_req=58466 n_rd=156920 n_write=76944 bw_util=0.2496
n_activity=785780 dram_eff=0.5952
bk0: 10384a 1761840i bk1: 10384a 1765895i bk2: 10284a 1764767i bk3: 10284a 1768417i bk4: 9856a 1770339i bk5: 9856a 1773801i bk6: 9208a 1775523i bk7: 9208a 1779201i bk8: 9228a 1777455i bk9: 9228a 1777852i bk10: 9208a 1777902i bk11: 9208a 1781584i bk12: 9880a 1767635i bk13: 9880a 1771255i bk14: 10412a 1760908i bk15: 10412a 1761410i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.91571
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1873935 n_nop=1626135 n_act=6872 n_pre=6856 n_req=58518 n_rd=157016 n_write=77056 bw_util=0.2498
n_activity=786247 dram_eff=0.5954
bk0: 10380a 1761738i bk1: 10376a 1766372i bk2: 10288a 1764497i bk3: 10288a 1766369i bk4: 9856a 1772687i bk5: 9852a 1772503i bk6: 9208a 1775793i bk7: 9208a 1779783i bk8: 9120a 1775670i bk9: 9120a 1778823i bk10: 9372a 1774535i bk11: 9372a 1778609i bk12: 9880a 1769090i bk13: 9880a 1772131i bk14: 10408a 1761490i bk15: 10408a 1762348i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.91831
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7ff578b77960 :  mf: uid=8998458, sid23:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (4119303), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1873935 n_nop=1626165 n_act=6965 n_pre=6949 n_req=58464 n_rd=156912 n_write=76944 bw_util=0.2496
n_activity=787001 dram_eff=0.5943
bk0: 10380a 1762370i bk1: 10380a 1767637i bk2: 10288a 1765437i bk3: 10288a 1767628i bk4: 9796a 1772758i bk5: 9796a 1774367i bk6: 9208a 1774822i bk7: 9208a 1776370i bk8: 9120a 1776801i bk9: 9120a 1780004i bk10: 9372a 1775648i bk11: 9372a 1778142i bk12: 9880a 1768588i bk13: 9880a 1771645i bk14: 10412a 1759744i bk15: 10412a 1761328i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.90251
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1873935 n_nop=1626303 n_act=6894 n_pre=6878 n_req=58465 n_rd=156916 n_write=76944 bw_util=0.2496
n_activity=786420 dram_eff=0.5947
bk0: 10544a 1759219i bk1: 10540a 1763705i bk2: 10292a 1765242i bk3: 10292a 1766931i bk4: 9800a 1775013i bk5: 9800a 1775147i bk6: 9200a 1774513i bk7: 9200a 1779194i bk8: 9124a 1775490i bk9: 9124a 1779821i bk10: 9372a 1774586i bk11: 9372a 1778138i bk12: 9880a 1767866i bk13: 9880a 1769576i bk14: 10248a 1760748i bk15: 10248a 1764194i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9131
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7ff595181a90 :  mf: uid=8998459, sid23:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (4119307), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1873935 n_nop=1626111 n_act=6872 n_pre=6856 n_req=58524 n_rd=157040 n_write=77056 bw_util=0.2498
n_activity=785891 dram_eff=0.5957
bk0: 10544a 1760419i bk1: 10544a 1764382i bk2: 10284a 1764657i bk3: 10284a 1765807i bk4: 9800a 1772916i bk5: 9800a 1774276i bk6: 9204a 1776044i bk7: 9204a 1778408i bk8: 9124a 1777848i bk9: 9124a 1780306i bk10: 9264a 1777180i bk11: 9264a 1779134i bk12: 10044a 1765227i bk13: 10044a 1767863i bk14: 10256a 1763813i bk15: 10256a 1764021i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92284

========= L2 cache stats =========
L2_cache_bank[0]: Access = 29638, Miss = 19620, Miss_rate = 0.662, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[1]: Access = 29596, Miss = 19619, Miss_rate = 0.663, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[2]: Access = 29610, Miss = 19623, Miss_rate = 0.663, Pending_hits = 48, Reservation_fails = 0
L2_cache_bank[3]: Access = 29596, Miss = 19621, Miss_rate = 0.663, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[4]: Access = 29610, Miss = 19630, Miss_rate = 0.663, Pending_hits = 67, Reservation_fails = 0
L2_cache_bank[5]: Access = 29603, Miss = 19629, Miss_rate = 0.663, Pending_hits = 87, Reservation_fails = 0
L2_cache_bank[6]: Access = 29575, Miss = 19622, Miss_rate = 0.663, Pending_hits = 47, Reservation_fails = 1
L2_cache_bank[7]: Access = 29575, Miss = 19620, Miss_rate = 0.663, Pending_hits = 69, Reservation_fails = 1
L2_cache_bank[8]: Access = 29631, Miss = 19632, Miss_rate = 0.663, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[9]: Access = 29638, Miss = 19631, Miss_rate = 0.662, Pending_hits = 106, Reservation_fails = 0
L2_cache_bank[10]: Access = 29624, Miss = 19624, Miss_rate = 0.662, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[11]: Access = 29610, Miss = 19622, Miss_rate = 0.663, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[12]: Access = 29596, Miss = 19615, Miss_rate = 0.663, Pending_hits = 68, Reservation_fails = 0
L2_cache_bank[13]: Access = 29610, Miss = 19615, Miss_rate = 0.662, Pending_hits = 85, Reservation_fails = 0
L2_cache_bank[14]: Access = 29652, Miss = 19628, Miss_rate = 0.662, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[15]: Access = 29652, Miss = 19626, Miss_rate = 0.662, Pending_hits = 98, Reservation_fails = 1
L2_cache_bank[16]: Access = 29617, Miss = 19614, Miss_rate = 0.662, Pending_hits = 80, Reservation_fails = 0
L2_cache_bank[17]: Access = 29603, Miss = 19614, Miss_rate = 0.663, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[18]: Access = 29603, Miss = 19615, Miss_rate = 0.663, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[19]: Access = 29617, Miss = 19614, Miss_rate = 0.662, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[20]: Access = 29652, Miss = 19630, Miss_rate = 0.662, Pending_hits = 76, Reservation_fails = 0
L2_cache_bank[21]: Access = 29652, Miss = 19630, Miss_rate = 0.662, Pending_hits = 111, Reservation_fails = 0
L2_total_cache_accesses = 651560
L2_total_cache_misses = 431694
L2_total_cache_miss_rate = 0.6626
L2_total_cache_pending_hits = 1767
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 218007
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1373
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 219996
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 211680
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 439376
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 211680
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.078

icnt_total_pkts_mem_to_simt=2093504
icnt_total_pkts_simt_to_mem=1498280
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.49875
	minimum = 6
	maximum = 56
Network latency average = 8.38238
	minimum = 6
	maximum = 55
Slowest packet = 1210848
Flit latency average = 6.83668
	minimum = 6
	maximum = 51
Slowest flit = 3337072
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0235911
	minimum = 0.0186684 (at node 1)
	maximum = 0.0280025 (at node 23)
Accepted packet rate average = 0.0235911
	minimum = 0.0186684 (at node 1)
	maximum = 0.0280025 (at node 23)
Injected flit rate average = 0.0650207
	minimum = 0.0430184 (at node 1)
	maximum = 0.086189 (at node 42)
Accepted flit rate average= 0.0650207
	minimum = 0.0598605 (at node 1)
	maximum = 0.0897907 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.0556 (14 samples)
	minimum = 6 (14 samples)
	maximum = 141.143 (14 samples)
Network latency average = 9.48586 (14 samples)
	minimum = 6 (14 samples)
	maximum = 137.571 (14 samples)
Flit latency average = 8.44007 (14 samples)
	minimum = 6 (14 samples)
	maximum = 134 (14 samples)
Fragmentation average = 0.115057 (14 samples)
	minimum = 0 (14 samples)
	maximum = 88.2143 (14 samples)
Injected packet rate average = 0.0222711 (14 samples)
	minimum = 0.0176239 (14 samples)
	maximum = 0.0264353 (14 samples)
Accepted packet rate average = 0.0222711 (14 samples)
	minimum = 0.0176239 (14 samples)
	maximum = 0.0264353 (14 samples)
Injected flit rate average = 0.0613828 (14 samples)
	minimum = 0.04061 (14 samples)
	maximum = 0.0813763 (14 samples)
Accepted flit rate average = 0.0613828 (14 samples)
	minimum = 0.0565137 (14 samples)
	maximum = 0.0847675 (14 samples)
Injected packet size average = 2.75616 (14 samples)
Accepted packet size average = 2.75616 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 56 min, 0 sec (3360 sec)
gpgpu_simulation_rate = 120203 (inst/sec)
gpgpu_simulation_rate = 1225 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 15: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 15 
gpu_sim_cycle = 38769
gpu_sim_insn = 28848876
gpu_ipc =     744.1223
gpu_tot_sim_cycle = 4380228
gpu_tot_sim_insn = 432733140
gpu_tot_ipc =      98.7924
gpu_tot_issued_cta = 960
max_total_param_size = 0
gpu_stall_dramfull = 142673
gpu_stall_icnt2sh    = 11884
partiton_reqs_in_parallel = 852918
partiton_reqs_in_parallel_total    = 22059925
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.2310
partiton_reqs_in_parallel_util = 852918
partiton_reqs_in_parallel_util_total    = 22059925
gpu_sim_cycle_parition_util = 38769
gpu_tot_sim_cycle_parition_util    = 1008716
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8741
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 651560
L2_BW  =     113.6948 GB/Sec
L2_BW_total  =      15.1054 GB/Sec
gpu_total_sim_rate=123885

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8688420
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 26880
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0607
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 25248
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8684188
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 26880
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8688420
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
72424, 69611, 69724, 72270, 72445, 69627, 69732, 72245, 19350, 18574, 18628, 12046, 
gpgpu_n_tot_thrd_icount = 499791360
gpgpu_n_tot_w_icount = 15618480
gpgpu_n_stall_shd_mem = 291721
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 470760
gpgpu_n_mem_write_global = 226800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 11493120
gpgpu_n_store_insn = 7144200
gpgpu_n_shmem_insn = 47329320
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 860160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 465
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 289812
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:454526	W0_Idle:12677193	W0_Scoreboard:30511979	W1:907200	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:6122700	W32:8588580
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3766080 {8:470760,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 30844800 {136:226800,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 53136960 {40:113400,136:357360,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1814400 {8:226800,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1904 
maxdqlatency = 0 
maxmflatency = 243427 
averagemflatency = 5394 
max_icnt2mem_latency = 242208 
max_icnt2sh_latency = 4380227 
mrq_lat_table:294895 	48166 	32826 	70731 	86996 	70371 	46070 	24586 	10187 	4637 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	466010 	215621 	325 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	24 	652240 	29989 	179 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	396189 	73245 	1354 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	15120 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1138 	27 	0 	0 	0 	0 	0 	0 	0 	0 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    243698    244705    245324    246865    245421    246863    248521    248600    249615    250165    243671    244404    243669    244330    243680    244335 
dram[1]:    243696    244697    245329    246919    245408    246926    248468    248555    249606    250131    243669    244389    243671    244337    243683    244385 
dram[2]:    243699    244709    245325    246867    245400    246875    248546    249069    249631    250161    243669    244391    243670    244332    243683    244340 
dram[3]:    243698    244702    245331    246917    245430    246938    248497    249009    249627    250145    243669    244392    243670    244332    243685    244387 
dram[4]:    243697    244707    245327    246868    245407    246872    248453    249063    249644    250159    243669    244397    243670    244339    243456    243813 
dram[5]:    243700    244700    245332    246923    245415    246928    248500    248998    249608    250149    243671    244395    243669    244325    242792    243165 
dram[6]:    243696    244702    245329    246882    245430    246849    248451    249076    249607    250144    243669    244401    243671    244335    243682    244346 
dram[7]:    243698    244706    245334    246931    245439    246942    248503    249005    249606    250172    243670    244408    243669    244327    243687    244391 
dram[8]:    243698    244702    245326    246932    245415    245727    248457    249071    249609    250140    243671    244402    243669    244340    243689    244398 
dram[9]:    243704    244705    245336    246855    245418    245730    248492    248987    249610    250156    243669    244402    243670    244326    243677    244358 
dram[10]:    243693    244696    245328    246914    245414    247022    248454    249082    249613    250133    243669    244387    243670    244344    243684    244401 
average row accesses per activate:
dram[0]:  9.186813  8.797894  9.280269  9.259508  8.441559  7.910750  9.200000  9.037784  9.205514  8.808153  9.042079  8.718377 10.416020 10.102757  8.751566  8.572598 
dram[1]:  9.606896  9.369955  8.194332  8.177778  7.834970  7.623327 10.342939  9.621984 10.177285 10.233983  8.487239  8.238739  9.060674  8.940133  8.843882  8.365270 
dram[2]:  9.318777  8.928870 10.024753  9.462617  8.172132  8.040322  9.221080  8.748780  9.447301  8.895884  8.878641  8.546729 10.500000  9.786407  7.961315  7.416216 
dram[3]:  9.634312  9.877315  8.596603  8.542194  7.684008  7.424581 10.022346  9.697297  9.329949  8.900726  8.450116  8.609929  9.600000  9.247706  8.628931  8.166667 
dram[4]:  9.856812  9.339169  9.686603  9.119370  8.024590  7.545280  9.031941  9.054187  8.922330  8.750000  9.319694  8.909535 10.128140  9.309469  8.027290  7.697196 
dram[5]:  9.146608  8.910448  8.444673  8.549792  8.175365  7.893145 10.446023 10.505714  8.939173  8.747619  8.780723  8.801932  9.855745  9.374418  8.473251  8.042969 
dram[6]: 10.072289  9.457013  9.721698  9.454128  7.843373  8.004098  9.406650  9.311393  9.540259  9.298734  8.975369  8.655581  8.959091  8.569565  8.121622  7.805195 
dram[7]:  9.164474  8.889361  8.753716  8.589583  8.528384  8.118504 10.508572 10.630057  7.977925  7.890830  8.661253  8.601382 10.133677  9.879700  8.636550  8.198831 
dram[8]:  9.562929  8.724426  9.521940  9.306997  7.583170  7.466281  9.704486  9.335026  9.387013  9.195929  8.742389  8.742389  9.125000  8.878378  8.121622  7.649091 
dram[9]:  8.910230  8.585513  8.849786  8.737288  8.972222  8.407809  9.776596  9.776596  8.048998  8.013304  9.038741  8.601382 10.484042  9.904523  8.170635  8.042969 
dram[10]:  9.442478  9.591011  9.099338  8.980392  7.942623  7.783133  9.911051  9.650919  9.314433  8.814634  8.810552  8.624413  8.801310  8.859341  8.425358  8.442623 
average row locality = 689998/77836 = 8.864767
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2785      2784      2763      2763      2640      2640      2433      2433      2473      2473      2467      2467      2703      2703      2787      2787 
dram[1]:      2784      2784      2717      2717      2683      2682      2434      2434      2474      2474      2472      2472      2704      2704      2787      2786 
dram[2]:      2828      2828      2719      2719      2683      2683      2432      2432      2475      2474      2472      2472      2704      2704      2749      2749 
dram[3]:      2828      2827      2718      2718      2683      2682      2433      2433      2476      2476      2463      2463      2704      2704      2749      2749 
dram[4]:      2828      2828      2718      2718      2648      2648      2476      2476      2476      2475      2465      2465      2703      2703      2751      2751 
dram[5]:      2785      2784      2753      2753      2648      2647      2477      2477      2474      2474      2465      2465      2703      2703      2751      2751 
dram[6]:      2785      2785      2754      2754      2638      2638      2478      2478      2473      2473      2465      2465      2659      2659      2795      2795 
dram[7]:      2784      2783      2755      2755      2638      2637      2478      2478      2444      2444      2509      2509      2659      2659      2794      2794 
dram[8]:      2784      2784      2755      2755      2622      2622      2478      2478      2444      2444      2509      2509      2659      2659      2795      2795 
dram[9]:      2828      2827      2756      2756      2623      2623      2476      2476      2444      2444      2509      2509      2659      2659      2751      2751 
dram[10]:      2828      2828      2754      2754      2623      2623      2477      2477      2444      2444      2480      2480      2703      2703      2753      2753 
total reads: 463198
bank skew: 2828/2432 = 1.16
chip skew: 42129/42091 = 1.00
number of total write accesses:
dram[0]:      1395      1395      1376      1376      1260      1260      1155      1155      1200      1200      1186      1186      1328      1328      1405      1405 
dram[1]:      1395      1395      1331      1331      1305      1305      1155      1155      1200      1200      1186      1186      1328      1328      1405      1405 
dram[2]:      1440      1440      1331      1331      1305      1305      1155      1155      1200      1200      1186      1186      1328      1328      1367      1367 
dram[3]:      1440      1440      1331      1331      1305      1305      1155      1155      1200      1200      1179      1179      1328      1328      1367      1367 
dram[4]:      1440      1440      1331      1331      1268      1268      1200      1200      1200      1200      1179      1179      1328      1328      1367      1367 
dram[5]:      1395      1395      1368      1368      1268      1268      1200      1200      1200      1200      1179      1179      1328      1328      1367      1367 
dram[6]:      1395      1395      1368      1368      1268      1268      1200      1200      1200      1200      1179      1179      1283      1283      1412      1412 
dram[7]:      1395      1395      1368      1368      1268      1268      1200      1200      1170      1170      1224      1224      1283      1283      1412      1412 
dram[8]:      1395      1395      1368      1368      1253      1253      1200      1200      1170      1170      1224      1224      1283      1283      1412      1412 
dram[9]:      1440      1440      1368      1368      1253      1253      1200      1200      1170      1170      1224      1224      1283      1283      1367      1367 
dram[10]:      1440      1440      1368      1368      1253      1253      1200      1200      1170      1170      1194      1194      1328      1328      1367      1367 
total reads: 226800
bank skew: 1440/1155 = 1.25
chip skew: 20640/20610 = 1.00
average mf latency per bank:
dram[0]:       6046      5339      5127      5116      4789      4779      5175      5164      5238      5228      5397      5251      6701      5723      6434      5499
dram[1]:       6045      5342      5069      5059      4865      4858      5170      5164      5238      5228      5455      5245      6696      5720      6433      5499
dram[2]:       6085      5394      5065      5055      4865      4855      5175      5163      5236      5226      5454      5245      6698      5721      6377      5423
dram[3]:       6087      5396      5067      5056      4866      4858      5170      5163      5236      5222      5481      5270      6698      5720      6376      5423
dram[4]:       6085      5393      5066      5056      4833      4824      5244      5234      5235      5226      5477      5265      6700      5723      6374      5420
dram[5]:       6042      5335      5095      5086      4833      4825      5243      5232      5238      5227      5479      5265      6698      5720      6373      5420
dram[6]:       6041      5333      5094      5084      4846      4836      5242      5232      5237      5228      5477      5265      6669      5670      6412      5480
dram[7]:       5984      5335      5094      5084      4842      4837      5242      5231      5192      5181      5537      5333      6667      5669      6415      5481
dram[8]:       5982      5335      5094      5083      4822      4812      5241      5232      5191      5182      5538      5332      6667      5669      6412      5480
dram[9]:       6027      5395      5092      5082      4816      4808      5245      5236      5190      5179      5539      5333      6668      5672      6379      5424
dram[10]:       6028      5391      5095      5085      4820      4809      5241      5231      5193      5181      5500      5287      6697      5722      6376      5425
maximum mf latency per bank:
dram[0]:     242499    240999    240875    240596    240877    240395    239846    240616    239355    239136    242396    240822    243427    241951    242621    241544
dram[1]:     242488    241014    240781    240660    240479    240201    239657    239636    239426    239060    242389    240843    243313    241978    242530    241360
dram[2]:     242500    240852    240870    240607    240606    240330    239741    240666    239298    239195    242391    240905    243302    241826    242477    241000
dram[3]:     242491    241073    240740    240605    240483    240290    239932    239467    239340    238884    242503    241027    243305    241972    242512    241100
dram[4]:     242492    240918    240906    240522    240842    240542    239851    239540    239232    239114    242394    241070    243240    241868    242482    241023
dram[5]:     242507    240751    240718    240623    240448    240272    239986    239650    239338    238983    242505    241010    243268    242085    242511    241267
dram[6]:     242496    240762    240854    240411    240853    240423    239870    239660    239325    239120    242386    241064    243212    241934    242487    241239
dram[7]:     242514    240670    240591    240533    240555    240359    240014    239654    239312    239021    242446    241033    243322    241941    242682    241466
dram[8]:     242492    240824    240729    240343    240616    240218    239897    239654    239303    239560    242430    241073    243245    242066    242494    241209
dram[9]:     242502    240824    240809    240519    240600    240004    239982    239663    239234    239062    242406    241042    243247    242053    242534    241400
dram[10]:     242494    240802    240753    240609    240426    240180    239889    239650    239439    240321    242392    241091    243378    242063    242487    241185
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1945922 n_nop=1681176 n_act=6959 n_pre=6943 n_req=62711 n_rd=168404 n_write=82440 bw_util=0.2578
n_activity=842091 dram_eff=0.5958
bk0: 11140a 1829017i bk1: 11136a 1832356i bk2: 11052a 1830218i bk3: 11052a 1833563i bk4: 10560a 1840614i bk5: 10560a 1840275i bk6: 9732a 1844091i bk7: 9732a 1847365i bk8: 9892a 1843554i bk9: 9892a 1843452i bk10: 9868a 1842080i bk11: 9868a 1848016i bk12: 10812a 1831167i bk13: 10812a 1834329i bk14: 11148a 1825237i bk15: 11148a 1826899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9146
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1945922 n_nop=1680890 n_act=7088 n_pre=7072 n_req=62718 n_rd=168432 n_write=82440 bw_util=0.2578
n_activity=844478 dram_eff=0.5941
bk0: 11136a 1829276i bk1: 11136a 1834086i bk2: 10868a 1831753i bk3: 10868a 1833613i bk4: 10732a 1835545i bk5: 10728a 1837298i bk6: 9736a 1845166i bk7: 9736a 1848064i bk8: 9896a 1841923i bk9: 9896a 1846163i bk10: 9888a 1844022i bk11: 9888a 1848816i bk12: 10816a 1831183i bk13: 10816a 1835676i bk14: 11148a 1824494i bk15: 11144a 1826584i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92349
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1945922 n_nop=1680828 n_act=7061 n_pre=7045 n_req=62747 n_rd=168492 n_write=82496 bw_util=0.258
n_activity=842206 dram_eff=0.596
bk0: 11312a 1824511i bk1: 11312a 1829348i bk2: 10876a 1830558i bk3: 10876a 1837112i bk4: 10732a 1837164i bk5: 10732a 1837798i bk6: 9728a 1843696i bk7: 9728a 1847779i bk8: 9900a 1841885i bk9: 9896a 1844317i bk10: 9888a 1842082i bk11: 9888a 1846338i bk12: 10816a 1831819i bk13: 10816a 1834828i bk14: 10996a 1825533i bk15: 10996a 1827296i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.90708
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1945922 n_nop=1680870 n_act=7102 n_pre=7086 n_req=62716 n_rd=168424 n_write=82440 bw_util=0.2578
n_activity=841623 dram_eff=0.5961
bk0: 11312a 1825239i bk1: 11308a 1831235i bk2: 10872a 1830690i bk3: 10872a 1833881i bk4: 10732a 1834743i bk5: 10728a 1836763i bk6: 9732a 1845304i bk7: 9732a 1847390i bk8: 9904a 1841017i bk9: 9904a 1843767i bk10: 9852a 1844818i bk11: 9852a 1847023i bk12: 10816a 1829581i bk13: 10816a 1832433i bk14: 10996a 1825307i bk15: 10996a 1826917i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92131
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7ff594de46d0 :  mf: uid=9641103, sid05:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (4380227), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1945922 n_nop=1680752 n_act=7083 n_pre=7067 n_req=62755 n_rd=168516 n_write=82504 bw_util=0.258
n_activity=841889 dram_eff=0.5963
bk0: 11312a 1827396i bk1: 11312a 1831109i bk2: 10872a 1832677i bk3: 10872a 1836548i bk4: 10592a 1837727i bk5: 10592a 1837919i bk6: 9904a 1841025i bk7: 9904a 1845128i bk8: 9904a 1842567i bk9: 9900a 1843145i bk10: 9860a 1843852i bk11: 9860a 1847820i bk12: 10812a 1829876i bk13: 10812a 1833290i bk14: 11004a 1826717i bk15: 11004a 1827519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9087
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1945922 n_nop=1680918 n_act=7070 n_pre=7054 n_req=62720 n_rd=168440 n_write=82440 bw_util=0.2579
n_activity=845083 dram_eff=0.5937
bk0: 11140a 1826778i bk1: 11136a 1832681i bk2: 11012a 1830472i bk3: 11012a 1830994i bk4: 10592a 1837159i bk5: 10588a 1838621i bk6: 9908a 1841295i bk7: 9908a 1845550i bk8: 9896a 1841490i bk9: 9896a 1843593i bk10: 9860a 1845656i bk11: 9860a 1849064i bk12: 10812a 1830554i bk13: 10812a 1833648i bk14: 11004a 1828210i bk15: 11004a 1829772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92336
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1945922 n_nop=1681016 n_act=7053 n_pre=7037 n_req=62704 n_rd=168376 n_write=82440 bw_util=0.2578
n_activity=841315 dram_eff=0.5962
bk0: 11140a 1826842i bk1: 11140a 1831743i bk2: 11016a 1830261i bk3: 11016a 1834736i bk4: 10552a 1836734i bk5: 10552a 1840107i bk6: 9912a 1841594i bk7: 9912a 1845558i bk8: 9892a 1843262i bk9: 9892a 1844032i bk10: 9860a 1844198i bk11: 9860a 1848478i bk12: 10636a 1832999i bk13: 10636a 1836958i bk14: 11180a 1825724i bk15: 11180a 1826512i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.91597
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1945922 n_nop=1680746 n_act=7076 n_pre=7060 n_req=62760 n_rd=168480 n_write=82560 bw_util=0.258
n_activity=842219 dram_eff=0.5961
bk0: 11136a 1827097i bk1: 11132a 1832673i bk2: 11020a 1830079i bk3: 11020a 1831976i bk4: 10552a 1838865i bk5: 10548a 1839089i bk6: 9912a 1841781i bk7: 9912a 1845979i bk8: 9776a 1841977i bk9: 9776a 1845650i bk10: 10036a 1840660i bk11: 10036a 1845253i bk12: 10636a 1834293i bk13: 10636a 1837846i bk14: 11176a 1826442i bk15: 11176a 1827694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.91545
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1945922 n_nop=1680788 n_act=7171 n_pre=7155 n_req=62702 n_rd=168368 n_write=82440 bw_util=0.2578
n_activity=842648 dram_eff=0.5953
bk0: 11136a 1827576i bk1: 11136a 1833633i bk2: 11020a 1830969i bk3: 11020a 1833581i bk4: 10488a 1839278i bk5: 10488a 1840762i bk6: 9912a 1840774i bk7: 9912a 1842439i bk8: 9776a 1842733i bk9: 9776a 1846624i bk10: 10036a 1841724i bk11: 10036a 1845057i bk12: 10636a 1833999i bk13: 10636a 1837620i bk14: 11180a 1824434i bk15: 11180a 1826498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.90403
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7ff5793d3df0 :  mf: uid=9641104, sid05:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (4380227), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1945922 n_nop=1680944 n_act=7096 n_pre=7080 n_req=62701 n_rd=168362 n_write=82440 bw_util=0.2578
n_activity=842132 dram_eff=0.5956
bk0: 11312a 1824716i bk1: 11308a 1829324i bk2: 11024a 1831015i bk3: 11022a 1832863i bk4: 10492a 1840805i bk5: 10492a 1841487i bk6: 9904a 1840689i bk7: 9904a 1845165i bk8: 9776a 1841701i bk9: 9776a 1846064i bk10: 10036a 1840302i bk11: 10036a 1844651i bk12: 10636a 1832911i bk13: 10636a 1835243i bk14: 11004a 1825478i bk15: 11004a 1829562i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.91186
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1945922 n_nop=1680726 n_act=7078 n_pre=7062 n_req=62764 n_rd=168496 n_write=82560 bw_util=0.258
n_activity=841697 dram_eff=0.5965
bk0: 11312a 1825692i bk1: 11312a 1830239i bk2: 11016a 1830393i bk3: 11016a 1831776i bk4: 10492a 1839690i bk5: 10492a 1840978i bk6: 9908a 1842097i bk7: 9908a 1844336i bk8: 9776a 1843972i bk9: 9776a 1846834i bk10: 9920a 1843633i bk11: 9920a 1845821i bk12: 10812a 1830019i bk13: 10812a 1833341i bk14: 11012a 1828981i bk15: 11012a 1829676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92417

========= L2 cache stats =========
L2_cache_bank[0]: Access = 31751, Miss = 21051, Miss_rate = 0.663, Pending_hits = 106, Reservation_fails = 0
L2_cache_bank[1]: Access = 31708, Miss = 21050, Miss_rate = 0.664, Pending_hits = 86, Reservation_fails = 0
L2_cache_bank[2]: Access = 31723, Miss = 21055, Miss_rate = 0.664, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[3]: Access = 31710, Miss = 21053, Miss_rate = 0.664, Pending_hits = 75, Reservation_fails = 0
L2_cache_bank[4]: Access = 31725, Miss = 21062, Miss_rate = 0.664, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[5]: Access = 31718, Miss = 21061, Miss_rate = 0.664, Pending_hits = 92, Reservation_fails = 0
L2_cache_bank[6]: Access = 31688, Miss = 21054, Miss_rate = 0.664, Pending_hits = 50, Reservation_fails = 1
L2_cache_bank[7]: Access = 31687, Miss = 21052, Miss_rate = 0.664, Pending_hits = 72, Reservation_fails = 1
L2_cache_bank[8]: Access = 31745, Miss = 21065, Miss_rate = 0.664, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[9]: Access = 31753, Miss = 21064, Miss_rate = 0.663, Pending_hits = 109, Reservation_fails = 0
L2_cache_bank[10]: Access = 31738, Miss = 21056, Miss_rate = 0.663, Pending_hits = 87, Reservation_fails = 0
L2_cache_bank[11]: Access = 31723, Miss = 21054, Miss_rate = 0.664, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[12]: Access = 31708, Miss = 21047, Miss_rate = 0.664, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[13]: Access = 31723, Miss = 21047, Miss_rate = 0.663, Pending_hits = 88, Reservation_fails = 0
L2_cache_bank[14]: Access = 31768, Miss = 21061, Miss_rate = 0.663, Pending_hits = 85, Reservation_fails = 0
L2_cache_bank[15]: Access = 31768, Miss = 21059, Miss_rate = 0.663, Pending_hits = 101, Reservation_fails = 1
L2_cache_bank[16]: Access = 31731, Miss = 21046, Miss_rate = 0.663, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[17]: Access = 31716, Miss = 21046, Miss_rate = 0.664, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[18]: Access = 31715, Miss = 21046, Miss_rate = 0.664, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[19]: Access = 31730, Miss = 21045, Miss_rate = 0.663, Pending_hits = 66, Reservation_fails = 0
L2_cache_bank[20]: Access = 31768, Miss = 21062, Miss_rate = 0.663, Pending_hits = 80, Reservation_fails = 0
L2_cache_bank[21]: Access = 31768, Miss = 21062, Miss_rate = 0.663, Pending_hits = 115, Reservation_fails = 0
L2_total_cache_accesses = 698064
L2_total_cache_misses = 463198
L2_total_cache_miss_rate = 0.6635
L2_total_cache_pending_hits = 1835
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 232939
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1441
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 236380
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 226800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 470760
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 226800
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.080

icnt_total_pkts_mem_to_simt=2242864
icnt_total_pkts_simt_to_mem=1605264
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.56366
	minimum = 6
	maximum = 48
Network latency average = 8.43507
	minimum = 6
	maximum = 48
Slowest packet = 1304035
Flit latency average = 6.91168
	minimum = 6
	maximum = 44
Slowest flit = 3594287
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239909
	minimum = 0.0189847 (at node 0)
	maximum = 0.0284771 (at node 3)
Accepted packet rate average = 0.0239909
	minimum = 0.0189847 (at node 0)
	maximum = 0.0284771 (at node 3)
Injected flit rate average = 0.0661226
	minimum = 0.0437474 (at node 0)
	maximum = 0.0876496 (at node 42)
Accepted flit rate average= 0.0661226
	minimum = 0.0608749 (at node 0)
	maximum = 0.0913124 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.95613 (15 samples)
	minimum = 6 (15 samples)
	maximum = 134.933 (15 samples)
Network latency average = 9.41581 (15 samples)
	minimum = 6 (15 samples)
	maximum = 131.6 (15 samples)
Flit latency average = 8.33818 (15 samples)
	minimum = 6 (15 samples)
	maximum = 128 (15 samples)
Fragmentation average = 0.107387 (15 samples)
	minimum = 0 (15 samples)
	maximum = 82.3333 (15 samples)
Injected packet rate average = 0.0223858 (15 samples)
	minimum = 0.0177147 (15 samples)
	maximum = 0.0265714 (15 samples)
Accepted packet rate average = 0.0223858 (15 samples)
	minimum = 0.0177147 (15 samples)
	maximum = 0.0265714 (15 samples)
Injected flit rate average = 0.0616988 (15 samples)
	minimum = 0.0408192 (15 samples)
	maximum = 0.0817945 (15 samples)
Accepted flit rate average = 0.0616988 (15 samples)
	minimum = 0.0568045 (15 samples)
	maximum = 0.0852038 (15 samples)
Injected packet size average = 2.75616 (15 samples)
Accepted packet size average = 2.75616 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 58 min, 13 sec (3493 sec)
gpgpu_simulation_rate = 123885 (inst/sec)
gpgpu_simulation_rate = 1254 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 16: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 16 
gpu_sim_cycle = 39333
gpu_sim_insn = 28848876
gpu_ipc =     733.4522
gpu_tot_sim_cycle = 4641711
gpu_tot_sim_insn = 461582016
gpu_tot_ipc =      99.4422
gpu_tot_issued_cta = 1024
max_total_param_size = 0
gpu_stall_dramfull = 142673
gpu_stall_icnt2sh    = 12178
partiton_reqs_in_parallel = 865326
partiton_reqs_in_parallel_total    = 22912843
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.1227
partiton_reqs_in_parallel_util = 865326
partiton_reqs_in_parallel_util_total    = 22912843
gpu_sim_cycle_parition_util = 39333
gpu_tot_sim_cycle_parition_util    = 1047485
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8787
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 698064
L2_BW  =     112.0646 GB/Sec
L2_BW_total  =      15.2041 GB/Sec
gpu_total_sim_rate=127473

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9267648
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 28672
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0569
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 27040
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9263416
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9267648
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
77251, 74257, 74371, 77087, 77272, 74265, 74378, 77068, 19350, 18574, 18628, 12046, 
gpgpu_n_tot_thrd_icount = 533110784
gpgpu_n_tot_w_icount = 16659712
gpgpu_n_stall_shd_mem = 291759
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 502144
gpgpu_n_mem_write_global = 241920
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 12259328
gpgpu_n_store_insn = 7620480
gpgpu_n_shmem_insn = 50484608
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 917504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 503
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 289812
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:484510	W0_Idle:12692197	W0_Scoreboard:31651167	W1:967680	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:6530880	W32:9161152
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4017152 {8:502144,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 32901120 {136:241920,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 56679424 {40:120960,136:381184,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1935360 {8:241920,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1904 
maxdqlatency = 0 
maxmflatency = 243427 
averagemflatency = 5071 
max_icnt2mem_latency = 242208 
max_icnt2sh_latency = 4641710 
mrq_lat_table:313756 	50530 	34833 	76421 	94309 	76012 	49248 	26123 	10220 	4637 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	494399 	233718 	343 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	24 	696408 	32309 	195 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	422751 	78024 	1397 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	30240 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1214 	29 	0 	0 	0 	0 	0 	0 	0 	0 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    243698    244705    245324    246865    245421    246863    248521    248600    249615    250165    243671    244404    243669    244330    243680    244335 
dram[1]:    243696    244697    245329    246919    245408    246926    248468    248555    249606    250131    243669    244389    243671    244337    243683    244385 
dram[2]:    243699    244709    245325    246867    245400    246875    248546    249069    249631    250161    243669    244391    243670    244332    243683    244340 
dram[3]:    243698    244702    245331    246917    245430    246938    248497    249009    249627    250145    243669    244392    243670    244332    243685    244387 
dram[4]:    243697    244707    245327    246868    245407    246872    248453    249063    249644    250159    243669    244397    243670    244339    243456    243813 
dram[5]:    243700    244700    245332    246923    245415    246928    248500    248998    249608    250149    243671    244395    243669    244325    242792    243165 
dram[6]:    243696    244702    245329    246882    245430    246849    248451    249076    249607    250144    243669    244401    243671    244335    243682    244346 
dram[7]:    243698    244706    245334    246931    245439    246942    248503    249005    249606    250172    243670    244408    243669    244327    243687    244391 
dram[8]:    243698    244702    245326    246932    245415    245727    248457    249071    249609    250140    243671    244402    243669    244340    243689    244398 
dram[9]:    243704    244705    245336    246855    245418    245730    248492    248987    249610    250156    243669    244402    243670    244326    243677    244358 
dram[10]:    243693    244696    245328    246914    245414    247022    248454    249082    249613    250133    243669    244387    243670    244344    243684    244401 
average row accesses per activate:
dram[0]:  8.835644  8.432892  9.109054  9.016294  7.975191  7.556962  8.686363  8.437086  8.737194  8.293869  8.736018  8.308511  9.923611  9.612107  8.324022  8.171846 
dram[1]:  9.236025  8.886455  7.759857  7.773788  7.483363  7.228426 10.087071  9.393121  9.594132  9.736973  8.078512  7.804391  8.645162  8.407844  8.629344  8.110708 
dram[2]:  9.148594  8.694656  9.845454  9.336206  7.685252  7.522887  8.743707  8.342794  9.106729  8.586433  8.669623  8.336887  9.812357  9.221505  7.582038  7.069243 
dram[3]:  9.130260  9.183468  8.249524  8.202652  7.379965  7.084577  9.700507  9.321951  8.922728  8.516269  8.142260  8.176471  9.261339  8.804928  8.393882  7.867383 
dram[4]:  9.551363  9.057654  9.374459  8.911523  7.655109  7.220310  8.606593  8.550219  8.763392  8.495671  9.098131  8.653334  9.380744  8.784836  7.585492  7.283582 
dram[5]:  8.597302  8.276438  8.164815  8.287594  8.051824  7.681319 10.043590 10.043590  8.475162  8.348936  8.502183  8.520788  9.569197  9.101911  8.163568  7.759717 
dram[6]:  9.849890  9.106122  9.074074  8.891129  7.498208  7.663003  8.884354  8.844244  9.453012  9.187354  8.520788  8.285107  8.367266  8.077071  7.736207  7.441128 
dram[7]:  8.545977  8.289963  8.466411  8.260300  8.268775  7.877589  9.944162  9.994898  7.583497  7.451737  8.415612  8.397895  9.794393  9.527273  8.201097  7.856392 
dram[8]:  9.236025  8.401130  8.947262  8.839680  7.219131  7.169257  9.350835  8.945206  9.168646  8.997669  8.275933  8.174180  8.607803  8.400802  7.899648  7.404290 
dram[9]:  8.515888  8.236890  8.583657  8.387833  8.650000  8.125245  9.192489  9.235849  7.675944  7.555773  8.747807  8.362683 10.004773  9.336303  7.759717  7.598616 
dram[10]:  9.003953  9.093812  8.529981  8.464491  7.521739  7.387900  9.624079  9.260047  8.979070  8.542035  8.424892  8.162162  8.422397  8.472332  8.306238  8.259398 
average row locality = 736622/86814 = 8.485060
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2974      2973      2955      2955      2827      2827      2590      2590      2643      2643      2641      2641      2879      2879      2974      2974 
dram[1]:      2973      2973      2906      2906      2873      2872      2591      2591      2644      2644      2646      2646      2880      2880      2974      2973 
dram[2]:      3020      3020      2908      2908      2873      2873      2589      2589      2645      2644      2646      2646      2880      2880      2934      2934 
dram[3]:      3020      3019      2907      2907      2873      2872      2590      2590      2646      2646      2636      2636      2880      2880      2934      2934 
dram[4]:      3020      3020      2907      2907      2835      2835      2636      2636      2646      2645      2638      2638      2879      2879      2936      2936 
dram[5]:      2974      2973      2945      2945      2835      2834      2637      2637      2644      2644      2638      2638      2879      2879      2936      2936 
dram[6]:      2974      2974      2946      2946      2824      2824      2638      2638      2643      2643      2638      2638      2832      2832      2983      2983 
dram[7]:      2973      2972      2947      2947      2824      2823      2638      2638      2612      2612      2685      2685      2832      2832      2982      2982 
dram[8]:      2973      2973      2947      2947      2807      2807      2638      2638      2612      2612      2685      2685      2832      2832      2983      2983 
dram[9]:      3020      3019      2948      2948      2808      2808      2636      2636      2613      2613      2685      2685      2832      2832      2936      2936 
dram[10]:      3020      3020      2946      2946      2808      2808      2637      2637      2613      2613      2654      2654      2879      2879      2938      2938 
total reads: 494702
bank skew: 3020/2589 = 1.17
chip skew: 44993/44954 = 1.00
number of total write accesses:
dram[0]:      1488      1488      1472      1472      1352      1352      1232      1232      1280      1280      1264      1264      1408      1408      1496      1496 
dram[1]:      1488      1488      1424      1424      1400      1400      1232      1232      1280      1280      1264      1264      1408      1408      1496      1496 
dram[2]:      1536      1536      1424      1424      1400      1400      1232      1232      1280      1280      1264      1264      1408      1408      1456      1456 
dram[3]:      1536      1536      1424      1424      1400      1400      1232      1232      1280      1280      1256      1256      1408      1408      1456      1456 
dram[4]:      1536      1536      1424      1424      1360      1360      1280      1280      1280      1280      1256      1256      1408      1408      1456      1456 
dram[5]:      1488      1488      1464      1464      1360      1360      1280      1280      1280      1280      1256      1256      1408      1408      1456      1456 
dram[6]:      1488      1488      1464      1464      1360      1360      1280      1280      1280      1280      1256      1256      1360      1360      1504      1504 
dram[7]:      1488      1488      1464      1464      1360      1360      1280      1280      1248      1248      1304      1304      1360      1360      1504      1504 
dram[8]:      1488      1488      1464      1464      1344      1344      1280      1280      1248      1248      1304      1304      1360      1360      1504      1504 
dram[9]:      1536      1536      1464      1464      1344      1344      1280      1280      1248      1248      1304      1304      1360      1360      1456      1456 
dram[10]:      1536      1536      1464      1464      1344      1344      1280      1280      1248      1248      1272      1272      1408      1408      1456      1456 
total reads: 241920
bank skew: 1536/1232 = 1.25
chip skew: 22016/21984 = 1.00
average mf latency per bank:
dram[0]:       5678      5015      4808      4798      4484      4474      4871      4861      4918      4909      5063      4927      6315      5395      6048      5171
dram[1]:       5677      5018      4754      4744      4555      4549      4867      4862      4918      4909      5118      4921      6311      5393      6047      5171
dram[2]:       5715      5067      4750      4741      4554      4546      4872      4861      4917      4907      5117      4921      6312      5393      5993      5099
dram[3]:       5717      5069      4751      4741      4555      4548      4867      4861      4917      4904      5144      4946      6312      5393      5992      5098
dram[4]:       5714      5066      4750      4741      4526      4517      4936      4927      4916      4907      5140      4942      6314      5395      5991      5096
dram[5]:       5675      5012      4777      4768      4525      4518      4935      4925      4918      4908      5142      4941      6312      5392      5989      5096
dram[6]:       5673      5010      4776      4767      4538      4529      4934      4925      4918      4909      5140      4941      6285      5345      6026      5152
dram[7]:       5620      5012      4776      4766      4534      4530      4935      4924      4876      4865      5197      5005      6283      5345      6028      5153
dram[8]:       5617      5012      4776      4766      4516      4506      4934      4925      4874      4866      5198      5004      6284      5345      6026      5152
dram[9]:       5660      5068      4774      4765      4511      4502      4937      4928      4873      4862      5198      5005      6284      5348      5995      5100
dram[10]:       5661      5065      4777      4767      4514      4504      4933      4924      4875      4863      5162      4962      6311      5395      5993      5100
maximum mf latency per bank:
dram[0]:     242499    240999    240875    240596    240877    240395    239846    240616    239355    239136    242396    240822    243427    241951    242621    241544
dram[1]:     242488    241014    240781    240660    240479    240201    239657    239636    239426    239060    242389    240843    243313    241978    242530    241360
dram[2]:     242500    240852    240870    240607    240606    240330    239741    240666    239298    239195    242391    240905    243302    241826    242477    241000
dram[3]:     242491    241073    240740    240605    240483    240290    239932    239467    239340    238884    242503    241027    243305    241972    242512    241100
dram[4]:     242492    240918    240906    240522    240842    240542    239851    239540    239232    239114    242394    241070    243240    241868    242482    241023
dram[5]:     242507    240751    240718    240623    240448    240272    239986    239650    239338    238983    242505    241010    243268    242085    242511    241267
dram[6]:     242496    240762    240854    240411    240853    240423    239870    239660    239325    239120    242386    241064    243212    241934    242487    241239
dram[7]:     242514    240670    240591    240533    240555    240359    240014    239654    239312    239021    242446    241033    243322    241941    242682    241466
dram[8]:     242492    240824    240729    240343    240616    240218    239897    239654    239303    239560    242430    241073    243245    242066    242494    241209
dram[9]:     242502    240824    240809    240519    240600    240004    239982    239663    239234    239062    242406    241042    243247    242053    242534    241400
dram[10]:     242494    240802    240753    240609    240426    240180    239889    239650    239439    240321    242392    241091    243378    242063    242487    241185
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2018956 n_nop=1735610 n_act=7783 n_pre=7767 n_req=66949 n_rd=179860 n_write=87936 bw_util=0.2653
n_activity=901909 dram_eff=0.5938
bk0: 11896a 1894916i bk1: 11892a 1898479i bk2: 11820a 1896420i bk3: 11820a 1899757i bk4: 11308a 1906481i bk5: 11308a 1906141i bk6: 10360a 1911212i bk7: 10360a 1914313i bk8: 10572a 1910331i bk9: 10572a 1910257i bk10: 10564a 1908955i bk11: 10564a 1914911i bk12: 11516a 1897895i bk13: 11516a 1901007i bk14: 11896a 1890857i bk15: 11896a 1892729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.93657
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2018956 n_nop=1735308 n_act=7920 n_pre=7904 n_req=66956 n_rd=179888 n_write=87936 bw_util=0.2653
n_activity=904156 dram_eff=0.5924
bk0: 11892a 1895174i bk1: 11892a 1899879i bk2: 11624a 1897151i bk3: 11624a 1899554i bk4: 11492a 1901357i bk5: 11488a 1902968i bk6: 10364a 1912132i bk7: 10364a 1915164i bk8: 10576a 1908656i bk9: 10576a 1913047i bk10: 10584a 1910603i bk11: 10584a 1915847i bk12: 11520a 1897468i bk13: 11520a 1902165i bk14: 11896a 1890364i bk15: 11892a 1892598i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.94055
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2018956 n_nop=1735306 n_act=7855 n_pre=7839 n_req=66989 n_rd=179956 n_write=88000 bw_util=0.2654
n_activity=901907 dram_eff=0.5942
bk0: 12080a 1890020i bk1: 12080a 1895651i bk2: 11632a 1896770i bk3: 11632a 1903605i bk4: 11492a 1902892i bk5: 11492a 1903683i bk6: 10356a 1910554i bk7: 10356a 1914662i bk8: 10580a 1908577i bk9: 10576a 1911145i bk10: 10584a 1908958i bk11: 10584a 1913590i bk12: 11520a 1898817i bk13: 11520a 1901713i bk14: 11736a 1891139i bk15: 11736a 1892801i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92619
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2018956 n_nop=1735316 n_act=7920 n_pre=7904 n_req=66954 n_rd=179880 n_write=87936 bw_util=0.2653
n_activity=901437 dram_eff=0.5942
bk0: 12080a 1890923i bk1: 12076a 1896865i bk2: 11628a 1896658i bk3: 11628a 1899988i bk4: 11492a 1900459i bk5: 11488a 1902654i bk6: 10360a 1911754i bk7: 10360a 1914414i bk8: 10584a 1907637i bk9: 10584a 1910384i bk10: 10544a 1911469i bk11: 10544a 1913893i bk12: 11520a 1896082i bk13: 11520a 1899334i bk14: 11736a 1891735i bk15: 11736a 1892968i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.94404
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7ff579c576a0 :  mf: uid=10283748, sid11:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (4641710), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2018956 n_nop=1735231 n_act=7885 n_pre=7869 n_req=66993 n_rd=179971 n_write=88000 bw_util=0.2655
n_activity=901163 dram_eff=0.5947
bk0: 12080a 1893076i bk1: 12080a 1897176i bk2: 11628a 1898728i bk3: 11628a 1903017i bk4: 11340a 1903319i bk5: 11339a 1904005i bk6: 10544a 1907989i bk7: 10544a 1911907i bk8: 10584a 1909545i bk9: 10580a 1910086i bk10: 10552a 1910704i bk11: 10552a 1915015i bk12: 11516a 1896046i bk13: 11516a 1899624i bk14: 11744a 1892476i bk15: 11744a 1892960i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92845
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2018956 n_nop=1735444 n_act=7848 n_pre=7832 n_req=66958 n_rd=179896 n_write=87936 bw_util=0.2653
n_activity=905199 dram_eff=0.5918
bk0: 11896a 1892619i bk1: 11892a 1898407i bk2: 11780a 1896278i bk3: 11780a 1896891i bk4: 11340a 1903077i bk5: 11336a 1905020i bk6: 10548a 1908168i bk7: 10548a 1912734i bk8: 10576a 1908219i bk9: 10576a 1910459i bk10: 10552a 1912645i bk11: 10552a 1916611i bk12: 11516a 1897319i bk13: 11516a 1900596i bk14: 11744a 1894651i bk15: 11744a 1895859i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.94063
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2018956 n_nop=1735442 n_act=7885 n_pre=7869 n_req=66940 n_rd=179824 n_write=87936 bw_util=0.2652
n_activity=900978 dram_eff=0.5944
bk0: 11896a 1892743i bk1: 11896a 1897873i bk2: 11784a 1895971i bk3: 11784a 1900233i bk4: 11296a 1902510i bk5: 11296a 1906255i bk6: 10552a 1908424i bk7: 10552a 1912641i bk8: 10572a 1910595i bk9: 10572a 1911265i bk10: 10552a 1910739i bk11: 10552a 1915363i bk12: 11328a 1899738i bk13: 11328a 1903388i bk14: 11932a 1891337i bk15: 11932a 1892189i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9316
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2018956 n_nop=1735172 n_act=7900 n_pre=7884 n_req=67000 n_rd=179936 n_write=88064 bw_util=0.2655
n_activity=901782 dram_eff=0.5944
bk0: 11892a 1892860i bk1: 11888a 1898547i bk2: 11788a 1895759i bk3: 11788a 1897969i bk4: 11296a 1904592i bk5: 11292a 1905406i bk6: 10552a 1908434i bk7: 10552a 1912637i bk8: 10448a 1908499i bk9: 10448a 1912113i bk10: 10740a 1907603i bk11: 10740a 1912255i bk12: 11328a 1900943i bk13: 11328a 1904877i bk14: 11928a 1891823i bk15: 11928a 1893626i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.93762
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7ff579a95180 :  mf: uid=10283747, sid11:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (4641708), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2018956 n_nop=1735226 n_act=7997 n_pre=7981 n_req=66938 n_rd=179816 n_write=87936 bw_util=0.2652
n_activity=902511 dram_eff=0.5933
bk0: 11892a 1893766i bk1: 11892a 1900037i bk2: 11788a 1896588i bk3: 11788a 1899542i bk4: 11228a 1905129i bk5: 11228a 1906880i bk6: 10552a 1907620i bk7: 10552a 1909757i bk8: 10448a 1909697i bk9: 10448a 1913865i bk10: 10740a 1908187i bk11: 10740a 1911560i bk12: 11328a 1900290i bk13: 11328a 1904275i bk14: 11932a 1890445i bk15: 11932a 1892263i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92238
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2018956 n_nop=1735360 n_act=7928 n_pre=7912 n_req=66939 n_rd=179820 n_write=87936 bw_util=0.2652
n_activity=901321 dram_eff=0.5941
bk0: 12080a 1890495i bk1: 12076a 1894984i bk2: 11792a 1896684i bk3: 11792a 1898638i bk4: 11232a 1906959i bk5: 11232a 1907747i bk6: 10544a 1907263i bk7: 10544a 1911965i bk8: 10452a 1908288i bk9: 10452a 1912837i bk10: 10740a 1907153i bk11: 10740a 1911414i bk12: 11328a 1899207i bk13: 11328a 1901945i bk14: 11744a 1891389i bk15: 11744a 1895300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.93134
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7ff588881a40 :  mf: uid=10283746, sid11:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (4641705), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2018956 n_nop=1735160 n_act=7894 n_pre=7878 n_req=67006 n_rd=179960 n_write=88064 bw_util=0.2655
n_activity=901552 dram_eff=0.5946
bk0: 12080a 1891575i bk1: 12080a 1895962i bk2: 11784a 1895831i bk3: 11784a 1897603i bk4: 11232a 1905597i bk5: 11232a 1907148i bk6: 10548a 1909072i bk7: 10548a 1911177i bk8: 10452a 1910611i bk9: 10452a 1913950i bk10: 10616a 1909900i bk11: 10616a 1912598i bk12: 11516a 1896634i bk13: 11516a 1899988i bk14: 11752a 1895503i bk15: 11752a 1895702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.94102

========= L2 cache stats =========
L2_cache_bank[0]: Access = 33864, Miss = 22483, Miss_rate = 0.664, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[1]: Access = 33820, Miss = 22482, Miss_rate = 0.665, Pending_hits = 94, Reservation_fails = 0
L2_cache_bank[2]: Access = 33836, Miss = 22487, Miss_rate = 0.665, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[3]: Access = 33824, Miss = 22485, Miss_rate = 0.665, Pending_hits = 85, Reservation_fails = 0
L2_cache_bank[4]: Access = 33840, Miss = 22495, Miss_rate = 0.665, Pending_hits = 77, Reservation_fails = 0
L2_cache_bank[5]: Access = 33832, Miss = 22494, Miss_rate = 0.665, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[6]: Access = 33800, Miss = 22486, Miss_rate = 0.665, Pending_hits = 55, Reservation_fails = 1
L2_cache_bank[7]: Access = 33800, Miss = 22484, Miss_rate = 0.665, Pending_hits = 78, Reservation_fails = 1
L2_cache_bank[8]: Access = 33860, Miss = 22497, Miss_rate = 0.664, Pending_hits = 87, Reservation_fails = 0
L2_cache_bank[9]: Access = 33868, Miss = 22496, Miss_rate = 0.664, Pending_hits = 118, Reservation_fails = 0
L2_cache_bank[10]: Access = 33852, Miss = 22488, Miss_rate = 0.664, Pending_hits = 92, Reservation_fails = 0
L2_cache_bank[11]: Access = 33836, Miss = 22486, Miss_rate = 0.665, Pending_hits = 118, Reservation_fails = 0
L2_cache_bank[12]: Access = 33820, Miss = 22478, Miss_rate = 0.665, Pending_hits = 75, Reservation_fails = 0
L2_cache_bank[13]: Access = 33836, Miss = 22478, Miss_rate = 0.664, Pending_hits = 93, Reservation_fails = 0
L2_cache_bank[14]: Access = 33884, Miss = 22493, Miss_rate = 0.664, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[15]: Access = 33884, Miss = 22491, Miss_rate = 0.664, Pending_hits = 110, Reservation_fails = 1
L2_cache_bank[16]: Access = 33844, Miss = 22477, Miss_rate = 0.664, Pending_hits = 88, Reservation_fails = 0
L2_cache_bank[17]: Access = 33828, Miss = 22477, Miss_rate = 0.664, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[18]: Access = 33828, Miss = 22478, Miss_rate = 0.664, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[19]: Access = 33844, Miss = 22477, Miss_rate = 0.664, Pending_hits = 75, Reservation_fails = 0
L2_cache_bank[20]: Access = 33884, Miss = 22495, Miss_rate = 0.664, Pending_hits = 85, Reservation_fails = 0
L2_cache_bank[21]: Access = 33884, Miss = 22495, Miss_rate = 0.664, Pending_hits = 122, Reservation_fails = 0
L2_total_cache_accesses = 744568
L2_total_cache_misses = 494702
L2_total_cache_miss_rate = 0.6644
L2_total_cache_pending_hits = 1983
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 247791
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1589
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 252764
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 241920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 502144
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 241920
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.083

icnt_total_pkts_mem_to_simt=2392224
icnt_total_pkts_simt_to_mem=1712248
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.53217
	minimum = 6
	maximum = 38
Network latency average = 8.40772
	minimum = 6
	maximum = 38
Slowest packet = 1396885
Flit latency average = 6.88114
	minimum = 6
	maximum = 34
Slowest flit = 3905856
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236469
	minimum = 0.0187125 (at node 0)
	maximum = 0.0280687 (at node 11)
Accepted packet rate average = 0.0236469
	minimum = 0.0187125 (at node 0)
	maximum = 0.0280687 (at node 11)
Injected flit rate average = 0.0651744
	minimum = 0.0431201 (at node 0)
	maximum = 0.0863928 (at node 42)
Accepted flit rate average= 0.0651744
	minimum = 0.060002 (at node 0)
	maximum = 0.0900031 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.86713 (16 samples)
	minimum = 6 (16 samples)
	maximum = 128.875 (16 samples)
Network latency average = 9.3528 (16 samples)
	minimum = 6 (16 samples)
	maximum = 125.75 (16 samples)
Flit latency average = 8.24712 (16 samples)
	minimum = 6 (16 samples)
	maximum = 122.125 (16 samples)
Fragmentation average = 0.100675 (16 samples)
	minimum = 0 (16 samples)
	maximum = 77.1875 (16 samples)
Injected packet rate average = 0.0224646 (16 samples)
	minimum = 0.017777 (16 samples)
	maximum = 0.026665 (16 samples)
Accepted packet rate average = 0.0224646 (16 samples)
	minimum = 0.017777 (16 samples)
	maximum = 0.026665 (16 samples)
Injected flit rate average = 0.061916 (16 samples)
	minimum = 0.040963 (16 samples)
	maximum = 0.0820819 (16 samples)
Accepted flit rate average = 0.061916 (16 samples)
	minimum = 0.0570043 (16 samples)
	maximum = 0.0855037 (16 samples)
Injected packet size average = 2.75616 (16 samples)
Accepted packet size average = 2.75616 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 0 min, 21 sec (3621 sec)
gpgpu_simulation_rate = 127473 (inst/sec)
gpgpu_simulation_rate = 1281 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 17: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 17 
gpu_sim_cycle = 38958
gpu_sim_insn = 28848876
gpu_ipc =     740.5123
gpu_tot_sim_cycle = 4902819
gpu_tot_sim_insn = 490430892
gpu_tot_ipc =     100.0304
gpu_tot_issued_cta = 1088
max_total_param_size = 0
gpu_stall_dramfull = 142673
gpu_stall_icnt2sh    = 12595
partiton_reqs_in_parallel = 857076
partiton_reqs_in_parallel_total    = 23778169
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.0247
partiton_reqs_in_parallel_util = 857076
partiton_reqs_in_parallel_util_total    = 23778169
gpu_sim_cycle_parition_util = 38958
gpu_tot_sim_cycle_parition_util    = 1086818
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8829
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 744568
L2_BW  =     113.1433 GB/Sec
L2_BW_total  =      15.2934 GB/Sec
gpu_total_sim_rate=131131

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9846876
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 30464
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0536
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 28832
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9842644
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30464
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9846876
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
82078, 78899, 79018, 81900, 82099, 78903, 79025, 81883, 19350, 18574, 18628, 12046, 
gpgpu_n_tot_thrd_icount = 566430208
gpgpu_n_tot_w_icount = 17700944
gpgpu_n_stall_shd_mem = 291782
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 533528
gpgpu_n_mem_write_global = 257040
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 13025536
gpgpu_n_store_insn = 8096760
gpgpu_n_shmem_insn = 53639896
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 974848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 526
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 289812
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:514599	W0_Idle:12707603	W0_Scoreboard:32775298	W1:1028160	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:6939060	W32:9733724
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4268224 {8:533528,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 34957440 {136:257040,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 60221888 {40:128520,136:405008,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2056320 {8:257040,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1904 
maxdqlatency = 0 
maxmflatency = 243427 
averagemflatency = 4786 
max_icnt2mem_latency = 242208 
max_icnt2sh_latency = 4902818 
mrq_lat_table:334507 	54443 	37248 	80794 	99906 	80881 	52572 	27418 	10307 	4637 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	526631 	247961 	372 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	27 	740700 	34509 	204 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	449074 	82996 	1486 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	45360 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1289 	31 	0 	0 	0 	0 	0 	0 	0 	0 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    243698    244705    245324    246865    245421    246863    248521    248600    249615    250165    243671    244404    243669    244330    243680    244335 
dram[1]:    243696    244697    245329    246919    245408    246926    248468    248555    249606    250131    243669    244389    243671    244337    243683    244385 
dram[2]:    243699    244709    245325    246867    245400    246875    248546    249069    249631    250161    243669    244391    243670    244332    243683    244340 
dram[3]:    243698    244702    245331    246917    245430    246938    248497    249009    249627    250145    243669    244392    243670    244332    243685    244387 
dram[4]:    243697    244707    245327    246868    245407    246872    248453    249063    249644    250159    243669    244397    243670    244339    243456    243813 
dram[5]:    243700    244700    245332    246923    245415    246928    248500    248998    249608    250149    243671    244395    243669    244325    242792    243165 
dram[6]:    243696    244702    245329    246882    245430    246849    248451    249076    249607    250144    243669    244401    243671    244335    243682    244346 
dram[7]:    243698    244706    245334    246931    245439    246942    248503    249005    249606    250172    243670    244408    243669    244327    243687    244391 
dram[8]:    243698    244702    245326    246932    245415    245727    248457    249071    249609    250140    243671    244402    243669    244340    243689    244398 
dram[9]:    243704    244705    245336    246855    245418    245730    248492    248987    249610    250156    243669    244402    243670    244326    243677    244358 
dram[10]:    243693    244696    245328    246914    245414    247022    248454    249082    249613    250133    243669    244387    243670    244344    243684    244401 
average row accesses per activate:
dram[0]:  9.176016  8.767098  9.398000  9.304951  8.278504  7.852837  9.028825  8.775862  9.063044  8.613636  9.034859  8.603734 10.304054  9.989083  8.603978  8.481283 
dram[1]:  9.581819  9.227627  8.006968  8.049037  7.781787  7.521595 10.443590  9.744020  9.881516 10.024038  8.372984  8.095516  8.972549  8.732824  8.910112  8.389771 
dram[2]:  9.498039  9.037313 10.127753  9.619246  7.987654  7.822107  9.087053  8.680171  9.436651  8.910256  8.969763  8.634095 10.191537  9.593291  7.852101  7.357481 
dram[3]:  9.479452  9.533464  8.528757  8.481550  7.676271  7.374593 10.054321  9.672209  9.169230  8.764706  8.438775  8.473361  9.633684  9.170341  8.700186  8.139373 
dram[4]:  9.905931  9.405826  9.657563  9.194000  7.955277  7.511824  8.952789  8.895522  9.049891  8.781053  9.402273  8.954545  9.754797  9.150000  7.881956  7.575365 
dram[5]:  8.934087  8.607985  8.445848  8.569597  8.359022  7.982047 10.406484 10.406484  8.723849  8.597939  8.802128  8.820895  9.945652  9.472050  8.467391  8.030928 
dram[6]: 10.202150  9.450199  9.397591  9.176471  7.796134  7.964093  9.234513  9.193832  9.740654  9.432127  8.820895  8.582988  8.687379  8.393996  8.038720  7.739060 
dram[7]:  8.882023  8.621819  8.749533  8.541971  8.580271  8.182657 10.306172 10.357320  7.828244  7.696060  8.720164  8.702259 10.168181  9.898231  8.509804  8.132879 
dram[8]:  9.581819  8.734807  9.269307  9.124756  7.510239  7.459322  9.706977  9.296214  9.451612  9.238739  8.578947  8.476000  8.930140  8.721248  8.204468  7.701613 
dram[9]:  8.855576  8.571681  8.867424  8.670370  8.965377  8.432950  9.546910  9.590805  7.918919  7.798479  9.055555  8.666667 10.380510  9.704989  8.030928  7.895270 
dram[10]:  9.351352  9.442495  8.846881  8.747663  7.818828  7.682374  9.983253  9.615208  9.259594  8.783726  8.725942  8.460446  8.747610  8.798077  8.579817  8.564102 
average row locality = 783246/89036 = 8.796959
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3163      3162      3139      3139      3000      3000      2763      2763      2809      2809      2803      2803      3071      3071      3166      3166 
dram[1]:      3162      3162      3087      3087      3049      3048      2764      2764      2810      2810      2809      2809      3072      3072      3166      3165 
dram[2]:      3212      3212      3089      3089      3049      3049      2762      2762      2811      2810      2809      2809      3072      3072      3123      3123 
dram[3]:      3212      3211      3088      3088      3049      3048      2763      2763      2812      2812      2799      2799      3072      3072      3123      3123 
dram[4]:      3212      3212      3088      3088      3009      3009      2812      2812      2812      2811      2801      2801      3071      3071      3125      3125 
dram[5]:      3163      3162      3128      3128      3009      3008      2813      2813      2810      2810      2801      2801      3071      3071      3125      3125 
dram[6]:      3163      3163      3129      3129      2998      2998      2814      2814      2809      2809      2801      2801      3021      3021      3175      3175 
dram[7]:      3162      3161      3130      3130      2998      2997      2814      2814      2776      2776      2851      2851      3021      3021      3174      3174 
dram[8]:      3162      3162      3130      3130      2980      2980      2814      2814      2776      2776      2851      2851      3021      3021      3175      3175 
dram[9]:      3212      3211      3131      3131      2981      2981      2812      2812      2776      2776      2851      2851      3021      3021      3125      3125 
dram[10]:      3212      3212      3129      3129      2981      2981      2813      2813      2776      2776      2818      2818      3071      3071      3127      3127 
total reads: 526206
bank skew: 3212/2762 = 1.16
chip skew: 47859/47817 = 1.00
number of total write accesses:
dram[0]:      1581      1581      1560      1560      1429      1429      1309      1309      1360      1360      1344      1344      1504      1504      1592      1592 
dram[1]:      1581      1581      1509      1509      1480      1480      1309      1309      1360      1360      1344      1344      1504      1504      1592      1592 
dram[2]:      1632      1632      1509      1509      1480      1480      1309      1309      1360      1360      1344      1344      1504      1504      1549      1549 
dram[3]:      1632      1632      1509      1509      1480      1480      1309      1309      1360      1360      1336      1336      1504      1504      1549      1549 
dram[4]:      1632      1632      1509      1509      1438      1438      1360      1360      1360      1360      1336      1336      1504      1504      1549      1549 
dram[5]:      1581      1581      1551      1551      1438      1438      1360      1360      1360      1360      1336      1336      1504      1504      1549      1549 
dram[6]:      1581      1581      1551      1551      1438      1438      1360      1360      1360      1360      1336      1336      1453      1453      1600      1600 
dram[7]:      1581      1581      1551      1551      1438      1438      1360      1360      1326      1326      1387      1387      1453      1453      1600      1600 
dram[8]:      1581      1581      1551      1551      1421      1421      1360      1360      1326      1326      1387      1387      1453      1453      1600      1600 
dram[9]:      1632      1632      1551      1551      1421      1421      1360      1360      1326      1326      1387      1387      1453      1453      1549      1549 
dram[10]:      1632      1632      1551      1551      1421      1421      1360      1360      1326      1326      1353      1353      1504      1504      1549      1549 
total reads: 257040
bank skew: 1632/1309 = 1.25
chip skew: 23392/23358 = 1.00
average mf latency per bank:
dram[0]:       5354      4730      4542      4533      4243      4234      4586      4576      4641      4632      4780      4652      5931      5069      5696      4871
dram[1]:       5353      4733      4492      4482      4310      4304      4582      4577      4642      4632      4832      4646      5927      5067      5695      4871
dram[2]:       5388      4779      4488      4479      4310      4301      4586      4576      4640      4631      4831      4646      5929      5067      5645      4804
dram[3]:       5390      4781      4490      4479      4311      4304      4582      4576      4640      4627      4854      4668      5929      5067      5644      4803
dram[4]:       5388      4778      4489      4480      4283      4274      4647      4638      4640      4631      4851      4664      5930      5069      5643      4802
dram[5]:       5350      4726      4514      4506      4282      4275      4646      4636      4642      4631      4852      4664      5929      5067      5641      4802
dram[6]:       5349      4726      4514      4505      4293      4284      4645      4636      4641      4633      4851      4664      5903      5022      5676      4855
dram[7]:       5299      4727      4514      4504      4290      4285      4646      4636      4601      4591      4904      4723      5901      5021      5678      4855
dram[8]:       5297      4727      4514      4504      4272      4263      4645      4636      4600      4591      4905      4723      5901      5022      5675      4854
dram[9]:       5337      4780      4512      4503      4267      4259      4648      4639      4600      4589      4905      4723      5902      5025      5646      4805
dram[10]:       5338      4777      4514      4505      4271      4261      4644      4636      4602      4590      4871      4683      5928      5069      5645      4806
maximum mf latency per bank:
dram[0]:     242499    240999    240875    240596    240877    240395    239846    240616    239355    239136    242396    240822    243427    241951    242621    241544
dram[1]:     242488    241014    240781    240660    240479    240201    239657    239636    239426    239060    242389    240843    243313    241978    242530    241360
dram[2]:     242500    240852    240870    240607    240606    240330    239741    240666    239298    239195    242391    240905    243302    241826    242477    241000
dram[3]:     242491    241073    240740    240605    240483    240290    239932    239467    239340    238884    242503    241027    243305    241972    242512    241100
dram[4]:     242492    240918    240906    240522    240842    240542    239851    239540    239232    239114    242394    241070    243240    241868    242482    241023
dram[5]:     242507    240751    240718    240623    240448    240272    239986    239650    239338    238983    242505    241010    243268    242085    242511    241267
dram[6]:     242496    240762    240854    240411    240853    240423    239870    239660    239325    239120    242386    241064    243212    241934    242487    241239
dram[7]:     242514    240670    240591    240533    240555    240359    240014    239654    239312    239021    242446    241033    243322    241941    242682    241466
dram[8]:     242492    240824    240729    240343    240616    240218    239897    239654    239303    239560    242430    241073    243245    242066    242494    241209
dram[9]:     242502    240824    240809    240519    240600    240004    239982    239663    239234    239062    242406    241042    243247    242053    242534    241400
dram[10]:     242494    240802    240753    240609    240426    240180    239889    239650    239439    240321    242392    241091    243378    242063    242487    241185
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2091294 n_nop=1790612 n_act=7979 n_pre=7963 n_req=71185 n_rd=191308 n_write=93432 bw_util=0.2723
n_activity=957328 dram_eff=0.5949
bk0: 12652a 1960498i bk1: 12648a 1964462i bk2: 12556a 1962438i bk3: 12556a 1966307i bk4: 12000a 1973300i bk5: 12000a 1972803i bk6: 11052a 1977642i bk7: 11052a 1981339i bk8: 11236a 1976440i bk9: 11236a 1976882i bk10: 11212a 1975987i bk11: 11212a 1982095i bk12: 12284a 1963396i bk13: 12284a 1966821i bk14: 12664a 1956114i bk15: 12664a 1958438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.94884
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7ff594f26ea0 :  mf: uid=10926392, sid19:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (4902818), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2091294 n_nop=1790280 n_act=8128 n_pre=8112 n_req=71194 n_rd=191342 n_write=93432 bw_util=0.2723
n_activity=959690 dram_eff=0.5935
bk0: 12648a 1960844i bk1: 12648a 1966123i bk2: 12348a 1962841i bk3: 12346a 1966058i bk4: 12196a 1968028i bk5: 12192a 1969243i bk6: 11056a 1978641i bk7: 11056a 1981845i bk8: 11240a 1975006i bk9: 11240a 1979822i bk10: 11236a 1977457i bk11: 11236a 1982891i bk12: 12288a 1962818i bk13: 12288a 1967969i bk14: 12664a 1955547i bk15: 12660a 1957925i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.94969
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2091294 n_nop=1790300 n_act=8051 n_pre=8035 n_req=71227 n_rd=191412 n_write=93496 bw_util=0.2725
n_activity=957292 dram_eff=0.5952
bk0: 12848a 1955384i bk1: 12848a 1961622i bk2: 12356a 1963080i bk3: 12356a 1970038i bk4: 12196a 1969296i bk5: 12196a 1970127i bk6: 11048a 1976906i bk7: 11048a 1981348i bk8: 11244a 1975061i bk9: 11240a 1977751i bk10: 11236a 1975410i bk11: 11236a 1980610i bk12: 12288a 1964190i bk13: 12288a 1967481i bk14: 12492a 1956339i bk15: 12492a 1958110i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.93388
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2091294 n_nop=1790294 n_act=8124 n_pre=8108 n_req=71192 n_rd=191336 n_write=93432 bw_util=0.2723
n_activity=956778 dram_eff=0.5953
bk0: 12848a 1956394i bk1: 12844a 1962656i bk2: 12352a 1962638i bk3: 12352a 1966113i bk4: 12196a 1966888i bk5: 12192a 1969458i bk6: 11052a 1978193i bk7: 11052a 1980687i bk8: 11248a 1973519i bk9: 11248a 1976894i bk10: 11196a 1978080i bk11: 11196a 1981314i bk12: 12288a 1961518i bk13: 12288a 1965138i bk14: 12492a 1956739i bk15: 12492a 1958817i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95513
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2091294 n_nop=1790204 n_act=8083 n_pre=8067 n_req=71235 n_rd=191436 n_write=93504 bw_util=0.2725
n_activity=956786 dram_eff=0.5956
bk0: 12848a 1958632i bk1: 12848a 1962959i bk2: 12352a 1964860i bk3: 12352a 1969070i bk4: 12036a 1969864i bk5: 12036a 1970666i bk6: 11248a 1974466i bk7: 11248a 1978598i bk8: 11248a 1975921i bk9: 11244a 1976440i bk10: 11204a 1977435i bk11: 11204a 1982146i bk12: 12284a 1961155i bk13: 12284a 1965595i bk14: 12500a 1957807i bk15: 12500a 1958551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9349
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc03eec80, atomic=0 1 entries : 0x7ff57a2c54e0 :  mf: uid=10926391, sid19:w10, part=5, addr=0xc03eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (4902814), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2091294 n_nop=1790422 n_act=8052 n_pre=8036 n_req=71196 n_rd=191352 n_write=93432 bw_util=0.2724
n_activity=960949 dram_eff=0.5927
bk0: 12652a 1958565i bk1: 12648a 1964440i bk2: 12512a 1962293i bk3: 12512a 1963045i bk4: 12036a 1970017i bk5: 12032a 1971751i bk6: 11252a 1974588i bk7: 11252a 1979327i bk8: 11240a 1974265i bk9: 11240a 1976994i bk10: 11204a 1979339i bk11: 11204a 1983566i bk12: 12284a 1962707i bk13: 12284a 1966445i bk14: 12500a 1960491i bk15: 12500a 1961629i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.94809
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2091294 n_nop=1790424 n_act=8087 n_pre=8071 n_req=71178 n_rd=191280 n_write=93432 bw_util=0.2723
n_activity=956385 dram_eff=0.5954
bk0: 12652a 1958254i bk1: 12652a 1963583i bk2: 12516a 1961734i bk3: 12516a 1966472i bk4: 11992a 1969302i bk5: 11992a 1972917i bk6: 11256a 1974993i bk7: 11256a 1979534i bk8: 11236a 1977123i bk9: 11236a 1977534i bk10: 11204a 1977399i bk11: 11204a 1981975i bk12: 12084a 1965020i bk13: 12084a 1969686i bk14: 12700a 1956752i bk15: 12700a 1957633i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.94133
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03eee80, atomic=0 1 entries : 0x7ff597e85b10 :  mf: uid=10926390, sid19:w11, part=7, addr=0xc03eee80, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (4902818), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2091294 n_nop=1790134 n_act=8104 n_pre=8088 n_req=71242 n_rd=191400 n_write=93568 bw_util=0.2725
n_activity=957636 dram_eff=0.5951
bk0: 12648a 1958062i bk1: 12644a 1964553i bk2: 12520a 1961791i bk3: 12520a 1963981i bk4: 11992a 1971604i bk5: 11988a 1972174i bk6: 11256a 1975155i bk7: 11256a 1979064i bk8: 11104a 1975018i bk9: 11104a 1978412i bk10: 11404a 1974375i bk11: 11404a 1979268i bk12: 12084a 1966275i bk13: 12084a 1971009i bk14: 12696a 1957263i bk15: 12696a 1959441i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.94817
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2091294 n_nop=1790208 n_act=8199 n_pre=8183 n_req=71176 n_rd=191272 n_write=93432 bw_util=0.2723
n_activity=958012 dram_eff=0.5944
bk0: 12648a 1959233i bk1: 12648a 1966029i bk2: 12520a 1962563i bk3: 12520a 1965697i bk4: 11920a 1971610i bk5: 11920a 1973413i bk6: 11256a 1973915i bk7: 11256a 1976564i bk8: 11104a 1976067i bk9: 11104a 1980484i bk10: 11404a 1974723i bk11: 11404a 1978229i bk12: 12084a 1965439i bk13: 12084a 1970004i bk14: 12700a 1956101i bk15: 12700a 1957880i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.93526
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2091294 n_nop=1790346 n_act=8132 n_pre=8116 n_req=71175 n_rd=191268 n_write=93432 bw_util=0.2723
n_activity=956974 dram_eff=0.595
bk0: 12848a 1956280i bk1: 12844a 1960871i bk2: 12524a 1962906i bk3: 12524a 1964856i bk4: 11924a 1973741i bk5: 11924a 1974851i bk6: 11248a 1973777i bk7: 11248a 1978562i bk8: 11104a 1974848i bk9: 11104a 1979908i bk10: 11404a 1973735i bk11: 11404a 1978312i bk12: 12084a 1964567i bk13: 12084a 1967343i bk14: 12500a 1956579i bk15: 12500a 1960842i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9395
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2091294 n_nop=1790130 n_act=8098 n_pre=8082 n_req=71246 n_rd=191416 n_write=93568 bw_util=0.2725
n_activity=956938 dram_eff=0.5956
bk0: 12848a 1956987i bk1: 12848a 1961676i bk2: 12516a 1961655i bk3: 12516a 1963814i bk4: 11924a 1972411i bk5: 11924a 1973809i bk6: 11252a 1975513i bk7: 11252a 1977667i bk8: 11104a 1977087i bk9: 11104a 1980971i bk10: 11272a 1976356i bk11: 11272a 1979000i bk12: 12284a 1961996i bk13: 12284a 1965409i bk14: 12508a 1960823i bk15: 12508a 1961303i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95064

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35977, Miss = 23914, Miss_rate = 0.665, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[1]: Access = 35932, Miss = 23913, Miss_rate = 0.666, Pending_hits = 97, Reservation_fails = 0
L2_cache_bank[2]: Access = 35949, Miss = 23919, Miss_rate = 0.665, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[3]: Access = 35938, Miss = 23917, Miss_rate = 0.666, Pending_hits = 89, Reservation_fails = 0
L2_cache_bank[4]: Access = 35955, Miss = 23927, Miss_rate = 0.665, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[5]: Access = 35947, Miss = 23926, Miss_rate = 0.666, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[6]: Access = 35913, Miss = 23918, Miss_rate = 0.666, Pending_hits = 57, Reservation_fails = 1
L2_cache_bank[7]: Access = 35912, Miss = 23916, Miss_rate = 0.666, Pending_hits = 82, Reservation_fails = 1
L2_cache_bank[8]: Access = 35974, Miss = 23930, Miss_rate = 0.665, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[9]: Access = 35983, Miss = 23929, Miss_rate = 0.665, Pending_hits = 122, Reservation_fails = 0
L2_cache_bank[10]: Access = 35966, Miss = 23920, Miss_rate = 0.665, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[11]: Access = 35949, Miss = 23918, Miss_rate = 0.665, Pending_hits = 121, Reservation_fails = 0
L2_cache_bank[12]: Access = 35932, Miss = 23910, Miss_rate = 0.665, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[13]: Access = 35949, Miss = 23910, Miss_rate = 0.665, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[14]: Access = 36000, Miss = 23926, Miss_rate = 0.665, Pending_hits = 93, Reservation_fails = 0
L2_cache_bank[15]: Access = 36000, Miss = 23924, Miss_rate = 0.665, Pending_hits = 114, Reservation_fails = 1
L2_cache_bank[16]: Access = 35958, Miss = 23909, Miss_rate = 0.665, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[17]: Access = 35941, Miss = 23909, Miss_rate = 0.665, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[18]: Access = 35940, Miss = 23909, Miss_rate = 0.665, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[19]: Access = 35957, Miss = 23908, Miss_rate = 0.665, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[20]: Access = 36000, Miss = 23927, Miss_rate = 0.665, Pending_hits = 88, Reservation_fails = 0
L2_cache_bank[21]: Access = 36000, Miss = 23927, Miss_rate = 0.665, Pending_hits = 126, Reservation_fails = 0
L2_total_cache_accesses = 791072
L2_total_cache_misses = 526206
L2_total_cache_miss_rate = 0.6652
L2_total_cache_pending_hits = 2059
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 262715
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1665
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 269148
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 257040
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 533528
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 257040
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.085

icnt_total_pkts_mem_to_simt=2541584
icnt_total_pkts_simt_to_mem=1819232
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.57463
	minimum = 6
	maximum = 38
Network latency average = 8.44747
	minimum = 6
	maximum = 38
Slowest packet = 1511545
Flit latency average = 6.92204
	minimum = 6
	maximum = 34
Slowest flit = 4166642
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238745
	minimum = 0.0188926 (at node 0)
	maximum = 0.0283389 (at node 19)
Accepted packet rate average = 0.0238745
	minimum = 0.0188926 (at node 0)
	maximum = 0.0283389 (at node 19)
Injected flit rate average = 0.0658018
	minimum = 0.0435352 (at node 0)
	maximum = 0.0872244 (at node 42)
Accepted flit rate average= 0.0658018
	minimum = 0.0605796 (at node 0)
	maximum = 0.0908694 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.7911 (17 samples)
	minimum = 6 (17 samples)
	maximum = 123.529 (17 samples)
Network latency average = 9.29954 (17 samples)
	minimum = 6 (17 samples)
	maximum = 120.588 (17 samples)
Flit latency average = 8.16917 (17 samples)
	minimum = 6 (17 samples)
	maximum = 116.941 (17 samples)
Fragmentation average = 0.094753 (17 samples)
	minimum = 0 (17 samples)
	maximum = 72.6471 (17 samples)
Injected packet rate average = 0.0225475 (17 samples)
	minimum = 0.0178427 (17 samples)
	maximum = 0.0267635 (17 samples)
Accepted packet rate average = 0.0225475 (17 samples)
	minimum = 0.0178427 (17 samples)
	maximum = 0.0267635 (17 samples)
Injected flit rate average = 0.0621446 (17 samples)
	minimum = 0.0411143 (17 samples)
	maximum = 0.0823844 (17 samples)
Accepted flit rate average = 0.0621446 (17 samples)
	minimum = 0.0572146 (17 samples)
	maximum = 0.0858194 (17 samples)
Injected packet size average = 2.75616 (17 samples)
Accepted packet size average = 2.75616 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 2 min, 20 sec (3740 sec)
gpgpu_simulation_rate = 131131 (inst/sec)
gpgpu_simulation_rate = 1310 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 18: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 18 
gpu_sim_cycle = 39126
gpu_sim_insn = 28848876
gpu_ipc =     737.3326
gpu_tot_sim_cycle = 5164095
gpu_tot_sim_insn = 519279768
gpu_tot_ipc =     100.5558
gpu_tot_issued_cta = 1152
max_total_param_size = 0
gpu_stall_dramfull = 142673
gpu_stall_icnt2sh    = 13031
partiton_reqs_in_parallel = 860772
partiton_reqs_in_parallel_total    = 24635245
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.9372
partiton_reqs_in_parallel_util = 860772
partiton_reqs_in_parallel_util_total    = 24635245
gpu_sim_cycle_parition_util = 39126
gpu_tot_sim_cycle_parition_util    = 1125776
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8868
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 791072
L2_BW  =     112.6574 GB/Sec
L2_BW_total  =      15.3732 GB/Sec
gpu_total_sim_rate=134423

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10426104
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 32256
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0506
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30624
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10421872
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 32256
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10426104
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
86906, 83533, 83665, 86720, 86925, 83539, 83673, 86700, 24182, 23211, 23283, 16871, 
gpgpu_n_tot_thrd_icount = 599749632
gpgpu_n_tot_w_icount = 18742176
gpgpu_n_stall_shd_mem = 291817
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 564912
gpgpu_n_mem_write_global = 272160
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 13791744
gpgpu_n_store_insn = 8573040
gpgpu_n_shmem_insn = 56795184
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1032192
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 561
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 289812
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:544770	W0_Idle:12723511	W0_Scoreboard:33917080	W1:1088640	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:7347240	W32:10306296
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4519296 {8:564912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 37013760 {136:272160,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63764352 {40:136080,136:428832,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2177280 {8:272160,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1904 
maxdqlatency = 0 
maxmflatency = 243427 
averagemflatency = 4533 
max_icnt2mem_latency = 242208 
max_icnt2sh_latency = 5164094 
mrq_lat_table:353316 	56782 	39242 	86375 	107089 	86600 	55977 	28988 	10331 	4637 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	554832 	266250 	386 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	30 	785057 	36642 	215 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	475665 	87733 	1542 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	60480 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1365 	33 	0 	0 	0 	0 	0 	0 	0 	0 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    243698    244705    245324    246865    245421    246863    248521    248600    249615    250165    243671    244404    243669    244330    243680    244335 
dram[1]:    243696    244697    245329    246919    245408    246926    248468    248555    249606    250131    243669    244389    243671    244337    243683    244385 
dram[2]:    243699    244709    245325    246867    245400    246875    248546    249069    249631    250161    243669    244391    243670    244332    243683    244340 
dram[3]:    243698    244702    245331    246917    245430    246938    248497    249009    249627    250145    243669    244392    243670    244332    243685    244387 
dram[4]:    243697    244707    245327    246868    245407    246872    248453    249063    249644    250159    243669    244397    243670    244339    243456    243813 
dram[5]:    243700    244700    245332    246923    245415    246928    248500    248998    249608    250149    243671    244395    243669    244325    242792    243165 
dram[6]:    243696    244702    245329    246882    245430    246849    248451    249076    249607    250144    243669    244401    243671    244335    243682    244346 
dram[7]:    243698    244706    245334    246931    245439    246942    248503    249005    249606    250172    243670    244408    243669    244327    243687    244391 
dram[8]:    243698    244702    245326    246932    245415    245727    248457    249071    249609    250140    243671    244402    243669    244340    243689    244398 
dram[9]:    243704    244705    245336    246855    245418    245730    248492    248987    249610    250156    243669    244402    243670    244326    243677    244358 
dram[10]:    243693    244696    245328    246914    245414    247022    248454    249082    249613    250133    243669    244387    243670    244344    243684    244401 
average row accesses per activate:
dram[0]:  8.895576  8.445378  9.067273  8.985585  8.020443  7.667752  8.734280  8.476377  8.698819  8.244403  8.693676  8.315690  9.879346  9.566337  8.407346  8.269294 
dram[1]:  9.322820  8.941281  7.817307  7.779904  7.452013  7.183582 10.016279  9.363044  9.692983  9.735682  8.053017  7.782685  8.675045  8.345423  8.682758  8.186992 
dram[2]:  9.164286  8.668919  9.878543  9.457364  7.653418  7.581102  8.821721  8.359223  9.134297  8.565891  8.671260  8.406488  9.861224  9.292308  7.620955  7.096126 
dram[3]:  9.180679  9.129893  8.255499  8.269491  7.406154  7.119823  9.764173  9.340564  8.861724  8.503846  8.075506  8.135436  9.221375  8.659498  8.368866  7.850794 
dram[4]:  9.521336  8.987741  9.418919  9.068773  7.610306  7.160606  8.583657  8.500963  8.687623  8.420953  8.971370  8.652860  9.362403  8.735986  7.600615  7.308715 
dram[5]:  8.620926  8.278419  8.169408  8.250831  8.010169  7.658023 10.052392  9.961625  8.435115  8.355388  8.452794  8.404215  9.491159  8.913284  8.274247  7.804416 
dram[6]:  9.952476  9.205129  9.132353  8.935252  7.470682  7.640194  8.828000  8.723320  9.442307  9.092592  8.501938  8.293006  8.346290  8.089041  7.776923  7.466765 
dram[7]:  8.488175  8.155844  8.407784  8.226821  8.226876  7.828904  9.919101  9.919101  7.574913  7.432478  8.368715  8.322222  9.740206  9.582150  8.271686  7.959055 
dram[8]:  9.463277  8.560477  8.953154  8.794690  7.262423  7.217593  9.273109  8.845692  9.172996  8.946502  8.337663  8.276243  8.557971  8.375887  7.800926  7.412024 
dram[9]:  8.510779  8.209600  8.539519  8.255814  8.615101  8.065517  9.210855  9.210855  7.656690  7.576655  8.726213  8.353160 10.094017  9.448000  7.878981  7.731250 
dram[10]:  9.099291  9.180679  8.521441  8.434635  7.557351  7.343799  9.551948  9.271008  9.079332  8.577909  8.424762  8.160517  8.387153  8.460595  8.263773  8.250000 
average row locality = 829870/97798 = 8.485552
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3352      3351      3331      3331      3187      3187      2920      2920      2979      2979      2977      2977      3247      3247      3353      3353 
dram[1]:      3351      3351      3276      3276      3239      3238      2921      2921      2980      2980      2983      2983      3248      3248      3353      3352 
dram[2]:      3404      3404      3278      3278      3239      3239      2919      2919      2981      2980      2983      2983      3248      3248      3308      3308 
dram[3]:      3404      3403      3277      3277      3239      3238      2920      2920      2982      2982      2972      2972      3248      3248      3308      3308 
dram[4]:      3404      3404      3277      3277      3196      3196      2972      2972      2982      2981      2974      2974      3247      3247      3310      3310 
dram[5]:      3352      3351      3320      3320      3196      3195      2973      2973      2980      2980      2974      2974      3247      3247      3310      3310 
dram[6]:      3352      3352      3321      3321      3184      3184      2974      2974      2979      2979      2974      2974      3194      3194      3363      3363 
dram[7]:      3351      3350      3322      3322      3184      3183      2974      2974      2944      2944      3027      3027      3194      3194      3362      3362 
dram[8]:      3351      3351      3322      3322      3165      3165      2974      2974      2944      2944      3027      3027      3194      3194      3363      3363 
dram[9]:      3404      3403      3323      3323      3166      3166      2972      2972      2945      2945      3027      3027      3194      3194      3310      3310 
dram[10]:      3404      3404      3321      3321      3166      3166      2973      2973      2945      2945      2992      2992      3247      3247      3312      3312 
total reads: 557710
bank skew: 3404/2919 = 1.17
chip skew: 50723/50680 = 1.00
number of total write accesses:
dram[0]:      1674      1674      1656      1656      1521      1521      1386      1386      1440      1440      1422      1422      1584      1584      1683      1683 
dram[1]:      1674      1674      1602      1602      1575      1575      1386      1386      1440      1440      1422      1422      1584      1584      1683      1683 
dram[2]:      1728      1728      1602      1602      1575      1575      1386      1386      1440      1440      1422      1422      1584      1584      1638      1638 
dram[3]:      1728      1728      1602      1602      1575      1575      1386      1386      1440      1440      1413      1413      1584      1584      1638      1638 
dram[4]:      1728      1728      1602      1602      1530      1530      1440      1440      1440      1440      1413      1413      1584      1584      1638      1638 
dram[5]:      1674      1674      1647      1647      1530      1530      1440      1440      1440      1440      1413      1413      1584      1584      1638      1638 
dram[6]:      1674      1674      1647      1647      1530      1530      1440      1440      1440      1440      1413      1413      1530      1530      1692      1692 
dram[7]:      1674      1674      1647      1647      1530      1530      1440      1440      1404      1404      1467      1467      1530      1530      1692      1692 
dram[8]:      1674      1674      1647      1647      1512      1512      1440      1440      1404      1404      1467      1467      1530      1530      1692      1692 
dram[9]:      1728      1728      1647      1647      1512      1512      1440      1440      1404      1404      1467      1467      1530      1530      1638      1638 
dram[10]:      1728      1728      1647      1647      1512      1512      1440      1440      1404      1404      1431      1431      1584      1584      1638      1638 
total reads: 272160
bank skew: 1728/1386 = 1.25
chip skew: 24768/24732 = 1.00
average mf latency per bank:
dram[0]:       5066      4477      4293      4284      4005      3996      4349      4339      4392      4383      4520      4398      5630      4813      5394      4614
dram[1]:       5065      4480      4245      4236      4068      4062      4346      4340      4392      4383      4568      4393      5626      4811      5393      4615
dram[2]:       5099      4523      4242      4233      4067      4059      4349      4339      4390      4381      4567      4393      5627      4811      5345      4550
dram[3]:       5101      4525      4243      4233      4068      4061      4345      4339      4391      4378      4590      4414      5627      4811      5344      4550
dram[4]:       5098      4522      4242      4234      4043      4034      4406      4398      4390      4381      4587      4411      5628      4813      5343      4548
dram[5]:       5063      4474      4266      4257      4042      4035      4406      4396      4392      4382      4589      4410      5627      4810      5341      4548
dram[6]:       5062      4473      4265      4257      4053      4044      4405      4396      4391      4383      4588      4411      5603      4769      5374      4598
dram[7]:       5014      4474      4265      4256      4050      4045      4405      4396      4353      4343      4638      4467      5602      4768      5376      4598
dram[8]:       5012      4475      4265      4256      4033      4024      4404      4396      4353      4344      4639      4467      5602      4769      5374      4598
dram[9]:       5050      4524      4264      4255      4028      4021      4407      4399      4351      4341      4639      4467      5602      4771      5347      4551
dram[10]:       5051      4521      4266      4256      4032      4022      4404      4395      4353      4342      4607      4429      5626      4812      5345      4553
maximum mf latency per bank:
dram[0]:     242499    240999    240875    240596    240877    240395    239846    240616    239355    239136    242396    240822    243427    241951    242621    241544
dram[1]:     242488    241014    240781    240660    240479    240201    239657    239636    239426    239060    242389    240843    243313    241978    242530    241360
dram[2]:     242500    240852    240870    240607    240606    240330    239741    240666    239298    239195    242391    240905    243302    241826    242477    241000
dram[3]:     242491    241073    240740    240605    240483    240290    239932    239467    239340    238884    242503    241027    243305    241972    242512    241100
dram[4]:     242492    240918    240906    240522    240842    240542    239851    239540    239232    239114    242394    241070    243240    241868    242482    241023
dram[5]:     242507    240751    240718    240623    240448    240272    239986    239650    239338    238983    242505    241010    243268    242085    242511    241267
dram[6]:     242496    240762    240854    240411    240853    240423    239870    239660    239325    239120    242386    241064    243212    241934    242487    241239
dram[7]:     242514    240670    240591    240533    240555    240359    240014    239654    239312    239021    242446    241033    243322    241941    242682    241466
dram[8]:     242492    240824    240729    240343    240616    240218    239897    239654    239303    239560    242430    241073    243245    242066    242494    241209
dram[9]:     242502    240824    240809    240519    240600    240004    239982    239663    239234    239062    242406    241042    243247    242053    242534    241400
dram[10]:     242494    240802    240753    240609    240426    240180    239889    239650    239439    240321    242392    241091    243378    242063    242487    241185
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2163944 n_nop=1844770 n_act=8749 n_pre=8733 n_req=75423 n_rd=202764 n_write=98928 bw_util=0.2788
n_activity=1015839 dram_eff=0.594
bk0: 13408a 2026099i bk1: 13404a 2030205i bk2: 13324a 2027511i bk3: 13324a 2031963i bk4: 12748a 2038740i bk5: 12748a 2038464i bk6: 11680a 2044058i bk7: 11680a 2048241i bk8: 11916a 2042783i bk9: 11916a 2043135i bk10: 11908a 2041642i bk11: 11908a 2048767i bk12: 12988a 2028911i bk13: 12988a 2032746i bk14: 13412a 2021406i bk15: 13412a 2023459i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96786
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2163944 n_nop=1844408 n_act=8912 n_pre=8896 n_req=75432 n_rd=202800 n_write=98928 bw_util=0.2789
n_activity=1018665 dram_eff=0.5924
bk0: 13404a 2026192i bk1: 13404a 2031914i bk2: 13104a 2027999i bk3: 13104a 2031512i bk4: 12956a 2033177i bk5: 12952a 2034320i bk6: 11684a 2044901i bk7: 11684a 2048518i bk8: 11920a 2041636i bk9: 11920a 2046550i bk10: 11932a 2043466i bk11: 11932a 2049407i bk12: 12992a 2028962i bk13: 12992a 2034137i bk14: 13412a 2020851i bk15: 13408a 2023410i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97062
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2163944 n_nop=1844450 n_act=8817 n_pre=8801 n_req=75469 n_rd=202876 n_write=99000 bw_util=0.279
n_activity=1016327 dram_eff=0.5941
bk0: 13616a 2020500i bk1: 13616a 2026873i bk2: 13112a 2028073i bk3: 13112a 2035816i bk4: 12956a 2034588i bk5: 12956a 2035542i bk6: 11676a 2043321i bk7: 11676a 2048037i bk8: 11924a 2041535i bk9: 11920a 2044129i bk10: 11932a 2041801i bk11: 11932a 2047239i bk12: 12992a 2030134i bk13: 12992a 2033662i bk14: 13232a 2021592i bk15: 13232a 2023027i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95313
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2163944 n_nop=1844372 n_act=8934 n_pre=8918 n_req=75430 n_rd=202792 n_write=98928 bw_util=0.2789
n_activity=1015756 dram_eff=0.5941
bk0: 13616a 2021192i bk1: 13612a 2027519i bk2: 13108a 2027618i bk3: 13108a 2031912i bk4: 12956a 2032445i bk5: 12952a 2035110i bk6: 11680a 2044522i bk7: 11680a 2047541i bk8: 11928a 2039470i bk9: 11928a 2043060i bk10: 11888a 2044382i bk11: 11888a 2047951i bk12: 12992a 2027257i bk13: 12992a 2031044i bk14: 13232a 2021801i bk15: 13232a 2024219i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97647
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7ff57a950da0 :  mf: uid=11569036, sid27:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (5164094), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2163944 n_nop=1844255 n_act=8907 n_pre=8891 n_req=75473 n_rd=202891 n_write=99000 bw_util=0.279
n_activity=1016034 dram_eff=0.5943
bk0: 13616a 2023880i bk1: 13616a 2028327i bk2: 13108a 2029902i bk3: 13108a 2035090i bk4: 12784a 2035496i bk5: 12783a 2036320i bk6: 11888a 2040696i bk7: 11888a 2045354i bk8: 11928a 2042336i bk9: 11924a 2042557i bk10: 11896a 2043739i bk11: 11896a 2048370i bk12: 12988a 2027385i bk13: 12988a 2031561i bk14: 13240a 2023177i bk15: 13240a 2023530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95357
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2163944 n_nop=1844492 n_act=8866 n_pre=8850 n_req=75434 n_rd=202808 n_write=98928 bw_util=0.2789
n_activity=1020013 dram_eff=0.5916
bk0: 13408a 2023789i bk1: 13404a 2029763i bk2: 13280a 2027158i bk3: 13280a 2028349i bk4: 12784a 2035572i bk5: 12780a 2037334i bk6: 11892a 2040829i bk7: 11892a 2045557i bk8: 11920a 2040566i bk9: 11920a 2043526i bk10: 11896a 2046221i bk11: 11896a 2050234i bk12: 12988a 2028414i bk13: 12988a 2032227i bk14: 13240a 2026274i bk15: 13240a 2027031i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96553
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2163944 n_nop=1844542 n_act=8881 n_pre=8865 n_req=75414 n_rd=202728 n_write=98928 bw_util=0.2788
n_activity=1014730 dram_eff=0.5946
bk0: 13408a 2023654i bk1: 13408a 2029010i bk2: 13284a 2026505i bk3: 13284a 2031474i bk4: 12736a 2034520i bk5: 12736a 2038542i bk6: 11896a 2041060i bk7: 11896a 2045879i bk8: 11916a 2043346i bk9: 11916a 2043700i bk10: 11896a 2043448i bk11: 11896a 2048422i bk12: 12776a 2031076i bk13: 12776a 2035864i bk14: 13452a 2021849i bk15: 13452a 2022420i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96222
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2163944 n_nop=1844176 n_act=8928 n_pre=8912 n_req=75482 n_rd=202856 n_write=99072 bw_util=0.2791
n_activity=1016655 dram_eff=0.594
bk0: 13404a 2023008i bk1: 13400a 2029851i bk2: 13288a 2027021i bk3: 13288a 2029257i bk4: 12736a 2037045i bk5: 12732a 2037738i bk6: 11896a 2041452i bk7: 11896a 2045535i bk8: 11776a 2041458i bk9: 11776a 2045139i bk10: 12108a 2040322i bk11: 12108a 2045324i bk12: 12776a 2032501i bk13: 12776a 2037494i bk14: 13448a 2022606i bk15: 13448a 2025002i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96313
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2163944 n_nop=1844326 n_act=8993 n_pre=8977 n_req=75412 n_rd=202720 n_write=98928 bw_util=0.2788
n_activity=1016908 dram_eff=0.5933
bk0: 13404a 2024760i bk1: 13404a 2031915i bk2: 13288a 2028040i bk3: 13288a 2031135i bk4: 12660a 2036708i bk5: 12660a 2039017i bk6: 11896a 2039925i bk7: 11896a 2042855i bk8: 11776a 2042510i bk9: 11776a 2046988i bk10: 12108a 2040997i bk11: 12108a 2044525i bk12: 12776a 2031474i bk13: 12776a 2036336i bk14: 13452a 2021319i bk15: 13452a 2023239i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95698
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2163944 n_nop=1844460 n_act=8924 n_pre=8908 n_req=75413 n_rd=202724 n_write=98928 bw_util=0.2788
n_activity=1015979 dram_eff=0.5938
bk0: 13616a 2021663i bk1: 13612a 2025780i bk2: 13292a 2027788i bk3: 13292a 2030032i bk4: 12664a 2039507i bk5: 12664a 2040595i bk6: 11888a 2039986i bk7: 11888a 2045085i bk8: 11780a 2041072i bk9: 11780a 2046548i bk10: 12108a 2040013i bk11: 12108a 2044727i bk12: 12776a 2030520i bk13: 12776a 2033994i bk14: 13240a 2021853i bk15: 13240a 2026375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95502
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7ff595cace10 :  mf: uid=11569035, sid27:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (5164094), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2163944 n_nop=1844233 n_act=8888 n_pre=8872 n_req=75488 n_rd=202879 n_write=99072 bw_util=0.2791
n_activity=1016159 dram_eff=0.5943
bk0: 13616a 2021947i bk1: 13616a 2027095i bk2: 13284a 2026911i bk3: 13284a 2028937i bk4: 12664a 2037714i bk5: 12663a 2039480i bk6: 11892a 2041658i bk7: 11892a 2044308i bk8: 11780a 2043870i bk9: 11780a 2047525i bk10: 11968a 2042719i bk11: 11968a 2045764i bk12: 12988a 2027836i bk13: 12988a 2031738i bk14: 13248a 2026321i bk15: 13248a 2026736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97093

========= L2 cache stats =========
L2_cache_bank[0]: Access = 38090, Miss = 25346, Miss_rate = 0.665, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[1]: Access = 38044, Miss = 25345, Miss_rate = 0.666, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[2]: Access = 38062, Miss = 25351, Miss_rate = 0.666, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[3]: Access = 38052, Miss = 25349, Miss_rate = 0.666, Pending_hits = 95, Reservation_fails = 0
L2_cache_bank[4]: Access = 38070, Miss = 25360, Miss_rate = 0.666, Pending_hits = 87, Reservation_fails = 0
L2_cache_bank[5]: Access = 38061, Miss = 25359, Miss_rate = 0.666, Pending_hits = 112, Reservation_fails = 0
L2_cache_bank[6]: Access = 38025, Miss = 25350, Miss_rate = 0.667, Pending_hits = 61, Reservation_fails = 1
L2_cache_bank[7]: Access = 38025, Miss = 25348, Miss_rate = 0.667, Pending_hits = 89, Reservation_fails = 1
L2_cache_bank[8]: Access = 38089, Miss = 25362, Miss_rate = 0.666, Pending_hits = 94, Reservation_fails = 0
L2_cache_bank[9]: Access = 38098, Miss = 25361, Miss_rate = 0.666, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[10]: Access = 38080, Miss = 25352, Miss_rate = 0.666, Pending_hits = 102, Reservation_fails = 0
L2_cache_bank[11]: Access = 38062, Miss = 25350, Miss_rate = 0.666, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[12]: Access = 38044, Miss = 25341, Miss_rate = 0.666, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[13]: Access = 38062, Miss = 25341, Miss_rate = 0.666, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[14]: Access = 38116, Miss = 25358, Miss_rate = 0.665, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[15]: Access = 38116, Miss = 25356, Miss_rate = 0.665, Pending_hits = 120, Reservation_fails = 1
L2_cache_bank[16]: Access = 38071, Miss = 25340, Miss_rate = 0.666, Pending_hits = 94, Reservation_fails = 0
L2_cache_bank[17]: Access = 38053, Miss = 25340, Miss_rate = 0.666, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[18]: Access = 38053, Miss = 25341, Miss_rate = 0.666, Pending_hits = 67, Reservation_fails = 0
L2_cache_bank[19]: Access = 38071, Miss = 25340, Miss_rate = 0.666, Pending_hits = 86, Reservation_fails = 0
L2_cache_bank[20]: Access = 38116, Miss = 25360, Miss_rate = 0.665, Pending_hits = 94, Reservation_fails = 0
L2_cache_bank[21]: Access = 38116, Miss = 25360, Miss_rate = 0.665, Pending_hits = 133, Reservation_fails = 0
L2_total_cache_accesses = 837576
L2_total_cache_misses = 557710
L2_total_cache_miss_rate = 0.6659
L2_total_cache_pending_hits = 2188
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 277586
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1794
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 285532
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 272160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 564912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 272160
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.087

icnt_total_pkts_mem_to_simt=2690944
icnt_total_pkts_simt_to_mem=1926216
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.51927
	minimum = 6
	maximum = 42
Network latency average = 8.39872
	minimum = 6
	maximum = 42
Slowest packet = 1627877
Flit latency average = 6.8615
	minimum = 6
	maximum = 38
Slowest flit = 4486975
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.023772
	minimum = 0.0188115 (at node 5)
	maximum = 0.0282173 (at node 0)
Accepted packet rate average = 0.023772
	minimum = 0.0188115 (at node 5)
	maximum = 0.0282173 (at node 0)
Injected flit rate average = 0.0655192
	minimum = 0.0433482 (at node 5)
	maximum = 0.0868498 (at node 42)
Accepted flit rate average= 0.0655192
	minimum = 0.0603195 (at node 5)
	maximum = 0.0904792 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.72044 (18 samples)
	minimum = 6 (18 samples)
	maximum = 119 (18 samples)
Network latency average = 9.2495 (18 samples)
	minimum = 6 (18 samples)
	maximum = 116.222 (18 samples)
Flit latency average = 8.09652 (18 samples)
	minimum = 6 (18 samples)
	maximum = 112.556 (18 samples)
Fragmentation average = 0.0894889 (18 samples)
	minimum = 0 (18 samples)
	maximum = 68.6111 (18 samples)
Injected packet rate average = 0.0226156 (18 samples)
	minimum = 0.0178965 (18 samples)
	maximum = 0.0268442 (18 samples)
Accepted packet rate average = 0.0226156 (18 samples)
	minimum = 0.0178965 (18 samples)
	maximum = 0.0268442 (18 samples)
Injected flit rate average = 0.0623321 (18 samples)
	minimum = 0.0412384 (18 samples)
	maximum = 0.0826325 (18 samples)
Accepted flit rate average = 0.0623321 (18 samples)
	minimum = 0.0573871 (18 samples)
	maximum = 0.0860782 (18 samples)
Injected packet size average = 2.75616 (18 samples)
Accepted packet size average = 2.75616 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 4 min, 23 sec (3863 sec)
gpgpu_simulation_rate = 134423 (inst/sec)
gpgpu_simulation_rate = 1336 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 19: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 19 
gpu_sim_cycle = 38847
gpu_sim_insn = 28848876
gpu_ipc =     742.6282
gpu_tot_sim_cycle = 5425092
gpu_tot_sim_insn = 548128644
gpu_tot_ipc =     101.0358
gpu_tot_issued_cta = 1216
max_total_param_size = 0
gpu_stall_dramfull = 142673
gpu_stall_icnt2sh    = 13523
partiton_reqs_in_parallel = 854634
partiton_reqs_in_parallel_total    = 25496017
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.8572
partiton_reqs_in_parallel_util = 854634
partiton_reqs_in_parallel_util_total    = 25496017
gpu_sim_cycle_parition_util = 38847
gpu_tot_sim_cycle_parition_util    = 1164902
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8905
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 837576
L2_BW  =     113.4666 GB/Sec
L2_BW_total  =      15.4461 GB/Sec
gpu_total_sim_rate=137478

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11005332
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 34048
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0479
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 32416
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11001100
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 34048
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11005332
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
91733, 88169, 88312, 91538, 91752, 88184, 88320, 91516, 24182, 23211, 23283, 16871, 
gpgpu_n_tot_thrd_icount = 633069056
gpgpu_n_tot_w_icount = 19783408
gpgpu_n_stall_shd_mem = 291851
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 596296
gpgpu_n_mem_write_global = 287280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 14557952
gpgpu_n_store_insn = 9049320
gpgpu_n_shmem_insn = 59950472
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1089536
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 595
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 289812
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:575313	W0_Idle:12738452	W0_Scoreboard:35041116	W1:1149120	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:7755420	W32:10878868
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4770368 {8:596296,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39070080 {136:287280,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67306816 {40:143640,136:452656,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2298240 {8:287280,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1904 
maxdqlatency = 0 
maxmflatency = 243427 
averagemflatency = 4306 
max_icnt2mem_latency = 242208 
max_icnt2sh_latency = 5425091 
mrq_lat_table:374901 	60786 	41764 	90909 	112534 	90954 	58943 	30132 	10401 	4637 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	587858 	279701 	413 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	31 	829409 	38784 	224 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	501961 	92733 	1630 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	75600 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1441 	34 	0 	0 	0 	0 	0 	0 	0 	0 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    243698    244705    245324    246865    245421    246863    248521    248600    249615    250165    243671    244404    243669    244330    243680    244335 
dram[1]:    243696    244697    245329    246919    245408    246926    248468    248555    249606    250131    243669    244389    243671    244337    243683    244385 
dram[2]:    243699    244709    245325    246867    245400    246875    248546    249069    249631    250161    243669    244391    243670    244332    243683    244340 
dram[3]:    243698    244702    245331    246917    245430    246938    248497    249009    249627    250145    243669    244392    243670    244332    243685    244387 
dram[4]:    243697    244707    245327    246868    245407    246872    248453    249063    249644    250159    243669    244397    243670    244339    243456    243813 
dram[5]:    243700    244700    245332    246923    245415    246928    248500    248998    249608    250149    243671    244395    243669    244325    242792    243165 
dram[6]:    243696    244702    245329    246882    245430    246849    248451    249076    249607    250144    243669    244401    243671    244335    243682    244346 
dram[7]:    243698    244706    245334    246931    245439    246942    248503    249005    249606    250172    243670    244408    243669    244327    243687    244391 
dram[8]:    243698    244702    245326    246932    245415    245727    248457    249071    249609    250140    243671    244402    243669    244340    243689    244398 
dram[9]:    243704    244705    245336    246855    245418    245730    248492    248987    249610    250156    243669    244402    243670    244326    243677    244358 
dram[10]:    243693    244696    245328    246914    245414    247022    248454    249082    249613    250133    243669    244387    243670    244344    243684    244401 
average row accesses per activate:
dram[0]:  9.199306  8.742998  9.324468  9.242531  8.290970  7.932800  9.039682  8.778420  8.988440  8.528337  8.959459  8.578558 10.217565  9.901354  8.656911  8.518400 
dram[1]:  9.631579  9.245645  8.062696  8.024961  7.716895  7.443466 10.333333  9.675159  9.991435  9.991435  8.314848  8.041522  8.966725  8.634064  8.932886  8.409163 
dram[2]:  9.475525  8.973510 10.129921  9.709434  7.921875  7.848297  9.128257  8.659696  9.428283  8.853890  8.938461  8.671641 10.199203  9.624060  7.861654  7.332398 
dram[3]:  9.492119  9.440766  8.504132  8.518212  7.670197  7.378457 10.079646  9.652542  9.081712  8.725234  8.338738  8.399274  9.552238  8.982456  8.612850  8.092879 
dram[4]:  9.836660  9.296741  9.671053  9.320652  7.876582  7.418778  8.891429  8.807548  8.942529  8.674721  9.241517  8.921002  9.695076  9.060177  7.864662  7.546897 
dram[5]:  8.921008  8.573505  8.419614  8.501623  8.282862  7.925159 10.375556 10.284141  8.656772  8.577206  8.719398  8.670412  9.825336  9.240072  8.545752  8.046154 
dram[6]: 10.266925  9.512545  9.420863  9.189474  7.735202  7.907643  9.138944  9.032882  9.698545  9.348698  8.768939  8.558226  8.631035  8.371238  8.046687  7.709957 
dram[7]:  8.786424  8.449044  8.659504  8.477346  8.503425  8.099510 10.241228 10.241228  7.792869  7.650000  8.639344  8.592391 10.072434  9.912871  8.519937  8.205837 
dram[8]:  9.773480  8.859766  9.239859  9.048359  7.522138  7.476480  9.589322  9.156863  9.425052  9.161676  8.607985  8.545946  8.844523  8.660900  8.070997  7.654728 
dram[9]:  8.813008  8.507065  8.791946  8.506494  8.895307  8.338409  9.526530  9.526530  7.873070  7.792869  9.000000  8.623636 10.429167  9.777344  8.095975  7.972561 
dram[10]:  9.409722  9.492119  8.803361  8.715474  7.822222  7.604939  9.871036  9.587269  9.329268  8.826923  8.692738  8.425993  8.676271  8.750427  8.507318  8.493506 
average row locality = 876494/100032 = 8.762136
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3541      3540      3515      3515      3360      3360      3093      3093      3145      3145      3139      3139      3439      3439      3545      3545 
dram[1]:      3540      3540      3457      3457      3415      3414      3094      3094      3146      3146      3146      3146      3440      3440      3545      3544 
dram[2]:      3596      3596      3459      3459      3415      3415      3092      3092      3147      3146      3146      3146      3440      3440      3497      3497 
dram[3]:      3596      3595      3458      3458      3415      3414      3093      3093      3148      3148      3135      3135      3440      3440      3497      3497 
dram[4]:      3596      3596      3458      3458      3370      3370      3148      3148      3148      3147      3137      3137      3439      3439      3499      3499 
dram[5]:      3541      3540      3503      3503      3370      3369      3149      3149      3146      3146      3137      3137      3439      3439      3499      3499 
dram[6]:      3541      3541      3504      3504      3358      3358      3150      3150      3145      3145      3137      3137      3383      3383      3555      3555 
dram[7]:      3540      3539      3505      3505      3358      3357      3150      3150      3108      3108      3193      3193      3383      3383      3554      3554 
dram[8]:      3540      3540      3505      3505      3338      3338      3150      3150      3108      3108      3193      3193      3383      3383      3555      3555 
dram[9]:      3596      3595      3506      3506      3339      3339      3148      3148      3108      3108      3193      3193      3383      3383      3499      3499 
dram[10]:      3596      3596      3504      3504      3339      3339      3149      3149      3108      3108      3156      3156      3439      3439      3501      3501 
total reads: 589214
bank skew: 3596/3092 = 1.16
chip skew: 53589/53543 = 1.00
number of total write accesses:
dram[0]:      1767      1767      1744      1744      1598      1598      1463      1463      1520      1520      1502      1502      1680      1680      1779      1779 
dram[1]:      1767      1767      1687      1687      1655      1655      1463      1463      1520      1520      1502      1502      1680      1680      1779      1779 
dram[2]:      1824      1824      1687      1687      1655      1655      1463      1463      1520      1520      1502      1502      1680      1680      1731      1731 
dram[3]:      1824      1824      1687      1687      1655      1655      1463      1463      1520      1520      1493      1493      1680      1680      1731      1731 
dram[4]:      1824      1824      1687      1687      1608      1608      1520      1520      1520      1520      1493      1493      1680      1680      1731      1731 
dram[5]:      1767      1767      1734      1734      1608      1608      1520      1520      1520      1520      1493      1493      1680      1680      1731      1731 
dram[6]:      1767      1767      1734      1734      1608      1608      1520      1520      1520      1520      1493      1493      1623      1623      1788      1788 
dram[7]:      1767      1767      1734      1734      1608      1608      1520      1520      1482      1482      1550      1550      1623      1623      1788      1788 
dram[8]:      1767      1767      1734      1734      1589      1589      1520      1520      1482      1482      1550      1550      1623      1623      1788      1788 
dram[9]:      1824      1824      1734      1734      1589      1589      1520      1520      1482      1482      1550      1550      1623      1623      1731      1731 
dram[10]:      1824      1824      1734      1734      1589      1589      1520      1520      1482      1482      1512      1512      1680      1680      1731      1731 
total reads: 287280
bank skew: 1824/1463 = 1.25
chip skew: 26144/26106 = 1.00
average mf latency per bank:
dram[0]:       4809      4251      4083      4074      3814      3806      4123      4113      4172      4163      4295      4180      5325      4554      5114      4376
dram[1]:       4808      4254      4038      4028      3874      3868      4119      4114      4172      4163      4341      4174      5322      4552      5113      4377
dram[2]:       4840      4295      4035      4026      3874      3866      4123      4113      4170      4162      4340      4174      5323      4553      5068      4317
dram[3]:       4841      4297      4036      4026      3874      3868      4119      4113      4171      4159      4361      4194      5323      4552      5068      4316
dram[4]:       4839      4294      4035      4026      3849      3841      4176      4168      4170      4162      4358      4191      5324      4554      5067      4314
dram[5]:       4806      4247      4057      4049      3849      3842      4176      4167      4172      4162      4359      4190      5323      4552      5065      4314
dram[6]:       4805      4247      4057      4049      3859      3850      4176      4167      4171      4163      4359      4190      5300      4512      5096      4362
dram[7]:       4760      4248      4057      4048      3856      3851      4176      4167      4136      4126      4405      4244      5298      4512      5098      4362
dram[8]:       4758      4249      4057      4048      3840      3831      4175      4167      4135      4127      4407      4243      5298      4512      5096      4361
dram[9]:       4794      4295      4056      4047      3835      3828      4177      4170      4134      4124      4407      4243      5299      4515      5070      4318
dram[10]:       4795      4293      4057      4049      3839      3829      4174      4166      4136      4125      4376      4208      5322      4554      5069      4319
maximum mf latency per bank:
dram[0]:     242499    240999    240875    240596    240877    240395    239846    240616    239355    239136    242396    240822    243427    241951    242621    241544
dram[1]:     242488    241014    240781    240660    240479    240201    239657    239636    239426    239060    242389    240843    243313    241978    242530    241360
dram[2]:     242500    240852    240870    240607    240606    240330    239741    240666    239298    239195    242391    240905    243302    241826    242477    241000
dram[3]:     242491    241073    240740    240605    240483    240290    239932    239467    239340    238884    242503    241027    243305    241972    242512    241100
dram[4]:     242492    240918    240906    240522    240842    240542    239851    239540    239232    239114    242394    241070    243240    241868    242482    241023
dram[5]:     242507    240751    240718    240623    240448    240272    239986    239650    239338    238983    242505    241010    243268    242085    242511    241267
dram[6]:     242496    240762    240854    240411    240853    240423    239870    239660    239325    239120    242386    241064    243212    241934    242487    241239
dram[7]:     242514    240670    240591    240533    240555    240359    240014    239654    239312    239021    242446    241033    243322    241941    242682    241466
dram[8]:     242492    240824    240729    240343    240616    240218    239897    239654    239303    239560    242430    241073    243245    242066    242494    241209
dram[9]:     242502    240824    240809    240519    240600    240004    239982    239663    239234    239062    242406    241042    243247    242053    242534    241400
dram[10]:     242494    240802    240753    240609    240426    240180    239889    239650    239439    240321    242392    241091    243378    242063    242487    241185
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2236076 n_nop=1899562 n_act=8947 n_pre=8931 n_req=79659 n_rd=214212 n_write=104424 bw_util=0.285
n_activity=1071584 dram_eff=0.5947
bk0: 14164a 2091674i bk1: 14160a 2096266i bk2: 14060a 2093162i bk3: 14060a 2098211i bk4: 13440a 2105031i bk5: 13440a 2104808i bk6: 12372a 2110223i bk7: 12372a 2114935i bk8: 12580a 2109394i bk9: 12580a 2109583i bk10: 12556a 2108277i bk11: 12556a 2115338i bk12: 13756a 2094124i bk13: 13756a 2098139i bk14: 14180a 2086614i bk15: 14180a 2088824i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97166
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7ff57b1dd2d0 :  mf: uid=12211680, sid07:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (5425091), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2236076 n_nop=1899178 n_act=9118 n_pre=9102 n_req=79670 n_rd=214254 n_write=104424 bw_util=0.285
n_activity=1074618 dram_eff=0.5931
bk0: 14160a 2091454i bk1: 14160a 2098018i bk2: 13828a 2093842i bk3: 13826a 2097786i bk4: 13660a 2099809i bk5: 13656a 2100860i bk6: 12376a 2111131i bk7: 12376a 2114997i bk8: 12584a 2107907i bk9: 12584a 2112641i bk10: 12584a 2110117i bk11: 12584a 2116195i bk12: 13760a 2094495i bk13: 13760a 2099751i bk14: 14180a 2086450i bk15: 14176a 2088947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97144
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2236076 n_nop=1899234 n_act=9015 n_pre=8999 n_req=79707 n_rd=214332 n_write=104496 bw_util=0.2852
n_activity=1071740 dram_eff=0.595
bk0: 14384a 2085684i bk1: 14384a 2092636i bk2: 13836a 2093785i bk3: 13836a 2102090i bk4: 13660a 2100811i bk5: 13660a 2101870i bk6: 12368a 2109357i bk7: 12368a 2115000i bk8: 12588a 2107903i bk9: 12584a 2110713i bk10: 12584a 2108140i bk11: 12584a 2113810i bk12: 13760a 2095501i bk13: 13760a 2099477i bk14: 13988a 2086871i bk15: 13988a 2088632i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95533
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2236076 n_nop=1899140 n_act=9140 n_pre=9124 n_req=79668 n_rd=214248 n_write=104424 bw_util=0.285
n_activity=1071183 dram_eff=0.595
bk0: 14384a 2086285i bk1: 14380a 2093240i bk2: 13832a 2093488i bk3: 13832a 2098044i bk4: 13660a 2098837i bk5: 13656a 2101690i bk6: 12372a 2110590i bk7: 12372a 2113842i bk8: 12592a 2105704i bk9: 12592a 2109268i bk10: 12540a 2111017i bk11: 12540a 2114584i bk12: 13760a 2092538i bk13: 13760a 2096506i bk14: 13988a 2086979i bk15: 13988a 2089480i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97684
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2236076 n_nop=1899018 n_act=9107 n_pre=9091 n_req=79715 n_rd=214356 n_write=104504 bw_util=0.2852
n_activity=1071942 dram_eff=0.5949
bk0: 14384a 2089500i bk1: 14384a 2094178i bk2: 13832a 2095490i bk3: 13832a 2101357i bk4: 13480a 2101859i bk5: 13480a 2102988i bk6: 12592a 2106718i bk7: 12592a 2111881i bk8: 12592a 2108624i bk9: 12588a 2109154i bk10: 12548a 2110133i bk11: 12548a 2115338i bk12: 13756a 2092965i bk13: 13756a 2097622i bk14: 13996a 2088687i bk15: 13996a 2089188i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95608
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2236076 n_nop=1899264 n_act=9070 n_pre=9054 n_req=79672 n_rd=214264 n_write=104424 bw_util=0.285
n_activity=1075616 dram_eff=0.5926
bk0: 14164a 2089353i bk1: 14160a 2095850i bk2: 14012a 2093109i bk3: 14012a 2094351i bk4: 13480a 2102058i bk5: 13476a 2103453i bk6: 12596a 2106721i bk7: 12596a 2112064i bk8: 12584a 2106842i bk9: 12584a 2109900i bk10: 12548a 2112712i bk11: 12548a 2117037i bk12: 13756a 2093853i bk13: 13756a 2098181i bk14: 13996a 2091827i bk15: 13996a 2092795i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96652
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2236076 n_nop=1899318 n_act=9083 n_pre=9067 n_req=79652 n_rd=214184 n_write=104424 bw_util=0.285
n_activity=1070516 dram_eff=0.5952
bk0: 14164a 2089064i bk1: 14164a 2094965i bk2: 14016a 2092043i bk3: 14016a 2097617i bk4: 13432a 2101030i bk5: 13432a 2105321i bk6: 12600a 2107745i bk7: 12600a 2112660i bk8: 12580a 2109534i bk9: 12580a 2110052i bk10: 12548a 2109770i bk11: 12548a 2115126i bk12: 13532a 2096598i bk13: 13532a 2101495i bk14: 14220a 2087573i bk15: 14220a 2087905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96472
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2236076 n_nop=1898928 n_act=9134 n_pre=9118 n_req=79724 n_rd=214320 n_write=104576 bw_util=0.2852
n_activity=1072261 dram_eff=0.5948
bk0: 14160a 2088331i bk1: 14156a 2095946i bk2: 14020a 2092856i bk3: 14020a 2095416i bk4: 13432a 2102994i bk5: 13428a 2103999i bk6: 12600a 2107709i bk7: 12600a 2112114i bk8: 12432a 2107427i bk9: 12432a 2111767i bk10: 12772a 2106756i bk11: 12772a 2111996i bk12: 13532a 2098265i bk13: 13532a 2103279i bk14: 14216a 2087468i bk15: 14216a 2090324i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96518
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2236076 n_nop=1899098 n_act=9197 n_pre=9181 n_req=79650 n_rd=214176 n_write=104424 bw_util=0.285
n_activity=1072347 dram_eff=0.5942
bk0: 14160a 2090127i bk1: 14160a 2097704i bk2: 14020a 2093584i bk3: 14020a 2097232i bk4: 13352a 2103472i bk5: 13352a 2105667i bk6: 12600a 2106184i bk7: 12600a 2109049i bk8: 12432a 2108738i bk9: 12432a 2113390i bk10: 12772a 2106947i bk11: 12772a 2110976i bk12: 13532a 2096766i bk13: 13532a 2101794i bk14: 14220a 2086721i bk15: 14220a 2088569i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95921
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2236076 n_nop=1899232 n_act=9132 n_pre=9116 n_req=79649 n_rd=214172 n_write=104424 bw_util=0.285
n_activity=1071991 dram_eff=0.5944
bk0: 14384a 2087383i bk1: 14380a 2091816i bk2: 14024a 2093648i bk3: 14024a 2096368i bk4: 13356a 2106126i bk5: 13356a 2107078i bk6: 12592a 2106361i bk7: 12592a 2111711i bk8: 12432a 2107244i bk9: 12432a 2113143i bk10: 12772a 2106355i bk11: 12772a 2111227i bk12: 13532a 2095728i bk13: 13532a 2099634i bk14: 13996a 2087086i bk15: 13996a 2092062i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95724
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2236076 n_nop=1899000 n_act=9090 n_pre=9074 n_req=79728 n_rd=214336 n_write=104576 bw_util=0.2852
n_activity=1071791 dram_eff=0.5951
bk0: 14384a 2087280i bk1: 14384a 2092763i bk2: 14016a 2092860i bk3: 14016a 2095065i bk4: 13356a 2104244i bk5: 13356a 2106440i bk6: 12596a 2107774i bk7: 12596a 2110672i bk8: 12432a 2110198i bk9: 12432a 2114316i bk10: 12624a 2109149i bk11: 12624a 2112542i bk12: 13756a 2093222i bk13: 13756a 2097201i bk14: 14004a 2091926i bk15: 14004a 2092160i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97167

========= L2 cache stats =========
L2_cache_bank[0]: Access = 40203, Miss = 26777, Miss_rate = 0.666, Pending_hits = 123, Reservation_fails = 0
L2_cache_bank[1]: Access = 40156, Miss = 26776, Miss_rate = 0.667, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[2]: Access = 40175, Miss = 26783, Miss_rate = 0.667, Pending_hits = 63, Reservation_fails = 0
L2_cache_bank[3]: Access = 40166, Miss = 26781, Miss_rate = 0.667, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[4]: Access = 40185, Miss = 26792, Miss_rate = 0.667, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[5]: Access = 40176, Miss = 26791, Miss_rate = 0.667, Pending_hits = 116, Reservation_fails = 0
L2_cache_bank[6]: Access = 40138, Miss = 26782, Miss_rate = 0.667, Pending_hits = 63, Reservation_fails = 1
L2_cache_bank[7]: Access = 40137, Miss = 26780, Miss_rate = 0.667, Pending_hits = 91, Reservation_fails = 1
L2_cache_bank[8]: Access = 40203, Miss = 26795, Miss_rate = 0.666, Pending_hits = 97, Reservation_fails = 0
L2_cache_bank[9]: Access = 40213, Miss = 26794, Miss_rate = 0.666, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[10]: Access = 40194, Miss = 26784, Miss_rate = 0.666, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[11]: Access = 40175, Miss = 26782, Miss_rate = 0.667, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[12]: Access = 40156, Miss = 26773, Miss_rate = 0.667, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[13]: Access = 40175, Miss = 26773, Miss_rate = 0.666, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[14]: Access = 40232, Miss = 26791, Miss_rate = 0.666, Pending_hits = 102, Reservation_fails = 0
L2_cache_bank[15]: Access = 40232, Miss = 26789, Miss_rate = 0.666, Pending_hits = 124, Reservation_fails = 1
L2_cache_bank[16]: Access = 40185, Miss = 26772, Miss_rate = 0.666, Pending_hits = 97, Reservation_fails = 0
L2_cache_bank[17]: Access = 40166, Miss = 26772, Miss_rate = 0.667, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[18]: Access = 40165, Miss = 26772, Miss_rate = 0.667, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[19]: Access = 40184, Miss = 26771, Miss_rate = 0.666, Pending_hits = 88, Reservation_fails = 0
L2_cache_bank[20]: Access = 40232, Miss = 26792, Miss_rate = 0.666, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[21]: Access = 40232, Miss = 26792, Miss_rate = 0.666, Pending_hits = 137, Reservation_fails = 0
L2_total_cache_accesses = 884080
L2_total_cache_misses = 589214
L2_total_cache_miss_rate = 0.6665
L2_total_cache_pending_hits = 2254
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 292520
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1860
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 301916
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 287280
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 596296
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 287280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.089

icnt_total_pkts_mem_to_simt=2840304
icnt_total_pkts_simt_to_mem=2033200
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.56803
	minimum = 6
	maximum = 50
Network latency average = 8.44181
	minimum = 6
	maximum = 50
Slowest packet = 1676197
Flit latency average = 6.92143
	minimum = 6
	maximum = 46
Slowest flit = 4620133
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239427
	minimum = 0.0189466 (at node 0)
	maximum = 0.0284199 (at node 7)
Accepted packet rate average = 0.0239427
	minimum = 0.0189466 (at node 0)
	maximum = 0.0284199 (at node 7)
Injected flit rate average = 0.0659898
	minimum = 0.0436596 (at node 0)
	maximum = 0.0874736 (at node 42)
Accepted flit rate average= 0.0659898
	minimum = 0.0607527 (at node 0)
	maximum = 0.0911291 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.65979 (19 samples)
	minimum = 6 (19 samples)
	maximum = 115.368 (19 samples)
Network latency average = 9.20699 (19 samples)
	minimum = 6 (19 samples)
	maximum = 112.737 (19 samples)
Flit latency average = 8.03468 (19 samples)
	minimum = 6 (19 samples)
	maximum = 109.053 (19 samples)
Fragmentation average = 0.084779 (19 samples)
	minimum = 0 (19 samples)
	maximum = 65 (19 samples)
Injected packet rate average = 0.0226854 (19 samples)
	minimum = 0.0179517 (19 samples)
	maximum = 0.0269272 (19 samples)
Accepted packet rate average = 0.0226854 (19 samples)
	minimum = 0.0179517 (19 samples)
	maximum = 0.0269272 (19 samples)
Injected flit rate average = 0.0625246 (19 samples)
	minimum = 0.0413658 (19 samples)
	maximum = 0.0828873 (19 samples)
Accepted flit rate average = 0.0625246 (19 samples)
	minimum = 0.0575643 (19 samples)
	maximum = 0.0863441 (19 samples)
Injected packet size average = 2.75616 (19 samples)
Accepted packet size average = 2.75616 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 6 min, 27 sec (3987 sec)
gpgpu_simulation_rate = 137478 (inst/sec)
gpgpu_simulation_rate = 1360 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 20: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 20 
gpu_sim_cycle = 39409
gpu_sim_insn = 28848876
gpu_ipc =     732.0378
gpu_tot_sim_cycle = 5686651
gpu_tot_sim_insn = 576977520
gpu_tot_ipc =     101.4617
gpu_tot_issued_cta = 1280
max_total_param_size = 0
gpu_stall_dramfull = 142673
gpu_stall_icnt2sh    = 13874
partiton_reqs_in_parallel = 866998
partiton_reqs_in_parallel_total    = 26350651
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.7862
partiton_reqs_in_parallel_util = 866998
partiton_reqs_in_parallel_util_total    = 26350651
gpu_sim_cycle_parition_util = 39409
gpu_tot_sim_cycle_parition_util    = 1203749
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8940
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 884080
L2_BW  =     111.8484 GB/Sec
L2_BW_total  =      15.5108 GB/Sec
gpu_total_sim_rate=140315

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11584560
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 35840
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0455
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 34208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11580328
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 35840
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11584560
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
96560, 92813, 92959, 96354, 96580, 92823, 92968, 96333, 24182, 23211, 23283, 16871, 
gpgpu_n_tot_thrd_icount = 666388480
gpgpu_n_tot_w_icount = 20824640
gpgpu_n_stall_shd_mem = 291888
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 627680
gpgpu_n_mem_write_global = 302400
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 15324160
gpgpu_n_store_insn = 9525600
gpgpu_n_shmem_insn = 63105760
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1146880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 632
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 289812
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:605108	W0_Idle:12753922	W0_Scoreboard:36186547	W1:1209600	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:8163600	W32:11451440
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5021440 {8:627680,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41126400 {136:302400,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 70849280 {40:151200,136:476480,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2419200 {8:302400,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1904 
maxdqlatency = 0 
maxmflatency = 243427 
averagemflatency = 4102 
max_icnt2mem_latency = 242208 
max_icnt2sh_latency = 5686650 
mrq_lat_table:394046 	63331 	43875 	96448 	119434 	96428 	62199 	31759 	10428 	4637 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	616554 	297488 	434 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	32 	873732 	40943 	245 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	528585 	97439 	1684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	90720 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1517 	36 	0 	0 	0 	0 	0 	0 	0 	0 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    243698    244705    245324    246865    245421    246863    248521    248600    249615    250165    243671    244404    243669    244330    243680    244335 
dram[1]:    243696    244697    245329    246919    245408    246926    248468    248555    249606    250131    243669    244389    243671    244337    243683    244385 
dram[2]:    243699    244709    245325    246867    245400    246875    248546    249069    249631    250161    243669    244391    243670    244332    243683    244340 
dram[3]:    243698    244702    245331    246917    245430    246938    248497    249009    249627    250145    243669    244392    243670    244332    243685    244387 
dram[4]:    243697    244707    245327    246868    245407    246872    248453    249063    249644    250159    243669    244397    243670    244339    243456    243813 
dram[5]:    243700    244700    245332    246923    245415    246928    248500    248998    249608    250149    243671    244395    243669    244325    242792    243165 
dram[6]:    243696    244702    245329    246882    245430    246849    248451    249076    249607    250144    243669    244401    243671    244335    243682    244346 
dram[7]:    243698    244706    245334    246931    245439    246942    248503    249005    249606    250172    243670    244408    243669    244327    243687    244391 
dram[8]:    243698    244702    245326    246932    245415    245727    248457    249071    249609    250140    243671    244402    243669    244340    243689    244398 
dram[9]:    243704    244705    245336    246855    245418    245730    248492    248987    249610    250156    243669    244402    243670    244326    243677    244358 
dram[10]:    243693    244696    245328    246914    245414    247022    248454    249082    249613    250133    243669    244387    243670    244344    243684    244401 
average row accesses per activate:
dram[0]:  8.972713  8.532825  8.975728  8.903692  8.081790  7.645256  8.615108  8.388792  8.607706  8.232831  8.690942  8.378425  9.808394  9.496467  8.373693  8.250368 
dram[1]:  9.299500  8.899681  7.886628  7.829726  7.468619  7.225371 10.002088  9.302913  9.658154  9.734653  7.954545  7.790143  8.615385  8.321981  8.753125  8.176642 
dram[2]:  9.266233  8.781538  9.762589  9.391004  7.671920  7.542253  8.819521  8.285467  9.122449  8.579407  8.611599  8.319185  9.828154  9.317158  7.631068  7.154747 
dram[3]:  9.103668  9.058730  8.310873  8.272866  7.447844  7.167336  9.896694  9.211538  8.877256  8.523396  8.102990  8.212121  9.158433  8.546900  8.349013  7.815341 
dram[4]:  9.561139  9.132800  9.487762  9.136364  7.574928  7.171896  8.656085  8.580420  8.658451  8.390785  8.905109  8.591549  9.315425  8.725649  7.633842  7.348464 
dram[5]:  8.639876  8.255539  8.197330  8.295795  8.025954  7.639535 10.059426  9.857430  8.374787  8.332204  8.501742  8.486957  9.429825  8.884297  8.339394  7.885387 
dram[6]:  9.964350  9.133986  9.088816  8.912903  7.427762  7.666667  8.911071  8.783542  9.470135  9.186916  8.486957  8.356164  8.303317  8.049005  7.853352  7.487350 
dram[7]:  8.468182  8.169591  8.261584  8.200296  8.245283  7.837070  9.820000  9.859438  7.615748  7.509317  8.444257  8.458545  9.769517  9.591241  8.231333  7.929478 
dram[8]:  9.521295  8.585254  8.986992  8.814992  7.317862  7.236440  9.352381  8.830935  9.176471  8.808743  8.303987  8.303987  8.546342  8.329636  7.853352  7.379265 
dram[9]:  8.661609  8.283019  8.478528  8.201780  8.644518  8.068217  9.122677  9.122677  7.593407  7.546022  8.770175  8.401681 10.049713  9.470270  7.840456  7.730337 
dram[10]:  9.176848  9.162119  8.540958  8.488480  7.520231  7.329577  9.606653  9.244822  9.092105  8.576241  8.255033  8.132232  8.437990  8.424765  8.279699  8.193453 
average row locality = 923118/108786 = 8.485632
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3730      3729      3707      3707      3547      3547      3250      3250      3315      3315      3313      3313      3615      3615      3732      3732 
dram[1]:      3729      3729      3646      3646      3605      3604      3251      3251      3316      3316      3320      3320      3616      3616      3732      3731 
dram[2]:      3788      3788      3648      3648      3605      3605      3249      3249      3317      3316      3320      3320      3616      3616      3682      3682 
dram[3]:      3788      3787      3647      3647      3605      3604      3250      3250      3318      3318      3308      3308      3616      3616      3682      3682 
dram[4]:      3788      3788      3647      3647      3557      3557      3308      3308      3318      3317      3310      3310      3615      3615      3684      3684 
dram[5]:      3730      3729      3695      3695      3557      3556      3309      3309      3316      3316      3310      3310      3615      3615      3684      3684 
dram[6]:      3730      3730      3696      3696      3544      3544      3310      3310      3315      3315      3310      3310      3556      3556      3743      3743 
dram[7]:      3729      3728      3697      3697      3544      3543      3310      3310      3276      3276      3369      3369      3556      3556      3742      3742 
dram[8]:      3729      3729      3697      3697      3523      3523      3310      3310      3276      3276      3369      3369      3556      3556      3743      3743 
dram[9]:      3788      3787      3698      3698      3524      3524      3308      3308      3277      3277      3369      3369      3556      3556      3684      3684 
dram[10]:      3788      3788      3696      3696      3524      3524      3309      3309      3277      3277      3330      3330      3615      3615      3686      3686 
total reads: 620718
bank skew: 3788/3249 = 1.17
chip skew: 56453/56406 = 1.00
number of total write accesses:
dram[0]:      1860      1860      1840      1840      1690      1690      1540      1540      1600      1600      1580      1580      1760      1760      1870      1870 
dram[1]:      1860      1860      1780      1780      1750      1750      1540      1540      1600      1600      1580      1580      1760      1760      1870      1870 
dram[2]:      1920      1920      1780      1780      1750      1750      1540      1540      1600      1600      1580      1580      1760      1760      1820      1820 
dram[3]:      1920      1920      1780      1780      1750      1750      1540      1540      1600      1600      1570      1570      1760      1760      1820      1820 
dram[4]:      1920      1920      1780      1780      1700      1700      1600      1600      1600      1600      1570      1570      1760      1760      1820      1820 
dram[5]:      1860      1860      1830      1830      1700      1700      1600      1600      1600      1600      1570      1570      1760      1760      1820      1820 
dram[6]:      1860      1860      1830      1830      1700      1700      1600      1600      1600      1600      1570      1570      1700      1700      1880      1880 
dram[7]:      1860      1860      1830      1830      1700      1700      1600      1600      1560      1560      1630      1630      1700      1700      1880      1880 
dram[8]:      1860      1860      1830      1830      1680      1680      1600      1600      1560      1560      1630      1630      1700      1700      1880      1880 
dram[9]:      1920      1920      1830      1830      1680      1680      1600      1600      1560      1560      1630      1630      1700      1700      1820      1820 
dram[10]:      1920      1920      1830      1830      1680      1680      1600      1600      1560      1560      1590      1590      1760      1760      1820      1820 
total reads: 302400
bank skew: 1920/1540 = 1.25
chip skew: 27520/27480 = 1.00
average mf latency per bank:
dram[0]:       4578      4048      3882      3874      3623      3615      3932      3923      3971      3963      4086      3976      5083      4349      4871      4170
dram[1]:       4577      4050      3839      3830      3679      3674      3929      3924      3971      3962      4129      3971      5079      4346      4870      4171
dram[2]:       4607      4089      3837      3828      3679      3671      3932      3922      3970      3961      4128      3971      5081      4347      4827      4113
dram[3]:       4609      4091      3838      3828      3680      3673      3929      3923      3970      3959      4149      3990      5081      4346      4826      4112
dram[4]:       4606      4088      3837      3829      3657      3648      3983      3975      3970      3962      4146      3987      5082      4348      4826      4111
dram[5]:       4575      4044      3858      3850      3656      3650      3983      3974      3971      3962      4148      3987      5081      4346      4824      4111
dram[6]:       4574      4044      3857      3849      3666      3657      3982      3974      3970      3963      4147      3987      5059      4309      4853      4156
dram[7]:       4531      4045      3857      3848      3663      3658      3983      3974      3937      3927      4192      4038      5057      4308      4856      4156
dram[8]:       4529      4046      3857      3848      3648      3639      3982      3974      3936      3928      4193      4037      5058      4309      4853      4155
dram[9]:       4563      4090      3856      3848      3643      3636      3984      3977      3935      3925      4193      4038      5058      4311      4829      4114
dram[10]:       4564      4087      3858      3849      3647      3637      3981      3974      3936      3926      4164      4004      5080      4348      4827      4115
maximum mf latency per bank:
dram[0]:     242499    240999    240875    240596    240877    240395    239846    240616    239355    239136    242396    240822    243427    241951    242621    241544
dram[1]:     242488    241014    240781    240660    240479    240201    239657    239636    239426    239060    242389    240843    243313    241978    242530    241360
dram[2]:     242500    240852    240870    240607    240606    240330    239741    240666    239298    239195    242391    240905    243302    241826    242477    241000
dram[3]:     242491    241073    240740    240605    240483    240290    239932    239467    239340    238884    242503    241027    243305    241972    242512    241100
dram[4]:     242492    240918    240906    240522    240842    240542    239851    239540    239232    239114    242394    241070    243240    241868    242482    241023
dram[5]:     242507    240751    240718    240623    240448    240272    239986    239650    239338    238983    242505    241010    243268    242085    242511    241267
dram[6]:     242496    240762    240854    240411    240853    240423    239870    239660    239325    239120    242386    241064    243212    241934    242487    241239
dram[7]:     242514    240670    240591    240533    240555    240359    240014    239654    239312    239021    242446    241033    243322    241941    242682    241466
dram[8]:     242492    240824    240729    240343    240616    240218    239897    239654    239303    239560    242430    241073    243245    242066    242494    241209
dram[9]:     242502    240824    240809    240519    240600    240004    239982    239663    239234    239062    242406    241042    243247    242053    242534    241400
dram[10]:     242494    240802    240753    240609    240426    240180    239889    239650    239439    240321    242392    241091    243378    242063    242487    241185
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2309251 n_nop=1954165 n_act=9757 n_pre=9741 n_req=83897 n_rd=225668 n_write=109920 bw_util=0.2906
n_activity=1130891 dram_eff=0.5935
bk0: 14920a 2157850i bk1: 14916a 2162343i bk2: 14828a 2158581i bk3: 14828a 2163704i bk4: 14188a 2171365i bk5: 14188a 2170866i bk6: 13000a 2177125i bk7: 13000a 2181948i bk8: 13260a 2175954i bk9: 13260a 2176587i bk10: 13252a 2175433i bk11: 13252a 2182556i bk12: 14460a 2160560i bk13: 14460a 2165108i bk14: 14928a 2152776i bk15: 14928a 2154639i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98969
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2309251 n_nop=1953803 n_act=9916 n_pre=9900 n_req=83908 n_rd=225712 n_write=109920 bw_util=0.2907
n_activity=1134006 dram_eff=0.5919
bk0: 14916a 2157093i bk1: 14916a 2163816i bk2: 14584a 2159625i bk3: 14584a 2163600i bk4: 14420a 2165300i bk5: 14416a 2166834i bk6: 13004a 2178114i bk7: 13004a 2182351i bk8: 13264a 2174369i bk9: 13264a 2179748i bk10: 13280a 2176922i bk11: 13280a 2183236i bk12: 14464a 2161504i bk13: 14464a 2166387i bk14: 14928a 2152229i bk15: 14924a 2154826i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98826
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2309251 n_nop=1953845 n_act=9813 n_pre=9797 n_req=83949 n_rd=225796 n_write=110000 bw_util=0.2908
n_activity=1130688 dram_eff=0.594
bk0: 15152a 2151819i bk1: 15152a 2158677i bk2: 14592a 2159402i bk3: 14592a 2167941i bk4: 14420a 2166673i bk5: 14420a 2167686i bk6: 12996a 2176270i bk7: 12996a 2182086i bk8: 13268a 2174717i bk9: 13264a 2177643i bk10: 13280a 2175025i bk11: 13280a 2180985i bk12: 14464a 2162153i bk13: 14464a 2165891i bk14: 14728a 2152693i bk15: 14728a 2154662i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97325
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2309251 n_nop=1953759 n_act=9942 n_pre=9926 n_req=83906 n_rd=225704 n_write=109920 bw_util=0.2907
n_activity=1130466 dram_eff=0.5938
bk0: 15152a 2151878i bk1: 15148a 2158615i bk2: 14588a 2159452i bk3: 14588a 2164142i bk4: 14420a 2164814i bk5: 14416a 2167588i bk6: 13000a 2177801i bk7: 13000a 2180952i bk8: 13272a 2172329i bk9: 13272a 2176381i bk10: 13232a 2177720i bk11: 13232a 2181967i bk12: 14464a 2159331i bk13: 14464a 2162496i bk14: 14728a 2152833i bk15: 14728a 2155202i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.99098
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7ff57b87cc40 :  mf: uid=12854324, sid15:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (5686650), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2309251 n_nop=1953682 n_act=9887 n_pre=9871 n_req=83953 n_rd=225811 n_write=110000 bw_util=0.2908
n_activity=1130551 dram_eff=0.5941
bk0: 15152a 2155311i bk1: 15152a 2160379i bk2: 14588a 2161009i bk3: 14588a 2167390i bk4: 14228a 2167438i bk5: 14227a 2169105i bk6: 13232a 2173510i bk7: 13232a 2179202i bk8: 13272a 2175369i bk9: 13268a 2175706i bk10: 13240a 2176883i bk11: 13240a 2182311i bk12: 14460a 2159486i bk13: 14460a 2163535i bk14: 14736a 2154646i bk15: 14736a 2155009i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97278
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2309251 n_nop=1953923 n_act=9852 n_pre=9836 n_req=83910 n_rd=225720 n_write=109920 bw_util=0.2907
n_activity=1134297 dram_eff=0.5918
bk0: 14920a 2154894i bk1: 14916a 2161663i bk2: 14780a 2158313i bk3: 14780a 2160292i bk4: 14228a 2168180i bk5: 14224a 2169568i bk6: 13236a 2173612i bk7: 13236a 2178906i bk8: 13264a 2173613i bk9: 13264a 2177041i bk10: 13240a 2179776i bk11: 13240a 2184240i bk12: 14460a 2160594i bk13: 14460a 2164898i bk14: 14736a 2157763i bk15: 14736a 2158651i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98015
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2309251 n_nop=1953981 n_act=9867 n_pre=9851 n_req=83888 n_rd=225632 n_write=109920 bw_util=0.2906
n_activity=1129011 dram_eff=0.5944
bk0: 14920a 2155076i bk1: 14920a 2160631i bk2: 14784a 2157421i bk3: 14784a 2163869i bk4: 14176a 2166684i bk5: 14176a 2171549i bk6: 13240a 2174720i bk7: 13240a 2179688i bk8: 13260a 2176346i bk9: 13260a 2177110i bk10: 13240a 2176646i bk11: 13240a 2182211i bk12: 14224a 2163599i bk13: 14224a 2167796i bk14: 14972a 2153299i bk15: 14972a 2153423i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9779
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2309251 n_nop=1953551 n_act=9930 n_pre=9914 n_req=83964 n_rd=225776 n_write=110080 bw_util=0.2909
n_activity=1131084 dram_eff=0.5939
bk0: 14916a 2154128i bk1: 14912a 2161826i bk2: 14788a 2157994i bk3: 14788a 2161056i bk4: 14176a 2169030i bk5: 14172a 2170165i bk6: 13240a 2174468i bk7: 13240a 2178840i bk8: 13104a 2174250i bk9: 13104a 2178629i bk10: 13476a 2173674i bk11: 13476a 2179268i bk12: 14224a 2164821i bk13: 14224a 2170118i bk14: 14968a 2153231i bk15: 14968a 2156159i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9785
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7ff57b6bb790 :  mf: uid=12854322, sid15:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (5686644), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2309251 n_nop=1953733 n_act=9995 n_pre=9979 n_req=83886 n_rd=225624 n_write=109920 bw_util=0.2906
n_activity=1131003 dram_eff=0.5934
bk0: 14916a 2155914i bk1: 14916a 2163703i bk2: 14788a 2158968i bk3: 14788a 2163177i bk4: 14092a 2169335i bk5: 14092a 2172124i bk6: 13240a 2173246i bk7: 13240a 2176113i bk8: 13104a 2175605i bk9: 13104a 2180168i bk10: 13476a 2173974i bk11: 13476a 2177728i bk12: 14224a 2163437i bk13: 14224a 2168509i bk14: 14972a 2152541i bk15: 14972a 2154038i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97134
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2309251 n_nop=1953855 n_act=9932 n_pre=9916 n_req=83887 n_rd=225628 n_write=109920 bw_util=0.2906
n_activity=1131184 dram_eff=0.5933
bk0: 15152a 2153052i bk1: 15148a 2157770i bk2: 14792a 2158823i bk3: 14792a 2161896i bk4: 14096a 2172277i bk5: 14096a 2173204i bk6: 13232a 2173204i bk7: 13232a 2178649i bk8: 13108a 2173978i bk9: 13108a 2180241i bk10: 13476a 2173262i bk11: 13476a 2177955i bk12: 14224a 2162199i bk13: 14224a 2166753i bk14: 14736a 2152909i bk15: 14736a 2157756i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97467
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7ff57b6d8890 :  mf: uid=12854323, sid15:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (5686648), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2309251 n_nop=1953595 n_act=9896 n_pre=9880 n_req=83970 n_rd=225800 n_write=110080 bw_util=0.2909
n_activity=1131358 dram_eff=0.5938
bk0: 15152a 2153327i bk1: 15152a 2158582i bk2: 14784a 2158424i bk3: 14784a 2161350i bk4: 14096a 2170140i bk5: 14096a 2172774i bk6: 13236a 2174807i bk7: 13236a 2177295i bk8: 13108a 2177063i bk9: 13108a 2181297i bk10: 13320a 2175803i bk11: 13320a 2179571i bk12: 14460a 2159947i bk13: 14460a 2163774i bk14: 14744a 2157977i bk15: 14744a 2158375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98547

========= L2 cache stats =========
L2_cache_bank[0]: Access = 42316, Miss = 28209, Miss_rate = 0.667, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[1]: Access = 42268, Miss = 28208, Miss_rate = 0.667, Pending_hits = 116, Reservation_fails = 0
L2_cache_bank[2]: Access = 42288, Miss = 28215, Miss_rate = 0.667, Pending_hits = 66, Reservation_fails = 0
L2_cache_bank[3]: Access = 42280, Miss = 28213, Miss_rate = 0.667, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[4]: Access = 42300, Miss = 28225, Miss_rate = 0.667, Pending_hits = 97, Reservation_fails = 0
L2_cache_bank[5]: Access = 42290, Miss = 28224, Miss_rate = 0.667, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[6]: Access = 42250, Miss = 28214, Miss_rate = 0.668, Pending_hits = 69, Reservation_fails = 1
L2_cache_bank[7]: Access = 42250, Miss = 28212, Miss_rate = 0.668, Pending_hits = 98, Reservation_fails = 1
L2_cache_bank[8]: Access = 42318, Miss = 28227, Miss_rate = 0.667, Pending_hits = 102, Reservation_fails = 0
L2_cache_bank[9]: Access = 42328, Miss = 28226, Miss_rate = 0.667, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[10]: Access = 42308, Miss = 28216, Miss_rate = 0.667, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[11]: Access = 42288, Miss = 28214, Miss_rate = 0.667, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[12]: Access = 42268, Miss = 28204, Miss_rate = 0.667, Pending_hits = 88, Reservation_fails = 0
L2_cache_bank[13]: Access = 42288, Miss = 28204, Miss_rate = 0.667, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[14]: Access = 42348, Miss = 28223, Miss_rate = 0.666, Pending_hits = 108, Reservation_fails = 0
L2_cache_bank[15]: Access = 42348, Miss = 28221, Miss_rate = 0.666, Pending_hits = 134, Reservation_fails = 1
L2_cache_bank[16]: Access = 42298, Miss = 28203, Miss_rate = 0.667, Pending_hits = 102, Reservation_fails = 0
L2_cache_bank[17]: Access = 42278, Miss = 28203, Miss_rate = 0.667, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[18]: Access = 42278, Miss = 28204, Miss_rate = 0.667, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[19]: Access = 42298, Miss = 28203, Miss_rate = 0.667, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[20]: Access = 42348, Miss = 28225, Miss_rate = 0.667, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[21]: Access = 42348, Miss = 28225, Miss_rate = 0.667, Pending_hits = 144, Reservation_fails = 0
L2_total_cache_accesses = 930584
L2_total_cache_misses = 620718
L2_total_cache_miss_rate = 0.6670
L2_total_cache_pending_hits = 2404
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 307370
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2010
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 318300
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 302400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 627680
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 302400
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.091

icnt_total_pkts_mem_to_simt=2989664
icnt_total_pkts_simt_to_mem=2140184
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.528
	minimum = 6
	maximum = 42
Network latency average = 8.40108
	minimum = 6
	maximum = 39
Slowest packet = 1769206
Flit latency average = 6.85936
	minimum = 6
	maximum = 35
Slowest flit = 4876522
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236013
	minimum = 0.0186764 (at node 0)
	maximum = 0.0280146 (at node 15)
Accepted packet rate average = 0.0236013
	minimum = 0.0186764 (at node 0)
	maximum = 0.0280146 (at node 15)
Injected flit rate average = 0.0650487
	minimum = 0.0430369 (at node 0)
	maximum = 0.0862261 (at node 42)
Accepted flit rate average= 0.0650487
	minimum = 0.0598863 (at node 0)
	maximum = 0.0898295 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.6032 (20 samples)
	minimum = 6 (20 samples)
	maximum = 111.7 (20 samples)
Network latency average = 9.16669 (20 samples)
	minimum = 6 (20 samples)
	maximum = 109.05 (20 samples)
Flit latency average = 7.97591 (20 samples)
	minimum = 6 (20 samples)
	maximum = 105.35 (20 samples)
Fragmentation average = 0.08054 (20 samples)
	minimum = 0 (20 samples)
	maximum = 61.75 (20 samples)
Injected packet rate average = 0.0227312 (20 samples)
	minimum = 0.017988 (20 samples)
	maximum = 0.0269815 (20 samples)
Accepted packet rate average = 0.0227312 (20 samples)
	minimum = 0.017988 (20 samples)
	maximum = 0.0269815 (20 samples)
Injected flit rate average = 0.0626508 (20 samples)
	minimum = 0.0414494 (20 samples)
	maximum = 0.0830542 (20 samples)
Accepted flit rate average = 0.0626508 (20 samples)
	minimum = 0.0576804 (20 samples)
	maximum = 0.0865183 (20 samples)
Injected packet size average = 2.75616 (20 samples)
Accepted packet size average = 2.75616 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 8 min, 32 sec (4112 sec)
gpgpu_simulation_rate = 140315 (inst/sec)
gpgpu_simulation_rate = 1382 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 21: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 21 
gpu_sim_cycle = 38941
gpu_sim_insn = 28848876
gpu_ipc =     740.8355
gpu_tot_sim_cycle = 5947742
gpu_tot_sim_insn = 605826396
gpu_tot_ipc =     101.8582
gpu_tot_issued_cta = 1344
max_total_param_size = 0
gpu_stall_dramfull = 142673
gpu_stall_icnt2sh    = 14434
partiton_reqs_in_parallel = 856702
partiton_reqs_in_parallel_total    = 27217649
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.7202
partiton_reqs_in_parallel_util = 856702
partiton_reqs_in_parallel_util_total    = 27217649
gpu_sim_cycle_parition_util = 38941
gpu_tot_sim_cycle_parition_util    = 1243158
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8972
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 930584
L2_BW  =     113.1927 GB/Sec
L2_BW_total  =      15.5710 GB/Sec
gpu_total_sim_rate=143052

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12163788
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 37632
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0434
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 36000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12159556
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 37632
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12163788
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
101387, 97448, 97606, 101155, 101414, 97452, 97621, 101155, 29021, 27852, 27943, 18070, 
gpgpu_n_tot_thrd_icount = 699707904
gpgpu_n_tot_w_icount = 21865872
gpgpu_n_stall_shd_mem = 291918
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 659064
gpgpu_n_mem_write_global = 317520
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 16090368
gpgpu_n_store_insn = 10001880
gpgpu_n_shmem_insn = 66261048
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1204224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 662
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 289812
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:635647	W0_Idle:12769198	W0_Scoreboard:37311415	W1:1270080	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:8571780	W32:12024012
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5272512 {8:659064,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 43182720 {136:317520,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 74391744 {40:158760,136:500304,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2540160 {8:317520,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1904 
maxdqlatency = 0 
maxmflatency = 243427 
averagemflatency = 3917 
max_icnt2mem_latency = 242208 
max_icnt2sh_latency = 5947741 
mrq_lat_table:416001 	67480 	46395 	100866 	124772 	100773 	64946 	32839 	10500 	4637 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	649769 	310752 	459 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	33 	918134 	43034 	255 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	554959 	102368 	1763 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	105840 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1592 	38 	0 	0 	0 	0 	0 	0 	0 	0 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    243698    244705    245324    246865    245421    246863    248521    248600    249615    250165    243671    244404    243669    244330    243680    244335 
dram[1]:    243696    244697    245329    246919    245408    246926    248468    248555    249606    250131    243669    244389    243671    244337    243683    244385 
dram[2]:    243699    244709    245325    246867    245400    246875    248546    249069    249631    250161    243669    244391    243670    244332    243683    244340 
dram[3]:    243698    244702    245331    246917    245430    246938    248497    249009    249627    250145    243669    244392    243670    244332    243685    244387 
dram[4]:    243697    244707    245327    246868    245407    246872    248453    249063    249644    250159    243669    244397    243670    244339    243456    243813 
dram[5]:    243700    244700    245332    246923    245415    246928    248500    248998    249608    250149    243671    244395    243669    244325    242792    243165 
dram[6]:    243696    244702    245329    246882    245430    246849    248451    249076    249607    250144    243669    244401    243671    244335    243682    244346 
dram[7]:    243698    244706    245334    246931    245439    246942    248503    249005    249606    250172    243670    244408    243669    244327    243687    244391 
dram[8]:    243698    244702    245326    246932    245415    245727    248457    249071    249609    250140    243671    244402    243669    244340    243689    244398 
dram[9]:    243704    244705    245336    246855    245418    245730    248492    248987    249610    250156    243669    244402    243670    244326    243677    244358 
dram[10]:    243693    244696    245328    246914    245414    247022    248454    249082    249613    250133    243669    244387    243670    244344    243684    244401 
average row accesses per activate:
dram[0]:  9.247244  8.802099  9.207278  9.135008  8.326252  7.883621  8.888889  8.659794  8.867698  8.488487  8.930435  8.615772 10.112500  9.797578  8.623719  8.499278 
dram[1]:  9.577488  9.173437  8.108262  8.050920  7.707417  7.460106 10.245934  9.547348  9.888889  9.965251  8.189490  8.023401  8.877743  8.581819  8.978659  8.400856 
dram[2]:  9.547771  9.057402  9.989473  9.585858  7.913963  7.782247  9.095668  8.555179  9.387273  8.839041  8.851979  8.557405 10.132380  9.616299  7.869388  7.386973 
dram[3]:  9.383411  9.338006  8.535233  8.497015  7.686301  7.401055 10.140845  9.455910  9.075571  8.722973  8.340391  8.450495  9.424293  8.808709  8.568889  8.033334 
dram[4]:  9.845649  9.412873  9.715017  9.332787  7.814184  7.404570  8.934256  8.857633  8.888124  8.619366  9.148214  8.832759  9.614601  9.017516  7.872109  7.563399 
dram[5]:  8.910470  8.521045  8.422965  8.522058  8.271771  7.879828 10.350701 10.147347  8.574751  8.532231  8.742321  8.727427  9.696918  9.148627  8.559172  8.103642 
dram[6]: 10.247819  9.410256  9.348387  9.170886  7.665272  7.907914  9.192171  9.063158  9.701128  9.383636  8.727427  8.595637  8.559505  8.278027  8.097260  7.706649 
dram[7]:  8.736608  8.433908  8.487555  8.425872  8.494591  8.080882 10.109589 10.149312  7.812308  7.705615  8.688742  8.703151 10.032609  9.854093  8.454936  8.129298 
dram[8]:  9.801335  8.855204  9.245614  9.071987  7.552631  7.469863  9.602230  9.079086  9.403704  9.035587  8.547232  8.547232  8.804452  8.586046  8.097260  7.597686 
dram[9]:  8.935917  8.552069  8.705706  8.427325  8.897226  8.314024  9.406193  9.406193  7.788343  7.740854  9.017182  8.645799 10.312849  9.732864  8.058496  7.969697 
dram[10]:  9.457414  9.442520  8.768533  8.715790  7.758179  7.564494  9.856871  9.494485  9.317431  8.770293  8.495066  8.371151  8.698925  8.685583  8.499266  8.412790 
average row locality = 969742/111052 = 8.732324
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3919      3918      3891      3891      3720      3720      3423      3423      3481      3481      3475      3475      3807      3807      3924      3924 
dram[1]:      3918      3918      3827      3827      3781      3780      3424      3424      3482      3482      3483      3483      3808      3808      3924      3923 
dram[2]:      3980      3980      3829      3829      3781      3781      3422      3422      3483      3482      3483      3483      3808      3808      3871      3871 
dram[3]:      3980      3979      3828      3828      3781      3780      3423      3423      3484      3484      3471      3471      3808      3808      3871      3871 
dram[4]:      3980      3980      3828      3828      3731      3731      3484      3484      3484      3483      3473      3473      3807      3807      3873      3873 
dram[5]:      3919      3918      3878      3878      3731      3730      3485      3485      3482      3482      3473      3473      3807      3807      3873      3873 
dram[6]:      3919      3919      3879      3879      3718      3718      3486      3486      3481      3481      3473      3473      3745      3745      3935      3935 
dram[7]:      3918      3917      3880      3880      3718      3717      3486      3486      3440      3440      3535      3535      3745      3745      3934      3934 
dram[8]:      3918      3918      3880      3880      3696      3696      3486      3486      3440      3440      3535      3535      3745      3745      3935      3935 
dram[9]:      3980      3979      3881      3881      3697      3697      3484      3484      3440      3440      3535      3535      3745      3745      3873      3873 
dram[10]:      3980      3980      3879      3879      3697      3697      3485      3485      3440      3440      3494      3494      3807      3807      3875      3875 
total reads: 652222
bank skew: 3980/3422 = 1.16
chip skew: 59319/59269 = 1.00
number of total write accesses:
dram[0]:      1953      1953      1928      1928      1767      1767      1617      1617      1680      1680      1660      1660      1856      1856      1966      1966 
dram[1]:      1953      1953      1865      1865      1830      1830      1617      1617      1680      1680      1660      1660      1856      1856      1966      1966 
dram[2]:      2016      2016      1865      1865      1830      1830      1617      1617      1680      1680      1660      1660      1856      1856      1913      1913 
dram[3]:      2016      2016      1865      1865      1830      1830      1617      1617      1680      1680      1650      1650      1856      1856      1913      1913 
dram[4]:      2016      2016      1865      1865      1778      1778      1680      1680      1680      1680      1650      1650      1856      1856      1913      1913 
dram[5]:      1953      1953      1917      1917      1778      1778      1680      1680      1680      1680      1650      1650      1856      1856      1913      1913 
dram[6]:      1953      1953      1917      1917      1778      1778      1680      1680      1680      1680      1650      1650      1793      1793      1976      1976 
dram[7]:      1953      1953      1917      1917      1778      1778      1680      1680      1638      1638      1713      1713      1793      1793      1976      1976 
dram[8]:      1953      1953      1917      1917      1757      1757      1680      1680      1638      1638      1713      1713      1793      1793      1976      1976 
dram[9]:      2016      2016      1917      1917      1757      1757      1680      1680      1638      1638      1713      1713      1793      1793      1913      1913 
dram[10]:      2016      2016      1917      1917      1757      1757      1680      1680      1638      1638      1671      1671      1856      1856      1913      1913 
total reads: 317520
bank skew: 2016/1617 = 1.25
chip skew: 28896/28854 = 1.00
average mf latency per bank:
dram[0]:       4369      3864      3711      3703      3468      3460      3748      3739      3792      3784      3903      3798      4835      4138      4644      3977
dram[1]:       4368      3866      3670      3662      3522      3516      3745      3740      3793      3784      3944      3793      4832      4136      4643      3977
dram[2]:       4396      3903      3668      3660      3521      3514      3748      3739      3791      3783      3943      3794      4833      4137      4602      3923
dram[3]:       4398      3905      3669      3659      3522      3516      3745      3739      3792      3781      3962      3811      4833      4136      4602      3922
dram[4]:       4396      3903      3668      3660      3500      3492      3797      3789      3791      3783      3960      3808      4834      4138      4601      3921
dram[5]:       4366      3860      3689      3681      3499      3493      3796      3788      3792      3784      3961      3808      4833      4136      4599      3921
dram[6]:       4365      3860      3688      3680      3508      3500      3796      3788      3791      3784      3961      3808      4812      4100      4627      3964
dram[7]:       4325      3861      3688      3680      3505      3501      3796      3788      3759      3750      4003      3856      4811      4100      4630      3964
dram[8]:       4322      3862      3688      3679      3491      3483      3796      3788      3759      3751      4004      3856      4811      4100      4627      3964
dram[9]:       4355      3904      3687      3679      3487      3480      3797      3790      3758      3749      4004      3856      4812      4102      4605      3924
dram[10]:       4356      3901      3688      3680      3490      3481      3795      3787      3760      3750      3976      3824      4833      4138      4603      3925
maximum mf latency per bank:
dram[0]:     242499    240999    240875    240596    240877    240395    239846    240616    239355    239136    242396    240822    243427    241951    242621    241544
dram[1]:     242488    241014    240781    240660    240479    240201    239657    239636    239426    239060    242389    240843    243313    241978    242530    241360
dram[2]:     242500    240852    240870    240607    240606    240330    239741    240666    239298    239195    242391    240905    243302    241826    242477    241000
dram[3]:     242491    241073    240740    240605    240483    240290    239932    239467    239340    238884    242503    241027    243305    241972    242512    241100
dram[4]:     242492    240918    240906    240522    240842    240542    239851    239540    239232    239114    242394    241070    243240    241868    242482    241023
dram[5]:     242507    240751    240718    240623    240448    240272    239986    239650    239338    238983    242505    241010    243268    242085    242511    241267
dram[6]:     242496    240762    240854    240411    240853    240423    239870    239660    239325    239120    242386    241064    243212    241934    242487    241239
dram[7]:     242514    240670    240591    240533    240555    240359    240014    239654    239312    239021    242446    241033    243322    241941    242682    241466
dram[8]:     242492    240824    240729    240343    240616    240218    239897    239654    239303    239560    242430    241073    243245    242066    242494    241209
dram[9]:     242502    240824    240809    240519    240600    240004    239982    239663    239234    239062    242406    241042    243247    242053    242534    241400
dram[10]:     242494    240802    240753    240609    240426    240180    239889    239650    239439    240321    242392    241091    243378    242063    242487    241185
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2381557 n_nop=2009139 n_act=9951 n_pre=9935 n_req=88133 n_rd=237116 n_write=115416 bw_util=0.2961
n_activity=1186788 dram_eff=0.5941
bk0: 15676a 2223689i bk1: 15672a 2228864i bk2: 15564a 2224823i bk3: 15564a 2230007i bk4: 14880a 2237889i bk5: 14880a 2237601i bk6: 13692a 2243663i bk7: 13692a 2248772i bk8: 13924a 2242622i bk9: 13924a 2243435i bk10: 13900a 2242357i bk11: 13900a 2249377i bk12: 15228a 2226123i bk13: 15228a 2231059i bk14: 15696a 2217797i bk15: 15696a 2220573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98789
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2381557 n_nop=2008737 n_act=10126 n_pre=10110 n_req=88146 n_rd=237168 n_write=115416 bw_util=0.2961
n_activity=1190181 dram_eff=0.5925
bk0: 15672a 2222533i bk1: 15672a 2230128i bk2: 15308a 2225706i bk3: 15308a 2230023i bk4: 15124a 2232040i bk5: 15120a 2233567i bk6: 13696a 2244933i bk7: 13696a 2248982i bk8: 13928a 2240926i bk9: 13928a 2246146i bk10: 13932a 2243774i bk11: 13932a 2250322i bk12: 15232a 2226793i bk13: 15232a 2232362i bk14: 15696a 2217644i bk15: 15692a 2220059i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98783
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2381557 n_nop=2008807 n_act=10009 n_pre=9993 n_req=88187 n_rd=237252 n_write=115496 bw_util=0.2962
n_activity=1186194 dram_eff=0.5948
bk0: 15920a 2217203i bk1: 15920a 2224792i bk2: 15316a 2225457i bk3: 15316a 2234297i bk4: 15124a 2233200i bk5: 15124a 2234215i bk6: 13688a 2242700i bk7: 13688a 2249154i bk8: 13932a 2241635i bk9: 13928a 2244190i bk10: 13932a 2241933i bk11: 13932a 2247893i bk12: 15232a 2227308i bk13: 15232a 2231573i bk14: 15484a 2218138i bk15: 15484a 2220473i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97098
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2381557 n_nop=2008685 n_act=10156 n_pre=10140 n_req=88144 n_rd=237160 n_write=115416 bw_util=0.2961
n_activity=1186212 dram_eff=0.5945
bk0: 15920a 2217723i bk1: 15916a 2224564i bk2: 15312a 2225296i bk3: 15312a 2230228i bk4: 15124a 2231364i bk5: 15120a 2234150i bk6: 13692a 2244454i bk7: 13692a 2247747i bk8: 13936a 2238712i bk9: 13936a 2242788i bk10: 13884a 2244480i bk11: 13884a 2249170i bk12: 15232a 2224688i bk13: 15232a 2227788i bk14: 15484a 2218511i bk15: 15484a 2220871i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98885
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2381557 n_nop=2008615 n_act=10089 n_pre=10073 n_req=88195 n_rd=237276 n_write=115504 bw_util=0.2963
n_activity=1186485 dram_eff=0.5947
bk0: 15920a 2220964i bk1: 15920a 2225838i bk2: 15312a 2227284i bk3: 15312a 2233547i bk4: 14924a 2234386i bk5: 14924a 2235938i bk6: 13936a 2239960i bk7: 13936a 2245532i bk8: 13936a 2241991i bk9: 13932a 2242147i bk10: 13892a 2243690i bk11: 13892a 2249346i bk12: 15228a 2225204i bk13: 15228a 2229557i bk14: 15492a 2220261i bk15: 15492a 2220924i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97017
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2381557 n_nop=2008857 n_act=10062 n_pre=10046 n_req=88148 n_rd=237176 n_write=115416 bw_util=0.2961
n_activity=1190563 dram_eff=0.5923
bk0: 15676a 2220554i bk1: 15672a 2228097i bk2: 15512a 2224632i bk3: 15512a 2226128i bk4: 14924a 2234693i bk5: 14920a 2236200i bk6: 13940a 2240323i bk7: 13940a 2245638i bk8: 13928a 2240191i bk9: 13928a 2243598i bk10: 13892a 2246548i bk11: 13892a 2251122i bk12: 15228a 2225774i bk13: 15228a 2230343i bk14: 15492a 2223413i bk15: 15492a 2224548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9796
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2381557 n_nop=2008927 n_act=10071 n_pre=10055 n_req=88126 n_rd=237088 n_write=115416 bw_util=0.296
n_activity=1184635 dram_eff=0.5951
bk0: 15676a 2220859i bk1: 15676a 2226654i bk2: 15516a 2223737i bk3: 15516a 2230236i bk4: 14872a 2233298i bk5: 14872a 2238355i bk6: 13944a 2241286i bk7: 13944a 2246263i bk8: 13924a 2243089i bk9: 13924a 2243862i bk10: 13892a 2243131i bk11: 13892a 2249302i bk12: 14980a 2228473i bk13: 14980a 2233609i bk14: 15740a 2218378i bk15: 15740a 2218686i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97598
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2381557 n_nop=2008465 n_act=10142 n_pre=10126 n_req=88206 n_rd=237240 n_write=115584 bw_util=0.2963
n_activity=1187047 dram_eff=0.5945
bk0: 15672a 2219397i bk1: 15668a 2228333i bk2: 15520a 2223991i bk3: 15520a 2227267i bk4: 14872a 2235568i bk5: 14868a 2236985i bk6: 13944a 2240513i bk7: 13944a 2245755i bk8: 13760a 2240817i bk9: 13760a 2245427i bk10: 14140a 2240416i bk11: 14140a 2245969i bk12: 14980a 2230468i bk13: 14980a 2235579i bk14: 15736a 2218521i bk15: 15736a 2221454i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97695
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2381557 n_nop=2008679 n_act=10199 n_pre=10183 n_req=88124 n_rd=237080 n_write=115416 bw_util=0.296
n_activity=1187071 dram_eff=0.5939
bk0: 15672a 2221708i bk1: 15672a 2230168i bk2: 15520a 2224949i bk3: 15520a 2229799i bk4: 14784a 2236096i bk5: 14784a 2238943i bk6: 13944a 2239520i bk7: 13944a 2242735i bk8: 13760a 2242416i bk9: 13760a 2246792i bk10: 14140a 2240506i bk11: 14140a 2244530i bk12: 14980a 2228480i bk13: 14980a 2233993i bk14: 15740a 2217635i bk15: 15740a 2219500i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97167
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7ff59d5e4040 :  mf: uid=13496968, sid25:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (5947741), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2381557 n_nop=2008803 n_act=10140 n_pre=10124 n_req=88123 n_rd=237074 n_write=115416 bw_util=0.296
n_activity=1187328 dram_eff=0.5938
bk0: 15920a 2218554i bk1: 15916a 2223568i bk2: 15524a 2225022i bk3: 15522a 2228210i bk4: 14788a 2239179i bk5: 14788a 2239934i bk6: 13936a 2239706i bk7: 13936a 2245569i bk8: 13760a 2240501i bk9: 13760a 2247389i bk10: 14140a 2239778i bk11: 14140a 2244688i bk12: 14980a 2227426i bk13: 14980a 2232620i bk14: 15492a 2218405i bk15: 15492a 2223226i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97384
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2381557 n_nop=2008517 n_act=10108 n_pre=10092 n_req=88210 n_rd=237256 n_write=115584 bw_util=0.2963
n_activity=1187497 dram_eff=0.5943
bk0: 15920a 2218378i bk1: 15920a 2224528i bk2: 15516a 2224413i bk3: 15516a 2227751i bk4: 14788a 2237075i bk5: 14788a 2239563i bk6: 13940a 2241273i bk7: 13940a 2243706i bk8: 13760a 2243865i bk9: 13760a 2248046i bk10: 13976a 2242669i bk11: 13976a 2246070i bk12: 15228a 2225331i bk13: 15228a 2229483i bk14: 15500a 2223092i bk15: 15500a 2223977i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9874

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44429, Miss = 29640, Miss_rate = 0.667, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[1]: Access = 44380, Miss = 29639, Miss_rate = 0.668, Pending_hits = 118, Reservation_fails = 0
L2_cache_bank[2]: Access = 44401, Miss = 29647, Miss_rate = 0.668, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[3]: Access = 44394, Miss = 29645, Miss_rate = 0.668, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[4]: Access = 44415, Miss = 29657, Miss_rate = 0.668, Pending_hits = 102, Reservation_fails = 0
L2_cache_bank[5]: Access = 44405, Miss = 29656, Miss_rate = 0.668, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[6]: Access = 44363, Miss = 29646, Miss_rate = 0.668, Pending_hits = 71, Reservation_fails = 1
L2_cache_bank[7]: Access = 44362, Miss = 29644, Miss_rate = 0.668, Pending_hits = 100, Reservation_fails = 1
L2_cache_bank[8]: Access = 44432, Miss = 29660, Miss_rate = 0.668, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[9]: Access = 44443, Miss = 29659, Miss_rate = 0.667, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[10]: Access = 44422, Miss = 29648, Miss_rate = 0.667, Pending_hits = 116, Reservation_fails = 0
L2_cache_bank[11]: Access = 44401, Miss = 29646, Miss_rate = 0.668, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[12]: Access = 44380, Miss = 29636, Miss_rate = 0.668, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[13]: Access = 44401, Miss = 29636, Miss_rate = 0.667, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[14]: Access = 44464, Miss = 29656, Miss_rate = 0.667, Pending_hits = 112, Reservation_fails = 0
L2_cache_bank[15]: Access = 44464, Miss = 29654, Miss_rate = 0.667, Pending_hits = 138, Reservation_fails = 1
L2_cache_bank[16]: Access = 44412, Miss = 29635, Miss_rate = 0.667, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[17]: Access = 44391, Miss = 29635, Miss_rate = 0.668, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[18]: Access = 44390, Miss = 29635, Miss_rate = 0.668, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[19]: Access = 44411, Miss = 29634, Miss_rate = 0.667, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[20]: Access = 44464, Miss = 29657, Miss_rate = 0.667, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[21]: Access = 44464, Miss = 29657, Miss_rate = 0.667, Pending_hits = 148, Reservation_fails = 0
L2_total_cache_accesses = 977088
L2_total_cache_misses = 652222
L2_total_cache_miss_rate = 0.6675
L2_total_cache_pending_hits = 2476
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 322298
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2082
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 334684
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 317520
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 659064
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 317520
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.092

icnt_total_pkts_mem_to_simt=3139024
icnt_total_pkts_simt_to_mem=2247168
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.56183
	minimum = 6
	maximum = 70
Network latency average = 8.43707
	minimum = 6
	maximum = 69
Slowest packet = 1863028
Flit latency average = 6.90872
	minimum = 6
	maximum = 65
Slowest flit = 5135052
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.023885
	minimum = 0.0189009 (at node 1)
	maximum = 0.0283513 (at node 23)
Accepted packet rate average = 0.023885
	minimum = 0.0189009 (at node 1)
	maximum = 0.0283513 (at node 23)
Injected flit rate average = 0.0658305
	minimum = 0.0435542 (at node 1)
	maximum = 0.0872625 (at node 42)
Accepted flit rate average= 0.0658305
	minimum = 0.0606061 (at node 1)
	maximum = 0.0909091 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.55361 (21 samples)
	minimum = 6 (21 samples)
	maximum = 109.714 (21 samples)
Network latency average = 9.13195 (21 samples)
	minimum = 6 (21 samples)
	maximum = 107.143 (21 samples)
Flit latency average = 7.92509 (21 samples)
	minimum = 6 (21 samples)
	maximum = 103.429 (21 samples)
Fragmentation average = 0.0767048 (21 samples)
	minimum = 0 (21 samples)
	maximum = 58.8095 (21 samples)
Injected packet rate average = 0.0227861 (21 samples)
	minimum = 0.0180315 (21 samples)
	maximum = 0.0270468 (21 samples)
Accepted packet rate average = 0.0227861 (21 samples)
	minimum = 0.0180315 (21 samples)
	maximum = 0.0270468 (21 samples)
Injected flit rate average = 0.0628022 (21 samples)
	minimum = 0.0415496 (21 samples)
	maximum = 0.0832546 (21 samples)
Accepted flit rate average = 0.0628022 (21 samples)
	minimum = 0.0578197 (21 samples)
	maximum = 0.0867274 (21 samples)
Injected packet size average = 2.75616 (21 samples)
Accepted packet size average = 2.75616 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 10 min, 35 sec (4235 sec)
gpgpu_simulation_rate = 143052 (inst/sec)
gpgpu_simulation_rate = 1404 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 22: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 22 
gpu_sim_cycle = 39135
gpu_sim_insn = 28848876
gpu_ipc =     737.1630
gpu_tot_sim_cycle = 6209027
gpu_tot_sim_insn = 634675272
gpu_tot_ipc =     102.2182
gpu_tot_issued_cta = 1408
max_total_param_size = 0
gpu_stall_dramfull = 142673
gpu_stall_icnt2sh    = 14920
partiton_reqs_in_parallel = 860970
partiton_reqs_in_parallel_total    = 28074351
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.6602
partiton_reqs_in_parallel_util = 860970
partiton_reqs_in_parallel_util_total    = 28074351
gpu_sim_cycle_parition_util = 39135
gpu_tot_sim_cycle_parition_util    = 1282099
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9002
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 977088
L2_BW  =     112.6315 GB/Sec
L2_BW_total  =      15.6257 GB/Sec
gpu_total_sim_rate=145567

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12743016
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 39424
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0414
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 37792
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12738784
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 39424
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12743016
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
106214, 102083, 102253, 105969, 106241, 102089, 102268, 105966, 29021, 27852, 27943, 18070, 
gpgpu_n_tot_thrd_icount = 733027328
gpgpu_n_tot_w_icount = 22907104
gpgpu_n_stall_shd_mem = 291946
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 690448
gpgpu_n_mem_write_global = 332640
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 16856576
gpgpu_n_store_insn = 10478160
gpgpu_n_shmem_insn = 69416336
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1261568
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 690
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 289812
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:665861	W0_Idle:12784493	W0_Scoreboard:38454354	W1:1330560	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:8979960	W32:12596584
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5523584 {8:690448,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45239040 {136:332640,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 77934208 {40:166320,136:524128,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2661120 {8:332640,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1904 
maxdqlatency = 0 
maxmflatency = 243427 
averagemflatency = 3749 
max_icnt2mem_latency = 242208 
max_icnt2sh_latency = 6209026 
mrq_lat_table:434672 	69888 	48416 	106443 	131779 	106575 	68532 	34370 	10521 	4637 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	677949 	329063 	472 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	34 	962384 	45277 	265 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	581302 	107345 	1827 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	120960 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1668 	40 	0 	0 	0 	0 	0 	0 	0 	0 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    243698    244705    245324    246865    245421    246863    248521    248600    249615    250165    243671    244404    243669    244330    243680    244335 
dram[1]:    243696    244697    245329    246919    245408    246926    248468    248555    249606    250131    243669    244389    243671    244337    243683    244385 
dram[2]:    243699    244709    245325    246867    245400    246875    248546    249069    249631    250161    243669    244391    243670    244332    243683    244340 
dram[3]:    243698    244702    245331    246917    245430    246938    248497    249009    249627    250145    243669    244392    243670    244332    243685    244387 
dram[4]:    243697    244707    245327    246868    245407    246872    248453    249063    249644    250159    243669    244397    243670    244339    243456    243813 
dram[5]:    243700    244700    245332    246923    245415    246928    248500    248998    249608    250149    243671    244395    243669    244325    242792    243165 
dram[6]:    243696    244702    245329    246882    245430    246849    248451    249076    249607    250144    243669    244401    243671    244335    243682    244346 
dram[7]:    243698    244706    245334    246931    245439    246942    248503    249005    249606    250172    243670    244408    243669    244327    243687    244391 
dram[8]:    243698    244702    245326    246932    245415    245727    248457    249071    249609    250140    243671    244402    243669    244340    243689    244398 
dram[9]:    243704    244705    245336    246855    245418    245730    248492    248987    249610    250156    243669    244402    243670    244326    243677    244358 
dram[10]:    243693    244696    245328    246914    245414    247022    248454    249082    249613    250133    243669    244387    243670    244344    243684    244401 
average row accesses per activate:
dram[0]:  8.983942  8.510373  8.902332  8.889374  8.019471  7.547121  8.660098  8.424920  8.507862  8.198484  8.773616  8.377916  9.815921  9.500803  8.414734  8.279195 
dram[1]:  9.393893  8.969388  7.881267  7.829620  7.444445  7.206602  9.952830  9.254386  9.629893  9.733813  7.992593  7.864431  8.517985  8.279720  8.736544  8.211718 
dram[2]:  9.323442  8.801121  9.701299  9.279503  7.607742  7.491741  8.877105  8.330173  9.051840  8.509434  8.673634  8.300000  9.833887  9.337540  7.697586  7.203330 
dram[3]:  9.147016  9.001432  8.241380  8.275623  7.425693  7.154126  9.932203  9.236427  8.889983  8.593651  8.125567  8.250384  9.079755  8.385269  8.402219  7.806701 
dram[4]:  9.564688  9.067822  9.424291  9.025680  7.546284  7.181141  8.605096  8.510236  8.634768  8.392248  8.880992  8.542130  9.277430  8.717231  7.641866  7.310012 
dram[5]:  8.679831  8.236948  8.154156  8.220270  8.061281  7.604468 10.027829  9.881170  8.300613  8.338983  8.461417  8.474764  9.380348  8.755918  8.393352  7.890625 
dram[6]: 10.006504  9.157738  9.026707  8.868805  7.412067  7.667994  8.891447  8.747573  9.492983  9.140203  8.555733  8.434851  8.292264  7.994475  7.856599  7.468034 
dram[7]:  8.498619  8.180851  8.189772  8.156837  8.190071  7.843750  9.882998  9.882998  7.627507  7.573257  8.480740  8.467692  9.727731  9.535420  8.177014  7.905492 
dram[8]:  9.539535  8.533980  9.014814  8.857350  7.326087  7.288804  9.320689  8.790244  9.243055  8.843854  8.326777  8.352049  8.562130  8.292264  7.896684  7.387828 
dram[9]:  8.643742  8.321855  8.382920  8.114667  8.539494  7.980501  9.174872  9.082353  7.563920  7.585470  8.778310  8.339394 10.083624  9.426710  7.911227  7.809278 
dram[10]:  9.241177  9.173722  8.461753  8.391725  7.529566  7.299363  9.515845  9.130068  9.102564  8.602585  8.295559  8.158133  8.383853  8.348378  8.338377  8.236413 
average row locality = 1016366/119906 = 8.476357
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4108      4107      4083      4083      3907      3907      3580      3580      3651      3651      3649      3649      3983      3983      4111      4111 
dram[1]:      4107      4107      4016      4016      3971      3970      3581      3581      3652      3652      3657      3657      3984      3984      4111      4110 
dram[2]:      4172      4172      4018      4018      3971      3971      3579      3579      3653      3652      3657      3657      3984      3984      4056      4056 
dram[3]:      4172      4171      4017      4017      3971      3970      3580      3580      3654      3654      3644      3644      3984      3984      4056      4056 
dram[4]:      4172      4172      4017      4017      3918      3918      3644      3644      3654      3653      3646      3646      3983      3983      4058      4058 
dram[5]:      4108      4107      4070      4070      3918      3917      3645      3645      3652      3652      3646      3646      3983      3983      4058      4058 
dram[6]:      4108      4108      4071      4071      3904      3904      3646      3646      3651      3651      3646      3646      3918      3918      4123      4123 
dram[7]:      4107      4106      4072      4072      3904      3903      3646      3646      3608      3608      3711      3711      3918      3918      4122      4122 
dram[8]:      4107      4107      4072      4072      3881      3881      3646      3646      3608      3608      3711      3711      3918      3918      4123      4123 
dram[9]:      4172      4171      4073      4073      3882      3882      3644      3644      3609      3609      3711      3711      3918      3918      4058      4058 
dram[10]:      4172      4172      4071      4071      3882      3882      3645      3645      3609      3609      3668      3668      3983      3983      4060      4060 
total reads: 683726
bank skew: 4172/3579 = 1.17
chip skew: 62183/62132 = 1.00
number of total write accesses:
dram[0]:      2046      2046      2024      2024      1859      1859      1694      1694      1760      1760      1738      1738      1936      1936      2057      2057 
dram[1]:      2046      2046      1958      1958      1925      1925      1694      1694      1760      1760      1738      1738      1936      1936      2057      2057 
dram[2]:      2112      2112      1958      1958      1925      1925      1694      1694      1760      1760      1738      1738      1936      1936      2002      2002 
dram[3]:      2112      2112      1958      1958      1925      1925      1694      1694      1760      1760      1727      1727      1936      1936      2002      2002 
dram[4]:      2112      2112      1958      1958      1870      1870      1760      1760      1760      1760      1727      1727      1936      1936      2002      2002 
dram[5]:      2046      2046      2013      2013      1870      1870      1760      1760      1760      1760      1727      1727      1936      1936      2002      2002 
dram[6]:      2046      2046      2013      2013      1870      1870      1760      1760      1760      1760      1727      1727      1870      1870      2068      2068 
dram[7]:      2046      2046      2013      2013      1870      1870      1760      1760      1716      1716      1793      1793      1870      1870      2068      2068 
dram[8]:      2046      2046      2013      2013      1848      1848      1760      1760      1716      1716      1793      1793      1870      1870      2068      2068 
dram[9]:      2112      2112      2013      2013      1848      1848      1760      1760      1716      1716      1793      1793      1870      1870      2002      2002 
dram[10]:      2112      2112      2013      2013      1848      1848      1760      1760      1716      1716      1749      1749      1936      1936      2002      2002 
total reads: 332640
bank skew: 2112/1694 = 1.25
chip skew: 30272/30228 = 1.00
average mf latency per bank:
dram[0]:       4179      3697      3547      3539      3311      3303      3592      3583      3628      3619      3731      3631      4636      3970      4445      3808
dram[1]:       4178      3699      3508      3499      3362      3357      3589      3584      3628      3619      3771      3626      4634      3968      4444      3808
dram[2]:       4206      3735      3505      3498      3362      3354      3592      3582      3626      3618      3770      3627      4635      3968      4404      3755
dram[3]:       4207      3736      3506      3497      3362      3356      3589      3584      3627      3616      3789      3644      4635      3967      4404      3755
dram[4]:       4205      3734      3505      3498      3342      3333      3638      3631      3627      3619      3786      3642      4636      3969      4404      3754
dram[5]:       4176      3694      3525      3517      3341      3335      3638      3630      3628      3619      3787      3641      4635      3967      4402      3754
dram[6]:       4175      3694      3524      3516      3350      3342      3637      3629      3627      3620      3787      3641      4615      3933      4428      3795
dram[7]:       4137      3695      3524      3516      3347      3342      3638      3629      3596      3587      3827      3687      4613      3933      4430      3795
dram[8]:       4134      3695      3524      3516      3333      3325      3637      3630      3595      3588      3828      3687      4614      3933      4428      3794
dram[9]:       4166      3735      3523      3515      3329      3323      3639      3632      3595      3585      3829      3687      4614      3935      4407      3756
dram[10]:       4166      3733      3524      3516      3332      3323      3636      3629      3596      3586      3802      3656      4634      3969      4405      3758
maximum mf latency per bank:
dram[0]:     242499    240999    240875    240596    240877    240395    239846    240616    239355    239136    242396    240822    243427    241951    242621    241544
dram[1]:     242488    241014    240781    240660    240479    240201    239657    239636    239426    239060    242389    240843    243313    241978    242530    241360
dram[2]:     242500    240852    240870    240607    240606    240330    239741    240666    239298    239195    242391    240905    243302    241826    242477    241000
dram[3]:     242491    241073    240740    240605    240483    240290    239932    239467    239340    238884    242503    241027    243305    241972    242512    241100
dram[4]:     242492    240918    240906    240522    240842    240542    239851    239540    239232    239114    242394    241070    243240    241868    242482    241023
dram[5]:     242507    240751    240718    240623    240448    240272    239986    239650    239338    238983    242505    241010    243268    242085    242511    241267
dram[6]:     242496    240762    240854    240411    240853    240423    239870    239660    239325    239120    242386    241064    243212    241934    242487    241239
dram[7]:     242514    240670    240591    240533    240555    240359    240014    239654    239312    239021    242446    241033    243322    241941    242682    241466
dram[8]:     242492    240824    240729    240343    240616    240218    239897    239654    239303    239560    242430    241073    243245    242066    242494    241209
dram[9]:     242502    240824    240809    240519    240600    240004    239982    239663    239234    239062    242406    241042    243247    242053    242534    241400
dram[10]:     242494    240802    240753    240609    240426    240180    239889    239650    239439    240321    242392    241091    243378    242063    242487    241185
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2454224 n_nop=2063242 n_act=10757 n_pre=10741 n_req=92371 n_rd=248572 n_write=120912 bw_util=0.3011
n_activity=1245929 dram_eff=0.5931
bk0: 16432a 2289032i bk1: 16428a 2294628i bk2: 16332a 2289736i bk3: 16332a 2295343i bk4: 15628a 2303234i bk5: 15628a 2303200i bk6: 14320a 2310369i bk7: 14320a 2315324i bk8: 14604a 2308566i bk9: 14604a 2309965i bk10: 14596a 2308561i bk11: 14596a 2316269i bk12: 15932a 2292150i bk13: 15932a 2297289i bk14: 16444a 2283065i bk15: 16444a 2286049i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00672
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2454224 n_nop=2062868 n_act=10918 n_pre=10902 n_req=92384 n_rd=248624 n_write=120912 bw_util=0.3011
n_activity=1249410 dram_eff=0.5915
bk0: 16428a 2287872i bk1: 16428a 2295958i bk2: 16064a 2290836i bk3: 16064a 2295806i bk4: 15884a 2297113i bk5: 15880a 2298966i bk6: 14324a 2311500i bk7: 14324a 2315745i bk8: 14608a 2307261i bk9: 14608a 2313074i bk10: 14628a 2309816i bk11: 14628a 2316899i bk12: 15936a 2292377i bk13: 15936a 2298598i bk14: 16444a 2282909i bk15: 16440a 2285680i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00267
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2454224 n_nop=2062910 n_act=10807 n_pre=10791 n_req=92429 n_rd=248716 n_write=121000 bw_util=0.3013
n_activity=1245205 dram_eff=0.5938
bk0: 16688a 2281991i bk1: 16688a 2289886i bk2: 16072a 2290685i bk3: 16072a 2299836i bk4: 15884a 2298042i bk5: 15884a 2299781i bk6: 14316a 2309152i bk7: 14316a 2316032i bk8: 14612a 2307735i bk9: 14608a 2310076i bk10: 14628a 2308293i bk11: 14628a 2314478i bk12: 15936a 2293566i bk13: 15936a 2298025i bk14: 16224a 2283528i bk15: 16224a 2285849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98515
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2454224 n_nop=2062796 n_act=10958 n_pre=10942 n_req=92382 n_rd=248616 n_write=120912 bw_util=0.3011
n_activity=1245083 dram_eff=0.5936
bk0: 16688a 2282797i bk1: 16684a 2289672i bk2: 16068a 2290368i bk3: 16068a 2295696i bk4: 15884a 2296319i bk5: 15880a 2299176i bk6: 14320a 2310975i bk7: 14320a 2314327i bk8: 14616a 2304722i bk9: 14616a 2309377i bk10: 14576a 2310845i bk11: 14576a 2315527i bk12: 15936a 2290545i bk13: 15936a 2293663i bk14: 16224a 2283809i bk15: 16224a 2286199i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00702
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2454224 n_nop=2062654 n_act=10927 n_pre=10911 n_req=92433 n_rd=248732 n_write=121000 bw_util=0.3013
n_activity=1245736 dram_eff=0.5936
bk0: 16688a 2286166i bk1: 16688a 2290819i bk2: 16068a 2292630i bk3: 16068a 2298930i bk4: 15672a 2299399i bk5: 15672a 2301249i bk6: 14576a 2305897i bk7: 14576a 2311755i bk8: 14616a 2308232i bk9: 14612a 2308502i bk10: 14584a 2310001i bk11: 14584a 2315983i bk12: 15932a 2291165i bk13: 15932a 2295920i bk14: 16232a 2285594i bk15: 16232a 2286205i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98805
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2454224 n_nop=2062948 n_act=10874 n_pre=10858 n_req=92386 n_rd=248632 n_write=120912 bw_util=0.3011
n_activity=1249783 dram_eff=0.5914
bk0: 16432a 2286141i bk1: 16428a 2293534i bk2: 16280a 2289583i bk3: 16280a 2291071i bk4: 15672a 2300007i bk5: 15668a 2301789i bk6: 14580a 2306859i bk7: 14580a 2312124i bk8: 14608a 2306279i bk9: 14608a 2309897i bk10: 14584a 2313364i bk11: 14584a 2317670i bk12: 15932a 2291599i bk13: 15932a 2296147i bk14: 16232a 2288913i bk15: 16232a 2290216i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9928
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2454224 n_nop=2063050 n_act=10871 n_pre=10855 n_req=92362 n_rd=248536 n_write=120912 bw_util=0.3011
n_activity=1243204 dram_eff=0.5943
bk0: 16432a 2286399i bk1: 16432a 2292239i bk2: 16284a 2288567i bk3: 16284a 2295352i bk4: 15616a 2298183i bk5: 15616a 2303993i bk6: 14584a 2307605i bk7: 14584a 2312311i bk8: 14604a 2309277i bk9: 14604a 2309945i bk10: 14584a 2309344i bk11: 14584a 2315948i bk12: 15672a 2294324i bk13: 15672a 2299502i bk14: 16492a 2283549i bk15: 16492a 2283687i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.99327
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2454224 n_nop=2062572 n_act=10942 n_pre=10926 n_req=92446 n_rd=248696 n_write=121088 bw_util=0.3013
n_activity=1245306 dram_eff=0.5939
bk0: 16428a 2284490i bk1: 16424a 2293667i bk2: 16288a 2288852i bk3: 16288a 2292518i bk4: 15616a 2300690i bk5: 15612a 2302479i bk6: 14584a 2306872i bk7: 14584a 2312147i bk8: 14432a 2306752i bk9: 14432a 2311854i bk10: 14844a 2306584i bk11: 14844a 2312661i bk12: 15672a 2296583i bk13: 15672a 2301424i bk14: 16488a 2283884i bk15: 16488a 2286445i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.99273
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2454224 n_nop=2062830 n_act=10985 n_pre=10969 n_req=92360 n_rd=248528 n_write=120912 bw_util=0.3011
n_activity=1245919 dram_eff=0.593
bk0: 16428a 2287284i bk1: 16428a 2295560i bk2: 16288a 2290206i bk3: 16288a 2295069i bk4: 15524a 2301354i bk5: 15524a 2304822i bk6: 14584a 2306091i bk7: 14584a 2309562i bk8: 14432a 2308771i bk9: 14432a 2313417i bk10: 14844a 2306680i bk11: 14844a 2310937i bk12: 15672a 2294266i bk13: 15672a 2300461i bk14: 16492a 2283053i bk15: 16492a 2284613i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98705
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2454224 n_nop=2062888 n_act=10954 n_pre=10938 n_req=92361 n_rd=248532 n_write=120912 bw_util=0.3011
n_activity=1246289 dram_eff=0.5929
bk0: 16688a 2283465i bk1: 16684a 2288720i bk2: 16292a 2289743i bk3: 16292a 2293283i bk4: 15528a 2304869i bk5: 15528a 2305715i bk6: 14576a 2306073i bk7: 14576a 2311814i bk8: 14436a 2306604i bk9: 14436a 2314030i bk10: 14844a 2305750i bk11: 14844a 2310734i bk12: 15672a 2293699i bk13: 15672a 2298679i bk14: 16232a 2284091i bk15: 16232a 2289063i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.99234
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7ff5706fedd0 :  mf: uid=14139612, sid03:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (6209026), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2454224 n_nop=2062605 n_act=10914 n_pre=10898 n_req=92452 n_rd=248719 n_write=121088 bw_util=0.3014
n_activity=1246016 dram_eff=0.5936
bk0: 16688a 2283388i bk1: 16688a 2290133i bk2: 16284a 2289308i bk3: 16284a 2292908i bk4: 15528a 2302458i bk5: 15527a 2305281i bk6: 14580a 2307475i bk7: 14580a 2310316i bk8: 14436a 2310075i bk9: 14436a 2314705i bk10: 14672a 2308937i bk11: 14672a 2312262i bk12: 15932a 2290864i bk13: 15932a 2295303i bk14: 16240a 2288524i bk15: 16240a 2289573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00191

========= L2 cache stats =========
L2_cache_bank[0]: Access = 46542, Miss = 31072, Miss_rate = 0.668, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[1]: Access = 46492, Miss = 31071, Miss_rate = 0.668, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[2]: Access = 46514, Miss = 31079, Miss_rate = 0.668, Pending_hits = 75, Reservation_fails = 0
L2_cache_bank[3]: Access = 46508, Miss = 31077, Miss_rate = 0.668, Pending_hits = 119, Reservation_fails = 0
L2_cache_bank[4]: Access = 46530, Miss = 31090, Miss_rate = 0.668, Pending_hits = 109, Reservation_fails = 0
L2_cache_bank[5]: Access = 46519, Miss = 31089, Miss_rate = 0.668, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[6]: Access = 46475, Miss = 31078, Miss_rate = 0.669, Pending_hits = 76, Reservation_fails = 1
L2_cache_bank[7]: Access = 46475, Miss = 31076, Miss_rate = 0.669, Pending_hits = 109, Reservation_fails = 1
L2_cache_bank[8]: Access = 46547, Miss = 31092, Miss_rate = 0.668, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[9]: Access = 46558, Miss = 31091, Miss_rate = 0.668, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[10]: Access = 46536, Miss = 31080, Miss_rate = 0.668, Pending_hits = 121, Reservation_fails = 0
L2_cache_bank[11]: Access = 46514, Miss = 31078, Miss_rate = 0.668, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[12]: Access = 46492, Miss = 31067, Miss_rate = 0.668, Pending_hits = 94, Reservation_fails = 0
L2_cache_bank[13]: Access = 46514, Miss = 31067, Miss_rate = 0.668, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[14]: Access = 46580, Miss = 31088, Miss_rate = 0.667, Pending_hits = 118, Reservation_fails = 0
L2_cache_bank[15]: Access = 46580, Miss = 31086, Miss_rate = 0.667, Pending_hits = 146, Reservation_fails = 1
L2_cache_bank[16]: Access = 46525, Miss = 31066, Miss_rate = 0.668, Pending_hits = 110, Reservation_fails = 0
L2_cache_bank[17]: Access = 46503, Miss = 31066, Miss_rate = 0.668, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[18]: Access = 46503, Miss = 31067, Miss_rate = 0.668, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[19]: Access = 46525, Miss = 31066, Miss_rate = 0.668, Pending_hits = 109, Reservation_fails = 0
L2_cache_bank[20]: Access = 46580, Miss = 31090, Miss_rate = 0.667, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[21]: Access = 46580, Miss = 31090, Miss_rate = 0.667, Pending_hits = 155, Reservation_fails = 0
L2_total_cache_accesses = 1023592
L2_total_cache_misses = 683726
L2_total_cache_miss_rate = 0.6680
L2_total_cache_pending_hits = 2647
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 337127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2253
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 351068
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 332640
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 690448
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 332640
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.094

icnt_total_pkts_mem_to_simt=3288384
icnt_total_pkts_simt_to_mem=2354152
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.55381
	minimum = 6
	maximum = 52
Network latency average = 8.42033
	minimum = 6
	maximum = 52
Slowest packet = 1956814
Flit latency average = 6.88871
	minimum = 6
	maximum = 48
Slowest flit = 5393550
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237665
	minimum = 0.0188072 (at node 0)
	maximum = 0.0282108 (at node 3)
Accepted packet rate average = 0.0237665
	minimum = 0.0188072 (at node 0)
	maximum = 0.0282108 (at node 3)
Injected flit rate average = 0.0655042
	minimum = 0.0433383 (at node 0)
	maximum = 0.0868299 (at node 42)
Accepted flit rate average= 0.0655042
	minimum = 0.0603056 (at node 0)
	maximum = 0.0904584 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.50817 (22 samples)
	minimum = 6 (22 samples)
	maximum = 107.091 (22 samples)
Network latency average = 9.0996 (22 samples)
	minimum = 6 (22 samples)
	maximum = 104.636 (22 samples)
Flit latency average = 7.87798 (22 samples)
	minimum = 6 (22 samples)
	maximum = 100.909 (22 samples)
Fragmentation average = 0.0732182 (22 samples)
	minimum = 0 (22 samples)
	maximum = 56.1364 (22 samples)
Injected packet rate average = 0.0228307 (22 samples)
	minimum = 0.0180667 (22 samples)
	maximum = 0.0270997 (22 samples)
Accepted packet rate average = 0.0228307 (22 samples)
	minimum = 0.0180667 (22 samples)
	maximum = 0.0270997 (22 samples)
Injected flit rate average = 0.062925 (22 samples)
	minimum = 0.0416309 (22 samples)
	maximum = 0.0834171 (22 samples)
Accepted flit rate average = 0.062925 (22 samples)
	minimum = 0.0579327 (22 samples)
	maximum = 0.086897 (22 samples)
Injected packet size average = 2.75616 (22 samples)
Accepted packet size average = 2.75616 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 12 min, 40 sec (4360 sec)
gpgpu_simulation_rate = 145567 (inst/sec)
gpgpu_simulation_rate = 1424 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 23: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 23 
gpu_sim_cycle = 38836
gpu_sim_insn = 28848876
gpu_ipc =     742.8385
gpu_tot_sim_cycle = 6470013
gpu_tot_sim_insn = 663524148
gpu_tot_ipc =     102.5538
gpu_tot_issued_cta = 1472
max_total_param_size = 0
gpu_stall_dramfull = 142673
gpu_stall_icnt2sh    = 15732
partiton_reqs_in_parallel = 854392
partiton_reqs_in_parallel_total    = 28935321
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.6043
partiton_reqs_in_parallel_util = 854392
partiton_reqs_in_parallel_util_total    = 28935321
gpu_sim_cycle_parition_util = 38836
gpu_tot_sim_cycle_parition_util    = 1321234
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9031
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1023592
L2_BW  =     113.4987 GB/Sec
L2_BW_total  =      15.6766 GB/Sec
gpu_total_sim_rate=148108

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13322244
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 41216
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0396
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 39584
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13318012
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 41216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13322244
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
111041, 106725, 106900, 110784, 111068, 106723, 106915, 110783, 29021, 27852, 27943, 18070, 
gpgpu_n_tot_thrd_icount = 766346752
gpgpu_n_tot_w_icount = 23948336
gpgpu_n_stall_shd_mem = 291990
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 721832
gpgpu_n_mem_write_global = 347760
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 17622784
gpgpu_n_store_insn = 10954440
gpgpu_n_shmem_insn = 72571624
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1318912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 734
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 289812
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:696202	W0_Idle:12799501	W0_Scoreboard:39579035	W1:1391040	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:9388140	W32:13169156
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5774656 {8:721832,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 47295360 {136:347760,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 81476672 {40:173880,136:547952,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2782080 {8:347760,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1904 
maxdqlatency = 0 
maxmflatency = 243427 
averagemflatency = 3596 
max_icnt2mem_latency = 242208 
max_icnt2sh_latency = 6470012 
mrq_lat_table:456339 	73924 	50982 	110938 	137125 	110925 	71473 	35488 	10626 	4637 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	710914 	342566 	508 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	36 	1006745 	47405 	278 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	607491 	112424 	1943 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	136080 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1743 	42 	0 	0 	0 	0 	0 	0 	0 	0 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    243698    244705    245324    246865    245421    246863    248521    248600    249615    250165    243671    244404    243669    244330    243680    244335 
dram[1]:    243696    244697    245329    246919    245408    246926    248468    248555    249606    250131    243669    244389    243671    244337    243683    244385 
dram[2]:    243699    244709    245325    246867    245400    246875    248546    249069    249631    250161    243669    244391    243670    244332    243683    244340 
dram[3]:    243698    244702    245331    246917    245430    246938    248497    249009    249627    250145    243669    244392    243670    244332    243685    244387 
dram[4]:    243697    244707    245327    246868    245407    246872    248453    249063    249644    250159    243669    244397    243670    244339    243456    243813 
dram[5]:    243700    244700    245332    246923    245415    246928    248500    248998    249608    250149    243671    244395    243669    244325    242792    243165 
dram[6]:    243696    244702    245329    246882    245430    246849    248451    249076    249607    250144    243669    244401    243671    244335    243682    244346 
dram[7]:    243698    244706    245334    246931    245439    246942    248503    249005    249606    250172    243670    244408    243669    244327    243687    244391 
dram[8]:    243698    244702    245326    246932    245415    245727    248457    249071    249609    250140    243671    244402    243669    244340    243689    244398 
dram[9]:    243704    244705    245336    246855    245418    245730    248492    248987    249610    250156    243669    244402    243670    244326    243677    244358 
dram[10]:    243693    244696    245328    246914    245414    247022    248454    249082    249613    250133    243669    244387    243670    244344    243684    244401 
average row accesses per activate:
dram[0]:  9.233859  8.755102  9.112857  9.099857  8.241096  7.762581  8.909678  8.671900  8.743431  8.430700  8.992013  8.593893 10.092683  9.774803  8.619493  8.483574 
dram[1]:  9.647676  9.219197  8.082902  8.030888  7.661270  7.419783 10.212569  9.509466  9.874346  9.943761  8.206696  8.077364  8.755995  8.515775  8.941829  8.415906 
dram[2]:  9.580175  9.052341  9.907936  9.486322  7.826972  7.709273  9.128925  8.576087  9.292282  8.744977  8.892744  8.516616 10.110749  9.609907  7.895392  7.397900 
dram[3]:  9.402003  9.254930  8.445196  8.479620  7.642236  7.366467 10.191882  9.491409  9.070513  8.775194  8.341753  8.467571  9.321321  8.622222  8.602443  8.005051 
dram[4]:  9.823617  9.321986  9.631173  9.232248  7.763496  7.392901  8.857590  8.761610  8.843750  8.600304  9.102107  8.761311  9.549231  8.982634  7.858736  7.505325 
dram[5]:  8.926491  8.478261  8.359211  8.425730  8.285322  7.822539 10.292727 10.145162  8.482759  8.521085  8.680062  8.693499  9.653188  8.995652  8.593496  8.089286 
dram[6]: 10.264752  9.409357  9.235465  9.077143  7.627848  7.887434  9.147012  9.001590  9.703259  9.350413  8.775000  8.653313  8.525281  8.224933  8.078553  7.667456 
dram[7]:  8.743207  8.421466  8.394980  8.361842  8.416202  8.065596 10.146954 10.146954  7.806452  7.752089  8.703480  8.690332 10.000000  9.774557  8.380337  8.107635 
dram[8]:  9.794520  8.778991  9.223513  9.065620  7.539722  7.501882  9.580372  9.044728  9.449915  9.050406  8.548291  8.573771  8.797101  8.525281  8.119047  7.586651 
dram[9]:  8.893099  8.567144  8.589190  8.319372  8.768329  8.203018  9.433333  9.339934  7.762901  7.762901  9.003130  8.561012 10.358362  9.665606  8.089286  8.007576 
dram[10]:  9.497109  9.428982  8.692203  8.598105  7.746114  7.512563  9.777202  9.388060  9.307693  8.806962  8.514286  8.375740  8.620833  8.585062  8.538358  8.436171 
average row locality = 1062990/122152 = 8.702190
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4297      4296      4267      4267      4080      4080      3753      3753      3817      3817      3811      3811      4175      4175      4303      4303 
dram[1]:      4296      4296      4197      4197      4147      4146      3754      3754      3818      3818      3820      3820      4176      4176      4303      4302 
dram[2]:      4364      4364      4199      4199      4147      4147      3752      3752      3819      3818      3820      3820      4176      4176      4245      4245 
dram[3]:      4364      4363      4198      4198      4147      4146      3753      3753      3820      3820      3807      3807      4176      4176      4245      4245 
dram[4]:      4364      4364      4198      4198      4092      4092      3820      3820      3820      3819      3809      3809      4175      4175      4247      4247 
dram[5]:      4297      4296      4253      4253      4092      4091      3821      3821      3818      3818      3809      3809      4175      4175      4247      4247 
dram[6]:      4297      4297      4254      4254      4078      4078      3822      3822      3817      3817      3809      3809      4107      4107      4315      4315 
dram[7]:      4296      4295      4255      4255      4078      4077      3822      3822      3772      3772      3877      3877      4107      4107      4314      4314 
dram[8]:      4296      4296      4255      4255      4054      4054      3822      3822      3772      3772      3877      3877      4107      4107      4315      4315 
dram[9]:      4364      4363      4256      4256      4055      4055      3820      3820      3772      3772      3877      3877      4107      4107      4247      4247 
dram[10]:      4364      4364      4254      4254      4055      4055      3821      3821      3772      3772      3832      3832      4175      4175      4249      4249 
total reads: 715230
bank skew: 4364/3752 = 1.16
chip skew: 65049/64995 = 1.00
number of total write accesses:
dram[0]:      2139      2139      2112      2112      1936      1936      1771      1771      1840      1840      1818      1818      2032      2032      2153      2153 
dram[1]:      2139      2139      2043      2043      2005      2005      1771      1771      1840      1840      1818      1818      2032      2032      2153      2153 
dram[2]:      2208      2208      2043      2043      2005      2005      1771      1771      1840      1840      1818      1818      2032      2032      2095      2095 
dram[3]:      2208      2208      2043      2043      2005      2005      1771      1771      1840      1840      1807      1807      2032      2032      2095      2095 
dram[4]:      2208      2208      2043      2043      1948      1948      1840      1840      1840      1840      1807      1807      2032      2032      2095      2095 
dram[5]:      2139      2139      2100      2100      1948      1948      1840      1840      1840      1840      1807      1807      2032      2032      2095      2095 
dram[6]:      2139      2139      2100      2100      1948      1948      1840      1840      1840      1840      1807      1807      1963      1963      2164      2164 
dram[7]:      2139      2139      2100      2100      1948      1948      1840      1840      1794      1794      1876      1876      1963      1963      2164      2164 
dram[8]:      2139      2139      2100      2100      1925      1925      1840      1840      1794      1794      1876      1876      1963      1963      2164      2164 
dram[9]:      2208      2208      2100      2100      1925      1925      1840      1840      1794      1794      1876      1876      1963      1963      2095      2095 
dram[10]:      2208      2208      2100      2100      1925      1925      1840      1840      1794      1794      1830      1830      2032      2032      2095      2095 
total reads: 347760
bank skew: 2208/1771 = 1.25
chip skew: 31648/31602 = 1.00
average mf latency per bank:
dram[0]:       4006      3545      3405      3398      3182      3175      3439      3430      3479      3471      3580      3484      4431      3795      4256      3648
dram[1]:       4005      3547      3368      3359      3231      3226      3437      3432      3480      3471      3618      3479      4429      3794      4255      3648
dram[2]:       4031      3581      3366      3358      3231      3224      3439      3430      3478      3471      3617      3480      4430      3794      4218      3598
dram[3]:       4032      3582      3367      3357      3232      3225      3436      3431      3479      3469      3634      3495      4430      3793      4218      3598
dram[4]:       4030      3580      3366      3359      3212      3204      3483      3476      3479      3471      3632      3493      4431      3795      4217      3596
dram[5]:       4003      3542      3384      3377      3211      3205      3483      3475      3479      3471      3633      3492      4430      3793      4216      3596
dram[6]:       4002      3542      3384      3376      3219      3211      3483      3475      3478      3472      3633      3493      4411      3760      4241      3636
dram[7]:       3965      3542      3384      3376      3216      3212      3484      3475      3449      3441      3671      3537      4409      3760      4243      3635
dram[8]:       3963      3543      3384      3376      3204      3195      3482      3476      3449      3441      3672      3537      4410      3760      4241      3635
dram[9]:       3993      3581      3383      3375      3199      3193      3484      3477      3448      3439      3672      3537      4410      3763      4221      3599
dram[10]:       3994      3579      3384      3376      3202      3194      3482      3475      3450      3440      3647      3507      4429      3795      4219      3601
maximum mf latency per bank:
dram[0]:     242499    240999    240875    240596    240877    240395    239846    240616    239355    239136    242396    240822    243427    241951    242621    241544
dram[1]:     242488    241014    240781    240660    240479    240201    239657    239636    239426    239060    242389    240843    243313    241978    242530    241360
dram[2]:     242500    240852    240870    240607    240606    240330    239741    240666    239298    239195    242391    240905    243302    241826    242477    241000
dram[3]:     242491    241073    240740    240605    240483    240290    239932    239467    239340    238884    242503    241027    243305    241972    242512    241100
dram[4]:     242492    240918    240906    240522    240842    240542    239851    239540    239232    239114    242394    241070    243240    241868    242482    241023
dram[5]:     242507    240751    240718    240623    240448    240272    239986    239650    239338    238983    242505    241010    243268    242085    242511    241267
dram[6]:     242496    240762    240854    240411    240853    240423    239870    239660    239325    239120    242386    241064    243212    241934    242487    241239
dram[7]:     242514    240670    240591    240533    240555    240359    240014    239654    239312    239021    242446    241033    243322    241941    242682    241466
dram[8]:     242492    240824    240729    240343    240616    240218    239897    239654    239303    239560    242430    241073    243245    242066    242494    241209
dram[9]:     242502    240824    240809    240519    240600    240004    239982    239663    239234    239062    242406    241042    243247    242053    242534    241400
dram[10]:     242494    240802    240753    240609    240426    240180    239889    239650    239439    240321    242392    241091    243378    242063    242487    241185
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2526335 n_nop=2118013 n_act=10955 n_pre=10939 n_req=96607 n_rd=260020 n_write=126408 bw_util=0.3059
n_activity=1301676 dram_eff=0.5937
bk0: 17188a 2354390i bk1: 17184a 2360625i bk2: 17068a 2355476i bk3: 17068a 2361483i bk4: 16320a 2369710i bk5: 16320a 2369708i bk6: 15012a 2376714i bk7: 15012a 2382075i bk8: 15268a 2375061i bk9: 15268a 2376526i bk10: 15244a 2375052i bk11: 15244a 2383180i bk12: 16700a 2357444i bk13: 16700a 2363094i bk14: 17212a 2348252i bk15: 17212a 2351642i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0072
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7ff570d22160 :  mf: uid=14782256, sid11:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (6470012), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2526335 n_nop=2117621 n_act=11122 n_pre=11106 n_req=96622 n_rd=260078 n_write=126408 bw_util=0.306
n_activity=1305108 dram_eff=0.5923
bk0: 17184a 2353110i bk1: 17184a 2361732i bk2: 16788a 2356902i bk3: 16786a 2361769i bk4: 16588a 2363503i bk5: 16584a 2365712i bk6: 15016a 2377763i bk7: 15016a 2382195i bk8: 15272a 2373505i bk9: 15272a 2379382i bk10: 15280a 2376445i bk11: 15280a 2383634i bk12: 16704a 2358055i bk13: 16704a 2363988i bk14: 17212a 2348268i bk15: 17208a 2350913i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00504
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2526335 n_nop=2117673 n_act=11005 n_pre=10989 n_req=96667 n_rd=260172 n_write=126496 bw_util=0.3061
n_activity=1300979 dram_eff=0.5944
bk0: 17456a 2347739i bk1: 17456a 2355858i bk2: 16796a 2356534i bk3: 16796a 2366019i bk4: 16588a 2364363i bk5: 16588a 2366090i bk6: 15008a 2375413i bk7: 15008a 2382708i bk8: 15276a 2373988i bk9: 15272a 2376613i bk10: 15280a 2374766i bk11: 15280a 2381019i bk12: 16704a 2358804i bk13: 16704a 2363701i bk14: 16980a 2349151i bk15: 16980a 2351309i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98398
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2526335 n_nop=2117535 n_act=11168 n_pre=11152 n_req=96620 n_rd=260072 n_write=126408 bw_util=0.306
n_activity=1300912 dram_eff=0.5942
bk0: 17456a 2348149i bk1: 17452a 2355377i bk2: 16792a 2356312i bk3: 16792a 2362017i bk4: 16588a 2362274i bk5: 16584a 2365636i bk6: 15012a 2377360i bk7: 15012a 2380748i bk8: 15280a 2370708i bk9: 15280a 2375700i bk10: 15228a 2377485i bk11: 15228a 2382595i bk12: 16704a 2355950i bk13: 16704a 2358975i bk14: 16980a 2349052i bk15: 16980a 2351898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0085
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2526335 n_nop=2117397 n_act=11127 n_pre=11111 n_req=96675 n_rd=260196 n_write=126504 bw_util=0.3061
n_activity=1301710 dram_eff=0.5941
bk0: 17456a 2351624i bk1: 17456a 2356490i bk2: 16792a 2358275i bk3: 16792a 2364886i bk4: 16368a 2365730i bk5: 16368a 2367906i bk6: 15280a 2371961i bk7: 15280a 2378302i bk8: 15280a 2374552i bk9: 15276a 2375095i bk10: 15236a 2376225i bk11: 15236a 2383032i bk12: 16700a 2356290i bk13: 16700a 2361708i bk14: 16988a 2350860i bk15: 16988a 2352006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98778
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2526335 n_nop=2117691 n_act=11082 n_pre=11066 n_req=96624 n_rd=260088 n_write=126408 bw_util=0.306
n_activity=1305526 dram_eff=0.5921
bk0: 17188a 2351605i bk1: 17184a 2359225i bk2: 17012a 2355480i bk3: 17012a 2356981i bk4: 16368a 2366292i bk5: 16364a 2368273i bk6: 15284a 2372931i bk7: 15284a 2378786i bk8: 15272a 2372654i bk9: 15272a 2375856i bk10: 15236a 2379954i bk11: 15236a 2384659i bk12: 16700a 2357222i bk13: 16700a 2361708i bk14: 16988a 2354168i bk15: 16988a 2356142i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.99631
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2526335 n_nop=2117801 n_act=11075 n_pre=11059 n_req=96600 n_rd=259992 n_write=126408 bw_util=0.3059
n_activity=1298541 dram_eff=0.5951
bk0: 17188a 2351757i bk1: 17188a 2357769i bk2: 17016a 2354308i bk3: 17016a 2361114i bk4: 16312a 2364442i bk5: 16312a 2370512i bk6: 15288a 2373790i bk7: 15288a 2379109i bk8: 15268a 2375898i bk9: 15268a 2376239i bk10: 15236a 2375647i bk11: 15236a 2382593i bk12: 16428a 2359769i bk13: 16428a 2365073i bk14: 17260a 2349168i bk15: 17260a 2349069i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9953
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2526335 n_nop=2117299 n_act=11150 n_pre=11134 n_req=96688 n_rd=260160 n_write=126592 bw_util=0.3062
n_activity=1301246 dram_eff=0.5944
bk0: 17184a 2349898i bk1: 17180a 2359642i bk2: 17020a 2354661i bk3: 17020a 2358812i bk4: 16312a 2367196i bk5: 16308a 2369002i bk6: 15288a 2373153i bk7: 15288a 2378809i bk8: 15088a 2372820i bk9: 15088a 2378414i bk10: 15508a 2372887i bk11: 15508a 2379125i bk12: 16428a 2362262i bk13: 16428a 2367004i bk14: 17256a 2349326i bk15: 17256a 2352427i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.99471
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2526335 n_nop=2117581 n_act=11189 n_pre=11173 n_req=96598 n_rd=259984 n_write=126408 bw_util=0.3059
n_activity=1301481 dram_eff=0.5938
bk0: 17184a 2352888i bk1: 17184a 2361449i bk2: 17020a 2355983i bk3: 17020a 2361241i bk4: 16216a 2367925i bk5: 16216a 2371408i bk6: 15288a 2372312i bk7: 15288a 2376076i bk8: 15088a 2374861i bk9: 15088a 2380265i bk10: 15508a 2373102i bk11: 15508a 2377457i bk12: 16428a 2359470i bk13: 16428a 2365814i bk14: 17260a 2348190i bk15: 17260a 2350175i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98733
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2526335 n_nop=2117639 n_act=11162 n_pre=11146 n_req=96597 n_rd=259980 n_write=126408 bw_util=0.3059
n_activity=1302405 dram_eff=0.5933
bk0: 17456a 2348955i bk1: 17452a 2354616i bk2: 17024a 2355566i bk3: 17024a 2359569i bk4: 16220a 2371620i bk5: 16220a 2372112i bk6: 15280a 2372189i bk7: 15280a 2378375i bk8: 15088a 2373101i bk9: 15088a 2380770i bk10: 15508a 2371744i bk11: 15508a 2377471i bk12: 16428a 2359339i bk13: 16428a 2364158i bk14: 16988a 2349072i bk15: 16988a 2354613i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.99082
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2526335 n_nop=2117347 n_act=11118 n_pre=11102 n_req=96692 n_rd=260176 n_write=126592 bw_util=0.3062
n_activity=1302102 dram_eff=0.5941
bk0: 17456a 2348738i bk1: 17456a 2355658i bk2: 17016a 2355581i bk3: 17016a 2358866i bk4: 16220a 2369092i bk5: 16220a 2371916i bk6: 15284a 2373536i bk7: 15284a 2376922i bk8: 15088a 2376359i bk9: 15088a 2381428i bk10: 15328a 2375355i bk11: 15328a 2379027i bk12: 16700a 2356158i bk13: 16700a 2360641i bk14: 16996a 2353882i bk15: 16996a 2354735i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0034

========= L2 cache stats =========
L2_cache_bank[0]: Access = 48655, Miss = 32503, Miss_rate = 0.668, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[1]: Access = 48604, Miss = 32502, Miss_rate = 0.669, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[2]: Access = 48627, Miss = 32511, Miss_rate = 0.669, Pending_hits = 77, Reservation_fails = 0
L2_cache_bank[3]: Access = 48622, Miss = 32509, Miss_rate = 0.669, Pending_hits = 121, Reservation_fails = 0
L2_cache_bank[4]: Access = 48645, Miss = 32522, Miss_rate = 0.669, Pending_hits = 112, Reservation_fails = 0
L2_cache_bank[5]: Access = 48634, Miss = 32521, Miss_rate = 0.669, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[6]: Access = 48588, Miss = 32510, Miss_rate = 0.669, Pending_hits = 80, Reservation_fails = 2
L2_cache_bank[7]: Access = 48587, Miss = 32508, Miss_rate = 0.669, Pending_hits = 112, Reservation_fails = 1
L2_cache_bank[8]: Access = 48661, Miss = 32525, Miss_rate = 0.668, Pending_hits = 115, Reservation_fails = 0
L2_cache_bank[9]: Access = 48673, Miss = 32524, Miss_rate = 0.668, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[10]: Access = 48650, Miss = 32512, Miss_rate = 0.668, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[11]: Access = 48627, Miss = 32510, Miss_rate = 0.669, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[12]: Access = 48604, Miss = 32499, Miss_rate = 0.669, Pending_hits = 97, Reservation_fails = 0
L2_cache_bank[13]: Access = 48627, Miss = 32499, Miss_rate = 0.668, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[14]: Access = 48696, Miss = 32521, Miss_rate = 0.668, Pending_hits = 121, Reservation_fails = 0
L2_cache_bank[15]: Access = 48696, Miss = 32519, Miss_rate = 0.668, Pending_hits = 149, Reservation_fails = 1
L2_cache_bank[16]: Access = 48639, Miss = 32498, Miss_rate = 0.668, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[17]: Access = 48616, Miss = 32498, Miss_rate = 0.668, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[18]: Access = 48615, Miss = 32498, Miss_rate = 0.668, Pending_hits = 80, Reservation_fails = 0
L2_cache_bank[19]: Access = 48638, Miss = 32497, Miss_rate = 0.668, Pending_hits = 110, Reservation_fails = 0
L2_cache_bank[20]: Access = 48696, Miss = 32522, Miss_rate = 0.668, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[21]: Access = 48696, Miss = 32522, Miss_rate = 0.668, Pending_hits = 158, Reservation_fails = 0
L2_total_cache_accesses = 1070096
L2_total_cache_misses = 715230
L2_total_cache_miss_rate = 0.6684
L2_total_cache_pending_hits = 2706
L2_total_cache_reservation_fails = 4
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 352068
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2312
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 367452
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 347760
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 721832
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 347760
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.096

icnt_total_pkts_mem_to_simt=3437744
icnt_total_pkts_simt_to_mem=2461136
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.60106
	minimum = 6
	maximum = 42
Network latency average = 8.46686
	minimum = 6
	maximum = 39
Slowest packet = 2048081
Flit latency average = 6.94734
	minimum = 6
	maximum = 38
Slowest flit = 5834263
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239495
	minimum = 0.018952 (at node 0)
	maximum = 0.028428 (at node 11)
Accepted packet rate average = 0.0239495
	minimum = 0.018952 (at node 0)
	maximum = 0.028428 (at node 11)
Injected flit rate average = 0.0660085
	minimum = 0.0436719 (at node 0)
	maximum = 0.0874984 (at node 42)
Accepted flit rate average= 0.0660085
	minimum = 0.0607699 (at node 0)
	maximum = 0.0911549 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.46873 (23 samples)
	minimum = 6 (23 samples)
	maximum = 104.261 (23 samples)
Network latency average = 9.07209 (23 samples)
	minimum = 6 (23 samples)
	maximum = 101.783 (23 samples)
Flit latency average = 7.83752 (23 samples)
	minimum = 6 (23 samples)
	maximum = 98.1739 (23 samples)
Fragmentation average = 0.0700348 (23 samples)
	minimum = 0 (23 samples)
	maximum = 53.6957 (23 samples)
Injected packet rate average = 0.0228794 (23 samples)
	minimum = 0.0181052 (23 samples)
	maximum = 0.0271574 (23 samples)
Accepted packet rate average = 0.0228794 (23 samples)
	minimum = 0.0181052 (23 samples)
	maximum = 0.0271574 (23 samples)
Injected flit rate average = 0.0630591 (23 samples)
	minimum = 0.0417197 (23 samples)
	maximum = 0.0835946 (23 samples)
Accepted flit rate average = 0.0630591 (23 samples)
	minimum = 0.058056 (23 samples)
	maximum = 0.0870821 (23 samples)
Injected packet size average = 2.75616 (23 samples)
Accepted packet size average = 2.75616 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 14 min, 40 sec (4480 sec)
gpgpu_simulation_rate = 148108 (inst/sec)
gpgpu_simulation_rate = 1444 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 24: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 24 
gpu_sim_cycle = 39032
gpu_sim_insn = 28848876
gpu_ipc =     739.1083
gpu_tot_sim_cycle = 6731195
gpu_tot_sim_insn = 692373024
gpu_tot_ipc =     102.8603
gpu_tot_issued_cta = 1536
max_total_param_size = 0
gpu_stall_dramfull = 142673
gpu_stall_icnt2sh    = 16344
partiton_reqs_in_parallel = 858704
partiton_reqs_in_parallel_total    = 29789713
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.5532
partiton_reqs_in_parallel_util = 858704
partiton_reqs_in_parallel_util_total    = 29789713
gpu_sim_cycle_parition_util = 39032
gpu_tot_sim_cycle_parition_util    = 1360070
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9058
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1070096
L2_BW  =     112.9288 GB/Sec
L2_BW_total  =      15.7232 GB/Sec
gpu_total_sim_rate=150548

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13901472
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 43008
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0379
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 41376
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13897240
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 43008
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13901472
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
115868, 111371, 111547, 115597, 115896, 111365, 111562, 115601, 29021, 27852, 27943, 18070, 
gpgpu_n_tot_thrd_icount = 799666176
gpgpu_n_tot_w_icount = 24989568
gpgpu_n_stall_shd_mem = 292004
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 753216
gpgpu_n_mem_write_global = 362880
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 18388992
gpgpu_n_store_insn = 11430720
gpgpu_n_shmem_insn = 75726912
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1376256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 748
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 289812
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:726056	W0_Idle:12815209	W0_Scoreboard:40722452	W1:1451520	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:9796320	W32:13741728
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6025728 {8:753216,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 49351680 {136:362880,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 85019136 {40:181440,136:571776,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2903040 {8:362880,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1904 
maxdqlatency = 0 
maxmflatency = 243427 
averagemflatency = 3455 
max_icnt2mem_latency = 242208 
max_icnt2sh_latency = 6731194 
mrq_lat_table:475346 	76428 	53076 	116478 	144105 	116440 	74854 	37054 	10663 	4637 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	739481 	360475 	536 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	37 	1051077 	49556 	298 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	634089 	117145 	2008 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	151200 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1819 	44 	0 	0 	0 	0 	0 	0 	0 	0 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    243698    244705    245324    246865    245421    246863    248521    248600    249615    250165    243671    244404    243669    244330    243680    244335 
dram[1]:    243696    244697    245329    246919    245408    246926    248468    248555    249606    250131    243669    244389    243671    244337    243683    244385 
dram[2]:    243699    244709    245325    246867    245400    246875    248546    249069    249631    250161    243669    244391    243670    244332    243683    244340 
dram[3]:    243698    244702    245331    246917    245430    246938    248497    249009    249627    250145    243669    244392    243670    244332    243685    244387 
dram[4]:    243697    244707    245327    246868    245407    246872    248453    249063    249644    250159    243669    244397    243670    244339    243456    243813 
dram[5]:    243700    244700    245332    246923    245415    246928    248500    248998    249608    250149    243671    244395    243669    244325    242792    243165 
dram[6]:    243696    244702    245329    246882    245430    246849    248451    249076    249607    250144    243669    244401    243671    244335    243682    244346 
dram[7]:    243698    244706    245334    246931    245439    246942    248503    249005    249606    250172    243670    244408    243669    244327    243687    244391 
dram[8]:    243698    244702    245326    246932    245415    245727    248457    249071    249609    250140    243671    244402    243669    244340    243689    244398 
dram[9]:    243704    244705    245336    246855    245418    245730    248492    248987    249610    250156    243669    244402    243670    244326    243677    244358 
dram[10]:    243693    244696    245328    246914    245414    247022    248454    249082    249613    250133    243669    244387    243670    244344    243684    244401 
average row accesses per activate:
dram[0]:  8.945406  8.513308  8.985175  8.925034  7.988579  7.575211  8.724242  8.480118  8.499281  8.147586  8.686853  8.377493  9.943077  9.617559  8.365217  8.182260 
dram[1]:  9.368201  8.979946  7.876812  7.867310  7.476191  7.175028  9.946460  9.303716  9.544427  9.606504  8.024523  7.906040  8.482940  8.308483  8.745455  8.221002 
dram[2]:  9.320652  8.794871  9.737313  9.240793  7.626777  7.484884  8.925581  8.416667  8.966616  8.525252  8.674521  8.284107  9.868702  9.354559  7.646243  7.165764 
dram[3]:  9.062087  8.907792  8.267427  8.298983  7.441618  7.175028 10.031359  9.317152  8.794642  8.528138  8.167130  8.282486  8.965326  8.427640  8.425478  7.817967 
dram[4]:  9.462069  9.038208  9.453623  9.009668  7.594952  7.205245  8.663730  8.575582  8.640351  8.346045  8.834337  8.526163  9.353111  8.757453  7.595867  7.294377 
dram[5]:  8.668387  8.181486  8.219059  8.259951  8.029225  7.593750 10.174138 10.001695  8.286115  8.321127  8.404012  8.368046  9.393895  8.793198  8.311558  7.838862 
dram[6]:  9.982169  9.177596  9.024457  8.879679  7.469194  7.744472  8.901960  8.717873  9.542811  9.186625  8.464646  8.428161  8.304862  8.030496  7.841067  7.485050 
dram[7]:  8.567602  8.210269  8.211372  8.201235  8.272965  7.908407 10.003389 10.003389  7.637319  7.607330  8.439607  8.451477  9.813664  9.604863  8.171705  7.867288 
dram[8]:  9.554766  8.578544  8.964912  8.892905  7.367491  7.315790  9.353407  8.782738  9.269538  8.900459  8.345834  8.392458  8.622101  8.370861  7.859303  7.427473 
dram[9]:  8.650694  8.354445  8.410127  8.122250  8.454054  7.949174  9.276730  9.161490  7.578879  7.598693  8.734012  8.311203 10.177134  9.503759  7.820331  7.693023 
dram[10]:  9.295393  9.158878  8.482759  8.396966  7.519231  7.342723  9.533118  9.148837  9.054517  8.548530  8.329577  8.225313  8.492773  8.415364  8.303638  8.210918 
average row locality = 1109614/130790 = 8.483936
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4486      4485      4459      4459      4267      4267      3910      3910      3987      3987      3985      3985      4351      4351      4490      4490 
dram[1]:      4485      4485      4386      4386      4337      4336      3911      3911      3988      3988      3994      3994      4352      4352      4490      4489 
dram[2]:      4556      4556      4388      4388      4337      4337      3909      3909      3989      3988      3994      3994      4352      4352      4430      4430 
dram[3]:      4556      4555      4387      4387      4337      4336      3910      3910      3990      3990      3980      3980      4352      4352      4430      4430 
dram[4]:      4556      4556      4387      4387      4279      4279      3980      3980      3990      3989      3982      3982      4351      4351      4432      4432 
dram[5]:      4486      4485      4445      4445      4279      4278      3981      3981      3988      3988      3982      3982      4351      4351      4432      4432 
dram[6]:      4486      4486      4446      4446      4264      4264      3982      3982      3987      3987      3982      3982      4280      4280      4503      4503 
dram[7]:      4485      4484      4447      4447      4264      4263      3982      3982      3940      3940      4053      4053      4280      4280      4502      4502 
dram[8]:      4485      4485      4447      4447      4239      4239      3982      3982      3940      3940      4053      4053      4280      4280      4503      4503 
dram[9]:      4556      4555      4448      4448      4240      4240      3980      3980      3941      3941      4053      4053      4280      4280      4432      4432 
dram[10]:      4556      4556      4446      4446      4240      4240      3981      3981      3941      3941      4006      4006      4351      4351      4434      4434 
total reads: 746734
bank skew: 4556/3909 = 1.17
chip skew: 67913/67858 = 1.00
number of total write accesses:
dram[0]:      2232      2232      2208      2208      2028      2028      1848      1848      1920      1920      1896      1896      2112      2112      2244      2244 
dram[1]:      2232      2232      2136      2136      2100      2100      1848      1848      1920      1920      1896      1896      2112      2112      2244      2244 
dram[2]:      2304      2304      2136      2136      2100      2100      1848      1848      1920      1920      1896      1896      2112      2112      2184      2184 
dram[3]:      2304      2304      2136      2136      2100      2100      1848      1848      1920      1920      1884      1884      2112      2112      2184      2184 
dram[4]:      2304      2304      2136      2136      2040      2040      1920      1920      1920      1920      1884      1884      2112      2112      2184      2184 
dram[5]:      2232      2232      2196      2196      2040      2040      1920      1920      1920      1920      1884      1884      2112      2112      2184      2184 
dram[6]:      2232      2232      2196      2196      2040      2040      1920      1920      1920      1920      1884      1884      2040      2040      2256      2256 
dram[7]:      2232      2232      2196      2196      2040      2040      1920      1920      1872      1872      1956      1956      2040      2040      2256      2256 
dram[8]:      2232      2232      2196      2196      2016      2016      1920      1920      1872      1872      1956      1956      2040      2040      2256      2256 
dram[9]:      2304      2304      2196      2196      2016      2016      1920      1920      1872      1872      1956      1956      2040      2040      2184      2184 
dram[10]:      2304      2304      2196      2196      2016      2016      1920      1920      1872      1872      1908      1908      2112      2112      2184      2184 
total reads: 362880
bank skew: 2304/1848 = 1.25
chip skew: 33024/32976 = 1.00
average mf latency per bank:
dram[0]:       3847      3405      3268      3260      3051      3044      3309      3300      3342      3334      3437      3344      4265      3654      4090      3506
dram[1]:       3846      3407      3232      3223      3098      3093      3306      3302      3342      3334      3473      3340      4263      3653      4089      3507
dram[2]:       3871      3440      3230      3223      3098      3091      3308      3300      3340      3333      3472      3340      4264      3653      4053      3458
dram[3]:       3873      3441      3231      3222      3098      3092      3305      3301      3342      3331      3489      3356      4264      3652      4052      3458
dram[4]:       3871      3439      3230      3223      3079      3072      3351      3344      3341      3334      3487      3354      4264      3654      4052      3457
dram[5]:       3845      3402      3247      3240      3079      3073      3351      3343      3342      3334      3488      3353      4264      3652      4050      3457
dram[6]:       3844      3402      3247      3240      3087      3079      3350      3343      3341      3334      3488      3354      4245      3621      4075      3494
dram[7]:       3809      3403      3247      3239      3084      3080      3351      3343      3313      3304      3525      3396      4244      3621      4077      3494
dram[8]:       3806      3404      3247      3239      3072      3063      3350      3343      3312      3305      3525      3395      4245      3621      4075      3494
dram[9]:       3835      3440      3246      3239      3068      3062      3351      3345      3312      3302      3525      3396      4245      3623      4055      3459
dram[10]:       3836      3438      3247      3240      3071      3062      3349      3343      3313      3304      3501      3367      4263      3654      4054      3461
maximum mf latency per bank:
dram[0]:     242499    240999    240875    240596    240877    240395    239846    240616    239355    239136    242396    240822    243427    241951    242621    241544
dram[1]:     242488    241014    240781    240660    240479    240201    239657    239636    239426    239060    242389    240843    243313    241978    242530    241360
dram[2]:     242500    240852    240870    240607    240606    240330    239741    240666    239298    239195    242391    240905    243302    241826    242477    241000
dram[3]:     242491    241073    240740    240605    240483    240290    239932    239467    239340    238884    242503    241027    243305    241972    242512    241100
dram[4]:     242492    240918    240906    240522    240842    240542    239851    239540    239232    239114    242394    241070    243240    241868    242482    241023
dram[5]:     242507    240751    240718    240623    240448    240272    239986    239650    239338    238983    242505    241010    243268    242085    242511    241267
dram[6]:     242496    240762    240854    240411    240853    240423    239870    239660    239325    239120    242386    241064    243212    241934    242487    241239
dram[7]:     242514    240670    240591    240533    240555    240359    240014    239654    239312    239021    242446    241033    243322    241941    242682    241466
dram[8]:     242492    240824    240729    240343    240616    240218    239897    239654    239303    239560    242430    241073    243245    242066    242494    241209
dram[9]:     242502    240824    240809    240519    240600    240004    239982    239663    239234    239062    242406    241042    243247    242053    242534    241400
dram[10]:     242494    240802    240753    240609    240426    240180    239889    239650    239439    240321    242392    241091    243378    242063    242487    241185
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2598810 n_nop=2171972 n_act=11737 n_pre=11721 n_req=100845 n_rd=271476 n_write=131904 bw_util=0.3104
n_activity=1360814 dram_eff=0.5929
bk0: 17944a 2419642i bk1: 17940a 2425959i bk2: 17836a 2420571i bk3: 17836a 2426611i bk4: 17068a 2434919i bk5: 17068a 2434826i bk6: 15640a 2443210i bk7: 15640a 2448799i bk8: 15948a 2441016i bk9: 15948a 2442384i bk10: 15940a 2441003i bk11: 15940a 2449218i bk12: 17404a 2423231i bk13: 17404a 2429403i bk14: 17960a 2413307i bk15: 17960a 2416452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02173
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7ff571521ec0 :  mf: uid=15424900, sid21:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (6731194), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2598810 n_nop=2171547 n_act=11920 n_pre=11904 n_req=100860 n_rd=271535 n_write=131904 bw_util=0.3105
n_activity=1363972 dram_eff=0.5916
bk0: 17940a 2418065i bk1: 17940a 2426883i bk2: 17544a 2421888i bk3: 17544a 2426622i bk4: 17348a 2428337i bk5: 17343a 2430608i bk6: 15644a 2443837i bk7: 15644a 2448649i bk8: 15952a 2439465i bk9: 15952a 2445474i bk10: 15976a 2442477i bk11: 15976a 2449987i bk12: 17408a 2423484i bk13: 17408a 2430094i bk14: 17960a 2413251i bk15: 17956a 2416210i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01847
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2598810 n_nop=2171588 n_act=11801 n_pre=11785 n_req=100909 n_rd=271636 n_write=132000 bw_util=0.3106
n_activity=1360011 dram_eff=0.5936
bk0: 18224a 2412687i bk1: 18224a 2420866i bk2: 17552a 2421937i bk3: 17552a 2431433i bk4: 17348a 2429282i bk5: 17348a 2431247i bk6: 15636a 2442030i bk7: 15636a 2449187i bk8: 15956a 2439850i bk9: 15952a 2443077i bk10: 15976a 2440876i bk11: 15976a 2447082i bk12: 17408a 2424974i bk13: 17408a 2430008i bk14: 17720a 2414236i bk15: 17720a 2416404i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.99451
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc01ef280, atomic=0 1 entries : 0x7ff5714fd9b0 :  mf: uid=15424899, sid21:w09, part=3, addr=0xc01ef280, load , size=128, unknown  status = IN_PARTITION_DRAM (6731188), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2598810 n_nop=2171462 n_act=11966 n_pre=11950 n_req=100858 n_rd=271528 n_write=131904 bw_util=0.3105
n_activity=1360116 dram_eff=0.5932
bk0: 18224a 2412850i bk1: 18220a 2420506i bk2: 17548a 2421501i bk3: 17548a 2427503i bk4: 17348a 2427499i bk5: 17344a 2430800i bk6: 15640a 2443636i bk7: 15640a 2447459i bk8: 15960a 2436863i bk9: 15960a 2441793i bk10: 15920a 2443389i bk11: 15920a 2448954i bk12: 17408a 2421255i bk13: 17408a 2425016i bk14: 17720a 2414294i bk15: 17720a 2416733i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02157
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2598810 n_nop=2171320 n_act=11927 n_pre=11911 n_req=100913 n_rd=271652 n_write=132000 bw_util=0.3106
n_activity=1361024 dram_eff=0.5932
bk0: 18224a 2416526i bk1: 18224a 2421569i bk2: 17548a 2423308i bk3: 17548a 2430286i bk4: 17116a 2430971i bk5: 17116a 2432836i bk6: 15920a 2438199i bk7: 15920a 2444584i bk8: 15960a 2440768i bk9: 15956a 2441136i bk10: 15928a 2442079i bk11: 15928a 2449258i bk12: 17404a 2422565i bk13: 17404a 2427656i bk14: 17728a 2415887i bk15: 17728a 2416937i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00257
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2598810 n_nop=2171614 n_act=11882 n_pre=11866 n_req=100862 n_rd=271544 n_write=131904 bw_util=0.3105
n_activity=1365120 dram_eff=0.5911
bk0: 17944a 2416971i bk1: 17940a 2424378i bk2: 17780a 2420818i bk3: 17780a 2422188i bk4: 17116a 2431487i bk5: 17112a 2433554i bk6: 15924a 2439165i bk7: 15924a 2445620i bk8: 15952a 2439010i bk9: 15952a 2441986i bk10: 15928a 2445743i bk11: 15928a 2450944i bk12: 17404a 2423430i bk13: 17404a 2427585i bk14: 17728a 2419436i bk15: 17728a 2421049i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01016
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2598810 n_nop=2171780 n_act=11851 n_pre=11835 n_req=100836 n_rd=271440 n_write=131904 bw_util=0.3104
n_activity=1356979 dram_eff=0.5945
bk0: 17944a 2416436i bk1: 17944a 2422786i bk2: 17784a 2419165i bk3: 17784a 2426055i bk4: 17056a 2429558i bk5: 17056a 2436424i bk6: 15928a 2440026i bk7: 15928a 2445451i bk8: 15948a 2441966i bk9: 15948a 2442745i bk10: 15928a 2441281i bk11: 15928a 2448853i bk12: 17120a 2425489i bk13: 17120a 2431217i bk14: 18012a 2413806i bk15: 18012a 2413957i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00997
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2598810 n_nop=2171322 n_act=11896 n_pre=11880 n_req=100928 n_rd=271616 n_write=132096 bw_util=0.3107
n_activity=1360061 dram_eff=0.5937
bk0: 17940a 2415042i bk1: 17936a 2424582i bk2: 17788a 2419187i bk3: 17788a 2424068i bk4: 17056a 2432572i bk5: 17052a 2434251i bk6: 15928a 2439616i bk7: 15928a 2445452i bk8: 15760a 2439271i bk9: 15760a 2444662i bk10: 16212a 2438541i bk11: 16212a 2445450i bk12: 17120a 2428538i bk13: 17120a 2433274i bk14: 18008a 2414355i bk15: 18008a 2417705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01074
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2598810 n_nop=2171580 n_act=11955 n_pre=11939 n_req=100834 n_rd=271432 n_write=131904 bw_util=0.3104
n_activity=1360355 dram_eff=0.593
bk0: 17940a 2418087i bk1: 17940a 2426864i bk2: 17788a 2421244i bk3: 17788a 2426685i bk4: 16956a 2433181i bk5: 16956a 2437092i bk6: 15928a 2438925i bk7: 15928a 2442270i bk8: 15760a 2440874i bk9: 15760a 2446805i bk10: 16212a 2439130i bk11: 16212a 2443777i bk12: 17120a 2425381i bk13: 17120a 2432246i bk14: 18012a 2413341i bk15: 18012a 2415289i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.99899
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2598810 n_nop=2171558 n_act=11964 n_pre=11948 n_req=100835 n_rd=271436 n_write=131904 bw_util=0.3104
n_activity=1361115 dram_eff=0.5927
bk0: 18224a 2413542i bk1: 18220a 2419550i bk2: 17792a 2420011i bk3: 17792a 2424955i bk4: 16960a 2436971i bk5: 16960a 2437342i bk6: 15920a 2438429i bk7: 15920a 2445023i bk8: 15764a 2438965i bk9: 15764a 2447115i bk10: 16212a 2437796i bk11: 16212a 2443757i bk12: 17120a 2425316i bk13: 17120a 2430679i bk14: 17728a 2413991i bk15: 17728a 2419510i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00502
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2598810 n_nop=2171306 n_act=11892 n_pre=11876 n_req=100934 n_rd=271640 n_write=132096 bw_util=0.3107
n_activity=1360951 dram_eff=0.5933
bk0: 18224a 2413650i bk1: 18224a 2420805i bk2: 17784a 2420525i bk3: 17784a 2423966i bk4: 16960a 2434052i bk5: 16960a 2437568i bk6: 15924a 2439682i bk7: 15924a 2442890i bk8: 15764a 2442671i bk9: 15764a 2447709i bk10: 16024a 2441674i bk11: 16024a 2445526i bk12: 17404a 2421879i bk13: 17404a 2426706i bk14: 17736a 2418992i bk15: 17736a 2420101i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01561

========= L2 cache stats =========
L2_cache_bank[0]: Access = 50768, Miss = 33935, Miss_rate = 0.668, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[1]: Access = 50716, Miss = 33934, Miss_rate = 0.669, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[2]: Access = 50740, Miss = 33943, Miss_rate = 0.669, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[3]: Access = 50736, Miss = 33941, Miss_rate = 0.669, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[4]: Access = 50760, Miss = 33955, Miss_rate = 0.669, Pending_hits = 119, Reservation_fails = 0
L2_cache_bank[5]: Access = 50748, Miss = 33954, Miss_rate = 0.669, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[6]: Access = 50700, Miss = 33942, Miss_rate = 0.669, Pending_hits = 86, Reservation_fails = 2
L2_cache_bank[7]: Access = 50700, Miss = 33940, Miss_rate = 0.669, Pending_hits = 119, Reservation_fails = 1
L2_cache_bank[8]: Access = 50776, Miss = 33957, Miss_rate = 0.669, Pending_hits = 121, Reservation_fails = 0
L2_cache_bank[9]: Access = 50788, Miss = 33956, Miss_rate = 0.669, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[10]: Access = 50764, Miss = 33944, Miss_rate = 0.669, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[11]: Access = 50740, Miss = 33942, Miss_rate = 0.669, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[12]: Access = 50716, Miss = 33930, Miss_rate = 0.669, Pending_hits = 102, Reservation_fails = 0
L2_cache_bank[13]: Access = 50740, Miss = 33930, Miss_rate = 0.669, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[14]: Access = 50812, Miss = 33953, Miss_rate = 0.668, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[15]: Access = 50812, Miss = 33951, Miss_rate = 0.668, Pending_hits = 157, Reservation_fails = 1
L2_cache_bank[16]: Access = 50752, Miss = 33929, Miss_rate = 0.669, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[17]: Access = 50728, Miss = 33929, Miss_rate = 0.669, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[18]: Access = 50728, Miss = 33930, Miss_rate = 0.669, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[19]: Access = 50752, Miss = 33929, Miss_rate = 0.669, Pending_hits = 119, Reservation_fails = 0
L2_cache_bank[20]: Access = 50812, Miss = 33955, Miss_rate = 0.668, Pending_hits = 123, Reservation_fails = 0
L2_cache_bank[21]: Access = 50812, Miss = 33955, Miss_rate = 0.668, Pending_hits = 168, Reservation_fails = 0
L2_total_cache_accesses = 1116600
L2_total_cache_misses = 746734
L2_total_cache_miss_rate = 0.6688
L2_total_cache_pending_hits = 2869
L2_total_cache_reservation_fails = 4
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 366905
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2475
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 383836
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 362880
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 753216
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 362880
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.097

icnt_total_pkts_mem_to_simt=3587104
icnt_total_pkts_simt_to_mem=2568120
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.53033
	minimum = 6
	maximum = 44
Network latency average = 8.40056
	minimum = 6
	maximum = 44
Slowest packet = 2146392
Flit latency average = 6.86542
	minimum = 6
	maximum = 40
Slowest flit = 5916452
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238293
	minimum = 0.0188568 (at node 0)
	maximum = 0.0282852 (at node 19)
Accepted packet rate average = 0.0238293
	minimum = 0.0188568 (at node 0)
	maximum = 0.0282852 (at node 19)
Injected flit rate average = 0.065677
	minimum = 0.0434526 (at node 0)
	maximum = 0.087059 (at node 42)
Accepted flit rate average= 0.065677
	minimum = 0.0604648 (at node 0)
	maximum = 0.0906971 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.42963 (24 samples)
	minimum = 6 (24 samples)
	maximum = 101.75 (24 samples)
Network latency average = 9.04411 (24 samples)
	minimum = 6 (24 samples)
	maximum = 99.375 (24 samples)
Flit latency average = 7.79702 (24 samples)
	minimum = 6 (24 samples)
	maximum = 95.75 (24 samples)
Fragmentation average = 0.0671167 (24 samples)
	minimum = 0 (24 samples)
	maximum = 51.4583 (24 samples)
Injected packet rate average = 0.0229189 (24 samples)
	minimum = 0.0181365 (24 samples)
	maximum = 0.0272044 (24 samples)
Accepted packet rate average = 0.0229189 (24 samples)
	minimum = 0.0181365 (24 samples)
	maximum = 0.0272044 (24 samples)
Injected flit rate average = 0.0631682 (24 samples)
	minimum = 0.0417919 (24 samples)
	maximum = 0.0837389 (24 samples)
Accepted flit rate average = 0.0631682 (24 samples)
	minimum = 0.0581564 (24 samples)
	maximum = 0.0872328 (24 samples)
Injected packet size average = 2.75616 (24 samples)
Accepted packet size average = 2.75616 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 16 min, 39 sec (4599 sec)
gpgpu_simulation_rate = 150548 (inst/sec)
gpgpu_simulation_rate = 1463 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 25: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 25 
gpu_sim_cycle = 38894
gpu_sim_insn = 28848876
gpu_ipc =     741.7308
gpu_tot_sim_cycle = 6992239
gpu_tot_sim_insn = 721221900
gpu_tot_ipc =     103.1461
gpu_tot_issued_cta = 1600
max_total_param_size = 0
gpu_stall_dramfull = 142673
gpu_stall_icnt2sh    = 16927
partiton_reqs_in_parallel = 855668
partiton_reqs_in_parallel_total    = 30648417
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.5056
partiton_reqs_in_parallel_util = 855668
partiton_reqs_in_parallel_util_total    = 30648417
gpu_sim_cycle_parition_util = 38894
gpu_tot_sim_cycle_parition_util    = 1399102
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9083
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1116600
L2_BW  =     113.3294 GB/Sec
L2_BW_total  =      15.7666 GB/Sec
gpu_total_sim_rate=153028

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14480700
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 44800
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0364
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 43168
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14476468
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 44800
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14480700
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
120697, 116009, 116194, 120413, 120730, 116000, 116211, 120431, 33863, 32490, 32600, 22891, 
gpgpu_n_tot_thrd_icount = 832985600
gpgpu_n_tot_w_icount = 26030800
gpgpu_n_stall_shd_mem = 292024
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 784600
gpgpu_n_mem_write_global = 378000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 19155200
gpgpu_n_store_insn = 11907000
gpgpu_n_shmem_insn = 78882200
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1433600
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 768
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 289812
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:756353	W0_Idle:12830315	W0_Scoreboard:41846534	W1:1512000	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:10204500	W32:14314300
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6276800 {8:784600,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 51408000 {136:378000,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 88561600 {40:189000,136:595600,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3024000 {8:378000,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1904 
maxdqlatency = 0 
maxmflatency = 243427 
averagemflatency = 3326 
max_icnt2mem_latency = 242208 
max_icnt2sh_latency = 6992238 
mrq_lat_table:496686 	80446 	55498 	120938 	149636 	121003 	77825 	38262 	10774 	4637 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	772213 	374210 	573 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	44 	1095452 	51674 	302 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	660311 	122210 	2105 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	166320 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1894 	46 	0 	0 	0 	0 	0 	0 	0 	0 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    243698    244705    245324    246865    245421    246863    248521    248600    249615    250165    243671    244404    243669    244330    243680    244335 
dram[1]:    243696    244697    245329    246919    245408    246926    248468    248555    249606    250131    243669    244389    243671    244337    243683    244385 
dram[2]:    243699    244709    245325    246867    245400    246875    248546    249069    249631    250161    243669    244391    243670    244332    243683    244340 
dram[3]:    243698    244702    245331    246917    245430    246938    248497    249009    249627    250145    243669    244392    243670    244332    243685    244387 
dram[4]:    243697    244707    245327    246868    245407    246872    248453    249063    249644    250159    243669    244397    243670    244339    243456    243813 
dram[5]:    243700    244700    245332    246923    245415    246928    248500    248998    249608    250149    243671    244395    243669    244325    242792    243165 
dram[6]:    243696    244702    245329    246882    245430    246849    248451    249076    249607    250144    243669    244401    243671    244335    243682    244346 
dram[7]:    243698    244706    245334    246931    245439    246942    248503    249005    249606    250172    243670    244408    243669    244327    243687    244391 
dram[8]:    243698    244702    245326    246932    245415    245727    248457    249071    249609    250140    243671    244402    243669    244340    243689    244398 
dram[9]:    243704    244705    245336    246855    245418    245730    248492    248987    249610    250156    243669    244402    243670    244326    243677    244358 
dram[10]:    243693    244696    245328    246914    245414    247022    248454    249082    249613    250133    243669    244387    243670    244344    243684    244401 
average row accesses per activate:
dram[0]:  9.174312  8.737827  9.178572  9.118265  8.191489  7.773159  8.953800  8.682081  8.715298  8.360054  8.886792  8.575630 10.197886  9.869883  8.552984  8.369488 
dram[1]:  9.600823  9.209210  8.061758  8.052195  7.675459  7.370044 10.184746  9.538095  9.737342  9.799363  8.221180  8.101717  8.701031  8.525252  8.911167  8.408383 
dram[2]:  9.556149  9.025252  9.926901  9.430555  7.828070  7.684271  9.157012  8.643166  9.186567  8.741477  8.875543  8.482711 10.122938  9.604552  7.827469  7.343983 
dram[3]:  9.295189  9.139386  8.454545  8.486250  7.640411  7.370044 10.270085  9.551669  8.960699  8.694915  8.365753  8.481944  9.186395  8.645327  8.609239  7.981482 
dram[4]:  9.698779  9.271076  9.643466  9.199187  7.794781  7.399775  8.895954  8.806867  8.857553  8.536755  9.036983  8.727143  9.603129  9.001333  7.794350  7.473456 
dram[5]:  8.894536  8.402161  8.407542  8.448655  8.234336  7.793594 10.417935 10.244593  8.453297  8.488276  8.604225  8.568023  9.616809  9.013351  8.495074  8.020930 
dram[6]: 10.218978  9.408602  9.240642  9.094737  7.667836  7.946667  9.136498  8.950582  9.735760  9.379573  8.665248  8.628531  8.518710  8.242197  8.044520  7.684842 
dram[7]:  8.792713  8.431325  8.399757  8.389564  8.481242  8.112624 10.246256 10.246256  7.801547  7.771502  8.643646  8.655602 10.033435  9.824405  8.358244  8.052571 
dram[8]:  9.788811  8.803774  9.180611  9.108037  7.563953  7.511548  9.591900  9.016106  9.459375  9.090090  8.549180  8.596154  8.838018  8.585176  8.062929  7.626623 
dram[9]:  8.879503  8.579832  8.599503  8.310096  8.663116  8.152883  9.514683  9.398474  7.741688  7.761539  8.940000  8.514286 10.396851  9.723123  7.983796  7.874429 
dram[10]:  9.530666  9.392904  8.694340  8.607721  7.717675  7.538818  9.773016  9.385671  9.242748  8.735930  8.530471  8.425445  8.710968  8.632993  8.487085  8.394160 
average row locality = 1156238/133036 = 8.691166
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4675      4674      4643      4643      4440      4440      4083      4083      4153      4153      4147      4147      4543      4543      4682      4682 
dram[1]:      4674      4674      4567      4567      4513      4512      4084      4084      4154      4154      4157      4157      4544      4544      4682      4681 
dram[2]:      4748      4748      4569      4569      4513      4513      4082      4082      4155      4154      4157      4157      4544      4544      4619      4619 
dram[3]:      4748      4747      4568      4568      4513      4512      4083      4083      4156      4156      4143      4143      4544      4544      4619      4619 
dram[4]:      4748      4748      4568      4568      4453      4453      4156      4156      4156      4155      4145      4145      4543      4543      4621      4621 
dram[5]:      4675      4674      4628      4628      4453      4452      4157      4157      4154      4154      4145      4145      4543      4543      4621      4621 
dram[6]:      4675      4675      4629      4629      4438      4438      4158      4158      4153      4153      4145      4145      4469      4469      4695      4695 
dram[7]:      4674      4673      4630      4630      4438      4437      4158      4158      4104      4104      4219      4219      4469      4469      4694      4694 
dram[8]:      4674      4674      4630      4630      4412      4412      4158      4158      4104      4104      4219      4219      4469      4469      4695      4695 
dram[9]:      4748      4747      4631      4631      4413      4413      4156      4156      4104      4104      4219      4219      4469      4469      4621      4621 
dram[10]:      4748      4748      4629      4629      4413      4413      4157      4157      4104      4104      4170      4170      4543      4543      4623      4623 
total reads: 778238
bank skew: 4748/4082 = 1.16
chip skew: 70779/70721 = 1.00
number of total write accesses:
dram[0]:      2325      2325      2296      2296      2105      2105      1925      1925      2000      2000      1976      1976      2208      2208      2340      2340 
dram[1]:      2325      2325      2221      2221      2180      2180      1925      1925      2000      2000      1976      1976      2208      2208      2340      2340 
dram[2]:      2400      2400      2221      2221      2180      2180      1925      1925      2000      2000      1976      1976      2208      2208      2277      2277 
dram[3]:      2400      2400      2221      2221      2180      2180      1925      1925      2000      2000      1964      1964      2208      2208      2277      2277 
dram[4]:      2400      2400      2221      2221      2118      2118      2000      2000      2000      2000      1964      1964      2208      2208      2277      2277 
dram[5]:      2325      2325      2283      2283      2118      2118      2000      2000      2000      2000      1964      1964      2208      2208      2277      2277 
dram[6]:      2325      2325      2283      2283      2118      2118      2000      2000      2000      2000      1964      1964      2133      2133      2352      2352 
dram[7]:      2325      2325      2283      2283      2118      2118      2000      2000      1950      1950      2039      2039      2133      2133      2352      2352 
dram[8]:      2325      2325      2283      2283      2093      2093      2000      2000      1950      1950      2039      2039      2133      2133      2352      2352 
dram[9]:      2400      2400      2283      2283      2093      2093      2000      2000      1950      1950      2039      2039      2133      2133      2277      2277 
dram[10]:      2400      2400      2283      2283      2093      2093      2000      2000      1950      1950      1989      1989      2208      2208      2277      2277 
total reads: 378000
bank skew: 2400/1925 = 1.25
chip skew: 34400/34350 = 1.00
average mf latency per bank:
dram[0]:       3701      3277      3149      3141      2943      2936      3180      3172      3217      3209      3310      3221      4093      3508      3931      3371
dram[1]:       3700      3279      3114      3106      2988      2983      3178      3173      3217      3209      3344      3216      4090      3506      3930      3372
dram[2]:       3724      3310      3112      3105      2988      2981      3180      3171      3216      3208      3343      3217      4091      3506      3896      3325
dram[3]:       3726      3311      3113      3104      2989      2982      3177      3173      3217      3207      3358      3230      4091      3506      3895      3326
dram[4]:       3724      3309      3112      3105      2970      2962      3220      3214      3216      3209      3357      3229      4092      3507      3895      3324
dram[5]:       3699      3274      3129      3123      2970      2964      3221      3213      3217      3209      3358      3228      4091      3505      3894      3324
dram[6]:       3698      3274      3129      3122      2977      2969      3220      3213      3216      3210      3358      3229      4073      3475      3917      3360
dram[7]:       3664      3275      3129      3121      2974      2970      3221      3213      3189      3181      3393      3269      4072      3475      3919      3360
dram[8]:       3662      3275      3129      3121      2962      2954      3220      3213      3189      3182      3393      3269      4073      3475      3917      3360
dram[9]:       3689      3310      3129      3121      2959      2953      3221      3215      3189      3179      3394      3269      4073      3478      3899      3326
dram[10]:       3690      3308      3129      3122      2962      2953      3219      3213      3190      3181      3371      3242      4090      3507      3897      3328
maximum mf latency per bank:
dram[0]:     242499    240999    240875    240596    240877    240395    239846    240616    239355    239136    242396    240822    243427    241951    242621    241544
dram[1]:     242488    241014    240781    240660    240479    240201    239657    239636    239426    239060    242389    240843    243313    241978    242530    241360
dram[2]:     242500    240852    240870    240607    240606    240330    239741    240666    239298    239195    242391    240905    243302    241826    242477    241000
dram[3]:     242491    241073    240740    240605    240483    240290    239932    239467    239340    238884    242503    241027    243305    241972    242512    241100
dram[4]:     242492    240918    240906    240522    240842    240542    239851    239540    239232    239114    242394    241070    243240    241868    242482    241023
dram[5]:     242507    240751    240718    240623    240448    240272    239986    239650    239338    238983    242505    241010    243268    242085    242511    241267
dram[6]:     242496    240762    240854    240411    240853    240423    239870    239660    239325    239120    242386    241064    243212    241934    242487    241239
dram[7]:     242514    240670    240591    240533    240555    240359    240014    239654    239312    239021    242446    241033    243322    241941    242682    241466
dram[8]:     242492    240824    240729    240343    240616    240218    239897    239654    239303    239560    242430    241073    243245    242066    242494    241209
dram[9]:     242502    240824    240809    240519    240600    240004    239982    239663    239234    239062    242406    241042    243247    242053    242534    241400
dram[10]:     242494    240802    240753    240609    240426    240180    239889    239650    239439    240321    242392    241091    243378    242063    242487    241185
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2671029 n_nop=2226847 n_act=11937 n_pre=11921 n_req=105081 n_rd=282924 n_write=137400 bw_util=0.3147
n_activity=1416481 dram_eff=0.5935
bk0: 18700a 2485261i bk1: 18696a 2492049i bk2: 18572a 2486004i bk3: 18572a 2492518i bk4: 17760a 2501494i bk5: 17760a 2501533i bk6: 16332a 2509352i bk7: 16332a 2515567i bk8: 16612a 2507705i bk9: 16612a 2508811i bk10: 16588a 2507557i bk11: 16588a 2516028i bk12: 18172a 2488626i bk13: 18172a 2495121i bk14: 18728a 2478594i bk15: 18728a 2481806i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02562
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7ff571c1abe0 :  mf: uid=16067544, sid27:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (6992238), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2671029 n_nop=2226399 n_act=12128 n_pre=12112 n_req=105098 n_rd=282990 n_write=137400 bw_util=0.3148
n_activity=1419741 dram_eff=0.5922
bk0: 18696a 2483701i bk1: 18696a 2492817i bk2: 18268a 2487641i bk3: 18266a 2493056i bk4: 18052a 2494830i bk5: 18048a 2497240i bk6: 16336a 2510234i bk7: 16336a 2515056i bk8: 16616a 2505902i bk9: 16616a 2512099i bk10: 16628a 2509049i bk11: 16628a 2516921i bk12: 18176a 2488763i bk13: 18176a 2495676i bk14: 18728a 2478510i bk15: 18724a 2482078i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02099
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2671029 n_nop=2226459 n_act=11999 n_pre=11983 n_req=105147 n_rd=283092 n_write=137496 bw_util=0.3149
n_activity=1415911 dram_eff=0.5941
bk0: 18992a 2478157i bk1: 18992a 2487175i bk2: 18276a 2488003i bk3: 18276a 2497637i bk4: 18052a 2495465i bk5: 18052a 2497851i bk6: 16328a 2507847i bk7: 16328a 2515943i bk8: 16620a 2506375i bk9: 16616a 2509679i bk10: 16628a 2507378i bk11: 16628a 2514093i bk12: 18176a 2490094i bk13: 18176a 2495927i bk14: 18476a 2479637i bk15: 18476a 2482154i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.99798
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2671029 n_nop=2226305 n_act=12178 n_pre=12162 n_req=105096 n_rd=282984 n_write=137400 bw_util=0.3148
n_activity=1415720 dram_eff=0.5939
bk0: 18992a 2478229i bk1: 18988a 2486372i bk2: 18272a 2487574i bk3: 18272a 2493634i bk4: 18052a 2493812i bk5: 18048a 2497480i bk6: 16332a 2510178i bk7: 16332a 2513978i bk8: 16624a 2503032i bk9: 16624a 2508357i bk10: 16572a 2510367i bk11: 16572a 2515687i bk12: 18176a 2486554i bk13: 18176a 2490090i bk14: 18476a 2479656i bk15: 18476a 2482431i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02345
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2671029 n_nop=2226175 n_act=12125 n_pre=12109 n_req=105155 n_rd=283116 n_write=137504 bw_util=0.3149
n_activity=1416858 dram_eff=0.5937
bk0: 18992a 2482002i bk1: 18992a 2487680i bk2: 18272a 2489398i bk3: 18272a 2496014i bk4: 17812a 2497229i bk5: 17812a 2499014i bk6: 16624a 2504218i bk7: 16624a 2511247i bk8: 16624a 2507258i bk9: 16620a 2507551i bk10: 16580a 2508792i bk11: 16580a 2516257i bk12: 18172a 2487989i bk13: 18172a 2493578i bk14: 18484a 2481388i bk15: 18484a 2482702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00528
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2671029 n_nop=2226461 n_act=12092 n_pre=12076 n_req=105100 n_rd=283000 n_write=137400 bw_util=0.3148
n_activity=1420865 dram_eff=0.5918
bk0: 18700a 2482489i bk1: 18696a 2490561i bk2: 18512a 2486841i bk3: 18512a 2487994i bk4: 17812a 2497884i bk5: 17808a 2500455i bk6: 16628a 2505643i bk7: 16628a 2512240i bk8: 16616a 2505458i bk9: 16616a 2508798i bk10: 16580a 2512556i bk11: 16580a 2518144i bk12: 18172a 2488535i bk13: 18172a 2492720i bk14: 18484a 2484669i bk15: 18484a 2486762i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01249
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2671029 n_nop=2226651 n_act=12049 n_pre=12033 n_req=105074 n_rd=282896 n_write=137400 bw_util=0.3147
n_activity=1412926 dram_eff=0.5949
bk0: 18700a 2482050i bk1: 18700a 2489041i bk2: 18516a 2485177i bk3: 18516a 2492123i bk4: 17752a 2496208i bk5: 17752a 2503061i bk6: 16632a 2506380i bk7: 16632a 2512329i bk8: 16612a 2508331i bk9: 16612a 2509479i bk10: 16580a 2507822i bk11: 16580a 2515963i bk12: 17876a 2491088i bk13: 17876a 2497251i bk14: 18780a 2479232i bk15: 18780a 2479302i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01243
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2671029 n_nop=2226153 n_act=12106 n_pre=12090 n_req=105170 n_rd=283080 n_write=137600 bw_util=0.315
n_activity=1416113 dram_eff=0.5941
bk0: 18696a 2480443i bk1: 18692a 2490713i bk2: 18520a 2485136i bk3: 18520a 2490145i bk4: 17752a 2499241i bk5: 17748a 2500982i bk6: 16632a 2505748i bk7: 16632a 2511832i bk8: 16416a 2505996i bk9: 16416a 2511154i bk10: 16876a 2505271i bk11: 16876a 2512342i bk12: 17876a 2494169i bk13: 17876a 2498775i bk14: 18776a 2479858i bk15: 18776a 2483100i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01061
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2671029 n_nop=2226451 n_act=12153 n_pre=12137 n_req=105072 n_rd=282888 n_write=137400 bw_util=0.3147
n_activity=1416150 dram_eff=0.5936
bk0: 18696a 2483719i bk1: 18696a 2492738i bk2: 18520a 2487059i bk3: 18520a 2492956i bk4: 17648a 2500067i bk5: 17648a 2503481i bk6: 16632a 2505013i bk7: 16632a 2508569i bk8: 16416a 2507595i bk9: 16416a 2513274i bk10: 16876a 2505667i bk11: 16876a 2510502i bk12: 17876a 2490723i bk13: 17876a 2498391i bk14: 18780a 2478847i bk15: 18780a 2480874i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.99944
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2671029 n_nop=2226409 n_act=12176 n_pre=12160 n_req=105071 n_rd=282884 n_write=137400 bw_util=0.3147
n_activity=1416946 dram_eff=0.5932
bk0: 18992a 2478701i bk1: 18988a 2485546i bk2: 18524a 2485855i bk3: 18524a 2491023i bk4: 17652a 2503717i bk5: 17652a 2504264i bk6: 16624a 2504509i bk7: 16624a 2511394i bk8: 16416a 2505661i bk9: 16416a 2514125i bk10: 16876a 2504348i bk11: 16876a 2510494i bk12: 17876a 2490785i bk13: 17876a 2496023i bk14: 18484a 2479562i bk15: 18484a 2484923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00834
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2671029 n_nop=2226161 n_act=12094 n_pre=12078 n_req=105174 n_rd=283096 n_write=137600 bw_util=0.315
n_activity=1416520 dram_eff=0.594
bk0: 18992a 2479207i bk1: 18992a 2486573i bk2: 18516a 2486371i bk3: 18516a 2490544i bk4: 17652a 2500733i bk5: 17652a 2504122i bk6: 16628a 2506150i bk7: 16628a 2509584i bk8: 16416a 2509190i bk9: 16416a 2514331i bk10: 16680a 2508051i bk11: 16680a 2512418i bk12: 18172a 2486951i bk13: 18172a 2492390i bk14: 18492a 2484219i bk15: 18492a 2485895i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01707

========= L2 cache stats =========
L2_cache_bank[0]: Access = 52881, Miss = 35366, Miss_rate = 0.669, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[1]: Access = 52828, Miss = 35365, Miss_rate = 0.669, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[2]: Access = 52853, Miss = 35375, Miss_rate = 0.669, Pending_hits = 87, Reservation_fails = 0
L2_cache_bank[3]: Access = 52850, Miss = 35373, Miss_rate = 0.669, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[4]: Access = 52875, Miss = 35387, Miss_rate = 0.669, Pending_hits = 122, Reservation_fails = 0
L2_cache_bank[5]: Access = 52863, Miss = 35386, Miss_rate = 0.669, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[6]: Access = 52813, Miss = 35374, Miss_rate = 0.670, Pending_hits = 91, Reservation_fails = 2
L2_cache_bank[7]: Access = 52812, Miss = 35372, Miss_rate = 0.670, Pending_hits = 124, Reservation_fails = 1
L2_cache_bank[8]: Access = 52890, Miss = 35390, Miss_rate = 0.669, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[9]: Access = 52903, Miss = 35389, Miss_rate = 0.669, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[10]: Access = 52878, Miss = 35376, Miss_rate = 0.669, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[11]: Access = 52853, Miss = 35374, Miss_rate = 0.669, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[12]: Access = 52828, Miss = 35362, Miss_rate = 0.669, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[13]: Access = 52853, Miss = 35362, Miss_rate = 0.669, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[14]: Access = 52928, Miss = 35386, Miss_rate = 0.669, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[15]: Access = 52928, Miss = 35384, Miss_rate = 0.669, Pending_hits = 160, Reservation_fails = 1
L2_cache_bank[16]: Access = 52866, Miss = 35361, Miss_rate = 0.669, Pending_hits = 123, Reservation_fails = 0
L2_cache_bank[17]: Access = 52841, Miss = 35361, Miss_rate = 0.669, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[18]: Access = 52840, Miss = 35361, Miss_rate = 0.669, Pending_hits = 88, Reservation_fails = 0
L2_cache_bank[19]: Access = 52865, Miss = 35360, Miss_rate = 0.669, Pending_hits = 123, Reservation_fails = 0
L2_cache_bank[20]: Access = 52928, Miss = 35387, Miss_rate = 0.669, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[21]: Access = 52928, Miss = 35387, Miss_rate = 0.669, Pending_hits = 170, Reservation_fails = 0
L2_total_cache_accesses = 1163104
L2_total_cache_misses = 778238
L2_total_cache_miss_rate = 0.6691
L2_total_cache_pending_hits = 2953
L2_total_cache_reservation_fails = 4
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 381821
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2559
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 400220
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 378000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 784600
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 378000
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.098

icnt_total_pkts_mem_to_simt=3736464
icnt_total_pkts_simt_to_mem=2675104
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58238
	minimum = 6
	maximum = 50
Network latency average = 8.45002
	minimum = 6
	maximum = 48
Slowest packet = 2234105
Flit latency average = 6.93072
	minimum = 6
	maximum = 44
Slowest flit = 6157681
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239138
	minimum = 0.0189237 (at node 5)
	maximum = 0.0283856 (at node 0)
Accepted packet rate average = 0.0239138
	minimum = 0.0189237 (at node 5)
	maximum = 0.0283856 (at node 0)
Injected flit rate average = 0.0659101
	minimum = 0.0436068 (at node 5)
	maximum = 0.0873679 (at node 42)
Accepted flit rate average= 0.0659101
	minimum = 0.0606793 (at node 5)
	maximum = 0.0910189 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.39574 (25 samples)
	minimum = 6 (25 samples)
	maximum = 99.68 (25 samples)
Network latency average = 9.02035 (25 samples)
	minimum = 6 (25 samples)
	maximum = 97.32 (25 samples)
Flit latency average = 7.76236 (25 samples)
	minimum = 6 (25 samples)
	maximum = 93.68 (25 samples)
Fragmentation average = 0.064432 (25 samples)
	minimum = 0 (25 samples)
	maximum = 49.4 (25 samples)
Injected packet rate average = 0.0229587 (25 samples)
	minimum = 0.018168 (25 samples)
	maximum = 0.0272517 (25 samples)
Accepted packet rate average = 0.0229587 (25 samples)
	minimum = 0.018168 (25 samples)
	maximum = 0.0272517 (25 samples)
Injected flit rate average = 0.0632778 (25 samples)
	minimum = 0.0418645 (25 samples)
	maximum = 0.0838841 (25 samples)
Accepted flit rate average = 0.0632778 (25 samples)
	minimum = 0.0582573 (25 samples)
	maximum = 0.0873842 (25 samples)
Injected packet size average = 2.75616 (25 samples)
Accepted packet size average = 2.75616 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 18 min, 33 sec (4713 sec)
gpgpu_simulation_rate = 153028 (inst/sec)
gpgpu_simulation_rate = 1483 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 26: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 26 
gpu_sim_cycle = 39070
gpu_sim_insn = 28848876
gpu_ipc =     738.3895
gpu_tot_sim_cycle = 7253459
gpu_tot_sim_insn = 750070776
gpu_tot_ipc =     103.4087
gpu_tot_issued_cta = 1664
max_total_param_size = 0
gpu_stall_dramfull = 142673
gpu_stall_icnt2sh    = 17214
partiton_reqs_in_parallel = 859540
partiton_reqs_in_parallel_total    = 31504085
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.4618
partiton_reqs_in_parallel_util = 859540
partiton_reqs_in_parallel_util_total    = 31504085
gpu_sim_cycle_parition_util = 39070
gpu_tot_sim_cycle_parition_util    = 1437996
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9107
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1163104
L2_BW  =     112.8189 GB/Sec
L2_BW_total  =      15.8065 GB/Sec
gpu_total_sim_rate=155648

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15059928
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 46592
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0350
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 44960
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15055696
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 46592
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15059928
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
125524, 120650, 120841, 125229, 125557, 120639, 120858, 125250, 33863, 32490, 32600, 22891, 
gpgpu_n_tot_thrd_icount = 866305024
gpgpu_n_tot_w_icount = 27072032
gpgpu_n_stall_shd_mem = 292046
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 815984
gpgpu_n_mem_write_global = 393120
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 19921408
gpgpu_n_store_insn = 12383280
gpgpu_n_shmem_insn = 82037488
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1490944
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 790
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 289812
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:786245	W0_Idle:12845659	W0_Scoreboard:42987513	W1:1572480	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:10612680	W32:14886872
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6527872 {8:815984,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 53464320 {136:393120,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 92104064 {40:196560,136:619424,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3144960 {8:393120,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1904 
maxdqlatency = 0 
maxmflatency = 243427 
averagemflatency = 3206 
max_icnt2mem_latency = 242208 
max_icnt2sh_latency = 7253458 
mrq_lat_table:515858 	82957 	57595 	126515 	156653 	126458 	81084 	39768 	10804 	4637 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	800940 	391962 	598 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	45 	1139811 	53809 	311 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	686958 	126896 	2156 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	181440 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1971 	47 	0 	0 	0 	0 	0 	0 	0 	0 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    243698    244705    245324    246865    245421    246863    248521    248600    249615    250165    243671    244404    243669    244330    243680    244335 
dram[1]:    243696    244697    245329    246919    245408    246926    248468    248555    249606    250131    243669    244389    243671    244337    243683    244385 
dram[2]:    243699    244709    245325    246867    245400    246875    248546    249069    249631    250161    243669    244391    243670    244332    243683    244340 
dram[3]:    243698    244702    245331    246917    245430    246938    248497    249009    249627    250145    243669    244392    243670    244332    243685    244387 
dram[4]:    243697    244707    245327    246868    245407    246872    248453    249063    249644    250159    243669    244397    243670    244339    243456    243813 
dram[5]:    243700    244700    245332    246923    245415    246928    248500    248998    249608    250149    243671    244395    243669    244325    242792    243165 
dram[6]:    243696    244702    245329    246882    245430    246849    248451    249076    249607    250144    243669    244401    243671    244335    243682    244346 
dram[7]:    243698    244706    245334    246931    245439    246942    248503    249005    249606    250172    243670    244408    243669    244327    243687    244391 
dram[8]:    243698    244702    245326    246932    245415    245727    248457    249071    249609    250140    243671    244402    243669    244340    243689    244398 
dram[9]:    243704    244705    245336    246855    245418    245730    248492    248987    249610    250156    243669    244402    243670    244326    243677    244358 
dram[10]:    243693    244696    245328    246914    245414    247022    248454    249082    249613    250133    243669    244387    243670    244344    243684    244401 
average row accesses per activate:
dram[0]:  8.869671  8.476135  8.988806  8.911221  7.925668  7.548673  8.754559  8.457994  8.514627  8.187980  8.685287  8.399209  9.910892  9.585500  8.361970  8.193042 
dram[1]:  9.322663  8.944717  7.890625  7.899441  7.471092  7.222567  9.941083  9.262611  9.586826  9.644578  7.991239  7.902228  8.453559  8.254417  8.711217  8.191919 
dram[2]:  9.365239  8.831354  9.714286  9.232376  7.593036  7.463101  8.941260  8.422402  8.970589  8.561498  8.722677  8.335509  9.787709  9.368984  7.652081  7.191575 
dram[3]:  9.101591  8.936298  8.309049  8.299295  7.471092  7.237552 10.019261  9.220089  8.739427  8.496021  8.160462  8.245136  8.938775  8.382775  8.445230  7.810458 
dram[4]:  9.545571  9.123926  9.328496  8.883165  7.653631  7.256356  8.690217  8.562249  8.645074  8.350718  8.795298  8.535570  9.317820  8.747815  7.621679  7.340839 
dram[5]:  8.720958  8.171718  8.236842  8.255733  8.039907  7.652514 10.170112  9.917830  8.231362  8.327699  8.422517  8.323298  9.405369  8.802764  8.378505  7.829694 
dram[6]:  9.989026  9.194445  8.977556  8.888889  7.485214  7.704622  8.886111  8.645946  9.500000  9.173352  8.456117  8.422517  8.295400  7.986014  7.912527  7.561403 
dram[7]:  8.626778  8.253968  8.267509  8.182955  8.283636  7.945349  9.981279  9.950233  7.590362  7.599517  8.492829  8.416020  9.774608  9.556485  8.222222  7.902913 
dram[8]:  9.492829  8.575972  8.923172  8.945342  7.338745  7.307112  9.353801  8.776406  9.292035  8.898305  8.277001  8.383527  8.586466  8.376528  7.895474  7.491820 
dram[9]:  8.717467  8.401130  8.433255  8.073991  8.466916  7.960094  9.310043  9.176471  7.555156  7.609903  8.743624  8.308674 10.046921  9.412087  7.864035  7.745141 
dram[10]:  9.295000  9.079365  8.460634  8.421053  7.477398  7.347779  9.491097  9.164757  9.066187  8.549525  8.380392  8.261598  8.462561  8.371565  8.312862  8.189498 
average row locality = 1202862/141780 = 8.484003
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4864      4863      4835      4835      4627      4627      4240      4240      4323      4323      4321      4321      4719      4719      4869      4869 
dram[1]:      4863      4863      4756      4756      4703      4702      4241      4241      4324      4324      4331      4331      4720      4720      4869      4868 
dram[2]:      4940      4940      4758      4758      4703      4703      4239      4239      4325      4324      4331      4331      4720      4720      4804      4804 
dram[3]:      4940      4939      4757      4757      4703      4702      4240      4240      4326      4326      4316      4316      4720      4720      4804      4804 
dram[4]:      4940      4940      4757      4757      4640      4640      4316      4316      4326      4325      4318      4318      4719      4719      4806      4806 
dram[5]:      4864      4863      4820      4820      4640      4639      4317      4317      4324      4324      4318      4318      4719      4719      4806      4806 
dram[6]:      4864      4864      4821      4821      4624      4624      4318      4318      4323      4323      4318      4318      4642      4642      4883      4883 
dram[7]:      4863      4862      4822      4822      4624      4623      4318      4318      4272      4272      4395      4395      4642      4642      4882      4882 
dram[8]:      4863      4863      4822      4822      4597      4597      4318      4318      4272      4272      4395      4395      4642      4642      4883      4883 
dram[9]:      4940      4939      4823      4823      4598      4598      4316      4316      4273      4273      4395      4395      4642      4642      4806      4806 
dram[10]:      4940      4940      4821      4821      4598      4598      4317      4317      4273      4273      4344      4344      4719      4719      4808      4808 
total reads: 809742
bank skew: 4940/4239 = 1.17
chip skew: 73643/73584 = 1.00
number of total write accesses:
dram[0]:      2418      2418      2392      2392      2197      2197      2002      2002      2080      2080      2054      2054      2288      2288      2431      2431 
dram[1]:      2418      2418      2314      2314      2275      2275      2002      2002      2080      2080      2054      2054      2288      2288      2431      2431 
dram[2]:      2496      2496      2314      2314      2275      2275      2002      2002      2080      2080      2054      2054      2288      2288      2366      2366 
dram[3]:      2496      2496      2314      2314      2275      2275      2002      2002      2080      2080      2041      2041      2288      2288      2366      2366 
dram[4]:      2496      2496      2314      2314      2210      2210      2080      2080      2080      2080      2041      2041      2288      2288      2366      2366 
dram[5]:      2418      2418      2379      2379      2210      2210      2080      2080      2080      2080      2041      2041      2288      2288      2366      2366 
dram[6]:      2418      2418      2379      2379      2210      2210      2080      2080      2080      2080      2041      2041      2210      2210      2444      2444 
dram[7]:      2418      2418      2379      2379      2210      2210      2080      2080      2028      2028      2119      2119      2210      2210      2444      2444 
dram[8]:      2418      2418      2379      2379      2184      2184      2080      2080      2028      2028      2119      2119      2210      2210      2444      2444 
dram[9]:      2496      2496      2379      2379      2184      2184      2080      2080      2028      2028      2119      2119      2210      2210      2366      2366 
dram[10]:      2496      2496      2379      2379      2184      2184      2080      2080      2028      2028      2067      2067      2288      2288      2366      2366 
total reads: 393120
bank skew: 2496/2002 = 1.25
chip skew: 35776/35724 = 1.00
average mf latency per bank:
dram[0]:       3567      3159      3032      3025      2832      2825      3069      3061      3100      3093      3188      3102      3952      3388      3790      3252
dram[1]:       3566      3160      2999      2991      2875      2870      3067      3063      3100      3093      3221      3098      3949      3386      3789      3252
dram[2]:       3589      3191      2997      2990      2875      2868      3069      3061      3099      3092      3220      3098      3950      3386      3756      3207
dram[3]:       3590      3192      2998      2989      2875      2869      3066      3062      3100      3090      3235      3112      3951      3386      3755      3207
dram[4]:       3588      3190      2997      2990      2858      2850      3108      3101      3100      3093      3233      3111      3951      3387      3755      3206
dram[5]:       3564      3156      3013      3006      2857      2852      3108      3101      3100      3093      3235      3110      3950      3386      3754      3206
dram[6]:       3563      3156      3013      3006      2865      2857      3108      3101      3099      3093      3235      3110      3933      3357      3776      3240
dram[7]:       3531      3156      3013      3005      2862      2858      3108      3101      3073      3065      3269      3149      3932      3357      3778      3240
dram[8]:       3528      3157      3013      3005      2851      2843      3107      3101      3073      3066      3269      3149      3933      3357      3776      3240
dram[9]:       3555      3191      3012      3005      2847      2841      3109      3102      3072      3063      3269      3149      3933      3359      3758      3208
dram[10]:       3556      3189      3013      3006      2850      2841      3107      3100      3074      3065      3247      3123      3950      3387      3757      3210
maximum mf latency per bank:
dram[0]:     242499    240999    240875    240596    240877    240395    239846    240616    239355    239136    242396    240822    243427    241951    242621    241544
dram[1]:     242488    241014    240781    240660    240479    240201    239657    239636    239426    239060    242389    240843    243313    241978    242530    241360
dram[2]:     242500    240852    240870    240607    240606    240330    239741    240666    239298    239195    242391    240905    243302    241826    242477    241000
dram[3]:     242491    241073    240740    240605    240483    240290    239932    239467    239340    238884    242503    241027    243305    241972    242512    241100
dram[4]:     242492    240918    240906    240522    240842    240542    239851    239540    239232    239114    242394    241070    243240    241868    242482    241023
dram[5]:     242507    240751    240718    240623    240448    240272    239986    239650    239338    238983    242505    241010    243268    242085    242511    241267
dram[6]:     242496    240762    240854    240411    240853    240423    239870    239660    239325    239120    242386    241064    243212    241934    242487    241239
dram[7]:     242514    240670    240591    240533    240555    240359    240014    239654    239312    239021    242446    241033    243322    241941    242682    241466
dram[8]:     242492    240824    240729    240343    240616    240218    239897    239654    239303    239560    242430    241073    243245    242066    242494    241209
dram[9]:     242502    240824    240809    240519    240600    240004    239982    239663    239234    239062    242406    241042    243247    242053    242534    241400
dram[10]:     242494    240802    240753    240609    240426    240180    239889    239650    239439    240321    242392    241091    243378    242063    242487    241185
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2743575 n_nop=2280833 n_act=12741 n_pre=12725 n_req=109319 n_rd=294380 n_write=142896 bw_util=0.3188
n_activity=1476196 dram_eff=0.5924
bk0: 19456a 2550230i bk1: 19452a 2557570i bk2: 19340a 2550926i bk3: 19340a 2557884i bk4: 18508a 2566570i bk5: 18508a 2567116i bk6: 16960a 2575897i bk7: 16960a 2582165i bk8: 17292a 2573809i bk9: 17292a 2575026i bk10: 17284a 2573703i bk11: 17284a 2582547i bk12: 18876a 2554517i bk13: 18876a 2561450i bk14: 19476a 2543761i bk15: 19476a 2546980i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03819
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7ff5721f8d80 :  mf: uid=16710188, sid09:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (7253458), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2743575 n_nop=2280381 n_act=12934 n_pre=12918 n_req=109336 n_rd=294446 n_write=142896 bw_util=0.3188
n_activity=1478920 dram_eff=0.5914
bk0: 19452a 2548713i bk1: 19452a 2558319i bk2: 19024a 2553003i bk3: 19024a 2558740i bk4: 18812a 2560158i bk5: 18806a 2562952i bk6: 16964a 2576133i bk7: 16964a 2581385i bk8: 17296a 2572287i bk9: 17296a 2578957i bk10: 17324a 2575320i bk11: 17324a 2583404i bk12: 18880a 2554497i bk13: 18880a 2561654i bk14: 19476a 2543782i bk15: 19472a 2547510i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02912
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2743575 n_nop=2280473 n_act=12781 n_pre=12765 n_req=109389 n_rd=294556 n_write=143000 bw_util=0.319
n_activity=1475570 dram_eff=0.5931
bk0: 19760a 2543210i bk1: 19760a 2552519i bk2: 19032a 2552929i bk3: 19032a 2563081i bk4: 18812a 2560507i bk5: 18812a 2563339i bk6: 16956a 2574352i bk7: 16956a 2582466i bk8: 17300a 2572344i bk9: 17296a 2576082i bk10: 17324a 2573840i bk11: 17324a 2580652i bk12: 18880a 2556155i bk13: 18880a 2562414i bk14: 19216a 2544757i bk15: 19216a 2547280i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01192
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc01ef280, atomic=0 1 entries : 0x7ff5721a95b0 :  mf: uid=16710187, sid09:w09, part=3, addr=0xc01ef280, load , size=128, unknown  status = IN_PARTITION_DRAM (7253457), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2743575 n_nop=2280307 n_act=12974 n_pre=12958 n_req=109334 n_rd=294440 n_write=142896 bw_util=0.3188
n_activity=1474876 dram_eff=0.593
bk0: 19760a 2543417i bk1: 19756a 2551662i bk2: 19028a 2552659i bk3: 19028a 2558899i bk4: 18812a 2559053i bk5: 18808a 2563215i bk6: 16960a 2576188i bk7: 16960a 2580774i bk8: 17304a 2569413i bk9: 17304a 2574706i bk10: 17264a 2576641i bk11: 17264a 2582060i bk12: 18880a 2552303i bk13: 18880a 2555629i bk14: 19216a 2544566i bk15: 19216a 2547306i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03379
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2743575 n_nop=2280185 n_act=12917 n_pre=12901 n_req=109393 n_rd=294572 n_write=143000 bw_util=0.319
n_activity=1475851 dram_eff=0.593
bk0: 19760a 2547199i bk1: 19760a 2553230i bk2: 19028a 2554250i bk3: 19028a 2561230i bk4: 18560a 2562723i bk5: 18560a 2564633i bk6: 17264a 2570623i bk7: 17264a 2577380i bk8: 17304a 2572992i bk9: 17300a 2573499i bk10: 17272a 2575227i bk11: 17272a 2582843i bk12: 18876a 2553759i bk13: 18876a 2559579i bk14: 19224a 2546443i bk15: 19224a 2548181i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0196
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2743575 n_nop=2280495 n_act=12872 n_pre=12856 n_req=109338 n_rd=294456 n_write=142896 bw_util=0.3188
n_activity=1480110 dram_eff=0.591
bk0: 19456a 2547889i bk1: 19452a 2555680i bk2: 19280a 2551876i bk3: 19280a 2552986i bk4: 18560a 2563056i bk5: 18556a 2565986i bk6: 17268a 2571709i bk7: 17268a 2578904i bk8: 17296a 2571476i bk9: 17296a 2575014i bk10: 17272a 2578757i bk11: 17272a 2584811i bk12: 18876a 2554466i bk13: 18876a 2559037i bk14: 19224a 2550085i bk15: 19224a 2552346i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02201
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2743575 n_nop=2280649 n_act=12851 n_pre=12835 n_req=109310 n_rd=294344 n_write=142896 bw_util=0.3187
n_activity=1472128 dram_eff=0.594
bk0: 19456a 2547255i bk1: 19456a 2554806i bk2: 19284a 2550203i bk3: 19284a 2557226i bk4: 18496a 2561479i bk5: 18496a 2568414i bk6: 17272a 2572586i bk7: 17272a 2578450i bk8: 17292a 2574268i bk9: 17292a 2575507i bk10: 17272a 2574133i bk11: 17272a 2582525i bk12: 18568a 2557003i bk13: 18568a 2563536i bk14: 19532a 2544088i bk15: 19532a 2544446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02771
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2743575 n_nop=2280187 n_act=12882 n_pre=12866 n_req=109410 n_rd=294536 n_write=143104 bw_util=0.319
n_activity=1475784 dram_eff=0.5931
bk0: 19452a 2545813i bk1: 19448a 2555918i bk2: 19288a 2550080i bk3: 19288a 2555206i bk4: 18496a 2564393i bk5: 18492a 2566624i bk6: 17272a 2571902i bk7: 17272a 2578286i bk8: 17088a 2572257i bk9: 17088a 2577962i bk10: 17580a 2571451i bk11: 17580a 2578694i bk12: 18568a 2560312i bk13: 18568a 2565073i bk14: 19528a 2545663i bk15: 19528a 2548578i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0211
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2743575 n_nop=2280429 n_act=12965 n_pre=12949 n_req=109308 n_rd=294336 n_write=142896 bw_util=0.3187
n_activity=1475558 dram_eff=0.5926
bk0: 19452a 2548873i bk1: 19452a 2558278i bk2: 19288a 2552409i bk3: 19288a 2558512i bk4: 18388a 2565333i bk5: 18388a 2568838i bk6: 17272a 2571423i bk7: 17272a 2574682i bk8: 17088a 2573514i bk9: 17088a 2579487i bk10: 17580a 2571952i bk11: 17580a 2577002i bk12: 18568a 2556676i bk13: 18568a 2564507i bk14: 19532a 2543753i bk15: 19532a 2546383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00898
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2743575 n_nop=2280435 n_act=12960 n_pre=12944 n_req=109309 n_rd=294340 n_write=142896 bw_util=0.3187
n_activity=1476301 dram_eff=0.5923
bk0: 19760a 2543859i bk1: 19756a 2550762i bk2: 19292a 2550930i bk3: 19292a 2555863i bk4: 18392a 2568981i bk5: 18392a 2569651i bk6: 17264a 2570873i bk7: 17264a 2577748i bk8: 17092a 2571886i bk9: 17092a 2580656i bk10: 17580a 2570481i bk11: 17580a 2577016i bk12: 18568a 2556832i bk13: 18568a 2562308i bk14: 19224a 2545422i bk15: 19224a 2550058i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.018
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7ff57048ce00 :  mf: uid=16710185, sid07:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (7253458), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2743575 n_nop=2280119 n_act=12904 n_pre=12888 n_req=109416 n_rd=294560 n_write=143104 bw_util=0.319
n_activity=1475863 dram_eff=0.5931
bk0: 19760a 2544403i bk1: 19760a 2551702i bk2: 19284a 2551718i bk3: 19284a 2555938i bk4: 18392a 2565786i bk5: 18392a 2569642i bk6: 17268a 2572308i bk7: 17268a 2576162i bk8: 17092a 2575655i bk9: 17092a 2580778i bk10: 17376a 2574695i bk11: 17376a 2579100i bk12: 18876a 2552418i bk13: 18876a 2558263i bk14: 19232a 2549357i bk15: 19232a 2551860i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0245

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54994, Miss = 36798, Miss_rate = 0.669, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[1]: Access = 54940, Miss = 36797, Miss_rate = 0.670, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[2]: Access = 54966, Miss = 36807, Miss_rate = 0.670, Pending_hits = 92, Reservation_fails = 0
L2_cache_bank[3]: Access = 54964, Miss = 36805, Miss_rate = 0.670, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[4]: Access = 54990, Miss = 36820, Miss_rate = 0.670, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[5]: Access = 54977, Miss = 36819, Miss_rate = 0.670, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[6]: Access = 54925, Miss = 36806, Miss_rate = 0.670, Pending_hits = 96, Reservation_fails = 2
L2_cache_bank[7]: Access = 54925, Miss = 36804, Miss_rate = 0.670, Pending_hits = 129, Reservation_fails = 1
L2_cache_bank[8]: Access = 55005, Miss = 36822, Miss_rate = 0.669, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[9]: Access = 55018, Miss = 36821, Miss_rate = 0.669, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[10]: Access = 54992, Miss = 36808, Miss_rate = 0.669, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 54966, Miss = 36806, Miss_rate = 0.670, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[12]: Access = 54940, Miss = 36793, Miss_rate = 0.670, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[13]: Access = 54966, Miss = 36793, Miss_rate = 0.669, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[14]: Access = 55044, Miss = 36818, Miss_rate = 0.669, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[15]: Access = 55044, Miss = 36816, Miss_rate = 0.669, Pending_hits = 167, Reservation_fails = 1
L2_cache_bank[16]: Access = 54979, Miss = 36792, Miss_rate = 0.669, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[17]: Access = 54953, Miss = 36792, Miss_rate = 0.670, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[18]: Access = 54953, Miss = 36793, Miss_rate = 0.670, Pending_hits = 92, Reservation_fails = 0
L2_cache_bank[19]: Access = 54979, Miss = 36792, Miss_rate = 0.669, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[20]: Access = 55044, Miss = 36820, Miss_rate = 0.669, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[21]: Access = 55044, Miss = 36820, Miss_rate = 0.669, Pending_hits = 175, Reservation_fails = 0
L2_total_cache_accesses = 1209608
L2_total_cache_misses = 809742
L2_total_cache_miss_rate = 0.6694
L2_total_cache_pending_hits = 3087
L2_total_cache_reservation_fails = 4
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 396687
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2693
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 416604
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 393120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 815984
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 393120
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.100

icnt_total_pkts_mem_to_simt=3885824
icnt_total_pkts_simt_to_mem=2782088
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.51463
	minimum = 6
	maximum = 44
Network latency average = 8.39404
	minimum = 6
	maximum = 39
Slowest packet = 2326963
Flit latency average = 6.84977
	minimum = 6
	maximum = 35
Slowest flit = 6419796
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238061
	minimum = 0.0188385 (at node 0)
	maximum = 0.0282577 (at node 7)
Accepted packet rate average = 0.0238061
	minimum = 0.0188385 (at node 0)
	maximum = 0.0282577 (at node 7)
Injected flit rate average = 0.0656131
	minimum = 0.0434104 (at node 0)
	maximum = 0.0869743 (at node 42)
Accepted flit rate average= 0.0656131
	minimum = 0.0604059 (at node 0)
	maximum = 0.0906089 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.36185 (26 samples)
	minimum = 6 (26 samples)
	maximum = 97.5385 (26 samples)
Network latency average = 8.99626 (26 samples)
	minimum = 6 (26 samples)
	maximum = 95.0769 (26 samples)
Flit latency average = 7.72726 (26 samples)
	minimum = 6 (26 samples)
	maximum = 91.4231 (26 samples)
Fragmentation average = 0.0619539 (26 samples)
	minimum = 0 (26 samples)
	maximum = 47.5 (26 samples)
Injected packet rate average = 0.0229913 (26 samples)
	minimum = 0.0181938 (26 samples)
	maximum = 0.0272903 (26 samples)
Accepted packet rate average = 0.0229913 (26 samples)
	minimum = 0.0181938 (26 samples)
	maximum = 0.0272903 (26 samples)
Injected flit rate average = 0.0633677 (26 samples)
	minimum = 0.0419239 (26 samples)
	maximum = 0.084003 (26 samples)
Accepted flit rate average = 0.0633677 (26 samples)
	minimum = 0.05834 (26 samples)
	maximum = 0.0875082 (26 samples)
Injected packet size average = 2.75616 (26 samples)
Accepted packet size average = 2.75616 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 20 min, 19 sec (4819 sec)
gpgpu_simulation_rate = 155648 (inst/sec)
gpgpu_simulation_rate = 1505 (cycle/sec)
GPGPU-Sim uArch: Shader 13 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 27: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 27 
gpu_sim_cycle = 38797
gpu_sim_insn = 28848876
gpu_ipc =     743.5852
gpu_tot_sim_cycle = 7514406
gpu_tot_sim_insn = 778919652
gpu_tot_ipc =     103.6569
gpu_tot_issued_cta = 1728
max_total_param_size = 0
gpu_stall_dramfull = 142673
gpu_stall_icnt2sh    = 17746
partiton_reqs_in_parallel = 853534
partiton_reqs_in_parallel_total    = 32363625
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.4205
partiton_reqs_in_parallel_util = 853534
partiton_reqs_in_parallel_util_total    = 32363625
gpu_sim_cycle_parition_util = 38797
gpu_tot_sim_cycle_parition_util    = 1477066
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9130
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1209608
L2_BW  =     113.6128 GB/Sec
L2_BW_total  =      15.8441 GB/Sec
gpu_total_sim_rate=158252

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15639156
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 48384
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0337
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 46752
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15634924
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 48384
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15639156
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
130351, 125288, 125488, 130054, 130384, 125280, 125505, 130063, 33863, 32490, 32600, 22891, 
gpgpu_n_tot_thrd_icount = 899624448
gpgpu_n_tot_w_icount = 28113264
gpgpu_n_stall_shd_mem = 292082
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 847368
gpgpu_n_mem_write_global = 408240
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 20687616
gpgpu_n_store_insn = 12859560
gpgpu_n_shmem_insn = 85192776
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1548288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 826
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 289812
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:816347	W0_Idle:12860848	W0_Scoreboard:44111857	W1:1632960	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11020860	W32:15459444
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6778944 {8:847368,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 55520640 {136:408240,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 95646528 {40:204120,136:643248,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3265920 {8:408240,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1904 
maxdqlatency = 0 
maxmflatency = 243427 
averagemflatency = 3096 
max_icnt2mem_latency = 242208 
max_icnt2sh_latency = 7514405 
mrq_lat_table:537200 	86955 	60104 	130910 	162207 	131012 	84124 	40905 	10899 	4637 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	833676 	405697 	631 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	48 	1184175 	55938 	319 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	713159 	131987 	2248 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	196560 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2046 	49 	0 	0 	0 	0 	0 	0 	0 	0 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    243698    244705    245324    246865    245421    246863    248521    248600    249615    250165    243671    244404    243669    244330    243680    244335 
dram[1]:    243696    244697    245329    246919    245408    246926    248468    248555    249606    250131    243669    244389    243671    244337    243683    244385 
dram[2]:    243699    244709    245325    246867    245400    246875    248546    249069    249631    250161    243669    244391    243670    244332    243683    244340 
dram[3]:    243698    244702    245331    246917    245430    246938    248497    249009    249627    250145    243669    244392    243670    244332    243685    244387 
dram[4]:    243697    244707    245327    246868    245407    246872    248453    249063    249644    250159    243669    244397    243670    244339    243456    243813 
dram[5]:    243700    244700    245332    246923    245415    246928    248500    248998    249608    250149    243671    244395    243669    244325    242792    243165 
dram[6]:    243696    244702    245329    246882    245430    246849    248451    249076    249607    250144    243669    244401    243671    244335    243682    244346 
dram[7]:    243698    244706    245334    246931    245439    246942    248503    249005    249606    250172    243670    244408    243669    244327    243687    244391 
dram[8]:    243698    244702    245326    246932    245415    245727    248457    249071    249609    250140    243671    244402    243669    244340    243689    244398 
dram[9]:    243704    244705    245336    246855    245418    245730    248492    248987    249610    250156    243669    244402    243670    244326    243677    244358 
dram[10]:    243693    244696    245328    246914    245414    247022    248454    249082    249613    250133    243669    244387    243670    244344    243684    244401 
average row accesses per activate:
dram[0]:  9.080432  8.683123  9.167481  9.089697  8.112386  7.731148  8.966851  8.667557  8.714286  8.384615  8.869973  8.582360 10.146036  9.818304  8.535433  8.366042 
dram[1]:  9.537201  9.156175  8.061539  8.070407  7.655026  7.403275 10.161189  9.478832  9.793815  9.822747  8.172626  8.082927  8.675386  8.473867  8.885246  8.346535 
dram[2]:  9.583127  9.044497  9.889488  9.407692  7.778495  7.646935  9.155149  8.631649  9.173793  8.761528  8.908602  8.519280 10.021978  9.600000  7.819517  7.356367 
dram[3]:  9.317249  9.150474  8.482080  8.472286  7.655026  7.418461 10.239748  9.436047  8.916890  8.650195  8.343868  8.429119  9.165829  8.603773  8.595156  7.961538 
dram[4]:  9.764854  9.339783  9.503886  9.058024  7.838852  7.436649  8.904953  8.775725  8.822281  8.526923  8.982313  8.721268  9.548429  8.972939  7.805235  7.506546 
dram[5]:  8.930343  8.375415  8.411036  8.430022  8.229432  7.837749 10.395312 10.141768  8.407080  8.503837  8.607562  8.507732  9.636724  9.028465  8.528605  7.980728 
dram[6]: 10.207828  9.407960  9.176904  9.065534  7.668831  7.890869  9.102599  8.860187  9.678311  9.351618  8.641361  8.607562  8.513126  8.200000  8.101064  7.730965 
dram[7]:  8.835280  8.458613  8.441808  8.356823  8.476076  8.134328 10.205522 10.174312  7.760380  7.769596  8.681643  8.604325 10.005610  9.786008  8.376238  8.074231 
dram[8]:  9.708601  8.783972  9.122100  9.122100  7.519786  7.487753  9.574100  8.991892  9.467439  9.073509  8.464331  8.571609  8.807407  8.595181  8.083864  7.660966 
dram[9]:  8.929480  8.609811  8.608294  8.247241  8.660098  8.148320  9.530086  9.395480  7.723731  7.778835  8.933949  8.496231 10.279539  9.614555  8.015054  7.912951 
dram[10]:  9.512315  9.294826  8.655851  8.596087  7.660131  7.528908  9.712409  9.383639  9.240113  8.722667  8.566280  8.446700  8.684524  8.592462  8.482367  8.358745 
average row locality = 1249486/143998 = 8.677107
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5053      5052      5019      5019      4800      4800      4413      4413      4489      4489      4483      4483      4911      4911      5061      5061 
dram[1]:      5052      5052      4937      4937      4879      4878      4414      4414      4490      4490      4494      4494      4912      4912      5061      5060 
dram[2]:      5132      5132      4939      4939      4879      4879      4412      4412      4491      4490      4494      4494      4912      4912      4993      4993 
dram[3]:      5132      5131      4938      4938      4879      4878      4413      4413      4492      4492      4479      4479      4912      4912      4993      4993 
dram[4]:      5132      5132      4938      4938      4814      4814      4492      4492      4492      4491      4481      4481      4911      4911      4995      4995 
dram[5]:      5053      5052      5003      5003      4814      4813      4493      4493      4490      4490      4481      4481      4911      4911      4995      4995 
dram[6]:      5053      5053      5004      5004      4798      4798      4494      4494      4489      4489      4481      4481      4831      4831      5075      5075 
dram[7]:      5052      5051      5005      5005      4798      4797      4494      4494      4436      4436      4561      4561      4831      4831      5074      5074 
dram[8]:      5052      5052      5005      5005      4770      4770      4494      4494      4436      4436      4561      4561      4831      4831      5075      5075 
dram[9]:      5132      5131      5006      5006      4771      4771      4492      4492      4436      4436      4561      4561      4831      4831      4995      4995 
dram[10]:      5132      5132      5004      5004      4771      4771      4493      4493      4436      4436      4508      4508      4911      4911      4997      4997 
total reads: 841246
bank skew: 5132/4412 = 1.16
chip skew: 76509/76447 = 1.00
number of total write accesses:
dram[0]:      2511      2511      2480      2480      2274      2274      2079      2079      2160      2160      2134      2134      2384      2384      2527      2527 
dram[1]:      2511      2511      2399      2399      2355      2355      2079      2079      2160      2160      2134      2134      2384      2384      2527      2527 
dram[2]:      2592      2592      2399      2399      2355      2355      2079      2079      2160      2160      2134      2134      2384      2384      2459      2459 
dram[3]:      2592      2592      2399      2399      2355      2355      2079      2079      2160      2160      2121      2121      2384      2384      2459      2459 
dram[4]:      2592      2592      2399      2399      2288      2288      2160      2160      2160      2160      2121      2121      2384      2384      2459      2459 
dram[5]:      2511      2511      2466      2466      2288      2288      2160      2160      2160      2160      2121      2121      2384      2384      2459      2459 
dram[6]:      2511      2511      2466      2466      2288      2288      2160      2160      2160      2160      2121      2121      2303      2303      2540      2540 
dram[7]:      2511      2511      2466      2466      2288      2288      2160      2160      2106      2106      2202      2202      2303      2303      2540      2540 
dram[8]:      2511      2511      2466      2466      2261      2261      2160      2160      2106      2106      2202      2202      2303      2303      2540      2540 
dram[9]:      2592      2592      2466      2466      2261      2261      2160      2160      2106      2106      2202      2202      2303      2303      2459      2459 
dram[10]:      2592      2592      2466      2466      2261      2261      2160      2160      2106      2106      2148      2148      2384      2384      2459      2459 
total reads: 408240
bank skew: 2592/2079 = 1.25
chip skew: 37152/37098 = 1.00
average mf latency per bank:
dram[0]:       3442      3049      2930      2923      2740      2733      2960      2951      2994      2986      3079      2996      3805      3263      3654      3137
dram[1]:       3441      3051      2898      2890      2781      2776      2958      2953      2994      2986      3111      2992      3802      3261      3654      3137
dram[2]:       3464      3080      2897      2890      2781      2774      2960      2951      2993      2985      3110      2993      3803      3261      3622      3094
dram[3]:       3465      3081      2898      2889      2781      2776      2957      2952      2994      2984      3124      3005      3803      3261      3622      3094
dram[4]:       3463      3079      2897      2890      2765      2757      2997      2991      2993      2986      3122      3004      3804      3262      3622      3093
dram[5]:       3440      3046      2912      2906      2764      2758      2997      2990      2994      2986      3124      3003      3803      3260      3620      3093
dram[6]:       3439      3047      2913      2905      2771      2763      2997      2990      2993      2987      3124      3004      3787      3232      3642      3126
dram[7]:       3408      3047      2912      2905      2768      2764      2997      2990      2968      2960      3156      3041      3785      3233      3643      3126
dram[8]:       3405      3047      2912      2905      2757      2750      2996      2990      2968      2961      3157      3041      3786      3233      3642      3126
dram[9]:       3431      3080      2912      2904      2754      2748      2997      2991      2967      2958      3157      3041      3786      3235      3624      3095
dram[10]:       3432      3078      2912      2905      2757      2748      2996      2989      2968      2960      3136      3016      3802      3262      3623      3097
maximum mf latency per bank:
dram[0]:     242499    240999    240875    240596    240877    240395    239846    240616    239355    239136    242396    240822    243427    241951    242621    241544
dram[1]:     242488    241014    240781    240660    240479    240201    239657    239636    239426    239060    242389    240843    243313    241978    242530    241360
dram[2]:     242500    240852    240870    240607    240606    240330    239741    240666    239298    239195    242391    240905    243302    241826    242477    241000
dram[3]:     242491    241073    240740    240605    240483    240290    239932    239467    239340    238884    242503    241027    243305    241972    242512    241100
dram[4]:     242492    240918    240906    240522    240842    240542    239851    239540    239232    239114    242394    241070    243240    241868    242482    241023
dram[5]:     242507    240751    240718    240623    240448    240272    239986    239650    239338    238983    242505    241010    243268    242085    242511    241267
dram[6]:     242496    240762    240854    240411    240853    240423    239870    239660    239325    239120    242386    241064    243212    241934    242487    241239
dram[7]:     242514    240670    240591    240533    240555    240359    240014    239654    239312    239021    242446    241033    243322    241941    242682    241466
dram[8]:     242492    240824    240729    240343    240616    240218    239897    239654    239303    239560    242430    241073    243245    242066    242494    241209
dram[9]:     242502    240824    240809    240519    240600    240004    239982    239663    239234    239062    242406    241042    243247    242053    242534    241400
dram[10]:     242494    240802    240753    240609    240426    240180    239889    239650    239439    240321    242392    241091    243378    242063    242487    241185
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2815614 n_nop=2335532 n_act=12939 n_pre=12923 n_req=113555 n_rd=305828 n_write=148392 bw_util=0.3226
n_activity=1531923 dram_eff=0.593
bk0: 20212a 2615134i bk1: 20208a 2623583i bk2: 20076a 2616277i bk3: 20076a 2623795i bk4: 19200a 2633212i bk5: 19200a 2633454i bk6: 17652a 2642296i bk7: 17652a 2648742i bk8: 17956a 2640351i bk9: 17956a 2641310i bk10: 17932a 2640103i bk11: 17932a 2649368i bk12: 19644a 2619857i bk13: 19644a 2627033i bk14: 20244a 2609229i bk15: 20244a 2612406i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04095
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2815614 n_nop=2335062 n_act=13136 n_pre=13120 n_req=113574 n_rd=305904 n_write=148392 bw_util=0.3227
n_activity=1534711 dram_eff=0.592
bk0: 20208a 2613999i bk1: 20208a 2624176i bk2: 19748a 2618841i bk3: 19748a 2624789i bk4: 19516a 2626520i bk5: 19512a 2629043i bk6: 17656a 2642453i bk7: 17656a 2648030i bk8: 17960a 2638761i bk9: 17960a 2645284i bk10: 17976a 2641676i bk11: 17976a 2650380i bk12: 19648a 2619950i bk13: 19648a 2627355i bk14: 20244a 2608467i bk15: 20240a 2612971i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03144
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7ff5728ef8e0 :  mf: uid=17352831, sid17:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_DRAM (7514401), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2815614 n_nop=2335164 n_act=12979 n_pre=12963 n_req=113627 n_rd=306012 n_write=148496 bw_util=0.3228
n_activity=1531238 dram_eff=0.5936
bk0: 20528a 2608190i bk1: 20528a 2618204i bk2: 19756a 2618638i bk3: 19756a 2628945i bk4: 19516a 2627127i bk5: 19516a 2629631i bk6: 17648a 2640605i bk7: 17648a 2649234i bk8: 17964a 2638787i bk9: 17960a 2642188i bk10: 17976a 2640404i bk11: 17976a 2647493i bk12: 19648a 2621508i bk13: 19648a 2628380i bk14: 19972a 2610009i bk15: 19972a 2612644i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01151
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2815614 n_nop=2334978 n_act=13182 n_pre=13166 n_req=113572 n_rd=305896 n_write=148392 bw_util=0.3227
n_activity=1530706 dram_eff=0.5936
bk0: 20528a 2608591i bk1: 20524a 2616942i bk2: 19752a 2618291i bk3: 19752a 2624870i bk4: 19516a 2625229i bk5: 19512a 2629706i bk6: 17652a 2642311i bk7: 17652a 2647324i bk8: 17968a 2635666i bk9: 17968a 2641051i bk10: 17916a 2643280i bk11: 17916a 2648990i bk12: 19648a 2617833i bk13: 19648a 2621194i bk14: 19972a 2609462i bk15: 19972a 2612847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03579
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7ff5728e3b50 :  mf: uid=17352830, sid17:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (7514405), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2815614 n_nop=2334856 n_act=13117 n_pre=13101 n_req=113635 n_rd=306036 n_write=148504 bw_util=0.3229
n_activity=1531754 dram_eff=0.5935
bk0: 20528a 2612581i bk1: 20528a 2618880i bk2: 19752a 2619950i bk3: 19752a 2627235i bk4: 19256a 2629217i bk5: 19256a 2630973i bk6: 17968a 2636840i bk7: 17968a 2643749i bk8: 17968a 2638928i bk9: 17964a 2639905i bk10: 17924a 2641732i bk11: 17924a 2649552i bk12: 19644a 2618993i bk13: 19644a 2624820i bk14: 19980a 2611755i bk15: 19980a 2613548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02156
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2815614 n_nop=2335170 n_act=13078 n_pre=13062 n_req=113576 n_rd=305912 n_write=148392 bw_util=0.3227
n_activity=1536124 dram_eff=0.5915
bk0: 20212a 2613301i bk1: 20208a 2621776i bk2: 20012a 2617889i bk3: 20012a 2619012i bk4: 19256a 2629171i bk5: 19252a 2632287i bk6: 17972a 2637895i bk7: 17972a 2645208i bk8: 17960a 2637915i bk9: 17960a 2641149i bk10: 17924a 2645131i bk11: 17924a 2651683i bk12: 19644a 2619646i bk13: 19644a 2624581i bk14: 19980a 2615382i bk15: 19980a 2617934i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02504
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2815614 n_nop=2335340 n_act=13049 n_pre=13033 n_req=113548 n_rd=305800 n_write=148392 bw_util=0.3226
n_activity=1527814 dram_eff=0.5946
bk0: 20212a 2612307i bk1: 20212a 2620542i bk2: 20016a 2616325i bk3: 20016a 2623097i bk4: 19192a 2627917i bk5: 19192a 2635131i bk6: 17976a 2638938i bk7: 17976a 2645073i bk8: 17956a 2640480i bk9: 17956a 2641663i bk10: 17924a 2640699i bk11: 17924a 2649129i bk12: 19324a 2622540i bk13: 19324a 2629433i bk14: 20300a 2608996i bk15: 20300a 2609296i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02895
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2815614 n_nop=2334850 n_act=13086 n_pre=13070 n_req=113652 n_rd=306000 n_write=148608 bw_util=0.3229
n_activity=1531741 dram_eff=0.5936
bk0: 20208a 2611308i bk1: 20204a 2622056i bk2: 20020a 2615831i bk3: 20020a 2621394i bk4: 19192a 2630554i bk5: 19188a 2632891i bk6: 17976a 2638058i bk7: 17976a 2644726i bk8: 17744a 2638602i bk9: 17744a 2644451i bk10: 18244a 2637763i bk11: 18244a 2645215i bk12: 19324a 2625445i bk13: 19324a 2630529i bk14: 20296a 2610829i bk15: 20296a 2613952i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02173
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2815614 n_nop=2335120 n_act=13163 n_pre=13147 n_req=113546 n_rd=305792 n_write=148392 bw_util=0.3226
n_activity=1531298 dram_eff=0.5932
bk0: 20208a 2614415i bk1: 20208a 2624207i bk2: 20020a 2618187i bk3: 20020a 2624501i bk4: 19080a 2631593i bk5: 19080a 2635167i bk6: 17976a 2637794i bk7: 17976a 2640959i bk8: 17744a 2639662i bk9: 17744a 2646274i bk10: 18244a 2638048i bk11: 18244a 2643546i bk12: 19324a 2621717i bk13: 19324a 2630379i bk14: 20300a 2608923i bk15: 20300a 2611815i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0112
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7ff594fbd7e0 :  mf: uid=17352832, sid17:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (7514405), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2815614 n_nop=2335120 n_act=13166 n_pre=13150 n_req=113545 n_rd=305786 n_write=148392 bw_util=0.3226
n_activity=1532184 dram_eff=0.5929
bk0: 20528a 2608970i bk1: 20524a 2616368i bk2: 20024a 2616412i bk3: 20022a 2622038i bk4: 19084a 2635490i bk5: 19084a 2636161i bk6: 17968a 2636987i bk7: 17968a 2644252i bk8: 17744a 2638301i bk9: 17744a 2647537i bk10: 18244a 2636831i bk11: 18244a 2643413i bk12: 19324a 2621834i bk13: 19324a 2627894i bk14: 19980a 2610500i bk15: 19980a 2615575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01918
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2815614 n_nop=2334798 n_act=13104 n_pre=13088 n_req=113656 n_rd=306016 n_write=148608 bw_util=0.3229
n_activity=1531353 dram_eff=0.5938
bk0: 20528a 2609548i bk1: 20528a 2617640i bk2: 20016a 2617552i bk3: 20016a 2621813i bk4: 19084a 2632133i bk5: 19084a 2636030i bk6: 17972a 2638340i bk7: 17972a 2642396i bk8: 17744a 2641961i bk9: 17744a 2647235i bk10: 18032a 2641245i bk11: 18032a 2645564i bk12: 19644a 2617584i bk13: 19644a 2623742i bk14: 19988a 2614576i bk15: 19988a 2617244i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02531

========= L2 cache stats =========
L2_cache_bank[0]: Access = 57107, Miss = 38229, Miss_rate = 0.669, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[1]: Access = 57052, Miss = 38228, Miss_rate = 0.670, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[2]: Access = 57079, Miss = 38239, Miss_rate = 0.670, Pending_hits = 95, Reservation_fails = 0
L2_cache_bank[3]: Access = 57078, Miss = 38237, Miss_rate = 0.670, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[4]: Access = 57105, Miss = 38252, Miss_rate = 0.670, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[5]: Access = 57092, Miss = 38251, Miss_rate = 0.670, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[6]: Access = 57038, Miss = 38238, Miss_rate = 0.670, Pending_hits = 99, Reservation_fails = 2
L2_cache_bank[7]: Access = 57037, Miss = 38236, Miss_rate = 0.670, Pending_hits = 133, Reservation_fails = 1
L2_cache_bank[8]: Access = 57119, Miss = 38255, Miss_rate = 0.670, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[9]: Access = 57133, Miss = 38254, Miss_rate = 0.670, Pending_hits = 186, Reservation_fails = 0
L2_cache_bank[10]: Access = 57106, Miss = 38240, Miss_rate = 0.670, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[11]: Access = 57079, Miss = 38238, Miss_rate = 0.670, Pending_hits = 184, Reservation_fails = 0
L2_cache_bank[12]: Access = 57052, Miss = 38225, Miss_rate = 0.670, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[13]: Access = 57079, Miss = 38225, Miss_rate = 0.670, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[14]: Access = 57160, Miss = 38251, Miss_rate = 0.669, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[15]: Access = 57160, Miss = 38249, Miss_rate = 0.669, Pending_hits = 171, Reservation_fails = 1
L2_cache_bank[16]: Access = 57093, Miss = 38224, Miss_rate = 0.670, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[17]: Access = 57066, Miss = 38224, Miss_rate = 0.670, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[18]: Access = 57065, Miss = 38224, Miss_rate = 0.670, Pending_hits = 95, Reservation_fails = 0
L2_cache_bank[19]: Access = 57092, Miss = 38223, Miss_rate = 0.669, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[20]: Access = 57160, Miss = 38252, Miss_rate = 0.669, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 57160, Miss = 38252, Miss_rate = 0.669, Pending_hits = 180, Reservation_fails = 0
L2_total_cache_accesses = 1256112
L2_total_cache_misses = 841246
L2_total_cache_miss_rate = 0.6697
L2_total_cache_pending_hits = 3169
L2_total_cache_reservation_fails = 4
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 411605
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2775
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 432988
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 408240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 847368
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 408240
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.101

icnt_total_pkts_mem_to_simt=4035184
icnt_total_pkts_simt_to_mem=2889072
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.57521
	minimum = 6
	maximum = 52
Network latency average = 8.45003
	minimum = 6
	maximum = 52
Slowest packet = 2420131
Flit latency average = 6.93608
	minimum = 6
	maximum = 48
Slowest flit = 6670419
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239736
	minimum = 0.018971 (at node 0)
	maximum = 0.0284565 (at node 15)
Accepted packet rate average = 0.0239736
	minimum = 0.018971 (at node 0)
	maximum = 0.0284565 (at node 15)
Injected flit rate average = 0.0660749
	minimum = 0.0437158 (at node 0)
	maximum = 0.0875863 (at node 42)
Accepted flit rate average= 0.0660749
	minimum = 0.060831 (at node 0)
	maximum = 0.0912465 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.33271 (27 samples)
	minimum = 6 (27 samples)
	maximum = 95.8519 (27 samples)
Network latency average = 8.97603 (27 samples)
	minimum = 6 (27 samples)
	maximum = 93.4815 (27 samples)
Flit latency average = 7.69796 (27 samples)
	minimum = 6 (27 samples)
	maximum = 89.8148 (27 samples)
Fragmentation average = 0.0596593 (27 samples)
	minimum = 0 (27 samples)
	maximum = 45.7407 (27 samples)
Injected packet rate average = 0.0230277 (27 samples)
	minimum = 0.0182226 (27 samples)
	maximum = 0.0273335 (27 samples)
Accepted packet rate average = 0.0230277 (27 samples)
	minimum = 0.0182226 (27 samples)
	maximum = 0.0273335 (27 samples)
Injected flit rate average = 0.0634679 (27 samples)
	minimum = 0.0419903 (27 samples)
	maximum = 0.0841357 (27 samples)
Accepted flit rate average = 0.0634679 (27 samples)
	minimum = 0.0584322 (27 samples)
	maximum = 0.0876467 (27 samples)
Injected packet size average = 2.75616 (27 samples)
Accepted packet size average = 2.75616 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 22 min, 2 sec (4922 sec)
gpgpu_simulation_rate = 158252 (inst/sec)
gpgpu_simulation_rate = 1526 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 28: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 28 
gpu_sim_cycle = 39111
gpu_sim_insn = 28848876
gpu_ipc =     737.6154
gpu_tot_sim_cycle = 7775667
gpu_tot_sim_insn = 807768528
gpu_tot_ipc =     103.8841
gpu_tot_issued_cta = 1792
max_total_param_size = 0
gpu_stall_dramfull = 142673
gpu_stall_icnt2sh    = 18190
partiton_reqs_in_parallel = 860442
partiton_reqs_in_parallel_total    = 33217159
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.3826
partiton_reqs_in_parallel_util = 860442
partiton_reqs_in_parallel_util_total    = 33217159
gpu_sim_cycle_parition_util = 39111
gpu_tot_sim_cycle_parition_util    = 1515863
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9152
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1256112
L2_BW  =     112.7007 GB/Sec
L2_BW_total  =      15.8787 GB/Sec
gpu_total_sim_rate=160686

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16218384
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 50176
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0325
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 48544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16214152
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 50176
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16218384
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
135180, 129924, 130136, 134872, 135211, 129919, 130152, 134876, 38699, 37127, 37260, 24090, 
gpgpu_n_tot_thrd_icount = 932943872
gpgpu_n_tot_w_icount = 29154496
gpgpu_n_stall_shd_mem = 292111
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 878752
gpgpu_n_mem_write_global = 423360
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 21453824
gpgpu_n_store_insn = 13335840
gpgpu_n_shmem_insn = 88348064
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1605632
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 855
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 289812
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:846020	W0_Idle:12876181	W0_Scoreboard:45256405	W1:1693440	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11429040	W32:16032016
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7030016 {8:878752,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57576960 {136:423360,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 99188992 {40:211680,136:667072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3386880 {8:423360,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1904 
maxdqlatency = 0 
maxmflatency = 243427 
averagemflatency = 2993 
max_icnt2mem_latency = 242208 
max_icnt2sh_latency = 7775666 
mrq_lat_table:555733 	89352 	62157 	136303 	169356 	136868 	87666 	42587 	10918 	4637 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	861894 	423968 	646 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	49 	1228508 	58099 	328 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	739483 	136973 	2322 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	211680 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2122 	51 	0 	0 	0 	0 	0 	0 	0 	0 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    243698    244705    245324    246865    245421    246863    248521    248600    249615    250165    243671    244404    243669    244330    243680    244335 
dram[1]:    243696    244697    245329    246919    245408    246926    248468    248555    249606    250131    243669    244389    243671    244337    243683    244385 
dram[2]:    243699    244709    245325    246867    245400    246875    248546    249069    249631    250161    243669    244391    243670    244332    243683    244340 
dram[3]:    243698    244702    245331    246917    245430    246938    248497    249009    249627    250145    243669    244392    243670    244332    243685    244387 
dram[4]:    243697    244707    245327    246868    245407    246872    248453    249063    249644    250159    243669    244397    243670    244339    243456    243813 
dram[5]:    243700    244700    245332    246923    245415    246928    248500    248998    249608    250149    243671    244395    243669    244325    242792    243165 
dram[6]:    243696    244702    245329    246882    245430    246849    248451    249076    249607    250144    243669    244401    243671    244335    243682    244346 
dram[7]:    243698    244706    245334    246931    245439    246942    248503    249005    249606    250172    243670    244408    243669    244327    243687    244391 
dram[8]:    243698    244702    245326    246932    245415    245727    248457    249071    249609    250140    243671    244402    243669    244340    243689    244398 
dram[9]:    243704    244705    245336    246855    245418    245730    248492    248987    249610    250156    243669    244402    243670    244326    243677    244358 
dram[10]:    243693    244696    245328    246914    245414    247022    248454    249082    249613    250133    243669    244387    243670    244344    243684    244401 
average row accesses per activate:
dram[0]:  8.926052  8.499458  9.012732  8.960875  7.923491  7.557040  8.780679  8.439147  8.570187  8.242533  8.662043  8.336165  9.935526  9.606871  8.376997  8.253935 
dram[1]:  9.328180  8.975972  7.886128  7.927159  7.511488  7.235804  9.965926  9.253095  9.623431  9.623431  8.075117  7.972190  8.447428  8.244541  8.759465  8.184183 
dram[2]:  9.381733  8.843267  9.645570  9.158654  7.610324  7.474155  9.026846  8.448492  8.973992  8.550186  8.632371  8.259304  9.795072  9.334982  7.718282  7.281810 
dram[3]:  9.177548  8.980942  8.363337  8.372527  7.466733  7.263768 10.038806  9.213698  8.758883  8.510481  8.233173  8.272947  8.895171  8.381798  8.425300  7.788306 
dram[4]:  9.526753  9.094212  9.314181  8.859303  7.704593  7.315164  8.735107  8.572140  8.692696  8.354722  8.717557  8.501241  9.333745  8.780232  7.689552  7.352997 
dram[5]:  8.786115  8.231899  8.269723  8.340860  8.049073  7.655602 10.107038  9.875359  8.243728  8.353511  8.501241  8.386781  9.438750  8.852286  8.327586  7.774648 
dram[6]:  9.919089  9.123256  9.020930  8.835991  7.514286  7.702929  8.964890  8.671699  9.542186  9.210948  8.448829  8.438424  8.343503  8.034821  7.958669  7.613307 
dram[7]:  8.697339  8.326964  8.263046  8.184599  8.274158  7.908700  9.933718  9.962428  7.652762  7.626966  8.559756  8.487304  9.767196  9.614583  8.197300  7.917753 
dram[8]:  9.440434  8.573771  8.928654  8.969942  7.418274  7.388271  9.354138  8.815857  9.260573  8.850065  8.336104  8.456627  8.676850  8.438857  7.926707  7.519048 
dram[9]:  8.775466  8.423764  8.416486  8.066528  8.477959  7.986885  9.364130  9.140584  7.602464  7.619529  8.795739  8.346017  9.964912  9.358682  7.853659  7.728000 
dram[10]:  9.273149  9.073612  8.553473  8.478688  7.503080  7.337349  9.481431  9.178429  9.003979  8.444030  8.465686  8.312876  8.512965  8.390000  8.338727  8.205945 
average row locality = 1296110/152452 = 8.501758
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5242      5241      5211      5211      4987      4987      4570      4570      4659      4659      4657      4657      5087      5087      5248      5248 
dram[1]:      5241      5241      5126      5126      5069      5068      4571      4571      4660      4660      4668      4668      5088      5088      5248      5247 
dram[2]:      5324      5324      5128      5128      5069      5069      4569      4569      4661      4660      4668      4668      5088      5088      5178      5178 
dram[3]:      5324      5323      5127      5127      5069      5068      4570      4570      4662      4662      4652      4652      5088      5088      5178      5178 
dram[4]:      5324      5324      5127      5127      5001      5001      4652      4652      4662      4661      4654      4654      5087      5087      5180      5180 
dram[5]:      5242      5241      5195      5195      5001      5000      4653      4653      4660      4660      4654      4654      5087      5087      5180      5180 
dram[6]:      5242      5242      5196      5196      4984      4984      4654      4654      4659      4659      4654      4654      5004      5004      5263      5263 
dram[7]:      5241      5240      5197      5197      4984      4983      4654      4654      4604      4604      4737      4737      5004      5004      5262      5262 
dram[8]:      5241      5241      5197      5197      4955      4955      4654      4654      4604      4604      4737      4737      5004      5004      5263      5263 
dram[9]:      5324      5323      5198      5198      4956      4956      4652      4652      4605      4605      4737      4737      5004      5004      5180      5180 
dram[10]:      5324      5324      5196      5196      4956      4956      4653      4653      4605      4605      4682      4682      5087      5087      5182      5182 
total reads: 872750
bank skew: 5324/4569 = 1.17
chip skew: 79373/79310 = 1.00
number of total write accesses:
dram[0]:      2604      2604      2576      2576      2366      2366      2156      2156      2240      2240      2212      2212      2464      2464      2618      2618 
dram[1]:      2604      2604      2492      2492      2450      2450      2156      2156      2240      2240      2212      2212      2464      2464      2618      2618 
dram[2]:      2688      2688      2492      2492      2450      2450      2156      2156      2240      2240      2212      2212      2464      2464      2548      2548 
dram[3]:      2688      2688      2492      2492      2450      2450      2156      2156      2240      2240      2198      2198      2464      2464      2548      2548 
dram[4]:      2688      2688      2492      2492      2380      2380      2240      2240      2240      2240      2198      2198      2464      2464      2548      2548 
dram[5]:      2604      2604      2562      2562      2380      2380      2240      2240      2240      2240      2198      2198      2464      2464      2548      2548 
dram[6]:      2604      2604      2562      2562      2380      2380      2240      2240      2240      2240      2198      2198      2380      2380      2632      2632 
dram[7]:      2604      2604      2562      2562      2380      2380      2240      2240      2184      2184      2282      2282      2380      2380      2632      2632 
dram[8]:      2604      2604      2562      2562      2352      2352      2240      2240      2184      2184      2282      2282      2380      2380      2632      2632 
dram[9]:      2688      2688      2562      2562      2352      2352      2240      2240      2184      2184      2282      2282      2380      2380      2548      2548 
dram[10]:      2688      2688      2562      2562      2352      2352      2240      2240      2184      2184      2226      2226      2464      2464      2548      2548 
total reads: 423360
bank skew: 2688/2156 = 1.25
chip skew: 38528/38472 = 1.00
average mf latency per bank:
dram[0]:       3326      2947      2830      2823      2644      2637      2864      2856      2893      2886      2975      2895      3683      3160      3533      3034
dram[1]:       3326      2949      2800      2791      2684      2679      2863      2858      2893      2886      3005      2891      3681      3158      3533      3034
dram[2]:       3347      2977      2798      2791      2684      2677      2865      2856      2892      2885      3004      2891      3682      3159      3502      2992
dram[3]:       3349      2978      2799      2790      2684      2678      2862      2857      2894      2884      3018      2904      3682      3158      3501      2992
dram[4]:       3346      2977      2798      2791      2669      2661      2900      2894      2893      2886      3017      2903      3683      3160      3501      2991
dram[5]:       3325      2945      2813      2806      2668      2662      2901      2893      2894      2886      3018      2902      3682      3158      3500      2991
dram[6]:       3323      2945      2813      2806      2675      2667      2900      2893      2892      2887      3018      2902      3666      3131      3521      3023
dram[7]:       3293      2945      2812      2805      2672      2668      2901      2893      2869      2860      3050      2938      3665      3131      3522      3023
dram[8]:       3291      2946      2813      2805      2662      2654      2900      2894      2868      2862      3050      2938      3666      3131      3520      3023
dram[9]:       3316      2977      2812      2805      2658      2652      2901      2895      2868      2859      3050      2938      3666      3133      3504      2993
dram[10]:       3316      2975      2812      2805      2661      2653      2899      2893      2869      2860      3030      2914      3681      3159      3503      2995
maximum mf latency per bank:
dram[0]:     242499    240999    240875    240596    240877    240395    239846    240616    239355    239136    242396    240822    243427    241951    242621    241544
dram[1]:     242488    241014    240781    240660    240479    240201    239657    239636    239426    239060    242389    240843    243313    241978    242530    241360
dram[2]:     242500    240852    240870    240607    240606    240330    239741    240666    239298    239195    242391    240905    243302    241826    242477    241000
dram[3]:     242491    241073    240740    240605    240483    240290    239932    239467    239340    238884    242503    241027    243305    241972    242512    241100
dram[4]:     242492    240918    240906    240522    240842    240542    239851    239540    239232    239114    242394    241070    243240    241868    242482    241023
dram[5]:     242507    240751    240718    240623    240448    240272    239986    239650    239338    238983    242505    241010    243268    242085    242511    241267
dram[6]:     242496    240762    240854    240411    240853    240423    239870    239660    239325    239120    242386    241064    243212    241934    242487    241239
dram[7]:     242514    240670    240591    240533    240555    240359    240014    239654    239312    239021    242446    241033    243322    241941    242682    241466
dram[8]:     242492    240824    240729    240343    240616    240218    239897    239654    239303    239560    242430    241073    243245    242066    242494    241209
dram[9]:     242502    240824    240809    240519    240600    240004    239982    239663    239234    239062    242406    241042    243247    242053    242534    241400
dram[10]:     242494    240802    240753    240609    240426    240180    239889    239650    239439    240321    242392    241091    243378    242063    242487    241185
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2888236 n_nop=2389686 n_act=13697 n_pre=13681 n_req=117793 n_rd=317284 n_write=153888 bw_util=0.3263
n_activity=1590094 dram_eff=0.5926
bk0: 20968a 2680469i bk1: 20964a 2689171i bk2: 20844a 2681736i bk3: 20844a 2689113i bk4: 19948a 2698722i bk5: 19948a 2698888i bk6: 18280a 2708915i bk7: 18280a 2715436i bk8: 18636a 2706860i bk9: 18636a 2707586i bk10: 18628a 2706283i bk11: 18628a 2715329i bk12: 20348a 2685952i bk13: 20348a 2692902i bk14: 20992a 2674205i bk15: 20992a 2677667i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05247
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2888236 n_nop=2389200 n_act=13902 n_pre=13886 n_req=117812 n_rd=317360 n_write=153888 bw_util=0.3263
n_activity=1593175 dram_eff=0.5916
bk0: 20964a 2679002i bk1: 20964a 2689789i bk2: 20504a 2683493i bk3: 20504a 2690260i bk4: 20276a 2691663i bk5: 20272a 2694004i bk6: 18284a 2708947i bk7: 18284a 2714484i bk8: 18640a 2705087i bk9: 18640a 2711689i bk10: 18672a 2707623i bk11: 18672a 2716603i bk12: 20352a 2685457i bk13: 20352a 2693357i bk14: 20992a 2673483i bk15: 20988a 2678373i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0458
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2888236 n_nop=2389246 n_act=13765 n_pre=13749 n_req=117869 n_rd=317476 n_write=154000 bw_util=0.3265
n_activity=1589848 dram_eff=0.5931
bk0: 21296a 2673255i bk1: 21296a 2683690i bk2: 20512a 2683991i bk3: 20512a 2694167i bk4: 20276a 2692375i bk5: 20276a 2695336i bk6: 18276a 2707189i bk7: 18276a 2715975i bk8: 18644a 2705023i bk9: 18640a 2708412i bk10: 18672a 2706449i bk11: 18672a 2713392i bk12: 20352a 2687457i bk13: 20352a 2694663i bk14: 20712a 2674963i bk15: 20712a 2677967i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02645
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2888236 n_nop=2389120 n_act=13946 n_pre=13930 n_req=117810 n_rd=317352 n_write=153888 bw_util=0.3263
n_activity=1588872 dram_eff=0.5932
bk0: 21296a 2673441i bk1: 21292a 2682250i bk2: 20508a 2683363i bk3: 20508a 2690316i bk4: 20276a 2690318i bk5: 20272a 2694899i bk6: 18280a 2708742i bk7: 18280a 2714094i bk8: 18648a 2701459i bk9: 18648a 2707198i bk10: 18608a 2709490i bk11: 18608a 2715207i bk12: 20352a 2683296i bk13: 20352a 2687089i bk14: 20712a 2674436i bk15: 20712a 2678129i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04988
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7ff573106cd0 :  mf: uid=17995476, sid23:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (7775666), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2888236 n_nop=2388968 n_act=13897 n_pre=13881 n_req=117873 n_rd=317490 n_write=154000 bw_util=0.3265
n_activity=1590265 dram_eff=0.593
bk0: 21296a 2677948i bk1: 21296a 2683983i bk2: 20508a 2685044i bk3: 20508a 2692578i bk4: 20004a 2694175i bk5: 20002a 2696223i bk6: 18608a 2703046i bk7: 18608a 2710256i bk8: 18648a 2705178i bk9: 18644a 2706086i bk10: 18616a 2707888i bk11: 18616a 2715688i bk12: 20348a 2684893i bk13: 20348a 2690624i bk14: 20720a 2676869i bk15: 20720a 2678889i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03434
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2888236 n_nop=2389324 n_act=13836 n_pre=13820 n_req=117814 n_rd=317368 n_write=153888 bw_util=0.3263
n_activity=1593935 dram_eff=0.5913
bk0: 20968a 2678294i bk1: 20964a 2687130i bk2: 20780a 2682603i bk3: 20780a 2683552i bk4: 20004a 2694468i bk5: 20000a 2697676i bk6: 18612a 2703885i bk7: 18612a 2711446i bk8: 18640a 2703988i bk9: 18640a 2707281i bk10: 18616a 2711384i bk11: 18616a 2718224i bk12: 20348a 2685563i bk13: 20348a 2690827i bk14: 20720a 2680398i bk15: 20720a 2683181i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04175
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2888236 n_nop=2389482 n_act=13817 n_pre=13801 n_req=117784 n_rd=317248 n_write=153888 bw_util=0.3262
n_activity=1586017 dram_eff=0.5941
bk0: 20968a 2677672i bk1: 20968a 2685982i bk2: 20784a 2681298i bk3: 20784a 2688323i bk4: 19936a 2693283i bk5: 19936a 2700459i bk6: 18616a 2705283i bk7: 18616a 2711522i bk8: 18636a 2706701i bk9: 18636a 2708080i bk10: 18616a 2706982i bk11: 18616a 2715275i bk12: 20016a 2688502i bk13: 20016a 2695355i bk14: 21052a 2673948i bk15: 21052a 2674520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0448
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2888236 n_nop=2388992 n_act=13846 n_pre=13830 n_req=117892 n_rd=317456 n_write=154112 bw_util=0.3265
n_activity=1589910 dram_eff=0.5932
bk0: 20964a 2676194i bk1: 20960a 2687311i bk2: 20788a 2680537i bk3: 20788a 2686509i bk4: 19936a 2695699i bk5: 19932a 2698072i bk6: 18616a 2704227i bk7: 18616a 2711009i bk8: 18416a 2704577i bk9: 18416a 2710930i bk10: 18948a 2704050i bk11: 18948a 2711685i bk12: 20016a 2691916i bk13: 20016a 2696821i bk14: 21048a 2675844i bk15: 21048a 2679197i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03598
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7ff5732a8bd0 :  mf: uid=17995474, sid23:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (7775666), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2888236 n_nop=2389290 n_act=13917 n_pre=13901 n_req=117782 n_rd=317240 n_write=153888 bw_util=0.3262
n_activity=1589665 dram_eff=0.5927
bk0: 20964a 2679874i bk1: 20964a 2689668i bk2: 20788a 2683150i bk3: 20788a 2689808i bk4: 19820a 2697335i bk5: 19820a 2700902i bk6: 18616a 2704063i bk7: 18616a 2707055i bk8: 18416a 2706070i bk9: 18416a 2712256i bk10: 18948a 2704048i bk11: 18948a 2709669i bk12: 20016a 2687923i bk13: 20016a 2696677i bk14: 21052a 2673914i bk15: 21052a 2677151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02529
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2888236 n_nop=2389216 n_act=13952 n_pre=13936 n_req=117783 n_rd=317244 n_write=153888 bw_util=0.3262
n_activity=1590823 dram_eff=0.5923
bk0: 21296a 2674065i bk1: 21292a 2681759i bk2: 20792a 2681235i bk3: 20792a 2686989i bk4: 19824a 2700935i bk5: 19824a 2701461i bk6: 18608a 2703335i bk7: 18608a 2710420i bk8: 18420a 2704657i bk9: 18420a 2713446i bk10: 18948a 2703323i bk11: 18948a 2709741i bk12: 20016a 2687965i bk13: 20016a 2694337i bk14: 20720a 2675595i bk15: 20720a 2681013i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03229
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7ff57329fc10 :  mf: uid=17995475, sid23:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (7775662), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2888236 n_nop=2388904 n_act=13878 n_pre=13862 n_req=117898 n_rd=317480 n_write=154112 bw_util=0.3266
n_activity=1590128 dram_eff=0.5931
bk0: 21296a 2674514i bk1: 21296a 2682917i bk2: 20784a 2682280i bk3: 20784a 2687376i bk4: 19824a 2697654i bk5: 19824a 2701624i bk6: 18612a 2704529i bk7: 18612a 2708516i bk8: 18420a 2708101i bk9: 18420a 2713393i bk10: 18728a 2707364i bk11: 18728a 2711931i bk12: 20348a 2683051i bk13: 20348a 2689771i bk14: 20728a 2679869i bk15: 20728a 2682767i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0373

========= L2 cache stats =========
L2_cache_bank[0]: Access = 59220, Miss = 39661, Miss_rate = 0.670, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[1]: Access = 59164, Miss = 39660, Miss_rate = 0.670, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[2]: Access = 59192, Miss = 39671, Miss_rate = 0.670, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[3]: Access = 59192, Miss = 39669, Miss_rate = 0.670, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[4]: Access = 59220, Miss = 39685, Miss_rate = 0.670, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[5]: Access = 59206, Miss = 39684, Miss_rate = 0.670, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[6]: Access = 59150, Miss = 39670, Miss_rate = 0.671, Pending_hits = 103, Reservation_fails = 2
L2_cache_bank[7]: Access = 59150, Miss = 39668, Miss_rate = 0.671, Pending_hits = 141, Reservation_fails = 1
L2_cache_bank[8]: Access = 59234, Miss = 39687, Miss_rate = 0.670, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[9]: Access = 59248, Miss = 39686, Miss_rate = 0.670, Pending_hits = 195, Reservation_fails = 0
L2_cache_bank[10]: Access = 59220, Miss = 39672, Miss_rate = 0.670, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[11]: Access = 59192, Miss = 39670, Miss_rate = 0.670, Pending_hits = 196, Reservation_fails = 0
L2_cache_bank[12]: Access = 59164, Miss = 39656, Miss_rate = 0.670, Pending_hits = 118, Reservation_fails = 0
L2_cache_bank[13]: Access = 59192, Miss = 39656, Miss_rate = 0.670, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 59276, Miss = 39683, Miss_rate = 0.669, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[15]: Access = 59276, Miss = 39681, Miss_rate = 0.669, Pending_hits = 180, Reservation_fails = 1
L2_cache_bank[16]: Access = 59206, Miss = 39655, Miss_rate = 0.670, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[17]: Access = 59178, Miss = 39655, Miss_rate = 0.670, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[18]: Access = 59178, Miss = 39656, Miss_rate = 0.670, Pending_hits = 99, Reservation_fails = 1
L2_cache_bank[19]: Access = 59206, Miss = 39655, Miss_rate = 0.670, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[20]: Access = 59276, Miss = 39685, Miss_rate = 0.669, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[21]: Access = 59276, Miss = 39685, Miss_rate = 0.669, Pending_hits = 189, Reservation_fails = 0
L2_total_cache_accesses = 1302616
L2_total_cache_misses = 872750
L2_total_cache_miss_rate = 0.6700
L2_total_cache_pending_hits = 3319
L2_total_cache_reservation_fails = 5
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 426455
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2925
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 449372
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 423360
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 878752
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 423360
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.102

icnt_total_pkts_mem_to_simt=4184544
icnt_total_pkts_simt_to_mem=2996056
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.55194
	minimum = 6
	maximum = 40
Network latency average = 8.4236
	minimum = 6
	maximum = 40
Slowest packet = 2512960
Flit latency average = 6.90276
	minimum = 6
	maximum = 37
Slowest flit = 6948458
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237811
	minimum = 0.0188187 (at node 1)
	maximum = 0.0282281 (at node 23)
Accepted packet rate average = 0.0237811
	minimum = 0.0188187 (at node 1)
	maximum = 0.0282281 (at node 23)
Injected flit rate average = 0.0655444
	minimum = 0.0433649 (at node 1)
	maximum = 0.0868832 (at node 42)
Accepted flit rate average= 0.0655444
	minimum = 0.0603426 (at node 1)
	maximum = 0.0905139 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.30483 (28 samples)
	minimum = 6 (28 samples)
	maximum = 93.8571 (28 samples)
Network latency average = 8.9563 (28 samples)
	minimum = 6 (28 samples)
	maximum = 91.5714 (28 samples)
Flit latency average = 7.66956 (28 samples)
	minimum = 6 (28 samples)
	maximum = 87.9286 (28 samples)
Fragmentation average = 0.0575286 (28 samples)
	minimum = 0 (28 samples)
	maximum = 44.1071 (28 samples)
Injected packet rate average = 0.0230546 (28 samples)
	minimum = 0.0182439 (28 samples)
	maximum = 0.0273655 (28 samples)
Accepted packet rate average = 0.0230546 (28 samples)
	minimum = 0.0182439 (28 samples)
	maximum = 0.0273655 (28 samples)
Injected flit rate average = 0.0635421 (28 samples)
	minimum = 0.0420394 (28 samples)
	maximum = 0.0842338 (28 samples)
Accepted flit rate average = 0.0635421 (28 samples)
	minimum = 0.0585004 (28 samples)
	maximum = 0.0877491 (28 samples)
Injected packet size average = 2.75616 (28 samples)
Accepted packet size average = 2.75616 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 23 min, 47 sec (5027 sec)
gpgpu_simulation_rate = 160686 (inst/sec)
gpgpu_simulation_rate = 1546 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 29: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 29 
gpu_sim_cycle = 38902
gpu_sim_insn = 28848876
gpu_ipc =     741.5782
gpu_tot_sim_cycle = 8036719
gpu_tot_sim_insn = 836617404
gpu_tot_ipc =     104.0994
gpu_tot_issued_cta = 1856
max_total_param_size = 0
gpu_stall_dramfull = 142673
gpu_stall_icnt2sh    = 18715
partiton_reqs_in_parallel = 855844
partiton_reqs_in_parallel_total    = 34077601
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.3467
partiton_reqs_in_parallel_util = 855844
partiton_reqs_in_parallel_util_total    = 34077601
gpu_sim_cycle_parition_util = 38902
gpu_tot_sim_cycle_parition_util    = 1554974
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9173
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1302616
L2_BW  =     113.3061 GB/Sec
L2_BW_total  =      15.9113 GB/Sec
gpu_total_sim_rate=163051

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16797612
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 51968
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0314
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 50336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16793380
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 51968
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16797612
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
140007, 134567, 134783, 139687, 140038, 134563, 134799, 139682, 38699, 37127, 37260, 24090, 
gpgpu_n_tot_thrd_icount = 966263296
gpgpu_n_tot_w_icount = 30195728
gpgpu_n_stall_shd_mem = 292145
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 910136
gpgpu_n_mem_write_global = 438480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 22220032
gpgpu_n_store_insn = 13812120
gpgpu_n_shmem_insn = 91503352
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1662976
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 889
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 289812
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:876331	W0_Idle:12891337	W0_Scoreboard:46381279	W1:1753920	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11837220	W32:16604588
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7281088 {8:910136,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 59633280 {136:438480,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 102731456 {40:219240,136:690896,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3507840 {8:438480,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1904 
maxdqlatency = 0 
maxmflatency = 243427 
averagemflatency = 2898 
max_icnt2mem_latency = 242208 
max_icnt2sh_latency = 8036718 
mrq_lat_table:577606 	93446 	64761 	140659 	174635 	141304 	90567 	43576 	11010 	4637 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	895009 	437326 	677 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	51 	1272944 	60155 	338 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	765978 	141775 	2409 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	226800 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2198 	52 	0 	0 	0 	0 	0 	0 	0 	0 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    243698    244705    245324    246865    245421    246863    248521    248600    249615    250165    243671    244404    243669    244330    243680    244335 
dram[1]:    243696    244697    245329    246919    245408    246926    248468    248555    249606    250131    243669    244389    243671    244337    243683    244385 
dram[2]:    243699    244709    245325    246867    245400    246875    248546    249069    249631    250161    243669    244391    243670    244332    243683    244340 
dram[3]:    243698    244702    245331    246917    245430    246938    248497    249009    249627    250145    243669    244392    243670    244332    243685    244387 
dram[4]:    243697    244707    245327    246868    245407    246872    248453    249063    249644    250159    243669    244397    243670    244339    243456    243813 
dram[5]:    243700    244700    245332    246923    245415    246928    248500    248998    249608    250149    243671    244395    243669    244325    242792    243165 
dram[6]:    243696    244702    245329    246882    245430    246849    248451    249076    249607    250144    243669    244401    243671    244335    243682    244346 
dram[7]:    243698    244706    245334    246931    245439    246942    248503    249005    249606    250172    243670    244408    243669    244327    243687    244391 
dram[8]:    243698    244702    245326    246932    245415    245727    248457    249071    249609    250140    243671    244402    243669    244340    243689    244398 
dram[9]:    243704    244705    245336    246855    245418    245730    248492    248987    249610    250156    243669    244402    243670    244326    243677    244358 
dram[10]:    243693    244696    245328    246914    245414    247022    248454    249082    249613    250133    243669    244387    243670    244344    243684    244401 
average row accesses per activate:
dram[0]:  9.122334  8.691978  9.178816  9.126841  8.096911  7.726626  8.978121  8.633663  8.756127  8.405882  8.833540  8.505980 10.154145  9.823308  8.538219  8.414861 
dram[1]:  9.527550  9.172687  8.028513  8.086154  7.682806  7.403810 10.170554  9.428378  9.815934  9.815934  8.244213  8.140572  8.634361  8.430107  8.901747  8.327886 
dram[2]:  9.584295  9.041394  9.784119  9.321513  7.782783  7.645034  9.226191  8.643123  9.162821  8.714634  8.804697  8.429585 10.012772  9.549330  7.874140  7.435469 
dram[3]:  9.378531  9.180309  8.505933  8.533549  7.637525  7.432122 10.213763  9.388964  8.901619  8.653753  8.404029  8.444048  9.084589  8.568306  8.583065  7.944445 
dram[4]:  9.730364  9.294513  9.454436  9.021739  7.877193  7.483333  8.935000  8.770552  8.857497  8.518475  8.890978  8.673594  9.548112  8.989679  7.845250  7.507029 
dram[5]:  8.981215  8.421762  8.414046  8.503178  8.225216  7.827693 10.316017 10.083216  8.387324  8.497027  8.673594  8.558504  9.630221  9.041522  8.485169  7.930693 
dram[6]: 10.122043  9.321101  9.185354  9.000000  7.685166  7.875905  9.166667  8.870968  9.707880  9.376640  8.620899  8.610436  8.527252  8.198931  8.118055  7.771130 
dram[7]:  8.891685  8.517819  8.424973  8.346154  8.452830  8.083864 10.141844 10.170697  7.793792  7.767956  8.735577  8.662694  9.955844  9.803069  8.357508  8.076999 
dram[8]:  9.640570  8.766991  9.092865  9.134243  7.587349  7.557000  9.558824  9.016394  9.423593  9.012820  8.510539  8.631829  8.862428  8.623172  8.085968  7.676360 
dram[9]:  8.972973  8.617861  8.579060  8.227459  8.657503  8.161987  9.568942  9.343791  7.759382  7.742291  8.972839  8.520515 10.153643  9.546700  7.994012  7.899408 
dram[10]:  9.474886  9.273743  8.716613  8.641550  7.673097  7.505462  9.686992  9.381889  9.165580  8.604651  8.638889  8.485172  8.700333  8.576587  8.496288  8.363256 
average row locality = 1342734/154736 = 8.677580
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
        0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5431      5430      5395      5395      5160      5160      4743      4743      4825      4825      4819      4819      5279      5279      5440      5440 
dram[1]:      5430      5430      5307      5307      5245      5244      4744      4744      4826      4826      4831      4831      5280      5280      5440      5439 
dram[2]:      5516      5516      5309      5309      5245      5245      4742      4742      4827      4826      4831      4831      5280      5280      5367      5367 
dram[3]:      5516      5515      5308      5308      5245      5244      4743      4743      4828      4828      4815      4815      5280      5280      5367      5367 
dram[4]:      5516      5516      5308      5308      5175      5175      4828      4828      4828      4827      4817      4817      5279      5279      5369      5369 
dram[5]:      5431      5430      5378      5378      5175      5174      4829      4829      4826      4826      4817      4817      5279      5279      5369      5369 
dram[6]:      5431      5431      5379      5379      5158      5158      4830      4830      4825      4825      4817      4817      5193      5193      5455      5455 
dram[7]:      5430      5429      5380      5380      5158      5157      4830      4830      4768      4768      4903      4903      5193      5193      5454      5454 
dram[8]:      5430      5430      5380      5380      5128      5128      4830      4830      4768      4768      4903      4903      5193      5193      5455      5455 
dram[9]:      5516      5515      5381      5381      5129      5129      4828      4828      4768      4768      4903      4903      5193      5193      5369      5369 
dram[10]:      5516      5516      5379      5379      5129      5129      4829      4829      4768      4768      4846      4846      5279      5279      5371      5371 
total reads: 904254
bank skew: 5516/4742 = 1.16
chip skew: 82239/82173 = 1.00
number of total write accesses:
dram[0]:      2697      2697      2664      2664      2443      2443      2233      2233      2320      2320      2292      2292      2560      2560      2714      2714 
dram[1]:      2697      2697      2577      2577      2530      2530      2233      2233      2320      2320      2292      2292      2560      2560      2714      2714 
dram[2]:      2784      2784      2577      2577      2530      2530      2233      2233      2320      2320      2292      2292      2560      2560      2641      2641 
dram[3]:      2784      2784      2577      2577      2530      2530      2233      2233      2320      2320      2278      2278      2560      2560      2641      2641 
dram[4]:      2784      2784      2577      2577      2458      2458      2320      2320      2320      2320      2278      2278      2560      2560      2641      2641 
dram[5]:      2697      2697      2649      2649      2458      2458      2320      2320      2320      2320      2278      2278      2560      2560      2641      2641 
dram[6]:      2697      2697      2649      2649      2458      2458      2320      2320      2320      2320      2278      2278      2473      2473      2728      2728 
dram[7]:      2697      2697      2649      2649      2458      2458      2320      2320      2262      2262      2365      2365      2473      2473      2728      2728 
dram[8]:      2697      2697      2649      2649      2429      2429      2320      2320      2262      2262      2365      2365      2473      2473      2728      2728 
dram[9]:      2784      2784      2649      2649      2429      2429      2320      2320      2262      2262      2365      2365      2473      2473      2641      2641 
dram[10]:      2784      2784      2649      2649      2429      2429      2320      2320      2262      2262      2307      2307      2560      2560      2641      2641 
total reads: 438480
bank skew: 2784/2233 = 1.25
chip skew: 39904/39846 = 1.00
average mf latency per bank:
dram[0]:       3219      2853      2742      2736      2564      2558      2770      2762      2801      2794      2881      2804      3556      3052      3416      2934
dram[1]:       3218      2855      2713      2705      2603      2598      2768      2764      2801      2794      2910      2799      3554      3050      3416      2934
dram[2]:       3239      2882      2711      2704      2603      2596      2770      2762      2800      2794      2909      2800      3555      3050      3386      2894
dram[3]:       3240      2882      2712      2703      2603      2597      2767      2763      2802      2792      2922      2812      3555      3050      3386      2894
dram[4]:       3238      2881      2711      2705      2588      2581      2804      2798      2801      2794      2921      2810      3555      3051      3386      2893
dram[5]:       3217      2850      2725      2719      2587      2582      2805      2797      2801      2794      2922      2810      3555      3050      3384      2893
dram[6]:       3216      2851      2726      2719      2594      2586      2804      2798      2800      2795      2922      2810      3540      3024      3404      2925
dram[7]:       3187      2851      2725      2718      2591      2587      2805      2797      2777      2769      2953      2845      3538      3024      3406      2924
dram[8]:       3184      2851      2726      2718      2581      2574      2804      2798      2777      2771      2953      2845      3539      3024      3404      2924
dram[9]:       3208      2881      2725      2718      2578      2572      2805      2799      2777      2768      2953      2845      3539      3026      3389      2895
dram[10]:       3209      2880      2725      2719      2580      2572      2803      2797      2778      2769      2933      2821      3554      3051      3387      2897
maximum mf latency per bank:
dram[0]:     242499    240999    240875    240596    240877    240395    239846    240616    239355    239136    242396    240822    243427    241951    242621    241544
dram[1]:     242488    241014    240781    240660    240479    240201    239657    239636    239426    239060    242389    240843    243313    241978    242530    241360
dram[2]:     242500    240852    240870    240607    240606    240330    239741    240666    239298    239195    242391    240905    243302    241826    242477    241000
dram[3]:     242491    241073    240740    240605    240483    240290    239932    239467    239340    238884    242503    241027    243305    241972    242512    241100
dram[4]:     242492    240918    240906    240522    240842    240542    239851    239540    239232    239114    242394    241070    243240    241868    242482    241023
dram[5]:     242507    240751    240718    240623    240448    240272    239986    239650    239338    238983    242505    241010    243268    242085    242511    241267
dram[6]:     242496    240762    240854    240411    240853    240423    239870    239660    239325    239120    242386    241064    243212    241934    242487    241239
dram[7]:     242514    240670    240591    240533    240555    240359    240014    239654    239312    239021    242446    241033    243322    241941    242682    241466
dram[8]:     242492    240824    240729    240343    240616    240218    239897    239654    239303    239560    242430    241073    243245    242066    242494    241209
dram[9]:     242502    240824    240809    240519    240600    240004    239982    239663    239234    239062    242406    241042    243247    242053    242534    241400
dram[10]:     242494    240802    240753    240609    240426    240180    239889    239650    239439    240321    242392    241091    243378    242063    242487    241185
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2960470 n_nop=2444576 n_act=13897 n_pre=13881 n_req=122029 n_rd=328732 n_write=159384 bw_util=0.3298
n_activity=1645848 dram_eff=0.5931
bk0: 21724a 2745659i bk1: 21720a 2755375i bk2: 21580a 2747527i bk3: 21580a 2755374i bk4: 20640a 2765467i bk5: 20640a 2765396i bk6: 18972a 2775242i bk7: 18972a 2782284i bk8: 19300a 2773482i bk9: 19300a 2773908i bk10: 19276a 2772737i bk11: 19276a 2782055i bk12: 21116a 2751472i bk13: 21116a 2758380i bk14: 21760a 2739773i bk15: 21760a 2743222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05185
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2960470 n_nop=2444062 n_act=14112 n_pre=14096 n_req=122050 n_rd=328816 n_write=159384 bw_util=0.3298
n_activity=1649098 dram_eff=0.5921
bk0: 21720a 2744554i bk1: 21720a 2755680i bk2: 21228a 2749530i bk3: 21228a 2756286i bk4: 20980a 2757840i bk5: 20976a 2760619i bk6: 18976a 2775349i bk7: 18976a 2780875i bk8: 19304a 2771290i bk9: 19304a 2778149i bk10: 19324a 2774503i bk11: 19324a 2783457i bk12: 21120a 2750597i bk13: 21120a 2759037i bk14: 21760a 2738654i bk15: 21756a 2743223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04305
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2960470 n_nop=2444124 n_act=13967 n_pre=13951 n_req=122107 n_rd=328932 n_write=159496 bw_util=0.33
n_activity=1645470 dram_eff=0.5937
bk0: 22064a 2738383i bk1: 22064a 2749530i bk2: 21236a 2749537i bk3: 21236a 2760389i bk4: 20980a 2758928i bk5: 20980a 2761405i bk6: 18968a 2773416i bk7: 18968a 2782551i bk8: 19308a 2771540i bk9: 19304a 2775024i bk10: 19324a 2772914i bk11: 19324a 2780092i bk12: 21120a 2753060i bk13: 21120a 2760906i bk14: 21468a 2741085i bk15: 21468a 2743318i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0241
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2960470 n_nop=2443970 n_act=14162 n_pre=14146 n_req=122048 n_rd=328808 n_write=159384 bw_util=0.3298
n_activity=1644807 dram_eff=0.5936
bk0: 22064a 2738907i bk1: 22060a 2748094i bk2: 21232a 2749761i bk3: 21232a 2756393i bk4: 20980a 2756406i bk5: 20976a 2761339i bk6: 18972a 2775197i bk7: 18972a 2780460i bk8: 19312a 2767730i bk9: 19312a 2773745i bk10: 19260a 2776159i bk11: 19260a 2781901i bk12: 21120a 2748620i bk13: 21120a 2752315i bk14: 21468a 2739876i bk15: 21468a 2743808i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04749
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2960470 n_nop=2443824 n_act=14101 n_pre=14085 n_req=122115 n_rd=328956 n_write=159504 bw_util=0.33
n_activity=1646281 dram_eff=0.5934
bk0: 22064a 2743108i bk1: 22064a 2750095i bk2: 21232a 2751034i bk3: 21232a 2758518i bk4: 20700a 2760908i bk5: 20700a 2762871i bk6: 19312a 2769240i bk7: 19312a 2776658i bk8: 19312a 2771554i bk9: 19308a 2772836i bk10: 19268a 2774487i bk11: 19268a 2782715i bk12: 21116a 2750172i bk13: 21116a 2756429i bk14: 21476a 2742511i bk15: 21476a 2744229i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03283
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2960470 n_nop=2444182 n_act=14048 n_pre=14032 n_req=122052 n_rd=328824 n_write=159384 bw_util=0.3298
n_activity=1649854 dram_eff=0.5918
bk0: 21724a 2743794i bk1: 21720a 2753369i bk2: 21512a 2748973i bk3: 21512a 2749534i bk4: 20700a 2760919i bk5: 20696a 2764084i bk6: 19316a 2770709i bk7: 19316a 2778009i bk8: 19304a 2770518i bk9: 19304a 2773642i bk10: 19268a 2777765i bk11: 19268a 2785034i bk12: 21116a 2750801i bk13: 21116a 2756353i bk14: 21476a 2745658i bk15: 21476a 2749141i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03844
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2960470 n_nop=2444348 n_act=14025 n_pre=14009 n_req=122022 n_rd=328704 n_write=159384 bw_util=0.3297
n_activity=1641717 dram_eff=0.5946
bk0: 21724a 2743056i bk1: 21724a 2751902i bk2: 21516a 2747117i bk3: 21516a 2754472i bk4: 20632a 2760023i bk5: 20632a 2767226i bk6: 19320a 2771184i bk7: 19320a 2777669i bk8: 19300a 2772915i bk9: 19300a 2774403i bk10: 19268a 2773358i bk11: 19268a 2781810i bk12: 20772a 2753871i bk13: 20772a 2761225i bk14: 21820a 2739120i bk15: 21820a 2739562i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04452
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2960470 n_nop=2443838 n_act=14056 n_pre=14040 n_req=122134 n_rd=328920 n_write=159616 bw_util=0.33
n_activity=1645595 dram_eff=0.5938
bk0: 21720a 2741981i bk1: 21716a 2753737i bk2: 21520a 2746622i bk3: 21520a 2752620i bk4: 20632a 2762451i bk5: 20628a 2764515i bk6: 19320a 2770392i bk7: 19320a 2777701i bk8: 19072a 2770927i bk9: 19072a 2777345i bk10: 19612a 2770186i bk11: 19612a 2777957i bk12: 20772a 2757181i bk13: 20772a 2762557i bk14: 21816a 2741177i bk15: 21816a 2744922i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03238
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2960470 n_nop=2444160 n_act=14123 n_pre=14107 n_req=122020 n_rd=328696 n_write=159384 bw_util=0.3297
n_activity=1645587 dram_eff=0.5932
bk0: 21720a 2745649i bk1: 21720a 2755542i bk2: 21520a 2749008i bk3: 21520a 2756363i bk4: 20512a 2764037i bk5: 20512a 2767369i bk6: 19320a 2770138i bk7: 19320a 2773198i bk8: 19072a 2772392i bk9: 19072a 2778965i bk10: 19612a 2770206i bk11: 19612a 2776236i bk12: 20772a 2753148i bk13: 20772a 2762295i bk14: 21820a 2738870i bk15: 21820a 2742668i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02519
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7ff573804d90 :  mf: uid=18638120, sid05:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (8036718), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2960470 n_nop=2444088 n_act=14162 n_pre=14146 n_req=122019 n_rd=328690 n_write=159384 bw_util=0.3297
n_activity=1646470 dram_eff=0.5929
bk0: 22064a 2739881i bk1: 22060a 2747335i bk2: 21524a 2747253i bk3: 21522a 2752955i bk4: 20516a 2767713i bk5: 20516a 2767963i bk6: 19312a 2769584i bk7: 19312a 2777355i bk8: 19072a 2771382i bk9: 19072a 2779970i bk10: 19612a 2769581i bk11: 19612a 2776050i bk12: 20772a 2753202i bk13: 20772a 2759826i bk14: 21476a 2740605i bk15: 21476a 2746912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03084
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2960470 n_nop=2443766 n_act=14084 n_pre=14068 n_req=122138 n_rd=328936 n_write=159616 bw_util=0.3301
n_activity=1646100 dram_eff=0.5936
bk0: 22064a 2740111i bk1: 22064a 2748939i bk2: 21516a 2748297i bk3: 21516a 2752946i bk4: 20516a 2764356i bk5: 20516a 2767968i bk6: 19316a 2770539i bk7: 19316a 2775096i bk8: 19072a 2774704i bk9: 19072a 2779992i bk10: 19384a 2773974i bk11: 19384a 2778934i bk12: 21116a 2748375i bk13: 21116a 2755411i bk14: 21484a 2745204i bk15: 21484a 2748389i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03469

========= L2 cache stats =========
L2_cache_bank[0]: Access = 61333, Miss = 41092, Miss_rate = 0.670, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[1]: Access = 61276, Miss = 41091, Miss_rate = 0.671, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[2]: Access = 61305, Miss = 41103, Miss_rate = 0.670, Pending_hits = 102, Reservation_fails = 0
L2_cache_bank[3]: Access = 61306, Miss = 41101, Miss_rate = 0.670, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[4]: Access = 61335, Miss = 41117, Miss_rate = 0.670, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[5]: Access = 61321, Miss = 41116, Miss_rate = 0.671, Pending_hits = 188, Reservation_fails = 0
L2_cache_bank[6]: Access = 61263, Miss = 41102, Miss_rate = 0.671, Pending_hits = 106, Reservation_fails = 2
L2_cache_bank[7]: Access = 61262, Miss = 41100, Miss_rate = 0.671, Pending_hits = 144, Reservation_fails = 1
L2_cache_bank[8]: Access = 61348, Miss = 41120, Miss_rate = 0.670, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[9]: Access = 61363, Miss = 41119, Miss_rate = 0.670, Pending_hits = 198, Reservation_fails = 0
L2_cache_bank[10]: Access = 61334, Miss = 41104, Miss_rate = 0.670, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[11]: Access = 61305, Miss = 41102, Miss_rate = 0.670, Pending_hits = 199, Reservation_fails = 0
L2_cache_bank[12]: Access = 61276, Miss = 41088, Miss_rate = 0.671, Pending_hits = 122, Reservation_fails = 0
L2_cache_bank[13]: Access = 61305, Miss = 41088, Miss_rate = 0.670, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[14]: Access = 61392, Miss = 41116, Miss_rate = 0.670, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[15]: Access = 61392, Miss = 41114, Miss_rate = 0.670, Pending_hits = 183, Reservation_fails = 1
L2_cache_bank[16]: Access = 61320, Miss = 41087, Miss_rate = 0.670, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[17]: Access = 61291, Miss = 41087, Miss_rate = 0.670, Pending_hits = 193, Reservation_fails = 0
L2_cache_bank[18]: Access = 61290, Miss = 41087, Miss_rate = 0.670, Pending_hits = 100, Reservation_fails = 1
L2_cache_bank[19]: Access = 61319, Miss = 41086, Miss_rate = 0.670, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[20]: Access = 61392, Miss = 41117, Miss_rate = 0.670, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 61392, Miss = 41117, Miss_rate = 0.670, Pending_hits = 192, Reservation_fails = 0
L2_total_cache_accesses = 1349120
L2_total_cache_misses = 904254
L2_total_cache_miss_rate = 0.6703
L2_total_cache_pending_hits = 3385
L2_total_cache_reservation_fails = 5
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 441389
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2991
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 465756
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 438480
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 910136
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 438480
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.103

icnt_total_pkts_mem_to_simt=4333904
icnt_total_pkts_simt_to_mem=3103040
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.54744
	minimum = 6
	maximum = 52
Network latency average = 8.42117
	minimum = 6
	maximum = 51
Slowest packet = 2606133
Flit latency average = 6.88287
	minimum = 6
	maximum = 47
Slowest flit = 7183033
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239089
	minimum = 0.0189198 (at node 0)
	maximum = 0.0283797 (at node 3)
Accepted packet rate average = 0.0239089
	minimum = 0.0189198 (at node 0)
	maximum = 0.0283797 (at node 3)
Injected flit rate average = 0.0658965
	minimum = 0.0435979 (at node 0)
	maximum = 0.0873499 (at node 42)
Accepted flit rate average= 0.0658965
	minimum = 0.0606668 (at node 0)
	maximum = 0.0910002 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.27871 (29 samples)
	minimum = 6 (29 samples)
	maximum = 92.4138 (29 samples)
Network latency average = 8.93785 (29 samples)
	minimum = 6 (29 samples)
	maximum = 90.1724 (29 samples)
Flit latency average = 7.64243 (29 samples)
	minimum = 6 (29 samples)
	maximum = 86.5172 (29 samples)
Fragmentation average = 0.0555448 (29 samples)
	minimum = 0 (29 samples)
	maximum = 42.5862 (29 samples)
Injected packet rate average = 0.0230841 (29 samples)
	minimum = 0.0182672 (29 samples)
	maximum = 0.0274005 (29 samples)
Accepted packet rate average = 0.0230841 (29 samples)
	minimum = 0.0182672 (29 samples)
	maximum = 0.0274005 (29 samples)
Injected flit rate average = 0.0636233 (29 samples)
	minimum = 0.0420931 (29 samples)
	maximum = 0.0843412 (29 samples)
Accepted flit rate average = 0.0636233 (29 samples)
	minimum = 0.0585751 (29 samples)
	maximum = 0.0878612 (29 samples)
Injected packet size average = 2.75616 (29 samples)
Accepted packet size average = 2.75616 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 25 min, 31 sec (5131 sec)
gpgpu_simulation_rate = 163051 (inst/sec)
gpgpu_simulation_rate = 1566 (cycle/sec)
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 30: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 30 
gpu_sim_cycle = 39367
gpu_sim_insn = 28848876
gpu_ipc =     732.8188
gpu_tot_sim_cycle = 8298236
gpu_tot_sim_insn = 865466280
gpu_tot_ipc =     104.2952
gpu_tot_issued_cta = 1920
max_total_param_size = 0
gpu_stall_dramfull = 142673
gpu_stall_icnt2sh    = 19053
partiton_reqs_in_parallel = 866074
partiton_reqs_in_parallel_total    = 34933445
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.3141
partiton_reqs_in_parallel_util = 866074
partiton_reqs_in_parallel_util_total    = 34933445
gpu_sim_cycle_parition_util = 39367
gpu_tot_sim_cycle_parition_util    = 1593876
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9193
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1349120
L2_BW  =     111.9678 GB/Sec
L2_BW_total  =      15.9411 GB/Sec
gpu_total_sim_rate=165323

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17376840
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 53760
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0304
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 52128
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17372608
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 53760
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17376840
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
144834, 139209, 139430, 144503, 144865, 139200, 139446, 144500, 38699, 37127, 37260, 24090, 
gpgpu_n_tot_thrd_icount = 999582720
gpgpu_n_tot_w_icount = 31236960
gpgpu_n_stall_shd_mem = 292198
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 941520
gpgpu_n_mem_write_global = 453600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 22986240
gpgpu_n_store_insn = 14288400
gpgpu_n_shmem_insn = 94658640
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1720320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 942
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 289812
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:906371	W0_Idle:12906975	W0_Scoreboard:47521026	W1:1814400	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:12245400	W32:17177160
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7532160 {8:941520,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 61689600 {136:453600,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 106273920 {40:226800,136:714720,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3628800 {8:453600,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1904 
maxdqlatency = 0 
maxmflatency = 243427 
averagemflatency = 2809 
max_icnt2mem_latency = 242208 
max_icnt2sh_latency = 8298235 
mrq_lat_table:596764 	95916 	66870 	146346 	181734 	146560 	93789 	45182 	11027 	4637 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	923699 	455125 	692 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	52 	1317214 	62372 	354 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	792485 	146587 	2474 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	241920 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2274 	54 	0 	0 	0 	0 	0 	0 	0 	0 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    243698    244705    245324    246865    245421    246863    248521    248600    249615    250165    243671    244404    243669    244330    243680    244335 
dram[1]:    243696    244697    245329    246919    245408    246926    248468    248555    249606    250131    243669    244389    243671    244337    243683    244385 
dram[2]:    243699    244709    245325    246867    245400    246875    248546    249069    249631    250161    243669    244391    243670    244332    243683    244340 
dram[3]:    243698    244702    245331    246917    245430    246938    248497    249009    249627    250145    243669    244392    243670    244332    243685    244387 
dram[4]:    243697    244707    245327    246868    245407    246872    248453    249063    249644    250159    243669    244397    243670    244339    243456    243813 
dram[5]:    243700    244700    245332    246923    245415    246928    248500    248998    249608    250149    243671    244395    243669    244325    242792    243165 
dram[6]:    243696    244702    245329    246882    245430    246849    248451    249076    249607    250144    243669    244401    243671    244335    243682    244346 
dram[7]:    243698    244706    245334    246931    245439    246942    248503    249005    249606    250172    243670    244408    243669    244327    243687    244391 
dram[8]:    243698    244702    245326    246932    245415    245727    248457    249071    249609    250140    243671    244402    243669    244340    243689    244398 
dram[9]:    243704    244705    245336    246855    245418    245730    248492    248987    249610    250156    243669    244402    243670    244326    243677    244358 
dram[10]:    243693    244696    245328    246914    245414    247022    248454    249082    249613    250133    243669    244387    243670    244344    243684    244401 
average row accesses per activate:
dram[0]:  8.937301  8.485369  9.053145  9.043337  7.905717  7.549809  8.634730  8.325635  8.618881  8.271812  8.703310  8.395667  9.956949  9.557261  8.291052  8.178468 
dram[1]:  9.291713  8.964819  7.851923  7.935860  7.504655  7.234291  9.959945  9.221228  9.580311  9.605195  8.042530  7.879273  8.513144  8.286592  8.801670  8.209348 
dram[2]:  9.396061  8.890269  9.609412  9.177528  7.553889  7.442290  8.922029  8.372823  9.020732  8.640187  8.656103  8.342760  9.730769  9.263158  7.689879  7.258545 
dram[3]:  9.185027  8.963466  8.325178  8.350716  7.435424  7.247302 10.000000  9.161372  8.734357  8.483945  8.204470  8.259843  8.935983  8.433333  8.442406  7.769231 
dram[4]:  9.531631  9.126461  9.238688  8.819654  7.659245  7.258716  8.712264  8.560834  8.796671  8.415245  8.775389  8.550640  9.219818  8.713671  7.649123  7.311562 
dram[5]:  8.733126  8.156159  8.265408  8.315000  8.024341  7.658277 10.108071  9.865153  8.217778  8.319460  8.452244  8.346591  9.445741  8.856674  8.300601  7.727612 
dram[6]:  9.882491  9.121475  8.961206  8.828026  7.482464  7.656644  8.925120  8.673709  9.554263  9.243750  8.481524  8.491329  8.263048  7.995960  7.924157  7.658823 
dram[7]:  8.669072  8.243137  8.275621  8.250992  8.265968  7.956653  9.840213  9.814077  7.610878  7.571280  8.520951  8.492100  9.689107  9.571947  8.160077  7.886300 
dram[8]:  9.480270  8.537056  8.801058  8.857295  7.348030  7.348030  9.330808  8.808105  9.328205  8.894866  8.240964  8.406704  8.641921  8.421277  7.939024  7.556250 
dram[9]:  8.826310  8.476802  8.436106  8.138944  8.524483  8.026639  9.316520  9.087331  7.611925  7.596034  8.779463  8.397322  9.919800  9.312942  7.800376  7.727612 
dram[10]:  9.274298  9.049526  8.477064  8.408493  7.482330  7.273909  9.521907  9.213217  9.039752  8.471478  8.310886  8.227777  8.485325  8.388601  8.395137  8.236581 
average row locality = 1389358/163720 = 8.486184
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5620      5619      5587      5587      5347      5347      4900      4900      4995      4995      4993      4993      5455      5455      5627      5627 
dram[1]:      5619      5619      5496      5496      5435      5434      4901      4901      4996      4996      5005      5005      5456      5456      5627      5626 
dram[2]:      5708      5708      5498      5498      5435      5435      4899      4899      4997      4996      5005      5005      5456      5456      5552      5552 
dram[3]:      5708      5707      5497      5497      5435      5434      4900      4900      4998      4998      4988      4988      5456      5456      5552      5552 
dram[4]:      5708      5708      5497      5497      5362      5362      4988      4988      4998      4997      4990      4990      5455      5455      5554      5554 
dram[5]:      5620      5619      5570      5570      5362      5361      4989      4989      4996      4996      4990      4990      5455      5455      5554      5554 
dram[6]:      5620      5620      5571      5571      5344      5344      4990      4990      4995      4995      4990      4990      5366      5366      5643      5643 
dram[7]:      5619      5618      5572      5572      5344      5343      4990      4990      4936      4936      5079      5079      5366      5366      5642      5642 
dram[8]:      5619      5619      5572      5572      5313      5313      4990      4990      4936      4936      5079      5079      5366      5366      5643      5643 
dram[9]:      5708      5707      5573      5573      5314      5314      4988      4988      4937      4937      5079      5079      5366      5366      5554      5554 
dram[10]:      5708      5708      5571      5571      5314      5314      4989      4989      4937      4937      5020      5020      5455      5455      5556      5556 
total reads: 935758
bank skew: 5708/4899 = 1.17
chip skew: 85103/85036 = 1.00
number of total write accesses:
dram[0]:      2790      2790      2760      2760      2535      2535      2310      2310      2400      2400      2370      2370      2640      2640      2805      2805 
dram[1]:      2790      2790      2670      2670      2625      2625      2310      2310      2400      2400      2370      2370      2640      2640      2805      2805 
dram[2]:      2880      2880      2670      2670      2625      2625      2310      2310      2400      2400      2370      2370      2640      2640      2730      2730 
dram[3]:      2880      2880      2670      2670      2625      2625      2310      2310      2400      2400      2355      2355      2640      2640      2730      2730 
dram[4]:      2880      2880      2670      2670      2550      2550      2400      2400      2400      2400      2355      2355      2640      2640      2730      2730 
dram[5]:      2790      2790      2745      2745      2550      2550      2400      2400      2400      2400      2355      2355      2640      2640      2730      2730 
dram[6]:      2790      2790      2745      2745      2550      2550      2400      2400      2400      2400      2355      2355      2550      2550      2820      2820 
dram[7]:      2790      2790      2745      2745      2550      2550      2400      2400      2340      2340      2445      2445      2550      2550      2820      2820 
dram[8]:      2790      2790      2745      2745      2520      2520      2400      2400      2340      2340      2445      2445      2550      2550      2820      2820 
dram[9]:      2880      2880      2745      2745      2520      2520      2400      2400      2340      2340      2445      2445      2550      2550      2730      2730 
dram[10]:      2880      2880      2745      2745      2520      2520      2400      2400      2340      2340      2385      2385      2640      2640      2730      2730 
total reads: 453600
bank skew: 2880/2310 = 1.25
chip skew: 41280/41220 = 1.00
average mf latency per bank:
dram[0]:       3118      2765      2655      2649      2481      2475      2687      2679      2714      2708      2790      2715      3451      2963      3311      2845
dram[1]:       3118      2766      2627      2619      2519      2514      2685      2681      2714      2707      2818      2711      3449      2961      3311      2845
dram[2]:       3138      2793      2625      2619      2518      2512      2687      2679      2713      2707      2817      2712      3450      2961      3281      2806
dram[3]:       3139      2793      2626      2618      2519      2513      2685      2681      2715      2705      2831      2723      3450      2961      3281      2806
dram[4]:       3137      2792      2625      2619      2504      2497      2720      2714      2714      2707      2829      2722      3450      2962      3281      2805
dram[5]:       3117      2762      2639      2633      2504      2498      2721      2714      2715      2708      2830      2722      3450      2960      3280      2805
dram[6]:       3116      2762      2639      2632      2510      2503      2720      2714      2713      2708      2830      2722      3435      2935      3299      2835
dram[7]:       3088      2762      2639      2632      2508      2504      2721      2714      2691      2683      2860      2756      3434      2936      3300      2835
dram[8]:       3085      2763      2639      2632      2498      2490      2720      2714      2691      2684      2860      2756      3435      2936      3299      2834
dram[9]:       3108      2792      2638      2632      2494      2489      2721      2715      2690      2682      2861      2756      3435      2938      3284      2807
dram[10]:       3109      2791      2638      2632      2497      2489      2720      2714      2691      2683      2841      2733      3449      2962      3283      2809
maximum mf latency per bank:
dram[0]:     242499    240999    240875    240596    240877    240395    239846    240616    239355    239136    242396    240822    243427    241951    242621    241544
dram[1]:     242488    241014    240781    240660    240479    240201    239657    239636    239426    239060    242389    240843    243313    241978    242530    241360
dram[2]:     242500    240852    240870    240607    240606    240330    239741    240666    239298    239195    242391    240905    243302    241826    242477    241000
dram[3]:     242491    241073    240740    240605    240483    240290    239932    239467    239340    238884    242503    241027    243305    241972    242512    241100
dram[4]:     242492    240918    240906    240522    240842    240542    239851    239540    239232    239114    242394    241070    243240    241868    242482    241023
dram[5]:     242507    240751    240718    240623    240448    240272    239986    239650    239338    238983    242505    241010    243268    242085    242511    241267
dram[6]:     242496    240762    240854    240411    240853    240423    239870    239660    239325    239120    242386    241064    243212    241934    242487    241239
dram[7]:     242514    240670    240591    240533    240555    240359    240014    239654    239312    239021    242446    241033    243322    241941    242682    241466
dram[8]:     242492    240824    240729    240343    240616    240218    239897    239654    239303    239560    242430    241073    243245    242066    242494    241209
dram[9]:     242502    240824    240809    240519    240600    240004    239982    239663    239234    239062    242406    241042    243247    242053    242534    241400
dram[10]:     242494    240802    240753    240609    240426    240180    239889    239650    239439    240321    242392    241091    243378    242063    242487    241185
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3033567 n_nop=2499109 n_act=14703 n_pre=14687 n_req=126267 n_rd=340188 n_write=164880 bw_util=0.333
n_activity=1705257 dram_eff=0.5924
bk0: 22480a 2811652i bk1: 22476a 2821311i bk2: 22348a 2813364i bk3: 22348a 2821384i bk4: 21388a 2831396i bk5: 21388a 2831409i bk6: 19600a 2842043i bk7: 19600a 2849177i bk8: 19980a 2840188i bk9: 19980a 2840698i bk10: 19972a 2839682i bk11: 19972a 2849426i bk12: 21820a 2818222i bk13: 21820a 2825342i bk14: 22508a 2805519i bk15: 22508a 2808513i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06052
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3033567 n_nop=2498603 n_act=14914 n_pre=14898 n_req=126288 n_rd=340272 n_write=164880 bw_util=0.333
n_activity=1708685 dram_eff=0.5913
bk0: 22476a 2810428i bk1: 22476a 2821616i bk2: 21984a 2815281i bk3: 21984a 2822298i bk4: 21740a 2823979i bk5: 21736a 2826512i bk6: 19604a 2842174i bk7: 19604a 2847927i bk8: 19984a 2838130i bk9: 19984a 2845211i bk10: 20020a 2841391i bk11: 20020a 2850330i bk12: 21824a 2817179i bk13: 21824a 2825841i bk14: 22508a 2804966i bk15: 22504a 2809575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05212
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3033567 n_nop=2498637 n_act=14775 n_pre=14759 n_req=126349 n_rd=340396 n_write=165000 bw_util=0.3332
n_activity=1704725 dram_eff=0.5929
bk0: 22832a 2804306i bk1: 22832a 2815558i bk2: 21992a 2815159i bk3: 21992a 2826493i bk4: 21740a 2824419i bk5: 21740a 2827040i bk6: 19596a 2840031i bk7: 19596a 2849571i bk8: 19988a 2838477i bk9: 19984a 2841714i bk10: 20020a 2839887i bk11: 20020a 2847389i bk12: 21824a 2819745i bk13: 21824a 2827286i bk14: 22208a 2807033i bk15: 22208a 2808624i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03528
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3033567 n_nop=2498495 n_act=14972 n_pre=14956 n_req=126286 n_rd=340264 n_write=164880 bw_util=0.333
n_activity=1704355 dram_eff=0.5928
bk0: 22832a 2804818i bk1: 22828a 2814337i bk2: 21988a 2815772i bk3: 21988a 2822311i bk4: 21740a 2822451i bk5: 21736a 2827078i bk6: 19600a 2842156i bk7: 19600a 2847677i bk8: 19992a 2834198i bk9: 19992a 2840668i bk10: 19952a 2843230i bk11: 19952a 2849171i bk12: 21824a 2815274i bk13: 21824a 2819087i bk14: 22208a 2805988i bk15: 22208a 2809660i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05732
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7ff573ddf2a0 :  mf: uid=19280763, sid11:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (8298233), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3033567 n_nop=2498321 n_act=14925 n_pre=14909 n_req=126353 n_rd=340412 n_write=165000 bw_util=0.3332
n_activity=1705962 dram_eff=0.5925
bk0: 22832a 2808731i bk1: 22832a 2815891i bk2: 21988a 2816824i bk3: 21988a 2824474i bk4: 21448a 2826458i bk5: 21448a 2828602i bk6: 19952a 2835709i bk7: 19952a 2843755i bk8: 19992a 2838545i bk9: 19988a 2839581i bk10: 19960a 2841573i bk11: 19960a 2850113i bk12: 21820a 2816438i bk13: 21820a 2822743i bk14: 22216a 2808326i bk15: 22216a 2810219i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04128
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3033567 n_nop=2498667 n_act=14878 n_pre=14862 n_req=126290 n_rd=340280 n_write=164880 bw_util=0.333
n_activity=1709589 dram_eff=0.591
bk0: 22480a 2809767i bk1: 22476a 2818941i bk2: 22280a 2814466i bk3: 22280a 2815137i bk4: 21448a 2826865i bk5: 21444a 2830143i bk6: 19956a 2837706i bk7: 19956a 2845233i bk8: 19984a 2837157i bk9: 19984a 2840185i bk10: 19960a 2844851i bk11: 19960a 2852022i bk12: 21820a 2817559i bk13: 21820a 2823060i bk14: 22216a 2811869i bk15: 22216a 2814962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0471
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents
MSHR: tag=0xc01eea80, atomic=0 1 entries : 0x7ff573f15a30 :  mf: uid=19280762, sid11:w09, part=6, addr=0xc01eea80, load , size=128, unknown  status = IN_PARTITION_DRAM (8298229), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3033567 n_nop=2498881 n_act=14835 n_pre=14819 n_req=126258 n_rd=340152 n_write=164880 bw_util=0.333
n_activity=1701593 dram_eff=0.5936
bk0: 22480a 2808777i bk1: 22480a 2817999i bk2: 22284a 2813081i bk3: 22284a 2820592i bk4: 21376a 2825954i bk5: 21376a 2833651i bk6: 19960a 2838073i bk7: 19960a 2844723i bk8: 19980a 2839876i bk9: 19980a 2841451i bk10: 19960a 2840428i bk11: 19960a 2849319i bk12: 21464a 2820434i bk13: 21464a 2827895i bk14: 22572a 2804876i bk15: 22572a 2805494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05122
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3033567 n_nop=2498299 n_act=14894 n_pre=14878 n_req=126374 n_rd=340376 n_write=165120 bw_util=0.3333
n_activity=1704815 dram_eff=0.593
bk0: 22476a 2807846i bk1: 22472a 2819813i bk2: 22288a 2812069i bk3: 22288a 2818710i bk4: 21376a 2828355i bk5: 21372a 2830517i bk6: 19960a 2837258i bk7: 19960a 2844658i bk8: 19744a 2837670i bk9: 19744a 2844152i bk10: 20316a 2836906i bk11: 20316a 2844961i bk12: 21464a 2823909i bk13: 21464a 2829787i bk14: 22568a 2807072i bk15: 22568a 2810834i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04219
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3033567 n_nop=2498625 n_act=14967 n_pre=14951 n_req=126256 n_rd=340144 n_write=164880 bw_util=0.333
n_activity=1705293 dram_eff=0.5923
bk0: 22476a 2811316i bk1: 22476a 2821675i bk2: 22288a 2814719i bk3: 22288a 2822134i bk4: 21252a 2830061i bk5: 21252a 2833408i bk6: 19960a 2836847i bk7: 19960a 2839855i bk8: 19744a 2839262i bk9: 19744a 2846020i bk10: 20316a 2837037i bk11: 20316a 2843046i bk12: 21464a 2819815i bk13: 21464a 2829122i bk14: 22572a 2804857i bk15: 22572a 2808688i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03284
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3033567 n_nop=2498667 n_act=14944 n_pre=14928 n_req=126257 n_rd=340148 n_write=164880 bw_util=0.333
n_activity=1705770 dram_eff=0.5921
bk0: 22832a 2805752i bk1: 22828a 2813693i bk2: 22292a 2813091i bk3: 22292a 2818990i bk4: 21256a 2833643i bk5: 21256a 2834141i bk6: 19952a 2836398i bk7: 19952a 2844384i bk8: 19748a 2837918i bk9: 19748a 2846720i bk10: 20316a 2836105i bk11: 20316a 2843257i bk12: 21464a 2820125i bk13: 21464a 2826819i bk14: 22216a 2806614i bk15: 22216a 2812583i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0402
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7ff573dde740 :  mf: uid=19280764, sid11:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (8298235), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3033567 n_nop=2498236 n_act=14914 n_pre=14898 n_req=126380 n_rd=340399 n_write=165120 bw_util=0.3333
n_activity=1705866 dram_eff=0.5927
bk0: 22832a 2805686i bk1: 22832a 2814682i bk2: 22284a 2814180i bk3: 22284a 2818536i bk4: 21256a 2830596i bk5: 21255a 2834014i bk6: 19956a 2837035i bk7: 19956a 2842161i bk8: 19748a 2841588i bk9: 19748a 2847037i bk10: 20080a 2840546i bk11: 20080a 2845818i bk12: 21820a 2814776i bk13: 21820a 2821997i bk14: 22224a 2811287i bk15: 22224a 2814416i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04366

========= L2 cache stats =========
L2_cache_bank[0]: Access = 63446, Miss = 42524, Miss_rate = 0.670, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[1]: Access = 63388, Miss = 42523, Miss_rate = 0.671, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[2]: Access = 63418, Miss = 42535, Miss_rate = 0.671, Pending_hits = 108, Reservation_fails = 0
L2_cache_bank[3]: Access = 63420, Miss = 42533, Miss_rate = 0.671, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[4]: Access = 63450, Miss = 42550, Miss_rate = 0.671, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[5]: Access = 63435, Miss = 42549, Miss_rate = 0.671, Pending_hits = 196, Reservation_fails = 0
L2_cache_bank[6]: Access = 63375, Miss = 42534, Miss_rate = 0.671, Pending_hits = 111, Reservation_fails = 2
L2_cache_bank[7]: Access = 63375, Miss = 42532, Miss_rate = 0.671, Pending_hits = 152, Reservation_fails = 1
L2_cache_bank[8]: Access = 63463, Miss = 42552, Miss_rate = 0.671, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[9]: Access = 63478, Miss = 42551, Miss_rate = 0.670, Pending_hits = 204, Reservation_fails = 0
L2_cache_bank[10]: Access = 63448, Miss = 42536, Miss_rate = 0.670, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[11]: Access = 63418, Miss = 42534, Miss_rate = 0.671, Pending_hits = 207, Reservation_fails = 0
L2_cache_bank[12]: Access = 63388, Miss = 42519, Miss_rate = 0.671, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[13]: Access = 63418, Miss = 42519, Miss_rate = 0.670, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[14]: Access = 63508, Miss = 42548, Miss_rate = 0.670, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[15]: Access = 63508, Miss = 42546, Miss_rate = 0.670, Pending_hits = 192, Reservation_fails = 1
L2_cache_bank[16]: Access = 63433, Miss = 42518, Miss_rate = 0.670, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[17]: Access = 63403, Miss = 42518, Miss_rate = 0.671, Pending_hits = 199, Reservation_fails = 0
L2_cache_bank[18]: Access = 63403, Miss = 42519, Miss_rate = 0.671, Pending_hits = 106, Reservation_fails = 1
L2_cache_bank[19]: Access = 63433, Miss = 42518, Miss_rate = 0.670, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[20]: Access = 63508, Miss = 42550, Miss_rate = 0.670, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[21]: Access = 63508, Miss = 42550, Miss_rate = 0.670, Pending_hits = 199, Reservation_fails = 0
L2_total_cache_accesses = 1395624
L2_total_cache_misses = 935758
L2_total_cache_miss_rate = 0.6705
L2_total_cache_pending_hits = 3529
L2_total_cache_reservation_fails = 5
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 456245
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3135
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 482140
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 453600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 941520
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 453600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.104

icnt_total_pkts_mem_to_simt=4483264
icnt_total_pkts_simt_to_mem=3210024
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.54203
	minimum = 6
	maximum = 49
Network latency average = 8.41557
	minimum = 6
	maximum = 40
Slowest packet = 2698969
Flit latency average = 6.89014
	minimum = 6
	maximum = 36
Slowest flit = 7517689
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236265
	minimum = 0.0186963 (at node 0)
	maximum = 0.0280445 (at node 11)
Accepted packet rate average = 0.0236265
	minimum = 0.0186963 (at node 0)
	maximum = 0.0280445 (at node 11)
Injected flit rate average = 0.0651181
	minimum = 0.0430829 (at node 0)
	maximum = 0.0863181 (at node 42)
Accepted flit rate average= 0.0651181
	minimum = 0.0599502 (at node 0)
	maximum = 0.0899253 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.25416 (30 samples)
	minimum = 6 (30 samples)
	maximum = 90.9667 (30 samples)
Network latency average = 8.92044 (30 samples)
	minimum = 6 (30 samples)
	maximum = 88.5 (30 samples)
Flit latency average = 7.61736 (30 samples)
	minimum = 6 (30 samples)
	maximum = 84.8333 (30 samples)
Fragmentation average = 0.0536933 (30 samples)
	minimum = 0 (30 samples)
	maximum = 41.1667 (30 samples)
Injected packet rate average = 0.0231021 (30 samples)
	minimum = 0.0182815 (30 samples)
	maximum = 0.0274219 (30 samples)
Accepted packet rate average = 0.0231021 (30 samples)
	minimum = 0.0182815 (30 samples)
	maximum = 0.0274219 (30 samples)
Injected flit rate average = 0.0636731 (30 samples)
	minimum = 0.0421261 (30 samples)
	maximum = 0.0844071 (30 samples)
Accepted flit rate average = 0.0636731 (30 samples)
	minimum = 0.058621 (30 samples)
	maximum = 0.08793 (30 samples)
Injected packet size average = 2.75616 (30 samples)
Accepted packet size average = 2.75616 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 27 min, 15 sec (5235 sec)
gpgpu_simulation_rate = 165323 (inst/sec)
gpgpu_simulation_rate = 1585 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 31: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 31 
gpu_sim_cycle = 38778
gpu_sim_insn = 28848876
gpu_ipc =     743.9496
gpu_tot_sim_cycle = 8559164
gpu_tot_sim_insn = 894315156
gpu_tot_ipc =     104.4863
gpu_tot_issued_cta = 1984
max_total_param_size = 0
gpu_stall_dramfull = 142673
gpu_stall_icnt2sh    = 19829
partiton_reqs_in_parallel = 853116
partiton_reqs_in_parallel_total    = 35799519
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.2823
partiton_reqs_in_parallel_util = 853116
partiton_reqs_in_parallel_util_total    = 35799519
gpu_sim_cycle_parition_util = 38778
gpu_tot_sim_cycle_parition_util    = 1633243
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9212
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1395624
L2_BW  =     113.6684 GB/Sec
L2_BW_total  =      15.9701 GB/Sec
gpu_total_sim_rate=167130

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17956068
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 55552
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0294
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 53920
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17951836
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 55552
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17956068
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
149661, 143846, 144077, 149320, 149692, 143843, 144093, 149313, 38699, 37127, 37260, 24090, 
gpgpu_n_tot_thrd_icount = 1032902144
gpgpu_n_tot_w_icount = 32278192
gpgpu_n_stall_shd_mem = 292239
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 972904
gpgpu_n_mem_write_global = 468720
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 23752448
gpgpu_n_store_insn = 14764680
gpgpu_n_shmem_insn = 97813928
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1777664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 983
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 289812
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:936361	W0_Idle:12922361	W0_Scoreboard:48645898	W1:1874880	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:12653580	W32:17749732
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7783232 {8:972904,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 63745920 {136:468720,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 109816384 {40:234360,136:738544,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3749760 {8:468720,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1904 
maxdqlatency = 0 
maxmflatency = 243427 
averagemflatency = 2725 
max_icnt2mem_latency = 242208 
max_icnt2sh_latency = 8559163 
mrq_lat_table:617520 	99755 	69382 	150911 	187329 	151258 	96995 	46504 	11158 	4637 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	955997 	469283 	740 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	54 	1361316 	64759 	367 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	818595 	151770 	2565 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	241920 	15120 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2348 	57 	0 	0 	0 	0 	0 	0 	0 	0 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    243698    244705    245324    246865    245421    246863    248521    248600    249615    250165    243671    244404    243669    244330    243680    244335 
dram[1]:    243696    244697    245329    246919    245408    246926    248468    248555    249606    250131    243669    244389    243671    244337    243683    244385 
dram[2]:    243699    244709    245325    246867    245400    246875    248546    249069    249631    250161    243669    244391    243670    244332    243683    244340 
dram[3]:    243698    244702    245331    246917    245430    246938    248497    249009    249627    250145    243669    244392    243670    244332    243685    244387 
dram[4]:    243697    244707    245327    246868    245407    246872    248453    249063    249644    250159    243669    244397    243670    244339    243456    243813 
dram[5]:    243700    244700    245332    246923    245415    246928    248500    248998    249608    250149    243671    244395    243669    244325    242792    243165 
dram[6]:    243696    244702    245329    246882    245430    246849    248451    249076    249607    250144    243669    244401    243671    244335    243682    244346 
dram[7]:    243698    244706    245334    246931    245439    246942    248503    249005    249606    250172    243670    244408    243669    244327    243687    244391 
dram[8]:    243698    244702    245326    246932    245415    245727    248457    249071    249609    250140    243671    244402    243669    244340    243689    244398 
dram[9]:    243704    244705    245336    246855    245418    245730    248492    248987    249610    250156    243669    244402    243670    244326    243677    244358 
dram[10]:    243693    244696    245328    246914    245414    247022    248454    249082    249613    250133    243669    244387    243670    244344    243684    244401 
average row accesses per activate:
dram[0]:  9.120671  8.665005  9.208333  9.198505  8.067460  7.708057  8.817966  8.506271  8.792866  8.443094  8.863636  8.554556 10.161212  9.759022  8.441433  8.344498 
dram[1]:  9.477645  9.148421  8.000000  8.084372  7.664516  7.391111 10.151020  9.408575  9.735032  9.759898  8.200215  8.035865  8.688083  8.460141  8.952772  8.359540 
dram[2]:  9.585313  9.075665  9.761574  9.329646  7.714286  7.601462  9.107449  8.553899  9.197352  8.814302  8.817130  8.502233  9.933649  9.462754  7.835316  7.401901 
dram[3]:  9.372756  9.149485  8.475377  8.501008  7.594521  7.404274 10.191257  9.348371  8.867749  8.617813  8.363837  8.419534  9.132897  8.625514  8.589769  7.900369 
dram[4]:  9.721796  9.313746  9.390868  8.971276  7.819923  7.415077  8.898720  8.745996  8.950820  8.568386  8.937573  8.711825  9.419101  8.908607  7.808569  7.455178 
dram[5]:  8.914872  8.332694  8.416667  8.466470  8.188565  7.818965 10.303234 10.059211  8.351912  8.453540  8.612940  8.506726  9.646720  9.052916  8.447732  7.873162 
dram[6]: 10.071842  9.306210  9.114650  8.981172  7.641651  7.817658  9.113230  8.859792  9.709022  9.375460  8.642369  8.652224  8.434156  8.165339  8.087800  7.806423 
dram[7]:  8.850306  8.420543  8.426889  8.402153  8.432713  8.120638 10.034121 10.007854  7.742534  7.702869  8.684916  8.655902  9.889023  9.771156  8.325404  8.034894 
dram[8]:  9.667408  8.717152  8.954119  9.010493  7.505107  7.505107  9.521793  8.995295  9.456604  9.025210  8.403243  8.570011  8.815054  8.593291  8.102777  7.703345 
dram[9]:  9.011168  8.658537  8.588000  8.289576  8.692473  8.190476  9.507463  9.276699  7.742534  7.726619  8.944764  8.560573 10.120988  9.510441  7.931481  7.873162 
dram[10]:  9.462687  9.236213  8.646525  8.560319  7.640832  7.430147  9.714105  9.403444  9.168293  8.601830  8.471761  8.388158  8.660124  8.562819  8.542373  8.400000 
average row locality = 1435982/165966 = 8.652267
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5809      5808      5771      5771      5520      5520      5073      5073      5161      5161      5155      5155      5647      5647      5819      5819 
dram[1]:      5808      5808      5677      5677      5611      5610      5074      5074      5162      5162      5168      5168      5648      5648      5819      5818 
dram[2]:      5900      5900      5679      5679      5611      5611      5072      5072      5163      5162      5168      5168      5648      5648      5741      5741 
dram[3]:      5900      5899      5678      5678      5611      5610      5073      5073      5164      5164      5151      5151      5648      5648      5741      5741 
dram[4]:      5900      5900      5678      5678      5536      5536      5164      5164      5164      5163      5153      5153      5647      5647      5743      5743 
dram[5]:      5809      5808      5753      5753      5536      5535      5165      5165      5162      5162      5153      5153      5647      5647      5743      5743 
dram[6]:      5809      5809      5754      5754      5518      5518      5166      5166      5161      5161      5153      5153      5555      5555      5835      5835 
dram[7]:      5808      5807      5755      5755      5518      5517      5166      5166      5100      5100      5245      5245      5555      5555      5834      5834 
dram[8]:      5808      5808      5755      5755      5486      5486      5166      5166      5100      5100      5245      5245      5555      5555      5835      5835 
dram[9]:      5900      5899      5756      5756      5487      5487      5164      5164      5100      5100      5245      5245      5555      5555      5743      5743 
dram[10]:      5900      5900      5754      5754      5487      5487      5165      5165      5100      5100      5184      5184      5647      5647      5745      5745 
total reads: 967262
bank skew: 5900/5072 = 1.16
chip skew: 87969/87899 = 1.00
number of total write accesses:
dram[0]:      2883      2883      2848      2848      2612      2612      2387      2387      2480      2480      2450      2450      2736      2736      2901      2901 
dram[1]:      2883      2883      2755      2755      2705      2705      2387      2387      2480      2480      2450      2450      2736      2736      2901      2901 
dram[2]:      2976      2976      2755      2755      2705      2705      2387      2387      2480      2480      2450      2450      2736      2736      2823      2823 
dram[3]:      2976      2976      2755      2755      2705      2705      2387      2387      2480      2480      2435      2435      2736      2736      2823      2823 
dram[4]:      2976      2976      2755      2755      2628      2628      2480      2480      2480      2480      2435      2435      2736      2736      2823      2823 
dram[5]:      2883      2883      2832      2832      2628      2628      2480      2480      2480      2480      2435      2435      2736      2736      2823      2823 
dram[6]:      2883      2883      2832      2832      2628      2628      2480      2480      2480      2480      2435      2435      2643      2643      2916      2916 
dram[7]:      2883      2883      2832      2832      2628      2628      2480      2480      2418      2418      2528      2528      2643      2643      2916      2916 
dram[8]:      2883      2883      2832      2832      2597      2597      2480      2480      2418      2418      2528      2528      2643      2643      2916      2916 
dram[9]:      2976      2976      2832      2832      2597      2597      2480      2480      2418      2418      2528      2528      2643      2643      2823      2823 
dram[10]:      2976      2976      2832      2832      2597      2597      2480      2480      2418      2418      2466      2466      2736      2736      2823      2823 
total reads: 468720
bank skew: 2976/2387 = 1.25
chip skew: 42656/42594 = 1.00
average mf latency per bank:
dram[0]:       3025      2682      2579      2572      2412      2406      2605      2597      2634      2627      2708      2636      3340      2868      3209      2758
dram[1]:       3024      2684      2551      2543      2448      2444      2603      2599      2634      2627      2735      2632      3338      2867      3209      2758
dram[2]:       3043      2709      2550      2543      2448      2442      2605      2597      2633      2626      2734      2632      3339      2867      3181      2721
dram[3]:       3044      2710      2550      2542      2448      2443      2602      2598      2635      2625      2747      2643      3339      2867      3180      2721
dram[4]:       3043      2708      2550      2543      2434      2427      2637      2631      2634      2627      2745      2642      3339      2868      3181      2720
dram[5]:       3023      2679      2563      2557      2434      2428      2637      2630      2634      2627      2747      2641      3339      2866      3179      2720
dram[6]:       3022      2680      2563      2556      2440      2432      2637      2630      2633      2627      2746      2642      3325      2842      3198      2749
dram[7]:       2995      2680      2563      2556      2437      2433      2637      2630      2612      2604      2775      2674      3324      2842      3199      2748
dram[8]:       2992      2681      2563      2556      2427      2420      2637      2631      2611      2605      2775      2674      3325      2842      3198      2748
dram[9]:       3015      2709      2563      2556      2424      2419      2637      2631      2611      2603      2776      2674      3324      2844      3183      2721
dram[10]:       3015      2707      2563      2556      2427      2419      2636      2630      2612      2604      2757      2652      3338      2868      3182      2724
maximum mf latency per bank:
dram[0]:     242499    240999    240875    240596    240877    240395    239846    240616    239355    239136    242396    240822    243427    241951    242621    241544
dram[1]:     242488    241014    240781    240660    240479    240201    239657    239636    239426    239060    242389    240843    243313    241978    242530    241360
dram[2]:     242500    240852    240870    240607    240606    240330    239741    240666    239298    239195    242391    240905    243302    241826    242477    241000
dram[3]:     242491    241073    240740    240605    240483    240290    239932    239467    239340    238884    242503    241027    243305    241972    242512    241100
dram[4]:     242492    240918    240906    240522    240842    240542    239851    239540    239232    239114    242394    241070    243240    241868    242482    241023
dram[5]:     242507    240751    240718    240623    240448    240272    239986    239650    239338    238983    242505    241010    243268    242085    242511    241267
dram[6]:     242496    240762    240854    240411    240853    240423    239870    239660    239325    239120    242386    241064    243212    241934    242487    241239
dram[7]:     242514    240670    240591    240533    240555    240359    240014    239654    239312    239021    242446    241033    243322    241941    242682    241466
dram[8]:     242492    240824    240729    240343    240616    240218    239897    239654    239303    239560    242430    241073    243245    242066    242494    241209
dram[9]:     242502    240824    240809    240519    240600    240004    239982    239663    239234    239062    242406    241042    243247    242053    242534    241400
dram[10]:     242494    240802    240753    240609    240426    240180    239889    239650    239439    240321    242392    241091    243378    242063    242487    241185
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3105571 n_nop=2553777 n_act=14899 n_pre=14883 n_req=130503 n_rd=351636 n_write=170376 bw_util=0.3362
n_activity=1760823 dram_eff=0.5929
bk0: 23236a 2876870i bk1: 23232a 2886983i bk2: 23084a 2879095i bk3: 23084a 2887314i bk4: 22080a 2897409i bk5: 22080a 2897612i bk6: 20292a 2908103i bk7: 20292a 2915469i bk8: 20644a 2906508i bk9: 20644a 2907089i bk10: 20620a 2906267i bk11: 20620a 2915901i bk12: 22588a 2883309i bk13: 22588a 2890961i bk14: 23276a 2870307i bk15: 23276a 2873597i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06579
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7ff5687c31d0 :  mf: uid=19923408, sid19:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (8559163), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3105571 n_nop=2553244 n_act=15120 n_pre=15104 n_req=130526 n_rd=351727 n_write=170376 bw_util=0.3362
n_activity=1764017 dram_eff=0.5919
bk0: 23232a 2876009i bk1: 23232a 2887236i bk2: 22708a 2880659i bk3: 22707a 2888124i bk4: 22444a 2889914i bk5: 22440a 2892777i bk6: 20296a 2908624i bk7: 20296a 2914465i bk8: 20648a 2904205i bk9: 20648a 2911589i bk10: 20672a 2907882i bk11: 20672a 2917041i bk12: 22592a 2882175i bk13: 22592a 2891170i bk14: 23276a 2869870i bk15: 23272a 2874693i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05753
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3105571 n_nop=2553293 n_act=14973 n_pre=14957 n_req=130587 n_rd=351852 n_write=170496 bw_util=0.3364
n_activity=1760380 dram_eff=0.5934
bk0: 23600a 2869326i bk1: 23600a 2881492i bk2: 22716a 2880863i bk3: 22716a 2892527i bk4: 22444a 2890475i bk5: 22444a 2893485i bk6: 20288a 2906178i bk7: 20288a 2915944i bk8: 20652a 2904826i bk9: 20648a 2908071i bk10: 20672a 2906506i bk11: 20672a 2913817i bk12: 22592a 2885157i bk13: 22592a 2893061i bk14: 22964a 2871651i bk15: 22964a 2873365i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03793
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3105571 n_nop=2553131 n_act=15180 n_pre=15164 n_req=130524 n_rd=351720 n_write=170376 bw_util=0.3362
n_activity=1759709 dram_eff=0.5934
bk0: 23600a 2870267i bk1: 23596a 2879692i bk2: 22712a 2881358i bk3: 22712a 2887870i bk4: 22444a 2888715i bk5: 22440a 2893475i bk6: 20292a 2908272i bk7: 20292a 2913797i bk8: 20656a 2900243i bk9: 20656a 2906707i bk10: 20604a 2909518i bk11: 20604a 2915950i bk12: 22592a 2880752i bk13: 22592a 2884190i bk14: 22964a 2871085i bk15: 22964a 2874962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05983
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3105571 n_nop=2552957 n_act=15125 n_pre=15109 n_req=130595 n_rd=351876 n_write=170504 bw_util=0.3364
n_activity=1761510 dram_eff=0.5931
bk0: 23600a 2873692i bk1: 23600a 2881368i bk2: 22712a 2882754i bk3: 22712a 2890124i bk4: 22144a 2892703i bk5: 22144a 2895049i bk6: 20656a 2901593i bk7: 20656a 2909996i bk8: 20656a 2904465i bk9: 20652a 2905820i bk10: 20612a 2908115i bk11: 20612a 2916473i bk12: 22588a 2881514i bk13: 22588a 2888373i bk14: 22972a 2872940i bk15: 22972a 2875588i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04455
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3105571 n_nop=2553307 n_act=15084 n_pre=15068 n_req=130528 n_rd=351736 n_write=170376 bw_util=0.3362
n_activity=1765083 dram_eff=0.5916
bk0: 23236a 2875067i bk1: 23232a 2884521i bk2: 23012a 2880059i bk3: 23012a 2880751i bk4: 22144a 2893204i bk5: 22140a 2896468i bk6: 20660a 2903820i bk7: 20660a 2911254i bk8: 20648a 2902967i bk9: 20648a 2906213i bk10: 20612a 2911489i bk11: 20612a 2918583i bk12: 22588a 2882750i bk13: 22588a 2888333i bk14: 22972a 2877037i bk15: 22972a 2880553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05182
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3105571 n_nop=2553521 n_act=15041 n_pre=15025 n_req=130496 n_rd=351608 n_write=170376 bw_util=0.3362
n_activity=1757050 dram_eff=0.5942
bk0: 23236a 2873791i bk1: 23236a 2883723i bk2: 23016a 2878732i bk3: 23016a 2886440i bk4: 22072a 2892219i bk5: 22072a 2900005i bk6: 20664a 2903669i bk7: 20664a 2911208i bk8: 20644a 2905907i bk9: 20644a 2907160i bk10: 20612a 2906523i bk11: 20612a 2915846i bk12: 22220a 2885733i bk13: 22220a 2893959i bk14: 23340a 2869548i bk15: 23340a 2870600i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05594
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3105571 n_nop=2552927 n_act=15098 n_pre=15082 n_req=130616 n_rd=351840 n_write=170624 bw_util=0.3365
n_activity=1760641 dram_eff=0.5935
bk0: 23232a 2873366i bk1: 23228a 2885872i bk2: 23020a 2877857i bk3: 23020a 2884639i bk4: 22072a 2894696i bk5: 22068a 2896894i bk6: 20664a 2903257i bk7: 20664a 2911005i bk8: 20400a 2903256i bk9: 20400a 2910209i bk10: 20980a 2903336i bk11: 20980a 2911194i bk12: 22220a 2889199i bk13: 22220a 2895235i bk14: 23336a 2872278i bk15: 23336a 2876435i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04513
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3105571 n_nop=2553261 n_act=15175 n_pre=15159 n_req=130494 n_rd=351600 n_write=170376 bw_util=0.3362
n_activity=1761124 dram_eff=0.5928
bk0: 23232a 2876921i bk1: 23232a 2887546i bk2: 23020a 2880180i bk3: 23020a 2888058i bk4: 21944a 2896076i bk5: 21944a 2899824i bk6: 20664a 2902742i bk7: 20664a 2905879i bk8: 20400a 2905407i bk9: 20400a 2912224i bk10: 20980a 2903574i bk11: 20980a 2909063i bk12: 22220a 2884791i bk13: 22220a 2894644i bk14: 23340a 2869783i bk15: 23340a 2874113i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03902
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3105571 n_nop=2553311 n_act=15152 n_pre=15136 n_req=130493 n_rd=351596 n_write=170376 bw_util=0.3362
n_activity=1761371 dram_eff=0.5927
bk0: 23600a 2870827i bk1: 23596a 2879636i bk2: 23024a 2878601i bk3: 23024a 2884627i bk4: 21948a 2900406i bk5: 21948a 2900255i bk6: 20656a 2902538i bk7: 20656a 2910376i bk8: 20400a 2903820i bk9: 20400a 2913021i bk10: 20980a 2902209i bk11: 20980a 2909702i bk12: 22220a 2885675i bk13: 22220a 2892139i bk14: 22972a 2871428i bk15: 22972a 2878015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04511
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3105571 n_nop=2552867 n_act=15120 n_pre=15104 n_req=130620 n_rd=351856 n_write=170624 bw_util=0.3365
n_activity=1761788 dram_eff=0.5931
bk0: 23600a 2871216i bk1: 23600a 2880036i bk2: 23016a 2879708i bk3: 23016a 2884682i bk4: 21948a 2897207i bk5: 21948a 2900163i bk6: 20660a 2902739i bk7: 20660a 2908525i bk8: 20400a 2907606i bk9: 20400a 2913413i bk10: 20736a 2906732i bk11: 20736a 2912474i bk12: 22588a 2879746i bk13: 22588a 2887313i bk14: 22980a 2876128i bk15: 22980a 2880022i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04761

========= L2 cache stats =========
L2_cache_bank[0]: Access = 65559, Miss = 43955, Miss_rate = 0.670, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[1]: Access = 65500, Miss = 43954, Miss_rate = 0.671, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[2]: Access = 65531, Miss = 43967, Miss_rate = 0.671, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[3]: Access = 65534, Miss = 43965, Miss_rate = 0.671, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[4]: Access = 65565, Miss = 43982, Miss_rate = 0.671, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[5]: Access = 65550, Miss = 43981, Miss_rate = 0.671, Pending_hits = 199, Reservation_fails = 0
L2_cache_bank[6]: Access = 65488, Miss = 43966, Miss_rate = 0.671, Pending_hits = 115, Reservation_fails = 2
L2_cache_bank[7]: Access = 65487, Miss = 43964, Miss_rate = 0.671, Pending_hits = 155, Reservation_fails = 1
L2_cache_bank[8]: Access = 65577, Miss = 43985, Miss_rate = 0.671, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[9]: Access = 65593, Miss = 43984, Miss_rate = 0.671, Pending_hits = 207, Reservation_fails = 0
L2_cache_bank[10]: Access = 65562, Miss = 43968, Miss_rate = 0.671, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[11]: Access = 65531, Miss = 43966, Miss_rate = 0.671, Pending_hits = 210, Reservation_fails = 0
L2_cache_bank[12]: Access = 65500, Miss = 43951, Miss_rate = 0.671, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[13]: Access = 65531, Miss = 43951, Miss_rate = 0.671, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[14]: Access = 65624, Miss = 43981, Miss_rate = 0.670, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[15]: Access = 65624, Miss = 43979, Miss_rate = 0.670, Pending_hits = 196, Reservation_fails = 1
L2_cache_bank[16]: Access = 65547, Miss = 43950, Miss_rate = 0.671, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[17]: Access = 65516, Miss = 43950, Miss_rate = 0.671, Pending_hits = 201, Reservation_fails = 0
L2_cache_bank[18]: Access = 65515, Miss = 43950, Miss_rate = 0.671, Pending_hits = 109, Reservation_fails = 1
L2_cache_bank[19]: Access = 65546, Miss = 43949, Miss_rate = 0.671, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[20]: Access = 65624, Miss = 43982, Miss_rate = 0.670, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[21]: Access = 65624, Miss = 43982, Miss_rate = 0.670, Pending_hits = 202, Reservation_fails = 0
L2_total_cache_accesses = 1442128
L2_total_cache_misses = 967262
L2_total_cache_miss_rate = 0.6707
L2_total_cache_pending_hits = 3598
L2_total_cache_reservation_fails = 5
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 471176
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3204
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 498524
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 468720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 972904
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 468720
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.105

icnt_total_pkts_mem_to_simt=4632624
icnt_total_pkts_simt_to_mem=3317008
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.62461
	minimum = 6
	maximum = 50
Network latency average = 8.48788
	minimum = 6
	maximum = 50
Slowest packet = 2792155
Flit latency average = 6.9713
	minimum = 6
	maximum = 46
Slowest flit = 7695755
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239854
	minimum = 0.0189803 (at node 0)
	maximum = 0.0284705 (at node 19)
Accepted packet rate average = 0.0239854
	minimum = 0.0189803 (at node 0)
	maximum = 0.0284705 (at node 19)
Injected flit rate average = 0.0661072
	minimum = 0.0437373 (at node 0)
	maximum = 0.0876293 (at node 42)
Accepted flit rate average= 0.0661072
	minimum = 0.0608608 (at node 0)
	maximum = 0.0912912 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.23385 (31 samples)
	minimum = 6 (31 samples)
	maximum = 89.6452 (31 samples)
Network latency average = 8.90648 (31 samples)
	minimum = 6 (31 samples)
	maximum = 87.2581 (31 samples)
Flit latency average = 7.59652 (31 samples)
	minimum = 6 (31 samples)
	maximum = 83.5806 (31 samples)
Fragmentation average = 0.0519613 (31 samples)
	minimum = 0 (31 samples)
	maximum = 39.8387 (31 samples)
Injected packet rate average = 0.0231306 (31 samples)
	minimum = 0.018304 (31 samples)
	maximum = 0.0274558 (31 samples)
Accepted packet rate average = 0.0231306 (31 samples)
	minimum = 0.018304 (31 samples)
	maximum = 0.0274558 (31 samples)
Injected flit rate average = 0.0637516 (31 samples)
	minimum = 0.0421781 (31 samples)
	maximum = 0.0845111 (31 samples)
Accepted flit rate average = 0.0637516 (31 samples)
	minimum = 0.0586932 (31 samples)
	maximum = 0.0880384 (31 samples)
Injected packet size average = 2.75616 (31 samples)
Accepted packet size average = 2.75616 (31 samples)
Hops average = 1 (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 29 min, 11 sec (5351 sec)
gpgpu_simulation_rate = 167130 (inst/sec)
gpgpu_simulation_rate = 1599 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 32: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 32 
gpu_sim_cycle = 39359
gpu_sim_insn = 28848876
gpu_ipc =     732.9677
gpu_tot_sim_cycle = 8820673
gpu_tot_sim_insn = 923164032
gpu_tot_ipc =     104.6591
gpu_tot_issued_cta = 2048
max_total_param_size = 0
gpu_stall_dramfull = 142673
gpu_stall_icnt2sh    = 20185
partiton_reqs_in_parallel = 865898
partiton_reqs_in_parallel_total    = 36652635
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.2535
partiton_reqs_in_parallel_util = 865898
partiton_reqs_in_parallel_util_total    = 36652635
gpu_sim_cycle_parition_util = 39359
gpu_tot_sim_cycle_parition_util    = 1672021
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9230
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1442128
L2_BW  =     111.9905 GB/Sec
L2_BW_total  =      15.9963 GB/Sec
gpu_total_sim_rate=169046

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18535296
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 57344
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0285
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 55712
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18531064
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 18535296
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
154490, 148476, 148724, 154131, 154525, 148475, 148740, 154132, 43534, 41774, 41913, 28908, 
gpgpu_n_tot_thrd_icount = 1066221568
gpgpu_n_tot_w_icount = 33319424
gpgpu_n_stall_shd_mem = 292276
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1004288
gpgpu_n_mem_write_global = 483840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 24518656
gpgpu_n_store_insn = 15240960
gpgpu_n_shmem_insn = 100969216
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1835008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1020
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 289812
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:966201	W0_Idle:12938131	W0_Scoreboard:49789731	W1:1935360	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:13061760	W32:18322304
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8034304 {8:1004288,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65802240 {136:483840,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 113358848 {40:241920,136:762368,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3870720 {8:483840,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1904 
maxdqlatency = 0 
maxmflatency = 243427 
averagemflatency = 2647 
max_icnt2mem_latency = 242208 
max_icnt2sh_latency = 8820672 
mrq_lat_table:636012 	102037 	71419 	156367 	194505 	157099 	100481 	48323 	11193 	4637 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	984023 	487740 	761 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	54 	1405427 	67135 	384 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	844960 	156747 	2607 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	241920 	30240 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2424 	59 	0 	0 	0 	0 	0 	0 	0 	0 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    243698    244705    245324    246865    245421    246863    248521    248600    249615    250165    243671    244404    243669    244330    243680    244335 
dram[1]:    243696    244697    245329    246919    245408    246926    248468    248555    249606    250131    243669    244389    243671    244337    243683    244385 
dram[2]:    243699    244709    245325    246867    245400    246875    248546    249069    249631    250161    243669    244391    243670    244332    243683    244340 
dram[3]:    243698    244702    245331    246917    245430    246938    248497    249009    249627    250145    243669    244392    243670    244332    243685    244387 
dram[4]:    243697    244707    245327    246868    245407    246872    248453    249063    249644    250159    243669    244397    243670    244339    243456    243813 
dram[5]:    243700    244700    245332    246923    245415    246928    248500    248998    249608    250149    243671    244395    243669    244325    242792    243165 
dram[6]:    243696    244702    245329    246882    245430    246849    248451    249076    249607    250144    243669    244401    243671    244335    243682    244346 
dram[7]:    243698    244706    245334    246931    245439    246942    248503    249005    249606    250172    243670    244408    243669    244327    243687    244391 
dram[8]:    243698    244702    245326    246932    245415    245727    248457    249071    249609    250140    243671    244402    243669    244340    243689    244398 
dram[9]:    243704    244705    245336    246855    245418    245730    248492    248987    249610    250156    243669    244402    243670    244326    243677    244358 
dram[10]:    243693    244696    245328    246914    245414    247022    248454    249082    249613    250133    243669    244387    243670    244344    243684    244401 
average row accesses per activate:
dram[0]:  8.911618  8.409559  9.107362  9.061038  7.860748  7.570657  8.606264  8.299892  8.642936  8.228363  8.759197  8.412206  9.929885  9.493406  8.293088  8.217352 
dram[1]:  9.279214  9.009036  7.850451  7.914623  7.551361  7.257384  9.954721  9.193548  9.589308  9.612667  8.080082  7.893681  8.520710  8.291747  8.804305  8.261708 
dram[2]:  9.370143  8.811539  9.641593  9.155462  7.598056  7.440311  8.955763  8.380175  9.082854  8.663008  8.638859  8.345705  9.762712  9.260450  7.665221  7.262120 
dram[3]:  9.191575  9.018701  8.339713  8.363724  7.485640  7.257384 10.018229  9.137767  8.693832  8.497309  8.179541  8.196652  8.916409  8.462292  8.393163  7.712042 
dram[4]:  9.575758  9.118408  9.291045  8.820850  7.689435  7.284728  8.730897  8.569565  8.849775  8.432693  8.786996  8.575492  9.180659  8.708670  7.653680  7.323944 
dram[5]:  8.789422  8.179581  8.292523  8.339286  7.987701  7.619133 10.083120  9.831671  8.195223  8.360169  8.482684  8.311771  9.431223  8.897014  8.277154  7.727273 
dram[6]:  9.872387  9.175869  8.963636  8.803572  7.481350  7.658182  8.951192  8.637459  9.611449  9.250879  8.528835  8.556768  8.209912  7.962300  7.921930  7.646909 
dram[7]:  8.711651  8.292051  8.317713  8.263501  8.275049  7.908920  9.857500  9.784119  7.604310  7.537864  8.523355  8.460485  9.732718  9.621868  8.142470  7.845352 
dram[8]:  9.475184  8.553861  8.813307  8.901705  7.338894  7.326030  9.332544  8.781737  9.342960  8.852907  8.277320  8.433824  8.646878  8.405971  7.949824  7.538397 
dram[9]:  8.837029  8.429623  8.453333  8.203327  8.444445  7.969495  9.253521  9.103926  7.620216  7.605289  8.784464  8.372263  9.950530  9.334806  7.768014  7.713787 
dram[10]:  9.275304  9.064293  8.491866  8.459485  7.464286  7.282230  9.511459  9.243845  9.071261  8.458606  8.353065  8.239833  8.428292  8.371124  8.349386  8.202227 
average row locality = 1482606/174670 = 8.488040
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5998      5997      5963      5963      5707      5707      5230      5230      5331      5331      5329      5329      5823      5823      6006      6006 
dram[1]:      5997      5997      5866      5866      5801      5800      5231      5231      5332      5332      5342      5342      5824      5824      6006      6005 
dram[2]:      6092      6092      5868      5868      5801      5801      5229      5229      5333      5332      5342      5342      5824      5824      5926      5926 
dram[3]:      6092      6091      5867      5867      5801      5800      5230      5230      5334      5334      5324      5324      5824      5824      5926      5926 
dram[4]:      6092      6092      5867      5867      5723      5723      5324      5324      5334      5333      5326      5326      5823      5823      5928      5928 
dram[5]:      5998      5997      5945      5945      5723      5722      5325      5325      5332      5332      5326      5326      5823      5823      5928      5928 
dram[6]:      5998      5998      5946      5946      5704      5704      5326      5326      5331      5331      5326      5326      5728      5728      6023      6023 
dram[7]:      5997      5996      5947      5947      5704      5703      5326      5326      5268      5268      5421      5421      5728      5728      6022      6022 
dram[8]:      5997      5997      5947      5947      5671      5671      5326      5326      5268      5268      5421      5421      5728      5728      6023      6023 
dram[9]:      6092      6091      5948      5948      5672      5672      5324      5324      5269      5269      5421      5421      5728      5728      5928      5928 
dram[10]:      6092      6092      5946      5946      5672      5672      5325      5325      5269      5269      5358      5358      5823      5823      5930      5930 
total reads: 998766
bank skew: 6092/5229 = 1.17
chip skew: 90833/90762 = 1.00
number of total write accesses:
dram[0]:      2976      2976      2944      2944      2704      2704      2464      2464      2560      2560      2528      2528      2816      2816      2992      2992 
dram[1]:      2976      2976      2848      2848      2800      2800      2464      2464      2560      2560      2528      2528      2816      2816      2992      2992 
dram[2]:      3072      3072      2848      2848      2800      2800      2464      2464      2560      2560      2528      2528      2816      2816      2912      2912 
dram[3]:      3072      3072      2848      2848      2800      2800      2464      2464      2560      2560      2512      2512      2816      2816      2912      2912 
dram[4]:      3072      3072      2848      2848      2720      2720      2560      2560      2560      2560      2512      2512      2816      2816      2912      2912 
dram[5]:      2976      2976      2928      2928      2720      2720      2560      2560      2560      2560      2512      2512      2816      2816      2912      2912 
dram[6]:      2976      2976      2928      2928      2720      2720      2560      2560      2560      2560      2512      2512      2720      2720      3008      3008 
dram[7]:      2976      2976      2928      2928      2720      2720      2560      2560      2496      2496      2608      2608      2720      2720      3008      3008 
dram[8]:      2976      2976      2928      2928      2688      2688      2560      2560      2496      2496      2608      2608      2720      2720      3008      3008 
dram[9]:      3072      3072      2928      2928      2688      2688      2560      2560      2496      2496      2608      2608      2720      2720      2912      2912 
dram[10]:      3072      3072      2928      2928      2688      2688      2560      2560      2496      2496      2544      2544      2816      2816      2912      2912 
total reads: 483840
bank skew: 3072/2464 = 1.25
chip skew: 44032/43968 = 1.00
average mf latency per bank:
dram[0]:       2937      2605      2503      2496      2339      2333      2532      2525      2558      2551      2629      2558      3248      2790      3117      2680
dram[1]:       2936      2606      2476      2468      2374      2370      2531      2526      2558      2551      2655      2554      3246      2789      3116      2680
dram[2]:       2955      2631      2475      2468      2374      2368      2532      2524      2557      2550      2654      2555      3247      2789      3089      2643
dram[3]:       2956      2632      2475      2467      2374      2369      2530      2526      2559      2549      2666      2566      3247      2789      3089      2644
dram[4]:       2954      2630      2474      2468      2361      2354      2563      2557      2558      2551      2665      2565      3247      2790      3089      2642
dram[5]:       2935      2602      2487      2481      2360      2355      2564      2557      2558      2551      2666      2564      3247      2788      3087      2643
dram[6]:       2934      2603      2487      2481      2366      2359      2563      2557      2557      2551      2666      2565      3233      2765      3106      2671
dram[7]:       2908      2603      2487      2480      2364      2360      2564      2557      2536      2528      2694      2596      3232      2765      3107      2670
dram[8]:       2905      2603      2487      2480      2354      2347      2563      2558      2535      2529      2694      2596      3233      2765      3106      2670
dram[9]:       2927      2631      2487      2480      2351      2346      2564      2558      2535      2527      2695      2596      3233      2767      3092      2644
dram[10]:       2928      2629      2487      2481      2354      2346      2563      2557      2536      2528      2676      2575      3246      2790      3091      2646
maximum mf latency per bank:
dram[0]:     242499    240999    240875    240596    240877    240395    239846    240616    239355    239136    242396    240822    243427    241951    242621    241544
dram[1]:     242488    241014    240781    240660    240479    240201    239657    239636    239426    239060    242389    240843    243313    241978    242530    241360
dram[2]:     242500    240852    240870    240607    240606    240330    239741    240666    239298    239195    242391    240905    243302    241826    242477    241000
dram[3]:     242491    241073    240740    240605    240483    240290    239932    239467    239340    238884    242503    241027    243305    241972    242512    241100
dram[4]:     242492    240918    240906    240522    240842    240542    239851    239540    239232    239114    242394    241070    243240    241868    242482    241023
dram[5]:     242507    240751    240718    240623    240448    240272    239986    239650    239338    238983    242505    241010    243268    242085    242511    241267
dram[6]:     242496    240762    240854    240411    240853    240423    239870    239660    239325    239120    242386    241064    243212    241934    242487    241239
dram[7]:     242514    240670    240591    240533    240555    240359    240014    239654    239312    239021    242446    241033    243322    241941    242682    241466
dram[8]:     242492    240824    240729    240343    240616    240218    239897    239654    239303    239560    242430    241073    243245    242066    242494    241209
dram[9]:     242502    240824    240809    240519    240600    240004    239982    239663    239234    239062    242406    241042    243247    242053    242534    241400
dram[10]:     242494    240802    240753    240609    240426    240180    239889    239650    239439    240321    242392    241091    243378    242063    242487    241185
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3178654 n_nop=2608304 n_act=15701 n_pre=15685 n_req=134741 n_rd=363092 n_write=175872 bw_util=0.3391
n_activity=1819489 dram_eff=0.5924
bk0: 23992a 2942459i bk1: 23988a 2952389i bk2: 23852a 2944754i bk3: 23852a 2953163i bk4: 22828a 2963255i bk5: 22828a 2963187i bk6: 20920a 2975006i bk7: 20920a 2982410i bk8: 21324a 2973234i bk9: 21324a 2973831i bk10: 21316a 2972714i bk11: 21316a 2982722i bk12: 23292a 2949615i bk13: 23292a 2957397i bk14: 24024a 2935921i bk15: 24024a 2939211i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08043
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7ff568efe900 :  mf: uid=20566052, sid01:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (8820672), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3178654 n_nop=2607835 n_act=15890 n_pre=15874 n_req=134764 n_rd=363183 n_write=175872 bw_util=0.3392
n_activity=1823276 dram_eff=0.5913
bk0: 23988a 2941475i bk1: 23988a 2953284i bk2: 23464a 2945841i bk3: 23464a 2954001i bk4: 23204a 2955936i bk5: 23199a 2958853i bk6: 20924a 2975613i bk7: 20924a 2981455i bk8: 21328a 2971057i bk9: 21328a 2978360i bk10: 21368a 2974468i bk11: 21368a 2983626i bk12: 23296a 2948671i bk13: 23296a 2957945i bk14: 24024a 2935574i bk15: 24020a 2940379i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07027
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3178654 n_nop=2607832 n_act=15761 n_pre=15745 n_req=134829 n_rd=363316 n_write=176000 bw_util=0.3393
n_activity=1819344 dram_eff=0.5929
bk0: 24368a 2934921i bk1: 24368a 2947239i bk2: 23472a 2946331i bk3: 23472a 2958596i bk4: 23204a 2956318i bk5: 23204a 2959369i bk6: 20916a 2972838i bk7: 20916a 2982949i bk8: 21332a 2971679i bk9: 21328a 2975216i bk10: 21368a 2973077i bk11: 21368a 2980394i bk12: 23296a 2951312i bk13: 23296a 2959405i bk14: 23704a 2936878i bk15: 23704a 2939228i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05283
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3178654 n_nop=2607654 n_act=15984 n_pre=15968 n_req=134762 n_rd=363176 n_write=175872 bw_util=0.3392
n_activity=1818614 dram_eff=0.5928
bk0: 24368a 2935426i bk1: 24364a 2945153i bk2: 23468a 2946693i bk3: 23468a 2953471i bk4: 23204a 2954850i bk5: 23200a 2959415i bk6: 20920a 2974914i bk7: 20920a 2980682i bk8: 21336a 2966883i bk9: 21336a 2973544i bk10: 21296a 2976279i bk11: 21296a 2982559i bk12: 23296a 2947068i bk13: 23296a 2950513i bk14: 23704a 2936998i bk15: 23704a 2940291i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07311
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3178654 n_nop=2607544 n_act=15897 n_pre=15881 n_req=134833 n_rd=363332 n_write=176000 bw_util=0.3393
n_activity=1820051 dram_eff=0.5927
bk0: 24368a 2939270i bk1: 24368a 2947323i bk2: 23468a 2948746i bk3: 23468a 2956208i bk4: 22892a 2958173i bk5: 22892a 2961177i bk6: 21296a 2968001i bk7: 21296a 2977173i bk8: 21336a 2971265i bk9: 21332a 2972605i bk10: 21304a 2975224i bk11: 21304a 2982888i bk12: 23292a 2947568i bk13: 23292a 2954576i bk14: 23712a 2938467i bk15: 23712a 2941264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06037
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc01ef480, atomic=0 1 entries : 0x7ff568fa8040 :  mf: uid=20566049, sid01:w10, part=5, addr=0xc01ef480, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (8820672), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3178654 n_nop=2607858 n_act=15874 n_pre=15858 n_req=134766 n_rd=363192 n_write=175872 bw_util=0.3392
n_activity=1823967 dram_eff=0.5911
bk0: 23992a 2940213i bk1: 23988a 2950171i bk2: 23780a 2945453i bk3: 23780a 2946739i bk4: 22892a 2958952i bk5: 22888a 2962415i bk6: 21300a 2970351i bk7: 21300a 2978125i bk8: 21328a 2969373i bk9: 21328a 2973191i bk10: 21304a 2978479i bk11: 21304a 2985424i bk12: 23292a 2949351i bk13: 23292a 2954980i bk14: 23712a 2942775i bk15: 23712a 2946196i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06222
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3178654 n_nop=2608092 n_act=15825 n_pre=15809 n_req=134732 n_rd=363056 n_write=175872 bw_util=0.3391
n_activity=1815965 dram_eff=0.5935
bk0: 23992a 2939167i bk1: 23992a 2949986i bk2: 23784a 2944318i bk3: 23784a 2952335i bk4: 22816a 2957895i bk5: 22816a 2966174i bk6: 21304a 2970264i bk7: 21304a 2978331i bk8: 21324a 2972750i bk9: 21324a 2974326i bk10: 21304a 2973294i bk11: 21304a 2982722i bk12: 22912a 2952073i bk13: 22912a 2960556i bk14: 24092a 2935462i bk15: 24092a 2936206i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07098
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc01ef680, atomic=0 1 entries : 0x7ff59ea6fd10 :  mf: uid=20566051, sid01:w11, part=7, addr=0xc01ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (8820670), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3178654 n_nop=2607466 n_act=15890 n_pre=15874 n_req=134856 n_rd=363296 n_write=176128 bw_util=0.3394
n_activity=1819602 dram_eff=0.5929
bk0: 23988a 2938763i bk1: 23984a 2951688i bk2: 23788a 2943414i bk3: 23788a 2950174i bk4: 22816a 2960443i bk5: 22812a 2962694i bk6: 21304a 2969762i bk7: 21304a 2978055i bk8: 21072a 2969805i bk9: 21072a 2977036i bk10: 21684a 2969748i bk11: 21684a 2978065i bk12: 22912a 2955739i bk13: 22912a 2962349i bk14: 24088a 2938012i bk15: 24088a 2942145i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0577
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7ff568d88870 :  mf: uid=20566050, sid27:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (8820672), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3178654 n_nop=2607812 n_act=15969 n_pre=15953 n_req=134730 n_rd=363048 n_write=175872 bw_util=0.3391
n_activity=1820195 dram_eff=0.5922
bk0: 23988a 2942461i bk1: 23988a 2953423i bk2: 23788a 2945648i bk3: 23788a 2954165i bk4: 22684a 2962037i bk5: 22684a 2965895i bk6: 21304a 2969423i bk7: 21304a 2972729i bk8: 21072a 2972616i bk9: 21072a 2979052i bk10: 21684a 2970308i bk11: 21684a 2975683i bk12: 22912a 2951267i bk13: 22912a 2961353i bk14: 24092a 2935720i bk15: 24092a 2939729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05016
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3178654 n_nop=2607818 n_act=15964 n_pre=15948 n_req=134731 n_rd=363052 n_write=175872 bw_util=0.3391
n_activity=1819820 dram_eff=0.5923
bk0: 24368a 2936513i bk1: 24364a 2944850i bk2: 23792a 2943787i bk3: 23792a 2950421i bk4: 22688a 2966207i bk5: 22688a 2966219i bk6: 21296a 2968937i bk7: 21296a 2977013i bk8: 21076a 2970268i bk9: 21076a 2979923i bk10: 21684a 2968815i bk11: 21684a 2976601i bk12: 22912a 2952312i bk13: 22912a 2958896i bk14: 23712a 2936949i bk15: 23712a 2943788i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05478
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3178654 n_nop=2607390 n_act=15916 n_pre=15900 n_req=134862 n_rd=363320 n_write=176128 bw_util=0.3394
n_activity=1821069 dram_eff=0.5925
bk0: 24368a 2936928i bk1: 24368a 2945758i bk2: 23784a 2945149i bk3: 23784a 2950244i bk4: 22688a 2962780i bk5: 22688a 2966430i bk6: 21300a 2969214i bk7: 21300a 2975478i bk8: 21076a 2974655i bk9: 21076a 2980458i bk10: 21432a 2973400i bk11: 21432a 2979149i bk12: 23292a 2946077i bk13: 23292a 2953733i bk14: 23720a 2941998i bk15: 23720a 2945981i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06008

========= L2 cache stats =========
L2_cache_bank[0]: Access = 67672, Miss = 45387, Miss_rate = 0.671, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[1]: Access = 67612, Miss = 45386, Miss_rate = 0.671, Pending_hits = 184, Reservation_fails = 0
L2_cache_bank[2]: Access = 67644, Miss = 45399, Miss_rate = 0.671, Pending_hits = 115, Reservation_fails = 0
L2_cache_bank[3]: Access = 67648, Miss = 45397, Miss_rate = 0.671, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[4]: Access = 67680, Miss = 45415, Miss_rate = 0.671, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[5]: Access = 67664, Miss = 45414, Miss_rate = 0.671, Pending_hits = 209, Reservation_fails = 0
L2_cache_bank[6]: Access = 67600, Miss = 45398, Miss_rate = 0.672, Pending_hits = 120, Reservation_fails = 2
L2_cache_bank[7]: Access = 67600, Miss = 45396, Miss_rate = 0.672, Pending_hits = 162, Reservation_fails = 1
L2_cache_bank[8]: Access = 67692, Miss = 45417, Miss_rate = 0.671, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[9]: Access = 67708, Miss = 45416, Miss_rate = 0.671, Pending_hits = 217, Reservation_fails = 0
L2_cache_bank[10]: Access = 67676, Miss = 45400, Miss_rate = 0.671, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[11]: Access = 67644, Miss = 45398, Miss_rate = 0.671, Pending_hits = 216, Reservation_fails = 0
L2_cache_bank[12]: Access = 67612, Miss = 45382, Miss_rate = 0.671, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[13]: Access = 67644, Miss = 45382, Miss_rate = 0.671, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[14]: Access = 67740, Miss = 45413, Miss_rate = 0.670, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[15]: Access = 67740, Miss = 45411, Miss_rate = 0.670, Pending_hits = 207, Reservation_fails = 1
L2_cache_bank[16]: Access = 67660, Miss = 45381, Miss_rate = 0.671, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[17]: Access = 67628, Miss = 45381, Miss_rate = 0.671, Pending_hits = 205, Reservation_fails = 0
L2_cache_bank[18]: Access = 67628, Miss = 45382, Miss_rate = 0.671, Pending_hits = 113, Reservation_fails = 1
L2_cache_bank[19]: Access = 67660, Miss = 45381, Miss_rate = 0.671, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[20]: Access = 67740, Miss = 45415, Miss_rate = 0.670, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[21]: Access = 67740, Miss = 45415, Miss_rate = 0.670, Pending_hits = 213, Reservation_fails = 0
L2_total_cache_accesses = 1488632
L2_total_cache_misses = 998766
L2_total_cache_miss_rate = 0.6709
L2_total_cache_pending_hits = 3732
L2_total_cache_reservation_fails = 5
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 486042
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3338
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 514908
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 483840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1004288
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 483840
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.106

icnt_total_pkts_mem_to_simt=4781984
icnt_total_pkts_simt_to_mem=3423992
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.55855
	minimum = 6
	maximum = 40
Network latency average = 8.42929
	minimum = 6
	maximum = 40
Slowest packet = 2936915
Flit latency average = 6.90454
	minimum = 6
	maximum = 36
Slowest flit = 8094701
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236313
	minimum = 0.0187001 (at node 5)
	maximum = 0.0280502 (at node 0)
Accepted packet rate average = 0.0236313
	minimum = 0.0187001 (at node 5)
	maximum = 0.0280502 (at node 0)
Injected flit rate average = 0.0651314
	minimum = 0.0430916 (at node 5)
	maximum = 0.0863357 (at node 42)
Accepted flit rate average= 0.0651314
	minimum = 0.0599624 (at node 5)
	maximum = 0.0899436 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.21275 (32 samples)
	minimum = 6 (32 samples)
	maximum = 88.0938 (32 samples)
Network latency average = 8.89157 (32 samples)
	minimum = 6 (32 samples)
	maximum = 85.7812 (32 samples)
Flit latency average = 7.57489 (32 samples)
	minimum = 6 (32 samples)
	maximum = 82.0938 (32 samples)
Fragmentation average = 0.0503375 (32 samples)
	minimum = 0 (32 samples)
	maximum = 38.5938 (32 samples)
Injected packet rate average = 0.0231463 (32 samples)
	minimum = 0.0183164 (32 samples)
	maximum = 0.0274743 (32 samples)
Accepted packet rate average = 0.0231463 (32 samples)
	minimum = 0.0183164 (32 samples)
	maximum = 0.0274743 (32 samples)
Injected flit rate average = 0.0637947 (32 samples)
	minimum = 0.0422066 (32 samples)
	maximum = 0.0845681 (32 samples)
Accepted flit rate average = 0.0637947 (32 samples)
	minimum = 0.0587329 (32 samples)
	maximum = 0.088098 (32 samples)
Injected packet size average = 2.75616 (32 samples)
Accepted packet size average = 2.75616 (32 samples)
Hops average = 1 (32 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 31 min, 1 sec (5461 sec)
gpgpu_simulation_rate = 169046 (inst/sec)
gpgpu_simulation_rate = 1615 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 33: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 33 
gpu_sim_cycle = 38904
gpu_sim_insn = 28848876
gpu_ipc =     741.5401
gpu_tot_sim_cycle = 9081727
gpu_tot_sim_insn = 952012908
gpu_tot_ipc =     104.8273
gpu_tot_issued_cta = 2112
max_total_param_size = 0
gpu_stall_dramfull = 142673
gpu_stall_icnt2sh    = 20579
partiton_reqs_in_parallel = 855888
partiton_reqs_in_parallel_total    = 37518533
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.2255
partiton_reqs_in_parallel_util = 855888
partiton_reqs_in_parallel_util_total    = 37518533
gpu_sim_cycle_parition_util = 38904
gpu_tot_sim_cycle_parition_util    = 1711380
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9247
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1488632
L2_BW  =     113.3003 GB/Sec
L2_BW_total  =      16.0219 GB/Sec
gpu_total_sim_rate=171163

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19114524
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 59136
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0276
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 57504
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19110292
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 59136
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19114524
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
159317, 153125, 153371, 158945, 159352, 153130, 153387, 158937, 43534, 41774, 41913, 28908, 
gpgpu_n_tot_thrd_icount = 1099540992
gpgpu_n_tot_w_icount = 34360656
gpgpu_n_stall_shd_mem = 292302
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1035672
gpgpu_n_mem_write_global = 498960
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 25284864
gpgpu_n_store_insn = 15717240
gpgpu_n_shmem_insn = 104124504
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1892352
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1046
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 289812
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:996791	W0_Idle:12952839	W0_Scoreboard:50913012	W1:1995840	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:13469940	W32:18894876
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8285376 {8:1035672,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 67858560 {136:498960,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 116901312 {40:249480,136:786192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3991680 {8:498960,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1904 
maxdqlatency = 0 
maxmflatency = 243427 
averagemflatency = 2574 
max_icnt2mem_latency = 242208 
max_icnt2sh_latency = 9081726 
mrq_lat_table:657404 	106058 	73971 	160879 	199973 	161616 	103402 	49471 	11286 	4637 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1016836 	501397 	795 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	56 	1449723 	69313 	412 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	871110 	161902 	2686 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	241920 	45360 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2499 	61 	0 	0 	0 	0 	0 	0 	0 	0 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    243698    244705    245324    246865    245421    246863    248521    248600    249615    250165    243671    244404    243669    244330    243680    244335 
dram[1]:    243696    244697    245329    246919    245408    246926    248468    248555    249606    250131    243669    244389    243671    244337    243683    244385 
dram[2]:    243699    244709    245325    246867    245400    246875    248546    249069    249631    250161    243669    244391    243670    244332    243683    244340 
dram[3]:    243698    244702    245331    246917    245430    246938    248497    249009    249627    250145    243669    244392    243670    244332    243685    244387 
dram[4]:    243697    244707    245327    246868    245407    246872    248453    249063    249644    250159    243669    244397    243670    244339    243456    243813 
dram[5]:    243700    244700    245332    246923    245415    246928    248500    248998    249608    250149    243671    244395    243669    244325    242792    243165 
dram[6]:    243696    244702    245329    246882    245430    246849    248451    249076    249607    250144    243669    244401    243671    244335    243682    244346 
dram[7]:    243698    244706    245334    246931    245439    246942    248503    249005    249606    250172    243670    244408    243669    244327    243687    244391 
dram[8]:    243698    244702    245326    246932    245415    245727    248457    249071    249609    250140    243671    244402    243669    244340    243689    244398 
dram[9]:    243704    244705    245336    246855    245418    245730    248492    248987    249610    250156    243669    244402    243670    244326    243677    244358 
dram[10]:    243693    244696    245328    246914    245414    247022    248454    249082    249613    250133    243669    244387    243670    244344    243684    244401 
average row accesses per activate:
dram[0]:  9.083415  8.577387  9.253024  9.206620  8.012026  7.719251  8.777901  8.469083  8.806277  8.388659  8.909791  8.561311 10.121315  9.682213  8.434151  8.373309 
dram[1]:  9.453524  9.181547  8.003565  8.068284  7.701739  7.404682 10.133928  9.369103  9.734449  9.757793  8.228195  8.040634  8.701755  8.470589  8.928846  8.387534 
dram[2]:  9.547475  8.984791  9.784314  9.298137  7.748907  7.589546  9.129885  8.550054  9.248863  8.826465  8.789816  8.495288  9.953177  9.447619  7.814910  7.408611 
dram[3]:  9.367691  9.193580  8.496689  8.520873  7.635345  7.404682 10.197689  9.313013  8.838220  8.641189  8.328866  8.346074  9.082401  8.626087  8.531338  7.835052 
dram[4]:  9.754386  9.294002  9.433824  8.963074  7.840397  7.431624  8.905908  8.743287  8.994475  8.576396  8.939159  8.726782  9.367261  8.891435  7.803251  7.458708 
dram[5]:  8.960310  8.345356  8.450092  8.497211  8.141386  7.769437 10.266078 10.013530  8.338115  8.503657  8.633547  8.461781  9.598925  9.062944  8.415129  7.863793 
dram[6]: 10.049946  9.349495  9.125749  8.929688  7.630607  7.809181  9.127803  8.811688  9.756595  9.396074  8.679914  8.707974  8.386168  8.136067  8.075390  7.798326 
dram[7]:  8.881958  8.458866  8.475440  8.420811  8.431487  8.062267 10.039457  9.965728  7.742747  7.675935  8.677149  8.613944  9.897959  9.786996  8.282666  7.970915 
dram[8]:  9.650678  8.722903  8.974484  9.045500  7.486087  7.473090  9.511683  8.957096  9.463357  8.975336  8.429735  8.587137  8.827098  8.584071  8.103478  7.688944 
dram[9]:  9.010487  8.599636  8.595864  8.344891  8.601398  8.122642  9.432213  9.281642  7.757752  7.742747  8.939525  8.525231 10.115875  9.499456  7.904679  7.850258 
dram[10]:  9.452000  9.239491  8.650899  8.618284  7.612732  7.428818  9.691667  9.422454  9.212889  8.580922  8.504175  8.390319  8.608486  8.550766  8.487442  8.340036 
average row locality = 1529230/176876 = 8.645775
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6187      6186      6147      6147      5880      5880      5403      5403      5497      5497      5491      5491      6015      6015      6198      6198 
dram[1]:      6186      6186      6047      6047      5977      5976      5404      5404      5498      5498      5505      5505      6016      6016      6198      6197 
dram[2]:      6284      6284      6049      6049      5977      5977      5402      5402      5499      5498      5505      5505      6016      6016      6115      6115 
dram[3]:      6284      6283      6048      6048      5977      5976      5403      5403      5500      5500      5487      5487      6016      6016      6115      6115 
dram[4]:      6284      6284      6048      6048      5897      5897      5500      5500      5500      5499      5489      5489      6015      6015      6117      6117 
dram[5]:      6187      6186      6128      6128      5897      5896      5501      5501      5498      5498      5489      5489      6015      6015      6117      6117 
dram[6]:      6187      6187      6129      6129      5878      5878      5502      5502      5497      5497      5489      5489      5917      5917      6215      6215 
dram[7]:      6186      6185      6130      6130      5878      5877      5502      5502      5432      5432      5587      5587      5917      5917      6214      6214 
dram[8]:      6186      6186      6130      6130      5844      5844      5502      5502      5432      5432      5587      5587      5917      5917      6215      6215 
dram[9]:      6284      6283      6131      6131      5845      5845      5500      5500      5432      5432      5587      5587      5917      5917      6117      6117 
dram[10]:      6284      6284      6129      6129      5845      5845      5501      5501      5432      5432      5522      5522      6015      6015      6119      6119 
total reads: 1030270
bank skew: 6284/5402 = 1.16
chip skew: 93699/93625 = 1.00
number of total write accesses:
dram[0]:      3069      3069      3032      3032      2781      2781      2541      2541      2640      2640      2608      2608      2912      2912      3088      3088 
dram[1]:      3069      3069      2933      2933      2880      2880      2541      2541      2640      2640      2608      2608      2912      2912      3088      3088 
dram[2]:      3168      3168      2933      2933      2880      2880      2541      2541      2640      2640      2608      2608      2912      2912      3005      3005 
dram[3]:      3168      3168      2933      2933      2880      2880      2541      2541      2640      2640      2592      2592      2912      2912      3005      3005 
dram[4]:      3168      3168      2933      2933      2798      2798      2640      2640      2640      2640      2592      2592      2912      2912      3005      3005 
dram[5]:      3069      3069      3015      3015      2798      2798      2640      2640      2640      2640      2592      2592      2912      2912      3005      3005 
dram[6]:      3069      3069      3015      3015      2798      2798      2640      2640      2640      2640      2592      2592      2813      2813      3104      3104 
dram[7]:      3069      3069      3015      3015      2798      2798      2640      2640      2574      2574      2691      2691      2813      2813      3104      3104 
dram[8]:      3069      3069      3015      3015      2765      2765      2640      2640      2574      2574      2691      2691      2813      2813      3104      3104 
dram[9]:      3168      3168      3015      3015      2765      2765      2640      2640      2574      2574      2691      2691      2813      2813      3005      3005 
dram[10]:      3168      3168      3015      3015      2765      2765      2640      2640      2574      2574      2625      2625      2912      2912      3005      3005 
total reads: 498960
bank skew: 3168/2541 = 1.25
chip skew: 45408/45342 = 1.00
average mf latency per bank:
dram[0]:       2854      2532      2435      2429      2278      2273      2459      2452      2487      2481      2557      2488      3150      2707      3027      2604
dram[1]:       2853      2534      2409      2401      2312      2308      2458      2454      2487      2480      2582      2484      3149      2706      3027      2604
dram[2]:       2872      2558      2408      2401      2312      2306      2460      2452      2486      2480      2581      2485      3149      2706      3000      2568
dram[3]:       2873      2558      2409      2400      2312      2307      2457      2453      2488      2479      2593      2495      3150      2706      3000      2568
dram[4]:       2871      2557      2408      2402      2299      2292      2490      2484      2487      2480      2591      2494      3149      2707      3000      2567
dram[5]:       2852      2530      2420      2415      2299      2293      2490      2483      2488      2481      2593      2493      3149      2705      2999      2567
dram[6]:       2852      2530      2421      2414      2304      2297      2490      2483      2486      2481      2593      2494      3136      2682      3017      2595
dram[7]:       2826      2530      2420      2413      2302      2298      2490      2483      2466      2459      2620      2525      3135      2683      3017      2594
dram[8]:       2824      2531      2421      2414      2293      2286      2490      2484      2466      2460      2620      2525      3136      2683      3016      2594
dram[9]:       2845      2557      2420      2413      2290      2284      2490      2484      2466      2457      2620      2524      3135      2685      3003      2569
dram[10]:       2845      2556      2420      2414      2292      2285      2489      2483      2466      2459      2602      2504      3149      2707      3002      2571
maximum mf latency per bank:
dram[0]:     242499    240999    240875    240596    240877    240395    239846    240616    239355    239136    242396    240822    243427    241951    242621    241544
dram[1]:     242488    241014    240781    240660    240479    240201    239657    239636    239426    239060    242389    240843    243313    241978    242530    241360
dram[2]:     242500    240852    240870    240607    240606    240330    239741    240666    239298    239195    242391    240905    243302    241826    242477    241000
dram[3]:     242491    241073    240740    240605    240483    240290    239932    239467    239340    238884    242503    241027    243305    241972    242512    241100
dram[4]:     242492    240918    240906    240522    240842    240542    239851    239540    239232    239114    242394    241070    243240    241868    242482    241023
dram[5]:     242507    240751    240718    240623    240448    240272    239986    239650    239338    238983    242505    241010    243268    242085    242511    241267
dram[6]:     242496    240762    240854    240411    240853    240423    239870    239660    239325    239120    242386    241064    243212    241934    242487    241239
dram[7]:     242514    240670    240591    240533    240555    240359    240014    239654    239312    239021    242446    241033    243322    241941    242682    241466
dram[8]:     242492    240824    240729    240343    240616    240218    239897    239654    239303    239560    242430    241073    243245    242066    242494    241209
dram[9]:     242502    240824    240809    240519    240600    240004    239982    239663    239234    239062    242406    241042    243247    242053    242534    241400
dram[10]:     242494    240802    240753    240609    240426    240180    239889    239650    239439    240321    242392    241091    243378    242063    242487    241185
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3250892 n_nop=2663206 n_act=15897 n_pre=15881 n_req=138977 n_rd=374540 n_write=181368 bw_util=0.342
n_activity=1875051 dram_eff=0.593
bk0: 24748a 3007795i bk1: 24744a 3018625i bk2: 24588a 3010544i bk3: 24588a 3019426i bk4: 23520a 3029734i bk5: 23520a 3029688i bk6: 21612a 3041422i bk7: 21612a 3049265i bk8: 21988a 3039645i bk9: 21988a 3040090i bk10: 21964a 3039155i bk11: 21964a 3049966i bk12: 24060a 3014722i bk13: 24060a 3022828i bk14: 24792a 3001071i bk15: 24792a 3005304i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07907
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3250892 n_nop=2662716 n_act=16092 n_pre=16076 n_req=139002 n_rd=374640 n_write=181368 bw_util=0.3421
n_activity=1879086 dram_eff=0.5918
bk0: 24744a 3007556i bk1: 24744a 3019217i bk2: 24188a 3012171i bk3: 24188a 3020510i bk4: 23908a 3021831i bk5: 23904a 3025442i bk6: 21616a 3042305i bk7: 21616a 3047860i bk8: 21992a 3037726i bk9: 21992a 3044994i bk10: 22020a 3041147i bk11: 22020a 3051060i bk12: 24064a 3014084i bk13: 24064a 3023814i bk14: 24792a 3001017i bk15: 24788a 3005618i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06941
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3250892 n_nop=2662730 n_act=15955 n_pre=15939 n_req=139067 n_rd=374772 n_write=181496 bw_util=0.3422
n_activity=1874903 dram_eff=0.5934
bk0: 25136a 3000120i bk1: 25136a 3013172i bk2: 24196a 3011842i bk3: 24196a 3025000i bk4: 23908a 3023252i bk5: 23908a 3025726i bk6: 21608a 3039389i bk7: 21608a 3049577i bk8: 21996a 3037868i bk9: 21992a 3041528i bk10: 22020a 3039421i bk11: 22020a 3047380i bk12: 24064a 3016631i bk13: 24064a 3025084i bk14: 24460a 3002336i bk15: 24460a 3004934i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05249
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3250892 n_nop=2662532 n_act=16188 n_pre=16172 n_req=139000 n_rd=374632 n_write=181368 bw_util=0.3421
n_activity=1874152 dram_eff=0.5933
bk0: 25136a 3000482i bk1: 25132a 3011027i bk2: 24192a 3013187i bk3: 24192a 3019733i bk4: 23908a 3021044i bk5: 23904a 3025936i bk6: 21612a 3041606i bk7: 21612a 3047375i bk8: 22000a 3033227i bk9: 22000a 3040186i bk10: 21948a 3042665i bk11: 21948a 3049473i bk12: 24064a 3012430i bk13: 24064a 3016266i bk14: 24460a 3002564i bk15: 24460a 3005911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07273
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3250892 n_nop=2662414 n_act=16097 n_pre=16081 n_req=139075 n_rd=374796 n_write=181504 bw_util=0.3422
n_activity=1875824 dram_eff=0.5931
bk0: 25136a 3004709i bk1: 25136a 3013434i bk2: 24192a 3014593i bk3: 24192a 3022567i bk4: 23588a 3025090i bk5: 23588a 3027829i bk6: 22000a 3034378i bk7: 22000a 3043850i bk8: 22000a 3037507i bk9: 21996a 3039078i bk10: 21956a 3041892i bk11: 21956a 3049894i bk12: 24060a 3013106i bk13: 24060a 3020637i bk14: 24468a 3004119i bk15: 24468a 3007302i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05851
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3250892 n_nop=2662740 n_act=16076 n_pre=16060 n_req=139004 n_rd=374648 n_write=181368 bw_util=0.3421
n_activity=1879502 dram_eff=0.5917
bk0: 24748a 3006228i bk1: 24744a 3015888i bk2: 24512a 3011659i bk3: 24512a 3012900i bk4: 23588a 3025648i bk5: 23584a 3029086i bk6: 22004a 3036991i bk7: 22004a 3044923i bk8: 21992a 3035574i bk9: 21992a 3039673i bk10: 21956a 3045058i bk11: 21956a 3052346i bk12: 24060a 3014492i bk13: 24060a 3020877i bk14: 24468a 3008611i bk15: 24468a 3012159i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06218
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3250892 n_nop=2662982 n_act=16023 n_pre=16007 n_req=138970 n_rd=374512 n_write=181368 bw_util=0.342
n_activity=1871566 dram_eff=0.594
bk0: 24748a 3004589i bk1: 24748a 3016121i bk2: 24516a 3010113i bk3: 24516a 3017961i bk4: 23512a 3024378i bk5: 23512a 3033103i bk6: 22008a 3036388i bk7: 22008a 3044861i bk8: 21988a 3039199i bk9: 21988a 3040996i bk10: 21956a 3039525i bk11: 21956a 3049181i bk12: 23668a 3017714i bk13: 23668a 3026587i bk14: 24860a 3000810i bk15: 24860a 3001626i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07342
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3250892 n_nop=2662328 n_act=16094 n_pre=16078 n_req=139098 n_rd=374760 n_write=181632 bw_util=0.3423
n_activity=1875305 dram_eff=0.5934
bk0: 24744a 3004293i bk1: 24740a 3018248i bk2: 24520a 3009365i bk3: 24520a 3016419i bk4: 23512a 3026930i bk5: 23508a 3029415i bk6: 22008a 3036137i bk7: 22008a 3044539i bk8: 21728a 3036323i bk9: 21728a 3043911i bk10: 22348a 3035971i bk11: 22348a 3044706i bk12: 23668a 3021088i bk13: 23668a 3028289i bk14: 24856a 3003487i bk15: 24856a 3007527i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05732
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3250892 n_nop=2662698 n_act=16169 n_pre=16153 n_req=138968 n_rd=374504 n_write=181368 bw_util=0.342
n_activity=1875791 dram_eff=0.5927
bk0: 24744a 3008379i bk1: 24744a 3019710i bk2: 24520a 3011685i bk3: 24520a 3020250i bk4: 23376a 3028759i bk5: 23376a 3032413i bk6: 22008a 3035590i bk7: 22008a 3039597i bk8: 21728a 3038932i bk9: 21728a 3045789i bk10: 22348a 3036385i bk11: 22348a 3042474i bk12: 23668a 3016763i bk13: 23668a 3027408i bk14: 24860a 3000763i bk15: 24860a 3005347i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0511
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7ff568ce1840 :  mf: uid=21208696, sid09:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (9081726), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3250892 n_nop=2662701 n_act=16170 n_pre=16154 n_req=138967 n_rd=374499 n_write=181368 bw_util=0.342
n_activity=1875384 dram_eff=0.5928
bk0: 25136a 3002010i bk1: 25132a 3010649i bk2: 24524a 3009883i bk3: 24523a 3016493i bk4: 23380a 3032798i bk5: 23380a 3032707i bk6: 22000a 3035274i bk7: 22000a 3043523i bk8: 21728a 3036754i bk9: 21728a 3047071i bk10: 22348a 3034314i bk11: 22348a 3043128i bk12: 23668a 3017729i bk13: 23668a 3024433i bk14: 24468a 3002351i bk15: 24468a 3009517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05359
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3250892 n_nop=2662268 n_act=16116 n_pre=16100 n_req=139102 n_rd=374776 n_write=181632 bw_util=0.3423
n_activity=1876641 dram_eff=0.593
bk0: 25136a 3002681i bk1: 25136a 3011948i bk2: 24516a 3011541i bk3: 24516a 3016409i bk4: 23380a 3029261i bk5: 23380a 3033055i bk6: 22004a 3035466i bk7: 22004a 3042056i bk8: 21728a 3040966i bk9: 21728a 3047226i bk10: 22088a 3039825i bk11: 22088a 3046107i bk12: 24060a 3011346i bk13: 24060a 3019610i bk14: 24476a 3007237i bk15: 24476a 3011452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05804

========= L2 cache stats =========
L2_cache_bank[0]: Access = 69785, Miss = 46818, Miss_rate = 0.671, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[1]: Access = 69724, Miss = 46817, Miss_rate = 0.671, Pending_hits = 188, Reservation_fails = 0
L2_cache_bank[2]: Access = 69757, Miss = 46831, Miss_rate = 0.671, Pending_hits = 118, Reservation_fails = 0
L2_cache_bank[3]: Access = 69762, Miss = 46829, Miss_rate = 0.671, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[4]: Access = 69795, Miss = 46847, Miss_rate = 0.671, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[5]: Access = 69779, Miss = 46846, Miss_rate = 0.671, Pending_hits = 213, Reservation_fails = 0
L2_cache_bank[6]: Access = 69713, Miss = 46830, Miss_rate = 0.672, Pending_hits = 123, Reservation_fails = 2
L2_cache_bank[7]: Access = 69712, Miss = 46828, Miss_rate = 0.672, Pending_hits = 165, Reservation_fails = 1
L2_cache_bank[8]: Access = 69806, Miss = 46850, Miss_rate = 0.671, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[9]: Access = 69823, Miss = 46849, Miss_rate = 0.671, Pending_hits = 220, Reservation_fails = 0
L2_cache_bank[10]: Access = 69790, Miss = 46832, Miss_rate = 0.671, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[11]: Access = 69757, Miss = 46830, Miss_rate = 0.671, Pending_hits = 222, Reservation_fails = 0
L2_cache_bank[12]: Access = 69724, Miss = 46814, Miss_rate = 0.671, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[13]: Access = 69757, Miss = 46814, Miss_rate = 0.671, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[14]: Access = 69856, Miss = 46846, Miss_rate = 0.671, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[15]: Access = 69856, Miss = 46844, Miss_rate = 0.671, Pending_hits = 211, Reservation_fails = 1
L2_cache_bank[16]: Access = 69774, Miss = 46813, Miss_rate = 0.671, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[17]: Access = 69741, Miss = 46813, Miss_rate = 0.671, Pending_hits = 210, Reservation_fails = 0
L2_cache_bank[18]: Access = 69740, Miss = 46813, Miss_rate = 0.671, Pending_hits = 116, Reservation_fails = 1
L2_cache_bank[19]: Access = 69773, Miss = 46812, Miss_rate = 0.671, Pending_hits = 166, Reservation_fails = 1
L2_cache_bank[20]: Access = 69856, Miss = 46847, Miss_rate = 0.671, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[21]: Access = 69856, Miss = 46847, Miss_rate = 0.671, Pending_hits = 217, Reservation_fails = 0
L2_total_cache_accesses = 1535136
L2_total_cache_misses = 1030270
L2_total_cache_miss_rate = 0.6711
L2_total_cache_pending_hits = 3813
L2_total_cache_reservation_fails = 6
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 500961
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3419
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 531292
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 498960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1035672
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 498960
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.107

icnt_total_pkts_mem_to_simt=4931344
icnt_total_pkts_simt_to_mem=3530976
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.59941
	minimum = 6
	maximum = 48
Network latency average = 8.47223
	minimum = 6
	maximum = 48
Slowest packet = 2980223
Flit latency average = 6.95338
	minimum = 6
	maximum = 44
Slowest flit = 8214539
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239077
	minimum = 0.0189188 (at node 0)
	maximum = 0.0283783 (at node 7)
Accepted packet rate average = 0.0239077
	minimum = 0.0189188 (at node 0)
	maximum = 0.0283783 (at node 7)
Injected flit rate average = 0.0658931
	minimum = 0.0435956 (at node 0)
	maximum = 0.0873454 (at node 42)
Accepted flit rate average= 0.0658931
	minimum = 0.0606637 (at node 0)
	maximum = 0.0909956 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.19416 (33 samples)
	minimum = 6 (33 samples)
	maximum = 86.8788 (33 samples)
Network latency average = 8.87886 (33 samples)
	minimum = 6 (33 samples)
	maximum = 84.6364 (33 samples)
Flit latency average = 7.55606 (33 samples)
	minimum = 6 (33 samples)
	maximum = 80.9394 (33 samples)
Fragmentation average = 0.0488121 (33 samples)
	minimum = 0 (33 samples)
	maximum = 37.4242 (33 samples)
Injected packet rate average = 0.0231694 (33 samples)
	minimum = 0.0183347 (33 samples)
	maximum = 0.0275017 (33 samples)
Accepted packet rate average = 0.0231694 (33 samples)
	minimum = 0.0183347 (33 samples)
	maximum = 0.0275017 (33 samples)
Injected flit rate average = 0.0638583 (33 samples)
	minimum = 0.0422487 (33 samples)
	maximum = 0.0846523 (33 samples)
Accepted flit rate average = 0.0638583 (33 samples)
	minimum = 0.0587914 (33 samples)
	maximum = 0.0881858 (33 samples)
Injected packet size average = 2.75615 (33 samples)
Accepted packet size average = 2.75615 (33 samples)
Hops average = 1 (33 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 32 min, 42 sec (5562 sec)
gpgpu_simulation_rate = 171163 (inst/sec)
gpgpu_simulation_rate = 1632 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 34: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 34 
gpu_sim_cycle = 39451
gpu_sim_insn = 28848876
gpu_ipc =     731.2584
gpu_tot_sim_cycle = 9343328
gpu_tot_sim_insn = 980861784
gpu_tot_ipc =     104.9799
gpu_tot_issued_cta = 2176
max_total_param_size = 0
gpu_stall_dramfull = 142673
gpu_stall_icnt2sh    = 21033
partiton_reqs_in_parallel = 867922
partiton_reqs_in_parallel_total    = 38374421
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.2000
partiton_reqs_in_parallel_util = 867922
partiton_reqs_in_parallel_util_total    = 38374421
gpu_sim_cycle_parition_util = 39451
gpu_tot_sim_cycle_parition_util    = 1750284
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9263
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1535136
L2_BW  =     111.7294 GB/Sec
L2_BW_total  =      16.0451 GB/Sec
gpu_total_sim_rate=173022

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19693752
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 60928
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0268
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 59296
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19689520
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 60928
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19693752
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
164144, 157764, 158018, 163764, 164179, 157768, 158034, 163751, 43534, 41774, 41913, 28908, 
gpgpu_n_tot_thrd_icount = 1132860416
gpgpu_n_tot_w_icount = 35401888
gpgpu_n_stall_shd_mem = 292334
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1067056
gpgpu_n_mem_write_global = 514080
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 26051072
gpgpu_n_store_insn = 16193520
gpgpu_n_shmem_insn = 107279792
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1949696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1078
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 289812
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1026601	W0_Idle:12968789	W0_Scoreboard:52059341	W1:2056320	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:13878120	W32:19467448
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8536448 {8:1067056,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 69914880 {136:514080,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 120443776 {40:257040,136:810016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4112640 {8:514080,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1904 
maxdqlatency = 0 
maxmflatency = 243427 
averagemflatency = 2505 
max_icnt2mem_latency = 242208 
max_icnt2sh_latency = 9343327 
mrq_lat_table:675416 	108376 	76036 	166251 	207054 	167696 	107236 	51294 	11325 	4637 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1044625 	520092 	815 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	58 	1493938 	71585 	427 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	897470 	166842 	2770 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	241920 	60480 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2575 	63 	0 	0 	0 	0 	0 	0 	0 	0 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    243698    244705    245324    246865    245421    246863    248521    248600    249615    250165    243671    244404    243669    244330    243680    244335 
dram[1]:    243696    244697    245329    246919    245408    246926    248468    248555    249606    250131    243669    244389    243671    244337    243683    244385 
dram[2]:    243699    244709    245325    246867    245400    246875    248546    249069    249631    250161    243669    244391    243670    244332    243683    244340 
dram[3]:    243698    244702    245331    246917    245430    246938    248497    249009    249627    250145    243669    244392    243670    244332    243685    244387 
dram[4]:    243697    244707    245327    246868    245407    246872    248453    249063    249644    250159    243669    244397    243670    244339    243456    243813 
dram[5]:    243700    244700    245332    246923    245415    246928    248500    248998    249608    250149    243671    244395    243669    244325    242792    243165 
dram[6]:    243696    244702    245329    246882    245430    246849    248451    249076    249607    250144    243669    244401    243671    244335    243682    244346 
dram[7]:    243698    244706    245334    246931    245439    246942    248503    249005    249606    250172    243670    244408    243669    244327    243687    244391 
dram[8]:    243698    244702    245326    246932    245415    245727    248457    249071    249609    250140    243671    244402    243669    244340    243689    244398 
dram[9]:    243704    244705    245336    246855    245418    245730    248492    248987    249610    250156    243669    244402    243670    244326    243677    244358 
dram[10]:    243693    244696    245328    246914    245414    247022    248454    249082    249613    250133    243669    244387    243670    244344    243684    244401 
average row accesses per activate:
dram[0]:  8.989633  8.447298  9.068007  9.059330  7.862797  7.563452  8.599369  8.294118  8.682195  8.287549  8.809072  8.443883  9.927567  9.496381  8.294883  8.266206 
dram[1]:  9.304390  8.963346  7.875850  7.923011  7.555372  7.266296  9.974390  9.231377  9.597254  9.619267  8.129251  7.906427  8.559180  8.311313  8.806630  8.251079 
dram[2]:  9.401545  8.854546  9.629937  9.118111  7.637427  7.450693  8.946389  8.386666  9.059395  8.647423  8.605968  8.348304  9.832976  9.295547  7.681112  7.310506 
dram[3]:  9.249763  9.051115  8.367661  8.405626  7.505747  7.254762 10.034356  9.157895  8.694301  8.543788  8.238378  8.238378  8.951267  8.503704  8.410027  7.712644 
dram[4]:  9.615005  9.145540  9.318913  8.838740  7.689803  7.319739  8.729167  8.559755  8.859556  8.431156  8.797255  8.562179  9.201403  8.704266  7.695332  7.357870 
dram[5]:  8.823312  8.228645  8.331272  8.360816  8.026834  7.584953 10.061225  9.825322  8.207437  8.379621  8.544616  8.364458  9.437821  8.915534  8.285714  7.739704 
dram[6]:  9.904466  9.171154  8.948767  8.798508  7.505448  7.659538  8.993563  8.677018  9.596109  9.216483  8.518405  8.579815  8.253676  8.003565  7.933058  7.648605 
dram[7]:  8.765625  8.364912  8.325684  8.245629  8.192132  7.853509  9.849588  9.780630  7.598526  7.549863  8.559679  8.449505  9.771491  9.666307  8.168510  7.873667 
dram[8]:  9.414610  8.553363  8.791240  8.857277  7.379568  7.355133  9.375839  8.869842  9.356009  8.854077  8.245411  8.424481  8.684719  8.408239  7.985857  7.594146 
dram[9]:  8.878760  8.476067  8.483813  8.175043  8.375118  7.948122  9.280177  9.158470  7.655844  7.627542  8.843523  8.383104  9.889868  9.354167  7.791045  7.726974 
dram[10]:  9.293893  9.043640  8.489649  8.459193  7.460957  7.301561  9.523864  9.291574  9.039431  8.430031  8.357214  8.266732  8.455801  8.355778  8.413608  8.215035 
average row locality = 1575854/185334 = 8.502779
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6376      6375      6339      6339      6067      6067      5560      5560      5667      5667      5665      5665      6191      6191      6385      6385 
dram[1]:      6375      6375      6236      6236      6167      6166      5561      5561      5668      5668      5679      5679      6192      6192      6385      6384 
dram[2]:      6476      6476      6238      6238      6167      6167      5559      5559      5669      5668      5679      5679      6192      6192      6300      6300 
dram[3]:      6476      6475      6237      6237      6167      6166      5560      5560      5670      5670      5660      5660      6192      6192      6300      6300 
dram[4]:      6476      6476      6237      6237      6084      6084      5660      5660      5670      5669      5662      5662      6191      6191      6302      6302 
dram[5]:      6376      6375      6320      6320      6084      6083      5661      5661      5668      5668      5662      5662      6191      6191      6302      6302 
dram[6]:      6376      6376      6321      6321      6064      6064      5662      5662      5667      5667      5662      5662      6090      6090      6403      6403 
dram[7]:      6375      6374      6322      6322      6064      6063      5662      5662      5600      5600      5763      5763      6090      6090      6402      6402 
dram[8]:      6375      6375      6322      6322      6029      6029      5662      5662      5600      5600      5763      5763      6090      6090      6403      6403 
dram[9]:      6476      6475      6323      6323      6030      6030      5660      5660      5601      5601      5763      5763      6090      6090      6302      6302 
dram[10]:      6476      6476      6321      6321      6030      6030      5661      5661      5601      5601      5696      5696      6191      6191      6304      6304 
total reads: 1061774
bank skew: 6476/5559 = 1.16
chip skew: 96563/96488 = 1.00
number of total write accesses:
dram[0]:      3162      3162      3128      3128      2873      2873      2618      2618      2720      2720      2686      2686      2992      2992      3179      3179 
dram[1]:      3162      3162      3026      3026      2975      2975      2618      2618      2720      2720      2686      2686      2992      2992      3179      3179 
dram[2]:      3264      3264      3026      3026      2975      2975      2618      2618      2720      2720      2686      2686      2992      2992      3094      3094 
dram[3]:      3264      3264      3026      3026      2975      2975      2618      2618      2720      2720      2669      2669      2992      2992      3094      3094 
dram[4]:      3264      3264      3026      3026      2890      2890      2720      2720      2720      2720      2669      2669      2992      2992      3094      3094 
dram[5]:      3162      3162      3111      3111      2890      2890      2720      2720      2720      2720      2669      2669      2992      2992      3094      3094 
dram[6]:      3162      3162      3111      3111      2890      2890      2720      2720      2720      2720      2669      2669      2890      2890      3196      3196 
dram[7]:      3162      3162      3111      3111      2890      2890      2720      2720      2652      2652      2771      2771      2890      2890      3196      3196 
dram[8]:      3162      3162      3111      3111      2856      2856      2720      2720      2652      2652      2771      2771      2890      2890      3196      3196 
dram[9]:      3264      3264      3111      3111      2856      2856      2720      2720      2652      2652      2771      2771      2890      2890      3094      3094 
dram[10]:      3264      3264      3111      3111      2856      2856      2720      2720      2652      2652      2703      2703      2992      2992      3094      3094 
total reads: 514080
bank skew: 3264/2618 = 1.25
chip skew: 46784/46716 = 1.00
average mf latency per bank:
dram[0]:       2776      2464      2368      2362      2214      2208      2395      2388      2420      2414      2486      2420      3069      2638      2946      2535
dram[1]:       2776      2465      2343      2335      2247      2242      2394      2390      2420      2413      2511      2416      3068      2637      2945      2534
dram[2]:       2794      2489      2342      2335      2246      2241      2396      2388      2419      2413      2510      2417      3068      2637      2919      2500
dram[3]:       2795      2489      2342      2334      2247      2241      2393      2389      2421      2412      2522      2427      3069      2637      2919      2500
dram[4]:       2793      2488      2341      2335      2234      2227      2425      2419      2420      2413      2521      2426      3068      2638      2920      2499
dram[5]:       2775      2461      2354      2348      2234      2228      2425      2418      2420      2414      2522      2425      3068      2636      2918      2499
dram[6]:       2774      2462      2354      2347      2240      2232      2425      2419      2419      2413      2522      2426      3055      2614      2935      2526
dram[7]:       2749      2462      2353      2347      2237      2233      2425      2418      2400      2392      2548      2456      3054      2614      2936      2525
dram[8]:       2747      2463      2354      2347      2228      2221      2425      2419      2399      2393      2548      2456      3055      2614      2935      2525
dram[9]:       2767      2488      2353      2346      2225      2220      2425      2420      2399      2391      2548      2455      3055      2616      2922      2500
dram[10]:       2768      2487      2353      2347      2228      2220      2424      2418      2399      2392      2531      2436      3068      2638      2921      2503
maximum mf latency per bank:
dram[0]:     242499    240999    240875    240596    240877    240395    239846    240616    239355    239136    242396    240822    243427    241951    242621    241544
dram[1]:     242488    241014    240781    240660    240479    240201    239657    239636    239426    239060    242389    240843    243313    241978    242530    241360
dram[2]:     242500    240852    240870    240607    240606    240330    239741    240666    239298    239195    242391    240905    243302    241826    242477    241000
dram[3]:     242491    241073    240740    240605    240483    240290    239932    239467    239340    238884    242503    241027    243305    241972    242512    241100
dram[4]:     242492    240918    240906    240522    240842    240542    239851    239540    239232    239114    242394    241070    243240    241868    242482    241023
dram[5]:     242507    240751    240718    240623    240448    240272    239986    239650    239338    238983    242505    241010    243268    242085    242511    241267
dram[6]:     242496    240762    240854    240411    240853    240423    239870    239660    239325    239120    242386    241064    243212    241934    242487    241239
dram[7]:     242514    240670    240591    240533    240555    240359    240014    239654    239312    239021    242446    241033    243322    241941    242682    241466
dram[8]:     242492    240824    240729    240343    240616    240218    239897    239654    239303    239560    242430    241073    243245    242066    242494    241209
dram[9]:     242502    240824    240809    240519    240600    240004    239982    239663    239234    239062    242406    241042    243247    242053    242534    241400
dram[10]:     242494    240802    240753    240609    240426    240180    239889    239650    239439    240321    242392    241091    243378    242063    242487    241185
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3324145 n_nop=2717995 n_act=16653 n_pre=16637 n_req=143215 n_rd=385996 n_write=186864 bw_util=0.3447
n_activity=1933611 dram_eff=0.5925
bk0: 25504a 3073964i bk1: 25500a 3085061i bk2: 25356a 3075953i bk3: 25356a 3085584i bk4: 24268a 3095566i bk5: 24268a 3095669i bk6: 22240a 3108336i bk7: 22240a 3115964i bk8: 22668a 3106440i bk9: 22668a 3106931i bk10: 22660a 3105559i bk11: 22660a 3116891i bk12: 24764a 3080975i bk13: 24764a 3089778i bk14: 25540a 3066717i bk15: 25540a 3071185i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0934
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3324145 n_nop=2717473 n_act=16864 n_pre=16848 n_req=143240 n_rd=386096 n_write=186864 bw_util=0.3447
n_activity=1937570 dram_eff=0.5914
bk0: 25500a 3073450i bk1: 25500a 3085035i bk2: 24944a 3077648i bk3: 24944a 3086141i bk4: 24668a 3087784i bk5: 24664a 3091160i bk6: 22244a 3109307i bk7: 22244a 3115245i bk8: 22672a 3104423i bk9: 22672a 3111894i bk10: 22716a 3107910i bk11: 22716a 3117581i bk12: 24768a 3080900i bk13: 24768a 3090375i bk14: 25540a 3067009i bk15: 25536a 3071582i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08226
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3324145 n_nop=2717471 n_act=16727 n_pre=16711 n_req=143309 n_rd=386236 n_write=187000 bw_util=0.3449
n_activity=1933325 dram_eff=0.593
bk0: 25904a 3066162i bk1: 25904a 3079340i bk2: 24952a 3077412i bk3: 24952a 3090880i bk4: 24668a 3088882i bk5: 24668a 3091607i bk6: 22236a 3106236i bk7: 22236a 3116317i bk8: 22676a 3104660i bk9: 22672a 3108122i bk10: 22716a 3105630i bk11: 22716a 3113762i bk12: 24768a 3083310i bk13: 24768a 3092077i bk14: 25200a 3067624i bk15: 25200a 3070796i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06836
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3324145 n_nop=2717341 n_act=16934 n_pre=16918 n_req=143238 n_rd=386088 n_write=186864 bw_util=0.3447
n_activity=1932334 dram_eff=0.593
bk0: 25904a 3065766i bk1: 25900a 3077322i bk2: 24948a 3078702i bk3: 24948a 3085851i bk4: 24668a 3086964i bk5: 24664a 3091847i bk6: 22240a 3108293i bk7: 22240a 3114808i bk8: 22680a 3099650i bk9: 22680a 3106990i bk10: 22640a 3109460i bk11: 22640a 3116296i bk12: 24768a 3078982i bk13: 24768a 3082648i bk14: 25200a 3068308i bk15: 25200a 3071835i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08725
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7ff569dcbc90 :  mf: uid=21851338, sid15:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (9343322), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3324145 n_nop=2717179 n_act=16865 n_pre=16849 n_req=143313 n_rd=386252 n_write=187000 bw_util=0.3449
n_activity=1933854 dram_eff=0.5929
bk0: 25904a 3070639i bk1: 25904a 3079467i bk2: 24948a 3080558i bk3: 24948a 3088550i bk4: 24336a 3090802i bk5: 24336a 3093687i bk6: 22640a 3100881i bk7: 22640a 3110317i bk8: 22680a 3104285i bk9: 22676a 3105981i bk10: 22648a 3108328i bk11: 22648a 3116718i bk12: 24764a 3079289i bk13: 24764a 3087355i bk14: 25208a 3069568i bk15: 25208a 3073324i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07403
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3324145 n_nop=2717529 n_act=16832 n_pre=16816 n_req=143242 n_rd=386104 n_write=186864 bw_util=0.3447
n_activity=1938041 dram_eff=0.5913
bk0: 25504a 3071893i bk1: 25500a 3081908i bk2: 25280a 3077178i bk3: 25280a 3078704i bk4: 24336a 3092109i bk5: 24332a 3095198i bk6: 22644a 3103926i bk7: 22644a 3111850i bk8: 22672a 3102048i bk9: 22672a 3106374i bk10: 22648a 3111843i bk11: 22648a 3119391i bk12: 24764a 3081104i bk13: 24764a 3087560i bk14: 25208a 3074735i bk15: 25208a 3077779i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07819
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents
MSHR: tag=0xc01eea80, atomic=0 1 entries : 0x7ff569ca8e30 :  mf: uid=21851339, sid15:w09, part=6, addr=0xc01eea80, load , size=128, unknown  status = IN_PARTITION_DRAM (9343325), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3324145 n_nop=2717743 n_act=16797 n_pre=16781 n_req=143206 n_rd=385960 n_write=186864 bw_util=0.3446
n_activity=1929495 dram_eff=0.5938
bk0: 25504a 3070432i bk1: 25504a 3082127i bk2: 25284a 3075727i bk3: 25284a 3083732i bk4: 24256a 3090193i bk5: 24256a 3099317i bk6: 22648a 3103454i bk7: 22648a 3111544i bk8: 22668a 3106260i bk9: 22668a 3107805i bk10: 22648a 3106002i bk11: 22648a 3116273i bk12: 24360a 3083701i bk13: 24360a 3092885i bk14: 25612a 3066353i bk15: 25612a 3067283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08724
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3324145 n_nop=2717061 n_act=16874 n_pre=16858 n_req=143338 n_rd=386216 n_write=187136 bw_util=0.345
n_activity=1933423 dram_eff=0.5931
bk0: 25500a 3070032i bk1: 25496a 3084483i bk2: 25288a 3074675i bk3: 25288a 3082377i bk4: 24256a 3092872i bk5: 24252a 3095247i bk6: 22648a 3103306i bk7: 22648a 3111407i bk8: 22400a 3102886i bk9: 22400a 3110680i bk10: 23052a 3102591i bk11: 23052a 3111332i bk12: 24360a 3087513i bk13: 24360a 3095034i bk14: 25608a 3069575i bk15: 25608a 3073538i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07025
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7ff569d94c20 :  mf: uid=21851340, sid15:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (9343327), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3324145 n_nop=2717452 n_act=16947 n_pre=16931 n_req=143204 n_rd=385951 n_write=186864 bw_util=0.3446
n_activity=1933951 dram_eff=0.5924
bk0: 25500a 3074082i bk1: 25500a 3085605i bk2: 25288a 3077316i bk3: 25288a 3086148i bk4: 24116a 3094283i bk5: 24115a 3098787i bk6: 22648a 3101875i bk7: 22648a 3106803i bk8: 22400a 3105244i bk9: 22400a 3112576i bk10: 23052a 3102669i bk11: 23052a 3109366i bk12: 24360a 3083284i bk13: 24360a 3094312i bk14: 25612a 3066688i bk15: 25612a 3071483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06454
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3324145 n_nop=2717457 n_act=16942 n_pre=16926 n_req=143205 n_rd=385956 n_write=186864 bw_util=0.3446
n_activity=1933489 dram_eff=0.5925
bk0: 25904a 3067380i bk1: 25900a 3076482i bk2: 25292a 3075381i bk3: 25292a 3082605i bk4: 24120a 3098391i bk5: 24120a 3098828i bk6: 22640a 3102140i bk7: 22640a 3110170i bk8: 22404a 3103319i bk9: 22404a 3113890i bk10: 23052a 3101557i bk11: 23052a 3110002i bk12: 24360a 3084026i bk13: 24360a 3091265i bk14: 25208a 3068280i bk15: 25208a 3075408i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06775
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3324145 n_nop=2716985 n_act=16900 n_pre=16884 n_req=143344 n_rd=386240 n_write=187136 bw_util=0.345
n_activity=1935097 dram_eff=0.5926
bk0: 25904a 3068488i bk1: 25904a 3077895i bk2: 25284a 3077319i bk3: 25284a 3082159i bk4: 24120a 3095017i bk5: 24120a 3099319i bk6: 22644a 3102653i bk7: 22644a 3109260i bk8: 22404a 3107320i bk9: 22404a 3113964i bk10: 22784a 3106563i bk11: 22784a 3113140i bk12: 24764a 3077618i bk13: 24764a 3086164i bk14: 25216a 3073077i bk15: 25216a 3077298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07132

========= L2 cache stats =========
L2_cache_bank[0]: Access = 71898, Miss = 48250, Miss_rate = 0.671, Pending_hits = 182, Reservation_fails = 0
L2_cache_bank[1]: Access = 71836, Miss = 48249, Miss_rate = 0.672, Pending_hits = 200, Reservation_fails = 0
L2_cache_bank[2]: Access = 71870, Miss = 48263, Miss_rate = 0.672, Pending_hits = 123, Reservation_fails = 0
L2_cache_bank[3]: Access = 71876, Miss = 48261, Miss_rate = 0.671, Pending_hits = 188, Reservation_fails = 0
L2_cache_bank[4]: Access = 71910, Miss = 48280, Miss_rate = 0.671, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[5]: Access = 71893, Miss = 48279, Miss_rate = 0.672, Pending_hits = 227, Reservation_fails = 0
L2_cache_bank[6]: Access = 71825, Miss = 48262, Miss_rate = 0.672, Pending_hits = 127, Reservation_fails = 2
L2_cache_bank[7]: Access = 71825, Miss = 48260, Miss_rate = 0.672, Pending_hits = 176, Reservation_fails = 1
L2_cache_bank[8]: Access = 71921, Miss = 48282, Miss_rate = 0.671, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[9]: Access = 71938, Miss = 48281, Miss_rate = 0.671, Pending_hits = 236, Reservation_fails = 0
L2_cache_bank[10]: Access = 71904, Miss = 48264, Miss_rate = 0.671, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[11]: Access = 71870, Miss = 48262, Miss_rate = 0.672, Pending_hits = 238, Reservation_fails = 0
L2_cache_bank[12]: Access = 71836, Miss = 48245, Miss_rate = 0.672, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[13]: Access = 71870, Miss = 48245, Miss_rate = 0.671, Pending_hits = 198, Reservation_fails = 0
L2_cache_bank[14]: Access = 71972, Miss = 48278, Miss_rate = 0.671, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[15]: Access = 71972, Miss = 48276, Miss_rate = 0.671, Pending_hits = 224, Reservation_fails = 1
L2_cache_bank[16]: Access = 71887, Miss = 48244, Miss_rate = 0.671, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[17]: Access = 71853, Miss = 48244, Miss_rate = 0.671, Pending_hits = 221, Reservation_fails = 0
L2_cache_bank[18]: Access = 71853, Miss = 48245, Miss_rate = 0.671, Pending_hits = 121, Reservation_fails = 1
L2_cache_bank[19]: Access = 71887, Miss = 48244, Miss_rate = 0.671, Pending_hits = 177, Reservation_fails = 1
L2_cache_bank[20]: Access = 71972, Miss = 48280, Miss_rate = 0.671, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[21]: Access = 71972, Miss = 48280, Miss_rate = 0.671, Pending_hits = 232, Reservation_fails = 0
L2_total_cache_accesses = 1581640
L2_total_cache_misses = 1061774
L2_total_cache_miss_rate = 0.6713
L2_total_cache_pending_hits = 4024
L2_total_cache_reservation_fails = 6
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 515750
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3630
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 547676
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 514080
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1067056
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 514080
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.108

icnt_total_pkts_mem_to_simt=5080704
icnt_total_pkts_simt_to_mem=3637960
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.57126
	minimum = 6
	maximum = 42
Network latency average = 8.43413
	minimum = 6
	maximum = 40
Slowest packet = 3071045
Flit latency average = 6.90384
	minimum = 6
	maximum = 36
Slowest flit = 8479922
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0235762
	minimum = 0.0186565 (at node 0)
	maximum = 0.0279848 (at node 15)
Accepted packet rate average = 0.0235762
	minimum = 0.0186565 (at node 0)
	maximum = 0.0279848 (at node 15)
Injected flit rate average = 0.0649795
	minimum = 0.0429911 (at node 0)
	maximum = 0.0861343 (at node 42)
Accepted flit rate average= 0.0649795
	minimum = 0.0598226 (at node 0)
	maximum = 0.0897338 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.17584 (34 samples)
	minimum = 6 (34 samples)
	maximum = 85.5588 (34 samples)
Network latency average = 8.86578 (34 samples)
	minimum = 6 (34 samples)
	maximum = 83.3235 (34 samples)
Flit latency average = 7.53688 (34 samples)
	minimum = 6 (34 samples)
	maximum = 79.6176 (34 samples)
Fragmentation average = 0.0473765 (34 samples)
	minimum = 0 (34 samples)
	maximum = 36.3235 (34 samples)
Injected packet rate average = 0.0231813 (34 samples)
	minimum = 0.0183441 (34 samples)
	maximum = 0.0275159 (34 samples)
Accepted packet rate average = 0.0231813 (34 samples)
	minimum = 0.0183441 (34 samples)
	maximum = 0.0275159 (34 samples)
Injected flit rate average = 0.0638913 (34 samples)
	minimum = 0.0422706 (34 samples)
	maximum = 0.0846959 (34 samples)
Accepted flit rate average = 0.0638913 (34 samples)
	minimum = 0.0588217 (34 samples)
	maximum = 0.0882313 (34 samples)
Injected packet size average = 2.75615 (34 samples)
Accepted packet size average = 2.75615 (34 samples)
Hops average = 1 (34 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 34 min, 29 sec (5669 sec)
gpgpu_simulation_rate = 173022 (inst/sec)
gpgpu_simulation_rate = 1648 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 35: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 35 
gpu_sim_cycle = 38947
gpu_sim_insn = 28848876
gpu_ipc =     740.7214
gpu_tot_sim_cycle = 9604425
gpu_tot_sim_insn = 1009710660
gpu_tot_ipc =     105.1297
gpu_tot_issued_cta = 2240
max_total_param_size = 0
gpu_stall_dramfull = 142673
gpu_stall_icnt2sh    = 21669
partiton_reqs_in_parallel = 856834
partiton_reqs_in_parallel_total    = 39242343
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.1751
partiton_reqs_in_parallel_util = 856834
partiton_reqs_in_parallel_util_total    = 39242343
gpu_sim_cycle_parition_util = 38947
gpu_tot_sim_cycle_parition_util    = 1789735
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9279
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1581640
L2_BW  =     113.1752 GB/Sec
L2_BW_total  =      16.0678 GB/Sec
gpu_total_sim_rate=174962

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20272980
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 62720
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0260
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 61088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20268748
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 62720
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20272980
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
168972, 162402, 162665, 168569, 169010, 162407, 162683, 168582, 48376, 46411, 46577, 30106, 
gpgpu_n_tot_thrd_icount = 1166179840
gpgpu_n_tot_w_icount = 36443120
gpgpu_n_stall_shd_mem = 292375
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1098440
gpgpu_n_mem_write_global = 529200
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 26817280
gpgpu_n_store_insn = 16669800
gpgpu_n_shmem_insn = 110435080
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2007040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1119
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 289812
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1057065	W0_Idle:12983690	W0_Scoreboard:53183730	W1:2116800	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:14286300	W32:20040020
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8787520 {8:1098440,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 71971200 {136:529200,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 123986240 {40:264600,136:833840,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4233600 {8:529200,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1904 
maxdqlatency = 0 
maxmflatency = 243427 
averagemflatency = 2439 
max_icnt2mem_latency = 242208 
max_icnt2sh_latency = 9604424 
mrq_lat_table:696612 	112419 	78581 	170766 	212637 	172153 	110195 	52531 	11414 	4637 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1077404 	533784 	848 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	58 	1538095 	73898 	461 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	923383 	172222 	2861 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	241920 	75600 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2650 	65 	0 	0 	0 	0 	0 	0 	0 	0 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    243698    244705    245324    246865    245421    246863    248521    248600    249615    250165    243671    244404    243669    244330    243680    244335 
dram[1]:    243696    244697    245329    246919    245408    246926    248468    248555    249606    250131    243669    244389    243671    244337    243683    244385 
dram[2]:    243699    244709    245325    246867    245400    246875    248546    249069    249631    250161    243669    244391    243670    244332    243683    244340 
dram[3]:    243698    244702    245331    246917    245430    246938    248497    249009    249627    250145    243669    244392    243670    244332    243685    244387 
dram[4]:    243697    244707    245327    246868    245407    246872    248453    249063    249644    250159    243669    244397    243670    244339    243456    243813 
dram[5]:    243700    244700    245332    246923    245415    246928    248500    248998    249608    250149    243671    244395    243669    244325    242792    243165 
dram[6]:    243696    244702    245329    246882    245430    246849    248451    249076    249607    250144    243669    244401    243671    244335    243682    244346 
dram[7]:    243698    244706    245334    246931    245439    246942    248503    249005    249606    250172    243670    244408    243669    244327    243687    244391 
dram[8]:    243698    244702    245326    246932    245415    245727    248457    249071    249609    250140    243671    244402    243669    244340    243689    244398 
dram[9]:    243704    244705    245336    246855    245418    245730    248492    248987    249610    250156    243669    244402    243670    244326    243677    244358 
dram[10]:    243693    244696    245328    246914    245414    247022    248454    249082    249613    250133    243669    244387    243670    244344    243684    244401 
average row accesses per activate:
dram[0]:  9.151911  8.605609  9.205104  9.196412  8.005226  7.703269  8.760915  8.453360  8.836233  8.438905  8.951041  8.584415 10.107791  9.674157  8.427716  8.413321 
dram[1]:  9.468659  9.125464  7.993289  8.054100  7.696970  7.405043 10.143201  9.396878  9.733934  9.755932  8.268972  8.044860  8.713891  8.464701  8.940109  8.369584 
dram[2]:  9.568703  9.017985  9.764344  9.252427  7.779801  7.591276  9.110271  8.546653  9.215582  8.801223  8.747968  8.489152 10.012685  9.472000  7.809524  7.448807 
dram[3]:  9.415962  9.215993  8.485307  8.538530  7.646867  7.393391 10.203390  9.323009  8.812245  8.661986  8.379276  8.379276  9.125241  8.673993  8.540159  7.841167 
dram[4]:  9.783415  9.311049  9.453373  8.972693  7.831919  7.458367  8.893924  8.723232  9.014614  8.566468  8.940563  8.704569  9.377228  8.876288  7.836437  7.496514 
dram[5]:  8.984447  8.385141  8.450349  8.494746  8.171833  7.726130 10.233413  9.996528  8.325940  8.498032  8.686930  8.505953  9.615229  9.089252  8.415652  7.855519 
dram[6]: 10.071795  9.334600  9.101314  8.950185  7.646179  7.801695  9.160128  8.841352  9.754803  9.353196  8.660606  8.722279  8.404718  8.153169  8.077615  7.791174 
dram[7]:  8.926364  8.522570  8.459459  8.379102  8.338768  7.997394 10.020882  9.951612  7.714805  7.666065  8.704659  8.593933  9.948442  9.842721  8.300588  7.991916 
dram[8]:  9.579513  8.712511  8.942857  9.009285  7.518518  7.493847  9.544751  9.035564  9.490502  8.988359  8.388730  8.568781  8.837787  8.560074  8.130756  7.736307 
dram[9]:  9.042380  8.636520  8.618117  8.308219  8.522388  8.092117  9.448578  9.326134  7.771272  7.742935  8.989764  8.527184 10.067391  9.528807  7.906863  7.855519 
dram[10]:  9.460378  9.208448  8.624000  8.593446  7.600666  7.439739  9.693603  9.460022  9.172786  8.562500  8.499508  8.408561  8.610000  8.509434  8.543690  8.344828 
average row locality = 1622478/187566 = 8.650171
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6565      6564      6523      6523      6240      6240      5733      5733      5833      5833      5827      5827      6383      6383      6577      6577 
dram[1]:      6564      6564      6417      6417      6343      6342      5734      5734      5834      5834      5842      5842      6384      6384      6577      6576 
dram[2]:      6668      6668      6419      6419      6343      6343      5732      5732      5835      5834      5842      5842      6384      6384      6489      6489 
dram[3]:      6668      6667      6418      6418      6343      6342      5733      5733      5836      5836      5823      5823      6384      6384      6489      6489 
dram[4]:      6668      6668      6418      6418      6258      6258      5836      5836      5836      5835      5825      5825      6383      6383      6491      6491 
dram[5]:      6565      6564      6503      6503      6258      6257      5837      5837      5834      5834      5825      5825      6383      6383      6491      6491 
dram[6]:      6565      6565      6504      6504      6238      6238      5838      5838      5833      5833      5825      5825      6279      6279      6595      6595 
dram[7]:      6564      6563      6505      6505      6238      6237      5838      5838      5764      5764      5929      5929      6279      6279      6594      6594 
dram[8]:      6564      6564      6505      6505      6202      6202      5838      5838      5764      5764      5929      5929      6279      6279      6595      6595 
dram[9]:      6668      6667      6506      6506      6203      6203      5836      5836      5764      5764      5929      5929      6279      6279      6491      6491 
dram[10]:      6668      6668      6504      6504      6203      6203      5837      5837      5764      5764      5860      5860      6383      6383      6493      6493 
total reads: 1093278
bank skew: 6668/5732 = 1.16
chip skew: 99429/99351 = 1.00
number of total write accesses:
dram[0]:      3255      3255      3216      3216      2950      2950      2695      2695      2800      2800      2766      2766      3088      3088      3275      3275 
dram[1]:      3255      3255      3111      3111      3055      3055      2695      2695      2800      2800      2766      2766      3088      3088      3275      3275 
dram[2]:      3360      3360      3111      3111      3055      3055      2695      2695      2800      2800      2766      2766      3088      3088      3187      3187 
dram[3]:      3360      3360      3111      3111      3055      3055      2695      2695      2800      2800      2749      2749      3088      3088      3187      3187 
dram[4]:      3360      3360      3111      3111      2968      2968      2800      2800      2800      2800      2749      2749      3088      3088      3187      3187 
dram[5]:      3255      3255      3198      3198      2968      2968      2800      2800      2800      2800      2749      2749      3088      3088      3187      3187 
dram[6]:      3255      3255      3198      3198      2968      2968      2800      2800      2800      2800      2749      2749      2983      2983      3292      3292 
dram[7]:      3255      3255      3198      3198      2968      2968      2800      2800      2730      2730      2854      2854      2983      2983      3292      3292 
dram[8]:      3255      3255      3198      3198      2933      2933      2800      2800      2730      2730      2854      2854      2983      2983      3292      3292 
dram[9]:      3360      3360      3198      3198      2933      2933      2800      2800      2730      2730      2854      2854      2983      2983      3187      3187 
dram[10]:      3360      3360      3198      3198      2933      2933      2800      2800      2730      2730      2784      2784      3088      3088      3187      3187 
total reads: 529200
bank skew: 3360/2695 = 1.25
chip skew: 48160/48090 = 1.00
average mf latency per bank:
dram[0]:       2703      2399      2308      2302      2160      2154      2331      2324      2357      2351      2423      2358      2982      2564      2866      2467
dram[1]:       2702      2401      2284      2276      2192      2188      2329      2326      2357      2350      2446      2354      2981      2563      2865      2467
dram[2]:       2720      2424      2283      2276      2191      2186      2331      2324      2356      2350      2446      2355      2981      2563      2841      2433
dram[3]:       2721      2424      2283      2275      2192      2186      2329      2325      2358      2349      2456      2364      2982      2563      2840      2434
dram[4]:       2719      2423      2282      2277      2180      2173      2359      2354      2357      2351      2455      2364      2982      2564      2841      2432
dram[5]:       2702      2397      2294      2289      2179      2174      2360      2353      2358      2351      2457      2362      2981      2563      2839      2433
dram[6]:       2701      2398      2294      2288      2185      2177      2360      2354      2356      2351      2457      2363      2969      2541      2856      2459
dram[7]:       2677      2397      2294      2287      2182      2178      2360      2353      2338      2330      2482      2392      2968      2541      2857      2458
dram[8]:       2674      2398      2295      2288      2174      2167      2360      2354      2337      2331      2482      2392      2969      2542      2856      2458
dram[9]:       2694      2423      2294      2287      2171      2166      2360      2354      2337      2329      2482      2392      2968      2543      2843      2434
dram[10]:       2695      2422      2294      2288      2173      2166      2359      2353      2338      2330      2466      2372      2981      2564      2842      2436
maximum mf latency per bank:
dram[0]:     242499    240999    240875    240596    240877    240395    239846    240616    239355    239136    242396    240822    243427    241951    242621    241544
dram[1]:     242488    241014    240781    240660    240479    240201    239657    239636    239426    239060    242389    240843    243313    241978    242530    241360
dram[2]:     242500    240852    240870    240607    240606    240330    239741    240666    239298    239195    242391    240905    243302    241826    242477    241000
dram[3]:     242491    241073    240740    240605    240483    240290    239932    239467    239340    238884    242503    241027    243305    241972    242512    241100
dram[4]:     242492    240918    240906    240522    240842    240542    239851    239540    239232    239114    242394    241070    243240    241868    242482    241023
dram[5]:     242507    240751    240718    240623    240448    240272    239986    239650    239338    238983    242505    241010    243268    242085    242511    241267
dram[6]:     242496    240762    240854    240411    240853    240423    239870    239660    239325    239120    242386    241064    243212    241934    242487    241239
dram[7]:     242514    240670    240591    240533    240555    240359    240014    239654    239312    239021    242446    241033    243322    241941    242682    241466
dram[8]:     242492    240824    240729    240343    240616    240218    239897    239654    239303    239560    242430    241073    243245    242066    242494    241209
dram[9]:     242502    240824    240809    240519    240600    240004    239982    239663    239234    239062    242406    241042    243247    242053    242534    241400
dram[10]:     242494    240802    240753    240609    240426    240180    239889    239650    239439    240321    242392    241091    243378    242063    242487    241185
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3396463 n_nop=2772977 n_act=16849 n_pre=16833 n_req=147451 n_rd=397444 n_write=192360 bw_util=0.3473
n_activity=1989277 dram_eff=0.593
bk0: 26260a 3139267i bk1: 26256a 3151019i bk2: 26092a 3141931i bk3: 26092a 3152021i bk4: 24960a 3161550i bk5: 24960a 3162533i bk6: 22932a 3174809i bk7: 22932a 3182779i bk8: 23332a 3173070i bk9: 23332a 3173561i bk10: 23308a 3172161i bk11: 23308a 3183959i bk12: 25532a 3147067i bk13: 25532a 3155516i bk14: 26308a 3131712i bk15: 26308a 3136797i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09607
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7ff578753240 :  mf: uid=22493984, sid23:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (9604424), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3396463 n_nop=2772420 n_act=17074 n_pre=17058 n_req=147478 n_rd=397551 n_write=192360 bw_util=0.3474
n_activity=1993229 dram_eff=0.5919
bk0: 26256a 3139573i bk1: 26256a 3151370i bk2: 25668a 3143527i bk3: 25667a 3152606i bk4: 25372a 3154095i bk5: 25368a 3157751i bk6: 22936a 3175900i bk7: 22936a 3181925i bk8: 23336a 3171284i bk9: 23336a 3178614i bk10: 23368a 3174111i bk11: 23368a 3184640i bk12: 25536a 3146528i bk13: 25536a 3156306i bk14: 26308a 3132600i bk15: 26304a 3137190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0821
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3396463 n_nop=2772445 n_act=16923 n_pre=16907 n_req=147547 n_rd=397692 n_write=192496 bw_util=0.3475
n_activity=1989081 dram_eff=0.5934
bk0: 26672a 3131427i bk1: 26672a 3145355i bk2: 25676a 3143572i bk3: 25676a 3157618i bk4: 25372a 3155320i bk5: 25372a 3158259i bk6: 22928a 3172947i bk7: 22928a 3183379i bk8: 23340a 3171328i bk9: 23336a 3175074i bk10: 23368a 3172067i bk11: 23368a 3180824i bk12: 25536a 3149121i bk13: 25536a 3158240i bk14: 25956a 3132881i bk15: 25956a 3136388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06553
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3396463 n_nop=2772291 n_act=17142 n_pre=17126 n_req=147476 n_rd=397544 n_write=192360 bw_util=0.3474
n_activity=1988185 dram_eff=0.5934
bk0: 26672a 3131503i bk1: 26668a 3143244i bk2: 25672a 3144444i bk3: 25672a 3152264i bk4: 25372a 3153480i bk5: 25368a 3158703i bk6: 22932a 3175039i bk7: 22932a 3181635i bk8: 23344a 3165972i bk9: 23344a 3173450i bk10: 23292a 3175936i bk11: 23292a 3183497i bk12: 25536a 3144505i bk13: 25536a 3148669i bk14: 25956a 3133792i bk15: 25956a 3137595i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08784
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3396463 n_nop=2772137 n_act=17061 n_pre=17045 n_req=147555 n_rd=397716 n_write=192504 bw_util=0.3475
n_activity=1989300 dram_eff=0.5934
bk0: 26672a 3136233i bk1: 26672a 3145599i bk2: 25672a 3146440i bk3: 25672a 3154878i bk4: 25032a 3157295i bk5: 25032a 3160318i bk6: 23344a 3167364i bk7: 23344a 3176668i bk8: 23344a 3170998i bk9: 23340a 3172837i bk10: 23300a 3174931i bk11: 23300a 3183656i bk12: 25532a 3144760i bk13: 25532a 3153316i bk14: 25964a 3134556i bk15: 25964a 3139213i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07245
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3396463 n_nop=2772475 n_act=17042 n_pre=17026 n_req=147480 n_rd=397560 n_write=192360 bw_util=0.3474
n_activity=1994204 dram_eff=0.5916
bk0: 26260a 3137782i bk1: 26256a 3148027i bk2: 26012a 3142821i bk3: 26012a 3144912i bk4: 25032a 3158573i bk5: 25028a 3162037i bk6: 23348a 3170936i bk7: 23348a 3178445i bk8: 23336a 3168627i bk9: 23336a 3173167i bk10: 23300a 3178716i bk11: 23300a 3186512i bk12: 25532a 3146771i bk13: 25532a 3153423i bk14: 25964a 3140377i bk15: 25964a 3143654i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0783
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3396463 n_nop=2772717 n_act=16993 n_pre=16977 n_req=147444 n_rd=397416 n_write=192360 bw_util=0.3473
n_activity=1985170 dram_eff=0.5942
bk0: 26260a 3136265i bk1: 26260a 3148267i bk2: 26016a 3141820i bk3: 26016a 3149966i bk4: 24952a 3156619i bk5: 24952a 3165734i bk6: 23352a 3169981i bk7: 23352a 3178283i bk8: 23332a 3172414i bk9: 23332a 3174417i bk10: 23300a 3172565i bk11: 23300a 3183315i bk12: 25116a 3149285i bk13: 25116a 3158832i bk14: 26380a 3131735i bk15: 26380a 3133213i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08798
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3396463 n_nop=2771995 n_act=17082 n_pre=17066 n_req=147580 n_rd=397680 n_write=192640 bw_util=0.3476
n_activity=1989284 dram_eff=0.5935
bk0: 26256a 3135755i bk1: 26252a 3150587i bk2: 26020a 3140905i bk3: 26020a 3148781i bk4: 24952a 3159455i bk5: 24948a 3161758i bk6: 23352a 3169654i bk7: 23352a 3178261i bk8: 23056a 3169272i bk9: 23056a 3177511i bk10: 23716a 3169071i bk11: 23716a 3178405i bk12: 25116a 3153266i bk13: 25116a 3161093i bk14: 26376a 3134945i bk15: 26376a 3139234i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06968
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3396463 n_nop=2772421 n_act=17145 n_pre=17129 n_req=147442 n_rd=397408 n_write=192360 bw_util=0.3473
n_activity=1989724 dram_eff=0.5928
bk0: 26256a 3139887i bk1: 26256a 3151530i bk2: 26020a 3143232i bk3: 26020a 3152464i bk4: 24808a 3160746i bk5: 24808a 3165247i bk6: 23352a 3168070i bk7: 23352a 3173251i bk8: 23056a 3172124i bk9: 23056a 3179659i bk10: 23716a 3169059i bk11: 23716a 3176129i bk12: 25116a 3148435i bk13: 25116a 3160105i bk14: 26380a 3132019i bk15: 26380a 3137382i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06716
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3396463 n_nop=2772415 n_act=17150 n_pre=17134 n_req=147441 n_rd=397404 n_write=192360 bw_util=0.3473
n_activity=1989252 dram_eff=0.593
bk0: 26672a 3132895i bk1: 26668a 3142058i bk2: 26024a 3141687i bk3: 26024a 3148776i bk4: 24812a 3165114i bk5: 24812a 3165572i bk6: 23344a 3168762i bk7: 23344a 3176811i bk8: 23056a 3170105i bk9: 23056a 3180845i bk10: 23716a 3168161i bk11: 23716a 3176673i bk12: 25116a 3149581i bk13: 25116a 3156851i bk14: 25964a 3133566i bk15: 25964a 3140921i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06869
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3396463 n_nop=2771931 n_act=17106 n_pre=17090 n_req=147584 n_rd=397696 n_write=192640 bw_util=0.3476
n_activity=1990940 dram_eff=0.593
bk0: 26672a 3134316i bk1: 26672a 3143953i bk2: 26016a 3143246i bk3: 26016a 3148449i bk4: 24812a 3161807i bk5: 24812a 3165891i bk6: 23348a 3168834i bk7: 23348a 3175850i bk8: 23056a 3174132i bk9: 23056a 3180889i bk10: 23440a 3173129i bk11: 23440a 3180077i bk12: 25532a 3143106i bk13: 25532a 3151923i bk14: 25972a 3138642i bk15: 25972a 3143064i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07191

========= L2 cache stats =========
L2_cache_bank[0]: Access = 74011, Miss = 49681, Miss_rate = 0.671, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[1]: Access = 73948, Miss = 49680, Miss_rate = 0.672, Pending_hits = 204, Reservation_fails = 0
L2_cache_bank[2]: Access = 73983, Miss = 49695, Miss_rate = 0.672, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[3]: Access = 73990, Miss = 49693, Miss_rate = 0.672, Pending_hits = 191, Reservation_fails = 0
L2_cache_bank[4]: Access = 74025, Miss = 49712, Miss_rate = 0.672, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[5]: Access = 74008, Miss = 49711, Miss_rate = 0.672, Pending_hits = 232, Reservation_fails = 0
L2_cache_bank[6]: Access = 73938, Miss = 49694, Miss_rate = 0.672, Pending_hits = 130, Reservation_fails = 2
L2_cache_bank[7]: Access = 73937, Miss = 49692, Miss_rate = 0.672, Pending_hits = 179, Reservation_fails = 1
L2_cache_bank[8]: Access = 74035, Miss = 49715, Miss_rate = 0.672, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[9]: Access = 74053, Miss = 49714, Miss_rate = 0.671, Pending_hits = 239, Reservation_fails = 0
L2_cache_bank[10]: Access = 74018, Miss = 49696, Miss_rate = 0.671, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[11]: Access = 73983, Miss = 49694, Miss_rate = 0.672, Pending_hits = 243, Reservation_fails = 0
L2_cache_bank[12]: Access = 73948, Miss = 49677, Miss_rate = 0.672, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[13]: Access = 73983, Miss = 49677, Miss_rate = 0.671, Pending_hits = 201, Reservation_fails = 0
L2_cache_bank[14]: Access = 74088, Miss = 49711, Miss_rate = 0.671, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[15]: Access = 74088, Miss = 49709, Miss_rate = 0.671, Pending_hits = 227, Reservation_fails = 1
L2_cache_bank[16]: Access = 74001, Miss = 49676, Miss_rate = 0.671, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[17]: Access = 73966, Miss = 49676, Miss_rate = 0.672, Pending_hits = 224, Reservation_fails = 0
L2_cache_bank[18]: Access = 73965, Miss = 49676, Miss_rate = 0.672, Pending_hits = 123, Reservation_fails = 1
L2_cache_bank[19]: Access = 74000, Miss = 49675, Miss_rate = 0.671, Pending_hits = 180, Reservation_fails = 1
L2_cache_bank[20]: Access = 74088, Miss = 49712, Miss_rate = 0.671, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[21]: Access = 74088, Miss = 49712, Miss_rate = 0.671, Pending_hits = 236, Reservation_fails = 0
L2_total_cache_accesses = 1628144
L2_total_cache_misses = 1093278
L2_total_cache_miss_rate = 0.6715
L2_total_cache_pending_hits = 4099
L2_total_cache_reservation_fails = 6
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 530675
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3705
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 564060
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 529200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1098440
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 529200
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.109

icnt_total_pkts_mem_to_simt=5230064
icnt_total_pkts_simt_to_mem=3744944
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.62813
	minimum = 6
	maximum = 48
Network latency average = 8.4928
	minimum = 6
	maximum = 45
Slowest packet = 3165164
Flit latency average = 
GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
6.986
	minimum = 6
	maximum = 44
Slowest flit = 8876360
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238813
	minimum = 0.018898 (at node 1)
	maximum = 0.0283469 (at node 23)
Accepted packet rate average = 0.0238813
	minimum = 0.018898 (at node 1)
	maximum = 0.0283469 (at node 23)
Injected flit rate average = 0.0658204
	minimum = 0.0435475 (at node 1)
	maximum = 0.087249 (at node 42)
Accepted flit rate average= 0.0658204
	minimum = 0.0605967 (at node 1)
	maximum = 0.0908951 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.16019 (35 samples)
	minimum = 6 (35 samples)
	maximum = 84.4857 (35 samples)
Network latency average = 8.85513 (35 samples)
	minimum = 6 (35 samples)
	maximum = 82.2286 (35 samples)
Flit latency average = 7.52114 (35 samples)
	minimum = 6 (35 samples)
	maximum = 78.6 (35 samples)
Fragmentation average = 0.0460229 (35 samples)
	minimum = 0 (35 samples)
	maximum = 35.2857 (35 samples)
Injected packet rate average = 0.0232013 (35 samples)
	minimum = 0.01836 (35 samples)
	maximum = 0.0275397 (35 samples)
Accepted packet rate average = 0.0232013 (35 samples)
	minimum = 0.01836 (35 samples)
	maximum = 0.0275397 (35 samples)
Injected flit rate average = 0.0639464 (35 samples)
	minimum = 0.042307 (35 samples)
	maximum = 0.0847688 (35 samples)
Accepted flit rate average = 0.0639464 (35 samples)
	minimum = 0.0588724 (35 samples)
	maximum = 0.0883074 (35 samples)
Injected packet size average = 2.75615 (35 samples)
Accepted packet size average = 2.75615 (35 samples)
Hops average = 1 (35 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 36 min, 11 sec (5771 sec)
gpgpu_simulation_rate = 174962 (inst/sec)
gpgpu_simulation_rate = 1664 (cycle/sec)
GPGPU-Sim uArch: Shader 1 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 36: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 36 
gpu_sim_cycle = 39089
gpu_sim_insn = 28848876
gpu_ipc =     738.0305
gpu_tot_sim_cycle = 9865664
gpu_tot_sim_insn = 1038559536
gpu_tot_ipc =     105.2701
gpu_tot_issued_cta = 2304
max_total_param_size = 0
gpu_stall_dramfull = 142673
gpu_stall_icnt2sh    = 22012
partiton_reqs_in_parallel = 859958
partiton_reqs_in_parallel_total    = 40099177
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.1517
partiton_reqs_in_parallel_util = 859958
partiton_reqs_in_parallel_util_total    = 40099177
gpu_sim_cycle_parition_util = 39089
gpu_tot_sim_cycle_parition_util    = 1828682
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9294
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1628144
L2_BW  =     112.7641 GB/Sec
L2_BW_total  =      16.0891 GB/Sec
gpu_total_sim_rate=176836

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20852208
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 64512
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0253
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 62880
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20847976
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 64512
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20852208
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
173799, 167046, 167312, 173385, 173837, 167052, 167330, 173390, 48376, 46411, 46577, 30106, 
gpgpu_n_tot_thrd_icount = 1199499264
gpgpu_n_tot_w_icount = 37484352
gpgpu_n_stall_shd_mem = 292413
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1129824
gpgpu_n_mem_write_global = 544320
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 27583488
gpgpu_n_store_insn = 17146080
gpgpu_n_shmem_insn = 113590368
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2064384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1157
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 289812
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1086968	W0_Idle:12998921	W0_Scoreboard:54323210	W1:2177280	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:14694480	W32:20612592
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9038592 {8:1129824,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 74027520 {136:544320,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 127528704 {40:272160,136:857664,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4354560 {8:544320,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1904 
maxdqlatency = 0 
maxmflatency = 243427 
averagemflatency = 2378 
max_icnt2mem_latency = 242208 
max_icnt2sh_latency = 9865663 
mrq_lat_table:716098 	114964 	80633 	176199 	219575 	177471 	113436 	54093 	11463 	4637 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1106346 	551322 	872 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	58 	1582511 	75979 	468 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	949996 	176934 	2920 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	241920 	90720 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2727 	66 	0 	0 	0 	0 	0 	0 	0 	0 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    243698    244705    245324    246865    245421    246863    248521    248600    249615    250165    243671    244404    243669    244330    243680    244335 
dram[1]:    243696    244697    245329    246919    245408    246926    248468    248555    249606    250131    243669    244389    243671    244337    243683    244385 
dram[2]:    243699    244709    245325    246867    245400    246875    248546    249069    249631    250161    243669    244391    243670    244332    243683    244340 
dram[3]:    243698    244702    245331    246917    245430    246938    248497    249009    249627    250145    243669    244392    243670    244332    243685    244387 
dram[4]:    243697    244707    245327    246868    245407    246872    248453    249063    249644    250159    243669    244397    243670    244339    243456    243813 
dram[5]:    243700    244700    245332    246923    245415    246928    248500    248998    249608    250149    243671    244395    243669    244325    242792    243165 
dram[6]:    243696    244702    245329    246882    245430    246849    248451    249076    249607    250144    243669    244401    243671    244335    243682    244346 
dram[7]:    243698    244706    245334    246931    245439    246942    248503    249005    249606    250172    243670    244408    243669    244327    243687    244391 
dram[8]:    243698    244702    245326    246932    245415    245727    248457    249071    249609    250140    243671    244402    243669    244340    243689    244398 
dram[9]:    243704    244705    245336    246855    245418    245730    248492    248987    249610    250156    243669    244402    243670    244326    243677    244358 
dram[10]:    243693    244696    245328    246914    245414    247022    248454    249082    249613    250133    243669    244387    243670    244344    243684    244401 
average row accesses per activate:
dram[0]:  8.947742  8.452720  9.115455  9.090662  7.904006  7.593424  8.593254  8.288995  8.734513  8.325211  8.836164  8.456023  9.966188  9.536275  8.255909  8.242474 
dram[1]:  9.224657  8.923145  7.885852  7.943320  7.594510  7.285177  9.946039  9.265241  9.583603  9.604324  8.128440  7.903657  8.548330  8.314530  8.839441  8.268572 
dram[2]:  9.361161  8.847342  9.657480  9.170094  7.612422  7.448462  8.956567  8.408738  8.983822  8.534101  8.627069  8.398105  9.836198  9.309091  7.707204  7.343174 
dram[3]:  9.235452  9.016608  8.279325  8.428694  7.500387  7.252434 10.025463  9.175847  8.677734  8.519655  8.291353  8.291353  8.965899  8.540825  8.439356  7.725155 
dram[4]:  9.596279  9.186109  9.343809  8.886775  7.640675  7.317167  8.762093  8.584139  8.850597  8.397921  8.841683  8.600389  9.167767  8.731598  7.720714  7.399257 
dram[5]:  8.807323  8.259199  8.296512  8.408249  8.034657  7.627608 10.064626  9.776432  8.203139  8.349624  8.566990  8.411820  9.462062  8.948483  8.293333  7.762870 
dram[6]:  9.933137  9.133816  8.967684  8.856383  7.479495  7.623794  8.994934  8.678397  9.644951  9.262774  8.509161  8.566990  8.235497  8.000000  7.955399  7.661643 
dram[7]:  8.737889  8.360928  8.277548  8.229818  8.204152  7.895920  9.842572  9.734649  7.646544  7.600000  8.641491  8.535411  9.786008  9.706122  8.139312  7.862336 
dram[8]:  9.413794  8.596596  8.787159  8.865129  7.404406  7.335152  9.374868  8.895792  9.448648  8.909276  8.232241  8.400558  8.655141  8.380617  8.005512  7.598655 
dram[9]:  8.839760  8.447993  8.496598  8.150082  8.448833  7.956044  9.245833  9.150516  7.701322  7.660824  8.879175  8.408372  9.939394  9.408506  7.726708  7.702786 
dram[10]:  9.260324  9.025372  8.458933  8.416175  7.446203  7.296124  9.534908  9.275862  9.105208  8.486408  8.345216  8.244671  8.495196  8.385345  8.414201  8.212872 
average row locality = 1669102/196152 = 8.509228
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6754      6753      6715      6715      6427      6427      5890      5890      6003      6003      6001      6001      6559      6559      6764      6764 
dram[1]:      6753      6753      6606      6606      6533      6532      5891      5891      6004      6004      6016      6016      6560      6560      6764      6763 
dram[2]:      6860      6860      6608      6608      6533      6533      5889      5889      6005      6004      6016      6016      6560      6560      6674      6674 
dram[3]:      6860      6859      6607      6607      6533      6532      5890      5890      6006      6006      5996      5996      6560      6560      6674      6674 
dram[4]:      6860      6860      6607      6607      6445      6445      5996      5996      6006      6005      5998      5998      6559      6559      6676      6676 
dram[5]:      6754      6753      6695      6695      6445      6444      5997      5997      6004      6004      5998      5998      6559      6559      6676      6676 
dram[6]:      6754      6754      6696      6696      6424      6424      5998      5998      6003      6003      5998      5998      6452      6452      6783      6783 
dram[7]:      6753      6752      6697      6697      6424      6423      5998      5998      5932      5932      6105      6105      6452      6452      6782      6782 
dram[8]:      6753      6753      6697      6697      6387      6387      5998      5998      5932      5932      6105      6105      6452      6452      6783      6783 
dram[9]:      6860      6859      6698      6698      6388      6388      5996      5996      5933      5933      6105      6105      6452      6452      6676      6676 
dram[10]:      6860      6860      6696      6696      6388      6388      5997      5997      5933      5933      6034      6034      6559      6559      6678      6678 
total reads: 1124782
bank skew: 6860/5889 = 1.16
chip skew: 102293/102214 = 1.00
number of total write accesses:
dram[0]:      3348      3348      3312      3312      3042      3042      2772      2772      2880      2880      2844      2844      3168      3168      3366      3366 
dram[1]:      3348      3348      3204      3204      3150      3150      2772      2772      2880      2880      2844      2844      3168      3168      3366      3366 
dram[2]:      3456      3456      3204      3204      3150      3150      2772      2772      2880      2880      2844      2844      3168      3168      3276      3276 
dram[3]:      3456      3456      3204      3204      3150      3150      2772      2772      2880      2880      2826      2826      3168      3168      3276      3276 
dram[4]:      3456      3456      3204      3204      3060      3060      2880      2880      2880      2880      2826      2826      3168      3168      3276      3276 
dram[5]:      3348      3348      3294      3294      3060      3060      2880      2880      2880      2880      2826      2826      3168      3168      3276      3276 
dram[6]:      3348      3348      3294      3294      3060      3060      2880      2880      2880      2880      2826      2826      3060      3060      3384      3384 
dram[7]:      3348      3348      3294      3294      3060      3060      2880      2880      2808      2808      2934      2934      3060      3060      3384      3384 
dram[8]:      3348      3348      3294      3294      3024      3024      2880      2880      2808      2808      2934      2934      3060      3060      3384      3384 
dram[9]:      3456      3456      3294      3294      3024      3024      2880      2880      2808      2808      2934      2934      3060      3060      3276      3276 
dram[10]:      3456      3456      3294      3294      3024      3024      2880      2880      2808      2808      2862      2862      3168      3168      3276      3276 
total reads: 544320
bank skew: 3456/2772 = 1.25
chip skew: 49536/49464 = 1.00
average mf latency per bank:
dram[0]:       2634      2339      2248      2242      2103      2097      2274      2267      2297      2291      2360      2297      2910      2503      2794      2405
dram[1]:       2633      2340      2225      2217      2133      2129      2273      2269      2297      2290      2383      2294      2909      2502      2793      2405
dram[2]:       2650      2362      2223      2217      2133      2128      2274      2267      2296      2290      2382      2294      2909      2502      2769      2372
dram[3]:       2651      2363      2224      2216      2134      2128      2272      2268      2298      2289      2393      2303      2910      2502      2768      2373
dram[4]:       2649      2361      2223      2217      2122      2115      2302      2296      2297      2291      2392      2303      2909      2503      2769      2371
dram[5]:       2633      2336      2235      2229      2121      2116      2302      2296      2298      2291      2393      2302      2909      2501      2767      2372
dram[6]:       2632      2337      2235      2228      2127      2120      2302      2296      2296      2291      2393      2303      2897      2480      2784      2397
dram[7]:       2608      2337      2234      2228      2124      2121      2302      2296      2278      2271      2418      2331      2896      2481      2784      2397
dram[8]:       2606      2337      2235      2228      2116      2109      2302      2296      2277      2271      2418      2330      2897      2481      2783      2396
dram[9]:       2625      2362      2234      2228      2113      2108      2302      2297      2277      2269      2418      2330      2897      2483      2771      2373
dram[10]:       2626      2360      2234      2228      2116      2108      2301      2295      2278      2270      2402      2312      2909      2503      2770      2375
maximum mf latency per bank:
dram[0]:     242499    240999    240875    240596    240877    240395    239846    240616    239355    239136    242396    240822    243427    241951    242621    241544
dram[1]:     242488    241014    240781    240660    240479    240201    239657    239636    239426    239060    242389    240843    243313    241978    242530    241360
dram[2]:     242500    240852    240870    240607    240606    240330    239741    240666    239298    239195    242391    240905    243302    241826    242477    241000
dram[3]:     242491    241073    240740    240605    240483    240290    239932    239467    239340    238884    242503    241027    243305    241972    242512    241100
dram[4]:     242492    240918    240906    240522    240842    240542    239851    239540    239232    239114    242394    241070    243240    241868    242482    241023
dram[5]:     242507    240751    240718    240623    240448    240272    239986    239650    239338    238983    242505    241010    243268    242085    242511    241267
dram[6]:     242496    240762    240854    240411    240853    240423    239870    239660    239325    239120    242386    241064    243212    241934    242487    241239
dram[7]:     242514    240670    240591    240533    240555    240359    240014    239654    239312    239021    242446    241033    243322    241941    242682    241466
dram[8]:     242492    240824    240729    240343    240616    240218    239897    239654    239303    239560    242430    241073    243245    242066    242494    241209
dram[9]:     242502    240824    240809    240519    240600    240004    239982    239663    239234    239062    242406    241042    243247    242053    242534    241400
dram[10]:     242494    240802    240753    240609    240426    240180    239889    239650    239439    240321    242392    241091    243378    242063    242487    241185
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3469044 n_nop=2827086 n_act=17609 n_pre=17593 n_req=151689 n_rd=408900 n_write=197856 bw_util=0.3498
n_activity=2048792 dram_eff=0.5923
bk0: 27016a 3204914i bk1: 27012a 3216822i bk2: 26860a 3207328i bk3: 26860a 3217784i bk4: 25708a 3226994i bk5: 25708a 3228464i bk6: 23560a 3241331i bk7: 23560a 3249299i bk8: 24012a 3239701i bk9: 24012a 3240192i bk10: 24004a 3238359i bk11: 24004a 3250490i bk12: 26236a 3212919i bk13: 26236a 3222113i bk14: 27056a 3197005i bk15: 27056a 3202172i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.1023
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3469044 n_nop=2826480 n_act=17858 n_pre=17842 n_req=151716 n_rd=409008 n_write=197856 bw_util=0.3499
n_activity=2053012 dram_eff=0.5912
bk0: 27012a 3205039i bk1: 27012a 3216935i bk2: 26424a 3208979i bk3: 26424a 3218175i bk4: 26132a 3219414i bk5: 26128a 3223354i bk6: 23564a 3242075i bk7: 23564a 3248569i bk8: 24016a 3237553i bk9: 24016a 3245229i bk10: 24064a 3240732i bk11: 24064a 3251215i bk12: 26240a 3212530i bk13: 26240a 3222721i bk14: 27056a 3198010i bk15: 27052a 3202526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08952
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3469044 n_nop=2826474 n_act=17715 n_pre=17699 n_req=151789 n_rd=409156 n_write=198000 bw_util=0.35
n_activity=2048397 dram_eff=0.5928
bk0: 27440a 3196880i bk1: 27440a 3211137i bk2: 26432a 3209110i bk3: 26432a 3223543i bk4: 26132a 3220243i bk5: 26132a 3223553i bk6: 23556a 3239349i bk7: 23556a 3250169i bk8: 24020a 3237113i bk9: 24016a 3240920i bk10: 24064a 3237866i bk11: 24064a 3247517i bk12: 26240a 3215417i bk13: 26240a 3224678i bk14: 26696a 3198360i bk15: 26696a 3201523i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07373
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3469044 n_nop=2826344 n_act=17930 n_pre=17914 n_req=151714 n_rd=409000 n_write=197856 bw_util=0.3499
n_activity=2047956 dram_eff=0.5926
bk0: 27440a 3196935i bk1: 27436a 3208783i bk2: 26428a 3209596i bk3: 26428a 3217800i bk4: 26132a 3219072i bk5: 26128a 3223924i bk6: 23560a 3241468i bk7: 23560a 3248419i bk8: 24024a 3232274i bk9: 24024a 3239984i bk10: 23984a 3242138i bk11: 23984a 3249949i bk12: 26240a 3210376i bk13: 26240a 3214871i bk14: 26696a 3198788i bk15: 26696a 3203090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09512
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7ff56aa98350 :  mf: uid=23136628, sid03:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (9865663), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3469044 n_nop=2826216 n_act=17837 n_pre=17821 n_req=151793 n_rd=409170 n_write=198000 bw_util=0.3501
n_activity=2048577 dram_eff=0.5928
bk0: 27440a 3201695i bk1: 27440a 3211096i bk2: 26428a 3211580i bk3: 26428a 3220662i bk4: 25780a 3222487i bk5: 25778a 3225512i bk6: 23984a 3234032i bk7: 23984a 3243083i bk8: 24024a 3237110i bk9: 24020a 3238798i bk10: 23992a 3241132i bk11: 23992a 3250407i bk12: 26236a 3211021i bk13: 26236a 3219796i bk14: 26704a 3199751i bk15: 26704a 3204910i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0794
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3469044 n_nop=2826580 n_act=17804 n_pre=17788 n_req=151718 n_rd=409016 n_write=197856 bw_util=0.3499
n_activity=2053544 dram_eff=0.591
bk0: 27016a 3203107i bk1: 27012a 3213355i bk2: 26780a 3208159i bk3: 26780a 3210484i bk4: 25780a 3224024i bk5: 25776a 3228014i bk6: 23988a 3237192i bk7: 23988a 3245017i bk8: 24016a 3234923i bk9: 24016a 3239551i bk10: 23992a 3245447i bk11: 23992a 3253231i bk12: 26236a 3212493i bk13: 26236a 3219516i bk14: 26704a 3205902i bk15: 26704a 3209394i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08641
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3469044 n_nop=2826774 n_act=17783 n_pre=17767 n_req=151680 n_rd=408864 n_write=197856 bw_util=0.3498
n_activity=2044115 dram_eff=0.5936
bk0: 27016a 3201705i bk1: 27016a 3213503i bk2: 26784a 3206983i bk3: 26784a 3215638i bk4: 25696a 3222073i bk5: 25696a 3231305i bk6: 23992a 3236541i bk7: 23992a 3244709i bk8: 24012a 3238871i bk9: 24012a 3240796i bk10: 23992a 3238808i bk11: 23992a 3249861i bk12: 25808a 3215551i bk13: 25808a 3225002i bk14: 27132a 3196816i bk15: 27132a 3198168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09397
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3469044 n_nop=2826084 n_act=17848 n_pre=17832 n_req=151820 n_rd=409136 n_write=198144 bw_util=0.3501
n_activity=2048790 dram_eff=0.5928
bk0: 27012a 3201381i bk1: 27008a 3215884i bk2: 26788a 3205882i bk3: 26788a 3214090i bk4: 25696a 3225028i bk5: 25692a 3227772i bk6: 23992a 3235539i bk7: 23992a 3244802i bk8: 23728a 3235695i bk9: 23728a 3243977i bk10: 24420a 3235575i bk11: 24420a 3244866i bk12: 25808a 3219551i bk13: 25808a 3227675i bk14: 27128a 3200253i bk15: 27128a 3204565i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07836
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3469044 n_nop=2826482 n_act=17933 n_pre=17917 n_req=151678 n_rd=408856 n_write=197856 bw_util=0.3498
n_activity=2048856 dram_eff=0.5922
bk0: 27012a 3205380i bk1: 27012a 3217157i bk2: 26788a 3208504i bk3: 26788a 3218159i bk4: 25548a 3226653i bk5: 25548a 3230784i bk6: 23992a 3234177i bk7: 23992a 3239504i bk8: 23728a 3238463i bk9: 23728a 3245986i bk10: 24420a 3235290i bk11: 24420a 3242373i bk12: 25808a 3214425i bk13: 25808a 3226476i bk14: 27132a 3197164i bk15: 27132a 3202486i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07613
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3469044 n_nop=2826476 n_act=17934 n_pre=17918 n_req=151679 n_rd=408860 n_write=197856 bw_util=0.3498
n_activity=2048447 dram_eff=0.5924
bk0: 27440a 3197936i bk1: 27436a 3207212i bk2: 26792a 3206796i bk3: 26792a 3213956i bk4: 25552a 3230612i bk5: 25552a 3231557i bk6: 23984a 3234973i bk7: 23984a 3243196i bk8: 23732a 3236457i bk9: 23732a 3247440i bk10: 24420a 3234330i bk11: 24420a 3242927i bk12: 25808a 3215981i bk13: 25808a 3223152i bk14: 26704a 3199022i bk15: 26704a 3206490i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07679
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3469044 n_nop=2825952 n_act=17902 n_pre=17886 n_req=151826 n_rd=409160 n_write=198144 bw_util=0.3501
n_activity=2050182 dram_eff=0.5924
bk0: 27440a 3199445i bk1: 27440a 3209824i bk2: 26784a 3208592i bk3: 26784a 3213511i bk4: 25552a 3227568i bk5: 25552a 3231368i bk6: 23988a 3235017i bk7: 23988a 3242401i bk8: 23732a 3240520i bk9: 23732a 3247406i bk10: 24136a 3239313i bk11: 24136a 3246240i bk12: 26236a 3209213i bk13: 26236a 3218414i bk14: 26712a 3204233i bk15: 26712a 3208681i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07853

========= L2 cache stats =========
L2_cache_bank[0]: Access = 76124, Miss = 51113, Miss_rate = 0.671, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[1]: Access = 76060, Miss = 51112, Miss_rate = 0.672, Pending_hits = 208, Reservation_fails = 0
L2_cache_bank[2]: Access = 76096, Miss = 51127, Miss_rate = 0.672, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[3]: Access = 76104, Miss = 51125, Miss_rate = 0.672, Pending_hits = 199, Reservation_fails = 0
L2_cache_bank[4]: Access = 76140, Miss = 51145, Miss_rate = 0.672, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[5]: Access = 76122, Miss = 51144, Miss_rate = 0.672, Pending_hits = 236, Reservation_fails = 0
L2_cache_bank[6]: Access = 76050, Miss = 51126, Miss_rate = 0.672, Pending_hits = 134, Reservation_fails = 2
L2_cache_bank[7]: Access = 76050, Miss = 51124, Miss_rate = 0.672, Pending_hits = 184, Reservation_fails = 1
L2_cache_bank[8]: Access = 76150, Miss = 51147, Miss_rate = 0.672, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[9]: Access = 76168, Miss = 51146, Miss_rate = 0.671, Pending_hits = 245, Reservation_fails = 0
L2_cache_bank[10]: Access = 76132, Miss = 51128, Miss_rate = 0.672, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[11]: Access = 76096, Miss = 51126, Miss_rate = 0.672, Pending_hits = 249, Reservation_fails = 0
L2_cache_bank[12]: Access = 76060, Miss = 51108, Miss_rate = 0.672, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[13]: Access = 76096, Miss = 51108, Miss_rate = 0.672, Pending_hits = 206, Reservation_fails = 0
L2_cache_bank[14]: Access = 76204, Miss = 51143, Miss_rate = 0.671, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[15]: Access = 76204, Miss = 51141, Miss_rate = 0.671, Pending_hits = 235, Reservation_fails = 1
L2_cache_bank[16]: Access = 76114, Miss = 51107, Miss_rate = 0.671, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[17]: Access = 76078, Miss = 51107, Miss_rate = 0.672, Pending_hits = 230, Reservation_fails = 0
L2_cache_bank[18]: Access = 76078, Miss = 51108, Miss_rate = 0.672, Pending_hits = 127, Reservation_fails = 1
L2_cache_bank[19]: Access = 76114, Miss = 51107, Miss_rate = 0.671, Pending_hits = 186, Reservation_fails = 1
L2_cache_bank[20]: Access = 76204, Miss = 51145, Miss_rate = 0.671, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[21]: Access = 76204, Miss = 51145, Miss_rate = 0.671, Pending_hits = 243, Reservation_fails = 0
L2_total_cache_accesses = 1674648
L2_total_cache_misses = 1124782
L2_total_cache_miss_rate = 0.6717
L2_total_cache_pending_hits = 4219
L2_total_cache_reservation_fails = 6
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 545555
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3825
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 580444
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 544320
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1129824
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 544320
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.109

icnt_total_pkts_mem_to_simt=5379424
icnt_total_pkts_simt_to_mem=3851928
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.51401
	minimum = 6
	maximum = 46
Network latency average = 8.39278
	minimum = 6
	maximum = 38
Slowest packet = 3257297
Flit latency average = 6.85262
	minimum = 6
	maximum = 34
Slowest flit = 9108538
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237945
	minimum = 0.0188293 (at node 0)
	maximum = 0.028244 (at node 3)
Accepted packet rate average = 0.0237945
	minimum = 0.0188293 (at node 0)
	maximum = 0.028244 (at node 3)
Injected flit rate average = 0.0655813
	minimum = 0.0433893 (at node 0)
	maximum = 0.0869321 (at node 42)
Accepted flit rate average= 0.0655813
	minimum = 0.0603766 (at node 0)
	maximum = 0.0905649 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.14224 (36 samples)
	minimum = 6 (36 samples)
	maximum = 83.4167 (36 samples)
Network latency average = 8.84228 (36 samples)
	minimum = 6 (36 samples)
	maximum = 81 (36 samples)
Flit latency average = 7.50257 (36 samples)
	minimum = 6 (36 samples)
	maximum = 77.3611 (36 samples)
Fragmentation average = 0.0447445 (36 samples)
	minimum = 0 (36 samples)
	maximum = 34.3056 (36 samples)
Injected packet rate average = 0.0232178 (36 samples)
	minimum = 0.018373 (36 samples)
	maximum = 0.0275592 (36 samples)
Accepted packet rate average = 0.0232178 (36 samples)
	minimum = 0.018373 (36 samples)
	maximum = 0.0275592 (36 samples)
Injected flit rate average = 0.0639918 (36 samples)
	minimum = 0.0423371 (36 samples)
	maximum = 0.0848289 (36 samples)
Accepted flit rate average = 0.0639918 (36 samples)
	minimum = 0.0589142 (36 samples)
	maximum = 0.0883701 (36 samples)
Injected packet size average = 2.75615 (36 samples)
Accepted packet size average = 2.75615 (36 samples)
Hops average = 1 (36 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 37 min, 53 sec (5873 sec)
gpgpu_simulation_rate = 176836 (inst/sec)
gpgpu_simulation_rate = 1679 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 37: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 37 
gpu_sim_cycle = 38807
gpu_sim_insn = 28848876
gpu_ipc =     743.3936
gpu_tot_sim_cycle = 10126621
gpu_tot_sim_insn = 1067408412
gpu_tot_ipc =     105.4062
gpu_tot_issued_cta = 2368
max_total_param_size = 0
gpu_stall_dramfull = 142673
gpu_stall_icnt2sh    = 22288
partiton_reqs_in_parallel = 853754
partiton_reqs_in_parallel_total    = 40959135
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.1290
partiton_reqs_in_parallel_util = 853754
partiton_reqs_in_parallel_util_total    = 40959135
gpu_sim_cycle_parition_util = 38807
gpu_tot_sim_cycle_parition_util    = 1867771
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9309
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1674648
L2_BW  =     113.5835 GB/Sec
L2_BW_total  =      16.1098 GB/Sec
gpu_total_sim_rate=178675

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 21431436
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 66304
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0246
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 64672
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21427204
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 66304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 21431436
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
178626, 171691, 171959, 178203, 178664, 171696, 171977, 178203, 48376, 46411, 46577, 30106, 
gpgpu_n_tot_thrd_icount = 1232818688
gpgpu_n_tot_w_icount = 38525584
gpgpu_n_stall_shd_mem = 292455
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1161208
gpgpu_n_mem_write_global = 559440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 28349696
gpgpu_n_store_insn = 17622360
gpgpu_n_shmem_insn = 116745656
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2121728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1199
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 289812
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1116811	W0_Idle:13013898	W0_Scoreboard:55447985	W1:2237760	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:15102660	W32:21185164
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9289664 {8:1161208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 76083840 {136:559440,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 131071168 {40:279720,136:881488,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4475520 {8:559440,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1904 
maxdqlatency = 0 
maxmflatency = 243427 
averagemflatency = 2319 
max_icnt2mem_latency = 242208 
max_icnt2sh_latency = 10126620 
mrq_lat_table:737845 	119028 	83199 	180739 	225001 	181764 	116344 	55091 	11545 	4637 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1139414 	564733 	897 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	62 	1626797 	78184 	477 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	976262 	181971 	3001 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	241920 	105840 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2803 	67 	0 	0 	0 	0 	0 	0 	0 	0 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    243698    244705    245324    246865    245421    246863    248521    248600    249615    250165    243671    244404    243669    244330    243680    244335 
dram[1]:    243696    244697    245329    246919    245408    246926    248468    248555    249606    250131    243669    244389    243671    244337    243683    244385 
dram[2]:    243699    244709    245325    246867    245400    246875    248546    249069    249631    250161    243669    244391    243670    244332    243683    244340 
dram[3]:    243698    244702    245331    246917    245430    246938    248497    249009    249627    250145    243669    244392    243670    244332    243685    244387 
dram[4]:    243697    244707    245327    246868    245407    246872    248453    249063    249644    250159    243669    244397    243670    244339    243456    243813 
dram[5]:    243700    244700    245332    246923    245415    246928    248500    248998    249608    250149    243671    244395    243669    244325    242792    243165 
dram[6]:    243696    244702    245329    246882    245430    246849    248451    249076    249607    250144    243669    244401    243671    244335    243682    244346 
dram[7]:    243698    244706    245334    246931    245439    246942    248503    249005    249606    250172    243670    244408    243669    244327    243687    244391 
dram[8]:    243698    244702    245326    246932    245415    245727    248457    249071    249609    250140    243671    244402    243669    244340    243689    244398 
dram[9]:    243704    244705    245336    246855    245418    245730    248492    248987    249610    250156    243669    244402    243670    244326    243677    244358 
dram[10]:    243693    244696    245328    246914    245414    247022    248454    249082    249613    250133    243669    244387    243670    244344    243684    244401 
average row accesses per activate:
dram[0]:  9.100789  8.602320  9.245063  9.220233  8.038876  7.725755  8.745830  8.439394  8.880350  8.468460  8.970385  8.588847 10.136640  9.704457  8.381335  8.381335 
dram[1]:  9.379404  9.076049  8.009539  8.067254  7.728616  7.416418 10.105442  9.421776  9.712766  9.733476  8.260435  8.034422  8.709565  8.473773  8.950171  8.380531 
dram[2]:  9.518851  9.001698  9.784466  9.297048  7.746687  7.581236  9.111452  8.560039  9.131000  8.678707  8.761309  8.531397 10.005994  9.475875  7.828615  7.474069 
dram[3]:  9.392383  9.172145  8.404504  8.554329  7.633641  7.383358 10.185143  9.331937  8.806171  8.647727  8.424721  8.424721  9.113740  8.686904  8.562343  7.834610 
dram[4]:  9.755290  9.342731  9.470864  9.013417  7.774502  7.448092  8.917969  8.738756  8.979351  8.525677  8.977228  8.735067  9.333644  8.894316  7.854183  7.519471 
dram[5]:  8.959448  8.407288  8.422824  8.534942  8.171692  7.761336 10.227324  9.937976  8.330292  8.477252  8.701535  8.545712  9.611324  9.096276  8.416119  7.872308 
dram[6]: 10.091351  9.288014  9.095745  8.984239  7.612197  7.757769  9.152305  8.833655  9.774090  9.391975  8.643470  8.701535  8.392459  8.154871  8.092105  7.784810 
dram[7]:  8.889555  8.509836  8.403768  8.355864  8.342759  8.032178 10.004381  9.895991  7.769896  7.723130  8.778828  8.672269  9.933063  9.853119  8.264031  7.974066 
dram[8]:  9.569585  8.747262  8.914857  8.992989  7.535882  7.465997  9.534447  9.052527  9.575693  9.018072  8.367568  8.536765  8.815481  8.538796  8.142524  7.721566 
dram[9]:  8.994062  8.599351  8.623529  8.275806  8.588445  8.092127  9.404737  9.308868  7.824042  7.783362  9.017476  8.544619 10.086509  9.555122  7.836141  7.836141 
dram[10]:  9.417407  9.180952  8.585774  8.542881  7.578039  7.426595  9.695329  9.434917  9.231243  8.595215  8.479591  8.378551  8.656007  8.530664  8.537114  8.335505 
average row locality = 1715726/198388 = 8.648335
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6943      6942      6899      6899      6600      6600      6063      6063      6169      6169      6163      6163      6751      6751      6956      6956 
dram[1]:      6942      6942      6787      6787      6709      6708      6064      6064      6170      6170      6179      6179      6752      6752      6956      6955 
dram[2]:      7052      7052      6789      6789      6709      6709      6062      6062      6171      6170      6179      6179      6752      6752      6863      6863 
dram[3]:      7052      7051      6788      6788      6709      6708      6063      6063      6172      6172      6159      6159      6752      6752      6863      6863 
dram[4]:      7052      7052      6788      6788      6619      6619      6172      6172      6172      6171      6161      6161      6751      6751      6865      6865 
dram[5]:      6943      6942      6878      6878      6619      6618      6173      6173      6170      6170      6161      6161      6751      6751      6865      6865 
dram[6]:      6943      6943      6879      6879      6598      6598      6174      6174      6169      6169      6161      6161      6641      6641      6975      6975 
dram[7]:      6942      6941      6880      6880      6598      6597      6174      6174      6096      6096      6271      6271      6641      6641      6974      6974 
dram[8]:      6942      6942      6880      6880      6560      6560      6174      6174      6096      6096      6271      6271      6641      6641      6975      6975 
dram[9]:      7052      7051      6881      6881      6561      6561      6172      6172      6096      6096      6271      6271      6641      6641      6865      6865 
dram[10]:      7052      7052      6879      6879      6561      6561      6173      6173      6096      6096      6198      6198      6751      6751      6867      6867 
total reads: 1156286
bank skew: 7052/6062 = 1.16
chip skew: 105159/105077 = 1.00
number of total write accesses:
dram[0]:      3441      3441      3400      3400      3119      3119      2849      2849      2960      2960      2924      2924      3264      3264      3462      3462 
dram[1]:      3441      3441      3289      3289      3230      3230      2849      2849      2960      2960      2924      2924      3264      3264      3462      3462 
dram[2]:      3552      3552      3289      3289      3230      3230      2849      2849      2960      2960      2924      2924      3264      3264      3369      3369 
dram[3]:      3552      3552      3289      3289      3230      3230      2849      2849      2960      2960      2906      2906      3264      3264      3369      3369 
dram[4]:      3552      3552      3289      3289      3138      3138      2960      2960      2960      2960      2906      2906      3264      3264      3369      3369 
dram[5]:      3441      3441      3381      3381      3138      3138      2960      2960      2960      2960      2906      2906      3264      3264      3369      3369 
dram[6]:      3441      3441      3381      3381      3138      3138      2960      2960      2960      2960      2906      2906      3153      3153      3480      3480 
dram[7]:      3441      3441      3381      3381      3138      3138      2960      2960      2886      2886      3017      3017      3153      3153      3480      3480 
dram[8]:      3441      3441      3381      3381      3101      3101      2960      2960      2886      2886      3017      3017      3153      3153      3480      3480 
dram[9]:      3552      3552      3381      3381      3101      3101      2960      2960      2886      2886      3017      3017      3153      3153      3369      3369 
dram[10]:      3552      3552      3381      3381      3101      3101      2960      2960      2886      2886      2943      2943      3264      3264      3369      3369 
total reads: 559440
bank skew: 3552/2849 = 1.25
chip skew: 50912/50838 = 1.00
average mf latency per bank:
dram[0]:       2569      2281      2195      2189      2054      2049      2217      2209      2241      2235      2303      2241      2833      2437      2723      2345
dram[1]:       2568      2283      2172      2164      2084      2080      2215      2211      2241      2235      2325      2238      2831      2436      2722      2345
dram[2]:       2584      2304      2171      2165      2084      2079      2217      2209      2240      2234      2325      2239      2832      2436      2699      2313
dram[3]:       2585      2304      2171      2163      2084      2079      2214      2211      2242      2233      2335      2247      2832      2436      2698      2313
dram[4]:       2583      2303      2170      2165      2073      2066      2243      2238      2241      2235      2334      2247      2832      2437      2699      2312
dram[5]:       2567      2279      2182      2176      2072      2067      2244      2237      2242      2235      2335      2246      2832      2435      2697      2312
dram[6]:       2566      2279      2182      2176      2078      2071      2243      2238      2240      2235      2335      2247      2820      2415      2713      2337
dram[7]:       2544      2279      2182      2175      2075      2072      2244      2237      2223      2215      2359      2274      2819      2415      2714      2336
dram[8]:       2541      2280      2182      2175      2067      2061      2244      2238      2222      2216      2359      2274      2820      2415      2713      2336
dram[9]:       2560      2303      2182      2175      2064      2060      2244      2238      2222      2214      2359      2274      2819      2417      2701      2314
dram[10]:       2561      2302      2181      2176      2067      2060      2243      2237      2223      2215      2344      2255      2831      2437      2700      2316
maximum mf latency per bank:
dram[0]:     242499    240999    240875    240596    240877    240395    239846    240616    239355    239136    242396    240822    243427    241951    242621    241544
dram[1]:     242488    241014    240781    240660    240479    240201    239657    239636    239426    239060    242389    240843    243313    241978    242530    241360
dram[2]:     242500    240852    240870    240607    240606    240330    239741    240666    239298    239195    242391    240905    243302    241826    242477    241000
dram[3]:     242491    241073    240740    240605    240483    240290    239932    239467    239340    238884    242503    241027    243305    241972    242512    241100
dram[4]:     242492    240918    240906    240522    240842    240542    239851    239540    239232    239114    242394    241070    243240    241868    242482    241023
dram[5]:     242507    240751    240718    240623    240448    240272    239986    239650    239338    238983    242505    241010    243268    242085    242511    241267
dram[6]:     242496    240762    240854    240411    240853    240423    239870    239660    239325    239120    242386    241064    243212    241934    242487    241239
dram[7]:     242514    240670    240591    240533    240555    240359    240014    239654    239312    239021    242446    241033    243322    241941    242682    241466
dram[8]:     242492    240824    240729    240343    240616    240218    239897    239654    239303    239560    242430    241073    243245    242066    242494    241209
dram[9]:     242502    240824    240809    240519    240600    240004    239982    239663    239234    239062    242406    241042    243247    242053    242534    241400
dram[10]:     242494    240802    240753    240609    240426    240180    239889    239650    239439    240321    242392    241091    243378    242063    242487    241185
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3541102 n_nop=2881808 n_act=17805 n_pre=17789 n_req=155925 n_rd=420348 n_write=203352 bw_util=0.3523
n_activity=2104766 dram_eff=0.5927
bk0: 27772a 3270295i bk1: 27768a 3282734i bk2: 27596a 3273219i bk3: 27596a 3283842i bk4: 26400a 3293300i bk5: 26400a 3294403i bk6: 24252a 3307499i bk7: 24252a 3316061i bk8: 24676a 3306139i bk9: 24676a 3306722i bk10: 24652a 3304776i bk11: 24652a 3316961i bk12: 27004a 3278333i bk13: 27004a 3287960i bk14: 27824a 3262028i bk15: 27824a 3267464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10013
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3541102 n_nop=2881174 n_act=18064 n_pre=18048 n_req=155954 n_rd=420464 n_write=203352 bw_util=0.3523
n_activity=2108654 dram_eff=0.5917
bk0: 27768a 3270236i bk1: 27768a 3283075i bk2: 27148a 3275021i bk3: 27148a 3284693i bk4: 26836a 3285954i bk5: 26832a 3289662i bk6: 24256a 3308298i bk7: 24256a 3315097i bk8: 24680a 3304151i bk9: 24680a 3311627i bk10: 24716a 3307140i bk11: 24716a 3317959i bk12: 27008a 3278008i bk13: 27008a 3288199i bk14: 27824a 3263447i bk15: 27820a 3267849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0871
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7ff56b4269c0 :  mf: uid=23779270, sid13:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (10126620), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3541102 n_nop=2881188 n_act=17911 n_pre=17895 n_req=156027 n_rd=420612 n_write=203496 bw_util=0.3525
n_activity=2104236 dram_eff=0.5932
bk0: 28208a 3262108i bk1: 28208a 3276992i bk2: 27156a 3274527i bk3: 27156a 3289739i bk4: 26836a 3286656i bk5: 26836a 3289613i bk6: 24248a 3305348i bk7: 24248a 3316652i bk8: 24684a 3303469i bk9: 24680a 3307606i bk10: 24716a 3304259i bk11: 24716a 3314133i bk12: 27008a 3280869i bk13: 27008a 3290702i bk14: 27452a 3263450i bk15: 27452a 3266774i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07111
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3541102 n_nop=2881034 n_act=18138 n_pre=18122 n_req=155952 n_rd=420456 n_write=203352 bw_util=0.3523
n_activity=2103946 dram_eff=0.593
bk0: 28208a 3261961i bk1: 28204a 3274245i bk2: 27152a 3275115i bk3: 27152a 3283637i bk4: 26836a 3285149i bk5: 26832a 3290071i bk6: 24252a 3307972i bk7: 24252a 3314501i bk8: 24688a 3298515i bk9: 24688a 3306459i bk10: 24636a 3308551i bk11: 24636a 3316845i bk12: 27008a 3275586i bk13: 27008a 3280234i bk14: 27452a 3264035i bk15: 27452a 3268055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09298
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7ff56b3bcd30 :  mf: uid=23779271, sid13:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (10126617), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3541102 n_nop=2880904 n_act=18037 n_pre=18021 n_req=156035 n_rd=420636 n_write=203504 bw_util=0.3525
n_activity=2104421 dram_eff=0.5932
bk0: 28208a 3266712i bk1: 28208a 3276633i bk2: 27152a 3277400i bk3: 27152a 3286700i bk4: 26476a 3288859i bk5: 26476a 3291370i bk6: 24688a 3300073i bk7: 24688a 3309750i bk8: 24688a 3303168i bk9: 24684a 3305500i bk10: 24644a 3307874i bk11: 24644a 3317109i bk12: 27004a 3276524i bk13: 27004a 3285349i bk14: 27460a 3264713i bk15: 27460a 3270256i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07535
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3541102 n_nop=2881270 n_act=18012 n_pre=17996 n_req=155956 n_rd=420472 n_write=203352 bw_util=0.3523
n_activity=2109264 dram_eff=0.5915
bk0: 27772a 3268483i bk1: 27768a 3279204i bk2: 27512a 3274065i bk3: 27512a 3276252i bk4: 26476a 3290442i bk5: 26472a 3294654i bk6: 24692a 3303588i bk7: 24692a 3311652i bk8: 24680a 3300767i bk9: 24680a 3305552i bk10: 24644a 3311868i bk11: 24644a 3320197i bk12: 27004a 3277625i bk13: 27004a 3285082i bk14: 27460a 3271053i bk15: 27460a 3275020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08611
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3541102 n_nop=2881480 n_act=17983 n_pre=17967 n_req=155918 n_rd=420320 n_write=203352 bw_util=0.3522
n_activity=2100021 dram_eff=0.594
bk0: 27772a 3266873i bk1: 27772a 3279249i bk2: 27516a 3272823i bk3: 27516a 3281314i bk4: 26392a 3288460i bk5: 26392a 3297741i bk6: 24696a 3302612i bk7: 24696a 3311001i bk8: 24676a 3305047i bk9: 24676a 3307214i bk10: 24644a 3305285i bk11: 24644a 3316517i bk12: 26564a 3281314i bk13: 26564a 3290740i bk14: 27900a 3262223i bk15: 27900a 3263965i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09068
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3541102 n_nop=2880758 n_act=18056 n_pre=18040 n_req=156062 n_rd=420600 n_write=203648 bw_util=0.3526
n_activity=2104735 dram_eff=0.5932
bk0: 27768a 3267004i bk1: 27764a 3281787i bk2: 27520a 3272137i bk3: 27520a 3279930i bk4: 26392a 3291276i bk5: 26388a 3294229i bk6: 24696a 3301675i bk7: 24696a 3311520i bk8: 24384a 3301771i bk9: 24384a 3310155i bk10: 25084a 3301673i bk11: 25084a 3310997i bk12: 26564a 3285120i bk13: 26564a 3293430i bk14: 27896a 3265145i bk15: 27896a 3269746i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07522
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3541102 n_nop=2881184 n_act=18135 n_pre=18119 n_req=155916 n_rd=420312 n_write=203352 bw_util=0.3522
n_activity=2104348 dram_eff=0.5927
bk0: 27768a 3270684i bk1: 27768a 3282952i bk2: 27520a 3274187i bk3: 27520a 3284257i bk4: 26240a 3293042i bk5: 26240a 3297179i bk6: 24696a 3300279i bk7: 24696a 3305323i bk8: 24384a 3304878i bk9: 24384a 3312620i bk10: 25084a 3301452i bk11: 25084a 3308871i bk12: 26564a 3279641i bk13: 26564a 3292107i bk14: 27900a 3262312i bk15: 27900a 3267771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07488
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7ff56b2c55a0 :  mf: uid=23779272, sid13:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (10126620), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3541102 n_nop=2881179 n_act=18140 n_pre=18124 n_req=155915 n_rd=420307 n_write=203352 bw_util=0.3522
n_activity=2104316 dram_eff=0.5927
bk0: 28208a 3263126i bk1: 28204a 3273072i bk2: 27524a 3272516i bk3: 27523a 3280357i bk4: 26244a 3297284i bk5: 26244a 3297621i bk6: 24688a 3300798i bk7: 24688a 3309594i bk8: 24384a 3302512i bk9: 24384a 3314245i bk10: 25084a 3300506i bk11: 25084a 3309357i bk12: 26564a 3281703i bk13: 26564a 3288950i bk14: 27460a 3264082i bk15: 27460a 3271828i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07285
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3541102 n_nop=2880638 n_act=18108 n_pre=18092 n_req=156066 n_rd=420616 n_write=203648 bw_util=0.3526
n_activity=2106012 dram_eff=0.5928
bk0: 28208a 3264612i bk1: 28208a 3275600i bk2: 27516a 3274342i bk3: 27516a 3279598i bk4: 26244a 3293938i bk5: 26244a 3297722i bk6: 24692a 3301261i bk7: 24692a 3308581i bk8: 24384a 3306723i bk9: 24384a 3314151i bk10: 24792a 3305415i bk11: 24792a 3313022i bk12: 27004a 3274542i bk13: 27004a 3284107i bk14: 27468a 3269241i bk15: 27468a 3274268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07662

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78237, Miss = 52544, Miss_rate = 0.672, Pending_hits = 191, Reservation_fails = 0
L2_cache_bank[1]: Access = 78172, Miss = 52543, Miss_rate = 0.672, Pending_hits = 210, Reservation_fails = 0
L2_cache_bank[2]: Access = 78209, Miss = 52559, Miss_rate = 0.672, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[3]: Access = 78218, Miss = 52557, Miss_rate = 0.672, Pending_hits = 201, Reservation_fails = 0
L2_cache_bank[4]: Access = 78255, Miss = 52577, Miss_rate = 0.672, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[5]: Access = 78237, Miss = 52576, Miss_rate = 0.672, Pending_hits = 239, Reservation_fails = 0
L2_cache_bank[6]: Access = 78163, Miss = 52558, Miss_rate = 0.672, Pending_hits = 137, Reservation_fails = 2
L2_cache_bank[7]: Access = 78162, Miss = 52556, Miss_rate = 0.672, Pending_hits = 187, Reservation_fails = 1
L2_cache_bank[8]: Access = 78264, Miss = 52580, Miss_rate = 0.672, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[9]: Access = 78283, Miss = 52579, Miss_rate = 0.672, Pending_hits = 247, Reservation_fails = 0
L2_cache_bank[10]: Access = 78246, Miss = 52560, Miss_rate = 0.672, Pending_hits = 188, Reservation_fails = 0
L2_cache_bank[11]: Access = 78209, Miss = 52558, Miss_rate = 0.672, Pending_hits = 253, Reservation_fails = 0
L2_cache_bank[12]: Access = 78172, Miss = 52540, Miss_rate = 0.672, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[13]: Access = 78209, Miss = 52540, Miss_rate = 0.672, Pending_hits = 211, Reservation_fails = 0
L2_cache_bank[14]: Access = 78320, Miss = 52576, Miss_rate = 0.671, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[15]: Access = 78320, Miss = 52574, Miss_rate = 0.671, Pending_hits = 238, Reservation_fails = 1
L2_cache_bank[16]: Access = 78228, Miss = 52539, Miss_rate = 0.672, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[17]: Access = 78191, Miss = 52539, Miss_rate = 0.672, Pending_hits = 232, Reservation_fails = 0
L2_cache_bank[18]: Access = 78190, Miss = 52539, Miss_rate = 0.672, Pending_hits = 130, Reservation_fails = 1
L2_cache_bank[19]: Access = 78227, Miss = 52538, Miss_rate = 0.672, Pending_hits = 188, Reservation_fails = 1
L2_cache_bank[20]: Access = 78320, Miss = 52577, Miss_rate = 0.671, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[21]: Access = 78320, Miss = 52577, Miss_rate = 0.671, Pending_hits = 246, Reservation_fails = 0
L2_total_cache_accesses = 1721152
L2_total_cache_misses = 1156286
L2_total_cache_miss_rate = 0.6718
L2_total_cache_pending_hits = 4280
L2_total_cache_reservation_fails = 6
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 560494
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3886
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 596828
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 559440
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1161208
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 559440
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.110

icnt_total_pkts_mem_to_simt=5528784
icnt_total_pkts_simt_to_mem=3958912
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58343
	minimum = 6
	maximum = 44
Network latency average = 8.45683
	minimum = 6
	maximum = 44
Slowest packet = 3432585
Flit latency average = 6.93077
	minimum = 6
	maximum = 40
Slowest flit = 9460751
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239674
	minimum = 0.0189661 (at node 0)
	maximum = 0.0284492 (at node 11)
Accepted packet rate average = 0.0239674
	minimum = 0.0189661 (at node 0)
	maximum = 0.0284492 (at node 11)
Injected flit rate average = 0.0660578
	minimum = 0.0437046 (at node 0)
	maximum = 0.0875638 (at node 42)
Accepted flit rate average= 0.0660578
	minimum = 0.0608153 (at node 0)
	maximum = 0.091223 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.12714 (37 samples)
	minimum = 6 (37 samples)
	maximum = 82.3514 (37 samples)
Network latency average = 8.83187 (37 samples)
	minimum = 6 (37 samples)
	maximum = 80 (37 samples)
Flit latency average = 7.48711 (37 samples)
	minimum = 6 (37 samples)
	maximum = 76.3514 (37 samples)
Fragmentation average = 0.0435351 (37 samples)
	minimum = 0 (37 samples)
	maximum = 33.3784 (37 samples)
Injected packet rate average = 0.0232381 (37 samples)
	minimum = 0.018389 (37 samples)
	maximum = 0.0275833 (37 samples)
Accepted packet rate average = 0.0232381 (37 samples)
	minimum = 0.018389 (37 samples)
	maximum = 0.0275833 (37 samples)
Injected flit rate average = 0.0640477 (37 samples)
	minimum = 0.0423741 (37 samples)
	maximum = 0.0849028 (37 samples)
Accepted flit rate average = 0.0640477 (37 samples)
	minimum = 0.0589656 (37 samples)
	maximum = 0.0884472 (37 samples)
Injected packet size average = 2.75615 (37 samples)
Accepted packet size average = 2.75615 (37 samples)
Hops average = 1 (37 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 39 min, 34 sec (5974 sec)
gpgpu_simulation_rate = 178675 (inst/sec)
gpgpu_simulation_rate = 1695 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 38: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 38 
gpu_sim_cycle = 39322
gpu_sim_insn = 28848876
gpu_ipc =     733.6574
gpu_tot_sim_cycle = 10388093
gpu_tot_sim_insn = 1096257288
gpu_tot_ipc =     105.5302
gpu_tot_issued_cta = 2432
max_total_param_size = 0
gpu_stall_dramfull = 142673
gpu_stall_icnt2sh    = 22494
partiton_reqs_in_parallel = 865084
partiton_reqs_in_parallel_total    = 41812889
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.1084
partiton_reqs_in_parallel_util = 865084
partiton_reqs_in_parallel_util_total    = 41812889
gpu_sim_cycle_parition_util = 39322
gpu_tot_sim_cycle_parition_util    = 1906578
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9323
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1721152
L2_BW  =     112.0959 GB/Sec
L2_BW_total  =      16.1286 GB/Sec
gpu_total_sim_rate=180335

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22010664
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 68096
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0240
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 66464
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 22006432
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 68096
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22010664
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
183453, 176333, 176606, 183017, 183491, 176327, 176624, 183019, 48376, 46411, 46577, 30106, 
gpgpu_n_tot_thrd_icount = 1266138112
gpgpu_n_tot_w_icount = 39566816
gpgpu_n_stall_shd_mem = 292482
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1192592
gpgpu_n_mem_write_global = 574560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 29115904
gpgpu_n_store_insn = 18098640
gpgpu_n_shmem_insn = 119900944
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2179072
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1226
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 289812
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1146946	W0_Idle:13029560	W0_Scoreboard:56587794	W1:2298240	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:15510840	W32:21757736
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9540736 {8:1192592,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 78140160 {136:574560,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 134613632 {40:287280,136:905312,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4596480 {8:574560,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1904 
maxdqlatency = 0 
maxmflatency = 243427 
averagemflatency = 2264 
max_icnt2mem_latency = 242208 
max_icnt2sh_latency = 10388092 
mrq_lat_table:757061 	121462 	85230 	186410 	232064 	187155 	119622 	56593 	11583 	4637 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1167927 	582703 	918 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	64 	1671176 	80296 	488 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1002674 	186894 	3050 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	241920 	120960 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2879 	69 	0 	0 	0 	0 	0 	0 	0 	0 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    243698    244705    245324    246865    245421    246863    248521    248600    249615    250165    243671    244404    243669    244330    243680    244335 
dram[1]:    243696    244697    245329    246919    245408    246926    248468    248555    249606    250131    243669    244389    243671    244337    243683    244385 
dram[2]:    243699    244709    245325    246867    245400    246875    248546    249069    249631    250161    243669    244391    243670    244332    243683    244340 
dram[3]:    243698    244702    245331    246917    245430    246938    248497    249009    249627    250145    243669    244392    243670    244332    243685    244387 
dram[4]:    243697    244707    245327    246868    245407    246872    248453    249063    249644    250159    243669    244397    243670    244339    243456    243813 
dram[5]:    243700    244700    245332    246923    245415    246928    248500    248998    249608    250149    243671    244395    243669    244325    242792    243165 
dram[6]:    243696    244702    245329    246882    245430    246849    248451    249076    249607    250144    243669    244401    243671    244335    243682    244346 
dram[7]:    243698    244706    245334    246931    245439    246942    248503    249005    249606    250172    243670    244408    243669    244327    243687    244391 
dram[8]:    243698    244702    245326    246932    245415    245727    248457    249071    249609    250140    243671    244402    243669    244340    243689    244398 
dram[9]:    243704    244705    245336    246855    245418    245730    248492    248987    249610    250156    243669    244402    243670    244326    243677    244358 
dram[10]:    243693    244696    245328    246914    245414    247022    248454    249082    249613    250133    243669    244387    243670    244344    243684    244401 
average row accesses per activate:
dram[0]:  8.925523  8.377848  9.126724  9.118863  7.941223  7.632061  8.603951  8.299456  8.732775  8.359180  8.827032  8.421100  9.962173  9.536676  8.221368  8.234026 
dram[1]:  9.233767  8.917224  7.931087  7.998456  7.528718  7.229845  9.920824  9.239394  9.571428  9.591002  8.085567  7.874579  8.567140  8.330900  8.810544  8.258687 
dram[2]:  9.357388  8.826580  9.682243  9.217082  7.590200  7.457330  8.965686  8.397613  9.002879  8.542805  8.598346  8.382616  9.782857  9.355191  7.719324  7.351995 
dram[3]:  9.238338  9.015729  8.254183  8.421951  7.473684  7.240085 10.039517  9.191959  8.679001  8.544626  8.280000  8.265306  8.963351  8.531562  8.438554  7.736377 
dram[4]:  9.579596  9.145256  9.366184  8.930172  7.608795  7.283019  8.742537  8.574566  8.825964  8.368421  8.781339  8.571297  9.089380  8.726423  7.698168  7.374035 
dram[5]:  8.764174  8.261038  8.291667  8.383943  8.028800  7.619590 10.024599  9.733126  8.228070  8.397493  8.524245  8.348566  9.448942  8.962479  8.287066  7.772189 
dram[6]:  9.940354  9.131849  9.000000  8.923858  7.434299  7.546345  8.978928  8.647601  9.669072  9.267787  8.485428  8.539871  8.259869  8.009569  7.916667  7.618879 
dram[7]:  8.713235  8.357367  8.260767  8.215732  8.201474  7.884252  9.836307  9.734164  7.677205  7.620149  8.605951  8.506239  9.779942  9.704348  8.150342  7.840760 
dram[8]:  9.396476  8.677787  8.783514  8.857263  7.382615  7.274524  9.355289  8.919125  9.435583  8.873077  8.192275  8.379280  8.614065  8.356073  7.987351  7.591938 
dram[9]:  8.790960  8.384142  8.494364  8.165635  8.414903  7.950400  9.233498  9.090203  7.703673  7.678037  8.878139  8.371930  9.944554  9.422139  7.726470  7.703812 
dram[10]:  9.277683  9.054031  8.445156  8.404781  7.410887  7.259314  9.525407  9.261858  9.146680  8.505991  8.319752  8.239473  8.488430  8.357201  8.361177  8.185358 
average row locality = 1762350/207350 = 8.499397
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7132      7131      7091      7091      6787      6787      6220      6220      6339      6339      6337      6337      6927      6927      7143      7143 
dram[1]:      7131      7131      6976      6976      6899      6898      6221      6221      6340      6340      6353      6353      6928      6928      7143      7142 
dram[2]:      7244      7244      6978      6978      6899      6899      6219      6219      6341      6340      6353      6353      6928      6928      7048      7048 
dram[3]:      7244      7243      6977      6977      6899      6898      6220      6220      6342      6342      6332      6332      6928      6928      7048      7048 
dram[4]:      7244      7244      6977      6977      6806      6806      6332      6332      6342      6341      6334      6334      6927      6927      7050      7050 
dram[5]:      7132      7131      7070      7070      6806      6805      6333      6333      6340      6340      6334      6334      6927      6927      7050      7050 
dram[6]:      7132      7132      7071      7071      6784      6784      6334      6334      6339      6339      6334      6334      6814      6814      7163      7163 
dram[7]:      7131      7130      7072      7072      6784      6783      6334      6334      6264      6264      6447      6447      6814      6814      7162      7162 
dram[8]:      7131      7131      7072      7072      6745      6745      6334      6334      6264      6264      6447      6447      6814      6814      7163      7163 
dram[9]:      7244      7243      7073      7073      6746      6746      6332      6332      6265      6265      6447      6447      6814      6814      7050      7050 
dram[10]:      7244      7244      7071      7071      6746      6746      6333      6333      6265      6265      6372      6372      6927      6927      7052      7052 
total reads: 1187790
bank skew: 7244/6219 = 1.16
chip skew: 108023/107940 = 1.00
number of total write accesses:
dram[0]:      3534      3534      3496      3496      3211      3211      2926      2926      3040      3040      3002      3002      3344      3344      3553      3553 
dram[1]:      3534      3534      3382      3382      3325      3325      2926      2926      3040      3040      3002      3002      3344      3344      3553      3553 
dram[2]:      3648      3648      3382      3382      3325      3325      2926      2926      3040      3040      3002      3002      3344      3344      3458      3458 
dram[3]:      3648      3648      3382      3382      3325      3325      2926      2926      3040      3040      2983      2983      3344      3344      3458      3458 
dram[4]:      3648      3648      3382      3382      3230      3230      3040      3040      3040      3040      2983      2983      3344      3344      3458      3458 
dram[5]:      3534      3534      3477      3477      3230      3230      3040      3040      3040      3040      2983      2983      3344      3344      3458      3458 
dram[6]:      3534      3534      3477      3477      3230      3230      3040      3040      3040      3040      2983      2983      3230      3230      3572      3572 
dram[7]:      3534      3534      3477      3477      3230      3230      3040      3040      2964      2964      3097      3097      3230      3230      3572      3572 
dram[8]:      3534      3534      3477      3477      3192      3192      3040      3040      2964      2964      3097      3097      3230      3230      3572      3572 
dram[9]:      3648      3648      3477      3477      3192      3192      3040      3040      2964      2964      3097      3097      3230      3230      3458      3458 
dram[10]:      3648      3648      3477      3477      3192      3192      3040      3040      2964      2964      3021      3021      3344      3344      3458      3458 
total reads: 574560
bank skew: 3648/2926 = 1.25
chip skew: 52288/52212 = 1.00
average mf latency per bank:
dram[0]:       2507      2227      2141      2135      2003      1998      2166      2158      2187      2182      2247      2187      2768      2382      2658      2290
dram[1]:       2506      2228      2119      2111      2032      2028      2164      2160      2187      2181      2269      2184      2766      2381      2657      2290
dram[2]:       2522      2249      2118      2112      2032      2027      2166      2158      2187      2181      2268      2184      2767      2381      2634      2259
dram[3]:       2523      2249      2118      2111      2032      2027      2163      2160      2189      2180      2278      2193      2768      2381      2634      2259
dram[4]:       2521      2248      2117      2112      2021      2015      2192      2186      2188      2181      2277      2193      2767      2382      2634      2258
dram[5]:       2505      2224      2128      2123      2021      2016      2192      2186      2188      2182      2278      2191      2767      2381      2633      2258
dram[6]:       2504      2225      2128      2122      2026      2019      2192      2186      2187      2181      2279      2192      2756      2361      2648      2282
dram[7]:       2482      2225      2128      2122      2024      2020      2192      2186      2169      2162      2302      2219      2755      2361      2649      2281
dram[8]:       2480      2226      2129      2122      2016      2009      2192      2186      2169      2163      2302      2219      2756      2361      2648      2281
dram[9]:       2498      2248      2128      2122      2013      2008      2192      2187      2169      2161      2302      2219      2755      2363      2636      2259
dram[10]:       2499      2247      2128      2122      2015      2008      2191      2185      2169      2162      2287      2201      2767      2382      2636      2261
maximum mf latency per bank:
dram[0]:     242499    240999    240875    240596    240877    240395    239846    240616    239355    239136    242396    240822    243427    241951    242621    241544
dram[1]:     242488    241014    240781    240660    240479    240201    239657    239636    239426    239060    242389    240843    243313    241978    242530    241360
dram[2]:     242500    240852    240870    240607    240606    240330    239741    240666    239298    239195    242391    240905    243302    241826    242477    241000
dram[3]:     242491    241073    240740    240605    240483    240290    239932    239467    239340    238884    242503    241027    243305    241972    242512    241100
dram[4]:     242492    240918    240906    240522    240842    240542    239851    239540    239232    239114    242394    241070    243240    241868    242482    241023
dram[5]:     242507    240751    240718    240623    240448    240272    239986    239650    239338    238983    242505    241010    243268    242085    242511    241267
dram[6]:     242496    240762    240854    240411    240853    240423    239870    239660    239325    239120    242386    241064    243212    241934    242487    241239
dram[7]:     242514    240670    240591    240533    240555    240359    240014    239654    239312    239021    242446    241033    243322    241941    242682    241466
dram[8]:     242492    240824    240729    240343    240616    240218    239897    239654    239303    239560    242430    241073    243245    242066    242494    241209
dram[9]:     242502    240824    240809    240519    240600    240004    239982    239663    239234    239062    242406    241042    243247    242053    242534    241400
dram[10]:     242494    240802    240753    240609    240426    240180    239889    239650    239439    240321    242392    241091    243378    242063    242487    241185
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3614116 n_nop=2936290 n_act=18595 n_pre=18579 n_req=160163 n_rd=431804 n_write=208848 bw_util=0.3545
n_activity=2163937 dram_eff=0.5921
bk0: 28528a 3336329i bk1: 28524a 3348126i bk2: 28364a 3338831i bk3: 28364a 3349885i bk4: 27148a 3359357i bk5: 27148a 3360281i bk6: 24880a 3374591i bk7: 24880a 3383064i bk8: 25356a 3372736i bk9: 25356a 3373707i bk10: 25348a 3371053i bk11: 25348a 3384024i bk12: 27708a 3344671i bk13: 27708a 3354555i bk14: 28572a 3327829i bk15: 28572a 3332740i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10727
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3614116 n_nop=2935604 n_act=18880 n_pre=18864 n_req=160192 n_rd=431920 n_write=208848 bw_util=0.3546
n_activity=2168392 dram_eff=0.591
bk0: 28524a 3335775i bk1: 28524a 3348906i bk2: 27904a 3340877i bk3: 27904a 3350489i bk4: 27596a 3351236i bk5: 27592a 3355368i bk6: 24884a 3375034i bk7: 24884a 3382174i bk8: 25360a 3370928i bk9: 25360a 3378733i bk10: 25412a 3373686i bk11: 25412a 3384409i bk12: 27712a 3344473i bk13: 27712a 3354946i bk14: 28572a 3329426i bk15: 28568a 3333589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0911
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3614116 n_nop=2935654 n_act=18701 n_pre=18685 n_req=160269 n_rd=432076 n_write=209000 bw_util=0.3548
n_activity=2163599 dram_eff=0.5926
bk0: 28976a 3327846i bk1: 28976a 3342750i bk2: 27912a 3340542i bk3: 27912a 3356157i bk4: 27596a 3352219i bk5: 27596a 3355191i bk6: 24876a 3372035i bk7: 24876a 3383948i bk8: 25364a 3369904i bk9: 25360a 3374555i bk10: 25412a 3370808i bk11: 25412a 3381128i bk12: 27712a 3347066i bk13: 27712a 3357466i bk14: 28192a 3329233i bk15: 28192a 3332516i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07854
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3614116 n_nop=2935488 n_act=18942 n_pre=18926 n_req=160190 n_rd=431912 n_write=208848 bw_util=0.3546
n_activity=2163072 dram_eff=0.5925
bk0: 28976a 3327533i bk1: 28972a 3340146i bk2: 27908a 3340551i bk3: 27908a 3349299i bk4: 27596a 3350545i bk5: 27592a 3355682i bk6: 24880a 3374697i bk7: 24880a 3381581i bk8: 25368a 3365413i bk9: 25368a 3373132i bk10: 25328a 3375097i bk11: 25328a 3383845i bk12: 27712a 3341845i bk13: 27712a 3346979i bk14: 28192a 3329857i bk15: 28192a 3334180i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09876
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7ff56b836ae0 :  mf: uid=24421916, sid19:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (10388092), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3614116 n_nop=2935272 n_act=18885 n_pre=18869 n_req=160273 n_rd=432090 n_write=209000 bw_util=0.3548
n_activity=2164198 dram_eff=0.5925
bk0: 28976a 3332115i bk1: 28976a 3342439i bk2: 27908a 3343372i bk3: 27908a 3352800i bk4: 27224a 3354186i bk5: 27222a 3356943i bk6: 25328a 3366784i bk7: 25328a 3376752i bk8: 25368a 3370044i bk9: 25364a 3372291i bk10: 25336a 3374286i bk11: 25336a 3384002i bk12: 27708a 3342980i bk13: 27708a 3351936i bk14: 28200a 3330448i bk15: 28200a 3336119i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08208
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3614116 n_nop=2935712 n_act=18822 n_pre=18806 n_req=160194 n_rd=431928 n_write=208848 bw_util=0.3546
n_activity=2168363 dram_eff=0.591
bk0: 28528a 3333837i bk1: 28524a 3345136i bk2: 28280a 3339503i bk3: 28280a 3341531i bk4: 27224a 3356088i bk5: 27220a 3360655i bk6: 25332a 3370052i bk7: 25332a 3378325i bk8: 25360a 3367660i bk9: 25360a 3372678i bk10: 25336a 3378592i bk11: 25336a 3387076i bk12: 27708a 3343840i bk13: 27708a 3351860i bk14: 28200a 3336494i bk15: 28200a 3340578i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09343
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3614116 n_nop=2935910 n_act=18803 n_pre=18787 n_req=160154 n_rd=431768 n_write=208848 bw_util=0.3545
n_activity=2159641 dram_eff=0.5933
bk0: 28528a 3332811i bk1: 28528a 3345501i bk2: 28284a 3338301i bk3: 28284a 3347554i bk4: 27136a 3354275i bk5: 27136a 3363639i bk6: 25336a 3369410i bk7: 25336a 3377989i bk8: 25356a 3371983i bk9: 25356a 3374396i bk10: 25336a 3371730i bk11: 25336a 3383720i bk12: 27256a 3347764i bk13: 27256a 3357578i bk14: 28652a 3327968i bk15: 28652a 3329322i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09597
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3614116 n_nop=2935204 n_act=18860 n_pre=18844 n_req=160302 n_rd=432056 n_write=209152 bw_util=0.3548
n_activity=2163806 dram_eff=0.5927
bk0: 28524a 3332556i bk1: 28520a 3347418i bk2: 28288a 3337307i bk3: 28288a 3345507i bk4: 27136a 3356886i bk5: 27132a 3360140i bk6: 25336a 3368184i bk7: 25336a 3378367i bk8: 25056a 3368409i bk9: 25056a 3377102i bk10: 25788a 3368080i bk11: 25788a 3377576i bk12: 27256a 3351356i bk13: 27256a 3360228i bk14: 28648a 3330811i bk15: 28648a 3335534i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08341
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7ff56b9766d0 :  mf: uid=24421914, sid19:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (10388087), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3614116 n_nop=2935586 n_act=18969 n_pre=18953 n_req=160152 n_rd=431760 n_write=208848 bw_util=0.3545
n_activity=2163903 dram_eff=0.5921
bk0: 28524a 3336146i bk1: 28524a 3349045i bk2: 28288a 3339718i bk3: 28288a 3349970i bk4: 26980a 3359189i bk5: 26980a 3363184i bk6: 25336a 3366621i bk7: 25336a 3372238i bk8: 25056a 3371649i bk9: 25056a 3379693i bk10: 25788a 3367797i bk11: 25788a 3375200i bk12: 27256a 3346189i bk13: 27256a 3358582i bk14: 28652a 3327927i bk15: 28652a 3333198i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08064
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3614116 n_nop=2935592 n_act=18964 n_pre=18948 n_req=160153 n_rd=431764 n_write=208848 bw_util=0.3545
n_activity=2163372 dram_eff=0.5922
bk0: 28976a 3328646i bk1: 28972a 3338462i bk2: 28292a 3337818i bk3: 28292a 3346416i bk4: 26984a 3363219i bk5: 26984a 3363676i bk6: 25328a 3367644i bk7: 25328a 3376605i bk8: 25060a 3369238i bk9: 25060a 3381144i bk10: 25788a 3366894i bk11: 25788a 3375818i bk12: 27256a 3348061i bk13: 27256a 3355590i bk14: 28200a 3329744i bk15: 28200a 3337775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07884
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7ff56bb45ff0 :  mf: uid=24421915, sid19:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (10388091), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3614116 n_nop=2935040 n_act=18930 n_pre=18914 n_req=160308 n_rd=432080 n_write=209152 bw_util=0.3548
n_activity=2165709 dram_eff=0.5922
bk0: 28976a 3329972i bk1: 28976a 3341434i bk2: 28284a 3339968i bk3: 28284a 3345369i bk4: 26984a 3359627i bk5: 26984a 3363703i bk6: 25332a 3367862i bk7: 25332a 3375325i bk8: 25060a 3373549i bk9: 25060a 3380850i bk10: 25488a 3371882i bk11: 25488a 3379801i bk12: 27708a 3340960i bk13: 27708a 3350577i bk14: 28208a 3334874i bk15: 28208a 3340057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08547

========= L2 cache stats =========
L2_cache_bank[0]: Access = 80350, Miss = 53976, Miss_rate = 0.672, Pending_hits = 197, Reservation_fails = 0
L2_cache_bank[1]: Access = 80284, Miss = 53975, Miss_rate = 0.672, Pending_hits = 219, Reservation_fails = 0
L2_cache_bank[2]: Access = 80322, Miss = 53991, Miss_rate = 0.672, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 80332, Miss = 53989, Miss_rate = 0.672, Pending_hits = 210, Reservation_fails = 0
L2_cache_bank[4]: Access = 80370, Miss = 54010, Miss_rate = 0.672, Pending_hits = 188, Reservation_fails = 0
L2_cache_bank[5]: Access = 80351, Miss = 54009, Miss_rate = 0.672, Pending_hits = 249, Reservation_fails = 0
L2_cache_bank[6]: Access = 80275, Miss = 53990, Miss_rate = 0.673, Pending_hits = 142, Reservation_fails = 2
L2_cache_bank[7]: Access = 80275, Miss = 53988, Miss_rate = 0.673, Pending_hits = 194, Reservation_fails = 1
L2_cache_bank[8]: Access = 80379, Miss = 54012, Miss_rate = 0.672, Pending_hits = 186, Reservation_fails = 0
L2_cache_bank[9]: Access = 80398, Miss = 54011, Miss_rate = 0.672, Pending_hits = 258, Reservation_fails = 0
L2_cache_bank[10]: Access = 80360, Miss = 53992, Miss_rate = 0.672, Pending_hits = 196, Reservation_fails = 0
L2_cache_bank[11]: Access = 80322, Miss = 53990, Miss_rate = 0.672, Pending_hits = 263, Reservation_fails = 0
L2_cache_bank[12]: Access = 80284, Miss = 53971, Miss_rate = 0.672, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[13]: Access = 80322, Miss = 53971, Miss_rate = 0.672, Pending_hits = 215, Reservation_fails = 0
L2_cache_bank[14]: Access = 80436, Miss = 54008, Miss_rate = 0.671, Pending_hits = 192, Reservation_fails = 0
L2_cache_bank[15]: Access = 80436, Miss = 54006, Miss_rate = 0.671, Pending_hits = 248, Reservation_fails = 1
L2_cache_bank[16]: Access = 80341, Miss = 53970, Miss_rate = 0.672, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[17]: Access = 80303, Miss = 53970, Miss_rate = 0.672, Pending_hits = 241, Reservation_fails = 0
L2_cache_bank[18]: Access = 80303, Miss = 53971, Miss_rate = 0.672, Pending_hits = 133, Reservation_fails = 1
L2_cache_bank[19]: Access = 80341, Miss = 53970, Miss_rate = 0.672, Pending_hits = 197, Reservation_fails = 1
L2_cache_bank[20]: Access = 80436, Miss = 54010, Miss_rate = 0.671, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[21]: Access = 80436, Miss = 54010, Miss_rate = 0.671, Pending_hits = 258, Reservation_fails = 0
L2_total_cache_accesses = 1767656
L2_total_cache_misses = 1187790
L2_total_cache_miss_rate = 0.6720
L2_total_cache_pending_hits = 4451
L2_total_cache_reservation_fails = 6
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 575323
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4057
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 613212
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 574560
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1192592
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 574560
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.111

icnt_total_pkts_mem_to_simt=5678144
icnt_total_pkts_simt_to_mem=4065896
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.54186
	minimum = 6
	maximum = 46
Network latency average = 8.41644
	minimum = 6
	maximum = 46
Slowest packet = 3463521
Flit latency average = 6.87992
	minimum = 6
	maximum = 42
Slowest flit = 9546511
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236535
	minimum = 0.0187177 (at node 0)
	maximum = 0.0280766 (at node 19)
Accepted packet rate average = 0.0236535
	minimum = 0.0187177 (at node 0)
	maximum = 0.0280766 (at node 19)
Injected flit rate average = 0.0651926
	minimum = 0.0431322 (at node 0)
	maximum = 0.0864169 (at node 42)
Accepted flit rate average= 0.0651926
	minimum = 0.0600188 (at node 0)
	maximum = 0.0900282 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.11174 (38 samples)
	minimum = 6 (38 samples)
	maximum = 81.3947 (38 samples)
Network latency average = 8.82093 (38 samples)
	minimum = 6 (38 samples)
	maximum = 79.1053 (38 samples)
Flit latency average = 7.47113 (38 samples)
	minimum = 6 (38 samples)
	maximum = 75.4474 (38 samples)
Fragmentation average = 0.0423895 (38 samples)
	minimum = 0 (38 samples)
	maximum = 32.5 (38 samples)
Injected packet rate average = 0.023249 (38 samples)
	minimum = 0.0183977 (38 samples)
	maximum = 0.0275963 (38 samples)
Accepted packet rate average = 0.023249 (38 samples)
	minimum = 0.0183977 (38 samples)
	maximum = 0.0275963 (38 samples)
Injected flit rate average = 0.0640778 (38 samples)
	minimum = 0.042394 (38 samples)
	maximum = 0.0849427 (38 samples)
Accepted flit rate average = 0.0640778 (38 samples)
	minimum = 0.0589933 (38 samples)
	maximum = 0.0884888 (38 samples)
Injected packet size average = 2.75615 (38 samples)
Accepted packet size average = 2.75615 (38 samples)
Hops average = 1 (38 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 41 min, 19 sec (6079 sec)
gpgpu_simulation_rate = 180335 (inst/sec)
gpgpu_simulation_rate = 1708 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 39: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 39 
gpu_sim_cycle = 39167
gpu_sim_insn = 28848876
gpu_ipc =     736.5608
gpu_tot_sim_cycle = 10649410
gpu_tot_sim_insn = 1125106164
gpu_tot_ipc =     105.6496
gpu_tot_issued_cta = 2496
max_total_param_size = 0
gpu_stall_dramfull = 142673
gpu_stall_icnt2sh    = 23030
partiton_reqs_in_parallel = 861674
partiton_reqs_in_parallel_total    = 42677973
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.0885
partiton_reqs_in_parallel_util = 861674
partiton_reqs_in_parallel_util_total    = 42677973
gpu_sim_cycle_parition_util = 39167
gpu_tot_sim_cycle_parition_util    = 1945900
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9336
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1767656
L2_BW  =     112.5395 GB/Sec
L2_BW_total  =      16.1467 GB/Sec
gpu_total_sim_rate=181967

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22589892
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 69888
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0234
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 68256
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 22585660
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 69888
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22589892
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
188282, 180975, 181255, 187831, 188326, 180963, 181276, 187838, 53215, 51053, 51239, 34927, 
gpgpu_n_tot_thrd_icount = 1299457536
gpgpu_n_tot_w_icount = 40608048
gpgpu_n_stall_shd_mem = 292523
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1223976
gpgpu_n_mem_write_global = 589680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 29882112
gpgpu_n_store_insn = 18574920
gpgpu_n_shmem_insn = 123056232
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2236416
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1267
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 289812
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1177055	W0_Idle:13044639	W0_Scoreboard:57712415	W1:2358720	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:15919020	W32:22330308
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9791808 {8:1223976,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 80196480 {136:589680,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 138156096 {40:294840,136:929136,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4717440 {8:589680,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1904 
maxdqlatency = 0 
maxmflatency = 243427 
averagemflatency = 2212 
max_icnt2mem_latency = 242208 
max_icnt2sh_latency = 10649409 
mrq_lat_table:778006 	125557 	87731 	190847 	237466 	192046 	122659 	57841 	11651 	4637 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1200492 	596619 	941 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	65 	1715488 	82475 	500 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1028822 	192038 	3142 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	241920 	136080 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2955 	71 	0 	0 	0 	0 	0 	0 	0 	0 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    243698    244705    245324    246865    245421    246863    248521    248600    249615    250165    243671    244404    243669    244330    243680    244335 
dram[1]:    243696    244697    245329    246919    245408    246926    248468    248555    249606    250131    243669    244389    243671    244337    243683    244385 
dram[2]:    243699    244709    245325    246867    245400    246875    248546    249069    249631    250161    243669    244391    243670    244332    243683    244340 
dram[3]:    243698    244702    245331    246917    245430    246938    248497    249009    249627    250145    243669    244392    243670    244332    243685    244387 
dram[4]:    243697    244707    245327    246868    245407    246872    248453    249063    249644    250159    243669    244397    243670    244339    243456    243813 
dram[5]:    243700    244700    245332    246923    245415    246928    248500    248998    249608    250149    243671    244395    243669    244325    242792    243165 
dram[6]:    243696    244702    245329    246882    245430    246849    248451    249076    249607    250144    243669    244401    243671    244335    243682    244346 
dram[7]:    243698    244706    245334    246931    245439    246942    248503    249005    249606    250172    243670    244408    243669    244327    243687    244391 
dram[8]:    243698    244702    245326    246932    245415    245727    248457    249071    249609    250140    243671    244402    243669    244340    243689    244398 
dram[9]:    243704    244705    245336    246855    245418    245730    248492    248987    249610    250156    243669    244402    243670    244326    243677    244358 
dram[10]:    243693    244696    245328    246914    245414    247022    248454    249082    249613    250133    243669    244387    243670    244344    243684    244401 
average row accesses per activate:
dram[0]:  9.070422  8.519066  9.249574  9.241702  8.069291  7.757759  8.732342  8.426906  8.870968  8.495146  8.954206  8.546833 10.123682  9.696052  8.340167  8.352852 
dram[1]:  9.380463  9.062086  8.048485  8.116119  7.655223  7.353684 10.050267  9.368894  9.713421  9.733064  8.210436  7.998333  8.705688  8.468324  8.930081  8.377574 
dram[2]:  9.506803  8.972713  9.802583  9.337434  7.717231  7.583213  9.112513  8.525409  9.142450  8.679892  8.725454  8.508865  9.943502  9.513514  7.834423  7.465744 
dram[3]:  9.387070  9.163115  8.372734  8.527287  7.599710  7.364020 10.168831  9.321428  8.784672  8.650495  8.406332  8.391572  9.103448  8.669950  8.555115  7.851528 
dram[4]:  9.730200  9.293433  9.486608  9.034863  7.735338  7.406767  8.873733  8.705244  8.947955  8.489418  8.909599  8.698817  9.246059  8.880572  7.824511  7.498263 
dram[5]:  8.908055  8.401381  8.411353  8.490581  8.158605  7.746235 10.178647  9.886037  8.334199  8.503533  8.651584  8.475178  9.590372  9.102586  8.403427  7.887427 
dram[6]: 10.090322  9.277966  9.136825  9.045151  7.559647  7.672646  9.127962  8.778487  9.791454  9.390244  8.612613  8.667271  8.395122  8.143533  8.045985  7.746311 
dram[7]:  8.856796  8.498447  8.380325  8.335131  8.332792  8.013271  9.989627  9.887064  7.781430  7.724307  8.735950  8.635802  9.919309  9.843660  8.268567  7.958123 
dram[8]:  9.544028  8.821112  8.919209  8.993350  7.507001  7.397966  9.506416  9.050752  9.556004  8.993352  8.320306  8.508254  8.750848  8.491776  8.117084  7.719188 
dram[9]:  8.936851  8.527079  8.614650  8.284840  8.546980  8.079302  9.384016  9.239923  7.807090  7.781430  9.009200  8.500868 10.083984  9.561111  7.841570  7.818841 
dram[10]:  9.426644  9.201646  8.578906  8.538280  7.535503  7.382609  9.657974  9.394146  9.266145  8.624772  8.446977  8.366320  8.626634  8.494771  8.477612  8.301538 
average row locality = 1808974/209618 = 8.629860
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7321      7320      7275      7275      6960      6960      6393      6393      6505      6505      6499      6499      7119      7119      7335      7335 
dram[1]:      7320      7320      7157      7157      7075      7074      6394      6394      6506      6506      6516      6516      7120      7120      7335      7334 
dram[2]:      7436      7436      7159      7159      7075      7075      6392      6392      6507      6506      6516      6516      7120      7120      7237      7237 
dram[3]:      7436      7435      7158      7158      7075      7074      6393      6393      6508      6508      6495      6495      7120      7120      7237      7237 
dram[4]:      7436      7436      7158      7158      6980      6980      6508      6508      6508      6507      6497      6497      7119      7119      7239      7239 
dram[5]:      7321      7320      7253      7253      6980      6979      6509      6509      6506      6506      6497      6497      7119      7119      7239      7239 
dram[6]:      7321      7321      7254      7254      6958      6958      6510      6510      6505      6505      6497      6497      7003      7003      7355      7355 
dram[7]:      7320      7319      7255      7255      6958      6957      6510      6510      6428      6428      6613      6613      7003      7003      7354      7354 
dram[8]:      7320      7320      7255      7255      6918      6918      6510      6510      6428      6428      6613      6613      7003      7003      7355      7355 
dram[9]:      7436      7435      7256      7256      6919      6919      6508      6508      6428      6428      6613      6613      7003      7003      7239      7239 
dram[10]:      7436      7436      7254      7254      6919      6919      6509      6509      6428      6428      6536      6536      7119      7119      7241      7241 
total reads: 1219294
bank skew: 7436/6392 = 1.16
chip skew: 110889/110803 = 1.00
number of total write accesses:
dram[0]:      3627      3627      3584      3584      3288      3288      3003      3003      3120      3120      3082      3082      3440      3440      3649      3649 
dram[1]:      3627      3627      3467      3467      3405      3405      3003      3003      3120      3120      3082      3082      3440      3440      3649      3649 
dram[2]:      3744      3744      3467      3467      3405      3405      3003      3003      3120      3120      3082      3082      3440      3440      3551      3551 
dram[3]:      3744      3744      3467      3467      3405      3405      3003      3003      3120      3120      3063      3063      3440      3440      3551      3551 
dram[4]:      3744      3744      3467      3467      3308      3308      3120      3120      3120      3120      3063      3063      3440      3440      3551      3551 
dram[5]:      3627      3627      3564      3564      3308      3308      3120      3120      3120      3120      3063      3063      3440      3440      3551      3551 
dram[6]:      3627      3627      3564      3564      3308      3308      3120      3120      3120      3120      3063      3063      3323      3323      3668      3668 
dram[7]:      3627      3627      3564      3564      3308      3308      3120      3120      3042      3042      3180      3180      3323      3323      3668      3668 
dram[8]:      3627      3627      3564      3564      3269      3269      3120      3120      3042      3042      3180      3180      3323      3323      3668      3668 
dram[9]:      3744      3744      3564      3564      3269      3269      3120      3120      3042      3042      3180      3180      3323      3323      3551      3551 
dram[10]:      3744      3744      3564      3564      3269      3269      3120      3120      3042      3042      3102      3102      3440      3440      3551      3551 
total reads: 589680
bank skew: 3744/3003 = 1.25
chip skew: 53664/53586 = 1.00
average mf latency per bank:
dram[0]:       2448      2175      2093      2087      1960      1954      2114      2107      2137      2131      2196      2137      2699      2323      2594      2235
dram[1]:       2447      2176      2071      2064      1988      1984      2112      2109      2137      2131      2217      2134      2697      2322      2593      2235
dram[2]:       2463      2197      2070      2064      1988      1983      2114      2107      2136      2130      2216      2134      2698      2322      2571      2205
dram[3]:       2464      2197      2071      2063      1988      1983      2112      2108      2138      2130      2226      2142      2698      2322      2570      2205
dram[4]:       2462      2196      2070      2065      1977      1971      2139      2134      2137      2131      2225      2142      2698      2323      2571      2204
dram[5]:       2447      2173      2081      2075      1977      1972      2140      2133      2138      2131      2226      2141      2698      2321      2570      2205
dram[6]:       2446      2173      2081      2075      1982      1975      2139      2134      2136      2131      2226      2142      2686      2302      2585      2228
dram[7]:       2424      2173      2081      2074      1979      1976      2140      2133      2120      2112      2249      2168      2686      2303      2585      2227
dram[8]:       2422      2174      2081      2075      1972      1965      2139      2134      2119      2113      2249      2168      2686      2303      2585      2227
dram[9]:       2440      2196      2081      2074      1969      1965      2140      2134      2119      2111      2249      2168      2686      2305      2573      2206
dram[10]:       2441      2195      2080      2075      1972      1964      2139      2133      2120      2112      2234      2150      2697      2323      2572      2208
maximum mf latency per bank:
dram[0]:     242499    240999    240875    240596    240877    240395    239846    240616    239355    239136    242396    240822    243427    241951    242621    241544
dram[1]:     242488    241014    240781    240660    240479    240201    239657    239636    239426    239060    242389    240843    243313    241978    242530    241360
dram[2]:     242500    240852    240870    240607    240606    240330    239741    240666    239298    239195    242391    240905    243302    241826    242477    241000
dram[3]:     242491    241073    240740    240605    240483    240290    239932    239467    239340    238884    242503    241027    243305    241972    242512    241100
dram[4]:     242492    240918    240906    240522    240842    240542    239851    239540    239232    239114    242394    241070    243240    241868    242482    241023
dram[5]:     242507    240751    240718    240623    240448    240272    239986    239650    239338    238983    242505    241010    243268    242085    242511    241267
dram[6]:     242496    240762    240854    240411    240853    240423    239870    239660    239325    239120    242386    241064    243212    241934    242487    241239
dram[7]:     242514    240670    240591    240533    240555    240359    240014    239654    239312    239021    242446    241033    243322    241941    242682    241466
dram[8]:     242492    240824    240729    240343    240616    240218    239897    239654    239303    239560    242430    241073    243245    242066    242494    241209
dram[9]:     242502    240824    240809    240519    240600    240004    239982    239663    239234    239062    242406    241042    243247    242053    242534    241400
dram[10]:     242494    240802    240753    240609    240426    240180    239889    239650    239439    240321    242392    241091    243378    242063    242487    241185
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3686842 n_nop=2991668 n_act=18797 n_pre=18781 n_req=164399 n_rd=443252 n_write=214344 bw_util=0.3567
n_activity=2219359 dram_eff=0.5926
bk0: 29284a 3402334i bk1: 29280a 3414356i bk2: 29100a 3404863i bk3: 29100a 3416154i bk4: 27840a 3426368i bk5: 27840a 3427158i bk6: 25572a 3441250i bk7: 25572a 3450080i bk8: 26020a 3439557i bk9: 26020a 3440977i bk10: 25996a 3438283i bk11: 25996a 3451608i bk12: 28476a 3410464i bk13: 28476a 3420635i bk14: 29340a 3393286i bk15: 29340a 3398578i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11027
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7ff5602b1740 :  mf: uid=25064560, sid27:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (10649409), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3686842 n_nop=2990968 n_act=19086 n_pre=19070 n_req=164430 n_rd=443374 n_write=214344 bw_util=0.3568
n_activity=2223836 dram_eff=0.5915
bk0: 29280a 3402106i bk1: 29280a 3415275i bk2: 28628a 3407072i bk3: 28626a 3416848i bk4: 28300a 3418097i bk5: 28296a 3422368i bk6: 25576a 3441986i bk7: 25576a 3449630i bk8: 26024a 3437988i bk9: 26024a 3445913i bk10: 26064a 3440860i bk11: 26064a 3451626i bk12: 28480a 3410140i bk13: 28480a 3421135i bk14: 29340a 3395052i bk15: 29336a 3399548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0913
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3686842 n_nop=2991028 n_act=18901 n_pre=18885 n_req=164507 n_rd=443532 n_write=214496 bw_util=0.357
n_activity=2219435 dram_eff=0.593
bk0: 29744a 3393855i bk1: 29744a 3409507i bk2: 28636a 3406883i bk3: 28636a 3422724i bk4: 28300a 3419471i bk5: 28300a 3422203i bk6: 25568a 3438784i bk7: 25568a 3451088i bk8: 26028a 3436793i bk9: 26024a 3441595i bk10: 26064a 3437887i bk11: 26064a 3448762i bk12: 28480a 3412780i bk13: 28480a 3423447i bk14: 28948a 3395079i bk15: 28948a 3398329i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07889
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3686842 n_nop=2990830 n_act=19158 n_pre=19142 n_req=164428 n_rd=443368 n_write=214344 bw_util=0.3568
n_activity=2218585 dram_eff=0.5929
bk0: 29744a 3393394i bk1: 29740a 3406430i bk2: 28632a 3406738i bk3: 28632a 3415925i bk4: 28300a 3417397i bk5: 28296a 3422566i bk6: 25572a 3441556i bk7: 25572a 3448873i bk8: 26032a 3432151i bk9: 26032a 3439935i bk10: 25980a 3442387i bk11: 25980a 3451249i bk12: 28480a 3407583i bk13: 28480a 3412777i bk14: 28948a 3395486i bk15: 28948a 3400498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09876
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3686842 n_nop=2990620 n_act=19089 n_pre=19073 n_req=164515 n_rd=443556 n_write=214504 bw_util=0.357
n_activity=2220016 dram_eff=0.5928
bk0: 29744a 3398315i bk1: 29744a 3409055i bk2: 28632a 3409649i bk3: 28632a 3419380i bk4: 27920a 3421361i bk5: 27920a 3424021i bk6: 26032a 3433638i bk7: 26032a 3443837i bk8: 26032a 3436838i bk9: 26028a 3439182i bk10: 25988a 3441344i bk11: 25988a 3451383i bk12: 28476a 3409019i bk13: 28476a 3417869i bk14: 28956a 3396567i bk15: 28956a 3402217i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08149
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3686842 n_nop=2991062 n_act=19034 n_pre=19018 n_req=164432 n_rd=443384 n_write=214344 bw_util=0.3568
n_activity=2224291 dram_eff=0.5914
bk0: 29284a 3399798i bk1: 29280a 3411641i bk2: 29012a 3406205i bk3: 29012a 3407835i bk4: 27920a 3423033i bk5: 27916a 3427623i bk6: 26036a 3437143i bk7: 26036a 3445387i bk8: 26024a 3434517i bk9: 26024a 3439491i bk10: 25988a 3446208i bk11: 25988a 3454758i bk12: 28476a 3409726i bk13: 28476a 3417967i bk14: 28956a 3402547i bk15: 28956a 3406691i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0941
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3686842 n_nop=2991280 n_act=19005 n_pre=18989 n_req=164392 n_rd=443224 n_write=214344 bw_util=0.3567
n_activity=2215289 dram_eff=0.5937
bk0: 29284a 3398697i bk1: 29284a 3412224i bk2: 29016a 3405000i bk3: 29016a 3413900i bk4: 27832a 3421737i bk5: 27832a 3431023i bk6: 26040a 3436388i bk7: 26040a 3445533i bk8: 26020a 3438754i bk9: 26020a 3441624i bk10: 25988a 3438776i bk11: 25988a 3451060i bk12: 28012a 3413498i bk13: 28012a 3423839i bk14: 29420a 3393625i bk15: 29420a 3395052i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09529
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3686842 n_nop=2990542 n_act=19070 n_pre=19054 n_req=164544 n_rd=443520 n_write=214656 bw_util=0.357
n_activity=2219868 dram_eff=0.593
bk0: 29280a 3398629i bk1: 29276a 3414076i bk2: 29020a 3403565i bk3: 29020a 3412045i bk4: 27832a 3424027i bk5: 27828a 3427626i bk6: 26040a 3435027i bk7: 26040a 3445465i bk8: 25712a 3435480i bk9: 25712a 3444473i bk10: 26452a 3435005i bk11: 26452a 3444816i bk12: 28012a 3417098i bk13: 28012a 3426370i bk14: 29416a 3396431i bk15: 29416a 3401163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08295
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3686842 n_nop=2990960 n_act=19169 n_pre=19153 n_req=164390 n_rd=443216 n_write=214344 bw_util=0.3567
n_activity=2219558 dram_eff=0.5925
bk0: 29280a 3402479i bk1: 29280a 3415675i bk2: 29020a 3405909i bk3: 29020a 3416301i bk4: 27672a 3426334i bk5: 27672a 3430256i bk6: 26040a 3433520i bk7: 26040a 3439666i bk8: 25712a 3438694i bk9: 25712a 3446876i bk10: 26452a 3434561i bk11: 26452a 3441996i bk12: 28012a 3411993i bk13: 28012a 3424466i bk14: 29420a 3393679i bk15: 29420a 3399180i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08237
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3686842 n_nop=2990954 n_act=19174 n_pre=19158 n_req=164389 n_rd=443212 n_write=214344 bw_util=0.3567
n_activity=2219050 dram_eff=0.5926
bk0: 29744a 3394372i bk1: 29740a 3404714i bk2: 29024a 3404391i bk3: 29024a 3412902i bk4: 27676a 3430407i bk5: 27676a 3430649i bk6: 26032a 3434485i bk7: 26032a 3443259i bk8: 25712a 3436249i bk9: 25712a 3448561i bk10: 26452a 3433865i bk11: 26452a 3443321i bk12: 28012a 3414001i bk13: 28012a 3422176i bk14: 28956a 3395352i bk15: 28956a 3404096i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0796
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3686842 n_nop=2990394 n_act=19136 n_pre=19120 n_req=164548 n_rd=443536 n_write=214656 bw_util=0.357
n_activity=2221571 dram_eff=0.5925
bk0: 29744a 3395958i bk1: 29744a 3407691i bk2: 29016a 3406426i bk3: 29016a 3411893i bk4: 27676a 3426564i bk5: 27676a 3430853i bk6: 26036a 3434687i bk7: 26036a 3442787i bk8: 25712a 3440592i bk9: 25712a 3448076i bk10: 26144a 3439020i bk11: 26144a 3447383i bk12: 28476a 3406972i bk13: 28476a 3416658i bk14: 28964a 3400849i bk15: 28964a 3406171i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08483

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82463, Miss = 55407, Miss_rate = 0.672, Pending_hits = 201, Reservation_fails = 0
L2_cache_bank[1]: Access = 82396, Miss = 55406, Miss_rate = 0.672, Pending_hits = 223, Reservation_fails = 0
L2_cache_bank[2]: Access = 82435, Miss = 55423, Miss_rate = 0.672, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[3]: Access = 82446, Miss = 55421, Miss_rate = 0.672, Pending_hits = 214, Reservation_fails = 0
L2_cache_bank[4]: Access = 82485, Miss = 55442, Miss_rate = 0.672, Pending_hits = 191, Reservation_fails = 0
L2_cache_bank[5]: Access = 82466, Miss = 55441, Miss_rate = 0.672, Pending_hits = 252, Reservation_fails = 0
L2_cache_bank[6]: Access = 82388, Miss = 55422, Miss_rate = 0.673, Pending_hits = 146, Reservation_fails = 2
L2_cache_bank[7]: Access = 82387, Miss = 55420, Miss_rate = 0.673, Pending_hits = 199, Reservation_fails = 1
L2_cache_bank[8]: Access = 82493, Miss = 55445, Miss_rate = 0.672, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[9]: Access = 82513, Miss = 55444, Miss_rate = 0.672, Pending_hits = 262, Reservation_fails = 0
L2_cache_bank[10]: Access = 82474, Miss = 55424, Miss_rate = 0.672, Pending_hits = 199, Reservation_fails = 0
L2_cache_bank[11]: Access = 82435, Miss = 55422, Miss_rate = 0.672, Pending_hits = 267, Reservation_fails = 0
L2_cache_bank[12]: Access = 82396, Miss = 55403, Miss_rate = 0.672, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[13]: Access = 82435, Miss = 55403, Miss_rate = 0.672, Pending_hits = 220, Reservation_fails = 0
L2_cache_bank[14]: Access = 82552, Miss = 55441, Miss_rate = 0.672, Pending_hits = 195, Reservation_fails = 0
L2_cache_bank[15]: Access = 82552, Miss = 55439, Miss_rate = 0.672, Pending_hits = 252, Reservation_fails = 1
L2_cache_bank[16]: Access = 82455, Miss = 55402, Miss_rate = 0.672, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[17]: Access = 82416, Miss = 55402, Miss_rate = 0.672, Pending_hits = 246, Reservation_fails = 0
L2_cache_bank[18]: Access = 82415, Miss = 55402, Miss_rate = 0.672, Pending_hits = 135, Reservation_fails = 1
L2_cache_bank[19]: Access = 82454, Miss = 55401, Miss_rate = 0.672, Pending_hits = 200, Reservation_fails = 1
L2_cache_bank[20]: Access = 82552, Miss = 55442, Miss_rate = 0.672, Pending_hits = 192, Reservation_fails = 0
L2_cache_bank[21]: Access = 82552, Miss = 55442, Miss_rate = 0.672, Pending_hits = 262, Reservation_fails = 0
L2_total_cache_accesses = 1814160
L2_total_cache_misses = 1219294
L2_total_cache_miss_rate = 0.6721
L2_total_cache_pending_hits = 4529
L2_total_cache_reservation_fails = 6
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 590245
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4135
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 629596
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 589680
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1223976
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 589680
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.112

icnt_total_pkts_mem_to_simt=5827504
icnt_total_pkts_simt_to_mem=4172880
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.59613
	minimum = 6
	maximum = 52
Network latency average = 8.46456
	minimum = 6
	maximum = 52
Slowest packet = 3614257
Flit latency average = 6.9473
	minimum = 6
	maximum = 48
Slowest flit = 9961566
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237471
	minimum = 0.0187918 (at node 5)
	maximum = 0.0281877 (at node 0)
Accepted packet rate average = 0.0237471
	minimum = 0.0187918 (at node 5)
	maximum = 0.0281877 (at node 0)
Injected flit rate average = 0.0654506
	minimum = 0.0433029 (at node 5)
	maximum = 0.0867589 (at node 42)
Accepted flit rate average= 0.0654506
	minimum = 0.0602563 (at node 5)
	maximum = 0.0903845 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.09851 (39 samples)
	minimum = 6 (39 samples)
	maximum = 80.641 (39 samples)
Network latency average = 8.8118 (39 samples)
	minimum = 6 (39 samples)
	maximum = 78.4103 (39 samples)
Flit latency average = 7.4577 (39 samples)
	minimum = 6 (39 samples)
	maximum = 74.7436 (39 samples)
Fragmentation average = 0.0413026 (39 samples)
	minimum = 0 (39 samples)
	maximum = 31.6667 (39 samples)
Injected packet rate average = 0.0232618 (39 samples)
	minimum = 0.0184078 (39 samples)
	maximum = 0.0276114 (39 samples)
Accepted packet rate average = 0.0232618 (39 samples)
	minimum = 0.0184078 (39 samples)
	maximum = 0.0276114 (39 samples)
Injected flit rate average = 0.064113 (39 samples)
	minimum = 0.0424173 (39 samples)
	maximum = 0.0849892 (39 samples)
Accepted flit rate average = 0.064113 (39 samples)
	minimum = 0.0590257 (39 samples)
	maximum = 0.0885374 (39 samples)
Injected packet size average = 2.75615 (39 samples)
Accepted packet size average = 2.75615 (39 samples)
Hops average = 1 (39 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 43 min, 3 sec (6183 sec)
gpgpu_simulation_rate = 181967 (inst/sec)
gpgpu_simulation_rate = 1722 (cycle/sec)
GPGPU-Sim uArch: Shader 5 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 40: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 40 
gpu_sim_cycle = 38985
gpu_sim_insn = 28848876
gpu_ipc =     739.9994
gpu_tot_sim_cycle = 10910545
gpu_tot_sim_insn = 1153955040
gpu_tot_ipc =     105.7651
gpu_tot_issued_cta = 2560
max_total_param_size = 0
gpu_stall_dramfull = 142673
gpu_stall_icnt2sh    = 23374
partiton_reqs_in_parallel = 857670
partiton_reqs_in_parallel_total    = 43539647
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.0692
partiton_reqs_in_parallel_util = 857670
partiton_reqs_in_parallel_util_total    = 43539647
gpu_sim_cycle_parition_util = 38985
gpu_tot_sim_cycle_parition_util    = 1985067
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9349
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1814160
L2_BW  =     113.0649 GB/Sec
L2_BW_total  =      16.1643 GB/Sec
gpu_total_sim_rate=183487

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 23169120
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 71680
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0228
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 70048
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 23164888
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 71680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 23169120
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
193109, 185617, 185902, 192648, 193153, 185604, 185923, 192652, 53215, 51053, 51239, 34927, 
gpgpu_n_tot_thrd_icount = 1332776960
gpgpu_n_tot_w_icount = 41649280
gpgpu_n_stall_shd_mem = 292552
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1255360
gpgpu_n_mem_write_global = 604800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 30648320
gpgpu_n_store_insn = 19051200
gpgpu_n_shmem_insn = 126211520
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2293760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1296
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 289812
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1206940	W0_Idle:13060179	W0_Scoreboard:58851861	W1:2419200	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:16327200	W32:22902880
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10042880 {8:1255360,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82252800 {136:604800,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 141698560 {40:302400,136:952960,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4838400 {8:604800,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1904 
maxdqlatency = 0 
maxmflatency = 243427 
averagemflatency = 2162 
max_icnt2mem_latency = 242208 
max_icnt2sh_latency = 10910544 
mrq_lat_table:796957 	128039 	89788 	196538 	244578 	197429 	125971 	59458 	11670 	4637 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1229114 	614490 	952 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	67 	1759876 	84579 	510 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15632 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1055300 	196887 	3199 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	241920 	151200 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3030 	73 	0 	0 	0 	0 	0 	0 	0 	0 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    243698    244705    245324    246865    245421    246863    248521    248600    249615    250165    243671    244404    243669    244330    243680    244335 
dram[1]:    243696    244697    245329    246919    245408    246926    248468    248555    249606    250131    243669    244389    243671    244337    243683    244385 
dram[2]:    243699    244709    245325    246867    245400    246875    248546    249069    249631    250161    243669    244391    243670    244332    243683    244340 
dram[3]:    243698    244702    245331    246917    245430    246938    248497    249009    249627    250145    243669    244392    243670    244332    243685    244387 
dram[4]:    243697    244707    245327    246868    245407    246872    248453    249063    249644    250159    243669    244397    243670    244339    243456    243813 
dram[5]:    243700    244700    245332    246923    245415    246928    248500    248998    249608    250149    243671    244395    243669    244325    242792    243165 
dram[6]:    243696    244702    245329    246882    245430    246849    248451    249076    249607    250144    243669    244401    243671    244335    243682    244346 
dram[7]:    243698    244706    245334    246931    245439    246942    248503    249005    249606    250172    243670    244408    243669    244327    243687    244391 
dram[8]:    243698    244702    245326    246932    245415    245727    248457    249071    249609    250140    243671    244402    243669    244340    243689    244398 
dram[9]:    243704    244705    245336    246855    245418    245730    248492    248987    249610    250156    243669    244402    243670    244326    243677    244358 
dram[10]:    243693    244696    245328    246914    245414    247022    248454    249082    249613    250133    243669    244387    243670    244344    243684    244401 
average row accesses per activate:
dram[0]:  8.933969  8.398654  9.121931  9.099592  7.938914  7.611714  8.613596  8.337663  8.685137  8.319292  8.850585  8.433105  9.922018  9.520247  8.250549  8.250549 
dram[1]:  9.196560  8.911904  7.948979  8.001468  7.554386  7.219316  9.898252  9.216268  9.635122  9.597668  8.127063  7.898958  8.570523  8.332820  8.826018  8.261922 
dram[2]:  9.323577  8.835131  9.653097  9.212838  7.570323  7.486092  9.007483  8.431699  9.003646  8.521139  8.617673  8.368734  9.752931  9.348314  7.730258  7.359947 
dram[3]:  9.211245  9.000785  8.269143  8.402927  7.460153  7.229013 10.031250  9.206501  8.680140  8.522864  8.255892  8.255892  8.975934  8.536701  8.437834  7.757363 
dram[4]:  9.612741  9.181746  9.418825  8.969572  7.635116  7.302695  8.725022  8.565972  8.803922  8.370339  8.821942  8.545296  9.142012  8.735865  7.699374  7.371086 
dram[5]:  8.725718  8.250551  8.299701  8.349624  8.011373  7.623377  9.968687  9.732741  8.223147  8.397959  8.515625  8.306520  9.453671  8.915911  8.269058  7.780591 
dram[6]: 10.017841  9.204918  9.000000  8.870607  7.435825  7.542203  8.980892  8.620088  9.690873  9.272301  8.523024  8.575175  8.281911  8.067124  7.904196  7.611448 
dram[7]:  8.745327  8.366617  8.233506  8.178940  8.224649  7.873786  9.830677  9.752964  7.656423  7.578783  8.633162  8.465880  9.756457  9.667276  8.160289  7.864996 
dram[8]:  9.444071  8.738522  8.766377  8.836118  7.363124  7.260930  9.320113  8.875899  9.479024  8.889296  8.196574  8.388147  8.647588  8.373713  7.971086  7.575737 
dram[9]:  8.774292  8.400733  8.453577  8.131772  8.371200  7.933283  9.257035  9.153989  7.669298  7.645161  8.861552  8.339419  9.930516  9.451296  7.747899  7.747899 
dram[10]:  9.263328  9.051302  8.484339  8.458492  7.442390  7.256588  9.498556  9.249297  9.219165  8.553698  8.283082  8.234804  8.495680  8.344908  8.351698  8.197037 
average row locality = 1855598/218292 = 8.500531
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7510      7509      7467      7467      7147      7147      6550      6550      6675      6675      6673      6673      7295      7295      7522      7522 
dram[1]:      7509      7509      7346      7346      7265      7264      6551      6551      6676      6676      6690      6690      7296      7296      7522      7521 
dram[2]:      7628      7628      7348      7348      7265      7265      6549      6549      6677      6676      6690      6690      7296      7296      7422      7422 
dram[3]:      7628      7627      7347      7347      7265      7264      6550      6550      6678      6678      6668      6668      7296      7296      7422      7422 
dram[4]:      7628      7628      7347      7347      7167      7167      6668      6668      6678      6677      6670      6670      7295      7295      7424      7424 
dram[5]:      7510      7509      7445      7445      7167      7166      6669      6669      6676      6676      6670      6670      7295      7295      7424      7424 
dram[6]:      7510      7510      7446      7446      7144      7144      6670      6670      6675      6675      6670      6670      7176      7176      7543      7543 
dram[7]:      7509      7508      7447      7447      7144      7143      6670      6670      6596      6596      6789      6789      7176      7176      7542      7542 
dram[8]:      7509      7509      7447      7447      7103      7103      6670      6670      6596      6596      6789      6789      7176      7176      7543      7543 
dram[9]:      7628      7627      7448      7448      7104      7104      6668      6668      6597      6597      6789      6789      7176      7176      7424      7424 
dram[10]:      7628      7628      7446      7446      7104      7104      6669      6669      6597      6597      6710      6710      7295      7295      7426      7426 
total reads: 1250798
bank skew: 7628/6549 = 1.16
chip skew: 113753/113666 = 1.00
number of total write accesses:
dram[0]:      3720      3720      3680      3680      3380      3380      3080      3080      3200      3200      3160      3160      3520      3520      3740      3740 
dram[1]:      3720      3720      3560      3560      3500      3500      3080      3080      3200      3200      3160      3160      3520      3520      3740      3740 
dram[2]:      3840      3840      3560      3560      3500      3500      3080      3080      3200      3200      3160      3160      3520      3520      3640      3640 
dram[3]:      3840      3840      3560      3560      3500      3500      3080      3080      3200      3200      3140      3140      3520      3520      3640      3640 
dram[4]:      3840      3840      3560      3560      3400      3400      3200      3200      3200      3200      3140      3140      3520      3520      3640      3640 
dram[5]:      3720      3720      3660      3660      3400      3400      3200      3200      3200      3200      3140      3140      3520      3520      3640      3640 
dram[6]:      3720      3720      3660      3660      3400      3400      3200      3200      3200      3200      3140      3140      3400      3400      3760      3760 
dram[7]:      3720      3720      3660      3660      3400      3400      3200      3200      3120      3120      3260      3260      3400      3400      3760      3760 
dram[8]:      3720      3720      3660      3660      3360      3360      3200      3200      3120      3120      3260      3260      3400      3400      3760      3760 
dram[9]:      3840      3840      3660      3660      3360      3360      3200      3200      3120      3120      3260      3260      3400      3400      3640      3640 
dram[10]:      3840      3840      3660      3660      3360      3360      3200      3200      3120      3120      3180      3180      3520      3520      3640      3640 
total reads: 604800
bank skew: 3840/3080 = 1.25
chip skew: 55040/54960 = 1.00
average mf latency per bank:
dram[0]:       2392      2126      2045      2039      1913      1908      2068      2061      2089      2083      2145      2088      2640      2274      2535      2186
dram[1]:       2392      2127      2024      2016      1941      1937      2066      2063      2089      2082      2166      2085      2639      2273      2535      2186
dram[2]:       2407      2147      2023      2017      1941      1936      2068      2061      2088      2082      2165      2085      2639      2273      2513      2156
dram[3]:       2408      2147      2023      2016      1941      1936      2066      2062      2090      2081      2175      2093      2640      2273      2513      2156
dram[4]:       2406      2146      2022      2017      1931      1924      2093      2087      2089      2083      2174      2093      2639      2273      2513      2155
dram[5]:       2391      2124      2033      2027      1930      1925      2093      2087      2089      2083      2175      2092      2640      2272      2512      2156
dram[6]:       2390      2124      2033      2027      1935      1929      2093      2087      2088      2083      2175      2093      2628      2253      2526      2178
dram[7]:       2369      2124      2033      2026      1933      1929      2093      2087      2072      2064      2197      2118      2628      2254      2527      2178
dram[8]:       2367      2125      2033      2027      1926      1919      2093      2088      2071      2065      2197      2118      2628      2254      2526      2178
dram[9]:       2384      2147      2033      2026      1923      1918      2093      2088      2071      2063      2197      2118      2628      2256      2515      2157
dram[10]:       2385      2145      2032      2027      1925      1918      2092      2087      2072      2064      2183      2101      2639      2273      2514      2159
maximum mf latency per bank:
dram[0]:     242499    240999    240875    240596    240877    240395    239846    240616    239355    239136    242396    240822    243427    241951    242621    241544
dram[1]:     242488    241014    240781    240660    240479    240201    239657    239636    239426    239060    242389    240843    243313    241978    242530    241360
dram[2]:     242500    240852    240870    240607    240606    240330    239741    240666    239298    239195    242391    240905    243302    241826    242477    241000
dram[3]:     242491    241073    240740    240605    240483    240290    239932    239467    239340    238884    242503    241027    243305    241972    242512    241100
dram[4]:     242492    240918    240906    240522    240842    240542    239851    239540    239232    239114    242394    241070    243240    241868    242482    241023
dram[5]:     242507    240751    240718    240623    240448    240272    239986    239650    239338    238983    242505    241010    243268    242085    242511    241267
dram[6]:     242496    240762    240854    240411    240853    240423    239870    239660    239325    239120    242386    241064    243212    241934    242487    241239
dram[7]:     242514    240670    240591    240533    240555    240359    240014    239654    239312    239021    242446    241033    243322    241941    242682    241466
dram[8]:     242492    240824    240729    240343    240616    240218    239897    239654    239303    239560    242430    241073    243245    242066    242494    241209
dram[9]:     242502    240824    240809    240519    240600    240004    239982    239663    239234    239062    242406    241042    243247    242053    242534    241400
dram[10]:     242494    240802    240753    240609    240426    240180    239889    239650    239439    240321    242392    241091    243378    242063    242487    241185
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3759230 n_nop=3045536 n_act=19581 n_pre=19565 n_req=168637 n_rd=454708 n_write=219840 bw_util=0.3589
n_activity=2278897 dram_eff=0.592
bk0: 30040a 3467768i bk1: 30036a 3479849i bk2: 29868a 3469864i bk3: 29868a 3481570i bk4: 28588a 3491803i bk5: 28588a 3492397i bk6: 26200a 3507804i bk7: 26200a 3516724i bk8: 26700a 3505596i bk9: 26700a 3507035i bk10: 26692a 3504120i bk11: 26692a 3518006i bk12: 29180a 3476053i bk13: 29180a 3486802i bk14: 30088a 3458187i bk15: 30088a 3464017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11963
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3759230 n_nop=3044850 n_act=19862 n_pre=19846 n_req=168668 n_rd=454832 n_write=219840 bw_util=0.3589
n_activity=2283233 dram_eff=0.591
bk0: 30036a 3467080i bk1: 30036a 3480822i bk2: 29384a 3472235i bk3: 29384a 3482292i bk4: 29060a 3483220i bk5: 29056a 3487629i bk6: 26204a 3508175i bk7: 26204a 3515948i bk8: 26704a 3504258i bk9: 26704a 3512430i bk10: 26760a 3507256i bk11: 26760a 3518206i bk12: 29184a 3475552i bk13: 29184a 3487117i bk14: 30088a 3459797i bk15: 30084a 3464850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09896
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3759230 n_nop=3044872 n_act=19689 n_pre=19673 n_req=168749 n_rd=454996 n_write=220000 bw_util=0.3591
n_activity=2278720 dram_eff=0.5924
bk0: 30512a 3458402i bk1: 30512a 3474731i bk2: 29392a 3471814i bk3: 29392a 3488116i bk4: 29060a 3484450i bk5: 29060a 3487746i bk6: 26196a 3505158i bk7: 26196a 3517507i bk8: 26708a 3503278i bk9: 26704a 3507512i bk10: 26760a 3503665i bk11: 26760a 3514964i bk12: 29184a 3478515i bk13: 29184a 3489635i bk14: 29688a 3460240i bk15: 29688a 3463971i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08627
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3759230 n_nop=3044670 n_act=19956 n_pre=19940 n_req=168666 n_rd=454824 n_write=219840 bw_util=0.3589
n_activity=2277968 dram_eff=0.5923
bk0: 30512a 3458341i bk1: 30508a 3471667i bk2: 29388a 3472032i bk3: 29388a 3481228i bk4: 29060a 3482282i bk5: 29056a 3487678i bk6: 26200a 3507423i bk7: 26200a 3515463i bk8: 26712a 3498365i bk9: 26712a 3506204i bk10: 26672a 3508589i bk11: 26672a 3517533i bk12: 29184a 3473207i bk13: 29184a 3478757i bk14: 29688a 3460281i bk15: 29688a 3465981i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10556
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3759230 n_nop=3044532 n_act=19851 n_pre=19835 n_req=168753 n_rd=455012 n_write=220000 bw_util=0.3591
n_activity=2279438 dram_eff=0.5923
bk0: 30512a 3463222i bk1: 30512a 3474372i bk2: 29388a 3474949i bk3: 29388a 3484961i bk4: 28668a 3486772i bk5: 28668a 3489591i bk6: 26672a 3500032i bk7: 26672a 3510102i bk8: 26712a 3502788i bk9: 26708a 3505339i bk10: 26680a 3507598i bk11: 26680a 3517620i bk12: 29180a 3475301i bk13: 29180a 3483926i bk14: 29696a 3461136i bk15: 29696a 3467390i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08984
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3759230 n_nop=3044862 n_act=19852 n_pre=19836 n_req=168670 n_rd=454840 n_write=219840 bw_util=0.3589
n_activity=2283881 dram_eff=0.5908
bk0: 30040a 3464507i bk1: 30036a 3476842i bk2: 29780a 3471258i bk3: 29780a 3472963i bk4: 28668a 3487940i bk5: 28664a 3493185i bk6: 26676a 3502998i bk7: 26676a 3511823i bk8: 26704a 3500661i bk9: 26704a 3505949i bk10: 26680a 3512595i bk11: 26680a 3520683i bk12: 29180a 3475518i bk13: 29180a 3483787i bk14: 29696a 3467647i bk15: 29696a 3472219i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0992
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3759230 n_nop=3045196 n_act=19769 n_pre=19753 n_req=168628 n_rd=454672 n_write=219840 bw_util=0.3589
n_activity=2274515 dram_eff=0.5931
bk0: 30040a 3463871i bk1: 30040a 3477621i bk2: 29784a 3469807i bk3: 29784a 3479026i bk4: 28576a 3487364i bk5: 28576a 3496467i bk6: 26680a 3502751i bk7: 26680a 3511887i bk8: 26700a 3504829i bk9: 26700a 3507933i bk10: 26680a 3505045i bk11: 26680a 3517495i bk12: 28704a 3479416i bk13: 28704a 3490098i bk14: 30172a 3458388i bk15: 30172a 3459969i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10407
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3759230 n_nop=3044366 n_act=19872 n_pre=19856 n_req=168784 n_rd=454976 n_write=220160 bw_util=0.3592
n_activity=2279236 dram_eff=0.5924
bk0: 30036a 3463761i bk1: 30032a 3479205i bk2: 29788a 3468095i bk3: 29788a 3477267i bk4: 28576a 3489174i bk5: 28572a 3493094i bk6: 26680a 3501372i bk7: 26680a 3512092i bk8: 26384a 3501566i bk9: 26384a 3510641i bk10: 27156a 3501304i bk11: 27156a 3510764i bk12: 28704a 3482965i bk13: 28704a 3492204i bk14: 30168a 3461287i bk15: 30168a 3466550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09095
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3759230 n_nop=3044804 n_act=19969 n_pre=19953 n_req=168626 n_rd=454664 n_write=219840 bw_util=0.3589
n_activity=2279157 dram_eff=0.5919
bk0: 30036a 3467704i bk1: 30036a 3481301i bk2: 29788a 3470729i bk3: 29788a 3481612i bk4: 28412a 3491660i bk5: 28412a 3495640i bk6: 26680a 3499883i bk7: 26680a 3506030i bk8: 26384a 3504597i bk9: 26384a 3513527i bk10: 27156a 3500778i bk11: 27156a 3508235i bk12: 28704a 3477939i bk13: 28704a 3490644i bk14: 30172a 3458102i bk15: 30172a 3463999i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08932
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3759230 n_nop=3044774 n_act=19982 n_pre=19966 n_req=168627 n_rd=454668 n_write=219840 bw_util=0.3589
n_activity=2278421 dram_eff=0.5921
bk0: 30512a 3459296i bk1: 30508a 3469702i bk2: 29792a 3469128i bk3: 29792a 3477907i bk4: 28416a 3495695i bk5: 28416a 3496161i bk6: 26672a 3500994i bk7: 26672a 3509636i bk8: 26388a 3502417i bk9: 26388a 3514792i bk10: 27156a 3500132i bk11: 27156a 3509271i bk12: 28704a 3479734i bk13: 28704a 3488918i bk14: 29696a 3460293i bk15: 29696a 3469258i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08644
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7ff5607a7ee0 :  mf: uid=25707204, sid07:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (10910544), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3759230 n_nop=3044268 n_act=19910 n_pre=19894 n_req=168790 n_rd=454998 n_write=220160 bw_util=0.3592
n_activity=2280803 dram_eff=0.592
bk0: 30512a 3460929i bk1: 30512a 3472997i bk2: 29784a 3471310i bk3: 29784a 3477189i bk4: 28416a 3492111i bk5: 28414a 3496089i bk6: 26676a 3500954i bk7: 26676a 3508993i bk8: 26388a 3506799i bk9: 26388a 3514641i bk10: 26840a 3504907i bk11: 26840a 3513632i bk12: 29180a 3472527i bk13: 29180a 3482663i bk14: 29704a 3465539i bk15: 29704a 3471689i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09158

========= L2 cache stats =========
L2_cache_bank[0]: Access = 84576, Miss = 56839, Miss_rate = 0.672, Pending_hits = 205, Reservation_fails = 0
L2_cache_bank[1]: Access = 84508, Miss = 56838, Miss_rate = 0.673, Pending_hits = 230, Reservation_fails = 0
L2_cache_bank[2]: Access = 84548, Miss = 56855, Miss_rate = 0.672, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[3]: Access = 84560, Miss = 56853, Miss_rate = 0.672, Pending_hits = 222, Reservation_fails = 0
L2_cache_bank[4]: Access = 84600, Miss = 56875, Miss_rate = 0.672, Pending_hits = 196, Reservation_fails = 0
L2_cache_bank[5]: Access = 84580, Miss = 56874, Miss_rate = 0.672, Pending_hits = 262, Reservation_fails = 0
L2_cache_bank[6]: Access = 84500, Miss = 56854, Miss_rate = 0.673, Pending_hits = 150, Reservation_fails = 2
L2_cache_bank[7]: Access = 84500, Miss = 56852, Miss_rate = 0.673, Pending_hits = 203, Reservation_fails = 1
L2_cache_bank[8]: Access = 84608, Miss = 56877, Miss_rate = 0.672, Pending_hits = 195, Reservation_fails = 1
L2_cache_bank[9]: Access = 84628, Miss = 56876, Miss_rate = 0.672, Pending_hits = 271, Reservation_fails = 0
L2_cache_bank[10]: Access = 84588, Miss = 56856, Miss_rate = 0.672, Pending_hits = 204, Reservation_fails = 0
L2_cache_bank[11]: Access = 84548, Miss = 56854, Miss_rate = 0.672, Pending_hits = 271, Reservation_fails = 0
L2_cache_bank[12]: Access = 84508, Miss = 56834, Miss_rate = 0.673, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 84548, Miss = 56834, Miss_rate = 0.672, Pending_hits = 225, Reservation_fails = 0
L2_cache_bank[14]: Access = 84668, Miss = 56873, Miss_rate = 0.672, Pending_hits = 201, Reservation_fails = 0
L2_cache_bank[15]: Access = 84668, Miss = 56871, Miss_rate = 0.672, Pending_hits = 259, Reservation_fails = 1
L2_cache_bank[16]: Access = 84568, Miss = 56833, Miss_rate = 0.672, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[17]: Access = 84528, Miss = 56833, Miss_rate = 0.672, Pending_hits = 253, Reservation_fails = 0
L2_cache_bank[18]: Access = 84528, Miss = 56834, Miss_rate = 0.672, Pending_hits = 137, Reservation_fails = 1
L2_cache_bank[19]: Access = 84568, Miss = 56833, Miss_rate = 0.672, Pending_hits = 205, Reservation_fails = 1
L2_cache_bank[20]: Access = 84668, Miss = 56875, Miss_rate = 0.672, Pending_hits = 198, Reservation_fails = 0
L2_cache_bank[21]: Access = 84668, Miss = 56875, Miss_rate = 0.672, Pending_hits = 269, Reservation_fails = 0
L2_total_cache_accesses = 1860664
L2_total_cache_misses = 1250798
L2_total_cache_miss_rate = 0.6722
L2_total_cache_pending_hits = 4650
L2_total_cache_reservation_fails = 7
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 605124
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 645980
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 604800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 7
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1255360
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 604800
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.112

icnt_total_pkts_mem_to_simt=5976864
icnt_total_pkts_simt_to_mem=4279864
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.53144
	minimum = 6
	maximum = 38
Network latency average = 8.4101
	minimum = 6
	maximum = 36
Slowest packet = 3630388
Flit latency average = 6.88248
	minimum = 6
	maximum = 32
Slowest flit = 10006500
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.023858
	minimum = 0.0188795 (at node 0)
	maximum = 0.0283193 (at node 7)
Accepted packet rate average = 0.023858
	minimum = 0.0188795 (at node 0)
	maximum = 0.0283193 (at node 7)
Injected flit rate average = 0.0657562
	minimum = 0.043505 (at node 0)
	maximum = 0.087164 (at node 42)
Accepted flit rate average= 0.0657562
	minimum = 0.0605377 (at node 0)
	maximum = 0.0908065 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.08434 (40 samples)
	minimum = 6 (40 samples)
	maximum = 79.575 (40 samples)
Network latency average = 8.80175 (40 samples)
	minimum = 6 (40 samples)
	maximum = 77.35 (40 samples)
Flit latency average = 7.44332 (40 samples)
	minimum = 6 (40 samples)
	maximum = 73.675 (40 samples)
Fragmentation average = 0.04027 (40 samples)
	minimum = 0 (40 samples)
	maximum = 30.875 (40 samples)
Injected packet rate average = 0.0232767 (40 samples)
	minimum = 0.0184196 (40 samples)
	maximum = 0.0276291 (40 samples)
Accepted packet rate average = 0.0232767 (40 samples)
	minimum = 0.0184196 (40 samples)
	maximum = 0.0276291 (40 samples)
Injected flit rate average = 0.0641541 (40 samples)
	minimum = 0.0424445 (40 samples)
	maximum = 0.0850436 (40 samples)
Accepted flit rate average = 0.0641541 (40 samples)
	minimum = 0.0590635 (40 samples)
	maximum = 0.0885942 (40 samples)
Injected packet size average = 2.75615 (40 samples)
Accepted packet size average = 2.75615 (40 samples)
Hops average = 1 (40 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 44 min, 49 sec (6289 sec)
gpgpu_simulation_rate = 183487 (inst/sec)
gpgpu_simulation_rate = 1734 (cycle/sec)
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 66226 Tlb_hit: 65730 Tlb_miss: 496 Tlb_hit_rate: 0.992510
Shader1: Tlb_access: 66812 Tlb_hit: 66128 Tlb_miss: 684 Tlb_hit_rate: 0.989762
Shader2: Tlb_access: 66812 Tlb_hit: 66128 Tlb_miss: 684 Tlb_hit_rate: 0.989762
Shader3: Tlb_access: 66812 Tlb_hit: 66068 Tlb_miss: 744 Tlb_hit_rate: 0.988864
Shader4: Tlb_access: 66812 Tlb_hit: 66068 Tlb_miss: 744 Tlb_hit_rate: 0.988864
Shader5: Tlb_access: 66812 Tlb_hit: 66068 Tlb_miss: 744 Tlb_hit_rate: 0.988864
Shader6: Tlb_access: 66812 Tlb_hit: 66068 Tlb_miss: 744 Tlb_hit_rate: 0.988864
Shader7: Tlb_access: 66812 Tlb_hit: 66128 Tlb_miss: 684 Tlb_hit_rate: 0.989762
Shader8: Tlb_access: 66812 Tlb_hit: 66128 Tlb_miss: 684 Tlb_hit_rate: 0.989762
Shader9: Tlb_access: 66812 Tlb_hit: 66316 Tlb_miss: 496 Tlb_hit_rate: 0.992576
Shader10: Tlb_access: 66812 Tlb_hit: 66316 Tlb_miss: 496 Tlb_hit_rate: 0.992576
Shader11: Tlb_access: 66812 Tlb_hit: 66316 Tlb_miss: 496 Tlb_hit_rate: 0.992576
Shader12: Tlb_access: 66812 Tlb_hit: 66316 Tlb_miss: 496 Tlb_hit_rate: 0.992576
Shader13: Tlb_access: 66226 Tlb_hit: 65730 Tlb_miss: 496 Tlb_hit_rate: 0.992510
Shader14: Tlb_access: 66226 Tlb_hit: 65730 Tlb_miss: 496 Tlb_hit_rate: 0.992510
Shader15: Tlb_access: 66076 Tlb_hit: 65580 Tlb_miss: 496 Tlb_hit_rate: 0.992494
Shader16: Tlb_access: 66076 Tlb_hit: 65580 Tlb_miss: 496 Tlb_hit_rate: 0.992494
Shader17: Tlb_access: 66076 Tlb_hit: 65580 Tlb_miss: 496 Tlb_hit_rate: 0.992494
Shader18: Tlb_access: 66076 Tlb_hit: 65580 Tlb_miss: 496 Tlb_hit_rate: 0.992494
Shader19: Tlb_access: 66226 Tlb_hit: 65730 Tlb_miss: 496 Tlb_hit_rate: 0.992510
Shader20: Tlb_access: 66226 Tlb_hit: 65730 Tlb_miss: 496 Tlb_hit_rate: 0.992510
Shader21: Tlb_access: 66226 Tlb_hit: 65730 Tlb_miss: 496 Tlb_hit_rate: 0.992510
Shader22: Tlb_access: 66226 Tlb_hit: 65730 Tlb_miss: 496 Tlb_hit_rate: 0.992510
Shader23: Tlb_access: 66076 Tlb_hit: 65580 Tlb_miss: 496 Tlb_hit_rate: 0.992494
Shader24: Tlb_access: 66076 Tlb_hit: 65580 Tlb_miss: 496 Tlb_hit_rate: 0.992494
Shader25: Tlb_access: 66076 Tlb_hit: 65580 Tlb_miss: 496 Tlb_hit_rate: 0.992494
Shader26: Tlb_access: 66076 Tlb_hit: 65580 Tlb_miss: 496 Tlb_hit_rate: 0.992494
Shader27: Tlb_access: 66226 Tlb_hit: 65730 Tlb_miss: 496 Tlb_hit_rate: 0.992510
Tlb_tot_access: 1860160 Tlb_tot_hit: 1844528, Tlb_tot_miss: 15632, Tlb_tot_hit_rate: 0.991596
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader1: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader2: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader3: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader4: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader5: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader6: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader7: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader8: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader9: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader10: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader11: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader12: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader13: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader14: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader15: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader16: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader17: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader18: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader19: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader20: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader21: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader22: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader23: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader24: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader25: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader26: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Shader27: Tlb_validate: 2 Tlb_invalidate: 2 Tlb_evict: 0 Tlb_page_evict: 2
Tlb_tot_valiate: 56 Tlb_invalidate: 56, Tlb_tot_evict: 0, Tlb_tot_evict page: 56
========================================TLB statistics(threshing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thresh: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:496 Page_hit: 0 Page_miss: 496 Page_hit_rate: 0.000000 Page_fault: 1 Page_pending: 495
Shader1: Page_table_access:684 Page_hit: 0 Page_miss: 684 Page_hit_rate: 0.000000 Page_fault: 1 Page_pending: 683
Shader2: Page_table_access:684 Page_hit: 0 Page_miss: 684 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 684
Shader3: Page_table_access:744 Page_hit: 0 Page_miss: 744 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 744
Shader4: Page_table_access:744 Page_hit: 0 Page_miss: 744 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 744
Shader5: Page_table_access:744 Page_hit: 0 Page_miss: 744 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 744
Shader6: Page_table_access:744 Page_hit: 0 Page_miss: 744 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 744
Shader7: Page_table_access:684 Page_hit: 0 Page_miss: 684 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 684
Shader8: Page_table_access:684 Page_hit: 0 Page_miss: 684 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 684
Shader9: Page_table_access:496 Page_hit: 0 Page_miss: 496 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 496
Shader10: Page_table_access:496 Page_hit: 0 Page_miss: 496 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 496
Shader11: Page_table_access:496 Page_hit: 0 Page_miss: 496 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 496
Shader12: Page_table_access:496 Page_hit: 0 Page_miss: 496 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 496
Shader13: Page_table_access:496 Page_hit: 0 Page_miss: 496 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 496
Shader14: Page_table_access:496 Page_hit: 0 Page_miss: 496 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 496
Shader15: Page_table_access:496 Page_hit: 0 Page_miss: 496 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 496
Shader16: Page_table_access:496 Page_hit: 0 Page_miss: 496 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 496
Shader17: Page_table_access:496 Page_hit: 0 Page_miss: 496 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 496
Shader18: Page_table_access:496 Page_hit: 0 Page_miss: 496 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 496
Shader19: Page_table_access:496 Page_hit: 0 Page_miss: 496 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 496
Shader20: Page_table_access:496 Page_hit: 0 Page_miss: 496 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 496
Shader21: Page_table_access:496 Page_hit: 0 Page_miss: 496 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 496
Shader22: Page_table_access:496 Page_hit: 0 Page_miss: 496 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 496
Shader23: Page_table_access:496 Page_hit: 0 Page_miss: 496 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 496
Shader24: Page_table_access:496 Page_hit: 0 Page_miss: 496 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 496
Shader25: Page_table_access:496 Page_hit: 0 Page_miss: 496 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 496
Shader26: Page_table_access:496 Page_hit: 0 Page_miss: 496 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 496
Shader27: Page_table_access:496 Page_hit: 0 Page_miss: 496 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 496
Page_talbe_tot_access: 15632 Page_tot_hit: 0, Page_tot_miss 15632, Page_tot_hit_rate: 0.000000 Page_tot_fault: 2 Page_tot_pending: 15630
Total_memory_access_page_fault: 2, Average_latency: 588217.000000
========================================Page threshing statistics==============================
Page_validate: 2 Page_evict_diry: 0 Page_evict_not_diry: 0
Page_tot_thresh: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.749163
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 1.000000, [76-100]: 0.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:   724149 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(338.959473)
F:   223512----T:   465592 	 St: c0000000 Sz: 2097152 	 Sm: 0 	 T: memcpy_h2d(163.457123)
F:   468762----T:   710842 	 St: c0200000 Sz: 2097152 	 Sm: 0 	 T: memcpy_h2d(163.457123)
F:   946299----T:   984880 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(26.050642)
F:  1207030----T:  1245925 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(26.262661)
F:  1468075----T:  1507421 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(26.567184)
F:  1729571----T:  1768382 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(26.205942)
F:  1990532----T:  2029800 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(26.514517)
F:  2251950----T:  2290731 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(26.185686)
F:  2512881----T:  2551840 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(26.305874)
F:  2773990----T:  2812742 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(26.166103)
F:  3034892----T:  3074263 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(26.584064)
F:  3296413----T:  3335157 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(26.160702)
F:  3557307----T:  3596687 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(26.590141)
F:  3818837----T:  3857733 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(26.263336)
F:  4079883----T:  4119309 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(26.621202)
F:  4341459----T:  4380228 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(26.177582)
F:  4602378----T:  4641711 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(26.558407)
F:  4863861----T:  4902819 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(26.305199)
F:  5124969----T:  5164095 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(26.418636)
F:  5386245----T:  5425092 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(26.230249)
F:  5647242----T:  5686651 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(26.609724)
F:  5908801----T:  5947742 	 	 	 Kl: 21 	 Sm: 0 	 T: kernel_launch(26.293720)
F:  6169892----T:  6209027 	 	 	 Kl: 22 	 Sm: 0 	 T: kernel_launch(26.424713)
F:  6431177----T:  6470013 	 	 	 Kl: 23 	 Sm: 0 	 T: kernel_launch(26.222822)
F:  6692163----T:  6731195 	 	 	 Kl: 24 	 Sm: 0 	 T: kernel_launch(26.355165)
F:  6953345----T:  6992239 	 	 	 Kl: 25 	 Sm: 0 	 T: kernel_launch(26.261986)
F:  7214389----T:  7253459 	 	 	 Kl: 26 	 Sm: 0 	 T: kernel_launch(26.380823)
F:  7475609----T:  7514406 	 	 	 Kl: 27 	 Sm: 0 	 T: kernel_launch(26.196489)
F:  7736556----T:  7775667 	 	 	 Kl: 28 	 Sm: 0 	 T: kernel_launch(26.408508)
F:  7997817----T:  8036719 	 	 	 Kl: 29 	 Sm: 0 	 T: kernel_launch(26.267387)
F:  8258869----T:  8298236 	 	 	 Kl: 30 	 Sm: 0 	 T: kernel_launch(26.581364)
F:  8520386----T:  8559164 	 	 	 Kl: 31 	 Sm: 0 	 T: kernel_launch(26.183661)
F:  8781314----T:  8820673 	 	 	 Kl: 32 	 Sm: 0 	 T: kernel_launch(26.575962)
F:  9042823----T:  9081727 	 	 	 Kl: 33 	 Sm: 0 	 T: kernel_launch(26.268738)
F:  9303877----T:  9343328 	 	 	 Kl: 34 	 Sm: 0 	 T: kernel_launch(26.638083)
F:  9565478----T:  9604425 	 	 	 Kl: 35 	 Sm: 0 	 T: kernel_launch(26.297771)
F:  9826575----T:  9865664 	 	 	 Kl: 36 	 Sm: 0 	 T: kernel_launch(26.393654)
F: 10087814----T: 10126621 	 	 	 Kl: 37 	 Sm: 0 	 T: kernel_launch(26.203241)
F: 10348771----T: 10388093 	 	 	 Kl: 38 	 Sm: 0 	 T: kernel_launch(26.550980)
F: 10610243----T: 10649410 	 	 	 Kl: 39 	 Sm: 0 	 T: kernel_launch(26.446320)
F: 10871560----T: 10910545 	 	 	 Kl: 40 	 Sm: 0 	 T: kernel_launch(26.323431)
F: 10910545----T: 10913150 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10910545----T: 10918785 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 10921390----T: 10923995 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10921390----T: 10929630 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 10932235----T: 10934840 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10932235----T: 10947930 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 10950535----T: 10953140 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10950535----T: 10981258 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 10983863----T: 10986468 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10983863----T: 11044699 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 11047304----T: 11049909 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11047304----T: 11168393 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F: 11170998----T: 11173603 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11170998----T: 11179238 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 11181843----T: 11184448 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11181843----T: 11190083 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 11192688----T: 11195293 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11192688----T: 11208383 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 11210988----T: 11213593 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11210988----T: 11241711 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 11244316----T: 11246921 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11244316----T: 11305152 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 11307757----T: 11310362 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11307757----T: 11428846 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 2024545(cycle), 1367.012207(us)
Tot_kernel_exec_time_and_fault_time: 2157835(cycle), 1457.012207(us)
Tot_memcpy_h2d_time: 484160(cycle), 326.914246(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 484160(cycle), 326.914246(us)
Tot_devicesync_time: 520906(cycle), 351.725861(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 520906(cycle), 351.725861(us)
GPGPU-Sim: *** exit detected ***
