--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf PORT.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
button_left |    4.279(R)|      SLOW  |   -0.472(R)|      FAST  |clk_BUFGP         |   0.000|
button_right|    3.846(R)|      SLOW  |   -0.860(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
RGB<0>      |        29.584(R)|      SLOW  |         4.926(R)|      FAST  |clk_BUFGP         |   0.000|
RGB<1>      |        29.393(R)|      SLOW  |         4.755(R)|      FAST  |clk_BUFGP         |   0.000|
RGB<2>      |        28.767(R)|      SLOW  |         4.696(R)|      FAST  |clk_BUFGP         |   0.000|
h_sync      |        11.678(R)|      SLOW  |         4.862(R)|      FAST  |clk_BUFGP         |   0.000|
v_sync      |        11.947(R)|      SLOW  |         4.479(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock reset to Pad
------------+-----------------+------------+-----------------+------------+-------------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                               | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)              | Phase  |
------------+-----------------+------------+-----------------+------------+-------------------------------+--------+
RGB<1>      |        20.662(F)|      SLOW  |         7.475(F)|      FAST  |U3/reset_start_button_OR_1462_o|   0.000|
RGB<2>      |        19.943(F)|      SLOW  |         7.948(F)|      FAST  |U3/reset_start_button_OR_1462_o|   0.000|
------------+-----------------+------------+-----------------+------------+-------------------------------+--------+

Clock start_button to Pad
------------+-----------------+------------+-----------------+------------+-------------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                               | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)              | Phase  |
------------+-----------------+------------+-----------------+------------+-------------------------------+--------+
RGB<1>      |        20.892(F)|      SLOW  |         7.688(F)|      FAST  |U3/reset_start_button_OR_1462_o|   0.000|
RGB<2>      |        20.173(F)|      SLOW  |         8.161(F)|      FAST  |U3/reset_start_button_OR_1462_o|   0.000|
------------+-----------------+------------+-----------------+------------+-------------------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.442|         |         |         |
reset          |    4.983|   10.574|         |         |
start_button   |    5.213|   10.574|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Feb 21 21:23:26 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 245 MB



