#
# OPTION COMMAND FILE created by Cadence Quantus Extraction Version 19.1.2-s160 from CCL
#
capacitance \
	 -decoupling_factor 1.0 \
	 -ground_net "VSS"
extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -array_vias_spacing auto \
	 -macro_cells_type "default" \
	 -max_fracture_length infinite \
	 -max_fracture_length_unit "MICRONS" \
	 -max_via_array_size \
		"auto" \
	 -net_name_space "LAYOUT"
filter_res \
	 -merge_parallel_res false \
	 -min_res 0.001
input_db -type assura \
	 -design_cell_name "Inverter4X layout DVLSI2024_MVLSI02_DVLSI03_MVLSI02_DVLSI02_SCH" \
	 -directory_name "/home/dvlsi02/dvlsi/virtuoso" \
	 -format "DFII" \
	 -run_name "Inverter4X"
log_file \
	 -file_name "/home/dvlsi02/dvlsi/virtuoso/qrc.Inverter4X.log"
output_db -type extracted_view \
	 -cap_component "pcapacitor" \
	 -cap_property_name "c" \
	 -enable_cellview_check false \
	 -include_cap_model "false" \
	 -include_parasitic_cap_model "false" \
	 -include_parasitic_res_model "false" \
	 -include_res_model "false" \
	 -res_component "presistor" \
	 -res_property_name "r" \
	 -view_name "inverter4xTypicalExtracted"
output_setup \
	 -directory_name "/home/dvlsi02/dvlsi/virtuoso" \
	 -temporary_directory_name "Inverter4X"
process_technology \
	 -technology_directory \
		"/home/cadence/GPDK/gpdk045_v_6_0/qrc/typical" \
	 -temperature \
		25


