$date
	Mon May 17 23:42:59 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var reg 1 ! clk $end
$var reg 1 " rst_n $end
$var integer 32 # count [31:0] $end
$var integer 32 $ fp_w [31:0] $end
$scope module CPU $end
$var wire 1 % IFID_flush $end
$var wire 32 & Imm_0 [31:0] $end
$var wire 32 ' Imm_4 [31:0] $end
$var wire 24 ( Mux_control_notuse_i [23:0] $end
$var wire 1 ) PCSrc $end
$var wire 1 ! clk_i $end
$var wire 1 " rst_i $end
$var wire 1 * zero $end
$var wire 32 + pc_o [31:0] $end
$var wire 32 , pc_i [31:0] $end
$var wire 32 - pc_add_immediate [31:0] $end
$var wire 32 . pc_add4 [31:0] $end
$var wire 1 / ovf $end
$var wire 1 0 cout $end
$var wire 1 1 control_output_select $end
$var wire 1 2 branch_zero $end
$var wire 2 3 WriteBack [1:0] $end
$var wire 32 4 SL1_o [31:0] $end
$var wire 1 5 RegWrite $end
$var wire 32 6 RTdata_o [31:0] $end
$var wire 32 7 RSdata_o [31:0] $end
$var wire 1 8 PC_write $end
$var wire 8 9 Mux_control_o [7:0] $end
$var wire 24 : Mux_control_notuse_o [23:0] $end
$var wire 32 ; MuxMemtoReg_o [31:0] $end
$var wire 32 < MuxALUSrc_o [31:0] $end
$var wire 1 = MemWrite $end
$var wire 1 > MemRead $end
$var wire 32 ? MEMWB_pc_add4_o [31:0] $end
$var wire 5 @ MEMWB_instr_11_7_o [4:0] $end
$var wire 3 A MEMWB_WB_o [2:0] $end
$var wire 32 B MEMWB_DM_o [31:0] $end
$var wire 32 C MEMWB_ALUresult_o [31:0] $end
$var wire 1 D Jump $end
$var wire 32 E Imm_Gen_o [31:0] $end
$var wire 32 F IF_instr [31:0] $end
$var wire 1 G IFID_write $end
$var wire 32 H IFID_pc_o [31:0] $end
$var wire 32 I IFID_pc_add4_o [31:0] $end
$var wire 32 J IFID_instr_o [31:0] $end
$var wire 32 K IDEXE_pc_add4_o [31:0] $end
$var wire 32 L IDEXE_instr_o [31:0] $end
$var wire 4 M IDEXE_instr_30_14_12_o [3:0] $end
$var wire 5 N IDEXE_instr_11_7_o [4:0] $end
$var wire 3 O IDEXE_WB_o [2:0] $end
$var wire 32 P IDEXE_RTdata_o [31:0] $end
$var wire 32 Q IDEXE_RSdata_o [31:0] $end
$var wire 2 R IDEXE_Mem_o [1:0] $end
$var wire 32 S IDEXE_ImmGen_o [31:0] $end
$var wire 3 T IDEXE_Exe_o [2:0] $end
$var wire 1 U EXEMEM_zero_o $end
$var wire 32 V EXEMEM_pc_add4_o [31:0] $end
$var wire 32 W EXEMEM_instr_o [31:0] $end
$var wire 5 X EXEMEM_instr_11_7_o [4:0] $end
$var wire 3 Y EXEMEM_WB_o [2:0] $end
$var wire 32 Z EXEMEM_RTdata_o [31:0] $end
$var wire 2 [ EXEMEM_Mem_o [1:0] $end
$var wire 32 \ EXEMEM_ALUresult_o [31:0] $end
$var wire 32 ] DM_o [31:0] $end
$var wire 1 ^ Branch $end
$var wire 32 _ ALUresult [31:0] $end
$var wire 4 ` ALU_Ctrl_o [3:0] $end
$var wire 32 a ALUSrc2_o [31:0] $end
$var wire 32 b ALUSrc1_o [31:0] $end
$var wire 1 c ALUSrc $end
$var wire 2 d ALUSelSrc2 [1:0] $end
$var wire 2 e ALUSelSrc1 [1:0] $end
$var wire 2 f ALUOp [1:0] $end
$scope module ALU_Ctrl $end
$var wire 2 g ALUOp [1:0] $end
$var wire 4 h ALU_Ctrl_o [3:0] $end
$var wire 4 i instr [3:0] $end
$var wire 3 j func3 [2:0] $end
$var reg 4 k ALU_Ctrl_o_reg [3:0] $end
$upscope $end
$scope module Branch_Adder $end
$var wire 32 l sum_o [31:0] $end
$var wire 32 m src2_i [31:0] $end
$var wire 32 n src1_i [31:0] $end
$upscope $end
$scope module Check_Equal $end
$var wire 1 " rst_n $end
$var wire 32 o src2 [31:0] $end
$var wire 32 p src1 [31:0] $end
$var reg 32 q a [31:0] $end
$var reg 32 r b [31:0] $end
$var reg 32 s result [31:0] $end
$var reg 1 2 zero $end
$upscope $end
$scope module Data_Memory $end
$var wire 1 t MemRead_i $end
$var wire 1 u MemWrite_i $end
$var wire 1 ! clk_i $end
$var wire 32 v data_o [31:0] $end
$var wire 32 w data_i [31:0] $end
$var wire 32 x addr_i [31:0] $end
$var integer 32 y i [31:0] $end
$upscope $end
$scope module Decoder $end
$var wire 7 z opcode [6:0] $end
$var wire 32 { instr_i [31:0] $end
$var wire 3 | funct3 [2:0] $end
$var wire 2 } WriteBack [1:0] $end
$var wire 1 5 RegWrite $end
$var wire 1 = MemWrite $end
$var wire 1 > MemRead $end
$var wire 1 D Jump $end
$var wire 3 ~ Instr_field [2:0] $end
$var wire 10 !" Ctrl_o [9:0] $end
$var wire 1 ^ Branch $end
$var wire 1 c ALUSrc $end
$var wire 2 "" ALUOp [1:0] $end
$upscope $end
$scope module EXEtoMEM $end
$var wire 1 ! clk_i $end
$var wire 1 " rst_i $end
$var wire 1 * zero_i $end
$var wire 32 #" rtdata_i [31:0] $end
$var wire 32 $" pc_add4_i [31:0] $end
$var wire 32 %" instr_i [31:0] $end
$var wire 32 &" alu_ans_i [31:0] $end
$var wire 5 '" WBreg_i [4:0] $end
$var wire 3 (" WB_i [2:0] $end
$var wire 2 )" Mem_i [1:0] $end
$var reg 2 *" Mem_o [1:0] $end
$var reg 3 +" WB_o [2:0] $end
$var reg 5 ," WBreg_o [4:0] $end
$var reg 32 -" alu_ans_o [31:0] $end
$var reg 32 ." instr_o [31:0] $end
$var reg 32 /" pc_add4_o [31:0] $end
$var reg 32 0" rtdata_o [31:0] $end
$var reg 1 U zero_o $end
$upscope $end
$scope module FWUnit $end
$var wire 5 1" EXE_instr19_15 [4:0] $end
$var wire 5 2" EXE_instr24_20 [4:0] $end
$var wire 3 3" MEM_WBControl [2:0] $end
$var wire 5 4" MEM_instr11_7 [4:0] $end
$var wire 2 5" src1_sel_o [1:0] $end
$var wire 2 6" src2_sel_o [1:0] $end
$var wire 5 7" WB_instr11_7 [4:0] $end
$var wire 3 8" WB_Control [2:0] $end
$var wire 1 9" Regwrite $end
$var wire 1 :" MEM_Regwrite $end
$var reg 2 ;" sel1_o_reg [1:0] $end
$var reg 2 <" sel2_o_reg [1:0] $end
$upscope $end
$scope module Hazard_detection_obj $end
$var wire 1 =" IDEXE_memRead $end
$var wire 5 >" IFID_regRs [4:0] $end
$var wire 5 ?" IFID_regRt [4:0] $end
$var wire 1 G IFID_write $end
$var wire 1 8 PC_write $end
$var wire 1 1 control_output_select $end
$var wire 5 @" IDEXE_regRd [4:0] $end
$var reg 1 1 COS_reg $end
$var reg 1 A" IFIDW_reg $end
$var reg 1 B" PCW_reg $end
$upscope $end
$scope module IDtoEXE $end
$var wire 3 C" Exe_i [2:0] $end
$var wire 2 D" Mem_i [1:0] $end
$var wire 3 E" WB_i [2:0] $end
$var wire 5 F" WBreg_i [4:0] $end
$var wire 4 G" alu_ctrl_instr [3:0] $end
$var wire 1 ! clk_i $end
$var wire 1 " rst_i $end
$var wire 32 H" pc_add4_i [31:0] $end
$var wire 32 I" instr_i [31:0] $end
$var wire 32 J" immgen_i [31:0] $end
$var wire 32 K" data2_i [31:0] $end
$var wire 32 L" data1_i [31:0] $end
$var reg 3 M" Exe_o [2:0] $end
$var reg 2 N" Mem_o [1:0] $end
$var reg 3 O" WB_o [2:0] $end
$var reg 5 P" WBreg_o [4:0] $end
$var reg 4 Q" alu_ctrl_input [3:0] $end
$var reg 32 R" data1_o [31:0] $end
$var reg 32 S" data2_o [31:0] $end
$var reg 32 T" immgen_o [31:0] $end
$var reg 32 U" instr_o [31:0] $end
$var reg 32 V" pc_add4_o [31:0] $end
$upscope $end
$scope module IFtoID $end
$var wire 1 G IFID_write $end
$var wire 1 ! clk_i $end
$var wire 1 % flush $end
$var wire 1 " rst_i $end
$var wire 32 W" pc_add4_i [31:0] $end
$var wire 32 X" instr_i [31:0] $end
$var wire 32 Y" address_i [31:0] $end
$var reg 32 Z" address_o [31:0] $end
$var reg 32 [" instr_o [31:0] $end
$var reg 32 \" pc_add4_o [31:0] $end
$upscope $end
$scope module IM $end
$var wire 32 ]" instr_o [31:0] $end
$var wire 32 ^" addr_i [31:0] $end
$var integer 32 _" i [31:0] $end
$upscope $end
$scope module ImmGen $end
$var wire 32 `" instr_i [31:0] $end
$var wire 7 a" opcode [6:0] $end
$var wire 3 b" func3 [2:0] $end
$var wire 32 c" Imm_Gen_o [31:0] $end
$var reg 32 d" Imm_Gen_o_reg [31:0] $end
$scope begin Btype $end
$upscope $end
$scope begin Itype $end
$upscope $end
$scope begin Jtype $end
$upscope $end
$scope begin Stype $end
$upscope $end
$upscope $end
$scope module MEMtoWB $end
$var wire 32 e" DM_i [31:0] $end
$var wire 3 f" WB_i [2:0] $end
$var wire 5 g" WBreg_i [4:0] $end
$var wire 32 h" alu_ans_i [31:0] $end
$var wire 1 ! clk_i $end
$var wire 32 i" pc_add4_i [31:0] $end
$var wire 1 " rst_i $end
$var reg 32 j" DM_o [31:0] $end
$var reg 3 k" WB_o [2:0] $end
$var reg 5 l" WBreg_o [4:0] $end
$var reg 32 m" alu_ans_o [31:0] $end
$var reg 32 n" pc_add4_o [31:0] $end
$upscope $end
$scope module MUX_ALU_src1 $end
$var wire 32 o" data0_i [31:0] $end
$var wire 32 p" data2_i [31:0] $end
$var wire 2 q" select_i [1:0] $end
$var wire 32 r" data_o [31:0] $end
$var wire 32 s" data1_i [31:0] $end
$upscope $end
$scope module MUX_ALU_src2 $end
$var wire 32 t" data0_i [31:0] $end
$var wire 32 u" data2_i [31:0] $end
$var wire 2 v" select_i [1:0] $end
$var wire 32 w" data_o [31:0] $end
$var wire 32 x" data1_i [31:0] $end
$upscope $end
$scope module Mux_ALUSrc $end
$var wire 32 y" data0_i [31:0] $end
$var wire 32 z" data1_i [31:0] $end
$var wire 1 {" select_i $end
$var wire 32 |" data_o [31:0] $end
$upscope $end
$scope module Mux_MemtoReg $end
$var wire 32 }" data0_i [31:0] $end
$var wire 32 ~" data1_i [31:0] $end
$var wire 32 !# data2_i [31:0] $end
$var wire 2 "# select_i [1:0] $end
$var wire 32 ## data_o [31:0] $end
$upscope $end
$scope module Mux_PCSrc $end
$var wire 32 $# data1_i [31:0] $end
$var wire 1 ) select_i $end
$var wire 32 %# data_o [31:0] $end
$var wire 32 &# data0_i [31:0] $end
$upscope $end
$scope module Mux_control $end
$var wire 32 '# data0_i [31:0] $end
$var wire 32 (# data1_i [31:0] $end
$var wire 1 1 select_i $end
$var wire 32 )# data_o [31:0] $end
$upscope $end
$scope module PC $end
$var wire 1 8 PCWrite $end
$var wire 1 ! clk_i $end
$var wire 32 *# pc_i [31:0] $end
$var wire 1 " rst_i $end
$var reg 32 +# pc_o [31:0] $end
$upscope $end
$scope module PC_plus_4_Adder $end
$var wire 32 ,# src1_i [31:0] $end
$var wire 32 -# src2_i [31:0] $end
$var wire 32 .# sum_o [31:0] $end
$upscope $end
$scope module RF $end
$var wire 5 /# RDaddr_i [4:0] $end
$var wire 32 0# RDdata_i [31:0] $end
$var wire 5 1# RSaddr_i [4:0] $end
$var wire 32 2# RSdata_o [31:0] $end
$var wire 5 3# RTaddr_i [4:0] $end
$var wire 32 4# RTdata_o [31:0] $end
$var wire 1 5# RegWrite_i $end
$var wire 1 ! clk_i $end
$var wire 1 " rst_i $end
$upscope $end
$scope module SL1 $end
$var wire 32 6# data_i [31:0] $end
$var wire 32 7# data_o [31:0] $end
$upscope $end
$scope module alu $end
$var wire 4 8# ALU_control [3:0] $end
$var wire 1 " rst_n $end
$var wire 32 9# src1 [31:0] $end
$var wire 32 :# src2 [31:0] $end
$var reg 32 ;# a [31:0] $end
$var reg 32 <# b [31:0] $end
$var reg 1 0 cout $end
$var reg 1 / overflow $end
$var reg 32 =# result [31:0] $end
$var reg 1 * zero $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 =#
bx <#
bx ;#
bx :#
bx 9#
bx 8#
bx0 7#
bx 6#
x5#
bx 4#
bx 3#
bx 2#
bx 1#
bx 0#
bx /#
bx .#
b100 -#
bx ,#
bx +#
bx *#
bx )#
b0 (#
bzxxxxxxxx '#
bx &#
bx %#
bx $#
bx ##
bx "#
bx !#
bx ~"
bx }"
bx |"
x{"
bx z"
bx y"
bx x"
bx w"
bx v"
bx u"
bx t"
bx s"
bx r"
bx q"
bx p"
bx o"
bx n"
bx m"
bx l"
bx k"
bx j"
bx i"
bx h"
bx g"
bx f"
bx e"
bx d"
bx c"
bx b"
bx a"
bx `"
b100000 _"
bx ^"
bx ]"
bx \"
bx ["
bx Z"
bx Y"
bx X"
bx W"
bx V"
bx U"
bx T"
bx S"
bx R"
bx Q"
bx P"
bx O"
bx N"
bx M"
bx L"
bx K"
bx J"
bx I"
bx H"
bx G"
bx F"
bx E"
bx D"
bx C"
xB"
xA"
bx @"
bx ?"
bx >"
x="
bx <"
bx ;"
x:"
x9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
bx ,"
bx +"
bx *"
bx )"
bx ("
bx '"
b0 &"
bx %"
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
bx |
bx {
bx z
b10000000 y
bx x
bx w
bx v
xu
xt
bx s
bx r
bx q
bx p
bx o
bx n
bx m
bx l
bx k
bx j
bx i
bx h
bx g
bx f
bx e
bx d
xc
bx b
bx a
bx `
b0 _
x^
bx ]
bx \
bx [
bx Z
bx Y
bx X
bx W
bx V
xU
bx T
bx S
bx R
bx Q
bx P
bx O
bx N
bx M
bx L
bx K
bx J
bx I
bx H
xG
bx F
bx E
xD
bx C
bx B
bx A
bx @
bx ?
x>
x=
bx <
bx ;
bx :
bx 9
x8
bx 7
bx 6
x5
bx0 4
bx 3
02
x1
00
0/
bx .
bx -
bx ,
bx +
1*
x)
bz (
b100 '
b0 &
x%
b10000000000000000000000000000011 $
b0 #
0"
0!
$end
#25000
b111 C"
1c
15
b11 f
b11 ""
0%
0)
0D
0=
0^
b100 E"
b0 D"
b11100100 9
b0 3
b0 }
bz11100100 '#
0>
b10100011 !"
b1 ~
bz :
12
b0 s
b0 r
b0 q
b0 4
b0 7#
bz11100100 )#
b0 <#
b0 ;#
b100 ,
b100 %#
b100 *#
b0 a"
b0 b"
b0 |
b0 z
b0 F"
b0 G"
b0 6
b0 o
b0 K"
b0 4#
b0 3#
b0 7
b0 p
b0 L"
b0 2#
b0 1#
b0 ?"
b0 >"
b0 -
b0 l
b0 $#
b0 E
b0 m
b0 J"
b0 c"
b0 d"
b0 6#
01
1G
1A"
18
1B"
b0 j
b10 `
b10 h
b10 8#
b10 k
b0 <
b0 |"
b0 :#
b0 a
b0 #"
b0 w"
b0 y"
b0 b
b0 r"
b0 9#
b0 g
0{"
0="
b0 2"
b0 1"
b0 ]
b0 v
b0 e"
0u
0t
0:"
b0 d
b0 6"
b0 <"
b0 v"
b0 e
b0 5"
b0 ;"
b0 q"
b0 ;
b0 s"
b0 x"
b0 ##
b0 0#
09"
b0 "#
05#
b100 .
b100 W"
b100 &#
b100 .#
b100000000000000011101111 F
b100000000000000011101111 X"
b100000000000000011101111 ]"
b0 +
b0 Y"
b0 ^"
b0 +#
b0 ,#
b0 I
b0 H"
b0 \"
b0 J
b0 {
b0 I"
b0 ["
b0 `"
b0 H
b0 n
b0 Z"
b0 K
b0 $"
b0 V"
b0 N
b0 '"
b0 @"
b0 P"
b0 M
b0 i
b0 Q"
b0 S
b0 T"
b0 z"
b0 P
b0 S"
b0 t"
b0 Q
b0 R"
b0 o"
b0 T
b0 M"
b0 R
b0 )"
b0 N"
b0 O
b0 ("
b0 O"
b0 L
b0 %"
b0 U"
b0 V
b0 /"
b0 i"
b0 X
b0 ,"
b0 4"
b0 g"
b0 Z
b0 w
b0 0"
b0 \
b0 x
b0 -"
b0 h"
b0 p"
b0 u"
0U
b0 [
b0 *"
b0 Y
b0 +"
b0 3"
b0 f"
b0 W
b0 ."
b0 ?
b0 n"
b0 !#
b0 @
b0 7"
b0 l"
b0 /#
b0 C
b0 m"
b0 }"
b0 B
b0 j"
b0 ~"
b0 A
b0 8"
b0 k"
b1 #
1!
#50000
0!
1"
#75000
1%
1)
b110 E"
b0 C"
1D
b10 3
b10 }
b110 9
bz00000110 )#
0c
15
bz00000110 '#
b0 f
b0 ""
b1100100000 !"
b10000 4
b10000 7#
b100 ~
b1000 -
b1000 l
b1000 $#
b1000 E
b1000 m
b1000 J"
b1000 c"
b1000 d"
b1000 6#
b11 g
1{"
b1101111 a"
b1101111 z
b1 F"
b1000 3#
b1000 ?"
b1000 ,
b1000 %#
b1000 *#
1U
b111 T
b111 M"
b100 O
b100 ("
b100 O"
b100 I
b100 H"
b100 \"
b100000000000000011101111 J
b100000000000000011101111 {
b100000000000000011101111 I"
b100000000000000011101111 ["
b100000000000000011101111 `"
b1000 .
b1000 W"
b1000 &#
b1000 .#
b10100100000001000010011 F
b10100100000001000010011 X"
b10100100000001000010011 ]"
b100 +
b100 Y"
b100 ^"
b100 +#
b100 ,#
b10 #
1!
#100000
0!
#125000
b100 E"
b111 C"
b11100100 9
0%
0)
bz11100100 )#
0D
1c
b0 3
b0 }
bz11100100 '#
b11 f
b11 ""
b10100011 !"
b1 ~
b0 4
b0 7#
b1100 ,
b1100 %#
b1100 *#
b0 a"
b0 z
b0 F"
b0 3#
b0 ?"
b0 -
b0 l
b0 $#
b0 E
b0 m
b0 J"
b0 c"
b0 d"
b0 6#
b0 g
0{"
b1000 2"
1:"
b1100 .
b1100 W"
b1100 &#
b1100 .#
b10100011000000110010011 F
b10100011000000110010011 X"
b10100011000000110010011 ]"
b1000 +
b1000 Y"
b1000 ^"
b1000 +#
b1000 ,#
b0 I
b0 H"
b0 \"
b0 J
b0 {
b0 I"
b0 ["
b0 `"
b100 K
b100 $"
b100 V"
b1 N
b1 '"
b1 @"
b1 P"
b1000 S
b1000 T"
b1000 z"
b0 T
b0 M"
b110 O
b110 ("
b110 O"
b100000000000000011101111 L
b100000000000000011101111 %"
b100000000000000011101111 U"
b100 Y
b100 +"
b100 3"
b100 f"
b11 #
1!
#150000
0!
#175000
b1010 4
b1010 7#
b101 E
b101 m
b101 J"
b101 c"
b101 d"
b101 6#
19"
15#
b11 g
1{"
b0 2"
b10011 a"
b10011 z
b11 F"
b101 3#
b11 1#
b101 ?"
b11 >"
b10000 ,
b10000 %#
b10000 *#
b100 A
b100 8"
b100 k"
b100 V
b100 /"
b100 i"
b1 X
b1 ,"
b1 4"
b1 g"
b110 Y
b110 +"
b110 3"
b110 f"
b100000000000000011101111 W
b100000000000000011101111 ."
b0 K
b0 $"
b0 V"
b0 N
b0 '"
b0 @"
b0 P"
b0 S
b0 T"
b0 z"
b111 T
b111 M"
b100 O
b100 ("
b100 O"
b0 L
b0 %"
b0 U"
b1100 I
b1100 H"
b1100 \"
b10100011000000110010011 J
b10100011000000110010011 {
b10100011000000110010011 I"
b10100011000000110010011 ["
b10100011000000110010011 `"
b1101 -
b1101 l
b1101 $#
b1000 H
b1000 n
b1000 Z"
b10000 .
b10000 W"
b10000 &#
b10000 .#
b0 F
b0 X"
b0 ]"
b1100 +
b1100 Y"
b1100 ^"
b1100 +#
b1100 ,#
b100 #
1!
#200000
0!
#225000
b0 4
b0 7#
0*
b101 _
b101 &"
b101 =#
b101 <#
b100 ;
b100 s"
b100 x"
b100 ##
b100 0#
b10100 ,
b10100 %#
b10100 *#
b0 a"
b0 z
b0 F"
b0 3#
b0 1#
b0 ?"
b0 >"
b0 E
b0 m
b0 J"
b0 c"
b0 d"
b0 6#
b101 <
b101 |"
b101 :#
b101 2"
b11 1"
b10 "#
b10100 .
b10100 W"
b10100 &#
b10100 .#
b10000 +
b10000 Y"
b10000 ^"
b10000 +#
b10000 ,#
b10000 I
b10000 H"
b10000 \"
b0 J
b0 {
b0 I"
b0 ["
b0 `"
b1100 -
b1100 l
b1100 $#
b1100 H
b1100 n
b1100 Z"
b1100 K
b1100 $"
b1100 V"
b11 N
b11 '"
b11 @"
b11 P"
b101 S
b101 T"
b101 z"
b10100011000000110010011 L
b10100011000000110010011 %"
b10100011000000110010011 U"
b0 V
b0 /"
b0 i"
b0 X
b0 ,"
b0 4"
b0 g"
b100 Y
b100 +"
b100 3"
b100 f"
b0 W
b0 ."
b100 ?
b100 n"
b100 !#
b1 @
b1 7"
b1 l"
b1 /#
b110 A
b110 8"
b110 k"
b101 #
1!
#250000
0!
#275000
b0 ;
b0 s"
b0 x"
b0 ##
b0 0#
1*
b0 _
b0 &"
b0 =#
b0 <#
b0 "#
b0 <
b0 |"
b0 :#
b0 2"
b0 1"
b11000 ,
b11000 %#
b11000 *#
b0 ?
b0 n"
b0 !#
b0 @
b0 7"
b0 l"
b0 /#
b100 A
b100 8"
b100 k"
b1100 V
b1100 /"
b1100 i"
b11 X
b11 ,"
b11 4"
b11 g"
b101 \
b101 x
b101 -"
b101 h"
b101 p"
b101 u"
0U
b10100011000000110010011 W
b10100011000000110010011 ."
b10000 K
b10000 $"
b10000 V"
b0 N
b0 '"
b0 @"
b0 P"
b0 S
b0 T"
b0 z"
b0 L
b0 %"
b0 U"
b10100 I
b10100 H"
b10100 \"
b10000 -
b10000 l
b10000 $#
b10000 H
b10000 n
b10000 Z"
b11000 .
b11000 W"
b11000 &#
b11000 .#
b10100 +
b10100 Y"
b10100 ^"
b10100 +#
b10100 ,#
b110 #
1!
#300000
0!
#325000
b11100 ,
b11100 %#
b11100 *#
b101 ;
b101 s"
b101 x"
b101 ##
b101 0#
b11100 .
b11100 W"
b11100 &#
b11100 .#
b11000 +
b11000 Y"
b11000 ^"
b11000 +#
b11000 ,#
b11000 I
b11000 H"
b11000 \"
b10100 -
b10100 l
b10100 $#
b10100 H
b10100 n
b10100 Z"
b10100 K
b10100 $"
b10100 V"
b10000 V
b10000 /"
b10000 i"
b0 X
b0 ,"
b0 4"
b0 g"
b0 \
b0 x
b0 -"
b0 h"
b0 p"
b0 u"
1U
b0 W
b0 ."
b1100 ?
b1100 n"
b1100 !#
b11 @
b11 7"
b11 l"
b11 /#
b101 C
b101 m"
b101 }"
b111 #
1!
#350000
0!
#375000
b0 ;
b0 s"
b0 x"
b0 ##
b0 0#
b100000 ,
b100000 %#
b100000 *#
b10000 ?
b10000 n"
b10000 !#
b0 @
b0 7"
b0 l"
b0 /#
b0 C
b0 m"
b0 }"
b10100 V
b10100 /"
b10100 i"
b11000 K
b11000 $"
b11000 V"
b11100 I
b11100 H"
b11100 \"
b11000 -
b11000 l
b11000 $#
b11000 H
b11000 n
b11000 Z"
b100000 .
b100000 W"
b100000 &#
b100000 .#
b11100 +
b11100 Y"
b11100 ^"
b11100 +#
b11100 ,#
b1000 #
1!
#400000
0!
#425000
b100100 ,
b100100 %#
b100100 *#
b100100 .
b100100 W"
b100100 &#
b100100 .#
b100000 +
b100000 Y"
b100000 ^"
b100000 +#
b100000 ,#
b100000 I
b100000 H"
b100000 \"
b11100 -
b11100 l
b11100 $#
b11100 H
b11100 n
b11100 Z"
b11100 K
b11100 $"
b11100 V"
b11000 V
b11000 /"
b11000 i"
b10100 ?
b10100 n"
b10100 !#
b1001 #
1!
#450000
0!
#475000
b101000 ,
b101000 %#
b101000 *#
b11000 ?
b11000 n"
b11000 !#
b11100 V
b11100 /"
b11100 i"
b100000 K
b100000 $"
b100000 V"
b100100 I
b100100 H"
b100100 \"
b100000 -
b100000 l
b100000 $#
b100000 H
b100000 n
b100000 Z"
b101000 .
b101000 W"
b101000 &#
b101000 .#
b100100 +
b100100 Y"
b100100 ^"
b100100 +#
b100100 ,#
b1010 #
1!
#500000
0!
#525000
b101100 ,
b101100 %#
b101100 *#
b101100 .
b101100 W"
b101100 &#
b101100 .#
b101000 +
b101000 Y"
b101000 ^"
b101000 +#
b101000 ,#
b101000 I
b101000 H"
b101000 \"
b100100 -
b100100 l
b100100 $#
b100100 H
b100100 n
b100100 Z"
b100100 K
b100100 $"
b100100 V"
b100000 V
b100000 /"
b100000 i"
b11100 ?
b11100 n"
b11100 !#
b1011 #
1!
#550000
0!
#575000
b110000 ,
b110000 %#
b110000 *#
b100000 ?
b100000 n"
b100000 !#
b100100 V
b100100 /"
b100100 i"
b101000 K
b101000 $"
b101000 V"
b101100 I
b101100 H"
b101100 \"
b101000 -
b101000 l
b101000 $#
b101000 H
b101000 n
b101000 Z"
b110000 .
b110000 W"
b110000 &#
b110000 .#
b101100 +
b101100 Y"
b101100 ^"
b101100 +#
b101100 ,#
b1100 #
1!
#600000
0!
#625000
b110100 ,
b110100 %#
b110100 *#
b110100 .
b110100 W"
b110100 &#
b110100 .#
b110000 +
b110000 Y"
b110000 ^"
b110000 +#
b110000 ,#
b110000 I
b110000 H"
b110000 \"
b101100 -
b101100 l
b101100 $#
b101100 H
b101100 n
b101100 Z"
b101100 K
b101100 $"
b101100 V"
b101000 V
b101000 /"
b101000 i"
b100100 ?
b100100 n"
b100100 !#
b1101 #
1!
#650000
0!
#675000
b111000 ,
b111000 %#
b111000 *#
b101000 ?
b101000 n"
b101000 !#
b101100 V
b101100 /"
b101100 i"
b110000 K
b110000 $"
b110000 V"
b110100 I
b110100 H"
b110100 \"
b110000 -
b110000 l
b110000 $#
b110000 H
b110000 n
b110000 Z"
b111000 .
b111000 W"
b111000 &#
b111000 .#
b110100 +
b110100 Y"
b110100 ^"
b110100 +#
b110100 ,#
b1110 #
1!
#700000
0!
#725000
b111100 ,
b111100 %#
b111100 *#
b111100 .
b111100 W"
b111100 &#
b111100 .#
b111000 +
b111000 Y"
b111000 ^"
b111000 +#
b111000 ,#
b111000 I
b111000 H"
b111000 \"
b110100 -
b110100 l
b110100 $#
b110100 H
b110100 n
b110100 Z"
b110100 K
b110100 $"
b110100 V"
b110000 V
b110000 /"
b110000 i"
b101100 ?
b101100 n"
b101100 !#
b1111 #
1!
#750000
0!
#775000
b1000000 ,
b1000000 %#
b1000000 *#
b110000 ?
b110000 n"
b110000 !#
b110100 V
b110100 /"
b110100 i"
b111000 K
b111000 $"
b111000 V"
b111100 I
b111100 H"
b111100 \"
b111000 -
b111000 l
b111000 $#
b111000 H
b111000 n
b111000 Z"
b1000000 .
b1000000 W"
b1000000 &#
b1000000 .#
b111100 +
b111100 Y"
b111100 ^"
b111100 +#
b111100 ,#
b10000 #
1!
#800000
0!
#825000
b1000100 ,
b1000100 %#
b1000100 *#
b1000100 .
b1000100 W"
b1000100 &#
b1000100 .#
b1000000 +
b1000000 Y"
b1000000 ^"
b1000000 +#
b1000000 ,#
b1000000 I
b1000000 H"
b1000000 \"
b111100 -
b111100 l
b111100 $#
b111100 H
b111100 n
b111100 Z"
b111100 K
b111100 $"
b111100 V"
b111000 V
b111000 /"
b111000 i"
b110100 ?
b110100 n"
b110100 !#
b10001 #
1!
#850000
0!
#875000
b1001000 ,
b1001000 %#
b1001000 *#
b111000 ?
b111000 n"
b111000 !#
b111100 V
b111100 /"
b111100 i"
b1000000 K
b1000000 $"
b1000000 V"
b1000100 I
b1000100 H"
b1000100 \"
b1000000 -
b1000000 l
b1000000 $#
b1000000 H
b1000000 n
b1000000 Z"
b1001000 .
b1001000 W"
b1001000 &#
b1001000 .#
b1000100 +
b1000100 Y"
b1000100 ^"
b1000100 +#
b1000100 ,#
b10010 #
1!
#900000
0!
#925000
b1001100 ,
b1001100 %#
b1001100 *#
b1001100 .
b1001100 W"
b1001100 &#
b1001100 .#
b1001000 +
b1001000 Y"
b1001000 ^"
b1001000 +#
b1001000 ,#
b1001000 I
b1001000 H"
b1001000 \"
b1000100 -
b1000100 l
b1000100 $#
b1000100 H
b1000100 n
b1000100 Z"
b1000100 K
b1000100 $"
b1000100 V"
b1000000 V
b1000000 /"
b1000000 i"
b111100 ?
b111100 n"
b111100 !#
b10011 #
1!
#950000
0!
#975000
b1010000 ,
b1010000 %#
b1010000 *#
b1000000 ?
b1000000 n"
b1000000 !#
b1000100 V
b1000100 /"
b1000100 i"
b1001000 K
b1001000 $"
b1001000 V"
b1001100 I
b1001100 H"
b1001100 \"
b1001000 -
b1001000 l
b1001000 $#
b1001000 H
b1001000 n
b1001000 Z"
b1010000 .
b1010000 W"
b1010000 &#
b1010000 .#
b1001100 +
b1001100 Y"
b1001100 ^"
b1001100 +#
b1001100 ,#
b10100 #
1!
#1000000
0!
#1025000
b1010100 ,
b1010100 %#
b1010100 *#
b1010100 .
b1010100 W"
b1010100 &#
b1010100 .#
b1010000 +
b1010000 Y"
b1010000 ^"
b1010000 +#
b1010000 ,#
b1010000 I
b1010000 H"
b1010000 \"
b1001100 -
b1001100 l
b1001100 $#
b1001100 H
b1001100 n
b1001100 Z"
b1001100 K
b1001100 $"
b1001100 V"
b1001000 V
b1001000 /"
b1001000 i"
b1000100 ?
b1000100 n"
b1000100 !#
b10101 #
1!
#1050000
0!
#1075000
b1011000 ,
b1011000 %#
b1011000 *#
b1001000 ?
b1001000 n"
b1001000 !#
b1001100 V
b1001100 /"
b1001100 i"
b1010000 K
b1010000 $"
b1010000 V"
b1010100 I
b1010100 H"
b1010100 \"
b1010000 -
b1010000 l
b1010000 $#
b1010000 H
b1010000 n
b1010000 Z"
b1011000 .
b1011000 W"
b1011000 &#
b1011000 .#
b1010100 +
b1010100 Y"
b1010100 ^"
b1010100 +#
b1010100 ,#
b10110 #
1!
#1100000
0!
#1125000
b1011100 ,
b1011100 %#
b1011100 *#
b1011100 .
b1011100 W"
b1011100 &#
b1011100 .#
b1011000 +
b1011000 Y"
b1011000 ^"
b1011000 +#
b1011000 ,#
b1011000 I
b1011000 H"
b1011000 \"
b1010100 -
b1010100 l
b1010100 $#
b1010100 H
b1010100 n
b1010100 Z"
b1010100 K
b1010100 $"
b1010100 V"
b1010000 V
b1010000 /"
b1010000 i"
b1001100 ?
b1001100 n"
b1001100 !#
b10111 #
1!
#1150000
0!
#1175000
b1100000 ,
b1100000 %#
b1100000 *#
b1010000 ?
b1010000 n"
b1010000 !#
b1010100 V
b1010100 /"
b1010100 i"
b1011000 K
b1011000 $"
b1011000 V"
b1011100 I
b1011100 H"
b1011100 \"
b1011000 -
b1011000 l
b1011000 $#
b1011000 H
b1011000 n
b1011000 Z"
b1100000 .
b1100000 W"
b1100000 &#
b1100000 .#
b1011100 +
b1011100 Y"
b1011100 ^"
b1011100 +#
b1011100 ,#
b11000 #
1!
#1200000
0!
#1225000
b1100100 ,
b1100100 %#
b1100100 *#
b1100100 .
b1100100 W"
b1100100 &#
b1100100 .#
b1100000 +
b1100000 Y"
b1100000 ^"
b1100000 +#
b1100000 ,#
b1100000 I
b1100000 H"
b1100000 \"
b1011100 -
b1011100 l
b1011100 $#
b1011100 H
b1011100 n
b1011100 Z"
b1011100 K
b1011100 $"
b1011100 V"
b1011000 V
b1011000 /"
b1011000 i"
b1010100 ?
b1010100 n"
b1010100 !#
b11001 #
1!
#1250000
0!
#1275000
b1101000 ,
b1101000 %#
b1101000 *#
b1011000 ?
b1011000 n"
b1011000 !#
b1011100 V
b1011100 /"
b1011100 i"
b1100000 K
b1100000 $"
b1100000 V"
b1100100 I
b1100100 H"
b1100100 \"
b1100000 -
b1100000 l
b1100000 $#
b1100000 H
b1100000 n
b1100000 Z"
b1101000 .
b1101000 W"
b1101000 &#
b1101000 .#
b1100100 +
b1100100 Y"
b1100100 ^"
b1100100 +#
b1100100 ,#
b11010 #
1!
#1300000
0!
#1325000
b1101100 ,
b1101100 %#
b1101100 *#
b1101100 .
b1101100 W"
b1101100 &#
b1101100 .#
b1101000 +
b1101000 Y"
b1101000 ^"
b1101000 +#
b1101000 ,#
b1101000 I
b1101000 H"
b1101000 \"
b1100100 -
b1100100 l
b1100100 $#
b1100100 H
b1100100 n
b1100100 Z"
b1100100 K
b1100100 $"
b1100100 V"
b1100000 V
b1100000 /"
b1100000 i"
b1011100 ?
b1011100 n"
b1011100 !#
b11011 #
1!
#1350000
0!
#1375000
b1110000 ,
b1110000 %#
b1110000 *#
b1100000 ?
b1100000 n"
b1100000 !#
b1100100 V
b1100100 /"
b1100100 i"
b1101000 K
b1101000 $"
b1101000 V"
b1101100 I
b1101100 H"
b1101100 \"
b1101000 -
b1101000 l
b1101000 $#
b1101000 H
b1101000 n
b1101000 Z"
b1110000 .
b1110000 W"
b1110000 &#
b1110000 .#
b1101100 +
b1101100 Y"
b1101100 ^"
b1101100 +#
b1101100 ,#
b11100 #
1!
#1400000
0!
#1425000
b1110100 ,
b1110100 %#
b1110100 *#
b1110100 .
b1110100 W"
b1110100 &#
b1110100 .#
b1110000 +
b1110000 Y"
b1110000 ^"
b1110000 +#
b1110000 ,#
b1110000 I
b1110000 H"
b1110000 \"
b1101100 -
b1101100 l
b1101100 $#
b1101100 H
b1101100 n
b1101100 Z"
b1101100 K
b1101100 $"
b1101100 V"
b1101000 V
b1101000 /"
b1101000 i"
b1100100 ?
b1100100 n"
b1100100 !#
b11101 #
1!
#1450000
0!
#1475000
b1111000 ,
b1111000 %#
b1111000 *#
b1101000 ?
b1101000 n"
b1101000 !#
b1101100 V
b1101100 /"
b1101100 i"
b1110000 K
b1110000 $"
b1110000 V"
b1110100 I
b1110100 H"
b1110100 \"
b1110000 -
b1110000 l
b1110000 $#
b1110000 H
b1110000 n
b1110000 Z"
b1111000 .
b1111000 W"
b1111000 &#
b1111000 .#
b1110100 +
b1110100 Y"
b1110100 ^"
b1110100 +#
b1110100 ,#
b11110 #
1!
#1500000
0!
#1525000
b1111100 ,
b1111100 %#
b1111100 *#
b1111100 .
b1111100 W"
b1111100 &#
b1111100 .#
b1111000 +
b1111000 Y"
b1111000 ^"
b1111000 +#
b1111000 ,#
b1111000 I
b1111000 H"
b1111000 \"
b1110100 -
b1110100 l
b1110100 $#
b1110100 H
b1110100 n
b1110100 Z"
b1110100 K
b1110100 $"
b1110100 V"
b1110000 V
b1110000 /"
b1110000 i"
b1101100 ?
b1101100 n"
b1101100 !#
b11111 #
1!
#1550000
0!
#1575000
b10000000 ,
b10000000 %#
b10000000 *#
b1110000 ?
b1110000 n"
b1110000 !#
b1110100 V
b1110100 /"
b1110100 i"
b1111000 K
b1111000 $"
b1111000 V"
b1111100 I
b1111100 H"
b1111100 \"
b1111000 -
b1111000 l
b1111000 $#
b1111000 H
b1111000 n
b1111000 Z"
b10000000 .
b10000000 W"
b10000000 &#
b10000000 .#
b1111100 +
b1111100 Y"
b1111100 ^"
b1111100 +#
b1111100 ,#
b100000 #
1!
#1600000
0!
#1625000
b10000100 ,
b10000100 %#
b10000100 *#
b10000100 .
b10000100 W"
b10000100 &#
b10000100 .#
bx F
bx X"
bx ]"
b10000000 +
b10000000 Y"
b10000000 ^"
b10000000 +#
b10000000 ,#
b10000000 I
b10000000 H"
b10000000 \"
b1111100 -
b1111100 l
b1111100 $#
b1111100 H
b1111100 n
b1111100 Z"
b1111100 K
b1111100 $"
b1111100 V"
b1111000 V
b1111000 /"
b1111000 i"
b1110100 ?
b1110100 n"
b1110100 !#
b100001 #
1!
#1650000
0!
#1675000
x%
x)
xD
x5
x=
x^
bx E"
bx D"
bx C"
bx 9
bzxxxxxxxx )#
xc
bx 3
bx }
x>
bzxxxxxxxx '#
bx f
bx ""
bx !"
bx ~
x2
bx s
bx r
bx q
bx a"
bx b"
bx |
bx z
bx F"
bx G"
bx 6
bx o
bx K"
bx 4#
bx 3#
bx 7
bx p
bx L"
bx 2#
bx 1#
bx ?"
bx >"
b1000x000 ,
b1000x000 %#
b1000x000 *#
b1111000 ?
b1111000 n"
b1111000 !#
b1111100 V
b1111100 /"
b1111100 i"
b10000000 K
b10000000 $"
b10000000 V"
b10000100 I
b10000100 H"
b10000100 \"
bx J
bx {
bx I"
bx ["
bx `"
b10000000 -
b10000000 l
b10000000 $#
b10000000 H
b10000000 n
b10000000 Z"
b10001000 .
b10001000 W"
b10001000 &#
b10001000 .#
b10000100 +
b10000100 Y"
b10000100 ^"
b10000100 +#
b10000100 ,#
b100010 #
1!
#1700000
0!
#1725000
bx <#
bx ;#
bx <
bx |"
bx :#
bx ,
bx %#
bx *#
bx j
b1111 `
b1111 h
b1111 8#
b1111 k
bx a
bx #"
bx w"
bx y"
bx b
bx r"
bx 9#
bx g
x{"
x="
bx 2"
bx 1"
bx .
bx W"
bx &#
bx .#
b1000x000 +
b1000x000 Y"
b1000x000 ^"
b1000x000 +#
b1000x000 ,#
b10001000 I
b10001000 H"
b10001000 \"
b10000100 -
b10000100 l
b10000100 $#
b10000100 H
b10000100 n
b10000100 Z"
b10000100 K
b10000100 $"
b10000100 V"
bx N
bx '"
bx @"
bx P"
bx M
bx i
bx Q"
bx P
bx S"
bx t"
bx Q
bx R"
bx o"
bx T
bx M"
bx R
bx )"
bx N"
bx O
bx ("
bx O"
bx L
bx %"
bx U"
b10000000 V
b10000000 /"
b10000000 i"
b1111100 ?
b1111100 n"
b1111100 !#
b100011 #
1!
#1750000
0!
#1775000
xu
xt
x:"
b10000000 ?
b10000000 n"
b10000000 !#
b10000100 V
b10000100 /"
b10000100 i"
bx X
bx ,"
bx 4"
bx g"
bx Z
bx w
bx 0"
bx [
bx *"
bx Y
bx +"
bx 3"
bx f"
bx W
bx ."
b10001000 K
b10001000 $"
b10001000 V"
bx I
bx H"
bx \"
bx -
bx l
bx $#
b1000x000 H
b1000x000 n
b1000x000 Z"
bx +
bx Y"
bx ^"
bx +#
bx ,#
b100100 #
1!
#1800000
0!
