{
  "module_name": "bfi.h",
  "hash_id": "ae85c846dcfc87676fe818c655725b6326ccdf4072f85a050f898b7ad32d11d9",
  "original_prompt": "Ingested from linux-6.6.14/drivers/scsi/bfa/bfi.h",
  "human_readable_source": " \n \n\n#ifndef __BFI_H__\n#define __BFI_H__\n\n#include \"bfa_defs.h\"\n#include \"bfa_defs_svc.h\"\n\n#pragma pack(1)\n\n \n#define BFI_MEM_DMA_SEG_SZ\t(131072)\n\n \n#define BFI_MEM_DMA_NSEGS(_num_reqs, _req_sz)\t\t\t\t\\\n\t((u16)(((((_num_reqs) * (_req_sz)) + BFI_MEM_DMA_SEG_SZ - 1) &\t\\\n\t ~(BFI_MEM_DMA_SEG_SZ - 1)) / BFI_MEM_DMA_SEG_SZ))\n\n \n#define BFI_MEM_NREQS_SEG(_rqsz) (BFI_MEM_DMA_SEG_SZ / (_rqsz))\n\n \n#define BFI_MEM_SEG_FROM_TAG(_tag, _rqsz) ((_tag) / BFI_MEM_NREQS_SEG(_rqsz))\n\n \n#define BFI_MEM_SEG_REQ_OFFSET(_tag, _sz)\t\\\n\t((_tag) - (BFI_MEM_SEG_FROM_TAG(_tag, _sz) * BFI_MEM_NREQS_SEG(_sz)))\n\n \n#define\tBFI_FLASH_CHUNK_SZ\t\t\t256\t \n#define\tBFI_FLASH_CHUNK_SZ_WORDS\t(BFI_FLASH_CHUNK_SZ/sizeof(u32))\n#define BFI_FLASH_IMAGE_SZ\t\t0x100000\n\n \nstruct bfi_mhdr_s {\n\tu8\t\tmsg_class;\t \n\tu8\t\tmsg_id;\t\t \n\tunion {\n\t\tstruct {\n\t\t\tu8\tqid;\n\t\t\tu8\tfn_lpu;\t \n\t\t} h2i;\n\t\tu16\ti2htok;\t \n\t} mtag;\n};\n\n#define bfi_fn_lpu(__fn, __lpu)\t((__fn) << 1 | (__lpu))\n#define bfi_mhdr_2_fn(_mh)\t((_mh)->mtag.h2i.fn_lpu >> 1)\n\n#define bfi_h2i_set(_mh, _mc, _op, _fn_lpu) do {\t\t\\\n\t(_mh).msg_class\t\t= (_mc);      \\\n\t(_mh).msg_id\t\t= (_op);      \\\n\t(_mh).mtag.h2i.fn_lpu\t= (_fn_lpu);      \\\n} while (0)\n\n#define bfi_i2h_set(_mh, _mc, _op, _i2htok) do {\t\t\\\n\t(_mh).msg_class\t\t= (_mc);      \\\n\t(_mh).msg_id\t\t= (_op);      \\\n\t(_mh).mtag.i2htok\t= (_i2htok);      \\\n} while (0)\n\n \n#define BFI_I2H_OPCODE_BASE\t128\n#define BFA_I2HM(_x)\t\t((_x) + BFI_I2H_OPCODE_BASE)\n\n \n\n#define BFI_SGE_INLINE\t1\n#define BFI_SGE_INLINE_MAX\t(BFI_SGE_INLINE + 1)\n\n \nenum {\n\tBFI_SGE_DATA\t\t= 0,\t \n\tBFI_SGE_DATA_CPL\t= 1,\t \n\tBFI_SGE_DATA_LAST\t= 3,\t \n\tBFI_SGE_LINK\t\t= 2,\t \n\tBFI_SGE_PGDLEN\t\t= 2,\t \n};\n\n \nunion bfi_addr_u {\n\tstruct {\n\t\t__be32\taddr_lo;\n\t\t__be32\taddr_hi;\n\t} a32;\n};\n\n \nstruct bfi_sge_s {\n#ifdef __BIG_ENDIAN\n\tu32\tflags:2,\n\t\t\trsvd:2,\n\t\t\tsg_len:28;\n#else\n\tu32\tsg_len:28,\n\t\t\trsvd:2,\n\t\t\tflags:2;\n#endif\n\tunion bfi_addr_u sga;\n};\n\n \nstruct bfi_alen_s {\n\tunion bfi_addr_u\tal_addr;\t \n\tu32\t\t\tal_len;\t\t \n};\n\n \n#define BFI_SGPG_DATA_SGES\t\t7\n#define BFI_SGPG_SGES_MAX\t\t(BFI_SGPG_DATA_SGES + 1)\n#define BFI_SGPG_RSVD_WD_LEN\t8\nstruct bfi_sgpg_s {\n\tstruct bfi_sge_s sges[BFI_SGPG_SGES_MAX];\n\tu32\trsvd[BFI_SGPG_RSVD_WD_LEN];\n};\n\n \n#define BFI_IO_MAX\t(2000)\n#define BFI_IOIM_SNSLEN\t(256)\n#define BFI_IOIM_SNSBUF_SEGS\t\\\n\tBFI_MEM_DMA_NSEGS(BFI_IO_MAX, BFI_IOIM_SNSLEN)\n\n \n#define BFI_LMSG_SZ\t\t128\n#define BFI_LMSG_PL_WSZ\t\\\n\t\t\t((BFI_LMSG_SZ - sizeof(struct bfi_mhdr_s)) / 4)\n\nstruct bfi_msg_s {\n\tstruct bfi_mhdr_s mhdr;\n\tu32\tpl[BFI_LMSG_PL_WSZ];\n};\n\n \n#define BFI_MBMSG_SZ\t\t7\nstruct bfi_mbmsg_s {\n\tstruct bfi_mhdr_s\tmh;\n\tu32\t\tpl[BFI_MBMSG_SZ];\n};\n\n \nenum bfi_pcifn_class {\n\tBFI_PCIFN_CLASS_FC  = 0x0c04,\n\tBFI_PCIFN_CLASS_ETH = 0x0200,\n};\n\n \nenum bfi_mclass {\n\tBFI_MC_IOC\t\t= 1,\t \n\tBFI_MC_DIAG\t\t= 2,     \n\tBFI_MC_FLASH\t\t= 3,\t \n\tBFI_MC_CEE\t\t= 4,\t \n\tBFI_MC_FCPORT\t\t= 5,\t \n\tBFI_MC_IOCFC\t\t= 6,\t \n\tBFI_MC_ABLK\t\t= 7,\t \n\tBFI_MC_UF\t\t= 8,\t \n\tBFI_MC_FCXP\t\t= 9,\t \n\tBFI_MC_LPS\t\t= 10,\t \n\tBFI_MC_RPORT\t\t= 11,\t \n\tBFI_MC_ITN\t\t= 12,\t \n\tBFI_MC_IOIM_READ\t= 13,\t \n\tBFI_MC_IOIM_WRITE\t= 14,\t \n\tBFI_MC_IOIM_IO\t\t= 15,\t \n\tBFI_MC_IOIM\t\t= 16,\t \n\tBFI_MC_IOIM_IOCOM\t= 17,\t \n\tBFI_MC_TSKIM\t\t= 18,\t \n\tBFI_MC_PORT\t\t= 21,\t \n\tBFI_MC_SFP\t\t= 22,\t \n\tBFI_MC_PHY\t\t= 25,    \n\tBFI_MC_FRU\t\t= 34,\n\tBFI_MC_MAX\t\t= 35\n};\n\n#define BFI_IOC_MAX_CQS\t\t4\n#define BFI_IOC_MAX_CQS_ASIC\t8\n#define BFI_IOC_MSGLEN_MAX\t32\t \n\n \n\n \nenum bfi_asic_gen {\n\tBFI_ASIC_GEN_CB\t\t= 1,\t \n\tBFI_ASIC_GEN_CT\t\t= 2,\t \n\tBFI_ASIC_GEN_CT2\t= 3,\t \n};\n\nenum bfi_asic_mode {\n\tBFI_ASIC_MODE_FC\t= 1,\t \n\tBFI_ASIC_MODE_FC16\t= 2,\t \n\tBFI_ASIC_MODE_ETH\t= 3,\t \n\tBFI_ASIC_MODE_COMBO\t= 4,\t \n};\n\nenum bfi_ioc_h2i_msgs {\n\tBFI_IOC_H2I_ENABLE_REQ\t\t= 1,\n\tBFI_IOC_H2I_DISABLE_REQ\t\t= 2,\n\tBFI_IOC_H2I_GETATTR_REQ\t\t= 3,\n\tBFI_IOC_H2I_DBG_SYNC\t\t= 4,\n\tBFI_IOC_H2I_DBG_DUMP\t\t= 5,\n};\n\nenum bfi_ioc_i2h_msgs {\n\tBFI_IOC_I2H_ENABLE_REPLY\t= BFA_I2HM(1),\n\tBFI_IOC_I2H_DISABLE_REPLY\t= BFA_I2HM(2),\n\tBFI_IOC_I2H_GETATTR_REPLY\t= BFA_I2HM(3),\n\tBFI_IOC_I2H_HBEAT\t\t= BFA_I2HM(4),\n\tBFI_IOC_I2H_ACQ_ADDR_REPLY\t= BFA_I2HM(5),\n};\n\n \nstruct bfi_ioc_getattr_req_s {\n\tstruct bfi_mhdr_s\tmh;\n\tunion bfi_addr_u\tattr_addr;\n};\n\n#define BFI_IOC_ATTR_UUID_SZ\t16\nstruct bfi_ioc_attr_s {\n\twwn_t\t\tmfg_pwwn;\t \n\twwn_t\t\tmfg_nwwn;\t \n\tmac_t\t\tmfg_mac;\t \n\tu8\t\tport_mode;\t \n\tu8\t\trsvd_a;\n\twwn_t\t\tpwwn;\n\twwn_t\t\tnwwn;\n\tmac_t\t\tmac;\t\t \n\tu16\trsvd_b;\n\tmac_t\t\tfcoe_mac;\n\tu16\trsvd_c;\n\tchar\t\tbrcd_serialnum[STRSZ(BFA_MFG_SERIALNUM_SIZE)];\n\tu8\t\tpcie_gen;\n\tu8\t\tpcie_lanes_orig;\n\tu8\t\tpcie_lanes;\n\tu8\t\trx_bbcredit;\t \n\tu32\tadapter_prop;\t \n\tu16\tmaxfrsize;\t \n\tchar\t\tasic_rev;\n\tu8\t\trsvd_d;\n\tchar\t\tfw_version[BFA_VERSION_LEN];\n\tchar\t\toptrom_version[BFA_VERSION_LEN];\n\tstruct\t\tbfa_mfg_vpd_s\tvpd;\n\tu32\tcard_type;\t \n\tu8\tmfg_day;\t \n\tu8\tmfg_month;\t \n\tu16\tmfg_year;\t \n\tu8\tuuid[BFI_IOC_ATTR_UUID_SZ];\t \n};\n\n \nstruct bfi_ioc_getattr_reply_s {\n\tstruct\tbfi_mhdr_s\tmh;\t \n\tu8\t\t\tstatus;\t \n\tu8\t\t\trsvd[3];\n};\n\n \n#define BFI_IOC_SMEM_PG0_CB\t(0x40)\n#define BFI_IOC_SMEM_PG0_CT\t(0x180)\n\n \n#define BFI_IOC_FWSTATS_OFF\t(0x6B40)\n#define BFI_IOC_FWSTATS_SZ\t(4096)\n\n \n#define BFI_IOC_TRC_OFF\t\t(0x4b00)\n#define BFI_IOC_TRC_ENTS\t256\n\n#define BFI_IOC_FW_SIGNATURE\t(0xbfadbfad)\n#define BFA_IOC_FW_INV_SIGN\t(0xdeaddead)\n#define BFI_IOC_MD5SUM_SZ\t4\n\nstruct bfi_ioc_fwver_s {\n#ifdef __BIG_ENDIAN\n\tuint8_t patch;\n\tuint8_t maint;\n\tuint8_t minor;\n\tuint8_t major;\n\tuint8_t rsvd[2];\n\tuint8_t build;\n\tuint8_t phase;\n#else\n\tuint8_t major;\n\tuint8_t minor;\n\tuint8_t maint;\n\tuint8_t patch;\n\tuint8_t phase;\n\tuint8_t build;\n\tuint8_t rsvd[2];\n#endif\n};\n\nstruct bfi_ioc_image_hdr_s {\n\tu32\tsignature;\t \n\tu8\tasic_gen;\t \n\tu8\tasic_mode;\n\tu8\tport0_mode;\t \n\tu8\tport1_mode;\t \n\tu32\texec;\t\t \n\tu32\tbootenv;\t \n\tu32\trsvd_b[2];\n\tstruct bfi_ioc_fwver_s\tfwver;\n\tu32\tmd5sum[BFI_IOC_MD5SUM_SZ];\n};\n\nenum bfi_ioc_img_ver_cmp_e {\n\tBFI_IOC_IMG_VER_INCOMP,\n\tBFI_IOC_IMG_VER_OLD,\n\tBFI_IOC_IMG_VER_SAME,\n\tBFI_IOC_IMG_VER_BETTER\n};\n\n#define BFI_FWBOOT_DEVMODE_OFF\t\t4\n#define BFI_FWBOOT_TYPE_OFF\t\t8\n#define BFI_FWBOOT_ENV_OFF\t\t12\n#define BFI_FWBOOT_DEVMODE(__asic_gen, __asic_mode, __p0_mode, __p1_mode) \\\n\t(((u32)(__asic_gen)) << 24 |\t\t\\\n\t ((u32)(__asic_mode)) << 16 |\t\t\\\n\t ((u32)(__p0_mode)) << 8 |\t\t\\\n\t ((u32)(__p1_mode)))\n\nenum bfi_fwboot_type {\n\tBFI_FWBOOT_TYPE_NORMAL  = 0,\n\tBFI_FWBOOT_TYPE_FLASH   = 1,\n\tBFI_FWBOOT_TYPE_MEMTEST = 2,\n};\n\n#define BFI_FWBOOT_TYPE_NORMAL\t0\n#define BFI_FWBOOT_TYPE_MEMTEST\t2\n#define BFI_FWBOOT_ENV_OS       0\n\nenum bfi_port_mode {\n\tBFI_PORT_MODE_FC\t= 1,\n\tBFI_PORT_MODE_ETH\t= 2,\n};\n\nstruct bfi_ioc_hbeat_s {\n\tstruct bfi_mhdr_s  mh;\t\t \n\tu32\t   hb_count;\t \n};\n\n \nenum bfi_ioc_state {\n\tBFI_IOC_UNINIT\t\t= 0,\t \n\tBFI_IOC_INITING\t\t= 1,\t \n\tBFI_IOC_HWINIT\t\t= 2,\t \n\tBFI_IOC_CFG\t\t= 3,\t \n\tBFI_IOC_OP\t\t= 4,\t \n\tBFI_IOC_DISABLING\t= 5,\t \n\tBFI_IOC_DISABLED\t= 6,\t \n\tBFI_IOC_CFG_DISABLED\t= 7,\t \n\tBFI_IOC_FAIL\t\t= 8,\t \n\tBFI_IOC_MEMTEST\t\t= 9,\t \n};\n\n#define BFA_IOC_CB_JOIN_SH\t16\n#define BFA_IOC_CB_FWSTATE_MASK\t0x0000ffff\n#define BFA_IOC_CB_JOIN_MASK\t0xffff0000\n\n#define BFI_IOC_ENDIAN_SIG  0x12345678\n\nenum {\n\tBFI_ADAPTER_TYPE_FC\t= 0x01,\t\t \n\tBFI_ADAPTER_TYPE_MK\t= 0x0f0000,\t \n\tBFI_ADAPTER_TYPE_SH\t= 16,\t         \n\tBFI_ADAPTER_NPORTS_MK\t= 0xff00,\t \n\tBFI_ADAPTER_NPORTS_SH\t= 8,\t         \n\tBFI_ADAPTER_SPEED_MK\t= 0xff,\t\t \n\tBFI_ADAPTER_SPEED_SH\t= 0,\t         \n\tBFI_ADAPTER_PROTO\t= 0x100000,\t \n\tBFI_ADAPTER_TTV\t\t= 0x200000,\t \n\tBFI_ADAPTER_UNSUPP\t= 0x400000,\t \n};\n\n#define BFI_ADAPTER_GETP(__prop, __adap_prop)\t\t\t\\\n\t(((__adap_prop) & BFI_ADAPTER_ ## __prop ## _MK) >>\t\\\n\t\tBFI_ADAPTER_ ## __prop ## _SH)\n#define BFI_ADAPTER_SETP(__prop, __val)\t\t\t\t\\\n\t((__val) << BFI_ADAPTER_ ## __prop ## _SH)\n#define BFI_ADAPTER_IS_PROTO(__adap_type)\t\t\t\\\n\t((__adap_type) & BFI_ADAPTER_PROTO)\n#define BFI_ADAPTER_IS_TTV(__adap_type)\t\t\t\t\\\n\t((__adap_type) & BFI_ADAPTER_TTV)\n#define BFI_ADAPTER_IS_UNSUPP(__adap_type)\t\t\t\\\n\t((__adap_type) & BFI_ADAPTER_UNSUPP)\n#define BFI_ADAPTER_IS_SPECIAL(__adap_type)\t\t\t\\\n\t((__adap_type) & (BFI_ADAPTER_TTV | BFI_ADAPTER_PROTO |\t\\\n\t\t\tBFI_ADAPTER_UNSUPP))\n\n \nstruct bfi_ioc_ctrl_req_s {\n\tstruct bfi_mhdr_s\tmh;\n\tu16\t\t\tclscode;\n\tu16\t\t\trsvd;\n\tu32\t\ttv_sec;\n};\n#define bfi_ioc_enable_req_t struct bfi_ioc_ctrl_req_s;\n#define bfi_ioc_disable_req_t struct bfi_ioc_ctrl_req_s;\n\n \nstruct bfi_ioc_ctrl_reply_s {\n\tstruct bfi_mhdr_s\tmh;\t\t \n\tu8\t\t\tstatus;\t\t \n\tu8\t\t\tport_mode;\t \n\tu8\t\t\tcap_bm;\t\t \n\tu8\t\t\trsvd;\n};\n#define bfi_ioc_enable_reply_t struct bfi_ioc_ctrl_reply_s;\n#define bfi_ioc_disable_reply_t struct bfi_ioc_ctrl_reply_s;\n\n#define BFI_IOC_MSGSZ   8\n \nunion bfi_ioc_h2i_msg_u {\n\tstruct bfi_mhdr_s\t\tmh;\n\tstruct bfi_ioc_ctrl_req_s\tenable_req;\n\tstruct bfi_ioc_ctrl_req_s\tdisable_req;\n\tstruct bfi_ioc_getattr_req_s\tgetattr_req;\n\tu32\t\t\tmboxmsg[BFI_IOC_MSGSZ];\n};\n\n \nunion bfi_ioc_i2h_msg_u {\n\tstruct bfi_mhdr_s\t\tmh;\n\tstruct bfi_ioc_ctrl_reply_s\tfw_event;\n\tu32\t\t\tmboxmsg[BFI_IOC_MSGSZ];\n};\n\n\n \n\n#define BFI_PBC_MAX_BLUNS\t8\n#define BFI_PBC_MAX_VPORTS\t16\n#define BFI_PBC_PORT_DISABLED\t2\n\n \nstruct bfi_pbc_blun_s {\n\twwn_t\t\ttgt_pwwn;\n\tstruct scsi_lun\ttgt_lun;\n};\n\n \nstruct bfi_pbc_vport_s {\n\twwn_t\t\tvp_pwwn;\n\twwn_t\t\tvp_nwwn;\n};\n\n \nstruct bfi_pbc_s {\n\tu8\t\tport_enabled;\n\tu8\t\tboot_enabled;\n\tu8\t\tnbluns;\n\tu8\t\tnvports;\n\tu8\t\tport_speed;\n\tu8\t\trsvd_a;\n\tu16\thss;\n\twwn_t\t\tpbc_pwwn;\n\twwn_t\t\tpbc_nwwn;\n\tstruct bfi_pbc_blun_s blun[BFI_PBC_MAX_BLUNS];\n\tstruct bfi_pbc_vport_s vport[BFI_PBC_MAX_VPORTS];\n};\n\n \n#define BFI_MSGQ_FULL(_q)\t(((_q->pi + 1) % _q->q_depth) == _q->ci)\n#define BFI_MSGQ_EMPTY(_q)\t(_q->pi == _q->ci)\n#define BFI_MSGQ_UPDATE_CI(_q)\t(_q->ci = (_q->ci + 1) % _q->q_depth)\n#define BFI_MSGQ_UPDATE_PI(_q)\t(_q->pi = (_q->pi + 1) % _q->q_depth)\n\n \n#define BFI_MSGQ_FREE_CNT(_q)\t((_q->ci - _q->pi - 1) & (_q->q_depth - 1))\n\nenum bfi_msgq_h2i_msgs_e {\n\tBFI_MSGQ_H2I_INIT_REQ\t= 1,\n\tBFI_MSGQ_H2I_DOORBELL\t= 2,\n\tBFI_MSGQ_H2I_SHUTDOWN\t= 3,\n};\n\nenum bfi_msgq_i2h_msgs_e {\n\tBFI_MSGQ_I2H_INIT_RSP\t= 1,\n\tBFI_MSGQ_I2H_DOORBELL\t= 2,\n};\n\n\n \nstruct bfi_msgq_mhdr_s {\n\tu8\t\tmsg_class;\n\tu8\t\tmsg_id;\n\tu16\tmsg_token;\n\tu16\tnum_entries;\n\tu8\t\tenet_id;\n\tu8\t\trsvd[1];\n};\n\n#define bfi_msgq_mhdr_set(_mh, _mc, _mid, _tok, _enet_id) do {        \\\n\t(_mh).msg_class\t\t= (_mc);      \\\n\t(_mh).msg_id\t\t= (_mid);      \\\n\t(_mh).msg_token\t\t= (_tok);      \\\n\t(_mh).enet_id\t\t= (_enet_id);      \\\n} while (0)\n\n \n#define BFI_MSGQ_CMD_ENTRY_SIZE\t\t(64)     \n#define BFI_MSGQ_RSP_ENTRY_SIZE\t\t(64)     \n#define BFI_MSGQ_MSG_SIZE_MAX\t\t(2048)   \n\nstruct bfi_msgq_s {\n\tunion bfi_addr_u addr;\n\tu16 q_depth;      \n\tu8 rsvd[2];\n};\n\n \nstruct bfi_msgq_cfg_req_s {\n\tstruct bfi_mhdr_s mh;\n\tstruct bfi_msgq_s cmdq;\n\tstruct bfi_msgq_s rspq;\n};\n\n \nstruct bfi_msgq_cfg_rsp_s {\n\tstruct bfi_mhdr_s mh;\n\tu8 cmd_status;\n\tu8 rsvd[3];\n};\n\n\n \nstruct bfi_msgq_h2i_db_s {\n\tstruct bfi_mhdr_s mh;\n\tu16 cmdq_pi;\n\tu16 rspq_ci;\n};\n\n \nstruct bfi_msgq_i2h_db_s {\n\tstruct bfi_mhdr_s mh;\n\tu16 rspq_pi;\n\tu16 cmdq_ci;\n};\n\n#pragma pack()\n\n \n#pragma pack(1)\n\nenum bfi_port_h2i {\n\tBFI_PORT_H2I_ENABLE_REQ         = (1),\n\tBFI_PORT_H2I_DISABLE_REQ        = (2),\n\tBFI_PORT_H2I_GET_STATS_REQ      = (3),\n\tBFI_PORT_H2I_CLEAR_STATS_REQ    = (4),\n};\n\nenum bfi_port_i2h {\n\tBFI_PORT_I2H_ENABLE_RSP         = BFA_I2HM(1),\n\tBFI_PORT_I2H_DISABLE_RSP        = BFA_I2HM(2),\n\tBFI_PORT_I2H_GET_STATS_RSP      = BFA_I2HM(3),\n\tBFI_PORT_I2H_CLEAR_STATS_RSP    = BFA_I2HM(4),\n};\n\n \nstruct bfi_port_generic_req_s {\n\tstruct bfi_mhdr_s  mh;           \n\tu32     msgtag;          \n\tu32     rsvd;\n};\n\n \nstruct bfi_port_generic_rsp_s {\n\tstruct bfi_mhdr_s  mh;           \n\tu8              status;          \n\tu8              rsvd[3];\n\tu32     msgtag;          \n};\n\n \nstruct bfi_port_get_stats_req_s {\n\tstruct bfi_mhdr_s  mh;           \n\tunion bfi_addr_u   dma_addr;\n};\n\nunion bfi_port_h2i_msg_u {\n\tstruct bfi_mhdr_s               mh;\n\tstruct bfi_port_generic_req_s   enable_req;\n\tstruct bfi_port_generic_req_s   disable_req;\n\tstruct bfi_port_get_stats_req_s getstats_req;\n\tstruct bfi_port_generic_req_s   clearstats_req;\n};\n\nunion bfi_port_i2h_msg_u {\n\tstruct bfi_mhdr_s               mh;\n\tstruct bfi_port_generic_rsp_s   enable_rsp;\n\tstruct bfi_port_generic_rsp_s   disable_rsp;\n\tstruct bfi_port_generic_rsp_s   getstats_rsp;\n\tstruct bfi_port_generic_rsp_s   clearstats_rsp;\n};\n\n \nenum bfi_ablk_h2i_msgs_e {\n\tBFI_ABLK_H2I_QUERY\t\t= 1,\n\tBFI_ABLK_H2I_ADPT_CONFIG\t= 2,\n\tBFI_ABLK_H2I_PORT_CONFIG\t= 3,\n\tBFI_ABLK_H2I_PF_CREATE\t\t= 4,\n\tBFI_ABLK_H2I_PF_DELETE\t\t= 5,\n\tBFI_ABLK_H2I_PF_UPDATE\t\t= 6,\n\tBFI_ABLK_H2I_OPTROM_ENABLE\t= 7,\n\tBFI_ABLK_H2I_OPTROM_DISABLE\t= 8,\n};\n\nenum bfi_ablk_i2h_msgs_e {\n\tBFI_ABLK_I2H_QUERY\t\t= BFA_I2HM(BFI_ABLK_H2I_QUERY),\n\tBFI_ABLK_I2H_ADPT_CONFIG\t= BFA_I2HM(BFI_ABLK_H2I_ADPT_CONFIG),\n\tBFI_ABLK_I2H_PORT_CONFIG\t= BFA_I2HM(BFI_ABLK_H2I_PORT_CONFIG),\n\tBFI_ABLK_I2H_PF_CREATE\t\t= BFA_I2HM(BFI_ABLK_H2I_PF_CREATE),\n\tBFI_ABLK_I2H_PF_DELETE\t\t= BFA_I2HM(BFI_ABLK_H2I_PF_DELETE),\n\tBFI_ABLK_I2H_PF_UPDATE\t\t= BFA_I2HM(BFI_ABLK_H2I_PF_UPDATE),\n\tBFI_ABLK_I2H_OPTROM_ENABLE\t= BFA_I2HM(BFI_ABLK_H2I_OPTROM_ENABLE),\n\tBFI_ABLK_I2H_OPTROM_DISABLE\t= BFA_I2HM(BFI_ABLK_H2I_OPTROM_DISABLE),\n};\n\n \nstruct bfi_ablk_h2i_query_s {\n\tstruct bfi_mhdr_s\tmh;\n\tunion bfi_addr_u\taddr;\n};\n\n \nstruct bfi_ablk_h2i_cfg_req_s {\n\tstruct bfi_mhdr_s\tmh;\n\tu8\t\t\tmode;\n\tu8\t\t\tport;\n\tu8\t\t\tmax_pf;\n\tu8\t\t\tmax_vf;\n};\n\n \nstruct bfi_ablk_h2i_pf_req_s {\n\tstruct bfi_mhdr_s\tmh;\n\tu8\t\t\tpcifn;\n\tu8\t\t\tport;\n\tu16\t\t\tpers;\n\tu16\t\t\tbw_min;  \n\tu16\t\t\tbw_max;  \n};\n\n \nstruct bfi_ablk_h2i_optrom_s {\n\tstruct bfi_mhdr_s\tmh;\n};\n\n \nstruct bfi_ablk_i2h_rsp_s {\n\tstruct bfi_mhdr_s\tmh;\n\tu8\t\t\tstatus;\n\tu8\t\t\tpcifn;\n\tu8\t\t\tport_mode;\n};\n\n\n \n\n \nenum bfi_cee_h2i_msgs_e {\n\tBFI_CEE_H2I_GET_CFG_REQ = 1,\n\tBFI_CEE_H2I_RESET_STATS = 2,\n\tBFI_CEE_H2I_GET_STATS_REQ = 3,\n};\n\nenum bfi_cee_i2h_msgs_e {\n\tBFI_CEE_I2H_GET_CFG_RSP = BFA_I2HM(1),\n\tBFI_CEE_I2H_RESET_STATS_RSP = BFA_I2HM(2),\n\tBFI_CEE_I2H_GET_STATS_RSP = BFA_I2HM(3),\n};\n\n \nstruct bfi_cee_reset_stats_s {\n\tstruct bfi_mhdr_s  mh;\n};\n\n \nstruct bfi_cee_get_req_s {\n\tstruct bfi_mhdr_s\tmh;\n\tunion bfi_addr_u\tdma_addr;\n};\n\n \nstruct bfi_cee_get_rsp_s {\n\tstruct bfi_mhdr_s\tmh;\n\tu8\t\t\tcmd_status;\n\tu8\t\t\trsvd[3];\n};\n\n \nstruct bfi_cee_stats_rsp_s {\n\tstruct bfi_mhdr_s\tmh;\n\tu8\t\t\tcmd_status;\n\tu8\t\t\trsvd[3];\n};\n\n \nunion bfi_cee_i2h_msg_u {\n\tstruct bfi_mhdr_s\t\tmh;\n\tstruct bfi_cee_get_rsp_s\tget_rsp;\n\tstruct bfi_cee_stats_rsp_s\tstats_rsp;\n};\n\n \n\nenum bfi_sfp_h2i_e {\n\tBFI_SFP_H2I_SHOW\t= 1,\n\tBFI_SFP_H2I_SCN\t\t= 2,\n};\n\nenum bfi_sfp_i2h_e {\n\tBFI_SFP_I2H_SHOW = BFA_I2HM(BFI_SFP_H2I_SHOW),\n\tBFI_SFP_I2H_SCN\t = BFA_I2HM(BFI_SFP_H2I_SCN),\n};\n\n \nstruct bfi_sfp_scn_s {\n\tstruct bfi_mhdr_s mhr;\t \n\tu8\tevent;\n\tu8\tsfpid;\n\tu8\tpomlvl;\t \n\tu8\tis_elb;\t \n};\n\n \nenum bfa_sfp_stat_e {\n\tBFA_SFP_STATE_INIT\t= 0,\t \n\tBFA_SFP_STATE_REMOVED\t= 1,\t \n\tBFA_SFP_STATE_INSERTED\t= 2,\t \n\tBFA_SFP_STATE_VALID\t= 3,\t \n\tBFA_SFP_STATE_UNSUPPORT\t= 4,\t \n\tBFA_SFP_STATE_FAILED\t= 5,\t \n};\n\n \nenum bfi_sfp_mem_e {\n\tBFI_SFP_MEM_ALL\t\t= 0x1,   \n\tBFI_SFP_MEM_DIAGEXT\t= 0x2,   \n};\n\nstruct bfi_sfp_req_s {\n\tstruct bfi_mhdr_s\tmh;\n\tu8\t\t\tmemtype;\n\tu8\t\t\trsvd[3];\n\tstruct bfi_alen_s\talen;\n};\n\nstruct bfi_sfp_rsp_s {\n\tstruct bfi_mhdr_s\tmh;\n\tu8\t\t\tstatus;\n\tu8\t\t\tstate;\n\tu8\t\t\trsvd[2];\n};\n\n \nenum bfi_flash_h2i_msgs {\n\tBFI_FLASH_H2I_QUERY_REQ = 1,\n\tBFI_FLASH_H2I_ERASE_REQ = 2,\n\tBFI_FLASH_H2I_WRITE_REQ = 3,\n\tBFI_FLASH_H2I_READ_REQ = 4,\n\tBFI_FLASH_H2I_BOOT_VER_REQ = 5,\n};\n\nenum bfi_flash_i2h_msgs {\n\tBFI_FLASH_I2H_QUERY_RSP = BFA_I2HM(1),\n\tBFI_FLASH_I2H_ERASE_RSP = BFA_I2HM(2),\n\tBFI_FLASH_I2H_WRITE_RSP = BFA_I2HM(3),\n\tBFI_FLASH_I2H_READ_RSP = BFA_I2HM(4),\n\tBFI_FLASH_I2H_BOOT_VER_RSP = BFA_I2HM(5),\n\tBFI_FLASH_I2H_EVENT = BFA_I2HM(127),\n};\n\n \nstruct bfi_flash_query_req_s {\n\tstruct bfi_mhdr_s mh;\t \n\tstruct bfi_alen_s alen;\n};\n\n \nstruct bfi_flash_erase_req_s {\n\tstruct bfi_mhdr_s\tmh;\t \n\tu32\ttype;\t \n\tu8\tinstance;  \n\tu8\trsv[3];\n};\n\n \nstruct bfi_flash_write_req_s {\n\tstruct bfi_mhdr_s mh;\t \n\tstruct bfi_alen_s alen;\n\tu32\ttype;\t \n\tu8\tinstance;  \n\tu8\tlast;\n\tu8\trsv[2];\n\tu32\toffset;\n\tu32\tlength;\n};\n\n \nstruct bfi_flash_read_req_s {\n\tstruct bfi_mhdr_s mh;\t \n\tu32\ttype;\t\t \n\tu8\tinstance;\t \n\tu8\trsv[3];\n\tu32\toffset;\n\tu32\tlength;\n\tstruct bfi_alen_s alen;\n};\n\n \nstruct bfi_flash_query_rsp_s {\n\tstruct bfi_mhdr_s mh;\t \n\tu32\tstatus;\n};\n\n \nstruct bfi_flash_read_rsp_s {\n\tstruct bfi_mhdr_s mh;\t \n\tu32\ttype;        \n\tu8\tinstance;    \n\tu8\trsv[3];\n\tu32\tstatus;\n\tu32\tlength;\n};\n\n \nstruct bfi_flash_write_rsp_s {\n\tstruct bfi_mhdr_s mh;\t \n\tu32\ttype;        \n\tu8\tinstance;    \n\tu8\trsv[3];\n\tu32\tstatus;\n\tu32\tlength;\n};\n\n \nstruct bfi_flash_erase_rsp_s {\n\tstruct bfi_mhdr_s mh;\t \n\tu32\ttype;\t\t \n\tu8\tinstance;\t \n\tu8\trsv[3];\n\tu32\tstatus;\n};\n\n \nstruct bfi_flash_event_s {\n\tstruct bfi_mhdr_s\tmh;\t \n\tbfa_status_t\t\tstatus;\n\tu32\t\t\tparam;\n};\n\n \nenum bfi_diag_h2i {\n\tBFI_DIAG_H2I_PORTBEACON = 1,\n\tBFI_DIAG_H2I_LOOPBACK = 2,\n\tBFI_DIAG_H2I_FWPING = 3,\n\tBFI_DIAG_H2I_TEMPSENSOR = 4,\n\tBFI_DIAG_H2I_LEDTEST = 5,\n\tBFI_DIAG_H2I_QTEST      = 6,\n\tBFI_DIAG_H2I_DPORT\t= 7,\n};\n\nenum bfi_diag_i2h {\n\tBFI_DIAG_I2H_PORTBEACON = BFA_I2HM(BFI_DIAG_H2I_PORTBEACON),\n\tBFI_DIAG_I2H_LOOPBACK = BFA_I2HM(BFI_DIAG_H2I_LOOPBACK),\n\tBFI_DIAG_I2H_FWPING = BFA_I2HM(BFI_DIAG_H2I_FWPING),\n\tBFI_DIAG_I2H_TEMPSENSOR = BFA_I2HM(BFI_DIAG_H2I_TEMPSENSOR),\n\tBFI_DIAG_I2H_LEDTEST = BFA_I2HM(BFI_DIAG_H2I_LEDTEST),\n\tBFI_DIAG_I2H_QTEST      = BFA_I2HM(BFI_DIAG_H2I_QTEST),\n\tBFI_DIAG_I2H_DPORT\t= BFA_I2HM(BFI_DIAG_H2I_DPORT),\n\tBFI_DIAG_I2H_DPORT_SCN\t= BFA_I2HM(8),\n};\n\n#define BFI_DIAG_MAX_SGES\t2\n#define BFI_DIAG_DMA_BUF_SZ\t(2 * 1024)\n#define BFI_BOOT_MEMTEST_RES_ADDR 0x900\n#define BFI_BOOT_MEMTEST_RES_SIG  0xA0A1A2A3\n\nstruct bfi_diag_lb_req_s {\n\tstruct bfi_mhdr_s mh;\n\tu32\tloopcnt;\n\tu32\tpattern;\n\tu8\tlb_mode;         \n\tu8\tspeed;           \n\tu8\trsvd[2];\n};\n\nstruct bfi_diag_lb_rsp_s {\n\tstruct bfi_mhdr_s  mh;           \n\tstruct bfa_diag_loopback_result_s res;  \n};\n\nstruct bfi_diag_fwping_req_s {\n\tstruct bfi_mhdr_s mh;\t \n\tstruct bfi_alen_s alen;  \n\tu32\tdata;            \n\tu32\tcount;           \n\tu8\tqtag;            \n\tu8\trsv[3];\n};\n\nstruct bfi_diag_fwping_rsp_s {\n\tstruct bfi_mhdr_s  mh;           \n\tu32\tdata;            \n\tu8\tqtag;            \n\tu8\tdma_status;      \n\tu8\trsv[2];\n};\n\n \nstruct bfi_diag_ts_req_s {\n\tstruct bfi_mhdr_s mh;\t \n\tu16\ttemp;            \n\tu16\tbrd_temp;        \n\tu8\tstatus;\n\tu8\tts_junc;         \n\tu8\tts_brd;          \n\tu8\trsv;\n};\n#define bfi_diag_ts_rsp_t struct bfi_diag_ts_req_s\n\nstruct bfi_diag_ledtest_req_s {\n\tstruct bfi_mhdr_s  mh;   \n\tu8\tcmd;\n\tu8\tcolor;\n\tu8\tportid;\n\tu8\tled;     \n\tu16\tfreq;    \n\tu8\trsv[2];\n};\n\n \nstruct bfi_diag_ledtest_rsp_s {\n\tstruct bfi_mhdr_s  mh;   \n};\n\nstruct bfi_diag_portbeacon_req_s {\n\tstruct bfi_mhdr_s  mh;   \n\tu32\tperiod;  \n\tu8\tbeacon;  \n\tu8\trsvd[3];\n};\n\n \nstruct bfi_diag_portbeacon_rsp_s {\n\tstruct bfi_mhdr_s  mh;   \n};\n\nstruct bfi_diag_qtest_req_s {\n\tstruct bfi_mhdr_s\tmh;              \n\tu32\tdata[BFI_LMSG_PL_WSZ];  \n};\n#define bfi_diag_qtest_rsp_t struct bfi_diag_qtest_req_s\n\n \nenum bfi_dport_req {\n\tBFI_DPORT_DISABLE\t= 0,\t \n\tBFI_DPORT_ENABLE\t= 1,\t \n\tBFI_DPORT_START\t\t= 2,\t \n\tBFI_DPORT_SHOW\t\t= 3,\t \n\tBFI_DPORT_DYN_DISABLE\t= 4,\t \n};\n\nenum bfi_dport_scn {\n\tBFI_DPORT_SCN_TESTSTART\t\t= 1,\n\tBFI_DPORT_SCN_TESTCOMP\t\t= 2,\n\tBFI_DPORT_SCN_SFP_REMOVED\t= 3,\n\tBFI_DPORT_SCN_DDPORT_ENABLE\t= 4,\n\tBFI_DPORT_SCN_DDPORT_DISABLE\t= 5,\n\tBFI_DPORT_SCN_FCPORT_DISABLE\t= 6,\n\tBFI_DPORT_SCN_SUBTESTSTART\t= 7,\n\tBFI_DPORT_SCN_TESTSKIP\t\t= 8,\n\tBFI_DPORT_SCN_DDPORT_DISABLED\t= 9,\n};\n\nstruct bfi_diag_dport_req_s {\n\tstruct bfi_mhdr_s\tmh;\t \n\tu8\t\t\treq;\t \n\tu8\t\t\trsvd[3];\n\tu32\t\t\tlpcnt;\n\tu32\t\t\tpayload;\n};\n\nstruct bfi_diag_dport_rsp_s {\n\tstruct bfi_mhdr_s\tmh;\t \n\tbfa_status_t\t\tstatus;\t \n\twwn_t\t\t\tpwwn;\t \n\twwn_t\t\t\tnwwn;\t \n};\n\nstruct bfi_diag_dport_scn_teststart_s {\n\twwn_t\tpwwn;\t \n\twwn_t\tnwwn;\t \n\tu8\ttype;\t \n\tu8\tmode;\t \n\tu8\trsvd[2];\n\tu32\tnumfrm;  \n};\n\nstruct bfi_diag_dport_scn_testcomp_s {\n\tu8\tstatus;  \n\tu8\tspeed;   \n\tu16\tnumbuffer;  \n\tu8\tsubtest_status[DPORT_TEST_MAX];   \n\tu32\tlatency;    \n\tu32\tdistance;   \n\t\t\t \n\tu16\tfrm_sz;\t \n\tu8\trsvd[2];\n};\n\nstruct bfi_diag_dport_scn_s {\t\t \n\tstruct bfi_mhdr_s\tmh;\t \n\tu8\t\t\tstate;   \n\tu8\t\t\trsvd[3];\n\tunion {\n\t\tstruct bfi_diag_dport_scn_teststart_s teststart;\n\t\tstruct bfi_diag_dport_scn_testcomp_s testcomp;\n\t} info;\n};\n\nunion bfi_diag_dport_msg_u {\n\tstruct bfi_diag_dport_req_s\treq;\n\tstruct bfi_diag_dport_rsp_s\trsp;\n\tstruct bfi_diag_dport_scn_s\tscn;\n};\n\n \nenum bfi_phy_h2i_msgs_e {\n\tBFI_PHY_H2I_QUERY_REQ = 1,\n\tBFI_PHY_H2I_STATS_REQ = 2,\n\tBFI_PHY_H2I_WRITE_REQ = 3,\n\tBFI_PHY_H2I_READ_REQ = 4,\n};\n\nenum bfi_phy_i2h_msgs_e {\n\tBFI_PHY_I2H_QUERY_RSP = BFA_I2HM(1),\n\tBFI_PHY_I2H_STATS_RSP = BFA_I2HM(2),\n\tBFI_PHY_I2H_WRITE_RSP = BFA_I2HM(3),\n\tBFI_PHY_I2H_READ_RSP = BFA_I2HM(4),\n};\n\n \nstruct bfi_phy_query_req_s {\n\tstruct bfi_mhdr_s\tmh;              \n\tu8\t\t\tinstance;\n\tu8\t\t\trsv[3];\n\tstruct bfi_alen_s\talen;\n};\n\n \nstruct bfi_phy_stats_req_s {\n\tstruct bfi_mhdr_s\tmh;              \n\tu8\t\t\tinstance;\n\tu8\t\t\trsv[3];\n\tstruct bfi_alen_s\talen;\n};\n\n \nstruct bfi_phy_write_req_s {\n\tstruct bfi_mhdr_s\tmh;              \n\tu8\t\tinstance;\n\tu8\t\tlast;\n\tu8\t\trsv[2];\n\tu32\t\toffset;\n\tu32\t\tlength;\n\tstruct bfi_alen_s\talen;\n};\n\n \nstruct bfi_phy_read_req_s {\n\tstruct bfi_mhdr_s\tmh;\t \n\tu8\t\tinstance;\n\tu8\t\trsv[3];\n\tu32\t\toffset;\n\tu32\t\tlength;\n\tstruct bfi_alen_s\talen;\n};\n\n \nstruct bfi_phy_query_rsp_s {\n\tstruct bfi_mhdr_s\tmh;\t \n\tu32\t\t\tstatus;\n};\n\n \nstruct bfi_phy_stats_rsp_s {\n\tstruct bfi_mhdr_s\tmh;\t \n\tu32\t\t\tstatus;\n};\n\n \nstruct bfi_phy_read_rsp_s {\n\tstruct bfi_mhdr_s\tmh;\t \n\tu32\t\t\tstatus;\n\tu32\t\tlength;\n};\n\n \nstruct bfi_phy_write_rsp_s {\n\tstruct bfi_mhdr_s\tmh;\t \n\tu32\t\t\tstatus;\n\tu32\t\t\tlength;\n};\n\nenum bfi_fru_h2i_msgs {\n\tBFI_FRUVPD_H2I_WRITE_REQ = 1,\n\tBFI_FRUVPD_H2I_READ_REQ = 2,\n\tBFI_TFRU_H2I_WRITE_REQ = 3,\n\tBFI_TFRU_H2I_READ_REQ = 4,\n};\n\nenum bfi_fru_i2h_msgs {\n\tBFI_FRUVPD_I2H_WRITE_RSP = BFA_I2HM(1),\n\tBFI_FRUVPD_I2H_READ_RSP = BFA_I2HM(2),\n\tBFI_TFRU_I2H_WRITE_RSP = BFA_I2HM(3),\n\tBFI_TFRU_I2H_READ_RSP = BFA_I2HM(4),\n};\n\n \nstruct bfi_fru_write_req_s {\n\tstruct bfi_mhdr_s\tmh;\t \n\tu8\t\t\tlast;\n\tu8\t\t\trsv_1[3];\n\tu8\t\t\ttrfr_cmpl;\n\tu8\t\t\trsv_2[3];\n\tu32\t\t\toffset;\n\tu32\t\t\tlength;\n\tstruct bfi_alen_s\talen;\n};\n\n \nstruct bfi_fru_read_req_s {\n\tstruct bfi_mhdr_s\tmh;\t \n\tu32\t\t\toffset;\n\tu32\t\t\tlength;\n\tstruct bfi_alen_s\talen;\n};\n\n \nstruct bfi_fru_rsp_s {\n\tstruct bfi_mhdr_s\tmh;\t \n\tu32\t\t\tstatus;\n\tu32\t\t\tlength;\n};\n#pragma pack()\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}