# This script segment is generated automatically by AutoPilot

if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler activation_accelerator_sparsemux_129_6_32_1_1 BINDTYPE {op} TYPE {sparsemux} IMPL {compactencoding_dontcare}
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1374 \
    name y_sum_sq_64 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_64 \
    op interface \
    ports { y_sum_sq_64_i { I 32 vector } y_sum_sq_64_o { O 32 vector } y_sum_sq_64_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1375 \
    name y_sum_sq_127 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_127 \
    op interface \
    ports { y_sum_sq_127_i { I 32 vector } y_sum_sq_127_o { O 32 vector } y_sum_sq_127_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1376 \
    name y_sum_sq_126 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_126 \
    op interface \
    ports { y_sum_sq_126_i { I 32 vector } y_sum_sq_126_o { O 32 vector } y_sum_sq_126_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1377 \
    name y_sum_sq_125 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_125 \
    op interface \
    ports { y_sum_sq_125_i { I 32 vector } y_sum_sq_125_o { O 32 vector } y_sum_sq_125_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1378 \
    name y_sum_sq_124 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_124 \
    op interface \
    ports { y_sum_sq_124_i { I 32 vector } y_sum_sq_124_o { O 32 vector } y_sum_sq_124_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1379 \
    name y_sum_sq_123 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_123 \
    op interface \
    ports { y_sum_sq_123_i { I 32 vector } y_sum_sq_123_o { O 32 vector } y_sum_sq_123_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1380 \
    name y_sum_sq_122 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_122 \
    op interface \
    ports { y_sum_sq_122_i { I 32 vector } y_sum_sq_122_o { O 32 vector } y_sum_sq_122_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1381 \
    name y_sum_sq_121 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_121 \
    op interface \
    ports { y_sum_sq_121_i { I 32 vector } y_sum_sq_121_o { O 32 vector } y_sum_sq_121_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1382 \
    name y_sum_sq_120 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_120 \
    op interface \
    ports { y_sum_sq_120_i { I 32 vector } y_sum_sq_120_o { O 32 vector } y_sum_sq_120_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1383 \
    name y_sum_sq_119 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_119 \
    op interface \
    ports { y_sum_sq_119_i { I 32 vector } y_sum_sq_119_o { O 32 vector } y_sum_sq_119_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1384 \
    name y_sum_sq_118 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_118 \
    op interface \
    ports { y_sum_sq_118_i { I 32 vector } y_sum_sq_118_o { O 32 vector } y_sum_sq_118_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1385 \
    name y_sum_sq_117 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_117 \
    op interface \
    ports { y_sum_sq_117_i { I 32 vector } y_sum_sq_117_o { O 32 vector } y_sum_sq_117_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1386 \
    name y_sum_sq_116 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_116 \
    op interface \
    ports { y_sum_sq_116_i { I 32 vector } y_sum_sq_116_o { O 32 vector } y_sum_sq_116_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1387 \
    name y_sum_sq_115 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_115 \
    op interface \
    ports { y_sum_sq_115_i { I 32 vector } y_sum_sq_115_o { O 32 vector } y_sum_sq_115_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1388 \
    name y_sum_sq_114 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_114 \
    op interface \
    ports { y_sum_sq_114_i { I 32 vector } y_sum_sq_114_o { O 32 vector } y_sum_sq_114_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1389 \
    name y_sum_sq_113 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_113 \
    op interface \
    ports { y_sum_sq_113_i { I 32 vector } y_sum_sq_113_o { O 32 vector } y_sum_sq_113_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1390 \
    name y_sum_sq_112 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_112 \
    op interface \
    ports { y_sum_sq_112_i { I 32 vector } y_sum_sq_112_o { O 32 vector } y_sum_sq_112_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1391 \
    name y_sum_sq_111 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_111 \
    op interface \
    ports { y_sum_sq_111_i { I 32 vector } y_sum_sq_111_o { O 32 vector } y_sum_sq_111_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1392 \
    name y_sum_sq_110 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_110 \
    op interface \
    ports { y_sum_sq_110_i { I 32 vector } y_sum_sq_110_o { O 32 vector } y_sum_sq_110_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1393 \
    name y_sum_sq_109 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_109 \
    op interface \
    ports { y_sum_sq_109_i { I 32 vector } y_sum_sq_109_o { O 32 vector } y_sum_sq_109_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1394 \
    name y_sum_sq_108 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_108 \
    op interface \
    ports { y_sum_sq_108_i { I 32 vector } y_sum_sq_108_o { O 32 vector } y_sum_sq_108_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1395 \
    name y_sum_sq_107 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_107 \
    op interface \
    ports { y_sum_sq_107_i { I 32 vector } y_sum_sq_107_o { O 32 vector } y_sum_sq_107_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1396 \
    name y_sum_sq_106 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_106 \
    op interface \
    ports { y_sum_sq_106_i { I 32 vector } y_sum_sq_106_o { O 32 vector } y_sum_sq_106_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1397 \
    name y_sum_sq_105 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_105 \
    op interface \
    ports { y_sum_sq_105_i { I 32 vector } y_sum_sq_105_o { O 32 vector } y_sum_sq_105_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1398 \
    name y_sum_sq_104 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_104 \
    op interface \
    ports { y_sum_sq_104_i { I 32 vector } y_sum_sq_104_o { O 32 vector } y_sum_sq_104_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1399 \
    name y_sum_sq_103 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_103 \
    op interface \
    ports { y_sum_sq_103_i { I 32 vector } y_sum_sq_103_o { O 32 vector } y_sum_sq_103_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1400 \
    name y_sum_sq_102 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_102 \
    op interface \
    ports { y_sum_sq_102_i { I 32 vector } y_sum_sq_102_o { O 32 vector } y_sum_sq_102_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1401 \
    name y_sum_sq_101 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_101 \
    op interface \
    ports { y_sum_sq_101_i { I 32 vector } y_sum_sq_101_o { O 32 vector } y_sum_sq_101_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1402 \
    name y_sum_sq_100 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_100 \
    op interface \
    ports { y_sum_sq_100_i { I 32 vector } y_sum_sq_100_o { O 32 vector } y_sum_sq_100_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1403 \
    name y_sum_sq_99 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_99 \
    op interface \
    ports { y_sum_sq_99_i { I 32 vector } y_sum_sq_99_o { O 32 vector } y_sum_sq_99_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1404 \
    name y_sum_sq_98 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_98 \
    op interface \
    ports { y_sum_sq_98_i { I 32 vector } y_sum_sq_98_o { O 32 vector } y_sum_sq_98_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1405 \
    name y_sum_sq_97 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_97 \
    op interface \
    ports { y_sum_sq_97_i { I 32 vector } y_sum_sq_97_o { O 32 vector } y_sum_sq_97_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1406 \
    name y_sum_sq_96 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_96 \
    op interface \
    ports { y_sum_sq_96_i { I 32 vector } y_sum_sq_96_o { O 32 vector } y_sum_sq_96_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1407 \
    name y_sum_sq_95 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_95 \
    op interface \
    ports { y_sum_sq_95_i { I 32 vector } y_sum_sq_95_o { O 32 vector } y_sum_sq_95_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1408 \
    name y_sum_sq_94 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_94 \
    op interface \
    ports { y_sum_sq_94_i { I 32 vector } y_sum_sq_94_o { O 32 vector } y_sum_sq_94_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1409 \
    name y_sum_sq_93 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_93 \
    op interface \
    ports { y_sum_sq_93_i { I 32 vector } y_sum_sq_93_o { O 32 vector } y_sum_sq_93_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1410 \
    name y_sum_sq_92 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_92 \
    op interface \
    ports { y_sum_sq_92_i { I 32 vector } y_sum_sq_92_o { O 32 vector } y_sum_sq_92_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1411 \
    name y_sum_sq_91 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_91 \
    op interface \
    ports { y_sum_sq_91_i { I 32 vector } y_sum_sq_91_o { O 32 vector } y_sum_sq_91_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1412 \
    name y_sum_sq_90 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_90 \
    op interface \
    ports { y_sum_sq_90_i { I 32 vector } y_sum_sq_90_o { O 32 vector } y_sum_sq_90_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1413 \
    name y_sum_sq_89 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_89 \
    op interface \
    ports { y_sum_sq_89_i { I 32 vector } y_sum_sq_89_o { O 32 vector } y_sum_sq_89_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1414 \
    name y_sum_sq_88 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_88 \
    op interface \
    ports { y_sum_sq_88_i { I 32 vector } y_sum_sq_88_o { O 32 vector } y_sum_sq_88_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1415 \
    name y_sum_sq_87 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_87 \
    op interface \
    ports { y_sum_sq_87_i { I 32 vector } y_sum_sq_87_o { O 32 vector } y_sum_sq_87_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1416 \
    name y_sum_sq_86 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_86 \
    op interface \
    ports { y_sum_sq_86_i { I 32 vector } y_sum_sq_86_o { O 32 vector } y_sum_sq_86_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1417 \
    name y_sum_sq_85 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_85 \
    op interface \
    ports { y_sum_sq_85_i { I 32 vector } y_sum_sq_85_o { O 32 vector } y_sum_sq_85_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1418 \
    name y_sum_sq_84 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_84 \
    op interface \
    ports { y_sum_sq_84_i { I 32 vector } y_sum_sq_84_o { O 32 vector } y_sum_sq_84_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1419 \
    name y_sum_sq_83 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_83 \
    op interface \
    ports { y_sum_sq_83_i { I 32 vector } y_sum_sq_83_o { O 32 vector } y_sum_sq_83_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1420 \
    name y_sum_sq_82 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_82 \
    op interface \
    ports { y_sum_sq_82_i { I 32 vector } y_sum_sq_82_o { O 32 vector } y_sum_sq_82_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1421 \
    name y_sum_sq_81 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_81 \
    op interface \
    ports { y_sum_sq_81_i { I 32 vector } y_sum_sq_81_o { O 32 vector } y_sum_sq_81_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1422 \
    name y_sum_sq_80 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_80 \
    op interface \
    ports { y_sum_sq_80_i { I 32 vector } y_sum_sq_80_o { O 32 vector } y_sum_sq_80_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1423 \
    name y_sum_sq_79 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_79 \
    op interface \
    ports { y_sum_sq_79_i { I 32 vector } y_sum_sq_79_o { O 32 vector } y_sum_sq_79_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1424 \
    name y_sum_sq_78 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_78 \
    op interface \
    ports { y_sum_sq_78_i { I 32 vector } y_sum_sq_78_o { O 32 vector } y_sum_sq_78_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1425 \
    name y_sum_sq_77 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_77 \
    op interface \
    ports { y_sum_sq_77_i { I 32 vector } y_sum_sq_77_o { O 32 vector } y_sum_sq_77_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1426 \
    name y_sum_sq_76 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_76 \
    op interface \
    ports { y_sum_sq_76_i { I 32 vector } y_sum_sq_76_o { O 32 vector } y_sum_sq_76_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1427 \
    name y_sum_sq_75 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_75 \
    op interface \
    ports { y_sum_sq_75_i { I 32 vector } y_sum_sq_75_o { O 32 vector } y_sum_sq_75_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1428 \
    name y_sum_sq_74 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_74 \
    op interface \
    ports { y_sum_sq_74_i { I 32 vector } y_sum_sq_74_o { O 32 vector } y_sum_sq_74_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1429 \
    name y_sum_sq_73 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_73 \
    op interface \
    ports { y_sum_sq_73_i { I 32 vector } y_sum_sq_73_o { O 32 vector } y_sum_sq_73_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1430 \
    name y_sum_sq_72 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_72 \
    op interface \
    ports { y_sum_sq_72_i { I 32 vector } y_sum_sq_72_o { O 32 vector } y_sum_sq_72_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1431 \
    name y_sum_sq_71 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_71 \
    op interface \
    ports { y_sum_sq_71_i { I 32 vector } y_sum_sq_71_o { O 32 vector } y_sum_sq_71_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1432 \
    name y_sum_sq_70 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_70 \
    op interface \
    ports { y_sum_sq_70_i { I 32 vector } y_sum_sq_70_o { O 32 vector } y_sum_sq_70_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1433 \
    name y_sum_sq_69 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_69 \
    op interface \
    ports { y_sum_sq_69_i { I 32 vector } y_sum_sq_69_o { O 32 vector } y_sum_sq_69_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1434 \
    name y_sum_sq_68 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_68 \
    op interface \
    ports { y_sum_sq_68_i { I 32 vector } y_sum_sq_68_o { O 32 vector } y_sum_sq_68_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1435 \
    name y_sum_sq_67 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_67 \
    op interface \
    ports { y_sum_sq_67_i { I 32 vector } y_sum_sq_67_o { O 32 vector } y_sum_sq_67_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1436 \
    name y_sum_sq_66 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_66 \
    op interface \
    ports { y_sum_sq_66_i { I 32 vector } y_sum_sq_66_o { O 32 vector } y_sum_sq_66_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1437 \
    name y_sum_sq_65 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_65 \
    op interface \
    ports { y_sum_sq_65_i { I 32 vector } y_sum_sq_65_o { O 32 vector } y_sum_sq_65_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1438 \
    name partial_mean_127 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_127 \
    op interface \
    ports { partial_mean_127 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1439 \
    name partial_mean_64 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_64 \
    op interface \
    ports { partial_mean_64 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1440 \
    name partial_mean_65 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_65 \
    op interface \
    ports { partial_mean_65 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1441 \
    name partial_mean_66 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_66 \
    op interface \
    ports { partial_mean_66 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1442 \
    name partial_mean_67 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_67 \
    op interface \
    ports { partial_mean_67 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1443 \
    name partial_mean_68 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_68 \
    op interface \
    ports { partial_mean_68 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1444 \
    name partial_mean_69 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_69 \
    op interface \
    ports { partial_mean_69 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1445 \
    name partial_mean_70 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_70 \
    op interface \
    ports { partial_mean_70 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1446 \
    name partial_mean_71 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_71 \
    op interface \
    ports { partial_mean_71 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1447 \
    name partial_mean_72 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_72 \
    op interface \
    ports { partial_mean_72 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1448 \
    name partial_mean_73 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_73 \
    op interface \
    ports { partial_mean_73 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1449 \
    name partial_mean_74 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_74 \
    op interface \
    ports { partial_mean_74 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1450 \
    name partial_mean_75 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_75 \
    op interface \
    ports { partial_mean_75 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1451 \
    name partial_mean_76 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_76 \
    op interface \
    ports { partial_mean_76 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1452 \
    name partial_mean_77 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_77 \
    op interface \
    ports { partial_mean_77 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1453 \
    name partial_mean_78 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_78 \
    op interface \
    ports { partial_mean_78 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1454 \
    name partial_mean_79 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_79 \
    op interface \
    ports { partial_mean_79 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1455 \
    name partial_mean_80 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_80 \
    op interface \
    ports { partial_mean_80 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1456 \
    name partial_mean_81 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_81 \
    op interface \
    ports { partial_mean_81 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1457 \
    name partial_mean_82 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_82 \
    op interface \
    ports { partial_mean_82 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1458 \
    name partial_mean_83 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_83 \
    op interface \
    ports { partial_mean_83 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1459 \
    name partial_mean_84 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_84 \
    op interface \
    ports { partial_mean_84 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1460 \
    name partial_mean_85 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_85 \
    op interface \
    ports { partial_mean_85 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1461 \
    name partial_mean_86 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_86 \
    op interface \
    ports { partial_mean_86 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1462 \
    name partial_mean_87 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_87 \
    op interface \
    ports { partial_mean_87 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1463 \
    name partial_mean_88 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_88 \
    op interface \
    ports { partial_mean_88 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1464 \
    name partial_mean_89 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_89 \
    op interface \
    ports { partial_mean_89 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1465 \
    name partial_mean_90 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_90 \
    op interface \
    ports { partial_mean_90 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1466 \
    name partial_mean_91 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_91 \
    op interface \
    ports { partial_mean_91 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1467 \
    name partial_mean_92 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_92 \
    op interface \
    ports { partial_mean_92 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1468 \
    name partial_mean_93 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_93 \
    op interface \
    ports { partial_mean_93 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1469 \
    name partial_mean_94 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_94 \
    op interface \
    ports { partial_mean_94 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1470 \
    name partial_mean_95 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_95 \
    op interface \
    ports { partial_mean_95 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1471 \
    name partial_mean_96 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_96 \
    op interface \
    ports { partial_mean_96 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1472 \
    name partial_mean_97 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_97 \
    op interface \
    ports { partial_mean_97 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1473 \
    name partial_mean_98 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_98 \
    op interface \
    ports { partial_mean_98 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1474 \
    name partial_mean_99 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_99 \
    op interface \
    ports { partial_mean_99 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1475 \
    name partial_mean_100 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_100 \
    op interface \
    ports { partial_mean_100 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1476 \
    name partial_mean_101 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_101 \
    op interface \
    ports { partial_mean_101 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1477 \
    name partial_mean_102 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_102 \
    op interface \
    ports { partial_mean_102 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1478 \
    name partial_mean_103 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_103 \
    op interface \
    ports { partial_mean_103 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1479 \
    name partial_mean_104 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_104 \
    op interface \
    ports { partial_mean_104 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1480 \
    name partial_mean_105 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_105 \
    op interface \
    ports { partial_mean_105 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1481 \
    name partial_mean_106 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_106 \
    op interface \
    ports { partial_mean_106 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1482 \
    name partial_mean_107 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_107 \
    op interface \
    ports { partial_mean_107 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1483 \
    name partial_mean_108 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_108 \
    op interface \
    ports { partial_mean_108 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1484 \
    name partial_mean_109 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_109 \
    op interface \
    ports { partial_mean_109 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1485 \
    name partial_mean_110 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_110 \
    op interface \
    ports { partial_mean_110 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1486 \
    name partial_mean_111 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_111 \
    op interface \
    ports { partial_mean_111 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1487 \
    name partial_mean_112 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_112 \
    op interface \
    ports { partial_mean_112 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1488 \
    name partial_mean_113 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_113 \
    op interface \
    ports { partial_mean_113 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1489 \
    name partial_mean_114 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_114 \
    op interface \
    ports { partial_mean_114 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1490 \
    name partial_mean_115 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_115 \
    op interface \
    ports { partial_mean_115 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1491 \
    name partial_mean_116 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_116 \
    op interface \
    ports { partial_mean_116 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1492 \
    name partial_mean_117 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_117 \
    op interface \
    ports { partial_mean_117 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1493 \
    name partial_mean_118 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_118 \
    op interface \
    ports { partial_mean_118 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1494 \
    name partial_mean_119 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_119 \
    op interface \
    ports { partial_mean_119 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1495 \
    name partial_mean_120 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_120 \
    op interface \
    ports { partial_mean_120 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1496 \
    name partial_mean_121 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_121 \
    op interface \
    ports { partial_mean_121 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1497 \
    name partial_mean_122 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_122 \
    op interface \
    ports { partial_mean_122 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1498 \
    name partial_mean_123 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_123 \
    op interface \
    ports { partial_mean_123 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1499 \
    name partial_mean_124 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_124 \
    op interface \
    ports { partial_mean_124 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1500 \
    name partial_mean_125 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_125 \
    op interface \
    ports { partial_mean_125 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1501 \
    name partial_mean_126 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_126 \
    op interface \
    ports { partial_mean_126 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName activation_accelerator_flow_control_loop_pipe_sequential_init_U
set CompName activation_accelerator_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix activation_accelerator_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


