
IM420X_final_space.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fba4  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007d0  0800fd88  0800fd88  0001fd88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010558  08010558  00030270  2**0
                  CONTENTS
  4 .ARM          00000008  08010558  08010558  00020558  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010560  08010560  00030270  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010560  08010560  00020560  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010564  08010564  00020564  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000270  20000000  08010568  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001c894  20000270  080107d8  00030270  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2001cb04  080107d8  0003cb04  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030270  2**0
                  CONTENTS, READONLY
 12 .debug_info   00027756  00000000  00000000  000302a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004e98  00000000  00000000  000579f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d58  00000000  00000000  0005c890  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001b50  00000000  00000000  0005e5e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002baac  00000000  00000000  00060138  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000246df  00000000  00000000  0008bbe4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010bcb1  00000000  00000000  000b02c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001bbf74  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009338  00000000  00000000  001bbfc4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000270 	.word	0x20000270
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800fd6c 	.word	0x0800fd6c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000274 	.word	0x20000274
 800021c:	0800fd6c 	.word	0x0800fd6c

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b974 	b.w	8000f98 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	4604      	mov	r4, r0
 8000cd0:	468e      	mov	lr, r1
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d14d      	bne.n	8000d72 <__udivmoddi4+0xaa>
 8000cd6:	428a      	cmp	r2, r1
 8000cd8:	4694      	mov	ip, r2
 8000cda:	d969      	bls.n	8000db0 <__udivmoddi4+0xe8>
 8000cdc:	fab2 f282 	clz	r2, r2
 8000ce0:	b152      	cbz	r2, 8000cf8 <__udivmoddi4+0x30>
 8000ce2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ce6:	f1c2 0120 	rsb	r1, r2, #32
 8000cea:	fa20 f101 	lsr.w	r1, r0, r1
 8000cee:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cf2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cf6:	4094      	lsls	r4, r2
 8000cf8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cfc:	0c21      	lsrs	r1, r4, #16
 8000cfe:	fbbe f6f8 	udiv	r6, lr, r8
 8000d02:	fa1f f78c 	uxth.w	r7, ip
 8000d06:	fb08 e316 	mls	r3, r8, r6, lr
 8000d0a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d0e:	fb06 f107 	mul.w	r1, r6, r7
 8000d12:	4299      	cmp	r1, r3
 8000d14:	d90a      	bls.n	8000d2c <__udivmoddi4+0x64>
 8000d16:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d1e:	f080 811f 	bcs.w	8000f60 <__udivmoddi4+0x298>
 8000d22:	4299      	cmp	r1, r3
 8000d24:	f240 811c 	bls.w	8000f60 <__udivmoddi4+0x298>
 8000d28:	3e02      	subs	r6, #2
 8000d2a:	4463      	add	r3, ip
 8000d2c:	1a5b      	subs	r3, r3, r1
 8000d2e:	b2a4      	uxth	r4, r4
 8000d30:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d34:	fb08 3310 	mls	r3, r8, r0, r3
 8000d38:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d3c:	fb00 f707 	mul.w	r7, r0, r7
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	d90a      	bls.n	8000d5a <__udivmoddi4+0x92>
 8000d44:	eb1c 0404 	adds.w	r4, ip, r4
 8000d48:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d4c:	f080 810a 	bcs.w	8000f64 <__udivmoddi4+0x29c>
 8000d50:	42a7      	cmp	r7, r4
 8000d52:	f240 8107 	bls.w	8000f64 <__udivmoddi4+0x29c>
 8000d56:	4464      	add	r4, ip
 8000d58:	3802      	subs	r0, #2
 8000d5a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d5e:	1be4      	subs	r4, r4, r7
 8000d60:	2600      	movs	r6, #0
 8000d62:	b11d      	cbz	r5, 8000d6c <__udivmoddi4+0xa4>
 8000d64:	40d4      	lsrs	r4, r2
 8000d66:	2300      	movs	r3, #0
 8000d68:	e9c5 4300 	strd	r4, r3, [r5]
 8000d6c:	4631      	mov	r1, r6
 8000d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d909      	bls.n	8000d8a <__udivmoddi4+0xc2>
 8000d76:	2d00      	cmp	r5, #0
 8000d78:	f000 80ef 	beq.w	8000f5a <__udivmoddi4+0x292>
 8000d7c:	2600      	movs	r6, #0
 8000d7e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d82:	4630      	mov	r0, r6
 8000d84:	4631      	mov	r1, r6
 8000d86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8a:	fab3 f683 	clz	r6, r3
 8000d8e:	2e00      	cmp	r6, #0
 8000d90:	d14a      	bne.n	8000e28 <__udivmoddi4+0x160>
 8000d92:	428b      	cmp	r3, r1
 8000d94:	d302      	bcc.n	8000d9c <__udivmoddi4+0xd4>
 8000d96:	4282      	cmp	r2, r0
 8000d98:	f200 80f9 	bhi.w	8000f8e <__udivmoddi4+0x2c6>
 8000d9c:	1a84      	subs	r4, r0, r2
 8000d9e:	eb61 0303 	sbc.w	r3, r1, r3
 8000da2:	2001      	movs	r0, #1
 8000da4:	469e      	mov	lr, r3
 8000da6:	2d00      	cmp	r5, #0
 8000da8:	d0e0      	beq.n	8000d6c <__udivmoddi4+0xa4>
 8000daa:	e9c5 4e00 	strd	r4, lr, [r5]
 8000dae:	e7dd      	b.n	8000d6c <__udivmoddi4+0xa4>
 8000db0:	b902      	cbnz	r2, 8000db4 <__udivmoddi4+0xec>
 8000db2:	deff      	udf	#255	; 0xff
 8000db4:	fab2 f282 	clz	r2, r2
 8000db8:	2a00      	cmp	r2, #0
 8000dba:	f040 8092 	bne.w	8000ee2 <__udivmoddi4+0x21a>
 8000dbe:	eba1 010c 	sub.w	r1, r1, ip
 8000dc2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dc6:	fa1f fe8c 	uxth.w	lr, ip
 8000dca:	2601      	movs	r6, #1
 8000dcc:	0c20      	lsrs	r0, r4, #16
 8000dce:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dd2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dd6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dda:	fb0e f003 	mul.w	r0, lr, r3
 8000dde:	4288      	cmp	r0, r1
 8000de0:	d908      	bls.n	8000df4 <__udivmoddi4+0x12c>
 8000de2:	eb1c 0101 	adds.w	r1, ip, r1
 8000de6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dea:	d202      	bcs.n	8000df2 <__udivmoddi4+0x12a>
 8000dec:	4288      	cmp	r0, r1
 8000dee:	f200 80cb 	bhi.w	8000f88 <__udivmoddi4+0x2c0>
 8000df2:	4643      	mov	r3, r8
 8000df4:	1a09      	subs	r1, r1, r0
 8000df6:	b2a4      	uxth	r4, r4
 8000df8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dfc:	fb07 1110 	mls	r1, r7, r0, r1
 8000e00:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e04:	fb0e fe00 	mul.w	lr, lr, r0
 8000e08:	45a6      	cmp	lr, r4
 8000e0a:	d908      	bls.n	8000e1e <__udivmoddi4+0x156>
 8000e0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e10:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e14:	d202      	bcs.n	8000e1c <__udivmoddi4+0x154>
 8000e16:	45a6      	cmp	lr, r4
 8000e18:	f200 80bb 	bhi.w	8000f92 <__udivmoddi4+0x2ca>
 8000e1c:	4608      	mov	r0, r1
 8000e1e:	eba4 040e 	sub.w	r4, r4, lr
 8000e22:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e26:	e79c      	b.n	8000d62 <__udivmoddi4+0x9a>
 8000e28:	f1c6 0720 	rsb	r7, r6, #32
 8000e2c:	40b3      	lsls	r3, r6
 8000e2e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e32:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e36:	fa20 f407 	lsr.w	r4, r0, r7
 8000e3a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e3e:	431c      	orrs	r4, r3
 8000e40:	40f9      	lsrs	r1, r7
 8000e42:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e46:	fa00 f306 	lsl.w	r3, r0, r6
 8000e4a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e4e:	0c20      	lsrs	r0, r4, #16
 8000e50:	fa1f fe8c 	uxth.w	lr, ip
 8000e54:	fb09 1118 	mls	r1, r9, r8, r1
 8000e58:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e5c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e60:	4288      	cmp	r0, r1
 8000e62:	fa02 f206 	lsl.w	r2, r2, r6
 8000e66:	d90b      	bls.n	8000e80 <__udivmoddi4+0x1b8>
 8000e68:	eb1c 0101 	adds.w	r1, ip, r1
 8000e6c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e70:	f080 8088 	bcs.w	8000f84 <__udivmoddi4+0x2bc>
 8000e74:	4288      	cmp	r0, r1
 8000e76:	f240 8085 	bls.w	8000f84 <__udivmoddi4+0x2bc>
 8000e7a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e7e:	4461      	add	r1, ip
 8000e80:	1a09      	subs	r1, r1, r0
 8000e82:	b2a4      	uxth	r4, r4
 8000e84:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e88:	fb09 1110 	mls	r1, r9, r0, r1
 8000e8c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e90:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e94:	458e      	cmp	lr, r1
 8000e96:	d908      	bls.n	8000eaa <__udivmoddi4+0x1e2>
 8000e98:	eb1c 0101 	adds.w	r1, ip, r1
 8000e9c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ea0:	d26c      	bcs.n	8000f7c <__udivmoddi4+0x2b4>
 8000ea2:	458e      	cmp	lr, r1
 8000ea4:	d96a      	bls.n	8000f7c <__udivmoddi4+0x2b4>
 8000ea6:	3802      	subs	r0, #2
 8000ea8:	4461      	add	r1, ip
 8000eaa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000eae:	fba0 9402 	umull	r9, r4, r0, r2
 8000eb2:	eba1 010e 	sub.w	r1, r1, lr
 8000eb6:	42a1      	cmp	r1, r4
 8000eb8:	46c8      	mov	r8, r9
 8000eba:	46a6      	mov	lr, r4
 8000ebc:	d356      	bcc.n	8000f6c <__udivmoddi4+0x2a4>
 8000ebe:	d053      	beq.n	8000f68 <__udivmoddi4+0x2a0>
 8000ec0:	b15d      	cbz	r5, 8000eda <__udivmoddi4+0x212>
 8000ec2:	ebb3 0208 	subs.w	r2, r3, r8
 8000ec6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eca:	fa01 f707 	lsl.w	r7, r1, r7
 8000ece:	fa22 f306 	lsr.w	r3, r2, r6
 8000ed2:	40f1      	lsrs	r1, r6
 8000ed4:	431f      	orrs	r7, r3
 8000ed6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eda:	2600      	movs	r6, #0
 8000edc:	4631      	mov	r1, r6
 8000ede:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ee2:	f1c2 0320 	rsb	r3, r2, #32
 8000ee6:	40d8      	lsrs	r0, r3
 8000ee8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eec:	fa21 f303 	lsr.w	r3, r1, r3
 8000ef0:	4091      	lsls	r1, r2
 8000ef2:	4301      	orrs	r1, r0
 8000ef4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ef8:	fa1f fe8c 	uxth.w	lr, ip
 8000efc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f00:	fb07 3610 	mls	r6, r7, r0, r3
 8000f04:	0c0b      	lsrs	r3, r1, #16
 8000f06:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f0a:	fb00 f60e 	mul.w	r6, r0, lr
 8000f0e:	429e      	cmp	r6, r3
 8000f10:	fa04 f402 	lsl.w	r4, r4, r2
 8000f14:	d908      	bls.n	8000f28 <__udivmoddi4+0x260>
 8000f16:	eb1c 0303 	adds.w	r3, ip, r3
 8000f1a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f1e:	d22f      	bcs.n	8000f80 <__udivmoddi4+0x2b8>
 8000f20:	429e      	cmp	r6, r3
 8000f22:	d92d      	bls.n	8000f80 <__udivmoddi4+0x2b8>
 8000f24:	3802      	subs	r0, #2
 8000f26:	4463      	add	r3, ip
 8000f28:	1b9b      	subs	r3, r3, r6
 8000f2a:	b289      	uxth	r1, r1
 8000f2c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f30:	fb07 3316 	mls	r3, r7, r6, r3
 8000f34:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f38:	fb06 f30e 	mul.w	r3, r6, lr
 8000f3c:	428b      	cmp	r3, r1
 8000f3e:	d908      	bls.n	8000f52 <__udivmoddi4+0x28a>
 8000f40:	eb1c 0101 	adds.w	r1, ip, r1
 8000f44:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f48:	d216      	bcs.n	8000f78 <__udivmoddi4+0x2b0>
 8000f4a:	428b      	cmp	r3, r1
 8000f4c:	d914      	bls.n	8000f78 <__udivmoddi4+0x2b0>
 8000f4e:	3e02      	subs	r6, #2
 8000f50:	4461      	add	r1, ip
 8000f52:	1ac9      	subs	r1, r1, r3
 8000f54:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f58:	e738      	b.n	8000dcc <__udivmoddi4+0x104>
 8000f5a:	462e      	mov	r6, r5
 8000f5c:	4628      	mov	r0, r5
 8000f5e:	e705      	b.n	8000d6c <__udivmoddi4+0xa4>
 8000f60:	4606      	mov	r6, r0
 8000f62:	e6e3      	b.n	8000d2c <__udivmoddi4+0x64>
 8000f64:	4618      	mov	r0, r3
 8000f66:	e6f8      	b.n	8000d5a <__udivmoddi4+0x92>
 8000f68:	454b      	cmp	r3, r9
 8000f6a:	d2a9      	bcs.n	8000ec0 <__udivmoddi4+0x1f8>
 8000f6c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f70:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f74:	3801      	subs	r0, #1
 8000f76:	e7a3      	b.n	8000ec0 <__udivmoddi4+0x1f8>
 8000f78:	4646      	mov	r6, r8
 8000f7a:	e7ea      	b.n	8000f52 <__udivmoddi4+0x28a>
 8000f7c:	4620      	mov	r0, r4
 8000f7e:	e794      	b.n	8000eaa <__udivmoddi4+0x1e2>
 8000f80:	4640      	mov	r0, r8
 8000f82:	e7d1      	b.n	8000f28 <__udivmoddi4+0x260>
 8000f84:	46d0      	mov	r8, sl
 8000f86:	e77b      	b.n	8000e80 <__udivmoddi4+0x1b8>
 8000f88:	3b02      	subs	r3, #2
 8000f8a:	4461      	add	r1, ip
 8000f8c:	e732      	b.n	8000df4 <__udivmoddi4+0x12c>
 8000f8e:	4630      	mov	r0, r6
 8000f90:	e709      	b.n	8000da6 <__udivmoddi4+0xde>
 8000f92:	4464      	add	r4, ip
 8000f94:	3802      	subs	r0, #2
 8000f96:	e742      	b.n	8000e1e <__udivmoddi4+0x156>

08000f98 <__aeabi_idiv0>:
 8000f98:	4770      	bx	lr
 8000f9a:	bf00      	nop

08000f9c <MX_FREERTOS_Init>:
/**
 * @brief  FreeRTOS initialization
 * @param  None
 * @retval None
 */
void MX_FREERTOS_Init(void) {
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Init */
	initDFT(SAMPLE_SIZE);
 8000fa0:	206e      	movs	r0, #110	; 0x6e
 8000fa2:	f000 fa17 	bl	80013d4 <initDFT>
	/* USER CODE END Init */
	/* Create the mutex(es) */
	/* creation of spRXPositionMutex */
	spRXPositionMutexHandle = osMutexNew(&spRXPositionMutex_attributes);
 8000fa6:	4819      	ldr	r0, [pc, #100]	; (800100c <MX_FREERTOS_Init+0x70>)
 8000fa8:	f006 f99e 	bl	80072e8 <osMutexNew>
 8000fac:	4603      	mov	r3, r0
 8000fae:	4a18      	ldr	r2, [pc, #96]	; (8001010 <MX_FREERTOS_Init+0x74>)
 8000fb0:	6013      	str	r3, [r2, #0]
	/* add semaphores, ... */
	/* USER CODE END RTOS_SEMAPHORES */

	/* Create the timer(s) */
	/* creation of my22HzTimer */
	my22HzTimerHandle = osTimerNew(my22HzTimerCallback, osTimerPeriodic, NULL,
 8000fb2:	4b18      	ldr	r3, [pc, #96]	; (8001014 <MX_FREERTOS_Init+0x78>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	2101      	movs	r1, #1
 8000fb8:	4817      	ldr	r0, [pc, #92]	; (8001018 <MX_FREERTOS_Init+0x7c>)
 8000fba:	f006 f8eb 	bl	8007194 <osTimerNew>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	4a16      	ldr	r2, [pc, #88]	; (800101c <MX_FREERTOS_Init+0x80>)
 8000fc2:	6013      	str	r3, [r2, #0]
			&my22HzTimer_attributes);

	/* USER CODE BEGIN RTOS_TIMERS */
	/* start timers, add new ones, ... */
	osTimerStart(my22HzTimerHandle, (uint16_t) (DATA_SAMPLE_PERIOD * 1000));
 8000fc4:	4b15      	ldr	r3, [pc, #84]	; (800101c <MX_FREERTOS_Init+0x80>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f006 f95d 	bl	800728c <osTimerStart>
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* creation of identifyMagneti */
	identifyMagnetiHandle = osThreadNew(startidentifyMagneticFieldTask, NULL,
 8000fd2:	4a13      	ldr	r2, [pc, #76]	; (8001020 <MX_FREERTOS_Init+0x84>)
 8000fd4:	2100      	movs	r1, #0
 8000fd6:	4813      	ldr	r0, [pc, #76]	; (8001024 <MX_FREERTOS_Init+0x88>)
 8000fd8:	f005 ff66 	bl	8006ea8 <osThreadNew>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	4a12      	ldr	r2, [pc, #72]	; (8001028 <MX_FREERTOS_Init+0x8c>)
 8000fe0:	6013      	str	r3, [r2, #0]
			&identifyMagneti_attributes);

	/* creation of estimatePositio */
	estimatePositioHandle = osThreadNew(startEstimatePosition, NULL,
 8000fe2:	4a12      	ldr	r2, [pc, #72]	; (800102c <MX_FREERTOS_Init+0x90>)
 8000fe4:	2100      	movs	r1, #0
 8000fe6:	4812      	ldr	r0, [pc, #72]	; (8001030 <MX_FREERTOS_Init+0x94>)
 8000fe8:	f005 ff5e 	bl	8006ea8 <osThreadNew>
 8000fec:	4603      	mov	r3, r0
 8000fee:	4a11      	ldr	r2, [pc, #68]	; (8001034 <MX_FREERTOS_Init+0x98>)
 8000ff0:	6013      	str	r3, [r2, #0]
			&estimatePositio_attributes);

	/* creation of sendData */
	sendDataHandle = osThreadNew(startSendData, NULL, &sendData_attributes);
 8000ff2:	4a11      	ldr	r2, [pc, #68]	; (8001038 <MX_FREERTOS_Init+0x9c>)
 8000ff4:	2100      	movs	r1, #0
 8000ff6:	4811      	ldr	r0, [pc, #68]	; (800103c <MX_FREERTOS_Init+0xa0>)
 8000ff8:	f005 ff56 	bl	8006ea8 <osThreadNew>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	4a10      	ldr	r2, [pc, #64]	; (8001040 <MX_FREERTOS_Init+0xa4>)
 8001000:	6013      	str	r3, [r2, #0]

	/* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
	initMagnetiFieldISR();
 8001002:	f000 ff05 	bl	8001e10 <initMagnetiFieldISR>

	/* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
	/* USER CODE END RTOS_EVENTS */

}
 8001006:	bf00      	nop
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	0800fef0 	.word	0x0800fef0
 8001010:	2000219c 	.word	0x2000219c
 8001014:	0800fee0 	.word	0x0800fee0
 8001018:	0800119d 	.word	0x0800119d
 800101c:	20002198 	.word	0x20002198
 8001020:	0800fe74 	.word	0x0800fe74
 8001024:	08001045 	.word	0x08001045
 8001028:	2000218c 	.word	0x2000218c
 800102c:	0800fe98 	.word	0x0800fe98
 8001030:	080010b1 	.word	0x080010b1
 8001034:	20002190 	.word	0x20002190
 8001038:	0800febc 	.word	0x0800febc
 800103c:	08001121 	.word	0x08001121
 8001040:	20002194 	.word	0x20002194

08001044 <startidentifyMagneticFieldTask>:
 * @brief  Function implementing the identifyMagneti thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_startidentifyMagneticFieldTask */
void startidentifyMagneticFieldTask(void *argument) {
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN startidentifyMagneticFieldTask */

	/* Infinite loop */
	for (;;) {
		osThreadFlagsWait(0x0001U, osFlagsWaitAny, osWaitForever);
 800104c:	f04f 32ff 	mov.w	r2, #4294967295
 8001050:	2100      	movs	r1, #0
 8001052:	2001      	movs	r0, #1
 8001054:	f006 f808 	bl	8007068 <osThreadFlagsWait>

		buffer_index_to_retrive_data = (buffer_index + 1) % 2;
 8001058:	4b10      	ldr	r3, [pc, #64]	; (800109c <startidentifyMagneticFieldTask+0x58>)
 800105a:	781b      	ldrb	r3, [r3, #0]
 800105c:	3301      	adds	r3, #1
 800105e:	2b00      	cmp	r3, #0
 8001060:	f003 0301 	and.w	r3, r3, #1
 8001064:	bfb8      	it	lt
 8001066:	425b      	neglt	r3, r3
 8001068:	b2da      	uxtb	r2, r3
 800106a:	4b0d      	ldr	r3, [pc, #52]	; (80010a0 <startidentifyMagneticFieldTask+0x5c>)
 800106c:	701a      	strb	r2, [r3, #0]

		identifyMagneticField(cmf_samples[buffer_index_to_retrive_data], mf_nodes);
 800106e:	4b0c      	ldr	r3, [pc, #48]	; (80010a0 <startidentifyMagneticFieldTask+0x5c>)
 8001070:	781b      	ldrb	r3, [r3, #0]
 8001072:	461a      	mov	r2, r3
 8001074:	f44f 6325 	mov.w	r3, #2640	; 0xa50
 8001078:	fb02 f303 	mul.w	r3, r2, r3
 800107c:	4a09      	ldr	r2, [pc, #36]	; (80010a4 <startidentifyMagneticFieldTask+0x60>)
 800107e:	4413      	add	r3, r2
 8001080:	4909      	ldr	r1, [pc, #36]	; (80010a8 <startidentifyMagneticFieldTask+0x64>)
 8001082:	4618      	mov	r0, r3
 8001084:	f000 fd1f 	bl	8001ac6 <identifyMagneticField>

		initMagnetiFieldISR();
 8001088:	f000 fec2 	bl	8001e10 <initMagnetiFieldISR>

		osThreadFlagsSet(estimatePositioHandle, 0x0001U);
 800108c:	4b07      	ldr	r3, [pc, #28]	; (80010ac <startidentifyMagneticFieldTask+0x68>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	2101      	movs	r1, #1
 8001092:	4618      	mov	r0, r3
 8001094:	f005 ff9a 	bl	8006fcc <osThreadFlagsSet>
		osThreadFlagsWait(0x0001U, osFlagsWaitAny, osWaitForever);
 8001098:	e7d8      	b.n	800104c <startidentifyMagneticFieldTask+0x8>
 800109a:	bf00      	nop
 800109c:	20002188 	.word	0x20002188
 80010a0:	20002189 	.word	0x20002189
 80010a4:	20000298 	.word	0x20000298
 80010a8:	20000000 	.word	0x20000000
 80010ac:	20002190 	.word	0x20002190

080010b0 <startEstimatePosition>:
 * @brief Function implementing the estimatePositio thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_startEstimatePosition */
void startEstimatePosition(void *argument) {
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b082      	sub	sp, #8
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN startEstimatePosition */

	/* Infinite loop */
	for (;;) {
		osThreadFlagsWait(0x0001U, osFlagsWaitAny, osWaitForever);
 80010b8:	f04f 32ff 	mov.w	r2, #4294967295
 80010bc:	2100      	movs	r1, #0
 80010be:	2001      	movs	r0, #1
 80010c0:	f005 ffd2 	bl	8007068 <osThreadFlagsWait>
		if (osMutexAcquire(spRXPositionMutexHandle, osWaitForever) == osOK) {
 80010c4:	4b12      	ldr	r3, [pc, #72]	; (8001110 <startEstimatePosition+0x60>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	f04f 31ff 	mov.w	r1, #4294967295
 80010cc:	4618      	mov	r0, r3
 80010ce:	f006 f991 	bl	80073f4 <osMutexAcquire>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d1ef      	bne.n	80010b8 <startEstimatePosition+0x8>
			sp_rx_position = estimatePoisition(mf_nodes);
 80010d8:	480e      	ldr	r0, [pc, #56]	; (8001114 <startEstimatePosition+0x64>)
 80010da:	f000 fe35 	bl	8001d48 <estimatePoisition>
 80010de:	eef0 6a40 	vmov.f32	s13, s0
 80010e2:	eeb0 7a60 	vmov.f32	s14, s1
 80010e6:	eef0 7a41 	vmov.f32	s15, s2
 80010ea:	4b0b      	ldr	r3, [pc, #44]	; (8001118 <startEstimatePosition+0x68>)
 80010ec:	edc3 6a00 	vstr	s13, [r3]
 80010f0:	ed83 7a01 	vstr	s14, [r3, #4]
 80010f4:	edc3 7a02 	vstr	s15, [r3, #8]

			osMutexRelease(spRXPositionMutexHandle);
 80010f8:	4b05      	ldr	r3, [pc, #20]	; (8001110 <startEstimatePosition+0x60>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	4618      	mov	r0, r3
 80010fe:	f006 f9c4 	bl	800748a <osMutexRelease>

			osThreadFlagsSet(sendDataHandle, 0x0001U);
 8001102:	4b06      	ldr	r3, [pc, #24]	; (800111c <startEstimatePosition+0x6c>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	2101      	movs	r1, #1
 8001108:	4618      	mov	r0, r3
 800110a:	f005 ff5f 	bl	8006fcc <osThreadFlagsSet>
		osThreadFlagsWait(0x0001U, osFlagsWaitAny, osWaitForever);
 800110e:	e7d3      	b.n	80010b8 <startEstimatePosition+0x8>
 8001110:	2000219c 	.word	0x2000219c
 8001114:	20000000 	.word	0x20000000
 8001118:	2000028c 	.word	0x2000028c
 800111c:	20002194 	.word	0x20002194

08001120 <startSendData>:
 * @brief Function implementing the sendData thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_startSendData */
void startSendData(void *argument) {
 8001120:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001124:	b086      	sub	sp, #24
 8001126:	af04      	add	r7, sp, #16
 8001128:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN startSendData */
	/* Infinite loop */
	for (;;) {
		osThreadFlagsWait(0x0001U, osFlagsWaitAny, osWaitForever);
 800112a:	f04f 32ff 	mov.w	r2, #4294967295
 800112e:	2100      	movs	r1, #0
 8001130:	2001      	movs	r0, #1
 8001132:	f005 ff99 	bl	8007068 <osThreadFlagsWait>


		printf("EsPos: x=%.2f y=%.2f z=%.2f\r\n", sp_rx_position.x,
 8001136:	4b15      	ldr	r3, [pc, #84]	; (800118c <startSendData+0x6c>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	4618      	mov	r0, r3
 800113c:	f7ff fa2c 	bl	8000598 <__aeabi_f2d>
 8001140:	4680      	mov	r8, r0
 8001142:	4689      	mov	r9, r1
				sp_rx_position.y, sp_rx_position.z);
 8001144:	4b11      	ldr	r3, [pc, #68]	; (800118c <startSendData+0x6c>)
 8001146:	685b      	ldr	r3, [r3, #4]
		printf("EsPos: x=%.2f y=%.2f z=%.2f\r\n", sp_rx_position.x,
 8001148:	4618      	mov	r0, r3
 800114a:	f7ff fa25 	bl	8000598 <__aeabi_f2d>
 800114e:	4604      	mov	r4, r0
 8001150:	460d      	mov	r5, r1
				sp_rx_position.y, sp_rx_position.z);
 8001152:	4b0e      	ldr	r3, [pc, #56]	; (800118c <startSendData+0x6c>)
 8001154:	689b      	ldr	r3, [r3, #8]
		printf("EsPos: x=%.2f y=%.2f z=%.2f\r\n", sp_rx_position.x,
 8001156:	4618      	mov	r0, r3
 8001158:	f7ff fa1e 	bl	8000598 <__aeabi_f2d>
 800115c:	4602      	mov	r2, r0
 800115e:	460b      	mov	r3, r1
 8001160:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001164:	e9cd 4500 	strd	r4, r5, [sp]
 8001168:	4642      	mov	r2, r8
 800116a:	464b      	mov	r3, r9
 800116c:	4808      	ldr	r0, [pc, #32]	; (8001190 <startSendData+0x70>)
 800116e:	f00a fa2d 	bl	800b5cc <iprintf>

		buffer_index_to_retrive_data = (buffer_index + 1) % 2;
 8001172:	4b08      	ldr	r3, [pc, #32]	; (8001194 <startSendData+0x74>)
 8001174:	781b      	ldrb	r3, [r3, #0]
 8001176:	3301      	adds	r3, #1
 8001178:	2b00      	cmp	r3, #0
 800117a:	f003 0301 	and.w	r3, r3, #1
 800117e:	bfb8      	it	lt
 8001180:	425b      	neglt	r3, r3
 8001182:	b2da      	uxtb	r2, r3
 8001184:	4b04      	ldr	r3, [pc, #16]	; (8001198 <startSendData+0x78>)
 8001186:	701a      	strb	r2, [r3, #0]
		osThreadFlagsWait(0x0001U, osFlagsWaitAny, osWaitForever);
 8001188:	e7cf      	b.n	800112a <startSendData+0xa>
 800118a:	bf00      	nop
 800118c:	2000028c 	.word	0x2000028c
 8001190:	0800fdd4 	.word	0x0800fdd4
 8001194:	20002188 	.word	0x20002188
 8001198:	20002189 	.word	0x20002189

0800119c <my22HzTimerCallback>:
	osThreadTerminate(NULL);
	/* USER CODE END startSendData */
}

/* my22HzTimerCallback function */
void my22HzTimerCallback(void *argument) {
 800119c:	b480      	push	{r7}
 800119e:	b083      	sub	sp, #12
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN my22HzTimerCallback */
	//
	//
	/* USER CODE END my22HzTimerCallback */
}
 80011a4:	bf00      	nop
 80011a6:	370c      	adds	r7, #12
 80011a8:	46bd      	mov	sp, r7
 80011aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ae:	4770      	bx	lr

080011b0 <sampleMagneticFieldISR>:

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
void sampleMagneticFieldISR(I2C_HandleTypeDef *i2c) {
 80011b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011b2:	b085      	sub	sp, #20
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
	if (ui16_sample_index == SAMPLE_SIZE) {
 80011b8:	4b7f      	ldr	r3, [pc, #508]	; (80013b8 <sampleMagneticFieldISR+0x208>)
 80011ba:	881b      	ldrh	r3, [r3, #0]
 80011bc:	2b6e      	cmp	r3, #110	; 0x6e
 80011be:	f040 809a 	bne.w	80012f6 <sampleMagneticFieldISR+0x146>

		stopMagnetiFieldISR();
 80011c2:	f000 fe2f 	bl	8001e24 <stopMagnetiFieldISR>
		osThreadFlagsSet(identifyMagnetiHandle, 0x0001U);
 80011c6:	4b7d      	ldr	r3, [pc, #500]	; (80013bc <sampleMagneticFieldISR+0x20c>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	2101      	movs	r1, #1
 80011cc:	4618      	mov	r0, r3
 80011ce:	f005 fefd 	bl	8006fcc <osThreadFlagsSet>

		HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 80011d2:	2120      	movs	r1, #32
 80011d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011d8:	f001 fe2c 	bl	8002e34 <HAL_GPIO_TogglePin>


		ui16_sample_index = 0;
 80011dc:	4b76      	ldr	r3, [pc, #472]	; (80013b8 <sampleMagneticFieldISR+0x208>)
 80011de:	2200      	movs	r2, #0
 80011e0:	801a      	strh	r2, [r3, #0]

		for(int i = 0; i < SAMPLE_SIZE; i++){
 80011e2:	2300      	movs	r3, #0
 80011e4:	60fb      	str	r3, [r7, #12]
 80011e6:	e078      	b.n	80012da <sampleMagneticFieldISR+0x12a>
			cmf_samples[buffer_index][i].x = 0;
 80011e8:	4b75      	ldr	r3, [pc, #468]	; (80013c0 <sampleMagneticFieldISR+0x210>)
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	4618      	mov	r0, r3
 80011ee:	4975      	ldr	r1, [pc, #468]	; (80013c4 <sampleMagneticFieldISR+0x214>)
 80011f0:	68fa      	ldr	r2, [r7, #12]
 80011f2:	4613      	mov	r3, r2
 80011f4:	005b      	lsls	r3, r3, #1
 80011f6:	4413      	add	r3, r2
 80011f8:	00db      	lsls	r3, r3, #3
 80011fa:	f44f 6225 	mov.w	r2, #2640	; 0xa50
 80011fe:	fb00 f202 	mul.w	r2, r0, r2
 8001202:	4413      	add	r3, r2
 8001204:	440b      	add	r3, r1
 8001206:	4a70      	ldr	r2, [pc, #448]	; (80013c8 <sampleMagneticFieldISR+0x218>)
 8001208:	6811      	ldr	r1, [r2, #0]
 800120a:	6019      	str	r1, [r3, #0]
 800120c:	6852      	ldr	r2, [r2, #4]
 800120e:	605a      	str	r2, [r3, #4]
			cmf_samples[buffer_index][i].y = 0;
 8001210:	4b6b      	ldr	r3, [pc, #428]	; (80013c0 <sampleMagneticFieldISR+0x210>)
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	4618      	mov	r0, r3
 8001216:	496b      	ldr	r1, [pc, #428]	; (80013c4 <sampleMagneticFieldISR+0x214>)
 8001218:	68fa      	ldr	r2, [r7, #12]
 800121a:	4613      	mov	r3, r2
 800121c:	005b      	lsls	r3, r3, #1
 800121e:	4413      	add	r3, r2
 8001220:	00db      	lsls	r3, r3, #3
 8001222:	f44f 6225 	mov.w	r2, #2640	; 0xa50
 8001226:	fb00 f202 	mul.w	r2, r0, r2
 800122a:	4413      	add	r3, r2
 800122c:	440b      	add	r3, r1
 800122e:	3308      	adds	r3, #8
 8001230:	4a65      	ldr	r2, [pc, #404]	; (80013c8 <sampleMagneticFieldISR+0x218>)
 8001232:	6811      	ldr	r1, [r2, #0]
 8001234:	6019      	str	r1, [r3, #0]
 8001236:	6852      	ldr	r2, [r2, #4]
 8001238:	605a      	str	r2, [r3, #4]
			cmf_samples[buffer_index][i].z = 0;
 800123a:	4b61      	ldr	r3, [pc, #388]	; (80013c0 <sampleMagneticFieldISR+0x210>)
 800123c:	781b      	ldrb	r3, [r3, #0]
 800123e:	4618      	mov	r0, r3
 8001240:	4960      	ldr	r1, [pc, #384]	; (80013c4 <sampleMagneticFieldISR+0x214>)
 8001242:	68fa      	ldr	r2, [r7, #12]
 8001244:	4613      	mov	r3, r2
 8001246:	005b      	lsls	r3, r3, #1
 8001248:	4413      	add	r3, r2
 800124a:	00db      	lsls	r3, r3, #3
 800124c:	f44f 6225 	mov.w	r2, #2640	; 0xa50
 8001250:	fb00 f202 	mul.w	r2, r0, r2
 8001254:	4413      	add	r3, r2
 8001256:	440b      	add	r3, r1
 8001258:	3310      	adds	r3, #16
 800125a:	4a5b      	ldr	r2, [pc, #364]	; (80013c8 <sampleMagneticFieldISR+0x218>)
 800125c:	6811      	ldr	r1, [r2, #0]
 800125e:	6019      	str	r1, [r3, #0]
 8001260:	6852      	ldr	r2, [r2, #4]
 8001262:	605a      	str	r2, [r3, #4]

			mf_samples_buff[buffer_index][i].x = 0;
 8001264:	4b56      	ldr	r3, [pc, #344]	; (80013c0 <sampleMagneticFieldISR+0x210>)
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	4618      	mov	r0, r3
 800126a:	4958      	ldr	r1, [pc, #352]	; (80013cc <sampleMagneticFieldISR+0x21c>)
 800126c:	68fa      	ldr	r2, [r7, #12]
 800126e:	4613      	mov	r3, r2
 8001270:	005b      	lsls	r3, r3, #1
 8001272:	4413      	add	r3, r2
 8001274:	009b      	lsls	r3, r3, #2
 8001276:	f44f 62a5 	mov.w	r2, #1320	; 0x528
 800127a:	fb00 f202 	mul.w	r2, r0, r2
 800127e:	4413      	add	r3, r2
 8001280:	440b      	add	r3, r1
 8001282:	f04f 0200 	mov.w	r2, #0
 8001286:	601a      	str	r2, [r3, #0]
			mf_samples_buff[buffer_index][i].y = 0;
 8001288:	4b4d      	ldr	r3, [pc, #308]	; (80013c0 <sampleMagneticFieldISR+0x210>)
 800128a:	781b      	ldrb	r3, [r3, #0]
 800128c:	4618      	mov	r0, r3
 800128e:	494f      	ldr	r1, [pc, #316]	; (80013cc <sampleMagneticFieldISR+0x21c>)
 8001290:	68fa      	ldr	r2, [r7, #12]
 8001292:	4613      	mov	r3, r2
 8001294:	005b      	lsls	r3, r3, #1
 8001296:	4413      	add	r3, r2
 8001298:	009b      	lsls	r3, r3, #2
 800129a:	f44f 62a5 	mov.w	r2, #1320	; 0x528
 800129e:	fb00 f202 	mul.w	r2, r0, r2
 80012a2:	4413      	add	r3, r2
 80012a4:	440b      	add	r3, r1
 80012a6:	3304      	adds	r3, #4
 80012a8:	f04f 0200 	mov.w	r2, #0
 80012ac:	601a      	str	r2, [r3, #0]
			mf_samples_buff[buffer_index][i].z = 0;
 80012ae:	4b44      	ldr	r3, [pc, #272]	; (80013c0 <sampleMagneticFieldISR+0x210>)
 80012b0:	781b      	ldrb	r3, [r3, #0]
 80012b2:	4618      	mov	r0, r3
 80012b4:	4945      	ldr	r1, [pc, #276]	; (80013cc <sampleMagneticFieldISR+0x21c>)
 80012b6:	68fa      	ldr	r2, [r7, #12]
 80012b8:	4613      	mov	r3, r2
 80012ba:	005b      	lsls	r3, r3, #1
 80012bc:	4413      	add	r3, r2
 80012be:	009b      	lsls	r3, r3, #2
 80012c0:	f44f 62a5 	mov.w	r2, #1320	; 0x528
 80012c4:	fb00 f202 	mul.w	r2, r0, r2
 80012c8:	4413      	add	r3, r2
 80012ca:	440b      	add	r3, r1
 80012cc:	3308      	adds	r3, #8
 80012ce:	f04f 0200 	mov.w	r2, #0
 80012d2:	601a      	str	r2, [r3, #0]
		for(int i = 0; i < SAMPLE_SIZE; i++){
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	3301      	adds	r3, #1
 80012d8:	60fb      	str	r3, [r7, #12]
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	2b6d      	cmp	r3, #109	; 0x6d
 80012de:	dd83      	ble.n	80011e8 <sampleMagneticFieldISR+0x38>
		}

		buffer_index = (buffer_index + 1) % 2;
 80012e0:	4b37      	ldr	r3, [pc, #220]	; (80013c0 <sampleMagneticFieldISR+0x210>)
 80012e2:	781b      	ldrb	r3, [r3, #0]
 80012e4:	3301      	adds	r3, #1
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	f003 0301 	and.w	r3, r3, #1
 80012ec:	bfb8      	it	lt
 80012ee:	425b      	neglt	r3, r3
 80012f0:	b2da      	uxtb	r2, r3
 80012f2:	4b33      	ldr	r3, [pc, #204]	; (80013c0 <sampleMagneticFieldISR+0x210>)
 80012f4:	701a      	strb	r2, [r3, #0]
	}

	mf_samples_buff[buffer_index][ui16_sample_index] = sampleMagneticField(
 80012f6:	4b32      	ldr	r3, [pc, #200]	; (80013c0 <sampleMagneticFieldISR+0x210>)
 80012f8:	781b      	ldrb	r3, [r3, #0]
 80012fa:	4618      	mov	r0, r3
 80012fc:	4b2e      	ldr	r3, [pc, #184]	; (80013b8 <sampleMagneticFieldISR+0x208>)
 80012fe:	881b      	ldrh	r3, [r3, #0]
 8001300:	461a      	mov	r2, r3
 8001302:	4932      	ldr	r1, [pc, #200]	; (80013cc <sampleMagneticFieldISR+0x21c>)
 8001304:	4613      	mov	r3, r2
 8001306:	005b      	lsls	r3, r3, #1
 8001308:	4413      	add	r3, r2
 800130a:	009b      	lsls	r3, r3, #2
 800130c:	f44f 62a5 	mov.w	r2, #1320	; 0x528
 8001310:	fb00 f202 	mul.w	r2, r0, r2
 8001314:	4413      	add	r3, r2
 8001316:	18cc      	adds	r4, r1, r3
 8001318:	6879      	ldr	r1, [r7, #4]
 800131a:	482d      	ldr	r0, [pc, #180]	; (80013d0 <sampleMagneticFieldISR+0x220>)
 800131c:	f000 fba6 	bl	8001a6c <sampleMagneticField>
 8001320:	eef0 6a40 	vmov.f32	s13, s0
 8001324:	eeb0 7a60 	vmov.f32	s14, s1
 8001328:	eef0 7a41 	vmov.f32	s15, s2
 800132c:	edc4 6a00 	vstr	s13, [r4]
 8001330:	ed84 7a01 	vstr	s14, [r4, #4]
 8001334:	edc4 7a02 	vstr	s15, [r4, #8]
			readMagnetometerData, i2c);

	computeDFT(mf_samples_buff[buffer_index][ui16_sample_index],
 8001338:	4b21      	ldr	r3, [pc, #132]	; (80013c0 <sampleMagneticFieldISR+0x210>)
 800133a:	781b      	ldrb	r3, [r3, #0]
 800133c:	461e      	mov	r6, r3
 800133e:	4b1e      	ldr	r3, [pc, #120]	; (80013b8 <sampleMagneticFieldISR+0x208>)
 8001340:	881b      	ldrh	r3, [r3, #0]
 8001342:	461d      	mov	r5, r3
			cmf_samples[buffer_index], mf_samples_buff[buffer_index],
 8001344:	4b1e      	ldr	r3, [pc, #120]	; (80013c0 <sampleMagneticFieldISR+0x210>)
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	461a      	mov	r2, r3
 800134a:	f44f 6325 	mov.w	r3, #2640	; 0xa50
 800134e:	fb02 f303 	mul.w	r3, r2, r3
 8001352:	4a1c      	ldr	r2, [pc, #112]	; (80013c4 <sampleMagneticFieldISR+0x214>)
 8001354:	1898      	adds	r0, r3, r2
 8001356:	4b1a      	ldr	r3, [pc, #104]	; (80013c0 <sampleMagneticFieldISR+0x210>)
 8001358:	781b      	ldrb	r3, [r3, #0]
 800135a:	461a      	mov	r2, r3
 800135c:	f44f 63a5 	mov.w	r3, #1320	; 0x528
 8001360:	fb02 f303 	mul.w	r3, r2, r3
 8001364:	4a19      	ldr	r2, [pc, #100]	; (80013cc <sampleMagneticFieldISR+0x21c>)
 8001366:	1899      	adds	r1, r3, r2
	computeDFT(mf_samples_buff[buffer_index][ui16_sample_index],
 8001368:	4b13      	ldr	r3, [pc, #76]	; (80013b8 <sampleMagneticFieldISR+0x208>)
 800136a:	881b      	ldrh	r3, [r3, #0]
 800136c:	469c      	mov	ip, r3
 800136e:	4c17      	ldr	r4, [pc, #92]	; (80013cc <sampleMagneticFieldISR+0x21c>)
 8001370:	462b      	mov	r3, r5
 8001372:	005b      	lsls	r3, r3, #1
 8001374:	442b      	add	r3, r5
 8001376:	009b      	lsls	r3, r3, #2
 8001378:	f44f 62a5 	mov.w	r2, #1320	; 0x528
 800137c:	fb06 f202 	mul.w	r2, r6, r2
 8001380:	4413      	add	r3, r2
 8001382:	4423      	add	r3, r4
 8001384:	edd3 6a00 	vldr	s13, [r3]
 8001388:	ed93 7a01 	vldr	s14, [r3, #4]
 800138c:	edd3 7a02 	vldr	s15, [r3, #8]
 8001390:	4662      	mov	r2, ip
 8001392:	eeb0 0a66 	vmov.f32	s0, s13
 8001396:	eef0 0a47 	vmov.f32	s1, s14
 800139a:	eeb0 1a67 	vmov.f32	s2, s15
 800139e:	f000 f8b5 	bl	800150c <computeDFT>
			(int) ui16_sample_index);

	ui16_sample_index++;
 80013a2:	4b05      	ldr	r3, [pc, #20]	; (80013b8 <sampleMagneticFieldISR+0x208>)
 80013a4:	881b      	ldrh	r3, [r3, #0]
 80013a6:	3301      	adds	r3, #1
 80013a8:	b29a      	uxth	r2, r3
 80013aa:	4b03      	ldr	r3, [pc, #12]	; (80013b8 <sampleMagneticFieldISR+0x208>)
 80013ac:	801a      	strh	r2, [r3, #0]
}
 80013ae:	bf00      	nop
 80013b0:	3714      	adds	r7, #20
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013b6:	bf00      	nop
 80013b8:	2000218a 	.word	0x2000218a
 80013bc:	2000218c 	.word	0x2000218c
 80013c0:	20002188 	.word	0x20002188
 80013c4:	20000298 	.word	0x20000298
 80013c8:	0800fdf4 	.word	0x0800fdf4
 80013cc:	20001738 	.word	0x20001738
 80013d0:	080020e5 	.word	0x080020e5

080013d4 <initDFT>:
 */
float complex dc_angles[110][110];

float double_per_sample_size;

void initDFT(size_t _samples_size) {
 80013d4:	b5b0      	push	{r4, r5, r7, lr}
 80013d6:	ed2d 8b02 	vpush	{d8}
 80013da:	b084      	sub	sp, #16
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]

	samples_size = _samples_size;
 80013e0:	4a45      	ldr	r2, [pc, #276]	; (80014f8 <initDFT+0x124>)
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	6013      	str	r3, [r2, #0]
	double_per_sample_size = 2.0 / samples_size;
 80013e6:	4b44      	ldr	r3, [pc, #272]	; (80014f8 <initDFT+0x124>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	4618      	mov	r0, r3
 80013ec:	f7ff f8b2 	bl	8000554 <__aeabi_ui2d>
 80013f0:	4602      	mov	r2, r0
 80013f2:	460b      	mov	r3, r1
 80013f4:	f04f 0000 	mov.w	r0, #0
 80013f8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80013fc:	f7ff fa4e 	bl	800089c <__aeabi_ddiv>
 8001400:	4602      	mov	r2, r0
 8001402:	460b      	mov	r3, r1
 8001404:	4610      	mov	r0, r2
 8001406:	4619      	mov	r1, r3
 8001408:	f7ff fbf6 	bl	8000bf8 <__aeabi_d2f>
 800140c:	4603      	mov	r3, r0
 800140e:	4a3b      	ldr	r2, [pc, #236]	; (80014fc <initDFT+0x128>)
 8001410:	6013      	str	r3, [r2, #0]

	for (int i = 0; i < samples_size; i++) { // this will be the current_index
 8001412:	2300      	movs	r3, #0
 8001414:	60fb      	str	r3, [r7, #12]
 8001416:	e063      	b.n	80014e0 <initDFT+0x10c>
		for (int j = 0; j < samples_size; j++) {
 8001418:	2300      	movs	r3, #0
 800141a:	60bb      	str	r3, [r7, #8]
 800141c:	e058      	b.n	80014d0 <initDFT+0xfc>
			dc_angles[i][j] = cexp(i * j * double_per_sample_size * MINUS_PI_I);
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	68ba      	ldr	r2, [r7, #8]
 8001422:	fb02 f303 	mul.w	r3, r2, r3
 8001426:	ee07 3a90 	vmov	s15, r3
 800142a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800142e:	4b33      	ldr	r3, [pc, #204]	; (80014fc <initDFT+0x128>)
 8001430:	edd3 7a00 	vldr	s15, [r3]
 8001434:	ee27 8a27 	vmul.f32	s16, s14, s15
 8001438:	eddf 7a31 	vldr	s15, [pc, #196]	; 8001500 <initDFT+0x12c>
 800143c:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001440:	ee17 0a90 	vmov	r0, s15
 8001444:	f7ff f8a8 	bl	8000598 <__aeabi_f2d>
 8001448:	4604      	mov	r4, r0
 800144a:	460d      	mov	r5, r1
 800144c:	eddf 7a2d 	vldr	s15, [pc, #180]	; 8001504 <initDFT+0x130>
 8001450:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001454:	ee17 0a90 	vmov	r0, s15
 8001458:	f7ff f89e 	bl	8000598 <__aeabi_f2d>
 800145c:	4602      	mov	r2, r0
 800145e:	460b      	mov	r3, r1
 8001460:	4620      	mov	r0, r4
 8001462:	4629      	mov	r1, r5
 8001464:	ec41 0b16 	vmov	d6, r0, r1
 8001468:	ec43 2b17 	vmov	d7, r2, r3
 800146c:	eeb0 0a46 	vmov.f32	s0, s12
 8001470:	eef0 0a66 	vmov.f32	s1, s13
 8001474:	eeb0 1a47 	vmov.f32	s2, s14
 8001478:	eef0 1a67 	vmov.f32	s3, s15
 800147c:	f00c f8d7 	bl	800d62e <cexp>
 8001480:	eeb0 7a40 	vmov.f32	s14, s0
 8001484:	eef0 7a60 	vmov.f32	s15, s1
 8001488:	eeb0 8a41 	vmov.f32	s16, s2
 800148c:	eef0 8a61 	vmov.f32	s17, s3
 8001490:	ec53 2b17 	vmov	r2, r3, d7
 8001494:	4610      	mov	r0, r2
 8001496:	4619      	mov	r1, r3
 8001498:	f7ff fbae 	bl	8000bf8 <__aeabi_d2f>
 800149c:	4604      	mov	r4, r0
 800149e:	ec53 2b18 	vmov	r2, r3, d8
 80014a2:	4610      	mov	r0, r2
 80014a4:	4619      	mov	r1, r3
 80014a6:	f7ff fba7 	bl	8000bf8 <__aeabi_d2f>
 80014aa:	4603      	mov	r3, r0
 80014ac:	4618      	mov	r0, r3
 80014ae:	4a16      	ldr	r2, [pc, #88]	; (8001508 <initDFT+0x134>)
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	216e      	movs	r1, #110	; 0x6e
 80014b4:	fb03 f101 	mul.w	r1, r3, r1
 80014b8:	68bb      	ldr	r3, [r7, #8]
 80014ba:	440b      	add	r3, r1
 80014bc:	00d9      	lsls	r1, r3, #3
 80014be:	4411      	add	r1, r2
 80014c0:	600c      	str	r4, [r1, #0]
 80014c2:	00db      	lsls	r3, r3, #3
 80014c4:	4413      	add	r3, r2
 80014c6:	3304      	adds	r3, #4
 80014c8:	6018      	str	r0, [r3, #0]
		for (int j = 0; j < samples_size; j++) {
 80014ca:	68bb      	ldr	r3, [r7, #8]
 80014cc:	3301      	adds	r3, #1
 80014ce:	60bb      	str	r3, [r7, #8]
 80014d0:	68ba      	ldr	r2, [r7, #8]
 80014d2:	4b09      	ldr	r3, [pc, #36]	; (80014f8 <initDFT+0x124>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	429a      	cmp	r2, r3
 80014d8:	d3a1      	bcc.n	800141e <initDFT+0x4a>
	for (int i = 0; i < samples_size; i++) { // this will be the current_index
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	3301      	adds	r3, #1
 80014de:	60fb      	str	r3, [r7, #12]
 80014e0:	68fa      	ldr	r2, [r7, #12]
 80014e2:	4b05      	ldr	r3, [pc, #20]	; (80014f8 <initDFT+0x124>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	429a      	cmp	r2, r3
 80014e8:	d396      	bcc.n	8001418 <initDFT+0x44>
		}
	}
}
 80014ea:	bf00      	nop
 80014ec:	bf00      	nop
 80014ee:	3710      	adds	r7, #16
 80014f0:	46bd      	mov	sp, r7
 80014f2:	ecbd 8b02 	vpop	{d8}
 80014f6:	bdb0      	pop	{r4, r5, r7, pc}
 80014f8:	200021a0 	.word	0x200021a0
 80014fc:	20019bc4 	.word	0x20019bc4
 8001500:	80000000 	.word	0x80000000
 8001504:	c0490fdb 	.word	0xc0490fdb
 8001508:	200021a4 	.word	0x200021a4

0800150c <computeDFT>:

void computeDFT(const MagneticField d_sample, MagneticFieldComplex output[restrict],MagneticField input[restrict], int current_index) {
 800150c:	b480      	push	{r7}
 800150e:	b08d      	sub	sp, #52	; 0x34
 8001510:	af00      	add	r7, sp, #0
 8001512:	eef0 6a40 	vmov.f32	s13, s0
 8001516:	eeb0 7a60 	vmov.f32	s14, s1
 800151a:	eef0 7a41 	vmov.f32	s15, s2
 800151e:	60b8      	str	r0, [r7, #8]
 8001520:	6079      	str	r1, [r7, #4]
 8001522:	603a      	str	r2, [r7, #0]
 8001524:	edc7 6a03 	vstr	s13, [r7, #12]
 8001528:	ed87 7a04 	vstr	s14, [r7, #16]
 800152c:	edc7 7a05 	vstr	s15, [r7, #20]
	float complex dc_angle;

	for (int i = 0; i < current_index + 1; i++) {
 8001530:	2300      	movs	r3, #0
 8001532:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001534:	e0aa      	b.n	800168c <computeDFT+0x180>
 8001536:	49be      	ldr	r1, [pc, #760]	; (8001830 <computeDFT+0x324>)
 8001538:	683b      	ldr	r3, [r7, #0]
 800153a:	226e      	movs	r2, #110	; 0x6e
 800153c:	fb03 f202 	mul.w	r2, r3, r2
 8001540:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001542:	4413      	add	r3, r2
 8001544:	00db      	lsls	r3, r3, #3
 8001546:	440b      	add	r3, r1
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	61fb      	str	r3, [r7, #28]
 800154c:	49b8      	ldr	r1, [pc, #736]	; (8001830 <computeDFT+0x324>)
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	226e      	movs	r2, #110	; 0x6e
 8001552:	fb03 f202 	mul.w	r2, r3, r2
 8001556:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001558:	4413      	add	r3, r2
 800155a:	00db      	lsls	r3, r3, #3
 800155c:	440b      	add	r3, r1
 800155e:	3304      	adds	r3, #4
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	61bb      	str	r3, [r7, #24]
		dc_angle = dc_angles[current_index][i];
 8001564:	69bb      	ldr	r3, [r7, #24]
 8001566:	69fa      	ldr	r2, [r7, #28]
 8001568:	623a      	str	r2, [r7, #32]
 800156a:	627b      	str	r3, [r7, #36]	; 0x24

		output[i].x += double_per_sample_size * (d_sample.x * ( dc_angle));
 800156c:	4bb1      	ldr	r3, [pc, #708]	; (8001834 <computeDFT+0x328>)
 800156e:	edd3 7a00 	vldr	s15, [r3]
 8001572:	edd7 6a03 	vldr	s13, [r7, #12]
 8001576:	ed97 7a07 	vldr	s14, [r7, #28]
 800157a:	ee66 6a87 	vmul.f32	s13, s13, s14
 800157e:	ed97 6a03 	vldr	s12, [r7, #12]
 8001582:	ed97 7a06 	vldr	s14, [r7, #24]
 8001586:	ee26 7a07 	vmul.f32	s14, s12, s14
 800158a:	ee27 6aa6 	vmul.f32	s12, s15, s13
 800158e:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001592:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001594:	4613      	mov	r3, r2
 8001596:	005b      	lsls	r3, r3, #1
 8001598:	4413      	add	r3, r2
 800159a:	00db      	lsls	r3, r3, #3
 800159c:	461a      	mov	r2, r3
 800159e:	68bb      	ldr	r3, [r7, #8]
 80015a0:	4413      	add	r3, r2
 80015a2:	ed93 7a00 	vldr	s14, [r3]
 80015a6:	edd3 7a01 	vldr	s15, [r3, #4]
 80015aa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80015ac:	4613      	mov	r3, r2
 80015ae:	005b      	lsls	r3, r3, #1
 80015b0:	4413      	add	r3, r2
 80015b2:	00db      	lsls	r3, r3, #3
 80015b4:	461a      	mov	r2, r3
 80015b6:	68bb      	ldr	r3, [r7, #8]
 80015b8:	4413      	add	r3, r2
 80015ba:	ee36 7a07 	vadd.f32	s14, s12, s14
 80015be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80015c2:	ed83 7a00 	vstr	s14, [r3]
 80015c6:	edc3 7a01 	vstr	s15, [r3, #4]
		output[i].y += double_per_sample_size * (d_sample.y * ( dc_angle));
 80015ca:	4b9a      	ldr	r3, [pc, #616]	; (8001834 <computeDFT+0x328>)
 80015cc:	edd3 7a00 	vldr	s15, [r3]
 80015d0:	edd7 6a04 	vldr	s13, [r7, #16]
 80015d4:	ed97 7a07 	vldr	s14, [r7, #28]
 80015d8:	ee66 6a87 	vmul.f32	s13, s13, s14
 80015dc:	ed97 6a04 	vldr	s12, [r7, #16]
 80015e0:	ed97 7a06 	vldr	s14, [r7, #24]
 80015e4:	ee26 7a07 	vmul.f32	s14, s12, s14
 80015e8:	ee27 6aa6 	vmul.f32	s12, s15, s13
 80015ec:	ee67 6a87 	vmul.f32	s13, s15, s14
 80015f0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80015f2:	4613      	mov	r3, r2
 80015f4:	005b      	lsls	r3, r3, #1
 80015f6:	4413      	add	r3, r2
 80015f8:	00db      	lsls	r3, r3, #3
 80015fa:	461a      	mov	r2, r3
 80015fc:	68bb      	ldr	r3, [r7, #8]
 80015fe:	4413      	add	r3, r2
 8001600:	ed93 7a02 	vldr	s14, [r3, #8]
 8001604:	edd3 7a03 	vldr	s15, [r3, #12]
 8001608:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800160a:	4613      	mov	r3, r2
 800160c:	005b      	lsls	r3, r3, #1
 800160e:	4413      	add	r3, r2
 8001610:	00db      	lsls	r3, r3, #3
 8001612:	461a      	mov	r2, r3
 8001614:	68bb      	ldr	r3, [r7, #8]
 8001616:	4413      	add	r3, r2
 8001618:	ee36 7a07 	vadd.f32	s14, s12, s14
 800161c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001620:	ed83 7a02 	vstr	s14, [r3, #8]
 8001624:	edc3 7a03 	vstr	s15, [r3, #12]
		output[i].z += double_per_sample_size * (d_sample.z * ( dc_angle));
 8001628:	4b82      	ldr	r3, [pc, #520]	; (8001834 <computeDFT+0x328>)
 800162a:	edd3 7a00 	vldr	s15, [r3]
 800162e:	edd7 6a05 	vldr	s13, [r7, #20]
 8001632:	ed97 7a07 	vldr	s14, [r7, #28]
 8001636:	ee66 6a87 	vmul.f32	s13, s13, s14
 800163a:	ed97 6a05 	vldr	s12, [r7, #20]
 800163e:	ed97 7a06 	vldr	s14, [r7, #24]
 8001642:	ee26 7a07 	vmul.f32	s14, s12, s14
 8001646:	ee27 6aa6 	vmul.f32	s12, s15, s13
 800164a:	ee67 6a87 	vmul.f32	s13, s15, s14
 800164e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001650:	4613      	mov	r3, r2
 8001652:	005b      	lsls	r3, r3, #1
 8001654:	4413      	add	r3, r2
 8001656:	00db      	lsls	r3, r3, #3
 8001658:	461a      	mov	r2, r3
 800165a:	68bb      	ldr	r3, [r7, #8]
 800165c:	4413      	add	r3, r2
 800165e:	ed93 7a04 	vldr	s14, [r3, #16]
 8001662:	edd3 7a05 	vldr	s15, [r3, #20]
 8001666:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001668:	4613      	mov	r3, r2
 800166a:	005b      	lsls	r3, r3, #1
 800166c:	4413      	add	r3, r2
 800166e:	00db      	lsls	r3, r3, #3
 8001670:	461a      	mov	r2, r3
 8001672:	68bb      	ldr	r3, [r7, #8]
 8001674:	4413      	add	r3, r2
 8001676:	ee36 7a07 	vadd.f32	s14, s12, s14
 800167a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800167e:	ed83 7a04 	vstr	s14, [r3, #16]
 8001682:	edc3 7a05 	vstr	s15, [r3, #20]
	for (int i = 0; i < current_index + 1; i++) {
 8001686:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001688:	3301      	adds	r3, #1
 800168a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800168c:	683a      	ldr	r2, [r7, #0]
 800168e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001690:	429a      	cmp	r2, r3
 8001692:	f6bf af50 	bge.w	8001536 <computeDFT+0x2a>
	}

	for (int i = 0; i < current_index; i++) {
 8001696:	2300      	movs	r3, #0
 8001698:	62bb      	str	r3, [r7, #40]	; 0x28
 800169a:	e0bc      	b.n	8001816 <computeDFT+0x30a>
 800169c:	4964      	ldr	r1, [pc, #400]	; (8001830 <computeDFT+0x324>)
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	226e      	movs	r2, #110	; 0x6e
 80016a2:	fb03 f202 	mul.w	r2, r3, r2
 80016a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016a8:	4413      	add	r3, r2
 80016aa:	00db      	lsls	r3, r3, #3
 80016ac:	440b      	add	r3, r1
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	61fb      	str	r3, [r7, #28]
 80016b2:	495f      	ldr	r1, [pc, #380]	; (8001830 <computeDFT+0x324>)
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	226e      	movs	r2, #110	; 0x6e
 80016b8:	fb03 f202 	mul.w	r2, r3, r2
 80016bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016be:	4413      	add	r3, r2
 80016c0:	00db      	lsls	r3, r3, #3
 80016c2:	440b      	add	r3, r1
 80016c4:	3304      	adds	r3, #4
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	61bb      	str	r3, [r7, #24]
		dc_angle = dc_angles[current_index][i];
 80016ca:	69bb      	ldr	r3, [r7, #24]
 80016cc:	69fa      	ldr	r2, [r7, #28]
 80016ce:	623a      	str	r2, [r7, #32]
 80016d0:	627b      	str	r3, [r7, #36]	; 0x24

		output[current_index].x += double_per_sample_size * (input[i].x * ( dc_angle));
 80016d2:	4b58      	ldr	r3, [pc, #352]	; (8001834 <computeDFT+0x328>)
 80016d4:	edd3 7a00 	vldr	s15, [r3]
 80016d8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80016da:	4613      	mov	r3, r2
 80016dc:	005b      	lsls	r3, r3, #1
 80016de:	4413      	add	r3, r2
 80016e0:	009b      	lsls	r3, r3, #2
 80016e2:	461a      	mov	r2, r3
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	4413      	add	r3, r2
 80016e8:	ed93 7a00 	vldr	s14, [r3]
 80016ec:	edd7 6a07 	vldr	s13, [r7, #28]
 80016f0:	ee67 6a26 	vmul.f32	s13, s14, s13
 80016f4:	ed97 6a06 	vldr	s12, [r7, #24]
 80016f8:	ee27 7a06 	vmul.f32	s14, s14, s12
 80016fc:	ee27 6aa6 	vmul.f32	s12, s15, s13
 8001700:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001704:	683a      	ldr	r2, [r7, #0]
 8001706:	4613      	mov	r3, r2
 8001708:	005b      	lsls	r3, r3, #1
 800170a:	4413      	add	r3, r2
 800170c:	00db      	lsls	r3, r3, #3
 800170e:	461a      	mov	r2, r3
 8001710:	68bb      	ldr	r3, [r7, #8]
 8001712:	4413      	add	r3, r2
 8001714:	ed93 7a00 	vldr	s14, [r3]
 8001718:	edd3 7a01 	vldr	s15, [r3, #4]
 800171c:	683a      	ldr	r2, [r7, #0]
 800171e:	4613      	mov	r3, r2
 8001720:	005b      	lsls	r3, r3, #1
 8001722:	4413      	add	r3, r2
 8001724:	00db      	lsls	r3, r3, #3
 8001726:	461a      	mov	r2, r3
 8001728:	68bb      	ldr	r3, [r7, #8]
 800172a:	4413      	add	r3, r2
 800172c:	ee36 7a07 	vadd.f32	s14, s12, s14
 8001730:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001734:	ed83 7a00 	vstr	s14, [r3]
 8001738:	edc3 7a01 	vstr	s15, [r3, #4]
		output[current_index].y += double_per_sample_size * (input[i].y * ( dc_angle));
 800173c:	4b3d      	ldr	r3, [pc, #244]	; (8001834 <computeDFT+0x328>)
 800173e:	edd3 7a00 	vldr	s15, [r3]
 8001742:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001744:	4613      	mov	r3, r2
 8001746:	005b      	lsls	r3, r3, #1
 8001748:	4413      	add	r3, r2
 800174a:	009b      	lsls	r3, r3, #2
 800174c:	461a      	mov	r2, r3
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	4413      	add	r3, r2
 8001752:	ed93 7a01 	vldr	s14, [r3, #4]
 8001756:	edd7 6a07 	vldr	s13, [r7, #28]
 800175a:	ee67 6a26 	vmul.f32	s13, s14, s13
 800175e:	ed97 6a06 	vldr	s12, [r7, #24]
 8001762:	ee27 7a06 	vmul.f32	s14, s14, s12
 8001766:	ee27 6aa6 	vmul.f32	s12, s15, s13
 800176a:	ee67 6a87 	vmul.f32	s13, s15, s14
 800176e:	683a      	ldr	r2, [r7, #0]
 8001770:	4613      	mov	r3, r2
 8001772:	005b      	lsls	r3, r3, #1
 8001774:	4413      	add	r3, r2
 8001776:	00db      	lsls	r3, r3, #3
 8001778:	461a      	mov	r2, r3
 800177a:	68bb      	ldr	r3, [r7, #8]
 800177c:	4413      	add	r3, r2
 800177e:	ed93 7a02 	vldr	s14, [r3, #8]
 8001782:	edd3 7a03 	vldr	s15, [r3, #12]
 8001786:	683a      	ldr	r2, [r7, #0]
 8001788:	4613      	mov	r3, r2
 800178a:	005b      	lsls	r3, r3, #1
 800178c:	4413      	add	r3, r2
 800178e:	00db      	lsls	r3, r3, #3
 8001790:	461a      	mov	r2, r3
 8001792:	68bb      	ldr	r3, [r7, #8]
 8001794:	4413      	add	r3, r2
 8001796:	ee36 7a07 	vadd.f32	s14, s12, s14
 800179a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800179e:	ed83 7a02 	vstr	s14, [r3, #8]
 80017a2:	edc3 7a03 	vstr	s15, [r3, #12]
		output[current_index].z += double_per_sample_size * (input[i].z * ( dc_angle));
 80017a6:	4b23      	ldr	r3, [pc, #140]	; (8001834 <computeDFT+0x328>)
 80017a8:	edd3 7a00 	vldr	s15, [r3]
 80017ac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80017ae:	4613      	mov	r3, r2
 80017b0:	005b      	lsls	r3, r3, #1
 80017b2:	4413      	add	r3, r2
 80017b4:	009b      	lsls	r3, r3, #2
 80017b6:	461a      	mov	r2, r3
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	4413      	add	r3, r2
 80017bc:	ed93 7a02 	vldr	s14, [r3, #8]
 80017c0:	edd7 6a07 	vldr	s13, [r7, #28]
 80017c4:	ee67 6a26 	vmul.f32	s13, s14, s13
 80017c8:	ed97 6a06 	vldr	s12, [r7, #24]
 80017cc:	ee27 7a06 	vmul.f32	s14, s14, s12
 80017d0:	ee27 6aa6 	vmul.f32	s12, s15, s13
 80017d4:	ee67 6a87 	vmul.f32	s13, s15, s14
 80017d8:	683a      	ldr	r2, [r7, #0]
 80017da:	4613      	mov	r3, r2
 80017dc:	005b      	lsls	r3, r3, #1
 80017de:	4413      	add	r3, r2
 80017e0:	00db      	lsls	r3, r3, #3
 80017e2:	461a      	mov	r2, r3
 80017e4:	68bb      	ldr	r3, [r7, #8]
 80017e6:	4413      	add	r3, r2
 80017e8:	ed93 7a04 	vldr	s14, [r3, #16]
 80017ec:	edd3 7a05 	vldr	s15, [r3, #20]
 80017f0:	683a      	ldr	r2, [r7, #0]
 80017f2:	4613      	mov	r3, r2
 80017f4:	005b      	lsls	r3, r3, #1
 80017f6:	4413      	add	r3, r2
 80017f8:	00db      	lsls	r3, r3, #3
 80017fa:	461a      	mov	r2, r3
 80017fc:	68bb      	ldr	r3, [r7, #8]
 80017fe:	4413      	add	r3, r2
 8001800:	ee36 7a07 	vadd.f32	s14, s12, s14
 8001804:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001808:	ed83 7a04 	vstr	s14, [r3, #16]
 800180c:	edc3 7a05 	vstr	s15, [r3, #20]
	for (int i = 0; i < current_index; i++) {
 8001810:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001812:	3301      	adds	r3, #1
 8001814:	62bb      	str	r3, [r7, #40]	; 0x28
 8001816:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	429a      	cmp	r2, r3
 800181c:	f6ff af3e 	blt.w	800169c <computeDFT+0x190>
	}
}
 8001820:	bf00      	nop
 8001822:	bf00      	nop
 8001824:	3734      	adds	r7, #52	; 0x34
 8001826:	46bd      	mov	sp, r7
 8001828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182c:	4770      	bx	lr
 800182e:	bf00      	nop
 8001830:	200021a4 	.word	0x200021a4
 8001834:	20019bc4 	.word	0x20019bc4

08001838 <MX_GPIO_Init>:
        * EXTI
     PA2   ------> LPUART1_TX
     PA3   ------> LPUART1_RX
*/
void MX_GPIO_Init(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b08a      	sub	sp, #40	; 0x28
 800183c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800183e:	f107 0314 	add.w	r3, r7, #20
 8001842:	2200      	movs	r2, #0
 8001844:	601a      	str	r2, [r3, #0]
 8001846:	605a      	str	r2, [r3, #4]
 8001848:	609a      	str	r2, [r3, #8]
 800184a:	60da      	str	r2, [r3, #12]
 800184c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800184e:	4b38      	ldr	r3, [pc, #224]	; (8001930 <MX_GPIO_Init+0xf8>)
 8001850:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001852:	4a37      	ldr	r2, [pc, #220]	; (8001930 <MX_GPIO_Init+0xf8>)
 8001854:	f043 0304 	orr.w	r3, r3, #4
 8001858:	64d3      	str	r3, [r2, #76]	; 0x4c
 800185a:	4b35      	ldr	r3, [pc, #212]	; (8001930 <MX_GPIO_Init+0xf8>)
 800185c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800185e:	f003 0304 	and.w	r3, r3, #4
 8001862:	613b      	str	r3, [r7, #16]
 8001864:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001866:	4b32      	ldr	r3, [pc, #200]	; (8001930 <MX_GPIO_Init+0xf8>)
 8001868:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800186a:	4a31      	ldr	r2, [pc, #196]	; (8001930 <MX_GPIO_Init+0xf8>)
 800186c:	f043 0320 	orr.w	r3, r3, #32
 8001870:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001872:	4b2f      	ldr	r3, [pc, #188]	; (8001930 <MX_GPIO_Init+0xf8>)
 8001874:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001876:	f003 0320 	and.w	r3, r3, #32
 800187a:	60fb      	str	r3, [r7, #12]
 800187c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800187e:	4b2c      	ldr	r3, [pc, #176]	; (8001930 <MX_GPIO_Init+0xf8>)
 8001880:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001882:	4a2b      	ldr	r2, [pc, #172]	; (8001930 <MX_GPIO_Init+0xf8>)
 8001884:	f043 0301 	orr.w	r3, r3, #1
 8001888:	64d3      	str	r3, [r2, #76]	; 0x4c
 800188a:	4b29      	ldr	r3, [pc, #164]	; (8001930 <MX_GPIO_Init+0xf8>)
 800188c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800188e:	f003 0301 	and.w	r3, r3, #1
 8001892:	60bb      	str	r3, [r7, #8]
 8001894:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001896:	4b26      	ldr	r3, [pc, #152]	; (8001930 <MX_GPIO_Init+0xf8>)
 8001898:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800189a:	4a25      	ldr	r2, [pc, #148]	; (8001930 <MX_GPIO_Init+0xf8>)
 800189c:	f043 0302 	orr.w	r3, r3, #2
 80018a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018a2:	4b23      	ldr	r3, [pc, #140]	; (8001930 <MX_GPIO_Init+0xf8>)
 80018a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018a6:	f003 0302 	and.w	r3, r3, #2
 80018aa:	607b      	str	r3, [r7, #4]
 80018ac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 80018ae:	2200      	movs	r2, #0
 80018b0:	2120      	movs	r1, #32
 80018b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018b6:	f001 faa5 	bl	8002e04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80018ba:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80018c0:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80018c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c6:	2300      	movs	r3, #0
 80018c8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80018ca:	f107 0314 	add.w	r3, r7, #20
 80018ce:	4619      	mov	r1, r3
 80018d0:	4818      	ldr	r0, [pc, #96]	; (8001934 <MX_GPIO_Init+0xfc>)
 80018d2:	f001 f915 	bl	8002b00 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 80018d6:	230c      	movs	r3, #12
 80018d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018da:	2302      	movs	r3, #2
 80018dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018de:	2300      	movs	r3, #0
 80018e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018e2:	2300      	movs	r3, #0
 80018e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 80018e6:	230c      	movs	r3, #12
 80018e8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ea:	f107 0314 	add.w	r3, r7, #20
 80018ee:	4619      	mov	r1, r3
 80018f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018f4:	f001 f904 	bl	8002b00 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED2_Pin;
 80018f8:	2320      	movs	r3, #32
 80018fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018fc:	2301      	movs	r3, #1
 80018fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001900:	2300      	movs	r3, #0
 8001902:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001904:	2300      	movs	r3, #0
 8001906:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8001908:	f107 0314 	add.w	r3, r7, #20
 800190c:	4619      	mov	r1, r3
 800190e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001912:	f001 f8f5 	bl	8002b00 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001916:	2200      	movs	r2, #0
 8001918:	2105      	movs	r1, #5
 800191a:	2028      	movs	r0, #40	; 0x28
 800191c:	f001 f808 	bl	8002930 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001920:	2028      	movs	r0, #40	; 0x28
 8001922:	f001 f81f 	bl	8002964 <HAL_NVIC_EnableIRQ>

}
 8001926:	bf00      	nop
 8001928:	3728      	adds	r7, #40	; 0x28
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	40021000 	.word	0x40021000
 8001934:	48000800 	.word	0x48000800

08001938 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800193c:	4b1b      	ldr	r3, [pc, #108]	; (80019ac <MX_I2C1_Init+0x74>)
 800193e:	4a1c      	ldr	r2, [pc, #112]	; (80019b0 <MX_I2C1_Init+0x78>)
 8001940:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x30A0A7FB;
 8001942:	4b1a      	ldr	r3, [pc, #104]	; (80019ac <MX_I2C1_Init+0x74>)
 8001944:	4a1b      	ldr	r2, [pc, #108]	; (80019b4 <MX_I2C1_Init+0x7c>)
 8001946:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001948:	4b18      	ldr	r3, [pc, #96]	; (80019ac <MX_I2C1_Init+0x74>)
 800194a:	2200      	movs	r2, #0
 800194c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800194e:	4b17      	ldr	r3, [pc, #92]	; (80019ac <MX_I2C1_Init+0x74>)
 8001950:	2201      	movs	r2, #1
 8001952:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001954:	4b15      	ldr	r3, [pc, #84]	; (80019ac <MX_I2C1_Init+0x74>)
 8001956:	2200      	movs	r2, #0
 8001958:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800195a:	4b14      	ldr	r3, [pc, #80]	; (80019ac <MX_I2C1_Init+0x74>)
 800195c:	2200      	movs	r2, #0
 800195e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001960:	4b12      	ldr	r3, [pc, #72]	; (80019ac <MX_I2C1_Init+0x74>)
 8001962:	2200      	movs	r2, #0
 8001964:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001966:	4b11      	ldr	r3, [pc, #68]	; (80019ac <MX_I2C1_Init+0x74>)
 8001968:	2200      	movs	r2, #0
 800196a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800196c:	4b0f      	ldr	r3, [pc, #60]	; (80019ac <MX_I2C1_Init+0x74>)
 800196e:	2200      	movs	r2, #0
 8001970:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001972:	480e      	ldr	r0, [pc, #56]	; (80019ac <MX_I2C1_Init+0x74>)
 8001974:	f001 fa9b 	bl	8002eae <HAL_I2C_Init>
 8001978:	4603      	mov	r3, r0
 800197a:	2b00      	cmp	r3, #0
 800197c:	d001      	beq.n	8001982 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800197e:	f000 faf5 	bl	8001f6c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001982:	2100      	movs	r1, #0
 8001984:	4809      	ldr	r0, [pc, #36]	; (80019ac <MX_I2C1_Init+0x74>)
 8001986:	f002 f88b 	bl	8003aa0 <HAL_I2CEx_ConfigAnalogFilter>
 800198a:	4603      	mov	r3, r0
 800198c:	2b00      	cmp	r3, #0
 800198e:	d001      	beq.n	8001994 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001990:	f000 faec 	bl	8001f6c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001994:	2100      	movs	r1, #0
 8001996:	4805      	ldr	r0, [pc, #20]	; (80019ac <MX_I2C1_Init+0x74>)
 8001998:	f002 f8cd 	bl	8003b36 <HAL_I2CEx_ConfigDigitalFilter>
 800199c:	4603      	mov	r3, r0
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d001      	beq.n	80019a6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80019a2:	f000 fae3 	bl	8001f6c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80019a6:	bf00      	nop
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	20019bc8 	.word	0x20019bc8
 80019b0:	40005400 	.word	0x40005400
 80019b4:	30a0a7fb 	.word	0x30a0a7fb

080019b8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b09e      	sub	sp, #120	; 0x78
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019c0:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80019c4:	2200      	movs	r2, #0
 80019c6:	601a      	str	r2, [r3, #0]
 80019c8:	605a      	str	r2, [r3, #4]
 80019ca:	609a      	str	r2, [r3, #8]
 80019cc:	60da      	str	r2, [r3, #12]
 80019ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80019d0:	f107 0310 	add.w	r3, r7, #16
 80019d4:	2254      	movs	r2, #84	; 0x54
 80019d6:	2100      	movs	r1, #0
 80019d8:	4618      	mov	r0, r3
 80019da:	f009 f8f0 	bl	800abbe <memset>
  if(i2cHandle->Instance==I2C1)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4a1f      	ldr	r2, [pc, #124]	; (8001a60 <HAL_I2C_MspInit+0xa8>)
 80019e4:	4293      	cmp	r3, r2
 80019e6:	d136      	bne.n	8001a56 <HAL_I2C_MspInit+0x9e>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80019e8:	2340      	movs	r3, #64	; 0x40
 80019ea:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80019ec:	2300      	movs	r3, #0
 80019ee:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019f0:	f107 0310 	add.w	r3, r7, #16
 80019f4:	4618      	mov	r0, r3
 80019f6:	f002 ff05 	bl	8004804 <HAL_RCCEx_PeriphCLKConfig>
 80019fa:	4603      	mov	r3, r0
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d001      	beq.n	8001a04 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001a00:	f000 fab4 	bl	8001f6c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a04:	4b17      	ldr	r3, [pc, #92]	; (8001a64 <HAL_I2C_MspInit+0xac>)
 8001a06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a08:	4a16      	ldr	r2, [pc, #88]	; (8001a64 <HAL_I2C_MspInit+0xac>)
 8001a0a:	f043 0302 	orr.w	r3, r3, #2
 8001a0e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a10:	4b14      	ldr	r3, [pc, #80]	; (8001a64 <HAL_I2C_MspInit+0xac>)
 8001a12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a14:	f003 0302 	and.w	r3, r3, #2
 8001a18:	60fb      	str	r3, [r7, #12]
 8001a1a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001a1c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001a20:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a22:	2312      	movs	r3, #18
 8001a24:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a26:	2300      	movs	r3, #0
 8001a28:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001a2e:	2304      	movs	r3, #4
 8001a30:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a32:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001a36:	4619      	mov	r1, r3
 8001a38:	480b      	ldr	r0, [pc, #44]	; (8001a68 <HAL_I2C_MspInit+0xb0>)
 8001a3a:	f001 f861 	bl	8002b00 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a3e:	4b09      	ldr	r3, [pc, #36]	; (8001a64 <HAL_I2C_MspInit+0xac>)
 8001a40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a42:	4a08      	ldr	r2, [pc, #32]	; (8001a64 <HAL_I2C_MspInit+0xac>)
 8001a44:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001a48:	6593      	str	r3, [r2, #88]	; 0x58
 8001a4a:	4b06      	ldr	r3, [pc, #24]	; (8001a64 <HAL_I2C_MspInit+0xac>)
 8001a4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a4e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a52:	60bb      	str	r3, [r7, #8]
 8001a54:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001a56:	bf00      	nop
 8001a58:	3778      	adds	r7, #120	; 0x78
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	40005400 	.word	0x40005400
 8001a64:	40021000 	.word	0x40021000
 8001a68:	48000400 	.word	0x48000400

08001a6c <sampleMagneticField>:
#include "magnetic_field.h"

MagneticField sampleMagneticField(
		HAL_StatusTypeDef (*readMagneticSensor)(I2C_HandleTypeDef*, float*),
		I2C_HandleTypeDef *i2c) {
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b090      	sub	sp, #64	; 0x40
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6178      	str	r0, [r7, #20]
 8001a74:	6139      	str	r1, [r7, #16]
	MagneticField mf_sample;

	float d_response[3];

	if (HAL_OK == readMagneticSensor(i2c, d_response)) {
 8001a76:	f107 021c 	add.w	r2, r7, #28
 8001a7a:	697b      	ldr	r3, [r7, #20]
 8001a7c:	4611      	mov	r1, r2
 8001a7e:	6938      	ldr	r0, [r7, #16]
 8001a80:	4798      	blx	r3
 8001a82:	4603      	mov	r3, r0
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d105      	bne.n	8001a94 <sampleMagneticField+0x28>

		mf_sample.x = d_response[0];
 8001a88:	69fb      	ldr	r3, [r7, #28]
 8001a8a:	62bb      	str	r3, [r7, #40]	; 0x28
		mf_sample.y = d_response[1];
 8001a8c:	6a3b      	ldr	r3, [r7, #32]
 8001a8e:	62fb      	str	r3, [r7, #44]	; 0x2c
		mf_sample.z = d_response[2];
 8001a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a92:	633b      	str	r3, [r7, #48]	; 0x30

	}

	return mf_sample;
 8001a94:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001a98:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001a9c:	ca07      	ldmia	r2, {r0, r1, r2}
 8001a9e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001aa2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8001aa4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001aa6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001aa8:	ee06 1a90 	vmov	s13, r1
 8001aac:	ee07 2a10 	vmov	s14, r2
 8001ab0:	ee07 3a90 	vmov	s15, r3
}
 8001ab4:	eeb0 0a66 	vmov.f32	s0, s13
 8001ab8:	eef0 0a47 	vmov.f32	s1, s14
 8001abc:	eeb0 1a67 	vmov.f32	s2, s15
 8001ac0:	3740      	adds	r7, #64	; 0x40
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}

08001ac6 <identifyMagneticField>:

void identifyMagneticField(MagneticFieldComplex *mfc_dft, MagneticFieldSource *mf_nodes) {
 8001ac6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ac8:	b08b      	sub	sp, #44	; 0x2c
 8001aca:	af00      	add	r7, sp, #0
 8001acc:	6078      	str	r0, [r7, #4]
 8001ace:	6039      	str	r1, [r7, #0]

	for (int i = 0; i < 3; i++) {
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	627b      	str	r3, [r7, #36]	; 0x24
 8001ad4:	e0a1      	b.n	8001c1a <identifyMagneticField+0x154>
		int bin = (int) mf_nodes[i].i_frequency / 2;
 8001ad6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ad8:	4613      	mov	r3, r2
 8001ada:	005b      	lsls	r3, r3, #1
 8001adc:	4413      	add	r3, r2
 8001ade:	011b      	lsls	r3, r3, #4
 8001ae0:	461a      	mov	r2, r3
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	4413      	add	r3, r2
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	0fda      	lsrs	r2, r3, #31
 8001aea:	4413      	add	r3, r2
 8001aec:	105b      	asrs	r3, r3, #1
 8001aee:	623b      	str	r3, [r7, #32]

		MagneticFieldComplex value = mfc_dft[bin];
 8001af0:	6a3a      	ldr	r2, [r7, #32]
 8001af2:	4613      	mov	r3, r2
 8001af4:	005b      	lsls	r3, r3, #1
 8001af6:	4413      	add	r3, r2
 8001af8:	00db      	lsls	r3, r3, #3
 8001afa:	461a      	mov	r2, r3
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	4413      	add	r3, r2
 8001b00:	f107 0408 	add.w	r4, r7, #8
 8001b04:	461d      	mov	r5, r3
 8001b06:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b08:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b0a:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001b0e:	e884 0003 	stmia.w	r4, {r0, r1}

		mf_nodes[i].mf_intensity.x = cabs(value.x);
 8001b12:	68bb      	ldr	r3, [r7, #8]
 8001b14:	68fe      	ldr	r6, [r7, #12]
 8001b16:	4618      	mov	r0, r3
 8001b18:	f7fe fd3e 	bl	8000598 <__aeabi_f2d>
 8001b1c:	4604      	mov	r4, r0
 8001b1e:	460d      	mov	r5, r1
 8001b20:	4633      	mov	r3, r6
 8001b22:	4618      	mov	r0, r3
 8001b24:	f7fe fd38 	bl	8000598 <__aeabi_f2d>
 8001b28:	4602      	mov	r2, r0
 8001b2a:	460b      	mov	r3, r1
 8001b2c:	4620      	mov	r0, r4
 8001b2e:	4629      	mov	r1, r5
 8001b30:	ec41 0b16 	vmov	d6, r0, r1
 8001b34:	ec43 2b17 	vmov	d7, r2, r3
 8001b38:	eeb0 0a46 	vmov.f32	s0, s12
 8001b3c:	eef0 0a66 	vmov.f32	s1, s13
 8001b40:	eeb0 1a47 	vmov.f32	s2, s14
 8001b44:	eef0 1a67 	vmov.f32	s3, s15
 8001b48:	f00b fd48 	bl	800d5dc <cabs>
 8001b4c:	ec51 0b10 	vmov	r0, r1, d0
 8001b50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b52:	4613      	mov	r3, r2
 8001b54:	005b      	lsls	r3, r3, #1
 8001b56:	4413      	add	r3, r2
 8001b58:	011b      	lsls	r3, r3, #4
 8001b5a:	461a      	mov	r2, r3
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	189c      	adds	r4, r3, r2
 8001b60:	f7ff f84a 	bl	8000bf8 <__aeabi_d2f>
 8001b64:	4603      	mov	r3, r0
 8001b66:	6263      	str	r3, [r4, #36]	; 0x24
		mf_nodes[i].mf_intensity.y = cabs(value.y);
 8001b68:	693b      	ldr	r3, [r7, #16]
 8001b6a:	697e      	ldr	r6, [r7, #20]
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f7fe fd13 	bl	8000598 <__aeabi_f2d>
 8001b72:	4604      	mov	r4, r0
 8001b74:	460d      	mov	r5, r1
 8001b76:	4633      	mov	r3, r6
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f7fe fd0d 	bl	8000598 <__aeabi_f2d>
 8001b7e:	4602      	mov	r2, r0
 8001b80:	460b      	mov	r3, r1
 8001b82:	4620      	mov	r0, r4
 8001b84:	4629      	mov	r1, r5
 8001b86:	ec41 0b16 	vmov	d6, r0, r1
 8001b8a:	ec43 2b17 	vmov	d7, r2, r3
 8001b8e:	eeb0 0a46 	vmov.f32	s0, s12
 8001b92:	eef0 0a66 	vmov.f32	s1, s13
 8001b96:	eeb0 1a47 	vmov.f32	s2, s14
 8001b9a:	eef0 1a67 	vmov.f32	s3, s15
 8001b9e:	f00b fd1d 	bl	800d5dc <cabs>
 8001ba2:	ec51 0b10 	vmov	r0, r1, d0
 8001ba6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ba8:	4613      	mov	r3, r2
 8001baa:	005b      	lsls	r3, r3, #1
 8001bac:	4413      	add	r3, r2
 8001bae:	011b      	lsls	r3, r3, #4
 8001bb0:	461a      	mov	r2, r3
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	189c      	adds	r4, r3, r2
 8001bb6:	f7ff f81f 	bl	8000bf8 <__aeabi_d2f>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	62a3      	str	r3, [r4, #40]	; 0x28
		mf_nodes[i].mf_intensity.z = cabs(value.z);
 8001bbe:	69bb      	ldr	r3, [r7, #24]
 8001bc0:	69fe      	ldr	r6, [r7, #28]
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f7fe fce8 	bl	8000598 <__aeabi_f2d>
 8001bc8:	4604      	mov	r4, r0
 8001bca:	460d      	mov	r5, r1
 8001bcc:	4633      	mov	r3, r6
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f7fe fce2 	bl	8000598 <__aeabi_f2d>
 8001bd4:	4602      	mov	r2, r0
 8001bd6:	460b      	mov	r3, r1
 8001bd8:	4620      	mov	r0, r4
 8001bda:	4629      	mov	r1, r5
 8001bdc:	ec41 0b16 	vmov	d6, r0, r1
 8001be0:	ec43 2b17 	vmov	d7, r2, r3
 8001be4:	eeb0 0a46 	vmov.f32	s0, s12
 8001be8:	eef0 0a66 	vmov.f32	s1, s13
 8001bec:	eeb0 1a47 	vmov.f32	s2, s14
 8001bf0:	eef0 1a67 	vmov.f32	s3, s15
 8001bf4:	f00b fcf2 	bl	800d5dc <cabs>
 8001bf8:	ec51 0b10 	vmov	r0, r1, d0
 8001bfc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001bfe:	4613      	mov	r3, r2
 8001c00:	005b      	lsls	r3, r3, #1
 8001c02:	4413      	add	r3, r2
 8001c04:	011b      	lsls	r3, r3, #4
 8001c06:	461a      	mov	r2, r3
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	189c      	adds	r4, r3, r2
 8001c0c:	f7fe fff4 	bl	8000bf8 <__aeabi_d2f>
 8001c10:	4603      	mov	r3, r0
 8001c12:	62e3      	str	r3, [r4, #44]	; 0x2c
	for (int i = 0; i < 3; i++) {
 8001c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c16:	3301      	adds	r3, #1
 8001c18:	627b      	str	r3, [r7, #36]	; 0x24
 8001c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c1c:	2b02      	cmp	r3, #2
 8001c1e:	f77f af5a 	ble.w	8001ad6 <identifyMagneticField+0x10>
	}
}
 8001c22:	bf00      	nop
 8001c24:	bf00      	nop
 8001c26:	372c      	adds	r7, #44	; 0x2c
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c2c:	0000      	movs	r0, r0
	...

08001c30 <getDistanceFromRSS>:

float getDistanceFromRSS(MagneticFieldSource node) {
 8001c30:	b084      	sub	sp, #16
 8001c32:	b5b0      	push	{r4, r5, r7, lr}
 8001c34:	b082      	sub	sp, #8
 8001c36:	af00      	add	r7, sp, #0
 8001c38:	f107 0418 	add.w	r4, r7, #24
 8001c3c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	float total_intensity = sqrt(pow(node.mf_intensity.x, 2) + pow(node.mf_intensity.y, 2) + pow(node.mf_intensity.z, 2));
 8001c40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c42:	4618      	mov	r0, r3
 8001c44:	f7fe fca8 	bl	8000598 <__aeabi_f2d>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	460b      	mov	r3, r1
 8001c4c:	ed9f 1b3a 	vldr	d1, [pc, #232]	; 8001d38 <getDistanceFromRSS+0x108>
 8001c50:	ec43 2b10 	vmov	d0, r2, r3
 8001c54:	f00b ff38 	bl	800dac8 <pow>
 8001c58:	ec55 4b10 	vmov	r4, r5, d0
 8001c5c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f7fe fc9a 	bl	8000598 <__aeabi_f2d>
 8001c64:	4602      	mov	r2, r0
 8001c66:	460b      	mov	r3, r1
 8001c68:	ed9f 1b33 	vldr	d1, [pc, #204]	; 8001d38 <getDistanceFromRSS+0x108>
 8001c6c:	ec43 2b10 	vmov	d0, r2, r3
 8001c70:	f00b ff2a 	bl	800dac8 <pow>
 8001c74:	ec53 2b10 	vmov	r2, r3, d0
 8001c78:	4620      	mov	r0, r4
 8001c7a:	4629      	mov	r1, r5
 8001c7c:	f7fe fb2e 	bl	80002dc <__adddf3>
 8001c80:	4602      	mov	r2, r0
 8001c82:	460b      	mov	r3, r1
 8001c84:	4614      	mov	r4, r2
 8001c86:	461d      	mov	r5, r3
 8001c88:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f7fe fc84 	bl	8000598 <__aeabi_f2d>
 8001c90:	4602      	mov	r2, r0
 8001c92:	460b      	mov	r3, r1
 8001c94:	ed9f 1b28 	vldr	d1, [pc, #160]	; 8001d38 <getDistanceFromRSS+0x108>
 8001c98:	ec43 2b10 	vmov	d0, r2, r3
 8001c9c:	f00b ff14 	bl	800dac8 <pow>
 8001ca0:	ec53 2b10 	vmov	r2, r3, d0
 8001ca4:	4620      	mov	r0, r4
 8001ca6:	4629      	mov	r1, r5
 8001ca8:	f7fe fb18 	bl	80002dc <__adddf3>
 8001cac:	4602      	mov	r2, r0
 8001cae:	460b      	mov	r3, r1
 8001cb0:	ec43 2b17 	vmov	d7, r2, r3
 8001cb4:	eeb0 0a47 	vmov.f32	s0, s14
 8001cb8:	eef0 0a67 	vmov.f32	s1, s15
 8001cbc:	f00b ff74 	bl	800dba8 <sqrt>
 8001cc0:	ec53 2b10 	vmov	r2, r3, d0
 8001cc4:	4610      	mov	r0, r2
 8001cc6:	4619      	mov	r1, r3
 8001cc8:	f7fe ff96 	bl	8000bf8 <__aeabi_d2f>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	607b      	str	r3, [r7, #4]

	float distance = cbrt(node.d_magnetic_cte / total_intensity * 1000000);
 8001cd0:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 8001cd4:	6878      	ldr	r0, [r7, #4]
 8001cd6:	f7fe fc5f 	bl	8000598 <__aeabi_f2d>
 8001cda:	4602      	mov	r2, r0
 8001cdc:	460b      	mov	r3, r1
 8001cde:	4620      	mov	r0, r4
 8001ce0:	4629      	mov	r1, r5
 8001ce2:	f7fe fddb 	bl	800089c <__aeabi_ddiv>
 8001ce6:	4602      	mov	r2, r0
 8001ce8:	460b      	mov	r3, r1
 8001cea:	4610      	mov	r0, r2
 8001cec:	4619      	mov	r1, r3
 8001cee:	a314      	add	r3, pc, #80	; (adr r3, 8001d40 <getDistanceFromRSS+0x110>)
 8001cf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cf4:	f7fe fca8 	bl	8000648 <__aeabi_dmul>
 8001cf8:	4602      	mov	r2, r0
 8001cfa:	460b      	mov	r3, r1
 8001cfc:	ec43 2b17 	vmov	d7, r2, r3
 8001d00:	eeb0 0a47 	vmov.f32	s0, s14
 8001d04:	eef0 0a67 	vmov.f32	s1, s15
 8001d08:	f00b fcf2 	bl	800d6f0 <cbrt>
 8001d0c:	ec53 2b10 	vmov	r2, r3, d0
 8001d10:	4610      	mov	r0, r2
 8001d12:	4619      	mov	r1, r3
 8001d14:	f7fe ff70 	bl	8000bf8 <__aeabi_d2f>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	603b      	str	r3, [r7, #0]

	return distance;
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	ee07 3a90 	vmov	s15, r3
}
 8001d22:	eeb0 0a67 	vmov.f32	s0, s15
 8001d26:	3708      	adds	r7, #8
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001d2e:	b004      	add	sp, #16
 8001d30:	4770      	bx	lr
 8001d32:	bf00      	nop
 8001d34:	f3af 8000 	nop.w
 8001d38:	00000000 	.word	0x00000000
 8001d3c:	40000000 	.word	0x40000000
 8001d40:	00000000 	.word	0x00000000
 8001d44:	412e8480 	.word	0x412e8480

08001d48 <estimatePoisition>:

SpacePosition estimatePoisition(MagneticFieldSource *nodes) {
 8001d48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d4a:	b099      	sub	sp, #100	; 0x64
 8001d4c:	af08      	add	r7, sp, #32
 8001d4e:	6178      	str	r0, [r7, #20]
	SpacePosition sp_rx_position;

	float d_distances[3];

	for (int nodeIndex = 0; nodeIndex < 3; nodeIndex++) {
 8001d50:	2300      	movs	r3, #0
 8001d52:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001d54:	e020      	b.n	8001d98 <estimatePoisition+0x50>
		d_distances[nodeIndex] = getDistanceFromRSS(nodes[nodeIndex]);
 8001d56:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001d58:	4613      	mov	r3, r2
 8001d5a:	005b      	lsls	r3, r3, #1
 8001d5c:	4413      	add	r3, r2
 8001d5e:	011b      	lsls	r3, r3, #4
 8001d60:	461a      	mov	r2, r3
 8001d62:	697b      	ldr	r3, [r7, #20]
 8001d64:	189e      	adds	r6, r3, r2
 8001d66:	466d      	mov	r5, sp
 8001d68:	f106 0410 	add.w	r4, r6, #16
 8001d6c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d6e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d70:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001d74:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001d78:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001d7c:	f7ff ff58 	bl	8001c30 <getDistanceFromRSS>
 8001d80:	eef0 7a40 	vmov.f32	s15, s0
 8001d84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d86:	009b      	lsls	r3, r3, #2
 8001d88:	3340      	adds	r3, #64	; 0x40
 8001d8a:	443b      	add	r3, r7
 8001d8c:	3b28      	subs	r3, #40	; 0x28
 8001d8e:	edc3 7a00 	vstr	s15, [r3]
	for (int nodeIndex = 0; nodeIndex < 3; nodeIndex++) {
 8001d92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d94:	3301      	adds	r3, #1
 8001d96:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001d98:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d9a:	2b02      	cmp	r3, #2
 8001d9c:	dddb      	ble.n	8001d56 <estimatePoisition+0xe>
			+ pow(nodes[2].sp_position.x, 2) + pow(nodes[2].sp_position.y, 2)
			- 2 * nodes[2].sp_position.x * sp_rx_position.x)
			/ (2 * nodes[2].sp_position.y);
	sp_rx_position.z = 0;*/

	sp_rx_position.x = d_distances[0];
 8001d9e:	69bb      	ldr	r3, [r7, #24]
 8001da0:	627b      	str	r3, [r7, #36]	; 0x24
	sp_rx_position.y = d_distances[1];
 8001da2:	69fb      	ldr	r3, [r7, #28]
 8001da4:	62bb      	str	r3, [r7, #40]	; 0x28
	sp_rx_position.z = d_distances[2];
 8001da6:	6a3b      	ldr	r3, [r7, #32]
 8001da8:	62fb      	str	r3, [r7, #44]	; 0x2c

	return sp_rx_position;
 8001daa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001dae:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8001db2:	ca07      	ldmia	r2, {r0, r1, r2}
 8001db4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001db8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001dba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001dbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001dbe:	ee06 1a90 	vmov	s13, r1
 8001dc2:	ee07 2a10 	vmov	s14, r2
 8001dc6:	ee07 3a90 	vmov	s15, r3
}
 8001dca:	eeb0 0a66 	vmov.f32	s0, s13
 8001dce:	eef0 0a47 	vmov.f32	s1, s14
 8001dd2:	eeb0 1a67 	vmov.f32	s2, s15
 8001dd6:	3744      	adds	r7, #68	; 0x44
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001ddc <_write>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len) {
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b084      	sub	sp, #16
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	60f8      	str	r0, [r7, #12]
 8001de4:	60b9      	str	r1, [r7, #8]
 8001de6:	607a      	str	r2, [r7, #4]
	if (HAL_UART_Transmit_IT(&huart1, (uint8_t*) ptr, len) != HAL_OK) {
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	b29b      	uxth	r3, r3
 8001dec:	461a      	mov	r2, r3
 8001dee:	68b9      	ldr	r1, [r7, #8]
 8001df0:	4806      	ldr	r0, [pc, #24]	; (8001e0c <_write+0x30>)
 8001df2:	f003 fbcf 	bl	8005594 <HAL_UART_Transmit_IT>
 8001df6:	4603      	mov	r3, r0
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d001      	beq.n	8001e00 <_write+0x24>
		Error_Handler();
 8001dfc:	f000 f8b6 	bl	8001f6c <Error_Handler>
	}

	return len;
 8001e00:	687b      	ldr	r3, [r7, #4]
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	3710      	adds	r7, #16
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}
 8001e0a:	bf00      	nop
 8001e0c:	20019cb0 	.word	0x20019cb0

08001e10 <initMagnetiFieldISR>:

void initMagnetiFieldISR() {
 8001e10:	b580      	push	{r7, lr}
 8001e12:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim6);
 8001e14:	4802      	ldr	r0, [pc, #8]	; (8001e20 <initMagnetiFieldISR+0x10>)
 8001e16:	f002 ff9b 	bl	8004d50 <HAL_TIM_Base_Start_IT>
}
 8001e1a:	bf00      	nop
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	20019c64 	.word	0x20019c64

08001e24 <stopMagnetiFieldISR>:

void stopMagnetiFieldISR() {
 8001e24:	b580      	push	{r7, lr}
 8001e26:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htim6);
 8001e28:	4802      	ldr	r0, [pc, #8]	; (8001e34 <stopMagnetiFieldISR+0x10>)
 8001e2a:	f003 f809 	bl	8004e40 <HAL_TIM_Base_Stop_IT>
}
 8001e2e:	bf00      	nop
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	20019c64 	.word	0x20019c64

08001e38 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  	HAL_Init();
 8001e3c:	f000 fc67 	bl	800270e <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001e40:	f000 f82a 	bl	8001e98 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001e44:	f7ff fcf8 	bl	8001838 <MX_GPIO_Init>
	MX_I2C1_Init();
 8001e48:	f7ff fd76 	bl	8001938 <MX_I2C1_Init>
	MX_USART1_UART_Init();
 8001e4c:	f000 fb8a 	bl	8002564 <MX_USART1_UART_Init>
	MX_TIM6_Init();
 8001e50:	f000 fb2c 	bl	80024ac <MX_TIM6_Init>
	/* USER CODE BEGIN 2 */

	/*
	 * Initialize the LSM303 sensor here
	 */
	while (initializeLSM303DHLC(&hi2c1) != HAL_OK) {
 8001e54:	e006      	b.n	8001e64 <main+0x2c>
		printf("Trying to connect with sensor. Check wires!\r\n");
 8001e56:	480d      	ldr	r0, [pc, #52]	; (8001e8c <main+0x54>)
 8001e58:	f009 fc3e 	bl	800b6d8 <puts>
		HAL_Delay(1000);
 8001e5c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001e60:	f000 fc8c 	bl	800277c <HAL_Delay>
	while (initializeLSM303DHLC(&hi2c1) != HAL_OK) {
 8001e64:	480a      	ldr	r0, [pc, #40]	; (8001e90 <main+0x58>)
 8001e66:	f000 f88f 	bl	8001f88 <initializeLSM303DHLC>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d1f2      	bne.n	8001e56 <main+0x1e>
	}

	HAL_Delay(500);
 8001e70:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001e74:	f000 fc82 	bl	800277c <HAL_Delay>

	printf("frame;node;mag_x;mag_y;mag_z\r\n");
 8001e78:	4806      	ldr	r0, [pc, #24]	; (8001e94 <main+0x5c>)
 8001e7a:	f009 fc2d 	bl	800b6d8 <puts>

	/* USER CODE END 2 */

	/* Init scheduler */
	osKernelInitialize(); /* Call init function for freertos objects (in freertos.c) */
 8001e7e:	f004 ffc9 	bl	8006e14 <osKernelInitialize>
	MX_FREERTOS_Init();
 8001e82:	f7ff f88b 	bl	8000f9c <MX_FREERTOS_Init>

	/* Start scheduler */
	osKernelStart();
 8001e86:	f004 ffe9 	bl	8006e5c <osKernelStart>
	/* We should never get here as control is now taken by the scheduler */
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */

	// Start timer
	while (1) {
 8001e8a:	e7fe      	b.n	8001e8a <main+0x52>
 8001e8c:	0800fdfc 	.word	0x0800fdfc
 8001e90:	20019bc8 	.word	0x20019bc8
 8001e94:	0800fe2c 	.word	0x0800fe2c

08001e98 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b094      	sub	sp, #80	; 0x50
 8001e9c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001e9e:	f107 0318 	add.w	r3, r7, #24
 8001ea2:	2238      	movs	r2, #56	; 0x38
 8001ea4:	2100      	movs	r1, #0
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f008 fe89 	bl	800abbe <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001eac:	1d3b      	adds	r3, r7, #4
 8001eae:	2200      	movs	r2, #0
 8001eb0:	601a      	str	r2, [r3, #0]
 8001eb2:	605a      	str	r2, [r3, #4]
 8001eb4:	609a      	str	r2, [r3, #8]
 8001eb6:	60da      	str	r2, [r3, #12]
 8001eb8:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001eba:	2000      	movs	r0, #0
 8001ebc:	f001 fe88 	bl	8003bd0 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001ec0:	2302      	movs	r3, #2
 8001ec2:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ec4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ec8:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001eca:	2340      	movs	r3, #64	; 0x40
 8001ecc:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ece:	2302      	movs	r3, #2
 8001ed0:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001ed2:	2302      	movs	r3, #2
 8001ed4:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001ed6:	2304      	movs	r3, #4
 8001ed8:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLN = 85;
 8001eda:	2355      	movs	r3, #85	; 0x55
 8001edc:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001ede:	2302      	movs	r3, #2
 8001ee0:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001ee2:	2302      	movs	r3, #2
 8001ee4:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001ee6:	2302      	movs	r3, #2
 8001ee8:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001eea:	f107 0318 	add.w	r3, r7, #24
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f001 ff22 	bl	8003d38 <HAL_RCC_OscConfig>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d001      	beq.n	8001efe <SystemClock_Config+0x66>
		Error_Handler();
 8001efa:	f000 f837 	bl	8001f6c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001efe:	230f      	movs	r3, #15
 8001f00:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f02:	2303      	movs	r3, #3
 8001f04:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f06:	2300      	movs	r3, #0
 8001f08:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8001f12:	1d3b      	adds	r3, r7, #4
 8001f14:	2104      	movs	r1, #4
 8001f16:	4618      	mov	r0, r3
 8001f18:	f002 fa26 	bl	8004368 <HAL_RCC_ClockConfig>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d001      	beq.n	8001f26 <SystemClock_Config+0x8e>
		Error_Handler();
 8001f22:	f000 f823 	bl	8001f6c <Error_Handler>
	}
}
 8001f26:	bf00      	nop
 8001f28:	3750      	adds	r7, #80	; 0x50
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}
	...

08001f30 <HAL_TIM_PeriodElapsedCallback>:
 * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b082      	sub	sp, #8
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM7) {
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4a08      	ldr	r2, [pc, #32]	; (8001f60 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d101      	bne.n	8001f46 <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8001f42:	f000 fbfd 	bl	8002740 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	if (htim->Instance == TIM6) {
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4a06      	ldr	r2, [pc, #24]	; (8001f64 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001f4c:	4293      	cmp	r3, r2
 8001f4e:	d102      	bne.n	8001f56 <HAL_TIM_PeriodElapsedCallback+0x26>
		sampleMagneticFieldISR(&hi2c1);
 8001f50:	4805      	ldr	r0, [pc, #20]	; (8001f68 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001f52:	f7ff f92d 	bl	80011b0 <sampleMagneticFieldISR>
	}

	/* USER CODE END Callback 1 */
}
 8001f56:	bf00      	nop
 8001f58:	3708      	adds	r7, #8
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	40001400 	.word	0x40001400
 8001f64:	40001000 	.word	0x40001000
 8001f68:	20019bc8 	.word	0x20019bc8

08001f6c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f70:	b672      	cpsid	i
}
 8001f72:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
		printf("ERROR\r\n");
 8001f74:	4803      	ldr	r0, [pc, #12]	; (8001f84 <Error_Handler+0x18>)
 8001f76:	f009 fbaf 	bl	800b6d8 <puts>
		HAL_Delay(1000);
 8001f7a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001f7e:	f000 fbfd 	bl	800277c <HAL_Delay>
		printf("ERROR\r\n");
 8001f82:	e7f7      	b.n	8001f74 <Error_Handler+0x8>
 8001f84:	0800fe4c 	.word	0x0800fe4c

08001f88 <initializeLSM303DHLC>:
		8.4561143, -23.47531504, 4.73971622, 9.9730783, -10.5071423, 21.3386451,
		-0.84730778, -16.49198528, 9.71980305, -16.49198528, -0.84730778,
		21.3386451, -10.5071423, 9.9730783, 4.73971622, -23.47531504, 8.4561143,
		-4.19307089, -6.70128196 };

HAL_StatusTypeDef initializeLSM303DHLC(I2C_HandleTypeDef *i2c) {
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b086      	sub	sp, #24
 8001f8c:	af02      	add	r7, sp, #8
 8001f8e:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef ret;

	uint8_t ui_init_params[3][2] = { { CRA_REG_M, CRA_REG_M_CONFIG }, {
 8001f90:	4a25      	ldr	r2, [pc, #148]	; (8002028 <initializeLSM303DHLC+0xa0>)
 8001f92:	f107 0308 	add.w	r3, r7, #8
 8001f96:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001f9a:	6018      	str	r0, [r3, #0]
 8001f9c:	3304      	adds	r3, #4
 8001f9e:	8019      	strh	r1, [r3, #0]
			CRB_REG_M, CRB_REG_M_CONFIG }, { MR_REG_M, MR_REG_M_CONFIG } };

	ret = HAL_I2C_IsDeviceReady(i2c, MY_LSM303DLHC_MAG_ADD, 10, 200);
 8001fa0:	23c8      	movs	r3, #200	; 0xc8
 8001fa2:	220a      	movs	r2, #10
 8001fa4:	213c      	movs	r1, #60	; 0x3c
 8001fa6:	6878      	ldr	r0, [r7, #4]
 8001fa8:	f001 f9fa 	bl	80033a0 <HAL_I2C_IsDeviceReady>
 8001fac:	4603      	mov	r3, r0
 8001fae:	73fb      	strb	r3, [r7, #15]
	if (ret != HAL_OK) {
 8001fb0:	7bfb      	ldrb	r3, [r7, #15]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d001      	beq.n	8001fba <initializeLSM303DHLC+0x32>
		return ret;
 8001fb6:	7bfb      	ldrb	r3, [r7, #15]
 8001fb8:	e032      	b.n	8002020 <initializeLSM303DHLC+0x98>
	}

	ret = HAL_I2C_Master_Transmit(i2c, MY_LSM303DLHC_MAG_ADD, ui_init_params[0],
 8001fba:	f107 0208 	add.w	r2, r7, #8
 8001fbe:	23c8      	movs	r3, #200	; 0xc8
 8001fc0:	9300      	str	r3, [sp, #0]
 8001fc2:	2302      	movs	r3, #2
 8001fc4:	213c      	movs	r1, #60	; 0x3c
 8001fc6:	6878      	ldr	r0, [r7, #4]
 8001fc8:	f001 f800 	bl	8002fcc <HAL_I2C_Master_Transmit>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	73fb      	strb	r3, [r7, #15]
			2, 200);
	if (ret != HAL_OK) {
 8001fd0:	7bfb      	ldrb	r3, [r7, #15]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d001      	beq.n	8001fda <initializeLSM303DHLC+0x52>
		return ret;
 8001fd6:	7bfb      	ldrb	r3, [r7, #15]
 8001fd8:	e022      	b.n	8002020 <initializeLSM303DHLC+0x98>
	}

	ret = HAL_I2C_Master_Transmit(i2c, MY_LSM303DLHC_MAG_ADD, ui_init_params[1],
 8001fda:	f107 0308 	add.w	r3, r7, #8
 8001fde:	1c9a      	adds	r2, r3, #2
 8001fe0:	23c8      	movs	r3, #200	; 0xc8
 8001fe2:	9300      	str	r3, [sp, #0]
 8001fe4:	2302      	movs	r3, #2
 8001fe6:	213c      	movs	r1, #60	; 0x3c
 8001fe8:	6878      	ldr	r0, [r7, #4]
 8001fea:	f000 ffef 	bl	8002fcc <HAL_I2C_Master_Transmit>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	73fb      	strb	r3, [r7, #15]
			2, 200);
	if (ret != HAL_OK) {
 8001ff2:	7bfb      	ldrb	r3, [r7, #15]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d001      	beq.n	8001ffc <initializeLSM303DHLC+0x74>
		return ret;
 8001ff8:	7bfb      	ldrb	r3, [r7, #15]
 8001ffa:	e011      	b.n	8002020 <initializeLSM303DHLC+0x98>
	}

	ret = HAL_I2C_Master_Transmit(i2c, MY_LSM303DLHC_MAG_ADD, ui_init_params[2],
 8001ffc:	f107 0308 	add.w	r3, r7, #8
 8002000:	1d1a      	adds	r2, r3, #4
 8002002:	23c8      	movs	r3, #200	; 0xc8
 8002004:	9300      	str	r3, [sp, #0]
 8002006:	2302      	movs	r3, #2
 8002008:	213c      	movs	r1, #60	; 0x3c
 800200a:	6878      	ldr	r0, [r7, #4]
 800200c:	f000 ffde 	bl	8002fcc <HAL_I2C_Master_Transmit>
 8002010:	4603      	mov	r3, r0
 8002012:	73fb      	strb	r3, [r7, #15]
			2, 200);
	if (ret != HAL_OK) {
 8002014:	7bfb      	ldrb	r3, [r7, #15]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d001      	beq.n	800201e <initializeLSM303DHLC+0x96>
		return ret;
 800201a:	7bfb      	ldrb	r3, [r7, #15]
 800201c:	e000      	b.n	8002020 <initializeLSM303DHLC+0x98>
	}

	return ret;
 800201e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002020:	4618      	mov	r0, r3
 8002022:	3710      	adds	r7, #16
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}
 8002028:	0800fe54 	.word	0x0800fe54

0800202c <readRawMagnetometerData>:

HAL_StatusTypeDef readRawMagnetometerData(I2C_HandleTypeDef *i2c,
		int16_t *i16_raw_response, uint8_t *ui8_buf_response) {
 800202c:	b580      	push	{r7, lr}
 800202e:	b08a      	sub	sp, #40	; 0x28
 8002030:	af02      	add	r7, sp, #8
 8002032:	60f8      	str	r0, [r7, #12]
 8002034:	60b9      	str	r1, [r7, #8]
 8002036:	607a      	str	r2, [r7, #4]
	HAL_StatusTypeDef ret;

	uint8_t reg = OUT_X_H_M;
 8002038:	2303      	movs	r3, #3
 800203a:	77bb      	strb	r3, [r7, #30]
	uint8_t ui_lsm_response[6];
	union_ui8_ui16 ui8_16_aux;

	ret = HAL_I2C_Master_Transmit(i2c, MY_LSM303DLHC_MAG_ADD, &reg, 1,
 800203c:	f107 021e 	add.w	r2, r7, #30
 8002040:	f04f 33ff 	mov.w	r3, #4294967295
 8002044:	9300      	str	r3, [sp, #0]
 8002046:	2301      	movs	r3, #1
 8002048:	213c      	movs	r1, #60	; 0x3c
 800204a:	68f8      	ldr	r0, [r7, #12]
 800204c:	f000 ffbe 	bl	8002fcc <HAL_I2C_Master_Transmit>
 8002050:	4603      	mov	r3, r0
 8002052:	77fb      	strb	r3, [r7, #31]
	HAL_MAX_DELAY);
	if (ret == HAL_OK) {
 8002054:	7ffb      	ldrb	r3, [r7, #31]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d13f      	bne.n	80020da <readRawMagnetometerData+0xae>
		ret = HAL_I2C_Master_Receive(i2c, MY_LSM303DLHC_MAG_ADD,
 800205a:	f107 0218 	add.w	r2, r7, #24
 800205e:	f04f 33ff 	mov.w	r3, #4294967295
 8002062:	9300      	str	r3, [sp, #0]
 8002064:	2306      	movs	r3, #6
 8002066:	213c      	movs	r1, #60	; 0x3c
 8002068:	68f8      	ldr	r0, [r7, #12]
 800206a:	f001 f8a3 	bl	80031b4 <HAL_I2C_Master_Receive>
 800206e:	4603      	mov	r3, r0
 8002070:	77fb      	strb	r3, [r7, #31]
				ui_lsm_response, 6, HAL_MAX_DELAY);

		if (ret == HAL_OK) {
 8002072:	7ffb      	ldrb	r3, [r7, #31]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d130      	bne.n	80020da <readRawMagnetometerData+0xae>
			ui8_16_aux.ui8[0] = ui_lsm_response[1];
 8002078:	7e7b      	ldrb	r3, [r7, #25]
 800207a:	743b      	strb	r3, [r7, #16]
			ui8_16_aux.ui8[1] = ui_lsm_response[0];
 800207c:	7e3b      	ldrb	r3, [r7, #24]
 800207e:	747b      	strb	r3, [r7, #17]

			ui8_16_aux.ui8[2] = ui_lsm_response[3];
 8002080:	7efb      	ldrb	r3, [r7, #27]
 8002082:	74bb      	strb	r3, [r7, #18]
			ui8_16_aux.ui8[3] = ui_lsm_response[2];
 8002084:	7ebb      	ldrb	r3, [r7, #26]
 8002086:	74fb      	strb	r3, [r7, #19]

			ui8_16_aux.ui8[4] = ui_lsm_response[5];
 8002088:	7f7b      	ldrb	r3, [r7, #29]
 800208a:	753b      	strb	r3, [r7, #20]
			ui8_16_aux.ui8[5] = ui_lsm_response[4];
 800208c:	7f3b      	ldrb	r3, [r7, #28]
 800208e:	757b      	strb	r3, [r7, #21]

			i16_raw_response[0] = ui8_16_aux.i16[0];
 8002090:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8002094:	68bb      	ldr	r3, [r7, #8]
 8002096:	801a      	strh	r2, [r3, #0]
			i16_raw_response[1] = ui8_16_aux.i16[1];
 8002098:	68bb      	ldr	r3, [r7, #8]
 800209a:	3302      	adds	r3, #2
 800209c:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80020a0:	801a      	strh	r2, [r3, #0]
			i16_raw_response[2] = ui8_16_aux.i16[2];
 80020a2:	68bb      	ldr	r3, [r7, #8]
 80020a4:	3304      	adds	r3, #4
 80020a6:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80020aa:	801a      	strh	r2, [r3, #0]

			ui8_buf_response[0] = ui8_16_aux.ui8[0];
 80020ac:	7c3a      	ldrb	r2, [r7, #16]
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	701a      	strb	r2, [r3, #0]
			ui8_buf_response[1] = ui8_16_aux.ui8[1];
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	3301      	adds	r3, #1
 80020b6:	7c7a      	ldrb	r2, [r7, #17]
 80020b8:	701a      	strb	r2, [r3, #0]
			ui8_buf_response[2] = ui8_16_aux.ui8[2];
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	3302      	adds	r3, #2
 80020be:	7cba      	ldrb	r2, [r7, #18]
 80020c0:	701a      	strb	r2, [r3, #0]
			ui8_buf_response[3] = ui8_16_aux.ui8[3];
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	3303      	adds	r3, #3
 80020c6:	7cfa      	ldrb	r2, [r7, #19]
 80020c8:	701a      	strb	r2, [r3, #0]
			ui8_buf_response[4] = ui8_16_aux.ui8[4];
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	3304      	adds	r3, #4
 80020ce:	7d3a      	ldrb	r2, [r7, #20]
 80020d0:	701a      	strb	r2, [r3, #0]
			ui8_buf_response[5] = ui8_16_aux.ui8[5];
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	3305      	adds	r3, #5
 80020d6:	7d7a      	ldrb	r2, [r7, #21]
 80020d8:	701a      	strb	r2, [r3, #0]
		}
	}

	return ret;
 80020da:	7ffb      	ldrb	r3, [r7, #31]
}
 80020dc:	4618      	mov	r0, r3
 80020de:	3720      	adds	r7, #32
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bd80      	pop	{r7, pc}

080020e4 <readMagnetometerData>:

HAL_StatusTypeDef readMagnetometerData(I2C_HandleTypeDef *i2c,
		float *f_response) {
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b086      	sub	sp, #24
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
 80020ec:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef ret;

	int16_t i16_raw_response[3];
	uint8_t ui8_raw_response[6];

	ret = readRawMagnetometerData(i2c, i16_raw_response, ui8_raw_response);
 80020ee:	f107 0208 	add.w	r2, r7, #8
 80020f2:	f107 0310 	add.w	r3, r7, #16
 80020f6:	4619      	mov	r1, r3
 80020f8:	6878      	ldr	r0, [r7, #4]
 80020fa:	f7ff ff97 	bl	800202c <readRawMagnetometerData>
 80020fe:	4603      	mov	r3, r0
 8002100:	75fb      	strb	r3, [r7, #23]
	if (ret == HAL_OK) {
 8002102:	7dfb      	ldrb	r3, [r7, #23]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d134      	bne.n	8002172 <readMagnetometerData+0x8e>
		f_response[2] = mocked_values_z[mock_value_index];

		mock_value_index = (mock_value_index + 1) % MOCK_SIZE;
#else
		// X conversion
		f_response[0] = i16_raw_response[0] / (float) X_Y_GAIN;
 8002108:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800210c:	ee07 3a90 	vmov	s15, r3
 8002110:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002114:	eddf 6a19 	vldr	s13, [pc, #100]	; 800217c <readMagnetometerData+0x98>
 8002118:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800211c:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8002180 <readMagnetometerData+0x9c>
 8002120:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	edc3 7a00 	vstr	s15, [r3]
		// Z conversion
		f_response[1] = i16_raw_response[1] / (float) Z_GAIN;
 800212a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800212e:	ee07 3a90 	vmov	s15, r3
 8002132:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002136:	eddf 6a13 	vldr	s13, [pc, #76]	; 8002184 <readMagnetometerData+0xa0>
 800213a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	3304      	adds	r3, #4
 8002142:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8002180 <readMagnetometerData+0x9c>
 8002146:	ee67 7a87 	vmul.f32	s15, s15, s14
 800214a:	edc3 7a00 	vstr	s15, [r3]

		// Y conversion
		f_response[2] = i16_raw_response[2] / (float) X_Y_GAIN;
 800214e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002152:	ee07 3a90 	vmov	s15, r3
 8002156:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800215a:	eddf 6a08 	vldr	s13, [pc, #32]	; 800217c <readMagnetometerData+0x98>
 800215e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	3308      	adds	r3, #8
 8002166:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8002180 <readMagnetometerData+0x9c>
 800216a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800216e:	edc3 7a00 	vstr	s15, [r3]

#endif
	}

	return ret;
 8002172:	7dfb      	ldrb	r3, [r7, #23]
}
 8002174:	4618      	mov	r0, r3
 8002176:	3718      	adds	r7, #24
 8002178:	46bd      	mov	sp, r7
 800217a:	bd80      	pop	{r7, pc}
 800217c:	43660000 	.word	0x43660000
 8002180:	42c80000 	.word	0x42c80000
 8002184:	434d0000 	.word	0x434d0000

08002188 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b082      	sub	sp, #8
 800218c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800218e:	4b12      	ldr	r3, [pc, #72]	; (80021d8 <HAL_MspInit+0x50>)
 8002190:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002192:	4a11      	ldr	r2, [pc, #68]	; (80021d8 <HAL_MspInit+0x50>)
 8002194:	f043 0301 	orr.w	r3, r3, #1
 8002198:	6613      	str	r3, [r2, #96]	; 0x60
 800219a:	4b0f      	ldr	r3, [pc, #60]	; (80021d8 <HAL_MspInit+0x50>)
 800219c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800219e:	f003 0301 	and.w	r3, r3, #1
 80021a2:	607b      	str	r3, [r7, #4]
 80021a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80021a6:	4b0c      	ldr	r3, [pc, #48]	; (80021d8 <HAL_MspInit+0x50>)
 80021a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021aa:	4a0b      	ldr	r2, [pc, #44]	; (80021d8 <HAL_MspInit+0x50>)
 80021ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021b0:	6593      	str	r3, [r2, #88]	; 0x58
 80021b2:	4b09      	ldr	r3, [pc, #36]	; (80021d8 <HAL_MspInit+0x50>)
 80021b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021ba:	603b      	str	r3, [r7, #0]
 80021bc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80021be:	2200      	movs	r2, #0
 80021c0:	210f      	movs	r1, #15
 80021c2:	f06f 0001 	mvn.w	r0, #1
 80021c6:	f000 fbb3 	bl	8002930 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80021ca:	f001 fda5 	bl	8003d18 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021ce:	bf00      	nop
 80021d0:	3708      	adds	r7, #8
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop
 80021d8:	40021000 	.word	0x40021000

080021dc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b08c      	sub	sp, #48	; 0x30
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80021e4:	2300      	movs	r3, #0
 80021e6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              uwPrescalerValue = 0;
 80021e8:	2300      	movs	r3, #0
 80021ea:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 80021ec:	2300      	movs	r3, #0
 80021ee:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 80021f2:	4b2d      	ldr	r3, [pc, #180]	; (80022a8 <HAL_InitTick+0xcc>)
 80021f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021f6:	4a2c      	ldr	r2, [pc, #176]	; (80022a8 <HAL_InitTick+0xcc>)
 80021f8:	f043 0320 	orr.w	r3, r3, #32
 80021fc:	6593      	str	r3, [r2, #88]	; 0x58
 80021fe:	4b2a      	ldr	r3, [pc, #168]	; (80022a8 <HAL_InitTick+0xcc>)
 8002200:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002202:	f003 0320 	and.w	r3, r3, #32
 8002206:	60bb      	str	r3, [r7, #8]
 8002208:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800220a:	f107 020c 	add.w	r2, r7, #12
 800220e:	f107 0310 	add.w	r3, r7, #16
 8002212:	4611      	mov	r1, r2
 8002214:	4618      	mov	r0, r3
 8002216:	f002 fa7d 	bl	8004714 <HAL_RCC_GetClockConfig>

  /* Compute TIM7 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 800221a:	f002 fa4f 	bl	80046bc <HAL_RCC_GetPCLK1Freq>
 800221e:	62b8      	str	r0, [r7, #40]	; 0x28
  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002220:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002222:	4a22      	ldr	r2, [pc, #136]	; (80022ac <HAL_InitTick+0xd0>)
 8002224:	fba2 2303 	umull	r2, r3, r2, r3
 8002228:	0c9b      	lsrs	r3, r3, #18
 800222a:	3b01      	subs	r3, #1
 800222c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 800222e:	4b20      	ldr	r3, [pc, #128]	; (80022b0 <HAL_InitTick+0xd4>)
 8002230:	4a20      	ldr	r2, [pc, #128]	; (80022b4 <HAL_InitTick+0xd8>)
 8002232:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8002234:	4b1e      	ldr	r3, [pc, #120]	; (80022b0 <HAL_InitTick+0xd4>)
 8002236:	f240 32e7 	movw	r2, #999	; 0x3e7
 800223a:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 800223c:	4a1c      	ldr	r2, [pc, #112]	; (80022b0 <HAL_InitTick+0xd4>)
 800223e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002240:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8002242:	4b1b      	ldr	r3, [pc, #108]	; (80022b0 <HAL_InitTick+0xd4>)
 8002244:	2200      	movs	r2, #0
 8002246:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002248:	4b19      	ldr	r3, [pc, #100]	; (80022b0 <HAL_InitTick+0xd4>)
 800224a:	2200      	movs	r2, #0
 800224c:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim7);
 800224e:	4818      	ldr	r0, [pc, #96]	; (80022b0 <HAL_InitTick+0xd4>)
 8002250:	f002 fd26 	bl	8004ca0 <HAL_TIM_Base_Init>
 8002254:	4603      	mov	r3, r0
 8002256:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 800225a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800225e:	2b00      	cmp	r3, #0
 8002260:	d11b      	bne.n	800229a <HAL_InitTick+0xbe>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 8002262:	4813      	ldr	r0, [pc, #76]	; (80022b0 <HAL_InitTick+0xd4>)
 8002264:	f002 fd74 	bl	8004d50 <HAL_TIM_Base_Start_IT>
 8002268:	4603      	mov	r3, r0
 800226a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 800226e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002272:	2b00      	cmp	r3, #0
 8002274:	d111      	bne.n	800229a <HAL_InitTick+0xbe>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
 8002276:	2037      	movs	r0, #55	; 0x37
 8002278:	f000 fb74 	bl	8002964 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2b0f      	cmp	r3, #15
 8002280:	d808      	bhi.n	8002294 <HAL_InitTick+0xb8>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_DAC_IRQn, TickPriority, 0U);
 8002282:	2200      	movs	r2, #0
 8002284:	6879      	ldr	r1, [r7, #4]
 8002286:	2037      	movs	r0, #55	; 0x37
 8002288:	f000 fb52 	bl	8002930 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800228c:	4a0a      	ldr	r2, [pc, #40]	; (80022b8 <HAL_InitTick+0xdc>)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6013      	str	r3, [r2, #0]
 8002292:	e002      	b.n	800229a <HAL_InitTick+0xbe>
      }
      else
      {
        status = HAL_ERROR;
 8002294:	2301      	movs	r3, #1
 8002296:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800229a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800229e:	4618      	mov	r0, r3
 80022a0:	3730      	adds	r7, #48	; 0x30
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	40021000 	.word	0x40021000
 80022ac:	431bde83 	.word	0x431bde83
 80022b0:	20019c14 	.word	0x20019c14
 80022b4:	40001400 	.word	0x40001400
 80022b8:	20000094 	.word	0x20000094

080022bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022bc:	b480      	push	{r7}
 80022be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80022c0:	e7fe      	b.n	80022c0 <NMI_Handler+0x4>

080022c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022c2:	b480      	push	{r7}
 80022c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022c6:	e7fe      	b.n	80022c6 <HardFault_Handler+0x4>

080022c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80022c8:	b480      	push	{r7}
 80022ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80022cc:	e7fe      	b.n	80022cc <MemManage_Handler+0x4>

080022ce <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80022ce:	b480      	push	{r7}
 80022d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80022d2:	e7fe      	b.n	80022d2 <BusFault_Handler+0x4>

080022d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80022d4:	b480      	push	{r7}
 80022d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022d8:	e7fe      	b.n	80022d8 <UsageFault_Handler+0x4>

080022da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022da:	b480      	push	{r7}
 80022dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022de:	bf00      	nop
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr

080022e8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80022ec:	4802      	ldr	r0, [pc, #8]	; (80022f8 <USART1_IRQHandler+0x10>)
 80022ee:	f003 f9f9 	bl	80056e4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80022f2:	bf00      	nop
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	20019cb0 	.word	0x20019cb0

080022fc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002300:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002304:	f000 fdb0 	bl	8002e68 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002308:	bf00      	nop
 800230a:	bd80      	pop	{r7, pc}

0800230c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002310:	4802      	ldr	r0, [pc, #8]	; (800231c <TIM6_DAC_IRQHandler+0x10>)
 8002312:	f002 fdc4 	bl	8004e9e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002316:	bf00      	nop
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	20019c64 	.word	0x20019c64

08002320 <TIM7_DAC_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt, DAC2 and DAC4 channel underrun error interrupts.
  */
void TIM7_DAC_IRQHandler(void)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_DAC_IRQn 0 */

  /* USER CODE END TIM7_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002324:	4802      	ldr	r0, [pc, #8]	; (8002330 <TIM7_DAC_IRQHandler+0x10>)
 8002326:	f002 fdba 	bl	8004e9e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_DAC_IRQn 1 */

  /* USER CODE END TIM7_DAC_IRQn 1 */
}
 800232a:	bf00      	nop
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop
 8002330:	20019c14 	.word	0x20019c14

08002334 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002334:	b480      	push	{r7}
 8002336:	af00      	add	r7, sp, #0
	return 1;
 8002338:	2301      	movs	r3, #1
}
 800233a:	4618      	mov	r0, r3
 800233c:	46bd      	mov	sp, r7
 800233e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002342:	4770      	bx	lr

08002344 <_kill>:

int _kill(int pid, int sig)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b082      	sub	sp, #8
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
 800234c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800234e:	f008 fb05 	bl	800a95c <__errno>
 8002352:	4603      	mov	r3, r0
 8002354:	2216      	movs	r2, #22
 8002356:	601a      	str	r2, [r3, #0]
	return -1;
 8002358:	f04f 33ff 	mov.w	r3, #4294967295
}
 800235c:	4618      	mov	r0, r3
 800235e:	3708      	adds	r7, #8
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}

08002364 <_exit>:

void _exit (int status)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b082      	sub	sp, #8
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800236c:	f04f 31ff 	mov.w	r1, #4294967295
 8002370:	6878      	ldr	r0, [r7, #4]
 8002372:	f7ff ffe7 	bl	8002344 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002376:	e7fe      	b.n	8002376 <_exit+0x12>

08002378 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b086      	sub	sp, #24
 800237c:	af00      	add	r7, sp, #0
 800237e:	60f8      	str	r0, [r7, #12]
 8002380:	60b9      	str	r1, [r7, #8]
 8002382:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002384:	2300      	movs	r3, #0
 8002386:	617b      	str	r3, [r7, #20]
 8002388:	e00a      	b.n	80023a0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800238a:	f3af 8000 	nop.w
 800238e:	4601      	mov	r1, r0
 8002390:	68bb      	ldr	r3, [r7, #8]
 8002392:	1c5a      	adds	r2, r3, #1
 8002394:	60ba      	str	r2, [r7, #8]
 8002396:	b2ca      	uxtb	r2, r1
 8002398:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800239a:	697b      	ldr	r3, [r7, #20]
 800239c:	3301      	adds	r3, #1
 800239e:	617b      	str	r3, [r7, #20]
 80023a0:	697a      	ldr	r2, [r7, #20]
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	429a      	cmp	r2, r3
 80023a6:	dbf0      	blt.n	800238a <_read+0x12>
	}

return len;
 80023a8:	687b      	ldr	r3, [r7, #4]
}
 80023aa:	4618      	mov	r0, r3
 80023ac:	3718      	adds	r7, #24
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}

080023b2 <_close>:
	}
	return len;
}

int _close(int file)
{
 80023b2:	b480      	push	{r7}
 80023b4:	b083      	sub	sp, #12
 80023b6:	af00      	add	r7, sp, #0
 80023b8:	6078      	str	r0, [r7, #4]
	return -1;
 80023ba:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023be:	4618      	mov	r0, r3
 80023c0:	370c      	adds	r7, #12
 80023c2:	46bd      	mov	sp, r7
 80023c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c8:	4770      	bx	lr

080023ca <_fstat>:


int _fstat(int file, struct stat *st)
{
 80023ca:	b480      	push	{r7}
 80023cc:	b083      	sub	sp, #12
 80023ce:	af00      	add	r7, sp, #0
 80023d0:	6078      	str	r0, [r7, #4]
 80023d2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80023da:	605a      	str	r2, [r3, #4]
	return 0;
 80023dc:	2300      	movs	r3, #0
}
 80023de:	4618      	mov	r0, r3
 80023e0:	370c      	adds	r7, #12
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr

080023ea <_isatty>:

int _isatty(int file)
{
 80023ea:	b480      	push	{r7}
 80023ec:	b083      	sub	sp, #12
 80023ee:	af00      	add	r7, sp, #0
 80023f0:	6078      	str	r0, [r7, #4]
	return 1;
 80023f2:	2301      	movs	r3, #1
}
 80023f4:	4618      	mov	r0, r3
 80023f6:	370c      	adds	r7, #12
 80023f8:	46bd      	mov	sp, r7
 80023fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fe:	4770      	bx	lr

08002400 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002400:	b480      	push	{r7}
 8002402:	b085      	sub	sp, #20
 8002404:	af00      	add	r7, sp, #0
 8002406:	60f8      	str	r0, [r7, #12]
 8002408:	60b9      	str	r1, [r7, #8]
 800240a:	607a      	str	r2, [r7, #4]
	return 0;
 800240c:	2300      	movs	r3, #0
}
 800240e:	4618      	mov	r0, r3
 8002410:	3714      	adds	r7, #20
 8002412:	46bd      	mov	sp, r7
 8002414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002418:	4770      	bx	lr
	...

0800241c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b086      	sub	sp, #24
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002424:	4a14      	ldr	r2, [pc, #80]	; (8002478 <_sbrk+0x5c>)
 8002426:	4b15      	ldr	r3, [pc, #84]	; (800247c <_sbrk+0x60>)
 8002428:	1ad3      	subs	r3, r2, r3
 800242a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800242c:	697b      	ldr	r3, [r7, #20]
 800242e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002430:	4b13      	ldr	r3, [pc, #76]	; (8002480 <_sbrk+0x64>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d102      	bne.n	800243e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002438:	4b11      	ldr	r3, [pc, #68]	; (8002480 <_sbrk+0x64>)
 800243a:	4a12      	ldr	r2, [pc, #72]	; (8002484 <_sbrk+0x68>)
 800243c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800243e:	4b10      	ldr	r3, [pc, #64]	; (8002480 <_sbrk+0x64>)
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	4413      	add	r3, r2
 8002446:	693a      	ldr	r2, [r7, #16]
 8002448:	429a      	cmp	r2, r3
 800244a:	d207      	bcs.n	800245c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800244c:	f008 fa86 	bl	800a95c <__errno>
 8002450:	4603      	mov	r3, r0
 8002452:	220c      	movs	r2, #12
 8002454:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002456:	f04f 33ff 	mov.w	r3, #4294967295
 800245a:	e009      	b.n	8002470 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800245c:	4b08      	ldr	r3, [pc, #32]	; (8002480 <_sbrk+0x64>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002462:	4b07      	ldr	r3, [pc, #28]	; (8002480 <_sbrk+0x64>)
 8002464:	681a      	ldr	r2, [r3, #0]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	4413      	add	r3, r2
 800246a:	4a05      	ldr	r2, [pc, #20]	; (8002480 <_sbrk+0x64>)
 800246c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800246e:	68fb      	ldr	r3, [r7, #12]
}
 8002470:	4618      	mov	r0, r3
 8002472:	3718      	adds	r7, #24
 8002474:	46bd      	mov	sp, r7
 8002476:	bd80      	pop	{r7, pc}
 8002478:	20020000 	.word	0x20020000
 800247c:	00000400 	.word	0x00000400
 8002480:	20019c60 	.word	0x20019c60
 8002484:	2001cb08 	.word	0x2001cb08

08002488 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002488:	b480      	push	{r7}
 800248a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800248c:	4b06      	ldr	r3, [pc, #24]	; (80024a8 <SystemInit+0x20>)
 800248e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002492:	4a05      	ldr	r2, [pc, #20]	; (80024a8 <SystemInit+0x20>)
 8002494:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002498:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800249c:	bf00      	nop
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr
 80024a6:	bf00      	nop
 80024a8:	e000ed00 	.word	0xe000ed00

080024ac <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b084      	sub	sp, #16
 80024b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024b2:	1d3b      	adds	r3, r7, #4
 80024b4:	2200      	movs	r2, #0
 80024b6:	601a      	str	r2, [r3, #0]
 80024b8:	605a      	str	r2, [r3, #4]
 80024ba:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80024bc:	4b14      	ldr	r3, [pc, #80]	; (8002510 <MX_TIM6_Init+0x64>)
 80024be:	4a15      	ldr	r2, [pc, #84]	; (8002514 <MX_TIM6_Init+0x68>)
 80024c0:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 7727 - 1;
 80024c2:	4b13      	ldr	r3, [pc, #76]	; (8002510 <MX_TIM6_Init+0x64>)
 80024c4:	f641 622e 	movw	r2, #7726	; 0x1e2e
 80024c8:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024ca:	4b11      	ldr	r3, [pc, #68]	; (8002510 <MX_TIM6_Init+0x64>)
 80024cc:	2200      	movs	r2, #0
 80024ce:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 99;
 80024d0:	4b0f      	ldr	r3, [pc, #60]	; (8002510 <MX_TIM6_Init+0x64>)
 80024d2:	2263      	movs	r2, #99	; 0x63
 80024d4:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024d6:	4b0e      	ldr	r3, [pc, #56]	; (8002510 <MX_TIM6_Init+0x64>)
 80024d8:	2200      	movs	r2, #0
 80024da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80024dc:	480c      	ldr	r0, [pc, #48]	; (8002510 <MX_TIM6_Init+0x64>)
 80024de:	f002 fbdf 	bl	8004ca0 <HAL_TIM_Base_Init>
 80024e2:	4603      	mov	r3, r0
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d001      	beq.n	80024ec <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80024e8:	f7ff fd40 	bl	8001f6c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024ec:	2300      	movs	r3, #0
 80024ee:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024f0:	2300      	movs	r3, #0
 80024f2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80024f4:	1d3b      	adds	r3, r7, #4
 80024f6:	4619      	mov	r1, r3
 80024f8:	4805      	ldr	r0, [pc, #20]	; (8002510 <MX_TIM6_Init+0x64>)
 80024fa:	f002 ff1f 	bl	800533c <HAL_TIMEx_MasterConfigSynchronization>
 80024fe:	4603      	mov	r3, r0
 8002500:	2b00      	cmp	r3, #0
 8002502:	d001      	beq.n	8002508 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8002504:	f7ff fd32 	bl	8001f6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002508:	bf00      	nop
 800250a:	3710      	adds	r7, #16
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}
 8002510:	20019c64 	.word	0x20019c64
 8002514:	40001000 	.word	0x40001000

08002518 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b084      	sub	sp, #16
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4a0d      	ldr	r2, [pc, #52]	; (800255c <HAL_TIM_Base_MspInit+0x44>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d113      	bne.n	8002552 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800252a:	4b0d      	ldr	r3, [pc, #52]	; (8002560 <HAL_TIM_Base_MspInit+0x48>)
 800252c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800252e:	4a0c      	ldr	r2, [pc, #48]	; (8002560 <HAL_TIM_Base_MspInit+0x48>)
 8002530:	f043 0310 	orr.w	r3, r3, #16
 8002534:	6593      	str	r3, [r2, #88]	; 0x58
 8002536:	4b0a      	ldr	r3, [pc, #40]	; (8002560 <HAL_TIM_Base_MspInit+0x48>)
 8002538:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800253a:	f003 0310 	and.w	r3, r3, #16
 800253e:	60fb      	str	r3, [r7, #12]
 8002540:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 8002542:	2200      	movs	r2, #0
 8002544:	2105      	movs	r1, #5
 8002546:	2036      	movs	r0, #54	; 0x36
 8002548:	f000 f9f2 	bl	8002930 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800254c:	2036      	movs	r0, #54	; 0x36
 800254e:	f000 fa09 	bl	8002964 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8002552:	bf00      	nop
 8002554:	3710      	adds	r7, #16
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}
 800255a:	bf00      	nop
 800255c:	40001000 	.word	0x40001000
 8002560:	40021000 	.word	0x40021000

08002564 <MX_USART1_UART_Init>:

UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void) {
 8002564:	b580      	push	{r7, lr}
 8002566:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8002568:	4b22      	ldr	r3, [pc, #136]	; (80025f4 <MX_USART1_UART_Init+0x90>)
 800256a:	4a23      	ldr	r2, [pc, #140]	; (80025f8 <MX_USART1_UART_Init+0x94>)
 800256c:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 9600;
 800256e:	4b21      	ldr	r3, [pc, #132]	; (80025f4 <MX_USART1_UART_Init+0x90>)
 8002570:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002574:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002576:	4b1f      	ldr	r3, [pc, #124]	; (80025f4 <MX_USART1_UART_Init+0x90>)
 8002578:	2200      	movs	r2, #0
 800257a:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 800257c:	4b1d      	ldr	r3, [pc, #116]	; (80025f4 <MX_USART1_UART_Init+0x90>)
 800257e:	2200      	movs	r2, #0
 8002580:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8002582:	4b1c      	ldr	r3, [pc, #112]	; (80025f4 <MX_USART1_UART_Init+0x90>)
 8002584:	2200      	movs	r2, #0
 8002586:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8002588:	4b1a      	ldr	r3, [pc, #104]	; (80025f4 <MX_USART1_UART_Init+0x90>)
 800258a:	220c      	movs	r2, #12
 800258c:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800258e:	4b19      	ldr	r3, [pc, #100]	; (80025f4 <MX_USART1_UART_Init+0x90>)
 8002590:	2200      	movs	r2, #0
 8002592:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002594:	4b17      	ldr	r3, [pc, #92]	; (80025f4 <MX_USART1_UART_Init+0x90>)
 8002596:	2200      	movs	r2, #0
 8002598:	61da      	str	r2, [r3, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800259a:	4b16      	ldr	r3, [pc, #88]	; (80025f4 <MX_USART1_UART_Init+0x90>)
 800259c:	2200      	movs	r2, #0
 800259e:	621a      	str	r2, [r3, #32]
	huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80025a0:	4b14      	ldr	r3, [pc, #80]	; (80025f4 <MX_USART1_UART_Init+0x90>)
 80025a2:	2200      	movs	r2, #0
 80025a4:	625a      	str	r2, [r3, #36]	; 0x24
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80025a6:	4b13      	ldr	r3, [pc, #76]	; (80025f4 <MX_USART1_UART_Init+0x90>)
 80025a8:	2200      	movs	r2, #0
 80025aa:	629a      	str	r2, [r3, #40]	; 0x28
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 80025ac:	4811      	ldr	r0, [pc, #68]	; (80025f4 <MX_USART1_UART_Init+0x90>)
 80025ae:	f002 ffa1 	bl	80054f4 <HAL_UART_Init>
 80025b2:	4603      	mov	r3, r0
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d001      	beq.n	80025bc <MX_USART1_UART_Init+0x58>
		Error_Handler();
 80025b8:	f7ff fcd8 	bl	8001f6c <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8)
 80025bc:	2100      	movs	r1, #0
 80025be:	480d      	ldr	r0, [pc, #52]	; (80025f4 <MX_USART1_UART_Init+0x90>)
 80025c0:	f004 fb19 	bl	8006bf6 <HAL_UARTEx_SetTxFifoThreshold>
 80025c4:	4603      	mov	r3, r0
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d001      	beq.n	80025ce <MX_USART1_UART_Init+0x6a>
			!= HAL_OK) {
		Error_Handler();
 80025ca:	f7ff fccf 	bl	8001f6c <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8)
 80025ce:	2100      	movs	r1, #0
 80025d0:	4808      	ldr	r0, [pc, #32]	; (80025f4 <MX_USART1_UART_Init+0x90>)
 80025d2:	f004 fb4e 	bl	8006c72 <HAL_UARTEx_SetRxFifoThreshold>
 80025d6:	4603      	mov	r3, r0
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d001      	beq.n	80025e0 <MX_USART1_UART_Init+0x7c>
			!= HAL_OK) {
		Error_Handler();
 80025dc:	f7ff fcc6 	bl	8001f6c <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK) {
 80025e0:	4804      	ldr	r0, [pc, #16]	; (80025f4 <MX_USART1_UART_Init+0x90>)
 80025e2:	f004 facf 	bl	8006b84 <HAL_UARTEx_DisableFifoMode>
 80025e6:	4603      	mov	r3, r0
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d001      	beq.n	80025f0 <MX_USART1_UART_Init+0x8c>
		Error_Handler();
 80025ec:	f7ff fcbe 	bl	8001f6c <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 80025f0:	bf00      	nop
 80025f2:	bd80      	pop	{r7, pc}
 80025f4:	20019cb0 	.word	0x20019cb0
 80025f8:	40013800 	.word	0x40013800

080025fc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef *uartHandle) {
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b09e      	sub	sp, #120	; 0x78
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]

	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8002604:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002608:	2200      	movs	r2, #0
 800260a:	601a      	str	r2, [r3, #0]
 800260c:	605a      	str	r2, [r3, #4]
 800260e:	609a      	str	r2, [r3, #8]
 8002610:	60da      	str	r2, [r3, #12]
 8002612:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8002614:	f107 0310 	add.w	r3, r7, #16
 8002618:	2254      	movs	r2, #84	; 0x54
 800261a:	2100      	movs	r1, #0
 800261c:	4618      	mov	r0, r3
 800261e:	f008 face 	bl	800abbe <memset>
	if (uartHandle->Instance == USART1) {
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4a22      	ldr	r2, [pc, #136]	; (80026b0 <HAL_UART_MspInit+0xb4>)
 8002628:	4293      	cmp	r3, r2
 800262a:	d13d      	bne.n	80026a8 <HAL_UART_MspInit+0xac>

		/* USER CODE END USART1_MspInit 0 */

		/** Initializes the peripherals clocks
		 */
		PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800262c:	2301      	movs	r3, #1
 800262e:	613b      	str	r3, [r7, #16]
		PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002630:	2300      	movs	r3, #0
 8002632:	617b      	str	r3, [r7, #20]
		if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8002634:	f107 0310 	add.w	r3, r7, #16
 8002638:	4618      	mov	r0, r3
 800263a:	f002 f8e3 	bl	8004804 <HAL_RCCEx_PeriphCLKConfig>
 800263e:	4603      	mov	r3, r0
 8002640:	2b00      	cmp	r3, #0
 8002642:	d001      	beq.n	8002648 <HAL_UART_MspInit+0x4c>
			Error_Handler();
 8002644:	f7ff fc92 	bl	8001f6c <Error_Handler>
		}

		/* USART1 clock enable */
		__HAL_RCC_USART1_CLK_ENABLE();
 8002648:	4b1a      	ldr	r3, [pc, #104]	; (80026b4 <HAL_UART_MspInit+0xb8>)
 800264a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800264c:	4a19      	ldr	r2, [pc, #100]	; (80026b4 <HAL_UART_MspInit+0xb8>)
 800264e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002652:	6613      	str	r3, [r2, #96]	; 0x60
 8002654:	4b17      	ldr	r3, [pc, #92]	; (80026b4 <HAL_UART_MspInit+0xb8>)
 8002656:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002658:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800265c:	60fb      	str	r3, [r7, #12]
 800265e:	68fb      	ldr	r3, [r7, #12]

		__HAL_RCC_GPIOC_CLK_ENABLE();
 8002660:	4b14      	ldr	r3, [pc, #80]	; (80026b4 <HAL_UART_MspInit+0xb8>)
 8002662:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002664:	4a13      	ldr	r2, [pc, #76]	; (80026b4 <HAL_UART_MspInit+0xb8>)
 8002666:	f043 0304 	orr.w	r3, r3, #4
 800266a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800266c:	4b11      	ldr	r3, [pc, #68]	; (80026b4 <HAL_UART_MspInit+0xb8>)
 800266e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002670:	f003 0304 	and.w	r3, r3, #4
 8002674:	60bb      	str	r3, [r7, #8]
 8002676:	68bb      	ldr	r3, [r7, #8]
		/**USART1 GPIO Configuration
		 PC4     ------> USART1_TX
		 PC5     ------> USART1_RX
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_4 | GPIO_PIN_5;
 8002678:	2330      	movs	r3, #48	; 0x30
 800267a:	667b      	str	r3, [r7, #100]	; 0x64
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800267c:	2302      	movs	r3, #2
 800267e:	66bb      	str	r3, [r7, #104]	; 0x68
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002680:	2300      	movs	r3, #0
 8002682:	66fb      	str	r3, [r7, #108]	; 0x6c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002684:	2300      	movs	r3, #0
 8002686:	673b      	str	r3, [r7, #112]	; 0x70
		GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002688:	2307      	movs	r3, #7
 800268a:	677b      	str	r3, [r7, #116]	; 0x74
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800268c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002690:	4619      	mov	r1, r3
 8002692:	4809      	ldr	r0, [pc, #36]	; (80026b8 <HAL_UART_MspInit+0xbc>)
 8002694:	f000 fa34 	bl	8002b00 <HAL_GPIO_Init>

		/* USART1 interrupt Init */
		HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8002698:	2200      	movs	r2, #0
 800269a:	2105      	movs	r1, #5
 800269c:	2025      	movs	r0, #37	; 0x25
 800269e:	f000 f947 	bl	8002930 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USART1_IRQn);
 80026a2:	2025      	movs	r0, #37	; 0x25
 80026a4:	f000 f95e 	bl	8002964 <HAL_NVIC_EnableIRQ>
		/* USER CODE BEGIN USART1_MspInit 1 */

		/* USER CODE END USART1_MspInit 1 */
	}
}
 80026a8:	bf00      	nop
 80026aa:	3778      	adds	r7, #120	; 0x78
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bd80      	pop	{r7, pc}
 80026b0:	40013800 	.word	0x40013800
 80026b4:	40021000 	.word	0x40021000
 80026b8:	48000800 	.word	0x48000800

080026bc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80026bc:	480d      	ldr	r0, [pc, #52]	; (80026f4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80026be:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80026c0:	480d      	ldr	r0, [pc, #52]	; (80026f8 <LoopForever+0x6>)
  ldr r1, =_edata
 80026c2:	490e      	ldr	r1, [pc, #56]	; (80026fc <LoopForever+0xa>)
  ldr r2, =_sidata
 80026c4:	4a0e      	ldr	r2, [pc, #56]	; (8002700 <LoopForever+0xe>)
  movs r3, #0
 80026c6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80026c8:	e002      	b.n	80026d0 <LoopCopyDataInit>

080026ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80026cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026ce:	3304      	adds	r3, #4

080026d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026d4:	d3f9      	bcc.n	80026ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026d6:	4a0b      	ldr	r2, [pc, #44]	; (8002704 <LoopForever+0x12>)
  ldr r4, =_ebss
 80026d8:	4c0b      	ldr	r4, [pc, #44]	; (8002708 <LoopForever+0x16>)
  movs r3, #0
 80026da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026dc:	e001      	b.n	80026e2 <LoopFillZerobss>

080026de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026e0:	3204      	adds	r2, #4

080026e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026e4:	d3fb      	bcc.n	80026de <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80026e6:	f7ff fecf 	bl	8002488 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80026ea:	f008 fa33 	bl	800ab54 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80026ee:	f7ff fba3 	bl	8001e38 <main>

080026f2 <LoopForever>:

LoopForever:
    b LoopForever
 80026f2:	e7fe      	b.n	80026f2 <LoopForever>
  ldr   r0, =_estack
 80026f4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80026f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026fc:	20000270 	.word	0x20000270
  ldr r2, =_sidata
 8002700:	08010568 	.word	0x08010568
  ldr r2, =_sbss
 8002704:	20000270 	.word	0x20000270
  ldr r4, =_ebss
 8002708:	2001cb04 	.word	0x2001cb04

0800270c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800270c:	e7fe      	b.n	800270c <ADC1_2_IRQHandler>

0800270e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800270e:	b580      	push	{r7, lr}
 8002710:	b082      	sub	sp, #8
 8002712:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002714:	2300      	movs	r3, #0
 8002716:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002718:	2003      	movs	r0, #3
 800271a:	f000 f8fe 	bl	800291a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800271e:	200f      	movs	r0, #15
 8002720:	f7ff fd5c 	bl	80021dc <HAL_InitTick>
 8002724:	4603      	mov	r3, r0
 8002726:	2b00      	cmp	r3, #0
 8002728:	d002      	beq.n	8002730 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800272a:	2301      	movs	r3, #1
 800272c:	71fb      	strb	r3, [r7, #7]
 800272e:	e001      	b.n	8002734 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002730:	f7ff fd2a 	bl	8002188 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002734:	79fb      	ldrb	r3, [r7, #7]

}
 8002736:	4618      	mov	r0, r3
 8002738:	3708      	adds	r7, #8
 800273a:	46bd      	mov	sp, r7
 800273c:	bd80      	pop	{r7, pc}
	...

08002740 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002740:	b480      	push	{r7}
 8002742:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002744:	4b05      	ldr	r3, [pc, #20]	; (800275c <HAL_IncTick+0x1c>)
 8002746:	681a      	ldr	r2, [r3, #0]
 8002748:	4b05      	ldr	r3, [pc, #20]	; (8002760 <HAL_IncTick+0x20>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4413      	add	r3, r2
 800274e:	4a03      	ldr	r2, [pc, #12]	; (800275c <HAL_IncTick+0x1c>)
 8002750:	6013      	str	r3, [r2, #0]
}
 8002752:	bf00      	nop
 8002754:	46bd      	mov	sp, r7
 8002756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275a:	4770      	bx	lr
 800275c:	20019d40 	.word	0x20019d40
 8002760:	20000098 	.word	0x20000098

08002764 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002764:	b480      	push	{r7}
 8002766:	af00      	add	r7, sp, #0
  return uwTick;
 8002768:	4b03      	ldr	r3, [pc, #12]	; (8002778 <HAL_GetTick+0x14>)
 800276a:	681b      	ldr	r3, [r3, #0]
}
 800276c:	4618      	mov	r0, r3
 800276e:	46bd      	mov	sp, r7
 8002770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002774:	4770      	bx	lr
 8002776:	bf00      	nop
 8002778:	20019d40 	.word	0x20019d40

0800277c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b084      	sub	sp, #16
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002784:	f7ff ffee 	bl	8002764 <HAL_GetTick>
 8002788:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002794:	d004      	beq.n	80027a0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002796:	4b09      	ldr	r3, [pc, #36]	; (80027bc <HAL_Delay+0x40>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	68fa      	ldr	r2, [r7, #12]
 800279c:	4413      	add	r3, r2
 800279e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80027a0:	bf00      	nop
 80027a2:	f7ff ffdf 	bl	8002764 <HAL_GetTick>
 80027a6:	4602      	mov	r2, r0
 80027a8:	68bb      	ldr	r3, [r7, #8]
 80027aa:	1ad3      	subs	r3, r2, r3
 80027ac:	68fa      	ldr	r2, [r7, #12]
 80027ae:	429a      	cmp	r2, r3
 80027b0:	d8f7      	bhi.n	80027a2 <HAL_Delay+0x26>
  {
  }
}
 80027b2:	bf00      	nop
 80027b4:	bf00      	nop
 80027b6:	3710      	adds	r7, #16
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bd80      	pop	{r7, pc}
 80027bc:	20000098 	.word	0x20000098

080027c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027c0:	b480      	push	{r7}
 80027c2:	b085      	sub	sp, #20
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	f003 0307 	and.w	r3, r3, #7
 80027ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027d0:	4b0c      	ldr	r3, [pc, #48]	; (8002804 <__NVIC_SetPriorityGrouping+0x44>)
 80027d2:	68db      	ldr	r3, [r3, #12]
 80027d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027d6:	68ba      	ldr	r2, [r7, #8]
 80027d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80027dc:	4013      	ands	r3, r2
 80027de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027e4:	68bb      	ldr	r3, [r7, #8]
 80027e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80027ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80027f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027f2:	4a04      	ldr	r2, [pc, #16]	; (8002804 <__NVIC_SetPriorityGrouping+0x44>)
 80027f4:	68bb      	ldr	r3, [r7, #8]
 80027f6:	60d3      	str	r3, [r2, #12]
}
 80027f8:	bf00      	nop
 80027fa:	3714      	adds	r7, #20
 80027fc:	46bd      	mov	sp, r7
 80027fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002802:	4770      	bx	lr
 8002804:	e000ed00 	.word	0xe000ed00

08002808 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002808:	b480      	push	{r7}
 800280a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800280c:	4b04      	ldr	r3, [pc, #16]	; (8002820 <__NVIC_GetPriorityGrouping+0x18>)
 800280e:	68db      	ldr	r3, [r3, #12]
 8002810:	0a1b      	lsrs	r3, r3, #8
 8002812:	f003 0307 	and.w	r3, r3, #7
}
 8002816:	4618      	mov	r0, r3
 8002818:	46bd      	mov	sp, r7
 800281a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281e:	4770      	bx	lr
 8002820:	e000ed00 	.word	0xe000ed00

08002824 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002824:	b480      	push	{r7}
 8002826:	b083      	sub	sp, #12
 8002828:	af00      	add	r7, sp, #0
 800282a:	4603      	mov	r3, r0
 800282c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800282e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002832:	2b00      	cmp	r3, #0
 8002834:	db0b      	blt.n	800284e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002836:	79fb      	ldrb	r3, [r7, #7]
 8002838:	f003 021f 	and.w	r2, r3, #31
 800283c:	4907      	ldr	r1, [pc, #28]	; (800285c <__NVIC_EnableIRQ+0x38>)
 800283e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002842:	095b      	lsrs	r3, r3, #5
 8002844:	2001      	movs	r0, #1
 8002846:	fa00 f202 	lsl.w	r2, r0, r2
 800284a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800284e:	bf00      	nop
 8002850:	370c      	adds	r7, #12
 8002852:	46bd      	mov	sp, r7
 8002854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002858:	4770      	bx	lr
 800285a:	bf00      	nop
 800285c:	e000e100 	.word	0xe000e100

08002860 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002860:	b480      	push	{r7}
 8002862:	b083      	sub	sp, #12
 8002864:	af00      	add	r7, sp, #0
 8002866:	4603      	mov	r3, r0
 8002868:	6039      	str	r1, [r7, #0]
 800286a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800286c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002870:	2b00      	cmp	r3, #0
 8002872:	db0a      	blt.n	800288a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	b2da      	uxtb	r2, r3
 8002878:	490c      	ldr	r1, [pc, #48]	; (80028ac <__NVIC_SetPriority+0x4c>)
 800287a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800287e:	0112      	lsls	r2, r2, #4
 8002880:	b2d2      	uxtb	r2, r2
 8002882:	440b      	add	r3, r1
 8002884:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002888:	e00a      	b.n	80028a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	b2da      	uxtb	r2, r3
 800288e:	4908      	ldr	r1, [pc, #32]	; (80028b0 <__NVIC_SetPriority+0x50>)
 8002890:	79fb      	ldrb	r3, [r7, #7]
 8002892:	f003 030f 	and.w	r3, r3, #15
 8002896:	3b04      	subs	r3, #4
 8002898:	0112      	lsls	r2, r2, #4
 800289a:	b2d2      	uxtb	r2, r2
 800289c:	440b      	add	r3, r1
 800289e:	761a      	strb	r2, [r3, #24]
}
 80028a0:	bf00      	nop
 80028a2:	370c      	adds	r7, #12
 80028a4:	46bd      	mov	sp, r7
 80028a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028aa:	4770      	bx	lr
 80028ac:	e000e100 	.word	0xe000e100
 80028b0:	e000ed00 	.word	0xe000ed00

080028b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b089      	sub	sp, #36	; 0x24
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	60f8      	str	r0, [r7, #12]
 80028bc:	60b9      	str	r1, [r7, #8]
 80028be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	f003 0307 	and.w	r3, r3, #7
 80028c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028c8:	69fb      	ldr	r3, [r7, #28]
 80028ca:	f1c3 0307 	rsb	r3, r3, #7
 80028ce:	2b04      	cmp	r3, #4
 80028d0:	bf28      	it	cs
 80028d2:	2304      	movcs	r3, #4
 80028d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028d6:	69fb      	ldr	r3, [r7, #28]
 80028d8:	3304      	adds	r3, #4
 80028da:	2b06      	cmp	r3, #6
 80028dc:	d902      	bls.n	80028e4 <NVIC_EncodePriority+0x30>
 80028de:	69fb      	ldr	r3, [r7, #28]
 80028e0:	3b03      	subs	r3, #3
 80028e2:	e000      	b.n	80028e6 <NVIC_EncodePriority+0x32>
 80028e4:	2300      	movs	r3, #0
 80028e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028e8:	f04f 32ff 	mov.w	r2, #4294967295
 80028ec:	69bb      	ldr	r3, [r7, #24]
 80028ee:	fa02 f303 	lsl.w	r3, r2, r3
 80028f2:	43da      	mvns	r2, r3
 80028f4:	68bb      	ldr	r3, [r7, #8]
 80028f6:	401a      	ands	r2, r3
 80028f8:	697b      	ldr	r3, [r7, #20]
 80028fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028fc:	f04f 31ff 	mov.w	r1, #4294967295
 8002900:	697b      	ldr	r3, [r7, #20]
 8002902:	fa01 f303 	lsl.w	r3, r1, r3
 8002906:	43d9      	mvns	r1, r3
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800290c:	4313      	orrs	r3, r2
         );
}
 800290e:	4618      	mov	r0, r3
 8002910:	3724      	adds	r7, #36	; 0x24
 8002912:	46bd      	mov	sp, r7
 8002914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002918:	4770      	bx	lr

0800291a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800291a:	b580      	push	{r7, lr}
 800291c:	b082      	sub	sp, #8
 800291e:	af00      	add	r7, sp, #0
 8002920:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002922:	6878      	ldr	r0, [r7, #4]
 8002924:	f7ff ff4c 	bl	80027c0 <__NVIC_SetPriorityGrouping>
}
 8002928:	bf00      	nop
 800292a:	3708      	adds	r7, #8
 800292c:	46bd      	mov	sp, r7
 800292e:	bd80      	pop	{r7, pc}

08002930 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b086      	sub	sp, #24
 8002934:	af00      	add	r7, sp, #0
 8002936:	4603      	mov	r3, r0
 8002938:	60b9      	str	r1, [r7, #8]
 800293a:	607a      	str	r2, [r7, #4]
 800293c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800293e:	f7ff ff63 	bl	8002808 <__NVIC_GetPriorityGrouping>
 8002942:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002944:	687a      	ldr	r2, [r7, #4]
 8002946:	68b9      	ldr	r1, [r7, #8]
 8002948:	6978      	ldr	r0, [r7, #20]
 800294a:	f7ff ffb3 	bl	80028b4 <NVIC_EncodePriority>
 800294e:	4602      	mov	r2, r0
 8002950:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002954:	4611      	mov	r1, r2
 8002956:	4618      	mov	r0, r3
 8002958:	f7ff ff82 	bl	8002860 <__NVIC_SetPriority>
}
 800295c:	bf00      	nop
 800295e:	3718      	adds	r7, #24
 8002960:	46bd      	mov	sp, r7
 8002962:	bd80      	pop	{r7, pc}

08002964 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b082      	sub	sp, #8
 8002968:	af00      	add	r7, sp, #0
 800296a:	4603      	mov	r3, r0
 800296c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800296e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002972:	4618      	mov	r0, r3
 8002974:	f7ff ff56 	bl	8002824 <__NVIC_EnableIRQ>
}
 8002978:	bf00      	nop
 800297a:	3708      	adds	r7, #8
 800297c:	46bd      	mov	sp, r7
 800297e:	bd80      	pop	{r7, pc}

08002980 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002980:	b480      	push	{r7}
 8002982:	b085      	sub	sp, #20
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002988:	2300      	movs	r3, #0
 800298a:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002992:	b2db      	uxtb	r3, r3
 8002994:	2b02      	cmp	r3, #2
 8002996:	d005      	beq.n	80029a4 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2204      	movs	r2, #4
 800299c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800299e:	2301      	movs	r3, #1
 80029a0:	73fb      	strb	r3, [r7, #15]
 80029a2:	e037      	b.n	8002a14 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	681a      	ldr	r2, [r3, #0]
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f022 020e 	bic.w	r2, r2, #14
 80029b2:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029b8:	681a      	ldr	r2, [r3, #0]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029be:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80029c2:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	681a      	ldr	r2, [r3, #0]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f022 0201 	bic.w	r2, r2, #1
 80029d2:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029d8:	f003 021f 	and.w	r2, r3, #31
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e0:	2101      	movs	r1, #1
 80029e2:	fa01 f202 	lsl.w	r2, r1, r2
 80029e6:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029ec:	687a      	ldr	r2, [r7, #4]
 80029ee:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80029f0:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d00c      	beq.n	8002a14 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029fe:	681a      	ldr	r2, [r3, #0]
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a04:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002a08:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a0e:	687a      	ldr	r2, [r7, #4]
 8002a10:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8002a12:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2201      	movs	r2, #1
 8002a18:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2200      	movs	r2, #0
 8002a20:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8002a24:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a26:	4618      	mov	r0, r3
 8002a28:	3714      	adds	r7, #20
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a30:	4770      	bx	lr

08002a32 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002a32:	b580      	push	{r7, lr}
 8002a34:	b084      	sub	sp, #16
 8002a36:	af00      	add	r7, sp, #0
 8002a38:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002a44:	b2db      	uxtb	r3, r3
 8002a46:	2b02      	cmp	r3, #2
 8002a48:	d00d      	beq.n	8002a66 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2204      	movs	r2, #4
 8002a4e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2201      	movs	r2, #1
 8002a54:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 8002a60:	2301      	movs	r3, #1
 8002a62:	73fb      	strb	r3, [r7, #15]
 8002a64:	e047      	b.n	8002af6 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	681a      	ldr	r2, [r3, #0]
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f022 020e 	bic.w	r2, r2, #14
 8002a74:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	681a      	ldr	r2, [r3, #0]
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f022 0201 	bic.w	r2, r2, #1
 8002a84:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a90:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002a94:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a9a:	f003 021f 	and.w	r2, r3, #31
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa2:	2101      	movs	r1, #1
 8002aa4:	fa01 f202 	lsl.w	r2, r1, r2
 8002aa8:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002aae:	687a      	ldr	r2, [r7, #4]
 8002ab0:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002ab2:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d00c      	beq.n	8002ad6 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ac0:	681a      	ldr	r2, [r3, #0]
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ac6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002aca:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ad0:	687a      	ldr	r2, [r7, #4]
 8002ad2:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8002ad4:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2201      	movs	r2, #1
 8002ada:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d003      	beq.n	8002af6 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002af2:	6878      	ldr	r0, [r7, #4]
 8002af4:	4798      	blx	r3
    }
  }
  return status;
 8002af6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	3710      	adds	r7, #16
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}

08002b00 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b00:	b480      	push	{r7}
 8002b02:	b087      	sub	sp, #28
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
 8002b08:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002b0e:	e15a      	b.n	8002dc6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	681a      	ldr	r2, [r3, #0]
 8002b14:	2101      	movs	r1, #1
 8002b16:	697b      	ldr	r3, [r7, #20]
 8002b18:	fa01 f303 	lsl.w	r3, r1, r3
 8002b1c:	4013      	ands	r3, r2
 8002b1e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	f000 814c 	beq.w	8002dc0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	f003 0303 	and.w	r3, r3, #3
 8002b30:	2b01      	cmp	r3, #1
 8002b32:	d005      	beq.n	8002b40 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002b3c:	2b02      	cmp	r3, #2
 8002b3e:	d130      	bne.n	8002ba2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	689b      	ldr	r3, [r3, #8]
 8002b44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002b46:	697b      	ldr	r3, [r7, #20]
 8002b48:	005b      	lsls	r3, r3, #1
 8002b4a:	2203      	movs	r2, #3
 8002b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b50:	43db      	mvns	r3, r3
 8002b52:	693a      	ldr	r2, [r7, #16]
 8002b54:	4013      	ands	r3, r2
 8002b56:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	68da      	ldr	r2, [r3, #12]
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	005b      	lsls	r3, r3, #1
 8002b60:	fa02 f303 	lsl.w	r3, r2, r3
 8002b64:	693a      	ldr	r2, [r7, #16]
 8002b66:	4313      	orrs	r3, r2
 8002b68:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	693a      	ldr	r2, [r7, #16]
 8002b6e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002b76:	2201      	movs	r2, #1
 8002b78:	697b      	ldr	r3, [r7, #20]
 8002b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b7e:	43db      	mvns	r3, r3
 8002b80:	693a      	ldr	r2, [r7, #16]
 8002b82:	4013      	ands	r3, r2
 8002b84:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	091b      	lsrs	r3, r3, #4
 8002b8c:	f003 0201 	and.w	r2, r3, #1
 8002b90:	697b      	ldr	r3, [r7, #20]
 8002b92:	fa02 f303 	lsl.w	r3, r2, r3
 8002b96:	693a      	ldr	r2, [r7, #16]
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	693a      	ldr	r2, [r7, #16]
 8002ba0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	f003 0303 	and.w	r3, r3, #3
 8002baa:	2b03      	cmp	r3, #3
 8002bac:	d017      	beq.n	8002bde <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	68db      	ldr	r3, [r3, #12]
 8002bb2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002bb4:	697b      	ldr	r3, [r7, #20]
 8002bb6:	005b      	lsls	r3, r3, #1
 8002bb8:	2203      	movs	r2, #3
 8002bba:	fa02 f303 	lsl.w	r3, r2, r3
 8002bbe:	43db      	mvns	r3, r3
 8002bc0:	693a      	ldr	r2, [r7, #16]
 8002bc2:	4013      	ands	r3, r2
 8002bc4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	689a      	ldr	r2, [r3, #8]
 8002bca:	697b      	ldr	r3, [r7, #20]
 8002bcc:	005b      	lsls	r3, r3, #1
 8002bce:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd2:	693a      	ldr	r2, [r7, #16]
 8002bd4:	4313      	orrs	r3, r2
 8002bd6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	693a      	ldr	r2, [r7, #16]
 8002bdc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	f003 0303 	and.w	r3, r3, #3
 8002be6:	2b02      	cmp	r3, #2
 8002be8:	d123      	bne.n	8002c32 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002bea:	697b      	ldr	r3, [r7, #20]
 8002bec:	08da      	lsrs	r2, r3, #3
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	3208      	adds	r2, #8
 8002bf2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002bf6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002bf8:	697b      	ldr	r3, [r7, #20]
 8002bfa:	f003 0307 	and.w	r3, r3, #7
 8002bfe:	009b      	lsls	r3, r3, #2
 8002c00:	220f      	movs	r2, #15
 8002c02:	fa02 f303 	lsl.w	r3, r2, r3
 8002c06:	43db      	mvns	r3, r3
 8002c08:	693a      	ldr	r2, [r7, #16]
 8002c0a:	4013      	ands	r3, r2
 8002c0c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	691a      	ldr	r2, [r3, #16]
 8002c12:	697b      	ldr	r3, [r7, #20]
 8002c14:	f003 0307 	and.w	r3, r3, #7
 8002c18:	009b      	lsls	r3, r3, #2
 8002c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c1e:	693a      	ldr	r2, [r7, #16]
 8002c20:	4313      	orrs	r3, r2
 8002c22:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002c24:	697b      	ldr	r3, [r7, #20]
 8002c26:	08da      	lsrs	r2, r3, #3
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	3208      	adds	r2, #8
 8002c2c:	6939      	ldr	r1, [r7, #16]
 8002c2e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002c38:	697b      	ldr	r3, [r7, #20]
 8002c3a:	005b      	lsls	r3, r3, #1
 8002c3c:	2203      	movs	r2, #3
 8002c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c42:	43db      	mvns	r3, r3
 8002c44:	693a      	ldr	r2, [r7, #16]
 8002c46:	4013      	ands	r3, r2
 8002c48:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	f003 0203 	and.w	r2, r3, #3
 8002c52:	697b      	ldr	r3, [r7, #20]
 8002c54:	005b      	lsls	r3, r3, #1
 8002c56:	fa02 f303 	lsl.w	r3, r2, r3
 8002c5a:	693a      	ldr	r2, [r7, #16]
 8002c5c:	4313      	orrs	r3, r2
 8002c5e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	693a      	ldr	r2, [r7, #16]
 8002c64:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	f000 80a6 	beq.w	8002dc0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c74:	4b5b      	ldr	r3, [pc, #364]	; (8002de4 <HAL_GPIO_Init+0x2e4>)
 8002c76:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c78:	4a5a      	ldr	r2, [pc, #360]	; (8002de4 <HAL_GPIO_Init+0x2e4>)
 8002c7a:	f043 0301 	orr.w	r3, r3, #1
 8002c7e:	6613      	str	r3, [r2, #96]	; 0x60
 8002c80:	4b58      	ldr	r3, [pc, #352]	; (8002de4 <HAL_GPIO_Init+0x2e4>)
 8002c82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c84:	f003 0301 	and.w	r3, r3, #1
 8002c88:	60bb      	str	r3, [r7, #8]
 8002c8a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002c8c:	4a56      	ldr	r2, [pc, #344]	; (8002de8 <HAL_GPIO_Init+0x2e8>)
 8002c8e:	697b      	ldr	r3, [r7, #20]
 8002c90:	089b      	lsrs	r3, r3, #2
 8002c92:	3302      	adds	r3, #2
 8002c94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c98:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002c9a:	697b      	ldr	r3, [r7, #20]
 8002c9c:	f003 0303 	and.w	r3, r3, #3
 8002ca0:	009b      	lsls	r3, r3, #2
 8002ca2:	220f      	movs	r2, #15
 8002ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca8:	43db      	mvns	r3, r3
 8002caa:	693a      	ldr	r2, [r7, #16]
 8002cac:	4013      	ands	r3, r2
 8002cae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002cb6:	d01f      	beq.n	8002cf8 <HAL_GPIO_Init+0x1f8>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	4a4c      	ldr	r2, [pc, #304]	; (8002dec <HAL_GPIO_Init+0x2ec>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d019      	beq.n	8002cf4 <HAL_GPIO_Init+0x1f4>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	4a4b      	ldr	r2, [pc, #300]	; (8002df0 <HAL_GPIO_Init+0x2f0>)
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d013      	beq.n	8002cf0 <HAL_GPIO_Init+0x1f0>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	4a4a      	ldr	r2, [pc, #296]	; (8002df4 <HAL_GPIO_Init+0x2f4>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d00d      	beq.n	8002cec <HAL_GPIO_Init+0x1ec>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	4a49      	ldr	r2, [pc, #292]	; (8002df8 <HAL_GPIO_Init+0x2f8>)
 8002cd4:	4293      	cmp	r3, r2
 8002cd6:	d007      	beq.n	8002ce8 <HAL_GPIO_Init+0x1e8>
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	4a48      	ldr	r2, [pc, #288]	; (8002dfc <HAL_GPIO_Init+0x2fc>)
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d101      	bne.n	8002ce4 <HAL_GPIO_Init+0x1e4>
 8002ce0:	2305      	movs	r3, #5
 8002ce2:	e00a      	b.n	8002cfa <HAL_GPIO_Init+0x1fa>
 8002ce4:	2306      	movs	r3, #6
 8002ce6:	e008      	b.n	8002cfa <HAL_GPIO_Init+0x1fa>
 8002ce8:	2304      	movs	r3, #4
 8002cea:	e006      	b.n	8002cfa <HAL_GPIO_Init+0x1fa>
 8002cec:	2303      	movs	r3, #3
 8002cee:	e004      	b.n	8002cfa <HAL_GPIO_Init+0x1fa>
 8002cf0:	2302      	movs	r3, #2
 8002cf2:	e002      	b.n	8002cfa <HAL_GPIO_Init+0x1fa>
 8002cf4:	2301      	movs	r3, #1
 8002cf6:	e000      	b.n	8002cfa <HAL_GPIO_Init+0x1fa>
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	697a      	ldr	r2, [r7, #20]
 8002cfc:	f002 0203 	and.w	r2, r2, #3
 8002d00:	0092      	lsls	r2, r2, #2
 8002d02:	4093      	lsls	r3, r2
 8002d04:	693a      	ldr	r2, [r7, #16]
 8002d06:	4313      	orrs	r3, r2
 8002d08:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002d0a:	4937      	ldr	r1, [pc, #220]	; (8002de8 <HAL_GPIO_Init+0x2e8>)
 8002d0c:	697b      	ldr	r3, [r7, #20]
 8002d0e:	089b      	lsrs	r3, r3, #2
 8002d10:	3302      	adds	r3, #2
 8002d12:	693a      	ldr	r2, [r7, #16]
 8002d14:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002d18:	4b39      	ldr	r3, [pc, #228]	; (8002e00 <HAL_GPIO_Init+0x300>)
 8002d1a:	689b      	ldr	r3, [r3, #8]
 8002d1c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	43db      	mvns	r3, r3
 8002d22:	693a      	ldr	r2, [r7, #16]
 8002d24:	4013      	ands	r3, r2
 8002d26:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d003      	beq.n	8002d3c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002d34:	693a      	ldr	r2, [r7, #16]
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002d3c:	4a30      	ldr	r2, [pc, #192]	; (8002e00 <HAL_GPIO_Init+0x300>)
 8002d3e:	693b      	ldr	r3, [r7, #16]
 8002d40:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002d42:	4b2f      	ldr	r3, [pc, #188]	; (8002e00 <HAL_GPIO_Init+0x300>)
 8002d44:	68db      	ldr	r3, [r3, #12]
 8002d46:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	43db      	mvns	r3, r3
 8002d4c:	693a      	ldr	r2, [r7, #16]
 8002d4e:	4013      	ands	r3, r2
 8002d50:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	685b      	ldr	r3, [r3, #4]
 8002d56:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d003      	beq.n	8002d66 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002d5e:	693a      	ldr	r2, [r7, #16]
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	4313      	orrs	r3, r2
 8002d64:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002d66:	4a26      	ldr	r2, [pc, #152]	; (8002e00 <HAL_GPIO_Init+0x300>)
 8002d68:	693b      	ldr	r3, [r7, #16]
 8002d6a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002d6c:	4b24      	ldr	r3, [pc, #144]	; (8002e00 <HAL_GPIO_Init+0x300>)
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	43db      	mvns	r3, r3
 8002d76:	693a      	ldr	r2, [r7, #16]
 8002d78:	4013      	ands	r3, r2
 8002d7a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	685b      	ldr	r3, [r3, #4]
 8002d80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d003      	beq.n	8002d90 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002d88:	693a      	ldr	r2, [r7, #16]
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002d90:	4a1b      	ldr	r2, [pc, #108]	; (8002e00 <HAL_GPIO_Init+0x300>)
 8002d92:	693b      	ldr	r3, [r7, #16]
 8002d94:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002d96:	4b1a      	ldr	r3, [pc, #104]	; (8002e00 <HAL_GPIO_Init+0x300>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	43db      	mvns	r3, r3
 8002da0:	693a      	ldr	r2, [r7, #16]
 8002da2:	4013      	ands	r3, r2
 8002da4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	685b      	ldr	r3, [r3, #4]
 8002daa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d003      	beq.n	8002dba <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002db2:	693a      	ldr	r2, [r7, #16]
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	4313      	orrs	r3, r2
 8002db8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002dba:	4a11      	ldr	r2, [pc, #68]	; (8002e00 <HAL_GPIO_Init+0x300>)
 8002dbc:	693b      	ldr	r3, [r7, #16]
 8002dbe:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002dc0:	697b      	ldr	r3, [r7, #20]
 8002dc2:	3301      	adds	r3, #1
 8002dc4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	681a      	ldr	r2, [r3, #0]
 8002dca:	697b      	ldr	r3, [r7, #20]
 8002dcc:	fa22 f303 	lsr.w	r3, r2, r3
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	f47f ae9d 	bne.w	8002b10 <HAL_GPIO_Init+0x10>
  }
}
 8002dd6:	bf00      	nop
 8002dd8:	bf00      	nop
 8002dda:	371c      	adds	r7, #28
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de2:	4770      	bx	lr
 8002de4:	40021000 	.word	0x40021000
 8002de8:	40010000 	.word	0x40010000
 8002dec:	48000400 	.word	0x48000400
 8002df0:	48000800 	.word	0x48000800
 8002df4:	48000c00 	.word	0x48000c00
 8002df8:	48001000 	.word	0x48001000
 8002dfc:	48001400 	.word	0x48001400
 8002e00:	40010400 	.word	0x40010400

08002e04 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e04:	b480      	push	{r7}
 8002e06:	b083      	sub	sp, #12
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
 8002e0c:	460b      	mov	r3, r1
 8002e0e:	807b      	strh	r3, [r7, #2]
 8002e10:	4613      	mov	r3, r2
 8002e12:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002e14:	787b      	ldrb	r3, [r7, #1]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d003      	beq.n	8002e22 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002e1a:	887a      	ldrh	r2, [r7, #2]
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002e20:	e002      	b.n	8002e28 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002e22:	887a      	ldrh	r2, [r7, #2]
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002e28:	bf00      	nop
 8002e2a:	370c      	adds	r7, #12
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e32:	4770      	bx	lr

08002e34 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002e34:	b480      	push	{r7}
 8002e36:	b085      	sub	sp, #20
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
 8002e3c:	460b      	mov	r3, r1
 8002e3e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	695b      	ldr	r3, [r3, #20]
 8002e44:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002e46:	887a      	ldrh	r2, [r7, #2]
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	4013      	ands	r3, r2
 8002e4c:	041a      	lsls	r2, r3, #16
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	43d9      	mvns	r1, r3
 8002e52:	887b      	ldrh	r3, [r7, #2]
 8002e54:	400b      	ands	r3, r1
 8002e56:	431a      	orrs	r2, r3
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	619a      	str	r2, [r3, #24]
}
 8002e5c:	bf00      	nop
 8002e5e:	3714      	adds	r7, #20
 8002e60:	46bd      	mov	sp, r7
 8002e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e66:	4770      	bx	lr

08002e68 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b082      	sub	sp, #8
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	4603      	mov	r3, r0
 8002e70:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002e72:	4b08      	ldr	r3, [pc, #32]	; (8002e94 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002e74:	695a      	ldr	r2, [r3, #20]
 8002e76:	88fb      	ldrh	r3, [r7, #6]
 8002e78:	4013      	ands	r3, r2
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d006      	beq.n	8002e8c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002e7e:	4a05      	ldr	r2, [pc, #20]	; (8002e94 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002e80:	88fb      	ldrh	r3, [r7, #6]
 8002e82:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002e84:	88fb      	ldrh	r3, [r7, #6]
 8002e86:	4618      	mov	r0, r3
 8002e88:	f000 f806 	bl	8002e98 <HAL_GPIO_EXTI_Callback>
  }
}
 8002e8c:	bf00      	nop
 8002e8e:	3708      	adds	r7, #8
 8002e90:	46bd      	mov	sp, r7
 8002e92:	bd80      	pop	{r7, pc}
 8002e94:	40010400 	.word	0x40010400

08002e98 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	b083      	sub	sp, #12
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002ea2:	bf00      	nop
 8002ea4:	370c      	adds	r7, #12
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eac:	4770      	bx	lr

08002eae <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002eae:	b580      	push	{r7, lr}
 8002eb0:	b082      	sub	sp, #8
 8002eb2:	af00      	add	r7, sp, #0
 8002eb4:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d101      	bne.n	8002ec0 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	e081      	b.n	8002fc4 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ec6:	b2db      	uxtb	r3, r3
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d106      	bne.n	8002eda <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2200      	movs	r2, #0
 8002ed0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002ed4:	6878      	ldr	r0, [r7, #4]
 8002ed6:	f7fe fd6f 	bl	80019b8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2224      	movs	r2, #36	; 0x24
 8002ede:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	681a      	ldr	r2, [r3, #0]
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f022 0201 	bic.w	r2, r2, #1
 8002ef0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	685a      	ldr	r2, [r3, #4]
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002efe:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	689a      	ldr	r2, [r3, #8]
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002f0e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	68db      	ldr	r3, [r3, #12]
 8002f14:	2b01      	cmp	r3, #1
 8002f16:	d107      	bne.n	8002f28 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	689a      	ldr	r2, [r3, #8]
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002f24:	609a      	str	r2, [r3, #8]
 8002f26:	e006      	b.n	8002f36 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	689a      	ldr	r2, [r3, #8]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002f34:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	68db      	ldr	r3, [r3, #12]
 8002f3a:	2b02      	cmp	r3, #2
 8002f3c:	d104      	bne.n	8002f48 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002f46:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	687a      	ldr	r2, [r7, #4]
 8002f50:	6812      	ldr	r2, [r2, #0]
 8002f52:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002f56:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002f5a:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	68da      	ldr	r2, [r3, #12]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002f6a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	691a      	ldr	r2, [r3, #16]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	695b      	ldr	r3, [r3, #20]
 8002f74:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	699b      	ldr	r3, [r3, #24]
 8002f7c:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	430a      	orrs	r2, r1
 8002f84:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	69d9      	ldr	r1, [r3, #28]
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6a1a      	ldr	r2, [r3, #32]
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	430a      	orrs	r2, r1
 8002f94:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	681a      	ldr	r2, [r3, #0]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f042 0201 	orr.w	r2, r2, #1
 8002fa4:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2200      	movs	r2, #0
 8002faa:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2220      	movs	r2, #32
 8002fb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002fc2:	2300      	movs	r3, #0
}
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	3708      	adds	r7, #8
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bd80      	pop	{r7, pc}

08002fcc <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b088      	sub	sp, #32
 8002fd0:	af02      	add	r7, sp, #8
 8002fd2:	60f8      	str	r0, [r7, #12]
 8002fd4:	607a      	str	r2, [r7, #4]
 8002fd6:	461a      	mov	r2, r3
 8002fd8:	460b      	mov	r3, r1
 8002fda:	817b      	strh	r3, [r7, #10]
 8002fdc:	4613      	mov	r3, r2
 8002fde:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002fe6:	b2db      	uxtb	r3, r3
 8002fe8:	2b20      	cmp	r3, #32
 8002fea:	f040 80da 	bne.w	80031a2 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002ff4:	2b01      	cmp	r3, #1
 8002ff6:	d101      	bne.n	8002ffc <HAL_I2C_Master_Transmit+0x30>
 8002ff8:	2302      	movs	r3, #2
 8002ffa:	e0d3      	b.n	80031a4 <HAL_I2C_Master_Transmit+0x1d8>
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	2201      	movs	r2, #1
 8003000:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003004:	f7ff fbae 	bl	8002764 <HAL_GetTick>
 8003008:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	9300      	str	r3, [sp, #0]
 800300e:	2319      	movs	r3, #25
 8003010:	2201      	movs	r2, #1
 8003012:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003016:	68f8      	ldr	r0, [r7, #12]
 8003018:	f000 faed 	bl	80035f6 <I2C_WaitOnFlagUntilTimeout>
 800301c:	4603      	mov	r3, r0
 800301e:	2b00      	cmp	r3, #0
 8003020:	d001      	beq.n	8003026 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8003022:	2301      	movs	r3, #1
 8003024:	e0be      	b.n	80031a4 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	2221      	movs	r2, #33	; 0x21
 800302a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	2210      	movs	r2, #16
 8003032:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	2200      	movs	r2, #0
 800303a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	687a      	ldr	r2, [r7, #4]
 8003040:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	893a      	ldrh	r2, [r7, #8]
 8003046:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	2200      	movs	r2, #0
 800304c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003052:	b29b      	uxth	r3, r3
 8003054:	2bff      	cmp	r3, #255	; 0xff
 8003056:	d90e      	bls.n	8003076 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	22ff      	movs	r2, #255	; 0xff
 800305c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003062:	b2da      	uxtb	r2, r3
 8003064:	8979      	ldrh	r1, [r7, #10]
 8003066:	4b51      	ldr	r3, [pc, #324]	; (80031ac <HAL_I2C_Master_Transmit+0x1e0>)
 8003068:	9300      	str	r3, [sp, #0]
 800306a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800306e:	68f8      	ldr	r0, [r7, #12]
 8003070:	f000 fce4 	bl	8003a3c <I2C_TransferConfig>
 8003074:	e06c      	b.n	8003150 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800307a:	b29a      	uxth	r2, r3
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003084:	b2da      	uxtb	r2, r3
 8003086:	8979      	ldrh	r1, [r7, #10]
 8003088:	4b48      	ldr	r3, [pc, #288]	; (80031ac <HAL_I2C_Master_Transmit+0x1e0>)
 800308a:	9300      	str	r3, [sp, #0]
 800308c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003090:	68f8      	ldr	r0, [r7, #12]
 8003092:	f000 fcd3 	bl	8003a3c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8003096:	e05b      	b.n	8003150 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003098:	697a      	ldr	r2, [r7, #20]
 800309a:	6a39      	ldr	r1, [r7, #32]
 800309c:	68f8      	ldr	r0, [r7, #12]
 800309e:	f000 faea 	bl	8003676 <I2C_WaitOnTXISFlagUntilTimeout>
 80030a2:	4603      	mov	r3, r0
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d001      	beq.n	80030ac <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 80030a8:	2301      	movs	r3, #1
 80030aa:	e07b      	b.n	80031a4 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030b0:	781a      	ldrb	r2, [r3, #0]
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030bc:	1c5a      	adds	r2, r3, #1
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030c6:	b29b      	uxth	r3, r3
 80030c8:	3b01      	subs	r3, #1
 80030ca:	b29a      	uxth	r2, r3
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030d4:	3b01      	subs	r3, #1
 80030d6:	b29a      	uxth	r2, r3
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030e0:	b29b      	uxth	r3, r3
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d034      	beq.n	8003150 <HAL_I2C_Master_Transmit+0x184>
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d130      	bne.n	8003150 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80030ee:	697b      	ldr	r3, [r7, #20]
 80030f0:	9300      	str	r3, [sp, #0]
 80030f2:	6a3b      	ldr	r3, [r7, #32]
 80030f4:	2200      	movs	r2, #0
 80030f6:	2180      	movs	r1, #128	; 0x80
 80030f8:	68f8      	ldr	r0, [r7, #12]
 80030fa:	f000 fa7c 	bl	80035f6 <I2C_WaitOnFlagUntilTimeout>
 80030fe:	4603      	mov	r3, r0
 8003100:	2b00      	cmp	r3, #0
 8003102:	d001      	beq.n	8003108 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8003104:	2301      	movs	r3, #1
 8003106:	e04d      	b.n	80031a4 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800310c:	b29b      	uxth	r3, r3
 800310e:	2bff      	cmp	r3, #255	; 0xff
 8003110:	d90e      	bls.n	8003130 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	22ff      	movs	r2, #255	; 0xff
 8003116:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800311c:	b2da      	uxtb	r2, r3
 800311e:	8979      	ldrh	r1, [r7, #10]
 8003120:	2300      	movs	r3, #0
 8003122:	9300      	str	r3, [sp, #0]
 8003124:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003128:	68f8      	ldr	r0, [r7, #12]
 800312a:	f000 fc87 	bl	8003a3c <I2C_TransferConfig>
 800312e:	e00f      	b.n	8003150 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003134:	b29a      	uxth	r2, r3
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800313e:	b2da      	uxtb	r2, r3
 8003140:	8979      	ldrh	r1, [r7, #10]
 8003142:	2300      	movs	r3, #0
 8003144:	9300      	str	r3, [sp, #0]
 8003146:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800314a:	68f8      	ldr	r0, [r7, #12]
 800314c:	f000 fc76 	bl	8003a3c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003154:	b29b      	uxth	r3, r3
 8003156:	2b00      	cmp	r3, #0
 8003158:	d19e      	bne.n	8003098 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800315a:	697a      	ldr	r2, [r7, #20]
 800315c:	6a39      	ldr	r1, [r7, #32]
 800315e:	68f8      	ldr	r0, [r7, #12]
 8003160:	f000 fac9 	bl	80036f6 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003164:	4603      	mov	r3, r0
 8003166:	2b00      	cmp	r3, #0
 8003168:	d001      	beq.n	800316e <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 800316a:	2301      	movs	r3, #1
 800316c:	e01a      	b.n	80031a4 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	2220      	movs	r2, #32
 8003174:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	6859      	ldr	r1, [r3, #4]
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681a      	ldr	r2, [r3, #0]
 8003180:	4b0b      	ldr	r3, [pc, #44]	; (80031b0 <HAL_I2C_Master_Transmit+0x1e4>)
 8003182:	400b      	ands	r3, r1
 8003184:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	2220      	movs	r2, #32
 800318a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	2200      	movs	r2, #0
 8003192:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	2200      	movs	r2, #0
 800319a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800319e:	2300      	movs	r3, #0
 80031a0:	e000      	b.n	80031a4 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80031a2:	2302      	movs	r3, #2
  }
}
 80031a4:	4618      	mov	r0, r3
 80031a6:	3718      	adds	r7, #24
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bd80      	pop	{r7, pc}
 80031ac:	80002000 	.word	0x80002000
 80031b0:	fe00e800 	.word	0xfe00e800

080031b4 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b088      	sub	sp, #32
 80031b8:	af02      	add	r7, sp, #8
 80031ba:	60f8      	str	r0, [r7, #12]
 80031bc:	607a      	str	r2, [r7, #4]
 80031be:	461a      	mov	r2, r3
 80031c0:	460b      	mov	r3, r1
 80031c2:	817b      	strh	r3, [r7, #10]
 80031c4:	4613      	mov	r3, r2
 80031c6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80031ce:	b2db      	uxtb	r3, r3
 80031d0:	2b20      	cmp	r3, #32
 80031d2:	f040 80db 	bne.w	800338c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80031dc:	2b01      	cmp	r3, #1
 80031de:	d101      	bne.n	80031e4 <HAL_I2C_Master_Receive+0x30>
 80031e0:	2302      	movs	r3, #2
 80031e2:	e0d4      	b.n	800338e <HAL_I2C_Master_Receive+0x1da>
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	2201      	movs	r2, #1
 80031e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80031ec:	f7ff faba 	bl	8002764 <HAL_GetTick>
 80031f0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80031f2:	697b      	ldr	r3, [r7, #20]
 80031f4:	9300      	str	r3, [sp, #0]
 80031f6:	2319      	movs	r3, #25
 80031f8:	2201      	movs	r2, #1
 80031fa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80031fe:	68f8      	ldr	r0, [r7, #12]
 8003200:	f000 f9f9 	bl	80035f6 <I2C_WaitOnFlagUntilTimeout>
 8003204:	4603      	mov	r3, r0
 8003206:	2b00      	cmp	r3, #0
 8003208:	d001      	beq.n	800320e <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800320a:	2301      	movs	r3, #1
 800320c:	e0bf      	b.n	800338e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	2222      	movs	r2, #34	; 0x22
 8003212:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	2210      	movs	r2, #16
 800321a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	2200      	movs	r2, #0
 8003222:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	687a      	ldr	r2, [r7, #4]
 8003228:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	893a      	ldrh	r2, [r7, #8]
 800322e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	2200      	movs	r2, #0
 8003234:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800323a:	b29b      	uxth	r3, r3
 800323c:	2bff      	cmp	r3, #255	; 0xff
 800323e:	d90e      	bls.n	800325e <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	22ff      	movs	r2, #255	; 0xff
 8003244:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800324a:	b2da      	uxtb	r2, r3
 800324c:	8979      	ldrh	r1, [r7, #10]
 800324e:	4b52      	ldr	r3, [pc, #328]	; (8003398 <HAL_I2C_Master_Receive+0x1e4>)
 8003250:	9300      	str	r3, [sp, #0]
 8003252:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003256:	68f8      	ldr	r0, [r7, #12]
 8003258:	f000 fbf0 	bl	8003a3c <I2C_TransferConfig>
 800325c:	e06d      	b.n	800333a <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003262:	b29a      	uxth	r2, r3
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800326c:	b2da      	uxtb	r2, r3
 800326e:	8979      	ldrh	r1, [r7, #10]
 8003270:	4b49      	ldr	r3, [pc, #292]	; (8003398 <HAL_I2C_Master_Receive+0x1e4>)
 8003272:	9300      	str	r3, [sp, #0]
 8003274:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003278:	68f8      	ldr	r0, [r7, #12]
 800327a:	f000 fbdf 	bl	8003a3c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800327e:	e05c      	b.n	800333a <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003280:	697a      	ldr	r2, [r7, #20]
 8003282:	6a39      	ldr	r1, [r7, #32]
 8003284:	68f8      	ldr	r0, [r7, #12]
 8003286:	f000 fa73 	bl	8003770 <I2C_WaitOnRXNEFlagUntilTimeout>
 800328a:	4603      	mov	r3, r0
 800328c:	2b00      	cmp	r3, #0
 800328e:	d001      	beq.n	8003294 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8003290:	2301      	movs	r3, #1
 8003292:	e07c      	b.n	800338e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800329e:	b2d2      	uxtb	r2, r2
 80032a0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032a6:	1c5a      	adds	r2, r3, #1
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032b0:	3b01      	subs	r3, #1
 80032b2:	b29a      	uxth	r2, r3
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032bc:	b29b      	uxth	r3, r3
 80032be:	3b01      	subs	r3, #1
 80032c0:	b29a      	uxth	r2, r3
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032ca:	b29b      	uxth	r3, r3
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d034      	beq.n	800333a <HAL_I2C_Master_Receive+0x186>
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d130      	bne.n	800333a <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80032d8:	697b      	ldr	r3, [r7, #20]
 80032da:	9300      	str	r3, [sp, #0]
 80032dc:	6a3b      	ldr	r3, [r7, #32]
 80032de:	2200      	movs	r2, #0
 80032e0:	2180      	movs	r1, #128	; 0x80
 80032e2:	68f8      	ldr	r0, [r7, #12]
 80032e4:	f000 f987 	bl	80035f6 <I2C_WaitOnFlagUntilTimeout>
 80032e8:	4603      	mov	r3, r0
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d001      	beq.n	80032f2 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80032ee:	2301      	movs	r3, #1
 80032f0:	e04d      	b.n	800338e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032f6:	b29b      	uxth	r3, r3
 80032f8:	2bff      	cmp	r3, #255	; 0xff
 80032fa:	d90e      	bls.n	800331a <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	22ff      	movs	r2, #255	; 0xff
 8003300:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003306:	b2da      	uxtb	r2, r3
 8003308:	8979      	ldrh	r1, [r7, #10]
 800330a:	2300      	movs	r3, #0
 800330c:	9300      	str	r3, [sp, #0]
 800330e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003312:	68f8      	ldr	r0, [r7, #12]
 8003314:	f000 fb92 	bl	8003a3c <I2C_TransferConfig>
 8003318:	e00f      	b.n	800333a <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800331e:	b29a      	uxth	r2, r3
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003328:	b2da      	uxtb	r2, r3
 800332a:	8979      	ldrh	r1, [r7, #10]
 800332c:	2300      	movs	r3, #0
 800332e:	9300      	str	r3, [sp, #0]
 8003330:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003334:	68f8      	ldr	r0, [r7, #12]
 8003336:	f000 fb81 	bl	8003a3c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800333e:	b29b      	uxth	r3, r3
 8003340:	2b00      	cmp	r3, #0
 8003342:	d19d      	bne.n	8003280 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003344:	697a      	ldr	r2, [r7, #20]
 8003346:	6a39      	ldr	r1, [r7, #32]
 8003348:	68f8      	ldr	r0, [r7, #12]
 800334a:	f000 f9d4 	bl	80036f6 <I2C_WaitOnSTOPFlagUntilTimeout>
 800334e:	4603      	mov	r3, r0
 8003350:	2b00      	cmp	r3, #0
 8003352:	d001      	beq.n	8003358 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8003354:	2301      	movs	r3, #1
 8003356:	e01a      	b.n	800338e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	2220      	movs	r2, #32
 800335e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	6859      	ldr	r1, [r3, #4]
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681a      	ldr	r2, [r3, #0]
 800336a:	4b0c      	ldr	r3, [pc, #48]	; (800339c <HAL_I2C_Master_Receive+0x1e8>)
 800336c:	400b      	ands	r3, r1
 800336e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	2220      	movs	r2, #32
 8003374:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	2200      	movs	r2, #0
 800337c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	2200      	movs	r2, #0
 8003384:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003388:	2300      	movs	r3, #0
 800338a:	e000      	b.n	800338e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800338c:	2302      	movs	r3, #2
  }
}
 800338e:	4618      	mov	r0, r3
 8003390:	3718      	adds	r7, #24
 8003392:	46bd      	mov	sp, r7
 8003394:	bd80      	pop	{r7, pc}
 8003396:	bf00      	nop
 8003398:	80002400 	.word	0x80002400
 800339c:	fe00e800 	.word	0xfe00e800

080033a0 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b08a      	sub	sp, #40	; 0x28
 80033a4:	af02      	add	r7, sp, #8
 80033a6:	60f8      	str	r0, [r7, #12]
 80033a8:	607a      	str	r2, [r7, #4]
 80033aa:	603b      	str	r3, [r7, #0]
 80033ac:	460b      	mov	r3, r1
 80033ae:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 80033b0:	2300      	movs	r3, #0
 80033b2:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80033ba:	b2db      	uxtb	r3, r3
 80033bc:	2b20      	cmp	r3, #32
 80033be:	f040 80f1 	bne.w	80035a4 <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	699b      	ldr	r3, [r3, #24]
 80033c8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80033cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80033d0:	d101      	bne.n	80033d6 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 80033d2:	2302      	movs	r3, #2
 80033d4:	e0e7      	b.n	80035a6 <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80033dc:	2b01      	cmp	r3, #1
 80033de:	d101      	bne.n	80033e4 <HAL_I2C_IsDeviceReady+0x44>
 80033e0:	2302      	movs	r3, #2
 80033e2:	e0e0      	b.n	80035a6 <HAL_I2C_IsDeviceReady+0x206>
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2201      	movs	r2, #1
 80033e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	2224      	movs	r2, #36	; 0x24
 80033f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	2200      	movs	r2, #0
 80033f8:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	68db      	ldr	r3, [r3, #12]
 80033fe:	2b01      	cmp	r3, #1
 8003400:	d107      	bne.n	8003412 <HAL_I2C_IsDeviceReady+0x72>
 8003402:	897b      	ldrh	r3, [r7, #10]
 8003404:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003408:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800340c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003410:	e004      	b.n	800341c <HAL_I2C_IsDeviceReady+0x7c>
 8003412:	897b      	ldrh	r3, [r7, #10]
 8003414:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003418:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 800341c:	68fa      	ldr	r2, [r7, #12]
 800341e:	6812      	ldr	r2, [r2, #0]
 8003420:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8003422:	f7ff f99f 	bl	8002764 <HAL_GetTick>
 8003426:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	699b      	ldr	r3, [r3, #24]
 800342e:	f003 0320 	and.w	r3, r3, #32
 8003432:	2b20      	cmp	r3, #32
 8003434:	bf0c      	ite	eq
 8003436:	2301      	moveq	r3, #1
 8003438:	2300      	movne	r3, #0
 800343a:	b2db      	uxtb	r3, r3
 800343c:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	699b      	ldr	r3, [r3, #24]
 8003444:	f003 0310 	and.w	r3, r3, #16
 8003448:	2b10      	cmp	r3, #16
 800344a:	bf0c      	ite	eq
 800344c:	2301      	moveq	r3, #1
 800344e:	2300      	movne	r3, #0
 8003450:	b2db      	uxtb	r3, r3
 8003452:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8003454:	e034      	b.n	80034c0 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	f1b3 3fff 	cmp.w	r3, #4294967295
 800345c:	d01a      	beq.n	8003494 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800345e:	f7ff f981 	bl	8002764 <HAL_GetTick>
 8003462:	4602      	mov	r2, r0
 8003464:	69bb      	ldr	r3, [r7, #24]
 8003466:	1ad3      	subs	r3, r2, r3
 8003468:	683a      	ldr	r2, [r7, #0]
 800346a:	429a      	cmp	r2, r3
 800346c:	d302      	bcc.n	8003474 <HAL_I2C_IsDeviceReady+0xd4>
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d10f      	bne.n	8003494 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	2220      	movs	r2, #32
 8003478:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003480:	f043 0220 	orr.w	r2, r3, #32
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	2200      	movs	r2, #0
 800348c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 8003490:	2301      	movs	r3, #1
 8003492:	e088      	b.n	80035a6 <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	699b      	ldr	r3, [r3, #24]
 800349a:	f003 0320 	and.w	r3, r3, #32
 800349e:	2b20      	cmp	r3, #32
 80034a0:	bf0c      	ite	eq
 80034a2:	2301      	moveq	r3, #1
 80034a4:	2300      	movne	r3, #0
 80034a6:	b2db      	uxtb	r3, r3
 80034a8:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	699b      	ldr	r3, [r3, #24]
 80034b0:	f003 0310 	and.w	r3, r3, #16
 80034b4:	2b10      	cmp	r3, #16
 80034b6:	bf0c      	ite	eq
 80034b8:	2301      	moveq	r3, #1
 80034ba:	2300      	movne	r3, #0
 80034bc:	b2db      	uxtb	r3, r3
 80034be:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80034c0:	7ffb      	ldrb	r3, [r7, #31]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d102      	bne.n	80034cc <HAL_I2C_IsDeviceReady+0x12c>
 80034c6:	7fbb      	ldrb	r3, [r7, #30]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d0c4      	beq.n	8003456 <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	699b      	ldr	r3, [r3, #24]
 80034d2:	f003 0310 	and.w	r3, r3, #16
 80034d6:	2b10      	cmp	r3, #16
 80034d8:	d01a      	beq.n	8003510 <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80034da:	69bb      	ldr	r3, [r7, #24]
 80034dc:	9300      	str	r3, [sp, #0]
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	2200      	movs	r2, #0
 80034e2:	2120      	movs	r1, #32
 80034e4:	68f8      	ldr	r0, [r7, #12]
 80034e6:	f000 f886 	bl	80035f6 <I2C_WaitOnFlagUntilTimeout>
 80034ea:	4603      	mov	r3, r0
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d001      	beq.n	80034f4 <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 80034f0:	2301      	movs	r3, #1
 80034f2:	e058      	b.n	80035a6 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	2220      	movs	r2, #32
 80034fa:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	2220      	movs	r2, #32
 8003500:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	2200      	movs	r2, #0
 8003508:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 800350c:	2300      	movs	r3, #0
 800350e:	e04a      	b.n	80035a6 <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003510:	69bb      	ldr	r3, [r7, #24]
 8003512:	9300      	str	r3, [sp, #0]
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	2200      	movs	r2, #0
 8003518:	2120      	movs	r1, #32
 800351a:	68f8      	ldr	r0, [r7, #12]
 800351c:	f000 f86b 	bl	80035f6 <I2C_WaitOnFlagUntilTimeout>
 8003520:	4603      	mov	r3, r0
 8003522:	2b00      	cmp	r3, #0
 8003524:	d001      	beq.n	800352a <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 8003526:	2301      	movs	r3, #1
 8003528:	e03d      	b.n	80035a6 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	2210      	movs	r2, #16
 8003530:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	2220      	movs	r2, #32
 8003538:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 800353a:	697b      	ldr	r3, [r7, #20]
 800353c:	687a      	ldr	r2, [r7, #4]
 800353e:	429a      	cmp	r2, r3
 8003540:	d118      	bne.n	8003574 <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	685a      	ldr	r2, [r3, #4]
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003550:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003552:	69bb      	ldr	r3, [r7, #24]
 8003554:	9300      	str	r3, [sp, #0]
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	2200      	movs	r2, #0
 800355a:	2120      	movs	r1, #32
 800355c:	68f8      	ldr	r0, [r7, #12]
 800355e:	f000 f84a 	bl	80035f6 <I2C_WaitOnFlagUntilTimeout>
 8003562:	4603      	mov	r3, r0
 8003564:	2b00      	cmp	r3, #0
 8003566:	d001      	beq.n	800356c <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 8003568:	2301      	movs	r3, #1
 800356a:	e01c      	b.n	80035a6 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	2220      	movs	r2, #32
 8003572:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8003574:	697b      	ldr	r3, [r7, #20]
 8003576:	3301      	adds	r3, #1
 8003578:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 800357a:	697b      	ldr	r3, [r7, #20]
 800357c:	687a      	ldr	r2, [r7, #4]
 800357e:	429a      	cmp	r2, r3
 8003580:	f63f af3b 	bhi.w	80033fa <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	2220      	movs	r2, #32
 8003588:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003590:	f043 0220 	orr.w	r2, r3, #32
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	2200      	movs	r2, #0
 800359c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80035a0:	2301      	movs	r3, #1
 80035a2:	e000      	b.n	80035a6 <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 80035a4:	2302      	movs	r3, #2
  }
}
 80035a6:	4618      	mov	r0, r3
 80035a8:	3720      	adds	r7, #32
 80035aa:	46bd      	mov	sp, r7
 80035ac:	bd80      	pop	{r7, pc}

080035ae <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80035ae:	b480      	push	{r7}
 80035b0:	b083      	sub	sp, #12
 80035b2:	af00      	add	r7, sp, #0
 80035b4:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	699b      	ldr	r3, [r3, #24]
 80035bc:	f003 0302 	and.w	r3, r3, #2
 80035c0:	2b02      	cmp	r3, #2
 80035c2:	d103      	bne.n	80035cc <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	2200      	movs	r2, #0
 80035ca:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	699b      	ldr	r3, [r3, #24]
 80035d2:	f003 0301 	and.w	r3, r3, #1
 80035d6:	2b01      	cmp	r3, #1
 80035d8:	d007      	beq.n	80035ea <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	699a      	ldr	r2, [r3, #24]
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f042 0201 	orr.w	r2, r2, #1
 80035e8:	619a      	str	r2, [r3, #24]
  }
}
 80035ea:	bf00      	nop
 80035ec:	370c      	adds	r7, #12
 80035ee:	46bd      	mov	sp, r7
 80035f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f4:	4770      	bx	lr

080035f6 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80035f6:	b580      	push	{r7, lr}
 80035f8:	b084      	sub	sp, #16
 80035fa:	af00      	add	r7, sp, #0
 80035fc:	60f8      	str	r0, [r7, #12]
 80035fe:	60b9      	str	r1, [r7, #8]
 8003600:	603b      	str	r3, [r7, #0]
 8003602:	4613      	mov	r3, r2
 8003604:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003606:	e022      	b.n	800364e <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800360e:	d01e      	beq.n	800364e <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003610:	f7ff f8a8 	bl	8002764 <HAL_GetTick>
 8003614:	4602      	mov	r2, r0
 8003616:	69bb      	ldr	r3, [r7, #24]
 8003618:	1ad3      	subs	r3, r2, r3
 800361a:	683a      	ldr	r2, [r7, #0]
 800361c:	429a      	cmp	r2, r3
 800361e:	d302      	bcc.n	8003626 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	2b00      	cmp	r3, #0
 8003624:	d113      	bne.n	800364e <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800362a:	f043 0220 	orr.w	r2, r3, #32
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	2220      	movs	r2, #32
 8003636:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	2200      	movs	r2, #0
 800363e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2200      	movs	r2, #0
 8003646:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	e00f      	b.n	800366e <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	699a      	ldr	r2, [r3, #24]
 8003654:	68bb      	ldr	r3, [r7, #8]
 8003656:	4013      	ands	r3, r2
 8003658:	68ba      	ldr	r2, [r7, #8]
 800365a:	429a      	cmp	r2, r3
 800365c:	bf0c      	ite	eq
 800365e:	2301      	moveq	r3, #1
 8003660:	2300      	movne	r3, #0
 8003662:	b2db      	uxtb	r3, r3
 8003664:	461a      	mov	r2, r3
 8003666:	79fb      	ldrb	r3, [r7, #7]
 8003668:	429a      	cmp	r2, r3
 800366a:	d0cd      	beq.n	8003608 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800366c:	2300      	movs	r3, #0
}
 800366e:	4618      	mov	r0, r3
 8003670:	3710      	adds	r7, #16
 8003672:	46bd      	mov	sp, r7
 8003674:	bd80      	pop	{r7, pc}

08003676 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003676:	b580      	push	{r7, lr}
 8003678:	b084      	sub	sp, #16
 800367a:	af00      	add	r7, sp, #0
 800367c:	60f8      	str	r0, [r7, #12]
 800367e:	60b9      	str	r1, [r7, #8]
 8003680:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003682:	e02c      	b.n	80036de <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003684:	687a      	ldr	r2, [r7, #4]
 8003686:	68b9      	ldr	r1, [r7, #8]
 8003688:	68f8      	ldr	r0, [r7, #12]
 800368a:	f000 f8eb 	bl	8003864 <I2C_IsErrorOccurred>
 800368e:	4603      	mov	r3, r0
 8003690:	2b00      	cmp	r3, #0
 8003692:	d001      	beq.n	8003698 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003694:	2301      	movs	r3, #1
 8003696:	e02a      	b.n	80036ee <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003698:	68bb      	ldr	r3, [r7, #8]
 800369a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800369e:	d01e      	beq.n	80036de <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036a0:	f7ff f860 	bl	8002764 <HAL_GetTick>
 80036a4:	4602      	mov	r2, r0
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	1ad3      	subs	r3, r2, r3
 80036aa:	68ba      	ldr	r2, [r7, #8]
 80036ac:	429a      	cmp	r2, r3
 80036ae:	d302      	bcc.n	80036b6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80036b0:	68bb      	ldr	r3, [r7, #8]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d113      	bne.n	80036de <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036ba:	f043 0220 	orr.w	r2, r3, #32
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	2220      	movs	r2, #32
 80036c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	2200      	movs	r2, #0
 80036ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	2200      	movs	r2, #0
 80036d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80036da:	2301      	movs	r3, #1
 80036dc:	e007      	b.n	80036ee <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	699b      	ldr	r3, [r3, #24]
 80036e4:	f003 0302 	and.w	r3, r3, #2
 80036e8:	2b02      	cmp	r3, #2
 80036ea:	d1cb      	bne.n	8003684 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80036ec:	2300      	movs	r3, #0
}
 80036ee:	4618      	mov	r0, r3
 80036f0:	3710      	adds	r7, #16
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bd80      	pop	{r7, pc}

080036f6 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80036f6:	b580      	push	{r7, lr}
 80036f8:	b084      	sub	sp, #16
 80036fa:	af00      	add	r7, sp, #0
 80036fc:	60f8      	str	r0, [r7, #12]
 80036fe:	60b9      	str	r1, [r7, #8]
 8003700:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003702:	e028      	b.n	8003756 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003704:	687a      	ldr	r2, [r7, #4]
 8003706:	68b9      	ldr	r1, [r7, #8]
 8003708:	68f8      	ldr	r0, [r7, #12]
 800370a:	f000 f8ab 	bl	8003864 <I2C_IsErrorOccurred>
 800370e:	4603      	mov	r3, r0
 8003710:	2b00      	cmp	r3, #0
 8003712:	d001      	beq.n	8003718 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003714:	2301      	movs	r3, #1
 8003716:	e026      	b.n	8003766 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003718:	f7ff f824 	bl	8002764 <HAL_GetTick>
 800371c:	4602      	mov	r2, r0
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	1ad3      	subs	r3, r2, r3
 8003722:	68ba      	ldr	r2, [r7, #8]
 8003724:	429a      	cmp	r2, r3
 8003726:	d302      	bcc.n	800372e <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003728:	68bb      	ldr	r3, [r7, #8]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d113      	bne.n	8003756 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003732:	f043 0220 	orr.w	r2, r3, #32
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	2220      	movs	r2, #32
 800373e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	2200      	movs	r2, #0
 8003746:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	2200      	movs	r2, #0
 800374e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003752:	2301      	movs	r3, #1
 8003754:	e007      	b.n	8003766 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	699b      	ldr	r3, [r3, #24]
 800375c:	f003 0320 	and.w	r3, r3, #32
 8003760:	2b20      	cmp	r3, #32
 8003762:	d1cf      	bne.n	8003704 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003764:	2300      	movs	r3, #0
}
 8003766:	4618      	mov	r0, r3
 8003768:	3710      	adds	r7, #16
 800376a:	46bd      	mov	sp, r7
 800376c:	bd80      	pop	{r7, pc}
	...

08003770 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b084      	sub	sp, #16
 8003774:	af00      	add	r7, sp, #0
 8003776:	60f8      	str	r0, [r7, #12]
 8003778:	60b9      	str	r1, [r7, #8]
 800377a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800377c:	e064      	b.n	8003848 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800377e:	687a      	ldr	r2, [r7, #4]
 8003780:	68b9      	ldr	r1, [r7, #8]
 8003782:	68f8      	ldr	r0, [r7, #12]
 8003784:	f000 f86e 	bl	8003864 <I2C_IsErrorOccurred>
 8003788:	4603      	mov	r3, r0
 800378a:	2b00      	cmp	r3, #0
 800378c:	d001      	beq.n	8003792 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800378e:	2301      	movs	r3, #1
 8003790:	e062      	b.n	8003858 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	699b      	ldr	r3, [r3, #24]
 8003798:	f003 0320 	and.w	r3, r3, #32
 800379c:	2b20      	cmp	r3, #32
 800379e:	d138      	bne.n	8003812 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	699b      	ldr	r3, [r3, #24]
 80037a6:	f003 0304 	and.w	r3, r3, #4
 80037aa:	2b04      	cmp	r3, #4
 80037ac:	d105      	bne.n	80037ba <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d001      	beq.n	80037ba <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 80037b6:	2300      	movs	r3, #0
 80037b8:	e04e      	b.n	8003858 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	699b      	ldr	r3, [r3, #24]
 80037c0:	f003 0310 	and.w	r3, r3, #16
 80037c4:	2b10      	cmp	r3, #16
 80037c6:	d107      	bne.n	80037d8 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	2210      	movs	r2, #16
 80037ce:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	2204      	movs	r2, #4
 80037d4:	645a      	str	r2, [r3, #68]	; 0x44
 80037d6:	e002      	b.n	80037de <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	2200      	movs	r2, #0
 80037dc:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	2220      	movs	r2, #32
 80037e4:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	6859      	ldr	r1, [r3, #4]
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681a      	ldr	r2, [r3, #0]
 80037f0:	4b1b      	ldr	r3, [pc, #108]	; (8003860 <I2C_WaitOnRXNEFlagUntilTimeout+0xf0>)
 80037f2:	400b      	ands	r3, r1
 80037f4:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	2220      	movs	r2, #32
 80037fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	2200      	movs	r2, #0
 8003802:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	2200      	movs	r2, #0
 800380a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800380e:	2301      	movs	r3, #1
 8003810:	e022      	b.n	8003858 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003812:	f7fe ffa7 	bl	8002764 <HAL_GetTick>
 8003816:	4602      	mov	r2, r0
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	1ad3      	subs	r3, r2, r3
 800381c:	68ba      	ldr	r2, [r7, #8]
 800381e:	429a      	cmp	r2, r3
 8003820:	d302      	bcc.n	8003828 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8003822:	68bb      	ldr	r3, [r7, #8]
 8003824:	2b00      	cmp	r3, #0
 8003826:	d10f      	bne.n	8003848 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800382c:	f043 0220 	orr.w	r2, r3, #32
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	2220      	movs	r2, #32
 8003838:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	2200      	movs	r2, #0
 8003840:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003844:	2301      	movs	r3, #1
 8003846:	e007      	b.n	8003858 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	699b      	ldr	r3, [r3, #24]
 800384e:	f003 0304 	and.w	r3, r3, #4
 8003852:	2b04      	cmp	r3, #4
 8003854:	d193      	bne.n	800377e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003856:	2300      	movs	r3, #0
}
 8003858:	4618      	mov	r0, r3
 800385a:	3710      	adds	r7, #16
 800385c:	46bd      	mov	sp, r7
 800385e:	bd80      	pop	{r7, pc}
 8003860:	fe00e800 	.word	0xfe00e800

08003864 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b08a      	sub	sp, #40	; 0x28
 8003868:	af00      	add	r7, sp, #0
 800386a:	60f8      	str	r0, [r7, #12]
 800386c:	60b9      	str	r1, [r7, #8]
 800386e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003870:	2300      	movs	r3, #0
 8003872:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	699b      	ldr	r3, [r3, #24]
 800387c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800387e:	2300      	movs	r3, #0
 8003880:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003886:	69bb      	ldr	r3, [r7, #24]
 8003888:	f003 0310 	and.w	r3, r3, #16
 800388c:	2b00      	cmp	r3, #0
 800388e:	d075      	beq.n	800397c <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	2210      	movs	r2, #16
 8003896:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003898:	e056      	b.n	8003948 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800389a:	68bb      	ldr	r3, [r7, #8]
 800389c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038a0:	d052      	beq.n	8003948 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80038a2:	f7fe ff5f 	bl	8002764 <HAL_GetTick>
 80038a6:	4602      	mov	r2, r0
 80038a8:	69fb      	ldr	r3, [r7, #28]
 80038aa:	1ad3      	subs	r3, r2, r3
 80038ac:	68ba      	ldr	r2, [r7, #8]
 80038ae:	429a      	cmp	r2, r3
 80038b0:	d302      	bcc.n	80038b8 <I2C_IsErrorOccurred+0x54>
 80038b2:	68bb      	ldr	r3, [r7, #8]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d147      	bne.n	8003948 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80038c2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80038ca:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	699b      	ldr	r3, [r3, #24]
 80038d2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80038d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80038da:	d12e      	bne.n	800393a <I2C_IsErrorOccurred+0xd6>
 80038dc:	697b      	ldr	r3, [r7, #20]
 80038de:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80038e2:	d02a      	beq.n	800393a <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 80038e4:	7cfb      	ldrb	r3, [r7, #19]
 80038e6:	2b20      	cmp	r3, #32
 80038e8:	d027      	beq.n	800393a <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	685a      	ldr	r2, [r3, #4]
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80038f8:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80038fa:	f7fe ff33 	bl	8002764 <HAL_GetTick>
 80038fe:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003900:	e01b      	b.n	800393a <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003902:	f7fe ff2f 	bl	8002764 <HAL_GetTick>
 8003906:	4602      	mov	r2, r0
 8003908:	69fb      	ldr	r3, [r7, #28]
 800390a:	1ad3      	subs	r3, r2, r3
 800390c:	2b19      	cmp	r3, #25
 800390e:	d914      	bls.n	800393a <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003914:	f043 0220 	orr.w	r2, r3, #32
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	2220      	movs	r2, #32
 8003920:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	2200      	movs	r2, #0
 8003928:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	2200      	movs	r2, #0
 8003930:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 8003934:	2301      	movs	r3, #1
 8003936:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	699b      	ldr	r3, [r3, #24]
 8003940:	f003 0320 	and.w	r3, r3, #32
 8003944:	2b20      	cmp	r3, #32
 8003946:	d1dc      	bne.n	8003902 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	699b      	ldr	r3, [r3, #24]
 800394e:	f003 0320 	and.w	r3, r3, #32
 8003952:	2b20      	cmp	r3, #32
 8003954:	d003      	beq.n	800395e <I2C_IsErrorOccurred+0xfa>
 8003956:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800395a:	2b00      	cmp	r3, #0
 800395c:	d09d      	beq.n	800389a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800395e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003962:	2b00      	cmp	r3, #0
 8003964:	d103      	bne.n	800396e <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	2220      	movs	r2, #32
 800396c:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800396e:	6a3b      	ldr	r3, [r7, #32]
 8003970:	f043 0304 	orr.w	r3, r3, #4
 8003974:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	699b      	ldr	r3, [r3, #24]
 8003982:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003984:	69bb      	ldr	r3, [r7, #24]
 8003986:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800398a:	2b00      	cmp	r3, #0
 800398c:	d00b      	beq.n	80039a6 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800398e:	6a3b      	ldr	r3, [r7, #32]
 8003990:	f043 0301 	orr.w	r3, r3, #1
 8003994:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800399e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80039a0:	2301      	movs	r3, #1
 80039a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80039a6:	69bb      	ldr	r3, [r7, #24]
 80039a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d00b      	beq.n	80039c8 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80039b0:	6a3b      	ldr	r3, [r7, #32]
 80039b2:	f043 0308 	orr.w	r3, r3, #8
 80039b6:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80039c0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80039c2:	2301      	movs	r3, #1
 80039c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80039c8:	69bb      	ldr	r3, [r7, #24]
 80039ca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d00b      	beq.n	80039ea <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80039d2:	6a3b      	ldr	r3, [r7, #32]
 80039d4:	f043 0302 	orr.w	r3, r3, #2
 80039d8:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f44f 7200 	mov.w	r2, #512	; 0x200
 80039e2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80039e4:	2301      	movs	r3, #1
 80039e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80039ea:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d01c      	beq.n	8003a2c <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80039f2:	68f8      	ldr	r0, [r7, #12]
 80039f4:	f7ff fddb 	bl	80035ae <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	6859      	ldr	r1, [r3, #4]
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681a      	ldr	r2, [r3, #0]
 8003a02:	4b0d      	ldr	r3, [pc, #52]	; (8003a38 <I2C_IsErrorOccurred+0x1d4>)
 8003a04:	400b      	ands	r3, r1
 8003a06:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003a0c:	6a3b      	ldr	r3, [r7, #32]
 8003a0e:	431a      	orrs	r2, r3
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	2220      	movs	r2, #32
 8003a18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	2200      	movs	r2, #0
 8003a28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8003a2c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8003a30:	4618      	mov	r0, r3
 8003a32:	3728      	adds	r7, #40	; 0x28
 8003a34:	46bd      	mov	sp, r7
 8003a36:	bd80      	pop	{r7, pc}
 8003a38:	fe00e800 	.word	0xfe00e800

08003a3c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	b087      	sub	sp, #28
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	60f8      	str	r0, [r7, #12]
 8003a44:	607b      	str	r3, [r7, #4]
 8003a46:	460b      	mov	r3, r1
 8003a48:	817b      	strh	r3, [r7, #10]
 8003a4a:	4613      	mov	r3, r2
 8003a4c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003a4e:	897b      	ldrh	r3, [r7, #10]
 8003a50:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003a54:	7a7b      	ldrb	r3, [r7, #9]
 8003a56:	041b      	lsls	r3, r3, #16
 8003a58:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003a5c:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003a62:	6a3b      	ldr	r3, [r7, #32]
 8003a64:	4313      	orrs	r3, r2
 8003a66:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003a6a:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	685a      	ldr	r2, [r3, #4]
 8003a72:	6a3b      	ldr	r3, [r7, #32]
 8003a74:	0d5b      	lsrs	r3, r3, #21
 8003a76:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003a7a:	4b08      	ldr	r3, [pc, #32]	; (8003a9c <I2C_TransferConfig+0x60>)
 8003a7c:	430b      	orrs	r3, r1
 8003a7e:	43db      	mvns	r3, r3
 8003a80:	ea02 0103 	and.w	r1, r2, r3
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	697a      	ldr	r2, [r7, #20]
 8003a8a:	430a      	orrs	r2, r1
 8003a8c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003a8e:	bf00      	nop
 8003a90:	371c      	adds	r7, #28
 8003a92:	46bd      	mov	sp, r7
 8003a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a98:	4770      	bx	lr
 8003a9a:	bf00      	nop
 8003a9c:	03ff63ff 	.word	0x03ff63ff

08003aa0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003aa0:	b480      	push	{r7}
 8003aa2:	b083      	sub	sp, #12
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
 8003aa8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003ab0:	b2db      	uxtb	r3, r3
 8003ab2:	2b20      	cmp	r3, #32
 8003ab4:	d138      	bne.n	8003b28 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003abc:	2b01      	cmp	r3, #1
 8003abe:	d101      	bne.n	8003ac4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003ac0:	2302      	movs	r3, #2
 8003ac2:	e032      	b.n	8003b2a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2201      	movs	r2, #1
 8003ac8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2224      	movs	r2, #36	; 0x24
 8003ad0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	681a      	ldr	r2, [r3, #0]
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f022 0201 	bic.w	r2, r2, #1
 8003ae2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	681a      	ldr	r2, [r3, #0]
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003af2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	6819      	ldr	r1, [r3, #0]
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	683a      	ldr	r2, [r7, #0]
 8003b00:	430a      	orrs	r2, r1
 8003b02:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	681a      	ldr	r2, [r3, #0]
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f042 0201 	orr.w	r2, r2, #1
 8003b12:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2220      	movs	r2, #32
 8003b18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2200      	movs	r2, #0
 8003b20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003b24:	2300      	movs	r3, #0
 8003b26:	e000      	b.n	8003b2a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003b28:	2302      	movs	r3, #2
  }
}
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	370c      	adds	r7, #12
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b34:	4770      	bx	lr

08003b36 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003b36:	b480      	push	{r7}
 8003b38:	b085      	sub	sp, #20
 8003b3a:	af00      	add	r7, sp, #0
 8003b3c:	6078      	str	r0, [r7, #4]
 8003b3e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b46:	b2db      	uxtb	r3, r3
 8003b48:	2b20      	cmp	r3, #32
 8003b4a:	d139      	bne.n	8003bc0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003b52:	2b01      	cmp	r3, #1
 8003b54:	d101      	bne.n	8003b5a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003b56:	2302      	movs	r3, #2
 8003b58:	e033      	b.n	8003bc2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2201      	movs	r2, #1
 8003b5e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2224      	movs	r2, #36	; 0x24
 8003b66:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	681a      	ldr	r2, [r3, #0]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f022 0201 	bic.w	r2, r2, #1
 8003b78:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003b88:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	021b      	lsls	r3, r3, #8
 8003b8e:	68fa      	ldr	r2, [r7, #12]
 8003b90:	4313      	orrs	r3, r2
 8003b92:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	68fa      	ldr	r2, [r7, #12]
 8003b9a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	681a      	ldr	r2, [r3, #0]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f042 0201 	orr.w	r2, r2, #1
 8003baa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2220      	movs	r2, #32
 8003bb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	e000      	b.n	8003bc2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003bc0:	2302      	movs	r3, #2
  }
}
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	3714      	adds	r7, #20
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bcc:	4770      	bx	lr
	...

08003bd0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003bd0:	b480      	push	{r7}
 8003bd2:	b085      	sub	sp, #20
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d141      	bne.n	8003c62 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003bde:	4b4b      	ldr	r3, [pc, #300]	; (8003d0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003be6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003bea:	d131      	bne.n	8003c50 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003bec:	4b47      	ldr	r3, [pc, #284]	; (8003d0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003bf2:	4a46      	ldr	r2, [pc, #280]	; (8003d0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bf4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003bf8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003bfc:	4b43      	ldr	r3, [pc, #268]	; (8003d0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003c04:	4a41      	ldr	r2, [pc, #260]	; (8003d0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c06:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003c0a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003c0c:	4b40      	ldr	r3, [pc, #256]	; (8003d10 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	2232      	movs	r2, #50	; 0x32
 8003c12:	fb02 f303 	mul.w	r3, r2, r3
 8003c16:	4a3f      	ldr	r2, [pc, #252]	; (8003d14 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003c18:	fba2 2303 	umull	r2, r3, r2, r3
 8003c1c:	0c9b      	lsrs	r3, r3, #18
 8003c1e:	3301      	adds	r3, #1
 8003c20:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003c22:	e002      	b.n	8003c2a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	3b01      	subs	r3, #1
 8003c28:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003c2a:	4b38      	ldr	r3, [pc, #224]	; (8003d0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c2c:	695b      	ldr	r3, [r3, #20]
 8003c2e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c32:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c36:	d102      	bne.n	8003c3e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d1f2      	bne.n	8003c24 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003c3e:	4b33      	ldr	r3, [pc, #204]	; (8003d0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c40:	695b      	ldr	r3, [r3, #20]
 8003c42:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c4a:	d158      	bne.n	8003cfe <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003c4c:	2303      	movs	r3, #3
 8003c4e:	e057      	b.n	8003d00 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003c50:	4b2e      	ldr	r3, [pc, #184]	; (8003d0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c52:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003c56:	4a2d      	ldr	r2, [pc, #180]	; (8003d0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c58:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003c5c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003c60:	e04d      	b.n	8003cfe <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c68:	d141      	bne.n	8003cee <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003c6a:	4b28      	ldr	r3, [pc, #160]	; (8003d0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003c72:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c76:	d131      	bne.n	8003cdc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003c78:	4b24      	ldr	r3, [pc, #144]	; (8003d0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003c7e:	4a23      	ldr	r2, [pc, #140]	; (8003d0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c84:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003c88:	4b20      	ldr	r3, [pc, #128]	; (8003d0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003c90:	4a1e      	ldr	r2, [pc, #120]	; (8003d0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c92:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003c96:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003c98:	4b1d      	ldr	r3, [pc, #116]	; (8003d10 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	2232      	movs	r2, #50	; 0x32
 8003c9e:	fb02 f303 	mul.w	r3, r2, r3
 8003ca2:	4a1c      	ldr	r2, [pc, #112]	; (8003d14 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003ca4:	fba2 2303 	umull	r2, r3, r2, r3
 8003ca8:	0c9b      	lsrs	r3, r3, #18
 8003caa:	3301      	adds	r3, #1
 8003cac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003cae:	e002      	b.n	8003cb6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	3b01      	subs	r3, #1
 8003cb4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003cb6:	4b15      	ldr	r3, [pc, #84]	; (8003d0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cb8:	695b      	ldr	r3, [r3, #20]
 8003cba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cbe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003cc2:	d102      	bne.n	8003cca <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d1f2      	bne.n	8003cb0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003cca:	4b10      	ldr	r3, [pc, #64]	; (8003d0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ccc:	695b      	ldr	r3, [r3, #20]
 8003cce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cd2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003cd6:	d112      	bne.n	8003cfe <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003cd8:	2303      	movs	r3, #3
 8003cda:	e011      	b.n	8003d00 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003cdc:	4b0b      	ldr	r3, [pc, #44]	; (8003d0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cde:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003ce2:	4a0a      	ldr	r2, [pc, #40]	; (8003d0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ce4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ce8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003cec:	e007      	b.n	8003cfe <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003cee:	4b07      	ldr	r3, [pc, #28]	; (8003d0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003cf6:	4a05      	ldr	r2, [pc, #20]	; (8003d0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cf8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003cfc:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003cfe:	2300      	movs	r3, #0
}
 8003d00:	4618      	mov	r0, r3
 8003d02:	3714      	adds	r7, #20
 8003d04:	46bd      	mov	sp, r7
 8003d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0a:	4770      	bx	lr
 8003d0c:	40007000 	.word	0x40007000
 8003d10:	20000090 	.word	0x20000090
 8003d14:	431bde83 	.word	0x431bde83

08003d18 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003d18:	b480      	push	{r7}
 8003d1a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003d1c:	4b05      	ldr	r3, [pc, #20]	; (8003d34 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003d1e:	689b      	ldr	r3, [r3, #8]
 8003d20:	4a04      	ldr	r2, [pc, #16]	; (8003d34 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003d22:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003d26:	6093      	str	r3, [r2, #8]
}
 8003d28:	bf00      	nop
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d30:	4770      	bx	lr
 8003d32:	bf00      	nop
 8003d34:	40007000 	.word	0x40007000

08003d38 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b088      	sub	sp, #32
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d101      	bne.n	8003d4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003d46:	2301      	movs	r3, #1
 8003d48:	e306      	b.n	8004358 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f003 0301 	and.w	r3, r3, #1
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d075      	beq.n	8003e42 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003d56:	4b97      	ldr	r3, [pc, #604]	; (8003fb4 <HAL_RCC_OscConfig+0x27c>)
 8003d58:	689b      	ldr	r3, [r3, #8]
 8003d5a:	f003 030c 	and.w	r3, r3, #12
 8003d5e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003d60:	4b94      	ldr	r3, [pc, #592]	; (8003fb4 <HAL_RCC_OscConfig+0x27c>)
 8003d62:	68db      	ldr	r3, [r3, #12]
 8003d64:	f003 0303 	and.w	r3, r3, #3
 8003d68:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003d6a:	69bb      	ldr	r3, [r7, #24]
 8003d6c:	2b0c      	cmp	r3, #12
 8003d6e:	d102      	bne.n	8003d76 <HAL_RCC_OscConfig+0x3e>
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	2b03      	cmp	r3, #3
 8003d74:	d002      	beq.n	8003d7c <HAL_RCC_OscConfig+0x44>
 8003d76:	69bb      	ldr	r3, [r7, #24]
 8003d78:	2b08      	cmp	r3, #8
 8003d7a:	d10b      	bne.n	8003d94 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d7c:	4b8d      	ldr	r3, [pc, #564]	; (8003fb4 <HAL_RCC_OscConfig+0x27c>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d05b      	beq.n	8003e40 <HAL_RCC_OscConfig+0x108>
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d157      	bne.n	8003e40 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003d90:	2301      	movs	r3, #1
 8003d92:	e2e1      	b.n	8004358 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	685b      	ldr	r3, [r3, #4]
 8003d98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d9c:	d106      	bne.n	8003dac <HAL_RCC_OscConfig+0x74>
 8003d9e:	4b85      	ldr	r3, [pc, #532]	; (8003fb4 <HAL_RCC_OscConfig+0x27c>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4a84      	ldr	r2, [pc, #528]	; (8003fb4 <HAL_RCC_OscConfig+0x27c>)
 8003da4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003da8:	6013      	str	r3, [r2, #0]
 8003daa:	e01d      	b.n	8003de8 <HAL_RCC_OscConfig+0xb0>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003db4:	d10c      	bne.n	8003dd0 <HAL_RCC_OscConfig+0x98>
 8003db6:	4b7f      	ldr	r3, [pc, #508]	; (8003fb4 <HAL_RCC_OscConfig+0x27c>)
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	4a7e      	ldr	r2, [pc, #504]	; (8003fb4 <HAL_RCC_OscConfig+0x27c>)
 8003dbc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003dc0:	6013      	str	r3, [r2, #0]
 8003dc2:	4b7c      	ldr	r3, [pc, #496]	; (8003fb4 <HAL_RCC_OscConfig+0x27c>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	4a7b      	ldr	r2, [pc, #492]	; (8003fb4 <HAL_RCC_OscConfig+0x27c>)
 8003dc8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003dcc:	6013      	str	r3, [r2, #0]
 8003dce:	e00b      	b.n	8003de8 <HAL_RCC_OscConfig+0xb0>
 8003dd0:	4b78      	ldr	r3, [pc, #480]	; (8003fb4 <HAL_RCC_OscConfig+0x27c>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	4a77      	ldr	r2, [pc, #476]	; (8003fb4 <HAL_RCC_OscConfig+0x27c>)
 8003dd6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003dda:	6013      	str	r3, [r2, #0]
 8003ddc:	4b75      	ldr	r3, [pc, #468]	; (8003fb4 <HAL_RCC_OscConfig+0x27c>)
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4a74      	ldr	r2, [pc, #464]	; (8003fb4 <HAL_RCC_OscConfig+0x27c>)
 8003de2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003de6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d013      	beq.n	8003e18 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003df0:	f7fe fcb8 	bl	8002764 <HAL_GetTick>
 8003df4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003df6:	e008      	b.n	8003e0a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003df8:	f7fe fcb4 	bl	8002764 <HAL_GetTick>
 8003dfc:	4602      	mov	r2, r0
 8003dfe:	693b      	ldr	r3, [r7, #16]
 8003e00:	1ad3      	subs	r3, r2, r3
 8003e02:	2b64      	cmp	r3, #100	; 0x64
 8003e04:	d901      	bls.n	8003e0a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003e06:	2303      	movs	r3, #3
 8003e08:	e2a6      	b.n	8004358 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e0a:	4b6a      	ldr	r3, [pc, #424]	; (8003fb4 <HAL_RCC_OscConfig+0x27c>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d0f0      	beq.n	8003df8 <HAL_RCC_OscConfig+0xc0>
 8003e16:	e014      	b.n	8003e42 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e18:	f7fe fca4 	bl	8002764 <HAL_GetTick>
 8003e1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003e1e:	e008      	b.n	8003e32 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e20:	f7fe fca0 	bl	8002764 <HAL_GetTick>
 8003e24:	4602      	mov	r2, r0
 8003e26:	693b      	ldr	r3, [r7, #16]
 8003e28:	1ad3      	subs	r3, r2, r3
 8003e2a:	2b64      	cmp	r3, #100	; 0x64
 8003e2c:	d901      	bls.n	8003e32 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003e2e:	2303      	movs	r3, #3
 8003e30:	e292      	b.n	8004358 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003e32:	4b60      	ldr	r3, [pc, #384]	; (8003fb4 <HAL_RCC_OscConfig+0x27c>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d1f0      	bne.n	8003e20 <HAL_RCC_OscConfig+0xe8>
 8003e3e:	e000      	b.n	8003e42 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f003 0302 	and.w	r3, r3, #2
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d075      	beq.n	8003f3a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e4e:	4b59      	ldr	r3, [pc, #356]	; (8003fb4 <HAL_RCC_OscConfig+0x27c>)
 8003e50:	689b      	ldr	r3, [r3, #8]
 8003e52:	f003 030c 	and.w	r3, r3, #12
 8003e56:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003e58:	4b56      	ldr	r3, [pc, #344]	; (8003fb4 <HAL_RCC_OscConfig+0x27c>)
 8003e5a:	68db      	ldr	r3, [r3, #12]
 8003e5c:	f003 0303 	and.w	r3, r3, #3
 8003e60:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003e62:	69bb      	ldr	r3, [r7, #24]
 8003e64:	2b0c      	cmp	r3, #12
 8003e66:	d102      	bne.n	8003e6e <HAL_RCC_OscConfig+0x136>
 8003e68:	697b      	ldr	r3, [r7, #20]
 8003e6a:	2b02      	cmp	r3, #2
 8003e6c:	d002      	beq.n	8003e74 <HAL_RCC_OscConfig+0x13c>
 8003e6e:	69bb      	ldr	r3, [r7, #24]
 8003e70:	2b04      	cmp	r3, #4
 8003e72:	d11f      	bne.n	8003eb4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003e74:	4b4f      	ldr	r3, [pc, #316]	; (8003fb4 <HAL_RCC_OscConfig+0x27c>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d005      	beq.n	8003e8c <HAL_RCC_OscConfig+0x154>
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	68db      	ldr	r3, [r3, #12]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d101      	bne.n	8003e8c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003e88:	2301      	movs	r3, #1
 8003e8a:	e265      	b.n	8004358 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e8c:	4b49      	ldr	r3, [pc, #292]	; (8003fb4 <HAL_RCC_OscConfig+0x27c>)
 8003e8e:	685b      	ldr	r3, [r3, #4]
 8003e90:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	691b      	ldr	r3, [r3, #16]
 8003e98:	061b      	lsls	r3, r3, #24
 8003e9a:	4946      	ldr	r1, [pc, #280]	; (8003fb4 <HAL_RCC_OscConfig+0x27c>)
 8003e9c:	4313      	orrs	r3, r2
 8003e9e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003ea0:	4b45      	ldr	r3, [pc, #276]	; (8003fb8 <HAL_RCC_OscConfig+0x280>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	f7fe f999 	bl	80021dc <HAL_InitTick>
 8003eaa:	4603      	mov	r3, r0
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d043      	beq.n	8003f38 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	e251      	b.n	8004358 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	68db      	ldr	r3, [r3, #12]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d023      	beq.n	8003f04 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ebc:	4b3d      	ldr	r3, [pc, #244]	; (8003fb4 <HAL_RCC_OscConfig+0x27c>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	4a3c      	ldr	r2, [pc, #240]	; (8003fb4 <HAL_RCC_OscConfig+0x27c>)
 8003ec2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ec6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ec8:	f7fe fc4c 	bl	8002764 <HAL_GetTick>
 8003ecc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ece:	e008      	b.n	8003ee2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ed0:	f7fe fc48 	bl	8002764 <HAL_GetTick>
 8003ed4:	4602      	mov	r2, r0
 8003ed6:	693b      	ldr	r3, [r7, #16]
 8003ed8:	1ad3      	subs	r3, r2, r3
 8003eda:	2b02      	cmp	r3, #2
 8003edc:	d901      	bls.n	8003ee2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003ede:	2303      	movs	r3, #3
 8003ee0:	e23a      	b.n	8004358 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ee2:	4b34      	ldr	r3, [pc, #208]	; (8003fb4 <HAL_RCC_OscConfig+0x27c>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d0f0      	beq.n	8003ed0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003eee:	4b31      	ldr	r3, [pc, #196]	; (8003fb4 <HAL_RCC_OscConfig+0x27c>)
 8003ef0:	685b      	ldr	r3, [r3, #4]
 8003ef2:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	691b      	ldr	r3, [r3, #16]
 8003efa:	061b      	lsls	r3, r3, #24
 8003efc:	492d      	ldr	r1, [pc, #180]	; (8003fb4 <HAL_RCC_OscConfig+0x27c>)
 8003efe:	4313      	orrs	r3, r2
 8003f00:	604b      	str	r3, [r1, #4]
 8003f02:	e01a      	b.n	8003f3a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f04:	4b2b      	ldr	r3, [pc, #172]	; (8003fb4 <HAL_RCC_OscConfig+0x27c>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	4a2a      	ldr	r2, [pc, #168]	; (8003fb4 <HAL_RCC_OscConfig+0x27c>)
 8003f0a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003f0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f10:	f7fe fc28 	bl	8002764 <HAL_GetTick>
 8003f14:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003f16:	e008      	b.n	8003f2a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f18:	f7fe fc24 	bl	8002764 <HAL_GetTick>
 8003f1c:	4602      	mov	r2, r0
 8003f1e:	693b      	ldr	r3, [r7, #16]
 8003f20:	1ad3      	subs	r3, r2, r3
 8003f22:	2b02      	cmp	r3, #2
 8003f24:	d901      	bls.n	8003f2a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003f26:	2303      	movs	r3, #3
 8003f28:	e216      	b.n	8004358 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003f2a:	4b22      	ldr	r3, [pc, #136]	; (8003fb4 <HAL_RCC_OscConfig+0x27c>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d1f0      	bne.n	8003f18 <HAL_RCC_OscConfig+0x1e0>
 8003f36:	e000      	b.n	8003f3a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f38:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f003 0308 	and.w	r3, r3, #8
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d041      	beq.n	8003fca <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	695b      	ldr	r3, [r3, #20]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d01c      	beq.n	8003f88 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f4e:	4b19      	ldr	r3, [pc, #100]	; (8003fb4 <HAL_RCC_OscConfig+0x27c>)
 8003f50:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f54:	4a17      	ldr	r2, [pc, #92]	; (8003fb4 <HAL_RCC_OscConfig+0x27c>)
 8003f56:	f043 0301 	orr.w	r3, r3, #1
 8003f5a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f5e:	f7fe fc01 	bl	8002764 <HAL_GetTick>
 8003f62:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003f64:	e008      	b.n	8003f78 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f66:	f7fe fbfd 	bl	8002764 <HAL_GetTick>
 8003f6a:	4602      	mov	r2, r0
 8003f6c:	693b      	ldr	r3, [r7, #16]
 8003f6e:	1ad3      	subs	r3, r2, r3
 8003f70:	2b02      	cmp	r3, #2
 8003f72:	d901      	bls.n	8003f78 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003f74:	2303      	movs	r3, #3
 8003f76:	e1ef      	b.n	8004358 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003f78:	4b0e      	ldr	r3, [pc, #56]	; (8003fb4 <HAL_RCC_OscConfig+0x27c>)
 8003f7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f7e:	f003 0302 	and.w	r3, r3, #2
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d0ef      	beq.n	8003f66 <HAL_RCC_OscConfig+0x22e>
 8003f86:	e020      	b.n	8003fca <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f88:	4b0a      	ldr	r3, [pc, #40]	; (8003fb4 <HAL_RCC_OscConfig+0x27c>)
 8003f8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f8e:	4a09      	ldr	r2, [pc, #36]	; (8003fb4 <HAL_RCC_OscConfig+0x27c>)
 8003f90:	f023 0301 	bic.w	r3, r3, #1
 8003f94:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f98:	f7fe fbe4 	bl	8002764 <HAL_GetTick>
 8003f9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003f9e:	e00d      	b.n	8003fbc <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003fa0:	f7fe fbe0 	bl	8002764 <HAL_GetTick>
 8003fa4:	4602      	mov	r2, r0
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	1ad3      	subs	r3, r2, r3
 8003faa:	2b02      	cmp	r3, #2
 8003fac:	d906      	bls.n	8003fbc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003fae:	2303      	movs	r3, #3
 8003fb0:	e1d2      	b.n	8004358 <HAL_RCC_OscConfig+0x620>
 8003fb2:	bf00      	nop
 8003fb4:	40021000 	.word	0x40021000
 8003fb8:	20000094 	.word	0x20000094
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003fbc:	4b8c      	ldr	r3, [pc, #560]	; (80041f0 <HAL_RCC_OscConfig+0x4b8>)
 8003fbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003fc2:	f003 0302 	and.w	r3, r3, #2
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d1ea      	bne.n	8003fa0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f003 0304 	and.w	r3, r3, #4
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	f000 80a6 	beq.w	8004124 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003fd8:	2300      	movs	r3, #0
 8003fda:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003fdc:	4b84      	ldr	r3, [pc, #528]	; (80041f0 <HAL_RCC_OscConfig+0x4b8>)
 8003fde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fe0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d101      	bne.n	8003fec <HAL_RCC_OscConfig+0x2b4>
 8003fe8:	2301      	movs	r3, #1
 8003fea:	e000      	b.n	8003fee <HAL_RCC_OscConfig+0x2b6>
 8003fec:	2300      	movs	r3, #0
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d00d      	beq.n	800400e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ff2:	4b7f      	ldr	r3, [pc, #508]	; (80041f0 <HAL_RCC_OscConfig+0x4b8>)
 8003ff4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ff6:	4a7e      	ldr	r2, [pc, #504]	; (80041f0 <HAL_RCC_OscConfig+0x4b8>)
 8003ff8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ffc:	6593      	str	r3, [r2, #88]	; 0x58
 8003ffe:	4b7c      	ldr	r3, [pc, #496]	; (80041f0 <HAL_RCC_OscConfig+0x4b8>)
 8004000:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004002:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004006:	60fb      	str	r3, [r7, #12]
 8004008:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800400a:	2301      	movs	r3, #1
 800400c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800400e:	4b79      	ldr	r3, [pc, #484]	; (80041f4 <HAL_RCC_OscConfig+0x4bc>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004016:	2b00      	cmp	r3, #0
 8004018:	d118      	bne.n	800404c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800401a:	4b76      	ldr	r3, [pc, #472]	; (80041f4 <HAL_RCC_OscConfig+0x4bc>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4a75      	ldr	r2, [pc, #468]	; (80041f4 <HAL_RCC_OscConfig+0x4bc>)
 8004020:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004024:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004026:	f7fe fb9d 	bl	8002764 <HAL_GetTick>
 800402a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800402c:	e008      	b.n	8004040 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800402e:	f7fe fb99 	bl	8002764 <HAL_GetTick>
 8004032:	4602      	mov	r2, r0
 8004034:	693b      	ldr	r3, [r7, #16]
 8004036:	1ad3      	subs	r3, r2, r3
 8004038:	2b02      	cmp	r3, #2
 800403a:	d901      	bls.n	8004040 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800403c:	2303      	movs	r3, #3
 800403e:	e18b      	b.n	8004358 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004040:	4b6c      	ldr	r3, [pc, #432]	; (80041f4 <HAL_RCC_OscConfig+0x4bc>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004048:	2b00      	cmp	r3, #0
 800404a:	d0f0      	beq.n	800402e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	689b      	ldr	r3, [r3, #8]
 8004050:	2b01      	cmp	r3, #1
 8004052:	d108      	bne.n	8004066 <HAL_RCC_OscConfig+0x32e>
 8004054:	4b66      	ldr	r3, [pc, #408]	; (80041f0 <HAL_RCC_OscConfig+0x4b8>)
 8004056:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800405a:	4a65      	ldr	r2, [pc, #404]	; (80041f0 <HAL_RCC_OscConfig+0x4b8>)
 800405c:	f043 0301 	orr.w	r3, r3, #1
 8004060:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004064:	e024      	b.n	80040b0 <HAL_RCC_OscConfig+0x378>
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	689b      	ldr	r3, [r3, #8]
 800406a:	2b05      	cmp	r3, #5
 800406c:	d110      	bne.n	8004090 <HAL_RCC_OscConfig+0x358>
 800406e:	4b60      	ldr	r3, [pc, #384]	; (80041f0 <HAL_RCC_OscConfig+0x4b8>)
 8004070:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004074:	4a5e      	ldr	r2, [pc, #376]	; (80041f0 <HAL_RCC_OscConfig+0x4b8>)
 8004076:	f043 0304 	orr.w	r3, r3, #4
 800407a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800407e:	4b5c      	ldr	r3, [pc, #368]	; (80041f0 <HAL_RCC_OscConfig+0x4b8>)
 8004080:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004084:	4a5a      	ldr	r2, [pc, #360]	; (80041f0 <HAL_RCC_OscConfig+0x4b8>)
 8004086:	f043 0301 	orr.w	r3, r3, #1
 800408a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800408e:	e00f      	b.n	80040b0 <HAL_RCC_OscConfig+0x378>
 8004090:	4b57      	ldr	r3, [pc, #348]	; (80041f0 <HAL_RCC_OscConfig+0x4b8>)
 8004092:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004096:	4a56      	ldr	r2, [pc, #344]	; (80041f0 <HAL_RCC_OscConfig+0x4b8>)
 8004098:	f023 0301 	bic.w	r3, r3, #1
 800409c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80040a0:	4b53      	ldr	r3, [pc, #332]	; (80041f0 <HAL_RCC_OscConfig+0x4b8>)
 80040a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040a6:	4a52      	ldr	r2, [pc, #328]	; (80041f0 <HAL_RCC_OscConfig+0x4b8>)
 80040a8:	f023 0304 	bic.w	r3, r3, #4
 80040ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	689b      	ldr	r3, [r3, #8]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d016      	beq.n	80040e6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040b8:	f7fe fb54 	bl	8002764 <HAL_GetTick>
 80040bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80040be:	e00a      	b.n	80040d6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040c0:	f7fe fb50 	bl	8002764 <HAL_GetTick>
 80040c4:	4602      	mov	r2, r0
 80040c6:	693b      	ldr	r3, [r7, #16]
 80040c8:	1ad3      	subs	r3, r2, r3
 80040ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80040ce:	4293      	cmp	r3, r2
 80040d0:	d901      	bls.n	80040d6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80040d2:	2303      	movs	r3, #3
 80040d4:	e140      	b.n	8004358 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80040d6:	4b46      	ldr	r3, [pc, #280]	; (80041f0 <HAL_RCC_OscConfig+0x4b8>)
 80040d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040dc:	f003 0302 	and.w	r3, r3, #2
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d0ed      	beq.n	80040c0 <HAL_RCC_OscConfig+0x388>
 80040e4:	e015      	b.n	8004112 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040e6:	f7fe fb3d 	bl	8002764 <HAL_GetTick>
 80040ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80040ec:	e00a      	b.n	8004104 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040ee:	f7fe fb39 	bl	8002764 <HAL_GetTick>
 80040f2:	4602      	mov	r2, r0
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	1ad3      	subs	r3, r2, r3
 80040f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d901      	bls.n	8004104 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004100:	2303      	movs	r3, #3
 8004102:	e129      	b.n	8004358 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004104:	4b3a      	ldr	r3, [pc, #232]	; (80041f0 <HAL_RCC_OscConfig+0x4b8>)
 8004106:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800410a:	f003 0302 	and.w	r3, r3, #2
 800410e:	2b00      	cmp	r3, #0
 8004110:	d1ed      	bne.n	80040ee <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004112:	7ffb      	ldrb	r3, [r7, #31]
 8004114:	2b01      	cmp	r3, #1
 8004116:	d105      	bne.n	8004124 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004118:	4b35      	ldr	r3, [pc, #212]	; (80041f0 <HAL_RCC_OscConfig+0x4b8>)
 800411a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800411c:	4a34      	ldr	r2, [pc, #208]	; (80041f0 <HAL_RCC_OscConfig+0x4b8>)
 800411e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004122:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f003 0320 	and.w	r3, r3, #32
 800412c:	2b00      	cmp	r3, #0
 800412e:	d03c      	beq.n	80041aa <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	699b      	ldr	r3, [r3, #24]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d01c      	beq.n	8004172 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004138:	4b2d      	ldr	r3, [pc, #180]	; (80041f0 <HAL_RCC_OscConfig+0x4b8>)
 800413a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800413e:	4a2c      	ldr	r2, [pc, #176]	; (80041f0 <HAL_RCC_OscConfig+0x4b8>)
 8004140:	f043 0301 	orr.w	r3, r3, #1
 8004144:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004148:	f7fe fb0c 	bl	8002764 <HAL_GetTick>
 800414c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800414e:	e008      	b.n	8004162 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004150:	f7fe fb08 	bl	8002764 <HAL_GetTick>
 8004154:	4602      	mov	r2, r0
 8004156:	693b      	ldr	r3, [r7, #16]
 8004158:	1ad3      	subs	r3, r2, r3
 800415a:	2b02      	cmp	r3, #2
 800415c:	d901      	bls.n	8004162 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800415e:	2303      	movs	r3, #3
 8004160:	e0fa      	b.n	8004358 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004162:	4b23      	ldr	r3, [pc, #140]	; (80041f0 <HAL_RCC_OscConfig+0x4b8>)
 8004164:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004168:	f003 0302 	and.w	r3, r3, #2
 800416c:	2b00      	cmp	r3, #0
 800416e:	d0ef      	beq.n	8004150 <HAL_RCC_OscConfig+0x418>
 8004170:	e01b      	b.n	80041aa <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004172:	4b1f      	ldr	r3, [pc, #124]	; (80041f0 <HAL_RCC_OscConfig+0x4b8>)
 8004174:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004178:	4a1d      	ldr	r2, [pc, #116]	; (80041f0 <HAL_RCC_OscConfig+0x4b8>)
 800417a:	f023 0301 	bic.w	r3, r3, #1
 800417e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004182:	f7fe faef 	bl	8002764 <HAL_GetTick>
 8004186:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004188:	e008      	b.n	800419c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800418a:	f7fe faeb 	bl	8002764 <HAL_GetTick>
 800418e:	4602      	mov	r2, r0
 8004190:	693b      	ldr	r3, [r7, #16]
 8004192:	1ad3      	subs	r3, r2, r3
 8004194:	2b02      	cmp	r3, #2
 8004196:	d901      	bls.n	800419c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004198:	2303      	movs	r3, #3
 800419a:	e0dd      	b.n	8004358 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800419c:	4b14      	ldr	r3, [pc, #80]	; (80041f0 <HAL_RCC_OscConfig+0x4b8>)
 800419e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80041a2:	f003 0302 	and.w	r3, r3, #2
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d1ef      	bne.n	800418a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	69db      	ldr	r3, [r3, #28]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	f000 80d1 	beq.w	8004356 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80041b4:	4b0e      	ldr	r3, [pc, #56]	; (80041f0 <HAL_RCC_OscConfig+0x4b8>)
 80041b6:	689b      	ldr	r3, [r3, #8]
 80041b8:	f003 030c 	and.w	r3, r3, #12
 80041bc:	2b0c      	cmp	r3, #12
 80041be:	f000 808b 	beq.w	80042d8 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	69db      	ldr	r3, [r3, #28]
 80041c6:	2b02      	cmp	r3, #2
 80041c8:	d15e      	bne.n	8004288 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041ca:	4b09      	ldr	r3, [pc, #36]	; (80041f0 <HAL_RCC_OscConfig+0x4b8>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	4a08      	ldr	r2, [pc, #32]	; (80041f0 <HAL_RCC_OscConfig+0x4b8>)
 80041d0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80041d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041d6:	f7fe fac5 	bl	8002764 <HAL_GetTick>
 80041da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80041dc:	e00c      	b.n	80041f8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041de:	f7fe fac1 	bl	8002764 <HAL_GetTick>
 80041e2:	4602      	mov	r2, r0
 80041e4:	693b      	ldr	r3, [r7, #16]
 80041e6:	1ad3      	subs	r3, r2, r3
 80041e8:	2b02      	cmp	r3, #2
 80041ea:	d905      	bls.n	80041f8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80041ec:	2303      	movs	r3, #3
 80041ee:	e0b3      	b.n	8004358 <HAL_RCC_OscConfig+0x620>
 80041f0:	40021000 	.word	0x40021000
 80041f4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80041f8:	4b59      	ldr	r3, [pc, #356]	; (8004360 <HAL_RCC_OscConfig+0x628>)
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004200:	2b00      	cmp	r3, #0
 8004202:	d1ec      	bne.n	80041de <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004204:	4b56      	ldr	r3, [pc, #344]	; (8004360 <HAL_RCC_OscConfig+0x628>)
 8004206:	68da      	ldr	r2, [r3, #12]
 8004208:	4b56      	ldr	r3, [pc, #344]	; (8004364 <HAL_RCC_OscConfig+0x62c>)
 800420a:	4013      	ands	r3, r2
 800420c:	687a      	ldr	r2, [r7, #4]
 800420e:	6a11      	ldr	r1, [r2, #32]
 8004210:	687a      	ldr	r2, [r7, #4]
 8004212:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004214:	3a01      	subs	r2, #1
 8004216:	0112      	lsls	r2, r2, #4
 8004218:	4311      	orrs	r1, r2
 800421a:	687a      	ldr	r2, [r7, #4]
 800421c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800421e:	0212      	lsls	r2, r2, #8
 8004220:	4311      	orrs	r1, r2
 8004222:	687a      	ldr	r2, [r7, #4]
 8004224:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004226:	0852      	lsrs	r2, r2, #1
 8004228:	3a01      	subs	r2, #1
 800422a:	0552      	lsls	r2, r2, #21
 800422c:	4311      	orrs	r1, r2
 800422e:	687a      	ldr	r2, [r7, #4]
 8004230:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004232:	0852      	lsrs	r2, r2, #1
 8004234:	3a01      	subs	r2, #1
 8004236:	0652      	lsls	r2, r2, #25
 8004238:	4311      	orrs	r1, r2
 800423a:	687a      	ldr	r2, [r7, #4]
 800423c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800423e:	06d2      	lsls	r2, r2, #27
 8004240:	430a      	orrs	r2, r1
 8004242:	4947      	ldr	r1, [pc, #284]	; (8004360 <HAL_RCC_OscConfig+0x628>)
 8004244:	4313      	orrs	r3, r2
 8004246:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004248:	4b45      	ldr	r3, [pc, #276]	; (8004360 <HAL_RCC_OscConfig+0x628>)
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	4a44      	ldr	r2, [pc, #272]	; (8004360 <HAL_RCC_OscConfig+0x628>)
 800424e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004252:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004254:	4b42      	ldr	r3, [pc, #264]	; (8004360 <HAL_RCC_OscConfig+0x628>)
 8004256:	68db      	ldr	r3, [r3, #12]
 8004258:	4a41      	ldr	r2, [pc, #260]	; (8004360 <HAL_RCC_OscConfig+0x628>)
 800425a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800425e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004260:	f7fe fa80 	bl	8002764 <HAL_GetTick>
 8004264:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004266:	e008      	b.n	800427a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004268:	f7fe fa7c 	bl	8002764 <HAL_GetTick>
 800426c:	4602      	mov	r2, r0
 800426e:	693b      	ldr	r3, [r7, #16]
 8004270:	1ad3      	subs	r3, r2, r3
 8004272:	2b02      	cmp	r3, #2
 8004274:	d901      	bls.n	800427a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8004276:	2303      	movs	r3, #3
 8004278:	e06e      	b.n	8004358 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800427a:	4b39      	ldr	r3, [pc, #228]	; (8004360 <HAL_RCC_OscConfig+0x628>)
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004282:	2b00      	cmp	r3, #0
 8004284:	d0f0      	beq.n	8004268 <HAL_RCC_OscConfig+0x530>
 8004286:	e066      	b.n	8004356 <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004288:	4b35      	ldr	r3, [pc, #212]	; (8004360 <HAL_RCC_OscConfig+0x628>)
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	4a34      	ldr	r2, [pc, #208]	; (8004360 <HAL_RCC_OscConfig+0x628>)
 800428e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004292:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8004294:	4b32      	ldr	r3, [pc, #200]	; (8004360 <HAL_RCC_OscConfig+0x628>)
 8004296:	68db      	ldr	r3, [r3, #12]
 8004298:	4a31      	ldr	r2, [pc, #196]	; (8004360 <HAL_RCC_OscConfig+0x628>)
 800429a:	f023 0303 	bic.w	r3, r3, #3
 800429e:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80042a0:	4b2f      	ldr	r3, [pc, #188]	; (8004360 <HAL_RCC_OscConfig+0x628>)
 80042a2:	68db      	ldr	r3, [r3, #12]
 80042a4:	4a2e      	ldr	r2, [pc, #184]	; (8004360 <HAL_RCC_OscConfig+0x628>)
 80042a6:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80042aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80042ae:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042b0:	f7fe fa58 	bl	8002764 <HAL_GetTick>
 80042b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80042b6:	e008      	b.n	80042ca <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042b8:	f7fe fa54 	bl	8002764 <HAL_GetTick>
 80042bc:	4602      	mov	r2, r0
 80042be:	693b      	ldr	r3, [r7, #16]
 80042c0:	1ad3      	subs	r3, r2, r3
 80042c2:	2b02      	cmp	r3, #2
 80042c4:	d901      	bls.n	80042ca <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 80042c6:	2303      	movs	r3, #3
 80042c8:	e046      	b.n	8004358 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80042ca:	4b25      	ldr	r3, [pc, #148]	; (8004360 <HAL_RCC_OscConfig+0x628>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d1f0      	bne.n	80042b8 <HAL_RCC_OscConfig+0x580>
 80042d6:	e03e      	b.n	8004356 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	69db      	ldr	r3, [r3, #28]
 80042dc:	2b01      	cmp	r3, #1
 80042de:	d101      	bne.n	80042e4 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 80042e0:	2301      	movs	r3, #1
 80042e2:	e039      	b.n	8004358 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80042e4:	4b1e      	ldr	r3, [pc, #120]	; (8004360 <HAL_RCC_OscConfig+0x628>)
 80042e6:	68db      	ldr	r3, [r3, #12]
 80042e8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042ea:	697b      	ldr	r3, [r7, #20]
 80042ec:	f003 0203 	and.w	r2, r3, #3
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6a1b      	ldr	r3, [r3, #32]
 80042f4:	429a      	cmp	r2, r3
 80042f6:	d12c      	bne.n	8004352 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004302:	3b01      	subs	r3, #1
 8004304:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004306:	429a      	cmp	r2, r3
 8004308:	d123      	bne.n	8004352 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800430a:	697b      	ldr	r3, [r7, #20]
 800430c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004314:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004316:	429a      	cmp	r2, r3
 8004318:	d11b      	bne.n	8004352 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800431a:	697b      	ldr	r3, [r7, #20]
 800431c:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004324:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004326:	429a      	cmp	r2, r3
 8004328:	d113      	bne.n	8004352 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800432a:	697b      	ldr	r3, [r7, #20]
 800432c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004334:	085b      	lsrs	r3, r3, #1
 8004336:	3b01      	subs	r3, #1
 8004338:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800433a:	429a      	cmp	r2, r3
 800433c:	d109      	bne.n	8004352 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800433e:	697b      	ldr	r3, [r7, #20]
 8004340:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004348:	085b      	lsrs	r3, r3, #1
 800434a:	3b01      	subs	r3, #1
 800434c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800434e:	429a      	cmp	r2, r3
 8004350:	d001      	beq.n	8004356 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8004352:	2301      	movs	r3, #1
 8004354:	e000      	b.n	8004358 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8004356:	2300      	movs	r3, #0
}
 8004358:	4618      	mov	r0, r3
 800435a:	3720      	adds	r7, #32
 800435c:	46bd      	mov	sp, r7
 800435e:	bd80      	pop	{r7, pc}
 8004360:	40021000 	.word	0x40021000
 8004364:	019f800c 	.word	0x019f800c

08004368 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b086      	sub	sp, #24
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
 8004370:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004372:	2300      	movs	r3, #0
 8004374:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d101      	bne.n	8004380 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800437c:	2301      	movs	r3, #1
 800437e:	e11e      	b.n	80045be <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004380:	4b91      	ldr	r3, [pc, #580]	; (80045c8 <HAL_RCC_ClockConfig+0x260>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f003 030f 	and.w	r3, r3, #15
 8004388:	683a      	ldr	r2, [r7, #0]
 800438a:	429a      	cmp	r2, r3
 800438c:	d910      	bls.n	80043b0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800438e:	4b8e      	ldr	r3, [pc, #568]	; (80045c8 <HAL_RCC_ClockConfig+0x260>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f023 020f 	bic.w	r2, r3, #15
 8004396:	498c      	ldr	r1, [pc, #560]	; (80045c8 <HAL_RCC_ClockConfig+0x260>)
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	4313      	orrs	r3, r2
 800439c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800439e:	4b8a      	ldr	r3, [pc, #552]	; (80045c8 <HAL_RCC_ClockConfig+0x260>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f003 030f 	and.w	r3, r3, #15
 80043a6:	683a      	ldr	r2, [r7, #0]
 80043a8:	429a      	cmp	r2, r3
 80043aa:	d001      	beq.n	80043b0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80043ac:	2301      	movs	r3, #1
 80043ae:	e106      	b.n	80045be <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f003 0301 	and.w	r3, r3, #1
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d073      	beq.n	80044a4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	2b03      	cmp	r3, #3
 80043c2:	d129      	bne.n	8004418 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80043c4:	4b81      	ldr	r3, [pc, #516]	; (80045cc <HAL_RCC_ClockConfig+0x264>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d101      	bne.n	80043d4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80043d0:	2301      	movs	r3, #1
 80043d2:	e0f4      	b.n	80045be <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80043d4:	f000 f9d0 	bl	8004778 <RCC_GetSysClockFreqFromPLLSource>
 80043d8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80043da:	693b      	ldr	r3, [r7, #16]
 80043dc:	4a7c      	ldr	r2, [pc, #496]	; (80045d0 <HAL_RCC_ClockConfig+0x268>)
 80043de:	4293      	cmp	r3, r2
 80043e0:	d93f      	bls.n	8004462 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80043e2:	4b7a      	ldr	r3, [pc, #488]	; (80045cc <HAL_RCC_ClockConfig+0x264>)
 80043e4:	689b      	ldr	r3, [r3, #8]
 80043e6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d009      	beq.n	8004402 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d033      	beq.n	8004462 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d12f      	bne.n	8004462 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004402:	4b72      	ldr	r3, [pc, #456]	; (80045cc <HAL_RCC_ClockConfig+0x264>)
 8004404:	689b      	ldr	r3, [r3, #8]
 8004406:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800440a:	4a70      	ldr	r2, [pc, #448]	; (80045cc <HAL_RCC_ClockConfig+0x264>)
 800440c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004410:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004412:	2380      	movs	r3, #128	; 0x80
 8004414:	617b      	str	r3, [r7, #20]
 8004416:	e024      	b.n	8004462 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	685b      	ldr	r3, [r3, #4]
 800441c:	2b02      	cmp	r3, #2
 800441e:	d107      	bne.n	8004430 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004420:	4b6a      	ldr	r3, [pc, #424]	; (80045cc <HAL_RCC_ClockConfig+0x264>)
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004428:	2b00      	cmp	r3, #0
 800442a:	d109      	bne.n	8004440 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800442c:	2301      	movs	r3, #1
 800442e:	e0c6      	b.n	80045be <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004430:	4b66      	ldr	r3, [pc, #408]	; (80045cc <HAL_RCC_ClockConfig+0x264>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004438:	2b00      	cmp	r3, #0
 800443a:	d101      	bne.n	8004440 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800443c:	2301      	movs	r3, #1
 800443e:	e0be      	b.n	80045be <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004440:	f000 f8ce 	bl	80045e0 <HAL_RCC_GetSysClockFreq>
 8004444:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004446:	693b      	ldr	r3, [r7, #16]
 8004448:	4a61      	ldr	r2, [pc, #388]	; (80045d0 <HAL_RCC_ClockConfig+0x268>)
 800444a:	4293      	cmp	r3, r2
 800444c:	d909      	bls.n	8004462 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800444e:	4b5f      	ldr	r3, [pc, #380]	; (80045cc <HAL_RCC_ClockConfig+0x264>)
 8004450:	689b      	ldr	r3, [r3, #8]
 8004452:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004456:	4a5d      	ldr	r2, [pc, #372]	; (80045cc <HAL_RCC_ClockConfig+0x264>)
 8004458:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800445c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800445e:	2380      	movs	r3, #128	; 0x80
 8004460:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004462:	4b5a      	ldr	r3, [pc, #360]	; (80045cc <HAL_RCC_ClockConfig+0x264>)
 8004464:	689b      	ldr	r3, [r3, #8]
 8004466:	f023 0203 	bic.w	r2, r3, #3
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	685b      	ldr	r3, [r3, #4]
 800446e:	4957      	ldr	r1, [pc, #348]	; (80045cc <HAL_RCC_ClockConfig+0x264>)
 8004470:	4313      	orrs	r3, r2
 8004472:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004474:	f7fe f976 	bl	8002764 <HAL_GetTick>
 8004478:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800447a:	e00a      	b.n	8004492 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800447c:	f7fe f972 	bl	8002764 <HAL_GetTick>
 8004480:	4602      	mov	r2, r0
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	1ad3      	subs	r3, r2, r3
 8004486:	f241 3288 	movw	r2, #5000	; 0x1388
 800448a:	4293      	cmp	r3, r2
 800448c:	d901      	bls.n	8004492 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800448e:	2303      	movs	r3, #3
 8004490:	e095      	b.n	80045be <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004492:	4b4e      	ldr	r3, [pc, #312]	; (80045cc <HAL_RCC_ClockConfig+0x264>)
 8004494:	689b      	ldr	r3, [r3, #8]
 8004496:	f003 020c 	and.w	r2, r3, #12
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	685b      	ldr	r3, [r3, #4]
 800449e:	009b      	lsls	r3, r3, #2
 80044a0:	429a      	cmp	r2, r3
 80044a2:	d1eb      	bne.n	800447c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f003 0302 	and.w	r3, r3, #2
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d023      	beq.n	80044f8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f003 0304 	and.w	r3, r3, #4
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d005      	beq.n	80044c8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80044bc:	4b43      	ldr	r3, [pc, #268]	; (80045cc <HAL_RCC_ClockConfig+0x264>)
 80044be:	689b      	ldr	r3, [r3, #8]
 80044c0:	4a42      	ldr	r2, [pc, #264]	; (80045cc <HAL_RCC_ClockConfig+0x264>)
 80044c2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80044c6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f003 0308 	and.w	r3, r3, #8
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d007      	beq.n	80044e4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80044d4:	4b3d      	ldr	r3, [pc, #244]	; (80045cc <HAL_RCC_ClockConfig+0x264>)
 80044d6:	689b      	ldr	r3, [r3, #8]
 80044d8:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80044dc:	4a3b      	ldr	r2, [pc, #236]	; (80045cc <HAL_RCC_ClockConfig+0x264>)
 80044de:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80044e2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044e4:	4b39      	ldr	r3, [pc, #228]	; (80045cc <HAL_RCC_ClockConfig+0x264>)
 80044e6:	689b      	ldr	r3, [r3, #8]
 80044e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	689b      	ldr	r3, [r3, #8]
 80044f0:	4936      	ldr	r1, [pc, #216]	; (80045cc <HAL_RCC_ClockConfig+0x264>)
 80044f2:	4313      	orrs	r3, r2
 80044f4:	608b      	str	r3, [r1, #8]
 80044f6:	e008      	b.n	800450a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80044f8:	697b      	ldr	r3, [r7, #20]
 80044fa:	2b80      	cmp	r3, #128	; 0x80
 80044fc:	d105      	bne.n	800450a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80044fe:	4b33      	ldr	r3, [pc, #204]	; (80045cc <HAL_RCC_ClockConfig+0x264>)
 8004500:	689b      	ldr	r3, [r3, #8]
 8004502:	4a32      	ldr	r2, [pc, #200]	; (80045cc <HAL_RCC_ClockConfig+0x264>)
 8004504:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004508:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800450a:	4b2f      	ldr	r3, [pc, #188]	; (80045c8 <HAL_RCC_ClockConfig+0x260>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f003 030f 	and.w	r3, r3, #15
 8004512:	683a      	ldr	r2, [r7, #0]
 8004514:	429a      	cmp	r2, r3
 8004516:	d21d      	bcs.n	8004554 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004518:	4b2b      	ldr	r3, [pc, #172]	; (80045c8 <HAL_RCC_ClockConfig+0x260>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f023 020f 	bic.w	r2, r3, #15
 8004520:	4929      	ldr	r1, [pc, #164]	; (80045c8 <HAL_RCC_ClockConfig+0x260>)
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	4313      	orrs	r3, r2
 8004526:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004528:	f7fe f91c 	bl	8002764 <HAL_GetTick>
 800452c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800452e:	e00a      	b.n	8004546 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004530:	f7fe f918 	bl	8002764 <HAL_GetTick>
 8004534:	4602      	mov	r2, r0
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	1ad3      	subs	r3, r2, r3
 800453a:	f241 3288 	movw	r2, #5000	; 0x1388
 800453e:	4293      	cmp	r3, r2
 8004540:	d901      	bls.n	8004546 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004542:	2303      	movs	r3, #3
 8004544:	e03b      	b.n	80045be <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004546:	4b20      	ldr	r3, [pc, #128]	; (80045c8 <HAL_RCC_ClockConfig+0x260>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f003 030f 	and.w	r3, r3, #15
 800454e:	683a      	ldr	r2, [r7, #0]
 8004550:	429a      	cmp	r2, r3
 8004552:	d1ed      	bne.n	8004530 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f003 0304 	and.w	r3, r3, #4
 800455c:	2b00      	cmp	r3, #0
 800455e:	d008      	beq.n	8004572 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004560:	4b1a      	ldr	r3, [pc, #104]	; (80045cc <HAL_RCC_ClockConfig+0x264>)
 8004562:	689b      	ldr	r3, [r3, #8]
 8004564:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	68db      	ldr	r3, [r3, #12]
 800456c:	4917      	ldr	r1, [pc, #92]	; (80045cc <HAL_RCC_ClockConfig+0x264>)
 800456e:	4313      	orrs	r3, r2
 8004570:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f003 0308 	and.w	r3, r3, #8
 800457a:	2b00      	cmp	r3, #0
 800457c:	d009      	beq.n	8004592 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800457e:	4b13      	ldr	r3, [pc, #76]	; (80045cc <HAL_RCC_ClockConfig+0x264>)
 8004580:	689b      	ldr	r3, [r3, #8]
 8004582:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	691b      	ldr	r3, [r3, #16]
 800458a:	00db      	lsls	r3, r3, #3
 800458c:	490f      	ldr	r1, [pc, #60]	; (80045cc <HAL_RCC_ClockConfig+0x264>)
 800458e:	4313      	orrs	r3, r2
 8004590:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004592:	f000 f825 	bl	80045e0 <HAL_RCC_GetSysClockFreq>
 8004596:	4602      	mov	r2, r0
 8004598:	4b0c      	ldr	r3, [pc, #48]	; (80045cc <HAL_RCC_ClockConfig+0x264>)
 800459a:	689b      	ldr	r3, [r3, #8]
 800459c:	091b      	lsrs	r3, r3, #4
 800459e:	f003 030f 	and.w	r3, r3, #15
 80045a2:	490c      	ldr	r1, [pc, #48]	; (80045d4 <HAL_RCC_ClockConfig+0x26c>)
 80045a4:	5ccb      	ldrb	r3, [r1, r3]
 80045a6:	f003 031f 	and.w	r3, r3, #31
 80045aa:	fa22 f303 	lsr.w	r3, r2, r3
 80045ae:	4a0a      	ldr	r2, [pc, #40]	; (80045d8 <HAL_RCC_ClockConfig+0x270>)
 80045b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80045b2:	4b0a      	ldr	r3, [pc, #40]	; (80045dc <HAL_RCC_ClockConfig+0x274>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4618      	mov	r0, r3
 80045b8:	f7fd fe10 	bl	80021dc <HAL_InitTick>
 80045bc:	4603      	mov	r3, r0
}
 80045be:	4618      	mov	r0, r3
 80045c0:	3718      	adds	r7, #24
 80045c2:	46bd      	mov	sp, r7
 80045c4:	bd80      	pop	{r7, pc}
 80045c6:	bf00      	nop
 80045c8:	40022000 	.word	0x40022000
 80045cc:	40021000 	.word	0x40021000
 80045d0:	04c4b400 	.word	0x04c4b400
 80045d4:	0800ff00 	.word	0x0800ff00
 80045d8:	20000090 	.word	0x20000090
 80045dc:	20000094 	.word	0x20000094

080045e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80045e0:	b480      	push	{r7}
 80045e2:	b087      	sub	sp, #28
 80045e4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80045e6:	4b2c      	ldr	r3, [pc, #176]	; (8004698 <HAL_RCC_GetSysClockFreq+0xb8>)
 80045e8:	689b      	ldr	r3, [r3, #8]
 80045ea:	f003 030c 	and.w	r3, r3, #12
 80045ee:	2b04      	cmp	r3, #4
 80045f0:	d102      	bne.n	80045f8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80045f2:	4b2a      	ldr	r3, [pc, #168]	; (800469c <HAL_RCC_GetSysClockFreq+0xbc>)
 80045f4:	613b      	str	r3, [r7, #16]
 80045f6:	e047      	b.n	8004688 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80045f8:	4b27      	ldr	r3, [pc, #156]	; (8004698 <HAL_RCC_GetSysClockFreq+0xb8>)
 80045fa:	689b      	ldr	r3, [r3, #8]
 80045fc:	f003 030c 	and.w	r3, r3, #12
 8004600:	2b08      	cmp	r3, #8
 8004602:	d102      	bne.n	800460a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004604:	4b26      	ldr	r3, [pc, #152]	; (80046a0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004606:	613b      	str	r3, [r7, #16]
 8004608:	e03e      	b.n	8004688 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800460a:	4b23      	ldr	r3, [pc, #140]	; (8004698 <HAL_RCC_GetSysClockFreq+0xb8>)
 800460c:	689b      	ldr	r3, [r3, #8]
 800460e:	f003 030c 	and.w	r3, r3, #12
 8004612:	2b0c      	cmp	r3, #12
 8004614:	d136      	bne.n	8004684 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004616:	4b20      	ldr	r3, [pc, #128]	; (8004698 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004618:	68db      	ldr	r3, [r3, #12]
 800461a:	f003 0303 	and.w	r3, r3, #3
 800461e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004620:	4b1d      	ldr	r3, [pc, #116]	; (8004698 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004622:	68db      	ldr	r3, [r3, #12]
 8004624:	091b      	lsrs	r3, r3, #4
 8004626:	f003 030f 	and.w	r3, r3, #15
 800462a:	3301      	adds	r3, #1
 800462c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	2b03      	cmp	r3, #3
 8004632:	d10c      	bne.n	800464e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004634:	4a1a      	ldr	r2, [pc, #104]	; (80046a0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004636:	68bb      	ldr	r3, [r7, #8]
 8004638:	fbb2 f3f3 	udiv	r3, r2, r3
 800463c:	4a16      	ldr	r2, [pc, #88]	; (8004698 <HAL_RCC_GetSysClockFreq+0xb8>)
 800463e:	68d2      	ldr	r2, [r2, #12]
 8004640:	0a12      	lsrs	r2, r2, #8
 8004642:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004646:	fb02 f303 	mul.w	r3, r2, r3
 800464a:	617b      	str	r3, [r7, #20]
      break;
 800464c:	e00c      	b.n	8004668 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800464e:	4a13      	ldr	r2, [pc, #76]	; (800469c <HAL_RCC_GetSysClockFreq+0xbc>)
 8004650:	68bb      	ldr	r3, [r7, #8]
 8004652:	fbb2 f3f3 	udiv	r3, r2, r3
 8004656:	4a10      	ldr	r2, [pc, #64]	; (8004698 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004658:	68d2      	ldr	r2, [r2, #12]
 800465a:	0a12      	lsrs	r2, r2, #8
 800465c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004660:	fb02 f303 	mul.w	r3, r2, r3
 8004664:	617b      	str	r3, [r7, #20]
      break;
 8004666:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004668:	4b0b      	ldr	r3, [pc, #44]	; (8004698 <HAL_RCC_GetSysClockFreq+0xb8>)
 800466a:	68db      	ldr	r3, [r3, #12]
 800466c:	0e5b      	lsrs	r3, r3, #25
 800466e:	f003 0303 	and.w	r3, r3, #3
 8004672:	3301      	adds	r3, #1
 8004674:	005b      	lsls	r3, r3, #1
 8004676:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004678:	697a      	ldr	r2, [r7, #20]
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004680:	613b      	str	r3, [r7, #16]
 8004682:	e001      	b.n	8004688 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004684:	2300      	movs	r3, #0
 8004686:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004688:	693b      	ldr	r3, [r7, #16]
}
 800468a:	4618      	mov	r0, r3
 800468c:	371c      	adds	r7, #28
 800468e:	46bd      	mov	sp, r7
 8004690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004694:	4770      	bx	lr
 8004696:	bf00      	nop
 8004698:	40021000 	.word	0x40021000
 800469c:	00f42400 	.word	0x00f42400
 80046a0:	016e3600 	.word	0x016e3600

080046a4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80046a4:	b480      	push	{r7}
 80046a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80046a8:	4b03      	ldr	r3, [pc, #12]	; (80046b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80046aa:	681b      	ldr	r3, [r3, #0]
}
 80046ac:	4618      	mov	r0, r3
 80046ae:	46bd      	mov	sp, r7
 80046b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b4:	4770      	bx	lr
 80046b6:	bf00      	nop
 80046b8:	20000090 	.word	0x20000090

080046bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80046c0:	f7ff fff0 	bl	80046a4 <HAL_RCC_GetHCLKFreq>
 80046c4:	4602      	mov	r2, r0
 80046c6:	4b06      	ldr	r3, [pc, #24]	; (80046e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80046c8:	689b      	ldr	r3, [r3, #8]
 80046ca:	0a1b      	lsrs	r3, r3, #8
 80046cc:	f003 0307 	and.w	r3, r3, #7
 80046d0:	4904      	ldr	r1, [pc, #16]	; (80046e4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80046d2:	5ccb      	ldrb	r3, [r1, r3]
 80046d4:	f003 031f 	and.w	r3, r3, #31
 80046d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046dc:	4618      	mov	r0, r3
 80046de:	bd80      	pop	{r7, pc}
 80046e0:	40021000 	.word	0x40021000
 80046e4:	0800ff10 	.word	0x0800ff10

080046e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80046ec:	f7ff ffda 	bl	80046a4 <HAL_RCC_GetHCLKFreq>
 80046f0:	4602      	mov	r2, r0
 80046f2:	4b06      	ldr	r3, [pc, #24]	; (800470c <HAL_RCC_GetPCLK2Freq+0x24>)
 80046f4:	689b      	ldr	r3, [r3, #8]
 80046f6:	0adb      	lsrs	r3, r3, #11
 80046f8:	f003 0307 	and.w	r3, r3, #7
 80046fc:	4904      	ldr	r1, [pc, #16]	; (8004710 <HAL_RCC_GetPCLK2Freq+0x28>)
 80046fe:	5ccb      	ldrb	r3, [r1, r3]
 8004700:	f003 031f 	and.w	r3, r3, #31
 8004704:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004708:	4618      	mov	r0, r3
 800470a:	bd80      	pop	{r7, pc}
 800470c:	40021000 	.word	0x40021000
 8004710:	0800ff10 	.word	0x0800ff10

08004714 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004714:	b480      	push	{r7}
 8004716:	b083      	sub	sp, #12
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
 800471c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	220f      	movs	r2, #15
 8004722:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004724:	4b12      	ldr	r3, [pc, #72]	; (8004770 <HAL_RCC_GetClockConfig+0x5c>)
 8004726:	689b      	ldr	r3, [r3, #8]
 8004728:	f003 0203 	and.w	r2, r3, #3
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004730:	4b0f      	ldr	r3, [pc, #60]	; (8004770 <HAL_RCC_GetClockConfig+0x5c>)
 8004732:	689b      	ldr	r3, [r3, #8]
 8004734:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800473c:	4b0c      	ldr	r3, [pc, #48]	; (8004770 <HAL_RCC_GetClockConfig+0x5c>)
 800473e:	689b      	ldr	r3, [r3, #8]
 8004740:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004748:	4b09      	ldr	r3, [pc, #36]	; (8004770 <HAL_RCC_GetClockConfig+0x5c>)
 800474a:	689b      	ldr	r3, [r3, #8]
 800474c:	08db      	lsrs	r3, r3, #3
 800474e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004756:	4b07      	ldr	r3, [pc, #28]	; (8004774 <HAL_RCC_GetClockConfig+0x60>)
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f003 020f 	and.w	r2, r3, #15
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	601a      	str	r2, [r3, #0]
}
 8004762:	bf00      	nop
 8004764:	370c      	adds	r7, #12
 8004766:	46bd      	mov	sp, r7
 8004768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476c:	4770      	bx	lr
 800476e:	bf00      	nop
 8004770:	40021000 	.word	0x40021000
 8004774:	40022000 	.word	0x40022000

08004778 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004778:	b480      	push	{r7}
 800477a:	b087      	sub	sp, #28
 800477c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800477e:	4b1e      	ldr	r3, [pc, #120]	; (80047f8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004780:	68db      	ldr	r3, [r3, #12]
 8004782:	f003 0303 	and.w	r3, r3, #3
 8004786:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004788:	4b1b      	ldr	r3, [pc, #108]	; (80047f8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800478a:	68db      	ldr	r3, [r3, #12]
 800478c:	091b      	lsrs	r3, r3, #4
 800478e:	f003 030f 	and.w	r3, r3, #15
 8004792:	3301      	adds	r3, #1
 8004794:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004796:	693b      	ldr	r3, [r7, #16]
 8004798:	2b03      	cmp	r3, #3
 800479a:	d10c      	bne.n	80047b6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800479c:	4a17      	ldr	r2, [pc, #92]	; (80047fc <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80047a4:	4a14      	ldr	r2, [pc, #80]	; (80047f8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80047a6:	68d2      	ldr	r2, [r2, #12]
 80047a8:	0a12      	lsrs	r2, r2, #8
 80047aa:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80047ae:	fb02 f303 	mul.w	r3, r2, r3
 80047b2:	617b      	str	r3, [r7, #20]
    break;
 80047b4:	e00c      	b.n	80047d0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80047b6:	4a12      	ldr	r2, [pc, #72]	; (8004800 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80047be:	4a0e      	ldr	r2, [pc, #56]	; (80047f8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80047c0:	68d2      	ldr	r2, [r2, #12]
 80047c2:	0a12      	lsrs	r2, r2, #8
 80047c4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80047c8:	fb02 f303 	mul.w	r3, r2, r3
 80047cc:	617b      	str	r3, [r7, #20]
    break;
 80047ce:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80047d0:	4b09      	ldr	r3, [pc, #36]	; (80047f8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80047d2:	68db      	ldr	r3, [r3, #12]
 80047d4:	0e5b      	lsrs	r3, r3, #25
 80047d6:	f003 0303 	and.w	r3, r3, #3
 80047da:	3301      	adds	r3, #1
 80047dc:	005b      	lsls	r3, r3, #1
 80047de:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80047e0:	697a      	ldr	r2, [r7, #20]
 80047e2:	68bb      	ldr	r3, [r7, #8]
 80047e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80047e8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80047ea:	687b      	ldr	r3, [r7, #4]
}
 80047ec:	4618      	mov	r0, r3
 80047ee:	371c      	adds	r7, #28
 80047f0:	46bd      	mov	sp, r7
 80047f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f6:	4770      	bx	lr
 80047f8:	40021000 	.word	0x40021000
 80047fc:	016e3600 	.word	0x016e3600
 8004800:	00f42400 	.word	0x00f42400

08004804 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b086      	sub	sp, #24
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800480c:	2300      	movs	r3, #0
 800480e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004810:	2300      	movs	r3, #0
 8004812:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800481c:	2b00      	cmp	r3, #0
 800481e:	f000 8098 	beq.w	8004952 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004822:	2300      	movs	r3, #0
 8004824:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004826:	4b43      	ldr	r3, [pc, #268]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004828:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800482a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800482e:	2b00      	cmp	r3, #0
 8004830:	d10d      	bne.n	800484e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004832:	4b40      	ldr	r3, [pc, #256]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004834:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004836:	4a3f      	ldr	r2, [pc, #252]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004838:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800483c:	6593      	str	r3, [r2, #88]	; 0x58
 800483e:	4b3d      	ldr	r3, [pc, #244]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004840:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004842:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004846:	60bb      	str	r3, [r7, #8]
 8004848:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800484a:	2301      	movs	r3, #1
 800484c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800484e:	4b3a      	ldr	r3, [pc, #232]	; (8004938 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	4a39      	ldr	r2, [pc, #228]	; (8004938 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004854:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004858:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800485a:	f7fd ff83 	bl	8002764 <HAL_GetTick>
 800485e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004860:	e009      	b.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004862:	f7fd ff7f 	bl	8002764 <HAL_GetTick>
 8004866:	4602      	mov	r2, r0
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	1ad3      	subs	r3, r2, r3
 800486c:	2b02      	cmp	r3, #2
 800486e:	d902      	bls.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004870:	2303      	movs	r3, #3
 8004872:	74fb      	strb	r3, [r7, #19]
        break;
 8004874:	e005      	b.n	8004882 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004876:	4b30      	ldr	r3, [pc, #192]	; (8004938 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800487e:	2b00      	cmp	r3, #0
 8004880:	d0ef      	beq.n	8004862 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004882:	7cfb      	ldrb	r3, [r7, #19]
 8004884:	2b00      	cmp	r3, #0
 8004886:	d159      	bne.n	800493c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004888:	4b2a      	ldr	r3, [pc, #168]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800488a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800488e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004892:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004894:	697b      	ldr	r3, [r7, #20]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d01e      	beq.n	80048d8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800489e:	697a      	ldr	r2, [r7, #20]
 80048a0:	429a      	cmp	r2, r3
 80048a2:	d019      	beq.n	80048d8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80048a4:	4b23      	ldr	r3, [pc, #140]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80048a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048ae:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80048b0:	4b20      	ldr	r3, [pc, #128]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80048b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048b6:	4a1f      	ldr	r2, [pc, #124]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80048b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80048c0:	4b1c      	ldr	r3, [pc, #112]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80048c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048c6:	4a1b      	ldr	r2, [pc, #108]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80048c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80048cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80048d0:	4a18      	ldr	r2, [pc, #96]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80048d2:	697b      	ldr	r3, [r7, #20]
 80048d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80048d8:	697b      	ldr	r3, [r7, #20]
 80048da:	f003 0301 	and.w	r3, r3, #1
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d016      	beq.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048e2:	f7fd ff3f 	bl	8002764 <HAL_GetTick>
 80048e6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80048e8:	e00b      	b.n	8004902 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048ea:	f7fd ff3b 	bl	8002764 <HAL_GetTick>
 80048ee:	4602      	mov	r2, r0
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	1ad3      	subs	r3, r2, r3
 80048f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d902      	bls.n	8004902 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80048fc:	2303      	movs	r3, #3
 80048fe:	74fb      	strb	r3, [r7, #19]
            break;
 8004900:	e006      	b.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004902:	4b0c      	ldr	r3, [pc, #48]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004904:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004908:	f003 0302 	and.w	r3, r3, #2
 800490c:	2b00      	cmp	r3, #0
 800490e:	d0ec      	beq.n	80048ea <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004910:	7cfb      	ldrb	r3, [r7, #19]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d10b      	bne.n	800492e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004916:	4b07      	ldr	r3, [pc, #28]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004918:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800491c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004924:	4903      	ldr	r1, [pc, #12]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004926:	4313      	orrs	r3, r2
 8004928:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800492c:	e008      	b.n	8004940 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800492e:	7cfb      	ldrb	r3, [r7, #19]
 8004930:	74bb      	strb	r3, [r7, #18]
 8004932:	e005      	b.n	8004940 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004934:	40021000 	.word	0x40021000
 8004938:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800493c:	7cfb      	ldrb	r3, [r7, #19]
 800493e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004940:	7c7b      	ldrb	r3, [r7, #17]
 8004942:	2b01      	cmp	r3, #1
 8004944:	d105      	bne.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004946:	4ba7      	ldr	r3, [pc, #668]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004948:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800494a:	4aa6      	ldr	r2, [pc, #664]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800494c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004950:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f003 0301 	and.w	r3, r3, #1
 800495a:	2b00      	cmp	r3, #0
 800495c:	d00a      	beq.n	8004974 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800495e:	4ba1      	ldr	r3, [pc, #644]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004960:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004964:	f023 0203 	bic.w	r2, r3, #3
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	685b      	ldr	r3, [r3, #4]
 800496c:	499d      	ldr	r1, [pc, #628]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800496e:	4313      	orrs	r3, r2
 8004970:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f003 0302 	and.w	r3, r3, #2
 800497c:	2b00      	cmp	r3, #0
 800497e:	d00a      	beq.n	8004996 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004980:	4b98      	ldr	r3, [pc, #608]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004982:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004986:	f023 020c 	bic.w	r2, r3, #12
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	689b      	ldr	r3, [r3, #8]
 800498e:	4995      	ldr	r1, [pc, #596]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004990:	4313      	orrs	r3, r2
 8004992:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f003 0304 	and.w	r3, r3, #4
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d00a      	beq.n	80049b8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80049a2:	4b90      	ldr	r3, [pc, #576]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049a8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	68db      	ldr	r3, [r3, #12]
 80049b0:	498c      	ldr	r1, [pc, #560]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049b2:	4313      	orrs	r3, r2
 80049b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f003 0308 	and.w	r3, r3, #8
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d00a      	beq.n	80049da <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80049c4:	4b87      	ldr	r3, [pc, #540]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049ca:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	691b      	ldr	r3, [r3, #16]
 80049d2:	4984      	ldr	r1, [pc, #528]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049d4:	4313      	orrs	r3, r2
 80049d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f003 0310 	and.w	r3, r3, #16
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d00a      	beq.n	80049fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80049e6:	4b7f      	ldr	r3, [pc, #508]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049ec:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	695b      	ldr	r3, [r3, #20]
 80049f4:	497b      	ldr	r1, [pc, #492]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049f6:	4313      	orrs	r3, r2
 80049f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f003 0320 	and.w	r3, r3, #32
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d00a      	beq.n	8004a1e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004a08:	4b76      	ldr	r3, [pc, #472]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a0e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	699b      	ldr	r3, [r3, #24]
 8004a16:	4973      	ldr	r1, [pc, #460]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a18:	4313      	orrs	r3, r2
 8004a1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d00a      	beq.n	8004a40 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004a2a:	4b6e      	ldr	r3, [pc, #440]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a30:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	69db      	ldr	r3, [r3, #28]
 8004a38:	496a      	ldr	r1, [pc, #424]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d00a      	beq.n	8004a62 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004a4c:	4b65      	ldr	r3, [pc, #404]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a52:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6a1b      	ldr	r3, [r3, #32]
 8004a5a:	4962      	ldr	r1, [pc, #392]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a5c:	4313      	orrs	r3, r2
 8004a5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d00a      	beq.n	8004a84 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004a6e:	4b5d      	ldr	r3, [pc, #372]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a74:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a7c:	4959      	ldr	r1, [pc, #356]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a7e:	4313      	orrs	r3, r2
 8004a80:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d00a      	beq.n	8004aa6 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004a90:	4b54      	ldr	r3, [pc, #336]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a92:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004a96:	f023 0203 	bic.w	r2, r3, #3
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a9e:	4951      	ldr	r1, [pc, #324]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004aa0:	4313      	orrs	r3, r2
 8004aa2:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d00a      	beq.n	8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004ab2:	4b4c      	ldr	r3, [pc, #304]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ab4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ab8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ac0:	4948      	ldr	r1, [pc, #288]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ac2:	4313      	orrs	r3, r2
 8004ac4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d015      	beq.n	8004b00 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004ad4:	4b43      	ldr	r3, [pc, #268]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ad6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ada:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ae2:	4940      	ldr	r1, [pc, #256]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ae4:	4313      	orrs	r3, r2
 8004ae6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004af2:	d105      	bne.n	8004b00 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004af4:	4b3b      	ldr	r3, [pc, #236]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004af6:	68db      	ldr	r3, [r3, #12]
 8004af8:	4a3a      	ldr	r2, [pc, #232]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004afa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004afe:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d015      	beq.n	8004b38 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004b0c:	4b35      	ldr	r3, [pc, #212]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b12:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b1a:	4932      	ldr	r1, [pc, #200]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b26:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004b2a:	d105      	bne.n	8004b38 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b2c:	4b2d      	ldr	r3, [pc, #180]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b2e:	68db      	ldr	r3, [r3, #12]
 8004b30:	4a2c      	ldr	r2, [pc, #176]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b32:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004b36:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d015      	beq.n	8004b70 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004b44:	4b27      	ldr	r3, [pc, #156]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b4a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b52:	4924      	ldr	r1, [pc, #144]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b54:	4313      	orrs	r3, r2
 8004b56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b5e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004b62:	d105      	bne.n	8004b70 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b64:	4b1f      	ldr	r3, [pc, #124]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b66:	68db      	ldr	r3, [r3, #12]
 8004b68:	4a1e      	ldr	r2, [pc, #120]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b6a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004b6e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d015      	beq.n	8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004b7c:	4b19      	ldr	r3, [pc, #100]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b82:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b8a:	4916      	ldr	r1, [pc, #88]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b8c:	4313      	orrs	r3, r2
 8004b8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b96:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004b9a:	d105      	bne.n	8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b9c:	4b11      	ldr	r3, [pc, #68]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b9e:	68db      	ldr	r3, [r3, #12]
 8004ba0:	4a10      	ldr	r2, [pc, #64]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ba2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004ba6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d019      	beq.n	8004be8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004bb4:	4b0b      	ldr	r3, [pc, #44]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004bb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bba:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bc2:	4908      	ldr	r1, [pc, #32]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004bc4:	4313      	orrs	r3, r2
 8004bc6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bce:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004bd2:	d109      	bne.n	8004be8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004bd4:	4b03      	ldr	r3, [pc, #12]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004bd6:	68db      	ldr	r3, [r3, #12]
 8004bd8:	4a02      	ldr	r2, [pc, #8]	; (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004bda:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004bde:	60d3      	str	r3, [r2, #12]
 8004be0:	e002      	b.n	8004be8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8004be2:	bf00      	nop
 8004be4:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d015      	beq.n	8004c20 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004bf4:	4b29      	ldr	r3, [pc, #164]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004bf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bfa:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c02:	4926      	ldr	r1, [pc, #152]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004c04:	4313      	orrs	r3, r2
 8004c06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c0e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004c12:	d105      	bne.n	8004c20 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004c14:	4b21      	ldr	r3, [pc, #132]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004c16:	68db      	ldr	r3, [r3, #12]
 8004c18:	4a20      	ldr	r2, [pc, #128]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004c1a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c1e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d015      	beq.n	8004c58 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8004c2c:	4b1b      	ldr	r3, [pc, #108]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004c2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c32:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c3a:	4918      	ldr	r1, [pc, #96]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004c3c:	4313      	orrs	r3, r2
 8004c3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c4a:	d105      	bne.n	8004c58 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004c4c:	4b13      	ldr	r3, [pc, #76]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004c4e:	68db      	ldr	r3, [r3, #12]
 8004c50:	4a12      	ldr	r2, [pc, #72]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004c52:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c56:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d015      	beq.n	8004c90 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004c64:	4b0d      	ldr	r3, [pc, #52]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004c66:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004c6a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c72:	490a      	ldr	r1, [pc, #40]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004c74:	4313      	orrs	r3, r2
 8004c76:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c7e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004c82:	d105      	bne.n	8004c90 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004c84:	4b05      	ldr	r3, [pc, #20]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004c86:	68db      	ldr	r3, [r3, #12]
 8004c88:	4a04      	ldr	r2, [pc, #16]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004c8a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004c8e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004c90:	7cbb      	ldrb	r3, [r7, #18]
}
 8004c92:	4618      	mov	r0, r3
 8004c94:	3718      	adds	r7, #24
 8004c96:	46bd      	mov	sp, r7
 8004c98:	bd80      	pop	{r7, pc}
 8004c9a:	bf00      	nop
 8004c9c:	40021000 	.word	0x40021000

08004ca0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b082      	sub	sp, #8
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d101      	bne.n	8004cb2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004cae:	2301      	movs	r3, #1
 8004cb0:	e049      	b.n	8004d46 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004cb8:	b2db      	uxtb	r3, r3
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d106      	bne.n	8004ccc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004cc6:	6878      	ldr	r0, [r7, #4]
 8004cc8:	f7fd fc26 	bl	8002518 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2202      	movs	r2, #2
 8004cd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681a      	ldr	r2, [r3, #0]
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	3304      	adds	r3, #4
 8004cdc:	4619      	mov	r1, r3
 8004cde:	4610      	mov	r0, r2
 8004ce0:	f000 fa84 	bl	80051ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2201      	movs	r2, #1
 8004cf0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2201      	movs	r2, #1
 8004cf8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2201      	movs	r2, #1
 8004d00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2201      	movs	r2, #1
 8004d08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2201      	movs	r2, #1
 8004d10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2201      	movs	r2, #1
 8004d18:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2201      	movs	r2, #1
 8004d20:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2201      	movs	r2, #1
 8004d28:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2201      	movs	r2, #1
 8004d30:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2201      	movs	r2, #1
 8004d38:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2201      	movs	r2, #1
 8004d40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004d44:	2300      	movs	r3, #0
}
 8004d46:	4618      	mov	r0, r3
 8004d48:	3708      	adds	r7, #8
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	bd80      	pop	{r7, pc}
	...

08004d50 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004d50:	b480      	push	{r7}
 8004d52:	b085      	sub	sp, #20
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d5e:	b2db      	uxtb	r3, r3
 8004d60:	2b01      	cmp	r3, #1
 8004d62:	d001      	beq.n	8004d68 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004d64:	2301      	movs	r3, #1
 8004d66:	e054      	b.n	8004e12 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2202      	movs	r2, #2
 8004d6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	68da      	ldr	r2, [r3, #12]
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f042 0201 	orr.w	r2, r2, #1
 8004d7e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	4a26      	ldr	r2, [pc, #152]	; (8004e20 <HAL_TIM_Base_Start_IT+0xd0>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d022      	beq.n	8004dd0 <HAL_TIM_Base_Start_IT+0x80>
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d92:	d01d      	beq.n	8004dd0 <HAL_TIM_Base_Start_IT+0x80>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	4a22      	ldr	r2, [pc, #136]	; (8004e24 <HAL_TIM_Base_Start_IT+0xd4>)
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d018      	beq.n	8004dd0 <HAL_TIM_Base_Start_IT+0x80>
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	4a21      	ldr	r2, [pc, #132]	; (8004e28 <HAL_TIM_Base_Start_IT+0xd8>)
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d013      	beq.n	8004dd0 <HAL_TIM_Base_Start_IT+0x80>
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	4a1f      	ldr	r2, [pc, #124]	; (8004e2c <HAL_TIM_Base_Start_IT+0xdc>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d00e      	beq.n	8004dd0 <HAL_TIM_Base_Start_IT+0x80>
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4a1e      	ldr	r2, [pc, #120]	; (8004e30 <HAL_TIM_Base_Start_IT+0xe0>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d009      	beq.n	8004dd0 <HAL_TIM_Base_Start_IT+0x80>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a1c      	ldr	r2, [pc, #112]	; (8004e34 <HAL_TIM_Base_Start_IT+0xe4>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d004      	beq.n	8004dd0 <HAL_TIM_Base_Start_IT+0x80>
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4a1b      	ldr	r2, [pc, #108]	; (8004e38 <HAL_TIM_Base_Start_IT+0xe8>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d115      	bne.n	8004dfc <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	689a      	ldr	r2, [r3, #8]
 8004dd6:	4b19      	ldr	r3, [pc, #100]	; (8004e3c <HAL_TIM_Base_Start_IT+0xec>)
 8004dd8:	4013      	ands	r3, r2
 8004dda:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	2b06      	cmp	r3, #6
 8004de0:	d015      	beq.n	8004e0e <HAL_TIM_Base_Start_IT+0xbe>
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004de8:	d011      	beq.n	8004e0e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	681a      	ldr	r2, [r3, #0]
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f042 0201 	orr.w	r2, r2, #1
 8004df8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004dfa:	e008      	b.n	8004e0e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	681a      	ldr	r2, [r3, #0]
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f042 0201 	orr.w	r2, r2, #1
 8004e0a:	601a      	str	r2, [r3, #0]
 8004e0c:	e000      	b.n	8004e10 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e0e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004e10:	2300      	movs	r3, #0
}
 8004e12:	4618      	mov	r0, r3
 8004e14:	3714      	adds	r7, #20
 8004e16:	46bd      	mov	sp, r7
 8004e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1c:	4770      	bx	lr
 8004e1e:	bf00      	nop
 8004e20:	40012c00 	.word	0x40012c00
 8004e24:	40000400 	.word	0x40000400
 8004e28:	40000800 	.word	0x40000800
 8004e2c:	40000c00 	.word	0x40000c00
 8004e30:	40013400 	.word	0x40013400
 8004e34:	40014000 	.word	0x40014000
 8004e38:	40015000 	.word	0x40015000
 8004e3c:	00010007 	.word	0x00010007

08004e40 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004e40:	b480      	push	{r7}
 8004e42:	b083      	sub	sp, #12
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	68da      	ldr	r2, [r3, #12]
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f022 0201 	bic.w	r2, r2, #1
 8004e56:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	6a1a      	ldr	r2, [r3, #32]
 8004e5e:	f241 1311 	movw	r3, #4369	; 0x1111
 8004e62:	4013      	ands	r3, r2
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d10f      	bne.n	8004e88 <HAL_TIM_Base_Stop_IT+0x48>
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	6a1a      	ldr	r2, [r3, #32]
 8004e6e:	f244 4344 	movw	r3, #17476	; 0x4444
 8004e72:	4013      	ands	r3, r2
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d107      	bne.n	8004e88 <HAL_TIM_Base_Stop_IT+0x48>
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	681a      	ldr	r2, [r3, #0]
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f022 0201 	bic.w	r2, r2, #1
 8004e86:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2201      	movs	r2, #1
 8004e8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8004e90:	2300      	movs	r3, #0
}
 8004e92:	4618      	mov	r0, r3
 8004e94:	370c      	adds	r7, #12
 8004e96:	46bd      	mov	sp, r7
 8004e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9c:	4770      	bx	lr

08004e9e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004e9e:	b580      	push	{r7, lr}
 8004ea0:	b082      	sub	sp, #8
 8004ea2:	af00      	add	r7, sp, #0
 8004ea4:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	691b      	ldr	r3, [r3, #16]
 8004eac:	f003 0302 	and.w	r3, r3, #2
 8004eb0:	2b02      	cmp	r3, #2
 8004eb2:	d122      	bne.n	8004efa <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	68db      	ldr	r3, [r3, #12]
 8004eba:	f003 0302 	and.w	r3, r3, #2
 8004ebe:	2b02      	cmp	r3, #2
 8004ec0:	d11b      	bne.n	8004efa <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f06f 0202 	mvn.w	r2, #2
 8004eca:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2201      	movs	r2, #1
 8004ed0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	699b      	ldr	r3, [r3, #24]
 8004ed8:	f003 0303 	and.w	r3, r3, #3
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d003      	beq.n	8004ee8 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004ee0:	6878      	ldr	r0, [r7, #4]
 8004ee2:	f000 f965 	bl	80051b0 <HAL_TIM_IC_CaptureCallback>
 8004ee6:	e005      	b.n	8004ef4 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ee8:	6878      	ldr	r0, [r7, #4]
 8004eea:	f000 f957 	bl	800519c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004eee:	6878      	ldr	r0, [r7, #4]
 8004ef0:	f000 f968 	bl	80051c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	691b      	ldr	r3, [r3, #16]
 8004f00:	f003 0304 	and.w	r3, r3, #4
 8004f04:	2b04      	cmp	r3, #4
 8004f06:	d122      	bne.n	8004f4e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	68db      	ldr	r3, [r3, #12]
 8004f0e:	f003 0304 	and.w	r3, r3, #4
 8004f12:	2b04      	cmp	r3, #4
 8004f14:	d11b      	bne.n	8004f4e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f06f 0204 	mvn.w	r2, #4
 8004f1e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2202      	movs	r2, #2
 8004f24:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	699b      	ldr	r3, [r3, #24]
 8004f2c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d003      	beq.n	8004f3c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f34:	6878      	ldr	r0, [r7, #4]
 8004f36:	f000 f93b 	bl	80051b0 <HAL_TIM_IC_CaptureCallback>
 8004f3a:	e005      	b.n	8004f48 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f3c:	6878      	ldr	r0, [r7, #4]
 8004f3e:	f000 f92d 	bl	800519c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f42:	6878      	ldr	r0, [r7, #4]
 8004f44:	f000 f93e 	bl	80051c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	691b      	ldr	r3, [r3, #16]
 8004f54:	f003 0308 	and.w	r3, r3, #8
 8004f58:	2b08      	cmp	r3, #8
 8004f5a:	d122      	bne.n	8004fa2 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	68db      	ldr	r3, [r3, #12]
 8004f62:	f003 0308 	and.w	r3, r3, #8
 8004f66:	2b08      	cmp	r3, #8
 8004f68:	d11b      	bne.n	8004fa2 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f06f 0208 	mvn.w	r2, #8
 8004f72:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2204      	movs	r2, #4
 8004f78:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	69db      	ldr	r3, [r3, #28]
 8004f80:	f003 0303 	and.w	r3, r3, #3
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d003      	beq.n	8004f90 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f88:	6878      	ldr	r0, [r7, #4]
 8004f8a:	f000 f911 	bl	80051b0 <HAL_TIM_IC_CaptureCallback>
 8004f8e:	e005      	b.n	8004f9c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f90:	6878      	ldr	r0, [r7, #4]
 8004f92:	f000 f903 	bl	800519c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f96:	6878      	ldr	r0, [r7, #4]
 8004f98:	f000 f914 	bl	80051c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	691b      	ldr	r3, [r3, #16]
 8004fa8:	f003 0310 	and.w	r3, r3, #16
 8004fac:	2b10      	cmp	r3, #16
 8004fae:	d122      	bne.n	8004ff6 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	68db      	ldr	r3, [r3, #12]
 8004fb6:	f003 0310 	and.w	r3, r3, #16
 8004fba:	2b10      	cmp	r3, #16
 8004fbc:	d11b      	bne.n	8004ff6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f06f 0210 	mvn.w	r2, #16
 8004fc6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2208      	movs	r2, #8
 8004fcc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	69db      	ldr	r3, [r3, #28]
 8004fd4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d003      	beq.n	8004fe4 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004fdc:	6878      	ldr	r0, [r7, #4]
 8004fde:	f000 f8e7 	bl	80051b0 <HAL_TIM_IC_CaptureCallback>
 8004fe2:	e005      	b.n	8004ff0 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fe4:	6878      	ldr	r0, [r7, #4]
 8004fe6:	f000 f8d9 	bl	800519c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fea:	6878      	ldr	r0, [r7, #4]
 8004fec:	f000 f8ea 	bl	80051c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	691b      	ldr	r3, [r3, #16]
 8004ffc:	f003 0301 	and.w	r3, r3, #1
 8005000:	2b01      	cmp	r3, #1
 8005002:	d10e      	bne.n	8005022 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	68db      	ldr	r3, [r3, #12]
 800500a:	f003 0301 	and.w	r3, r3, #1
 800500e:	2b01      	cmp	r3, #1
 8005010:	d107      	bne.n	8005022 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f06f 0201 	mvn.w	r2, #1
 800501a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800501c:	6878      	ldr	r0, [r7, #4]
 800501e:	f7fc ff87 	bl	8001f30 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	691b      	ldr	r3, [r3, #16]
 8005028:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800502c:	2b80      	cmp	r3, #128	; 0x80
 800502e:	d10e      	bne.n	800504e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	68db      	ldr	r3, [r3, #12]
 8005036:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800503a:	2b80      	cmp	r3, #128	; 0x80
 800503c:	d107      	bne.n	800504e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005046:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005048:	6878      	ldr	r0, [r7, #4]
 800504a:	f000 fa17 	bl	800547c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	691b      	ldr	r3, [r3, #16]
 8005054:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005058:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800505c:	d10e      	bne.n	800507c <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	68db      	ldr	r3, [r3, #12]
 8005064:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005068:	2b80      	cmp	r3, #128	; 0x80
 800506a:	d107      	bne.n	800507c <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005074:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005076:	6878      	ldr	r0, [r7, #4]
 8005078:	f000 fa0a 	bl	8005490 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	691b      	ldr	r3, [r3, #16]
 8005082:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005086:	2b40      	cmp	r3, #64	; 0x40
 8005088:	d10e      	bne.n	80050a8 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	68db      	ldr	r3, [r3, #12]
 8005090:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005094:	2b40      	cmp	r3, #64	; 0x40
 8005096:	d107      	bne.n	80050a8 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80050a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80050a2:	6878      	ldr	r0, [r7, #4]
 80050a4:	f000 f898 	bl	80051d8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	691b      	ldr	r3, [r3, #16]
 80050ae:	f003 0320 	and.w	r3, r3, #32
 80050b2:	2b20      	cmp	r3, #32
 80050b4:	d10e      	bne.n	80050d4 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	68db      	ldr	r3, [r3, #12]
 80050bc:	f003 0320 	and.w	r3, r3, #32
 80050c0:	2b20      	cmp	r3, #32
 80050c2:	d107      	bne.n	80050d4 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f06f 0220 	mvn.w	r2, #32
 80050cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80050ce:	6878      	ldr	r0, [r7, #4]
 80050d0:	f000 f9ca 	bl	8005468 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	691b      	ldr	r3, [r3, #16]
 80050da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80050de:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80050e2:	d10f      	bne.n	8005104 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	68db      	ldr	r3, [r3, #12]
 80050ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80050ee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80050f2:	d107      	bne.n	8005104 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 80050fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80050fe:	6878      	ldr	r0, [r7, #4]
 8005100:	f000 f9d0 	bl	80054a4 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	691b      	ldr	r3, [r3, #16]
 800510a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800510e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005112:	d10f      	bne.n	8005134 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	68db      	ldr	r3, [r3, #12]
 800511a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800511e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005122:	d107      	bne.n	8005134 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800512c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800512e:	6878      	ldr	r0, [r7, #4]
 8005130:	f000 f9c2 	bl	80054b8 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	691b      	ldr	r3, [r3, #16]
 800513a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800513e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005142:	d10f      	bne.n	8005164 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	68db      	ldr	r3, [r3, #12]
 800514a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800514e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005152:	d107      	bne.n	8005164 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800515c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800515e:	6878      	ldr	r0, [r7, #4]
 8005160:	f000 f9b4 	bl	80054cc <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	691b      	ldr	r3, [r3, #16]
 800516a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800516e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005172:	d10f      	bne.n	8005194 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	68db      	ldr	r3, [r3, #12]
 800517a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800517e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005182:	d107      	bne.n	8005194 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800518c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800518e:	6878      	ldr	r0, [r7, #4]
 8005190:	f000 f9a6 	bl	80054e0 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005194:	bf00      	nop
 8005196:	3708      	adds	r7, #8
 8005198:	46bd      	mov	sp, r7
 800519a:	bd80      	pop	{r7, pc}

0800519c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800519c:	b480      	push	{r7}
 800519e:	b083      	sub	sp, #12
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80051a4:	bf00      	nop
 80051a6:	370c      	adds	r7, #12
 80051a8:	46bd      	mov	sp, r7
 80051aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ae:	4770      	bx	lr

080051b0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80051b0:	b480      	push	{r7}
 80051b2:	b083      	sub	sp, #12
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80051b8:	bf00      	nop
 80051ba:	370c      	adds	r7, #12
 80051bc:	46bd      	mov	sp, r7
 80051be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c2:	4770      	bx	lr

080051c4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80051c4:	b480      	push	{r7}
 80051c6:	b083      	sub	sp, #12
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80051cc:	bf00      	nop
 80051ce:	370c      	adds	r7, #12
 80051d0:	46bd      	mov	sp, r7
 80051d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d6:	4770      	bx	lr

080051d8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80051d8:	b480      	push	{r7}
 80051da:	b083      	sub	sp, #12
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80051e0:	bf00      	nop
 80051e2:	370c      	adds	r7, #12
 80051e4:	46bd      	mov	sp, r7
 80051e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ea:	4770      	bx	lr

080051ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80051ec:	b480      	push	{r7}
 80051ee:	b085      	sub	sp, #20
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
 80051f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	4a46      	ldr	r2, [pc, #280]	; (8005318 <TIM_Base_SetConfig+0x12c>)
 8005200:	4293      	cmp	r3, r2
 8005202:	d017      	beq.n	8005234 <TIM_Base_SetConfig+0x48>
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800520a:	d013      	beq.n	8005234 <TIM_Base_SetConfig+0x48>
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	4a43      	ldr	r2, [pc, #268]	; (800531c <TIM_Base_SetConfig+0x130>)
 8005210:	4293      	cmp	r3, r2
 8005212:	d00f      	beq.n	8005234 <TIM_Base_SetConfig+0x48>
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	4a42      	ldr	r2, [pc, #264]	; (8005320 <TIM_Base_SetConfig+0x134>)
 8005218:	4293      	cmp	r3, r2
 800521a:	d00b      	beq.n	8005234 <TIM_Base_SetConfig+0x48>
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	4a41      	ldr	r2, [pc, #260]	; (8005324 <TIM_Base_SetConfig+0x138>)
 8005220:	4293      	cmp	r3, r2
 8005222:	d007      	beq.n	8005234 <TIM_Base_SetConfig+0x48>
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	4a40      	ldr	r2, [pc, #256]	; (8005328 <TIM_Base_SetConfig+0x13c>)
 8005228:	4293      	cmp	r3, r2
 800522a:	d003      	beq.n	8005234 <TIM_Base_SetConfig+0x48>
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	4a3f      	ldr	r2, [pc, #252]	; (800532c <TIM_Base_SetConfig+0x140>)
 8005230:	4293      	cmp	r3, r2
 8005232:	d108      	bne.n	8005246 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800523a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	685b      	ldr	r3, [r3, #4]
 8005240:	68fa      	ldr	r2, [r7, #12]
 8005242:	4313      	orrs	r3, r2
 8005244:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	4a33      	ldr	r2, [pc, #204]	; (8005318 <TIM_Base_SetConfig+0x12c>)
 800524a:	4293      	cmp	r3, r2
 800524c:	d023      	beq.n	8005296 <TIM_Base_SetConfig+0xaa>
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005254:	d01f      	beq.n	8005296 <TIM_Base_SetConfig+0xaa>
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	4a30      	ldr	r2, [pc, #192]	; (800531c <TIM_Base_SetConfig+0x130>)
 800525a:	4293      	cmp	r3, r2
 800525c:	d01b      	beq.n	8005296 <TIM_Base_SetConfig+0xaa>
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	4a2f      	ldr	r2, [pc, #188]	; (8005320 <TIM_Base_SetConfig+0x134>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d017      	beq.n	8005296 <TIM_Base_SetConfig+0xaa>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	4a2e      	ldr	r2, [pc, #184]	; (8005324 <TIM_Base_SetConfig+0x138>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d013      	beq.n	8005296 <TIM_Base_SetConfig+0xaa>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	4a2d      	ldr	r2, [pc, #180]	; (8005328 <TIM_Base_SetConfig+0x13c>)
 8005272:	4293      	cmp	r3, r2
 8005274:	d00f      	beq.n	8005296 <TIM_Base_SetConfig+0xaa>
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	4a2d      	ldr	r2, [pc, #180]	; (8005330 <TIM_Base_SetConfig+0x144>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d00b      	beq.n	8005296 <TIM_Base_SetConfig+0xaa>
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	4a2c      	ldr	r2, [pc, #176]	; (8005334 <TIM_Base_SetConfig+0x148>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d007      	beq.n	8005296 <TIM_Base_SetConfig+0xaa>
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	4a2b      	ldr	r2, [pc, #172]	; (8005338 <TIM_Base_SetConfig+0x14c>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d003      	beq.n	8005296 <TIM_Base_SetConfig+0xaa>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	4a26      	ldr	r2, [pc, #152]	; (800532c <TIM_Base_SetConfig+0x140>)
 8005292:	4293      	cmp	r3, r2
 8005294:	d108      	bne.n	80052a8 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800529c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	68db      	ldr	r3, [r3, #12]
 80052a2:	68fa      	ldr	r2, [r7, #12]
 80052a4:	4313      	orrs	r3, r2
 80052a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	695b      	ldr	r3, [r3, #20]
 80052b2:	4313      	orrs	r3, r2
 80052b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	68fa      	ldr	r2, [r7, #12]
 80052ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	689a      	ldr	r2, [r3, #8]
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	681a      	ldr	r2, [r3, #0]
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	4a12      	ldr	r2, [pc, #72]	; (8005318 <TIM_Base_SetConfig+0x12c>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d013      	beq.n	80052fc <TIM_Base_SetConfig+0x110>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	4a14      	ldr	r2, [pc, #80]	; (8005328 <TIM_Base_SetConfig+0x13c>)
 80052d8:	4293      	cmp	r3, r2
 80052da:	d00f      	beq.n	80052fc <TIM_Base_SetConfig+0x110>
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	4a14      	ldr	r2, [pc, #80]	; (8005330 <TIM_Base_SetConfig+0x144>)
 80052e0:	4293      	cmp	r3, r2
 80052e2:	d00b      	beq.n	80052fc <TIM_Base_SetConfig+0x110>
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	4a13      	ldr	r2, [pc, #76]	; (8005334 <TIM_Base_SetConfig+0x148>)
 80052e8:	4293      	cmp	r3, r2
 80052ea:	d007      	beq.n	80052fc <TIM_Base_SetConfig+0x110>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	4a12      	ldr	r2, [pc, #72]	; (8005338 <TIM_Base_SetConfig+0x14c>)
 80052f0:	4293      	cmp	r3, r2
 80052f2:	d003      	beq.n	80052fc <TIM_Base_SetConfig+0x110>
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	4a0d      	ldr	r2, [pc, #52]	; (800532c <TIM_Base_SetConfig+0x140>)
 80052f8:	4293      	cmp	r3, r2
 80052fa:	d103      	bne.n	8005304 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	691a      	ldr	r2, [r3, #16]
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2201      	movs	r2, #1
 8005308:	615a      	str	r2, [r3, #20]
}
 800530a:	bf00      	nop
 800530c:	3714      	adds	r7, #20
 800530e:	46bd      	mov	sp, r7
 8005310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005314:	4770      	bx	lr
 8005316:	bf00      	nop
 8005318:	40012c00 	.word	0x40012c00
 800531c:	40000400 	.word	0x40000400
 8005320:	40000800 	.word	0x40000800
 8005324:	40000c00 	.word	0x40000c00
 8005328:	40013400 	.word	0x40013400
 800532c:	40015000 	.word	0x40015000
 8005330:	40014000 	.word	0x40014000
 8005334:	40014400 	.word	0x40014400
 8005338:	40014800 	.word	0x40014800

0800533c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800533c:	b480      	push	{r7}
 800533e:	b085      	sub	sp, #20
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
 8005344:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800534c:	2b01      	cmp	r3, #1
 800534e:	d101      	bne.n	8005354 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005350:	2302      	movs	r3, #2
 8005352:	e074      	b.n	800543e <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2201      	movs	r2, #1
 8005358:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2202      	movs	r2, #2
 8005360:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	685b      	ldr	r3, [r3, #4]
 800536a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	689b      	ldr	r3, [r3, #8]
 8005372:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	4a34      	ldr	r2, [pc, #208]	; (800544c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800537a:	4293      	cmp	r3, r2
 800537c:	d009      	beq.n	8005392 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	4a33      	ldr	r2, [pc, #204]	; (8005450 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005384:	4293      	cmp	r3, r2
 8005386:	d004      	beq.n	8005392 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	4a31      	ldr	r2, [pc, #196]	; (8005454 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800538e:	4293      	cmp	r3, r2
 8005390:	d108      	bne.n	80053a4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005398:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	685b      	ldr	r3, [r3, #4]
 800539e:	68fa      	ldr	r2, [r7, #12]
 80053a0:	4313      	orrs	r3, r2
 80053a2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80053aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053ae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	68fa      	ldr	r2, [r7, #12]
 80053b6:	4313      	orrs	r3, r2
 80053b8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	68fa      	ldr	r2, [r7, #12]
 80053c0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	4a21      	ldr	r2, [pc, #132]	; (800544c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80053c8:	4293      	cmp	r3, r2
 80053ca:	d022      	beq.n	8005412 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053d4:	d01d      	beq.n	8005412 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	4a1f      	ldr	r2, [pc, #124]	; (8005458 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80053dc:	4293      	cmp	r3, r2
 80053de:	d018      	beq.n	8005412 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	4a1d      	ldr	r2, [pc, #116]	; (800545c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d013      	beq.n	8005412 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	4a1c      	ldr	r2, [pc, #112]	; (8005460 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80053f0:	4293      	cmp	r3, r2
 80053f2:	d00e      	beq.n	8005412 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	4a15      	ldr	r2, [pc, #84]	; (8005450 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d009      	beq.n	8005412 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	4a18      	ldr	r2, [pc, #96]	; (8005464 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8005404:	4293      	cmp	r3, r2
 8005406:	d004      	beq.n	8005412 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	4a11      	ldr	r2, [pc, #68]	; (8005454 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800540e:	4293      	cmp	r3, r2
 8005410:	d10c      	bne.n	800542c <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005412:	68bb      	ldr	r3, [r7, #8]
 8005414:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005418:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	689b      	ldr	r3, [r3, #8]
 800541e:	68ba      	ldr	r2, [r7, #8]
 8005420:	4313      	orrs	r3, r2
 8005422:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	68ba      	ldr	r2, [r7, #8]
 800542a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2201      	movs	r2, #1
 8005430:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2200      	movs	r2, #0
 8005438:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800543c:	2300      	movs	r3, #0
}
 800543e:	4618      	mov	r0, r3
 8005440:	3714      	adds	r7, #20
 8005442:	46bd      	mov	sp, r7
 8005444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005448:	4770      	bx	lr
 800544a:	bf00      	nop
 800544c:	40012c00 	.word	0x40012c00
 8005450:	40013400 	.word	0x40013400
 8005454:	40015000 	.word	0x40015000
 8005458:	40000400 	.word	0x40000400
 800545c:	40000800 	.word	0x40000800
 8005460:	40000c00 	.word	0x40000c00
 8005464:	40014000 	.word	0x40014000

08005468 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005468:	b480      	push	{r7}
 800546a:	b083      	sub	sp, #12
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005470:	bf00      	nop
 8005472:	370c      	adds	r7, #12
 8005474:	46bd      	mov	sp, r7
 8005476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547a:	4770      	bx	lr

0800547c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800547c:	b480      	push	{r7}
 800547e:	b083      	sub	sp, #12
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005484:	bf00      	nop
 8005486:	370c      	adds	r7, #12
 8005488:	46bd      	mov	sp, r7
 800548a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548e:	4770      	bx	lr

08005490 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005490:	b480      	push	{r7}
 8005492:	b083      	sub	sp, #12
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005498:	bf00      	nop
 800549a:	370c      	adds	r7, #12
 800549c:	46bd      	mov	sp, r7
 800549e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a2:	4770      	bx	lr

080054a4 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80054a4:	b480      	push	{r7}
 80054a6:	b083      	sub	sp, #12
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80054ac:	bf00      	nop
 80054ae:	370c      	adds	r7, #12
 80054b0:	46bd      	mov	sp, r7
 80054b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b6:	4770      	bx	lr

080054b8 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80054b8:	b480      	push	{r7}
 80054ba:	b083      	sub	sp, #12
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80054c0:	bf00      	nop
 80054c2:	370c      	adds	r7, #12
 80054c4:	46bd      	mov	sp, r7
 80054c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ca:	4770      	bx	lr

080054cc <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80054cc:	b480      	push	{r7}
 80054ce:	b083      	sub	sp, #12
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80054d4:	bf00      	nop
 80054d6:	370c      	adds	r7, #12
 80054d8:	46bd      	mov	sp, r7
 80054da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054de:	4770      	bx	lr

080054e0 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80054e0:	b480      	push	{r7}
 80054e2:	b083      	sub	sp, #12
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80054e8:	bf00      	nop
 80054ea:	370c      	adds	r7, #12
 80054ec:	46bd      	mov	sp, r7
 80054ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f2:	4770      	bx	lr

080054f4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b082      	sub	sp, #8
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d101      	bne.n	8005506 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005502:	2301      	movs	r3, #1
 8005504:	e042      	b.n	800558c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800550c:	2b00      	cmp	r3, #0
 800550e:	d106      	bne.n	800551e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2200      	movs	r2, #0
 8005514:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005518:	6878      	ldr	r0, [r7, #4]
 800551a:	f7fd f86f 	bl	80025fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2224      	movs	r2, #36	; 0x24
 8005522:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	681a      	ldr	r2, [r3, #0]
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f022 0201 	bic.w	r2, r2, #1
 8005534:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005536:	6878      	ldr	r0, [r7, #4]
 8005538:	f000 fc0c 	bl	8005d54 <UART_SetConfig>
 800553c:	4603      	mov	r3, r0
 800553e:	2b01      	cmp	r3, #1
 8005540:	d101      	bne.n	8005546 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8005542:	2301      	movs	r3, #1
 8005544:	e022      	b.n	800558c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800554a:	2b00      	cmp	r3, #0
 800554c:	d002      	beq.n	8005554 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800554e:	6878      	ldr	r0, [r7, #4]
 8005550:	f000 fefc 	bl	800634c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	685a      	ldr	r2, [r3, #4]
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005562:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	689a      	ldr	r2, [r3, #8]
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005572:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	681a      	ldr	r2, [r3, #0]
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f042 0201 	orr.w	r2, r2, #1
 8005582:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005584:	6878      	ldr	r0, [r7, #4]
 8005586:	f000 ff83 	bl	8006490 <UART_CheckIdleState>
 800558a:	4603      	mov	r3, r0
}
 800558c:	4618      	mov	r0, r3
 800558e:	3708      	adds	r7, #8
 8005590:	46bd      	mov	sp, r7
 8005592:	bd80      	pop	{r7, pc}

08005594 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8005594:	b480      	push	{r7}
 8005596:	b091      	sub	sp, #68	; 0x44
 8005598:	af00      	add	r7, sp, #0
 800559a:	60f8      	str	r0, [r7, #12]
 800559c:	60b9      	str	r1, [r7, #8]
 800559e:	4613      	mov	r3, r2
 80055a0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80055a8:	2b20      	cmp	r3, #32
 80055aa:	f040 808c 	bne.w	80056c6 <HAL_UART_Transmit_IT+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 80055ae:	68bb      	ldr	r3, [r7, #8]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d002      	beq.n	80055ba <HAL_UART_Transmit_IT+0x26>
 80055b4:	88fb      	ldrh	r3, [r7, #6]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d101      	bne.n	80055be <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80055ba:	2301      	movs	r3, #1
 80055bc:	e084      	b.n	80056c8 <HAL_UART_Transmit_IT+0x134>
    }

    __HAL_LOCK(huart);
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80055c4:	2b01      	cmp	r3, #1
 80055c6:	d101      	bne.n	80055cc <HAL_UART_Transmit_IT+0x38>
 80055c8:	2302      	movs	r3, #2
 80055ca:	e07d      	b.n	80056c8 <HAL_UART_Transmit_IT+0x134>
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	2201      	movs	r2, #1
 80055d0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	68ba      	ldr	r2, [r7, #8]
 80055d8:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	88fa      	ldrh	r2, [r7, #6]
 80055de:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	88fa      	ldrh	r2, [r7, #6]
 80055e6:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    huart->TxISR       = NULL;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	2200      	movs	r2, #0
 80055ee:	675a      	str	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	2200      	movs	r2, #0
 80055f4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	2221      	movs	r2, #33	; 0x21
 80055fc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005604:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005608:	d12e      	bne.n	8005668 <HAL_UART_Transmit_IT+0xd4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	689b      	ldr	r3, [r3, #8]
 800560e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005612:	d107      	bne.n	8005624 <HAL_UART_Transmit_IT+0x90>
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	691b      	ldr	r3, [r3, #16]
 8005618:	2b00      	cmp	r3, #0
 800561a:	d103      	bne.n	8005624 <HAL_UART_Transmit_IT+0x90>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	4a2d      	ldr	r2, [pc, #180]	; (80056d4 <HAL_UART_Transmit_IT+0x140>)
 8005620:	675a      	str	r2, [r3, #116]	; 0x74
 8005622:	e002      	b.n	800562a <HAL_UART_Transmit_IT+0x96>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	4a2c      	ldr	r2, [pc, #176]	; (80056d8 <HAL_UART_Transmit_IT+0x144>)
 8005628:	675a      	str	r2, [r3, #116]	; 0x74
      }

      __HAL_UNLOCK(huart);
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	2200      	movs	r2, #0
 800562e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	3308      	adds	r3, #8
 8005638:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800563a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800563c:	e853 3f00 	ldrex	r3, [r3]
 8005640:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005644:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005648:	63bb      	str	r3, [r7, #56]	; 0x38
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	3308      	adds	r3, #8
 8005650:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005652:	637a      	str	r2, [r7, #52]	; 0x34
 8005654:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005656:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005658:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800565a:	e841 2300 	strex	r3, r2, [r1]
 800565e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005660:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005662:	2b00      	cmp	r3, #0
 8005664:	d1e5      	bne.n	8005632 <HAL_UART_Transmit_IT+0x9e>
 8005666:	e02c      	b.n	80056c2 <HAL_UART_Transmit_IT+0x12e>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	689b      	ldr	r3, [r3, #8]
 800566c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005670:	d107      	bne.n	8005682 <HAL_UART_Transmit_IT+0xee>
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	691b      	ldr	r3, [r3, #16]
 8005676:	2b00      	cmp	r3, #0
 8005678:	d103      	bne.n	8005682 <HAL_UART_Transmit_IT+0xee>
      {
        huart->TxISR = UART_TxISR_16BIT;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	4a17      	ldr	r2, [pc, #92]	; (80056dc <HAL_UART_Transmit_IT+0x148>)
 800567e:	675a      	str	r2, [r3, #116]	; 0x74
 8005680:	e002      	b.n	8005688 <HAL_UART_Transmit_IT+0xf4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	4a16      	ldr	r2, [pc, #88]	; (80056e0 <HAL_UART_Transmit_IT+0x14c>)
 8005686:	675a      	str	r2, [r3, #116]	; 0x74
      }

      __HAL_UNLOCK(huart);
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	2200      	movs	r2, #0
 800568c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005696:	697b      	ldr	r3, [r7, #20]
 8005698:	e853 3f00 	ldrex	r3, [r3]
 800569c:	613b      	str	r3, [r7, #16]
   return(result);
 800569e:	693b      	ldr	r3, [r7, #16]
 80056a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80056a4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	461a      	mov	r2, r3
 80056ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80056ae:	623b      	str	r3, [r7, #32]
 80056b0:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056b2:	69f9      	ldr	r1, [r7, #28]
 80056b4:	6a3a      	ldr	r2, [r7, #32]
 80056b6:	e841 2300 	strex	r3, r2, [r1]
 80056ba:	61bb      	str	r3, [r7, #24]
   return(result);
 80056bc:	69bb      	ldr	r3, [r7, #24]
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d1e6      	bne.n	8005690 <HAL_UART_Transmit_IT+0xfc>
    }

    return HAL_OK;
 80056c2:	2300      	movs	r3, #0
 80056c4:	e000      	b.n	80056c8 <HAL_UART_Transmit_IT+0x134>
  }
  else
  {
    return HAL_BUSY;
 80056c6:	2302      	movs	r3, #2
  }
}
 80056c8:	4618      	mov	r0, r3
 80056ca:	3744      	adds	r7, #68	; 0x44
 80056cc:	46bd      	mov	sp, r7
 80056ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d2:	4770      	bx	lr
 80056d4:	08006a09 	.word	0x08006a09
 80056d8:	08006929 	.word	0x08006929
 80056dc:	08006867 	.word	0x08006867
 80056e0:	080067af 	.word	0x080067af

080056e4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	b0ba      	sub	sp, #232	; 0xe8
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	69db      	ldr	r3, [r3, #28]
 80056f2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	689b      	ldr	r3, [r3, #8]
 8005706:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800570a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800570e:	f640 030f 	movw	r3, #2063	; 0x80f
 8005712:	4013      	ands	r3, r2
 8005714:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8005718:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800571c:	2b00      	cmp	r3, #0
 800571e:	d11b      	bne.n	8005758 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005720:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005724:	f003 0320 	and.w	r3, r3, #32
 8005728:	2b00      	cmp	r3, #0
 800572a:	d015      	beq.n	8005758 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800572c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005730:	f003 0320 	and.w	r3, r3, #32
 8005734:	2b00      	cmp	r3, #0
 8005736:	d105      	bne.n	8005744 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005738:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800573c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005740:	2b00      	cmp	r3, #0
 8005742:	d009      	beq.n	8005758 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005748:	2b00      	cmp	r3, #0
 800574a:	f000 82d6 	beq.w	8005cfa <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005752:	6878      	ldr	r0, [r7, #4]
 8005754:	4798      	blx	r3
      }
      return;
 8005756:	e2d0      	b.n	8005cfa <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005758:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800575c:	2b00      	cmp	r3, #0
 800575e:	f000 811f 	beq.w	80059a0 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8005762:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8005766:	4b8b      	ldr	r3, [pc, #556]	; (8005994 <HAL_UART_IRQHandler+0x2b0>)
 8005768:	4013      	ands	r3, r2
 800576a:	2b00      	cmp	r3, #0
 800576c:	d106      	bne.n	800577c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800576e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8005772:	4b89      	ldr	r3, [pc, #548]	; (8005998 <HAL_UART_IRQHandler+0x2b4>)
 8005774:	4013      	ands	r3, r2
 8005776:	2b00      	cmp	r3, #0
 8005778:	f000 8112 	beq.w	80059a0 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800577c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005780:	f003 0301 	and.w	r3, r3, #1
 8005784:	2b00      	cmp	r3, #0
 8005786:	d011      	beq.n	80057ac <HAL_UART_IRQHandler+0xc8>
 8005788:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800578c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005790:	2b00      	cmp	r3, #0
 8005792:	d00b      	beq.n	80057ac <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	2201      	movs	r2, #1
 800579a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80057a2:	f043 0201 	orr.w	r2, r3, #1
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80057ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057b0:	f003 0302 	and.w	r3, r3, #2
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d011      	beq.n	80057dc <HAL_UART_IRQHandler+0xf8>
 80057b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80057bc:	f003 0301 	and.w	r3, r3, #1
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d00b      	beq.n	80057dc <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	2202      	movs	r2, #2
 80057ca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80057d2:	f043 0204 	orr.w	r2, r3, #4
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80057dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057e0:	f003 0304 	and.w	r3, r3, #4
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d011      	beq.n	800580c <HAL_UART_IRQHandler+0x128>
 80057e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80057ec:	f003 0301 	and.w	r3, r3, #1
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d00b      	beq.n	800580c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	2204      	movs	r2, #4
 80057fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005802:	f043 0202 	orr.w	r2, r3, #2
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800580c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005810:	f003 0308 	and.w	r3, r3, #8
 8005814:	2b00      	cmp	r3, #0
 8005816:	d017      	beq.n	8005848 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005818:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800581c:	f003 0320 	and.w	r3, r3, #32
 8005820:	2b00      	cmp	r3, #0
 8005822:	d105      	bne.n	8005830 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8005824:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8005828:	4b5a      	ldr	r3, [pc, #360]	; (8005994 <HAL_UART_IRQHandler+0x2b0>)
 800582a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800582c:	2b00      	cmp	r3, #0
 800582e:	d00b      	beq.n	8005848 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	2208      	movs	r2, #8
 8005836:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800583e:	f043 0208 	orr.w	r2, r3, #8
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005848:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800584c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005850:	2b00      	cmp	r3, #0
 8005852:	d012      	beq.n	800587a <HAL_UART_IRQHandler+0x196>
 8005854:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005858:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800585c:	2b00      	cmp	r3, #0
 800585e:	d00c      	beq.n	800587a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005868:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005870:	f043 0220 	orr.w	r2, r3, #32
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005880:	2b00      	cmp	r3, #0
 8005882:	f000 823c 	beq.w	8005cfe <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005886:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800588a:	f003 0320 	and.w	r3, r3, #32
 800588e:	2b00      	cmp	r3, #0
 8005890:	d013      	beq.n	80058ba <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005892:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005896:	f003 0320 	and.w	r3, r3, #32
 800589a:	2b00      	cmp	r3, #0
 800589c:	d105      	bne.n	80058aa <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800589e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80058a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d007      	beq.n	80058ba <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d003      	beq.n	80058ba <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058b6:	6878      	ldr	r0, [r7, #4]
 80058b8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80058c0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	689b      	ldr	r3, [r3, #8]
 80058ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058ce:	2b40      	cmp	r3, #64	; 0x40
 80058d0:	d005      	beq.n	80058de <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80058d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80058d6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d04f      	beq.n	800597e <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80058de:	6878      	ldr	r0, [r7, #4]
 80058e0:	f000 fee9 	bl	80066b6 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	689b      	ldr	r3, [r3, #8]
 80058ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058ee:	2b40      	cmp	r3, #64	; 0x40
 80058f0:	d141      	bne.n	8005976 <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	3308      	adds	r3, #8
 80058f8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005900:	e853 3f00 	ldrex	r3, [r3]
 8005904:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005908:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800590c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005910:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	3308      	adds	r3, #8
 800591a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800591e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005922:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005926:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800592a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800592e:	e841 2300 	strex	r3, r2, [r1]
 8005932:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005936:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800593a:	2b00      	cmp	r3, #0
 800593c:	d1d9      	bne.n	80058f2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005942:	2b00      	cmp	r3, #0
 8005944:	d013      	beq.n	800596e <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800594a:	4a14      	ldr	r2, [pc, #80]	; (800599c <HAL_UART_IRQHandler+0x2b8>)
 800594c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005952:	4618      	mov	r0, r3
 8005954:	f7fd f86d 	bl	8002a32 <HAL_DMA_Abort_IT>
 8005958:	4603      	mov	r3, r0
 800595a:	2b00      	cmp	r3, #0
 800595c:	d017      	beq.n	800598e <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005962:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005964:	687a      	ldr	r2, [r7, #4]
 8005966:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8005968:	4610      	mov	r0, r2
 800596a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800596c:	e00f      	b.n	800598e <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800596e:	6878      	ldr	r0, [r7, #4]
 8005970:	f000 f9da 	bl	8005d28 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005974:	e00b      	b.n	800598e <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005976:	6878      	ldr	r0, [r7, #4]
 8005978:	f000 f9d6 	bl	8005d28 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800597c:	e007      	b.n	800598e <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800597e:	6878      	ldr	r0, [r7, #4]
 8005980:	f000 f9d2 	bl	8005d28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2200      	movs	r2, #0
 8005988:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800598c:	e1b7      	b.n	8005cfe <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800598e:	bf00      	nop
    return;
 8005990:	e1b5      	b.n	8005cfe <HAL_UART_IRQHandler+0x61a>
 8005992:	bf00      	nop
 8005994:	10000001 	.word	0x10000001
 8005998:	04000120 	.word	0x04000120
 800599c:	08006783 	.word	0x08006783

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80059a4:	2b01      	cmp	r3, #1
 80059a6:	f040 814a 	bne.w	8005c3e <HAL_UART_IRQHandler+0x55a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80059aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80059ae:	f003 0310 	and.w	r3, r3, #16
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	f000 8143 	beq.w	8005c3e <HAL_UART_IRQHandler+0x55a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80059b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80059bc:	f003 0310 	and.w	r3, r3, #16
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	f000 813c 	beq.w	8005c3e <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	2210      	movs	r2, #16
 80059cc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	689b      	ldr	r3, [r3, #8]
 80059d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059d8:	2b40      	cmp	r3, #64	; 0x40
 80059da:	f040 80b5 	bne.w	8005b48 <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	685b      	ldr	r3, [r3, #4]
 80059e6:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80059ea:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	f000 8187 	beq.w	8005d02 <HAL_UART_IRQHandler+0x61e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80059fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80059fe:	429a      	cmp	r2, r3
 8005a00:	f080 817f 	bcs.w	8005d02 <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005a0a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f003 0320 	and.w	r3, r3, #32
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	f040 8086 	bne.w	8005b2c <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a28:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005a2c:	e853 3f00 	ldrex	r3, [r3]
 8005a30:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005a34:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005a38:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005a3c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	461a      	mov	r2, r3
 8005a46:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005a4a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005a4e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a52:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005a56:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005a5a:	e841 2300 	strex	r3, r2, [r1]
 8005a5e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005a62:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d1da      	bne.n	8005a20 <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	3308      	adds	r3, #8
 8005a70:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a72:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005a74:	e853 3f00 	ldrex	r3, [r3]
 8005a78:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005a7a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005a7c:	f023 0301 	bic.w	r3, r3, #1
 8005a80:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	3308      	adds	r3, #8
 8005a8a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005a8e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005a92:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a94:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005a96:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005a9a:	e841 2300 	strex	r3, r2, [r1]
 8005a9e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005aa0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d1e1      	bne.n	8005a6a <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	3308      	adds	r3, #8
 8005aac:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aae:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005ab0:	e853 3f00 	ldrex	r3, [r3]
 8005ab4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005ab6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005ab8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005abc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	3308      	adds	r3, #8
 8005ac6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005aca:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005acc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ace:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005ad0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005ad2:	e841 2300 	strex	r3, r2, [r1]
 8005ad6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005ad8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d1e3      	bne.n	8005aa6 <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	2220      	movs	r2, #32
 8005ae2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	2200      	movs	r2, #0
 8005aea:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005af2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005af4:	e853 3f00 	ldrex	r3, [r3]
 8005af8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005afa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005afc:	f023 0310 	bic.w	r3, r3, #16
 8005b00:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	461a      	mov	r2, r3
 8005b0a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005b0e:	65bb      	str	r3, [r7, #88]	; 0x58
 8005b10:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b12:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005b14:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005b16:	e841 2300 	strex	r3, r2, [r1]
 8005b1a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005b1c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d1e4      	bne.n	8005aec <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005b26:	4618      	mov	r0, r3
 8005b28:	f7fc ff2a 	bl	8002980 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005b38:	b29b      	uxth	r3, r3
 8005b3a:	1ad3      	subs	r3, r2, r3
 8005b3c:	b29b      	uxth	r3, r3
 8005b3e:	4619      	mov	r1, r3
 8005b40:	6878      	ldr	r0, [r7, #4]
 8005b42:	f000 f8fb 	bl	8005d3c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005b46:	e0dc      	b.n	8005d02 <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005b54:	b29b      	uxth	r3, r3
 8005b56:	1ad3      	subs	r3, r2, r3
 8005b58:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005b62:	b29b      	uxth	r3, r3
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	f000 80ce 	beq.w	8005d06 <HAL_UART_IRQHandler+0x622>
          && (nb_rx_data > 0U))
 8005b6a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	f000 80c9 	beq.w	8005d06 <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b7c:	e853 3f00 	ldrex	r3, [r3]
 8005b80:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005b82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b84:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005b88:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	461a      	mov	r2, r3
 8005b92:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005b96:	647b      	str	r3, [r7, #68]	; 0x44
 8005b98:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b9a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005b9c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005b9e:	e841 2300 	strex	r3, r2, [r1]
 8005ba2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005ba4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d1e4      	bne.n	8005b74 <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	3308      	adds	r3, #8
 8005bb0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bb4:	e853 3f00 	ldrex	r3, [r3]
 8005bb8:	623b      	str	r3, [r7, #32]
   return(result);
 8005bba:	6a3b      	ldr	r3, [r7, #32]
 8005bbc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005bc0:	f023 0301 	bic.w	r3, r3, #1
 8005bc4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	3308      	adds	r3, #8
 8005bce:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005bd2:	633a      	str	r2, [r7, #48]	; 0x30
 8005bd4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bd6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005bd8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005bda:	e841 2300 	strex	r3, r2, [r1]
 8005bde:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005be0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d1e1      	bne.n	8005baa <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2220      	movs	r2, #32
 8005bea:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c00:	693b      	ldr	r3, [r7, #16]
 8005c02:	e853 3f00 	ldrex	r3, [r3]
 8005c06:	60fb      	str	r3, [r7, #12]
   return(result);
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	f023 0310 	bic.w	r3, r3, #16
 8005c0e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	461a      	mov	r2, r3
 8005c18:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005c1c:	61fb      	str	r3, [r7, #28]
 8005c1e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c20:	69b9      	ldr	r1, [r7, #24]
 8005c22:	69fa      	ldr	r2, [r7, #28]
 8005c24:	e841 2300 	strex	r3, r2, [r1]
 8005c28:	617b      	str	r3, [r7, #20]
   return(result);
 8005c2a:	697b      	ldr	r3, [r7, #20]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d1e4      	bne.n	8005bfa <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005c30:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005c34:	4619      	mov	r1, r3
 8005c36:	6878      	ldr	r0, [r7, #4]
 8005c38:	f000 f880 	bl	8005d3c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005c3c:	e063      	b.n	8005d06 <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005c3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c42:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d00e      	beq.n	8005c68 <HAL_UART_IRQHandler+0x584>
 8005c4a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005c4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d008      	beq.n	8005c68 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005c5e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005c60:	6878      	ldr	r0, [r7, #4]
 8005c62:	f000 ff71 	bl	8006b48 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005c66:	e051      	b.n	8005d0c <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005c68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d014      	beq.n	8005c9e <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005c74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d105      	bne.n	8005c8c <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005c80:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005c84:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d008      	beq.n	8005c9e <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d03a      	beq.n	8005d0a <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005c98:	6878      	ldr	r0, [r7, #4]
 8005c9a:	4798      	blx	r3
    }
    return;
 8005c9c:	e035      	b.n	8005d0a <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005c9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ca2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d009      	beq.n	8005cbe <HAL_UART_IRQHandler+0x5da>
 8005caa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005cae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d003      	beq.n	8005cbe <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 8005cb6:	6878      	ldr	r0, [r7, #4]
 8005cb8:	f000 ff1b 	bl	8006af2 <UART_EndTransmit_IT>
    return;
 8005cbc:	e026      	b.n	8005d0c <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005cbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005cc2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d009      	beq.n	8005cde <HAL_UART_IRQHandler+0x5fa>
 8005cca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005cce:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d003      	beq.n	8005cde <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005cd6:	6878      	ldr	r0, [r7, #4]
 8005cd8:	f000 ff4a 	bl	8006b70 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005cdc:	e016      	b.n	8005d0c <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005cde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ce2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d010      	beq.n	8005d0c <HAL_UART_IRQHandler+0x628>
 8005cea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	da0c      	bge.n	8005d0c <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005cf2:	6878      	ldr	r0, [r7, #4]
 8005cf4:	f000 ff32 	bl	8006b5c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005cf8:	e008      	b.n	8005d0c <HAL_UART_IRQHandler+0x628>
      return;
 8005cfa:	bf00      	nop
 8005cfc:	e006      	b.n	8005d0c <HAL_UART_IRQHandler+0x628>
    return;
 8005cfe:	bf00      	nop
 8005d00:	e004      	b.n	8005d0c <HAL_UART_IRQHandler+0x628>
      return;
 8005d02:	bf00      	nop
 8005d04:	e002      	b.n	8005d0c <HAL_UART_IRQHandler+0x628>
      return;
 8005d06:	bf00      	nop
 8005d08:	e000      	b.n	8005d0c <HAL_UART_IRQHandler+0x628>
    return;
 8005d0a:	bf00      	nop
  }
}
 8005d0c:	37e8      	adds	r7, #232	; 0xe8
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	bd80      	pop	{r7, pc}
 8005d12:	bf00      	nop

08005d14 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005d14:	b480      	push	{r7}
 8005d16:	b083      	sub	sp, #12
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005d1c:	bf00      	nop
 8005d1e:	370c      	adds	r7, #12
 8005d20:	46bd      	mov	sp, r7
 8005d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d26:	4770      	bx	lr

08005d28 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005d28:	b480      	push	{r7}
 8005d2a:	b083      	sub	sp, #12
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005d30:	bf00      	nop
 8005d32:	370c      	adds	r7, #12
 8005d34:	46bd      	mov	sp, r7
 8005d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3a:	4770      	bx	lr

08005d3c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	b083      	sub	sp, #12
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
 8005d44:	460b      	mov	r3, r1
 8005d46:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005d48:	bf00      	nop
 8005d4a:	370c      	adds	r7, #12
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d52:	4770      	bx	lr

08005d54 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005d54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005d58:	b08c      	sub	sp, #48	; 0x30
 8005d5a:	af00      	add	r7, sp, #0
 8005d5c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005d5e:	2300      	movs	r3, #0
 8005d60:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005d64:	697b      	ldr	r3, [r7, #20]
 8005d66:	689a      	ldr	r2, [r3, #8]
 8005d68:	697b      	ldr	r3, [r7, #20]
 8005d6a:	691b      	ldr	r3, [r3, #16]
 8005d6c:	431a      	orrs	r2, r3
 8005d6e:	697b      	ldr	r3, [r7, #20]
 8005d70:	695b      	ldr	r3, [r3, #20]
 8005d72:	431a      	orrs	r2, r3
 8005d74:	697b      	ldr	r3, [r7, #20]
 8005d76:	69db      	ldr	r3, [r3, #28]
 8005d78:	4313      	orrs	r3, r2
 8005d7a:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005d7c:	697b      	ldr	r3, [r7, #20]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	681a      	ldr	r2, [r3, #0]
 8005d82:	4baa      	ldr	r3, [pc, #680]	; (800602c <UART_SetConfig+0x2d8>)
 8005d84:	4013      	ands	r3, r2
 8005d86:	697a      	ldr	r2, [r7, #20]
 8005d88:	6812      	ldr	r2, [r2, #0]
 8005d8a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005d8c:	430b      	orrs	r3, r1
 8005d8e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005d90:	697b      	ldr	r3, [r7, #20]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	685b      	ldr	r3, [r3, #4]
 8005d96:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005d9a:	697b      	ldr	r3, [r7, #20]
 8005d9c:	68da      	ldr	r2, [r3, #12]
 8005d9e:	697b      	ldr	r3, [r7, #20]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	430a      	orrs	r2, r1
 8005da4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005da6:	697b      	ldr	r3, [r7, #20]
 8005da8:	699b      	ldr	r3, [r3, #24]
 8005daa:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005dac:	697b      	ldr	r3, [r7, #20]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	4a9f      	ldr	r2, [pc, #636]	; (8006030 <UART_SetConfig+0x2dc>)
 8005db2:	4293      	cmp	r3, r2
 8005db4:	d004      	beq.n	8005dc0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005db6:	697b      	ldr	r3, [r7, #20]
 8005db8:	6a1b      	ldr	r3, [r3, #32]
 8005dba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005dbc:	4313      	orrs	r3, r2
 8005dbe:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005dc0:	697b      	ldr	r3, [r7, #20]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	689b      	ldr	r3, [r3, #8]
 8005dc6:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8005dca:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8005dce:	697a      	ldr	r2, [r7, #20]
 8005dd0:	6812      	ldr	r2, [r2, #0]
 8005dd2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005dd4:	430b      	orrs	r3, r1
 8005dd6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005dd8:	697b      	ldr	r3, [r7, #20]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dde:	f023 010f 	bic.w	r1, r3, #15
 8005de2:	697b      	ldr	r3, [r7, #20]
 8005de4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005de6:	697b      	ldr	r3, [r7, #20]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	430a      	orrs	r2, r1
 8005dec:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005dee:	697b      	ldr	r3, [r7, #20]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	4a90      	ldr	r2, [pc, #576]	; (8006034 <UART_SetConfig+0x2e0>)
 8005df4:	4293      	cmp	r3, r2
 8005df6:	d125      	bne.n	8005e44 <UART_SetConfig+0xf0>
 8005df8:	4b8f      	ldr	r3, [pc, #572]	; (8006038 <UART_SetConfig+0x2e4>)
 8005dfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005dfe:	f003 0303 	and.w	r3, r3, #3
 8005e02:	2b03      	cmp	r3, #3
 8005e04:	d81a      	bhi.n	8005e3c <UART_SetConfig+0xe8>
 8005e06:	a201      	add	r2, pc, #4	; (adr r2, 8005e0c <UART_SetConfig+0xb8>)
 8005e08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e0c:	08005e1d 	.word	0x08005e1d
 8005e10:	08005e2d 	.word	0x08005e2d
 8005e14:	08005e25 	.word	0x08005e25
 8005e18:	08005e35 	.word	0x08005e35
 8005e1c:	2301      	movs	r3, #1
 8005e1e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e22:	e116      	b.n	8006052 <UART_SetConfig+0x2fe>
 8005e24:	2302      	movs	r3, #2
 8005e26:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e2a:	e112      	b.n	8006052 <UART_SetConfig+0x2fe>
 8005e2c:	2304      	movs	r3, #4
 8005e2e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e32:	e10e      	b.n	8006052 <UART_SetConfig+0x2fe>
 8005e34:	2308      	movs	r3, #8
 8005e36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e3a:	e10a      	b.n	8006052 <UART_SetConfig+0x2fe>
 8005e3c:	2310      	movs	r3, #16
 8005e3e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e42:	e106      	b.n	8006052 <UART_SetConfig+0x2fe>
 8005e44:	697b      	ldr	r3, [r7, #20]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	4a7c      	ldr	r2, [pc, #496]	; (800603c <UART_SetConfig+0x2e8>)
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	d138      	bne.n	8005ec0 <UART_SetConfig+0x16c>
 8005e4e:	4b7a      	ldr	r3, [pc, #488]	; (8006038 <UART_SetConfig+0x2e4>)
 8005e50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e54:	f003 030c 	and.w	r3, r3, #12
 8005e58:	2b0c      	cmp	r3, #12
 8005e5a:	d82d      	bhi.n	8005eb8 <UART_SetConfig+0x164>
 8005e5c:	a201      	add	r2, pc, #4	; (adr r2, 8005e64 <UART_SetConfig+0x110>)
 8005e5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e62:	bf00      	nop
 8005e64:	08005e99 	.word	0x08005e99
 8005e68:	08005eb9 	.word	0x08005eb9
 8005e6c:	08005eb9 	.word	0x08005eb9
 8005e70:	08005eb9 	.word	0x08005eb9
 8005e74:	08005ea9 	.word	0x08005ea9
 8005e78:	08005eb9 	.word	0x08005eb9
 8005e7c:	08005eb9 	.word	0x08005eb9
 8005e80:	08005eb9 	.word	0x08005eb9
 8005e84:	08005ea1 	.word	0x08005ea1
 8005e88:	08005eb9 	.word	0x08005eb9
 8005e8c:	08005eb9 	.word	0x08005eb9
 8005e90:	08005eb9 	.word	0x08005eb9
 8005e94:	08005eb1 	.word	0x08005eb1
 8005e98:	2300      	movs	r3, #0
 8005e9a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e9e:	e0d8      	b.n	8006052 <UART_SetConfig+0x2fe>
 8005ea0:	2302      	movs	r3, #2
 8005ea2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005ea6:	e0d4      	b.n	8006052 <UART_SetConfig+0x2fe>
 8005ea8:	2304      	movs	r3, #4
 8005eaa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005eae:	e0d0      	b.n	8006052 <UART_SetConfig+0x2fe>
 8005eb0:	2308      	movs	r3, #8
 8005eb2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005eb6:	e0cc      	b.n	8006052 <UART_SetConfig+0x2fe>
 8005eb8:	2310      	movs	r3, #16
 8005eba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005ebe:	e0c8      	b.n	8006052 <UART_SetConfig+0x2fe>
 8005ec0:	697b      	ldr	r3, [r7, #20]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	4a5e      	ldr	r2, [pc, #376]	; (8006040 <UART_SetConfig+0x2ec>)
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	d125      	bne.n	8005f16 <UART_SetConfig+0x1c2>
 8005eca:	4b5b      	ldr	r3, [pc, #364]	; (8006038 <UART_SetConfig+0x2e4>)
 8005ecc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ed0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005ed4:	2b30      	cmp	r3, #48	; 0x30
 8005ed6:	d016      	beq.n	8005f06 <UART_SetConfig+0x1b2>
 8005ed8:	2b30      	cmp	r3, #48	; 0x30
 8005eda:	d818      	bhi.n	8005f0e <UART_SetConfig+0x1ba>
 8005edc:	2b20      	cmp	r3, #32
 8005ede:	d00a      	beq.n	8005ef6 <UART_SetConfig+0x1a2>
 8005ee0:	2b20      	cmp	r3, #32
 8005ee2:	d814      	bhi.n	8005f0e <UART_SetConfig+0x1ba>
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d002      	beq.n	8005eee <UART_SetConfig+0x19a>
 8005ee8:	2b10      	cmp	r3, #16
 8005eea:	d008      	beq.n	8005efe <UART_SetConfig+0x1aa>
 8005eec:	e00f      	b.n	8005f0e <UART_SetConfig+0x1ba>
 8005eee:	2300      	movs	r3, #0
 8005ef0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005ef4:	e0ad      	b.n	8006052 <UART_SetConfig+0x2fe>
 8005ef6:	2302      	movs	r3, #2
 8005ef8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005efc:	e0a9      	b.n	8006052 <UART_SetConfig+0x2fe>
 8005efe:	2304      	movs	r3, #4
 8005f00:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f04:	e0a5      	b.n	8006052 <UART_SetConfig+0x2fe>
 8005f06:	2308      	movs	r3, #8
 8005f08:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f0c:	e0a1      	b.n	8006052 <UART_SetConfig+0x2fe>
 8005f0e:	2310      	movs	r3, #16
 8005f10:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f14:	e09d      	b.n	8006052 <UART_SetConfig+0x2fe>
 8005f16:	697b      	ldr	r3, [r7, #20]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	4a4a      	ldr	r2, [pc, #296]	; (8006044 <UART_SetConfig+0x2f0>)
 8005f1c:	4293      	cmp	r3, r2
 8005f1e:	d125      	bne.n	8005f6c <UART_SetConfig+0x218>
 8005f20:	4b45      	ldr	r3, [pc, #276]	; (8006038 <UART_SetConfig+0x2e4>)
 8005f22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f26:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005f2a:	2bc0      	cmp	r3, #192	; 0xc0
 8005f2c:	d016      	beq.n	8005f5c <UART_SetConfig+0x208>
 8005f2e:	2bc0      	cmp	r3, #192	; 0xc0
 8005f30:	d818      	bhi.n	8005f64 <UART_SetConfig+0x210>
 8005f32:	2b80      	cmp	r3, #128	; 0x80
 8005f34:	d00a      	beq.n	8005f4c <UART_SetConfig+0x1f8>
 8005f36:	2b80      	cmp	r3, #128	; 0x80
 8005f38:	d814      	bhi.n	8005f64 <UART_SetConfig+0x210>
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d002      	beq.n	8005f44 <UART_SetConfig+0x1f0>
 8005f3e:	2b40      	cmp	r3, #64	; 0x40
 8005f40:	d008      	beq.n	8005f54 <UART_SetConfig+0x200>
 8005f42:	e00f      	b.n	8005f64 <UART_SetConfig+0x210>
 8005f44:	2300      	movs	r3, #0
 8005f46:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f4a:	e082      	b.n	8006052 <UART_SetConfig+0x2fe>
 8005f4c:	2302      	movs	r3, #2
 8005f4e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f52:	e07e      	b.n	8006052 <UART_SetConfig+0x2fe>
 8005f54:	2304      	movs	r3, #4
 8005f56:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f5a:	e07a      	b.n	8006052 <UART_SetConfig+0x2fe>
 8005f5c:	2308      	movs	r3, #8
 8005f5e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f62:	e076      	b.n	8006052 <UART_SetConfig+0x2fe>
 8005f64:	2310      	movs	r3, #16
 8005f66:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f6a:	e072      	b.n	8006052 <UART_SetConfig+0x2fe>
 8005f6c:	697b      	ldr	r3, [r7, #20]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	4a35      	ldr	r2, [pc, #212]	; (8006048 <UART_SetConfig+0x2f4>)
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d12a      	bne.n	8005fcc <UART_SetConfig+0x278>
 8005f76:	4b30      	ldr	r3, [pc, #192]	; (8006038 <UART_SetConfig+0x2e4>)
 8005f78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f7c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f80:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005f84:	d01a      	beq.n	8005fbc <UART_SetConfig+0x268>
 8005f86:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005f8a:	d81b      	bhi.n	8005fc4 <UART_SetConfig+0x270>
 8005f8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f90:	d00c      	beq.n	8005fac <UART_SetConfig+0x258>
 8005f92:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f96:	d815      	bhi.n	8005fc4 <UART_SetConfig+0x270>
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d003      	beq.n	8005fa4 <UART_SetConfig+0x250>
 8005f9c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005fa0:	d008      	beq.n	8005fb4 <UART_SetConfig+0x260>
 8005fa2:	e00f      	b.n	8005fc4 <UART_SetConfig+0x270>
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005faa:	e052      	b.n	8006052 <UART_SetConfig+0x2fe>
 8005fac:	2302      	movs	r3, #2
 8005fae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005fb2:	e04e      	b.n	8006052 <UART_SetConfig+0x2fe>
 8005fb4:	2304      	movs	r3, #4
 8005fb6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005fba:	e04a      	b.n	8006052 <UART_SetConfig+0x2fe>
 8005fbc:	2308      	movs	r3, #8
 8005fbe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005fc2:	e046      	b.n	8006052 <UART_SetConfig+0x2fe>
 8005fc4:	2310      	movs	r3, #16
 8005fc6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005fca:	e042      	b.n	8006052 <UART_SetConfig+0x2fe>
 8005fcc:	697b      	ldr	r3, [r7, #20]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	4a17      	ldr	r2, [pc, #92]	; (8006030 <UART_SetConfig+0x2dc>)
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d13a      	bne.n	800604c <UART_SetConfig+0x2f8>
 8005fd6:	4b18      	ldr	r3, [pc, #96]	; (8006038 <UART_SetConfig+0x2e4>)
 8005fd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005fdc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005fe0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005fe4:	d01a      	beq.n	800601c <UART_SetConfig+0x2c8>
 8005fe6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005fea:	d81b      	bhi.n	8006024 <UART_SetConfig+0x2d0>
 8005fec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005ff0:	d00c      	beq.n	800600c <UART_SetConfig+0x2b8>
 8005ff2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005ff6:	d815      	bhi.n	8006024 <UART_SetConfig+0x2d0>
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d003      	beq.n	8006004 <UART_SetConfig+0x2b0>
 8005ffc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006000:	d008      	beq.n	8006014 <UART_SetConfig+0x2c0>
 8006002:	e00f      	b.n	8006024 <UART_SetConfig+0x2d0>
 8006004:	2300      	movs	r3, #0
 8006006:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800600a:	e022      	b.n	8006052 <UART_SetConfig+0x2fe>
 800600c:	2302      	movs	r3, #2
 800600e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006012:	e01e      	b.n	8006052 <UART_SetConfig+0x2fe>
 8006014:	2304      	movs	r3, #4
 8006016:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800601a:	e01a      	b.n	8006052 <UART_SetConfig+0x2fe>
 800601c:	2308      	movs	r3, #8
 800601e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006022:	e016      	b.n	8006052 <UART_SetConfig+0x2fe>
 8006024:	2310      	movs	r3, #16
 8006026:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800602a:	e012      	b.n	8006052 <UART_SetConfig+0x2fe>
 800602c:	cfff69f3 	.word	0xcfff69f3
 8006030:	40008000 	.word	0x40008000
 8006034:	40013800 	.word	0x40013800
 8006038:	40021000 	.word	0x40021000
 800603c:	40004400 	.word	0x40004400
 8006040:	40004800 	.word	0x40004800
 8006044:	40004c00 	.word	0x40004c00
 8006048:	40005000 	.word	0x40005000
 800604c:	2310      	movs	r3, #16
 800604e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006052:	697b      	ldr	r3, [r7, #20]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	4aae      	ldr	r2, [pc, #696]	; (8006310 <UART_SetConfig+0x5bc>)
 8006058:	4293      	cmp	r3, r2
 800605a:	f040 8097 	bne.w	800618c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800605e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006062:	2b08      	cmp	r3, #8
 8006064:	d823      	bhi.n	80060ae <UART_SetConfig+0x35a>
 8006066:	a201      	add	r2, pc, #4	; (adr r2, 800606c <UART_SetConfig+0x318>)
 8006068:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800606c:	08006091 	.word	0x08006091
 8006070:	080060af 	.word	0x080060af
 8006074:	08006099 	.word	0x08006099
 8006078:	080060af 	.word	0x080060af
 800607c:	0800609f 	.word	0x0800609f
 8006080:	080060af 	.word	0x080060af
 8006084:	080060af 	.word	0x080060af
 8006088:	080060af 	.word	0x080060af
 800608c:	080060a7 	.word	0x080060a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006090:	f7fe fb14 	bl	80046bc <HAL_RCC_GetPCLK1Freq>
 8006094:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006096:	e010      	b.n	80060ba <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006098:	4b9e      	ldr	r3, [pc, #632]	; (8006314 <UART_SetConfig+0x5c0>)
 800609a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800609c:	e00d      	b.n	80060ba <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800609e:	f7fe fa9f 	bl	80045e0 <HAL_RCC_GetSysClockFreq>
 80060a2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80060a4:	e009      	b.n	80060ba <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80060a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80060aa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80060ac:	e005      	b.n	80060ba <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80060ae:	2300      	movs	r3, #0
 80060b0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80060b2:	2301      	movs	r3, #1
 80060b4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80060b8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80060ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060bc:	2b00      	cmp	r3, #0
 80060be:	f000 8130 	beq.w	8006322 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80060c2:	697b      	ldr	r3, [r7, #20]
 80060c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060c6:	4a94      	ldr	r2, [pc, #592]	; (8006318 <UART_SetConfig+0x5c4>)
 80060c8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80060cc:	461a      	mov	r2, r3
 80060ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060d0:	fbb3 f3f2 	udiv	r3, r3, r2
 80060d4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80060d6:	697b      	ldr	r3, [r7, #20]
 80060d8:	685a      	ldr	r2, [r3, #4]
 80060da:	4613      	mov	r3, r2
 80060dc:	005b      	lsls	r3, r3, #1
 80060de:	4413      	add	r3, r2
 80060e0:	69ba      	ldr	r2, [r7, #24]
 80060e2:	429a      	cmp	r2, r3
 80060e4:	d305      	bcc.n	80060f2 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80060e6:	697b      	ldr	r3, [r7, #20]
 80060e8:	685b      	ldr	r3, [r3, #4]
 80060ea:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80060ec:	69ba      	ldr	r2, [r7, #24]
 80060ee:	429a      	cmp	r2, r3
 80060f0:	d903      	bls.n	80060fa <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80060f2:	2301      	movs	r3, #1
 80060f4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80060f8:	e113      	b.n	8006322 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80060fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060fc:	2200      	movs	r2, #0
 80060fe:	60bb      	str	r3, [r7, #8]
 8006100:	60fa      	str	r2, [r7, #12]
 8006102:	697b      	ldr	r3, [r7, #20]
 8006104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006106:	4a84      	ldr	r2, [pc, #528]	; (8006318 <UART_SetConfig+0x5c4>)
 8006108:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800610c:	b29b      	uxth	r3, r3
 800610e:	2200      	movs	r2, #0
 8006110:	603b      	str	r3, [r7, #0]
 8006112:	607a      	str	r2, [r7, #4]
 8006114:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006118:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800611c:	f7fa fdbc 	bl	8000c98 <__aeabi_uldivmod>
 8006120:	4602      	mov	r2, r0
 8006122:	460b      	mov	r3, r1
 8006124:	4610      	mov	r0, r2
 8006126:	4619      	mov	r1, r3
 8006128:	f04f 0200 	mov.w	r2, #0
 800612c:	f04f 0300 	mov.w	r3, #0
 8006130:	020b      	lsls	r3, r1, #8
 8006132:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006136:	0202      	lsls	r2, r0, #8
 8006138:	6979      	ldr	r1, [r7, #20]
 800613a:	6849      	ldr	r1, [r1, #4]
 800613c:	0849      	lsrs	r1, r1, #1
 800613e:	2000      	movs	r0, #0
 8006140:	460c      	mov	r4, r1
 8006142:	4605      	mov	r5, r0
 8006144:	eb12 0804 	adds.w	r8, r2, r4
 8006148:	eb43 0905 	adc.w	r9, r3, r5
 800614c:	697b      	ldr	r3, [r7, #20]
 800614e:	685b      	ldr	r3, [r3, #4]
 8006150:	2200      	movs	r2, #0
 8006152:	469a      	mov	sl, r3
 8006154:	4693      	mov	fp, r2
 8006156:	4652      	mov	r2, sl
 8006158:	465b      	mov	r3, fp
 800615a:	4640      	mov	r0, r8
 800615c:	4649      	mov	r1, r9
 800615e:	f7fa fd9b 	bl	8000c98 <__aeabi_uldivmod>
 8006162:	4602      	mov	r2, r0
 8006164:	460b      	mov	r3, r1
 8006166:	4613      	mov	r3, r2
 8006168:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800616a:	6a3b      	ldr	r3, [r7, #32]
 800616c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006170:	d308      	bcc.n	8006184 <UART_SetConfig+0x430>
 8006172:	6a3b      	ldr	r3, [r7, #32]
 8006174:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006178:	d204      	bcs.n	8006184 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800617a:	697b      	ldr	r3, [r7, #20]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	6a3a      	ldr	r2, [r7, #32]
 8006180:	60da      	str	r2, [r3, #12]
 8006182:	e0ce      	b.n	8006322 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8006184:	2301      	movs	r3, #1
 8006186:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800618a:	e0ca      	b.n	8006322 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800618c:	697b      	ldr	r3, [r7, #20]
 800618e:	69db      	ldr	r3, [r3, #28]
 8006190:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006194:	d166      	bne.n	8006264 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8006196:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800619a:	2b08      	cmp	r3, #8
 800619c:	d827      	bhi.n	80061ee <UART_SetConfig+0x49a>
 800619e:	a201      	add	r2, pc, #4	; (adr r2, 80061a4 <UART_SetConfig+0x450>)
 80061a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061a4:	080061c9 	.word	0x080061c9
 80061a8:	080061d1 	.word	0x080061d1
 80061ac:	080061d9 	.word	0x080061d9
 80061b0:	080061ef 	.word	0x080061ef
 80061b4:	080061df 	.word	0x080061df
 80061b8:	080061ef 	.word	0x080061ef
 80061bc:	080061ef 	.word	0x080061ef
 80061c0:	080061ef 	.word	0x080061ef
 80061c4:	080061e7 	.word	0x080061e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80061c8:	f7fe fa78 	bl	80046bc <HAL_RCC_GetPCLK1Freq>
 80061cc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80061ce:	e014      	b.n	80061fa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80061d0:	f7fe fa8a 	bl	80046e8 <HAL_RCC_GetPCLK2Freq>
 80061d4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80061d6:	e010      	b.n	80061fa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80061d8:	4b4e      	ldr	r3, [pc, #312]	; (8006314 <UART_SetConfig+0x5c0>)
 80061da:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80061dc:	e00d      	b.n	80061fa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80061de:	f7fe f9ff 	bl	80045e0 <HAL_RCC_GetSysClockFreq>
 80061e2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80061e4:	e009      	b.n	80061fa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80061e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80061ea:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80061ec:	e005      	b.n	80061fa <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80061ee:	2300      	movs	r3, #0
 80061f0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80061f2:	2301      	movs	r3, #1
 80061f4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80061f8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80061fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	f000 8090 	beq.w	8006322 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006202:	697b      	ldr	r3, [r7, #20]
 8006204:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006206:	4a44      	ldr	r2, [pc, #272]	; (8006318 <UART_SetConfig+0x5c4>)
 8006208:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800620c:	461a      	mov	r2, r3
 800620e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006210:	fbb3 f3f2 	udiv	r3, r3, r2
 8006214:	005a      	lsls	r2, r3, #1
 8006216:	697b      	ldr	r3, [r7, #20]
 8006218:	685b      	ldr	r3, [r3, #4]
 800621a:	085b      	lsrs	r3, r3, #1
 800621c:	441a      	add	r2, r3
 800621e:	697b      	ldr	r3, [r7, #20]
 8006220:	685b      	ldr	r3, [r3, #4]
 8006222:	fbb2 f3f3 	udiv	r3, r2, r3
 8006226:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006228:	6a3b      	ldr	r3, [r7, #32]
 800622a:	2b0f      	cmp	r3, #15
 800622c:	d916      	bls.n	800625c <UART_SetConfig+0x508>
 800622e:	6a3b      	ldr	r3, [r7, #32]
 8006230:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006234:	d212      	bcs.n	800625c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006236:	6a3b      	ldr	r3, [r7, #32]
 8006238:	b29b      	uxth	r3, r3
 800623a:	f023 030f 	bic.w	r3, r3, #15
 800623e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006240:	6a3b      	ldr	r3, [r7, #32]
 8006242:	085b      	lsrs	r3, r3, #1
 8006244:	b29b      	uxth	r3, r3
 8006246:	f003 0307 	and.w	r3, r3, #7
 800624a:	b29a      	uxth	r2, r3
 800624c:	8bfb      	ldrh	r3, [r7, #30]
 800624e:	4313      	orrs	r3, r2
 8006250:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006252:	697b      	ldr	r3, [r7, #20]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	8bfa      	ldrh	r2, [r7, #30]
 8006258:	60da      	str	r2, [r3, #12]
 800625a:	e062      	b.n	8006322 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800625c:	2301      	movs	r3, #1
 800625e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8006262:	e05e      	b.n	8006322 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006264:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006268:	2b08      	cmp	r3, #8
 800626a:	d828      	bhi.n	80062be <UART_SetConfig+0x56a>
 800626c:	a201      	add	r2, pc, #4	; (adr r2, 8006274 <UART_SetConfig+0x520>)
 800626e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006272:	bf00      	nop
 8006274:	08006299 	.word	0x08006299
 8006278:	080062a1 	.word	0x080062a1
 800627c:	080062a9 	.word	0x080062a9
 8006280:	080062bf 	.word	0x080062bf
 8006284:	080062af 	.word	0x080062af
 8006288:	080062bf 	.word	0x080062bf
 800628c:	080062bf 	.word	0x080062bf
 8006290:	080062bf 	.word	0x080062bf
 8006294:	080062b7 	.word	0x080062b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006298:	f7fe fa10 	bl	80046bc <HAL_RCC_GetPCLK1Freq>
 800629c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800629e:	e014      	b.n	80062ca <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80062a0:	f7fe fa22 	bl	80046e8 <HAL_RCC_GetPCLK2Freq>
 80062a4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80062a6:	e010      	b.n	80062ca <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80062a8:	4b1a      	ldr	r3, [pc, #104]	; (8006314 <UART_SetConfig+0x5c0>)
 80062aa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80062ac:	e00d      	b.n	80062ca <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80062ae:	f7fe f997 	bl	80045e0 <HAL_RCC_GetSysClockFreq>
 80062b2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80062b4:	e009      	b.n	80062ca <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80062b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80062ba:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80062bc:	e005      	b.n	80062ca <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80062be:	2300      	movs	r3, #0
 80062c0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80062c2:	2301      	movs	r3, #1
 80062c4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80062c8:	bf00      	nop
    }

    if (pclk != 0U)
 80062ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d028      	beq.n	8006322 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80062d0:	697b      	ldr	r3, [r7, #20]
 80062d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062d4:	4a10      	ldr	r2, [pc, #64]	; (8006318 <UART_SetConfig+0x5c4>)
 80062d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80062da:	461a      	mov	r2, r3
 80062dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062de:	fbb3 f2f2 	udiv	r2, r3, r2
 80062e2:	697b      	ldr	r3, [r7, #20]
 80062e4:	685b      	ldr	r3, [r3, #4]
 80062e6:	085b      	lsrs	r3, r3, #1
 80062e8:	441a      	add	r2, r3
 80062ea:	697b      	ldr	r3, [r7, #20]
 80062ec:	685b      	ldr	r3, [r3, #4]
 80062ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80062f2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80062f4:	6a3b      	ldr	r3, [r7, #32]
 80062f6:	2b0f      	cmp	r3, #15
 80062f8:	d910      	bls.n	800631c <UART_SetConfig+0x5c8>
 80062fa:	6a3b      	ldr	r3, [r7, #32]
 80062fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006300:	d20c      	bcs.n	800631c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006302:	6a3b      	ldr	r3, [r7, #32]
 8006304:	b29a      	uxth	r2, r3
 8006306:	697b      	ldr	r3, [r7, #20]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	60da      	str	r2, [r3, #12]
 800630c:	e009      	b.n	8006322 <UART_SetConfig+0x5ce>
 800630e:	bf00      	nop
 8006310:	40008000 	.word	0x40008000
 8006314:	00f42400 	.word	0x00f42400
 8006318:	0800ff18 	.word	0x0800ff18
      }
      else
      {
        ret = HAL_ERROR;
 800631c:	2301      	movs	r3, #1
 800631e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006322:	697b      	ldr	r3, [r7, #20]
 8006324:	2201      	movs	r2, #1
 8006326:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800632a:	697b      	ldr	r3, [r7, #20]
 800632c:	2201      	movs	r2, #1
 800632e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006332:	697b      	ldr	r3, [r7, #20]
 8006334:	2200      	movs	r2, #0
 8006336:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8006338:	697b      	ldr	r3, [r7, #20]
 800633a:	2200      	movs	r2, #0
 800633c:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800633e:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8006342:	4618      	mov	r0, r3
 8006344:	3730      	adds	r7, #48	; 0x30
 8006346:	46bd      	mov	sp, r7
 8006348:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800634c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800634c:	b480      	push	{r7}
 800634e:	b083      	sub	sp, #12
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006358:	f003 0301 	and.w	r3, r3, #1
 800635c:	2b00      	cmp	r3, #0
 800635e:	d00a      	beq.n	8006376 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	685b      	ldr	r3, [r3, #4]
 8006366:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	430a      	orrs	r2, r1
 8006374:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800637a:	f003 0302 	and.w	r3, r3, #2
 800637e:	2b00      	cmp	r3, #0
 8006380:	d00a      	beq.n	8006398 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	685b      	ldr	r3, [r3, #4]
 8006388:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	430a      	orrs	r2, r1
 8006396:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800639c:	f003 0304 	and.w	r3, r3, #4
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d00a      	beq.n	80063ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	685b      	ldr	r3, [r3, #4]
 80063aa:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	430a      	orrs	r2, r1
 80063b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063be:	f003 0308 	and.w	r3, r3, #8
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d00a      	beq.n	80063dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	685b      	ldr	r3, [r3, #4]
 80063cc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	430a      	orrs	r2, r1
 80063da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063e0:	f003 0310 	and.w	r3, r3, #16
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d00a      	beq.n	80063fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	689b      	ldr	r3, [r3, #8]
 80063ee:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	430a      	orrs	r2, r1
 80063fc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006402:	f003 0320 	and.w	r3, r3, #32
 8006406:	2b00      	cmp	r3, #0
 8006408:	d00a      	beq.n	8006420 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	689b      	ldr	r3, [r3, #8]
 8006410:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	430a      	orrs	r2, r1
 800641e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006424:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006428:	2b00      	cmp	r3, #0
 800642a:	d01a      	beq.n	8006462 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	685b      	ldr	r3, [r3, #4]
 8006432:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	430a      	orrs	r2, r1
 8006440:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006446:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800644a:	d10a      	bne.n	8006462 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	685b      	ldr	r3, [r3, #4]
 8006452:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	430a      	orrs	r2, r1
 8006460:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006466:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800646a:	2b00      	cmp	r3, #0
 800646c:	d00a      	beq.n	8006484 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	685b      	ldr	r3, [r3, #4]
 8006474:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	430a      	orrs	r2, r1
 8006482:	605a      	str	r2, [r3, #4]
  }
}
 8006484:	bf00      	nop
 8006486:	370c      	adds	r7, #12
 8006488:	46bd      	mov	sp, r7
 800648a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800648e:	4770      	bx	lr

08006490 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006490:	b580      	push	{r7, lr}
 8006492:	b086      	sub	sp, #24
 8006494:	af02      	add	r7, sp, #8
 8006496:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2200      	movs	r2, #0
 800649c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80064a0:	f7fc f960 	bl	8002764 <HAL_GetTick>
 80064a4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f003 0308 	and.w	r3, r3, #8
 80064b0:	2b08      	cmp	r3, #8
 80064b2:	d10e      	bne.n	80064d2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80064b4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80064b8:	9300      	str	r3, [sp, #0]
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	2200      	movs	r2, #0
 80064be:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80064c2:	6878      	ldr	r0, [r7, #4]
 80064c4:	f000 f82f 	bl	8006526 <UART_WaitOnFlagUntilTimeout>
 80064c8:	4603      	mov	r3, r0
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d001      	beq.n	80064d2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80064ce:	2303      	movs	r3, #3
 80064d0:	e025      	b.n	800651e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f003 0304 	and.w	r3, r3, #4
 80064dc:	2b04      	cmp	r3, #4
 80064de:	d10e      	bne.n	80064fe <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80064e0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80064e4:	9300      	str	r3, [sp, #0]
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	2200      	movs	r2, #0
 80064ea:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80064ee:	6878      	ldr	r0, [r7, #4]
 80064f0:	f000 f819 	bl	8006526 <UART_WaitOnFlagUntilTimeout>
 80064f4:	4603      	mov	r3, r0
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d001      	beq.n	80064fe <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80064fa:	2303      	movs	r3, #3
 80064fc:	e00f      	b.n	800651e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	2220      	movs	r2, #32
 8006502:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2220      	movs	r2, #32
 800650a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	2200      	movs	r2, #0
 8006512:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2200      	movs	r2, #0
 8006518:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800651c:	2300      	movs	r3, #0
}
 800651e:	4618      	mov	r0, r3
 8006520:	3710      	adds	r7, #16
 8006522:	46bd      	mov	sp, r7
 8006524:	bd80      	pop	{r7, pc}

08006526 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006526:	b580      	push	{r7, lr}
 8006528:	b09c      	sub	sp, #112	; 0x70
 800652a:	af00      	add	r7, sp, #0
 800652c:	60f8      	str	r0, [r7, #12]
 800652e:	60b9      	str	r1, [r7, #8]
 8006530:	603b      	str	r3, [r7, #0]
 8006532:	4613      	mov	r3, r2
 8006534:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006536:	e0a9      	b.n	800668c <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006538:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800653a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800653e:	f000 80a5 	beq.w	800668c <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006542:	f7fc f90f 	bl	8002764 <HAL_GetTick>
 8006546:	4602      	mov	r2, r0
 8006548:	683b      	ldr	r3, [r7, #0]
 800654a:	1ad3      	subs	r3, r2, r3
 800654c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800654e:	429a      	cmp	r2, r3
 8006550:	d302      	bcc.n	8006558 <UART_WaitOnFlagUntilTimeout+0x32>
 8006552:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006554:	2b00      	cmp	r3, #0
 8006556:	d140      	bne.n	80065da <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800655e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006560:	e853 3f00 	ldrex	r3, [r3]
 8006564:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006566:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006568:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800656c:	667b      	str	r3, [r7, #100]	; 0x64
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	461a      	mov	r2, r3
 8006574:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006576:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006578:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800657a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800657c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800657e:	e841 2300 	strex	r3, r2, [r1]
 8006582:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006584:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006586:	2b00      	cmp	r3, #0
 8006588:	d1e6      	bne.n	8006558 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	3308      	adds	r3, #8
 8006590:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006592:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006594:	e853 3f00 	ldrex	r3, [r3]
 8006598:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800659a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800659c:	f023 0301 	bic.w	r3, r3, #1
 80065a0:	663b      	str	r3, [r7, #96]	; 0x60
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	3308      	adds	r3, #8
 80065a8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80065aa:	64ba      	str	r2, [r7, #72]	; 0x48
 80065ac:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065ae:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80065b0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80065b2:	e841 2300 	strex	r3, r2, [r1]
 80065b6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80065b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d1e5      	bne.n	800658a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	2220      	movs	r2, #32
 80065c2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	2220      	movs	r2, #32
 80065ca:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	2200      	movs	r2, #0
 80065d2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80065d6:	2303      	movs	r3, #3
 80065d8:	e069      	b.n	80066ae <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f003 0304 	and.w	r3, r3, #4
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d051      	beq.n	800668c <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	69db      	ldr	r3, [r3, #28]
 80065ee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80065f2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80065f6:	d149      	bne.n	800668c <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006600:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006608:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800660a:	e853 3f00 	ldrex	r3, [r3]
 800660e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006612:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006616:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	461a      	mov	r2, r3
 800661e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006620:	637b      	str	r3, [r7, #52]	; 0x34
 8006622:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006624:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006626:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006628:	e841 2300 	strex	r3, r2, [r1]
 800662c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800662e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006630:	2b00      	cmp	r3, #0
 8006632:	d1e6      	bne.n	8006602 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	3308      	adds	r3, #8
 800663a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800663c:	697b      	ldr	r3, [r7, #20]
 800663e:	e853 3f00 	ldrex	r3, [r3]
 8006642:	613b      	str	r3, [r7, #16]
   return(result);
 8006644:	693b      	ldr	r3, [r7, #16]
 8006646:	f023 0301 	bic.w	r3, r3, #1
 800664a:	66bb      	str	r3, [r7, #104]	; 0x68
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	3308      	adds	r3, #8
 8006652:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006654:	623a      	str	r2, [r7, #32]
 8006656:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006658:	69f9      	ldr	r1, [r7, #28]
 800665a:	6a3a      	ldr	r2, [r7, #32]
 800665c:	e841 2300 	strex	r3, r2, [r1]
 8006660:	61bb      	str	r3, [r7, #24]
   return(result);
 8006662:	69bb      	ldr	r3, [r7, #24]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d1e5      	bne.n	8006634 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	2220      	movs	r2, #32
 800666c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	2220      	movs	r2, #32
 8006674:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	2220      	movs	r2, #32
 800667c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	2200      	movs	r2, #0
 8006684:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8006688:	2303      	movs	r3, #3
 800668a:	e010      	b.n	80066ae <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	69da      	ldr	r2, [r3, #28]
 8006692:	68bb      	ldr	r3, [r7, #8]
 8006694:	4013      	ands	r3, r2
 8006696:	68ba      	ldr	r2, [r7, #8]
 8006698:	429a      	cmp	r2, r3
 800669a:	bf0c      	ite	eq
 800669c:	2301      	moveq	r3, #1
 800669e:	2300      	movne	r3, #0
 80066a0:	b2db      	uxtb	r3, r3
 80066a2:	461a      	mov	r2, r3
 80066a4:	79fb      	ldrb	r3, [r7, #7]
 80066a6:	429a      	cmp	r2, r3
 80066a8:	f43f af46 	beq.w	8006538 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80066ac:	2300      	movs	r3, #0
}
 80066ae:	4618      	mov	r0, r3
 80066b0:	3770      	adds	r7, #112	; 0x70
 80066b2:	46bd      	mov	sp, r7
 80066b4:	bd80      	pop	{r7, pc}

080066b6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80066b6:	b480      	push	{r7}
 80066b8:	b095      	sub	sp, #84	; 0x54
 80066ba:	af00      	add	r7, sp, #0
 80066bc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066c6:	e853 3f00 	ldrex	r3, [r3]
 80066ca:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80066cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066ce:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80066d2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	461a      	mov	r2, r3
 80066da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80066dc:	643b      	str	r3, [r7, #64]	; 0x40
 80066de:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066e0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80066e2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80066e4:	e841 2300 	strex	r3, r2, [r1]
 80066e8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80066ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d1e6      	bne.n	80066be <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	3308      	adds	r3, #8
 80066f6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066f8:	6a3b      	ldr	r3, [r7, #32]
 80066fa:	e853 3f00 	ldrex	r3, [r3]
 80066fe:	61fb      	str	r3, [r7, #28]
   return(result);
 8006700:	69fb      	ldr	r3, [r7, #28]
 8006702:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006706:	f023 0301 	bic.w	r3, r3, #1
 800670a:	64bb      	str	r3, [r7, #72]	; 0x48
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	3308      	adds	r3, #8
 8006712:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006714:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006716:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006718:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800671a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800671c:	e841 2300 	strex	r3, r2, [r1]
 8006720:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006724:	2b00      	cmp	r3, #0
 8006726:	d1e3      	bne.n	80066f0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800672c:	2b01      	cmp	r3, #1
 800672e:	d118      	bne.n	8006762 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	e853 3f00 	ldrex	r3, [r3]
 800673c:	60bb      	str	r3, [r7, #8]
   return(result);
 800673e:	68bb      	ldr	r3, [r7, #8]
 8006740:	f023 0310 	bic.w	r3, r3, #16
 8006744:	647b      	str	r3, [r7, #68]	; 0x44
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	461a      	mov	r2, r3
 800674c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800674e:	61bb      	str	r3, [r7, #24]
 8006750:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006752:	6979      	ldr	r1, [r7, #20]
 8006754:	69ba      	ldr	r2, [r7, #24]
 8006756:	e841 2300 	strex	r3, r2, [r1]
 800675a:	613b      	str	r3, [r7, #16]
   return(result);
 800675c:	693b      	ldr	r3, [r7, #16]
 800675e:	2b00      	cmp	r3, #0
 8006760:	d1e6      	bne.n	8006730 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2220      	movs	r2, #32
 8006766:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	2200      	movs	r2, #0
 800676e:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2200      	movs	r2, #0
 8006774:	671a      	str	r2, [r3, #112]	; 0x70
}
 8006776:	bf00      	nop
 8006778:	3754      	adds	r7, #84	; 0x54
 800677a:	46bd      	mov	sp, r7
 800677c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006780:	4770      	bx	lr

08006782 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006782:	b580      	push	{r7, lr}
 8006784:	b084      	sub	sp, #16
 8006786:	af00      	add	r7, sp, #0
 8006788:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800678e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	2200      	movs	r2, #0
 8006794:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	2200      	movs	r2, #0
 800679c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80067a0:	68f8      	ldr	r0, [r7, #12]
 80067a2:	f7ff fac1 	bl	8005d28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80067a6:	bf00      	nop
 80067a8:	3710      	adds	r7, #16
 80067aa:	46bd      	mov	sp, r7
 80067ac:	bd80      	pop	{r7, pc}

080067ae <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 80067ae:	b480      	push	{r7}
 80067b0:	b08f      	sub	sp, #60	; 0x3c
 80067b2:	af00      	add	r7, sp, #0
 80067b4:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80067bc:	2b21      	cmp	r3, #33	; 0x21
 80067be:	d14c      	bne.n	800685a <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80067c6:	b29b      	uxth	r3, r3
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d132      	bne.n	8006832 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067d2:	6a3b      	ldr	r3, [r7, #32]
 80067d4:	e853 3f00 	ldrex	r3, [r3]
 80067d8:	61fb      	str	r3, [r7, #28]
   return(result);
 80067da:	69fb      	ldr	r3, [r7, #28]
 80067dc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80067e0:	637b      	str	r3, [r7, #52]	; 0x34
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	461a      	mov	r2, r3
 80067e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067ea:	62fb      	str	r3, [r7, #44]	; 0x2c
 80067ec:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067ee:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80067f0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80067f2:	e841 2300 	strex	r3, r2, [r1]
 80067f6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80067f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d1e6      	bne.n	80067cc <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	e853 3f00 	ldrex	r3, [r3]
 800680a:	60bb      	str	r3, [r7, #8]
   return(result);
 800680c:	68bb      	ldr	r3, [r7, #8]
 800680e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006812:	633b      	str	r3, [r7, #48]	; 0x30
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	461a      	mov	r2, r3
 800681a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800681c:	61bb      	str	r3, [r7, #24]
 800681e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006820:	6979      	ldr	r1, [r7, #20]
 8006822:	69ba      	ldr	r2, [r7, #24]
 8006824:	e841 2300 	strex	r3, r2, [r1]
 8006828:	613b      	str	r3, [r7, #16]
   return(result);
 800682a:	693b      	ldr	r3, [r7, #16]
 800682c:	2b00      	cmp	r3, #0
 800682e:	d1e6      	bne.n	80067fe <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8006830:	e013      	b.n	800685a <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006836:	781a      	ldrb	r2, [r3, #0]
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006842:	1c5a      	adds	r2, r3, #1
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800684e:	b29b      	uxth	r3, r3
 8006850:	3b01      	subs	r3, #1
 8006852:	b29a      	uxth	r2, r3
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 800685a:	bf00      	nop
 800685c:	373c      	adds	r7, #60	; 0x3c
 800685e:	46bd      	mov	sp, r7
 8006860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006864:	4770      	bx	lr

08006866 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006866:	b480      	push	{r7}
 8006868:	b091      	sub	sp, #68	; 0x44
 800686a:	af00      	add	r7, sp, #0
 800686c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006874:	2b21      	cmp	r3, #33	; 0x21
 8006876:	d151      	bne.n	800691c <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800687e:	b29b      	uxth	r3, r3
 8006880:	2b00      	cmp	r3, #0
 8006882:	d132      	bne.n	80068ea <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800688a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800688c:	e853 3f00 	ldrex	r3, [r3]
 8006890:	623b      	str	r3, [r7, #32]
   return(result);
 8006892:	6a3b      	ldr	r3, [r7, #32]
 8006894:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006898:	63bb      	str	r3, [r7, #56]	; 0x38
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	461a      	mov	r2, r3
 80068a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068a2:	633b      	str	r3, [r7, #48]	; 0x30
 80068a4:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068a6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80068a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80068aa:	e841 2300 	strex	r3, r2, [r1]
 80068ae:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80068b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d1e6      	bne.n	8006884 <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068bc:	693b      	ldr	r3, [r7, #16]
 80068be:	e853 3f00 	ldrex	r3, [r3]
 80068c2:	60fb      	str	r3, [r7, #12]
   return(result);
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80068ca:	637b      	str	r3, [r7, #52]	; 0x34
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	461a      	mov	r2, r3
 80068d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068d4:	61fb      	str	r3, [r7, #28]
 80068d6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068d8:	69b9      	ldr	r1, [r7, #24]
 80068da:	69fa      	ldr	r2, [r7, #28]
 80068dc:	e841 2300 	strex	r3, r2, [r1]
 80068e0:	617b      	str	r3, [r7, #20]
   return(result);
 80068e2:	697b      	ldr	r3, [r7, #20]
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d1e6      	bne.n	80068b6 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 80068e8:	e018      	b.n	800691c <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80068ee:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80068f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80068f2:	881b      	ldrh	r3, [r3, #0]
 80068f4:	461a      	mov	r2, r3
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80068fe:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006904:	1c9a      	adds	r2, r3, #2
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006910:	b29b      	uxth	r3, r3
 8006912:	3b01      	subs	r3, #1
 8006914:	b29a      	uxth	r2, r3
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 800691c:	bf00      	nop
 800691e:	3744      	adds	r7, #68	; 0x44
 8006920:	46bd      	mov	sp, r7
 8006922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006926:	4770      	bx	lr

08006928 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006928:	b480      	push	{r7}
 800692a:	b091      	sub	sp, #68	; 0x44
 800692c:	af00      	add	r7, sp, #0
 800692e:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006936:	2b21      	cmp	r3, #33	; 0x21
 8006938:	d160      	bne.n	80069fc <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8006940:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8006942:	e057      	b.n	80069f4 <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800694a:	b29b      	uxth	r3, r3
 800694c:	2b00      	cmp	r3, #0
 800694e:	d133      	bne.n	80069b8 <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	3308      	adds	r3, #8
 8006956:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006958:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800695a:	e853 3f00 	ldrex	r3, [r3]
 800695e:	623b      	str	r3, [r7, #32]
   return(result);
 8006960:	6a3b      	ldr	r3, [r7, #32]
 8006962:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8006966:	63bb      	str	r3, [r7, #56]	; 0x38
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	3308      	adds	r3, #8
 800696e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006970:	633a      	str	r2, [r7, #48]	; 0x30
 8006972:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006974:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006976:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006978:	e841 2300 	strex	r3, r2, [r1]
 800697c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800697e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006980:	2b00      	cmp	r3, #0
 8006982:	d1e5      	bne.n	8006950 <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800698a:	693b      	ldr	r3, [r7, #16]
 800698c:	e853 3f00 	ldrex	r3, [r3]
 8006990:	60fb      	str	r3, [r7, #12]
   return(result);
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006998:	637b      	str	r3, [r7, #52]	; 0x34
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	461a      	mov	r2, r3
 80069a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80069a2:	61fb      	str	r3, [r7, #28]
 80069a4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069a6:	69b9      	ldr	r1, [r7, #24]
 80069a8:	69fa      	ldr	r2, [r7, #28]
 80069aa:	e841 2300 	strex	r3, r2, [r1]
 80069ae:	617b      	str	r3, [r7, #20]
   return(result);
 80069b0:	697b      	ldr	r3, [r7, #20]
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d1e6      	bne.n	8006984 <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 80069b6:	e021      	b.n	80069fc <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	69db      	ldr	r3, [r3, #28]
 80069be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d013      	beq.n	80069ee <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80069ca:	781a      	ldrb	r2, [r3, #0]
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr++;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80069d6:	1c5a      	adds	r2, r3, #1
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80069e2:	b29b      	uxth	r3, r3
 80069e4:	3b01      	subs	r3, #1
 80069e6:	b29a      	uxth	r2, r3
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80069ee:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80069f0:	3b01      	subs	r3, #1
 80069f2:	87fb      	strh	r3, [r7, #62]	; 0x3e
 80069f4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d1a4      	bne.n	8006944 <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 80069fa:	e7ff      	b.n	80069fc <UART_TxISR_8BIT_FIFOEN+0xd4>
 80069fc:	bf00      	nop
 80069fe:	3744      	adds	r7, #68	; 0x44
 8006a00:	46bd      	mov	sp, r7
 8006a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a06:	4770      	bx	lr

08006a08 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006a08:	b480      	push	{r7}
 8006a0a:	b091      	sub	sp, #68	; 0x44
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006a16:	2b21      	cmp	r3, #33	; 0x21
 8006a18:	d165      	bne.n	8006ae6 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8006a20:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8006a22:	e05c      	b.n	8006ade <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006a2a:	b29b      	uxth	r3, r3
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d133      	bne.n	8006a98 <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	3308      	adds	r3, #8
 8006a36:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a38:	6a3b      	ldr	r3, [r7, #32]
 8006a3a:	e853 3f00 	ldrex	r3, [r3]
 8006a3e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006a40:	69fb      	ldr	r3, [r7, #28]
 8006a42:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8006a46:	637b      	str	r3, [r7, #52]	; 0x34
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	3308      	adds	r3, #8
 8006a4e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006a50:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006a52:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a54:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006a56:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006a58:	e841 2300 	strex	r3, r2, [r1]
 8006a5c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d1e5      	bne.n	8006a30 <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	e853 3f00 	ldrex	r3, [r3]
 8006a70:	60bb      	str	r3, [r7, #8]
   return(result);
 8006a72:	68bb      	ldr	r3, [r7, #8]
 8006a74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006a78:	633b      	str	r3, [r7, #48]	; 0x30
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	461a      	mov	r2, r3
 8006a80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a82:	61bb      	str	r3, [r7, #24]
 8006a84:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a86:	6979      	ldr	r1, [r7, #20]
 8006a88:	69ba      	ldr	r2, [r7, #24]
 8006a8a:	e841 2300 	strex	r3, r2, [r1]
 8006a8e:	613b      	str	r3, [r7, #16]
   return(result);
 8006a90:	693b      	ldr	r3, [r7, #16]
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d1e6      	bne.n	8006a64 <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 8006a96:	e026      	b.n	8006ae6 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	69db      	ldr	r3, [r3, #28]
 8006a9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d018      	beq.n	8006ad8 <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006aaa:	63bb      	str	r3, [r7, #56]	; 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8006aac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006aae:	881b      	ldrh	r3, [r3, #0]
 8006ab0:	461a      	mov	r2, r3
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006aba:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ac0:	1c9a      	adds	r2, r3, #2
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006acc:	b29b      	uxth	r3, r3
 8006ace:	3b01      	subs	r3, #1
 8006ad0:	b29a      	uxth	r2, r3
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8006ad8:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8006ada:	3b01      	subs	r3, #1
 8006adc:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8006ade:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d19f      	bne.n	8006a24 <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 8006ae4:	e7ff      	b.n	8006ae6 <UART_TxISR_16BIT_FIFOEN+0xde>
 8006ae6:	bf00      	nop
 8006ae8:	3744      	adds	r7, #68	; 0x44
 8006aea:	46bd      	mov	sp, r7
 8006aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af0:	4770      	bx	lr

08006af2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006af2:	b580      	push	{r7, lr}
 8006af4:	b088      	sub	sp, #32
 8006af6:	af00      	add	r7, sp, #0
 8006af8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	e853 3f00 	ldrex	r3, [r3]
 8006b06:	60bb      	str	r3, [r7, #8]
   return(result);
 8006b08:	68bb      	ldr	r3, [r7, #8]
 8006b0a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b0e:	61fb      	str	r3, [r7, #28]
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	461a      	mov	r2, r3
 8006b16:	69fb      	ldr	r3, [r7, #28]
 8006b18:	61bb      	str	r3, [r7, #24]
 8006b1a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b1c:	6979      	ldr	r1, [r7, #20]
 8006b1e:	69ba      	ldr	r2, [r7, #24]
 8006b20:	e841 2300 	strex	r3, r2, [r1]
 8006b24:	613b      	str	r3, [r7, #16]
   return(result);
 8006b26:	693b      	ldr	r3, [r7, #16]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d1e6      	bne.n	8006afa <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2220      	movs	r2, #32
 8006b30:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2200      	movs	r2, #0
 8006b38:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006b3a:	6878      	ldr	r0, [r7, #4]
 8006b3c:	f7ff f8ea 	bl	8005d14 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006b40:	bf00      	nop
 8006b42:	3720      	adds	r7, #32
 8006b44:	46bd      	mov	sp, r7
 8006b46:	bd80      	pop	{r7, pc}

08006b48 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006b48:	b480      	push	{r7}
 8006b4a:	b083      	sub	sp, #12
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006b50:	bf00      	nop
 8006b52:	370c      	adds	r7, #12
 8006b54:	46bd      	mov	sp, r7
 8006b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5a:	4770      	bx	lr

08006b5c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8006b5c:	b480      	push	{r7}
 8006b5e:	b083      	sub	sp, #12
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8006b64:	bf00      	nop
 8006b66:	370c      	adds	r7, #12
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6e:	4770      	bx	lr

08006b70 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8006b70:	b480      	push	{r7}
 8006b72:	b083      	sub	sp, #12
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8006b78:	bf00      	nop
 8006b7a:	370c      	adds	r7, #12
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b82:	4770      	bx	lr

08006b84 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006b84:	b480      	push	{r7}
 8006b86:	b085      	sub	sp, #20
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006b92:	2b01      	cmp	r3, #1
 8006b94:	d101      	bne.n	8006b9a <HAL_UARTEx_DisableFifoMode+0x16>
 8006b96:	2302      	movs	r3, #2
 8006b98:	e027      	b.n	8006bea <HAL_UARTEx_DisableFifoMode+0x66>
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	2201      	movs	r2, #1
 8006b9e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	2224      	movs	r2, #36	; 0x24
 8006ba6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	681a      	ldr	r2, [r3, #0]
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f022 0201 	bic.w	r2, r2, #1
 8006bc0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8006bc8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	2200      	movs	r2, #0
 8006bce:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	68fa      	ldr	r2, [r7, #12]
 8006bd6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2220      	movs	r2, #32
 8006bdc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	2200      	movs	r2, #0
 8006be4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006be8:	2300      	movs	r3, #0
}
 8006bea:	4618      	mov	r0, r3
 8006bec:	3714      	adds	r7, #20
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf4:	4770      	bx	lr

08006bf6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006bf6:	b580      	push	{r7, lr}
 8006bf8:	b084      	sub	sp, #16
 8006bfa:	af00      	add	r7, sp, #0
 8006bfc:	6078      	str	r0, [r7, #4]
 8006bfe:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006c06:	2b01      	cmp	r3, #1
 8006c08:	d101      	bne.n	8006c0e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006c0a:	2302      	movs	r3, #2
 8006c0c:	e02d      	b.n	8006c6a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	2201      	movs	r2, #1
 8006c12:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	2224      	movs	r2, #36	; 0x24
 8006c1a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	681a      	ldr	r2, [r3, #0]
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f022 0201 	bic.w	r2, r2, #1
 8006c34:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	689b      	ldr	r3, [r3, #8]
 8006c3c:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	683a      	ldr	r2, [r7, #0]
 8006c46:	430a      	orrs	r2, r1
 8006c48:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006c4a:	6878      	ldr	r0, [r7, #4]
 8006c4c:	f000 f850 	bl	8006cf0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	68fa      	ldr	r2, [r7, #12]
 8006c56:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2220      	movs	r2, #32
 8006c5c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2200      	movs	r2, #0
 8006c64:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006c68:	2300      	movs	r3, #0
}
 8006c6a:	4618      	mov	r0, r3
 8006c6c:	3710      	adds	r7, #16
 8006c6e:	46bd      	mov	sp, r7
 8006c70:	bd80      	pop	{r7, pc}

08006c72 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006c72:	b580      	push	{r7, lr}
 8006c74:	b084      	sub	sp, #16
 8006c76:	af00      	add	r7, sp, #0
 8006c78:	6078      	str	r0, [r7, #4]
 8006c7a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006c82:	2b01      	cmp	r3, #1
 8006c84:	d101      	bne.n	8006c8a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006c86:	2302      	movs	r3, #2
 8006c88:	e02d      	b.n	8006ce6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	2201      	movs	r2, #1
 8006c8e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2224      	movs	r2, #36	; 0x24
 8006c96:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	681a      	ldr	r2, [r3, #0]
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f022 0201 	bic.w	r2, r2, #1
 8006cb0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	689b      	ldr	r3, [r3, #8]
 8006cb8:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	683a      	ldr	r2, [r7, #0]
 8006cc2:	430a      	orrs	r2, r1
 8006cc4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006cc6:	6878      	ldr	r0, [r7, #4]
 8006cc8:	f000 f812 	bl	8006cf0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	68fa      	ldr	r2, [r7, #12]
 8006cd2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	2220      	movs	r2, #32
 8006cd8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2200      	movs	r2, #0
 8006ce0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006ce4:	2300      	movs	r3, #0
}
 8006ce6:	4618      	mov	r0, r3
 8006ce8:	3710      	adds	r7, #16
 8006cea:	46bd      	mov	sp, r7
 8006cec:	bd80      	pop	{r7, pc}
	...

08006cf0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006cf0:	b480      	push	{r7}
 8006cf2:	b085      	sub	sp, #20
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d108      	bne.n	8006d12 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	2201      	movs	r2, #1
 8006d04:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	2201      	movs	r2, #1
 8006d0c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006d10:	e031      	b.n	8006d76 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006d12:	2308      	movs	r3, #8
 8006d14:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006d16:	2308      	movs	r3, #8
 8006d18:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	689b      	ldr	r3, [r3, #8]
 8006d20:	0e5b      	lsrs	r3, r3, #25
 8006d22:	b2db      	uxtb	r3, r3
 8006d24:	f003 0307 	and.w	r3, r3, #7
 8006d28:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	689b      	ldr	r3, [r3, #8]
 8006d30:	0f5b      	lsrs	r3, r3, #29
 8006d32:	b2db      	uxtb	r3, r3
 8006d34:	f003 0307 	and.w	r3, r3, #7
 8006d38:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006d3a:	7bbb      	ldrb	r3, [r7, #14]
 8006d3c:	7b3a      	ldrb	r2, [r7, #12]
 8006d3e:	4911      	ldr	r1, [pc, #68]	; (8006d84 <UARTEx_SetNbDataToProcess+0x94>)
 8006d40:	5c8a      	ldrb	r2, [r1, r2]
 8006d42:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006d46:	7b3a      	ldrb	r2, [r7, #12]
 8006d48:	490f      	ldr	r1, [pc, #60]	; (8006d88 <UARTEx_SetNbDataToProcess+0x98>)
 8006d4a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006d4c:	fb93 f3f2 	sdiv	r3, r3, r2
 8006d50:	b29a      	uxth	r2, r3
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006d58:	7bfb      	ldrb	r3, [r7, #15]
 8006d5a:	7b7a      	ldrb	r2, [r7, #13]
 8006d5c:	4909      	ldr	r1, [pc, #36]	; (8006d84 <UARTEx_SetNbDataToProcess+0x94>)
 8006d5e:	5c8a      	ldrb	r2, [r1, r2]
 8006d60:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006d64:	7b7a      	ldrb	r2, [r7, #13]
 8006d66:	4908      	ldr	r1, [pc, #32]	; (8006d88 <UARTEx_SetNbDataToProcess+0x98>)
 8006d68:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006d6a:	fb93 f3f2 	sdiv	r3, r3, r2
 8006d6e:	b29a      	uxth	r2, r3
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8006d76:	bf00      	nop
 8006d78:	3714      	adds	r7, #20
 8006d7a:	46bd      	mov	sp, r7
 8006d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d80:	4770      	bx	lr
 8006d82:	bf00      	nop
 8006d84:	0800ff30 	.word	0x0800ff30
 8006d88:	0800ff38 	.word	0x0800ff38

08006d8c <__NVIC_SetPriority>:
{
 8006d8c:	b480      	push	{r7}
 8006d8e:	b083      	sub	sp, #12
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	4603      	mov	r3, r0
 8006d94:	6039      	str	r1, [r7, #0]
 8006d96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006d98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	db0a      	blt.n	8006db6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006da0:	683b      	ldr	r3, [r7, #0]
 8006da2:	b2da      	uxtb	r2, r3
 8006da4:	490c      	ldr	r1, [pc, #48]	; (8006dd8 <__NVIC_SetPriority+0x4c>)
 8006da6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006daa:	0112      	lsls	r2, r2, #4
 8006dac:	b2d2      	uxtb	r2, r2
 8006dae:	440b      	add	r3, r1
 8006db0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8006db4:	e00a      	b.n	8006dcc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006db6:	683b      	ldr	r3, [r7, #0]
 8006db8:	b2da      	uxtb	r2, r3
 8006dba:	4908      	ldr	r1, [pc, #32]	; (8006ddc <__NVIC_SetPriority+0x50>)
 8006dbc:	79fb      	ldrb	r3, [r7, #7]
 8006dbe:	f003 030f 	and.w	r3, r3, #15
 8006dc2:	3b04      	subs	r3, #4
 8006dc4:	0112      	lsls	r2, r2, #4
 8006dc6:	b2d2      	uxtb	r2, r2
 8006dc8:	440b      	add	r3, r1
 8006dca:	761a      	strb	r2, [r3, #24]
}
 8006dcc:	bf00      	nop
 8006dce:	370c      	adds	r7, #12
 8006dd0:	46bd      	mov	sp, r7
 8006dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd6:	4770      	bx	lr
 8006dd8:	e000e100 	.word	0xe000e100
 8006ddc:	e000ed00 	.word	0xe000ed00

08006de0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8006de0:	b580      	push	{r7, lr}
 8006de2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8006de4:	4b05      	ldr	r3, [pc, #20]	; (8006dfc <SysTick_Handler+0x1c>)
 8006de6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006de8:	f002 f998 	bl	800911c <xTaskGetSchedulerState>
 8006dec:	4603      	mov	r3, r0
 8006dee:	2b01      	cmp	r3, #1
 8006df0:	d001      	beq.n	8006df6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8006df2:	f003 fb39 	bl	800a468 <xPortSysTickHandler>
  }
}
 8006df6:	bf00      	nop
 8006df8:	bd80      	pop	{r7, pc}
 8006dfa:	bf00      	nop
 8006dfc:	e000e010 	.word	0xe000e010

08006e00 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006e00:	b580      	push	{r7, lr}
 8006e02:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006e04:	2100      	movs	r1, #0
 8006e06:	f06f 0004 	mvn.w	r0, #4
 8006e0a:	f7ff ffbf 	bl	8006d8c <__NVIC_SetPriority>
#endif
}
 8006e0e:	bf00      	nop
 8006e10:	bd80      	pop	{r7, pc}
	...

08006e14 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006e14:	b480      	push	{r7}
 8006e16:	b083      	sub	sp, #12
 8006e18:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006e1a:	f3ef 8305 	mrs	r3, IPSR
 8006e1e:	603b      	str	r3, [r7, #0]
  return(result);
 8006e20:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d003      	beq.n	8006e2e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006e26:	f06f 0305 	mvn.w	r3, #5
 8006e2a:	607b      	str	r3, [r7, #4]
 8006e2c:	e00c      	b.n	8006e48 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006e2e:	4b0a      	ldr	r3, [pc, #40]	; (8006e58 <osKernelInitialize+0x44>)
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d105      	bne.n	8006e42 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006e36:	4b08      	ldr	r3, [pc, #32]	; (8006e58 <osKernelInitialize+0x44>)
 8006e38:	2201      	movs	r2, #1
 8006e3a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006e3c:	2300      	movs	r3, #0
 8006e3e:	607b      	str	r3, [r7, #4]
 8006e40:	e002      	b.n	8006e48 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006e42:	f04f 33ff 	mov.w	r3, #4294967295
 8006e46:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006e48:	687b      	ldr	r3, [r7, #4]
}
 8006e4a:	4618      	mov	r0, r3
 8006e4c:	370c      	adds	r7, #12
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e54:	4770      	bx	lr
 8006e56:	bf00      	nop
 8006e58:	20019d44 	.word	0x20019d44

08006e5c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006e5c:	b580      	push	{r7, lr}
 8006e5e:	b082      	sub	sp, #8
 8006e60:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006e62:	f3ef 8305 	mrs	r3, IPSR
 8006e66:	603b      	str	r3, [r7, #0]
  return(result);
 8006e68:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d003      	beq.n	8006e76 <osKernelStart+0x1a>
    stat = osErrorISR;
 8006e6e:	f06f 0305 	mvn.w	r3, #5
 8006e72:	607b      	str	r3, [r7, #4]
 8006e74:	e010      	b.n	8006e98 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006e76:	4b0b      	ldr	r3, [pc, #44]	; (8006ea4 <osKernelStart+0x48>)
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	2b01      	cmp	r3, #1
 8006e7c:	d109      	bne.n	8006e92 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006e7e:	f7ff ffbf 	bl	8006e00 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006e82:	4b08      	ldr	r3, [pc, #32]	; (8006ea4 <osKernelStart+0x48>)
 8006e84:	2202      	movs	r2, #2
 8006e86:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006e88:	f001 fcdc 	bl	8008844 <vTaskStartScheduler>
      stat = osOK;
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	607b      	str	r3, [r7, #4]
 8006e90:	e002      	b.n	8006e98 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006e92:	f04f 33ff 	mov.w	r3, #4294967295
 8006e96:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006e98:	687b      	ldr	r3, [r7, #4]
}
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	3708      	adds	r7, #8
 8006e9e:	46bd      	mov	sp, r7
 8006ea0:	bd80      	pop	{r7, pc}
 8006ea2:	bf00      	nop
 8006ea4:	20019d44 	.word	0x20019d44

08006ea8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	b08e      	sub	sp, #56	; 0x38
 8006eac:	af04      	add	r7, sp, #16
 8006eae:	60f8      	str	r0, [r7, #12]
 8006eb0:	60b9      	str	r1, [r7, #8]
 8006eb2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006eb8:	f3ef 8305 	mrs	r3, IPSR
 8006ebc:	617b      	str	r3, [r7, #20]
  return(result);
 8006ebe:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d17e      	bne.n	8006fc2 <osThreadNew+0x11a>
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d07b      	beq.n	8006fc2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006eca:	2380      	movs	r3, #128	; 0x80
 8006ecc:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006ece:	2318      	movs	r3, #24
 8006ed0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8006ed6:	f04f 33ff 	mov.w	r3, #4294967295
 8006eda:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d045      	beq.n	8006f6e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d002      	beq.n	8006ef0 <osThreadNew+0x48>
        name = attr->name;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	699b      	ldr	r3, [r3, #24]
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d002      	beq.n	8006efe <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	699b      	ldr	r3, [r3, #24]
 8006efc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006efe:	69fb      	ldr	r3, [r7, #28]
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d008      	beq.n	8006f16 <osThreadNew+0x6e>
 8006f04:	69fb      	ldr	r3, [r7, #28]
 8006f06:	2b38      	cmp	r3, #56	; 0x38
 8006f08:	d805      	bhi.n	8006f16 <osThreadNew+0x6e>
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	685b      	ldr	r3, [r3, #4]
 8006f0e:	f003 0301 	and.w	r3, r3, #1
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d001      	beq.n	8006f1a <osThreadNew+0x72>
        return (NULL);
 8006f16:	2300      	movs	r3, #0
 8006f18:	e054      	b.n	8006fc4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	695b      	ldr	r3, [r3, #20]
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d003      	beq.n	8006f2a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	695b      	ldr	r3, [r3, #20]
 8006f26:	089b      	lsrs	r3, r3, #2
 8006f28:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	689b      	ldr	r3, [r3, #8]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d00e      	beq.n	8006f50 <osThreadNew+0xa8>
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	68db      	ldr	r3, [r3, #12]
 8006f36:	2bbb      	cmp	r3, #187	; 0xbb
 8006f38:	d90a      	bls.n	8006f50 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d006      	beq.n	8006f50 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	695b      	ldr	r3, [r3, #20]
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d002      	beq.n	8006f50 <osThreadNew+0xa8>
        mem = 1;
 8006f4a:	2301      	movs	r3, #1
 8006f4c:	61bb      	str	r3, [r7, #24]
 8006f4e:	e010      	b.n	8006f72 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	689b      	ldr	r3, [r3, #8]
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d10c      	bne.n	8006f72 <osThreadNew+0xca>
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	68db      	ldr	r3, [r3, #12]
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d108      	bne.n	8006f72 <osThreadNew+0xca>
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	691b      	ldr	r3, [r3, #16]
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d104      	bne.n	8006f72 <osThreadNew+0xca>
          mem = 0;
 8006f68:	2300      	movs	r3, #0
 8006f6a:	61bb      	str	r3, [r7, #24]
 8006f6c:	e001      	b.n	8006f72 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006f6e:	2300      	movs	r3, #0
 8006f70:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006f72:	69bb      	ldr	r3, [r7, #24]
 8006f74:	2b01      	cmp	r3, #1
 8006f76:	d110      	bne.n	8006f9a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006f7c:	687a      	ldr	r2, [r7, #4]
 8006f7e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006f80:	9202      	str	r2, [sp, #8]
 8006f82:	9301      	str	r3, [sp, #4]
 8006f84:	69fb      	ldr	r3, [r7, #28]
 8006f86:	9300      	str	r3, [sp, #0]
 8006f88:	68bb      	ldr	r3, [r7, #8]
 8006f8a:	6a3a      	ldr	r2, [r7, #32]
 8006f8c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006f8e:	68f8      	ldr	r0, [r7, #12]
 8006f90:	f001 faa0 	bl	80084d4 <xTaskCreateStatic>
 8006f94:	4603      	mov	r3, r0
 8006f96:	613b      	str	r3, [r7, #16]
 8006f98:	e013      	b.n	8006fc2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006f9a:	69bb      	ldr	r3, [r7, #24]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d110      	bne.n	8006fc2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006fa0:	6a3b      	ldr	r3, [r7, #32]
 8006fa2:	b29a      	uxth	r2, r3
 8006fa4:	f107 0310 	add.w	r3, r7, #16
 8006fa8:	9301      	str	r3, [sp, #4]
 8006faa:	69fb      	ldr	r3, [r7, #28]
 8006fac:	9300      	str	r3, [sp, #0]
 8006fae:	68bb      	ldr	r3, [r7, #8]
 8006fb0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006fb2:	68f8      	ldr	r0, [r7, #12]
 8006fb4:	f001 faeb 	bl	800858e <xTaskCreate>
 8006fb8:	4603      	mov	r3, r0
 8006fba:	2b01      	cmp	r3, #1
 8006fbc:	d001      	beq.n	8006fc2 <osThreadNew+0x11a>
            hTask = NULL;
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006fc2:	693b      	ldr	r3, [r7, #16]
}
 8006fc4:	4618      	mov	r0, r3
 8006fc6:	3728      	adds	r7, #40	; 0x28
 8006fc8:	46bd      	mov	sp, r7
 8006fca:	bd80      	pop	{r7, pc}

08006fcc <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 8006fcc:	b580      	push	{r7, lr}
 8006fce:	b088      	sub	sp, #32
 8006fd0:	af02      	add	r7, sp, #8
 8006fd2:	6078      	str	r0, [r7, #4]
 8006fd4:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 8006fda:	697b      	ldr	r3, [r7, #20]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d002      	beq.n	8006fe6 <osThreadFlagsSet+0x1a>
 8006fe0:	683b      	ldr	r3, [r7, #0]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	da03      	bge.n	8006fee <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 8006fe6:	f06f 0303 	mvn.w	r3, #3
 8006fea:	60fb      	str	r3, [r7, #12]
 8006fec:	e035      	b.n	800705a <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 8006fee:	f04f 33ff 	mov.w	r3, #4294967295
 8006ff2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006ff4:	f3ef 8305 	mrs	r3, IPSR
 8006ff8:	613b      	str	r3, [r7, #16]
  return(result);
 8006ffa:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d01f      	beq.n	8007040 <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 8007000:	2300      	movs	r3, #0
 8007002:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 8007004:	f107 0308 	add.w	r3, r7, #8
 8007008:	9300      	str	r3, [sp, #0]
 800700a:	2300      	movs	r3, #0
 800700c:	2201      	movs	r2, #1
 800700e:	6839      	ldr	r1, [r7, #0]
 8007010:	6978      	ldr	r0, [r7, #20]
 8007012:	f002 fb2b 	bl	800966c <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 8007016:	f107 030c 	add.w	r3, r7, #12
 800701a:	2200      	movs	r2, #0
 800701c:	9200      	str	r2, [sp, #0]
 800701e:	2200      	movs	r2, #0
 8007020:	2100      	movs	r1, #0
 8007022:	6978      	ldr	r0, [r7, #20]
 8007024:	f002 fb22 	bl	800966c <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 8007028:	68bb      	ldr	r3, [r7, #8]
 800702a:	2b00      	cmp	r3, #0
 800702c:	d015      	beq.n	800705a <osThreadFlagsSet+0x8e>
 800702e:	4b0d      	ldr	r3, [pc, #52]	; (8007064 <osThreadFlagsSet+0x98>)
 8007030:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007034:	601a      	str	r2, [r3, #0]
 8007036:	f3bf 8f4f 	dsb	sy
 800703a:	f3bf 8f6f 	isb	sy
 800703e:	e00c      	b.n	800705a <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 8007040:	2300      	movs	r3, #0
 8007042:	2201      	movs	r2, #1
 8007044:	6839      	ldr	r1, [r7, #0]
 8007046:	6978      	ldr	r0, [r7, #20]
 8007048:	f002 fa52 	bl	80094f0 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 800704c:	f107 030c 	add.w	r3, r7, #12
 8007050:	2200      	movs	r2, #0
 8007052:	2100      	movs	r1, #0
 8007054:	6978      	ldr	r0, [r7, #20]
 8007056:	f002 fa4b 	bl	80094f0 <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 800705a:	68fb      	ldr	r3, [r7, #12]
}
 800705c:	4618      	mov	r0, r3
 800705e:	3718      	adds	r7, #24
 8007060:	46bd      	mov	sp, r7
 8007062:	bd80      	pop	{r7, pc}
 8007064:	e000ed04 	.word	0xe000ed04

08007068 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 8007068:	b580      	push	{r7, lr}
 800706a:	b08c      	sub	sp, #48	; 0x30
 800706c:	af00      	add	r7, sp, #0
 800706e:	60f8      	str	r0, [r7, #12]
 8007070:	60b9      	str	r1, [r7, #8]
 8007072:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007074:	f3ef 8305 	mrs	r3, IPSR
 8007078:	617b      	str	r3, [r7, #20]
  return(result);
 800707a:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 800707c:	2b00      	cmp	r3, #0
 800707e:	d003      	beq.n	8007088 <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 8007080:	f06f 0305 	mvn.w	r3, #5
 8007084:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007086:	e06b      	b.n	8007160 <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	2b00      	cmp	r3, #0
 800708c:	da03      	bge.n	8007096 <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 800708e:	f06f 0303 	mvn.w	r3, #3
 8007092:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007094:	e064      	b.n	8007160 <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 8007096:	68bb      	ldr	r3, [r7, #8]
 8007098:	f003 0302 	and.w	r3, r3, #2
 800709c:	2b00      	cmp	r3, #0
 800709e:	d002      	beq.n	80070a6 <osThreadFlagsWait+0x3e>
      clear = 0U;
 80070a0:	2300      	movs	r3, #0
 80070a2:	62bb      	str	r3, [r7, #40]	; 0x28
 80070a4:	e001      	b.n	80070aa <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    rflags = 0U;
 80070aa:	2300      	movs	r3, #0
 80070ac:	62fb      	str	r3, [r7, #44]	; 0x2c
    tout   = timeout;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	627b      	str	r3, [r7, #36]	; 0x24

    t0 = xTaskGetTickCount();
 80070b2:	f001 fce3 	bl	8008a7c <xTaskGetTickCount>
 80070b6:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 80070b8:	f107 0210 	add.w	r2, r7, #16
 80070bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070be:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80070c0:	2000      	movs	r0, #0
 80070c2:	f002 f9b5 	bl	8009430 <xTaskNotifyWait>
 80070c6:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 80070c8:	69fb      	ldr	r3, [r7, #28]
 80070ca:	2b01      	cmp	r3, #1
 80070cc:	d137      	bne.n	800713e <osThreadFlagsWait+0xd6>
        rflags &= flags;
 80070ce:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	4013      	ands	r3, r2
 80070d4:	62fb      	str	r3, [r7, #44]	; 0x2c
        rflags |= nval;
 80070d6:	693b      	ldr	r3, [r7, #16]
 80070d8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80070da:	4313      	orrs	r3, r2
 80070dc:	62fb      	str	r3, [r7, #44]	; 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 80070de:	68bb      	ldr	r3, [r7, #8]
 80070e0:	f003 0301 	and.w	r3, r3, #1
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d00c      	beq.n	8007102 <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 80070e8:	68fa      	ldr	r2, [r7, #12]
 80070ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070ec:	4013      	ands	r3, r2
 80070ee:	68fa      	ldr	r2, [r7, #12]
 80070f0:	429a      	cmp	r2, r3
 80070f2:	d032      	beq.n	800715a <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d10f      	bne.n	800711a <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 80070fa:	f06f 0302 	mvn.w	r3, #2
 80070fe:	62fb      	str	r3, [r7, #44]	; 0x2c
              break;
 8007100:	e02e      	b.n	8007160 <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 8007102:	68fa      	ldr	r2, [r7, #12]
 8007104:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007106:	4013      	ands	r3, r2
 8007108:	2b00      	cmp	r3, #0
 800710a:	d128      	bne.n	800715e <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2b00      	cmp	r3, #0
 8007110:	d103      	bne.n	800711a <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 8007112:	f06f 0302 	mvn.w	r3, #2
 8007116:	62fb      	str	r3, [r7, #44]	; 0x2c
              break;
 8007118:	e022      	b.n	8007160 <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 800711a:	f001 fcaf 	bl	8008a7c <xTaskGetTickCount>
 800711e:	4602      	mov	r2, r0
 8007120:	6a3b      	ldr	r3, [r7, #32]
 8007122:	1ad3      	subs	r3, r2, r3
 8007124:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 8007126:	69ba      	ldr	r2, [r7, #24]
 8007128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800712a:	429a      	cmp	r2, r3
 800712c:	d902      	bls.n	8007134 <osThreadFlagsWait+0xcc>
          tout  = 0;
 800712e:	2300      	movs	r3, #0
 8007130:	627b      	str	r3, [r7, #36]	; 0x24
 8007132:	e00e      	b.n	8007152 <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 8007134:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007136:	69bb      	ldr	r3, [r7, #24]
 8007138:	1ad3      	subs	r3, r2, r3
 800713a:	627b      	str	r3, [r7, #36]	; 0x24
 800713c:	e009      	b.n	8007152 <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	2b00      	cmp	r3, #0
 8007142:	d103      	bne.n	800714c <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 8007144:	f06f 0302 	mvn.w	r3, #2
 8007148:	62fb      	str	r3, [r7, #44]	; 0x2c
 800714a:	e002      	b.n	8007152 <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 800714c:	f06f 0301 	mvn.w	r3, #1
 8007150:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 8007152:	69fb      	ldr	r3, [r7, #28]
 8007154:	2b00      	cmp	r3, #0
 8007156:	d1af      	bne.n	80070b8 <osThreadFlagsWait+0x50>
 8007158:	e002      	b.n	8007160 <osThreadFlagsWait+0xf8>
            break;
 800715a:	bf00      	nop
 800715c:	e000      	b.n	8007160 <osThreadFlagsWait+0xf8>
            break;
 800715e:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 8007160:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8007162:	4618      	mov	r0, r3
 8007164:	3730      	adds	r7, #48	; 0x30
 8007166:	46bd      	mov	sp, r7
 8007168:	bd80      	pop	{r7, pc}

0800716a <TimerCallback>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 800716a:	b580      	push	{r7, lr}
 800716c:	b084      	sub	sp, #16
 800716e:	af00      	add	r7, sp, #0
 8007170:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 8007172:	6878      	ldr	r0, [r7, #4]
 8007174:	f002 ff9a 	bl	800a0ac <pvTimerGetTimerID>
 8007178:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	2b00      	cmp	r3, #0
 800717e:	d005      	beq.n	800718c <TimerCallback+0x22>
    callb->func (callb->arg);
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	68fa      	ldr	r2, [r7, #12]
 8007186:	6852      	ldr	r2, [r2, #4]
 8007188:	4610      	mov	r0, r2
 800718a:	4798      	blx	r3
  }
}
 800718c:	bf00      	nop
 800718e:	3710      	adds	r7, #16
 8007190:	46bd      	mov	sp, r7
 8007192:	bd80      	pop	{r7, pc}

08007194 <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 8007194:	b580      	push	{r7, lr}
 8007196:	b08c      	sub	sp, #48	; 0x30
 8007198:	af02      	add	r7, sp, #8
 800719a:	60f8      	str	r0, [r7, #12]
 800719c:	607a      	str	r2, [r7, #4]
 800719e:	603b      	str	r3, [r7, #0]
 80071a0:	460b      	mov	r3, r1
 80071a2:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 80071a4:	2300      	movs	r3, #0
 80071a6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80071a8:	f3ef 8305 	mrs	r3, IPSR
 80071ac:	613b      	str	r3, [r7, #16]
  return(result);
 80071ae:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d163      	bne.n	800727c <osTimerNew+0xe8>
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d060      	beq.n	800727c <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 80071ba:	2008      	movs	r0, #8
 80071bc:	f003 f9e4 	bl	800a588 <pvPortMalloc>
 80071c0:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 80071c2:	697b      	ldr	r3, [r7, #20]
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d059      	beq.n	800727c <osTimerNew+0xe8>
      callb->func = func;
 80071c8:	697b      	ldr	r3, [r7, #20]
 80071ca:	68fa      	ldr	r2, [r7, #12]
 80071cc:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 80071ce:	697b      	ldr	r3, [r7, #20]
 80071d0:	687a      	ldr	r2, [r7, #4]
 80071d2:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 80071d4:	7afb      	ldrb	r3, [r7, #11]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d102      	bne.n	80071e0 <osTimerNew+0x4c>
        reload = pdFALSE;
 80071da:	2300      	movs	r3, #0
 80071dc:	61fb      	str	r3, [r7, #28]
 80071de:	e001      	b.n	80071e4 <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 80071e0:	2301      	movs	r3, #1
 80071e2:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 80071e4:	f04f 33ff 	mov.w	r3, #4294967295
 80071e8:	61bb      	str	r3, [r7, #24]
      name = NULL;
 80071ea:	2300      	movs	r3, #0
 80071ec:	627b      	str	r3, [r7, #36]	; 0x24

      if (attr != NULL) {
 80071ee:	683b      	ldr	r3, [r7, #0]
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d01c      	beq.n	800722e <osTimerNew+0x9a>
        if (attr->name != NULL) {
 80071f4:	683b      	ldr	r3, [r7, #0]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d002      	beq.n	8007202 <osTimerNew+0x6e>
          name = attr->name;
 80071fc:	683b      	ldr	r3, [r7, #0]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	627b      	str	r3, [r7, #36]	; 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 8007202:	683b      	ldr	r3, [r7, #0]
 8007204:	689b      	ldr	r3, [r3, #8]
 8007206:	2b00      	cmp	r3, #0
 8007208:	d006      	beq.n	8007218 <osTimerNew+0x84>
 800720a:	683b      	ldr	r3, [r7, #0]
 800720c:	68db      	ldr	r3, [r3, #12]
 800720e:	2b2b      	cmp	r3, #43	; 0x2b
 8007210:	d902      	bls.n	8007218 <osTimerNew+0x84>
          mem = 1;
 8007212:	2301      	movs	r3, #1
 8007214:	61bb      	str	r3, [r7, #24]
 8007216:	e00c      	b.n	8007232 <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	689b      	ldr	r3, [r3, #8]
 800721c:	2b00      	cmp	r3, #0
 800721e:	d108      	bne.n	8007232 <osTimerNew+0x9e>
 8007220:	683b      	ldr	r3, [r7, #0]
 8007222:	68db      	ldr	r3, [r3, #12]
 8007224:	2b00      	cmp	r3, #0
 8007226:	d104      	bne.n	8007232 <osTimerNew+0x9e>
            mem = 0;
 8007228:	2300      	movs	r3, #0
 800722a:	61bb      	str	r3, [r7, #24]
 800722c:	e001      	b.n	8007232 <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 800722e:	2300      	movs	r3, #0
 8007230:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 8007232:	69bb      	ldr	r3, [r7, #24]
 8007234:	2b01      	cmp	r3, #1
 8007236:	d10c      	bne.n	8007252 <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	689b      	ldr	r3, [r3, #8]
 800723c:	9301      	str	r3, [sp, #4]
 800723e:	4b12      	ldr	r3, [pc, #72]	; (8007288 <osTimerNew+0xf4>)
 8007240:	9300      	str	r3, [sp, #0]
 8007242:	697b      	ldr	r3, [r7, #20]
 8007244:	69fa      	ldr	r2, [r7, #28]
 8007246:	2101      	movs	r1, #1
 8007248:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800724a:	f002 fbb0 	bl	80099ae <xTimerCreateStatic>
 800724e:	6238      	str	r0, [r7, #32]
 8007250:	e00b      	b.n	800726a <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 8007252:	69bb      	ldr	r3, [r7, #24]
 8007254:	2b00      	cmp	r3, #0
 8007256:	d108      	bne.n	800726a <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 8007258:	4b0b      	ldr	r3, [pc, #44]	; (8007288 <osTimerNew+0xf4>)
 800725a:	9300      	str	r3, [sp, #0]
 800725c:	697b      	ldr	r3, [r7, #20]
 800725e:	69fa      	ldr	r2, [r7, #28]
 8007260:	2101      	movs	r1, #1
 8007262:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007264:	f002 fb82 	bl	800996c <xTimerCreate>
 8007268:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 800726a:	6a3b      	ldr	r3, [r7, #32]
 800726c:	2b00      	cmp	r3, #0
 800726e:	d105      	bne.n	800727c <osTimerNew+0xe8>
 8007270:	697b      	ldr	r3, [r7, #20]
 8007272:	2b00      	cmp	r3, #0
 8007274:	d002      	beq.n	800727c <osTimerNew+0xe8>
        vPortFree (callb);
 8007276:	6978      	ldr	r0, [r7, #20]
 8007278:	f003 fa52 	bl	800a720 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 800727c:	6a3b      	ldr	r3, [r7, #32]
}
 800727e:	4618      	mov	r0, r3
 8007280:	3728      	adds	r7, #40	; 0x28
 8007282:	46bd      	mov	sp, r7
 8007284:	bd80      	pop	{r7, pc}
 8007286:	bf00      	nop
 8007288:	0800716b 	.word	0x0800716b

0800728c <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 800728c:	b580      	push	{r7, lr}
 800728e:	b088      	sub	sp, #32
 8007290:	af02      	add	r7, sp, #8
 8007292:	6078      	str	r0, [r7, #4]
 8007294:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800729a:	f3ef 8305 	mrs	r3, IPSR
 800729e:	60fb      	str	r3, [r7, #12]
  return(result);
 80072a0:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d003      	beq.n	80072ae <osTimerStart+0x22>
    stat = osErrorISR;
 80072a6:	f06f 0305 	mvn.w	r3, #5
 80072aa:	617b      	str	r3, [r7, #20]
 80072ac:	e017      	b.n	80072de <osTimerStart+0x52>
  }
  else if (hTimer == NULL) {
 80072ae:	693b      	ldr	r3, [r7, #16]
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d103      	bne.n	80072bc <osTimerStart+0x30>
    stat = osErrorParameter;
 80072b4:	f06f 0303 	mvn.w	r3, #3
 80072b8:	617b      	str	r3, [r7, #20]
 80072ba:	e010      	b.n	80072de <osTimerStart+0x52>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 80072bc:	2300      	movs	r3, #0
 80072be:	9300      	str	r3, [sp, #0]
 80072c0:	2300      	movs	r3, #0
 80072c2:	683a      	ldr	r2, [r7, #0]
 80072c4:	2104      	movs	r1, #4
 80072c6:	6938      	ldr	r0, [r7, #16]
 80072c8:	f002 fbea 	bl	8009aa0 <xTimerGenericCommand>
 80072cc:	4603      	mov	r3, r0
 80072ce:	2b01      	cmp	r3, #1
 80072d0:	d102      	bne.n	80072d8 <osTimerStart+0x4c>
      stat = osOK;
 80072d2:	2300      	movs	r3, #0
 80072d4:	617b      	str	r3, [r7, #20]
 80072d6:	e002      	b.n	80072de <osTimerStart+0x52>
    } else {
      stat = osErrorResource;
 80072d8:	f06f 0302 	mvn.w	r3, #2
 80072dc:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 80072de:	697b      	ldr	r3, [r7, #20]
}
 80072e0:	4618      	mov	r0, r3
 80072e2:	3718      	adds	r7, #24
 80072e4:	46bd      	mov	sp, r7
 80072e6:	bd80      	pop	{r7, pc}

080072e8 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b088      	sub	sp, #32
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 80072f0:	2300      	movs	r3, #0
 80072f2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80072f4:	f3ef 8305 	mrs	r3, IPSR
 80072f8:	60bb      	str	r3, [r7, #8]
  return(result);
 80072fa:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d174      	bne.n	80073ea <osMutexNew+0x102>
    if (attr != NULL) {
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	2b00      	cmp	r3, #0
 8007304:	d003      	beq.n	800730e <osMutexNew+0x26>
      type = attr->attr_bits;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	685b      	ldr	r3, [r3, #4]
 800730a:	61bb      	str	r3, [r7, #24]
 800730c:	e001      	b.n	8007312 <osMutexNew+0x2a>
    } else {
      type = 0U;
 800730e:	2300      	movs	r3, #0
 8007310:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8007312:	69bb      	ldr	r3, [r7, #24]
 8007314:	f003 0301 	and.w	r3, r3, #1
 8007318:	2b00      	cmp	r3, #0
 800731a:	d002      	beq.n	8007322 <osMutexNew+0x3a>
      rmtx = 1U;
 800731c:	2301      	movs	r3, #1
 800731e:	617b      	str	r3, [r7, #20]
 8007320:	e001      	b.n	8007326 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8007322:	2300      	movs	r3, #0
 8007324:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8007326:	69bb      	ldr	r3, [r7, #24]
 8007328:	f003 0308 	and.w	r3, r3, #8
 800732c:	2b00      	cmp	r3, #0
 800732e:	d15c      	bne.n	80073ea <osMutexNew+0x102>
      mem = -1;
 8007330:	f04f 33ff 	mov.w	r3, #4294967295
 8007334:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	2b00      	cmp	r3, #0
 800733a:	d015      	beq.n	8007368 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	689b      	ldr	r3, [r3, #8]
 8007340:	2b00      	cmp	r3, #0
 8007342:	d006      	beq.n	8007352 <osMutexNew+0x6a>
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	68db      	ldr	r3, [r3, #12]
 8007348:	2b4f      	cmp	r3, #79	; 0x4f
 800734a:	d902      	bls.n	8007352 <osMutexNew+0x6a>
          mem = 1;
 800734c:	2301      	movs	r3, #1
 800734e:	613b      	str	r3, [r7, #16]
 8007350:	e00c      	b.n	800736c <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	689b      	ldr	r3, [r3, #8]
 8007356:	2b00      	cmp	r3, #0
 8007358:	d108      	bne.n	800736c <osMutexNew+0x84>
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	68db      	ldr	r3, [r3, #12]
 800735e:	2b00      	cmp	r3, #0
 8007360:	d104      	bne.n	800736c <osMutexNew+0x84>
            mem = 0;
 8007362:	2300      	movs	r3, #0
 8007364:	613b      	str	r3, [r7, #16]
 8007366:	e001      	b.n	800736c <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8007368:	2300      	movs	r3, #0
 800736a:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800736c:	693b      	ldr	r3, [r7, #16]
 800736e:	2b01      	cmp	r3, #1
 8007370:	d112      	bne.n	8007398 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8007372:	697b      	ldr	r3, [r7, #20]
 8007374:	2b00      	cmp	r3, #0
 8007376:	d007      	beq.n	8007388 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	689b      	ldr	r3, [r3, #8]
 800737c:	4619      	mov	r1, r3
 800737e:	2004      	movs	r0, #4
 8007380:	f000 fb17 	bl	80079b2 <xQueueCreateMutexStatic>
 8007384:	61f8      	str	r0, [r7, #28]
 8007386:	e016      	b.n	80073b6 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	689b      	ldr	r3, [r3, #8]
 800738c:	4619      	mov	r1, r3
 800738e:	2001      	movs	r0, #1
 8007390:	f000 fb0f 	bl	80079b2 <xQueueCreateMutexStatic>
 8007394:	61f8      	str	r0, [r7, #28]
 8007396:	e00e      	b.n	80073b6 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8007398:	693b      	ldr	r3, [r7, #16]
 800739a:	2b00      	cmp	r3, #0
 800739c:	d10b      	bne.n	80073b6 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800739e:	697b      	ldr	r3, [r7, #20]
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d004      	beq.n	80073ae <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 80073a4:	2004      	movs	r0, #4
 80073a6:	f000 faec 	bl	8007982 <xQueueCreateMutex>
 80073aa:	61f8      	str	r0, [r7, #28]
 80073ac:	e003      	b.n	80073b6 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 80073ae:	2001      	movs	r0, #1
 80073b0:	f000 fae7 	bl	8007982 <xQueueCreateMutex>
 80073b4:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 80073b6:	69fb      	ldr	r3, [r7, #28]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d00c      	beq.n	80073d6 <osMutexNew+0xee>
        if (attr != NULL) {
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d003      	beq.n	80073ca <osMutexNew+0xe2>
          name = attr->name;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	60fb      	str	r3, [r7, #12]
 80073c8:	e001      	b.n	80073ce <osMutexNew+0xe6>
        } else {
          name = NULL;
 80073ca:	2300      	movs	r3, #0
 80073cc:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 80073ce:	68f9      	ldr	r1, [r7, #12]
 80073d0:	69f8      	ldr	r0, [r7, #28]
 80073d2:	f001 f821 	bl	8008418 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 80073d6:	69fb      	ldr	r3, [r7, #28]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d006      	beq.n	80073ea <osMutexNew+0x102>
 80073dc:	697b      	ldr	r3, [r7, #20]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d003      	beq.n	80073ea <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 80073e2:	69fb      	ldr	r3, [r7, #28]
 80073e4:	f043 0301 	orr.w	r3, r3, #1
 80073e8:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 80073ea:	69fb      	ldr	r3, [r7, #28]
}
 80073ec:	4618      	mov	r0, r3
 80073ee:	3720      	adds	r7, #32
 80073f0:	46bd      	mov	sp, r7
 80073f2:	bd80      	pop	{r7, pc}

080073f4 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 80073f4:	b580      	push	{r7, lr}
 80073f6:	b086      	sub	sp, #24
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]
 80073fc:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	f023 0301 	bic.w	r3, r3, #1
 8007404:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	f003 0301 	and.w	r3, r3, #1
 800740c:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800740e:	2300      	movs	r3, #0
 8007410:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007412:	f3ef 8305 	mrs	r3, IPSR
 8007416:	60bb      	str	r3, [r7, #8]
  return(result);
 8007418:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800741a:	2b00      	cmp	r3, #0
 800741c:	d003      	beq.n	8007426 <osMutexAcquire+0x32>
    stat = osErrorISR;
 800741e:	f06f 0305 	mvn.w	r3, #5
 8007422:	617b      	str	r3, [r7, #20]
 8007424:	e02c      	b.n	8007480 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8007426:	693b      	ldr	r3, [r7, #16]
 8007428:	2b00      	cmp	r3, #0
 800742a:	d103      	bne.n	8007434 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800742c:	f06f 0303 	mvn.w	r3, #3
 8007430:	617b      	str	r3, [r7, #20]
 8007432:	e025      	b.n	8007480 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	2b00      	cmp	r3, #0
 8007438:	d011      	beq.n	800745e <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800743a:	6839      	ldr	r1, [r7, #0]
 800743c:	6938      	ldr	r0, [r7, #16]
 800743e:	f000 fb07 	bl	8007a50 <xQueueTakeMutexRecursive>
 8007442:	4603      	mov	r3, r0
 8007444:	2b01      	cmp	r3, #1
 8007446:	d01b      	beq.n	8007480 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8007448:	683b      	ldr	r3, [r7, #0]
 800744a:	2b00      	cmp	r3, #0
 800744c:	d003      	beq.n	8007456 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 800744e:	f06f 0301 	mvn.w	r3, #1
 8007452:	617b      	str	r3, [r7, #20]
 8007454:	e014      	b.n	8007480 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8007456:	f06f 0302 	mvn.w	r3, #2
 800745a:	617b      	str	r3, [r7, #20]
 800745c:	e010      	b.n	8007480 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800745e:	6839      	ldr	r1, [r7, #0]
 8007460:	6938      	ldr	r0, [r7, #16]
 8007462:	f000 fda5 	bl	8007fb0 <xQueueSemaphoreTake>
 8007466:	4603      	mov	r3, r0
 8007468:	2b01      	cmp	r3, #1
 800746a:	d009      	beq.n	8007480 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800746c:	683b      	ldr	r3, [r7, #0]
 800746e:	2b00      	cmp	r3, #0
 8007470:	d003      	beq.n	800747a <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8007472:	f06f 0301 	mvn.w	r3, #1
 8007476:	617b      	str	r3, [r7, #20]
 8007478:	e002      	b.n	8007480 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800747a:	f06f 0302 	mvn.w	r3, #2
 800747e:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8007480:	697b      	ldr	r3, [r7, #20]
}
 8007482:	4618      	mov	r0, r3
 8007484:	3718      	adds	r7, #24
 8007486:	46bd      	mov	sp, r7
 8007488:	bd80      	pop	{r7, pc}

0800748a <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800748a:	b580      	push	{r7, lr}
 800748c:	b086      	sub	sp, #24
 800748e:	af00      	add	r7, sp, #0
 8007490:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	f023 0301 	bic.w	r3, r3, #1
 8007498:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	f003 0301 	and.w	r3, r3, #1
 80074a0:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 80074a2:	2300      	movs	r3, #0
 80074a4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80074a6:	f3ef 8305 	mrs	r3, IPSR
 80074aa:	60bb      	str	r3, [r7, #8]
  return(result);
 80074ac:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d003      	beq.n	80074ba <osMutexRelease+0x30>
    stat = osErrorISR;
 80074b2:	f06f 0305 	mvn.w	r3, #5
 80074b6:	617b      	str	r3, [r7, #20]
 80074b8:	e01f      	b.n	80074fa <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 80074ba:	693b      	ldr	r3, [r7, #16]
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d103      	bne.n	80074c8 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 80074c0:	f06f 0303 	mvn.w	r3, #3
 80074c4:	617b      	str	r3, [r7, #20]
 80074c6:	e018      	b.n	80074fa <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d009      	beq.n	80074e2 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 80074ce:	6938      	ldr	r0, [r7, #16]
 80074d0:	f000 fa8a 	bl	80079e8 <xQueueGiveMutexRecursive>
 80074d4:	4603      	mov	r3, r0
 80074d6:	2b01      	cmp	r3, #1
 80074d8:	d00f      	beq.n	80074fa <osMutexRelease+0x70>
        stat = osErrorResource;
 80074da:	f06f 0302 	mvn.w	r3, #2
 80074de:	617b      	str	r3, [r7, #20]
 80074e0:	e00b      	b.n	80074fa <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 80074e2:	2300      	movs	r3, #0
 80074e4:	2200      	movs	r2, #0
 80074e6:	2100      	movs	r1, #0
 80074e8:	6938      	ldr	r0, [r7, #16]
 80074ea:	f000 fae7 	bl	8007abc <xQueueGenericSend>
 80074ee:	4603      	mov	r3, r0
 80074f0:	2b01      	cmp	r3, #1
 80074f2:	d002      	beq.n	80074fa <osMutexRelease+0x70>
        stat = osErrorResource;
 80074f4:	f06f 0302 	mvn.w	r3, #2
 80074f8:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80074fa:	697b      	ldr	r3, [r7, #20]
}
 80074fc:	4618      	mov	r0, r3
 80074fe:	3718      	adds	r7, #24
 8007500:	46bd      	mov	sp, r7
 8007502:	bd80      	pop	{r7, pc}

08007504 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007504:	b480      	push	{r7}
 8007506:	b085      	sub	sp, #20
 8007508:	af00      	add	r7, sp, #0
 800750a:	60f8      	str	r0, [r7, #12]
 800750c:	60b9      	str	r1, [r7, #8]
 800750e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	4a07      	ldr	r2, [pc, #28]	; (8007530 <vApplicationGetIdleTaskMemory+0x2c>)
 8007514:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007516:	68bb      	ldr	r3, [r7, #8]
 8007518:	4a06      	ldr	r2, [pc, #24]	; (8007534 <vApplicationGetIdleTaskMemory+0x30>)
 800751a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	2280      	movs	r2, #128	; 0x80
 8007520:	601a      	str	r2, [r3, #0]
}
 8007522:	bf00      	nop
 8007524:	3714      	adds	r7, #20
 8007526:	46bd      	mov	sp, r7
 8007528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752c:	4770      	bx	lr
 800752e:	bf00      	nop
 8007530:	20019d48 	.word	0x20019d48
 8007534:	20019e04 	.word	0x20019e04

08007538 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007538:	b480      	push	{r7}
 800753a:	b085      	sub	sp, #20
 800753c:	af00      	add	r7, sp, #0
 800753e:	60f8      	str	r0, [r7, #12]
 8007540:	60b9      	str	r1, [r7, #8]
 8007542:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	4a07      	ldr	r2, [pc, #28]	; (8007564 <vApplicationGetTimerTaskMemory+0x2c>)
 8007548:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800754a:	68bb      	ldr	r3, [r7, #8]
 800754c:	4a06      	ldr	r2, [pc, #24]	; (8007568 <vApplicationGetTimerTaskMemory+0x30>)
 800754e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007556:	601a      	str	r2, [r3, #0]
}
 8007558:	bf00      	nop
 800755a:	3714      	adds	r7, #20
 800755c:	46bd      	mov	sp, r7
 800755e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007562:	4770      	bx	lr
 8007564:	2001a004 	.word	0x2001a004
 8007568:	2001a0c0 	.word	0x2001a0c0

0800756c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800756c:	b480      	push	{r7}
 800756e:	b083      	sub	sp, #12
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	f103 0208 	add.w	r2, r3, #8
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	f04f 32ff 	mov.w	r2, #4294967295
 8007584:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	f103 0208 	add.w	r2, r3, #8
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	f103 0208 	add.w	r2, r3, #8
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	2200      	movs	r2, #0
 800759e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80075a0:	bf00      	nop
 80075a2:	370c      	adds	r7, #12
 80075a4:	46bd      	mov	sp, r7
 80075a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075aa:	4770      	bx	lr

080075ac <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80075ac:	b480      	push	{r7}
 80075ae:	b083      	sub	sp, #12
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	2200      	movs	r2, #0
 80075b8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80075ba:	bf00      	nop
 80075bc:	370c      	adds	r7, #12
 80075be:	46bd      	mov	sp, r7
 80075c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c4:	4770      	bx	lr

080075c6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80075c6:	b480      	push	{r7}
 80075c8:	b085      	sub	sp, #20
 80075ca:	af00      	add	r7, sp, #0
 80075cc:	6078      	str	r0, [r7, #4]
 80075ce:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	685b      	ldr	r3, [r3, #4]
 80075d4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80075d6:	683b      	ldr	r3, [r7, #0]
 80075d8:	68fa      	ldr	r2, [r7, #12]
 80075da:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	689a      	ldr	r2, [r3, #8]
 80075e0:	683b      	ldr	r3, [r7, #0]
 80075e2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	689b      	ldr	r3, [r3, #8]
 80075e8:	683a      	ldr	r2, [r7, #0]
 80075ea:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	683a      	ldr	r2, [r7, #0]
 80075f0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80075f2:	683b      	ldr	r3, [r7, #0]
 80075f4:	687a      	ldr	r2, [r7, #4]
 80075f6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	1c5a      	adds	r2, r3, #1
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	601a      	str	r2, [r3, #0]
}
 8007602:	bf00      	nop
 8007604:	3714      	adds	r7, #20
 8007606:	46bd      	mov	sp, r7
 8007608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800760c:	4770      	bx	lr

0800760e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800760e:	b480      	push	{r7}
 8007610:	b085      	sub	sp, #20
 8007612:	af00      	add	r7, sp, #0
 8007614:	6078      	str	r0, [r7, #4]
 8007616:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007618:	683b      	ldr	r3, [r7, #0]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800761e:	68bb      	ldr	r3, [r7, #8]
 8007620:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007624:	d103      	bne.n	800762e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	691b      	ldr	r3, [r3, #16]
 800762a:	60fb      	str	r3, [r7, #12]
 800762c:	e00c      	b.n	8007648 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	3308      	adds	r3, #8
 8007632:	60fb      	str	r3, [r7, #12]
 8007634:	e002      	b.n	800763c <vListInsert+0x2e>
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	685b      	ldr	r3, [r3, #4]
 800763a:	60fb      	str	r3, [r7, #12]
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	685b      	ldr	r3, [r3, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	68ba      	ldr	r2, [r7, #8]
 8007644:	429a      	cmp	r2, r3
 8007646:	d2f6      	bcs.n	8007636 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	685a      	ldr	r2, [r3, #4]
 800764c:	683b      	ldr	r3, [r7, #0]
 800764e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007650:	683b      	ldr	r3, [r7, #0]
 8007652:	685b      	ldr	r3, [r3, #4]
 8007654:	683a      	ldr	r2, [r7, #0]
 8007656:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007658:	683b      	ldr	r3, [r7, #0]
 800765a:	68fa      	ldr	r2, [r7, #12]
 800765c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	683a      	ldr	r2, [r7, #0]
 8007662:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007664:	683b      	ldr	r3, [r7, #0]
 8007666:	687a      	ldr	r2, [r7, #4]
 8007668:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	1c5a      	adds	r2, r3, #1
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	601a      	str	r2, [r3, #0]
}
 8007674:	bf00      	nop
 8007676:	3714      	adds	r7, #20
 8007678:	46bd      	mov	sp, r7
 800767a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800767e:	4770      	bx	lr

08007680 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007680:	b480      	push	{r7}
 8007682:	b085      	sub	sp, #20
 8007684:	af00      	add	r7, sp, #0
 8007686:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	691b      	ldr	r3, [r3, #16]
 800768c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	685b      	ldr	r3, [r3, #4]
 8007692:	687a      	ldr	r2, [r7, #4]
 8007694:	6892      	ldr	r2, [r2, #8]
 8007696:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	689b      	ldr	r3, [r3, #8]
 800769c:	687a      	ldr	r2, [r7, #4]
 800769e:	6852      	ldr	r2, [r2, #4]
 80076a0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	685b      	ldr	r3, [r3, #4]
 80076a6:	687a      	ldr	r2, [r7, #4]
 80076a8:	429a      	cmp	r2, r3
 80076aa:	d103      	bne.n	80076b4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	689a      	ldr	r2, [r3, #8]
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2200      	movs	r2, #0
 80076b8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	1e5a      	subs	r2, r3, #1
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	681b      	ldr	r3, [r3, #0]
}
 80076c8:	4618      	mov	r0, r3
 80076ca:	3714      	adds	r7, #20
 80076cc:	46bd      	mov	sp, r7
 80076ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d2:	4770      	bx	lr

080076d4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80076d4:	b580      	push	{r7, lr}
 80076d6:	b084      	sub	sp, #16
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]
 80076dc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d10a      	bne.n	80076fe <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80076e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076ec:	f383 8811 	msr	BASEPRI, r3
 80076f0:	f3bf 8f6f 	isb	sy
 80076f4:	f3bf 8f4f 	dsb	sy
 80076f8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80076fa:	bf00      	nop
 80076fc:	e7fe      	b.n	80076fc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80076fe:	f002 fe21 	bl	800a344 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	681a      	ldr	r2, [r3, #0]
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800770a:	68f9      	ldr	r1, [r7, #12]
 800770c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800770e:	fb01 f303 	mul.w	r3, r1, r3
 8007712:	441a      	add	r2, r3
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	2200      	movs	r2, #0
 800771c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	681a      	ldr	r2, [r3, #0]
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	681a      	ldr	r2, [r3, #0]
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800772e:	3b01      	subs	r3, #1
 8007730:	68f9      	ldr	r1, [r7, #12]
 8007732:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007734:	fb01 f303 	mul.w	r3, r1, r3
 8007738:	441a      	add	r2, r3
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	22ff      	movs	r2, #255	; 0xff
 8007742:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	22ff      	movs	r2, #255	; 0xff
 800774a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800774e:	683b      	ldr	r3, [r7, #0]
 8007750:	2b00      	cmp	r3, #0
 8007752:	d114      	bne.n	800777e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	691b      	ldr	r3, [r3, #16]
 8007758:	2b00      	cmp	r3, #0
 800775a:	d01a      	beq.n	8007792 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	3310      	adds	r3, #16
 8007760:	4618      	mov	r0, r3
 8007762:	f001 fb09 	bl	8008d78 <xTaskRemoveFromEventList>
 8007766:	4603      	mov	r3, r0
 8007768:	2b00      	cmp	r3, #0
 800776a:	d012      	beq.n	8007792 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800776c:	4b0c      	ldr	r3, [pc, #48]	; (80077a0 <xQueueGenericReset+0xcc>)
 800776e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007772:	601a      	str	r2, [r3, #0]
 8007774:	f3bf 8f4f 	dsb	sy
 8007778:	f3bf 8f6f 	isb	sy
 800777c:	e009      	b.n	8007792 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	3310      	adds	r3, #16
 8007782:	4618      	mov	r0, r3
 8007784:	f7ff fef2 	bl	800756c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	3324      	adds	r3, #36	; 0x24
 800778c:	4618      	mov	r0, r3
 800778e:	f7ff feed 	bl	800756c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007792:	f002 fe07 	bl	800a3a4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007796:	2301      	movs	r3, #1
}
 8007798:	4618      	mov	r0, r3
 800779a:	3710      	adds	r7, #16
 800779c:	46bd      	mov	sp, r7
 800779e:	bd80      	pop	{r7, pc}
 80077a0:	e000ed04 	.word	0xe000ed04

080077a4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80077a4:	b580      	push	{r7, lr}
 80077a6:	b08e      	sub	sp, #56	; 0x38
 80077a8:	af02      	add	r7, sp, #8
 80077aa:	60f8      	str	r0, [r7, #12]
 80077ac:	60b9      	str	r1, [r7, #8]
 80077ae:	607a      	str	r2, [r7, #4]
 80077b0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d10a      	bne.n	80077ce <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80077b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077bc:	f383 8811 	msr	BASEPRI, r3
 80077c0:	f3bf 8f6f 	isb	sy
 80077c4:	f3bf 8f4f 	dsb	sy
 80077c8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80077ca:	bf00      	nop
 80077cc:	e7fe      	b.n	80077cc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80077ce:	683b      	ldr	r3, [r7, #0]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d10a      	bne.n	80077ea <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80077d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077d8:	f383 8811 	msr	BASEPRI, r3
 80077dc:	f3bf 8f6f 	isb	sy
 80077e0:	f3bf 8f4f 	dsb	sy
 80077e4:	627b      	str	r3, [r7, #36]	; 0x24
}
 80077e6:	bf00      	nop
 80077e8:	e7fe      	b.n	80077e8 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d002      	beq.n	80077f6 <xQueueGenericCreateStatic+0x52>
 80077f0:	68bb      	ldr	r3, [r7, #8]
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d001      	beq.n	80077fa <xQueueGenericCreateStatic+0x56>
 80077f6:	2301      	movs	r3, #1
 80077f8:	e000      	b.n	80077fc <xQueueGenericCreateStatic+0x58>
 80077fa:	2300      	movs	r3, #0
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d10a      	bne.n	8007816 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8007800:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007804:	f383 8811 	msr	BASEPRI, r3
 8007808:	f3bf 8f6f 	isb	sy
 800780c:	f3bf 8f4f 	dsb	sy
 8007810:	623b      	str	r3, [r7, #32]
}
 8007812:	bf00      	nop
 8007814:	e7fe      	b.n	8007814 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	2b00      	cmp	r3, #0
 800781a:	d102      	bne.n	8007822 <xQueueGenericCreateStatic+0x7e>
 800781c:	68bb      	ldr	r3, [r7, #8]
 800781e:	2b00      	cmp	r3, #0
 8007820:	d101      	bne.n	8007826 <xQueueGenericCreateStatic+0x82>
 8007822:	2301      	movs	r3, #1
 8007824:	e000      	b.n	8007828 <xQueueGenericCreateStatic+0x84>
 8007826:	2300      	movs	r3, #0
 8007828:	2b00      	cmp	r3, #0
 800782a:	d10a      	bne.n	8007842 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800782c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007830:	f383 8811 	msr	BASEPRI, r3
 8007834:	f3bf 8f6f 	isb	sy
 8007838:	f3bf 8f4f 	dsb	sy
 800783c:	61fb      	str	r3, [r7, #28]
}
 800783e:	bf00      	nop
 8007840:	e7fe      	b.n	8007840 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007842:	2350      	movs	r3, #80	; 0x50
 8007844:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007846:	697b      	ldr	r3, [r7, #20]
 8007848:	2b50      	cmp	r3, #80	; 0x50
 800784a:	d00a      	beq.n	8007862 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800784c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007850:	f383 8811 	msr	BASEPRI, r3
 8007854:	f3bf 8f6f 	isb	sy
 8007858:	f3bf 8f4f 	dsb	sy
 800785c:	61bb      	str	r3, [r7, #24]
}
 800785e:	bf00      	nop
 8007860:	e7fe      	b.n	8007860 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007862:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007864:	683b      	ldr	r3, [r7, #0]
 8007866:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8007868:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800786a:	2b00      	cmp	r3, #0
 800786c:	d00d      	beq.n	800788a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800786e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007870:	2201      	movs	r2, #1
 8007872:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007876:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800787a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800787c:	9300      	str	r3, [sp, #0]
 800787e:	4613      	mov	r3, r2
 8007880:	687a      	ldr	r2, [r7, #4]
 8007882:	68b9      	ldr	r1, [r7, #8]
 8007884:	68f8      	ldr	r0, [r7, #12]
 8007886:	f000 f83f 	bl	8007908 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800788a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800788c:	4618      	mov	r0, r3
 800788e:	3730      	adds	r7, #48	; 0x30
 8007890:	46bd      	mov	sp, r7
 8007892:	bd80      	pop	{r7, pc}

08007894 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007894:	b580      	push	{r7, lr}
 8007896:	b08a      	sub	sp, #40	; 0x28
 8007898:	af02      	add	r7, sp, #8
 800789a:	60f8      	str	r0, [r7, #12]
 800789c:	60b9      	str	r1, [r7, #8]
 800789e:	4613      	mov	r3, r2
 80078a0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d10a      	bne.n	80078be <xQueueGenericCreate+0x2a>
	__asm volatile
 80078a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078ac:	f383 8811 	msr	BASEPRI, r3
 80078b0:	f3bf 8f6f 	isb	sy
 80078b4:	f3bf 8f4f 	dsb	sy
 80078b8:	613b      	str	r3, [r7, #16]
}
 80078ba:	bf00      	nop
 80078bc:	e7fe      	b.n	80078bc <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	68ba      	ldr	r2, [r7, #8]
 80078c2:	fb02 f303 	mul.w	r3, r2, r3
 80078c6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80078c8:	69fb      	ldr	r3, [r7, #28]
 80078ca:	3350      	adds	r3, #80	; 0x50
 80078cc:	4618      	mov	r0, r3
 80078ce:	f002 fe5b 	bl	800a588 <pvPortMalloc>
 80078d2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80078d4:	69bb      	ldr	r3, [r7, #24]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d011      	beq.n	80078fe <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80078da:	69bb      	ldr	r3, [r7, #24]
 80078dc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80078de:	697b      	ldr	r3, [r7, #20]
 80078e0:	3350      	adds	r3, #80	; 0x50
 80078e2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80078e4:	69bb      	ldr	r3, [r7, #24]
 80078e6:	2200      	movs	r2, #0
 80078e8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80078ec:	79fa      	ldrb	r2, [r7, #7]
 80078ee:	69bb      	ldr	r3, [r7, #24]
 80078f0:	9300      	str	r3, [sp, #0]
 80078f2:	4613      	mov	r3, r2
 80078f4:	697a      	ldr	r2, [r7, #20]
 80078f6:	68b9      	ldr	r1, [r7, #8]
 80078f8:	68f8      	ldr	r0, [r7, #12]
 80078fa:	f000 f805 	bl	8007908 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80078fe:	69bb      	ldr	r3, [r7, #24]
	}
 8007900:	4618      	mov	r0, r3
 8007902:	3720      	adds	r7, #32
 8007904:	46bd      	mov	sp, r7
 8007906:	bd80      	pop	{r7, pc}

08007908 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007908:	b580      	push	{r7, lr}
 800790a:	b084      	sub	sp, #16
 800790c:	af00      	add	r7, sp, #0
 800790e:	60f8      	str	r0, [r7, #12]
 8007910:	60b9      	str	r1, [r7, #8]
 8007912:	607a      	str	r2, [r7, #4]
 8007914:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007916:	68bb      	ldr	r3, [r7, #8]
 8007918:	2b00      	cmp	r3, #0
 800791a:	d103      	bne.n	8007924 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800791c:	69bb      	ldr	r3, [r7, #24]
 800791e:	69ba      	ldr	r2, [r7, #24]
 8007920:	601a      	str	r2, [r3, #0]
 8007922:	e002      	b.n	800792a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007924:	69bb      	ldr	r3, [r7, #24]
 8007926:	687a      	ldr	r2, [r7, #4]
 8007928:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800792a:	69bb      	ldr	r3, [r7, #24]
 800792c:	68fa      	ldr	r2, [r7, #12]
 800792e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007930:	69bb      	ldr	r3, [r7, #24]
 8007932:	68ba      	ldr	r2, [r7, #8]
 8007934:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007936:	2101      	movs	r1, #1
 8007938:	69b8      	ldr	r0, [r7, #24]
 800793a:	f7ff fecb 	bl	80076d4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800793e:	69bb      	ldr	r3, [r7, #24]
 8007940:	78fa      	ldrb	r2, [r7, #3]
 8007942:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007946:	bf00      	nop
 8007948:	3710      	adds	r7, #16
 800794a:	46bd      	mov	sp, r7
 800794c:	bd80      	pop	{r7, pc}

0800794e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800794e:	b580      	push	{r7, lr}
 8007950:	b082      	sub	sp, #8
 8007952:	af00      	add	r7, sp, #0
 8007954:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	2b00      	cmp	r3, #0
 800795a:	d00e      	beq.n	800797a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	2200      	movs	r2, #0
 8007960:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	2200      	movs	r2, #0
 8007966:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	2200      	movs	r2, #0
 800796c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800796e:	2300      	movs	r3, #0
 8007970:	2200      	movs	r2, #0
 8007972:	2100      	movs	r1, #0
 8007974:	6878      	ldr	r0, [r7, #4]
 8007976:	f000 f8a1 	bl	8007abc <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800797a:	bf00      	nop
 800797c:	3708      	adds	r7, #8
 800797e:	46bd      	mov	sp, r7
 8007980:	bd80      	pop	{r7, pc}

08007982 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8007982:	b580      	push	{r7, lr}
 8007984:	b086      	sub	sp, #24
 8007986:	af00      	add	r7, sp, #0
 8007988:	4603      	mov	r3, r0
 800798a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800798c:	2301      	movs	r3, #1
 800798e:	617b      	str	r3, [r7, #20]
 8007990:	2300      	movs	r3, #0
 8007992:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8007994:	79fb      	ldrb	r3, [r7, #7]
 8007996:	461a      	mov	r2, r3
 8007998:	6939      	ldr	r1, [r7, #16]
 800799a:	6978      	ldr	r0, [r7, #20]
 800799c:	f7ff ff7a 	bl	8007894 <xQueueGenericCreate>
 80079a0:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80079a2:	68f8      	ldr	r0, [r7, #12]
 80079a4:	f7ff ffd3 	bl	800794e <prvInitialiseMutex>

		return xNewQueue;
 80079a8:	68fb      	ldr	r3, [r7, #12]
	}
 80079aa:	4618      	mov	r0, r3
 80079ac:	3718      	adds	r7, #24
 80079ae:	46bd      	mov	sp, r7
 80079b0:	bd80      	pop	{r7, pc}

080079b2 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 80079b2:	b580      	push	{r7, lr}
 80079b4:	b088      	sub	sp, #32
 80079b6:	af02      	add	r7, sp, #8
 80079b8:	4603      	mov	r3, r0
 80079ba:	6039      	str	r1, [r7, #0]
 80079bc:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80079be:	2301      	movs	r3, #1
 80079c0:	617b      	str	r3, [r7, #20]
 80079c2:	2300      	movs	r3, #0
 80079c4:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80079c6:	79fb      	ldrb	r3, [r7, #7]
 80079c8:	9300      	str	r3, [sp, #0]
 80079ca:	683b      	ldr	r3, [r7, #0]
 80079cc:	2200      	movs	r2, #0
 80079ce:	6939      	ldr	r1, [r7, #16]
 80079d0:	6978      	ldr	r0, [r7, #20]
 80079d2:	f7ff fee7 	bl	80077a4 <xQueueGenericCreateStatic>
 80079d6:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80079d8:	68f8      	ldr	r0, [r7, #12]
 80079da:	f7ff ffb8 	bl	800794e <prvInitialiseMutex>

		return xNewQueue;
 80079de:	68fb      	ldr	r3, [r7, #12]
	}
 80079e0:	4618      	mov	r0, r3
 80079e2:	3718      	adds	r7, #24
 80079e4:	46bd      	mov	sp, r7
 80079e6:	bd80      	pop	{r7, pc}

080079e8 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 80079e8:	b590      	push	{r4, r7, lr}
 80079ea:	b087      	sub	sp, #28
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80079f4:	693b      	ldr	r3, [r7, #16]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d10a      	bne.n	8007a10 <xQueueGiveMutexRecursive+0x28>
	__asm volatile
 80079fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079fe:	f383 8811 	msr	BASEPRI, r3
 8007a02:	f3bf 8f6f 	isb	sy
 8007a06:	f3bf 8f4f 	dsb	sy
 8007a0a:	60fb      	str	r3, [r7, #12]
}
 8007a0c:	bf00      	nop
 8007a0e:	e7fe      	b.n	8007a0e <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8007a10:	693b      	ldr	r3, [r7, #16]
 8007a12:	689c      	ldr	r4, [r3, #8]
 8007a14:	f001 fb72 	bl	80090fc <xTaskGetCurrentTaskHandle>
 8007a18:	4603      	mov	r3, r0
 8007a1a:	429c      	cmp	r4, r3
 8007a1c:	d111      	bne.n	8007a42 <xQueueGiveMutexRecursive+0x5a>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8007a1e:	693b      	ldr	r3, [r7, #16]
 8007a20:	68db      	ldr	r3, [r3, #12]
 8007a22:	1e5a      	subs	r2, r3, #1
 8007a24:	693b      	ldr	r3, [r7, #16]
 8007a26:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8007a28:	693b      	ldr	r3, [r7, #16]
 8007a2a:	68db      	ldr	r3, [r3, #12]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d105      	bne.n	8007a3c <xQueueGiveMutexRecursive+0x54>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8007a30:	2300      	movs	r3, #0
 8007a32:	2200      	movs	r2, #0
 8007a34:	2100      	movs	r1, #0
 8007a36:	6938      	ldr	r0, [r7, #16]
 8007a38:	f000 f840 	bl	8007abc <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8007a3c:	2301      	movs	r3, #1
 8007a3e:	617b      	str	r3, [r7, #20]
 8007a40:	e001      	b.n	8007a46 <xQueueGiveMutexRecursive+0x5e>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8007a42:	2300      	movs	r3, #0
 8007a44:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8007a46:	697b      	ldr	r3, [r7, #20]
	}
 8007a48:	4618      	mov	r0, r3
 8007a4a:	371c      	adds	r7, #28
 8007a4c:	46bd      	mov	sp, r7
 8007a4e:	bd90      	pop	{r4, r7, pc}

08007a50 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8007a50:	b590      	push	{r4, r7, lr}
 8007a52:	b087      	sub	sp, #28
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	6078      	str	r0, [r7, #4]
 8007a58:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8007a5e:	693b      	ldr	r3, [r7, #16]
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d10a      	bne.n	8007a7a <xQueueTakeMutexRecursive+0x2a>
	__asm volatile
 8007a64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a68:	f383 8811 	msr	BASEPRI, r3
 8007a6c:	f3bf 8f6f 	isb	sy
 8007a70:	f3bf 8f4f 	dsb	sy
 8007a74:	60fb      	str	r3, [r7, #12]
}
 8007a76:	bf00      	nop
 8007a78:	e7fe      	b.n	8007a78 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8007a7a:	693b      	ldr	r3, [r7, #16]
 8007a7c:	689c      	ldr	r4, [r3, #8]
 8007a7e:	f001 fb3d 	bl	80090fc <xTaskGetCurrentTaskHandle>
 8007a82:	4603      	mov	r3, r0
 8007a84:	429c      	cmp	r4, r3
 8007a86:	d107      	bne.n	8007a98 <xQueueTakeMutexRecursive+0x48>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8007a88:	693b      	ldr	r3, [r7, #16]
 8007a8a:	68db      	ldr	r3, [r3, #12]
 8007a8c:	1c5a      	adds	r2, r3, #1
 8007a8e:	693b      	ldr	r3, [r7, #16]
 8007a90:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8007a92:	2301      	movs	r3, #1
 8007a94:	617b      	str	r3, [r7, #20]
 8007a96:	e00c      	b.n	8007ab2 <xQueueTakeMutexRecursive+0x62>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8007a98:	6839      	ldr	r1, [r7, #0]
 8007a9a:	6938      	ldr	r0, [r7, #16]
 8007a9c:	f000 fa88 	bl	8007fb0 <xQueueSemaphoreTake>
 8007aa0:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8007aa2:	697b      	ldr	r3, [r7, #20]
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d004      	beq.n	8007ab2 <xQueueTakeMutexRecursive+0x62>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8007aa8:	693b      	ldr	r3, [r7, #16]
 8007aaa:	68db      	ldr	r3, [r3, #12]
 8007aac:	1c5a      	adds	r2, r3, #1
 8007aae:	693b      	ldr	r3, [r7, #16]
 8007ab0:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8007ab2:	697b      	ldr	r3, [r7, #20]
	}
 8007ab4:	4618      	mov	r0, r3
 8007ab6:	371c      	adds	r7, #28
 8007ab8:	46bd      	mov	sp, r7
 8007aba:	bd90      	pop	{r4, r7, pc}

08007abc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007abc:	b580      	push	{r7, lr}
 8007abe:	b08e      	sub	sp, #56	; 0x38
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	60f8      	str	r0, [r7, #12]
 8007ac4:	60b9      	str	r1, [r7, #8]
 8007ac6:	607a      	str	r2, [r7, #4]
 8007ac8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007aca:	2300      	movs	r3, #0
 8007acc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007ad2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d10a      	bne.n	8007aee <xQueueGenericSend+0x32>
	__asm volatile
 8007ad8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007adc:	f383 8811 	msr	BASEPRI, r3
 8007ae0:	f3bf 8f6f 	isb	sy
 8007ae4:	f3bf 8f4f 	dsb	sy
 8007ae8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007aea:	bf00      	nop
 8007aec:	e7fe      	b.n	8007aec <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007aee:	68bb      	ldr	r3, [r7, #8]
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d103      	bne.n	8007afc <xQueueGenericSend+0x40>
 8007af4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007af6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d101      	bne.n	8007b00 <xQueueGenericSend+0x44>
 8007afc:	2301      	movs	r3, #1
 8007afe:	e000      	b.n	8007b02 <xQueueGenericSend+0x46>
 8007b00:	2300      	movs	r3, #0
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d10a      	bne.n	8007b1c <xQueueGenericSend+0x60>
	__asm volatile
 8007b06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b0a:	f383 8811 	msr	BASEPRI, r3
 8007b0e:	f3bf 8f6f 	isb	sy
 8007b12:	f3bf 8f4f 	dsb	sy
 8007b16:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007b18:	bf00      	nop
 8007b1a:	e7fe      	b.n	8007b1a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	2b02      	cmp	r3, #2
 8007b20:	d103      	bne.n	8007b2a <xQueueGenericSend+0x6e>
 8007b22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b26:	2b01      	cmp	r3, #1
 8007b28:	d101      	bne.n	8007b2e <xQueueGenericSend+0x72>
 8007b2a:	2301      	movs	r3, #1
 8007b2c:	e000      	b.n	8007b30 <xQueueGenericSend+0x74>
 8007b2e:	2300      	movs	r3, #0
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d10a      	bne.n	8007b4a <xQueueGenericSend+0x8e>
	__asm volatile
 8007b34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b38:	f383 8811 	msr	BASEPRI, r3
 8007b3c:	f3bf 8f6f 	isb	sy
 8007b40:	f3bf 8f4f 	dsb	sy
 8007b44:	623b      	str	r3, [r7, #32]
}
 8007b46:	bf00      	nop
 8007b48:	e7fe      	b.n	8007b48 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007b4a:	f001 fae7 	bl	800911c <xTaskGetSchedulerState>
 8007b4e:	4603      	mov	r3, r0
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d102      	bne.n	8007b5a <xQueueGenericSend+0x9e>
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d101      	bne.n	8007b5e <xQueueGenericSend+0xa2>
 8007b5a:	2301      	movs	r3, #1
 8007b5c:	e000      	b.n	8007b60 <xQueueGenericSend+0xa4>
 8007b5e:	2300      	movs	r3, #0
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d10a      	bne.n	8007b7a <xQueueGenericSend+0xbe>
	__asm volatile
 8007b64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b68:	f383 8811 	msr	BASEPRI, r3
 8007b6c:	f3bf 8f6f 	isb	sy
 8007b70:	f3bf 8f4f 	dsb	sy
 8007b74:	61fb      	str	r3, [r7, #28]
}
 8007b76:	bf00      	nop
 8007b78:	e7fe      	b.n	8007b78 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007b7a:	f002 fbe3 	bl	800a344 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007b7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b80:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007b82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b86:	429a      	cmp	r2, r3
 8007b88:	d302      	bcc.n	8007b90 <xQueueGenericSend+0xd4>
 8007b8a:	683b      	ldr	r3, [r7, #0]
 8007b8c:	2b02      	cmp	r3, #2
 8007b8e:	d129      	bne.n	8007be4 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007b90:	683a      	ldr	r2, [r7, #0]
 8007b92:	68b9      	ldr	r1, [r7, #8]
 8007b94:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007b96:	f000 fb2f 	bl	80081f8 <prvCopyDataToQueue>
 8007b9a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007b9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d010      	beq.n	8007bc6 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007ba4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ba6:	3324      	adds	r3, #36	; 0x24
 8007ba8:	4618      	mov	r0, r3
 8007baa:	f001 f8e5 	bl	8008d78 <xTaskRemoveFromEventList>
 8007bae:	4603      	mov	r3, r0
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d013      	beq.n	8007bdc <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007bb4:	4b3f      	ldr	r3, [pc, #252]	; (8007cb4 <xQueueGenericSend+0x1f8>)
 8007bb6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007bba:	601a      	str	r2, [r3, #0]
 8007bbc:	f3bf 8f4f 	dsb	sy
 8007bc0:	f3bf 8f6f 	isb	sy
 8007bc4:	e00a      	b.n	8007bdc <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007bc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d007      	beq.n	8007bdc <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007bcc:	4b39      	ldr	r3, [pc, #228]	; (8007cb4 <xQueueGenericSend+0x1f8>)
 8007bce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007bd2:	601a      	str	r2, [r3, #0]
 8007bd4:	f3bf 8f4f 	dsb	sy
 8007bd8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007bdc:	f002 fbe2 	bl	800a3a4 <vPortExitCritical>
				return pdPASS;
 8007be0:	2301      	movs	r3, #1
 8007be2:	e063      	b.n	8007cac <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d103      	bne.n	8007bf2 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007bea:	f002 fbdb 	bl	800a3a4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007bee:	2300      	movs	r3, #0
 8007bf0:	e05c      	b.n	8007cac <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007bf2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d106      	bne.n	8007c06 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007bf8:	f107 0314 	add.w	r3, r7, #20
 8007bfc:	4618      	mov	r0, r3
 8007bfe:	f001 f91f 	bl	8008e40 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007c02:	2301      	movs	r3, #1
 8007c04:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007c06:	f002 fbcd 	bl	800a3a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007c0a:	f000 fe8b 	bl	8008924 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007c0e:	f002 fb99 	bl	800a344 <vPortEnterCritical>
 8007c12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c14:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007c18:	b25b      	sxtb	r3, r3
 8007c1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c1e:	d103      	bne.n	8007c28 <xQueueGenericSend+0x16c>
 8007c20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c22:	2200      	movs	r2, #0
 8007c24:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007c28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c2a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007c2e:	b25b      	sxtb	r3, r3
 8007c30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c34:	d103      	bne.n	8007c3e <xQueueGenericSend+0x182>
 8007c36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c38:	2200      	movs	r2, #0
 8007c3a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007c3e:	f002 fbb1 	bl	800a3a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007c42:	1d3a      	adds	r2, r7, #4
 8007c44:	f107 0314 	add.w	r3, r7, #20
 8007c48:	4611      	mov	r1, r2
 8007c4a:	4618      	mov	r0, r3
 8007c4c:	f001 f90e 	bl	8008e6c <xTaskCheckForTimeOut>
 8007c50:	4603      	mov	r3, r0
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d124      	bne.n	8007ca0 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007c56:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007c58:	f000 fbc6 	bl	80083e8 <prvIsQueueFull>
 8007c5c:	4603      	mov	r3, r0
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d018      	beq.n	8007c94 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007c62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c64:	3310      	adds	r3, #16
 8007c66:	687a      	ldr	r2, [r7, #4]
 8007c68:	4611      	mov	r1, r2
 8007c6a:	4618      	mov	r0, r3
 8007c6c:	f001 f834 	bl	8008cd8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007c70:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007c72:	f000 fb51 	bl	8008318 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007c76:	f000 fe63 	bl	8008940 <xTaskResumeAll>
 8007c7a:	4603      	mov	r3, r0
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	f47f af7c 	bne.w	8007b7a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8007c82:	4b0c      	ldr	r3, [pc, #48]	; (8007cb4 <xQueueGenericSend+0x1f8>)
 8007c84:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007c88:	601a      	str	r2, [r3, #0]
 8007c8a:	f3bf 8f4f 	dsb	sy
 8007c8e:	f3bf 8f6f 	isb	sy
 8007c92:	e772      	b.n	8007b7a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007c94:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007c96:	f000 fb3f 	bl	8008318 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007c9a:	f000 fe51 	bl	8008940 <xTaskResumeAll>
 8007c9e:	e76c      	b.n	8007b7a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007ca0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007ca2:	f000 fb39 	bl	8008318 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007ca6:	f000 fe4b 	bl	8008940 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007caa:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007cac:	4618      	mov	r0, r3
 8007cae:	3738      	adds	r7, #56	; 0x38
 8007cb0:	46bd      	mov	sp, r7
 8007cb2:	bd80      	pop	{r7, pc}
 8007cb4:	e000ed04 	.word	0xe000ed04

08007cb8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007cb8:	b580      	push	{r7, lr}
 8007cba:	b090      	sub	sp, #64	; 0x40
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	60f8      	str	r0, [r7, #12]
 8007cc0:	60b9      	str	r1, [r7, #8]
 8007cc2:	607a      	str	r2, [r7, #4]
 8007cc4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8007cca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d10a      	bne.n	8007ce6 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8007cd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cd4:	f383 8811 	msr	BASEPRI, r3
 8007cd8:	f3bf 8f6f 	isb	sy
 8007cdc:	f3bf 8f4f 	dsb	sy
 8007ce0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007ce2:	bf00      	nop
 8007ce4:	e7fe      	b.n	8007ce4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007ce6:	68bb      	ldr	r3, [r7, #8]
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d103      	bne.n	8007cf4 <xQueueGenericSendFromISR+0x3c>
 8007cec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d101      	bne.n	8007cf8 <xQueueGenericSendFromISR+0x40>
 8007cf4:	2301      	movs	r3, #1
 8007cf6:	e000      	b.n	8007cfa <xQueueGenericSendFromISR+0x42>
 8007cf8:	2300      	movs	r3, #0
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d10a      	bne.n	8007d14 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8007cfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d02:	f383 8811 	msr	BASEPRI, r3
 8007d06:	f3bf 8f6f 	isb	sy
 8007d0a:	f3bf 8f4f 	dsb	sy
 8007d0e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007d10:	bf00      	nop
 8007d12:	e7fe      	b.n	8007d12 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007d14:	683b      	ldr	r3, [r7, #0]
 8007d16:	2b02      	cmp	r3, #2
 8007d18:	d103      	bne.n	8007d22 <xQueueGenericSendFromISR+0x6a>
 8007d1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d1e:	2b01      	cmp	r3, #1
 8007d20:	d101      	bne.n	8007d26 <xQueueGenericSendFromISR+0x6e>
 8007d22:	2301      	movs	r3, #1
 8007d24:	e000      	b.n	8007d28 <xQueueGenericSendFromISR+0x70>
 8007d26:	2300      	movs	r3, #0
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d10a      	bne.n	8007d42 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8007d2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d30:	f383 8811 	msr	BASEPRI, r3
 8007d34:	f3bf 8f6f 	isb	sy
 8007d38:	f3bf 8f4f 	dsb	sy
 8007d3c:	623b      	str	r3, [r7, #32]
}
 8007d3e:	bf00      	nop
 8007d40:	e7fe      	b.n	8007d40 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007d42:	f002 fbe1 	bl	800a508 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007d46:	f3ef 8211 	mrs	r2, BASEPRI
 8007d4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d4e:	f383 8811 	msr	BASEPRI, r3
 8007d52:	f3bf 8f6f 	isb	sy
 8007d56:	f3bf 8f4f 	dsb	sy
 8007d5a:	61fa      	str	r2, [r7, #28]
 8007d5c:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007d5e:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007d60:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007d62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d64:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007d66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d6a:	429a      	cmp	r2, r3
 8007d6c:	d302      	bcc.n	8007d74 <xQueueGenericSendFromISR+0xbc>
 8007d6e:	683b      	ldr	r3, [r7, #0]
 8007d70:	2b02      	cmp	r3, #2
 8007d72:	d12f      	bne.n	8007dd4 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007d74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d76:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007d7a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007d7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d82:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007d84:	683a      	ldr	r2, [r7, #0]
 8007d86:	68b9      	ldr	r1, [r7, #8]
 8007d88:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007d8a:	f000 fa35 	bl	80081f8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007d8e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8007d92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d96:	d112      	bne.n	8007dbe <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007d98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d016      	beq.n	8007dce <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007da0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007da2:	3324      	adds	r3, #36	; 0x24
 8007da4:	4618      	mov	r0, r3
 8007da6:	f000 ffe7 	bl	8008d78 <xTaskRemoveFromEventList>
 8007daa:	4603      	mov	r3, r0
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d00e      	beq.n	8007dce <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d00b      	beq.n	8007dce <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	2201      	movs	r2, #1
 8007dba:	601a      	str	r2, [r3, #0]
 8007dbc:	e007      	b.n	8007dce <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007dbe:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8007dc2:	3301      	adds	r3, #1
 8007dc4:	b2db      	uxtb	r3, r3
 8007dc6:	b25a      	sxtb	r2, r3
 8007dc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007dca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8007dce:	2301      	movs	r3, #1
 8007dd0:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8007dd2:	e001      	b.n	8007dd8 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007dd4:	2300      	movs	r3, #0
 8007dd6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007dd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007dda:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007ddc:	697b      	ldr	r3, [r7, #20]
 8007dde:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007de2:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007de4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8007de6:	4618      	mov	r0, r3
 8007de8:	3740      	adds	r7, #64	; 0x40
 8007dea:	46bd      	mov	sp, r7
 8007dec:	bd80      	pop	{r7, pc}
	...

08007df0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007df0:	b580      	push	{r7, lr}
 8007df2:	b08c      	sub	sp, #48	; 0x30
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	60f8      	str	r0, [r7, #12]
 8007df8:	60b9      	str	r1, [r7, #8]
 8007dfa:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007dfc:	2300      	movs	r3, #0
 8007dfe:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007e04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d10a      	bne.n	8007e20 <xQueueReceive+0x30>
	__asm volatile
 8007e0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e0e:	f383 8811 	msr	BASEPRI, r3
 8007e12:	f3bf 8f6f 	isb	sy
 8007e16:	f3bf 8f4f 	dsb	sy
 8007e1a:	623b      	str	r3, [r7, #32]
}
 8007e1c:	bf00      	nop
 8007e1e:	e7fe      	b.n	8007e1e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007e20:	68bb      	ldr	r3, [r7, #8]
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d103      	bne.n	8007e2e <xQueueReceive+0x3e>
 8007e26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d101      	bne.n	8007e32 <xQueueReceive+0x42>
 8007e2e:	2301      	movs	r3, #1
 8007e30:	e000      	b.n	8007e34 <xQueueReceive+0x44>
 8007e32:	2300      	movs	r3, #0
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d10a      	bne.n	8007e4e <xQueueReceive+0x5e>
	__asm volatile
 8007e38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e3c:	f383 8811 	msr	BASEPRI, r3
 8007e40:	f3bf 8f6f 	isb	sy
 8007e44:	f3bf 8f4f 	dsb	sy
 8007e48:	61fb      	str	r3, [r7, #28]
}
 8007e4a:	bf00      	nop
 8007e4c:	e7fe      	b.n	8007e4c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007e4e:	f001 f965 	bl	800911c <xTaskGetSchedulerState>
 8007e52:	4603      	mov	r3, r0
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d102      	bne.n	8007e5e <xQueueReceive+0x6e>
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d101      	bne.n	8007e62 <xQueueReceive+0x72>
 8007e5e:	2301      	movs	r3, #1
 8007e60:	e000      	b.n	8007e64 <xQueueReceive+0x74>
 8007e62:	2300      	movs	r3, #0
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d10a      	bne.n	8007e7e <xQueueReceive+0x8e>
	__asm volatile
 8007e68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e6c:	f383 8811 	msr	BASEPRI, r3
 8007e70:	f3bf 8f6f 	isb	sy
 8007e74:	f3bf 8f4f 	dsb	sy
 8007e78:	61bb      	str	r3, [r7, #24]
}
 8007e7a:	bf00      	nop
 8007e7c:	e7fe      	b.n	8007e7c <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007e7e:	f002 fa61 	bl	800a344 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007e82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e86:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d01f      	beq.n	8007ece <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007e8e:	68b9      	ldr	r1, [r7, #8]
 8007e90:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007e92:	f000 fa1b 	bl	80082cc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e98:	1e5a      	subs	r2, r3, #1
 8007e9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e9c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007e9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ea0:	691b      	ldr	r3, [r3, #16]
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d00f      	beq.n	8007ec6 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007ea6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ea8:	3310      	adds	r3, #16
 8007eaa:	4618      	mov	r0, r3
 8007eac:	f000 ff64 	bl	8008d78 <xTaskRemoveFromEventList>
 8007eb0:	4603      	mov	r3, r0
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d007      	beq.n	8007ec6 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007eb6:	4b3d      	ldr	r3, [pc, #244]	; (8007fac <xQueueReceive+0x1bc>)
 8007eb8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007ebc:	601a      	str	r2, [r3, #0]
 8007ebe:	f3bf 8f4f 	dsb	sy
 8007ec2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007ec6:	f002 fa6d 	bl	800a3a4 <vPortExitCritical>
				return pdPASS;
 8007eca:	2301      	movs	r3, #1
 8007ecc:	e069      	b.n	8007fa2 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d103      	bne.n	8007edc <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007ed4:	f002 fa66 	bl	800a3a4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007ed8:	2300      	movs	r3, #0
 8007eda:	e062      	b.n	8007fa2 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007edc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d106      	bne.n	8007ef0 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007ee2:	f107 0310 	add.w	r3, r7, #16
 8007ee6:	4618      	mov	r0, r3
 8007ee8:	f000 ffaa 	bl	8008e40 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007eec:	2301      	movs	r3, #1
 8007eee:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007ef0:	f002 fa58 	bl	800a3a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007ef4:	f000 fd16 	bl	8008924 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007ef8:	f002 fa24 	bl	800a344 <vPortEnterCritical>
 8007efc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007efe:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007f02:	b25b      	sxtb	r3, r3
 8007f04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f08:	d103      	bne.n	8007f12 <xQueueReceive+0x122>
 8007f0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f0c:	2200      	movs	r2, #0
 8007f0e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007f12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f14:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007f18:	b25b      	sxtb	r3, r3
 8007f1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f1e:	d103      	bne.n	8007f28 <xQueueReceive+0x138>
 8007f20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f22:	2200      	movs	r2, #0
 8007f24:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007f28:	f002 fa3c 	bl	800a3a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007f2c:	1d3a      	adds	r2, r7, #4
 8007f2e:	f107 0310 	add.w	r3, r7, #16
 8007f32:	4611      	mov	r1, r2
 8007f34:	4618      	mov	r0, r3
 8007f36:	f000 ff99 	bl	8008e6c <xTaskCheckForTimeOut>
 8007f3a:	4603      	mov	r3, r0
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d123      	bne.n	8007f88 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007f40:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007f42:	f000 fa3b 	bl	80083bc <prvIsQueueEmpty>
 8007f46:	4603      	mov	r3, r0
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d017      	beq.n	8007f7c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007f4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f4e:	3324      	adds	r3, #36	; 0x24
 8007f50:	687a      	ldr	r2, [r7, #4]
 8007f52:	4611      	mov	r1, r2
 8007f54:	4618      	mov	r0, r3
 8007f56:	f000 febf 	bl	8008cd8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007f5a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007f5c:	f000 f9dc 	bl	8008318 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007f60:	f000 fcee 	bl	8008940 <xTaskResumeAll>
 8007f64:	4603      	mov	r3, r0
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d189      	bne.n	8007e7e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8007f6a:	4b10      	ldr	r3, [pc, #64]	; (8007fac <xQueueReceive+0x1bc>)
 8007f6c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007f70:	601a      	str	r2, [r3, #0]
 8007f72:	f3bf 8f4f 	dsb	sy
 8007f76:	f3bf 8f6f 	isb	sy
 8007f7a:	e780      	b.n	8007e7e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007f7c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007f7e:	f000 f9cb 	bl	8008318 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007f82:	f000 fcdd 	bl	8008940 <xTaskResumeAll>
 8007f86:	e77a      	b.n	8007e7e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007f88:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007f8a:	f000 f9c5 	bl	8008318 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007f8e:	f000 fcd7 	bl	8008940 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007f92:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007f94:	f000 fa12 	bl	80083bc <prvIsQueueEmpty>
 8007f98:	4603      	mov	r3, r0
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	f43f af6f 	beq.w	8007e7e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007fa0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	3730      	adds	r7, #48	; 0x30
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	bd80      	pop	{r7, pc}
 8007faa:	bf00      	nop
 8007fac:	e000ed04 	.word	0xe000ed04

08007fb0 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8007fb0:	b580      	push	{r7, lr}
 8007fb2:	b08e      	sub	sp, #56	; 0x38
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	6078      	str	r0, [r7, #4]
 8007fb8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007fba:	2300      	movs	r3, #0
 8007fbc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007fc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d10a      	bne.n	8007fe2 <xQueueSemaphoreTake+0x32>
	__asm volatile
 8007fcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fd0:	f383 8811 	msr	BASEPRI, r3
 8007fd4:	f3bf 8f6f 	isb	sy
 8007fd8:	f3bf 8f4f 	dsb	sy
 8007fdc:	623b      	str	r3, [r7, #32]
}
 8007fde:	bf00      	nop
 8007fe0:	e7fe      	b.n	8007fe0 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007fe2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d00a      	beq.n	8008000 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8007fea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fee:	f383 8811 	msr	BASEPRI, r3
 8007ff2:	f3bf 8f6f 	isb	sy
 8007ff6:	f3bf 8f4f 	dsb	sy
 8007ffa:	61fb      	str	r3, [r7, #28]
}
 8007ffc:	bf00      	nop
 8007ffe:	e7fe      	b.n	8007ffe <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008000:	f001 f88c 	bl	800911c <xTaskGetSchedulerState>
 8008004:	4603      	mov	r3, r0
 8008006:	2b00      	cmp	r3, #0
 8008008:	d102      	bne.n	8008010 <xQueueSemaphoreTake+0x60>
 800800a:	683b      	ldr	r3, [r7, #0]
 800800c:	2b00      	cmp	r3, #0
 800800e:	d101      	bne.n	8008014 <xQueueSemaphoreTake+0x64>
 8008010:	2301      	movs	r3, #1
 8008012:	e000      	b.n	8008016 <xQueueSemaphoreTake+0x66>
 8008014:	2300      	movs	r3, #0
 8008016:	2b00      	cmp	r3, #0
 8008018:	d10a      	bne.n	8008030 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800801a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800801e:	f383 8811 	msr	BASEPRI, r3
 8008022:	f3bf 8f6f 	isb	sy
 8008026:	f3bf 8f4f 	dsb	sy
 800802a:	61bb      	str	r3, [r7, #24]
}
 800802c:	bf00      	nop
 800802e:	e7fe      	b.n	800802e <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008030:	f002 f988 	bl	800a344 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8008034:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008036:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008038:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800803a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800803c:	2b00      	cmp	r3, #0
 800803e:	d024      	beq.n	800808a <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8008040:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008042:	1e5a      	subs	r2, r3, #1
 8008044:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008046:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008048:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	2b00      	cmp	r3, #0
 800804e:	d104      	bne.n	800805a <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8008050:	f001 f9da 	bl	8009408 <pvTaskIncrementMutexHeldCount>
 8008054:	4602      	mov	r2, r0
 8008056:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008058:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800805a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800805c:	691b      	ldr	r3, [r3, #16]
 800805e:	2b00      	cmp	r3, #0
 8008060:	d00f      	beq.n	8008082 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008062:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008064:	3310      	adds	r3, #16
 8008066:	4618      	mov	r0, r3
 8008068:	f000 fe86 	bl	8008d78 <xTaskRemoveFromEventList>
 800806c:	4603      	mov	r3, r0
 800806e:	2b00      	cmp	r3, #0
 8008070:	d007      	beq.n	8008082 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008072:	4b54      	ldr	r3, [pc, #336]	; (80081c4 <xQueueSemaphoreTake+0x214>)
 8008074:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008078:	601a      	str	r2, [r3, #0]
 800807a:	f3bf 8f4f 	dsb	sy
 800807e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008082:	f002 f98f 	bl	800a3a4 <vPortExitCritical>
				return pdPASS;
 8008086:	2301      	movs	r3, #1
 8008088:	e097      	b.n	80081ba <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800808a:	683b      	ldr	r3, [r7, #0]
 800808c:	2b00      	cmp	r3, #0
 800808e:	d111      	bne.n	80080b4 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8008090:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008092:	2b00      	cmp	r3, #0
 8008094:	d00a      	beq.n	80080ac <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8008096:	f04f 0350 	mov.w	r3, #80	; 0x50
 800809a:	f383 8811 	msr	BASEPRI, r3
 800809e:	f3bf 8f6f 	isb	sy
 80080a2:	f3bf 8f4f 	dsb	sy
 80080a6:	617b      	str	r3, [r7, #20]
}
 80080a8:	bf00      	nop
 80080aa:	e7fe      	b.n	80080aa <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80080ac:	f002 f97a 	bl	800a3a4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80080b0:	2300      	movs	r3, #0
 80080b2:	e082      	b.n	80081ba <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80080b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d106      	bne.n	80080c8 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80080ba:	f107 030c 	add.w	r3, r7, #12
 80080be:	4618      	mov	r0, r3
 80080c0:	f000 febe 	bl	8008e40 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80080c4:	2301      	movs	r3, #1
 80080c6:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80080c8:	f002 f96c 	bl	800a3a4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80080cc:	f000 fc2a 	bl	8008924 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80080d0:	f002 f938 	bl	800a344 <vPortEnterCritical>
 80080d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080d6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80080da:	b25b      	sxtb	r3, r3
 80080dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080e0:	d103      	bne.n	80080ea <xQueueSemaphoreTake+0x13a>
 80080e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080e4:	2200      	movs	r2, #0
 80080e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80080ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080ec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80080f0:	b25b      	sxtb	r3, r3
 80080f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080f6:	d103      	bne.n	8008100 <xQueueSemaphoreTake+0x150>
 80080f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080fa:	2200      	movs	r2, #0
 80080fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008100:	f002 f950 	bl	800a3a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008104:	463a      	mov	r2, r7
 8008106:	f107 030c 	add.w	r3, r7, #12
 800810a:	4611      	mov	r1, r2
 800810c:	4618      	mov	r0, r3
 800810e:	f000 fead 	bl	8008e6c <xTaskCheckForTimeOut>
 8008112:	4603      	mov	r3, r0
 8008114:	2b00      	cmp	r3, #0
 8008116:	d132      	bne.n	800817e <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008118:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800811a:	f000 f94f 	bl	80083bc <prvIsQueueEmpty>
 800811e:	4603      	mov	r3, r0
 8008120:	2b00      	cmp	r3, #0
 8008122:	d026      	beq.n	8008172 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008124:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	2b00      	cmp	r3, #0
 800812a:	d109      	bne.n	8008140 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800812c:	f002 f90a 	bl	800a344 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008130:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008132:	689b      	ldr	r3, [r3, #8]
 8008134:	4618      	mov	r0, r3
 8008136:	f001 f80f 	bl	8009158 <xTaskPriorityInherit>
 800813a:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800813c:	f002 f932 	bl	800a3a4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008140:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008142:	3324      	adds	r3, #36	; 0x24
 8008144:	683a      	ldr	r2, [r7, #0]
 8008146:	4611      	mov	r1, r2
 8008148:	4618      	mov	r0, r3
 800814a:	f000 fdc5 	bl	8008cd8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800814e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008150:	f000 f8e2 	bl	8008318 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008154:	f000 fbf4 	bl	8008940 <xTaskResumeAll>
 8008158:	4603      	mov	r3, r0
 800815a:	2b00      	cmp	r3, #0
 800815c:	f47f af68 	bne.w	8008030 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8008160:	4b18      	ldr	r3, [pc, #96]	; (80081c4 <xQueueSemaphoreTake+0x214>)
 8008162:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008166:	601a      	str	r2, [r3, #0]
 8008168:	f3bf 8f4f 	dsb	sy
 800816c:	f3bf 8f6f 	isb	sy
 8008170:	e75e      	b.n	8008030 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8008172:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008174:	f000 f8d0 	bl	8008318 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008178:	f000 fbe2 	bl	8008940 <xTaskResumeAll>
 800817c:	e758      	b.n	8008030 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800817e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008180:	f000 f8ca 	bl	8008318 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008184:	f000 fbdc 	bl	8008940 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008188:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800818a:	f000 f917 	bl	80083bc <prvIsQueueEmpty>
 800818e:	4603      	mov	r3, r0
 8008190:	2b00      	cmp	r3, #0
 8008192:	f43f af4d 	beq.w	8008030 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8008196:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008198:	2b00      	cmp	r3, #0
 800819a:	d00d      	beq.n	80081b8 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800819c:	f002 f8d2 	bl	800a344 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80081a0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80081a2:	f000 f811 	bl	80081c8 <prvGetDisinheritPriorityAfterTimeout>
 80081a6:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80081a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80081aa:	689b      	ldr	r3, [r3, #8]
 80081ac:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80081ae:	4618      	mov	r0, r3
 80081b0:	f001 f8a8 	bl	8009304 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80081b4:	f002 f8f6 	bl	800a3a4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80081b8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80081ba:	4618      	mov	r0, r3
 80081bc:	3738      	adds	r7, #56	; 0x38
 80081be:	46bd      	mov	sp, r7
 80081c0:	bd80      	pop	{r7, pc}
 80081c2:	bf00      	nop
 80081c4:	e000ed04 	.word	0xe000ed04

080081c8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80081c8:	b480      	push	{r7}
 80081ca:	b085      	sub	sp, #20
 80081cc:	af00      	add	r7, sp, #0
 80081ce:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d006      	beq.n	80081e6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 80081e2:	60fb      	str	r3, [r7, #12]
 80081e4:	e001      	b.n	80081ea <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80081e6:	2300      	movs	r3, #0
 80081e8:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80081ea:	68fb      	ldr	r3, [r7, #12]
	}
 80081ec:	4618      	mov	r0, r3
 80081ee:	3714      	adds	r7, #20
 80081f0:	46bd      	mov	sp, r7
 80081f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f6:	4770      	bx	lr

080081f8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80081f8:	b580      	push	{r7, lr}
 80081fa:	b086      	sub	sp, #24
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	60f8      	str	r0, [r7, #12]
 8008200:	60b9      	str	r1, [r7, #8]
 8008202:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008204:	2300      	movs	r3, #0
 8008206:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800820c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008212:	2b00      	cmp	r3, #0
 8008214:	d10d      	bne.n	8008232 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	2b00      	cmp	r3, #0
 800821c:	d14d      	bne.n	80082ba <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	689b      	ldr	r3, [r3, #8]
 8008222:	4618      	mov	r0, r3
 8008224:	f001 f800 	bl	8009228 <xTaskPriorityDisinherit>
 8008228:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	2200      	movs	r2, #0
 800822e:	609a      	str	r2, [r3, #8]
 8008230:	e043      	b.n	80082ba <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	2b00      	cmp	r3, #0
 8008236:	d119      	bne.n	800826c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	6858      	ldr	r0, [r3, #4]
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008240:	461a      	mov	r2, r3
 8008242:	68b9      	ldr	r1, [r7, #8]
 8008244:	f002 fcad 	bl	800aba2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	685a      	ldr	r2, [r3, #4]
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008250:	441a      	add	r2, r3
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	685a      	ldr	r2, [r3, #4]
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	689b      	ldr	r3, [r3, #8]
 800825e:	429a      	cmp	r2, r3
 8008260:	d32b      	bcc.n	80082ba <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	681a      	ldr	r2, [r3, #0]
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	605a      	str	r2, [r3, #4]
 800826a:	e026      	b.n	80082ba <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	68d8      	ldr	r0, [r3, #12]
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008274:	461a      	mov	r2, r3
 8008276:	68b9      	ldr	r1, [r7, #8]
 8008278:	f002 fc93 	bl	800aba2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	68da      	ldr	r2, [r3, #12]
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008284:	425b      	negs	r3, r3
 8008286:	441a      	add	r2, r3
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	68da      	ldr	r2, [r3, #12]
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	429a      	cmp	r2, r3
 8008296:	d207      	bcs.n	80082a8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	689a      	ldr	r2, [r3, #8]
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082a0:	425b      	negs	r3, r3
 80082a2:	441a      	add	r2, r3
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	2b02      	cmp	r3, #2
 80082ac:	d105      	bne.n	80082ba <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80082ae:	693b      	ldr	r3, [r7, #16]
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d002      	beq.n	80082ba <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80082b4:	693b      	ldr	r3, [r7, #16]
 80082b6:	3b01      	subs	r3, #1
 80082b8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80082ba:	693b      	ldr	r3, [r7, #16]
 80082bc:	1c5a      	adds	r2, r3, #1
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80082c2:	697b      	ldr	r3, [r7, #20]
}
 80082c4:	4618      	mov	r0, r3
 80082c6:	3718      	adds	r7, #24
 80082c8:	46bd      	mov	sp, r7
 80082ca:	bd80      	pop	{r7, pc}

080082cc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80082cc:	b580      	push	{r7, lr}
 80082ce:	b082      	sub	sp, #8
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	6078      	str	r0, [r7, #4]
 80082d4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d018      	beq.n	8008310 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	68da      	ldr	r2, [r3, #12]
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082e6:	441a      	add	r2, r3
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	68da      	ldr	r2, [r3, #12]
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	689b      	ldr	r3, [r3, #8]
 80082f4:	429a      	cmp	r2, r3
 80082f6:	d303      	bcc.n	8008300 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681a      	ldr	r2, [r3, #0]
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	68d9      	ldr	r1, [r3, #12]
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008308:	461a      	mov	r2, r3
 800830a:	6838      	ldr	r0, [r7, #0]
 800830c:	f002 fc49 	bl	800aba2 <memcpy>
	}
}
 8008310:	bf00      	nop
 8008312:	3708      	adds	r7, #8
 8008314:	46bd      	mov	sp, r7
 8008316:	bd80      	pop	{r7, pc}

08008318 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008318:	b580      	push	{r7, lr}
 800831a:	b084      	sub	sp, #16
 800831c:	af00      	add	r7, sp, #0
 800831e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008320:	f002 f810 	bl	800a344 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800832a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800832c:	e011      	b.n	8008352 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008332:	2b00      	cmp	r3, #0
 8008334:	d012      	beq.n	800835c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	3324      	adds	r3, #36	; 0x24
 800833a:	4618      	mov	r0, r3
 800833c:	f000 fd1c 	bl	8008d78 <xTaskRemoveFromEventList>
 8008340:	4603      	mov	r3, r0
 8008342:	2b00      	cmp	r3, #0
 8008344:	d001      	beq.n	800834a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008346:	f000 fdf3 	bl	8008f30 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800834a:	7bfb      	ldrb	r3, [r7, #15]
 800834c:	3b01      	subs	r3, #1
 800834e:	b2db      	uxtb	r3, r3
 8008350:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008352:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008356:	2b00      	cmp	r3, #0
 8008358:	dce9      	bgt.n	800832e <prvUnlockQueue+0x16>
 800835a:	e000      	b.n	800835e <prvUnlockQueue+0x46>
					break;
 800835c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	22ff      	movs	r2, #255	; 0xff
 8008362:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8008366:	f002 f81d 	bl	800a3a4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800836a:	f001 ffeb 	bl	800a344 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008374:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008376:	e011      	b.n	800839c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	691b      	ldr	r3, [r3, #16]
 800837c:	2b00      	cmp	r3, #0
 800837e:	d012      	beq.n	80083a6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	3310      	adds	r3, #16
 8008384:	4618      	mov	r0, r3
 8008386:	f000 fcf7 	bl	8008d78 <xTaskRemoveFromEventList>
 800838a:	4603      	mov	r3, r0
 800838c:	2b00      	cmp	r3, #0
 800838e:	d001      	beq.n	8008394 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008390:	f000 fdce 	bl	8008f30 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008394:	7bbb      	ldrb	r3, [r7, #14]
 8008396:	3b01      	subs	r3, #1
 8008398:	b2db      	uxtb	r3, r3
 800839a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800839c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	dce9      	bgt.n	8008378 <prvUnlockQueue+0x60>
 80083a4:	e000      	b.n	80083a8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80083a6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	22ff      	movs	r2, #255	; 0xff
 80083ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80083b0:	f001 fff8 	bl	800a3a4 <vPortExitCritical>
}
 80083b4:	bf00      	nop
 80083b6:	3710      	adds	r7, #16
 80083b8:	46bd      	mov	sp, r7
 80083ba:	bd80      	pop	{r7, pc}

080083bc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80083bc:	b580      	push	{r7, lr}
 80083be:	b084      	sub	sp, #16
 80083c0:	af00      	add	r7, sp, #0
 80083c2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80083c4:	f001 ffbe 	bl	800a344 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d102      	bne.n	80083d6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80083d0:	2301      	movs	r3, #1
 80083d2:	60fb      	str	r3, [r7, #12]
 80083d4:	e001      	b.n	80083da <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80083d6:	2300      	movs	r3, #0
 80083d8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80083da:	f001 ffe3 	bl	800a3a4 <vPortExitCritical>

	return xReturn;
 80083de:	68fb      	ldr	r3, [r7, #12]
}
 80083e0:	4618      	mov	r0, r3
 80083e2:	3710      	adds	r7, #16
 80083e4:	46bd      	mov	sp, r7
 80083e6:	bd80      	pop	{r7, pc}

080083e8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80083e8:	b580      	push	{r7, lr}
 80083ea:	b084      	sub	sp, #16
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80083f0:	f001 ffa8 	bl	800a344 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083fc:	429a      	cmp	r2, r3
 80083fe:	d102      	bne.n	8008406 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008400:	2301      	movs	r3, #1
 8008402:	60fb      	str	r3, [r7, #12]
 8008404:	e001      	b.n	800840a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008406:	2300      	movs	r3, #0
 8008408:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800840a:	f001 ffcb 	bl	800a3a4 <vPortExitCritical>

	return xReturn;
 800840e:	68fb      	ldr	r3, [r7, #12]
}
 8008410:	4618      	mov	r0, r3
 8008412:	3710      	adds	r7, #16
 8008414:	46bd      	mov	sp, r7
 8008416:	bd80      	pop	{r7, pc}

08008418 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008418:	b480      	push	{r7}
 800841a:	b085      	sub	sp, #20
 800841c:	af00      	add	r7, sp, #0
 800841e:	6078      	str	r0, [r7, #4]
 8008420:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008422:	2300      	movs	r3, #0
 8008424:	60fb      	str	r3, [r7, #12]
 8008426:	e014      	b.n	8008452 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008428:	4a0f      	ldr	r2, [pc, #60]	; (8008468 <vQueueAddToRegistry+0x50>)
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008430:	2b00      	cmp	r3, #0
 8008432:	d10b      	bne.n	800844c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008434:	490c      	ldr	r1, [pc, #48]	; (8008468 <vQueueAddToRegistry+0x50>)
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	683a      	ldr	r2, [r7, #0]
 800843a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800843e:	4a0a      	ldr	r2, [pc, #40]	; (8008468 <vQueueAddToRegistry+0x50>)
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	00db      	lsls	r3, r3, #3
 8008444:	4413      	add	r3, r2
 8008446:	687a      	ldr	r2, [r7, #4]
 8008448:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800844a:	e006      	b.n	800845a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	3301      	adds	r3, #1
 8008450:	60fb      	str	r3, [r7, #12]
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	2b07      	cmp	r3, #7
 8008456:	d9e7      	bls.n	8008428 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008458:	bf00      	nop
 800845a:	bf00      	nop
 800845c:	3714      	adds	r7, #20
 800845e:	46bd      	mov	sp, r7
 8008460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008464:	4770      	bx	lr
 8008466:	bf00      	nop
 8008468:	2001a4c0 	.word	0x2001a4c0

0800846c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800846c:	b580      	push	{r7, lr}
 800846e:	b086      	sub	sp, #24
 8008470:	af00      	add	r7, sp, #0
 8008472:	60f8      	str	r0, [r7, #12]
 8008474:	60b9      	str	r1, [r7, #8]
 8008476:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800847c:	f001 ff62 	bl	800a344 <vPortEnterCritical>
 8008480:	697b      	ldr	r3, [r7, #20]
 8008482:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008486:	b25b      	sxtb	r3, r3
 8008488:	f1b3 3fff 	cmp.w	r3, #4294967295
 800848c:	d103      	bne.n	8008496 <vQueueWaitForMessageRestricted+0x2a>
 800848e:	697b      	ldr	r3, [r7, #20]
 8008490:	2200      	movs	r2, #0
 8008492:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008496:	697b      	ldr	r3, [r7, #20]
 8008498:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800849c:	b25b      	sxtb	r3, r3
 800849e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084a2:	d103      	bne.n	80084ac <vQueueWaitForMessageRestricted+0x40>
 80084a4:	697b      	ldr	r3, [r7, #20]
 80084a6:	2200      	movs	r2, #0
 80084a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80084ac:	f001 ff7a 	bl	800a3a4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80084b0:	697b      	ldr	r3, [r7, #20]
 80084b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d106      	bne.n	80084c6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80084b8:	697b      	ldr	r3, [r7, #20]
 80084ba:	3324      	adds	r3, #36	; 0x24
 80084bc:	687a      	ldr	r2, [r7, #4]
 80084be:	68b9      	ldr	r1, [r7, #8]
 80084c0:	4618      	mov	r0, r3
 80084c2:	f000 fc2d 	bl	8008d20 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80084c6:	6978      	ldr	r0, [r7, #20]
 80084c8:	f7ff ff26 	bl	8008318 <prvUnlockQueue>
	}
 80084cc:	bf00      	nop
 80084ce:	3718      	adds	r7, #24
 80084d0:	46bd      	mov	sp, r7
 80084d2:	bd80      	pop	{r7, pc}

080084d4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80084d4:	b580      	push	{r7, lr}
 80084d6:	b08e      	sub	sp, #56	; 0x38
 80084d8:	af04      	add	r7, sp, #16
 80084da:	60f8      	str	r0, [r7, #12]
 80084dc:	60b9      	str	r1, [r7, #8]
 80084de:	607a      	str	r2, [r7, #4]
 80084e0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80084e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d10a      	bne.n	80084fe <xTaskCreateStatic+0x2a>
	__asm volatile
 80084e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084ec:	f383 8811 	msr	BASEPRI, r3
 80084f0:	f3bf 8f6f 	isb	sy
 80084f4:	f3bf 8f4f 	dsb	sy
 80084f8:	623b      	str	r3, [r7, #32]
}
 80084fa:	bf00      	nop
 80084fc:	e7fe      	b.n	80084fc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80084fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008500:	2b00      	cmp	r3, #0
 8008502:	d10a      	bne.n	800851a <xTaskCreateStatic+0x46>
	__asm volatile
 8008504:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008508:	f383 8811 	msr	BASEPRI, r3
 800850c:	f3bf 8f6f 	isb	sy
 8008510:	f3bf 8f4f 	dsb	sy
 8008514:	61fb      	str	r3, [r7, #28]
}
 8008516:	bf00      	nop
 8008518:	e7fe      	b.n	8008518 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800851a:	23bc      	movs	r3, #188	; 0xbc
 800851c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800851e:	693b      	ldr	r3, [r7, #16]
 8008520:	2bbc      	cmp	r3, #188	; 0xbc
 8008522:	d00a      	beq.n	800853a <xTaskCreateStatic+0x66>
	__asm volatile
 8008524:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008528:	f383 8811 	msr	BASEPRI, r3
 800852c:	f3bf 8f6f 	isb	sy
 8008530:	f3bf 8f4f 	dsb	sy
 8008534:	61bb      	str	r3, [r7, #24]
}
 8008536:	bf00      	nop
 8008538:	e7fe      	b.n	8008538 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800853a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800853c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800853e:	2b00      	cmp	r3, #0
 8008540:	d01e      	beq.n	8008580 <xTaskCreateStatic+0xac>
 8008542:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008544:	2b00      	cmp	r3, #0
 8008546:	d01b      	beq.n	8008580 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008548:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800854a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800854c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800854e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008550:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008554:	2202      	movs	r2, #2
 8008556:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800855a:	2300      	movs	r3, #0
 800855c:	9303      	str	r3, [sp, #12]
 800855e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008560:	9302      	str	r3, [sp, #8]
 8008562:	f107 0314 	add.w	r3, r7, #20
 8008566:	9301      	str	r3, [sp, #4]
 8008568:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800856a:	9300      	str	r3, [sp, #0]
 800856c:	683b      	ldr	r3, [r7, #0]
 800856e:	687a      	ldr	r2, [r7, #4]
 8008570:	68b9      	ldr	r1, [r7, #8]
 8008572:	68f8      	ldr	r0, [r7, #12]
 8008574:	f000 f850 	bl	8008618 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008578:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800857a:	f000 f8f3 	bl	8008764 <prvAddNewTaskToReadyList>
 800857e:	e001      	b.n	8008584 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8008580:	2300      	movs	r3, #0
 8008582:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008584:	697b      	ldr	r3, [r7, #20]
	}
 8008586:	4618      	mov	r0, r3
 8008588:	3728      	adds	r7, #40	; 0x28
 800858a:	46bd      	mov	sp, r7
 800858c:	bd80      	pop	{r7, pc}

0800858e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800858e:	b580      	push	{r7, lr}
 8008590:	b08c      	sub	sp, #48	; 0x30
 8008592:	af04      	add	r7, sp, #16
 8008594:	60f8      	str	r0, [r7, #12]
 8008596:	60b9      	str	r1, [r7, #8]
 8008598:	603b      	str	r3, [r7, #0]
 800859a:	4613      	mov	r3, r2
 800859c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800859e:	88fb      	ldrh	r3, [r7, #6]
 80085a0:	009b      	lsls	r3, r3, #2
 80085a2:	4618      	mov	r0, r3
 80085a4:	f001 fff0 	bl	800a588 <pvPortMalloc>
 80085a8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80085aa:	697b      	ldr	r3, [r7, #20]
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d00e      	beq.n	80085ce <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80085b0:	20bc      	movs	r0, #188	; 0xbc
 80085b2:	f001 ffe9 	bl	800a588 <pvPortMalloc>
 80085b6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80085b8:	69fb      	ldr	r3, [r7, #28]
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d003      	beq.n	80085c6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80085be:	69fb      	ldr	r3, [r7, #28]
 80085c0:	697a      	ldr	r2, [r7, #20]
 80085c2:	631a      	str	r2, [r3, #48]	; 0x30
 80085c4:	e005      	b.n	80085d2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80085c6:	6978      	ldr	r0, [r7, #20]
 80085c8:	f002 f8aa 	bl	800a720 <vPortFree>
 80085cc:	e001      	b.n	80085d2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80085ce:	2300      	movs	r3, #0
 80085d0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80085d2:	69fb      	ldr	r3, [r7, #28]
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d017      	beq.n	8008608 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80085d8:	69fb      	ldr	r3, [r7, #28]
 80085da:	2200      	movs	r2, #0
 80085dc:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80085e0:	88fa      	ldrh	r2, [r7, #6]
 80085e2:	2300      	movs	r3, #0
 80085e4:	9303      	str	r3, [sp, #12]
 80085e6:	69fb      	ldr	r3, [r7, #28]
 80085e8:	9302      	str	r3, [sp, #8]
 80085ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085ec:	9301      	str	r3, [sp, #4]
 80085ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085f0:	9300      	str	r3, [sp, #0]
 80085f2:	683b      	ldr	r3, [r7, #0]
 80085f4:	68b9      	ldr	r1, [r7, #8]
 80085f6:	68f8      	ldr	r0, [r7, #12]
 80085f8:	f000 f80e 	bl	8008618 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80085fc:	69f8      	ldr	r0, [r7, #28]
 80085fe:	f000 f8b1 	bl	8008764 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008602:	2301      	movs	r3, #1
 8008604:	61bb      	str	r3, [r7, #24]
 8008606:	e002      	b.n	800860e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008608:	f04f 33ff 	mov.w	r3, #4294967295
 800860c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800860e:	69bb      	ldr	r3, [r7, #24]
	}
 8008610:	4618      	mov	r0, r3
 8008612:	3720      	adds	r7, #32
 8008614:	46bd      	mov	sp, r7
 8008616:	bd80      	pop	{r7, pc}

08008618 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008618:	b580      	push	{r7, lr}
 800861a:	b088      	sub	sp, #32
 800861c:	af00      	add	r7, sp, #0
 800861e:	60f8      	str	r0, [r7, #12]
 8008620:	60b9      	str	r1, [r7, #8]
 8008622:	607a      	str	r2, [r7, #4]
 8008624:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008626:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008628:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	009b      	lsls	r3, r3, #2
 800862e:	461a      	mov	r2, r3
 8008630:	21a5      	movs	r1, #165	; 0xa5
 8008632:	f002 fac4 	bl	800abbe <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008636:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008638:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8008640:	3b01      	subs	r3, #1
 8008642:	009b      	lsls	r3, r3, #2
 8008644:	4413      	add	r3, r2
 8008646:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008648:	69bb      	ldr	r3, [r7, #24]
 800864a:	f023 0307 	bic.w	r3, r3, #7
 800864e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008650:	69bb      	ldr	r3, [r7, #24]
 8008652:	f003 0307 	and.w	r3, r3, #7
 8008656:	2b00      	cmp	r3, #0
 8008658:	d00a      	beq.n	8008670 <prvInitialiseNewTask+0x58>
	__asm volatile
 800865a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800865e:	f383 8811 	msr	BASEPRI, r3
 8008662:	f3bf 8f6f 	isb	sy
 8008666:	f3bf 8f4f 	dsb	sy
 800866a:	617b      	str	r3, [r7, #20]
}
 800866c:	bf00      	nop
 800866e:	e7fe      	b.n	800866e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008670:	68bb      	ldr	r3, [r7, #8]
 8008672:	2b00      	cmp	r3, #0
 8008674:	d01f      	beq.n	80086b6 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008676:	2300      	movs	r3, #0
 8008678:	61fb      	str	r3, [r7, #28]
 800867a:	e012      	b.n	80086a2 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800867c:	68ba      	ldr	r2, [r7, #8]
 800867e:	69fb      	ldr	r3, [r7, #28]
 8008680:	4413      	add	r3, r2
 8008682:	7819      	ldrb	r1, [r3, #0]
 8008684:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008686:	69fb      	ldr	r3, [r7, #28]
 8008688:	4413      	add	r3, r2
 800868a:	3334      	adds	r3, #52	; 0x34
 800868c:	460a      	mov	r2, r1
 800868e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008690:	68ba      	ldr	r2, [r7, #8]
 8008692:	69fb      	ldr	r3, [r7, #28]
 8008694:	4413      	add	r3, r2
 8008696:	781b      	ldrb	r3, [r3, #0]
 8008698:	2b00      	cmp	r3, #0
 800869a:	d006      	beq.n	80086aa <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800869c:	69fb      	ldr	r3, [r7, #28]
 800869e:	3301      	adds	r3, #1
 80086a0:	61fb      	str	r3, [r7, #28]
 80086a2:	69fb      	ldr	r3, [r7, #28]
 80086a4:	2b0f      	cmp	r3, #15
 80086a6:	d9e9      	bls.n	800867c <prvInitialiseNewTask+0x64>
 80086a8:	e000      	b.n	80086ac <prvInitialiseNewTask+0x94>
			{
				break;
 80086aa:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80086ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086ae:	2200      	movs	r2, #0
 80086b0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80086b4:	e003      	b.n	80086be <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80086b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086b8:	2200      	movs	r2, #0
 80086ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80086be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086c0:	2b37      	cmp	r3, #55	; 0x37
 80086c2:	d901      	bls.n	80086c8 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80086c4:	2337      	movs	r3, #55	; 0x37
 80086c6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80086c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80086cc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80086ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80086d2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80086d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086d6:	2200      	movs	r2, #0
 80086d8:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80086da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086dc:	3304      	adds	r3, #4
 80086de:	4618      	mov	r0, r3
 80086e0:	f7fe ff64 	bl	80075ac <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80086e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086e6:	3318      	adds	r3, #24
 80086e8:	4618      	mov	r0, r3
 80086ea:	f7fe ff5f 	bl	80075ac <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80086ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80086f2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80086f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086f6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80086fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086fc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80086fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008700:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008702:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008704:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008706:	2200      	movs	r2, #0
 8008708:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800870c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800870e:	2200      	movs	r2, #0
 8008710:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008714:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008716:	3354      	adds	r3, #84	; 0x54
 8008718:	2260      	movs	r2, #96	; 0x60
 800871a:	2100      	movs	r1, #0
 800871c:	4618      	mov	r0, r3
 800871e:	f002 fa4e 	bl	800abbe <memset>
 8008722:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008724:	4a0c      	ldr	r2, [pc, #48]	; (8008758 <prvInitialiseNewTask+0x140>)
 8008726:	659a      	str	r2, [r3, #88]	; 0x58
 8008728:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800872a:	4a0c      	ldr	r2, [pc, #48]	; (800875c <prvInitialiseNewTask+0x144>)
 800872c:	65da      	str	r2, [r3, #92]	; 0x5c
 800872e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008730:	4a0b      	ldr	r2, [pc, #44]	; (8008760 <prvInitialiseNewTask+0x148>)
 8008732:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008734:	683a      	ldr	r2, [r7, #0]
 8008736:	68f9      	ldr	r1, [r7, #12]
 8008738:	69b8      	ldr	r0, [r7, #24]
 800873a:	f001 fcd7 	bl	800a0ec <pxPortInitialiseStack>
 800873e:	4602      	mov	r2, r0
 8008740:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008742:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008744:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008746:	2b00      	cmp	r3, #0
 8008748:	d002      	beq.n	8008750 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800874a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800874c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800874e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008750:	bf00      	nop
 8008752:	3720      	adds	r7, #32
 8008754:	46bd      	mov	sp, r7
 8008756:	bd80      	pop	{r7, pc}
 8008758:	0800ff60 	.word	0x0800ff60
 800875c:	0800ff80 	.word	0x0800ff80
 8008760:	0800ff40 	.word	0x0800ff40

08008764 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008764:	b580      	push	{r7, lr}
 8008766:	b082      	sub	sp, #8
 8008768:	af00      	add	r7, sp, #0
 800876a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800876c:	f001 fdea 	bl	800a344 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008770:	4b2d      	ldr	r3, [pc, #180]	; (8008828 <prvAddNewTaskToReadyList+0xc4>)
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	3301      	adds	r3, #1
 8008776:	4a2c      	ldr	r2, [pc, #176]	; (8008828 <prvAddNewTaskToReadyList+0xc4>)
 8008778:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800877a:	4b2c      	ldr	r3, [pc, #176]	; (800882c <prvAddNewTaskToReadyList+0xc8>)
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	2b00      	cmp	r3, #0
 8008780:	d109      	bne.n	8008796 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008782:	4a2a      	ldr	r2, [pc, #168]	; (800882c <prvAddNewTaskToReadyList+0xc8>)
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008788:	4b27      	ldr	r3, [pc, #156]	; (8008828 <prvAddNewTaskToReadyList+0xc4>)
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	2b01      	cmp	r3, #1
 800878e:	d110      	bne.n	80087b2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008790:	f000 fbf2 	bl	8008f78 <prvInitialiseTaskLists>
 8008794:	e00d      	b.n	80087b2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008796:	4b26      	ldr	r3, [pc, #152]	; (8008830 <prvAddNewTaskToReadyList+0xcc>)
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	2b00      	cmp	r3, #0
 800879c:	d109      	bne.n	80087b2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800879e:	4b23      	ldr	r3, [pc, #140]	; (800882c <prvAddNewTaskToReadyList+0xc8>)
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087a8:	429a      	cmp	r2, r3
 80087aa:	d802      	bhi.n	80087b2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80087ac:	4a1f      	ldr	r2, [pc, #124]	; (800882c <prvAddNewTaskToReadyList+0xc8>)
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80087b2:	4b20      	ldr	r3, [pc, #128]	; (8008834 <prvAddNewTaskToReadyList+0xd0>)
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	3301      	adds	r3, #1
 80087b8:	4a1e      	ldr	r2, [pc, #120]	; (8008834 <prvAddNewTaskToReadyList+0xd0>)
 80087ba:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80087bc:	4b1d      	ldr	r3, [pc, #116]	; (8008834 <prvAddNewTaskToReadyList+0xd0>)
 80087be:	681a      	ldr	r2, [r3, #0]
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087c8:	4b1b      	ldr	r3, [pc, #108]	; (8008838 <prvAddNewTaskToReadyList+0xd4>)
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	429a      	cmp	r2, r3
 80087ce:	d903      	bls.n	80087d8 <prvAddNewTaskToReadyList+0x74>
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087d4:	4a18      	ldr	r2, [pc, #96]	; (8008838 <prvAddNewTaskToReadyList+0xd4>)
 80087d6:	6013      	str	r3, [r2, #0]
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087dc:	4613      	mov	r3, r2
 80087de:	009b      	lsls	r3, r3, #2
 80087e0:	4413      	add	r3, r2
 80087e2:	009b      	lsls	r3, r3, #2
 80087e4:	4a15      	ldr	r2, [pc, #84]	; (800883c <prvAddNewTaskToReadyList+0xd8>)
 80087e6:	441a      	add	r2, r3
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	3304      	adds	r3, #4
 80087ec:	4619      	mov	r1, r3
 80087ee:	4610      	mov	r0, r2
 80087f0:	f7fe fee9 	bl	80075c6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80087f4:	f001 fdd6 	bl	800a3a4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80087f8:	4b0d      	ldr	r3, [pc, #52]	; (8008830 <prvAddNewTaskToReadyList+0xcc>)
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d00e      	beq.n	800881e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008800:	4b0a      	ldr	r3, [pc, #40]	; (800882c <prvAddNewTaskToReadyList+0xc8>)
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800880a:	429a      	cmp	r2, r3
 800880c:	d207      	bcs.n	800881e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800880e:	4b0c      	ldr	r3, [pc, #48]	; (8008840 <prvAddNewTaskToReadyList+0xdc>)
 8008810:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008814:	601a      	str	r2, [r3, #0]
 8008816:	f3bf 8f4f 	dsb	sy
 800881a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800881e:	bf00      	nop
 8008820:	3708      	adds	r7, #8
 8008822:	46bd      	mov	sp, r7
 8008824:	bd80      	pop	{r7, pc}
 8008826:	bf00      	nop
 8008828:	2001a9d4 	.word	0x2001a9d4
 800882c:	2001a500 	.word	0x2001a500
 8008830:	2001a9e0 	.word	0x2001a9e0
 8008834:	2001a9f0 	.word	0x2001a9f0
 8008838:	2001a9dc 	.word	0x2001a9dc
 800883c:	2001a504 	.word	0x2001a504
 8008840:	e000ed04 	.word	0xe000ed04

08008844 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008844:	b580      	push	{r7, lr}
 8008846:	b08a      	sub	sp, #40	; 0x28
 8008848:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800884a:	2300      	movs	r3, #0
 800884c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800884e:	2300      	movs	r3, #0
 8008850:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008852:	463a      	mov	r2, r7
 8008854:	1d39      	adds	r1, r7, #4
 8008856:	f107 0308 	add.w	r3, r7, #8
 800885a:	4618      	mov	r0, r3
 800885c:	f7fe fe52 	bl	8007504 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008860:	6839      	ldr	r1, [r7, #0]
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	68ba      	ldr	r2, [r7, #8]
 8008866:	9202      	str	r2, [sp, #8]
 8008868:	9301      	str	r3, [sp, #4]
 800886a:	2300      	movs	r3, #0
 800886c:	9300      	str	r3, [sp, #0]
 800886e:	2300      	movs	r3, #0
 8008870:	460a      	mov	r2, r1
 8008872:	4924      	ldr	r1, [pc, #144]	; (8008904 <vTaskStartScheduler+0xc0>)
 8008874:	4824      	ldr	r0, [pc, #144]	; (8008908 <vTaskStartScheduler+0xc4>)
 8008876:	f7ff fe2d 	bl	80084d4 <xTaskCreateStatic>
 800887a:	4603      	mov	r3, r0
 800887c:	4a23      	ldr	r2, [pc, #140]	; (800890c <vTaskStartScheduler+0xc8>)
 800887e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008880:	4b22      	ldr	r3, [pc, #136]	; (800890c <vTaskStartScheduler+0xc8>)
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	2b00      	cmp	r3, #0
 8008886:	d002      	beq.n	800888e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008888:	2301      	movs	r3, #1
 800888a:	617b      	str	r3, [r7, #20]
 800888c:	e001      	b.n	8008892 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800888e:	2300      	movs	r3, #0
 8008890:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008892:	697b      	ldr	r3, [r7, #20]
 8008894:	2b01      	cmp	r3, #1
 8008896:	d102      	bne.n	800889e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008898:	f001 f820 	bl	80098dc <xTimerCreateTimerTask>
 800889c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800889e:	697b      	ldr	r3, [r7, #20]
 80088a0:	2b01      	cmp	r3, #1
 80088a2:	d11b      	bne.n	80088dc <vTaskStartScheduler+0x98>
	__asm volatile
 80088a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088a8:	f383 8811 	msr	BASEPRI, r3
 80088ac:	f3bf 8f6f 	isb	sy
 80088b0:	f3bf 8f4f 	dsb	sy
 80088b4:	613b      	str	r3, [r7, #16]
}
 80088b6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80088b8:	4b15      	ldr	r3, [pc, #84]	; (8008910 <vTaskStartScheduler+0xcc>)
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	3354      	adds	r3, #84	; 0x54
 80088be:	4a15      	ldr	r2, [pc, #84]	; (8008914 <vTaskStartScheduler+0xd0>)
 80088c0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80088c2:	4b15      	ldr	r3, [pc, #84]	; (8008918 <vTaskStartScheduler+0xd4>)
 80088c4:	f04f 32ff 	mov.w	r2, #4294967295
 80088c8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80088ca:	4b14      	ldr	r3, [pc, #80]	; (800891c <vTaskStartScheduler+0xd8>)
 80088cc:	2201      	movs	r2, #1
 80088ce:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80088d0:	4b13      	ldr	r3, [pc, #76]	; (8008920 <vTaskStartScheduler+0xdc>)
 80088d2:	2200      	movs	r2, #0
 80088d4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80088d6:	f001 fc93 	bl	800a200 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80088da:	e00e      	b.n	80088fa <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80088dc:	697b      	ldr	r3, [r7, #20]
 80088de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088e2:	d10a      	bne.n	80088fa <vTaskStartScheduler+0xb6>
	__asm volatile
 80088e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088e8:	f383 8811 	msr	BASEPRI, r3
 80088ec:	f3bf 8f6f 	isb	sy
 80088f0:	f3bf 8f4f 	dsb	sy
 80088f4:	60fb      	str	r3, [r7, #12]
}
 80088f6:	bf00      	nop
 80088f8:	e7fe      	b.n	80088f8 <vTaskStartScheduler+0xb4>
}
 80088fa:	bf00      	nop
 80088fc:	3718      	adds	r7, #24
 80088fe:	46bd      	mov	sp, r7
 8008900:	bd80      	pop	{r7, pc}
 8008902:	bf00      	nop
 8008904:	0800fe5c 	.word	0x0800fe5c
 8008908:	08008f49 	.word	0x08008f49
 800890c:	2001a9f8 	.word	0x2001a9f8
 8008910:	2001a500 	.word	0x2001a500
 8008914:	200000a0 	.word	0x200000a0
 8008918:	2001a9f4 	.word	0x2001a9f4
 800891c:	2001a9e0 	.word	0x2001a9e0
 8008920:	2001a9d8 	.word	0x2001a9d8

08008924 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008924:	b480      	push	{r7}
 8008926:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008928:	4b04      	ldr	r3, [pc, #16]	; (800893c <vTaskSuspendAll+0x18>)
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	3301      	adds	r3, #1
 800892e:	4a03      	ldr	r2, [pc, #12]	; (800893c <vTaskSuspendAll+0x18>)
 8008930:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008932:	bf00      	nop
 8008934:	46bd      	mov	sp, r7
 8008936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800893a:	4770      	bx	lr
 800893c:	2001a9fc 	.word	0x2001a9fc

08008940 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008940:	b580      	push	{r7, lr}
 8008942:	b084      	sub	sp, #16
 8008944:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008946:	2300      	movs	r3, #0
 8008948:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800894a:	2300      	movs	r3, #0
 800894c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800894e:	4b42      	ldr	r3, [pc, #264]	; (8008a58 <xTaskResumeAll+0x118>)
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	2b00      	cmp	r3, #0
 8008954:	d10a      	bne.n	800896c <xTaskResumeAll+0x2c>
	__asm volatile
 8008956:	f04f 0350 	mov.w	r3, #80	; 0x50
 800895a:	f383 8811 	msr	BASEPRI, r3
 800895e:	f3bf 8f6f 	isb	sy
 8008962:	f3bf 8f4f 	dsb	sy
 8008966:	603b      	str	r3, [r7, #0]
}
 8008968:	bf00      	nop
 800896a:	e7fe      	b.n	800896a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800896c:	f001 fcea 	bl	800a344 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008970:	4b39      	ldr	r3, [pc, #228]	; (8008a58 <xTaskResumeAll+0x118>)
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	3b01      	subs	r3, #1
 8008976:	4a38      	ldr	r2, [pc, #224]	; (8008a58 <xTaskResumeAll+0x118>)
 8008978:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800897a:	4b37      	ldr	r3, [pc, #220]	; (8008a58 <xTaskResumeAll+0x118>)
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	2b00      	cmp	r3, #0
 8008980:	d162      	bne.n	8008a48 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008982:	4b36      	ldr	r3, [pc, #216]	; (8008a5c <xTaskResumeAll+0x11c>)
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	2b00      	cmp	r3, #0
 8008988:	d05e      	beq.n	8008a48 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800898a:	e02f      	b.n	80089ec <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800898c:	4b34      	ldr	r3, [pc, #208]	; (8008a60 <xTaskResumeAll+0x120>)
 800898e:	68db      	ldr	r3, [r3, #12]
 8008990:	68db      	ldr	r3, [r3, #12]
 8008992:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	3318      	adds	r3, #24
 8008998:	4618      	mov	r0, r3
 800899a:	f7fe fe71 	bl	8007680 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	3304      	adds	r3, #4
 80089a2:	4618      	mov	r0, r3
 80089a4:	f7fe fe6c 	bl	8007680 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80089ac:	4b2d      	ldr	r3, [pc, #180]	; (8008a64 <xTaskResumeAll+0x124>)
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	429a      	cmp	r2, r3
 80089b2:	d903      	bls.n	80089bc <xTaskResumeAll+0x7c>
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089b8:	4a2a      	ldr	r2, [pc, #168]	; (8008a64 <xTaskResumeAll+0x124>)
 80089ba:	6013      	str	r3, [r2, #0]
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80089c0:	4613      	mov	r3, r2
 80089c2:	009b      	lsls	r3, r3, #2
 80089c4:	4413      	add	r3, r2
 80089c6:	009b      	lsls	r3, r3, #2
 80089c8:	4a27      	ldr	r2, [pc, #156]	; (8008a68 <xTaskResumeAll+0x128>)
 80089ca:	441a      	add	r2, r3
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	3304      	adds	r3, #4
 80089d0:	4619      	mov	r1, r3
 80089d2:	4610      	mov	r0, r2
 80089d4:	f7fe fdf7 	bl	80075c6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80089dc:	4b23      	ldr	r3, [pc, #140]	; (8008a6c <xTaskResumeAll+0x12c>)
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089e2:	429a      	cmp	r2, r3
 80089e4:	d302      	bcc.n	80089ec <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80089e6:	4b22      	ldr	r3, [pc, #136]	; (8008a70 <xTaskResumeAll+0x130>)
 80089e8:	2201      	movs	r2, #1
 80089ea:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80089ec:	4b1c      	ldr	r3, [pc, #112]	; (8008a60 <xTaskResumeAll+0x120>)
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d1cb      	bne.n	800898c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d001      	beq.n	80089fe <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80089fa:	f000 fb5f 	bl	80090bc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80089fe:	4b1d      	ldr	r3, [pc, #116]	; (8008a74 <xTaskResumeAll+0x134>)
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d010      	beq.n	8008a2c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008a0a:	f000 f847 	bl	8008a9c <xTaskIncrementTick>
 8008a0e:	4603      	mov	r3, r0
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d002      	beq.n	8008a1a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8008a14:	4b16      	ldr	r3, [pc, #88]	; (8008a70 <xTaskResumeAll+0x130>)
 8008a16:	2201      	movs	r2, #1
 8008a18:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	3b01      	subs	r3, #1
 8008a1e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d1f1      	bne.n	8008a0a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8008a26:	4b13      	ldr	r3, [pc, #76]	; (8008a74 <xTaskResumeAll+0x134>)
 8008a28:	2200      	movs	r2, #0
 8008a2a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008a2c:	4b10      	ldr	r3, [pc, #64]	; (8008a70 <xTaskResumeAll+0x130>)
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d009      	beq.n	8008a48 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008a34:	2301      	movs	r3, #1
 8008a36:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008a38:	4b0f      	ldr	r3, [pc, #60]	; (8008a78 <xTaskResumeAll+0x138>)
 8008a3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008a3e:	601a      	str	r2, [r3, #0]
 8008a40:	f3bf 8f4f 	dsb	sy
 8008a44:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008a48:	f001 fcac 	bl	800a3a4 <vPortExitCritical>

	return xAlreadyYielded;
 8008a4c:	68bb      	ldr	r3, [r7, #8]
}
 8008a4e:	4618      	mov	r0, r3
 8008a50:	3710      	adds	r7, #16
 8008a52:	46bd      	mov	sp, r7
 8008a54:	bd80      	pop	{r7, pc}
 8008a56:	bf00      	nop
 8008a58:	2001a9fc 	.word	0x2001a9fc
 8008a5c:	2001a9d4 	.word	0x2001a9d4
 8008a60:	2001a994 	.word	0x2001a994
 8008a64:	2001a9dc 	.word	0x2001a9dc
 8008a68:	2001a504 	.word	0x2001a504
 8008a6c:	2001a500 	.word	0x2001a500
 8008a70:	2001a9e8 	.word	0x2001a9e8
 8008a74:	2001a9e4 	.word	0x2001a9e4
 8008a78:	e000ed04 	.word	0xe000ed04

08008a7c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008a7c:	b480      	push	{r7}
 8008a7e:	b083      	sub	sp, #12
 8008a80:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008a82:	4b05      	ldr	r3, [pc, #20]	; (8008a98 <xTaskGetTickCount+0x1c>)
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008a88:	687b      	ldr	r3, [r7, #4]
}
 8008a8a:	4618      	mov	r0, r3
 8008a8c:	370c      	adds	r7, #12
 8008a8e:	46bd      	mov	sp, r7
 8008a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a94:	4770      	bx	lr
 8008a96:	bf00      	nop
 8008a98:	2001a9d8 	.word	0x2001a9d8

08008a9c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008a9c:	b580      	push	{r7, lr}
 8008a9e:	b086      	sub	sp, #24
 8008aa0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008aa2:	2300      	movs	r3, #0
 8008aa4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008aa6:	4b4f      	ldr	r3, [pc, #316]	; (8008be4 <xTaskIncrementTick+0x148>)
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	f040 808f 	bne.w	8008bce <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008ab0:	4b4d      	ldr	r3, [pc, #308]	; (8008be8 <xTaskIncrementTick+0x14c>)
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	3301      	adds	r3, #1
 8008ab6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008ab8:	4a4b      	ldr	r2, [pc, #300]	; (8008be8 <xTaskIncrementTick+0x14c>)
 8008aba:	693b      	ldr	r3, [r7, #16]
 8008abc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008abe:	693b      	ldr	r3, [r7, #16]
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d120      	bne.n	8008b06 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8008ac4:	4b49      	ldr	r3, [pc, #292]	; (8008bec <xTaskIncrementTick+0x150>)
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d00a      	beq.n	8008ae4 <xTaskIncrementTick+0x48>
	__asm volatile
 8008ace:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ad2:	f383 8811 	msr	BASEPRI, r3
 8008ad6:	f3bf 8f6f 	isb	sy
 8008ada:	f3bf 8f4f 	dsb	sy
 8008ade:	603b      	str	r3, [r7, #0]
}
 8008ae0:	bf00      	nop
 8008ae2:	e7fe      	b.n	8008ae2 <xTaskIncrementTick+0x46>
 8008ae4:	4b41      	ldr	r3, [pc, #260]	; (8008bec <xTaskIncrementTick+0x150>)
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	60fb      	str	r3, [r7, #12]
 8008aea:	4b41      	ldr	r3, [pc, #260]	; (8008bf0 <xTaskIncrementTick+0x154>)
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	4a3f      	ldr	r2, [pc, #252]	; (8008bec <xTaskIncrementTick+0x150>)
 8008af0:	6013      	str	r3, [r2, #0]
 8008af2:	4a3f      	ldr	r2, [pc, #252]	; (8008bf0 <xTaskIncrementTick+0x154>)
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	6013      	str	r3, [r2, #0]
 8008af8:	4b3e      	ldr	r3, [pc, #248]	; (8008bf4 <xTaskIncrementTick+0x158>)
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	3301      	adds	r3, #1
 8008afe:	4a3d      	ldr	r2, [pc, #244]	; (8008bf4 <xTaskIncrementTick+0x158>)
 8008b00:	6013      	str	r3, [r2, #0]
 8008b02:	f000 fadb 	bl	80090bc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008b06:	4b3c      	ldr	r3, [pc, #240]	; (8008bf8 <xTaskIncrementTick+0x15c>)
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	693a      	ldr	r2, [r7, #16]
 8008b0c:	429a      	cmp	r2, r3
 8008b0e:	d349      	bcc.n	8008ba4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008b10:	4b36      	ldr	r3, [pc, #216]	; (8008bec <xTaskIncrementTick+0x150>)
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d104      	bne.n	8008b24 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008b1a:	4b37      	ldr	r3, [pc, #220]	; (8008bf8 <xTaskIncrementTick+0x15c>)
 8008b1c:	f04f 32ff 	mov.w	r2, #4294967295
 8008b20:	601a      	str	r2, [r3, #0]
					break;
 8008b22:	e03f      	b.n	8008ba4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008b24:	4b31      	ldr	r3, [pc, #196]	; (8008bec <xTaskIncrementTick+0x150>)
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	68db      	ldr	r3, [r3, #12]
 8008b2a:	68db      	ldr	r3, [r3, #12]
 8008b2c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008b2e:	68bb      	ldr	r3, [r7, #8]
 8008b30:	685b      	ldr	r3, [r3, #4]
 8008b32:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008b34:	693a      	ldr	r2, [r7, #16]
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	429a      	cmp	r2, r3
 8008b3a:	d203      	bcs.n	8008b44 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008b3c:	4a2e      	ldr	r2, [pc, #184]	; (8008bf8 <xTaskIncrementTick+0x15c>)
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008b42:	e02f      	b.n	8008ba4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008b44:	68bb      	ldr	r3, [r7, #8]
 8008b46:	3304      	adds	r3, #4
 8008b48:	4618      	mov	r0, r3
 8008b4a:	f7fe fd99 	bl	8007680 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008b4e:	68bb      	ldr	r3, [r7, #8]
 8008b50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d004      	beq.n	8008b60 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008b56:	68bb      	ldr	r3, [r7, #8]
 8008b58:	3318      	adds	r3, #24
 8008b5a:	4618      	mov	r0, r3
 8008b5c:	f7fe fd90 	bl	8007680 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008b60:	68bb      	ldr	r3, [r7, #8]
 8008b62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b64:	4b25      	ldr	r3, [pc, #148]	; (8008bfc <xTaskIncrementTick+0x160>)
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	429a      	cmp	r2, r3
 8008b6a:	d903      	bls.n	8008b74 <xTaskIncrementTick+0xd8>
 8008b6c:	68bb      	ldr	r3, [r7, #8]
 8008b6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b70:	4a22      	ldr	r2, [pc, #136]	; (8008bfc <xTaskIncrementTick+0x160>)
 8008b72:	6013      	str	r3, [r2, #0]
 8008b74:	68bb      	ldr	r3, [r7, #8]
 8008b76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b78:	4613      	mov	r3, r2
 8008b7a:	009b      	lsls	r3, r3, #2
 8008b7c:	4413      	add	r3, r2
 8008b7e:	009b      	lsls	r3, r3, #2
 8008b80:	4a1f      	ldr	r2, [pc, #124]	; (8008c00 <xTaskIncrementTick+0x164>)
 8008b82:	441a      	add	r2, r3
 8008b84:	68bb      	ldr	r3, [r7, #8]
 8008b86:	3304      	adds	r3, #4
 8008b88:	4619      	mov	r1, r3
 8008b8a:	4610      	mov	r0, r2
 8008b8c:	f7fe fd1b 	bl	80075c6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008b90:	68bb      	ldr	r3, [r7, #8]
 8008b92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b94:	4b1b      	ldr	r3, [pc, #108]	; (8008c04 <xTaskIncrementTick+0x168>)
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b9a:	429a      	cmp	r2, r3
 8008b9c:	d3b8      	bcc.n	8008b10 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8008b9e:	2301      	movs	r3, #1
 8008ba0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008ba2:	e7b5      	b.n	8008b10 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008ba4:	4b17      	ldr	r3, [pc, #92]	; (8008c04 <xTaskIncrementTick+0x168>)
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008baa:	4915      	ldr	r1, [pc, #84]	; (8008c00 <xTaskIncrementTick+0x164>)
 8008bac:	4613      	mov	r3, r2
 8008bae:	009b      	lsls	r3, r3, #2
 8008bb0:	4413      	add	r3, r2
 8008bb2:	009b      	lsls	r3, r3, #2
 8008bb4:	440b      	add	r3, r1
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	2b01      	cmp	r3, #1
 8008bba:	d901      	bls.n	8008bc0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8008bbc:	2301      	movs	r3, #1
 8008bbe:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008bc0:	4b11      	ldr	r3, [pc, #68]	; (8008c08 <xTaskIncrementTick+0x16c>)
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d007      	beq.n	8008bd8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8008bc8:	2301      	movs	r3, #1
 8008bca:	617b      	str	r3, [r7, #20]
 8008bcc:	e004      	b.n	8008bd8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008bce:	4b0f      	ldr	r3, [pc, #60]	; (8008c0c <xTaskIncrementTick+0x170>)
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	3301      	adds	r3, #1
 8008bd4:	4a0d      	ldr	r2, [pc, #52]	; (8008c0c <xTaskIncrementTick+0x170>)
 8008bd6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008bd8:	697b      	ldr	r3, [r7, #20]
}
 8008bda:	4618      	mov	r0, r3
 8008bdc:	3718      	adds	r7, #24
 8008bde:	46bd      	mov	sp, r7
 8008be0:	bd80      	pop	{r7, pc}
 8008be2:	bf00      	nop
 8008be4:	2001a9fc 	.word	0x2001a9fc
 8008be8:	2001a9d8 	.word	0x2001a9d8
 8008bec:	2001a98c 	.word	0x2001a98c
 8008bf0:	2001a990 	.word	0x2001a990
 8008bf4:	2001a9ec 	.word	0x2001a9ec
 8008bf8:	2001a9f4 	.word	0x2001a9f4
 8008bfc:	2001a9dc 	.word	0x2001a9dc
 8008c00:	2001a504 	.word	0x2001a504
 8008c04:	2001a500 	.word	0x2001a500
 8008c08:	2001a9e8 	.word	0x2001a9e8
 8008c0c:	2001a9e4 	.word	0x2001a9e4

08008c10 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008c10:	b480      	push	{r7}
 8008c12:	b085      	sub	sp, #20
 8008c14:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008c16:	4b2a      	ldr	r3, [pc, #168]	; (8008cc0 <vTaskSwitchContext+0xb0>)
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d003      	beq.n	8008c26 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008c1e:	4b29      	ldr	r3, [pc, #164]	; (8008cc4 <vTaskSwitchContext+0xb4>)
 8008c20:	2201      	movs	r2, #1
 8008c22:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008c24:	e046      	b.n	8008cb4 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8008c26:	4b27      	ldr	r3, [pc, #156]	; (8008cc4 <vTaskSwitchContext+0xb4>)
 8008c28:	2200      	movs	r2, #0
 8008c2a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008c2c:	4b26      	ldr	r3, [pc, #152]	; (8008cc8 <vTaskSwitchContext+0xb8>)
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	60fb      	str	r3, [r7, #12]
 8008c32:	e010      	b.n	8008c56 <vTaskSwitchContext+0x46>
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d10a      	bne.n	8008c50 <vTaskSwitchContext+0x40>
	__asm volatile
 8008c3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c3e:	f383 8811 	msr	BASEPRI, r3
 8008c42:	f3bf 8f6f 	isb	sy
 8008c46:	f3bf 8f4f 	dsb	sy
 8008c4a:	607b      	str	r3, [r7, #4]
}
 8008c4c:	bf00      	nop
 8008c4e:	e7fe      	b.n	8008c4e <vTaskSwitchContext+0x3e>
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	3b01      	subs	r3, #1
 8008c54:	60fb      	str	r3, [r7, #12]
 8008c56:	491d      	ldr	r1, [pc, #116]	; (8008ccc <vTaskSwitchContext+0xbc>)
 8008c58:	68fa      	ldr	r2, [r7, #12]
 8008c5a:	4613      	mov	r3, r2
 8008c5c:	009b      	lsls	r3, r3, #2
 8008c5e:	4413      	add	r3, r2
 8008c60:	009b      	lsls	r3, r3, #2
 8008c62:	440b      	add	r3, r1
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d0e4      	beq.n	8008c34 <vTaskSwitchContext+0x24>
 8008c6a:	68fa      	ldr	r2, [r7, #12]
 8008c6c:	4613      	mov	r3, r2
 8008c6e:	009b      	lsls	r3, r3, #2
 8008c70:	4413      	add	r3, r2
 8008c72:	009b      	lsls	r3, r3, #2
 8008c74:	4a15      	ldr	r2, [pc, #84]	; (8008ccc <vTaskSwitchContext+0xbc>)
 8008c76:	4413      	add	r3, r2
 8008c78:	60bb      	str	r3, [r7, #8]
 8008c7a:	68bb      	ldr	r3, [r7, #8]
 8008c7c:	685b      	ldr	r3, [r3, #4]
 8008c7e:	685a      	ldr	r2, [r3, #4]
 8008c80:	68bb      	ldr	r3, [r7, #8]
 8008c82:	605a      	str	r2, [r3, #4]
 8008c84:	68bb      	ldr	r3, [r7, #8]
 8008c86:	685a      	ldr	r2, [r3, #4]
 8008c88:	68bb      	ldr	r3, [r7, #8]
 8008c8a:	3308      	adds	r3, #8
 8008c8c:	429a      	cmp	r2, r3
 8008c8e:	d104      	bne.n	8008c9a <vTaskSwitchContext+0x8a>
 8008c90:	68bb      	ldr	r3, [r7, #8]
 8008c92:	685b      	ldr	r3, [r3, #4]
 8008c94:	685a      	ldr	r2, [r3, #4]
 8008c96:	68bb      	ldr	r3, [r7, #8]
 8008c98:	605a      	str	r2, [r3, #4]
 8008c9a:	68bb      	ldr	r3, [r7, #8]
 8008c9c:	685b      	ldr	r3, [r3, #4]
 8008c9e:	68db      	ldr	r3, [r3, #12]
 8008ca0:	4a0b      	ldr	r2, [pc, #44]	; (8008cd0 <vTaskSwitchContext+0xc0>)
 8008ca2:	6013      	str	r3, [r2, #0]
 8008ca4:	4a08      	ldr	r2, [pc, #32]	; (8008cc8 <vTaskSwitchContext+0xb8>)
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008caa:	4b09      	ldr	r3, [pc, #36]	; (8008cd0 <vTaskSwitchContext+0xc0>)
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	3354      	adds	r3, #84	; 0x54
 8008cb0:	4a08      	ldr	r2, [pc, #32]	; (8008cd4 <vTaskSwitchContext+0xc4>)
 8008cb2:	6013      	str	r3, [r2, #0]
}
 8008cb4:	bf00      	nop
 8008cb6:	3714      	adds	r7, #20
 8008cb8:	46bd      	mov	sp, r7
 8008cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cbe:	4770      	bx	lr
 8008cc0:	2001a9fc 	.word	0x2001a9fc
 8008cc4:	2001a9e8 	.word	0x2001a9e8
 8008cc8:	2001a9dc 	.word	0x2001a9dc
 8008ccc:	2001a504 	.word	0x2001a504
 8008cd0:	2001a500 	.word	0x2001a500
 8008cd4:	200000a0 	.word	0x200000a0

08008cd8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008cd8:	b580      	push	{r7, lr}
 8008cda:	b084      	sub	sp, #16
 8008cdc:	af00      	add	r7, sp, #0
 8008cde:	6078      	str	r0, [r7, #4]
 8008ce0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d10a      	bne.n	8008cfe <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8008ce8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cec:	f383 8811 	msr	BASEPRI, r3
 8008cf0:	f3bf 8f6f 	isb	sy
 8008cf4:	f3bf 8f4f 	dsb	sy
 8008cf8:	60fb      	str	r3, [r7, #12]
}
 8008cfa:	bf00      	nop
 8008cfc:	e7fe      	b.n	8008cfc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008cfe:	4b07      	ldr	r3, [pc, #28]	; (8008d1c <vTaskPlaceOnEventList+0x44>)
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	3318      	adds	r3, #24
 8008d04:	4619      	mov	r1, r3
 8008d06:	6878      	ldr	r0, [r7, #4]
 8008d08:	f7fe fc81 	bl	800760e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008d0c:	2101      	movs	r1, #1
 8008d0e:	6838      	ldr	r0, [r7, #0]
 8008d10:	f000 fd90 	bl	8009834 <prvAddCurrentTaskToDelayedList>
}
 8008d14:	bf00      	nop
 8008d16:	3710      	adds	r7, #16
 8008d18:	46bd      	mov	sp, r7
 8008d1a:	bd80      	pop	{r7, pc}
 8008d1c:	2001a500 	.word	0x2001a500

08008d20 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008d20:	b580      	push	{r7, lr}
 8008d22:	b086      	sub	sp, #24
 8008d24:	af00      	add	r7, sp, #0
 8008d26:	60f8      	str	r0, [r7, #12]
 8008d28:	60b9      	str	r1, [r7, #8]
 8008d2a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d10a      	bne.n	8008d48 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8008d32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d36:	f383 8811 	msr	BASEPRI, r3
 8008d3a:	f3bf 8f6f 	isb	sy
 8008d3e:	f3bf 8f4f 	dsb	sy
 8008d42:	617b      	str	r3, [r7, #20]
}
 8008d44:	bf00      	nop
 8008d46:	e7fe      	b.n	8008d46 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008d48:	4b0a      	ldr	r3, [pc, #40]	; (8008d74 <vTaskPlaceOnEventListRestricted+0x54>)
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	3318      	adds	r3, #24
 8008d4e:	4619      	mov	r1, r3
 8008d50:	68f8      	ldr	r0, [r7, #12]
 8008d52:	f7fe fc38 	bl	80075c6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d002      	beq.n	8008d62 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8008d5c:	f04f 33ff 	mov.w	r3, #4294967295
 8008d60:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008d62:	6879      	ldr	r1, [r7, #4]
 8008d64:	68b8      	ldr	r0, [r7, #8]
 8008d66:	f000 fd65 	bl	8009834 <prvAddCurrentTaskToDelayedList>
	}
 8008d6a:	bf00      	nop
 8008d6c:	3718      	adds	r7, #24
 8008d6e:	46bd      	mov	sp, r7
 8008d70:	bd80      	pop	{r7, pc}
 8008d72:	bf00      	nop
 8008d74:	2001a500 	.word	0x2001a500

08008d78 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008d78:	b580      	push	{r7, lr}
 8008d7a:	b086      	sub	sp, #24
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	68db      	ldr	r3, [r3, #12]
 8008d84:	68db      	ldr	r3, [r3, #12]
 8008d86:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008d88:	693b      	ldr	r3, [r7, #16]
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d10a      	bne.n	8008da4 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8008d8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d92:	f383 8811 	msr	BASEPRI, r3
 8008d96:	f3bf 8f6f 	isb	sy
 8008d9a:	f3bf 8f4f 	dsb	sy
 8008d9e:	60fb      	str	r3, [r7, #12]
}
 8008da0:	bf00      	nop
 8008da2:	e7fe      	b.n	8008da2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008da4:	693b      	ldr	r3, [r7, #16]
 8008da6:	3318      	adds	r3, #24
 8008da8:	4618      	mov	r0, r3
 8008daa:	f7fe fc69 	bl	8007680 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008dae:	4b1e      	ldr	r3, [pc, #120]	; (8008e28 <xTaskRemoveFromEventList+0xb0>)
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d11d      	bne.n	8008df2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008db6:	693b      	ldr	r3, [r7, #16]
 8008db8:	3304      	adds	r3, #4
 8008dba:	4618      	mov	r0, r3
 8008dbc:	f7fe fc60 	bl	8007680 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008dc0:	693b      	ldr	r3, [r7, #16]
 8008dc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008dc4:	4b19      	ldr	r3, [pc, #100]	; (8008e2c <xTaskRemoveFromEventList+0xb4>)
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	429a      	cmp	r2, r3
 8008dca:	d903      	bls.n	8008dd4 <xTaskRemoveFromEventList+0x5c>
 8008dcc:	693b      	ldr	r3, [r7, #16]
 8008dce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008dd0:	4a16      	ldr	r2, [pc, #88]	; (8008e2c <xTaskRemoveFromEventList+0xb4>)
 8008dd2:	6013      	str	r3, [r2, #0]
 8008dd4:	693b      	ldr	r3, [r7, #16]
 8008dd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008dd8:	4613      	mov	r3, r2
 8008dda:	009b      	lsls	r3, r3, #2
 8008ddc:	4413      	add	r3, r2
 8008dde:	009b      	lsls	r3, r3, #2
 8008de0:	4a13      	ldr	r2, [pc, #76]	; (8008e30 <xTaskRemoveFromEventList+0xb8>)
 8008de2:	441a      	add	r2, r3
 8008de4:	693b      	ldr	r3, [r7, #16]
 8008de6:	3304      	adds	r3, #4
 8008de8:	4619      	mov	r1, r3
 8008dea:	4610      	mov	r0, r2
 8008dec:	f7fe fbeb 	bl	80075c6 <vListInsertEnd>
 8008df0:	e005      	b.n	8008dfe <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008df2:	693b      	ldr	r3, [r7, #16]
 8008df4:	3318      	adds	r3, #24
 8008df6:	4619      	mov	r1, r3
 8008df8:	480e      	ldr	r0, [pc, #56]	; (8008e34 <xTaskRemoveFromEventList+0xbc>)
 8008dfa:	f7fe fbe4 	bl	80075c6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008dfe:	693b      	ldr	r3, [r7, #16]
 8008e00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e02:	4b0d      	ldr	r3, [pc, #52]	; (8008e38 <xTaskRemoveFromEventList+0xc0>)
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e08:	429a      	cmp	r2, r3
 8008e0a:	d905      	bls.n	8008e18 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008e0c:	2301      	movs	r3, #1
 8008e0e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008e10:	4b0a      	ldr	r3, [pc, #40]	; (8008e3c <xTaskRemoveFromEventList+0xc4>)
 8008e12:	2201      	movs	r2, #1
 8008e14:	601a      	str	r2, [r3, #0]
 8008e16:	e001      	b.n	8008e1c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8008e18:	2300      	movs	r3, #0
 8008e1a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008e1c:	697b      	ldr	r3, [r7, #20]
}
 8008e1e:	4618      	mov	r0, r3
 8008e20:	3718      	adds	r7, #24
 8008e22:	46bd      	mov	sp, r7
 8008e24:	bd80      	pop	{r7, pc}
 8008e26:	bf00      	nop
 8008e28:	2001a9fc 	.word	0x2001a9fc
 8008e2c:	2001a9dc 	.word	0x2001a9dc
 8008e30:	2001a504 	.word	0x2001a504
 8008e34:	2001a994 	.word	0x2001a994
 8008e38:	2001a500 	.word	0x2001a500
 8008e3c:	2001a9e8 	.word	0x2001a9e8

08008e40 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008e40:	b480      	push	{r7}
 8008e42:	b083      	sub	sp, #12
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008e48:	4b06      	ldr	r3, [pc, #24]	; (8008e64 <vTaskInternalSetTimeOutState+0x24>)
 8008e4a:	681a      	ldr	r2, [r3, #0]
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008e50:	4b05      	ldr	r3, [pc, #20]	; (8008e68 <vTaskInternalSetTimeOutState+0x28>)
 8008e52:	681a      	ldr	r2, [r3, #0]
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	605a      	str	r2, [r3, #4]
}
 8008e58:	bf00      	nop
 8008e5a:	370c      	adds	r7, #12
 8008e5c:	46bd      	mov	sp, r7
 8008e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e62:	4770      	bx	lr
 8008e64:	2001a9ec 	.word	0x2001a9ec
 8008e68:	2001a9d8 	.word	0x2001a9d8

08008e6c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008e6c:	b580      	push	{r7, lr}
 8008e6e:	b088      	sub	sp, #32
 8008e70:	af00      	add	r7, sp, #0
 8008e72:	6078      	str	r0, [r7, #4]
 8008e74:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d10a      	bne.n	8008e92 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8008e7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e80:	f383 8811 	msr	BASEPRI, r3
 8008e84:	f3bf 8f6f 	isb	sy
 8008e88:	f3bf 8f4f 	dsb	sy
 8008e8c:	613b      	str	r3, [r7, #16]
}
 8008e8e:	bf00      	nop
 8008e90:	e7fe      	b.n	8008e90 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008e92:	683b      	ldr	r3, [r7, #0]
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d10a      	bne.n	8008eae <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8008e98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e9c:	f383 8811 	msr	BASEPRI, r3
 8008ea0:	f3bf 8f6f 	isb	sy
 8008ea4:	f3bf 8f4f 	dsb	sy
 8008ea8:	60fb      	str	r3, [r7, #12]
}
 8008eaa:	bf00      	nop
 8008eac:	e7fe      	b.n	8008eac <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8008eae:	f001 fa49 	bl	800a344 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008eb2:	4b1d      	ldr	r3, [pc, #116]	; (8008f28 <xTaskCheckForTimeOut+0xbc>)
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	685b      	ldr	r3, [r3, #4]
 8008ebc:	69ba      	ldr	r2, [r7, #24]
 8008ebe:	1ad3      	subs	r3, r2, r3
 8008ec0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008ec2:	683b      	ldr	r3, [r7, #0]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008eca:	d102      	bne.n	8008ed2 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008ecc:	2300      	movs	r3, #0
 8008ece:	61fb      	str	r3, [r7, #28]
 8008ed0:	e023      	b.n	8008f1a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	681a      	ldr	r2, [r3, #0]
 8008ed6:	4b15      	ldr	r3, [pc, #84]	; (8008f2c <xTaskCheckForTimeOut+0xc0>)
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	429a      	cmp	r2, r3
 8008edc:	d007      	beq.n	8008eee <xTaskCheckForTimeOut+0x82>
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	685b      	ldr	r3, [r3, #4]
 8008ee2:	69ba      	ldr	r2, [r7, #24]
 8008ee4:	429a      	cmp	r2, r3
 8008ee6:	d302      	bcc.n	8008eee <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008ee8:	2301      	movs	r3, #1
 8008eea:	61fb      	str	r3, [r7, #28]
 8008eec:	e015      	b.n	8008f1a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008eee:	683b      	ldr	r3, [r7, #0]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	697a      	ldr	r2, [r7, #20]
 8008ef4:	429a      	cmp	r2, r3
 8008ef6:	d20b      	bcs.n	8008f10 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008ef8:	683b      	ldr	r3, [r7, #0]
 8008efa:	681a      	ldr	r2, [r3, #0]
 8008efc:	697b      	ldr	r3, [r7, #20]
 8008efe:	1ad2      	subs	r2, r2, r3
 8008f00:	683b      	ldr	r3, [r7, #0]
 8008f02:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008f04:	6878      	ldr	r0, [r7, #4]
 8008f06:	f7ff ff9b 	bl	8008e40 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008f0a:	2300      	movs	r3, #0
 8008f0c:	61fb      	str	r3, [r7, #28]
 8008f0e:	e004      	b.n	8008f1a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8008f10:	683b      	ldr	r3, [r7, #0]
 8008f12:	2200      	movs	r2, #0
 8008f14:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008f16:	2301      	movs	r3, #1
 8008f18:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008f1a:	f001 fa43 	bl	800a3a4 <vPortExitCritical>

	return xReturn;
 8008f1e:	69fb      	ldr	r3, [r7, #28]
}
 8008f20:	4618      	mov	r0, r3
 8008f22:	3720      	adds	r7, #32
 8008f24:	46bd      	mov	sp, r7
 8008f26:	bd80      	pop	{r7, pc}
 8008f28:	2001a9d8 	.word	0x2001a9d8
 8008f2c:	2001a9ec 	.word	0x2001a9ec

08008f30 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008f30:	b480      	push	{r7}
 8008f32:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008f34:	4b03      	ldr	r3, [pc, #12]	; (8008f44 <vTaskMissedYield+0x14>)
 8008f36:	2201      	movs	r2, #1
 8008f38:	601a      	str	r2, [r3, #0]
}
 8008f3a:	bf00      	nop
 8008f3c:	46bd      	mov	sp, r7
 8008f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f42:	4770      	bx	lr
 8008f44:	2001a9e8 	.word	0x2001a9e8

08008f48 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008f48:	b580      	push	{r7, lr}
 8008f4a:	b082      	sub	sp, #8
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008f50:	f000 f852 	bl	8008ff8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008f54:	4b06      	ldr	r3, [pc, #24]	; (8008f70 <prvIdleTask+0x28>)
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	2b01      	cmp	r3, #1
 8008f5a:	d9f9      	bls.n	8008f50 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008f5c:	4b05      	ldr	r3, [pc, #20]	; (8008f74 <prvIdleTask+0x2c>)
 8008f5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008f62:	601a      	str	r2, [r3, #0]
 8008f64:	f3bf 8f4f 	dsb	sy
 8008f68:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008f6c:	e7f0      	b.n	8008f50 <prvIdleTask+0x8>
 8008f6e:	bf00      	nop
 8008f70:	2001a504 	.word	0x2001a504
 8008f74:	e000ed04 	.word	0xe000ed04

08008f78 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008f78:	b580      	push	{r7, lr}
 8008f7a:	b082      	sub	sp, #8
 8008f7c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008f7e:	2300      	movs	r3, #0
 8008f80:	607b      	str	r3, [r7, #4]
 8008f82:	e00c      	b.n	8008f9e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008f84:	687a      	ldr	r2, [r7, #4]
 8008f86:	4613      	mov	r3, r2
 8008f88:	009b      	lsls	r3, r3, #2
 8008f8a:	4413      	add	r3, r2
 8008f8c:	009b      	lsls	r3, r3, #2
 8008f8e:	4a12      	ldr	r2, [pc, #72]	; (8008fd8 <prvInitialiseTaskLists+0x60>)
 8008f90:	4413      	add	r3, r2
 8008f92:	4618      	mov	r0, r3
 8008f94:	f7fe faea 	bl	800756c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	3301      	adds	r3, #1
 8008f9c:	607b      	str	r3, [r7, #4]
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	2b37      	cmp	r3, #55	; 0x37
 8008fa2:	d9ef      	bls.n	8008f84 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008fa4:	480d      	ldr	r0, [pc, #52]	; (8008fdc <prvInitialiseTaskLists+0x64>)
 8008fa6:	f7fe fae1 	bl	800756c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008faa:	480d      	ldr	r0, [pc, #52]	; (8008fe0 <prvInitialiseTaskLists+0x68>)
 8008fac:	f7fe fade 	bl	800756c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008fb0:	480c      	ldr	r0, [pc, #48]	; (8008fe4 <prvInitialiseTaskLists+0x6c>)
 8008fb2:	f7fe fadb 	bl	800756c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008fb6:	480c      	ldr	r0, [pc, #48]	; (8008fe8 <prvInitialiseTaskLists+0x70>)
 8008fb8:	f7fe fad8 	bl	800756c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008fbc:	480b      	ldr	r0, [pc, #44]	; (8008fec <prvInitialiseTaskLists+0x74>)
 8008fbe:	f7fe fad5 	bl	800756c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008fc2:	4b0b      	ldr	r3, [pc, #44]	; (8008ff0 <prvInitialiseTaskLists+0x78>)
 8008fc4:	4a05      	ldr	r2, [pc, #20]	; (8008fdc <prvInitialiseTaskLists+0x64>)
 8008fc6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008fc8:	4b0a      	ldr	r3, [pc, #40]	; (8008ff4 <prvInitialiseTaskLists+0x7c>)
 8008fca:	4a05      	ldr	r2, [pc, #20]	; (8008fe0 <prvInitialiseTaskLists+0x68>)
 8008fcc:	601a      	str	r2, [r3, #0]
}
 8008fce:	bf00      	nop
 8008fd0:	3708      	adds	r7, #8
 8008fd2:	46bd      	mov	sp, r7
 8008fd4:	bd80      	pop	{r7, pc}
 8008fd6:	bf00      	nop
 8008fd8:	2001a504 	.word	0x2001a504
 8008fdc:	2001a964 	.word	0x2001a964
 8008fe0:	2001a978 	.word	0x2001a978
 8008fe4:	2001a994 	.word	0x2001a994
 8008fe8:	2001a9a8 	.word	0x2001a9a8
 8008fec:	2001a9c0 	.word	0x2001a9c0
 8008ff0:	2001a98c 	.word	0x2001a98c
 8008ff4:	2001a990 	.word	0x2001a990

08008ff8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008ff8:	b580      	push	{r7, lr}
 8008ffa:	b082      	sub	sp, #8
 8008ffc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008ffe:	e019      	b.n	8009034 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009000:	f001 f9a0 	bl	800a344 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009004:	4b10      	ldr	r3, [pc, #64]	; (8009048 <prvCheckTasksWaitingTermination+0x50>)
 8009006:	68db      	ldr	r3, [r3, #12]
 8009008:	68db      	ldr	r3, [r3, #12]
 800900a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	3304      	adds	r3, #4
 8009010:	4618      	mov	r0, r3
 8009012:	f7fe fb35 	bl	8007680 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009016:	4b0d      	ldr	r3, [pc, #52]	; (800904c <prvCheckTasksWaitingTermination+0x54>)
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	3b01      	subs	r3, #1
 800901c:	4a0b      	ldr	r2, [pc, #44]	; (800904c <prvCheckTasksWaitingTermination+0x54>)
 800901e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009020:	4b0b      	ldr	r3, [pc, #44]	; (8009050 <prvCheckTasksWaitingTermination+0x58>)
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	3b01      	subs	r3, #1
 8009026:	4a0a      	ldr	r2, [pc, #40]	; (8009050 <prvCheckTasksWaitingTermination+0x58>)
 8009028:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800902a:	f001 f9bb 	bl	800a3a4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800902e:	6878      	ldr	r0, [r7, #4]
 8009030:	f000 f810 	bl	8009054 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009034:	4b06      	ldr	r3, [pc, #24]	; (8009050 <prvCheckTasksWaitingTermination+0x58>)
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	2b00      	cmp	r3, #0
 800903a:	d1e1      	bne.n	8009000 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800903c:	bf00      	nop
 800903e:	bf00      	nop
 8009040:	3708      	adds	r7, #8
 8009042:	46bd      	mov	sp, r7
 8009044:	bd80      	pop	{r7, pc}
 8009046:	bf00      	nop
 8009048:	2001a9a8 	.word	0x2001a9a8
 800904c:	2001a9d4 	.word	0x2001a9d4
 8009050:	2001a9bc 	.word	0x2001a9bc

08009054 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009054:	b580      	push	{r7, lr}
 8009056:	b084      	sub	sp, #16
 8009058:	af00      	add	r7, sp, #0
 800905a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	3354      	adds	r3, #84	; 0x54
 8009060:	4618      	mov	r0, r3
 8009062:	f002 fb4f 	bl	800b704 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800906c:	2b00      	cmp	r3, #0
 800906e:	d108      	bne.n	8009082 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009074:	4618      	mov	r0, r3
 8009076:	f001 fb53 	bl	800a720 <vPortFree>
				vPortFree( pxTCB );
 800907a:	6878      	ldr	r0, [r7, #4]
 800907c:	f001 fb50 	bl	800a720 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009080:	e018      	b.n	80090b4 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8009088:	2b01      	cmp	r3, #1
 800908a:	d103      	bne.n	8009094 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800908c:	6878      	ldr	r0, [r7, #4]
 800908e:	f001 fb47 	bl	800a720 <vPortFree>
	}
 8009092:	e00f      	b.n	80090b4 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800909a:	2b02      	cmp	r3, #2
 800909c:	d00a      	beq.n	80090b4 <prvDeleteTCB+0x60>
	__asm volatile
 800909e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090a2:	f383 8811 	msr	BASEPRI, r3
 80090a6:	f3bf 8f6f 	isb	sy
 80090aa:	f3bf 8f4f 	dsb	sy
 80090ae:	60fb      	str	r3, [r7, #12]
}
 80090b0:	bf00      	nop
 80090b2:	e7fe      	b.n	80090b2 <prvDeleteTCB+0x5e>
	}
 80090b4:	bf00      	nop
 80090b6:	3710      	adds	r7, #16
 80090b8:	46bd      	mov	sp, r7
 80090ba:	bd80      	pop	{r7, pc}

080090bc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80090bc:	b480      	push	{r7}
 80090be:	b083      	sub	sp, #12
 80090c0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80090c2:	4b0c      	ldr	r3, [pc, #48]	; (80090f4 <prvResetNextTaskUnblockTime+0x38>)
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d104      	bne.n	80090d6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80090cc:	4b0a      	ldr	r3, [pc, #40]	; (80090f8 <prvResetNextTaskUnblockTime+0x3c>)
 80090ce:	f04f 32ff 	mov.w	r2, #4294967295
 80090d2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80090d4:	e008      	b.n	80090e8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80090d6:	4b07      	ldr	r3, [pc, #28]	; (80090f4 <prvResetNextTaskUnblockTime+0x38>)
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	68db      	ldr	r3, [r3, #12]
 80090dc:	68db      	ldr	r3, [r3, #12]
 80090de:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	685b      	ldr	r3, [r3, #4]
 80090e4:	4a04      	ldr	r2, [pc, #16]	; (80090f8 <prvResetNextTaskUnblockTime+0x3c>)
 80090e6:	6013      	str	r3, [r2, #0]
}
 80090e8:	bf00      	nop
 80090ea:	370c      	adds	r7, #12
 80090ec:	46bd      	mov	sp, r7
 80090ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f2:	4770      	bx	lr
 80090f4:	2001a98c 	.word	0x2001a98c
 80090f8:	2001a9f4 	.word	0x2001a9f4

080090fc <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 80090fc:	b480      	push	{r7}
 80090fe:	b083      	sub	sp, #12
 8009100:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8009102:	4b05      	ldr	r3, [pc, #20]	; (8009118 <xTaskGetCurrentTaskHandle+0x1c>)
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	607b      	str	r3, [r7, #4]

		return xReturn;
 8009108:	687b      	ldr	r3, [r7, #4]
	}
 800910a:	4618      	mov	r0, r3
 800910c:	370c      	adds	r7, #12
 800910e:	46bd      	mov	sp, r7
 8009110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009114:	4770      	bx	lr
 8009116:	bf00      	nop
 8009118:	2001a500 	.word	0x2001a500

0800911c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800911c:	b480      	push	{r7}
 800911e:	b083      	sub	sp, #12
 8009120:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009122:	4b0b      	ldr	r3, [pc, #44]	; (8009150 <xTaskGetSchedulerState+0x34>)
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	2b00      	cmp	r3, #0
 8009128:	d102      	bne.n	8009130 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800912a:	2301      	movs	r3, #1
 800912c:	607b      	str	r3, [r7, #4]
 800912e:	e008      	b.n	8009142 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009130:	4b08      	ldr	r3, [pc, #32]	; (8009154 <xTaskGetSchedulerState+0x38>)
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	2b00      	cmp	r3, #0
 8009136:	d102      	bne.n	800913e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009138:	2302      	movs	r3, #2
 800913a:	607b      	str	r3, [r7, #4]
 800913c:	e001      	b.n	8009142 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800913e:	2300      	movs	r3, #0
 8009140:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009142:	687b      	ldr	r3, [r7, #4]
	}
 8009144:	4618      	mov	r0, r3
 8009146:	370c      	adds	r7, #12
 8009148:	46bd      	mov	sp, r7
 800914a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800914e:	4770      	bx	lr
 8009150:	2001a9e0 	.word	0x2001a9e0
 8009154:	2001a9fc 	.word	0x2001a9fc

08009158 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8009158:	b580      	push	{r7, lr}
 800915a:	b084      	sub	sp, #16
 800915c:	af00      	add	r7, sp, #0
 800915e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8009164:	2300      	movs	r3, #0
 8009166:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	2b00      	cmp	r3, #0
 800916c:	d051      	beq.n	8009212 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800916e:	68bb      	ldr	r3, [r7, #8]
 8009170:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009172:	4b2a      	ldr	r3, [pc, #168]	; (800921c <xTaskPriorityInherit+0xc4>)
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009178:	429a      	cmp	r2, r3
 800917a:	d241      	bcs.n	8009200 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800917c:	68bb      	ldr	r3, [r7, #8]
 800917e:	699b      	ldr	r3, [r3, #24]
 8009180:	2b00      	cmp	r3, #0
 8009182:	db06      	blt.n	8009192 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009184:	4b25      	ldr	r3, [pc, #148]	; (800921c <xTaskPriorityInherit+0xc4>)
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800918a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800918e:	68bb      	ldr	r3, [r7, #8]
 8009190:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8009192:	68bb      	ldr	r3, [r7, #8]
 8009194:	6959      	ldr	r1, [r3, #20]
 8009196:	68bb      	ldr	r3, [r7, #8]
 8009198:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800919a:	4613      	mov	r3, r2
 800919c:	009b      	lsls	r3, r3, #2
 800919e:	4413      	add	r3, r2
 80091a0:	009b      	lsls	r3, r3, #2
 80091a2:	4a1f      	ldr	r2, [pc, #124]	; (8009220 <xTaskPriorityInherit+0xc8>)
 80091a4:	4413      	add	r3, r2
 80091a6:	4299      	cmp	r1, r3
 80091a8:	d122      	bne.n	80091f0 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80091aa:	68bb      	ldr	r3, [r7, #8]
 80091ac:	3304      	adds	r3, #4
 80091ae:	4618      	mov	r0, r3
 80091b0:	f7fe fa66 	bl	8007680 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80091b4:	4b19      	ldr	r3, [pc, #100]	; (800921c <xTaskPriorityInherit+0xc4>)
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80091ba:	68bb      	ldr	r3, [r7, #8]
 80091bc:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80091be:	68bb      	ldr	r3, [r7, #8]
 80091c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80091c2:	4b18      	ldr	r3, [pc, #96]	; (8009224 <xTaskPriorityInherit+0xcc>)
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	429a      	cmp	r2, r3
 80091c8:	d903      	bls.n	80091d2 <xTaskPriorityInherit+0x7a>
 80091ca:	68bb      	ldr	r3, [r7, #8]
 80091cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091ce:	4a15      	ldr	r2, [pc, #84]	; (8009224 <xTaskPriorityInherit+0xcc>)
 80091d0:	6013      	str	r3, [r2, #0]
 80091d2:	68bb      	ldr	r3, [r7, #8]
 80091d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80091d6:	4613      	mov	r3, r2
 80091d8:	009b      	lsls	r3, r3, #2
 80091da:	4413      	add	r3, r2
 80091dc:	009b      	lsls	r3, r3, #2
 80091de:	4a10      	ldr	r2, [pc, #64]	; (8009220 <xTaskPriorityInherit+0xc8>)
 80091e0:	441a      	add	r2, r3
 80091e2:	68bb      	ldr	r3, [r7, #8]
 80091e4:	3304      	adds	r3, #4
 80091e6:	4619      	mov	r1, r3
 80091e8:	4610      	mov	r0, r2
 80091ea:	f7fe f9ec 	bl	80075c6 <vListInsertEnd>
 80091ee:	e004      	b.n	80091fa <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80091f0:	4b0a      	ldr	r3, [pc, #40]	; (800921c <xTaskPriorityInherit+0xc4>)
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80091f6:	68bb      	ldr	r3, [r7, #8]
 80091f8:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80091fa:	2301      	movs	r3, #1
 80091fc:	60fb      	str	r3, [r7, #12]
 80091fe:	e008      	b.n	8009212 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8009200:	68bb      	ldr	r3, [r7, #8]
 8009202:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009204:	4b05      	ldr	r3, [pc, #20]	; (800921c <xTaskPriorityInherit+0xc4>)
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800920a:	429a      	cmp	r2, r3
 800920c:	d201      	bcs.n	8009212 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800920e:	2301      	movs	r3, #1
 8009210:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009212:	68fb      	ldr	r3, [r7, #12]
	}
 8009214:	4618      	mov	r0, r3
 8009216:	3710      	adds	r7, #16
 8009218:	46bd      	mov	sp, r7
 800921a:	bd80      	pop	{r7, pc}
 800921c:	2001a500 	.word	0x2001a500
 8009220:	2001a504 	.word	0x2001a504
 8009224:	2001a9dc 	.word	0x2001a9dc

08009228 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009228:	b580      	push	{r7, lr}
 800922a:	b086      	sub	sp, #24
 800922c:	af00      	add	r7, sp, #0
 800922e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009234:	2300      	movs	r3, #0
 8009236:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	2b00      	cmp	r3, #0
 800923c:	d056      	beq.n	80092ec <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800923e:	4b2e      	ldr	r3, [pc, #184]	; (80092f8 <xTaskPriorityDisinherit+0xd0>)
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	693a      	ldr	r2, [r7, #16]
 8009244:	429a      	cmp	r2, r3
 8009246:	d00a      	beq.n	800925e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8009248:	f04f 0350 	mov.w	r3, #80	; 0x50
 800924c:	f383 8811 	msr	BASEPRI, r3
 8009250:	f3bf 8f6f 	isb	sy
 8009254:	f3bf 8f4f 	dsb	sy
 8009258:	60fb      	str	r3, [r7, #12]
}
 800925a:	bf00      	nop
 800925c:	e7fe      	b.n	800925c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800925e:	693b      	ldr	r3, [r7, #16]
 8009260:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009262:	2b00      	cmp	r3, #0
 8009264:	d10a      	bne.n	800927c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8009266:	f04f 0350 	mov.w	r3, #80	; 0x50
 800926a:	f383 8811 	msr	BASEPRI, r3
 800926e:	f3bf 8f6f 	isb	sy
 8009272:	f3bf 8f4f 	dsb	sy
 8009276:	60bb      	str	r3, [r7, #8]
}
 8009278:	bf00      	nop
 800927a:	e7fe      	b.n	800927a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800927c:	693b      	ldr	r3, [r7, #16]
 800927e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009280:	1e5a      	subs	r2, r3, #1
 8009282:	693b      	ldr	r3, [r7, #16]
 8009284:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009286:	693b      	ldr	r3, [r7, #16]
 8009288:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800928a:	693b      	ldr	r3, [r7, #16]
 800928c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800928e:	429a      	cmp	r2, r3
 8009290:	d02c      	beq.n	80092ec <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009292:	693b      	ldr	r3, [r7, #16]
 8009294:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009296:	2b00      	cmp	r3, #0
 8009298:	d128      	bne.n	80092ec <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800929a:	693b      	ldr	r3, [r7, #16]
 800929c:	3304      	adds	r3, #4
 800929e:	4618      	mov	r0, r3
 80092a0:	f7fe f9ee 	bl	8007680 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80092a4:	693b      	ldr	r3, [r7, #16]
 80092a6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80092a8:	693b      	ldr	r3, [r7, #16]
 80092aa:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80092ac:	693b      	ldr	r3, [r7, #16]
 80092ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092b0:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80092b4:	693b      	ldr	r3, [r7, #16]
 80092b6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80092b8:	693b      	ldr	r3, [r7, #16]
 80092ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80092bc:	4b0f      	ldr	r3, [pc, #60]	; (80092fc <xTaskPriorityDisinherit+0xd4>)
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	429a      	cmp	r2, r3
 80092c2:	d903      	bls.n	80092cc <xTaskPriorityDisinherit+0xa4>
 80092c4:	693b      	ldr	r3, [r7, #16]
 80092c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092c8:	4a0c      	ldr	r2, [pc, #48]	; (80092fc <xTaskPriorityDisinherit+0xd4>)
 80092ca:	6013      	str	r3, [r2, #0]
 80092cc:	693b      	ldr	r3, [r7, #16]
 80092ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80092d0:	4613      	mov	r3, r2
 80092d2:	009b      	lsls	r3, r3, #2
 80092d4:	4413      	add	r3, r2
 80092d6:	009b      	lsls	r3, r3, #2
 80092d8:	4a09      	ldr	r2, [pc, #36]	; (8009300 <xTaskPriorityDisinherit+0xd8>)
 80092da:	441a      	add	r2, r3
 80092dc:	693b      	ldr	r3, [r7, #16]
 80092de:	3304      	adds	r3, #4
 80092e0:	4619      	mov	r1, r3
 80092e2:	4610      	mov	r0, r2
 80092e4:	f7fe f96f 	bl	80075c6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80092e8:	2301      	movs	r3, #1
 80092ea:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80092ec:	697b      	ldr	r3, [r7, #20]
	}
 80092ee:	4618      	mov	r0, r3
 80092f0:	3718      	adds	r7, #24
 80092f2:	46bd      	mov	sp, r7
 80092f4:	bd80      	pop	{r7, pc}
 80092f6:	bf00      	nop
 80092f8:	2001a500 	.word	0x2001a500
 80092fc:	2001a9dc 	.word	0x2001a9dc
 8009300:	2001a504 	.word	0x2001a504

08009304 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8009304:	b580      	push	{r7, lr}
 8009306:	b088      	sub	sp, #32
 8009308:	af00      	add	r7, sp, #0
 800930a:	6078      	str	r0, [r7, #4]
 800930c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8009312:	2301      	movs	r3, #1
 8009314:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	2b00      	cmp	r3, #0
 800931a:	d06a      	beq.n	80093f2 <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800931c:	69bb      	ldr	r3, [r7, #24]
 800931e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009320:	2b00      	cmp	r3, #0
 8009322:	d10a      	bne.n	800933a <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8009324:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009328:	f383 8811 	msr	BASEPRI, r3
 800932c:	f3bf 8f6f 	isb	sy
 8009330:	f3bf 8f4f 	dsb	sy
 8009334:	60fb      	str	r3, [r7, #12]
}
 8009336:	bf00      	nop
 8009338:	e7fe      	b.n	8009338 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800933a:	69bb      	ldr	r3, [r7, #24]
 800933c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800933e:	683a      	ldr	r2, [r7, #0]
 8009340:	429a      	cmp	r2, r3
 8009342:	d902      	bls.n	800934a <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8009344:	683b      	ldr	r3, [r7, #0]
 8009346:	61fb      	str	r3, [r7, #28]
 8009348:	e002      	b.n	8009350 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800934a:	69bb      	ldr	r3, [r7, #24]
 800934c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800934e:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8009350:	69bb      	ldr	r3, [r7, #24]
 8009352:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009354:	69fa      	ldr	r2, [r7, #28]
 8009356:	429a      	cmp	r2, r3
 8009358:	d04b      	beq.n	80093f2 <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800935a:	69bb      	ldr	r3, [r7, #24]
 800935c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800935e:	697a      	ldr	r2, [r7, #20]
 8009360:	429a      	cmp	r2, r3
 8009362:	d146      	bne.n	80093f2 <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8009364:	4b25      	ldr	r3, [pc, #148]	; (80093fc <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	69ba      	ldr	r2, [r7, #24]
 800936a:	429a      	cmp	r2, r3
 800936c:	d10a      	bne.n	8009384 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800936e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009372:	f383 8811 	msr	BASEPRI, r3
 8009376:	f3bf 8f6f 	isb	sy
 800937a:	f3bf 8f4f 	dsb	sy
 800937e:	60bb      	str	r3, [r7, #8]
}
 8009380:	bf00      	nop
 8009382:	e7fe      	b.n	8009382 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009384:	69bb      	ldr	r3, [r7, #24]
 8009386:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009388:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800938a:	69bb      	ldr	r3, [r7, #24]
 800938c:	69fa      	ldr	r2, [r7, #28]
 800938e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009390:	69bb      	ldr	r3, [r7, #24]
 8009392:	699b      	ldr	r3, [r3, #24]
 8009394:	2b00      	cmp	r3, #0
 8009396:	db04      	blt.n	80093a2 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009398:	69fb      	ldr	r3, [r7, #28]
 800939a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800939e:	69bb      	ldr	r3, [r7, #24]
 80093a0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80093a2:	69bb      	ldr	r3, [r7, #24]
 80093a4:	6959      	ldr	r1, [r3, #20]
 80093a6:	693a      	ldr	r2, [r7, #16]
 80093a8:	4613      	mov	r3, r2
 80093aa:	009b      	lsls	r3, r3, #2
 80093ac:	4413      	add	r3, r2
 80093ae:	009b      	lsls	r3, r3, #2
 80093b0:	4a13      	ldr	r2, [pc, #76]	; (8009400 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80093b2:	4413      	add	r3, r2
 80093b4:	4299      	cmp	r1, r3
 80093b6:	d11c      	bne.n	80093f2 <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80093b8:	69bb      	ldr	r3, [r7, #24]
 80093ba:	3304      	adds	r3, #4
 80093bc:	4618      	mov	r0, r3
 80093be:	f7fe f95f 	bl	8007680 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80093c2:	69bb      	ldr	r3, [r7, #24]
 80093c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80093c6:	4b0f      	ldr	r3, [pc, #60]	; (8009404 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	429a      	cmp	r2, r3
 80093cc:	d903      	bls.n	80093d6 <vTaskPriorityDisinheritAfterTimeout+0xd2>
 80093ce:	69bb      	ldr	r3, [r7, #24]
 80093d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093d2:	4a0c      	ldr	r2, [pc, #48]	; (8009404 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80093d4:	6013      	str	r3, [r2, #0]
 80093d6:	69bb      	ldr	r3, [r7, #24]
 80093d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80093da:	4613      	mov	r3, r2
 80093dc:	009b      	lsls	r3, r3, #2
 80093de:	4413      	add	r3, r2
 80093e0:	009b      	lsls	r3, r3, #2
 80093e2:	4a07      	ldr	r2, [pc, #28]	; (8009400 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80093e4:	441a      	add	r2, r3
 80093e6:	69bb      	ldr	r3, [r7, #24]
 80093e8:	3304      	adds	r3, #4
 80093ea:	4619      	mov	r1, r3
 80093ec:	4610      	mov	r0, r2
 80093ee:	f7fe f8ea 	bl	80075c6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80093f2:	bf00      	nop
 80093f4:	3720      	adds	r7, #32
 80093f6:	46bd      	mov	sp, r7
 80093f8:	bd80      	pop	{r7, pc}
 80093fa:	bf00      	nop
 80093fc:	2001a500 	.word	0x2001a500
 8009400:	2001a504 	.word	0x2001a504
 8009404:	2001a9dc 	.word	0x2001a9dc

08009408 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8009408:	b480      	push	{r7}
 800940a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800940c:	4b07      	ldr	r3, [pc, #28]	; (800942c <pvTaskIncrementMutexHeldCount+0x24>)
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	2b00      	cmp	r3, #0
 8009412:	d004      	beq.n	800941e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8009414:	4b05      	ldr	r3, [pc, #20]	; (800942c <pvTaskIncrementMutexHeldCount+0x24>)
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800941a:	3201      	adds	r2, #1
 800941c:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800941e:	4b03      	ldr	r3, [pc, #12]	; (800942c <pvTaskIncrementMutexHeldCount+0x24>)
 8009420:	681b      	ldr	r3, [r3, #0]
	}
 8009422:	4618      	mov	r0, r3
 8009424:	46bd      	mov	sp, r7
 8009426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800942a:	4770      	bx	lr
 800942c:	2001a500 	.word	0x2001a500

08009430 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8009430:	b580      	push	{r7, lr}
 8009432:	b086      	sub	sp, #24
 8009434:	af00      	add	r7, sp, #0
 8009436:	60f8      	str	r0, [r7, #12]
 8009438:	60b9      	str	r1, [r7, #8]
 800943a:	607a      	str	r2, [r7, #4]
 800943c:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800943e:	f000 ff81 	bl	800a344 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8009442:	4b29      	ldr	r3, [pc, #164]	; (80094e8 <xTaskNotifyWait+0xb8>)
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800944a:	b2db      	uxtb	r3, r3
 800944c:	2b02      	cmp	r3, #2
 800944e:	d01c      	beq.n	800948a <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8009450:	4b25      	ldr	r3, [pc, #148]	; (80094e8 <xTaskNotifyWait+0xb8>)
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	f8d3 10b4 	ldr.w	r1, [r3, #180]	; 0xb4
 8009458:	68fa      	ldr	r2, [r7, #12]
 800945a:	43d2      	mvns	r2, r2
 800945c:	400a      	ands	r2, r1
 800945e:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8009462:	4b21      	ldr	r3, [pc, #132]	; (80094e8 <xTaskNotifyWait+0xb8>)
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	2201      	movs	r2, #1
 8009468:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

				if( xTicksToWait > ( TickType_t ) 0 )
 800946c:	683b      	ldr	r3, [r7, #0]
 800946e:	2b00      	cmp	r3, #0
 8009470:	d00b      	beq.n	800948a <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009472:	2101      	movs	r1, #1
 8009474:	6838      	ldr	r0, [r7, #0]
 8009476:	f000 f9dd 	bl	8009834 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800947a:	4b1c      	ldr	r3, [pc, #112]	; (80094ec <xTaskNotifyWait+0xbc>)
 800947c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009480:	601a      	str	r2, [r3, #0]
 8009482:	f3bf 8f4f 	dsb	sy
 8009486:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800948a:	f000 ff8b 	bl	800a3a4 <vPortExitCritical>

		taskENTER_CRITICAL();
 800948e:	f000 ff59 	bl	800a344 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	2b00      	cmp	r3, #0
 8009496:	d005      	beq.n	80094a4 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8009498:	4b13      	ldr	r3, [pc, #76]	; (80094e8 <xTaskNotifyWait+0xb8>)
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80094a4:	4b10      	ldr	r3, [pc, #64]	; (80094e8 <xTaskNotifyWait+0xb8>)
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 80094ac:	b2db      	uxtb	r3, r3
 80094ae:	2b02      	cmp	r3, #2
 80094b0:	d002      	beq.n	80094b8 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 80094b2:	2300      	movs	r3, #0
 80094b4:	617b      	str	r3, [r7, #20]
 80094b6:	e00a      	b.n	80094ce <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 80094b8:	4b0b      	ldr	r3, [pc, #44]	; (80094e8 <xTaskNotifyWait+0xb8>)
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	f8d3 10b4 	ldr.w	r1, [r3, #180]	; 0xb4
 80094c0:	68ba      	ldr	r2, [r7, #8]
 80094c2:	43d2      	mvns	r2, r2
 80094c4:	400a      	ands	r2, r1
 80094c6:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
				xReturn = pdTRUE;
 80094ca:	2301      	movs	r3, #1
 80094cc:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80094ce:	4b06      	ldr	r3, [pc, #24]	; (80094e8 <xTaskNotifyWait+0xb8>)
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	2200      	movs	r2, #0
 80094d4:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
		}
		taskEXIT_CRITICAL();
 80094d8:	f000 ff64 	bl	800a3a4 <vPortExitCritical>

		return xReturn;
 80094dc:	697b      	ldr	r3, [r7, #20]
	}
 80094de:	4618      	mov	r0, r3
 80094e0:	3718      	adds	r7, #24
 80094e2:	46bd      	mov	sp, r7
 80094e4:	bd80      	pop	{r7, pc}
 80094e6:	bf00      	nop
 80094e8:	2001a500 	.word	0x2001a500
 80094ec:	e000ed04 	.word	0xe000ed04

080094f0 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 80094f0:	b580      	push	{r7, lr}
 80094f2:	b08a      	sub	sp, #40	; 0x28
 80094f4:	af00      	add	r7, sp, #0
 80094f6:	60f8      	str	r0, [r7, #12]
 80094f8:	60b9      	str	r1, [r7, #8]
 80094fa:	603b      	str	r3, [r7, #0]
 80094fc:	4613      	mov	r3, r2
 80094fe:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8009500:	2301      	movs	r3, #1
 8009502:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	2b00      	cmp	r3, #0
 8009508:	d10a      	bne.n	8009520 <xTaskGenericNotify+0x30>
	__asm volatile
 800950a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800950e:	f383 8811 	msr	BASEPRI, r3
 8009512:	f3bf 8f6f 	isb	sy
 8009516:	f3bf 8f4f 	dsb	sy
 800951a:	61bb      	str	r3, [r7, #24]
}
 800951c:	bf00      	nop
 800951e:	e7fe      	b.n	800951e <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8009524:	f000 ff0e 	bl	800a344 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8009528:	683b      	ldr	r3, [r7, #0]
 800952a:	2b00      	cmp	r3, #0
 800952c:	d004      	beq.n	8009538 <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800952e:	6a3b      	ldr	r3, [r7, #32]
 8009530:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 8009534:	683b      	ldr	r3, [r7, #0]
 8009536:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8009538:	6a3b      	ldr	r3, [r7, #32]
 800953a:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800953e:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8009540:	6a3b      	ldr	r3, [r7, #32]
 8009542:	2202      	movs	r2, #2
 8009544:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

			switch( eAction )
 8009548:	79fb      	ldrb	r3, [r7, #7]
 800954a:	2b04      	cmp	r3, #4
 800954c:	d82d      	bhi.n	80095aa <xTaskGenericNotify+0xba>
 800954e:	a201      	add	r2, pc, #4	; (adr r2, 8009554 <xTaskGenericNotify+0x64>)
 8009550:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009554:	080095cd 	.word	0x080095cd
 8009558:	08009569 	.word	0x08009569
 800955c:	0800957b 	.word	0x0800957b
 8009560:	0800958b 	.word	0x0800958b
 8009564:	08009595 	.word	0x08009595
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8009568:	6a3b      	ldr	r3, [r7, #32]
 800956a:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800956e:	68bb      	ldr	r3, [r7, #8]
 8009570:	431a      	orrs	r2, r3
 8009572:	6a3b      	ldr	r3, [r7, #32]
 8009574:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 8009578:	e02b      	b.n	80095d2 <xTaskGenericNotify+0xe2>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800957a:	6a3b      	ldr	r3, [r7, #32]
 800957c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8009580:	1c5a      	adds	r2, r3, #1
 8009582:	6a3b      	ldr	r3, [r7, #32]
 8009584:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 8009588:	e023      	b.n	80095d2 <xTaskGenericNotify+0xe2>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800958a:	6a3b      	ldr	r3, [r7, #32]
 800958c:	68ba      	ldr	r2, [r7, #8]
 800958e:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 8009592:	e01e      	b.n	80095d2 <xTaskGenericNotify+0xe2>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8009594:	7ffb      	ldrb	r3, [r7, #31]
 8009596:	2b02      	cmp	r3, #2
 8009598:	d004      	beq.n	80095a4 <xTaskGenericNotify+0xb4>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800959a:	6a3b      	ldr	r3, [r7, #32]
 800959c:	68ba      	ldr	r2, [r7, #8]
 800959e:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80095a2:	e016      	b.n	80095d2 <xTaskGenericNotify+0xe2>
						xReturn = pdFAIL;
 80095a4:	2300      	movs	r3, #0
 80095a6:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 80095a8:	e013      	b.n	80095d2 <xTaskGenericNotify+0xe2>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80095aa:	6a3b      	ldr	r3, [r7, #32]
 80095ac:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80095b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095b4:	d00c      	beq.n	80095d0 <xTaskGenericNotify+0xe0>
	__asm volatile
 80095b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095ba:	f383 8811 	msr	BASEPRI, r3
 80095be:	f3bf 8f6f 	isb	sy
 80095c2:	f3bf 8f4f 	dsb	sy
 80095c6:	617b      	str	r3, [r7, #20]
}
 80095c8:	bf00      	nop
 80095ca:	e7fe      	b.n	80095ca <xTaskGenericNotify+0xda>
					break;
 80095cc:	bf00      	nop
 80095ce:	e000      	b.n	80095d2 <xTaskGenericNotify+0xe2>

					break;
 80095d0:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80095d2:	7ffb      	ldrb	r3, [r7, #31]
 80095d4:	2b01      	cmp	r3, #1
 80095d6:	d13a      	bne.n	800964e <xTaskGenericNotify+0x15e>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80095d8:	6a3b      	ldr	r3, [r7, #32]
 80095da:	3304      	adds	r3, #4
 80095dc:	4618      	mov	r0, r3
 80095de:	f7fe f84f 	bl	8007680 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 80095e2:	6a3b      	ldr	r3, [r7, #32]
 80095e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80095e6:	4b1d      	ldr	r3, [pc, #116]	; (800965c <xTaskGenericNotify+0x16c>)
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	429a      	cmp	r2, r3
 80095ec:	d903      	bls.n	80095f6 <xTaskGenericNotify+0x106>
 80095ee:	6a3b      	ldr	r3, [r7, #32]
 80095f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095f2:	4a1a      	ldr	r2, [pc, #104]	; (800965c <xTaskGenericNotify+0x16c>)
 80095f4:	6013      	str	r3, [r2, #0]
 80095f6:	6a3b      	ldr	r3, [r7, #32]
 80095f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80095fa:	4613      	mov	r3, r2
 80095fc:	009b      	lsls	r3, r3, #2
 80095fe:	4413      	add	r3, r2
 8009600:	009b      	lsls	r3, r3, #2
 8009602:	4a17      	ldr	r2, [pc, #92]	; (8009660 <xTaskGenericNotify+0x170>)
 8009604:	441a      	add	r2, r3
 8009606:	6a3b      	ldr	r3, [r7, #32]
 8009608:	3304      	adds	r3, #4
 800960a:	4619      	mov	r1, r3
 800960c:	4610      	mov	r0, r2
 800960e:	f7fd ffda 	bl	80075c6 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8009612:	6a3b      	ldr	r3, [r7, #32]
 8009614:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009616:	2b00      	cmp	r3, #0
 8009618:	d00a      	beq.n	8009630 <xTaskGenericNotify+0x140>
	__asm volatile
 800961a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800961e:	f383 8811 	msr	BASEPRI, r3
 8009622:	f3bf 8f6f 	isb	sy
 8009626:	f3bf 8f4f 	dsb	sy
 800962a:	613b      	str	r3, [r7, #16]
}
 800962c:	bf00      	nop
 800962e:	e7fe      	b.n	800962e <xTaskGenericNotify+0x13e>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009630:	6a3b      	ldr	r3, [r7, #32]
 8009632:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009634:	4b0b      	ldr	r3, [pc, #44]	; (8009664 <xTaskGenericNotify+0x174>)
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800963a:	429a      	cmp	r2, r3
 800963c:	d907      	bls.n	800964e <xTaskGenericNotify+0x15e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800963e:	4b0a      	ldr	r3, [pc, #40]	; (8009668 <xTaskGenericNotify+0x178>)
 8009640:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009644:	601a      	str	r2, [r3, #0]
 8009646:	f3bf 8f4f 	dsb	sy
 800964a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800964e:	f000 fea9 	bl	800a3a4 <vPortExitCritical>

		return xReturn;
 8009652:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8009654:	4618      	mov	r0, r3
 8009656:	3728      	adds	r7, #40	; 0x28
 8009658:	46bd      	mov	sp, r7
 800965a:	bd80      	pop	{r7, pc}
 800965c:	2001a9dc 	.word	0x2001a9dc
 8009660:	2001a504 	.word	0x2001a504
 8009664:	2001a500 	.word	0x2001a500
 8009668:	e000ed04 	.word	0xe000ed04

0800966c <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800966c:	b580      	push	{r7, lr}
 800966e:	b08e      	sub	sp, #56	; 0x38
 8009670:	af00      	add	r7, sp, #0
 8009672:	60f8      	str	r0, [r7, #12]
 8009674:	60b9      	str	r1, [r7, #8]
 8009676:	603b      	str	r3, [r7, #0]
 8009678:	4613      	mov	r3, r2
 800967a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 800967c:	2301      	movs	r3, #1
 800967e:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	2b00      	cmp	r3, #0
 8009684:	d10a      	bne.n	800969c <xTaskGenericNotifyFromISR+0x30>
	__asm volatile
 8009686:	f04f 0350 	mov.w	r3, #80	; 0x50
 800968a:	f383 8811 	msr	BASEPRI, r3
 800968e:	f3bf 8f6f 	isb	sy
 8009692:	f3bf 8f4f 	dsb	sy
 8009696:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009698:	bf00      	nop
 800969a:	e7fe      	b.n	800969a <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800969c:	f000 ff34 	bl	800a508 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 80096a4:	f3ef 8211 	mrs	r2, BASEPRI
 80096a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096ac:	f383 8811 	msr	BASEPRI, r3
 80096b0:	f3bf 8f6f 	isb	sy
 80096b4:	f3bf 8f4f 	dsb	sy
 80096b8:	623a      	str	r2, [r7, #32]
 80096ba:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 80096bc:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80096be:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 80096c0:	683b      	ldr	r3, [r7, #0]
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d004      	beq.n	80096d0 <xTaskGenericNotifyFromISR+0x64>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80096c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096c8:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 80096cc:	683b      	ldr	r3, [r7, #0]
 80096ce:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80096d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096d2:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 80096d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80096da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096dc:	2202      	movs	r2, #2
 80096de:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

			switch( eAction )
 80096e2:	79fb      	ldrb	r3, [r7, #7]
 80096e4:	2b04      	cmp	r3, #4
 80096e6:	d82f      	bhi.n	8009748 <xTaskGenericNotifyFromISR+0xdc>
 80096e8:	a201      	add	r2, pc, #4	; (adr r2, 80096f0 <xTaskGenericNotifyFromISR+0x84>)
 80096ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096ee:	bf00      	nop
 80096f0:	0800976b 	.word	0x0800976b
 80096f4:	08009705 	.word	0x08009705
 80096f8:	08009717 	.word	0x08009717
 80096fc:	08009727 	.word	0x08009727
 8009700:	08009731 	.word	0x08009731
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8009704:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009706:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800970a:	68bb      	ldr	r3, [r7, #8]
 800970c:	431a      	orrs	r2, r3
 800970e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009710:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 8009714:	e02c      	b.n	8009770 <xTaskGenericNotifyFromISR+0x104>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8009716:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009718:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800971c:	1c5a      	adds	r2, r3, #1
 800971e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009720:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 8009724:	e024      	b.n	8009770 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8009726:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009728:	68ba      	ldr	r2, [r7, #8]
 800972a:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800972e:	e01f      	b.n	8009770 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8009730:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009734:	2b02      	cmp	r3, #2
 8009736:	d004      	beq.n	8009742 <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8009738:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800973a:	68ba      	ldr	r2, [r7, #8]
 800973c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8009740:	e016      	b.n	8009770 <xTaskGenericNotifyFromISR+0x104>
						xReturn = pdFAIL;
 8009742:	2300      	movs	r3, #0
 8009744:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 8009746:	e013      	b.n	8009770 <xTaskGenericNotifyFromISR+0x104>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8009748:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800974a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800974e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009752:	d00c      	beq.n	800976e <xTaskGenericNotifyFromISR+0x102>
	__asm volatile
 8009754:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009758:	f383 8811 	msr	BASEPRI, r3
 800975c:	f3bf 8f6f 	isb	sy
 8009760:	f3bf 8f4f 	dsb	sy
 8009764:	61bb      	str	r3, [r7, #24]
}
 8009766:	bf00      	nop
 8009768:	e7fe      	b.n	8009768 <xTaskGenericNotifyFromISR+0xfc>
					break;
 800976a:	bf00      	nop
 800976c:	e000      	b.n	8009770 <xTaskGenericNotifyFromISR+0x104>
					break;
 800976e:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8009770:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009774:	2b01      	cmp	r3, #1
 8009776:	d146      	bne.n	8009806 <xTaskGenericNotifyFromISR+0x19a>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8009778:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800977a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800977c:	2b00      	cmp	r3, #0
 800977e:	d00a      	beq.n	8009796 <xTaskGenericNotifyFromISR+0x12a>
	__asm volatile
 8009780:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009784:	f383 8811 	msr	BASEPRI, r3
 8009788:	f3bf 8f6f 	isb	sy
 800978c:	f3bf 8f4f 	dsb	sy
 8009790:	617b      	str	r3, [r7, #20]
}
 8009792:	bf00      	nop
 8009794:	e7fe      	b.n	8009794 <xTaskGenericNotifyFromISR+0x128>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009796:	4b21      	ldr	r3, [pc, #132]	; (800981c <xTaskGenericNotifyFromISR+0x1b0>)
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	2b00      	cmp	r3, #0
 800979c:	d11d      	bne.n	80097da <xTaskGenericNotifyFromISR+0x16e>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800979e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097a0:	3304      	adds	r3, #4
 80097a2:	4618      	mov	r0, r3
 80097a4:	f7fd ff6c 	bl	8007680 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80097a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80097ac:	4b1c      	ldr	r3, [pc, #112]	; (8009820 <xTaskGenericNotifyFromISR+0x1b4>)
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	429a      	cmp	r2, r3
 80097b2:	d903      	bls.n	80097bc <xTaskGenericNotifyFromISR+0x150>
 80097b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097b8:	4a19      	ldr	r2, [pc, #100]	; (8009820 <xTaskGenericNotifyFromISR+0x1b4>)
 80097ba:	6013      	str	r3, [r2, #0]
 80097bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80097c0:	4613      	mov	r3, r2
 80097c2:	009b      	lsls	r3, r3, #2
 80097c4:	4413      	add	r3, r2
 80097c6:	009b      	lsls	r3, r3, #2
 80097c8:	4a16      	ldr	r2, [pc, #88]	; (8009824 <xTaskGenericNotifyFromISR+0x1b8>)
 80097ca:	441a      	add	r2, r3
 80097cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097ce:	3304      	adds	r3, #4
 80097d0:	4619      	mov	r1, r3
 80097d2:	4610      	mov	r0, r2
 80097d4:	f7fd fef7 	bl	80075c6 <vListInsertEnd>
 80097d8:	e005      	b.n	80097e6 <xTaskGenericNotifyFromISR+0x17a>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80097da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097dc:	3318      	adds	r3, #24
 80097de:	4619      	mov	r1, r3
 80097e0:	4811      	ldr	r0, [pc, #68]	; (8009828 <xTaskGenericNotifyFromISR+0x1bc>)
 80097e2:	f7fd fef0 	bl	80075c6 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80097e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80097ea:	4b10      	ldr	r3, [pc, #64]	; (800982c <xTaskGenericNotifyFromISR+0x1c0>)
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097f0:	429a      	cmp	r2, r3
 80097f2:	d908      	bls.n	8009806 <xTaskGenericNotifyFromISR+0x19a>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 80097f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d002      	beq.n	8009800 <xTaskGenericNotifyFromISR+0x194>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 80097fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80097fc:	2201      	movs	r2, #1
 80097fe:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8009800:	4b0b      	ldr	r3, [pc, #44]	; (8009830 <xTaskGenericNotifyFromISR+0x1c4>)
 8009802:	2201      	movs	r2, #1
 8009804:	601a      	str	r2, [r3, #0]
 8009806:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009808:	613b      	str	r3, [r7, #16]
	__asm volatile
 800980a:	693b      	ldr	r3, [r7, #16]
 800980c:	f383 8811 	msr	BASEPRI, r3
}
 8009810:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8009812:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 8009814:	4618      	mov	r0, r3
 8009816:	3738      	adds	r7, #56	; 0x38
 8009818:	46bd      	mov	sp, r7
 800981a:	bd80      	pop	{r7, pc}
 800981c:	2001a9fc 	.word	0x2001a9fc
 8009820:	2001a9dc 	.word	0x2001a9dc
 8009824:	2001a504 	.word	0x2001a504
 8009828:	2001a994 	.word	0x2001a994
 800982c:	2001a500 	.word	0x2001a500
 8009830:	2001a9e8 	.word	0x2001a9e8

08009834 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009834:	b580      	push	{r7, lr}
 8009836:	b084      	sub	sp, #16
 8009838:	af00      	add	r7, sp, #0
 800983a:	6078      	str	r0, [r7, #4]
 800983c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800983e:	4b21      	ldr	r3, [pc, #132]	; (80098c4 <prvAddCurrentTaskToDelayedList+0x90>)
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009844:	4b20      	ldr	r3, [pc, #128]	; (80098c8 <prvAddCurrentTaskToDelayedList+0x94>)
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	3304      	adds	r3, #4
 800984a:	4618      	mov	r0, r3
 800984c:	f7fd ff18 	bl	8007680 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009856:	d10a      	bne.n	800986e <prvAddCurrentTaskToDelayedList+0x3a>
 8009858:	683b      	ldr	r3, [r7, #0]
 800985a:	2b00      	cmp	r3, #0
 800985c:	d007      	beq.n	800986e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800985e:	4b1a      	ldr	r3, [pc, #104]	; (80098c8 <prvAddCurrentTaskToDelayedList+0x94>)
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	3304      	adds	r3, #4
 8009864:	4619      	mov	r1, r3
 8009866:	4819      	ldr	r0, [pc, #100]	; (80098cc <prvAddCurrentTaskToDelayedList+0x98>)
 8009868:	f7fd fead 	bl	80075c6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800986c:	e026      	b.n	80098bc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800986e:	68fa      	ldr	r2, [r7, #12]
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	4413      	add	r3, r2
 8009874:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009876:	4b14      	ldr	r3, [pc, #80]	; (80098c8 <prvAddCurrentTaskToDelayedList+0x94>)
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	68ba      	ldr	r2, [r7, #8]
 800987c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800987e:	68ba      	ldr	r2, [r7, #8]
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	429a      	cmp	r2, r3
 8009884:	d209      	bcs.n	800989a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009886:	4b12      	ldr	r3, [pc, #72]	; (80098d0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8009888:	681a      	ldr	r2, [r3, #0]
 800988a:	4b0f      	ldr	r3, [pc, #60]	; (80098c8 <prvAddCurrentTaskToDelayedList+0x94>)
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	3304      	adds	r3, #4
 8009890:	4619      	mov	r1, r3
 8009892:	4610      	mov	r0, r2
 8009894:	f7fd febb 	bl	800760e <vListInsert>
}
 8009898:	e010      	b.n	80098bc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800989a:	4b0e      	ldr	r3, [pc, #56]	; (80098d4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800989c:	681a      	ldr	r2, [r3, #0]
 800989e:	4b0a      	ldr	r3, [pc, #40]	; (80098c8 <prvAddCurrentTaskToDelayedList+0x94>)
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	3304      	adds	r3, #4
 80098a4:	4619      	mov	r1, r3
 80098a6:	4610      	mov	r0, r2
 80098a8:	f7fd feb1 	bl	800760e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80098ac:	4b0a      	ldr	r3, [pc, #40]	; (80098d8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	68ba      	ldr	r2, [r7, #8]
 80098b2:	429a      	cmp	r2, r3
 80098b4:	d202      	bcs.n	80098bc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80098b6:	4a08      	ldr	r2, [pc, #32]	; (80098d8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80098b8:	68bb      	ldr	r3, [r7, #8]
 80098ba:	6013      	str	r3, [r2, #0]
}
 80098bc:	bf00      	nop
 80098be:	3710      	adds	r7, #16
 80098c0:	46bd      	mov	sp, r7
 80098c2:	bd80      	pop	{r7, pc}
 80098c4:	2001a9d8 	.word	0x2001a9d8
 80098c8:	2001a500 	.word	0x2001a500
 80098cc:	2001a9c0 	.word	0x2001a9c0
 80098d0:	2001a990 	.word	0x2001a990
 80098d4:	2001a98c 	.word	0x2001a98c
 80098d8:	2001a9f4 	.word	0x2001a9f4

080098dc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80098dc:	b580      	push	{r7, lr}
 80098de:	b08a      	sub	sp, #40	; 0x28
 80098e0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80098e2:	2300      	movs	r3, #0
 80098e4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80098e6:	f000 fba1 	bl	800a02c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80098ea:	4b1c      	ldr	r3, [pc, #112]	; (800995c <xTimerCreateTimerTask+0x80>)
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d021      	beq.n	8009936 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80098f2:	2300      	movs	r3, #0
 80098f4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80098f6:	2300      	movs	r3, #0
 80098f8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80098fa:	1d3a      	adds	r2, r7, #4
 80098fc:	f107 0108 	add.w	r1, r7, #8
 8009900:	f107 030c 	add.w	r3, r7, #12
 8009904:	4618      	mov	r0, r3
 8009906:	f7fd fe17 	bl	8007538 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800990a:	6879      	ldr	r1, [r7, #4]
 800990c:	68bb      	ldr	r3, [r7, #8]
 800990e:	68fa      	ldr	r2, [r7, #12]
 8009910:	9202      	str	r2, [sp, #8]
 8009912:	9301      	str	r3, [sp, #4]
 8009914:	2302      	movs	r3, #2
 8009916:	9300      	str	r3, [sp, #0]
 8009918:	2300      	movs	r3, #0
 800991a:	460a      	mov	r2, r1
 800991c:	4910      	ldr	r1, [pc, #64]	; (8009960 <xTimerCreateTimerTask+0x84>)
 800991e:	4811      	ldr	r0, [pc, #68]	; (8009964 <xTimerCreateTimerTask+0x88>)
 8009920:	f7fe fdd8 	bl	80084d4 <xTaskCreateStatic>
 8009924:	4603      	mov	r3, r0
 8009926:	4a10      	ldr	r2, [pc, #64]	; (8009968 <xTimerCreateTimerTask+0x8c>)
 8009928:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800992a:	4b0f      	ldr	r3, [pc, #60]	; (8009968 <xTimerCreateTimerTask+0x8c>)
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	2b00      	cmp	r3, #0
 8009930:	d001      	beq.n	8009936 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009932:	2301      	movs	r3, #1
 8009934:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009936:	697b      	ldr	r3, [r7, #20]
 8009938:	2b00      	cmp	r3, #0
 800993a:	d10a      	bne.n	8009952 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800993c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009940:	f383 8811 	msr	BASEPRI, r3
 8009944:	f3bf 8f6f 	isb	sy
 8009948:	f3bf 8f4f 	dsb	sy
 800994c:	613b      	str	r3, [r7, #16]
}
 800994e:	bf00      	nop
 8009950:	e7fe      	b.n	8009950 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009952:	697b      	ldr	r3, [r7, #20]
}
 8009954:	4618      	mov	r0, r3
 8009956:	3718      	adds	r7, #24
 8009958:	46bd      	mov	sp, r7
 800995a:	bd80      	pop	{r7, pc}
 800995c:	2001aa30 	.word	0x2001aa30
 8009960:	0800fe64 	.word	0x0800fe64
 8009964:	08009bd5 	.word	0x08009bd5
 8009968:	2001aa34 	.word	0x2001aa34

0800996c <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800996c:	b580      	push	{r7, lr}
 800996e:	b088      	sub	sp, #32
 8009970:	af02      	add	r7, sp, #8
 8009972:	60f8      	str	r0, [r7, #12]
 8009974:	60b9      	str	r1, [r7, #8]
 8009976:	607a      	str	r2, [r7, #4]
 8009978:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800997a:	202c      	movs	r0, #44	; 0x2c
 800997c:	f000 fe04 	bl	800a588 <pvPortMalloc>
 8009980:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8009982:	697b      	ldr	r3, [r7, #20]
 8009984:	2b00      	cmp	r3, #0
 8009986:	d00d      	beq.n	80099a4 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 8009988:	697b      	ldr	r3, [r7, #20]
 800998a:	2200      	movs	r2, #0
 800998c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8009990:	697b      	ldr	r3, [r7, #20]
 8009992:	9301      	str	r3, [sp, #4]
 8009994:	6a3b      	ldr	r3, [r7, #32]
 8009996:	9300      	str	r3, [sp, #0]
 8009998:	683b      	ldr	r3, [r7, #0]
 800999a:	687a      	ldr	r2, [r7, #4]
 800999c:	68b9      	ldr	r1, [r7, #8]
 800999e:	68f8      	ldr	r0, [r7, #12]
 80099a0:	f000 f843 	bl	8009a2a <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 80099a4:	697b      	ldr	r3, [r7, #20]
	}
 80099a6:	4618      	mov	r0, r3
 80099a8:	3718      	adds	r7, #24
 80099aa:	46bd      	mov	sp, r7
 80099ac:	bd80      	pop	{r7, pc}

080099ae <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 80099ae:	b580      	push	{r7, lr}
 80099b0:	b08a      	sub	sp, #40	; 0x28
 80099b2:	af02      	add	r7, sp, #8
 80099b4:	60f8      	str	r0, [r7, #12]
 80099b6:	60b9      	str	r1, [r7, #8]
 80099b8:	607a      	str	r2, [r7, #4]
 80099ba:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 80099bc:	232c      	movs	r3, #44	; 0x2c
 80099be:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 80099c0:	693b      	ldr	r3, [r7, #16]
 80099c2:	2b2c      	cmp	r3, #44	; 0x2c
 80099c4:	d00a      	beq.n	80099dc <xTimerCreateStatic+0x2e>
	__asm volatile
 80099c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099ca:	f383 8811 	msr	BASEPRI, r3
 80099ce:	f3bf 8f6f 	isb	sy
 80099d2:	f3bf 8f4f 	dsb	sy
 80099d6:	61bb      	str	r3, [r7, #24]
}
 80099d8:	bf00      	nop
 80099da:	e7fe      	b.n	80099da <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80099dc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 80099de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d10a      	bne.n	80099fa <xTimerCreateStatic+0x4c>
	__asm volatile
 80099e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099e8:	f383 8811 	msr	BASEPRI, r3
 80099ec:	f3bf 8f6f 	isb	sy
 80099f0:	f3bf 8f4f 	dsb	sy
 80099f4:	617b      	str	r3, [r7, #20]
}
 80099f6:	bf00      	nop
 80099f8:	e7fe      	b.n	80099f8 <xTimerCreateStatic+0x4a>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 80099fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099fc:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 80099fe:	69fb      	ldr	r3, [r7, #28]
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d00d      	beq.n	8009a20 <xTimerCreateStatic+0x72>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 8009a04:	69fb      	ldr	r3, [r7, #28]
 8009a06:	2202      	movs	r2, #2
 8009a08:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8009a0c:	69fb      	ldr	r3, [r7, #28]
 8009a0e:	9301      	str	r3, [sp, #4]
 8009a10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a12:	9300      	str	r3, [sp, #0]
 8009a14:	683b      	ldr	r3, [r7, #0]
 8009a16:	687a      	ldr	r2, [r7, #4]
 8009a18:	68b9      	ldr	r1, [r7, #8]
 8009a1a:	68f8      	ldr	r0, [r7, #12]
 8009a1c:	f000 f805 	bl	8009a2a <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8009a20:	69fb      	ldr	r3, [r7, #28]
	}
 8009a22:	4618      	mov	r0, r3
 8009a24:	3720      	adds	r7, #32
 8009a26:	46bd      	mov	sp, r7
 8009a28:	bd80      	pop	{r7, pc}

08009a2a <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8009a2a:	b580      	push	{r7, lr}
 8009a2c:	b086      	sub	sp, #24
 8009a2e:	af00      	add	r7, sp, #0
 8009a30:	60f8      	str	r0, [r7, #12]
 8009a32:	60b9      	str	r1, [r7, #8]
 8009a34:	607a      	str	r2, [r7, #4]
 8009a36:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8009a38:	68bb      	ldr	r3, [r7, #8]
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d10a      	bne.n	8009a54 <prvInitialiseNewTimer+0x2a>
	__asm volatile
 8009a3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a42:	f383 8811 	msr	BASEPRI, r3
 8009a46:	f3bf 8f6f 	isb	sy
 8009a4a:	f3bf 8f4f 	dsb	sy
 8009a4e:	617b      	str	r3, [r7, #20]
}
 8009a50:	bf00      	nop
 8009a52:	e7fe      	b.n	8009a52 <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 8009a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d01e      	beq.n	8009a98 <prvInitialiseNewTimer+0x6e>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8009a5a:	f000 fae7 	bl	800a02c <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8009a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a60:	68fa      	ldr	r2, [r7, #12]
 8009a62:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8009a64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a66:	68ba      	ldr	r2, [r7, #8]
 8009a68:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8009a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a6c:	683a      	ldr	r2, [r7, #0]
 8009a6e:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8009a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a72:	6a3a      	ldr	r2, [r7, #32]
 8009a74:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8009a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a78:	3304      	adds	r3, #4
 8009a7a:	4618      	mov	r0, r3
 8009a7c:	f7fd fd96 	bl	80075ac <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d008      	beq.n	8009a98 <prvInitialiseNewTimer+0x6e>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8009a86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a88:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009a8c:	f043 0304 	orr.w	r3, r3, #4
 8009a90:	b2da      	uxtb	r2, r3
 8009a92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a94:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8009a98:	bf00      	nop
 8009a9a:	3718      	adds	r7, #24
 8009a9c:	46bd      	mov	sp, r7
 8009a9e:	bd80      	pop	{r7, pc}

08009aa0 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009aa0:	b580      	push	{r7, lr}
 8009aa2:	b08a      	sub	sp, #40	; 0x28
 8009aa4:	af00      	add	r7, sp, #0
 8009aa6:	60f8      	str	r0, [r7, #12]
 8009aa8:	60b9      	str	r1, [r7, #8]
 8009aaa:	607a      	str	r2, [r7, #4]
 8009aac:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009aae:	2300      	movs	r3, #0
 8009ab0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d10a      	bne.n	8009ace <xTimerGenericCommand+0x2e>
	__asm volatile
 8009ab8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009abc:	f383 8811 	msr	BASEPRI, r3
 8009ac0:	f3bf 8f6f 	isb	sy
 8009ac4:	f3bf 8f4f 	dsb	sy
 8009ac8:	623b      	str	r3, [r7, #32]
}
 8009aca:	bf00      	nop
 8009acc:	e7fe      	b.n	8009acc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009ace:	4b1a      	ldr	r3, [pc, #104]	; (8009b38 <xTimerGenericCommand+0x98>)
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d02a      	beq.n	8009b2c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009ad6:	68bb      	ldr	r3, [r7, #8]
 8009ad8:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009ae2:	68bb      	ldr	r3, [r7, #8]
 8009ae4:	2b05      	cmp	r3, #5
 8009ae6:	dc18      	bgt.n	8009b1a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009ae8:	f7ff fb18 	bl	800911c <xTaskGetSchedulerState>
 8009aec:	4603      	mov	r3, r0
 8009aee:	2b02      	cmp	r3, #2
 8009af0:	d109      	bne.n	8009b06 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009af2:	4b11      	ldr	r3, [pc, #68]	; (8009b38 <xTimerGenericCommand+0x98>)
 8009af4:	6818      	ldr	r0, [r3, #0]
 8009af6:	f107 0110 	add.w	r1, r7, #16
 8009afa:	2300      	movs	r3, #0
 8009afc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009afe:	f7fd ffdd 	bl	8007abc <xQueueGenericSend>
 8009b02:	6278      	str	r0, [r7, #36]	; 0x24
 8009b04:	e012      	b.n	8009b2c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009b06:	4b0c      	ldr	r3, [pc, #48]	; (8009b38 <xTimerGenericCommand+0x98>)
 8009b08:	6818      	ldr	r0, [r3, #0]
 8009b0a:	f107 0110 	add.w	r1, r7, #16
 8009b0e:	2300      	movs	r3, #0
 8009b10:	2200      	movs	r2, #0
 8009b12:	f7fd ffd3 	bl	8007abc <xQueueGenericSend>
 8009b16:	6278      	str	r0, [r7, #36]	; 0x24
 8009b18:	e008      	b.n	8009b2c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009b1a:	4b07      	ldr	r3, [pc, #28]	; (8009b38 <xTimerGenericCommand+0x98>)
 8009b1c:	6818      	ldr	r0, [r3, #0]
 8009b1e:	f107 0110 	add.w	r1, r7, #16
 8009b22:	2300      	movs	r3, #0
 8009b24:	683a      	ldr	r2, [r7, #0]
 8009b26:	f7fe f8c7 	bl	8007cb8 <xQueueGenericSendFromISR>
 8009b2a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009b2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009b2e:	4618      	mov	r0, r3
 8009b30:	3728      	adds	r7, #40	; 0x28
 8009b32:	46bd      	mov	sp, r7
 8009b34:	bd80      	pop	{r7, pc}
 8009b36:	bf00      	nop
 8009b38:	2001aa30 	.word	0x2001aa30

08009b3c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009b3c:	b580      	push	{r7, lr}
 8009b3e:	b088      	sub	sp, #32
 8009b40:	af02      	add	r7, sp, #8
 8009b42:	6078      	str	r0, [r7, #4]
 8009b44:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009b46:	4b22      	ldr	r3, [pc, #136]	; (8009bd0 <prvProcessExpiredTimer+0x94>)
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	68db      	ldr	r3, [r3, #12]
 8009b4c:	68db      	ldr	r3, [r3, #12]
 8009b4e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009b50:	697b      	ldr	r3, [r7, #20]
 8009b52:	3304      	adds	r3, #4
 8009b54:	4618      	mov	r0, r3
 8009b56:	f7fd fd93 	bl	8007680 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009b5a:	697b      	ldr	r3, [r7, #20]
 8009b5c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009b60:	f003 0304 	and.w	r3, r3, #4
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d022      	beq.n	8009bae <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009b68:	697b      	ldr	r3, [r7, #20]
 8009b6a:	699a      	ldr	r2, [r3, #24]
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	18d1      	adds	r1, r2, r3
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	683a      	ldr	r2, [r7, #0]
 8009b74:	6978      	ldr	r0, [r7, #20]
 8009b76:	f000 f8d1 	bl	8009d1c <prvInsertTimerInActiveList>
 8009b7a:	4603      	mov	r3, r0
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d01f      	beq.n	8009bc0 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009b80:	2300      	movs	r3, #0
 8009b82:	9300      	str	r3, [sp, #0]
 8009b84:	2300      	movs	r3, #0
 8009b86:	687a      	ldr	r2, [r7, #4]
 8009b88:	2100      	movs	r1, #0
 8009b8a:	6978      	ldr	r0, [r7, #20]
 8009b8c:	f7ff ff88 	bl	8009aa0 <xTimerGenericCommand>
 8009b90:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009b92:	693b      	ldr	r3, [r7, #16]
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d113      	bne.n	8009bc0 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8009b98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b9c:	f383 8811 	msr	BASEPRI, r3
 8009ba0:	f3bf 8f6f 	isb	sy
 8009ba4:	f3bf 8f4f 	dsb	sy
 8009ba8:	60fb      	str	r3, [r7, #12]
}
 8009baa:	bf00      	nop
 8009bac:	e7fe      	b.n	8009bac <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009bae:	697b      	ldr	r3, [r7, #20]
 8009bb0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009bb4:	f023 0301 	bic.w	r3, r3, #1
 8009bb8:	b2da      	uxtb	r2, r3
 8009bba:	697b      	ldr	r3, [r7, #20]
 8009bbc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009bc0:	697b      	ldr	r3, [r7, #20]
 8009bc2:	6a1b      	ldr	r3, [r3, #32]
 8009bc4:	6978      	ldr	r0, [r7, #20]
 8009bc6:	4798      	blx	r3
}
 8009bc8:	bf00      	nop
 8009bca:	3718      	adds	r7, #24
 8009bcc:	46bd      	mov	sp, r7
 8009bce:	bd80      	pop	{r7, pc}
 8009bd0:	2001aa28 	.word	0x2001aa28

08009bd4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009bd4:	b580      	push	{r7, lr}
 8009bd6:	b084      	sub	sp, #16
 8009bd8:	af00      	add	r7, sp, #0
 8009bda:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009bdc:	f107 0308 	add.w	r3, r7, #8
 8009be0:	4618      	mov	r0, r3
 8009be2:	f000 f857 	bl	8009c94 <prvGetNextExpireTime>
 8009be6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009be8:	68bb      	ldr	r3, [r7, #8]
 8009bea:	4619      	mov	r1, r3
 8009bec:	68f8      	ldr	r0, [r7, #12]
 8009bee:	f000 f803 	bl	8009bf8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009bf2:	f000 f8d5 	bl	8009da0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009bf6:	e7f1      	b.n	8009bdc <prvTimerTask+0x8>

08009bf8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009bf8:	b580      	push	{r7, lr}
 8009bfa:	b084      	sub	sp, #16
 8009bfc:	af00      	add	r7, sp, #0
 8009bfe:	6078      	str	r0, [r7, #4]
 8009c00:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009c02:	f7fe fe8f 	bl	8008924 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009c06:	f107 0308 	add.w	r3, r7, #8
 8009c0a:	4618      	mov	r0, r3
 8009c0c:	f000 f866 	bl	8009cdc <prvSampleTimeNow>
 8009c10:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009c12:	68bb      	ldr	r3, [r7, #8]
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d130      	bne.n	8009c7a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009c18:	683b      	ldr	r3, [r7, #0]
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d10a      	bne.n	8009c34 <prvProcessTimerOrBlockTask+0x3c>
 8009c1e:	687a      	ldr	r2, [r7, #4]
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	429a      	cmp	r2, r3
 8009c24:	d806      	bhi.n	8009c34 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009c26:	f7fe fe8b 	bl	8008940 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009c2a:	68f9      	ldr	r1, [r7, #12]
 8009c2c:	6878      	ldr	r0, [r7, #4]
 8009c2e:	f7ff ff85 	bl	8009b3c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009c32:	e024      	b.n	8009c7e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009c34:	683b      	ldr	r3, [r7, #0]
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d008      	beq.n	8009c4c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009c3a:	4b13      	ldr	r3, [pc, #76]	; (8009c88 <prvProcessTimerOrBlockTask+0x90>)
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d101      	bne.n	8009c48 <prvProcessTimerOrBlockTask+0x50>
 8009c44:	2301      	movs	r3, #1
 8009c46:	e000      	b.n	8009c4a <prvProcessTimerOrBlockTask+0x52>
 8009c48:	2300      	movs	r3, #0
 8009c4a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009c4c:	4b0f      	ldr	r3, [pc, #60]	; (8009c8c <prvProcessTimerOrBlockTask+0x94>)
 8009c4e:	6818      	ldr	r0, [r3, #0]
 8009c50:	687a      	ldr	r2, [r7, #4]
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	1ad3      	subs	r3, r2, r3
 8009c56:	683a      	ldr	r2, [r7, #0]
 8009c58:	4619      	mov	r1, r3
 8009c5a:	f7fe fc07 	bl	800846c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009c5e:	f7fe fe6f 	bl	8008940 <xTaskResumeAll>
 8009c62:	4603      	mov	r3, r0
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d10a      	bne.n	8009c7e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009c68:	4b09      	ldr	r3, [pc, #36]	; (8009c90 <prvProcessTimerOrBlockTask+0x98>)
 8009c6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009c6e:	601a      	str	r2, [r3, #0]
 8009c70:	f3bf 8f4f 	dsb	sy
 8009c74:	f3bf 8f6f 	isb	sy
}
 8009c78:	e001      	b.n	8009c7e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009c7a:	f7fe fe61 	bl	8008940 <xTaskResumeAll>
}
 8009c7e:	bf00      	nop
 8009c80:	3710      	adds	r7, #16
 8009c82:	46bd      	mov	sp, r7
 8009c84:	bd80      	pop	{r7, pc}
 8009c86:	bf00      	nop
 8009c88:	2001aa2c 	.word	0x2001aa2c
 8009c8c:	2001aa30 	.word	0x2001aa30
 8009c90:	e000ed04 	.word	0xe000ed04

08009c94 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009c94:	b480      	push	{r7}
 8009c96:	b085      	sub	sp, #20
 8009c98:	af00      	add	r7, sp, #0
 8009c9a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009c9c:	4b0e      	ldr	r3, [pc, #56]	; (8009cd8 <prvGetNextExpireTime+0x44>)
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d101      	bne.n	8009caa <prvGetNextExpireTime+0x16>
 8009ca6:	2201      	movs	r2, #1
 8009ca8:	e000      	b.n	8009cac <prvGetNextExpireTime+0x18>
 8009caa:	2200      	movs	r2, #0
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d105      	bne.n	8009cc4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009cb8:	4b07      	ldr	r3, [pc, #28]	; (8009cd8 <prvGetNextExpireTime+0x44>)
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	68db      	ldr	r3, [r3, #12]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	60fb      	str	r3, [r7, #12]
 8009cc2:	e001      	b.n	8009cc8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009cc4:	2300      	movs	r3, #0
 8009cc6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009cc8:	68fb      	ldr	r3, [r7, #12]
}
 8009cca:	4618      	mov	r0, r3
 8009ccc:	3714      	adds	r7, #20
 8009cce:	46bd      	mov	sp, r7
 8009cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd4:	4770      	bx	lr
 8009cd6:	bf00      	nop
 8009cd8:	2001aa28 	.word	0x2001aa28

08009cdc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009cdc:	b580      	push	{r7, lr}
 8009cde:	b084      	sub	sp, #16
 8009ce0:	af00      	add	r7, sp, #0
 8009ce2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009ce4:	f7fe feca 	bl	8008a7c <xTaskGetTickCount>
 8009ce8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009cea:	4b0b      	ldr	r3, [pc, #44]	; (8009d18 <prvSampleTimeNow+0x3c>)
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	68fa      	ldr	r2, [r7, #12]
 8009cf0:	429a      	cmp	r2, r3
 8009cf2:	d205      	bcs.n	8009d00 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009cf4:	f000 f936 	bl	8009f64 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	2201      	movs	r2, #1
 8009cfc:	601a      	str	r2, [r3, #0]
 8009cfe:	e002      	b.n	8009d06 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	2200      	movs	r2, #0
 8009d04:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009d06:	4a04      	ldr	r2, [pc, #16]	; (8009d18 <prvSampleTimeNow+0x3c>)
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009d0c:	68fb      	ldr	r3, [r7, #12]
}
 8009d0e:	4618      	mov	r0, r3
 8009d10:	3710      	adds	r7, #16
 8009d12:	46bd      	mov	sp, r7
 8009d14:	bd80      	pop	{r7, pc}
 8009d16:	bf00      	nop
 8009d18:	2001aa38 	.word	0x2001aa38

08009d1c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009d1c:	b580      	push	{r7, lr}
 8009d1e:	b086      	sub	sp, #24
 8009d20:	af00      	add	r7, sp, #0
 8009d22:	60f8      	str	r0, [r7, #12]
 8009d24:	60b9      	str	r1, [r7, #8]
 8009d26:	607a      	str	r2, [r7, #4]
 8009d28:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009d2a:	2300      	movs	r3, #0
 8009d2c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	68ba      	ldr	r2, [r7, #8]
 8009d32:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	68fa      	ldr	r2, [r7, #12]
 8009d38:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009d3a:	68ba      	ldr	r2, [r7, #8]
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	429a      	cmp	r2, r3
 8009d40:	d812      	bhi.n	8009d68 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009d42:	687a      	ldr	r2, [r7, #4]
 8009d44:	683b      	ldr	r3, [r7, #0]
 8009d46:	1ad2      	subs	r2, r2, r3
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	699b      	ldr	r3, [r3, #24]
 8009d4c:	429a      	cmp	r2, r3
 8009d4e:	d302      	bcc.n	8009d56 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009d50:	2301      	movs	r3, #1
 8009d52:	617b      	str	r3, [r7, #20]
 8009d54:	e01b      	b.n	8009d8e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009d56:	4b10      	ldr	r3, [pc, #64]	; (8009d98 <prvInsertTimerInActiveList+0x7c>)
 8009d58:	681a      	ldr	r2, [r3, #0]
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	3304      	adds	r3, #4
 8009d5e:	4619      	mov	r1, r3
 8009d60:	4610      	mov	r0, r2
 8009d62:	f7fd fc54 	bl	800760e <vListInsert>
 8009d66:	e012      	b.n	8009d8e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009d68:	687a      	ldr	r2, [r7, #4]
 8009d6a:	683b      	ldr	r3, [r7, #0]
 8009d6c:	429a      	cmp	r2, r3
 8009d6e:	d206      	bcs.n	8009d7e <prvInsertTimerInActiveList+0x62>
 8009d70:	68ba      	ldr	r2, [r7, #8]
 8009d72:	683b      	ldr	r3, [r7, #0]
 8009d74:	429a      	cmp	r2, r3
 8009d76:	d302      	bcc.n	8009d7e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009d78:	2301      	movs	r3, #1
 8009d7a:	617b      	str	r3, [r7, #20]
 8009d7c:	e007      	b.n	8009d8e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009d7e:	4b07      	ldr	r3, [pc, #28]	; (8009d9c <prvInsertTimerInActiveList+0x80>)
 8009d80:	681a      	ldr	r2, [r3, #0]
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	3304      	adds	r3, #4
 8009d86:	4619      	mov	r1, r3
 8009d88:	4610      	mov	r0, r2
 8009d8a:	f7fd fc40 	bl	800760e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009d8e:	697b      	ldr	r3, [r7, #20]
}
 8009d90:	4618      	mov	r0, r3
 8009d92:	3718      	adds	r7, #24
 8009d94:	46bd      	mov	sp, r7
 8009d96:	bd80      	pop	{r7, pc}
 8009d98:	2001aa2c 	.word	0x2001aa2c
 8009d9c:	2001aa28 	.word	0x2001aa28

08009da0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009da0:	b580      	push	{r7, lr}
 8009da2:	b08e      	sub	sp, #56	; 0x38
 8009da4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009da6:	e0ca      	b.n	8009f3e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	da18      	bge.n	8009de0 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009dae:	1d3b      	adds	r3, r7, #4
 8009db0:	3304      	adds	r3, #4
 8009db2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009db4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d10a      	bne.n	8009dd0 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8009dba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009dbe:	f383 8811 	msr	BASEPRI, r3
 8009dc2:	f3bf 8f6f 	isb	sy
 8009dc6:	f3bf 8f4f 	dsb	sy
 8009dca:	61fb      	str	r3, [r7, #28]
}
 8009dcc:	bf00      	nop
 8009dce:	e7fe      	b.n	8009dce <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009dd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009dd6:	6850      	ldr	r0, [r2, #4]
 8009dd8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009dda:	6892      	ldr	r2, [r2, #8]
 8009ddc:	4611      	mov	r1, r2
 8009dde:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	f2c0 80aa 	blt.w	8009f3c <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009dec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009dee:	695b      	ldr	r3, [r3, #20]
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d004      	beq.n	8009dfe <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009df4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009df6:	3304      	adds	r3, #4
 8009df8:	4618      	mov	r0, r3
 8009dfa:	f7fd fc41 	bl	8007680 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009dfe:	463b      	mov	r3, r7
 8009e00:	4618      	mov	r0, r3
 8009e02:	f7ff ff6b 	bl	8009cdc <prvSampleTimeNow>
 8009e06:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	2b09      	cmp	r3, #9
 8009e0c:	f200 8097 	bhi.w	8009f3e <prvProcessReceivedCommands+0x19e>
 8009e10:	a201      	add	r2, pc, #4	; (adr r2, 8009e18 <prvProcessReceivedCommands+0x78>)
 8009e12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e16:	bf00      	nop
 8009e18:	08009e41 	.word	0x08009e41
 8009e1c:	08009e41 	.word	0x08009e41
 8009e20:	08009e41 	.word	0x08009e41
 8009e24:	08009eb5 	.word	0x08009eb5
 8009e28:	08009ec9 	.word	0x08009ec9
 8009e2c:	08009f13 	.word	0x08009f13
 8009e30:	08009e41 	.word	0x08009e41
 8009e34:	08009e41 	.word	0x08009e41
 8009e38:	08009eb5 	.word	0x08009eb5
 8009e3c:	08009ec9 	.word	0x08009ec9
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009e40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e42:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009e46:	f043 0301 	orr.w	r3, r3, #1
 8009e4a:	b2da      	uxtb	r2, r3
 8009e4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e4e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009e52:	68ba      	ldr	r2, [r7, #8]
 8009e54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e56:	699b      	ldr	r3, [r3, #24]
 8009e58:	18d1      	adds	r1, r2, r3
 8009e5a:	68bb      	ldr	r3, [r7, #8]
 8009e5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009e5e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009e60:	f7ff ff5c 	bl	8009d1c <prvInsertTimerInActiveList>
 8009e64:	4603      	mov	r3, r0
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d069      	beq.n	8009f3e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009e6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e6c:	6a1b      	ldr	r3, [r3, #32]
 8009e6e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009e70:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009e72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e74:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009e78:	f003 0304 	and.w	r3, r3, #4
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d05e      	beq.n	8009f3e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009e80:	68ba      	ldr	r2, [r7, #8]
 8009e82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e84:	699b      	ldr	r3, [r3, #24]
 8009e86:	441a      	add	r2, r3
 8009e88:	2300      	movs	r3, #0
 8009e8a:	9300      	str	r3, [sp, #0]
 8009e8c:	2300      	movs	r3, #0
 8009e8e:	2100      	movs	r1, #0
 8009e90:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009e92:	f7ff fe05 	bl	8009aa0 <xTimerGenericCommand>
 8009e96:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009e98:	6a3b      	ldr	r3, [r7, #32]
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d14f      	bne.n	8009f3e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8009e9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ea2:	f383 8811 	msr	BASEPRI, r3
 8009ea6:	f3bf 8f6f 	isb	sy
 8009eaa:	f3bf 8f4f 	dsb	sy
 8009eae:	61bb      	str	r3, [r7, #24]
}
 8009eb0:	bf00      	nop
 8009eb2:	e7fe      	b.n	8009eb2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009eb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009eb6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009eba:	f023 0301 	bic.w	r3, r3, #1
 8009ebe:	b2da      	uxtb	r2, r3
 8009ec0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ec2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8009ec6:	e03a      	b.n	8009f3e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009ec8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009eca:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009ece:	f043 0301 	orr.w	r3, r3, #1
 8009ed2:	b2da      	uxtb	r2, r3
 8009ed4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ed6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009eda:	68ba      	ldr	r2, [r7, #8]
 8009edc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ede:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009ee0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ee2:	699b      	ldr	r3, [r3, #24]
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d10a      	bne.n	8009efe <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8009ee8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009eec:	f383 8811 	msr	BASEPRI, r3
 8009ef0:	f3bf 8f6f 	isb	sy
 8009ef4:	f3bf 8f4f 	dsb	sy
 8009ef8:	617b      	str	r3, [r7, #20]
}
 8009efa:	bf00      	nop
 8009efc:	e7fe      	b.n	8009efc <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009efe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f00:	699a      	ldr	r2, [r3, #24]
 8009f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f04:	18d1      	adds	r1, r2, r3
 8009f06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f0a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009f0c:	f7ff ff06 	bl	8009d1c <prvInsertTimerInActiveList>
					break;
 8009f10:	e015      	b.n	8009f3e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009f12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f14:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009f18:	f003 0302 	and.w	r3, r3, #2
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d103      	bne.n	8009f28 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8009f20:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009f22:	f000 fbfd 	bl	800a720 <vPortFree>
 8009f26:	e00a      	b.n	8009f3e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009f28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f2a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009f2e:	f023 0301 	bic.w	r3, r3, #1
 8009f32:	b2da      	uxtb	r2, r3
 8009f34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f36:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009f3a:	e000      	b.n	8009f3e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8009f3c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009f3e:	4b08      	ldr	r3, [pc, #32]	; (8009f60 <prvProcessReceivedCommands+0x1c0>)
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	1d39      	adds	r1, r7, #4
 8009f44:	2200      	movs	r2, #0
 8009f46:	4618      	mov	r0, r3
 8009f48:	f7fd ff52 	bl	8007df0 <xQueueReceive>
 8009f4c:	4603      	mov	r3, r0
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	f47f af2a 	bne.w	8009da8 <prvProcessReceivedCommands+0x8>
	}
}
 8009f54:	bf00      	nop
 8009f56:	bf00      	nop
 8009f58:	3730      	adds	r7, #48	; 0x30
 8009f5a:	46bd      	mov	sp, r7
 8009f5c:	bd80      	pop	{r7, pc}
 8009f5e:	bf00      	nop
 8009f60:	2001aa30 	.word	0x2001aa30

08009f64 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009f64:	b580      	push	{r7, lr}
 8009f66:	b088      	sub	sp, #32
 8009f68:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009f6a:	e048      	b.n	8009ffe <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009f6c:	4b2d      	ldr	r3, [pc, #180]	; (800a024 <prvSwitchTimerLists+0xc0>)
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	68db      	ldr	r3, [r3, #12]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009f76:	4b2b      	ldr	r3, [pc, #172]	; (800a024 <prvSwitchTimerLists+0xc0>)
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	68db      	ldr	r3, [r3, #12]
 8009f7c:	68db      	ldr	r3, [r3, #12]
 8009f7e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	3304      	adds	r3, #4
 8009f84:	4618      	mov	r0, r3
 8009f86:	f7fd fb7b 	bl	8007680 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	6a1b      	ldr	r3, [r3, #32]
 8009f8e:	68f8      	ldr	r0, [r7, #12]
 8009f90:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009f98:	f003 0304 	and.w	r3, r3, #4
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d02e      	beq.n	8009ffe <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	699b      	ldr	r3, [r3, #24]
 8009fa4:	693a      	ldr	r2, [r7, #16]
 8009fa6:	4413      	add	r3, r2
 8009fa8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009faa:	68ba      	ldr	r2, [r7, #8]
 8009fac:	693b      	ldr	r3, [r7, #16]
 8009fae:	429a      	cmp	r2, r3
 8009fb0:	d90e      	bls.n	8009fd0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	68ba      	ldr	r2, [r7, #8]
 8009fb6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	68fa      	ldr	r2, [r7, #12]
 8009fbc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009fbe:	4b19      	ldr	r3, [pc, #100]	; (800a024 <prvSwitchTimerLists+0xc0>)
 8009fc0:	681a      	ldr	r2, [r3, #0]
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	3304      	adds	r3, #4
 8009fc6:	4619      	mov	r1, r3
 8009fc8:	4610      	mov	r0, r2
 8009fca:	f7fd fb20 	bl	800760e <vListInsert>
 8009fce:	e016      	b.n	8009ffe <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009fd0:	2300      	movs	r3, #0
 8009fd2:	9300      	str	r3, [sp, #0]
 8009fd4:	2300      	movs	r3, #0
 8009fd6:	693a      	ldr	r2, [r7, #16]
 8009fd8:	2100      	movs	r1, #0
 8009fda:	68f8      	ldr	r0, [r7, #12]
 8009fdc:	f7ff fd60 	bl	8009aa0 <xTimerGenericCommand>
 8009fe0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d10a      	bne.n	8009ffe <prvSwitchTimerLists+0x9a>
	__asm volatile
 8009fe8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fec:	f383 8811 	msr	BASEPRI, r3
 8009ff0:	f3bf 8f6f 	isb	sy
 8009ff4:	f3bf 8f4f 	dsb	sy
 8009ff8:	603b      	str	r3, [r7, #0]
}
 8009ffa:	bf00      	nop
 8009ffc:	e7fe      	b.n	8009ffc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009ffe:	4b09      	ldr	r3, [pc, #36]	; (800a024 <prvSwitchTimerLists+0xc0>)
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	2b00      	cmp	r3, #0
 800a006:	d1b1      	bne.n	8009f6c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a008:	4b06      	ldr	r3, [pc, #24]	; (800a024 <prvSwitchTimerLists+0xc0>)
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a00e:	4b06      	ldr	r3, [pc, #24]	; (800a028 <prvSwitchTimerLists+0xc4>)
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	4a04      	ldr	r2, [pc, #16]	; (800a024 <prvSwitchTimerLists+0xc0>)
 800a014:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a016:	4a04      	ldr	r2, [pc, #16]	; (800a028 <prvSwitchTimerLists+0xc4>)
 800a018:	697b      	ldr	r3, [r7, #20]
 800a01a:	6013      	str	r3, [r2, #0]
}
 800a01c:	bf00      	nop
 800a01e:	3718      	adds	r7, #24
 800a020:	46bd      	mov	sp, r7
 800a022:	bd80      	pop	{r7, pc}
 800a024:	2001aa28 	.word	0x2001aa28
 800a028:	2001aa2c 	.word	0x2001aa2c

0800a02c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a02c:	b580      	push	{r7, lr}
 800a02e:	b082      	sub	sp, #8
 800a030:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a032:	f000 f987 	bl	800a344 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a036:	4b15      	ldr	r3, [pc, #84]	; (800a08c <prvCheckForValidListAndQueue+0x60>)
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d120      	bne.n	800a080 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a03e:	4814      	ldr	r0, [pc, #80]	; (800a090 <prvCheckForValidListAndQueue+0x64>)
 800a040:	f7fd fa94 	bl	800756c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a044:	4813      	ldr	r0, [pc, #76]	; (800a094 <prvCheckForValidListAndQueue+0x68>)
 800a046:	f7fd fa91 	bl	800756c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a04a:	4b13      	ldr	r3, [pc, #76]	; (800a098 <prvCheckForValidListAndQueue+0x6c>)
 800a04c:	4a10      	ldr	r2, [pc, #64]	; (800a090 <prvCheckForValidListAndQueue+0x64>)
 800a04e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a050:	4b12      	ldr	r3, [pc, #72]	; (800a09c <prvCheckForValidListAndQueue+0x70>)
 800a052:	4a10      	ldr	r2, [pc, #64]	; (800a094 <prvCheckForValidListAndQueue+0x68>)
 800a054:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a056:	2300      	movs	r3, #0
 800a058:	9300      	str	r3, [sp, #0]
 800a05a:	4b11      	ldr	r3, [pc, #68]	; (800a0a0 <prvCheckForValidListAndQueue+0x74>)
 800a05c:	4a11      	ldr	r2, [pc, #68]	; (800a0a4 <prvCheckForValidListAndQueue+0x78>)
 800a05e:	2110      	movs	r1, #16
 800a060:	200a      	movs	r0, #10
 800a062:	f7fd fb9f 	bl	80077a4 <xQueueGenericCreateStatic>
 800a066:	4603      	mov	r3, r0
 800a068:	4a08      	ldr	r2, [pc, #32]	; (800a08c <prvCheckForValidListAndQueue+0x60>)
 800a06a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a06c:	4b07      	ldr	r3, [pc, #28]	; (800a08c <prvCheckForValidListAndQueue+0x60>)
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	2b00      	cmp	r3, #0
 800a072:	d005      	beq.n	800a080 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a074:	4b05      	ldr	r3, [pc, #20]	; (800a08c <prvCheckForValidListAndQueue+0x60>)
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	490b      	ldr	r1, [pc, #44]	; (800a0a8 <prvCheckForValidListAndQueue+0x7c>)
 800a07a:	4618      	mov	r0, r3
 800a07c:	f7fe f9cc 	bl	8008418 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a080:	f000 f990 	bl	800a3a4 <vPortExitCritical>
}
 800a084:	bf00      	nop
 800a086:	46bd      	mov	sp, r7
 800a088:	bd80      	pop	{r7, pc}
 800a08a:	bf00      	nop
 800a08c:	2001aa30 	.word	0x2001aa30
 800a090:	2001aa00 	.word	0x2001aa00
 800a094:	2001aa14 	.word	0x2001aa14
 800a098:	2001aa28 	.word	0x2001aa28
 800a09c:	2001aa2c 	.word	0x2001aa2c
 800a0a0:	2001aadc 	.word	0x2001aadc
 800a0a4:	2001aa3c 	.word	0x2001aa3c
 800a0a8:	0800fe6c 	.word	0x0800fe6c

0800a0ac <pvTimerGetTimerID>:
	return xReturn;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 800a0ac:	b580      	push	{r7, lr}
 800a0ae:	b086      	sub	sp, #24
 800a0b0:	af00      	add	r7, sp, #0
 800a0b2:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d10a      	bne.n	800a0d4 <pvTimerGetTimerID+0x28>
	__asm volatile
 800a0be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0c2:	f383 8811 	msr	BASEPRI, r3
 800a0c6:	f3bf 8f6f 	isb	sy
 800a0ca:	f3bf 8f4f 	dsb	sy
 800a0ce:	60fb      	str	r3, [r7, #12]
}
 800a0d0:	bf00      	nop
 800a0d2:	e7fe      	b.n	800a0d2 <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 800a0d4:	f000 f936 	bl	800a344 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 800a0d8:	697b      	ldr	r3, [r7, #20]
 800a0da:	69db      	ldr	r3, [r3, #28]
 800a0dc:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800a0de:	f000 f961 	bl	800a3a4 <vPortExitCritical>

	return pvReturn;
 800a0e2:	693b      	ldr	r3, [r7, #16]
}
 800a0e4:	4618      	mov	r0, r3
 800a0e6:	3718      	adds	r7, #24
 800a0e8:	46bd      	mov	sp, r7
 800a0ea:	bd80      	pop	{r7, pc}

0800a0ec <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a0ec:	b480      	push	{r7}
 800a0ee:	b085      	sub	sp, #20
 800a0f0:	af00      	add	r7, sp, #0
 800a0f2:	60f8      	str	r0, [r7, #12]
 800a0f4:	60b9      	str	r1, [r7, #8]
 800a0f6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	3b04      	subs	r3, #4
 800a0fc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a104:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	3b04      	subs	r3, #4
 800a10a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a10c:	68bb      	ldr	r3, [r7, #8]
 800a10e:	f023 0201 	bic.w	r2, r3, #1
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	3b04      	subs	r3, #4
 800a11a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a11c:	4a0c      	ldr	r2, [pc, #48]	; (800a150 <pxPortInitialiseStack+0x64>)
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	3b14      	subs	r3, #20
 800a126:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a128:	687a      	ldr	r2, [r7, #4]
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	3b04      	subs	r3, #4
 800a132:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	f06f 0202 	mvn.w	r2, #2
 800a13a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	3b20      	subs	r3, #32
 800a140:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a142:	68fb      	ldr	r3, [r7, #12]
}
 800a144:	4618      	mov	r0, r3
 800a146:	3714      	adds	r7, #20
 800a148:	46bd      	mov	sp, r7
 800a14a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a14e:	4770      	bx	lr
 800a150:	0800a155 	.word	0x0800a155

0800a154 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a154:	b480      	push	{r7}
 800a156:	b085      	sub	sp, #20
 800a158:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a15a:	2300      	movs	r3, #0
 800a15c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a15e:	4b12      	ldr	r3, [pc, #72]	; (800a1a8 <prvTaskExitError+0x54>)
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a166:	d00a      	beq.n	800a17e <prvTaskExitError+0x2a>
	__asm volatile
 800a168:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a16c:	f383 8811 	msr	BASEPRI, r3
 800a170:	f3bf 8f6f 	isb	sy
 800a174:	f3bf 8f4f 	dsb	sy
 800a178:	60fb      	str	r3, [r7, #12]
}
 800a17a:	bf00      	nop
 800a17c:	e7fe      	b.n	800a17c <prvTaskExitError+0x28>
	__asm volatile
 800a17e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a182:	f383 8811 	msr	BASEPRI, r3
 800a186:	f3bf 8f6f 	isb	sy
 800a18a:	f3bf 8f4f 	dsb	sy
 800a18e:	60bb      	str	r3, [r7, #8]
}
 800a190:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a192:	bf00      	nop
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	2b00      	cmp	r3, #0
 800a198:	d0fc      	beq.n	800a194 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a19a:	bf00      	nop
 800a19c:	bf00      	nop
 800a19e:	3714      	adds	r7, #20
 800a1a0:	46bd      	mov	sp, r7
 800a1a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1a6:	4770      	bx	lr
 800a1a8:	2000009c 	.word	0x2000009c
 800a1ac:	00000000 	.word	0x00000000

0800a1b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a1b0:	4b07      	ldr	r3, [pc, #28]	; (800a1d0 <pxCurrentTCBConst2>)
 800a1b2:	6819      	ldr	r1, [r3, #0]
 800a1b4:	6808      	ldr	r0, [r1, #0]
 800a1b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1ba:	f380 8809 	msr	PSP, r0
 800a1be:	f3bf 8f6f 	isb	sy
 800a1c2:	f04f 0000 	mov.w	r0, #0
 800a1c6:	f380 8811 	msr	BASEPRI, r0
 800a1ca:	4770      	bx	lr
 800a1cc:	f3af 8000 	nop.w

0800a1d0 <pxCurrentTCBConst2>:
 800a1d0:	2001a500 	.word	0x2001a500
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a1d4:	bf00      	nop
 800a1d6:	bf00      	nop

0800a1d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a1d8:	4808      	ldr	r0, [pc, #32]	; (800a1fc <prvPortStartFirstTask+0x24>)
 800a1da:	6800      	ldr	r0, [r0, #0]
 800a1dc:	6800      	ldr	r0, [r0, #0]
 800a1de:	f380 8808 	msr	MSP, r0
 800a1e2:	f04f 0000 	mov.w	r0, #0
 800a1e6:	f380 8814 	msr	CONTROL, r0
 800a1ea:	b662      	cpsie	i
 800a1ec:	b661      	cpsie	f
 800a1ee:	f3bf 8f4f 	dsb	sy
 800a1f2:	f3bf 8f6f 	isb	sy
 800a1f6:	df00      	svc	0
 800a1f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a1fa:	bf00      	nop
 800a1fc:	e000ed08 	.word	0xe000ed08

0800a200 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a200:	b580      	push	{r7, lr}
 800a202:	b086      	sub	sp, #24
 800a204:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a206:	4b46      	ldr	r3, [pc, #280]	; (800a320 <xPortStartScheduler+0x120>)
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	4a46      	ldr	r2, [pc, #280]	; (800a324 <xPortStartScheduler+0x124>)
 800a20c:	4293      	cmp	r3, r2
 800a20e:	d10a      	bne.n	800a226 <xPortStartScheduler+0x26>
	__asm volatile
 800a210:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a214:	f383 8811 	msr	BASEPRI, r3
 800a218:	f3bf 8f6f 	isb	sy
 800a21c:	f3bf 8f4f 	dsb	sy
 800a220:	613b      	str	r3, [r7, #16]
}
 800a222:	bf00      	nop
 800a224:	e7fe      	b.n	800a224 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a226:	4b3e      	ldr	r3, [pc, #248]	; (800a320 <xPortStartScheduler+0x120>)
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	4a3f      	ldr	r2, [pc, #252]	; (800a328 <xPortStartScheduler+0x128>)
 800a22c:	4293      	cmp	r3, r2
 800a22e:	d10a      	bne.n	800a246 <xPortStartScheduler+0x46>
	__asm volatile
 800a230:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a234:	f383 8811 	msr	BASEPRI, r3
 800a238:	f3bf 8f6f 	isb	sy
 800a23c:	f3bf 8f4f 	dsb	sy
 800a240:	60fb      	str	r3, [r7, #12]
}
 800a242:	bf00      	nop
 800a244:	e7fe      	b.n	800a244 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a246:	4b39      	ldr	r3, [pc, #228]	; (800a32c <xPortStartScheduler+0x12c>)
 800a248:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a24a:	697b      	ldr	r3, [r7, #20]
 800a24c:	781b      	ldrb	r3, [r3, #0]
 800a24e:	b2db      	uxtb	r3, r3
 800a250:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a252:	697b      	ldr	r3, [r7, #20]
 800a254:	22ff      	movs	r2, #255	; 0xff
 800a256:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a258:	697b      	ldr	r3, [r7, #20]
 800a25a:	781b      	ldrb	r3, [r3, #0]
 800a25c:	b2db      	uxtb	r3, r3
 800a25e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a260:	78fb      	ldrb	r3, [r7, #3]
 800a262:	b2db      	uxtb	r3, r3
 800a264:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a268:	b2da      	uxtb	r2, r3
 800a26a:	4b31      	ldr	r3, [pc, #196]	; (800a330 <xPortStartScheduler+0x130>)
 800a26c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a26e:	4b31      	ldr	r3, [pc, #196]	; (800a334 <xPortStartScheduler+0x134>)
 800a270:	2207      	movs	r2, #7
 800a272:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a274:	e009      	b.n	800a28a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800a276:	4b2f      	ldr	r3, [pc, #188]	; (800a334 <xPortStartScheduler+0x134>)
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	3b01      	subs	r3, #1
 800a27c:	4a2d      	ldr	r2, [pc, #180]	; (800a334 <xPortStartScheduler+0x134>)
 800a27e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a280:	78fb      	ldrb	r3, [r7, #3]
 800a282:	b2db      	uxtb	r3, r3
 800a284:	005b      	lsls	r3, r3, #1
 800a286:	b2db      	uxtb	r3, r3
 800a288:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a28a:	78fb      	ldrb	r3, [r7, #3]
 800a28c:	b2db      	uxtb	r3, r3
 800a28e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a292:	2b80      	cmp	r3, #128	; 0x80
 800a294:	d0ef      	beq.n	800a276 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a296:	4b27      	ldr	r3, [pc, #156]	; (800a334 <xPortStartScheduler+0x134>)
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	f1c3 0307 	rsb	r3, r3, #7
 800a29e:	2b04      	cmp	r3, #4
 800a2a0:	d00a      	beq.n	800a2b8 <xPortStartScheduler+0xb8>
	__asm volatile
 800a2a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2a6:	f383 8811 	msr	BASEPRI, r3
 800a2aa:	f3bf 8f6f 	isb	sy
 800a2ae:	f3bf 8f4f 	dsb	sy
 800a2b2:	60bb      	str	r3, [r7, #8]
}
 800a2b4:	bf00      	nop
 800a2b6:	e7fe      	b.n	800a2b6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a2b8:	4b1e      	ldr	r3, [pc, #120]	; (800a334 <xPortStartScheduler+0x134>)
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	021b      	lsls	r3, r3, #8
 800a2be:	4a1d      	ldr	r2, [pc, #116]	; (800a334 <xPortStartScheduler+0x134>)
 800a2c0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a2c2:	4b1c      	ldr	r3, [pc, #112]	; (800a334 <xPortStartScheduler+0x134>)
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a2ca:	4a1a      	ldr	r2, [pc, #104]	; (800a334 <xPortStartScheduler+0x134>)
 800a2cc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	b2da      	uxtb	r2, r3
 800a2d2:	697b      	ldr	r3, [r7, #20]
 800a2d4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a2d6:	4b18      	ldr	r3, [pc, #96]	; (800a338 <xPortStartScheduler+0x138>)
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	4a17      	ldr	r2, [pc, #92]	; (800a338 <xPortStartScheduler+0x138>)
 800a2dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a2e0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a2e2:	4b15      	ldr	r3, [pc, #84]	; (800a338 <xPortStartScheduler+0x138>)
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	4a14      	ldr	r2, [pc, #80]	; (800a338 <xPortStartScheduler+0x138>)
 800a2e8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800a2ec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a2ee:	f000 f8dd 	bl	800a4ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a2f2:	4b12      	ldr	r3, [pc, #72]	; (800a33c <xPortStartScheduler+0x13c>)
 800a2f4:	2200      	movs	r2, #0
 800a2f6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a2f8:	f000 f8fc 	bl	800a4f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a2fc:	4b10      	ldr	r3, [pc, #64]	; (800a340 <xPortStartScheduler+0x140>)
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	4a0f      	ldr	r2, [pc, #60]	; (800a340 <xPortStartScheduler+0x140>)
 800a302:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800a306:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a308:	f7ff ff66 	bl	800a1d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a30c:	f7fe fc80 	bl	8008c10 <vTaskSwitchContext>
	prvTaskExitError();
 800a310:	f7ff ff20 	bl	800a154 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a314:	2300      	movs	r3, #0
}
 800a316:	4618      	mov	r0, r3
 800a318:	3718      	adds	r7, #24
 800a31a:	46bd      	mov	sp, r7
 800a31c:	bd80      	pop	{r7, pc}
 800a31e:	bf00      	nop
 800a320:	e000ed00 	.word	0xe000ed00
 800a324:	410fc271 	.word	0x410fc271
 800a328:	410fc270 	.word	0x410fc270
 800a32c:	e000e400 	.word	0xe000e400
 800a330:	2001ab2c 	.word	0x2001ab2c
 800a334:	2001ab30 	.word	0x2001ab30
 800a338:	e000ed20 	.word	0xe000ed20
 800a33c:	2000009c 	.word	0x2000009c
 800a340:	e000ef34 	.word	0xe000ef34

0800a344 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a344:	b480      	push	{r7}
 800a346:	b083      	sub	sp, #12
 800a348:	af00      	add	r7, sp, #0
	__asm volatile
 800a34a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a34e:	f383 8811 	msr	BASEPRI, r3
 800a352:	f3bf 8f6f 	isb	sy
 800a356:	f3bf 8f4f 	dsb	sy
 800a35a:	607b      	str	r3, [r7, #4]
}
 800a35c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a35e:	4b0f      	ldr	r3, [pc, #60]	; (800a39c <vPortEnterCritical+0x58>)
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	3301      	adds	r3, #1
 800a364:	4a0d      	ldr	r2, [pc, #52]	; (800a39c <vPortEnterCritical+0x58>)
 800a366:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a368:	4b0c      	ldr	r3, [pc, #48]	; (800a39c <vPortEnterCritical+0x58>)
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	2b01      	cmp	r3, #1
 800a36e:	d10f      	bne.n	800a390 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a370:	4b0b      	ldr	r3, [pc, #44]	; (800a3a0 <vPortEnterCritical+0x5c>)
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	b2db      	uxtb	r3, r3
 800a376:	2b00      	cmp	r3, #0
 800a378:	d00a      	beq.n	800a390 <vPortEnterCritical+0x4c>
	__asm volatile
 800a37a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a37e:	f383 8811 	msr	BASEPRI, r3
 800a382:	f3bf 8f6f 	isb	sy
 800a386:	f3bf 8f4f 	dsb	sy
 800a38a:	603b      	str	r3, [r7, #0]
}
 800a38c:	bf00      	nop
 800a38e:	e7fe      	b.n	800a38e <vPortEnterCritical+0x4a>
	}
}
 800a390:	bf00      	nop
 800a392:	370c      	adds	r7, #12
 800a394:	46bd      	mov	sp, r7
 800a396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a39a:	4770      	bx	lr
 800a39c:	2000009c 	.word	0x2000009c
 800a3a0:	e000ed04 	.word	0xe000ed04

0800a3a4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a3a4:	b480      	push	{r7}
 800a3a6:	b083      	sub	sp, #12
 800a3a8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a3aa:	4b12      	ldr	r3, [pc, #72]	; (800a3f4 <vPortExitCritical+0x50>)
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d10a      	bne.n	800a3c8 <vPortExitCritical+0x24>
	__asm volatile
 800a3b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3b6:	f383 8811 	msr	BASEPRI, r3
 800a3ba:	f3bf 8f6f 	isb	sy
 800a3be:	f3bf 8f4f 	dsb	sy
 800a3c2:	607b      	str	r3, [r7, #4]
}
 800a3c4:	bf00      	nop
 800a3c6:	e7fe      	b.n	800a3c6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a3c8:	4b0a      	ldr	r3, [pc, #40]	; (800a3f4 <vPortExitCritical+0x50>)
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	3b01      	subs	r3, #1
 800a3ce:	4a09      	ldr	r2, [pc, #36]	; (800a3f4 <vPortExitCritical+0x50>)
 800a3d0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a3d2:	4b08      	ldr	r3, [pc, #32]	; (800a3f4 <vPortExitCritical+0x50>)
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d105      	bne.n	800a3e6 <vPortExitCritical+0x42>
 800a3da:	2300      	movs	r3, #0
 800a3dc:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a3de:	683b      	ldr	r3, [r7, #0]
 800a3e0:	f383 8811 	msr	BASEPRI, r3
}
 800a3e4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a3e6:	bf00      	nop
 800a3e8:	370c      	adds	r7, #12
 800a3ea:	46bd      	mov	sp, r7
 800a3ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3f0:	4770      	bx	lr
 800a3f2:	bf00      	nop
 800a3f4:	2000009c 	.word	0x2000009c
	...

0800a400 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a400:	f3ef 8009 	mrs	r0, PSP
 800a404:	f3bf 8f6f 	isb	sy
 800a408:	4b15      	ldr	r3, [pc, #84]	; (800a460 <pxCurrentTCBConst>)
 800a40a:	681a      	ldr	r2, [r3, #0]
 800a40c:	f01e 0f10 	tst.w	lr, #16
 800a410:	bf08      	it	eq
 800a412:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a416:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a41a:	6010      	str	r0, [r2, #0]
 800a41c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a420:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a424:	f380 8811 	msr	BASEPRI, r0
 800a428:	f3bf 8f4f 	dsb	sy
 800a42c:	f3bf 8f6f 	isb	sy
 800a430:	f7fe fbee 	bl	8008c10 <vTaskSwitchContext>
 800a434:	f04f 0000 	mov.w	r0, #0
 800a438:	f380 8811 	msr	BASEPRI, r0
 800a43c:	bc09      	pop	{r0, r3}
 800a43e:	6819      	ldr	r1, [r3, #0]
 800a440:	6808      	ldr	r0, [r1, #0]
 800a442:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a446:	f01e 0f10 	tst.w	lr, #16
 800a44a:	bf08      	it	eq
 800a44c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a450:	f380 8809 	msr	PSP, r0
 800a454:	f3bf 8f6f 	isb	sy
 800a458:	4770      	bx	lr
 800a45a:	bf00      	nop
 800a45c:	f3af 8000 	nop.w

0800a460 <pxCurrentTCBConst>:
 800a460:	2001a500 	.word	0x2001a500
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a464:	bf00      	nop
 800a466:	bf00      	nop

0800a468 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a468:	b580      	push	{r7, lr}
 800a46a:	b082      	sub	sp, #8
 800a46c:	af00      	add	r7, sp, #0
	__asm volatile
 800a46e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a472:	f383 8811 	msr	BASEPRI, r3
 800a476:	f3bf 8f6f 	isb	sy
 800a47a:	f3bf 8f4f 	dsb	sy
 800a47e:	607b      	str	r3, [r7, #4]
}
 800a480:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a482:	f7fe fb0b 	bl	8008a9c <xTaskIncrementTick>
 800a486:	4603      	mov	r3, r0
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d003      	beq.n	800a494 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a48c:	4b06      	ldr	r3, [pc, #24]	; (800a4a8 <xPortSysTickHandler+0x40>)
 800a48e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a492:	601a      	str	r2, [r3, #0]
 800a494:	2300      	movs	r3, #0
 800a496:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a498:	683b      	ldr	r3, [r7, #0]
 800a49a:	f383 8811 	msr	BASEPRI, r3
}
 800a49e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a4a0:	bf00      	nop
 800a4a2:	3708      	adds	r7, #8
 800a4a4:	46bd      	mov	sp, r7
 800a4a6:	bd80      	pop	{r7, pc}
 800a4a8:	e000ed04 	.word	0xe000ed04

0800a4ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a4ac:	b480      	push	{r7}
 800a4ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a4b0:	4b0b      	ldr	r3, [pc, #44]	; (800a4e0 <vPortSetupTimerInterrupt+0x34>)
 800a4b2:	2200      	movs	r2, #0
 800a4b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a4b6:	4b0b      	ldr	r3, [pc, #44]	; (800a4e4 <vPortSetupTimerInterrupt+0x38>)
 800a4b8:	2200      	movs	r2, #0
 800a4ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a4bc:	4b0a      	ldr	r3, [pc, #40]	; (800a4e8 <vPortSetupTimerInterrupt+0x3c>)
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	4a0a      	ldr	r2, [pc, #40]	; (800a4ec <vPortSetupTimerInterrupt+0x40>)
 800a4c2:	fba2 2303 	umull	r2, r3, r2, r3
 800a4c6:	099b      	lsrs	r3, r3, #6
 800a4c8:	4a09      	ldr	r2, [pc, #36]	; (800a4f0 <vPortSetupTimerInterrupt+0x44>)
 800a4ca:	3b01      	subs	r3, #1
 800a4cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a4ce:	4b04      	ldr	r3, [pc, #16]	; (800a4e0 <vPortSetupTimerInterrupt+0x34>)
 800a4d0:	2207      	movs	r2, #7
 800a4d2:	601a      	str	r2, [r3, #0]
}
 800a4d4:	bf00      	nop
 800a4d6:	46bd      	mov	sp, r7
 800a4d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4dc:	4770      	bx	lr
 800a4de:	bf00      	nop
 800a4e0:	e000e010 	.word	0xe000e010
 800a4e4:	e000e018 	.word	0xe000e018
 800a4e8:	20000090 	.word	0x20000090
 800a4ec:	10624dd3 	.word	0x10624dd3
 800a4f0:	e000e014 	.word	0xe000e014

0800a4f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a4f4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800a504 <vPortEnableVFP+0x10>
 800a4f8:	6801      	ldr	r1, [r0, #0]
 800a4fa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a4fe:	6001      	str	r1, [r0, #0]
 800a500:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a502:	bf00      	nop
 800a504:	e000ed88 	.word	0xe000ed88

0800a508 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a508:	b480      	push	{r7}
 800a50a:	b085      	sub	sp, #20
 800a50c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a50e:	f3ef 8305 	mrs	r3, IPSR
 800a512:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	2b0f      	cmp	r3, #15
 800a518:	d914      	bls.n	800a544 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a51a:	4a17      	ldr	r2, [pc, #92]	; (800a578 <vPortValidateInterruptPriority+0x70>)
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	4413      	add	r3, r2
 800a520:	781b      	ldrb	r3, [r3, #0]
 800a522:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a524:	4b15      	ldr	r3, [pc, #84]	; (800a57c <vPortValidateInterruptPriority+0x74>)
 800a526:	781b      	ldrb	r3, [r3, #0]
 800a528:	7afa      	ldrb	r2, [r7, #11]
 800a52a:	429a      	cmp	r2, r3
 800a52c:	d20a      	bcs.n	800a544 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800a52e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a532:	f383 8811 	msr	BASEPRI, r3
 800a536:	f3bf 8f6f 	isb	sy
 800a53a:	f3bf 8f4f 	dsb	sy
 800a53e:	607b      	str	r3, [r7, #4]
}
 800a540:	bf00      	nop
 800a542:	e7fe      	b.n	800a542 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a544:	4b0e      	ldr	r3, [pc, #56]	; (800a580 <vPortValidateInterruptPriority+0x78>)
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a54c:	4b0d      	ldr	r3, [pc, #52]	; (800a584 <vPortValidateInterruptPriority+0x7c>)
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	429a      	cmp	r2, r3
 800a552:	d90a      	bls.n	800a56a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800a554:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a558:	f383 8811 	msr	BASEPRI, r3
 800a55c:	f3bf 8f6f 	isb	sy
 800a560:	f3bf 8f4f 	dsb	sy
 800a564:	603b      	str	r3, [r7, #0]
}
 800a566:	bf00      	nop
 800a568:	e7fe      	b.n	800a568 <vPortValidateInterruptPriority+0x60>
	}
 800a56a:	bf00      	nop
 800a56c:	3714      	adds	r7, #20
 800a56e:	46bd      	mov	sp, r7
 800a570:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a574:	4770      	bx	lr
 800a576:	bf00      	nop
 800a578:	e000e3f0 	.word	0xe000e3f0
 800a57c:	2001ab2c 	.word	0x2001ab2c
 800a580:	e000ed0c 	.word	0xe000ed0c
 800a584:	2001ab30 	.word	0x2001ab30

0800a588 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a588:	b580      	push	{r7, lr}
 800a58a:	b08a      	sub	sp, #40	; 0x28
 800a58c:	af00      	add	r7, sp, #0
 800a58e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a590:	2300      	movs	r3, #0
 800a592:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a594:	f7fe f9c6 	bl	8008924 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a598:	4b5b      	ldr	r3, [pc, #364]	; (800a708 <pvPortMalloc+0x180>)
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d101      	bne.n	800a5a4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a5a0:	f000 f920 	bl	800a7e4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a5a4:	4b59      	ldr	r3, [pc, #356]	; (800a70c <pvPortMalloc+0x184>)
 800a5a6:	681a      	ldr	r2, [r3, #0]
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	4013      	ands	r3, r2
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	f040 8093 	bne.w	800a6d8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	d01d      	beq.n	800a5f4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800a5b8:	2208      	movs	r2, #8
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	4413      	add	r3, r2
 800a5be:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	f003 0307 	and.w	r3, r3, #7
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	d014      	beq.n	800a5f4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	f023 0307 	bic.w	r3, r3, #7
 800a5d0:	3308      	adds	r3, #8
 800a5d2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	f003 0307 	and.w	r3, r3, #7
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d00a      	beq.n	800a5f4 <pvPortMalloc+0x6c>
	__asm volatile
 800a5de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5e2:	f383 8811 	msr	BASEPRI, r3
 800a5e6:	f3bf 8f6f 	isb	sy
 800a5ea:	f3bf 8f4f 	dsb	sy
 800a5ee:	617b      	str	r3, [r7, #20]
}
 800a5f0:	bf00      	nop
 800a5f2:	e7fe      	b.n	800a5f2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d06e      	beq.n	800a6d8 <pvPortMalloc+0x150>
 800a5fa:	4b45      	ldr	r3, [pc, #276]	; (800a710 <pvPortMalloc+0x188>)
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	687a      	ldr	r2, [r7, #4]
 800a600:	429a      	cmp	r2, r3
 800a602:	d869      	bhi.n	800a6d8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a604:	4b43      	ldr	r3, [pc, #268]	; (800a714 <pvPortMalloc+0x18c>)
 800a606:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a608:	4b42      	ldr	r3, [pc, #264]	; (800a714 <pvPortMalloc+0x18c>)
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a60e:	e004      	b.n	800a61a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800a610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a612:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a61a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a61c:	685b      	ldr	r3, [r3, #4]
 800a61e:	687a      	ldr	r2, [r7, #4]
 800a620:	429a      	cmp	r2, r3
 800a622:	d903      	bls.n	800a62c <pvPortMalloc+0xa4>
 800a624:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d1f1      	bne.n	800a610 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a62c:	4b36      	ldr	r3, [pc, #216]	; (800a708 <pvPortMalloc+0x180>)
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a632:	429a      	cmp	r2, r3
 800a634:	d050      	beq.n	800a6d8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a636:	6a3b      	ldr	r3, [r7, #32]
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	2208      	movs	r2, #8
 800a63c:	4413      	add	r3, r2
 800a63e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a642:	681a      	ldr	r2, [r3, #0]
 800a644:	6a3b      	ldr	r3, [r7, #32]
 800a646:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a64a:	685a      	ldr	r2, [r3, #4]
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	1ad2      	subs	r2, r2, r3
 800a650:	2308      	movs	r3, #8
 800a652:	005b      	lsls	r3, r3, #1
 800a654:	429a      	cmp	r2, r3
 800a656:	d91f      	bls.n	800a698 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a658:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	4413      	add	r3, r2
 800a65e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a660:	69bb      	ldr	r3, [r7, #24]
 800a662:	f003 0307 	and.w	r3, r3, #7
 800a666:	2b00      	cmp	r3, #0
 800a668:	d00a      	beq.n	800a680 <pvPortMalloc+0xf8>
	__asm volatile
 800a66a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a66e:	f383 8811 	msr	BASEPRI, r3
 800a672:	f3bf 8f6f 	isb	sy
 800a676:	f3bf 8f4f 	dsb	sy
 800a67a:	613b      	str	r3, [r7, #16]
}
 800a67c:	bf00      	nop
 800a67e:	e7fe      	b.n	800a67e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a682:	685a      	ldr	r2, [r3, #4]
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	1ad2      	subs	r2, r2, r3
 800a688:	69bb      	ldr	r3, [r7, #24]
 800a68a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a68c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a68e:	687a      	ldr	r2, [r7, #4]
 800a690:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a692:	69b8      	ldr	r0, [r7, #24]
 800a694:	f000 f908 	bl	800a8a8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a698:	4b1d      	ldr	r3, [pc, #116]	; (800a710 <pvPortMalloc+0x188>)
 800a69a:	681a      	ldr	r2, [r3, #0]
 800a69c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a69e:	685b      	ldr	r3, [r3, #4]
 800a6a0:	1ad3      	subs	r3, r2, r3
 800a6a2:	4a1b      	ldr	r2, [pc, #108]	; (800a710 <pvPortMalloc+0x188>)
 800a6a4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a6a6:	4b1a      	ldr	r3, [pc, #104]	; (800a710 <pvPortMalloc+0x188>)
 800a6a8:	681a      	ldr	r2, [r3, #0]
 800a6aa:	4b1b      	ldr	r3, [pc, #108]	; (800a718 <pvPortMalloc+0x190>)
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	429a      	cmp	r2, r3
 800a6b0:	d203      	bcs.n	800a6ba <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a6b2:	4b17      	ldr	r3, [pc, #92]	; (800a710 <pvPortMalloc+0x188>)
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	4a18      	ldr	r2, [pc, #96]	; (800a718 <pvPortMalloc+0x190>)
 800a6b8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a6ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6bc:	685a      	ldr	r2, [r3, #4]
 800a6be:	4b13      	ldr	r3, [pc, #76]	; (800a70c <pvPortMalloc+0x184>)
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	431a      	orrs	r2, r3
 800a6c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6c6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a6c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6ca:	2200      	movs	r2, #0
 800a6cc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a6ce:	4b13      	ldr	r3, [pc, #76]	; (800a71c <pvPortMalloc+0x194>)
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	3301      	adds	r3, #1
 800a6d4:	4a11      	ldr	r2, [pc, #68]	; (800a71c <pvPortMalloc+0x194>)
 800a6d6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a6d8:	f7fe f932 	bl	8008940 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a6dc:	69fb      	ldr	r3, [r7, #28]
 800a6de:	f003 0307 	and.w	r3, r3, #7
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d00a      	beq.n	800a6fc <pvPortMalloc+0x174>
	__asm volatile
 800a6e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6ea:	f383 8811 	msr	BASEPRI, r3
 800a6ee:	f3bf 8f6f 	isb	sy
 800a6f2:	f3bf 8f4f 	dsb	sy
 800a6f6:	60fb      	str	r3, [r7, #12]
}
 800a6f8:	bf00      	nop
 800a6fa:	e7fe      	b.n	800a6fa <pvPortMalloc+0x172>
	return pvReturn;
 800a6fc:	69fb      	ldr	r3, [r7, #28]
}
 800a6fe:	4618      	mov	r0, r3
 800a700:	3728      	adds	r7, #40	; 0x28
 800a702:	46bd      	mov	sp, r7
 800a704:	bd80      	pop	{r7, pc}
 800a706:	bf00      	nop
 800a708:	2001cadc 	.word	0x2001cadc
 800a70c:	2001caf0 	.word	0x2001caf0
 800a710:	2001cae0 	.word	0x2001cae0
 800a714:	2001cad4 	.word	0x2001cad4
 800a718:	2001cae4 	.word	0x2001cae4
 800a71c:	2001cae8 	.word	0x2001cae8

0800a720 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a720:	b580      	push	{r7, lr}
 800a722:	b086      	sub	sp, #24
 800a724:	af00      	add	r7, sp, #0
 800a726:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d04d      	beq.n	800a7ce <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a732:	2308      	movs	r3, #8
 800a734:	425b      	negs	r3, r3
 800a736:	697a      	ldr	r2, [r7, #20]
 800a738:	4413      	add	r3, r2
 800a73a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a73c:	697b      	ldr	r3, [r7, #20]
 800a73e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a740:	693b      	ldr	r3, [r7, #16]
 800a742:	685a      	ldr	r2, [r3, #4]
 800a744:	4b24      	ldr	r3, [pc, #144]	; (800a7d8 <vPortFree+0xb8>)
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	4013      	ands	r3, r2
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d10a      	bne.n	800a764 <vPortFree+0x44>
	__asm volatile
 800a74e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a752:	f383 8811 	msr	BASEPRI, r3
 800a756:	f3bf 8f6f 	isb	sy
 800a75a:	f3bf 8f4f 	dsb	sy
 800a75e:	60fb      	str	r3, [r7, #12]
}
 800a760:	bf00      	nop
 800a762:	e7fe      	b.n	800a762 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a764:	693b      	ldr	r3, [r7, #16]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d00a      	beq.n	800a782 <vPortFree+0x62>
	__asm volatile
 800a76c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a770:	f383 8811 	msr	BASEPRI, r3
 800a774:	f3bf 8f6f 	isb	sy
 800a778:	f3bf 8f4f 	dsb	sy
 800a77c:	60bb      	str	r3, [r7, #8]
}
 800a77e:	bf00      	nop
 800a780:	e7fe      	b.n	800a780 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a782:	693b      	ldr	r3, [r7, #16]
 800a784:	685a      	ldr	r2, [r3, #4]
 800a786:	4b14      	ldr	r3, [pc, #80]	; (800a7d8 <vPortFree+0xb8>)
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	4013      	ands	r3, r2
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d01e      	beq.n	800a7ce <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a790:	693b      	ldr	r3, [r7, #16]
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	2b00      	cmp	r3, #0
 800a796:	d11a      	bne.n	800a7ce <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a798:	693b      	ldr	r3, [r7, #16]
 800a79a:	685a      	ldr	r2, [r3, #4]
 800a79c:	4b0e      	ldr	r3, [pc, #56]	; (800a7d8 <vPortFree+0xb8>)
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	43db      	mvns	r3, r3
 800a7a2:	401a      	ands	r2, r3
 800a7a4:	693b      	ldr	r3, [r7, #16]
 800a7a6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a7a8:	f7fe f8bc 	bl	8008924 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a7ac:	693b      	ldr	r3, [r7, #16]
 800a7ae:	685a      	ldr	r2, [r3, #4]
 800a7b0:	4b0a      	ldr	r3, [pc, #40]	; (800a7dc <vPortFree+0xbc>)
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	4413      	add	r3, r2
 800a7b6:	4a09      	ldr	r2, [pc, #36]	; (800a7dc <vPortFree+0xbc>)
 800a7b8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a7ba:	6938      	ldr	r0, [r7, #16]
 800a7bc:	f000 f874 	bl	800a8a8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a7c0:	4b07      	ldr	r3, [pc, #28]	; (800a7e0 <vPortFree+0xc0>)
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	3301      	adds	r3, #1
 800a7c6:	4a06      	ldr	r2, [pc, #24]	; (800a7e0 <vPortFree+0xc0>)
 800a7c8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a7ca:	f7fe f8b9 	bl	8008940 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a7ce:	bf00      	nop
 800a7d0:	3718      	adds	r7, #24
 800a7d2:	46bd      	mov	sp, r7
 800a7d4:	bd80      	pop	{r7, pc}
 800a7d6:	bf00      	nop
 800a7d8:	2001caf0 	.word	0x2001caf0
 800a7dc:	2001cae0 	.word	0x2001cae0
 800a7e0:	2001caec 	.word	0x2001caec

0800a7e4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a7e4:	b480      	push	{r7}
 800a7e6:	b085      	sub	sp, #20
 800a7e8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a7ea:	f44f 53fd 	mov.w	r3, #8096	; 0x1fa0
 800a7ee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a7f0:	4b27      	ldr	r3, [pc, #156]	; (800a890 <prvHeapInit+0xac>)
 800a7f2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	f003 0307 	and.w	r3, r3, #7
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d00c      	beq.n	800a818 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	3307      	adds	r3, #7
 800a802:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	f023 0307 	bic.w	r3, r3, #7
 800a80a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a80c:	68ba      	ldr	r2, [r7, #8]
 800a80e:	68fb      	ldr	r3, [r7, #12]
 800a810:	1ad3      	subs	r3, r2, r3
 800a812:	4a1f      	ldr	r2, [pc, #124]	; (800a890 <prvHeapInit+0xac>)
 800a814:	4413      	add	r3, r2
 800a816:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a81c:	4a1d      	ldr	r2, [pc, #116]	; (800a894 <prvHeapInit+0xb0>)
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a822:	4b1c      	ldr	r3, [pc, #112]	; (800a894 <prvHeapInit+0xb0>)
 800a824:	2200      	movs	r2, #0
 800a826:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	68ba      	ldr	r2, [r7, #8]
 800a82c:	4413      	add	r3, r2
 800a82e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a830:	2208      	movs	r2, #8
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	1a9b      	subs	r3, r3, r2
 800a836:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	f023 0307 	bic.w	r3, r3, #7
 800a83e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	4a15      	ldr	r2, [pc, #84]	; (800a898 <prvHeapInit+0xb4>)
 800a844:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a846:	4b14      	ldr	r3, [pc, #80]	; (800a898 <prvHeapInit+0xb4>)
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	2200      	movs	r2, #0
 800a84c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a84e:	4b12      	ldr	r3, [pc, #72]	; (800a898 <prvHeapInit+0xb4>)
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	2200      	movs	r2, #0
 800a854:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a85a:	683b      	ldr	r3, [r7, #0]
 800a85c:	68fa      	ldr	r2, [r7, #12]
 800a85e:	1ad2      	subs	r2, r2, r3
 800a860:	683b      	ldr	r3, [r7, #0]
 800a862:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a864:	4b0c      	ldr	r3, [pc, #48]	; (800a898 <prvHeapInit+0xb4>)
 800a866:	681a      	ldr	r2, [r3, #0]
 800a868:	683b      	ldr	r3, [r7, #0]
 800a86a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a86c:	683b      	ldr	r3, [r7, #0]
 800a86e:	685b      	ldr	r3, [r3, #4]
 800a870:	4a0a      	ldr	r2, [pc, #40]	; (800a89c <prvHeapInit+0xb8>)
 800a872:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a874:	683b      	ldr	r3, [r7, #0]
 800a876:	685b      	ldr	r3, [r3, #4]
 800a878:	4a09      	ldr	r2, [pc, #36]	; (800a8a0 <prvHeapInit+0xbc>)
 800a87a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a87c:	4b09      	ldr	r3, [pc, #36]	; (800a8a4 <prvHeapInit+0xc0>)
 800a87e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800a882:	601a      	str	r2, [r3, #0]
}
 800a884:	bf00      	nop
 800a886:	3714      	adds	r7, #20
 800a888:	46bd      	mov	sp, r7
 800a88a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a88e:	4770      	bx	lr
 800a890:	2001ab34 	.word	0x2001ab34
 800a894:	2001cad4 	.word	0x2001cad4
 800a898:	2001cadc 	.word	0x2001cadc
 800a89c:	2001cae4 	.word	0x2001cae4
 800a8a0:	2001cae0 	.word	0x2001cae0
 800a8a4:	2001caf0 	.word	0x2001caf0

0800a8a8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a8a8:	b480      	push	{r7}
 800a8aa:	b085      	sub	sp, #20
 800a8ac:	af00      	add	r7, sp, #0
 800a8ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a8b0:	4b28      	ldr	r3, [pc, #160]	; (800a954 <prvInsertBlockIntoFreeList+0xac>)
 800a8b2:	60fb      	str	r3, [r7, #12]
 800a8b4:	e002      	b.n	800a8bc <prvInsertBlockIntoFreeList+0x14>
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	60fb      	str	r3, [r7, #12]
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	687a      	ldr	r2, [r7, #4]
 800a8c2:	429a      	cmp	r2, r3
 800a8c4:	d8f7      	bhi.n	800a8b6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	685b      	ldr	r3, [r3, #4]
 800a8ce:	68ba      	ldr	r2, [r7, #8]
 800a8d0:	4413      	add	r3, r2
 800a8d2:	687a      	ldr	r2, [r7, #4]
 800a8d4:	429a      	cmp	r2, r3
 800a8d6:	d108      	bne.n	800a8ea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	685a      	ldr	r2, [r3, #4]
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	685b      	ldr	r3, [r3, #4]
 800a8e0:	441a      	add	r2, r3
 800a8e2:	68fb      	ldr	r3, [r7, #12]
 800a8e4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	685b      	ldr	r3, [r3, #4]
 800a8f2:	68ba      	ldr	r2, [r7, #8]
 800a8f4:	441a      	add	r2, r3
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	429a      	cmp	r2, r3
 800a8fc:	d118      	bne.n	800a930 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a8fe:	68fb      	ldr	r3, [r7, #12]
 800a900:	681a      	ldr	r2, [r3, #0]
 800a902:	4b15      	ldr	r3, [pc, #84]	; (800a958 <prvInsertBlockIntoFreeList+0xb0>)
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	429a      	cmp	r2, r3
 800a908:	d00d      	beq.n	800a926 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	685a      	ldr	r2, [r3, #4]
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	685b      	ldr	r3, [r3, #4]
 800a914:	441a      	add	r2, r3
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	681a      	ldr	r2, [r3, #0]
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	601a      	str	r2, [r3, #0]
 800a924:	e008      	b.n	800a938 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a926:	4b0c      	ldr	r3, [pc, #48]	; (800a958 <prvInsertBlockIntoFreeList+0xb0>)
 800a928:	681a      	ldr	r2, [r3, #0]
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	601a      	str	r2, [r3, #0]
 800a92e:	e003      	b.n	800a938 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	681a      	ldr	r2, [r3, #0]
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a938:	68fa      	ldr	r2, [r7, #12]
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	429a      	cmp	r2, r3
 800a93e:	d002      	beq.n	800a946 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a940:	68fb      	ldr	r3, [r7, #12]
 800a942:	687a      	ldr	r2, [r7, #4]
 800a944:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a946:	bf00      	nop
 800a948:	3714      	adds	r7, #20
 800a94a:	46bd      	mov	sp, r7
 800a94c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a950:	4770      	bx	lr
 800a952:	bf00      	nop
 800a954:	2001cad4 	.word	0x2001cad4
 800a958:	2001cadc 	.word	0x2001cadc

0800a95c <__errno>:
 800a95c:	4b01      	ldr	r3, [pc, #4]	; (800a964 <__errno+0x8>)
 800a95e:	6818      	ldr	r0, [r3, #0]
 800a960:	4770      	bx	lr
 800a962:	bf00      	nop
 800a964:	200000a0 	.word	0x200000a0

0800a968 <std>:
 800a968:	2300      	movs	r3, #0
 800a96a:	b510      	push	{r4, lr}
 800a96c:	4604      	mov	r4, r0
 800a96e:	e9c0 3300 	strd	r3, r3, [r0]
 800a972:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a976:	6083      	str	r3, [r0, #8]
 800a978:	8181      	strh	r1, [r0, #12]
 800a97a:	6643      	str	r3, [r0, #100]	; 0x64
 800a97c:	81c2      	strh	r2, [r0, #14]
 800a97e:	6183      	str	r3, [r0, #24]
 800a980:	4619      	mov	r1, r3
 800a982:	2208      	movs	r2, #8
 800a984:	305c      	adds	r0, #92	; 0x5c
 800a986:	f000 f91a 	bl	800abbe <memset>
 800a98a:	4b05      	ldr	r3, [pc, #20]	; (800a9a0 <std+0x38>)
 800a98c:	6263      	str	r3, [r4, #36]	; 0x24
 800a98e:	4b05      	ldr	r3, [pc, #20]	; (800a9a4 <std+0x3c>)
 800a990:	62a3      	str	r3, [r4, #40]	; 0x28
 800a992:	4b05      	ldr	r3, [pc, #20]	; (800a9a8 <std+0x40>)
 800a994:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a996:	4b05      	ldr	r3, [pc, #20]	; (800a9ac <std+0x44>)
 800a998:	6224      	str	r4, [r4, #32]
 800a99a:	6323      	str	r3, [r4, #48]	; 0x30
 800a99c:	bd10      	pop	{r4, pc}
 800a99e:	bf00      	nop
 800a9a0:	0800b7dd 	.word	0x0800b7dd
 800a9a4:	0800b7ff 	.word	0x0800b7ff
 800a9a8:	0800b837 	.word	0x0800b837
 800a9ac:	0800b85b 	.word	0x0800b85b

0800a9b0 <_cleanup_r>:
 800a9b0:	4901      	ldr	r1, [pc, #4]	; (800a9b8 <_cleanup_r+0x8>)
 800a9b2:	f000 b8af 	b.w	800ab14 <_fwalk_reent>
 800a9b6:	bf00      	nop
 800a9b8:	0800c829 	.word	0x0800c829

0800a9bc <__sfmoreglue>:
 800a9bc:	b570      	push	{r4, r5, r6, lr}
 800a9be:	2268      	movs	r2, #104	; 0x68
 800a9c0:	1e4d      	subs	r5, r1, #1
 800a9c2:	4355      	muls	r5, r2
 800a9c4:	460e      	mov	r6, r1
 800a9c6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a9ca:	f000 f921 	bl	800ac10 <_malloc_r>
 800a9ce:	4604      	mov	r4, r0
 800a9d0:	b140      	cbz	r0, 800a9e4 <__sfmoreglue+0x28>
 800a9d2:	2100      	movs	r1, #0
 800a9d4:	e9c0 1600 	strd	r1, r6, [r0]
 800a9d8:	300c      	adds	r0, #12
 800a9da:	60a0      	str	r0, [r4, #8]
 800a9dc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a9e0:	f000 f8ed 	bl	800abbe <memset>
 800a9e4:	4620      	mov	r0, r4
 800a9e6:	bd70      	pop	{r4, r5, r6, pc}

0800a9e8 <__sfp_lock_acquire>:
 800a9e8:	4801      	ldr	r0, [pc, #4]	; (800a9f0 <__sfp_lock_acquire+0x8>)
 800a9ea:	f000 b8d8 	b.w	800ab9e <__retarget_lock_acquire_recursive>
 800a9ee:	bf00      	nop
 800a9f0:	2001caf5 	.word	0x2001caf5

0800a9f4 <__sfp_lock_release>:
 800a9f4:	4801      	ldr	r0, [pc, #4]	; (800a9fc <__sfp_lock_release+0x8>)
 800a9f6:	f000 b8d3 	b.w	800aba0 <__retarget_lock_release_recursive>
 800a9fa:	bf00      	nop
 800a9fc:	2001caf5 	.word	0x2001caf5

0800aa00 <__sinit_lock_acquire>:
 800aa00:	4801      	ldr	r0, [pc, #4]	; (800aa08 <__sinit_lock_acquire+0x8>)
 800aa02:	f000 b8cc 	b.w	800ab9e <__retarget_lock_acquire_recursive>
 800aa06:	bf00      	nop
 800aa08:	2001caf6 	.word	0x2001caf6

0800aa0c <__sinit_lock_release>:
 800aa0c:	4801      	ldr	r0, [pc, #4]	; (800aa14 <__sinit_lock_release+0x8>)
 800aa0e:	f000 b8c7 	b.w	800aba0 <__retarget_lock_release_recursive>
 800aa12:	bf00      	nop
 800aa14:	2001caf6 	.word	0x2001caf6

0800aa18 <__sinit>:
 800aa18:	b510      	push	{r4, lr}
 800aa1a:	4604      	mov	r4, r0
 800aa1c:	f7ff fff0 	bl	800aa00 <__sinit_lock_acquire>
 800aa20:	69a3      	ldr	r3, [r4, #24]
 800aa22:	b11b      	cbz	r3, 800aa2c <__sinit+0x14>
 800aa24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aa28:	f7ff bff0 	b.w	800aa0c <__sinit_lock_release>
 800aa2c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800aa30:	6523      	str	r3, [r4, #80]	; 0x50
 800aa32:	4b13      	ldr	r3, [pc, #76]	; (800aa80 <__sinit+0x68>)
 800aa34:	4a13      	ldr	r2, [pc, #76]	; (800aa84 <__sinit+0x6c>)
 800aa36:	681b      	ldr	r3, [r3, #0]
 800aa38:	62a2      	str	r2, [r4, #40]	; 0x28
 800aa3a:	42a3      	cmp	r3, r4
 800aa3c:	bf04      	itt	eq
 800aa3e:	2301      	moveq	r3, #1
 800aa40:	61a3      	streq	r3, [r4, #24]
 800aa42:	4620      	mov	r0, r4
 800aa44:	f000 f820 	bl	800aa88 <__sfp>
 800aa48:	6060      	str	r0, [r4, #4]
 800aa4a:	4620      	mov	r0, r4
 800aa4c:	f000 f81c 	bl	800aa88 <__sfp>
 800aa50:	60a0      	str	r0, [r4, #8]
 800aa52:	4620      	mov	r0, r4
 800aa54:	f000 f818 	bl	800aa88 <__sfp>
 800aa58:	2200      	movs	r2, #0
 800aa5a:	60e0      	str	r0, [r4, #12]
 800aa5c:	2104      	movs	r1, #4
 800aa5e:	6860      	ldr	r0, [r4, #4]
 800aa60:	f7ff ff82 	bl	800a968 <std>
 800aa64:	68a0      	ldr	r0, [r4, #8]
 800aa66:	2201      	movs	r2, #1
 800aa68:	2109      	movs	r1, #9
 800aa6a:	f7ff ff7d 	bl	800a968 <std>
 800aa6e:	68e0      	ldr	r0, [r4, #12]
 800aa70:	2202      	movs	r2, #2
 800aa72:	2112      	movs	r1, #18
 800aa74:	f7ff ff78 	bl	800a968 <std>
 800aa78:	2301      	movs	r3, #1
 800aa7a:	61a3      	str	r3, [r4, #24]
 800aa7c:	e7d2      	b.n	800aa24 <__sinit+0xc>
 800aa7e:	bf00      	nop
 800aa80:	0800ffa0 	.word	0x0800ffa0
 800aa84:	0800a9b1 	.word	0x0800a9b1

0800aa88 <__sfp>:
 800aa88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa8a:	4607      	mov	r7, r0
 800aa8c:	f7ff ffac 	bl	800a9e8 <__sfp_lock_acquire>
 800aa90:	4b1e      	ldr	r3, [pc, #120]	; (800ab0c <__sfp+0x84>)
 800aa92:	681e      	ldr	r6, [r3, #0]
 800aa94:	69b3      	ldr	r3, [r6, #24]
 800aa96:	b913      	cbnz	r3, 800aa9e <__sfp+0x16>
 800aa98:	4630      	mov	r0, r6
 800aa9a:	f7ff ffbd 	bl	800aa18 <__sinit>
 800aa9e:	3648      	adds	r6, #72	; 0x48
 800aaa0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800aaa4:	3b01      	subs	r3, #1
 800aaa6:	d503      	bpl.n	800aab0 <__sfp+0x28>
 800aaa8:	6833      	ldr	r3, [r6, #0]
 800aaaa:	b30b      	cbz	r3, 800aaf0 <__sfp+0x68>
 800aaac:	6836      	ldr	r6, [r6, #0]
 800aaae:	e7f7      	b.n	800aaa0 <__sfp+0x18>
 800aab0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800aab4:	b9d5      	cbnz	r5, 800aaec <__sfp+0x64>
 800aab6:	4b16      	ldr	r3, [pc, #88]	; (800ab10 <__sfp+0x88>)
 800aab8:	60e3      	str	r3, [r4, #12]
 800aaba:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800aabe:	6665      	str	r5, [r4, #100]	; 0x64
 800aac0:	f000 f86c 	bl	800ab9c <__retarget_lock_init_recursive>
 800aac4:	f7ff ff96 	bl	800a9f4 <__sfp_lock_release>
 800aac8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800aacc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800aad0:	6025      	str	r5, [r4, #0]
 800aad2:	61a5      	str	r5, [r4, #24]
 800aad4:	2208      	movs	r2, #8
 800aad6:	4629      	mov	r1, r5
 800aad8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800aadc:	f000 f86f 	bl	800abbe <memset>
 800aae0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800aae4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800aae8:	4620      	mov	r0, r4
 800aaea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aaec:	3468      	adds	r4, #104	; 0x68
 800aaee:	e7d9      	b.n	800aaa4 <__sfp+0x1c>
 800aaf0:	2104      	movs	r1, #4
 800aaf2:	4638      	mov	r0, r7
 800aaf4:	f7ff ff62 	bl	800a9bc <__sfmoreglue>
 800aaf8:	4604      	mov	r4, r0
 800aafa:	6030      	str	r0, [r6, #0]
 800aafc:	2800      	cmp	r0, #0
 800aafe:	d1d5      	bne.n	800aaac <__sfp+0x24>
 800ab00:	f7ff ff78 	bl	800a9f4 <__sfp_lock_release>
 800ab04:	230c      	movs	r3, #12
 800ab06:	603b      	str	r3, [r7, #0]
 800ab08:	e7ee      	b.n	800aae8 <__sfp+0x60>
 800ab0a:	bf00      	nop
 800ab0c:	0800ffa0 	.word	0x0800ffa0
 800ab10:	ffff0001 	.word	0xffff0001

0800ab14 <_fwalk_reent>:
 800ab14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab18:	4606      	mov	r6, r0
 800ab1a:	4688      	mov	r8, r1
 800ab1c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ab20:	2700      	movs	r7, #0
 800ab22:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ab26:	f1b9 0901 	subs.w	r9, r9, #1
 800ab2a:	d505      	bpl.n	800ab38 <_fwalk_reent+0x24>
 800ab2c:	6824      	ldr	r4, [r4, #0]
 800ab2e:	2c00      	cmp	r4, #0
 800ab30:	d1f7      	bne.n	800ab22 <_fwalk_reent+0xe>
 800ab32:	4638      	mov	r0, r7
 800ab34:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab38:	89ab      	ldrh	r3, [r5, #12]
 800ab3a:	2b01      	cmp	r3, #1
 800ab3c:	d907      	bls.n	800ab4e <_fwalk_reent+0x3a>
 800ab3e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ab42:	3301      	adds	r3, #1
 800ab44:	d003      	beq.n	800ab4e <_fwalk_reent+0x3a>
 800ab46:	4629      	mov	r1, r5
 800ab48:	4630      	mov	r0, r6
 800ab4a:	47c0      	blx	r8
 800ab4c:	4307      	orrs	r7, r0
 800ab4e:	3568      	adds	r5, #104	; 0x68
 800ab50:	e7e9      	b.n	800ab26 <_fwalk_reent+0x12>
	...

0800ab54 <__libc_init_array>:
 800ab54:	b570      	push	{r4, r5, r6, lr}
 800ab56:	4d0d      	ldr	r5, [pc, #52]	; (800ab8c <__libc_init_array+0x38>)
 800ab58:	4c0d      	ldr	r4, [pc, #52]	; (800ab90 <__libc_init_array+0x3c>)
 800ab5a:	1b64      	subs	r4, r4, r5
 800ab5c:	10a4      	asrs	r4, r4, #2
 800ab5e:	2600      	movs	r6, #0
 800ab60:	42a6      	cmp	r6, r4
 800ab62:	d109      	bne.n	800ab78 <__libc_init_array+0x24>
 800ab64:	4d0b      	ldr	r5, [pc, #44]	; (800ab94 <__libc_init_array+0x40>)
 800ab66:	4c0c      	ldr	r4, [pc, #48]	; (800ab98 <__libc_init_array+0x44>)
 800ab68:	f005 f900 	bl	800fd6c <_init>
 800ab6c:	1b64      	subs	r4, r4, r5
 800ab6e:	10a4      	asrs	r4, r4, #2
 800ab70:	2600      	movs	r6, #0
 800ab72:	42a6      	cmp	r6, r4
 800ab74:	d105      	bne.n	800ab82 <__libc_init_array+0x2e>
 800ab76:	bd70      	pop	{r4, r5, r6, pc}
 800ab78:	f855 3b04 	ldr.w	r3, [r5], #4
 800ab7c:	4798      	blx	r3
 800ab7e:	3601      	adds	r6, #1
 800ab80:	e7ee      	b.n	800ab60 <__libc_init_array+0xc>
 800ab82:	f855 3b04 	ldr.w	r3, [r5], #4
 800ab86:	4798      	blx	r3
 800ab88:	3601      	adds	r6, #1
 800ab8a:	e7f2      	b.n	800ab72 <__libc_init_array+0x1e>
 800ab8c:	08010560 	.word	0x08010560
 800ab90:	08010560 	.word	0x08010560
 800ab94:	08010560 	.word	0x08010560
 800ab98:	08010564 	.word	0x08010564

0800ab9c <__retarget_lock_init_recursive>:
 800ab9c:	4770      	bx	lr

0800ab9e <__retarget_lock_acquire_recursive>:
 800ab9e:	4770      	bx	lr

0800aba0 <__retarget_lock_release_recursive>:
 800aba0:	4770      	bx	lr

0800aba2 <memcpy>:
 800aba2:	440a      	add	r2, r1
 800aba4:	4291      	cmp	r1, r2
 800aba6:	f100 33ff 	add.w	r3, r0, #4294967295
 800abaa:	d100      	bne.n	800abae <memcpy+0xc>
 800abac:	4770      	bx	lr
 800abae:	b510      	push	{r4, lr}
 800abb0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800abb4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800abb8:	4291      	cmp	r1, r2
 800abba:	d1f9      	bne.n	800abb0 <memcpy+0xe>
 800abbc:	bd10      	pop	{r4, pc}

0800abbe <memset>:
 800abbe:	4402      	add	r2, r0
 800abc0:	4603      	mov	r3, r0
 800abc2:	4293      	cmp	r3, r2
 800abc4:	d100      	bne.n	800abc8 <memset+0xa>
 800abc6:	4770      	bx	lr
 800abc8:	f803 1b01 	strb.w	r1, [r3], #1
 800abcc:	e7f9      	b.n	800abc2 <memset+0x4>
	...

0800abd0 <sbrk_aligned>:
 800abd0:	b570      	push	{r4, r5, r6, lr}
 800abd2:	4e0e      	ldr	r6, [pc, #56]	; (800ac0c <sbrk_aligned+0x3c>)
 800abd4:	460c      	mov	r4, r1
 800abd6:	6831      	ldr	r1, [r6, #0]
 800abd8:	4605      	mov	r5, r0
 800abda:	b911      	cbnz	r1, 800abe2 <sbrk_aligned+0x12>
 800abdc:	f000 fdee 	bl	800b7bc <_sbrk_r>
 800abe0:	6030      	str	r0, [r6, #0]
 800abe2:	4621      	mov	r1, r4
 800abe4:	4628      	mov	r0, r5
 800abe6:	f000 fde9 	bl	800b7bc <_sbrk_r>
 800abea:	1c43      	adds	r3, r0, #1
 800abec:	d00a      	beq.n	800ac04 <sbrk_aligned+0x34>
 800abee:	1cc4      	adds	r4, r0, #3
 800abf0:	f024 0403 	bic.w	r4, r4, #3
 800abf4:	42a0      	cmp	r0, r4
 800abf6:	d007      	beq.n	800ac08 <sbrk_aligned+0x38>
 800abf8:	1a21      	subs	r1, r4, r0
 800abfa:	4628      	mov	r0, r5
 800abfc:	f000 fdde 	bl	800b7bc <_sbrk_r>
 800ac00:	3001      	adds	r0, #1
 800ac02:	d101      	bne.n	800ac08 <sbrk_aligned+0x38>
 800ac04:	f04f 34ff 	mov.w	r4, #4294967295
 800ac08:	4620      	mov	r0, r4
 800ac0a:	bd70      	pop	{r4, r5, r6, pc}
 800ac0c:	2001cafc 	.word	0x2001cafc

0800ac10 <_malloc_r>:
 800ac10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac14:	1ccd      	adds	r5, r1, #3
 800ac16:	f025 0503 	bic.w	r5, r5, #3
 800ac1a:	3508      	adds	r5, #8
 800ac1c:	2d0c      	cmp	r5, #12
 800ac1e:	bf38      	it	cc
 800ac20:	250c      	movcc	r5, #12
 800ac22:	2d00      	cmp	r5, #0
 800ac24:	4607      	mov	r7, r0
 800ac26:	db01      	blt.n	800ac2c <_malloc_r+0x1c>
 800ac28:	42a9      	cmp	r1, r5
 800ac2a:	d905      	bls.n	800ac38 <_malloc_r+0x28>
 800ac2c:	230c      	movs	r3, #12
 800ac2e:	603b      	str	r3, [r7, #0]
 800ac30:	2600      	movs	r6, #0
 800ac32:	4630      	mov	r0, r6
 800ac34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac38:	4e2e      	ldr	r6, [pc, #184]	; (800acf4 <_malloc_r+0xe4>)
 800ac3a:	f001 feb5 	bl	800c9a8 <__malloc_lock>
 800ac3e:	6833      	ldr	r3, [r6, #0]
 800ac40:	461c      	mov	r4, r3
 800ac42:	bb34      	cbnz	r4, 800ac92 <_malloc_r+0x82>
 800ac44:	4629      	mov	r1, r5
 800ac46:	4638      	mov	r0, r7
 800ac48:	f7ff ffc2 	bl	800abd0 <sbrk_aligned>
 800ac4c:	1c43      	adds	r3, r0, #1
 800ac4e:	4604      	mov	r4, r0
 800ac50:	d14d      	bne.n	800acee <_malloc_r+0xde>
 800ac52:	6834      	ldr	r4, [r6, #0]
 800ac54:	4626      	mov	r6, r4
 800ac56:	2e00      	cmp	r6, #0
 800ac58:	d140      	bne.n	800acdc <_malloc_r+0xcc>
 800ac5a:	6823      	ldr	r3, [r4, #0]
 800ac5c:	4631      	mov	r1, r6
 800ac5e:	4638      	mov	r0, r7
 800ac60:	eb04 0803 	add.w	r8, r4, r3
 800ac64:	f000 fdaa 	bl	800b7bc <_sbrk_r>
 800ac68:	4580      	cmp	r8, r0
 800ac6a:	d13a      	bne.n	800ace2 <_malloc_r+0xd2>
 800ac6c:	6821      	ldr	r1, [r4, #0]
 800ac6e:	3503      	adds	r5, #3
 800ac70:	1a6d      	subs	r5, r5, r1
 800ac72:	f025 0503 	bic.w	r5, r5, #3
 800ac76:	3508      	adds	r5, #8
 800ac78:	2d0c      	cmp	r5, #12
 800ac7a:	bf38      	it	cc
 800ac7c:	250c      	movcc	r5, #12
 800ac7e:	4629      	mov	r1, r5
 800ac80:	4638      	mov	r0, r7
 800ac82:	f7ff ffa5 	bl	800abd0 <sbrk_aligned>
 800ac86:	3001      	adds	r0, #1
 800ac88:	d02b      	beq.n	800ace2 <_malloc_r+0xd2>
 800ac8a:	6823      	ldr	r3, [r4, #0]
 800ac8c:	442b      	add	r3, r5
 800ac8e:	6023      	str	r3, [r4, #0]
 800ac90:	e00e      	b.n	800acb0 <_malloc_r+0xa0>
 800ac92:	6822      	ldr	r2, [r4, #0]
 800ac94:	1b52      	subs	r2, r2, r5
 800ac96:	d41e      	bmi.n	800acd6 <_malloc_r+0xc6>
 800ac98:	2a0b      	cmp	r2, #11
 800ac9a:	d916      	bls.n	800acca <_malloc_r+0xba>
 800ac9c:	1961      	adds	r1, r4, r5
 800ac9e:	42a3      	cmp	r3, r4
 800aca0:	6025      	str	r5, [r4, #0]
 800aca2:	bf18      	it	ne
 800aca4:	6059      	strne	r1, [r3, #4]
 800aca6:	6863      	ldr	r3, [r4, #4]
 800aca8:	bf08      	it	eq
 800acaa:	6031      	streq	r1, [r6, #0]
 800acac:	5162      	str	r2, [r4, r5]
 800acae:	604b      	str	r3, [r1, #4]
 800acb0:	4638      	mov	r0, r7
 800acb2:	f104 060b 	add.w	r6, r4, #11
 800acb6:	f001 fe7d 	bl	800c9b4 <__malloc_unlock>
 800acba:	f026 0607 	bic.w	r6, r6, #7
 800acbe:	1d23      	adds	r3, r4, #4
 800acc0:	1af2      	subs	r2, r6, r3
 800acc2:	d0b6      	beq.n	800ac32 <_malloc_r+0x22>
 800acc4:	1b9b      	subs	r3, r3, r6
 800acc6:	50a3      	str	r3, [r4, r2]
 800acc8:	e7b3      	b.n	800ac32 <_malloc_r+0x22>
 800acca:	6862      	ldr	r2, [r4, #4]
 800accc:	42a3      	cmp	r3, r4
 800acce:	bf0c      	ite	eq
 800acd0:	6032      	streq	r2, [r6, #0]
 800acd2:	605a      	strne	r2, [r3, #4]
 800acd4:	e7ec      	b.n	800acb0 <_malloc_r+0xa0>
 800acd6:	4623      	mov	r3, r4
 800acd8:	6864      	ldr	r4, [r4, #4]
 800acda:	e7b2      	b.n	800ac42 <_malloc_r+0x32>
 800acdc:	4634      	mov	r4, r6
 800acde:	6876      	ldr	r6, [r6, #4]
 800ace0:	e7b9      	b.n	800ac56 <_malloc_r+0x46>
 800ace2:	230c      	movs	r3, #12
 800ace4:	603b      	str	r3, [r7, #0]
 800ace6:	4638      	mov	r0, r7
 800ace8:	f001 fe64 	bl	800c9b4 <__malloc_unlock>
 800acec:	e7a1      	b.n	800ac32 <_malloc_r+0x22>
 800acee:	6025      	str	r5, [r4, #0]
 800acf0:	e7de      	b.n	800acb0 <_malloc_r+0xa0>
 800acf2:	bf00      	nop
 800acf4:	2001caf8 	.word	0x2001caf8

0800acf8 <__cvt>:
 800acf8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800acfc:	ec55 4b10 	vmov	r4, r5, d0
 800ad00:	2d00      	cmp	r5, #0
 800ad02:	460e      	mov	r6, r1
 800ad04:	4619      	mov	r1, r3
 800ad06:	462b      	mov	r3, r5
 800ad08:	bfbb      	ittet	lt
 800ad0a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800ad0e:	461d      	movlt	r5, r3
 800ad10:	2300      	movge	r3, #0
 800ad12:	232d      	movlt	r3, #45	; 0x2d
 800ad14:	700b      	strb	r3, [r1, #0]
 800ad16:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ad18:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800ad1c:	4691      	mov	r9, r2
 800ad1e:	f023 0820 	bic.w	r8, r3, #32
 800ad22:	bfbc      	itt	lt
 800ad24:	4622      	movlt	r2, r4
 800ad26:	4614      	movlt	r4, r2
 800ad28:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ad2c:	d005      	beq.n	800ad3a <__cvt+0x42>
 800ad2e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800ad32:	d100      	bne.n	800ad36 <__cvt+0x3e>
 800ad34:	3601      	adds	r6, #1
 800ad36:	2102      	movs	r1, #2
 800ad38:	e000      	b.n	800ad3c <__cvt+0x44>
 800ad3a:	2103      	movs	r1, #3
 800ad3c:	ab03      	add	r3, sp, #12
 800ad3e:	9301      	str	r3, [sp, #4]
 800ad40:	ab02      	add	r3, sp, #8
 800ad42:	9300      	str	r3, [sp, #0]
 800ad44:	ec45 4b10 	vmov	d0, r4, r5
 800ad48:	4653      	mov	r3, sl
 800ad4a:	4632      	mov	r2, r6
 800ad4c:	f000 fef8 	bl	800bb40 <_dtoa_r>
 800ad50:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800ad54:	4607      	mov	r7, r0
 800ad56:	d102      	bne.n	800ad5e <__cvt+0x66>
 800ad58:	f019 0f01 	tst.w	r9, #1
 800ad5c:	d022      	beq.n	800ada4 <__cvt+0xac>
 800ad5e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ad62:	eb07 0906 	add.w	r9, r7, r6
 800ad66:	d110      	bne.n	800ad8a <__cvt+0x92>
 800ad68:	783b      	ldrb	r3, [r7, #0]
 800ad6a:	2b30      	cmp	r3, #48	; 0x30
 800ad6c:	d10a      	bne.n	800ad84 <__cvt+0x8c>
 800ad6e:	2200      	movs	r2, #0
 800ad70:	2300      	movs	r3, #0
 800ad72:	4620      	mov	r0, r4
 800ad74:	4629      	mov	r1, r5
 800ad76:	f7f5 fecf 	bl	8000b18 <__aeabi_dcmpeq>
 800ad7a:	b918      	cbnz	r0, 800ad84 <__cvt+0x8c>
 800ad7c:	f1c6 0601 	rsb	r6, r6, #1
 800ad80:	f8ca 6000 	str.w	r6, [sl]
 800ad84:	f8da 3000 	ldr.w	r3, [sl]
 800ad88:	4499      	add	r9, r3
 800ad8a:	2200      	movs	r2, #0
 800ad8c:	2300      	movs	r3, #0
 800ad8e:	4620      	mov	r0, r4
 800ad90:	4629      	mov	r1, r5
 800ad92:	f7f5 fec1 	bl	8000b18 <__aeabi_dcmpeq>
 800ad96:	b108      	cbz	r0, 800ad9c <__cvt+0xa4>
 800ad98:	f8cd 900c 	str.w	r9, [sp, #12]
 800ad9c:	2230      	movs	r2, #48	; 0x30
 800ad9e:	9b03      	ldr	r3, [sp, #12]
 800ada0:	454b      	cmp	r3, r9
 800ada2:	d307      	bcc.n	800adb4 <__cvt+0xbc>
 800ada4:	9b03      	ldr	r3, [sp, #12]
 800ada6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ada8:	1bdb      	subs	r3, r3, r7
 800adaa:	4638      	mov	r0, r7
 800adac:	6013      	str	r3, [r2, #0]
 800adae:	b004      	add	sp, #16
 800adb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800adb4:	1c59      	adds	r1, r3, #1
 800adb6:	9103      	str	r1, [sp, #12]
 800adb8:	701a      	strb	r2, [r3, #0]
 800adba:	e7f0      	b.n	800ad9e <__cvt+0xa6>

0800adbc <__exponent>:
 800adbc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800adbe:	4603      	mov	r3, r0
 800adc0:	2900      	cmp	r1, #0
 800adc2:	bfb8      	it	lt
 800adc4:	4249      	neglt	r1, r1
 800adc6:	f803 2b02 	strb.w	r2, [r3], #2
 800adca:	bfb4      	ite	lt
 800adcc:	222d      	movlt	r2, #45	; 0x2d
 800adce:	222b      	movge	r2, #43	; 0x2b
 800add0:	2909      	cmp	r1, #9
 800add2:	7042      	strb	r2, [r0, #1]
 800add4:	dd2a      	ble.n	800ae2c <__exponent+0x70>
 800add6:	f10d 0407 	add.w	r4, sp, #7
 800adda:	46a4      	mov	ip, r4
 800addc:	270a      	movs	r7, #10
 800adde:	46a6      	mov	lr, r4
 800ade0:	460a      	mov	r2, r1
 800ade2:	fb91 f6f7 	sdiv	r6, r1, r7
 800ade6:	fb07 1516 	mls	r5, r7, r6, r1
 800adea:	3530      	adds	r5, #48	; 0x30
 800adec:	2a63      	cmp	r2, #99	; 0x63
 800adee:	f104 34ff 	add.w	r4, r4, #4294967295
 800adf2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800adf6:	4631      	mov	r1, r6
 800adf8:	dcf1      	bgt.n	800adde <__exponent+0x22>
 800adfa:	3130      	adds	r1, #48	; 0x30
 800adfc:	f1ae 0502 	sub.w	r5, lr, #2
 800ae00:	f804 1c01 	strb.w	r1, [r4, #-1]
 800ae04:	1c44      	adds	r4, r0, #1
 800ae06:	4629      	mov	r1, r5
 800ae08:	4561      	cmp	r1, ip
 800ae0a:	d30a      	bcc.n	800ae22 <__exponent+0x66>
 800ae0c:	f10d 0209 	add.w	r2, sp, #9
 800ae10:	eba2 020e 	sub.w	r2, r2, lr
 800ae14:	4565      	cmp	r5, ip
 800ae16:	bf88      	it	hi
 800ae18:	2200      	movhi	r2, #0
 800ae1a:	4413      	add	r3, r2
 800ae1c:	1a18      	subs	r0, r3, r0
 800ae1e:	b003      	add	sp, #12
 800ae20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ae22:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ae26:	f804 2f01 	strb.w	r2, [r4, #1]!
 800ae2a:	e7ed      	b.n	800ae08 <__exponent+0x4c>
 800ae2c:	2330      	movs	r3, #48	; 0x30
 800ae2e:	3130      	adds	r1, #48	; 0x30
 800ae30:	7083      	strb	r3, [r0, #2]
 800ae32:	70c1      	strb	r1, [r0, #3]
 800ae34:	1d03      	adds	r3, r0, #4
 800ae36:	e7f1      	b.n	800ae1c <__exponent+0x60>

0800ae38 <_printf_float>:
 800ae38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae3c:	ed2d 8b02 	vpush	{d8}
 800ae40:	b08d      	sub	sp, #52	; 0x34
 800ae42:	460c      	mov	r4, r1
 800ae44:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800ae48:	4616      	mov	r6, r2
 800ae4a:	461f      	mov	r7, r3
 800ae4c:	4605      	mov	r5, r0
 800ae4e:	f001 fd27 	bl	800c8a0 <_localeconv_r>
 800ae52:	f8d0 a000 	ldr.w	sl, [r0]
 800ae56:	4650      	mov	r0, sl
 800ae58:	f7f5 f9e2 	bl	8000220 <strlen>
 800ae5c:	2300      	movs	r3, #0
 800ae5e:	930a      	str	r3, [sp, #40]	; 0x28
 800ae60:	6823      	ldr	r3, [r4, #0]
 800ae62:	9305      	str	r3, [sp, #20]
 800ae64:	f8d8 3000 	ldr.w	r3, [r8]
 800ae68:	f894 b018 	ldrb.w	fp, [r4, #24]
 800ae6c:	3307      	adds	r3, #7
 800ae6e:	f023 0307 	bic.w	r3, r3, #7
 800ae72:	f103 0208 	add.w	r2, r3, #8
 800ae76:	f8c8 2000 	str.w	r2, [r8]
 800ae7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae7e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800ae82:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800ae86:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ae8a:	9307      	str	r3, [sp, #28]
 800ae8c:	f8cd 8018 	str.w	r8, [sp, #24]
 800ae90:	ee08 0a10 	vmov	s16, r0
 800ae94:	4b9f      	ldr	r3, [pc, #636]	; (800b114 <_printf_float+0x2dc>)
 800ae96:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ae9a:	f04f 32ff 	mov.w	r2, #4294967295
 800ae9e:	f7f5 fe6d 	bl	8000b7c <__aeabi_dcmpun>
 800aea2:	bb88      	cbnz	r0, 800af08 <_printf_float+0xd0>
 800aea4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800aea8:	4b9a      	ldr	r3, [pc, #616]	; (800b114 <_printf_float+0x2dc>)
 800aeaa:	f04f 32ff 	mov.w	r2, #4294967295
 800aeae:	f7f5 fe47 	bl	8000b40 <__aeabi_dcmple>
 800aeb2:	bb48      	cbnz	r0, 800af08 <_printf_float+0xd0>
 800aeb4:	2200      	movs	r2, #0
 800aeb6:	2300      	movs	r3, #0
 800aeb8:	4640      	mov	r0, r8
 800aeba:	4649      	mov	r1, r9
 800aebc:	f7f5 fe36 	bl	8000b2c <__aeabi_dcmplt>
 800aec0:	b110      	cbz	r0, 800aec8 <_printf_float+0x90>
 800aec2:	232d      	movs	r3, #45	; 0x2d
 800aec4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800aec8:	4b93      	ldr	r3, [pc, #588]	; (800b118 <_printf_float+0x2e0>)
 800aeca:	4894      	ldr	r0, [pc, #592]	; (800b11c <_printf_float+0x2e4>)
 800aecc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800aed0:	bf94      	ite	ls
 800aed2:	4698      	movls	r8, r3
 800aed4:	4680      	movhi	r8, r0
 800aed6:	2303      	movs	r3, #3
 800aed8:	6123      	str	r3, [r4, #16]
 800aeda:	9b05      	ldr	r3, [sp, #20]
 800aedc:	f023 0204 	bic.w	r2, r3, #4
 800aee0:	6022      	str	r2, [r4, #0]
 800aee2:	f04f 0900 	mov.w	r9, #0
 800aee6:	9700      	str	r7, [sp, #0]
 800aee8:	4633      	mov	r3, r6
 800aeea:	aa0b      	add	r2, sp, #44	; 0x2c
 800aeec:	4621      	mov	r1, r4
 800aeee:	4628      	mov	r0, r5
 800aef0:	f000 f9d8 	bl	800b2a4 <_printf_common>
 800aef4:	3001      	adds	r0, #1
 800aef6:	f040 8090 	bne.w	800b01a <_printf_float+0x1e2>
 800aefa:	f04f 30ff 	mov.w	r0, #4294967295
 800aefe:	b00d      	add	sp, #52	; 0x34
 800af00:	ecbd 8b02 	vpop	{d8}
 800af04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af08:	4642      	mov	r2, r8
 800af0a:	464b      	mov	r3, r9
 800af0c:	4640      	mov	r0, r8
 800af0e:	4649      	mov	r1, r9
 800af10:	f7f5 fe34 	bl	8000b7c <__aeabi_dcmpun>
 800af14:	b140      	cbz	r0, 800af28 <_printf_float+0xf0>
 800af16:	464b      	mov	r3, r9
 800af18:	2b00      	cmp	r3, #0
 800af1a:	bfbc      	itt	lt
 800af1c:	232d      	movlt	r3, #45	; 0x2d
 800af1e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800af22:	487f      	ldr	r0, [pc, #508]	; (800b120 <_printf_float+0x2e8>)
 800af24:	4b7f      	ldr	r3, [pc, #508]	; (800b124 <_printf_float+0x2ec>)
 800af26:	e7d1      	b.n	800aecc <_printf_float+0x94>
 800af28:	6863      	ldr	r3, [r4, #4]
 800af2a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800af2e:	9206      	str	r2, [sp, #24]
 800af30:	1c5a      	adds	r2, r3, #1
 800af32:	d13f      	bne.n	800afb4 <_printf_float+0x17c>
 800af34:	2306      	movs	r3, #6
 800af36:	6063      	str	r3, [r4, #4]
 800af38:	9b05      	ldr	r3, [sp, #20]
 800af3a:	6861      	ldr	r1, [r4, #4]
 800af3c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800af40:	2300      	movs	r3, #0
 800af42:	9303      	str	r3, [sp, #12]
 800af44:	ab0a      	add	r3, sp, #40	; 0x28
 800af46:	e9cd b301 	strd	fp, r3, [sp, #4]
 800af4a:	ab09      	add	r3, sp, #36	; 0x24
 800af4c:	ec49 8b10 	vmov	d0, r8, r9
 800af50:	9300      	str	r3, [sp, #0]
 800af52:	6022      	str	r2, [r4, #0]
 800af54:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800af58:	4628      	mov	r0, r5
 800af5a:	f7ff fecd 	bl	800acf8 <__cvt>
 800af5e:	9b06      	ldr	r3, [sp, #24]
 800af60:	9909      	ldr	r1, [sp, #36]	; 0x24
 800af62:	2b47      	cmp	r3, #71	; 0x47
 800af64:	4680      	mov	r8, r0
 800af66:	d108      	bne.n	800af7a <_printf_float+0x142>
 800af68:	1cc8      	adds	r0, r1, #3
 800af6a:	db02      	blt.n	800af72 <_printf_float+0x13a>
 800af6c:	6863      	ldr	r3, [r4, #4]
 800af6e:	4299      	cmp	r1, r3
 800af70:	dd41      	ble.n	800aff6 <_printf_float+0x1be>
 800af72:	f1ab 0b02 	sub.w	fp, fp, #2
 800af76:	fa5f fb8b 	uxtb.w	fp, fp
 800af7a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800af7e:	d820      	bhi.n	800afc2 <_printf_float+0x18a>
 800af80:	3901      	subs	r1, #1
 800af82:	465a      	mov	r2, fp
 800af84:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800af88:	9109      	str	r1, [sp, #36]	; 0x24
 800af8a:	f7ff ff17 	bl	800adbc <__exponent>
 800af8e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800af90:	1813      	adds	r3, r2, r0
 800af92:	2a01      	cmp	r2, #1
 800af94:	4681      	mov	r9, r0
 800af96:	6123      	str	r3, [r4, #16]
 800af98:	dc02      	bgt.n	800afa0 <_printf_float+0x168>
 800af9a:	6822      	ldr	r2, [r4, #0]
 800af9c:	07d2      	lsls	r2, r2, #31
 800af9e:	d501      	bpl.n	800afa4 <_printf_float+0x16c>
 800afa0:	3301      	adds	r3, #1
 800afa2:	6123      	str	r3, [r4, #16]
 800afa4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	d09c      	beq.n	800aee6 <_printf_float+0xae>
 800afac:	232d      	movs	r3, #45	; 0x2d
 800afae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800afb2:	e798      	b.n	800aee6 <_printf_float+0xae>
 800afb4:	9a06      	ldr	r2, [sp, #24]
 800afb6:	2a47      	cmp	r2, #71	; 0x47
 800afb8:	d1be      	bne.n	800af38 <_printf_float+0x100>
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d1bc      	bne.n	800af38 <_printf_float+0x100>
 800afbe:	2301      	movs	r3, #1
 800afc0:	e7b9      	b.n	800af36 <_printf_float+0xfe>
 800afc2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800afc6:	d118      	bne.n	800affa <_printf_float+0x1c2>
 800afc8:	2900      	cmp	r1, #0
 800afca:	6863      	ldr	r3, [r4, #4]
 800afcc:	dd0b      	ble.n	800afe6 <_printf_float+0x1ae>
 800afce:	6121      	str	r1, [r4, #16]
 800afd0:	b913      	cbnz	r3, 800afd8 <_printf_float+0x1a0>
 800afd2:	6822      	ldr	r2, [r4, #0]
 800afd4:	07d0      	lsls	r0, r2, #31
 800afd6:	d502      	bpl.n	800afde <_printf_float+0x1a6>
 800afd8:	3301      	adds	r3, #1
 800afda:	440b      	add	r3, r1
 800afdc:	6123      	str	r3, [r4, #16]
 800afde:	65a1      	str	r1, [r4, #88]	; 0x58
 800afe0:	f04f 0900 	mov.w	r9, #0
 800afe4:	e7de      	b.n	800afa4 <_printf_float+0x16c>
 800afe6:	b913      	cbnz	r3, 800afee <_printf_float+0x1b6>
 800afe8:	6822      	ldr	r2, [r4, #0]
 800afea:	07d2      	lsls	r2, r2, #31
 800afec:	d501      	bpl.n	800aff2 <_printf_float+0x1ba>
 800afee:	3302      	adds	r3, #2
 800aff0:	e7f4      	b.n	800afdc <_printf_float+0x1a4>
 800aff2:	2301      	movs	r3, #1
 800aff4:	e7f2      	b.n	800afdc <_printf_float+0x1a4>
 800aff6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800affa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800affc:	4299      	cmp	r1, r3
 800affe:	db05      	blt.n	800b00c <_printf_float+0x1d4>
 800b000:	6823      	ldr	r3, [r4, #0]
 800b002:	6121      	str	r1, [r4, #16]
 800b004:	07d8      	lsls	r0, r3, #31
 800b006:	d5ea      	bpl.n	800afde <_printf_float+0x1a6>
 800b008:	1c4b      	adds	r3, r1, #1
 800b00a:	e7e7      	b.n	800afdc <_printf_float+0x1a4>
 800b00c:	2900      	cmp	r1, #0
 800b00e:	bfd4      	ite	le
 800b010:	f1c1 0202 	rsble	r2, r1, #2
 800b014:	2201      	movgt	r2, #1
 800b016:	4413      	add	r3, r2
 800b018:	e7e0      	b.n	800afdc <_printf_float+0x1a4>
 800b01a:	6823      	ldr	r3, [r4, #0]
 800b01c:	055a      	lsls	r2, r3, #21
 800b01e:	d407      	bmi.n	800b030 <_printf_float+0x1f8>
 800b020:	6923      	ldr	r3, [r4, #16]
 800b022:	4642      	mov	r2, r8
 800b024:	4631      	mov	r1, r6
 800b026:	4628      	mov	r0, r5
 800b028:	47b8      	blx	r7
 800b02a:	3001      	adds	r0, #1
 800b02c:	d12c      	bne.n	800b088 <_printf_float+0x250>
 800b02e:	e764      	b.n	800aefa <_printf_float+0xc2>
 800b030:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b034:	f240 80e0 	bls.w	800b1f8 <_printf_float+0x3c0>
 800b038:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b03c:	2200      	movs	r2, #0
 800b03e:	2300      	movs	r3, #0
 800b040:	f7f5 fd6a 	bl	8000b18 <__aeabi_dcmpeq>
 800b044:	2800      	cmp	r0, #0
 800b046:	d034      	beq.n	800b0b2 <_printf_float+0x27a>
 800b048:	4a37      	ldr	r2, [pc, #220]	; (800b128 <_printf_float+0x2f0>)
 800b04a:	2301      	movs	r3, #1
 800b04c:	4631      	mov	r1, r6
 800b04e:	4628      	mov	r0, r5
 800b050:	47b8      	blx	r7
 800b052:	3001      	adds	r0, #1
 800b054:	f43f af51 	beq.w	800aefa <_printf_float+0xc2>
 800b058:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b05c:	429a      	cmp	r2, r3
 800b05e:	db02      	blt.n	800b066 <_printf_float+0x22e>
 800b060:	6823      	ldr	r3, [r4, #0]
 800b062:	07d8      	lsls	r0, r3, #31
 800b064:	d510      	bpl.n	800b088 <_printf_float+0x250>
 800b066:	ee18 3a10 	vmov	r3, s16
 800b06a:	4652      	mov	r2, sl
 800b06c:	4631      	mov	r1, r6
 800b06e:	4628      	mov	r0, r5
 800b070:	47b8      	blx	r7
 800b072:	3001      	adds	r0, #1
 800b074:	f43f af41 	beq.w	800aefa <_printf_float+0xc2>
 800b078:	f04f 0800 	mov.w	r8, #0
 800b07c:	f104 091a 	add.w	r9, r4, #26
 800b080:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b082:	3b01      	subs	r3, #1
 800b084:	4543      	cmp	r3, r8
 800b086:	dc09      	bgt.n	800b09c <_printf_float+0x264>
 800b088:	6823      	ldr	r3, [r4, #0]
 800b08a:	079b      	lsls	r3, r3, #30
 800b08c:	f100 8105 	bmi.w	800b29a <_printf_float+0x462>
 800b090:	68e0      	ldr	r0, [r4, #12]
 800b092:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b094:	4298      	cmp	r0, r3
 800b096:	bfb8      	it	lt
 800b098:	4618      	movlt	r0, r3
 800b09a:	e730      	b.n	800aefe <_printf_float+0xc6>
 800b09c:	2301      	movs	r3, #1
 800b09e:	464a      	mov	r2, r9
 800b0a0:	4631      	mov	r1, r6
 800b0a2:	4628      	mov	r0, r5
 800b0a4:	47b8      	blx	r7
 800b0a6:	3001      	adds	r0, #1
 800b0a8:	f43f af27 	beq.w	800aefa <_printf_float+0xc2>
 800b0ac:	f108 0801 	add.w	r8, r8, #1
 800b0b0:	e7e6      	b.n	800b080 <_printf_float+0x248>
 800b0b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	dc39      	bgt.n	800b12c <_printf_float+0x2f4>
 800b0b8:	4a1b      	ldr	r2, [pc, #108]	; (800b128 <_printf_float+0x2f0>)
 800b0ba:	2301      	movs	r3, #1
 800b0bc:	4631      	mov	r1, r6
 800b0be:	4628      	mov	r0, r5
 800b0c0:	47b8      	blx	r7
 800b0c2:	3001      	adds	r0, #1
 800b0c4:	f43f af19 	beq.w	800aefa <_printf_float+0xc2>
 800b0c8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b0cc:	4313      	orrs	r3, r2
 800b0ce:	d102      	bne.n	800b0d6 <_printf_float+0x29e>
 800b0d0:	6823      	ldr	r3, [r4, #0]
 800b0d2:	07d9      	lsls	r1, r3, #31
 800b0d4:	d5d8      	bpl.n	800b088 <_printf_float+0x250>
 800b0d6:	ee18 3a10 	vmov	r3, s16
 800b0da:	4652      	mov	r2, sl
 800b0dc:	4631      	mov	r1, r6
 800b0de:	4628      	mov	r0, r5
 800b0e0:	47b8      	blx	r7
 800b0e2:	3001      	adds	r0, #1
 800b0e4:	f43f af09 	beq.w	800aefa <_printf_float+0xc2>
 800b0e8:	f04f 0900 	mov.w	r9, #0
 800b0ec:	f104 0a1a 	add.w	sl, r4, #26
 800b0f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b0f2:	425b      	negs	r3, r3
 800b0f4:	454b      	cmp	r3, r9
 800b0f6:	dc01      	bgt.n	800b0fc <_printf_float+0x2c4>
 800b0f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b0fa:	e792      	b.n	800b022 <_printf_float+0x1ea>
 800b0fc:	2301      	movs	r3, #1
 800b0fe:	4652      	mov	r2, sl
 800b100:	4631      	mov	r1, r6
 800b102:	4628      	mov	r0, r5
 800b104:	47b8      	blx	r7
 800b106:	3001      	adds	r0, #1
 800b108:	f43f aef7 	beq.w	800aefa <_printf_float+0xc2>
 800b10c:	f109 0901 	add.w	r9, r9, #1
 800b110:	e7ee      	b.n	800b0f0 <_printf_float+0x2b8>
 800b112:	bf00      	nop
 800b114:	7fefffff 	.word	0x7fefffff
 800b118:	0800ffa4 	.word	0x0800ffa4
 800b11c:	0800ffa8 	.word	0x0800ffa8
 800b120:	0800ffb0 	.word	0x0800ffb0
 800b124:	0800ffac 	.word	0x0800ffac
 800b128:	0800ffb4 	.word	0x0800ffb4
 800b12c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b12e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b130:	429a      	cmp	r2, r3
 800b132:	bfa8      	it	ge
 800b134:	461a      	movge	r2, r3
 800b136:	2a00      	cmp	r2, #0
 800b138:	4691      	mov	r9, r2
 800b13a:	dc37      	bgt.n	800b1ac <_printf_float+0x374>
 800b13c:	f04f 0b00 	mov.w	fp, #0
 800b140:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b144:	f104 021a 	add.w	r2, r4, #26
 800b148:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b14a:	9305      	str	r3, [sp, #20]
 800b14c:	eba3 0309 	sub.w	r3, r3, r9
 800b150:	455b      	cmp	r3, fp
 800b152:	dc33      	bgt.n	800b1bc <_printf_float+0x384>
 800b154:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b158:	429a      	cmp	r2, r3
 800b15a:	db3b      	blt.n	800b1d4 <_printf_float+0x39c>
 800b15c:	6823      	ldr	r3, [r4, #0]
 800b15e:	07da      	lsls	r2, r3, #31
 800b160:	d438      	bmi.n	800b1d4 <_printf_float+0x39c>
 800b162:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b164:	9a05      	ldr	r2, [sp, #20]
 800b166:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b168:	1a9a      	subs	r2, r3, r2
 800b16a:	eba3 0901 	sub.w	r9, r3, r1
 800b16e:	4591      	cmp	r9, r2
 800b170:	bfa8      	it	ge
 800b172:	4691      	movge	r9, r2
 800b174:	f1b9 0f00 	cmp.w	r9, #0
 800b178:	dc35      	bgt.n	800b1e6 <_printf_float+0x3ae>
 800b17a:	f04f 0800 	mov.w	r8, #0
 800b17e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b182:	f104 0a1a 	add.w	sl, r4, #26
 800b186:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b18a:	1a9b      	subs	r3, r3, r2
 800b18c:	eba3 0309 	sub.w	r3, r3, r9
 800b190:	4543      	cmp	r3, r8
 800b192:	f77f af79 	ble.w	800b088 <_printf_float+0x250>
 800b196:	2301      	movs	r3, #1
 800b198:	4652      	mov	r2, sl
 800b19a:	4631      	mov	r1, r6
 800b19c:	4628      	mov	r0, r5
 800b19e:	47b8      	blx	r7
 800b1a0:	3001      	adds	r0, #1
 800b1a2:	f43f aeaa 	beq.w	800aefa <_printf_float+0xc2>
 800b1a6:	f108 0801 	add.w	r8, r8, #1
 800b1aa:	e7ec      	b.n	800b186 <_printf_float+0x34e>
 800b1ac:	4613      	mov	r3, r2
 800b1ae:	4631      	mov	r1, r6
 800b1b0:	4642      	mov	r2, r8
 800b1b2:	4628      	mov	r0, r5
 800b1b4:	47b8      	blx	r7
 800b1b6:	3001      	adds	r0, #1
 800b1b8:	d1c0      	bne.n	800b13c <_printf_float+0x304>
 800b1ba:	e69e      	b.n	800aefa <_printf_float+0xc2>
 800b1bc:	2301      	movs	r3, #1
 800b1be:	4631      	mov	r1, r6
 800b1c0:	4628      	mov	r0, r5
 800b1c2:	9205      	str	r2, [sp, #20]
 800b1c4:	47b8      	blx	r7
 800b1c6:	3001      	adds	r0, #1
 800b1c8:	f43f ae97 	beq.w	800aefa <_printf_float+0xc2>
 800b1cc:	9a05      	ldr	r2, [sp, #20]
 800b1ce:	f10b 0b01 	add.w	fp, fp, #1
 800b1d2:	e7b9      	b.n	800b148 <_printf_float+0x310>
 800b1d4:	ee18 3a10 	vmov	r3, s16
 800b1d8:	4652      	mov	r2, sl
 800b1da:	4631      	mov	r1, r6
 800b1dc:	4628      	mov	r0, r5
 800b1de:	47b8      	blx	r7
 800b1e0:	3001      	adds	r0, #1
 800b1e2:	d1be      	bne.n	800b162 <_printf_float+0x32a>
 800b1e4:	e689      	b.n	800aefa <_printf_float+0xc2>
 800b1e6:	9a05      	ldr	r2, [sp, #20]
 800b1e8:	464b      	mov	r3, r9
 800b1ea:	4442      	add	r2, r8
 800b1ec:	4631      	mov	r1, r6
 800b1ee:	4628      	mov	r0, r5
 800b1f0:	47b8      	blx	r7
 800b1f2:	3001      	adds	r0, #1
 800b1f4:	d1c1      	bne.n	800b17a <_printf_float+0x342>
 800b1f6:	e680      	b.n	800aefa <_printf_float+0xc2>
 800b1f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b1fa:	2a01      	cmp	r2, #1
 800b1fc:	dc01      	bgt.n	800b202 <_printf_float+0x3ca>
 800b1fe:	07db      	lsls	r3, r3, #31
 800b200:	d538      	bpl.n	800b274 <_printf_float+0x43c>
 800b202:	2301      	movs	r3, #1
 800b204:	4642      	mov	r2, r8
 800b206:	4631      	mov	r1, r6
 800b208:	4628      	mov	r0, r5
 800b20a:	47b8      	blx	r7
 800b20c:	3001      	adds	r0, #1
 800b20e:	f43f ae74 	beq.w	800aefa <_printf_float+0xc2>
 800b212:	ee18 3a10 	vmov	r3, s16
 800b216:	4652      	mov	r2, sl
 800b218:	4631      	mov	r1, r6
 800b21a:	4628      	mov	r0, r5
 800b21c:	47b8      	blx	r7
 800b21e:	3001      	adds	r0, #1
 800b220:	f43f ae6b 	beq.w	800aefa <_printf_float+0xc2>
 800b224:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b228:	2200      	movs	r2, #0
 800b22a:	2300      	movs	r3, #0
 800b22c:	f7f5 fc74 	bl	8000b18 <__aeabi_dcmpeq>
 800b230:	b9d8      	cbnz	r0, 800b26a <_printf_float+0x432>
 800b232:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b234:	f108 0201 	add.w	r2, r8, #1
 800b238:	3b01      	subs	r3, #1
 800b23a:	4631      	mov	r1, r6
 800b23c:	4628      	mov	r0, r5
 800b23e:	47b8      	blx	r7
 800b240:	3001      	adds	r0, #1
 800b242:	d10e      	bne.n	800b262 <_printf_float+0x42a>
 800b244:	e659      	b.n	800aefa <_printf_float+0xc2>
 800b246:	2301      	movs	r3, #1
 800b248:	4652      	mov	r2, sl
 800b24a:	4631      	mov	r1, r6
 800b24c:	4628      	mov	r0, r5
 800b24e:	47b8      	blx	r7
 800b250:	3001      	adds	r0, #1
 800b252:	f43f ae52 	beq.w	800aefa <_printf_float+0xc2>
 800b256:	f108 0801 	add.w	r8, r8, #1
 800b25a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b25c:	3b01      	subs	r3, #1
 800b25e:	4543      	cmp	r3, r8
 800b260:	dcf1      	bgt.n	800b246 <_printf_float+0x40e>
 800b262:	464b      	mov	r3, r9
 800b264:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b268:	e6dc      	b.n	800b024 <_printf_float+0x1ec>
 800b26a:	f04f 0800 	mov.w	r8, #0
 800b26e:	f104 0a1a 	add.w	sl, r4, #26
 800b272:	e7f2      	b.n	800b25a <_printf_float+0x422>
 800b274:	2301      	movs	r3, #1
 800b276:	4642      	mov	r2, r8
 800b278:	e7df      	b.n	800b23a <_printf_float+0x402>
 800b27a:	2301      	movs	r3, #1
 800b27c:	464a      	mov	r2, r9
 800b27e:	4631      	mov	r1, r6
 800b280:	4628      	mov	r0, r5
 800b282:	47b8      	blx	r7
 800b284:	3001      	adds	r0, #1
 800b286:	f43f ae38 	beq.w	800aefa <_printf_float+0xc2>
 800b28a:	f108 0801 	add.w	r8, r8, #1
 800b28e:	68e3      	ldr	r3, [r4, #12]
 800b290:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b292:	1a5b      	subs	r3, r3, r1
 800b294:	4543      	cmp	r3, r8
 800b296:	dcf0      	bgt.n	800b27a <_printf_float+0x442>
 800b298:	e6fa      	b.n	800b090 <_printf_float+0x258>
 800b29a:	f04f 0800 	mov.w	r8, #0
 800b29e:	f104 0919 	add.w	r9, r4, #25
 800b2a2:	e7f4      	b.n	800b28e <_printf_float+0x456>

0800b2a4 <_printf_common>:
 800b2a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b2a8:	4616      	mov	r6, r2
 800b2aa:	4699      	mov	r9, r3
 800b2ac:	688a      	ldr	r2, [r1, #8]
 800b2ae:	690b      	ldr	r3, [r1, #16]
 800b2b0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b2b4:	4293      	cmp	r3, r2
 800b2b6:	bfb8      	it	lt
 800b2b8:	4613      	movlt	r3, r2
 800b2ba:	6033      	str	r3, [r6, #0]
 800b2bc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b2c0:	4607      	mov	r7, r0
 800b2c2:	460c      	mov	r4, r1
 800b2c4:	b10a      	cbz	r2, 800b2ca <_printf_common+0x26>
 800b2c6:	3301      	adds	r3, #1
 800b2c8:	6033      	str	r3, [r6, #0]
 800b2ca:	6823      	ldr	r3, [r4, #0]
 800b2cc:	0699      	lsls	r1, r3, #26
 800b2ce:	bf42      	ittt	mi
 800b2d0:	6833      	ldrmi	r3, [r6, #0]
 800b2d2:	3302      	addmi	r3, #2
 800b2d4:	6033      	strmi	r3, [r6, #0]
 800b2d6:	6825      	ldr	r5, [r4, #0]
 800b2d8:	f015 0506 	ands.w	r5, r5, #6
 800b2dc:	d106      	bne.n	800b2ec <_printf_common+0x48>
 800b2de:	f104 0a19 	add.w	sl, r4, #25
 800b2e2:	68e3      	ldr	r3, [r4, #12]
 800b2e4:	6832      	ldr	r2, [r6, #0]
 800b2e6:	1a9b      	subs	r3, r3, r2
 800b2e8:	42ab      	cmp	r3, r5
 800b2ea:	dc26      	bgt.n	800b33a <_printf_common+0x96>
 800b2ec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b2f0:	1e13      	subs	r3, r2, #0
 800b2f2:	6822      	ldr	r2, [r4, #0]
 800b2f4:	bf18      	it	ne
 800b2f6:	2301      	movne	r3, #1
 800b2f8:	0692      	lsls	r2, r2, #26
 800b2fa:	d42b      	bmi.n	800b354 <_printf_common+0xb0>
 800b2fc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b300:	4649      	mov	r1, r9
 800b302:	4638      	mov	r0, r7
 800b304:	47c0      	blx	r8
 800b306:	3001      	adds	r0, #1
 800b308:	d01e      	beq.n	800b348 <_printf_common+0xa4>
 800b30a:	6823      	ldr	r3, [r4, #0]
 800b30c:	68e5      	ldr	r5, [r4, #12]
 800b30e:	6832      	ldr	r2, [r6, #0]
 800b310:	f003 0306 	and.w	r3, r3, #6
 800b314:	2b04      	cmp	r3, #4
 800b316:	bf08      	it	eq
 800b318:	1aad      	subeq	r5, r5, r2
 800b31a:	68a3      	ldr	r3, [r4, #8]
 800b31c:	6922      	ldr	r2, [r4, #16]
 800b31e:	bf0c      	ite	eq
 800b320:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b324:	2500      	movne	r5, #0
 800b326:	4293      	cmp	r3, r2
 800b328:	bfc4      	itt	gt
 800b32a:	1a9b      	subgt	r3, r3, r2
 800b32c:	18ed      	addgt	r5, r5, r3
 800b32e:	2600      	movs	r6, #0
 800b330:	341a      	adds	r4, #26
 800b332:	42b5      	cmp	r5, r6
 800b334:	d11a      	bne.n	800b36c <_printf_common+0xc8>
 800b336:	2000      	movs	r0, #0
 800b338:	e008      	b.n	800b34c <_printf_common+0xa8>
 800b33a:	2301      	movs	r3, #1
 800b33c:	4652      	mov	r2, sl
 800b33e:	4649      	mov	r1, r9
 800b340:	4638      	mov	r0, r7
 800b342:	47c0      	blx	r8
 800b344:	3001      	adds	r0, #1
 800b346:	d103      	bne.n	800b350 <_printf_common+0xac>
 800b348:	f04f 30ff 	mov.w	r0, #4294967295
 800b34c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b350:	3501      	adds	r5, #1
 800b352:	e7c6      	b.n	800b2e2 <_printf_common+0x3e>
 800b354:	18e1      	adds	r1, r4, r3
 800b356:	1c5a      	adds	r2, r3, #1
 800b358:	2030      	movs	r0, #48	; 0x30
 800b35a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b35e:	4422      	add	r2, r4
 800b360:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b364:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b368:	3302      	adds	r3, #2
 800b36a:	e7c7      	b.n	800b2fc <_printf_common+0x58>
 800b36c:	2301      	movs	r3, #1
 800b36e:	4622      	mov	r2, r4
 800b370:	4649      	mov	r1, r9
 800b372:	4638      	mov	r0, r7
 800b374:	47c0      	blx	r8
 800b376:	3001      	adds	r0, #1
 800b378:	d0e6      	beq.n	800b348 <_printf_common+0xa4>
 800b37a:	3601      	adds	r6, #1
 800b37c:	e7d9      	b.n	800b332 <_printf_common+0x8e>
	...

0800b380 <_printf_i>:
 800b380:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b384:	7e0f      	ldrb	r7, [r1, #24]
 800b386:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b388:	2f78      	cmp	r7, #120	; 0x78
 800b38a:	4691      	mov	r9, r2
 800b38c:	4680      	mov	r8, r0
 800b38e:	460c      	mov	r4, r1
 800b390:	469a      	mov	sl, r3
 800b392:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b396:	d807      	bhi.n	800b3a8 <_printf_i+0x28>
 800b398:	2f62      	cmp	r7, #98	; 0x62
 800b39a:	d80a      	bhi.n	800b3b2 <_printf_i+0x32>
 800b39c:	2f00      	cmp	r7, #0
 800b39e:	f000 80d8 	beq.w	800b552 <_printf_i+0x1d2>
 800b3a2:	2f58      	cmp	r7, #88	; 0x58
 800b3a4:	f000 80a3 	beq.w	800b4ee <_printf_i+0x16e>
 800b3a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b3ac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b3b0:	e03a      	b.n	800b428 <_printf_i+0xa8>
 800b3b2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b3b6:	2b15      	cmp	r3, #21
 800b3b8:	d8f6      	bhi.n	800b3a8 <_printf_i+0x28>
 800b3ba:	a101      	add	r1, pc, #4	; (adr r1, 800b3c0 <_printf_i+0x40>)
 800b3bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b3c0:	0800b419 	.word	0x0800b419
 800b3c4:	0800b42d 	.word	0x0800b42d
 800b3c8:	0800b3a9 	.word	0x0800b3a9
 800b3cc:	0800b3a9 	.word	0x0800b3a9
 800b3d0:	0800b3a9 	.word	0x0800b3a9
 800b3d4:	0800b3a9 	.word	0x0800b3a9
 800b3d8:	0800b42d 	.word	0x0800b42d
 800b3dc:	0800b3a9 	.word	0x0800b3a9
 800b3e0:	0800b3a9 	.word	0x0800b3a9
 800b3e4:	0800b3a9 	.word	0x0800b3a9
 800b3e8:	0800b3a9 	.word	0x0800b3a9
 800b3ec:	0800b539 	.word	0x0800b539
 800b3f0:	0800b45d 	.word	0x0800b45d
 800b3f4:	0800b51b 	.word	0x0800b51b
 800b3f8:	0800b3a9 	.word	0x0800b3a9
 800b3fc:	0800b3a9 	.word	0x0800b3a9
 800b400:	0800b55b 	.word	0x0800b55b
 800b404:	0800b3a9 	.word	0x0800b3a9
 800b408:	0800b45d 	.word	0x0800b45d
 800b40c:	0800b3a9 	.word	0x0800b3a9
 800b410:	0800b3a9 	.word	0x0800b3a9
 800b414:	0800b523 	.word	0x0800b523
 800b418:	682b      	ldr	r3, [r5, #0]
 800b41a:	1d1a      	adds	r2, r3, #4
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	602a      	str	r2, [r5, #0]
 800b420:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b424:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b428:	2301      	movs	r3, #1
 800b42a:	e0a3      	b.n	800b574 <_printf_i+0x1f4>
 800b42c:	6820      	ldr	r0, [r4, #0]
 800b42e:	6829      	ldr	r1, [r5, #0]
 800b430:	0606      	lsls	r6, r0, #24
 800b432:	f101 0304 	add.w	r3, r1, #4
 800b436:	d50a      	bpl.n	800b44e <_printf_i+0xce>
 800b438:	680e      	ldr	r6, [r1, #0]
 800b43a:	602b      	str	r3, [r5, #0]
 800b43c:	2e00      	cmp	r6, #0
 800b43e:	da03      	bge.n	800b448 <_printf_i+0xc8>
 800b440:	232d      	movs	r3, #45	; 0x2d
 800b442:	4276      	negs	r6, r6
 800b444:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b448:	485e      	ldr	r0, [pc, #376]	; (800b5c4 <_printf_i+0x244>)
 800b44a:	230a      	movs	r3, #10
 800b44c:	e019      	b.n	800b482 <_printf_i+0x102>
 800b44e:	680e      	ldr	r6, [r1, #0]
 800b450:	602b      	str	r3, [r5, #0]
 800b452:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b456:	bf18      	it	ne
 800b458:	b236      	sxthne	r6, r6
 800b45a:	e7ef      	b.n	800b43c <_printf_i+0xbc>
 800b45c:	682b      	ldr	r3, [r5, #0]
 800b45e:	6820      	ldr	r0, [r4, #0]
 800b460:	1d19      	adds	r1, r3, #4
 800b462:	6029      	str	r1, [r5, #0]
 800b464:	0601      	lsls	r1, r0, #24
 800b466:	d501      	bpl.n	800b46c <_printf_i+0xec>
 800b468:	681e      	ldr	r6, [r3, #0]
 800b46a:	e002      	b.n	800b472 <_printf_i+0xf2>
 800b46c:	0646      	lsls	r6, r0, #25
 800b46e:	d5fb      	bpl.n	800b468 <_printf_i+0xe8>
 800b470:	881e      	ldrh	r6, [r3, #0]
 800b472:	4854      	ldr	r0, [pc, #336]	; (800b5c4 <_printf_i+0x244>)
 800b474:	2f6f      	cmp	r7, #111	; 0x6f
 800b476:	bf0c      	ite	eq
 800b478:	2308      	moveq	r3, #8
 800b47a:	230a      	movne	r3, #10
 800b47c:	2100      	movs	r1, #0
 800b47e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b482:	6865      	ldr	r5, [r4, #4]
 800b484:	60a5      	str	r5, [r4, #8]
 800b486:	2d00      	cmp	r5, #0
 800b488:	bfa2      	ittt	ge
 800b48a:	6821      	ldrge	r1, [r4, #0]
 800b48c:	f021 0104 	bicge.w	r1, r1, #4
 800b490:	6021      	strge	r1, [r4, #0]
 800b492:	b90e      	cbnz	r6, 800b498 <_printf_i+0x118>
 800b494:	2d00      	cmp	r5, #0
 800b496:	d04d      	beq.n	800b534 <_printf_i+0x1b4>
 800b498:	4615      	mov	r5, r2
 800b49a:	fbb6 f1f3 	udiv	r1, r6, r3
 800b49e:	fb03 6711 	mls	r7, r3, r1, r6
 800b4a2:	5dc7      	ldrb	r7, [r0, r7]
 800b4a4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b4a8:	4637      	mov	r7, r6
 800b4aa:	42bb      	cmp	r3, r7
 800b4ac:	460e      	mov	r6, r1
 800b4ae:	d9f4      	bls.n	800b49a <_printf_i+0x11a>
 800b4b0:	2b08      	cmp	r3, #8
 800b4b2:	d10b      	bne.n	800b4cc <_printf_i+0x14c>
 800b4b4:	6823      	ldr	r3, [r4, #0]
 800b4b6:	07de      	lsls	r6, r3, #31
 800b4b8:	d508      	bpl.n	800b4cc <_printf_i+0x14c>
 800b4ba:	6923      	ldr	r3, [r4, #16]
 800b4bc:	6861      	ldr	r1, [r4, #4]
 800b4be:	4299      	cmp	r1, r3
 800b4c0:	bfde      	ittt	le
 800b4c2:	2330      	movle	r3, #48	; 0x30
 800b4c4:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b4c8:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b4cc:	1b52      	subs	r2, r2, r5
 800b4ce:	6122      	str	r2, [r4, #16]
 800b4d0:	f8cd a000 	str.w	sl, [sp]
 800b4d4:	464b      	mov	r3, r9
 800b4d6:	aa03      	add	r2, sp, #12
 800b4d8:	4621      	mov	r1, r4
 800b4da:	4640      	mov	r0, r8
 800b4dc:	f7ff fee2 	bl	800b2a4 <_printf_common>
 800b4e0:	3001      	adds	r0, #1
 800b4e2:	d14c      	bne.n	800b57e <_printf_i+0x1fe>
 800b4e4:	f04f 30ff 	mov.w	r0, #4294967295
 800b4e8:	b004      	add	sp, #16
 800b4ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b4ee:	4835      	ldr	r0, [pc, #212]	; (800b5c4 <_printf_i+0x244>)
 800b4f0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800b4f4:	6829      	ldr	r1, [r5, #0]
 800b4f6:	6823      	ldr	r3, [r4, #0]
 800b4f8:	f851 6b04 	ldr.w	r6, [r1], #4
 800b4fc:	6029      	str	r1, [r5, #0]
 800b4fe:	061d      	lsls	r5, r3, #24
 800b500:	d514      	bpl.n	800b52c <_printf_i+0x1ac>
 800b502:	07df      	lsls	r7, r3, #31
 800b504:	bf44      	itt	mi
 800b506:	f043 0320 	orrmi.w	r3, r3, #32
 800b50a:	6023      	strmi	r3, [r4, #0]
 800b50c:	b91e      	cbnz	r6, 800b516 <_printf_i+0x196>
 800b50e:	6823      	ldr	r3, [r4, #0]
 800b510:	f023 0320 	bic.w	r3, r3, #32
 800b514:	6023      	str	r3, [r4, #0]
 800b516:	2310      	movs	r3, #16
 800b518:	e7b0      	b.n	800b47c <_printf_i+0xfc>
 800b51a:	6823      	ldr	r3, [r4, #0]
 800b51c:	f043 0320 	orr.w	r3, r3, #32
 800b520:	6023      	str	r3, [r4, #0]
 800b522:	2378      	movs	r3, #120	; 0x78
 800b524:	4828      	ldr	r0, [pc, #160]	; (800b5c8 <_printf_i+0x248>)
 800b526:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b52a:	e7e3      	b.n	800b4f4 <_printf_i+0x174>
 800b52c:	0659      	lsls	r1, r3, #25
 800b52e:	bf48      	it	mi
 800b530:	b2b6      	uxthmi	r6, r6
 800b532:	e7e6      	b.n	800b502 <_printf_i+0x182>
 800b534:	4615      	mov	r5, r2
 800b536:	e7bb      	b.n	800b4b0 <_printf_i+0x130>
 800b538:	682b      	ldr	r3, [r5, #0]
 800b53a:	6826      	ldr	r6, [r4, #0]
 800b53c:	6961      	ldr	r1, [r4, #20]
 800b53e:	1d18      	adds	r0, r3, #4
 800b540:	6028      	str	r0, [r5, #0]
 800b542:	0635      	lsls	r5, r6, #24
 800b544:	681b      	ldr	r3, [r3, #0]
 800b546:	d501      	bpl.n	800b54c <_printf_i+0x1cc>
 800b548:	6019      	str	r1, [r3, #0]
 800b54a:	e002      	b.n	800b552 <_printf_i+0x1d2>
 800b54c:	0670      	lsls	r0, r6, #25
 800b54e:	d5fb      	bpl.n	800b548 <_printf_i+0x1c8>
 800b550:	8019      	strh	r1, [r3, #0]
 800b552:	2300      	movs	r3, #0
 800b554:	6123      	str	r3, [r4, #16]
 800b556:	4615      	mov	r5, r2
 800b558:	e7ba      	b.n	800b4d0 <_printf_i+0x150>
 800b55a:	682b      	ldr	r3, [r5, #0]
 800b55c:	1d1a      	adds	r2, r3, #4
 800b55e:	602a      	str	r2, [r5, #0]
 800b560:	681d      	ldr	r5, [r3, #0]
 800b562:	6862      	ldr	r2, [r4, #4]
 800b564:	2100      	movs	r1, #0
 800b566:	4628      	mov	r0, r5
 800b568:	f7f4 fe62 	bl	8000230 <memchr>
 800b56c:	b108      	cbz	r0, 800b572 <_printf_i+0x1f2>
 800b56e:	1b40      	subs	r0, r0, r5
 800b570:	6060      	str	r0, [r4, #4]
 800b572:	6863      	ldr	r3, [r4, #4]
 800b574:	6123      	str	r3, [r4, #16]
 800b576:	2300      	movs	r3, #0
 800b578:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b57c:	e7a8      	b.n	800b4d0 <_printf_i+0x150>
 800b57e:	6923      	ldr	r3, [r4, #16]
 800b580:	462a      	mov	r2, r5
 800b582:	4649      	mov	r1, r9
 800b584:	4640      	mov	r0, r8
 800b586:	47d0      	blx	sl
 800b588:	3001      	adds	r0, #1
 800b58a:	d0ab      	beq.n	800b4e4 <_printf_i+0x164>
 800b58c:	6823      	ldr	r3, [r4, #0]
 800b58e:	079b      	lsls	r3, r3, #30
 800b590:	d413      	bmi.n	800b5ba <_printf_i+0x23a>
 800b592:	68e0      	ldr	r0, [r4, #12]
 800b594:	9b03      	ldr	r3, [sp, #12]
 800b596:	4298      	cmp	r0, r3
 800b598:	bfb8      	it	lt
 800b59a:	4618      	movlt	r0, r3
 800b59c:	e7a4      	b.n	800b4e8 <_printf_i+0x168>
 800b59e:	2301      	movs	r3, #1
 800b5a0:	4632      	mov	r2, r6
 800b5a2:	4649      	mov	r1, r9
 800b5a4:	4640      	mov	r0, r8
 800b5a6:	47d0      	blx	sl
 800b5a8:	3001      	adds	r0, #1
 800b5aa:	d09b      	beq.n	800b4e4 <_printf_i+0x164>
 800b5ac:	3501      	adds	r5, #1
 800b5ae:	68e3      	ldr	r3, [r4, #12]
 800b5b0:	9903      	ldr	r1, [sp, #12]
 800b5b2:	1a5b      	subs	r3, r3, r1
 800b5b4:	42ab      	cmp	r3, r5
 800b5b6:	dcf2      	bgt.n	800b59e <_printf_i+0x21e>
 800b5b8:	e7eb      	b.n	800b592 <_printf_i+0x212>
 800b5ba:	2500      	movs	r5, #0
 800b5bc:	f104 0619 	add.w	r6, r4, #25
 800b5c0:	e7f5      	b.n	800b5ae <_printf_i+0x22e>
 800b5c2:	bf00      	nop
 800b5c4:	0800ffb6 	.word	0x0800ffb6
 800b5c8:	0800ffc7 	.word	0x0800ffc7

0800b5cc <iprintf>:
 800b5cc:	b40f      	push	{r0, r1, r2, r3}
 800b5ce:	4b0a      	ldr	r3, [pc, #40]	; (800b5f8 <iprintf+0x2c>)
 800b5d0:	b513      	push	{r0, r1, r4, lr}
 800b5d2:	681c      	ldr	r4, [r3, #0]
 800b5d4:	b124      	cbz	r4, 800b5e0 <iprintf+0x14>
 800b5d6:	69a3      	ldr	r3, [r4, #24]
 800b5d8:	b913      	cbnz	r3, 800b5e0 <iprintf+0x14>
 800b5da:	4620      	mov	r0, r4
 800b5dc:	f7ff fa1c 	bl	800aa18 <__sinit>
 800b5e0:	ab05      	add	r3, sp, #20
 800b5e2:	9a04      	ldr	r2, [sp, #16]
 800b5e4:	68a1      	ldr	r1, [r4, #8]
 800b5e6:	9301      	str	r3, [sp, #4]
 800b5e8:	4620      	mov	r0, r4
 800b5ea:	f001 fdf9 	bl	800d1e0 <_vfiprintf_r>
 800b5ee:	b002      	add	sp, #8
 800b5f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b5f4:	b004      	add	sp, #16
 800b5f6:	4770      	bx	lr
 800b5f8:	200000a0 	.word	0x200000a0

0800b5fc <_puts_r>:
 800b5fc:	b570      	push	{r4, r5, r6, lr}
 800b5fe:	460e      	mov	r6, r1
 800b600:	4605      	mov	r5, r0
 800b602:	b118      	cbz	r0, 800b60c <_puts_r+0x10>
 800b604:	6983      	ldr	r3, [r0, #24]
 800b606:	b90b      	cbnz	r3, 800b60c <_puts_r+0x10>
 800b608:	f7ff fa06 	bl	800aa18 <__sinit>
 800b60c:	69ab      	ldr	r3, [r5, #24]
 800b60e:	68ac      	ldr	r4, [r5, #8]
 800b610:	b913      	cbnz	r3, 800b618 <_puts_r+0x1c>
 800b612:	4628      	mov	r0, r5
 800b614:	f7ff fa00 	bl	800aa18 <__sinit>
 800b618:	4b2c      	ldr	r3, [pc, #176]	; (800b6cc <_puts_r+0xd0>)
 800b61a:	429c      	cmp	r4, r3
 800b61c:	d120      	bne.n	800b660 <_puts_r+0x64>
 800b61e:	686c      	ldr	r4, [r5, #4]
 800b620:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b622:	07db      	lsls	r3, r3, #31
 800b624:	d405      	bmi.n	800b632 <_puts_r+0x36>
 800b626:	89a3      	ldrh	r3, [r4, #12]
 800b628:	0598      	lsls	r0, r3, #22
 800b62a:	d402      	bmi.n	800b632 <_puts_r+0x36>
 800b62c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b62e:	f7ff fab6 	bl	800ab9e <__retarget_lock_acquire_recursive>
 800b632:	89a3      	ldrh	r3, [r4, #12]
 800b634:	0719      	lsls	r1, r3, #28
 800b636:	d51d      	bpl.n	800b674 <_puts_r+0x78>
 800b638:	6923      	ldr	r3, [r4, #16]
 800b63a:	b1db      	cbz	r3, 800b674 <_puts_r+0x78>
 800b63c:	3e01      	subs	r6, #1
 800b63e:	68a3      	ldr	r3, [r4, #8]
 800b640:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b644:	3b01      	subs	r3, #1
 800b646:	60a3      	str	r3, [r4, #8]
 800b648:	bb39      	cbnz	r1, 800b69a <_puts_r+0x9e>
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	da38      	bge.n	800b6c0 <_puts_r+0xc4>
 800b64e:	4622      	mov	r2, r4
 800b650:	210a      	movs	r1, #10
 800b652:	4628      	mov	r0, r5
 800b654:	f000 f906 	bl	800b864 <__swbuf_r>
 800b658:	3001      	adds	r0, #1
 800b65a:	d011      	beq.n	800b680 <_puts_r+0x84>
 800b65c:	250a      	movs	r5, #10
 800b65e:	e011      	b.n	800b684 <_puts_r+0x88>
 800b660:	4b1b      	ldr	r3, [pc, #108]	; (800b6d0 <_puts_r+0xd4>)
 800b662:	429c      	cmp	r4, r3
 800b664:	d101      	bne.n	800b66a <_puts_r+0x6e>
 800b666:	68ac      	ldr	r4, [r5, #8]
 800b668:	e7da      	b.n	800b620 <_puts_r+0x24>
 800b66a:	4b1a      	ldr	r3, [pc, #104]	; (800b6d4 <_puts_r+0xd8>)
 800b66c:	429c      	cmp	r4, r3
 800b66e:	bf08      	it	eq
 800b670:	68ec      	ldreq	r4, [r5, #12]
 800b672:	e7d5      	b.n	800b620 <_puts_r+0x24>
 800b674:	4621      	mov	r1, r4
 800b676:	4628      	mov	r0, r5
 800b678:	f000 f958 	bl	800b92c <__swsetup_r>
 800b67c:	2800      	cmp	r0, #0
 800b67e:	d0dd      	beq.n	800b63c <_puts_r+0x40>
 800b680:	f04f 35ff 	mov.w	r5, #4294967295
 800b684:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b686:	07da      	lsls	r2, r3, #31
 800b688:	d405      	bmi.n	800b696 <_puts_r+0x9a>
 800b68a:	89a3      	ldrh	r3, [r4, #12]
 800b68c:	059b      	lsls	r3, r3, #22
 800b68e:	d402      	bmi.n	800b696 <_puts_r+0x9a>
 800b690:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b692:	f7ff fa85 	bl	800aba0 <__retarget_lock_release_recursive>
 800b696:	4628      	mov	r0, r5
 800b698:	bd70      	pop	{r4, r5, r6, pc}
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	da04      	bge.n	800b6a8 <_puts_r+0xac>
 800b69e:	69a2      	ldr	r2, [r4, #24]
 800b6a0:	429a      	cmp	r2, r3
 800b6a2:	dc06      	bgt.n	800b6b2 <_puts_r+0xb6>
 800b6a4:	290a      	cmp	r1, #10
 800b6a6:	d004      	beq.n	800b6b2 <_puts_r+0xb6>
 800b6a8:	6823      	ldr	r3, [r4, #0]
 800b6aa:	1c5a      	adds	r2, r3, #1
 800b6ac:	6022      	str	r2, [r4, #0]
 800b6ae:	7019      	strb	r1, [r3, #0]
 800b6b0:	e7c5      	b.n	800b63e <_puts_r+0x42>
 800b6b2:	4622      	mov	r2, r4
 800b6b4:	4628      	mov	r0, r5
 800b6b6:	f000 f8d5 	bl	800b864 <__swbuf_r>
 800b6ba:	3001      	adds	r0, #1
 800b6bc:	d1bf      	bne.n	800b63e <_puts_r+0x42>
 800b6be:	e7df      	b.n	800b680 <_puts_r+0x84>
 800b6c0:	6823      	ldr	r3, [r4, #0]
 800b6c2:	250a      	movs	r5, #10
 800b6c4:	1c5a      	adds	r2, r3, #1
 800b6c6:	6022      	str	r2, [r4, #0]
 800b6c8:	701d      	strb	r5, [r3, #0]
 800b6ca:	e7db      	b.n	800b684 <_puts_r+0x88>
 800b6cc:	0800ff60 	.word	0x0800ff60
 800b6d0:	0800ff80 	.word	0x0800ff80
 800b6d4:	0800ff40 	.word	0x0800ff40

0800b6d8 <puts>:
 800b6d8:	4b02      	ldr	r3, [pc, #8]	; (800b6e4 <puts+0xc>)
 800b6da:	4601      	mov	r1, r0
 800b6dc:	6818      	ldr	r0, [r3, #0]
 800b6de:	f7ff bf8d 	b.w	800b5fc <_puts_r>
 800b6e2:	bf00      	nop
 800b6e4:	200000a0 	.word	0x200000a0

0800b6e8 <cleanup_glue>:
 800b6e8:	b538      	push	{r3, r4, r5, lr}
 800b6ea:	460c      	mov	r4, r1
 800b6ec:	6809      	ldr	r1, [r1, #0]
 800b6ee:	4605      	mov	r5, r0
 800b6f0:	b109      	cbz	r1, 800b6f6 <cleanup_glue+0xe>
 800b6f2:	f7ff fff9 	bl	800b6e8 <cleanup_glue>
 800b6f6:	4621      	mov	r1, r4
 800b6f8:	4628      	mov	r0, r5
 800b6fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b6fe:	f001 bcf9 	b.w	800d0f4 <_free_r>
	...

0800b704 <_reclaim_reent>:
 800b704:	4b2c      	ldr	r3, [pc, #176]	; (800b7b8 <_reclaim_reent+0xb4>)
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	4283      	cmp	r3, r0
 800b70a:	b570      	push	{r4, r5, r6, lr}
 800b70c:	4604      	mov	r4, r0
 800b70e:	d051      	beq.n	800b7b4 <_reclaim_reent+0xb0>
 800b710:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800b712:	b143      	cbz	r3, 800b726 <_reclaim_reent+0x22>
 800b714:	68db      	ldr	r3, [r3, #12]
 800b716:	2b00      	cmp	r3, #0
 800b718:	d14a      	bne.n	800b7b0 <_reclaim_reent+0xac>
 800b71a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b71c:	6819      	ldr	r1, [r3, #0]
 800b71e:	b111      	cbz	r1, 800b726 <_reclaim_reent+0x22>
 800b720:	4620      	mov	r0, r4
 800b722:	f001 fce7 	bl	800d0f4 <_free_r>
 800b726:	6961      	ldr	r1, [r4, #20]
 800b728:	b111      	cbz	r1, 800b730 <_reclaim_reent+0x2c>
 800b72a:	4620      	mov	r0, r4
 800b72c:	f001 fce2 	bl	800d0f4 <_free_r>
 800b730:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800b732:	b111      	cbz	r1, 800b73a <_reclaim_reent+0x36>
 800b734:	4620      	mov	r0, r4
 800b736:	f001 fcdd 	bl	800d0f4 <_free_r>
 800b73a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800b73c:	b111      	cbz	r1, 800b744 <_reclaim_reent+0x40>
 800b73e:	4620      	mov	r0, r4
 800b740:	f001 fcd8 	bl	800d0f4 <_free_r>
 800b744:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800b746:	b111      	cbz	r1, 800b74e <_reclaim_reent+0x4a>
 800b748:	4620      	mov	r0, r4
 800b74a:	f001 fcd3 	bl	800d0f4 <_free_r>
 800b74e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800b750:	b111      	cbz	r1, 800b758 <_reclaim_reent+0x54>
 800b752:	4620      	mov	r0, r4
 800b754:	f001 fcce 	bl	800d0f4 <_free_r>
 800b758:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800b75a:	b111      	cbz	r1, 800b762 <_reclaim_reent+0x5e>
 800b75c:	4620      	mov	r0, r4
 800b75e:	f001 fcc9 	bl	800d0f4 <_free_r>
 800b762:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800b764:	b111      	cbz	r1, 800b76c <_reclaim_reent+0x68>
 800b766:	4620      	mov	r0, r4
 800b768:	f001 fcc4 	bl	800d0f4 <_free_r>
 800b76c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b76e:	b111      	cbz	r1, 800b776 <_reclaim_reent+0x72>
 800b770:	4620      	mov	r0, r4
 800b772:	f001 fcbf 	bl	800d0f4 <_free_r>
 800b776:	69a3      	ldr	r3, [r4, #24]
 800b778:	b1e3      	cbz	r3, 800b7b4 <_reclaim_reent+0xb0>
 800b77a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800b77c:	4620      	mov	r0, r4
 800b77e:	4798      	blx	r3
 800b780:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800b782:	b1b9      	cbz	r1, 800b7b4 <_reclaim_reent+0xb0>
 800b784:	4620      	mov	r0, r4
 800b786:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b78a:	f7ff bfad 	b.w	800b6e8 <cleanup_glue>
 800b78e:	5949      	ldr	r1, [r1, r5]
 800b790:	b941      	cbnz	r1, 800b7a4 <_reclaim_reent+0xa0>
 800b792:	3504      	adds	r5, #4
 800b794:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b796:	2d80      	cmp	r5, #128	; 0x80
 800b798:	68d9      	ldr	r1, [r3, #12]
 800b79a:	d1f8      	bne.n	800b78e <_reclaim_reent+0x8a>
 800b79c:	4620      	mov	r0, r4
 800b79e:	f001 fca9 	bl	800d0f4 <_free_r>
 800b7a2:	e7ba      	b.n	800b71a <_reclaim_reent+0x16>
 800b7a4:	680e      	ldr	r6, [r1, #0]
 800b7a6:	4620      	mov	r0, r4
 800b7a8:	f001 fca4 	bl	800d0f4 <_free_r>
 800b7ac:	4631      	mov	r1, r6
 800b7ae:	e7ef      	b.n	800b790 <_reclaim_reent+0x8c>
 800b7b0:	2500      	movs	r5, #0
 800b7b2:	e7ef      	b.n	800b794 <_reclaim_reent+0x90>
 800b7b4:	bd70      	pop	{r4, r5, r6, pc}
 800b7b6:	bf00      	nop
 800b7b8:	200000a0 	.word	0x200000a0

0800b7bc <_sbrk_r>:
 800b7bc:	b538      	push	{r3, r4, r5, lr}
 800b7be:	4d06      	ldr	r5, [pc, #24]	; (800b7d8 <_sbrk_r+0x1c>)
 800b7c0:	2300      	movs	r3, #0
 800b7c2:	4604      	mov	r4, r0
 800b7c4:	4608      	mov	r0, r1
 800b7c6:	602b      	str	r3, [r5, #0]
 800b7c8:	f7f6 fe28 	bl	800241c <_sbrk>
 800b7cc:	1c43      	adds	r3, r0, #1
 800b7ce:	d102      	bne.n	800b7d6 <_sbrk_r+0x1a>
 800b7d0:	682b      	ldr	r3, [r5, #0]
 800b7d2:	b103      	cbz	r3, 800b7d6 <_sbrk_r+0x1a>
 800b7d4:	6023      	str	r3, [r4, #0]
 800b7d6:	bd38      	pop	{r3, r4, r5, pc}
 800b7d8:	2001cb00 	.word	0x2001cb00

0800b7dc <__sread>:
 800b7dc:	b510      	push	{r4, lr}
 800b7de:	460c      	mov	r4, r1
 800b7e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b7e4:	f001 fe2c 	bl	800d440 <_read_r>
 800b7e8:	2800      	cmp	r0, #0
 800b7ea:	bfab      	itete	ge
 800b7ec:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b7ee:	89a3      	ldrhlt	r3, [r4, #12]
 800b7f0:	181b      	addge	r3, r3, r0
 800b7f2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b7f6:	bfac      	ite	ge
 800b7f8:	6563      	strge	r3, [r4, #84]	; 0x54
 800b7fa:	81a3      	strhlt	r3, [r4, #12]
 800b7fc:	bd10      	pop	{r4, pc}

0800b7fe <__swrite>:
 800b7fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b802:	461f      	mov	r7, r3
 800b804:	898b      	ldrh	r3, [r1, #12]
 800b806:	05db      	lsls	r3, r3, #23
 800b808:	4605      	mov	r5, r0
 800b80a:	460c      	mov	r4, r1
 800b80c:	4616      	mov	r6, r2
 800b80e:	d505      	bpl.n	800b81c <__swrite+0x1e>
 800b810:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b814:	2302      	movs	r3, #2
 800b816:	2200      	movs	r2, #0
 800b818:	f001 f846 	bl	800c8a8 <_lseek_r>
 800b81c:	89a3      	ldrh	r3, [r4, #12]
 800b81e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b822:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b826:	81a3      	strh	r3, [r4, #12]
 800b828:	4632      	mov	r2, r6
 800b82a:	463b      	mov	r3, r7
 800b82c:	4628      	mov	r0, r5
 800b82e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b832:	f000 b869 	b.w	800b908 <_write_r>

0800b836 <__sseek>:
 800b836:	b510      	push	{r4, lr}
 800b838:	460c      	mov	r4, r1
 800b83a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b83e:	f001 f833 	bl	800c8a8 <_lseek_r>
 800b842:	1c43      	adds	r3, r0, #1
 800b844:	89a3      	ldrh	r3, [r4, #12]
 800b846:	bf15      	itete	ne
 800b848:	6560      	strne	r0, [r4, #84]	; 0x54
 800b84a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b84e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b852:	81a3      	strheq	r3, [r4, #12]
 800b854:	bf18      	it	ne
 800b856:	81a3      	strhne	r3, [r4, #12]
 800b858:	bd10      	pop	{r4, pc}

0800b85a <__sclose>:
 800b85a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b85e:	f000 b8d3 	b.w	800ba08 <_close_r>
	...

0800b864 <__swbuf_r>:
 800b864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b866:	460e      	mov	r6, r1
 800b868:	4614      	mov	r4, r2
 800b86a:	4605      	mov	r5, r0
 800b86c:	b118      	cbz	r0, 800b876 <__swbuf_r+0x12>
 800b86e:	6983      	ldr	r3, [r0, #24]
 800b870:	b90b      	cbnz	r3, 800b876 <__swbuf_r+0x12>
 800b872:	f7ff f8d1 	bl	800aa18 <__sinit>
 800b876:	4b21      	ldr	r3, [pc, #132]	; (800b8fc <__swbuf_r+0x98>)
 800b878:	429c      	cmp	r4, r3
 800b87a:	d12b      	bne.n	800b8d4 <__swbuf_r+0x70>
 800b87c:	686c      	ldr	r4, [r5, #4]
 800b87e:	69a3      	ldr	r3, [r4, #24]
 800b880:	60a3      	str	r3, [r4, #8]
 800b882:	89a3      	ldrh	r3, [r4, #12]
 800b884:	071a      	lsls	r2, r3, #28
 800b886:	d52f      	bpl.n	800b8e8 <__swbuf_r+0x84>
 800b888:	6923      	ldr	r3, [r4, #16]
 800b88a:	b36b      	cbz	r3, 800b8e8 <__swbuf_r+0x84>
 800b88c:	6923      	ldr	r3, [r4, #16]
 800b88e:	6820      	ldr	r0, [r4, #0]
 800b890:	1ac0      	subs	r0, r0, r3
 800b892:	6963      	ldr	r3, [r4, #20]
 800b894:	b2f6      	uxtb	r6, r6
 800b896:	4283      	cmp	r3, r0
 800b898:	4637      	mov	r7, r6
 800b89a:	dc04      	bgt.n	800b8a6 <__swbuf_r+0x42>
 800b89c:	4621      	mov	r1, r4
 800b89e:	4628      	mov	r0, r5
 800b8a0:	f000 ffc2 	bl	800c828 <_fflush_r>
 800b8a4:	bb30      	cbnz	r0, 800b8f4 <__swbuf_r+0x90>
 800b8a6:	68a3      	ldr	r3, [r4, #8]
 800b8a8:	3b01      	subs	r3, #1
 800b8aa:	60a3      	str	r3, [r4, #8]
 800b8ac:	6823      	ldr	r3, [r4, #0]
 800b8ae:	1c5a      	adds	r2, r3, #1
 800b8b0:	6022      	str	r2, [r4, #0]
 800b8b2:	701e      	strb	r6, [r3, #0]
 800b8b4:	6963      	ldr	r3, [r4, #20]
 800b8b6:	3001      	adds	r0, #1
 800b8b8:	4283      	cmp	r3, r0
 800b8ba:	d004      	beq.n	800b8c6 <__swbuf_r+0x62>
 800b8bc:	89a3      	ldrh	r3, [r4, #12]
 800b8be:	07db      	lsls	r3, r3, #31
 800b8c0:	d506      	bpl.n	800b8d0 <__swbuf_r+0x6c>
 800b8c2:	2e0a      	cmp	r6, #10
 800b8c4:	d104      	bne.n	800b8d0 <__swbuf_r+0x6c>
 800b8c6:	4621      	mov	r1, r4
 800b8c8:	4628      	mov	r0, r5
 800b8ca:	f000 ffad 	bl	800c828 <_fflush_r>
 800b8ce:	b988      	cbnz	r0, 800b8f4 <__swbuf_r+0x90>
 800b8d0:	4638      	mov	r0, r7
 800b8d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b8d4:	4b0a      	ldr	r3, [pc, #40]	; (800b900 <__swbuf_r+0x9c>)
 800b8d6:	429c      	cmp	r4, r3
 800b8d8:	d101      	bne.n	800b8de <__swbuf_r+0x7a>
 800b8da:	68ac      	ldr	r4, [r5, #8]
 800b8dc:	e7cf      	b.n	800b87e <__swbuf_r+0x1a>
 800b8de:	4b09      	ldr	r3, [pc, #36]	; (800b904 <__swbuf_r+0xa0>)
 800b8e0:	429c      	cmp	r4, r3
 800b8e2:	bf08      	it	eq
 800b8e4:	68ec      	ldreq	r4, [r5, #12]
 800b8e6:	e7ca      	b.n	800b87e <__swbuf_r+0x1a>
 800b8e8:	4621      	mov	r1, r4
 800b8ea:	4628      	mov	r0, r5
 800b8ec:	f000 f81e 	bl	800b92c <__swsetup_r>
 800b8f0:	2800      	cmp	r0, #0
 800b8f2:	d0cb      	beq.n	800b88c <__swbuf_r+0x28>
 800b8f4:	f04f 37ff 	mov.w	r7, #4294967295
 800b8f8:	e7ea      	b.n	800b8d0 <__swbuf_r+0x6c>
 800b8fa:	bf00      	nop
 800b8fc:	0800ff60 	.word	0x0800ff60
 800b900:	0800ff80 	.word	0x0800ff80
 800b904:	0800ff40 	.word	0x0800ff40

0800b908 <_write_r>:
 800b908:	b538      	push	{r3, r4, r5, lr}
 800b90a:	4d07      	ldr	r5, [pc, #28]	; (800b928 <_write_r+0x20>)
 800b90c:	4604      	mov	r4, r0
 800b90e:	4608      	mov	r0, r1
 800b910:	4611      	mov	r1, r2
 800b912:	2200      	movs	r2, #0
 800b914:	602a      	str	r2, [r5, #0]
 800b916:	461a      	mov	r2, r3
 800b918:	f7f6 fa60 	bl	8001ddc <_write>
 800b91c:	1c43      	adds	r3, r0, #1
 800b91e:	d102      	bne.n	800b926 <_write_r+0x1e>
 800b920:	682b      	ldr	r3, [r5, #0]
 800b922:	b103      	cbz	r3, 800b926 <_write_r+0x1e>
 800b924:	6023      	str	r3, [r4, #0]
 800b926:	bd38      	pop	{r3, r4, r5, pc}
 800b928:	2001cb00 	.word	0x2001cb00

0800b92c <__swsetup_r>:
 800b92c:	4b32      	ldr	r3, [pc, #200]	; (800b9f8 <__swsetup_r+0xcc>)
 800b92e:	b570      	push	{r4, r5, r6, lr}
 800b930:	681d      	ldr	r5, [r3, #0]
 800b932:	4606      	mov	r6, r0
 800b934:	460c      	mov	r4, r1
 800b936:	b125      	cbz	r5, 800b942 <__swsetup_r+0x16>
 800b938:	69ab      	ldr	r3, [r5, #24]
 800b93a:	b913      	cbnz	r3, 800b942 <__swsetup_r+0x16>
 800b93c:	4628      	mov	r0, r5
 800b93e:	f7ff f86b 	bl	800aa18 <__sinit>
 800b942:	4b2e      	ldr	r3, [pc, #184]	; (800b9fc <__swsetup_r+0xd0>)
 800b944:	429c      	cmp	r4, r3
 800b946:	d10f      	bne.n	800b968 <__swsetup_r+0x3c>
 800b948:	686c      	ldr	r4, [r5, #4]
 800b94a:	89a3      	ldrh	r3, [r4, #12]
 800b94c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b950:	0719      	lsls	r1, r3, #28
 800b952:	d42c      	bmi.n	800b9ae <__swsetup_r+0x82>
 800b954:	06dd      	lsls	r5, r3, #27
 800b956:	d411      	bmi.n	800b97c <__swsetup_r+0x50>
 800b958:	2309      	movs	r3, #9
 800b95a:	6033      	str	r3, [r6, #0]
 800b95c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b960:	81a3      	strh	r3, [r4, #12]
 800b962:	f04f 30ff 	mov.w	r0, #4294967295
 800b966:	e03e      	b.n	800b9e6 <__swsetup_r+0xba>
 800b968:	4b25      	ldr	r3, [pc, #148]	; (800ba00 <__swsetup_r+0xd4>)
 800b96a:	429c      	cmp	r4, r3
 800b96c:	d101      	bne.n	800b972 <__swsetup_r+0x46>
 800b96e:	68ac      	ldr	r4, [r5, #8]
 800b970:	e7eb      	b.n	800b94a <__swsetup_r+0x1e>
 800b972:	4b24      	ldr	r3, [pc, #144]	; (800ba04 <__swsetup_r+0xd8>)
 800b974:	429c      	cmp	r4, r3
 800b976:	bf08      	it	eq
 800b978:	68ec      	ldreq	r4, [r5, #12]
 800b97a:	e7e6      	b.n	800b94a <__swsetup_r+0x1e>
 800b97c:	0758      	lsls	r0, r3, #29
 800b97e:	d512      	bpl.n	800b9a6 <__swsetup_r+0x7a>
 800b980:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b982:	b141      	cbz	r1, 800b996 <__swsetup_r+0x6a>
 800b984:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b988:	4299      	cmp	r1, r3
 800b98a:	d002      	beq.n	800b992 <__swsetup_r+0x66>
 800b98c:	4630      	mov	r0, r6
 800b98e:	f001 fbb1 	bl	800d0f4 <_free_r>
 800b992:	2300      	movs	r3, #0
 800b994:	6363      	str	r3, [r4, #52]	; 0x34
 800b996:	89a3      	ldrh	r3, [r4, #12]
 800b998:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b99c:	81a3      	strh	r3, [r4, #12]
 800b99e:	2300      	movs	r3, #0
 800b9a0:	6063      	str	r3, [r4, #4]
 800b9a2:	6923      	ldr	r3, [r4, #16]
 800b9a4:	6023      	str	r3, [r4, #0]
 800b9a6:	89a3      	ldrh	r3, [r4, #12]
 800b9a8:	f043 0308 	orr.w	r3, r3, #8
 800b9ac:	81a3      	strh	r3, [r4, #12]
 800b9ae:	6923      	ldr	r3, [r4, #16]
 800b9b0:	b94b      	cbnz	r3, 800b9c6 <__swsetup_r+0x9a>
 800b9b2:	89a3      	ldrh	r3, [r4, #12]
 800b9b4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b9b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b9bc:	d003      	beq.n	800b9c6 <__swsetup_r+0x9a>
 800b9be:	4621      	mov	r1, r4
 800b9c0:	4630      	mov	r0, r6
 800b9c2:	f000 ffa9 	bl	800c918 <__smakebuf_r>
 800b9c6:	89a0      	ldrh	r0, [r4, #12]
 800b9c8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b9cc:	f010 0301 	ands.w	r3, r0, #1
 800b9d0:	d00a      	beq.n	800b9e8 <__swsetup_r+0xbc>
 800b9d2:	2300      	movs	r3, #0
 800b9d4:	60a3      	str	r3, [r4, #8]
 800b9d6:	6963      	ldr	r3, [r4, #20]
 800b9d8:	425b      	negs	r3, r3
 800b9da:	61a3      	str	r3, [r4, #24]
 800b9dc:	6923      	ldr	r3, [r4, #16]
 800b9de:	b943      	cbnz	r3, 800b9f2 <__swsetup_r+0xc6>
 800b9e0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b9e4:	d1ba      	bne.n	800b95c <__swsetup_r+0x30>
 800b9e6:	bd70      	pop	{r4, r5, r6, pc}
 800b9e8:	0781      	lsls	r1, r0, #30
 800b9ea:	bf58      	it	pl
 800b9ec:	6963      	ldrpl	r3, [r4, #20]
 800b9ee:	60a3      	str	r3, [r4, #8]
 800b9f0:	e7f4      	b.n	800b9dc <__swsetup_r+0xb0>
 800b9f2:	2000      	movs	r0, #0
 800b9f4:	e7f7      	b.n	800b9e6 <__swsetup_r+0xba>
 800b9f6:	bf00      	nop
 800b9f8:	200000a0 	.word	0x200000a0
 800b9fc:	0800ff60 	.word	0x0800ff60
 800ba00:	0800ff80 	.word	0x0800ff80
 800ba04:	0800ff40 	.word	0x0800ff40

0800ba08 <_close_r>:
 800ba08:	b538      	push	{r3, r4, r5, lr}
 800ba0a:	4d06      	ldr	r5, [pc, #24]	; (800ba24 <_close_r+0x1c>)
 800ba0c:	2300      	movs	r3, #0
 800ba0e:	4604      	mov	r4, r0
 800ba10:	4608      	mov	r0, r1
 800ba12:	602b      	str	r3, [r5, #0]
 800ba14:	f7f6 fccd 	bl	80023b2 <_close>
 800ba18:	1c43      	adds	r3, r0, #1
 800ba1a:	d102      	bne.n	800ba22 <_close_r+0x1a>
 800ba1c:	682b      	ldr	r3, [r5, #0]
 800ba1e:	b103      	cbz	r3, 800ba22 <_close_r+0x1a>
 800ba20:	6023      	str	r3, [r4, #0]
 800ba22:	bd38      	pop	{r3, r4, r5, pc}
 800ba24:	2001cb00 	.word	0x2001cb00

0800ba28 <quorem>:
 800ba28:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba2c:	6903      	ldr	r3, [r0, #16]
 800ba2e:	690c      	ldr	r4, [r1, #16]
 800ba30:	42a3      	cmp	r3, r4
 800ba32:	4607      	mov	r7, r0
 800ba34:	f2c0 8081 	blt.w	800bb3a <quorem+0x112>
 800ba38:	3c01      	subs	r4, #1
 800ba3a:	f101 0814 	add.w	r8, r1, #20
 800ba3e:	f100 0514 	add.w	r5, r0, #20
 800ba42:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ba46:	9301      	str	r3, [sp, #4]
 800ba48:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ba4c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ba50:	3301      	adds	r3, #1
 800ba52:	429a      	cmp	r2, r3
 800ba54:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800ba58:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ba5c:	fbb2 f6f3 	udiv	r6, r2, r3
 800ba60:	d331      	bcc.n	800bac6 <quorem+0x9e>
 800ba62:	f04f 0e00 	mov.w	lr, #0
 800ba66:	4640      	mov	r0, r8
 800ba68:	46ac      	mov	ip, r5
 800ba6a:	46f2      	mov	sl, lr
 800ba6c:	f850 2b04 	ldr.w	r2, [r0], #4
 800ba70:	b293      	uxth	r3, r2
 800ba72:	fb06 e303 	mla	r3, r6, r3, lr
 800ba76:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800ba7a:	b29b      	uxth	r3, r3
 800ba7c:	ebaa 0303 	sub.w	r3, sl, r3
 800ba80:	f8dc a000 	ldr.w	sl, [ip]
 800ba84:	0c12      	lsrs	r2, r2, #16
 800ba86:	fa13 f38a 	uxtah	r3, r3, sl
 800ba8a:	fb06 e202 	mla	r2, r6, r2, lr
 800ba8e:	9300      	str	r3, [sp, #0]
 800ba90:	9b00      	ldr	r3, [sp, #0]
 800ba92:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800ba96:	b292      	uxth	r2, r2
 800ba98:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800ba9c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800baa0:	f8bd 3000 	ldrh.w	r3, [sp]
 800baa4:	4581      	cmp	r9, r0
 800baa6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800baaa:	f84c 3b04 	str.w	r3, [ip], #4
 800baae:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800bab2:	d2db      	bcs.n	800ba6c <quorem+0x44>
 800bab4:	f855 300b 	ldr.w	r3, [r5, fp]
 800bab8:	b92b      	cbnz	r3, 800bac6 <quorem+0x9e>
 800baba:	9b01      	ldr	r3, [sp, #4]
 800babc:	3b04      	subs	r3, #4
 800babe:	429d      	cmp	r5, r3
 800bac0:	461a      	mov	r2, r3
 800bac2:	d32e      	bcc.n	800bb22 <quorem+0xfa>
 800bac4:	613c      	str	r4, [r7, #16]
 800bac6:	4638      	mov	r0, r7
 800bac8:	f001 f9fc 	bl	800cec4 <__mcmp>
 800bacc:	2800      	cmp	r0, #0
 800bace:	db24      	blt.n	800bb1a <quorem+0xf2>
 800bad0:	3601      	adds	r6, #1
 800bad2:	4628      	mov	r0, r5
 800bad4:	f04f 0c00 	mov.w	ip, #0
 800bad8:	f858 2b04 	ldr.w	r2, [r8], #4
 800badc:	f8d0 e000 	ldr.w	lr, [r0]
 800bae0:	b293      	uxth	r3, r2
 800bae2:	ebac 0303 	sub.w	r3, ip, r3
 800bae6:	0c12      	lsrs	r2, r2, #16
 800bae8:	fa13 f38e 	uxtah	r3, r3, lr
 800baec:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800baf0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800baf4:	b29b      	uxth	r3, r3
 800baf6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bafa:	45c1      	cmp	r9, r8
 800bafc:	f840 3b04 	str.w	r3, [r0], #4
 800bb00:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800bb04:	d2e8      	bcs.n	800bad8 <quorem+0xb0>
 800bb06:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bb0a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bb0e:	b922      	cbnz	r2, 800bb1a <quorem+0xf2>
 800bb10:	3b04      	subs	r3, #4
 800bb12:	429d      	cmp	r5, r3
 800bb14:	461a      	mov	r2, r3
 800bb16:	d30a      	bcc.n	800bb2e <quorem+0x106>
 800bb18:	613c      	str	r4, [r7, #16]
 800bb1a:	4630      	mov	r0, r6
 800bb1c:	b003      	add	sp, #12
 800bb1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb22:	6812      	ldr	r2, [r2, #0]
 800bb24:	3b04      	subs	r3, #4
 800bb26:	2a00      	cmp	r2, #0
 800bb28:	d1cc      	bne.n	800bac4 <quorem+0x9c>
 800bb2a:	3c01      	subs	r4, #1
 800bb2c:	e7c7      	b.n	800babe <quorem+0x96>
 800bb2e:	6812      	ldr	r2, [r2, #0]
 800bb30:	3b04      	subs	r3, #4
 800bb32:	2a00      	cmp	r2, #0
 800bb34:	d1f0      	bne.n	800bb18 <quorem+0xf0>
 800bb36:	3c01      	subs	r4, #1
 800bb38:	e7eb      	b.n	800bb12 <quorem+0xea>
 800bb3a:	2000      	movs	r0, #0
 800bb3c:	e7ee      	b.n	800bb1c <quorem+0xf4>
	...

0800bb40 <_dtoa_r>:
 800bb40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb44:	ed2d 8b04 	vpush	{d8-d9}
 800bb48:	ec57 6b10 	vmov	r6, r7, d0
 800bb4c:	b093      	sub	sp, #76	; 0x4c
 800bb4e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800bb50:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800bb54:	9106      	str	r1, [sp, #24]
 800bb56:	ee10 aa10 	vmov	sl, s0
 800bb5a:	4604      	mov	r4, r0
 800bb5c:	9209      	str	r2, [sp, #36]	; 0x24
 800bb5e:	930c      	str	r3, [sp, #48]	; 0x30
 800bb60:	46bb      	mov	fp, r7
 800bb62:	b975      	cbnz	r5, 800bb82 <_dtoa_r+0x42>
 800bb64:	2010      	movs	r0, #16
 800bb66:	f000 ff17 	bl	800c998 <malloc>
 800bb6a:	4602      	mov	r2, r0
 800bb6c:	6260      	str	r0, [r4, #36]	; 0x24
 800bb6e:	b920      	cbnz	r0, 800bb7a <_dtoa_r+0x3a>
 800bb70:	4ba7      	ldr	r3, [pc, #668]	; (800be10 <_dtoa_r+0x2d0>)
 800bb72:	21ea      	movs	r1, #234	; 0xea
 800bb74:	48a7      	ldr	r0, [pc, #668]	; (800be14 <_dtoa_r+0x2d4>)
 800bb76:	f001 fc75 	bl	800d464 <__assert_func>
 800bb7a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800bb7e:	6005      	str	r5, [r0, #0]
 800bb80:	60c5      	str	r5, [r0, #12]
 800bb82:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bb84:	6819      	ldr	r1, [r3, #0]
 800bb86:	b151      	cbz	r1, 800bb9e <_dtoa_r+0x5e>
 800bb88:	685a      	ldr	r2, [r3, #4]
 800bb8a:	604a      	str	r2, [r1, #4]
 800bb8c:	2301      	movs	r3, #1
 800bb8e:	4093      	lsls	r3, r2
 800bb90:	608b      	str	r3, [r1, #8]
 800bb92:	4620      	mov	r0, r4
 800bb94:	f000 ff54 	bl	800ca40 <_Bfree>
 800bb98:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bb9a:	2200      	movs	r2, #0
 800bb9c:	601a      	str	r2, [r3, #0]
 800bb9e:	1e3b      	subs	r3, r7, #0
 800bba0:	bfaa      	itet	ge
 800bba2:	2300      	movge	r3, #0
 800bba4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800bba8:	f8c8 3000 	strge.w	r3, [r8]
 800bbac:	4b9a      	ldr	r3, [pc, #616]	; (800be18 <_dtoa_r+0x2d8>)
 800bbae:	bfbc      	itt	lt
 800bbb0:	2201      	movlt	r2, #1
 800bbb2:	f8c8 2000 	strlt.w	r2, [r8]
 800bbb6:	ea33 030b 	bics.w	r3, r3, fp
 800bbba:	d11b      	bne.n	800bbf4 <_dtoa_r+0xb4>
 800bbbc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bbbe:	f242 730f 	movw	r3, #9999	; 0x270f
 800bbc2:	6013      	str	r3, [r2, #0]
 800bbc4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bbc8:	4333      	orrs	r3, r6
 800bbca:	f000 8592 	beq.w	800c6f2 <_dtoa_r+0xbb2>
 800bbce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bbd0:	b963      	cbnz	r3, 800bbec <_dtoa_r+0xac>
 800bbd2:	4b92      	ldr	r3, [pc, #584]	; (800be1c <_dtoa_r+0x2dc>)
 800bbd4:	e022      	b.n	800bc1c <_dtoa_r+0xdc>
 800bbd6:	4b92      	ldr	r3, [pc, #584]	; (800be20 <_dtoa_r+0x2e0>)
 800bbd8:	9301      	str	r3, [sp, #4]
 800bbda:	3308      	adds	r3, #8
 800bbdc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800bbde:	6013      	str	r3, [r2, #0]
 800bbe0:	9801      	ldr	r0, [sp, #4]
 800bbe2:	b013      	add	sp, #76	; 0x4c
 800bbe4:	ecbd 8b04 	vpop	{d8-d9}
 800bbe8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bbec:	4b8b      	ldr	r3, [pc, #556]	; (800be1c <_dtoa_r+0x2dc>)
 800bbee:	9301      	str	r3, [sp, #4]
 800bbf0:	3303      	adds	r3, #3
 800bbf2:	e7f3      	b.n	800bbdc <_dtoa_r+0x9c>
 800bbf4:	2200      	movs	r2, #0
 800bbf6:	2300      	movs	r3, #0
 800bbf8:	4650      	mov	r0, sl
 800bbfa:	4659      	mov	r1, fp
 800bbfc:	f7f4 ff8c 	bl	8000b18 <__aeabi_dcmpeq>
 800bc00:	ec4b ab19 	vmov	d9, sl, fp
 800bc04:	4680      	mov	r8, r0
 800bc06:	b158      	cbz	r0, 800bc20 <_dtoa_r+0xe0>
 800bc08:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bc0a:	2301      	movs	r3, #1
 800bc0c:	6013      	str	r3, [r2, #0]
 800bc0e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	f000 856b 	beq.w	800c6ec <_dtoa_r+0xbac>
 800bc16:	4883      	ldr	r0, [pc, #524]	; (800be24 <_dtoa_r+0x2e4>)
 800bc18:	6018      	str	r0, [r3, #0]
 800bc1a:	1e43      	subs	r3, r0, #1
 800bc1c:	9301      	str	r3, [sp, #4]
 800bc1e:	e7df      	b.n	800bbe0 <_dtoa_r+0xa0>
 800bc20:	ec4b ab10 	vmov	d0, sl, fp
 800bc24:	aa10      	add	r2, sp, #64	; 0x40
 800bc26:	a911      	add	r1, sp, #68	; 0x44
 800bc28:	4620      	mov	r0, r4
 800bc2a:	f001 f9f1 	bl	800d010 <__d2b>
 800bc2e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800bc32:	ee08 0a10 	vmov	s16, r0
 800bc36:	2d00      	cmp	r5, #0
 800bc38:	f000 8084 	beq.w	800bd44 <_dtoa_r+0x204>
 800bc3c:	ee19 3a90 	vmov	r3, s19
 800bc40:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bc44:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800bc48:	4656      	mov	r6, sl
 800bc4a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800bc4e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800bc52:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800bc56:	4b74      	ldr	r3, [pc, #464]	; (800be28 <_dtoa_r+0x2e8>)
 800bc58:	2200      	movs	r2, #0
 800bc5a:	4630      	mov	r0, r6
 800bc5c:	4639      	mov	r1, r7
 800bc5e:	f7f4 fb3b 	bl	80002d8 <__aeabi_dsub>
 800bc62:	a365      	add	r3, pc, #404	; (adr r3, 800bdf8 <_dtoa_r+0x2b8>)
 800bc64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc68:	f7f4 fcee 	bl	8000648 <__aeabi_dmul>
 800bc6c:	a364      	add	r3, pc, #400	; (adr r3, 800be00 <_dtoa_r+0x2c0>)
 800bc6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc72:	f7f4 fb33 	bl	80002dc <__adddf3>
 800bc76:	4606      	mov	r6, r0
 800bc78:	4628      	mov	r0, r5
 800bc7a:	460f      	mov	r7, r1
 800bc7c:	f7f4 fc7a 	bl	8000574 <__aeabi_i2d>
 800bc80:	a361      	add	r3, pc, #388	; (adr r3, 800be08 <_dtoa_r+0x2c8>)
 800bc82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc86:	f7f4 fcdf 	bl	8000648 <__aeabi_dmul>
 800bc8a:	4602      	mov	r2, r0
 800bc8c:	460b      	mov	r3, r1
 800bc8e:	4630      	mov	r0, r6
 800bc90:	4639      	mov	r1, r7
 800bc92:	f7f4 fb23 	bl	80002dc <__adddf3>
 800bc96:	4606      	mov	r6, r0
 800bc98:	460f      	mov	r7, r1
 800bc9a:	f7f4 ff85 	bl	8000ba8 <__aeabi_d2iz>
 800bc9e:	2200      	movs	r2, #0
 800bca0:	9000      	str	r0, [sp, #0]
 800bca2:	2300      	movs	r3, #0
 800bca4:	4630      	mov	r0, r6
 800bca6:	4639      	mov	r1, r7
 800bca8:	f7f4 ff40 	bl	8000b2c <__aeabi_dcmplt>
 800bcac:	b150      	cbz	r0, 800bcc4 <_dtoa_r+0x184>
 800bcae:	9800      	ldr	r0, [sp, #0]
 800bcb0:	f7f4 fc60 	bl	8000574 <__aeabi_i2d>
 800bcb4:	4632      	mov	r2, r6
 800bcb6:	463b      	mov	r3, r7
 800bcb8:	f7f4 ff2e 	bl	8000b18 <__aeabi_dcmpeq>
 800bcbc:	b910      	cbnz	r0, 800bcc4 <_dtoa_r+0x184>
 800bcbe:	9b00      	ldr	r3, [sp, #0]
 800bcc0:	3b01      	subs	r3, #1
 800bcc2:	9300      	str	r3, [sp, #0]
 800bcc4:	9b00      	ldr	r3, [sp, #0]
 800bcc6:	2b16      	cmp	r3, #22
 800bcc8:	d85a      	bhi.n	800bd80 <_dtoa_r+0x240>
 800bcca:	9a00      	ldr	r2, [sp, #0]
 800bccc:	4b57      	ldr	r3, [pc, #348]	; (800be2c <_dtoa_r+0x2ec>)
 800bcce:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bcd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcd6:	ec51 0b19 	vmov	r0, r1, d9
 800bcda:	f7f4 ff27 	bl	8000b2c <__aeabi_dcmplt>
 800bcde:	2800      	cmp	r0, #0
 800bce0:	d050      	beq.n	800bd84 <_dtoa_r+0x244>
 800bce2:	9b00      	ldr	r3, [sp, #0]
 800bce4:	3b01      	subs	r3, #1
 800bce6:	9300      	str	r3, [sp, #0]
 800bce8:	2300      	movs	r3, #0
 800bcea:	930b      	str	r3, [sp, #44]	; 0x2c
 800bcec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bcee:	1b5d      	subs	r5, r3, r5
 800bcf0:	1e6b      	subs	r3, r5, #1
 800bcf2:	9305      	str	r3, [sp, #20]
 800bcf4:	bf45      	ittet	mi
 800bcf6:	f1c5 0301 	rsbmi	r3, r5, #1
 800bcfa:	9304      	strmi	r3, [sp, #16]
 800bcfc:	2300      	movpl	r3, #0
 800bcfe:	2300      	movmi	r3, #0
 800bd00:	bf4c      	ite	mi
 800bd02:	9305      	strmi	r3, [sp, #20]
 800bd04:	9304      	strpl	r3, [sp, #16]
 800bd06:	9b00      	ldr	r3, [sp, #0]
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	db3d      	blt.n	800bd88 <_dtoa_r+0x248>
 800bd0c:	9b05      	ldr	r3, [sp, #20]
 800bd0e:	9a00      	ldr	r2, [sp, #0]
 800bd10:	920a      	str	r2, [sp, #40]	; 0x28
 800bd12:	4413      	add	r3, r2
 800bd14:	9305      	str	r3, [sp, #20]
 800bd16:	2300      	movs	r3, #0
 800bd18:	9307      	str	r3, [sp, #28]
 800bd1a:	9b06      	ldr	r3, [sp, #24]
 800bd1c:	2b09      	cmp	r3, #9
 800bd1e:	f200 8089 	bhi.w	800be34 <_dtoa_r+0x2f4>
 800bd22:	2b05      	cmp	r3, #5
 800bd24:	bfc4      	itt	gt
 800bd26:	3b04      	subgt	r3, #4
 800bd28:	9306      	strgt	r3, [sp, #24]
 800bd2a:	9b06      	ldr	r3, [sp, #24]
 800bd2c:	f1a3 0302 	sub.w	r3, r3, #2
 800bd30:	bfcc      	ite	gt
 800bd32:	2500      	movgt	r5, #0
 800bd34:	2501      	movle	r5, #1
 800bd36:	2b03      	cmp	r3, #3
 800bd38:	f200 8087 	bhi.w	800be4a <_dtoa_r+0x30a>
 800bd3c:	e8df f003 	tbb	[pc, r3]
 800bd40:	59383a2d 	.word	0x59383a2d
 800bd44:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800bd48:	441d      	add	r5, r3
 800bd4a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800bd4e:	2b20      	cmp	r3, #32
 800bd50:	bfc1      	itttt	gt
 800bd52:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800bd56:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800bd5a:	fa0b f303 	lslgt.w	r3, fp, r3
 800bd5e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800bd62:	bfda      	itte	le
 800bd64:	f1c3 0320 	rsble	r3, r3, #32
 800bd68:	fa06 f003 	lslle.w	r0, r6, r3
 800bd6c:	4318      	orrgt	r0, r3
 800bd6e:	f7f4 fbf1 	bl	8000554 <__aeabi_ui2d>
 800bd72:	2301      	movs	r3, #1
 800bd74:	4606      	mov	r6, r0
 800bd76:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800bd7a:	3d01      	subs	r5, #1
 800bd7c:	930e      	str	r3, [sp, #56]	; 0x38
 800bd7e:	e76a      	b.n	800bc56 <_dtoa_r+0x116>
 800bd80:	2301      	movs	r3, #1
 800bd82:	e7b2      	b.n	800bcea <_dtoa_r+0x1aa>
 800bd84:	900b      	str	r0, [sp, #44]	; 0x2c
 800bd86:	e7b1      	b.n	800bcec <_dtoa_r+0x1ac>
 800bd88:	9b04      	ldr	r3, [sp, #16]
 800bd8a:	9a00      	ldr	r2, [sp, #0]
 800bd8c:	1a9b      	subs	r3, r3, r2
 800bd8e:	9304      	str	r3, [sp, #16]
 800bd90:	4253      	negs	r3, r2
 800bd92:	9307      	str	r3, [sp, #28]
 800bd94:	2300      	movs	r3, #0
 800bd96:	930a      	str	r3, [sp, #40]	; 0x28
 800bd98:	e7bf      	b.n	800bd1a <_dtoa_r+0x1da>
 800bd9a:	2300      	movs	r3, #0
 800bd9c:	9308      	str	r3, [sp, #32]
 800bd9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	dc55      	bgt.n	800be50 <_dtoa_r+0x310>
 800bda4:	2301      	movs	r3, #1
 800bda6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800bdaa:	461a      	mov	r2, r3
 800bdac:	9209      	str	r2, [sp, #36]	; 0x24
 800bdae:	e00c      	b.n	800bdca <_dtoa_r+0x28a>
 800bdb0:	2301      	movs	r3, #1
 800bdb2:	e7f3      	b.n	800bd9c <_dtoa_r+0x25c>
 800bdb4:	2300      	movs	r3, #0
 800bdb6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bdb8:	9308      	str	r3, [sp, #32]
 800bdba:	9b00      	ldr	r3, [sp, #0]
 800bdbc:	4413      	add	r3, r2
 800bdbe:	9302      	str	r3, [sp, #8]
 800bdc0:	3301      	adds	r3, #1
 800bdc2:	2b01      	cmp	r3, #1
 800bdc4:	9303      	str	r3, [sp, #12]
 800bdc6:	bfb8      	it	lt
 800bdc8:	2301      	movlt	r3, #1
 800bdca:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800bdcc:	2200      	movs	r2, #0
 800bdce:	6042      	str	r2, [r0, #4]
 800bdd0:	2204      	movs	r2, #4
 800bdd2:	f102 0614 	add.w	r6, r2, #20
 800bdd6:	429e      	cmp	r6, r3
 800bdd8:	6841      	ldr	r1, [r0, #4]
 800bdda:	d93d      	bls.n	800be58 <_dtoa_r+0x318>
 800bddc:	4620      	mov	r0, r4
 800bdde:	f000 fdef 	bl	800c9c0 <_Balloc>
 800bde2:	9001      	str	r0, [sp, #4]
 800bde4:	2800      	cmp	r0, #0
 800bde6:	d13b      	bne.n	800be60 <_dtoa_r+0x320>
 800bde8:	4b11      	ldr	r3, [pc, #68]	; (800be30 <_dtoa_r+0x2f0>)
 800bdea:	4602      	mov	r2, r0
 800bdec:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800bdf0:	e6c0      	b.n	800bb74 <_dtoa_r+0x34>
 800bdf2:	2301      	movs	r3, #1
 800bdf4:	e7df      	b.n	800bdb6 <_dtoa_r+0x276>
 800bdf6:	bf00      	nop
 800bdf8:	636f4361 	.word	0x636f4361
 800bdfc:	3fd287a7 	.word	0x3fd287a7
 800be00:	8b60c8b3 	.word	0x8b60c8b3
 800be04:	3fc68a28 	.word	0x3fc68a28
 800be08:	509f79fb 	.word	0x509f79fb
 800be0c:	3fd34413 	.word	0x3fd34413
 800be10:	0800ffe5 	.word	0x0800ffe5
 800be14:	0800fffc 	.word	0x0800fffc
 800be18:	7ff00000 	.word	0x7ff00000
 800be1c:	0800ffe1 	.word	0x0800ffe1
 800be20:	0800ffd8 	.word	0x0800ffd8
 800be24:	0800ffb5 	.word	0x0800ffb5
 800be28:	3ff80000 	.word	0x3ff80000
 800be2c:	080100f0 	.word	0x080100f0
 800be30:	08010057 	.word	0x08010057
 800be34:	2501      	movs	r5, #1
 800be36:	2300      	movs	r3, #0
 800be38:	9306      	str	r3, [sp, #24]
 800be3a:	9508      	str	r5, [sp, #32]
 800be3c:	f04f 33ff 	mov.w	r3, #4294967295
 800be40:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800be44:	2200      	movs	r2, #0
 800be46:	2312      	movs	r3, #18
 800be48:	e7b0      	b.n	800bdac <_dtoa_r+0x26c>
 800be4a:	2301      	movs	r3, #1
 800be4c:	9308      	str	r3, [sp, #32]
 800be4e:	e7f5      	b.n	800be3c <_dtoa_r+0x2fc>
 800be50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800be52:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800be56:	e7b8      	b.n	800bdca <_dtoa_r+0x28a>
 800be58:	3101      	adds	r1, #1
 800be5a:	6041      	str	r1, [r0, #4]
 800be5c:	0052      	lsls	r2, r2, #1
 800be5e:	e7b8      	b.n	800bdd2 <_dtoa_r+0x292>
 800be60:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800be62:	9a01      	ldr	r2, [sp, #4]
 800be64:	601a      	str	r2, [r3, #0]
 800be66:	9b03      	ldr	r3, [sp, #12]
 800be68:	2b0e      	cmp	r3, #14
 800be6a:	f200 809d 	bhi.w	800bfa8 <_dtoa_r+0x468>
 800be6e:	2d00      	cmp	r5, #0
 800be70:	f000 809a 	beq.w	800bfa8 <_dtoa_r+0x468>
 800be74:	9b00      	ldr	r3, [sp, #0]
 800be76:	2b00      	cmp	r3, #0
 800be78:	dd32      	ble.n	800bee0 <_dtoa_r+0x3a0>
 800be7a:	4ab7      	ldr	r2, [pc, #732]	; (800c158 <_dtoa_r+0x618>)
 800be7c:	f003 030f 	and.w	r3, r3, #15
 800be80:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800be84:	e9d3 8900 	ldrd	r8, r9, [r3]
 800be88:	9b00      	ldr	r3, [sp, #0]
 800be8a:	05d8      	lsls	r0, r3, #23
 800be8c:	ea4f 1723 	mov.w	r7, r3, asr #4
 800be90:	d516      	bpl.n	800bec0 <_dtoa_r+0x380>
 800be92:	4bb2      	ldr	r3, [pc, #712]	; (800c15c <_dtoa_r+0x61c>)
 800be94:	ec51 0b19 	vmov	r0, r1, d9
 800be98:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800be9c:	f7f4 fcfe 	bl	800089c <__aeabi_ddiv>
 800bea0:	f007 070f 	and.w	r7, r7, #15
 800bea4:	4682      	mov	sl, r0
 800bea6:	468b      	mov	fp, r1
 800bea8:	2503      	movs	r5, #3
 800beaa:	4eac      	ldr	r6, [pc, #688]	; (800c15c <_dtoa_r+0x61c>)
 800beac:	b957      	cbnz	r7, 800bec4 <_dtoa_r+0x384>
 800beae:	4642      	mov	r2, r8
 800beb0:	464b      	mov	r3, r9
 800beb2:	4650      	mov	r0, sl
 800beb4:	4659      	mov	r1, fp
 800beb6:	f7f4 fcf1 	bl	800089c <__aeabi_ddiv>
 800beba:	4682      	mov	sl, r0
 800bebc:	468b      	mov	fp, r1
 800bebe:	e028      	b.n	800bf12 <_dtoa_r+0x3d2>
 800bec0:	2502      	movs	r5, #2
 800bec2:	e7f2      	b.n	800beaa <_dtoa_r+0x36a>
 800bec4:	07f9      	lsls	r1, r7, #31
 800bec6:	d508      	bpl.n	800beda <_dtoa_r+0x39a>
 800bec8:	4640      	mov	r0, r8
 800beca:	4649      	mov	r1, r9
 800becc:	e9d6 2300 	ldrd	r2, r3, [r6]
 800bed0:	f7f4 fbba 	bl	8000648 <__aeabi_dmul>
 800bed4:	3501      	adds	r5, #1
 800bed6:	4680      	mov	r8, r0
 800bed8:	4689      	mov	r9, r1
 800beda:	107f      	asrs	r7, r7, #1
 800bedc:	3608      	adds	r6, #8
 800bede:	e7e5      	b.n	800beac <_dtoa_r+0x36c>
 800bee0:	f000 809b 	beq.w	800c01a <_dtoa_r+0x4da>
 800bee4:	9b00      	ldr	r3, [sp, #0]
 800bee6:	4f9d      	ldr	r7, [pc, #628]	; (800c15c <_dtoa_r+0x61c>)
 800bee8:	425e      	negs	r6, r3
 800beea:	4b9b      	ldr	r3, [pc, #620]	; (800c158 <_dtoa_r+0x618>)
 800beec:	f006 020f 	and.w	r2, r6, #15
 800bef0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bef8:	ec51 0b19 	vmov	r0, r1, d9
 800befc:	f7f4 fba4 	bl	8000648 <__aeabi_dmul>
 800bf00:	1136      	asrs	r6, r6, #4
 800bf02:	4682      	mov	sl, r0
 800bf04:	468b      	mov	fp, r1
 800bf06:	2300      	movs	r3, #0
 800bf08:	2502      	movs	r5, #2
 800bf0a:	2e00      	cmp	r6, #0
 800bf0c:	d17a      	bne.n	800c004 <_dtoa_r+0x4c4>
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	d1d3      	bne.n	800beba <_dtoa_r+0x37a>
 800bf12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	f000 8082 	beq.w	800c01e <_dtoa_r+0x4de>
 800bf1a:	4b91      	ldr	r3, [pc, #580]	; (800c160 <_dtoa_r+0x620>)
 800bf1c:	2200      	movs	r2, #0
 800bf1e:	4650      	mov	r0, sl
 800bf20:	4659      	mov	r1, fp
 800bf22:	f7f4 fe03 	bl	8000b2c <__aeabi_dcmplt>
 800bf26:	2800      	cmp	r0, #0
 800bf28:	d079      	beq.n	800c01e <_dtoa_r+0x4de>
 800bf2a:	9b03      	ldr	r3, [sp, #12]
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	d076      	beq.n	800c01e <_dtoa_r+0x4de>
 800bf30:	9b02      	ldr	r3, [sp, #8]
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	dd36      	ble.n	800bfa4 <_dtoa_r+0x464>
 800bf36:	9b00      	ldr	r3, [sp, #0]
 800bf38:	4650      	mov	r0, sl
 800bf3a:	4659      	mov	r1, fp
 800bf3c:	1e5f      	subs	r7, r3, #1
 800bf3e:	2200      	movs	r2, #0
 800bf40:	4b88      	ldr	r3, [pc, #544]	; (800c164 <_dtoa_r+0x624>)
 800bf42:	f7f4 fb81 	bl	8000648 <__aeabi_dmul>
 800bf46:	9e02      	ldr	r6, [sp, #8]
 800bf48:	4682      	mov	sl, r0
 800bf4a:	468b      	mov	fp, r1
 800bf4c:	3501      	adds	r5, #1
 800bf4e:	4628      	mov	r0, r5
 800bf50:	f7f4 fb10 	bl	8000574 <__aeabi_i2d>
 800bf54:	4652      	mov	r2, sl
 800bf56:	465b      	mov	r3, fp
 800bf58:	f7f4 fb76 	bl	8000648 <__aeabi_dmul>
 800bf5c:	4b82      	ldr	r3, [pc, #520]	; (800c168 <_dtoa_r+0x628>)
 800bf5e:	2200      	movs	r2, #0
 800bf60:	f7f4 f9bc 	bl	80002dc <__adddf3>
 800bf64:	46d0      	mov	r8, sl
 800bf66:	46d9      	mov	r9, fp
 800bf68:	4682      	mov	sl, r0
 800bf6a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800bf6e:	2e00      	cmp	r6, #0
 800bf70:	d158      	bne.n	800c024 <_dtoa_r+0x4e4>
 800bf72:	4b7e      	ldr	r3, [pc, #504]	; (800c16c <_dtoa_r+0x62c>)
 800bf74:	2200      	movs	r2, #0
 800bf76:	4640      	mov	r0, r8
 800bf78:	4649      	mov	r1, r9
 800bf7a:	f7f4 f9ad 	bl	80002d8 <__aeabi_dsub>
 800bf7e:	4652      	mov	r2, sl
 800bf80:	465b      	mov	r3, fp
 800bf82:	4680      	mov	r8, r0
 800bf84:	4689      	mov	r9, r1
 800bf86:	f7f4 fdef 	bl	8000b68 <__aeabi_dcmpgt>
 800bf8a:	2800      	cmp	r0, #0
 800bf8c:	f040 8295 	bne.w	800c4ba <_dtoa_r+0x97a>
 800bf90:	4652      	mov	r2, sl
 800bf92:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800bf96:	4640      	mov	r0, r8
 800bf98:	4649      	mov	r1, r9
 800bf9a:	f7f4 fdc7 	bl	8000b2c <__aeabi_dcmplt>
 800bf9e:	2800      	cmp	r0, #0
 800bfa0:	f040 8289 	bne.w	800c4b6 <_dtoa_r+0x976>
 800bfa4:	ec5b ab19 	vmov	sl, fp, d9
 800bfa8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bfaa:	2b00      	cmp	r3, #0
 800bfac:	f2c0 8148 	blt.w	800c240 <_dtoa_r+0x700>
 800bfb0:	9a00      	ldr	r2, [sp, #0]
 800bfb2:	2a0e      	cmp	r2, #14
 800bfb4:	f300 8144 	bgt.w	800c240 <_dtoa_r+0x700>
 800bfb8:	4b67      	ldr	r3, [pc, #412]	; (800c158 <_dtoa_r+0x618>)
 800bfba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bfbe:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bfc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bfc4:	2b00      	cmp	r3, #0
 800bfc6:	f280 80d5 	bge.w	800c174 <_dtoa_r+0x634>
 800bfca:	9b03      	ldr	r3, [sp, #12]
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	f300 80d1 	bgt.w	800c174 <_dtoa_r+0x634>
 800bfd2:	f040 826f 	bne.w	800c4b4 <_dtoa_r+0x974>
 800bfd6:	4b65      	ldr	r3, [pc, #404]	; (800c16c <_dtoa_r+0x62c>)
 800bfd8:	2200      	movs	r2, #0
 800bfda:	4640      	mov	r0, r8
 800bfdc:	4649      	mov	r1, r9
 800bfde:	f7f4 fb33 	bl	8000648 <__aeabi_dmul>
 800bfe2:	4652      	mov	r2, sl
 800bfe4:	465b      	mov	r3, fp
 800bfe6:	f7f4 fdb5 	bl	8000b54 <__aeabi_dcmpge>
 800bfea:	9e03      	ldr	r6, [sp, #12]
 800bfec:	4637      	mov	r7, r6
 800bfee:	2800      	cmp	r0, #0
 800bff0:	f040 8245 	bne.w	800c47e <_dtoa_r+0x93e>
 800bff4:	9d01      	ldr	r5, [sp, #4]
 800bff6:	2331      	movs	r3, #49	; 0x31
 800bff8:	f805 3b01 	strb.w	r3, [r5], #1
 800bffc:	9b00      	ldr	r3, [sp, #0]
 800bffe:	3301      	adds	r3, #1
 800c000:	9300      	str	r3, [sp, #0]
 800c002:	e240      	b.n	800c486 <_dtoa_r+0x946>
 800c004:	07f2      	lsls	r2, r6, #31
 800c006:	d505      	bpl.n	800c014 <_dtoa_r+0x4d4>
 800c008:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c00c:	f7f4 fb1c 	bl	8000648 <__aeabi_dmul>
 800c010:	3501      	adds	r5, #1
 800c012:	2301      	movs	r3, #1
 800c014:	1076      	asrs	r6, r6, #1
 800c016:	3708      	adds	r7, #8
 800c018:	e777      	b.n	800bf0a <_dtoa_r+0x3ca>
 800c01a:	2502      	movs	r5, #2
 800c01c:	e779      	b.n	800bf12 <_dtoa_r+0x3d2>
 800c01e:	9f00      	ldr	r7, [sp, #0]
 800c020:	9e03      	ldr	r6, [sp, #12]
 800c022:	e794      	b.n	800bf4e <_dtoa_r+0x40e>
 800c024:	9901      	ldr	r1, [sp, #4]
 800c026:	4b4c      	ldr	r3, [pc, #304]	; (800c158 <_dtoa_r+0x618>)
 800c028:	4431      	add	r1, r6
 800c02a:	910d      	str	r1, [sp, #52]	; 0x34
 800c02c:	9908      	ldr	r1, [sp, #32]
 800c02e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800c032:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c036:	2900      	cmp	r1, #0
 800c038:	d043      	beq.n	800c0c2 <_dtoa_r+0x582>
 800c03a:	494d      	ldr	r1, [pc, #308]	; (800c170 <_dtoa_r+0x630>)
 800c03c:	2000      	movs	r0, #0
 800c03e:	f7f4 fc2d 	bl	800089c <__aeabi_ddiv>
 800c042:	4652      	mov	r2, sl
 800c044:	465b      	mov	r3, fp
 800c046:	f7f4 f947 	bl	80002d8 <__aeabi_dsub>
 800c04a:	9d01      	ldr	r5, [sp, #4]
 800c04c:	4682      	mov	sl, r0
 800c04e:	468b      	mov	fp, r1
 800c050:	4649      	mov	r1, r9
 800c052:	4640      	mov	r0, r8
 800c054:	f7f4 fda8 	bl	8000ba8 <__aeabi_d2iz>
 800c058:	4606      	mov	r6, r0
 800c05a:	f7f4 fa8b 	bl	8000574 <__aeabi_i2d>
 800c05e:	4602      	mov	r2, r0
 800c060:	460b      	mov	r3, r1
 800c062:	4640      	mov	r0, r8
 800c064:	4649      	mov	r1, r9
 800c066:	f7f4 f937 	bl	80002d8 <__aeabi_dsub>
 800c06a:	3630      	adds	r6, #48	; 0x30
 800c06c:	f805 6b01 	strb.w	r6, [r5], #1
 800c070:	4652      	mov	r2, sl
 800c072:	465b      	mov	r3, fp
 800c074:	4680      	mov	r8, r0
 800c076:	4689      	mov	r9, r1
 800c078:	f7f4 fd58 	bl	8000b2c <__aeabi_dcmplt>
 800c07c:	2800      	cmp	r0, #0
 800c07e:	d163      	bne.n	800c148 <_dtoa_r+0x608>
 800c080:	4642      	mov	r2, r8
 800c082:	464b      	mov	r3, r9
 800c084:	4936      	ldr	r1, [pc, #216]	; (800c160 <_dtoa_r+0x620>)
 800c086:	2000      	movs	r0, #0
 800c088:	f7f4 f926 	bl	80002d8 <__aeabi_dsub>
 800c08c:	4652      	mov	r2, sl
 800c08e:	465b      	mov	r3, fp
 800c090:	f7f4 fd4c 	bl	8000b2c <__aeabi_dcmplt>
 800c094:	2800      	cmp	r0, #0
 800c096:	f040 80b5 	bne.w	800c204 <_dtoa_r+0x6c4>
 800c09a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c09c:	429d      	cmp	r5, r3
 800c09e:	d081      	beq.n	800bfa4 <_dtoa_r+0x464>
 800c0a0:	4b30      	ldr	r3, [pc, #192]	; (800c164 <_dtoa_r+0x624>)
 800c0a2:	2200      	movs	r2, #0
 800c0a4:	4650      	mov	r0, sl
 800c0a6:	4659      	mov	r1, fp
 800c0a8:	f7f4 face 	bl	8000648 <__aeabi_dmul>
 800c0ac:	4b2d      	ldr	r3, [pc, #180]	; (800c164 <_dtoa_r+0x624>)
 800c0ae:	4682      	mov	sl, r0
 800c0b0:	468b      	mov	fp, r1
 800c0b2:	4640      	mov	r0, r8
 800c0b4:	4649      	mov	r1, r9
 800c0b6:	2200      	movs	r2, #0
 800c0b8:	f7f4 fac6 	bl	8000648 <__aeabi_dmul>
 800c0bc:	4680      	mov	r8, r0
 800c0be:	4689      	mov	r9, r1
 800c0c0:	e7c6      	b.n	800c050 <_dtoa_r+0x510>
 800c0c2:	4650      	mov	r0, sl
 800c0c4:	4659      	mov	r1, fp
 800c0c6:	f7f4 fabf 	bl	8000648 <__aeabi_dmul>
 800c0ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c0cc:	9d01      	ldr	r5, [sp, #4]
 800c0ce:	930f      	str	r3, [sp, #60]	; 0x3c
 800c0d0:	4682      	mov	sl, r0
 800c0d2:	468b      	mov	fp, r1
 800c0d4:	4649      	mov	r1, r9
 800c0d6:	4640      	mov	r0, r8
 800c0d8:	f7f4 fd66 	bl	8000ba8 <__aeabi_d2iz>
 800c0dc:	4606      	mov	r6, r0
 800c0de:	f7f4 fa49 	bl	8000574 <__aeabi_i2d>
 800c0e2:	3630      	adds	r6, #48	; 0x30
 800c0e4:	4602      	mov	r2, r0
 800c0e6:	460b      	mov	r3, r1
 800c0e8:	4640      	mov	r0, r8
 800c0ea:	4649      	mov	r1, r9
 800c0ec:	f7f4 f8f4 	bl	80002d8 <__aeabi_dsub>
 800c0f0:	f805 6b01 	strb.w	r6, [r5], #1
 800c0f4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c0f6:	429d      	cmp	r5, r3
 800c0f8:	4680      	mov	r8, r0
 800c0fa:	4689      	mov	r9, r1
 800c0fc:	f04f 0200 	mov.w	r2, #0
 800c100:	d124      	bne.n	800c14c <_dtoa_r+0x60c>
 800c102:	4b1b      	ldr	r3, [pc, #108]	; (800c170 <_dtoa_r+0x630>)
 800c104:	4650      	mov	r0, sl
 800c106:	4659      	mov	r1, fp
 800c108:	f7f4 f8e8 	bl	80002dc <__adddf3>
 800c10c:	4602      	mov	r2, r0
 800c10e:	460b      	mov	r3, r1
 800c110:	4640      	mov	r0, r8
 800c112:	4649      	mov	r1, r9
 800c114:	f7f4 fd28 	bl	8000b68 <__aeabi_dcmpgt>
 800c118:	2800      	cmp	r0, #0
 800c11a:	d173      	bne.n	800c204 <_dtoa_r+0x6c4>
 800c11c:	4652      	mov	r2, sl
 800c11e:	465b      	mov	r3, fp
 800c120:	4913      	ldr	r1, [pc, #76]	; (800c170 <_dtoa_r+0x630>)
 800c122:	2000      	movs	r0, #0
 800c124:	f7f4 f8d8 	bl	80002d8 <__aeabi_dsub>
 800c128:	4602      	mov	r2, r0
 800c12a:	460b      	mov	r3, r1
 800c12c:	4640      	mov	r0, r8
 800c12e:	4649      	mov	r1, r9
 800c130:	f7f4 fcfc 	bl	8000b2c <__aeabi_dcmplt>
 800c134:	2800      	cmp	r0, #0
 800c136:	f43f af35 	beq.w	800bfa4 <_dtoa_r+0x464>
 800c13a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800c13c:	1e6b      	subs	r3, r5, #1
 800c13e:	930f      	str	r3, [sp, #60]	; 0x3c
 800c140:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c144:	2b30      	cmp	r3, #48	; 0x30
 800c146:	d0f8      	beq.n	800c13a <_dtoa_r+0x5fa>
 800c148:	9700      	str	r7, [sp, #0]
 800c14a:	e049      	b.n	800c1e0 <_dtoa_r+0x6a0>
 800c14c:	4b05      	ldr	r3, [pc, #20]	; (800c164 <_dtoa_r+0x624>)
 800c14e:	f7f4 fa7b 	bl	8000648 <__aeabi_dmul>
 800c152:	4680      	mov	r8, r0
 800c154:	4689      	mov	r9, r1
 800c156:	e7bd      	b.n	800c0d4 <_dtoa_r+0x594>
 800c158:	080100f0 	.word	0x080100f0
 800c15c:	080100c8 	.word	0x080100c8
 800c160:	3ff00000 	.word	0x3ff00000
 800c164:	40240000 	.word	0x40240000
 800c168:	401c0000 	.word	0x401c0000
 800c16c:	40140000 	.word	0x40140000
 800c170:	3fe00000 	.word	0x3fe00000
 800c174:	9d01      	ldr	r5, [sp, #4]
 800c176:	4656      	mov	r6, sl
 800c178:	465f      	mov	r7, fp
 800c17a:	4642      	mov	r2, r8
 800c17c:	464b      	mov	r3, r9
 800c17e:	4630      	mov	r0, r6
 800c180:	4639      	mov	r1, r7
 800c182:	f7f4 fb8b 	bl	800089c <__aeabi_ddiv>
 800c186:	f7f4 fd0f 	bl	8000ba8 <__aeabi_d2iz>
 800c18a:	4682      	mov	sl, r0
 800c18c:	f7f4 f9f2 	bl	8000574 <__aeabi_i2d>
 800c190:	4642      	mov	r2, r8
 800c192:	464b      	mov	r3, r9
 800c194:	f7f4 fa58 	bl	8000648 <__aeabi_dmul>
 800c198:	4602      	mov	r2, r0
 800c19a:	460b      	mov	r3, r1
 800c19c:	4630      	mov	r0, r6
 800c19e:	4639      	mov	r1, r7
 800c1a0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800c1a4:	f7f4 f898 	bl	80002d8 <__aeabi_dsub>
 800c1a8:	f805 6b01 	strb.w	r6, [r5], #1
 800c1ac:	9e01      	ldr	r6, [sp, #4]
 800c1ae:	9f03      	ldr	r7, [sp, #12]
 800c1b0:	1bae      	subs	r6, r5, r6
 800c1b2:	42b7      	cmp	r7, r6
 800c1b4:	4602      	mov	r2, r0
 800c1b6:	460b      	mov	r3, r1
 800c1b8:	d135      	bne.n	800c226 <_dtoa_r+0x6e6>
 800c1ba:	f7f4 f88f 	bl	80002dc <__adddf3>
 800c1be:	4642      	mov	r2, r8
 800c1c0:	464b      	mov	r3, r9
 800c1c2:	4606      	mov	r6, r0
 800c1c4:	460f      	mov	r7, r1
 800c1c6:	f7f4 fccf 	bl	8000b68 <__aeabi_dcmpgt>
 800c1ca:	b9d0      	cbnz	r0, 800c202 <_dtoa_r+0x6c2>
 800c1cc:	4642      	mov	r2, r8
 800c1ce:	464b      	mov	r3, r9
 800c1d0:	4630      	mov	r0, r6
 800c1d2:	4639      	mov	r1, r7
 800c1d4:	f7f4 fca0 	bl	8000b18 <__aeabi_dcmpeq>
 800c1d8:	b110      	cbz	r0, 800c1e0 <_dtoa_r+0x6a0>
 800c1da:	f01a 0f01 	tst.w	sl, #1
 800c1de:	d110      	bne.n	800c202 <_dtoa_r+0x6c2>
 800c1e0:	4620      	mov	r0, r4
 800c1e2:	ee18 1a10 	vmov	r1, s16
 800c1e6:	f000 fc2b 	bl	800ca40 <_Bfree>
 800c1ea:	2300      	movs	r3, #0
 800c1ec:	9800      	ldr	r0, [sp, #0]
 800c1ee:	702b      	strb	r3, [r5, #0]
 800c1f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c1f2:	3001      	adds	r0, #1
 800c1f4:	6018      	str	r0, [r3, #0]
 800c1f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c1f8:	2b00      	cmp	r3, #0
 800c1fa:	f43f acf1 	beq.w	800bbe0 <_dtoa_r+0xa0>
 800c1fe:	601d      	str	r5, [r3, #0]
 800c200:	e4ee      	b.n	800bbe0 <_dtoa_r+0xa0>
 800c202:	9f00      	ldr	r7, [sp, #0]
 800c204:	462b      	mov	r3, r5
 800c206:	461d      	mov	r5, r3
 800c208:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c20c:	2a39      	cmp	r2, #57	; 0x39
 800c20e:	d106      	bne.n	800c21e <_dtoa_r+0x6de>
 800c210:	9a01      	ldr	r2, [sp, #4]
 800c212:	429a      	cmp	r2, r3
 800c214:	d1f7      	bne.n	800c206 <_dtoa_r+0x6c6>
 800c216:	9901      	ldr	r1, [sp, #4]
 800c218:	2230      	movs	r2, #48	; 0x30
 800c21a:	3701      	adds	r7, #1
 800c21c:	700a      	strb	r2, [r1, #0]
 800c21e:	781a      	ldrb	r2, [r3, #0]
 800c220:	3201      	adds	r2, #1
 800c222:	701a      	strb	r2, [r3, #0]
 800c224:	e790      	b.n	800c148 <_dtoa_r+0x608>
 800c226:	4ba6      	ldr	r3, [pc, #664]	; (800c4c0 <_dtoa_r+0x980>)
 800c228:	2200      	movs	r2, #0
 800c22a:	f7f4 fa0d 	bl	8000648 <__aeabi_dmul>
 800c22e:	2200      	movs	r2, #0
 800c230:	2300      	movs	r3, #0
 800c232:	4606      	mov	r6, r0
 800c234:	460f      	mov	r7, r1
 800c236:	f7f4 fc6f 	bl	8000b18 <__aeabi_dcmpeq>
 800c23a:	2800      	cmp	r0, #0
 800c23c:	d09d      	beq.n	800c17a <_dtoa_r+0x63a>
 800c23e:	e7cf      	b.n	800c1e0 <_dtoa_r+0x6a0>
 800c240:	9a08      	ldr	r2, [sp, #32]
 800c242:	2a00      	cmp	r2, #0
 800c244:	f000 80d7 	beq.w	800c3f6 <_dtoa_r+0x8b6>
 800c248:	9a06      	ldr	r2, [sp, #24]
 800c24a:	2a01      	cmp	r2, #1
 800c24c:	f300 80ba 	bgt.w	800c3c4 <_dtoa_r+0x884>
 800c250:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c252:	2a00      	cmp	r2, #0
 800c254:	f000 80b2 	beq.w	800c3bc <_dtoa_r+0x87c>
 800c258:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c25c:	9e07      	ldr	r6, [sp, #28]
 800c25e:	9d04      	ldr	r5, [sp, #16]
 800c260:	9a04      	ldr	r2, [sp, #16]
 800c262:	441a      	add	r2, r3
 800c264:	9204      	str	r2, [sp, #16]
 800c266:	9a05      	ldr	r2, [sp, #20]
 800c268:	2101      	movs	r1, #1
 800c26a:	441a      	add	r2, r3
 800c26c:	4620      	mov	r0, r4
 800c26e:	9205      	str	r2, [sp, #20]
 800c270:	f000 fc9e 	bl	800cbb0 <__i2b>
 800c274:	4607      	mov	r7, r0
 800c276:	2d00      	cmp	r5, #0
 800c278:	dd0c      	ble.n	800c294 <_dtoa_r+0x754>
 800c27a:	9b05      	ldr	r3, [sp, #20]
 800c27c:	2b00      	cmp	r3, #0
 800c27e:	dd09      	ble.n	800c294 <_dtoa_r+0x754>
 800c280:	42ab      	cmp	r3, r5
 800c282:	9a04      	ldr	r2, [sp, #16]
 800c284:	bfa8      	it	ge
 800c286:	462b      	movge	r3, r5
 800c288:	1ad2      	subs	r2, r2, r3
 800c28a:	9204      	str	r2, [sp, #16]
 800c28c:	9a05      	ldr	r2, [sp, #20]
 800c28e:	1aed      	subs	r5, r5, r3
 800c290:	1ad3      	subs	r3, r2, r3
 800c292:	9305      	str	r3, [sp, #20]
 800c294:	9b07      	ldr	r3, [sp, #28]
 800c296:	b31b      	cbz	r3, 800c2e0 <_dtoa_r+0x7a0>
 800c298:	9b08      	ldr	r3, [sp, #32]
 800c29a:	2b00      	cmp	r3, #0
 800c29c:	f000 80af 	beq.w	800c3fe <_dtoa_r+0x8be>
 800c2a0:	2e00      	cmp	r6, #0
 800c2a2:	dd13      	ble.n	800c2cc <_dtoa_r+0x78c>
 800c2a4:	4639      	mov	r1, r7
 800c2a6:	4632      	mov	r2, r6
 800c2a8:	4620      	mov	r0, r4
 800c2aa:	f000 fd41 	bl	800cd30 <__pow5mult>
 800c2ae:	ee18 2a10 	vmov	r2, s16
 800c2b2:	4601      	mov	r1, r0
 800c2b4:	4607      	mov	r7, r0
 800c2b6:	4620      	mov	r0, r4
 800c2b8:	f000 fc90 	bl	800cbdc <__multiply>
 800c2bc:	ee18 1a10 	vmov	r1, s16
 800c2c0:	4680      	mov	r8, r0
 800c2c2:	4620      	mov	r0, r4
 800c2c4:	f000 fbbc 	bl	800ca40 <_Bfree>
 800c2c8:	ee08 8a10 	vmov	s16, r8
 800c2cc:	9b07      	ldr	r3, [sp, #28]
 800c2ce:	1b9a      	subs	r2, r3, r6
 800c2d0:	d006      	beq.n	800c2e0 <_dtoa_r+0x7a0>
 800c2d2:	ee18 1a10 	vmov	r1, s16
 800c2d6:	4620      	mov	r0, r4
 800c2d8:	f000 fd2a 	bl	800cd30 <__pow5mult>
 800c2dc:	ee08 0a10 	vmov	s16, r0
 800c2e0:	2101      	movs	r1, #1
 800c2e2:	4620      	mov	r0, r4
 800c2e4:	f000 fc64 	bl	800cbb0 <__i2b>
 800c2e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c2ea:	2b00      	cmp	r3, #0
 800c2ec:	4606      	mov	r6, r0
 800c2ee:	f340 8088 	ble.w	800c402 <_dtoa_r+0x8c2>
 800c2f2:	461a      	mov	r2, r3
 800c2f4:	4601      	mov	r1, r0
 800c2f6:	4620      	mov	r0, r4
 800c2f8:	f000 fd1a 	bl	800cd30 <__pow5mult>
 800c2fc:	9b06      	ldr	r3, [sp, #24]
 800c2fe:	2b01      	cmp	r3, #1
 800c300:	4606      	mov	r6, r0
 800c302:	f340 8081 	ble.w	800c408 <_dtoa_r+0x8c8>
 800c306:	f04f 0800 	mov.w	r8, #0
 800c30a:	6933      	ldr	r3, [r6, #16]
 800c30c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c310:	6918      	ldr	r0, [r3, #16]
 800c312:	f000 fbfd 	bl	800cb10 <__hi0bits>
 800c316:	f1c0 0020 	rsb	r0, r0, #32
 800c31a:	9b05      	ldr	r3, [sp, #20]
 800c31c:	4418      	add	r0, r3
 800c31e:	f010 001f 	ands.w	r0, r0, #31
 800c322:	f000 8092 	beq.w	800c44a <_dtoa_r+0x90a>
 800c326:	f1c0 0320 	rsb	r3, r0, #32
 800c32a:	2b04      	cmp	r3, #4
 800c32c:	f340 808a 	ble.w	800c444 <_dtoa_r+0x904>
 800c330:	f1c0 001c 	rsb	r0, r0, #28
 800c334:	9b04      	ldr	r3, [sp, #16]
 800c336:	4403      	add	r3, r0
 800c338:	9304      	str	r3, [sp, #16]
 800c33a:	9b05      	ldr	r3, [sp, #20]
 800c33c:	4403      	add	r3, r0
 800c33e:	4405      	add	r5, r0
 800c340:	9305      	str	r3, [sp, #20]
 800c342:	9b04      	ldr	r3, [sp, #16]
 800c344:	2b00      	cmp	r3, #0
 800c346:	dd07      	ble.n	800c358 <_dtoa_r+0x818>
 800c348:	ee18 1a10 	vmov	r1, s16
 800c34c:	461a      	mov	r2, r3
 800c34e:	4620      	mov	r0, r4
 800c350:	f000 fd48 	bl	800cde4 <__lshift>
 800c354:	ee08 0a10 	vmov	s16, r0
 800c358:	9b05      	ldr	r3, [sp, #20]
 800c35a:	2b00      	cmp	r3, #0
 800c35c:	dd05      	ble.n	800c36a <_dtoa_r+0x82a>
 800c35e:	4631      	mov	r1, r6
 800c360:	461a      	mov	r2, r3
 800c362:	4620      	mov	r0, r4
 800c364:	f000 fd3e 	bl	800cde4 <__lshift>
 800c368:	4606      	mov	r6, r0
 800c36a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	d06e      	beq.n	800c44e <_dtoa_r+0x90e>
 800c370:	ee18 0a10 	vmov	r0, s16
 800c374:	4631      	mov	r1, r6
 800c376:	f000 fda5 	bl	800cec4 <__mcmp>
 800c37a:	2800      	cmp	r0, #0
 800c37c:	da67      	bge.n	800c44e <_dtoa_r+0x90e>
 800c37e:	9b00      	ldr	r3, [sp, #0]
 800c380:	3b01      	subs	r3, #1
 800c382:	ee18 1a10 	vmov	r1, s16
 800c386:	9300      	str	r3, [sp, #0]
 800c388:	220a      	movs	r2, #10
 800c38a:	2300      	movs	r3, #0
 800c38c:	4620      	mov	r0, r4
 800c38e:	f000 fb79 	bl	800ca84 <__multadd>
 800c392:	9b08      	ldr	r3, [sp, #32]
 800c394:	ee08 0a10 	vmov	s16, r0
 800c398:	2b00      	cmp	r3, #0
 800c39a:	f000 81b1 	beq.w	800c700 <_dtoa_r+0xbc0>
 800c39e:	2300      	movs	r3, #0
 800c3a0:	4639      	mov	r1, r7
 800c3a2:	220a      	movs	r2, #10
 800c3a4:	4620      	mov	r0, r4
 800c3a6:	f000 fb6d 	bl	800ca84 <__multadd>
 800c3aa:	9b02      	ldr	r3, [sp, #8]
 800c3ac:	2b00      	cmp	r3, #0
 800c3ae:	4607      	mov	r7, r0
 800c3b0:	f300 808e 	bgt.w	800c4d0 <_dtoa_r+0x990>
 800c3b4:	9b06      	ldr	r3, [sp, #24]
 800c3b6:	2b02      	cmp	r3, #2
 800c3b8:	dc51      	bgt.n	800c45e <_dtoa_r+0x91e>
 800c3ba:	e089      	b.n	800c4d0 <_dtoa_r+0x990>
 800c3bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c3be:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c3c2:	e74b      	b.n	800c25c <_dtoa_r+0x71c>
 800c3c4:	9b03      	ldr	r3, [sp, #12]
 800c3c6:	1e5e      	subs	r6, r3, #1
 800c3c8:	9b07      	ldr	r3, [sp, #28]
 800c3ca:	42b3      	cmp	r3, r6
 800c3cc:	bfbf      	itttt	lt
 800c3ce:	9b07      	ldrlt	r3, [sp, #28]
 800c3d0:	9607      	strlt	r6, [sp, #28]
 800c3d2:	1af2      	sublt	r2, r6, r3
 800c3d4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800c3d6:	bfb6      	itet	lt
 800c3d8:	189b      	addlt	r3, r3, r2
 800c3da:	1b9e      	subge	r6, r3, r6
 800c3dc:	930a      	strlt	r3, [sp, #40]	; 0x28
 800c3de:	9b03      	ldr	r3, [sp, #12]
 800c3e0:	bfb8      	it	lt
 800c3e2:	2600      	movlt	r6, #0
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	bfb7      	itett	lt
 800c3e8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800c3ec:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800c3f0:	1a9d      	sublt	r5, r3, r2
 800c3f2:	2300      	movlt	r3, #0
 800c3f4:	e734      	b.n	800c260 <_dtoa_r+0x720>
 800c3f6:	9e07      	ldr	r6, [sp, #28]
 800c3f8:	9d04      	ldr	r5, [sp, #16]
 800c3fa:	9f08      	ldr	r7, [sp, #32]
 800c3fc:	e73b      	b.n	800c276 <_dtoa_r+0x736>
 800c3fe:	9a07      	ldr	r2, [sp, #28]
 800c400:	e767      	b.n	800c2d2 <_dtoa_r+0x792>
 800c402:	9b06      	ldr	r3, [sp, #24]
 800c404:	2b01      	cmp	r3, #1
 800c406:	dc18      	bgt.n	800c43a <_dtoa_r+0x8fa>
 800c408:	f1ba 0f00 	cmp.w	sl, #0
 800c40c:	d115      	bne.n	800c43a <_dtoa_r+0x8fa>
 800c40e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c412:	b993      	cbnz	r3, 800c43a <_dtoa_r+0x8fa>
 800c414:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c418:	0d1b      	lsrs	r3, r3, #20
 800c41a:	051b      	lsls	r3, r3, #20
 800c41c:	b183      	cbz	r3, 800c440 <_dtoa_r+0x900>
 800c41e:	9b04      	ldr	r3, [sp, #16]
 800c420:	3301      	adds	r3, #1
 800c422:	9304      	str	r3, [sp, #16]
 800c424:	9b05      	ldr	r3, [sp, #20]
 800c426:	3301      	adds	r3, #1
 800c428:	9305      	str	r3, [sp, #20]
 800c42a:	f04f 0801 	mov.w	r8, #1
 800c42e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c430:	2b00      	cmp	r3, #0
 800c432:	f47f af6a 	bne.w	800c30a <_dtoa_r+0x7ca>
 800c436:	2001      	movs	r0, #1
 800c438:	e76f      	b.n	800c31a <_dtoa_r+0x7da>
 800c43a:	f04f 0800 	mov.w	r8, #0
 800c43e:	e7f6      	b.n	800c42e <_dtoa_r+0x8ee>
 800c440:	4698      	mov	r8, r3
 800c442:	e7f4      	b.n	800c42e <_dtoa_r+0x8ee>
 800c444:	f43f af7d 	beq.w	800c342 <_dtoa_r+0x802>
 800c448:	4618      	mov	r0, r3
 800c44a:	301c      	adds	r0, #28
 800c44c:	e772      	b.n	800c334 <_dtoa_r+0x7f4>
 800c44e:	9b03      	ldr	r3, [sp, #12]
 800c450:	2b00      	cmp	r3, #0
 800c452:	dc37      	bgt.n	800c4c4 <_dtoa_r+0x984>
 800c454:	9b06      	ldr	r3, [sp, #24]
 800c456:	2b02      	cmp	r3, #2
 800c458:	dd34      	ble.n	800c4c4 <_dtoa_r+0x984>
 800c45a:	9b03      	ldr	r3, [sp, #12]
 800c45c:	9302      	str	r3, [sp, #8]
 800c45e:	9b02      	ldr	r3, [sp, #8]
 800c460:	b96b      	cbnz	r3, 800c47e <_dtoa_r+0x93e>
 800c462:	4631      	mov	r1, r6
 800c464:	2205      	movs	r2, #5
 800c466:	4620      	mov	r0, r4
 800c468:	f000 fb0c 	bl	800ca84 <__multadd>
 800c46c:	4601      	mov	r1, r0
 800c46e:	4606      	mov	r6, r0
 800c470:	ee18 0a10 	vmov	r0, s16
 800c474:	f000 fd26 	bl	800cec4 <__mcmp>
 800c478:	2800      	cmp	r0, #0
 800c47a:	f73f adbb 	bgt.w	800bff4 <_dtoa_r+0x4b4>
 800c47e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c480:	9d01      	ldr	r5, [sp, #4]
 800c482:	43db      	mvns	r3, r3
 800c484:	9300      	str	r3, [sp, #0]
 800c486:	f04f 0800 	mov.w	r8, #0
 800c48a:	4631      	mov	r1, r6
 800c48c:	4620      	mov	r0, r4
 800c48e:	f000 fad7 	bl	800ca40 <_Bfree>
 800c492:	2f00      	cmp	r7, #0
 800c494:	f43f aea4 	beq.w	800c1e0 <_dtoa_r+0x6a0>
 800c498:	f1b8 0f00 	cmp.w	r8, #0
 800c49c:	d005      	beq.n	800c4aa <_dtoa_r+0x96a>
 800c49e:	45b8      	cmp	r8, r7
 800c4a0:	d003      	beq.n	800c4aa <_dtoa_r+0x96a>
 800c4a2:	4641      	mov	r1, r8
 800c4a4:	4620      	mov	r0, r4
 800c4a6:	f000 facb 	bl	800ca40 <_Bfree>
 800c4aa:	4639      	mov	r1, r7
 800c4ac:	4620      	mov	r0, r4
 800c4ae:	f000 fac7 	bl	800ca40 <_Bfree>
 800c4b2:	e695      	b.n	800c1e0 <_dtoa_r+0x6a0>
 800c4b4:	2600      	movs	r6, #0
 800c4b6:	4637      	mov	r7, r6
 800c4b8:	e7e1      	b.n	800c47e <_dtoa_r+0x93e>
 800c4ba:	9700      	str	r7, [sp, #0]
 800c4bc:	4637      	mov	r7, r6
 800c4be:	e599      	b.n	800bff4 <_dtoa_r+0x4b4>
 800c4c0:	40240000 	.word	0x40240000
 800c4c4:	9b08      	ldr	r3, [sp, #32]
 800c4c6:	2b00      	cmp	r3, #0
 800c4c8:	f000 80ca 	beq.w	800c660 <_dtoa_r+0xb20>
 800c4cc:	9b03      	ldr	r3, [sp, #12]
 800c4ce:	9302      	str	r3, [sp, #8]
 800c4d0:	2d00      	cmp	r5, #0
 800c4d2:	dd05      	ble.n	800c4e0 <_dtoa_r+0x9a0>
 800c4d4:	4639      	mov	r1, r7
 800c4d6:	462a      	mov	r2, r5
 800c4d8:	4620      	mov	r0, r4
 800c4da:	f000 fc83 	bl	800cde4 <__lshift>
 800c4de:	4607      	mov	r7, r0
 800c4e0:	f1b8 0f00 	cmp.w	r8, #0
 800c4e4:	d05b      	beq.n	800c59e <_dtoa_r+0xa5e>
 800c4e6:	6879      	ldr	r1, [r7, #4]
 800c4e8:	4620      	mov	r0, r4
 800c4ea:	f000 fa69 	bl	800c9c0 <_Balloc>
 800c4ee:	4605      	mov	r5, r0
 800c4f0:	b928      	cbnz	r0, 800c4fe <_dtoa_r+0x9be>
 800c4f2:	4b87      	ldr	r3, [pc, #540]	; (800c710 <_dtoa_r+0xbd0>)
 800c4f4:	4602      	mov	r2, r0
 800c4f6:	f240 21ea 	movw	r1, #746	; 0x2ea
 800c4fa:	f7ff bb3b 	b.w	800bb74 <_dtoa_r+0x34>
 800c4fe:	693a      	ldr	r2, [r7, #16]
 800c500:	3202      	adds	r2, #2
 800c502:	0092      	lsls	r2, r2, #2
 800c504:	f107 010c 	add.w	r1, r7, #12
 800c508:	300c      	adds	r0, #12
 800c50a:	f7fe fb4a 	bl	800aba2 <memcpy>
 800c50e:	2201      	movs	r2, #1
 800c510:	4629      	mov	r1, r5
 800c512:	4620      	mov	r0, r4
 800c514:	f000 fc66 	bl	800cde4 <__lshift>
 800c518:	9b01      	ldr	r3, [sp, #4]
 800c51a:	f103 0901 	add.w	r9, r3, #1
 800c51e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800c522:	4413      	add	r3, r2
 800c524:	9305      	str	r3, [sp, #20]
 800c526:	f00a 0301 	and.w	r3, sl, #1
 800c52a:	46b8      	mov	r8, r7
 800c52c:	9304      	str	r3, [sp, #16]
 800c52e:	4607      	mov	r7, r0
 800c530:	4631      	mov	r1, r6
 800c532:	ee18 0a10 	vmov	r0, s16
 800c536:	f7ff fa77 	bl	800ba28 <quorem>
 800c53a:	4641      	mov	r1, r8
 800c53c:	9002      	str	r0, [sp, #8]
 800c53e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800c542:	ee18 0a10 	vmov	r0, s16
 800c546:	f000 fcbd 	bl	800cec4 <__mcmp>
 800c54a:	463a      	mov	r2, r7
 800c54c:	9003      	str	r0, [sp, #12]
 800c54e:	4631      	mov	r1, r6
 800c550:	4620      	mov	r0, r4
 800c552:	f000 fcd3 	bl	800cefc <__mdiff>
 800c556:	68c2      	ldr	r2, [r0, #12]
 800c558:	f109 3bff 	add.w	fp, r9, #4294967295
 800c55c:	4605      	mov	r5, r0
 800c55e:	bb02      	cbnz	r2, 800c5a2 <_dtoa_r+0xa62>
 800c560:	4601      	mov	r1, r0
 800c562:	ee18 0a10 	vmov	r0, s16
 800c566:	f000 fcad 	bl	800cec4 <__mcmp>
 800c56a:	4602      	mov	r2, r0
 800c56c:	4629      	mov	r1, r5
 800c56e:	4620      	mov	r0, r4
 800c570:	9207      	str	r2, [sp, #28]
 800c572:	f000 fa65 	bl	800ca40 <_Bfree>
 800c576:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800c57a:	ea43 0102 	orr.w	r1, r3, r2
 800c57e:	9b04      	ldr	r3, [sp, #16]
 800c580:	430b      	orrs	r3, r1
 800c582:	464d      	mov	r5, r9
 800c584:	d10f      	bne.n	800c5a6 <_dtoa_r+0xa66>
 800c586:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c58a:	d02a      	beq.n	800c5e2 <_dtoa_r+0xaa2>
 800c58c:	9b03      	ldr	r3, [sp, #12]
 800c58e:	2b00      	cmp	r3, #0
 800c590:	dd02      	ble.n	800c598 <_dtoa_r+0xa58>
 800c592:	9b02      	ldr	r3, [sp, #8]
 800c594:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800c598:	f88b a000 	strb.w	sl, [fp]
 800c59c:	e775      	b.n	800c48a <_dtoa_r+0x94a>
 800c59e:	4638      	mov	r0, r7
 800c5a0:	e7ba      	b.n	800c518 <_dtoa_r+0x9d8>
 800c5a2:	2201      	movs	r2, #1
 800c5a4:	e7e2      	b.n	800c56c <_dtoa_r+0xa2c>
 800c5a6:	9b03      	ldr	r3, [sp, #12]
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	db04      	blt.n	800c5b6 <_dtoa_r+0xa76>
 800c5ac:	9906      	ldr	r1, [sp, #24]
 800c5ae:	430b      	orrs	r3, r1
 800c5b0:	9904      	ldr	r1, [sp, #16]
 800c5b2:	430b      	orrs	r3, r1
 800c5b4:	d122      	bne.n	800c5fc <_dtoa_r+0xabc>
 800c5b6:	2a00      	cmp	r2, #0
 800c5b8:	ddee      	ble.n	800c598 <_dtoa_r+0xa58>
 800c5ba:	ee18 1a10 	vmov	r1, s16
 800c5be:	2201      	movs	r2, #1
 800c5c0:	4620      	mov	r0, r4
 800c5c2:	f000 fc0f 	bl	800cde4 <__lshift>
 800c5c6:	4631      	mov	r1, r6
 800c5c8:	ee08 0a10 	vmov	s16, r0
 800c5cc:	f000 fc7a 	bl	800cec4 <__mcmp>
 800c5d0:	2800      	cmp	r0, #0
 800c5d2:	dc03      	bgt.n	800c5dc <_dtoa_r+0xa9c>
 800c5d4:	d1e0      	bne.n	800c598 <_dtoa_r+0xa58>
 800c5d6:	f01a 0f01 	tst.w	sl, #1
 800c5da:	d0dd      	beq.n	800c598 <_dtoa_r+0xa58>
 800c5dc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c5e0:	d1d7      	bne.n	800c592 <_dtoa_r+0xa52>
 800c5e2:	2339      	movs	r3, #57	; 0x39
 800c5e4:	f88b 3000 	strb.w	r3, [fp]
 800c5e8:	462b      	mov	r3, r5
 800c5ea:	461d      	mov	r5, r3
 800c5ec:	3b01      	subs	r3, #1
 800c5ee:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c5f2:	2a39      	cmp	r2, #57	; 0x39
 800c5f4:	d071      	beq.n	800c6da <_dtoa_r+0xb9a>
 800c5f6:	3201      	adds	r2, #1
 800c5f8:	701a      	strb	r2, [r3, #0]
 800c5fa:	e746      	b.n	800c48a <_dtoa_r+0x94a>
 800c5fc:	2a00      	cmp	r2, #0
 800c5fe:	dd07      	ble.n	800c610 <_dtoa_r+0xad0>
 800c600:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c604:	d0ed      	beq.n	800c5e2 <_dtoa_r+0xaa2>
 800c606:	f10a 0301 	add.w	r3, sl, #1
 800c60a:	f88b 3000 	strb.w	r3, [fp]
 800c60e:	e73c      	b.n	800c48a <_dtoa_r+0x94a>
 800c610:	9b05      	ldr	r3, [sp, #20]
 800c612:	f809 ac01 	strb.w	sl, [r9, #-1]
 800c616:	4599      	cmp	r9, r3
 800c618:	d047      	beq.n	800c6aa <_dtoa_r+0xb6a>
 800c61a:	ee18 1a10 	vmov	r1, s16
 800c61e:	2300      	movs	r3, #0
 800c620:	220a      	movs	r2, #10
 800c622:	4620      	mov	r0, r4
 800c624:	f000 fa2e 	bl	800ca84 <__multadd>
 800c628:	45b8      	cmp	r8, r7
 800c62a:	ee08 0a10 	vmov	s16, r0
 800c62e:	f04f 0300 	mov.w	r3, #0
 800c632:	f04f 020a 	mov.w	r2, #10
 800c636:	4641      	mov	r1, r8
 800c638:	4620      	mov	r0, r4
 800c63a:	d106      	bne.n	800c64a <_dtoa_r+0xb0a>
 800c63c:	f000 fa22 	bl	800ca84 <__multadd>
 800c640:	4680      	mov	r8, r0
 800c642:	4607      	mov	r7, r0
 800c644:	f109 0901 	add.w	r9, r9, #1
 800c648:	e772      	b.n	800c530 <_dtoa_r+0x9f0>
 800c64a:	f000 fa1b 	bl	800ca84 <__multadd>
 800c64e:	4639      	mov	r1, r7
 800c650:	4680      	mov	r8, r0
 800c652:	2300      	movs	r3, #0
 800c654:	220a      	movs	r2, #10
 800c656:	4620      	mov	r0, r4
 800c658:	f000 fa14 	bl	800ca84 <__multadd>
 800c65c:	4607      	mov	r7, r0
 800c65e:	e7f1      	b.n	800c644 <_dtoa_r+0xb04>
 800c660:	9b03      	ldr	r3, [sp, #12]
 800c662:	9302      	str	r3, [sp, #8]
 800c664:	9d01      	ldr	r5, [sp, #4]
 800c666:	ee18 0a10 	vmov	r0, s16
 800c66a:	4631      	mov	r1, r6
 800c66c:	f7ff f9dc 	bl	800ba28 <quorem>
 800c670:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800c674:	9b01      	ldr	r3, [sp, #4]
 800c676:	f805 ab01 	strb.w	sl, [r5], #1
 800c67a:	1aea      	subs	r2, r5, r3
 800c67c:	9b02      	ldr	r3, [sp, #8]
 800c67e:	4293      	cmp	r3, r2
 800c680:	dd09      	ble.n	800c696 <_dtoa_r+0xb56>
 800c682:	ee18 1a10 	vmov	r1, s16
 800c686:	2300      	movs	r3, #0
 800c688:	220a      	movs	r2, #10
 800c68a:	4620      	mov	r0, r4
 800c68c:	f000 f9fa 	bl	800ca84 <__multadd>
 800c690:	ee08 0a10 	vmov	s16, r0
 800c694:	e7e7      	b.n	800c666 <_dtoa_r+0xb26>
 800c696:	9b02      	ldr	r3, [sp, #8]
 800c698:	2b00      	cmp	r3, #0
 800c69a:	bfc8      	it	gt
 800c69c:	461d      	movgt	r5, r3
 800c69e:	9b01      	ldr	r3, [sp, #4]
 800c6a0:	bfd8      	it	le
 800c6a2:	2501      	movle	r5, #1
 800c6a4:	441d      	add	r5, r3
 800c6a6:	f04f 0800 	mov.w	r8, #0
 800c6aa:	ee18 1a10 	vmov	r1, s16
 800c6ae:	2201      	movs	r2, #1
 800c6b0:	4620      	mov	r0, r4
 800c6b2:	f000 fb97 	bl	800cde4 <__lshift>
 800c6b6:	4631      	mov	r1, r6
 800c6b8:	ee08 0a10 	vmov	s16, r0
 800c6bc:	f000 fc02 	bl	800cec4 <__mcmp>
 800c6c0:	2800      	cmp	r0, #0
 800c6c2:	dc91      	bgt.n	800c5e8 <_dtoa_r+0xaa8>
 800c6c4:	d102      	bne.n	800c6cc <_dtoa_r+0xb8c>
 800c6c6:	f01a 0f01 	tst.w	sl, #1
 800c6ca:	d18d      	bne.n	800c5e8 <_dtoa_r+0xaa8>
 800c6cc:	462b      	mov	r3, r5
 800c6ce:	461d      	mov	r5, r3
 800c6d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c6d4:	2a30      	cmp	r2, #48	; 0x30
 800c6d6:	d0fa      	beq.n	800c6ce <_dtoa_r+0xb8e>
 800c6d8:	e6d7      	b.n	800c48a <_dtoa_r+0x94a>
 800c6da:	9a01      	ldr	r2, [sp, #4]
 800c6dc:	429a      	cmp	r2, r3
 800c6de:	d184      	bne.n	800c5ea <_dtoa_r+0xaaa>
 800c6e0:	9b00      	ldr	r3, [sp, #0]
 800c6e2:	3301      	adds	r3, #1
 800c6e4:	9300      	str	r3, [sp, #0]
 800c6e6:	2331      	movs	r3, #49	; 0x31
 800c6e8:	7013      	strb	r3, [r2, #0]
 800c6ea:	e6ce      	b.n	800c48a <_dtoa_r+0x94a>
 800c6ec:	4b09      	ldr	r3, [pc, #36]	; (800c714 <_dtoa_r+0xbd4>)
 800c6ee:	f7ff ba95 	b.w	800bc1c <_dtoa_r+0xdc>
 800c6f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	f47f aa6e 	bne.w	800bbd6 <_dtoa_r+0x96>
 800c6fa:	4b07      	ldr	r3, [pc, #28]	; (800c718 <_dtoa_r+0xbd8>)
 800c6fc:	f7ff ba8e 	b.w	800bc1c <_dtoa_r+0xdc>
 800c700:	9b02      	ldr	r3, [sp, #8]
 800c702:	2b00      	cmp	r3, #0
 800c704:	dcae      	bgt.n	800c664 <_dtoa_r+0xb24>
 800c706:	9b06      	ldr	r3, [sp, #24]
 800c708:	2b02      	cmp	r3, #2
 800c70a:	f73f aea8 	bgt.w	800c45e <_dtoa_r+0x91e>
 800c70e:	e7a9      	b.n	800c664 <_dtoa_r+0xb24>
 800c710:	08010057 	.word	0x08010057
 800c714:	0800ffb4 	.word	0x0800ffb4
 800c718:	0800ffd8 	.word	0x0800ffd8

0800c71c <__sflush_r>:
 800c71c:	898a      	ldrh	r2, [r1, #12]
 800c71e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c722:	4605      	mov	r5, r0
 800c724:	0710      	lsls	r0, r2, #28
 800c726:	460c      	mov	r4, r1
 800c728:	d458      	bmi.n	800c7dc <__sflush_r+0xc0>
 800c72a:	684b      	ldr	r3, [r1, #4]
 800c72c:	2b00      	cmp	r3, #0
 800c72e:	dc05      	bgt.n	800c73c <__sflush_r+0x20>
 800c730:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c732:	2b00      	cmp	r3, #0
 800c734:	dc02      	bgt.n	800c73c <__sflush_r+0x20>
 800c736:	2000      	movs	r0, #0
 800c738:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c73c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c73e:	2e00      	cmp	r6, #0
 800c740:	d0f9      	beq.n	800c736 <__sflush_r+0x1a>
 800c742:	2300      	movs	r3, #0
 800c744:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c748:	682f      	ldr	r7, [r5, #0]
 800c74a:	602b      	str	r3, [r5, #0]
 800c74c:	d032      	beq.n	800c7b4 <__sflush_r+0x98>
 800c74e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c750:	89a3      	ldrh	r3, [r4, #12]
 800c752:	075a      	lsls	r2, r3, #29
 800c754:	d505      	bpl.n	800c762 <__sflush_r+0x46>
 800c756:	6863      	ldr	r3, [r4, #4]
 800c758:	1ac0      	subs	r0, r0, r3
 800c75a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c75c:	b10b      	cbz	r3, 800c762 <__sflush_r+0x46>
 800c75e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c760:	1ac0      	subs	r0, r0, r3
 800c762:	2300      	movs	r3, #0
 800c764:	4602      	mov	r2, r0
 800c766:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c768:	6a21      	ldr	r1, [r4, #32]
 800c76a:	4628      	mov	r0, r5
 800c76c:	47b0      	blx	r6
 800c76e:	1c43      	adds	r3, r0, #1
 800c770:	89a3      	ldrh	r3, [r4, #12]
 800c772:	d106      	bne.n	800c782 <__sflush_r+0x66>
 800c774:	6829      	ldr	r1, [r5, #0]
 800c776:	291d      	cmp	r1, #29
 800c778:	d82c      	bhi.n	800c7d4 <__sflush_r+0xb8>
 800c77a:	4a2a      	ldr	r2, [pc, #168]	; (800c824 <__sflush_r+0x108>)
 800c77c:	40ca      	lsrs	r2, r1
 800c77e:	07d6      	lsls	r6, r2, #31
 800c780:	d528      	bpl.n	800c7d4 <__sflush_r+0xb8>
 800c782:	2200      	movs	r2, #0
 800c784:	6062      	str	r2, [r4, #4]
 800c786:	04d9      	lsls	r1, r3, #19
 800c788:	6922      	ldr	r2, [r4, #16]
 800c78a:	6022      	str	r2, [r4, #0]
 800c78c:	d504      	bpl.n	800c798 <__sflush_r+0x7c>
 800c78e:	1c42      	adds	r2, r0, #1
 800c790:	d101      	bne.n	800c796 <__sflush_r+0x7a>
 800c792:	682b      	ldr	r3, [r5, #0]
 800c794:	b903      	cbnz	r3, 800c798 <__sflush_r+0x7c>
 800c796:	6560      	str	r0, [r4, #84]	; 0x54
 800c798:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c79a:	602f      	str	r7, [r5, #0]
 800c79c:	2900      	cmp	r1, #0
 800c79e:	d0ca      	beq.n	800c736 <__sflush_r+0x1a>
 800c7a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c7a4:	4299      	cmp	r1, r3
 800c7a6:	d002      	beq.n	800c7ae <__sflush_r+0x92>
 800c7a8:	4628      	mov	r0, r5
 800c7aa:	f000 fca3 	bl	800d0f4 <_free_r>
 800c7ae:	2000      	movs	r0, #0
 800c7b0:	6360      	str	r0, [r4, #52]	; 0x34
 800c7b2:	e7c1      	b.n	800c738 <__sflush_r+0x1c>
 800c7b4:	6a21      	ldr	r1, [r4, #32]
 800c7b6:	2301      	movs	r3, #1
 800c7b8:	4628      	mov	r0, r5
 800c7ba:	47b0      	blx	r6
 800c7bc:	1c41      	adds	r1, r0, #1
 800c7be:	d1c7      	bne.n	800c750 <__sflush_r+0x34>
 800c7c0:	682b      	ldr	r3, [r5, #0]
 800c7c2:	2b00      	cmp	r3, #0
 800c7c4:	d0c4      	beq.n	800c750 <__sflush_r+0x34>
 800c7c6:	2b1d      	cmp	r3, #29
 800c7c8:	d001      	beq.n	800c7ce <__sflush_r+0xb2>
 800c7ca:	2b16      	cmp	r3, #22
 800c7cc:	d101      	bne.n	800c7d2 <__sflush_r+0xb6>
 800c7ce:	602f      	str	r7, [r5, #0]
 800c7d0:	e7b1      	b.n	800c736 <__sflush_r+0x1a>
 800c7d2:	89a3      	ldrh	r3, [r4, #12]
 800c7d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c7d8:	81a3      	strh	r3, [r4, #12]
 800c7da:	e7ad      	b.n	800c738 <__sflush_r+0x1c>
 800c7dc:	690f      	ldr	r7, [r1, #16]
 800c7de:	2f00      	cmp	r7, #0
 800c7e0:	d0a9      	beq.n	800c736 <__sflush_r+0x1a>
 800c7e2:	0793      	lsls	r3, r2, #30
 800c7e4:	680e      	ldr	r6, [r1, #0]
 800c7e6:	bf08      	it	eq
 800c7e8:	694b      	ldreq	r3, [r1, #20]
 800c7ea:	600f      	str	r7, [r1, #0]
 800c7ec:	bf18      	it	ne
 800c7ee:	2300      	movne	r3, #0
 800c7f0:	eba6 0807 	sub.w	r8, r6, r7
 800c7f4:	608b      	str	r3, [r1, #8]
 800c7f6:	f1b8 0f00 	cmp.w	r8, #0
 800c7fa:	dd9c      	ble.n	800c736 <__sflush_r+0x1a>
 800c7fc:	6a21      	ldr	r1, [r4, #32]
 800c7fe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c800:	4643      	mov	r3, r8
 800c802:	463a      	mov	r2, r7
 800c804:	4628      	mov	r0, r5
 800c806:	47b0      	blx	r6
 800c808:	2800      	cmp	r0, #0
 800c80a:	dc06      	bgt.n	800c81a <__sflush_r+0xfe>
 800c80c:	89a3      	ldrh	r3, [r4, #12]
 800c80e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c812:	81a3      	strh	r3, [r4, #12]
 800c814:	f04f 30ff 	mov.w	r0, #4294967295
 800c818:	e78e      	b.n	800c738 <__sflush_r+0x1c>
 800c81a:	4407      	add	r7, r0
 800c81c:	eba8 0800 	sub.w	r8, r8, r0
 800c820:	e7e9      	b.n	800c7f6 <__sflush_r+0xda>
 800c822:	bf00      	nop
 800c824:	20400001 	.word	0x20400001

0800c828 <_fflush_r>:
 800c828:	b538      	push	{r3, r4, r5, lr}
 800c82a:	690b      	ldr	r3, [r1, #16]
 800c82c:	4605      	mov	r5, r0
 800c82e:	460c      	mov	r4, r1
 800c830:	b913      	cbnz	r3, 800c838 <_fflush_r+0x10>
 800c832:	2500      	movs	r5, #0
 800c834:	4628      	mov	r0, r5
 800c836:	bd38      	pop	{r3, r4, r5, pc}
 800c838:	b118      	cbz	r0, 800c842 <_fflush_r+0x1a>
 800c83a:	6983      	ldr	r3, [r0, #24]
 800c83c:	b90b      	cbnz	r3, 800c842 <_fflush_r+0x1a>
 800c83e:	f7fe f8eb 	bl	800aa18 <__sinit>
 800c842:	4b14      	ldr	r3, [pc, #80]	; (800c894 <_fflush_r+0x6c>)
 800c844:	429c      	cmp	r4, r3
 800c846:	d11b      	bne.n	800c880 <_fflush_r+0x58>
 800c848:	686c      	ldr	r4, [r5, #4]
 800c84a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c84e:	2b00      	cmp	r3, #0
 800c850:	d0ef      	beq.n	800c832 <_fflush_r+0xa>
 800c852:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c854:	07d0      	lsls	r0, r2, #31
 800c856:	d404      	bmi.n	800c862 <_fflush_r+0x3a>
 800c858:	0599      	lsls	r1, r3, #22
 800c85a:	d402      	bmi.n	800c862 <_fflush_r+0x3a>
 800c85c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c85e:	f7fe f99e 	bl	800ab9e <__retarget_lock_acquire_recursive>
 800c862:	4628      	mov	r0, r5
 800c864:	4621      	mov	r1, r4
 800c866:	f7ff ff59 	bl	800c71c <__sflush_r>
 800c86a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c86c:	07da      	lsls	r2, r3, #31
 800c86e:	4605      	mov	r5, r0
 800c870:	d4e0      	bmi.n	800c834 <_fflush_r+0xc>
 800c872:	89a3      	ldrh	r3, [r4, #12]
 800c874:	059b      	lsls	r3, r3, #22
 800c876:	d4dd      	bmi.n	800c834 <_fflush_r+0xc>
 800c878:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c87a:	f7fe f991 	bl	800aba0 <__retarget_lock_release_recursive>
 800c87e:	e7d9      	b.n	800c834 <_fflush_r+0xc>
 800c880:	4b05      	ldr	r3, [pc, #20]	; (800c898 <_fflush_r+0x70>)
 800c882:	429c      	cmp	r4, r3
 800c884:	d101      	bne.n	800c88a <_fflush_r+0x62>
 800c886:	68ac      	ldr	r4, [r5, #8]
 800c888:	e7df      	b.n	800c84a <_fflush_r+0x22>
 800c88a:	4b04      	ldr	r3, [pc, #16]	; (800c89c <_fflush_r+0x74>)
 800c88c:	429c      	cmp	r4, r3
 800c88e:	bf08      	it	eq
 800c890:	68ec      	ldreq	r4, [r5, #12]
 800c892:	e7da      	b.n	800c84a <_fflush_r+0x22>
 800c894:	0800ff60 	.word	0x0800ff60
 800c898:	0800ff80 	.word	0x0800ff80
 800c89c:	0800ff40 	.word	0x0800ff40

0800c8a0 <_localeconv_r>:
 800c8a0:	4800      	ldr	r0, [pc, #0]	; (800c8a4 <_localeconv_r+0x4>)
 800c8a2:	4770      	bx	lr
 800c8a4:	200001f4 	.word	0x200001f4

0800c8a8 <_lseek_r>:
 800c8a8:	b538      	push	{r3, r4, r5, lr}
 800c8aa:	4d07      	ldr	r5, [pc, #28]	; (800c8c8 <_lseek_r+0x20>)
 800c8ac:	4604      	mov	r4, r0
 800c8ae:	4608      	mov	r0, r1
 800c8b0:	4611      	mov	r1, r2
 800c8b2:	2200      	movs	r2, #0
 800c8b4:	602a      	str	r2, [r5, #0]
 800c8b6:	461a      	mov	r2, r3
 800c8b8:	f7f5 fda2 	bl	8002400 <_lseek>
 800c8bc:	1c43      	adds	r3, r0, #1
 800c8be:	d102      	bne.n	800c8c6 <_lseek_r+0x1e>
 800c8c0:	682b      	ldr	r3, [r5, #0]
 800c8c2:	b103      	cbz	r3, 800c8c6 <_lseek_r+0x1e>
 800c8c4:	6023      	str	r3, [r4, #0]
 800c8c6:	bd38      	pop	{r3, r4, r5, pc}
 800c8c8:	2001cb00 	.word	0x2001cb00

0800c8cc <__swhatbuf_r>:
 800c8cc:	b570      	push	{r4, r5, r6, lr}
 800c8ce:	460e      	mov	r6, r1
 800c8d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c8d4:	2900      	cmp	r1, #0
 800c8d6:	b096      	sub	sp, #88	; 0x58
 800c8d8:	4614      	mov	r4, r2
 800c8da:	461d      	mov	r5, r3
 800c8dc:	da08      	bge.n	800c8f0 <__swhatbuf_r+0x24>
 800c8de:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800c8e2:	2200      	movs	r2, #0
 800c8e4:	602a      	str	r2, [r5, #0]
 800c8e6:	061a      	lsls	r2, r3, #24
 800c8e8:	d410      	bmi.n	800c90c <__swhatbuf_r+0x40>
 800c8ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c8ee:	e00e      	b.n	800c90e <__swhatbuf_r+0x42>
 800c8f0:	466a      	mov	r2, sp
 800c8f2:	f000 fde7 	bl	800d4c4 <_fstat_r>
 800c8f6:	2800      	cmp	r0, #0
 800c8f8:	dbf1      	blt.n	800c8de <__swhatbuf_r+0x12>
 800c8fa:	9a01      	ldr	r2, [sp, #4]
 800c8fc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c900:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c904:	425a      	negs	r2, r3
 800c906:	415a      	adcs	r2, r3
 800c908:	602a      	str	r2, [r5, #0]
 800c90a:	e7ee      	b.n	800c8ea <__swhatbuf_r+0x1e>
 800c90c:	2340      	movs	r3, #64	; 0x40
 800c90e:	2000      	movs	r0, #0
 800c910:	6023      	str	r3, [r4, #0]
 800c912:	b016      	add	sp, #88	; 0x58
 800c914:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c918 <__smakebuf_r>:
 800c918:	898b      	ldrh	r3, [r1, #12]
 800c91a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c91c:	079d      	lsls	r5, r3, #30
 800c91e:	4606      	mov	r6, r0
 800c920:	460c      	mov	r4, r1
 800c922:	d507      	bpl.n	800c934 <__smakebuf_r+0x1c>
 800c924:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c928:	6023      	str	r3, [r4, #0]
 800c92a:	6123      	str	r3, [r4, #16]
 800c92c:	2301      	movs	r3, #1
 800c92e:	6163      	str	r3, [r4, #20]
 800c930:	b002      	add	sp, #8
 800c932:	bd70      	pop	{r4, r5, r6, pc}
 800c934:	ab01      	add	r3, sp, #4
 800c936:	466a      	mov	r2, sp
 800c938:	f7ff ffc8 	bl	800c8cc <__swhatbuf_r>
 800c93c:	9900      	ldr	r1, [sp, #0]
 800c93e:	4605      	mov	r5, r0
 800c940:	4630      	mov	r0, r6
 800c942:	f7fe f965 	bl	800ac10 <_malloc_r>
 800c946:	b948      	cbnz	r0, 800c95c <__smakebuf_r+0x44>
 800c948:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c94c:	059a      	lsls	r2, r3, #22
 800c94e:	d4ef      	bmi.n	800c930 <__smakebuf_r+0x18>
 800c950:	f023 0303 	bic.w	r3, r3, #3
 800c954:	f043 0302 	orr.w	r3, r3, #2
 800c958:	81a3      	strh	r3, [r4, #12]
 800c95a:	e7e3      	b.n	800c924 <__smakebuf_r+0xc>
 800c95c:	4b0d      	ldr	r3, [pc, #52]	; (800c994 <__smakebuf_r+0x7c>)
 800c95e:	62b3      	str	r3, [r6, #40]	; 0x28
 800c960:	89a3      	ldrh	r3, [r4, #12]
 800c962:	6020      	str	r0, [r4, #0]
 800c964:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c968:	81a3      	strh	r3, [r4, #12]
 800c96a:	9b00      	ldr	r3, [sp, #0]
 800c96c:	6163      	str	r3, [r4, #20]
 800c96e:	9b01      	ldr	r3, [sp, #4]
 800c970:	6120      	str	r0, [r4, #16]
 800c972:	b15b      	cbz	r3, 800c98c <__smakebuf_r+0x74>
 800c974:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c978:	4630      	mov	r0, r6
 800c97a:	f000 fdb5 	bl	800d4e8 <_isatty_r>
 800c97e:	b128      	cbz	r0, 800c98c <__smakebuf_r+0x74>
 800c980:	89a3      	ldrh	r3, [r4, #12]
 800c982:	f023 0303 	bic.w	r3, r3, #3
 800c986:	f043 0301 	orr.w	r3, r3, #1
 800c98a:	81a3      	strh	r3, [r4, #12]
 800c98c:	89a0      	ldrh	r0, [r4, #12]
 800c98e:	4305      	orrs	r5, r0
 800c990:	81a5      	strh	r5, [r4, #12]
 800c992:	e7cd      	b.n	800c930 <__smakebuf_r+0x18>
 800c994:	0800a9b1 	.word	0x0800a9b1

0800c998 <malloc>:
 800c998:	4b02      	ldr	r3, [pc, #8]	; (800c9a4 <malloc+0xc>)
 800c99a:	4601      	mov	r1, r0
 800c99c:	6818      	ldr	r0, [r3, #0]
 800c99e:	f7fe b937 	b.w	800ac10 <_malloc_r>
 800c9a2:	bf00      	nop
 800c9a4:	200000a0 	.word	0x200000a0

0800c9a8 <__malloc_lock>:
 800c9a8:	4801      	ldr	r0, [pc, #4]	; (800c9b0 <__malloc_lock+0x8>)
 800c9aa:	f7fe b8f8 	b.w	800ab9e <__retarget_lock_acquire_recursive>
 800c9ae:	bf00      	nop
 800c9b0:	2001caf4 	.word	0x2001caf4

0800c9b4 <__malloc_unlock>:
 800c9b4:	4801      	ldr	r0, [pc, #4]	; (800c9bc <__malloc_unlock+0x8>)
 800c9b6:	f7fe b8f3 	b.w	800aba0 <__retarget_lock_release_recursive>
 800c9ba:	bf00      	nop
 800c9bc:	2001caf4 	.word	0x2001caf4

0800c9c0 <_Balloc>:
 800c9c0:	b570      	push	{r4, r5, r6, lr}
 800c9c2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c9c4:	4604      	mov	r4, r0
 800c9c6:	460d      	mov	r5, r1
 800c9c8:	b976      	cbnz	r6, 800c9e8 <_Balloc+0x28>
 800c9ca:	2010      	movs	r0, #16
 800c9cc:	f7ff ffe4 	bl	800c998 <malloc>
 800c9d0:	4602      	mov	r2, r0
 800c9d2:	6260      	str	r0, [r4, #36]	; 0x24
 800c9d4:	b920      	cbnz	r0, 800c9e0 <_Balloc+0x20>
 800c9d6:	4b18      	ldr	r3, [pc, #96]	; (800ca38 <_Balloc+0x78>)
 800c9d8:	4818      	ldr	r0, [pc, #96]	; (800ca3c <_Balloc+0x7c>)
 800c9da:	2166      	movs	r1, #102	; 0x66
 800c9dc:	f000 fd42 	bl	800d464 <__assert_func>
 800c9e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c9e4:	6006      	str	r6, [r0, #0]
 800c9e6:	60c6      	str	r6, [r0, #12]
 800c9e8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c9ea:	68f3      	ldr	r3, [r6, #12]
 800c9ec:	b183      	cbz	r3, 800ca10 <_Balloc+0x50>
 800c9ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c9f0:	68db      	ldr	r3, [r3, #12]
 800c9f2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c9f6:	b9b8      	cbnz	r0, 800ca28 <_Balloc+0x68>
 800c9f8:	2101      	movs	r1, #1
 800c9fa:	fa01 f605 	lsl.w	r6, r1, r5
 800c9fe:	1d72      	adds	r2, r6, #5
 800ca00:	0092      	lsls	r2, r2, #2
 800ca02:	4620      	mov	r0, r4
 800ca04:	f000 fb60 	bl	800d0c8 <_calloc_r>
 800ca08:	b160      	cbz	r0, 800ca24 <_Balloc+0x64>
 800ca0a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ca0e:	e00e      	b.n	800ca2e <_Balloc+0x6e>
 800ca10:	2221      	movs	r2, #33	; 0x21
 800ca12:	2104      	movs	r1, #4
 800ca14:	4620      	mov	r0, r4
 800ca16:	f000 fb57 	bl	800d0c8 <_calloc_r>
 800ca1a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ca1c:	60f0      	str	r0, [r6, #12]
 800ca1e:	68db      	ldr	r3, [r3, #12]
 800ca20:	2b00      	cmp	r3, #0
 800ca22:	d1e4      	bne.n	800c9ee <_Balloc+0x2e>
 800ca24:	2000      	movs	r0, #0
 800ca26:	bd70      	pop	{r4, r5, r6, pc}
 800ca28:	6802      	ldr	r2, [r0, #0]
 800ca2a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ca2e:	2300      	movs	r3, #0
 800ca30:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ca34:	e7f7      	b.n	800ca26 <_Balloc+0x66>
 800ca36:	bf00      	nop
 800ca38:	0800ffe5 	.word	0x0800ffe5
 800ca3c:	08010068 	.word	0x08010068

0800ca40 <_Bfree>:
 800ca40:	b570      	push	{r4, r5, r6, lr}
 800ca42:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ca44:	4605      	mov	r5, r0
 800ca46:	460c      	mov	r4, r1
 800ca48:	b976      	cbnz	r6, 800ca68 <_Bfree+0x28>
 800ca4a:	2010      	movs	r0, #16
 800ca4c:	f7ff ffa4 	bl	800c998 <malloc>
 800ca50:	4602      	mov	r2, r0
 800ca52:	6268      	str	r0, [r5, #36]	; 0x24
 800ca54:	b920      	cbnz	r0, 800ca60 <_Bfree+0x20>
 800ca56:	4b09      	ldr	r3, [pc, #36]	; (800ca7c <_Bfree+0x3c>)
 800ca58:	4809      	ldr	r0, [pc, #36]	; (800ca80 <_Bfree+0x40>)
 800ca5a:	218a      	movs	r1, #138	; 0x8a
 800ca5c:	f000 fd02 	bl	800d464 <__assert_func>
 800ca60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ca64:	6006      	str	r6, [r0, #0]
 800ca66:	60c6      	str	r6, [r0, #12]
 800ca68:	b13c      	cbz	r4, 800ca7a <_Bfree+0x3a>
 800ca6a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800ca6c:	6862      	ldr	r2, [r4, #4]
 800ca6e:	68db      	ldr	r3, [r3, #12]
 800ca70:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ca74:	6021      	str	r1, [r4, #0]
 800ca76:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ca7a:	bd70      	pop	{r4, r5, r6, pc}
 800ca7c:	0800ffe5 	.word	0x0800ffe5
 800ca80:	08010068 	.word	0x08010068

0800ca84 <__multadd>:
 800ca84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca88:	690d      	ldr	r5, [r1, #16]
 800ca8a:	4607      	mov	r7, r0
 800ca8c:	460c      	mov	r4, r1
 800ca8e:	461e      	mov	r6, r3
 800ca90:	f101 0c14 	add.w	ip, r1, #20
 800ca94:	2000      	movs	r0, #0
 800ca96:	f8dc 3000 	ldr.w	r3, [ip]
 800ca9a:	b299      	uxth	r1, r3
 800ca9c:	fb02 6101 	mla	r1, r2, r1, r6
 800caa0:	0c1e      	lsrs	r6, r3, #16
 800caa2:	0c0b      	lsrs	r3, r1, #16
 800caa4:	fb02 3306 	mla	r3, r2, r6, r3
 800caa8:	b289      	uxth	r1, r1
 800caaa:	3001      	adds	r0, #1
 800caac:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cab0:	4285      	cmp	r5, r0
 800cab2:	f84c 1b04 	str.w	r1, [ip], #4
 800cab6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800caba:	dcec      	bgt.n	800ca96 <__multadd+0x12>
 800cabc:	b30e      	cbz	r6, 800cb02 <__multadd+0x7e>
 800cabe:	68a3      	ldr	r3, [r4, #8]
 800cac0:	42ab      	cmp	r3, r5
 800cac2:	dc19      	bgt.n	800caf8 <__multadd+0x74>
 800cac4:	6861      	ldr	r1, [r4, #4]
 800cac6:	4638      	mov	r0, r7
 800cac8:	3101      	adds	r1, #1
 800caca:	f7ff ff79 	bl	800c9c0 <_Balloc>
 800cace:	4680      	mov	r8, r0
 800cad0:	b928      	cbnz	r0, 800cade <__multadd+0x5a>
 800cad2:	4602      	mov	r2, r0
 800cad4:	4b0c      	ldr	r3, [pc, #48]	; (800cb08 <__multadd+0x84>)
 800cad6:	480d      	ldr	r0, [pc, #52]	; (800cb0c <__multadd+0x88>)
 800cad8:	21b5      	movs	r1, #181	; 0xb5
 800cada:	f000 fcc3 	bl	800d464 <__assert_func>
 800cade:	6922      	ldr	r2, [r4, #16]
 800cae0:	3202      	adds	r2, #2
 800cae2:	f104 010c 	add.w	r1, r4, #12
 800cae6:	0092      	lsls	r2, r2, #2
 800cae8:	300c      	adds	r0, #12
 800caea:	f7fe f85a 	bl	800aba2 <memcpy>
 800caee:	4621      	mov	r1, r4
 800caf0:	4638      	mov	r0, r7
 800caf2:	f7ff ffa5 	bl	800ca40 <_Bfree>
 800caf6:	4644      	mov	r4, r8
 800caf8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cafc:	3501      	adds	r5, #1
 800cafe:	615e      	str	r6, [r3, #20]
 800cb00:	6125      	str	r5, [r4, #16]
 800cb02:	4620      	mov	r0, r4
 800cb04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb08:	08010057 	.word	0x08010057
 800cb0c:	08010068 	.word	0x08010068

0800cb10 <__hi0bits>:
 800cb10:	0c03      	lsrs	r3, r0, #16
 800cb12:	041b      	lsls	r3, r3, #16
 800cb14:	b9d3      	cbnz	r3, 800cb4c <__hi0bits+0x3c>
 800cb16:	0400      	lsls	r0, r0, #16
 800cb18:	2310      	movs	r3, #16
 800cb1a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800cb1e:	bf04      	itt	eq
 800cb20:	0200      	lsleq	r0, r0, #8
 800cb22:	3308      	addeq	r3, #8
 800cb24:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800cb28:	bf04      	itt	eq
 800cb2a:	0100      	lsleq	r0, r0, #4
 800cb2c:	3304      	addeq	r3, #4
 800cb2e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800cb32:	bf04      	itt	eq
 800cb34:	0080      	lsleq	r0, r0, #2
 800cb36:	3302      	addeq	r3, #2
 800cb38:	2800      	cmp	r0, #0
 800cb3a:	db05      	blt.n	800cb48 <__hi0bits+0x38>
 800cb3c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800cb40:	f103 0301 	add.w	r3, r3, #1
 800cb44:	bf08      	it	eq
 800cb46:	2320      	moveq	r3, #32
 800cb48:	4618      	mov	r0, r3
 800cb4a:	4770      	bx	lr
 800cb4c:	2300      	movs	r3, #0
 800cb4e:	e7e4      	b.n	800cb1a <__hi0bits+0xa>

0800cb50 <__lo0bits>:
 800cb50:	6803      	ldr	r3, [r0, #0]
 800cb52:	f013 0207 	ands.w	r2, r3, #7
 800cb56:	4601      	mov	r1, r0
 800cb58:	d00b      	beq.n	800cb72 <__lo0bits+0x22>
 800cb5a:	07da      	lsls	r2, r3, #31
 800cb5c:	d423      	bmi.n	800cba6 <__lo0bits+0x56>
 800cb5e:	0798      	lsls	r0, r3, #30
 800cb60:	bf49      	itett	mi
 800cb62:	085b      	lsrmi	r3, r3, #1
 800cb64:	089b      	lsrpl	r3, r3, #2
 800cb66:	2001      	movmi	r0, #1
 800cb68:	600b      	strmi	r3, [r1, #0]
 800cb6a:	bf5c      	itt	pl
 800cb6c:	600b      	strpl	r3, [r1, #0]
 800cb6e:	2002      	movpl	r0, #2
 800cb70:	4770      	bx	lr
 800cb72:	b298      	uxth	r0, r3
 800cb74:	b9a8      	cbnz	r0, 800cba2 <__lo0bits+0x52>
 800cb76:	0c1b      	lsrs	r3, r3, #16
 800cb78:	2010      	movs	r0, #16
 800cb7a:	b2da      	uxtb	r2, r3
 800cb7c:	b90a      	cbnz	r2, 800cb82 <__lo0bits+0x32>
 800cb7e:	3008      	adds	r0, #8
 800cb80:	0a1b      	lsrs	r3, r3, #8
 800cb82:	071a      	lsls	r2, r3, #28
 800cb84:	bf04      	itt	eq
 800cb86:	091b      	lsreq	r3, r3, #4
 800cb88:	3004      	addeq	r0, #4
 800cb8a:	079a      	lsls	r2, r3, #30
 800cb8c:	bf04      	itt	eq
 800cb8e:	089b      	lsreq	r3, r3, #2
 800cb90:	3002      	addeq	r0, #2
 800cb92:	07da      	lsls	r2, r3, #31
 800cb94:	d403      	bmi.n	800cb9e <__lo0bits+0x4e>
 800cb96:	085b      	lsrs	r3, r3, #1
 800cb98:	f100 0001 	add.w	r0, r0, #1
 800cb9c:	d005      	beq.n	800cbaa <__lo0bits+0x5a>
 800cb9e:	600b      	str	r3, [r1, #0]
 800cba0:	4770      	bx	lr
 800cba2:	4610      	mov	r0, r2
 800cba4:	e7e9      	b.n	800cb7a <__lo0bits+0x2a>
 800cba6:	2000      	movs	r0, #0
 800cba8:	4770      	bx	lr
 800cbaa:	2020      	movs	r0, #32
 800cbac:	4770      	bx	lr
	...

0800cbb0 <__i2b>:
 800cbb0:	b510      	push	{r4, lr}
 800cbb2:	460c      	mov	r4, r1
 800cbb4:	2101      	movs	r1, #1
 800cbb6:	f7ff ff03 	bl	800c9c0 <_Balloc>
 800cbba:	4602      	mov	r2, r0
 800cbbc:	b928      	cbnz	r0, 800cbca <__i2b+0x1a>
 800cbbe:	4b05      	ldr	r3, [pc, #20]	; (800cbd4 <__i2b+0x24>)
 800cbc0:	4805      	ldr	r0, [pc, #20]	; (800cbd8 <__i2b+0x28>)
 800cbc2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800cbc6:	f000 fc4d 	bl	800d464 <__assert_func>
 800cbca:	2301      	movs	r3, #1
 800cbcc:	6144      	str	r4, [r0, #20]
 800cbce:	6103      	str	r3, [r0, #16]
 800cbd0:	bd10      	pop	{r4, pc}
 800cbd2:	bf00      	nop
 800cbd4:	08010057 	.word	0x08010057
 800cbd8:	08010068 	.word	0x08010068

0800cbdc <__multiply>:
 800cbdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbe0:	4691      	mov	r9, r2
 800cbe2:	690a      	ldr	r2, [r1, #16]
 800cbe4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800cbe8:	429a      	cmp	r2, r3
 800cbea:	bfb8      	it	lt
 800cbec:	460b      	movlt	r3, r1
 800cbee:	460c      	mov	r4, r1
 800cbf0:	bfbc      	itt	lt
 800cbf2:	464c      	movlt	r4, r9
 800cbf4:	4699      	movlt	r9, r3
 800cbf6:	6927      	ldr	r7, [r4, #16]
 800cbf8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800cbfc:	68a3      	ldr	r3, [r4, #8]
 800cbfe:	6861      	ldr	r1, [r4, #4]
 800cc00:	eb07 060a 	add.w	r6, r7, sl
 800cc04:	42b3      	cmp	r3, r6
 800cc06:	b085      	sub	sp, #20
 800cc08:	bfb8      	it	lt
 800cc0a:	3101      	addlt	r1, #1
 800cc0c:	f7ff fed8 	bl	800c9c0 <_Balloc>
 800cc10:	b930      	cbnz	r0, 800cc20 <__multiply+0x44>
 800cc12:	4602      	mov	r2, r0
 800cc14:	4b44      	ldr	r3, [pc, #272]	; (800cd28 <__multiply+0x14c>)
 800cc16:	4845      	ldr	r0, [pc, #276]	; (800cd2c <__multiply+0x150>)
 800cc18:	f240 115d 	movw	r1, #349	; 0x15d
 800cc1c:	f000 fc22 	bl	800d464 <__assert_func>
 800cc20:	f100 0514 	add.w	r5, r0, #20
 800cc24:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800cc28:	462b      	mov	r3, r5
 800cc2a:	2200      	movs	r2, #0
 800cc2c:	4543      	cmp	r3, r8
 800cc2e:	d321      	bcc.n	800cc74 <__multiply+0x98>
 800cc30:	f104 0314 	add.w	r3, r4, #20
 800cc34:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800cc38:	f109 0314 	add.w	r3, r9, #20
 800cc3c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800cc40:	9202      	str	r2, [sp, #8]
 800cc42:	1b3a      	subs	r2, r7, r4
 800cc44:	3a15      	subs	r2, #21
 800cc46:	f022 0203 	bic.w	r2, r2, #3
 800cc4a:	3204      	adds	r2, #4
 800cc4c:	f104 0115 	add.w	r1, r4, #21
 800cc50:	428f      	cmp	r7, r1
 800cc52:	bf38      	it	cc
 800cc54:	2204      	movcc	r2, #4
 800cc56:	9201      	str	r2, [sp, #4]
 800cc58:	9a02      	ldr	r2, [sp, #8]
 800cc5a:	9303      	str	r3, [sp, #12]
 800cc5c:	429a      	cmp	r2, r3
 800cc5e:	d80c      	bhi.n	800cc7a <__multiply+0x9e>
 800cc60:	2e00      	cmp	r6, #0
 800cc62:	dd03      	ble.n	800cc6c <__multiply+0x90>
 800cc64:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800cc68:	2b00      	cmp	r3, #0
 800cc6a:	d05a      	beq.n	800cd22 <__multiply+0x146>
 800cc6c:	6106      	str	r6, [r0, #16]
 800cc6e:	b005      	add	sp, #20
 800cc70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc74:	f843 2b04 	str.w	r2, [r3], #4
 800cc78:	e7d8      	b.n	800cc2c <__multiply+0x50>
 800cc7a:	f8b3 a000 	ldrh.w	sl, [r3]
 800cc7e:	f1ba 0f00 	cmp.w	sl, #0
 800cc82:	d024      	beq.n	800ccce <__multiply+0xf2>
 800cc84:	f104 0e14 	add.w	lr, r4, #20
 800cc88:	46a9      	mov	r9, r5
 800cc8a:	f04f 0c00 	mov.w	ip, #0
 800cc8e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800cc92:	f8d9 1000 	ldr.w	r1, [r9]
 800cc96:	fa1f fb82 	uxth.w	fp, r2
 800cc9a:	b289      	uxth	r1, r1
 800cc9c:	fb0a 110b 	mla	r1, sl, fp, r1
 800cca0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800cca4:	f8d9 2000 	ldr.w	r2, [r9]
 800cca8:	4461      	add	r1, ip
 800ccaa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ccae:	fb0a c20b 	mla	r2, sl, fp, ip
 800ccb2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800ccb6:	b289      	uxth	r1, r1
 800ccb8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ccbc:	4577      	cmp	r7, lr
 800ccbe:	f849 1b04 	str.w	r1, [r9], #4
 800ccc2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ccc6:	d8e2      	bhi.n	800cc8e <__multiply+0xb2>
 800ccc8:	9a01      	ldr	r2, [sp, #4]
 800ccca:	f845 c002 	str.w	ip, [r5, r2]
 800ccce:	9a03      	ldr	r2, [sp, #12]
 800ccd0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ccd4:	3304      	adds	r3, #4
 800ccd6:	f1b9 0f00 	cmp.w	r9, #0
 800ccda:	d020      	beq.n	800cd1e <__multiply+0x142>
 800ccdc:	6829      	ldr	r1, [r5, #0]
 800ccde:	f104 0c14 	add.w	ip, r4, #20
 800cce2:	46ae      	mov	lr, r5
 800cce4:	f04f 0a00 	mov.w	sl, #0
 800cce8:	f8bc b000 	ldrh.w	fp, [ip]
 800ccec:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800ccf0:	fb09 220b 	mla	r2, r9, fp, r2
 800ccf4:	4492      	add	sl, r2
 800ccf6:	b289      	uxth	r1, r1
 800ccf8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800ccfc:	f84e 1b04 	str.w	r1, [lr], #4
 800cd00:	f85c 2b04 	ldr.w	r2, [ip], #4
 800cd04:	f8be 1000 	ldrh.w	r1, [lr]
 800cd08:	0c12      	lsrs	r2, r2, #16
 800cd0a:	fb09 1102 	mla	r1, r9, r2, r1
 800cd0e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800cd12:	4567      	cmp	r7, ip
 800cd14:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800cd18:	d8e6      	bhi.n	800cce8 <__multiply+0x10c>
 800cd1a:	9a01      	ldr	r2, [sp, #4]
 800cd1c:	50a9      	str	r1, [r5, r2]
 800cd1e:	3504      	adds	r5, #4
 800cd20:	e79a      	b.n	800cc58 <__multiply+0x7c>
 800cd22:	3e01      	subs	r6, #1
 800cd24:	e79c      	b.n	800cc60 <__multiply+0x84>
 800cd26:	bf00      	nop
 800cd28:	08010057 	.word	0x08010057
 800cd2c:	08010068 	.word	0x08010068

0800cd30 <__pow5mult>:
 800cd30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cd34:	4615      	mov	r5, r2
 800cd36:	f012 0203 	ands.w	r2, r2, #3
 800cd3a:	4606      	mov	r6, r0
 800cd3c:	460f      	mov	r7, r1
 800cd3e:	d007      	beq.n	800cd50 <__pow5mult+0x20>
 800cd40:	4c25      	ldr	r4, [pc, #148]	; (800cdd8 <__pow5mult+0xa8>)
 800cd42:	3a01      	subs	r2, #1
 800cd44:	2300      	movs	r3, #0
 800cd46:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cd4a:	f7ff fe9b 	bl	800ca84 <__multadd>
 800cd4e:	4607      	mov	r7, r0
 800cd50:	10ad      	asrs	r5, r5, #2
 800cd52:	d03d      	beq.n	800cdd0 <__pow5mult+0xa0>
 800cd54:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800cd56:	b97c      	cbnz	r4, 800cd78 <__pow5mult+0x48>
 800cd58:	2010      	movs	r0, #16
 800cd5a:	f7ff fe1d 	bl	800c998 <malloc>
 800cd5e:	4602      	mov	r2, r0
 800cd60:	6270      	str	r0, [r6, #36]	; 0x24
 800cd62:	b928      	cbnz	r0, 800cd70 <__pow5mult+0x40>
 800cd64:	4b1d      	ldr	r3, [pc, #116]	; (800cddc <__pow5mult+0xac>)
 800cd66:	481e      	ldr	r0, [pc, #120]	; (800cde0 <__pow5mult+0xb0>)
 800cd68:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800cd6c:	f000 fb7a 	bl	800d464 <__assert_func>
 800cd70:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cd74:	6004      	str	r4, [r0, #0]
 800cd76:	60c4      	str	r4, [r0, #12]
 800cd78:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800cd7c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800cd80:	b94c      	cbnz	r4, 800cd96 <__pow5mult+0x66>
 800cd82:	f240 2171 	movw	r1, #625	; 0x271
 800cd86:	4630      	mov	r0, r6
 800cd88:	f7ff ff12 	bl	800cbb0 <__i2b>
 800cd8c:	2300      	movs	r3, #0
 800cd8e:	f8c8 0008 	str.w	r0, [r8, #8]
 800cd92:	4604      	mov	r4, r0
 800cd94:	6003      	str	r3, [r0, #0]
 800cd96:	f04f 0900 	mov.w	r9, #0
 800cd9a:	07eb      	lsls	r3, r5, #31
 800cd9c:	d50a      	bpl.n	800cdb4 <__pow5mult+0x84>
 800cd9e:	4639      	mov	r1, r7
 800cda0:	4622      	mov	r2, r4
 800cda2:	4630      	mov	r0, r6
 800cda4:	f7ff ff1a 	bl	800cbdc <__multiply>
 800cda8:	4639      	mov	r1, r7
 800cdaa:	4680      	mov	r8, r0
 800cdac:	4630      	mov	r0, r6
 800cdae:	f7ff fe47 	bl	800ca40 <_Bfree>
 800cdb2:	4647      	mov	r7, r8
 800cdb4:	106d      	asrs	r5, r5, #1
 800cdb6:	d00b      	beq.n	800cdd0 <__pow5mult+0xa0>
 800cdb8:	6820      	ldr	r0, [r4, #0]
 800cdba:	b938      	cbnz	r0, 800cdcc <__pow5mult+0x9c>
 800cdbc:	4622      	mov	r2, r4
 800cdbe:	4621      	mov	r1, r4
 800cdc0:	4630      	mov	r0, r6
 800cdc2:	f7ff ff0b 	bl	800cbdc <__multiply>
 800cdc6:	6020      	str	r0, [r4, #0]
 800cdc8:	f8c0 9000 	str.w	r9, [r0]
 800cdcc:	4604      	mov	r4, r0
 800cdce:	e7e4      	b.n	800cd9a <__pow5mult+0x6a>
 800cdd0:	4638      	mov	r0, r7
 800cdd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cdd6:	bf00      	nop
 800cdd8:	080101b8 	.word	0x080101b8
 800cddc:	0800ffe5 	.word	0x0800ffe5
 800cde0:	08010068 	.word	0x08010068

0800cde4 <__lshift>:
 800cde4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cde8:	460c      	mov	r4, r1
 800cdea:	6849      	ldr	r1, [r1, #4]
 800cdec:	6923      	ldr	r3, [r4, #16]
 800cdee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800cdf2:	68a3      	ldr	r3, [r4, #8]
 800cdf4:	4607      	mov	r7, r0
 800cdf6:	4691      	mov	r9, r2
 800cdf8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cdfc:	f108 0601 	add.w	r6, r8, #1
 800ce00:	42b3      	cmp	r3, r6
 800ce02:	db0b      	blt.n	800ce1c <__lshift+0x38>
 800ce04:	4638      	mov	r0, r7
 800ce06:	f7ff fddb 	bl	800c9c0 <_Balloc>
 800ce0a:	4605      	mov	r5, r0
 800ce0c:	b948      	cbnz	r0, 800ce22 <__lshift+0x3e>
 800ce0e:	4602      	mov	r2, r0
 800ce10:	4b2a      	ldr	r3, [pc, #168]	; (800cebc <__lshift+0xd8>)
 800ce12:	482b      	ldr	r0, [pc, #172]	; (800cec0 <__lshift+0xdc>)
 800ce14:	f240 11d9 	movw	r1, #473	; 0x1d9
 800ce18:	f000 fb24 	bl	800d464 <__assert_func>
 800ce1c:	3101      	adds	r1, #1
 800ce1e:	005b      	lsls	r3, r3, #1
 800ce20:	e7ee      	b.n	800ce00 <__lshift+0x1c>
 800ce22:	2300      	movs	r3, #0
 800ce24:	f100 0114 	add.w	r1, r0, #20
 800ce28:	f100 0210 	add.w	r2, r0, #16
 800ce2c:	4618      	mov	r0, r3
 800ce2e:	4553      	cmp	r3, sl
 800ce30:	db37      	blt.n	800cea2 <__lshift+0xbe>
 800ce32:	6920      	ldr	r0, [r4, #16]
 800ce34:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ce38:	f104 0314 	add.w	r3, r4, #20
 800ce3c:	f019 091f 	ands.w	r9, r9, #31
 800ce40:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ce44:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800ce48:	d02f      	beq.n	800ceaa <__lshift+0xc6>
 800ce4a:	f1c9 0e20 	rsb	lr, r9, #32
 800ce4e:	468a      	mov	sl, r1
 800ce50:	f04f 0c00 	mov.w	ip, #0
 800ce54:	681a      	ldr	r2, [r3, #0]
 800ce56:	fa02 f209 	lsl.w	r2, r2, r9
 800ce5a:	ea42 020c 	orr.w	r2, r2, ip
 800ce5e:	f84a 2b04 	str.w	r2, [sl], #4
 800ce62:	f853 2b04 	ldr.w	r2, [r3], #4
 800ce66:	4298      	cmp	r0, r3
 800ce68:	fa22 fc0e 	lsr.w	ip, r2, lr
 800ce6c:	d8f2      	bhi.n	800ce54 <__lshift+0x70>
 800ce6e:	1b03      	subs	r3, r0, r4
 800ce70:	3b15      	subs	r3, #21
 800ce72:	f023 0303 	bic.w	r3, r3, #3
 800ce76:	3304      	adds	r3, #4
 800ce78:	f104 0215 	add.w	r2, r4, #21
 800ce7c:	4290      	cmp	r0, r2
 800ce7e:	bf38      	it	cc
 800ce80:	2304      	movcc	r3, #4
 800ce82:	f841 c003 	str.w	ip, [r1, r3]
 800ce86:	f1bc 0f00 	cmp.w	ip, #0
 800ce8a:	d001      	beq.n	800ce90 <__lshift+0xac>
 800ce8c:	f108 0602 	add.w	r6, r8, #2
 800ce90:	3e01      	subs	r6, #1
 800ce92:	4638      	mov	r0, r7
 800ce94:	612e      	str	r6, [r5, #16]
 800ce96:	4621      	mov	r1, r4
 800ce98:	f7ff fdd2 	bl	800ca40 <_Bfree>
 800ce9c:	4628      	mov	r0, r5
 800ce9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cea2:	f842 0f04 	str.w	r0, [r2, #4]!
 800cea6:	3301      	adds	r3, #1
 800cea8:	e7c1      	b.n	800ce2e <__lshift+0x4a>
 800ceaa:	3904      	subs	r1, #4
 800ceac:	f853 2b04 	ldr.w	r2, [r3], #4
 800ceb0:	f841 2f04 	str.w	r2, [r1, #4]!
 800ceb4:	4298      	cmp	r0, r3
 800ceb6:	d8f9      	bhi.n	800ceac <__lshift+0xc8>
 800ceb8:	e7ea      	b.n	800ce90 <__lshift+0xac>
 800ceba:	bf00      	nop
 800cebc:	08010057 	.word	0x08010057
 800cec0:	08010068 	.word	0x08010068

0800cec4 <__mcmp>:
 800cec4:	b530      	push	{r4, r5, lr}
 800cec6:	6902      	ldr	r2, [r0, #16]
 800cec8:	690c      	ldr	r4, [r1, #16]
 800ceca:	1b12      	subs	r2, r2, r4
 800cecc:	d10e      	bne.n	800ceec <__mcmp+0x28>
 800cece:	f100 0314 	add.w	r3, r0, #20
 800ced2:	3114      	adds	r1, #20
 800ced4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800ced8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800cedc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800cee0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800cee4:	42a5      	cmp	r5, r4
 800cee6:	d003      	beq.n	800cef0 <__mcmp+0x2c>
 800cee8:	d305      	bcc.n	800cef6 <__mcmp+0x32>
 800ceea:	2201      	movs	r2, #1
 800ceec:	4610      	mov	r0, r2
 800ceee:	bd30      	pop	{r4, r5, pc}
 800cef0:	4283      	cmp	r3, r0
 800cef2:	d3f3      	bcc.n	800cedc <__mcmp+0x18>
 800cef4:	e7fa      	b.n	800ceec <__mcmp+0x28>
 800cef6:	f04f 32ff 	mov.w	r2, #4294967295
 800cefa:	e7f7      	b.n	800ceec <__mcmp+0x28>

0800cefc <__mdiff>:
 800cefc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf00:	460c      	mov	r4, r1
 800cf02:	4606      	mov	r6, r0
 800cf04:	4611      	mov	r1, r2
 800cf06:	4620      	mov	r0, r4
 800cf08:	4690      	mov	r8, r2
 800cf0a:	f7ff ffdb 	bl	800cec4 <__mcmp>
 800cf0e:	1e05      	subs	r5, r0, #0
 800cf10:	d110      	bne.n	800cf34 <__mdiff+0x38>
 800cf12:	4629      	mov	r1, r5
 800cf14:	4630      	mov	r0, r6
 800cf16:	f7ff fd53 	bl	800c9c0 <_Balloc>
 800cf1a:	b930      	cbnz	r0, 800cf2a <__mdiff+0x2e>
 800cf1c:	4b3a      	ldr	r3, [pc, #232]	; (800d008 <__mdiff+0x10c>)
 800cf1e:	4602      	mov	r2, r0
 800cf20:	f240 2132 	movw	r1, #562	; 0x232
 800cf24:	4839      	ldr	r0, [pc, #228]	; (800d00c <__mdiff+0x110>)
 800cf26:	f000 fa9d 	bl	800d464 <__assert_func>
 800cf2a:	2301      	movs	r3, #1
 800cf2c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cf30:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf34:	bfa4      	itt	ge
 800cf36:	4643      	movge	r3, r8
 800cf38:	46a0      	movge	r8, r4
 800cf3a:	4630      	mov	r0, r6
 800cf3c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800cf40:	bfa6      	itte	ge
 800cf42:	461c      	movge	r4, r3
 800cf44:	2500      	movge	r5, #0
 800cf46:	2501      	movlt	r5, #1
 800cf48:	f7ff fd3a 	bl	800c9c0 <_Balloc>
 800cf4c:	b920      	cbnz	r0, 800cf58 <__mdiff+0x5c>
 800cf4e:	4b2e      	ldr	r3, [pc, #184]	; (800d008 <__mdiff+0x10c>)
 800cf50:	4602      	mov	r2, r0
 800cf52:	f44f 7110 	mov.w	r1, #576	; 0x240
 800cf56:	e7e5      	b.n	800cf24 <__mdiff+0x28>
 800cf58:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800cf5c:	6926      	ldr	r6, [r4, #16]
 800cf5e:	60c5      	str	r5, [r0, #12]
 800cf60:	f104 0914 	add.w	r9, r4, #20
 800cf64:	f108 0514 	add.w	r5, r8, #20
 800cf68:	f100 0e14 	add.w	lr, r0, #20
 800cf6c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800cf70:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800cf74:	f108 0210 	add.w	r2, r8, #16
 800cf78:	46f2      	mov	sl, lr
 800cf7a:	2100      	movs	r1, #0
 800cf7c:	f859 3b04 	ldr.w	r3, [r9], #4
 800cf80:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800cf84:	fa1f f883 	uxth.w	r8, r3
 800cf88:	fa11 f18b 	uxtah	r1, r1, fp
 800cf8c:	0c1b      	lsrs	r3, r3, #16
 800cf8e:	eba1 0808 	sub.w	r8, r1, r8
 800cf92:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800cf96:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800cf9a:	fa1f f888 	uxth.w	r8, r8
 800cf9e:	1419      	asrs	r1, r3, #16
 800cfa0:	454e      	cmp	r6, r9
 800cfa2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800cfa6:	f84a 3b04 	str.w	r3, [sl], #4
 800cfaa:	d8e7      	bhi.n	800cf7c <__mdiff+0x80>
 800cfac:	1b33      	subs	r3, r6, r4
 800cfae:	3b15      	subs	r3, #21
 800cfb0:	f023 0303 	bic.w	r3, r3, #3
 800cfb4:	3304      	adds	r3, #4
 800cfb6:	3415      	adds	r4, #21
 800cfb8:	42a6      	cmp	r6, r4
 800cfba:	bf38      	it	cc
 800cfbc:	2304      	movcc	r3, #4
 800cfbe:	441d      	add	r5, r3
 800cfc0:	4473      	add	r3, lr
 800cfc2:	469e      	mov	lr, r3
 800cfc4:	462e      	mov	r6, r5
 800cfc6:	4566      	cmp	r6, ip
 800cfc8:	d30e      	bcc.n	800cfe8 <__mdiff+0xec>
 800cfca:	f10c 0203 	add.w	r2, ip, #3
 800cfce:	1b52      	subs	r2, r2, r5
 800cfd0:	f022 0203 	bic.w	r2, r2, #3
 800cfd4:	3d03      	subs	r5, #3
 800cfd6:	45ac      	cmp	ip, r5
 800cfd8:	bf38      	it	cc
 800cfda:	2200      	movcc	r2, #0
 800cfdc:	441a      	add	r2, r3
 800cfde:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800cfe2:	b17b      	cbz	r3, 800d004 <__mdiff+0x108>
 800cfe4:	6107      	str	r7, [r0, #16]
 800cfe6:	e7a3      	b.n	800cf30 <__mdiff+0x34>
 800cfe8:	f856 8b04 	ldr.w	r8, [r6], #4
 800cfec:	fa11 f288 	uxtah	r2, r1, r8
 800cff0:	1414      	asrs	r4, r2, #16
 800cff2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800cff6:	b292      	uxth	r2, r2
 800cff8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800cffc:	f84e 2b04 	str.w	r2, [lr], #4
 800d000:	1421      	asrs	r1, r4, #16
 800d002:	e7e0      	b.n	800cfc6 <__mdiff+0xca>
 800d004:	3f01      	subs	r7, #1
 800d006:	e7ea      	b.n	800cfde <__mdiff+0xe2>
 800d008:	08010057 	.word	0x08010057
 800d00c:	08010068 	.word	0x08010068

0800d010 <__d2b>:
 800d010:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d014:	4689      	mov	r9, r1
 800d016:	2101      	movs	r1, #1
 800d018:	ec57 6b10 	vmov	r6, r7, d0
 800d01c:	4690      	mov	r8, r2
 800d01e:	f7ff fccf 	bl	800c9c0 <_Balloc>
 800d022:	4604      	mov	r4, r0
 800d024:	b930      	cbnz	r0, 800d034 <__d2b+0x24>
 800d026:	4602      	mov	r2, r0
 800d028:	4b25      	ldr	r3, [pc, #148]	; (800d0c0 <__d2b+0xb0>)
 800d02a:	4826      	ldr	r0, [pc, #152]	; (800d0c4 <__d2b+0xb4>)
 800d02c:	f240 310a 	movw	r1, #778	; 0x30a
 800d030:	f000 fa18 	bl	800d464 <__assert_func>
 800d034:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800d038:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d03c:	bb35      	cbnz	r5, 800d08c <__d2b+0x7c>
 800d03e:	2e00      	cmp	r6, #0
 800d040:	9301      	str	r3, [sp, #4]
 800d042:	d028      	beq.n	800d096 <__d2b+0x86>
 800d044:	4668      	mov	r0, sp
 800d046:	9600      	str	r6, [sp, #0]
 800d048:	f7ff fd82 	bl	800cb50 <__lo0bits>
 800d04c:	9900      	ldr	r1, [sp, #0]
 800d04e:	b300      	cbz	r0, 800d092 <__d2b+0x82>
 800d050:	9a01      	ldr	r2, [sp, #4]
 800d052:	f1c0 0320 	rsb	r3, r0, #32
 800d056:	fa02 f303 	lsl.w	r3, r2, r3
 800d05a:	430b      	orrs	r3, r1
 800d05c:	40c2      	lsrs	r2, r0
 800d05e:	6163      	str	r3, [r4, #20]
 800d060:	9201      	str	r2, [sp, #4]
 800d062:	9b01      	ldr	r3, [sp, #4]
 800d064:	61a3      	str	r3, [r4, #24]
 800d066:	2b00      	cmp	r3, #0
 800d068:	bf14      	ite	ne
 800d06a:	2202      	movne	r2, #2
 800d06c:	2201      	moveq	r2, #1
 800d06e:	6122      	str	r2, [r4, #16]
 800d070:	b1d5      	cbz	r5, 800d0a8 <__d2b+0x98>
 800d072:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d076:	4405      	add	r5, r0
 800d078:	f8c9 5000 	str.w	r5, [r9]
 800d07c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d080:	f8c8 0000 	str.w	r0, [r8]
 800d084:	4620      	mov	r0, r4
 800d086:	b003      	add	sp, #12
 800d088:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d08c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d090:	e7d5      	b.n	800d03e <__d2b+0x2e>
 800d092:	6161      	str	r1, [r4, #20]
 800d094:	e7e5      	b.n	800d062 <__d2b+0x52>
 800d096:	a801      	add	r0, sp, #4
 800d098:	f7ff fd5a 	bl	800cb50 <__lo0bits>
 800d09c:	9b01      	ldr	r3, [sp, #4]
 800d09e:	6163      	str	r3, [r4, #20]
 800d0a0:	2201      	movs	r2, #1
 800d0a2:	6122      	str	r2, [r4, #16]
 800d0a4:	3020      	adds	r0, #32
 800d0a6:	e7e3      	b.n	800d070 <__d2b+0x60>
 800d0a8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d0ac:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d0b0:	f8c9 0000 	str.w	r0, [r9]
 800d0b4:	6918      	ldr	r0, [r3, #16]
 800d0b6:	f7ff fd2b 	bl	800cb10 <__hi0bits>
 800d0ba:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d0be:	e7df      	b.n	800d080 <__d2b+0x70>
 800d0c0:	08010057 	.word	0x08010057
 800d0c4:	08010068 	.word	0x08010068

0800d0c8 <_calloc_r>:
 800d0c8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d0ca:	fba1 2402 	umull	r2, r4, r1, r2
 800d0ce:	b94c      	cbnz	r4, 800d0e4 <_calloc_r+0x1c>
 800d0d0:	4611      	mov	r1, r2
 800d0d2:	9201      	str	r2, [sp, #4]
 800d0d4:	f7fd fd9c 	bl	800ac10 <_malloc_r>
 800d0d8:	9a01      	ldr	r2, [sp, #4]
 800d0da:	4605      	mov	r5, r0
 800d0dc:	b930      	cbnz	r0, 800d0ec <_calloc_r+0x24>
 800d0de:	4628      	mov	r0, r5
 800d0e0:	b003      	add	sp, #12
 800d0e2:	bd30      	pop	{r4, r5, pc}
 800d0e4:	220c      	movs	r2, #12
 800d0e6:	6002      	str	r2, [r0, #0]
 800d0e8:	2500      	movs	r5, #0
 800d0ea:	e7f8      	b.n	800d0de <_calloc_r+0x16>
 800d0ec:	4621      	mov	r1, r4
 800d0ee:	f7fd fd66 	bl	800abbe <memset>
 800d0f2:	e7f4      	b.n	800d0de <_calloc_r+0x16>

0800d0f4 <_free_r>:
 800d0f4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d0f6:	2900      	cmp	r1, #0
 800d0f8:	d044      	beq.n	800d184 <_free_r+0x90>
 800d0fa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d0fe:	9001      	str	r0, [sp, #4]
 800d100:	2b00      	cmp	r3, #0
 800d102:	f1a1 0404 	sub.w	r4, r1, #4
 800d106:	bfb8      	it	lt
 800d108:	18e4      	addlt	r4, r4, r3
 800d10a:	f7ff fc4d 	bl	800c9a8 <__malloc_lock>
 800d10e:	4a1e      	ldr	r2, [pc, #120]	; (800d188 <_free_r+0x94>)
 800d110:	9801      	ldr	r0, [sp, #4]
 800d112:	6813      	ldr	r3, [r2, #0]
 800d114:	b933      	cbnz	r3, 800d124 <_free_r+0x30>
 800d116:	6063      	str	r3, [r4, #4]
 800d118:	6014      	str	r4, [r2, #0]
 800d11a:	b003      	add	sp, #12
 800d11c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d120:	f7ff bc48 	b.w	800c9b4 <__malloc_unlock>
 800d124:	42a3      	cmp	r3, r4
 800d126:	d908      	bls.n	800d13a <_free_r+0x46>
 800d128:	6825      	ldr	r5, [r4, #0]
 800d12a:	1961      	adds	r1, r4, r5
 800d12c:	428b      	cmp	r3, r1
 800d12e:	bf01      	itttt	eq
 800d130:	6819      	ldreq	r1, [r3, #0]
 800d132:	685b      	ldreq	r3, [r3, #4]
 800d134:	1949      	addeq	r1, r1, r5
 800d136:	6021      	streq	r1, [r4, #0]
 800d138:	e7ed      	b.n	800d116 <_free_r+0x22>
 800d13a:	461a      	mov	r2, r3
 800d13c:	685b      	ldr	r3, [r3, #4]
 800d13e:	b10b      	cbz	r3, 800d144 <_free_r+0x50>
 800d140:	42a3      	cmp	r3, r4
 800d142:	d9fa      	bls.n	800d13a <_free_r+0x46>
 800d144:	6811      	ldr	r1, [r2, #0]
 800d146:	1855      	adds	r5, r2, r1
 800d148:	42a5      	cmp	r5, r4
 800d14a:	d10b      	bne.n	800d164 <_free_r+0x70>
 800d14c:	6824      	ldr	r4, [r4, #0]
 800d14e:	4421      	add	r1, r4
 800d150:	1854      	adds	r4, r2, r1
 800d152:	42a3      	cmp	r3, r4
 800d154:	6011      	str	r1, [r2, #0]
 800d156:	d1e0      	bne.n	800d11a <_free_r+0x26>
 800d158:	681c      	ldr	r4, [r3, #0]
 800d15a:	685b      	ldr	r3, [r3, #4]
 800d15c:	6053      	str	r3, [r2, #4]
 800d15e:	4421      	add	r1, r4
 800d160:	6011      	str	r1, [r2, #0]
 800d162:	e7da      	b.n	800d11a <_free_r+0x26>
 800d164:	d902      	bls.n	800d16c <_free_r+0x78>
 800d166:	230c      	movs	r3, #12
 800d168:	6003      	str	r3, [r0, #0]
 800d16a:	e7d6      	b.n	800d11a <_free_r+0x26>
 800d16c:	6825      	ldr	r5, [r4, #0]
 800d16e:	1961      	adds	r1, r4, r5
 800d170:	428b      	cmp	r3, r1
 800d172:	bf04      	itt	eq
 800d174:	6819      	ldreq	r1, [r3, #0]
 800d176:	685b      	ldreq	r3, [r3, #4]
 800d178:	6063      	str	r3, [r4, #4]
 800d17a:	bf04      	itt	eq
 800d17c:	1949      	addeq	r1, r1, r5
 800d17e:	6021      	streq	r1, [r4, #0]
 800d180:	6054      	str	r4, [r2, #4]
 800d182:	e7ca      	b.n	800d11a <_free_r+0x26>
 800d184:	b003      	add	sp, #12
 800d186:	bd30      	pop	{r4, r5, pc}
 800d188:	2001caf8 	.word	0x2001caf8

0800d18c <__sfputc_r>:
 800d18c:	6893      	ldr	r3, [r2, #8]
 800d18e:	3b01      	subs	r3, #1
 800d190:	2b00      	cmp	r3, #0
 800d192:	b410      	push	{r4}
 800d194:	6093      	str	r3, [r2, #8]
 800d196:	da08      	bge.n	800d1aa <__sfputc_r+0x1e>
 800d198:	6994      	ldr	r4, [r2, #24]
 800d19a:	42a3      	cmp	r3, r4
 800d19c:	db01      	blt.n	800d1a2 <__sfputc_r+0x16>
 800d19e:	290a      	cmp	r1, #10
 800d1a0:	d103      	bne.n	800d1aa <__sfputc_r+0x1e>
 800d1a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d1a6:	f7fe bb5d 	b.w	800b864 <__swbuf_r>
 800d1aa:	6813      	ldr	r3, [r2, #0]
 800d1ac:	1c58      	adds	r0, r3, #1
 800d1ae:	6010      	str	r0, [r2, #0]
 800d1b0:	7019      	strb	r1, [r3, #0]
 800d1b2:	4608      	mov	r0, r1
 800d1b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d1b8:	4770      	bx	lr

0800d1ba <__sfputs_r>:
 800d1ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d1bc:	4606      	mov	r6, r0
 800d1be:	460f      	mov	r7, r1
 800d1c0:	4614      	mov	r4, r2
 800d1c2:	18d5      	adds	r5, r2, r3
 800d1c4:	42ac      	cmp	r4, r5
 800d1c6:	d101      	bne.n	800d1cc <__sfputs_r+0x12>
 800d1c8:	2000      	movs	r0, #0
 800d1ca:	e007      	b.n	800d1dc <__sfputs_r+0x22>
 800d1cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d1d0:	463a      	mov	r2, r7
 800d1d2:	4630      	mov	r0, r6
 800d1d4:	f7ff ffda 	bl	800d18c <__sfputc_r>
 800d1d8:	1c43      	adds	r3, r0, #1
 800d1da:	d1f3      	bne.n	800d1c4 <__sfputs_r+0xa>
 800d1dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d1e0 <_vfiprintf_r>:
 800d1e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d1e4:	460d      	mov	r5, r1
 800d1e6:	b09d      	sub	sp, #116	; 0x74
 800d1e8:	4614      	mov	r4, r2
 800d1ea:	4698      	mov	r8, r3
 800d1ec:	4606      	mov	r6, r0
 800d1ee:	b118      	cbz	r0, 800d1f8 <_vfiprintf_r+0x18>
 800d1f0:	6983      	ldr	r3, [r0, #24]
 800d1f2:	b90b      	cbnz	r3, 800d1f8 <_vfiprintf_r+0x18>
 800d1f4:	f7fd fc10 	bl	800aa18 <__sinit>
 800d1f8:	4b89      	ldr	r3, [pc, #548]	; (800d420 <_vfiprintf_r+0x240>)
 800d1fa:	429d      	cmp	r5, r3
 800d1fc:	d11b      	bne.n	800d236 <_vfiprintf_r+0x56>
 800d1fe:	6875      	ldr	r5, [r6, #4]
 800d200:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d202:	07d9      	lsls	r1, r3, #31
 800d204:	d405      	bmi.n	800d212 <_vfiprintf_r+0x32>
 800d206:	89ab      	ldrh	r3, [r5, #12]
 800d208:	059a      	lsls	r2, r3, #22
 800d20a:	d402      	bmi.n	800d212 <_vfiprintf_r+0x32>
 800d20c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d20e:	f7fd fcc6 	bl	800ab9e <__retarget_lock_acquire_recursive>
 800d212:	89ab      	ldrh	r3, [r5, #12]
 800d214:	071b      	lsls	r3, r3, #28
 800d216:	d501      	bpl.n	800d21c <_vfiprintf_r+0x3c>
 800d218:	692b      	ldr	r3, [r5, #16]
 800d21a:	b9eb      	cbnz	r3, 800d258 <_vfiprintf_r+0x78>
 800d21c:	4629      	mov	r1, r5
 800d21e:	4630      	mov	r0, r6
 800d220:	f7fe fb84 	bl	800b92c <__swsetup_r>
 800d224:	b1c0      	cbz	r0, 800d258 <_vfiprintf_r+0x78>
 800d226:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d228:	07dc      	lsls	r4, r3, #31
 800d22a:	d50e      	bpl.n	800d24a <_vfiprintf_r+0x6a>
 800d22c:	f04f 30ff 	mov.w	r0, #4294967295
 800d230:	b01d      	add	sp, #116	; 0x74
 800d232:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d236:	4b7b      	ldr	r3, [pc, #492]	; (800d424 <_vfiprintf_r+0x244>)
 800d238:	429d      	cmp	r5, r3
 800d23a:	d101      	bne.n	800d240 <_vfiprintf_r+0x60>
 800d23c:	68b5      	ldr	r5, [r6, #8]
 800d23e:	e7df      	b.n	800d200 <_vfiprintf_r+0x20>
 800d240:	4b79      	ldr	r3, [pc, #484]	; (800d428 <_vfiprintf_r+0x248>)
 800d242:	429d      	cmp	r5, r3
 800d244:	bf08      	it	eq
 800d246:	68f5      	ldreq	r5, [r6, #12]
 800d248:	e7da      	b.n	800d200 <_vfiprintf_r+0x20>
 800d24a:	89ab      	ldrh	r3, [r5, #12]
 800d24c:	0598      	lsls	r0, r3, #22
 800d24e:	d4ed      	bmi.n	800d22c <_vfiprintf_r+0x4c>
 800d250:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d252:	f7fd fca5 	bl	800aba0 <__retarget_lock_release_recursive>
 800d256:	e7e9      	b.n	800d22c <_vfiprintf_r+0x4c>
 800d258:	2300      	movs	r3, #0
 800d25a:	9309      	str	r3, [sp, #36]	; 0x24
 800d25c:	2320      	movs	r3, #32
 800d25e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d262:	f8cd 800c 	str.w	r8, [sp, #12]
 800d266:	2330      	movs	r3, #48	; 0x30
 800d268:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800d42c <_vfiprintf_r+0x24c>
 800d26c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d270:	f04f 0901 	mov.w	r9, #1
 800d274:	4623      	mov	r3, r4
 800d276:	469a      	mov	sl, r3
 800d278:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d27c:	b10a      	cbz	r2, 800d282 <_vfiprintf_r+0xa2>
 800d27e:	2a25      	cmp	r2, #37	; 0x25
 800d280:	d1f9      	bne.n	800d276 <_vfiprintf_r+0x96>
 800d282:	ebba 0b04 	subs.w	fp, sl, r4
 800d286:	d00b      	beq.n	800d2a0 <_vfiprintf_r+0xc0>
 800d288:	465b      	mov	r3, fp
 800d28a:	4622      	mov	r2, r4
 800d28c:	4629      	mov	r1, r5
 800d28e:	4630      	mov	r0, r6
 800d290:	f7ff ff93 	bl	800d1ba <__sfputs_r>
 800d294:	3001      	adds	r0, #1
 800d296:	f000 80aa 	beq.w	800d3ee <_vfiprintf_r+0x20e>
 800d29a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d29c:	445a      	add	r2, fp
 800d29e:	9209      	str	r2, [sp, #36]	; 0x24
 800d2a0:	f89a 3000 	ldrb.w	r3, [sl]
 800d2a4:	2b00      	cmp	r3, #0
 800d2a6:	f000 80a2 	beq.w	800d3ee <_vfiprintf_r+0x20e>
 800d2aa:	2300      	movs	r3, #0
 800d2ac:	f04f 32ff 	mov.w	r2, #4294967295
 800d2b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d2b4:	f10a 0a01 	add.w	sl, sl, #1
 800d2b8:	9304      	str	r3, [sp, #16]
 800d2ba:	9307      	str	r3, [sp, #28]
 800d2bc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d2c0:	931a      	str	r3, [sp, #104]	; 0x68
 800d2c2:	4654      	mov	r4, sl
 800d2c4:	2205      	movs	r2, #5
 800d2c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d2ca:	4858      	ldr	r0, [pc, #352]	; (800d42c <_vfiprintf_r+0x24c>)
 800d2cc:	f7f2 ffb0 	bl	8000230 <memchr>
 800d2d0:	9a04      	ldr	r2, [sp, #16]
 800d2d2:	b9d8      	cbnz	r0, 800d30c <_vfiprintf_r+0x12c>
 800d2d4:	06d1      	lsls	r1, r2, #27
 800d2d6:	bf44      	itt	mi
 800d2d8:	2320      	movmi	r3, #32
 800d2da:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d2de:	0713      	lsls	r3, r2, #28
 800d2e0:	bf44      	itt	mi
 800d2e2:	232b      	movmi	r3, #43	; 0x2b
 800d2e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d2e8:	f89a 3000 	ldrb.w	r3, [sl]
 800d2ec:	2b2a      	cmp	r3, #42	; 0x2a
 800d2ee:	d015      	beq.n	800d31c <_vfiprintf_r+0x13c>
 800d2f0:	9a07      	ldr	r2, [sp, #28]
 800d2f2:	4654      	mov	r4, sl
 800d2f4:	2000      	movs	r0, #0
 800d2f6:	f04f 0c0a 	mov.w	ip, #10
 800d2fa:	4621      	mov	r1, r4
 800d2fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d300:	3b30      	subs	r3, #48	; 0x30
 800d302:	2b09      	cmp	r3, #9
 800d304:	d94e      	bls.n	800d3a4 <_vfiprintf_r+0x1c4>
 800d306:	b1b0      	cbz	r0, 800d336 <_vfiprintf_r+0x156>
 800d308:	9207      	str	r2, [sp, #28]
 800d30a:	e014      	b.n	800d336 <_vfiprintf_r+0x156>
 800d30c:	eba0 0308 	sub.w	r3, r0, r8
 800d310:	fa09 f303 	lsl.w	r3, r9, r3
 800d314:	4313      	orrs	r3, r2
 800d316:	9304      	str	r3, [sp, #16]
 800d318:	46a2      	mov	sl, r4
 800d31a:	e7d2      	b.n	800d2c2 <_vfiprintf_r+0xe2>
 800d31c:	9b03      	ldr	r3, [sp, #12]
 800d31e:	1d19      	adds	r1, r3, #4
 800d320:	681b      	ldr	r3, [r3, #0]
 800d322:	9103      	str	r1, [sp, #12]
 800d324:	2b00      	cmp	r3, #0
 800d326:	bfbb      	ittet	lt
 800d328:	425b      	neglt	r3, r3
 800d32a:	f042 0202 	orrlt.w	r2, r2, #2
 800d32e:	9307      	strge	r3, [sp, #28]
 800d330:	9307      	strlt	r3, [sp, #28]
 800d332:	bfb8      	it	lt
 800d334:	9204      	strlt	r2, [sp, #16]
 800d336:	7823      	ldrb	r3, [r4, #0]
 800d338:	2b2e      	cmp	r3, #46	; 0x2e
 800d33a:	d10c      	bne.n	800d356 <_vfiprintf_r+0x176>
 800d33c:	7863      	ldrb	r3, [r4, #1]
 800d33e:	2b2a      	cmp	r3, #42	; 0x2a
 800d340:	d135      	bne.n	800d3ae <_vfiprintf_r+0x1ce>
 800d342:	9b03      	ldr	r3, [sp, #12]
 800d344:	1d1a      	adds	r2, r3, #4
 800d346:	681b      	ldr	r3, [r3, #0]
 800d348:	9203      	str	r2, [sp, #12]
 800d34a:	2b00      	cmp	r3, #0
 800d34c:	bfb8      	it	lt
 800d34e:	f04f 33ff 	movlt.w	r3, #4294967295
 800d352:	3402      	adds	r4, #2
 800d354:	9305      	str	r3, [sp, #20]
 800d356:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800d43c <_vfiprintf_r+0x25c>
 800d35a:	7821      	ldrb	r1, [r4, #0]
 800d35c:	2203      	movs	r2, #3
 800d35e:	4650      	mov	r0, sl
 800d360:	f7f2 ff66 	bl	8000230 <memchr>
 800d364:	b140      	cbz	r0, 800d378 <_vfiprintf_r+0x198>
 800d366:	2340      	movs	r3, #64	; 0x40
 800d368:	eba0 000a 	sub.w	r0, r0, sl
 800d36c:	fa03 f000 	lsl.w	r0, r3, r0
 800d370:	9b04      	ldr	r3, [sp, #16]
 800d372:	4303      	orrs	r3, r0
 800d374:	3401      	adds	r4, #1
 800d376:	9304      	str	r3, [sp, #16]
 800d378:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d37c:	482c      	ldr	r0, [pc, #176]	; (800d430 <_vfiprintf_r+0x250>)
 800d37e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d382:	2206      	movs	r2, #6
 800d384:	f7f2 ff54 	bl	8000230 <memchr>
 800d388:	2800      	cmp	r0, #0
 800d38a:	d03f      	beq.n	800d40c <_vfiprintf_r+0x22c>
 800d38c:	4b29      	ldr	r3, [pc, #164]	; (800d434 <_vfiprintf_r+0x254>)
 800d38e:	bb1b      	cbnz	r3, 800d3d8 <_vfiprintf_r+0x1f8>
 800d390:	9b03      	ldr	r3, [sp, #12]
 800d392:	3307      	adds	r3, #7
 800d394:	f023 0307 	bic.w	r3, r3, #7
 800d398:	3308      	adds	r3, #8
 800d39a:	9303      	str	r3, [sp, #12]
 800d39c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d39e:	443b      	add	r3, r7
 800d3a0:	9309      	str	r3, [sp, #36]	; 0x24
 800d3a2:	e767      	b.n	800d274 <_vfiprintf_r+0x94>
 800d3a4:	fb0c 3202 	mla	r2, ip, r2, r3
 800d3a8:	460c      	mov	r4, r1
 800d3aa:	2001      	movs	r0, #1
 800d3ac:	e7a5      	b.n	800d2fa <_vfiprintf_r+0x11a>
 800d3ae:	2300      	movs	r3, #0
 800d3b0:	3401      	adds	r4, #1
 800d3b2:	9305      	str	r3, [sp, #20]
 800d3b4:	4619      	mov	r1, r3
 800d3b6:	f04f 0c0a 	mov.w	ip, #10
 800d3ba:	4620      	mov	r0, r4
 800d3bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d3c0:	3a30      	subs	r2, #48	; 0x30
 800d3c2:	2a09      	cmp	r2, #9
 800d3c4:	d903      	bls.n	800d3ce <_vfiprintf_r+0x1ee>
 800d3c6:	2b00      	cmp	r3, #0
 800d3c8:	d0c5      	beq.n	800d356 <_vfiprintf_r+0x176>
 800d3ca:	9105      	str	r1, [sp, #20]
 800d3cc:	e7c3      	b.n	800d356 <_vfiprintf_r+0x176>
 800d3ce:	fb0c 2101 	mla	r1, ip, r1, r2
 800d3d2:	4604      	mov	r4, r0
 800d3d4:	2301      	movs	r3, #1
 800d3d6:	e7f0      	b.n	800d3ba <_vfiprintf_r+0x1da>
 800d3d8:	ab03      	add	r3, sp, #12
 800d3da:	9300      	str	r3, [sp, #0]
 800d3dc:	462a      	mov	r2, r5
 800d3de:	4b16      	ldr	r3, [pc, #88]	; (800d438 <_vfiprintf_r+0x258>)
 800d3e0:	a904      	add	r1, sp, #16
 800d3e2:	4630      	mov	r0, r6
 800d3e4:	f7fd fd28 	bl	800ae38 <_printf_float>
 800d3e8:	4607      	mov	r7, r0
 800d3ea:	1c78      	adds	r0, r7, #1
 800d3ec:	d1d6      	bne.n	800d39c <_vfiprintf_r+0x1bc>
 800d3ee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d3f0:	07d9      	lsls	r1, r3, #31
 800d3f2:	d405      	bmi.n	800d400 <_vfiprintf_r+0x220>
 800d3f4:	89ab      	ldrh	r3, [r5, #12]
 800d3f6:	059a      	lsls	r2, r3, #22
 800d3f8:	d402      	bmi.n	800d400 <_vfiprintf_r+0x220>
 800d3fa:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d3fc:	f7fd fbd0 	bl	800aba0 <__retarget_lock_release_recursive>
 800d400:	89ab      	ldrh	r3, [r5, #12]
 800d402:	065b      	lsls	r3, r3, #25
 800d404:	f53f af12 	bmi.w	800d22c <_vfiprintf_r+0x4c>
 800d408:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d40a:	e711      	b.n	800d230 <_vfiprintf_r+0x50>
 800d40c:	ab03      	add	r3, sp, #12
 800d40e:	9300      	str	r3, [sp, #0]
 800d410:	462a      	mov	r2, r5
 800d412:	4b09      	ldr	r3, [pc, #36]	; (800d438 <_vfiprintf_r+0x258>)
 800d414:	a904      	add	r1, sp, #16
 800d416:	4630      	mov	r0, r6
 800d418:	f7fd ffb2 	bl	800b380 <_printf_i>
 800d41c:	e7e4      	b.n	800d3e8 <_vfiprintf_r+0x208>
 800d41e:	bf00      	nop
 800d420:	0800ff60 	.word	0x0800ff60
 800d424:	0800ff80 	.word	0x0800ff80
 800d428:	0800ff40 	.word	0x0800ff40
 800d42c:	080101c4 	.word	0x080101c4
 800d430:	080101ce 	.word	0x080101ce
 800d434:	0800ae39 	.word	0x0800ae39
 800d438:	0800d1bb 	.word	0x0800d1bb
 800d43c:	080101ca 	.word	0x080101ca

0800d440 <_read_r>:
 800d440:	b538      	push	{r3, r4, r5, lr}
 800d442:	4d07      	ldr	r5, [pc, #28]	; (800d460 <_read_r+0x20>)
 800d444:	4604      	mov	r4, r0
 800d446:	4608      	mov	r0, r1
 800d448:	4611      	mov	r1, r2
 800d44a:	2200      	movs	r2, #0
 800d44c:	602a      	str	r2, [r5, #0]
 800d44e:	461a      	mov	r2, r3
 800d450:	f7f4 ff92 	bl	8002378 <_read>
 800d454:	1c43      	adds	r3, r0, #1
 800d456:	d102      	bne.n	800d45e <_read_r+0x1e>
 800d458:	682b      	ldr	r3, [r5, #0]
 800d45a:	b103      	cbz	r3, 800d45e <_read_r+0x1e>
 800d45c:	6023      	str	r3, [r4, #0]
 800d45e:	bd38      	pop	{r3, r4, r5, pc}
 800d460:	2001cb00 	.word	0x2001cb00

0800d464 <__assert_func>:
 800d464:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d466:	4614      	mov	r4, r2
 800d468:	461a      	mov	r2, r3
 800d46a:	4b09      	ldr	r3, [pc, #36]	; (800d490 <__assert_func+0x2c>)
 800d46c:	681b      	ldr	r3, [r3, #0]
 800d46e:	4605      	mov	r5, r0
 800d470:	68d8      	ldr	r0, [r3, #12]
 800d472:	b14c      	cbz	r4, 800d488 <__assert_func+0x24>
 800d474:	4b07      	ldr	r3, [pc, #28]	; (800d494 <__assert_func+0x30>)
 800d476:	9100      	str	r1, [sp, #0]
 800d478:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d47c:	4906      	ldr	r1, [pc, #24]	; (800d498 <__assert_func+0x34>)
 800d47e:	462b      	mov	r3, r5
 800d480:	f000 f80e 	bl	800d4a0 <fiprintf>
 800d484:	f000 f85f 	bl	800d546 <abort>
 800d488:	4b04      	ldr	r3, [pc, #16]	; (800d49c <__assert_func+0x38>)
 800d48a:	461c      	mov	r4, r3
 800d48c:	e7f3      	b.n	800d476 <__assert_func+0x12>
 800d48e:	bf00      	nop
 800d490:	200000a0 	.word	0x200000a0
 800d494:	080101d5 	.word	0x080101d5
 800d498:	080101e2 	.word	0x080101e2
 800d49c:	08010210 	.word	0x08010210

0800d4a0 <fiprintf>:
 800d4a0:	b40e      	push	{r1, r2, r3}
 800d4a2:	b503      	push	{r0, r1, lr}
 800d4a4:	4601      	mov	r1, r0
 800d4a6:	ab03      	add	r3, sp, #12
 800d4a8:	4805      	ldr	r0, [pc, #20]	; (800d4c0 <fiprintf+0x20>)
 800d4aa:	f853 2b04 	ldr.w	r2, [r3], #4
 800d4ae:	6800      	ldr	r0, [r0, #0]
 800d4b0:	9301      	str	r3, [sp, #4]
 800d4b2:	f7ff fe95 	bl	800d1e0 <_vfiprintf_r>
 800d4b6:	b002      	add	sp, #8
 800d4b8:	f85d eb04 	ldr.w	lr, [sp], #4
 800d4bc:	b003      	add	sp, #12
 800d4be:	4770      	bx	lr
 800d4c0:	200000a0 	.word	0x200000a0

0800d4c4 <_fstat_r>:
 800d4c4:	b538      	push	{r3, r4, r5, lr}
 800d4c6:	4d07      	ldr	r5, [pc, #28]	; (800d4e4 <_fstat_r+0x20>)
 800d4c8:	2300      	movs	r3, #0
 800d4ca:	4604      	mov	r4, r0
 800d4cc:	4608      	mov	r0, r1
 800d4ce:	4611      	mov	r1, r2
 800d4d0:	602b      	str	r3, [r5, #0]
 800d4d2:	f7f4 ff7a 	bl	80023ca <_fstat>
 800d4d6:	1c43      	adds	r3, r0, #1
 800d4d8:	d102      	bne.n	800d4e0 <_fstat_r+0x1c>
 800d4da:	682b      	ldr	r3, [r5, #0]
 800d4dc:	b103      	cbz	r3, 800d4e0 <_fstat_r+0x1c>
 800d4de:	6023      	str	r3, [r4, #0]
 800d4e0:	bd38      	pop	{r3, r4, r5, pc}
 800d4e2:	bf00      	nop
 800d4e4:	2001cb00 	.word	0x2001cb00

0800d4e8 <_isatty_r>:
 800d4e8:	b538      	push	{r3, r4, r5, lr}
 800d4ea:	4d06      	ldr	r5, [pc, #24]	; (800d504 <_isatty_r+0x1c>)
 800d4ec:	2300      	movs	r3, #0
 800d4ee:	4604      	mov	r4, r0
 800d4f0:	4608      	mov	r0, r1
 800d4f2:	602b      	str	r3, [r5, #0]
 800d4f4:	f7f4 ff79 	bl	80023ea <_isatty>
 800d4f8:	1c43      	adds	r3, r0, #1
 800d4fa:	d102      	bne.n	800d502 <_isatty_r+0x1a>
 800d4fc:	682b      	ldr	r3, [r5, #0]
 800d4fe:	b103      	cbz	r3, 800d502 <_isatty_r+0x1a>
 800d500:	6023      	str	r3, [r4, #0]
 800d502:	bd38      	pop	{r3, r4, r5, pc}
 800d504:	2001cb00 	.word	0x2001cb00

0800d508 <__ascii_mbtowc>:
 800d508:	b082      	sub	sp, #8
 800d50a:	b901      	cbnz	r1, 800d50e <__ascii_mbtowc+0x6>
 800d50c:	a901      	add	r1, sp, #4
 800d50e:	b142      	cbz	r2, 800d522 <__ascii_mbtowc+0x1a>
 800d510:	b14b      	cbz	r3, 800d526 <__ascii_mbtowc+0x1e>
 800d512:	7813      	ldrb	r3, [r2, #0]
 800d514:	600b      	str	r3, [r1, #0]
 800d516:	7812      	ldrb	r2, [r2, #0]
 800d518:	1e10      	subs	r0, r2, #0
 800d51a:	bf18      	it	ne
 800d51c:	2001      	movne	r0, #1
 800d51e:	b002      	add	sp, #8
 800d520:	4770      	bx	lr
 800d522:	4610      	mov	r0, r2
 800d524:	e7fb      	b.n	800d51e <__ascii_mbtowc+0x16>
 800d526:	f06f 0001 	mvn.w	r0, #1
 800d52a:	e7f8      	b.n	800d51e <__ascii_mbtowc+0x16>

0800d52c <__ascii_wctomb>:
 800d52c:	b149      	cbz	r1, 800d542 <__ascii_wctomb+0x16>
 800d52e:	2aff      	cmp	r2, #255	; 0xff
 800d530:	bf85      	ittet	hi
 800d532:	238a      	movhi	r3, #138	; 0x8a
 800d534:	6003      	strhi	r3, [r0, #0]
 800d536:	700a      	strbls	r2, [r1, #0]
 800d538:	f04f 30ff 	movhi.w	r0, #4294967295
 800d53c:	bf98      	it	ls
 800d53e:	2001      	movls	r0, #1
 800d540:	4770      	bx	lr
 800d542:	4608      	mov	r0, r1
 800d544:	4770      	bx	lr

0800d546 <abort>:
 800d546:	b508      	push	{r3, lr}
 800d548:	2006      	movs	r0, #6
 800d54a:	f000 f82b 	bl	800d5a4 <raise>
 800d54e:	2001      	movs	r0, #1
 800d550:	f7f4 ff08 	bl	8002364 <_exit>

0800d554 <_raise_r>:
 800d554:	291f      	cmp	r1, #31
 800d556:	b538      	push	{r3, r4, r5, lr}
 800d558:	4604      	mov	r4, r0
 800d55a:	460d      	mov	r5, r1
 800d55c:	d904      	bls.n	800d568 <_raise_r+0x14>
 800d55e:	2316      	movs	r3, #22
 800d560:	6003      	str	r3, [r0, #0]
 800d562:	f04f 30ff 	mov.w	r0, #4294967295
 800d566:	bd38      	pop	{r3, r4, r5, pc}
 800d568:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d56a:	b112      	cbz	r2, 800d572 <_raise_r+0x1e>
 800d56c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d570:	b94b      	cbnz	r3, 800d586 <_raise_r+0x32>
 800d572:	4620      	mov	r0, r4
 800d574:	f000 f830 	bl	800d5d8 <_getpid_r>
 800d578:	462a      	mov	r2, r5
 800d57a:	4601      	mov	r1, r0
 800d57c:	4620      	mov	r0, r4
 800d57e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d582:	f000 b817 	b.w	800d5b4 <_kill_r>
 800d586:	2b01      	cmp	r3, #1
 800d588:	d00a      	beq.n	800d5a0 <_raise_r+0x4c>
 800d58a:	1c59      	adds	r1, r3, #1
 800d58c:	d103      	bne.n	800d596 <_raise_r+0x42>
 800d58e:	2316      	movs	r3, #22
 800d590:	6003      	str	r3, [r0, #0]
 800d592:	2001      	movs	r0, #1
 800d594:	e7e7      	b.n	800d566 <_raise_r+0x12>
 800d596:	2400      	movs	r4, #0
 800d598:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d59c:	4628      	mov	r0, r5
 800d59e:	4798      	blx	r3
 800d5a0:	2000      	movs	r0, #0
 800d5a2:	e7e0      	b.n	800d566 <_raise_r+0x12>

0800d5a4 <raise>:
 800d5a4:	4b02      	ldr	r3, [pc, #8]	; (800d5b0 <raise+0xc>)
 800d5a6:	4601      	mov	r1, r0
 800d5a8:	6818      	ldr	r0, [r3, #0]
 800d5aa:	f7ff bfd3 	b.w	800d554 <_raise_r>
 800d5ae:	bf00      	nop
 800d5b0:	200000a0 	.word	0x200000a0

0800d5b4 <_kill_r>:
 800d5b4:	b538      	push	{r3, r4, r5, lr}
 800d5b6:	4d07      	ldr	r5, [pc, #28]	; (800d5d4 <_kill_r+0x20>)
 800d5b8:	2300      	movs	r3, #0
 800d5ba:	4604      	mov	r4, r0
 800d5bc:	4608      	mov	r0, r1
 800d5be:	4611      	mov	r1, r2
 800d5c0:	602b      	str	r3, [r5, #0]
 800d5c2:	f7f4 febf 	bl	8002344 <_kill>
 800d5c6:	1c43      	adds	r3, r0, #1
 800d5c8:	d102      	bne.n	800d5d0 <_kill_r+0x1c>
 800d5ca:	682b      	ldr	r3, [r5, #0]
 800d5cc:	b103      	cbz	r3, 800d5d0 <_kill_r+0x1c>
 800d5ce:	6023      	str	r3, [r4, #0]
 800d5d0:	bd38      	pop	{r3, r4, r5, pc}
 800d5d2:	bf00      	nop
 800d5d4:	2001cb00 	.word	0x2001cb00

0800d5d8 <_getpid_r>:
 800d5d8:	f7f4 beac 	b.w	8002334 <_getpid>

0800d5dc <cabs>:
 800d5dc:	b508      	push	{r3, lr}
 800d5de:	ed2d 8b06 	vpush	{d8-d10}
 800d5e2:	eeb0 aa40 	vmov.f32	s20, s0
 800d5e6:	eef0 aa60 	vmov.f32	s21, s1
 800d5ea:	eeb0 9a41 	vmov.f32	s18, s2
 800d5ee:	eef0 9a61 	vmov.f32	s19, s3
 800d5f2:	f000 f879 	bl	800d6e8 <creal>
 800d5f6:	eeb0 1a49 	vmov.f32	s2, s18
 800d5fa:	eef0 1a69 	vmov.f32	s3, s19
 800d5fe:	eeb0 8a40 	vmov.f32	s16, s0
 800d602:	eef0 8a60 	vmov.f32	s17, s1
 800d606:	eeb0 0a4a 	vmov.f32	s0, s20
 800d60a:	eef0 0a6a 	vmov.f32	s1, s21
 800d60e:	f000 f866 	bl	800d6de <cimag>
 800d612:	eeb0 1a40 	vmov.f32	s2, s0
 800d616:	eef0 1a60 	vmov.f32	s3, s1
 800d61a:	eeb0 0a48 	vmov.f32	s0, s16
 800d61e:	eef0 0a68 	vmov.f32	s1, s17
 800d622:	ecbd 8b06 	vpop	{d8-d10}
 800d626:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800d62a:	f000 ba19 	b.w	800da60 <hypot>

0800d62e <cexp>:
 800d62e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d632:	ed2d 8b06 	vpush	{d8-d10}
 800d636:	eeb0 aa40 	vmov.f32	s20, s0
 800d63a:	eef0 aa60 	vmov.f32	s21, s1
 800d63e:	eeb0 8a41 	vmov.f32	s16, s2
 800d642:	eef0 8a61 	vmov.f32	s17, s3
 800d646:	f000 f84f 	bl	800d6e8 <creal>
 800d64a:	eeb0 1a48 	vmov.f32	s2, s16
 800d64e:	eef0 1a68 	vmov.f32	s3, s17
 800d652:	eeb0 9a40 	vmov.f32	s18, s0
 800d656:	eef0 9a60 	vmov.f32	s19, s1
 800d65a:	eeb0 0a4a 	vmov.f32	s0, s20
 800d65e:	eef0 0a6a 	vmov.f32	s1, s21
 800d662:	f000 f83c 	bl	800d6de <cimag>
 800d666:	eeb0 8a40 	vmov.f32	s16, s0
 800d66a:	eef0 8a60 	vmov.f32	s17, s1
 800d66e:	eeb0 0a49 	vmov.f32	s0, s18
 800d672:	eef0 0a69 	vmov.f32	s1, s19
 800d676:	f000 f9ab 	bl	800d9d0 <exp>
 800d67a:	ec57 6b10 	vmov	r6, r7, d0
 800d67e:	eeb0 0a48 	vmov.f32	s0, s16
 800d682:	eef0 0a68 	vmov.f32	s1, s17
 800d686:	f000 f94b 	bl	800d920 <sin>
 800d68a:	4632      	mov	r2, r6
 800d68c:	463b      	mov	r3, r7
 800d68e:	ec51 0b10 	vmov	r0, r1, d0
 800d692:	f7f2 ffd9 	bl	8000648 <__aeabi_dmul>
 800d696:	eeb0 0a48 	vmov.f32	s0, s16
 800d69a:	eef0 0a68 	vmov.f32	s1, s17
 800d69e:	4604      	mov	r4, r0
 800d6a0:	460d      	mov	r5, r1
 800d6a2:	f000 f8e9 	bl	800d878 <cos>
 800d6a6:	4632      	mov	r2, r6
 800d6a8:	ec51 0b10 	vmov	r0, r1, d0
 800d6ac:	463b      	mov	r3, r7
 800d6ae:	f7f2 ffcb 	bl	8000648 <__aeabi_dmul>
 800d6b2:	2200      	movs	r2, #0
 800d6b4:	4606      	mov	r6, r0
 800d6b6:	460f      	mov	r7, r1
 800d6b8:	2300      	movs	r3, #0
 800d6ba:	4620      	mov	r0, r4
 800d6bc:	4629      	mov	r1, r5
 800d6be:	f7f2 ffc3 	bl	8000648 <__aeabi_dmul>
 800d6c2:	4602      	mov	r2, r0
 800d6c4:	460b      	mov	r3, r1
 800d6c6:	4630      	mov	r0, r6
 800d6c8:	4639      	mov	r1, r7
 800d6ca:	f7f2 fe07 	bl	80002dc <__adddf3>
 800d6ce:	ecbd 8b06 	vpop	{d8-d10}
 800d6d2:	ec41 0b10 	vmov	d0, r0, r1
 800d6d6:	ec45 4b11 	vmov	d1, r4, r5
 800d6da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800d6de <cimag>:
 800d6de:	eeb0 0a41 	vmov.f32	s0, s2
 800d6e2:	eef0 0a61 	vmov.f32	s1, s3
 800d6e6:	4770      	bx	lr

0800d6e8 <creal>:
 800d6e8:	4770      	bx	lr
 800d6ea:	0000      	movs	r0, r0
 800d6ec:	0000      	movs	r0, r0
	...

0800d6f0 <cbrt>:
 800d6f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d6f4:	ec51 0b10 	vmov	r0, r1, d0
 800d6f8:	4a5b      	ldr	r2, [pc, #364]	; (800d868 <cbrt+0x178>)
 800d6fa:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800d6fe:	4293      	cmp	r3, r2
 800d700:	ed2d 8b02 	vpush	{d8}
 800d704:	ee10 2a10 	vmov	r2, s0
 800d708:	468a      	mov	sl, r1
 800d70a:	d908      	bls.n	800d71e <cbrt+0x2e>
 800d70c:	460b      	mov	r3, r1
 800d70e:	f7f2 fde5 	bl	80002dc <__adddf3>
 800d712:	ecbd 8b02 	vpop	{d8}
 800d716:	ec41 0b10 	vmov	d0, r0, r1
 800d71a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d71e:	431a      	orrs	r2, r3
 800d720:	d0f7      	beq.n	800d712 <cbrt+0x22>
 800d722:	4a52      	ldr	r2, [pc, #328]	; (800d86c <cbrt+0x17c>)
 800d724:	ea0a 0202 	and.w	r2, sl, r2
 800d728:	4619      	mov	r1, r3
 800d72a:	4604      	mov	r4, r0
 800d72c:	461d      	mov	r5, r3
 800d72e:	2a00      	cmp	r2, #0
 800d730:	d17b      	bne.n	800d82a <cbrt+0x13a>
 800d732:	4b4f      	ldr	r3, [pc, #316]	; (800d870 <cbrt+0x180>)
 800d734:	2200      	movs	r2, #0
 800d736:	f7f2 ff87 	bl	8000648 <__aeabi_dmul>
 800d73a:	2203      	movs	r2, #3
 800d73c:	fbb1 f3f2 	udiv	r3, r1, r2
 800d740:	f103 5725 	add.w	r7, r3, #692060160	; 0x29400000
 800d744:	f507 177d 	add.w	r7, r7, #4145152	; 0x3f4000
 800d748:	f507 5762 	add.w	r7, r7, #14464	; 0x3880
 800d74c:	4606      	mov	r6, r0
 800d74e:	3713      	adds	r7, #19
 800d750:	4632      	mov	r2, r6
 800d752:	463b      	mov	r3, r7
 800d754:	4630      	mov	r0, r6
 800d756:	4639      	mov	r1, r7
 800d758:	f7f2 ff76 	bl	8000648 <__aeabi_dmul>
 800d75c:	4622      	mov	r2, r4
 800d75e:	462b      	mov	r3, r5
 800d760:	f7f3 f89c 	bl	800089c <__aeabi_ddiv>
 800d764:	4632      	mov	r2, r6
 800d766:	463b      	mov	r3, r7
 800d768:	f7f2 ff6e 	bl	8000648 <__aeabi_dmul>
 800d76c:	a334      	add	r3, pc, #208	; (adr r3, 800d840 <cbrt+0x150>)
 800d76e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d772:	f7f2 fdb3 	bl	80002dc <__adddf3>
 800d776:	a334      	add	r3, pc, #208	; (adr r3, 800d848 <cbrt+0x158>)
 800d778:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d77c:	4680      	mov	r8, r0
 800d77e:	4689      	mov	r9, r1
 800d780:	f7f2 fdac 	bl	80002dc <__adddf3>
 800d784:	4642      	mov	r2, r8
 800d786:	464b      	mov	r3, r9
 800d788:	ec41 0b18 	vmov	d8, r0, r1
 800d78c:	a130      	add	r1, pc, #192	; (adr r1, 800d850 <cbrt+0x160>)
 800d78e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d792:	f7f3 f883 	bl	800089c <__aeabi_ddiv>
 800d796:	4602      	mov	r2, r0
 800d798:	460b      	mov	r3, r1
 800d79a:	ec51 0b18 	vmov	r0, r1, d8
 800d79e:	f7f2 fd9d 	bl	80002dc <__adddf3>
 800d7a2:	4602      	mov	r2, r0
 800d7a4:	460b      	mov	r3, r1
 800d7a6:	a12c      	add	r1, pc, #176	; (adr r1, 800d858 <cbrt+0x168>)
 800d7a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d7ac:	f7f3 f876 	bl	800089c <__aeabi_ddiv>
 800d7b0:	a32b      	add	r3, pc, #172	; (adr r3, 800d860 <cbrt+0x170>)
 800d7b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7b6:	f7f2 fd91 	bl	80002dc <__adddf3>
 800d7ba:	4632      	mov	r2, r6
 800d7bc:	463b      	mov	r3, r7
 800d7be:	f7f2 ff43 	bl	8000648 <__aeabi_dmul>
 800d7c2:	2600      	movs	r6, #0
 800d7c4:	1c4f      	adds	r7, r1, #1
 800d7c6:	4632      	mov	r2, r6
 800d7c8:	463b      	mov	r3, r7
 800d7ca:	4630      	mov	r0, r6
 800d7cc:	4639      	mov	r1, r7
 800d7ce:	f7f2 ff3b 	bl	8000648 <__aeabi_dmul>
 800d7d2:	4602      	mov	r2, r0
 800d7d4:	460b      	mov	r3, r1
 800d7d6:	4620      	mov	r0, r4
 800d7d8:	4629      	mov	r1, r5
 800d7da:	f7f3 f85f 	bl	800089c <__aeabi_ddiv>
 800d7de:	4632      	mov	r2, r6
 800d7e0:	463b      	mov	r3, r7
 800d7e2:	4680      	mov	r8, r0
 800d7e4:	4689      	mov	r9, r1
 800d7e6:	f7f2 fd77 	bl	80002d8 <__aeabi_dsub>
 800d7ea:	4632      	mov	r2, r6
 800d7ec:	460d      	mov	r5, r1
 800d7ee:	4604      	mov	r4, r0
 800d7f0:	463b      	mov	r3, r7
 800d7f2:	4630      	mov	r0, r6
 800d7f4:	4639      	mov	r1, r7
 800d7f6:	f7f2 fd71 	bl	80002dc <__adddf3>
 800d7fa:	4642      	mov	r2, r8
 800d7fc:	464b      	mov	r3, r9
 800d7fe:	f7f2 fd6d 	bl	80002dc <__adddf3>
 800d802:	4602      	mov	r2, r0
 800d804:	460b      	mov	r3, r1
 800d806:	4620      	mov	r0, r4
 800d808:	4629      	mov	r1, r5
 800d80a:	f7f3 f847 	bl	800089c <__aeabi_ddiv>
 800d80e:	4632      	mov	r2, r6
 800d810:	463b      	mov	r3, r7
 800d812:	f7f2 ff19 	bl	8000648 <__aeabi_dmul>
 800d816:	463b      	mov	r3, r7
 800d818:	4632      	mov	r2, r6
 800d81a:	f7f2 fd5f 	bl	80002dc <__adddf3>
 800d81e:	f00a 4300 	and.w	r3, sl, #2147483648	; 0x80000000
 800d822:	ea43 0501 	orr.w	r5, r3, r1
 800d826:	4629      	mov	r1, r5
 800d828:	e773      	b.n	800d712 <cbrt+0x22>
 800d82a:	2203      	movs	r2, #3
 800d82c:	fbb3 f3f2 	udiv	r3, r3, r2
 800d830:	f103 572c 	add.w	r7, r3, #721420288	; 0x2b000000
 800d834:	f5a7 07c1 	sub.w	r7, r7, #6324224	; 0x608000
 800d838:	2600      	movs	r6, #0
 800d83a:	f2a7 776d 	subw	r7, r7, #1901	; 0x76d
 800d83e:	e787      	b.n	800d750 <cbrt+0x60>
 800d840:	f15f15f1 	.word	0xf15f15f1
 800d844:	3fe15f15 	.word	0x3fe15f15
 800d848:	0ea0ea0f 	.word	0x0ea0ea0f
 800d84c:	3ff6a0ea 	.word	0x3ff6a0ea
 800d850:	2532c834 	.word	0x2532c834
 800d854:	bfe691de 	.word	0xbfe691de
 800d858:	6db6db6e 	.word	0x6db6db6e
 800d85c:	3ff9b6db 	.word	0x3ff9b6db
 800d860:	b6db6db7 	.word	0xb6db6db7
 800d864:	3fd6db6d 	.word	0x3fd6db6d
 800d868:	7fefffff 	.word	0x7fefffff
 800d86c:	7ff00000 	.word	0x7ff00000
 800d870:	43500000 	.word	0x43500000
 800d874:	00000000 	.word	0x00000000

0800d878 <cos>:
 800d878:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d87a:	ec53 2b10 	vmov	r2, r3, d0
 800d87e:	4826      	ldr	r0, [pc, #152]	; (800d918 <cos+0xa0>)
 800d880:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800d884:	4281      	cmp	r1, r0
 800d886:	dc06      	bgt.n	800d896 <cos+0x1e>
 800d888:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800d910 <cos+0x98>
 800d88c:	b005      	add	sp, #20
 800d88e:	f85d eb04 	ldr.w	lr, [sp], #4
 800d892:	f001 bc49 	b.w	800f128 <__kernel_cos>
 800d896:	4821      	ldr	r0, [pc, #132]	; (800d91c <cos+0xa4>)
 800d898:	4281      	cmp	r1, r0
 800d89a:	dd09      	ble.n	800d8b0 <cos+0x38>
 800d89c:	ee10 0a10 	vmov	r0, s0
 800d8a0:	4619      	mov	r1, r3
 800d8a2:	f7f2 fd19 	bl	80002d8 <__aeabi_dsub>
 800d8a6:	ec41 0b10 	vmov	d0, r0, r1
 800d8aa:	b005      	add	sp, #20
 800d8ac:	f85d fb04 	ldr.w	pc, [sp], #4
 800d8b0:	4668      	mov	r0, sp
 800d8b2:	f001 f979 	bl	800eba8 <__ieee754_rem_pio2>
 800d8b6:	f000 0003 	and.w	r0, r0, #3
 800d8ba:	2801      	cmp	r0, #1
 800d8bc:	d00b      	beq.n	800d8d6 <cos+0x5e>
 800d8be:	2802      	cmp	r0, #2
 800d8c0:	d016      	beq.n	800d8f0 <cos+0x78>
 800d8c2:	b9e0      	cbnz	r0, 800d8fe <cos+0x86>
 800d8c4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d8c8:	ed9d 0b00 	vldr	d0, [sp]
 800d8cc:	f001 fc2c 	bl	800f128 <__kernel_cos>
 800d8d0:	ec51 0b10 	vmov	r0, r1, d0
 800d8d4:	e7e7      	b.n	800d8a6 <cos+0x2e>
 800d8d6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d8da:	ed9d 0b00 	vldr	d0, [sp]
 800d8de:	f002 f83b 	bl	800f958 <__kernel_sin>
 800d8e2:	ec53 2b10 	vmov	r2, r3, d0
 800d8e6:	ee10 0a10 	vmov	r0, s0
 800d8ea:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800d8ee:	e7da      	b.n	800d8a6 <cos+0x2e>
 800d8f0:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d8f4:	ed9d 0b00 	vldr	d0, [sp]
 800d8f8:	f001 fc16 	bl	800f128 <__kernel_cos>
 800d8fc:	e7f1      	b.n	800d8e2 <cos+0x6a>
 800d8fe:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d902:	ed9d 0b00 	vldr	d0, [sp]
 800d906:	2001      	movs	r0, #1
 800d908:	f002 f826 	bl	800f958 <__kernel_sin>
 800d90c:	e7e0      	b.n	800d8d0 <cos+0x58>
 800d90e:	bf00      	nop
	...
 800d918:	3fe921fb 	.word	0x3fe921fb
 800d91c:	7fefffff 	.word	0x7fefffff

0800d920 <sin>:
 800d920:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d922:	ec53 2b10 	vmov	r2, r3, d0
 800d926:	4828      	ldr	r0, [pc, #160]	; (800d9c8 <sin+0xa8>)
 800d928:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800d92c:	4281      	cmp	r1, r0
 800d92e:	dc07      	bgt.n	800d940 <sin+0x20>
 800d930:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800d9c0 <sin+0xa0>
 800d934:	2000      	movs	r0, #0
 800d936:	b005      	add	sp, #20
 800d938:	f85d eb04 	ldr.w	lr, [sp], #4
 800d93c:	f002 b80c 	b.w	800f958 <__kernel_sin>
 800d940:	4822      	ldr	r0, [pc, #136]	; (800d9cc <sin+0xac>)
 800d942:	4281      	cmp	r1, r0
 800d944:	dd09      	ble.n	800d95a <sin+0x3a>
 800d946:	ee10 0a10 	vmov	r0, s0
 800d94a:	4619      	mov	r1, r3
 800d94c:	f7f2 fcc4 	bl	80002d8 <__aeabi_dsub>
 800d950:	ec41 0b10 	vmov	d0, r0, r1
 800d954:	b005      	add	sp, #20
 800d956:	f85d fb04 	ldr.w	pc, [sp], #4
 800d95a:	4668      	mov	r0, sp
 800d95c:	f001 f924 	bl	800eba8 <__ieee754_rem_pio2>
 800d960:	f000 0003 	and.w	r0, r0, #3
 800d964:	2801      	cmp	r0, #1
 800d966:	d00c      	beq.n	800d982 <sin+0x62>
 800d968:	2802      	cmp	r0, #2
 800d96a:	d011      	beq.n	800d990 <sin+0x70>
 800d96c:	b9f0      	cbnz	r0, 800d9ac <sin+0x8c>
 800d96e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d972:	ed9d 0b00 	vldr	d0, [sp]
 800d976:	2001      	movs	r0, #1
 800d978:	f001 ffee 	bl	800f958 <__kernel_sin>
 800d97c:	ec51 0b10 	vmov	r0, r1, d0
 800d980:	e7e6      	b.n	800d950 <sin+0x30>
 800d982:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d986:	ed9d 0b00 	vldr	d0, [sp]
 800d98a:	f001 fbcd 	bl	800f128 <__kernel_cos>
 800d98e:	e7f5      	b.n	800d97c <sin+0x5c>
 800d990:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d994:	ed9d 0b00 	vldr	d0, [sp]
 800d998:	2001      	movs	r0, #1
 800d99a:	f001 ffdd 	bl	800f958 <__kernel_sin>
 800d99e:	ec53 2b10 	vmov	r2, r3, d0
 800d9a2:	ee10 0a10 	vmov	r0, s0
 800d9a6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800d9aa:	e7d1      	b.n	800d950 <sin+0x30>
 800d9ac:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d9b0:	ed9d 0b00 	vldr	d0, [sp]
 800d9b4:	f001 fbb8 	bl	800f128 <__kernel_cos>
 800d9b8:	e7f1      	b.n	800d99e <sin+0x7e>
 800d9ba:	bf00      	nop
 800d9bc:	f3af 8000 	nop.w
	...
 800d9c8:	3fe921fb 	.word	0x3fe921fb
 800d9cc:	7fefffff 	.word	0x7fefffff

0800d9d0 <exp>:
 800d9d0:	b538      	push	{r3, r4, r5, lr}
 800d9d2:	ed2d 8b02 	vpush	{d8}
 800d9d6:	ec55 4b10 	vmov	r4, r5, d0
 800d9da:	f000 f911 	bl	800dc00 <__ieee754_exp>
 800d9de:	eeb0 8a40 	vmov.f32	s16, s0
 800d9e2:	eef0 8a60 	vmov.f32	s17, s1
 800d9e6:	ec45 4b10 	vmov	d0, r4, r5
 800d9ea:	f002 f8ac 	bl	800fb46 <finite>
 800d9ee:	b168      	cbz	r0, 800da0c <exp+0x3c>
 800d9f0:	a317      	add	r3, pc, #92	; (adr r3, 800da50 <exp+0x80>)
 800d9f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9f6:	4620      	mov	r0, r4
 800d9f8:	4629      	mov	r1, r5
 800d9fa:	f7f3 f8b5 	bl	8000b68 <__aeabi_dcmpgt>
 800d9fe:	b160      	cbz	r0, 800da1a <exp+0x4a>
 800da00:	f7fc ffac 	bl	800a95c <__errno>
 800da04:	ed9f 8b0e 	vldr	d8, [pc, #56]	; 800da40 <exp+0x70>
 800da08:	2322      	movs	r3, #34	; 0x22
 800da0a:	6003      	str	r3, [r0, #0]
 800da0c:	eeb0 0a48 	vmov.f32	s0, s16
 800da10:	eef0 0a68 	vmov.f32	s1, s17
 800da14:	ecbd 8b02 	vpop	{d8}
 800da18:	bd38      	pop	{r3, r4, r5, pc}
 800da1a:	a30f      	add	r3, pc, #60	; (adr r3, 800da58 <exp+0x88>)
 800da1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da20:	4620      	mov	r0, r4
 800da22:	4629      	mov	r1, r5
 800da24:	f7f3 f882 	bl	8000b2c <__aeabi_dcmplt>
 800da28:	2800      	cmp	r0, #0
 800da2a:	d0ef      	beq.n	800da0c <exp+0x3c>
 800da2c:	f7fc ff96 	bl	800a95c <__errno>
 800da30:	2322      	movs	r3, #34	; 0x22
 800da32:	ed9f 8b05 	vldr	d8, [pc, #20]	; 800da48 <exp+0x78>
 800da36:	6003      	str	r3, [r0, #0]
 800da38:	e7e8      	b.n	800da0c <exp+0x3c>
 800da3a:	bf00      	nop
 800da3c:	f3af 8000 	nop.w
 800da40:	00000000 	.word	0x00000000
 800da44:	7ff00000 	.word	0x7ff00000
	...
 800da50:	fefa39ef 	.word	0xfefa39ef
 800da54:	40862e42 	.word	0x40862e42
 800da58:	d52d3051 	.word	0xd52d3051
 800da5c:	c0874910 	.word	0xc0874910

0800da60 <hypot>:
 800da60:	b508      	push	{r3, lr}
 800da62:	ed2d 8b06 	vpush	{d8-d10}
 800da66:	eeb0 aa40 	vmov.f32	s20, s0
 800da6a:	eef0 aa60 	vmov.f32	s21, s1
 800da6e:	eeb0 9a41 	vmov.f32	s18, s2
 800da72:	eef0 9a61 	vmov.f32	s19, s3
 800da76:	f000 fa45 	bl	800df04 <__ieee754_hypot>
 800da7a:	eeb0 8a40 	vmov.f32	s16, s0
 800da7e:	eef0 8a60 	vmov.f32	s17, s1
 800da82:	f002 f860 	bl	800fb46 <finite>
 800da86:	b998      	cbnz	r0, 800dab0 <hypot+0x50>
 800da88:	eeb0 0a4a 	vmov.f32	s0, s20
 800da8c:	eef0 0a6a 	vmov.f32	s1, s21
 800da90:	f002 f859 	bl	800fb46 <finite>
 800da94:	b160      	cbz	r0, 800dab0 <hypot+0x50>
 800da96:	eeb0 0a49 	vmov.f32	s0, s18
 800da9a:	eef0 0a69 	vmov.f32	s1, s19
 800da9e:	f002 f852 	bl	800fb46 <finite>
 800daa2:	b128      	cbz	r0, 800dab0 <hypot+0x50>
 800daa4:	f7fc ff5a 	bl	800a95c <__errno>
 800daa8:	ed9f 8b05 	vldr	d8, [pc, #20]	; 800dac0 <hypot+0x60>
 800daac:	2322      	movs	r3, #34	; 0x22
 800daae:	6003      	str	r3, [r0, #0]
 800dab0:	eeb0 0a48 	vmov.f32	s0, s16
 800dab4:	eef0 0a68 	vmov.f32	s1, s17
 800dab8:	ecbd 8b06 	vpop	{d8-d10}
 800dabc:	bd08      	pop	{r3, pc}
 800dabe:	bf00      	nop
 800dac0:	00000000 	.word	0x00000000
 800dac4:	7ff00000 	.word	0x7ff00000

0800dac8 <pow>:
 800dac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800daca:	ed2d 8b02 	vpush	{d8}
 800dace:	eeb0 8a40 	vmov.f32	s16, s0
 800dad2:	eef0 8a60 	vmov.f32	s17, s1
 800dad6:	ec55 4b11 	vmov	r4, r5, d1
 800dada:	f000 fb35 	bl	800e148 <__ieee754_pow>
 800dade:	4622      	mov	r2, r4
 800dae0:	462b      	mov	r3, r5
 800dae2:	4620      	mov	r0, r4
 800dae4:	4629      	mov	r1, r5
 800dae6:	ec57 6b10 	vmov	r6, r7, d0
 800daea:	f7f3 f847 	bl	8000b7c <__aeabi_dcmpun>
 800daee:	2800      	cmp	r0, #0
 800daf0:	d13b      	bne.n	800db6a <pow+0xa2>
 800daf2:	ec51 0b18 	vmov	r0, r1, d8
 800daf6:	2200      	movs	r2, #0
 800daf8:	2300      	movs	r3, #0
 800dafa:	f7f3 f80d 	bl	8000b18 <__aeabi_dcmpeq>
 800dafe:	b1b8      	cbz	r0, 800db30 <pow+0x68>
 800db00:	2200      	movs	r2, #0
 800db02:	2300      	movs	r3, #0
 800db04:	4620      	mov	r0, r4
 800db06:	4629      	mov	r1, r5
 800db08:	f7f3 f806 	bl	8000b18 <__aeabi_dcmpeq>
 800db0c:	2800      	cmp	r0, #0
 800db0e:	d146      	bne.n	800db9e <pow+0xd6>
 800db10:	ec45 4b10 	vmov	d0, r4, r5
 800db14:	f002 f817 	bl	800fb46 <finite>
 800db18:	b338      	cbz	r0, 800db6a <pow+0xa2>
 800db1a:	2200      	movs	r2, #0
 800db1c:	2300      	movs	r3, #0
 800db1e:	4620      	mov	r0, r4
 800db20:	4629      	mov	r1, r5
 800db22:	f7f3 f803 	bl	8000b2c <__aeabi_dcmplt>
 800db26:	b300      	cbz	r0, 800db6a <pow+0xa2>
 800db28:	f7fc ff18 	bl	800a95c <__errno>
 800db2c:	2322      	movs	r3, #34	; 0x22
 800db2e:	e01b      	b.n	800db68 <pow+0xa0>
 800db30:	ec47 6b10 	vmov	d0, r6, r7
 800db34:	f002 f807 	bl	800fb46 <finite>
 800db38:	b9e0      	cbnz	r0, 800db74 <pow+0xac>
 800db3a:	eeb0 0a48 	vmov.f32	s0, s16
 800db3e:	eef0 0a68 	vmov.f32	s1, s17
 800db42:	f002 f800 	bl	800fb46 <finite>
 800db46:	b1a8      	cbz	r0, 800db74 <pow+0xac>
 800db48:	ec45 4b10 	vmov	d0, r4, r5
 800db4c:	f001 fffb 	bl	800fb46 <finite>
 800db50:	b180      	cbz	r0, 800db74 <pow+0xac>
 800db52:	4632      	mov	r2, r6
 800db54:	463b      	mov	r3, r7
 800db56:	4630      	mov	r0, r6
 800db58:	4639      	mov	r1, r7
 800db5a:	f7f3 f80f 	bl	8000b7c <__aeabi_dcmpun>
 800db5e:	2800      	cmp	r0, #0
 800db60:	d0e2      	beq.n	800db28 <pow+0x60>
 800db62:	f7fc fefb 	bl	800a95c <__errno>
 800db66:	2321      	movs	r3, #33	; 0x21
 800db68:	6003      	str	r3, [r0, #0]
 800db6a:	ecbd 8b02 	vpop	{d8}
 800db6e:	ec47 6b10 	vmov	d0, r6, r7
 800db72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800db74:	2200      	movs	r2, #0
 800db76:	2300      	movs	r3, #0
 800db78:	4630      	mov	r0, r6
 800db7a:	4639      	mov	r1, r7
 800db7c:	f7f2 ffcc 	bl	8000b18 <__aeabi_dcmpeq>
 800db80:	2800      	cmp	r0, #0
 800db82:	d0f2      	beq.n	800db6a <pow+0xa2>
 800db84:	eeb0 0a48 	vmov.f32	s0, s16
 800db88:	eef0 0a68 	vmov.f32	s1, s17
 800db8c:	f001 ffdb 	bl	800fb46 <finite>
 800db90:	2800      	cmp	r0, #0
 800db92:	d0ea      	beq.n	800db6a <pow+0xa2>
 800db94:	ec45 4b10 	vmov	d0, r4, r5
 800db98:	f001 ffd5 	bl	800fb46 <finite>
 800db9c:	e7c3      	b.n	800db26 <pow+0x5e>
 800db9e:	4f01      	ldr	r7, [pc, #4]	; (800dba4 <pow+0xdc>)
 800dba0:	2600      	movs	r6, #0
 800dba2:	e7e2      	b.n	800db6a <pow+0xa2>
 800dba4:	3ff00000 	.word	0x3ff00000

0800dba8 <sqrt>:
 800dba8:	b538      	push	{r3, r4, r5, lr}
 800dbaa:	ed2d 8b02 	vpush	{d8}
 800dbae:	ec55 4b10 	vmov	r4, r5, d0
 800dbb2:	f001 fa05 	bl	800efc0 <__ieee754_sqrt>
 800dbb6:	4622      	mov	r2, r4
 800dbb8:	462b      	mov	r3, r5
 800dbba:	4620      	mov	r0, r4
 800dbbc:	4629      	mov	r1, r5
 800dbbe:	eeb0 8a40 	vmov.f32	s16, s0
 800dbc2:	eef0 8a60 	vmov.f32	s17, s1
 800dbc6:	f7f2 ffd9 	bl	8000b7c <__aeabi_dcmpun>
 800dbca:	b990      	cbnz	r0, 800dbf2 <sqrt+0x4a>
 800dbcc:	2200      	movs	r2, #0
 800dbce:	2300      	movs	r3, #0
 800dbd0:	4620      	mov	r0, r4
 800dbd2:	4629      	mov	r1, r5
 800dbd4:	f7f2 ffaa 	bl	8000b2c <__aeabi_dcmplt>
 800dbd8:	b158      	cbz	r0, 800dbf2 <sqrt+0x4a>
 800dbda:	f7fc febf 	bl	800a95c <__errno>
 800dbde:	2321      	movs	r3, #33	; 0x21
 800dbe0:	6003      	str	r3, [r0, #0]
 800dbe2:	2200      	movs	r2, #0
 800dbe4:	2300      	movs	r3, #0
 800dbe6:	4610      	mov	r0, r2
 800dbe8:	4619      	mov	r1, r3
 800dbea:	f7f2 fe57 	bl	800089c <__aeabi_ddiv>
 800dbee:	ec41 0b18 	vmov	d8, r0, r1
 800dbf2:	eeb0 0a48 	vmov.f32	s0, s16
 800dbf6:	eef0 0a68 	vmov.f32	s1, s17
 800dbfa:	ecbd 8b02 	vpop	{d8}
 800dbfe:	bd38      	pop	{r3, r4, r5, pc}

0800dc00 <__ieee754_exp>:
 800dc00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dc04:	ec55 4b10 	vmov	r4, r5, d0
 800dc08:	49b5      	ldr	r1, [pc, #724]	; (800dee0 <__ieee754_exp+0x2e0>)
 800dc0a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800dc0e:	428b      	cmp	r3, r1
 800dc10:	ed2d 8b04 	vpush	{d8-d9}
 800dc14:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 800dc18:	d93d      	bls.n	800dc96 <__ieee754_exp+0x96>
 800dc1a:	49b2      	ldr	r1, [pc, #712]	; (800dee4 <__ieee754_exp+0x2e4>)
 800dc1c:	428b      	cmp	r3, r1
 800dc1e:	d918      	bls.n	800dc52 <__ieee754_exp+0x52>
 800dc20:	ee10 3a10 	vmov	r3, s0
 800dc24:	f3c5 0213 	ubfx	r2, r5, #0, #20
 800dc28:	4313      	orrs	r3, r2
 800dc2a:	d009      	beq.n	800dc40 <__ieee754_exp+0x40>
 800dc2c:	ee10 2a10 	vmov	r2, s0
 800dc30:	462b      	mov	r3, r5
 800dc32:	4620      	mov	r0, r4
 800dc34:	4629      	mov	r1, r5
 800dc36:	f7f2 fb51 	bl	80002dc <__adddf3>
 800dc3a:	4604      	mov	r4, r0
 800dc3c:	460d      	mov	r5, r1
 800dc3e:	e002      	b.n	800dc46 <__ieee754_exp+0x46>
 800dc40:	b10e      	cbz	r6, 800dc46 <__ieee754_exp+0x46>
 800dc42:	2400      	movs	r4, #0
 800dc44:	2500      	movs	r5, #0
 800dc46:	ecbd 8b04 	vpop	{d8-d9}
 800dc4a:	ec45 4b10 	vmov	d0, r4, r5
 800dc4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dc52:	a38d      	add	r3, pc, #564	; (adr r3, 800de88 <__ieee754_exp+0x288>)
 800dc54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc58:	ee10 0a10 	vmov	r0, s0
 800dc5c:	4629      	mov	r1, r5
 800dc5e:	f7f2 ff83 	bl	8000b68 <__aeabi_dcmpgt>
 800dc62:	4607      	mov	r7, r0
 800dc64:	b130      	cbz	r0, 800dc74 <__ieee754_exp+0x74>
 800dc66:	ecbd 8b04 	vpop	{d8-d9}
 800dc6a:	2000      	movs	r0, #0
 800dc6c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dc70:	f001 bf57 	b.w	800fb22 <__math_oflow>
 800dc74:	a386      	add	r3, pc, #536	; (adr r3, 800de90 <__ieee754_exp+0x290>)
 800dc76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc7a:	4620      	mov	r0, r4
 800dc7c:	4629      	mov	r1, r5
 800dc7e:	f7f2 ff55 	bl	8000b2c <__aeabi_dcmplt>
 800dc82:	2800      	cmp	r0, #0
 800dc84:	f000 808b 	beq.w	800dd9e <__ieee754_exp+0x19e>
 800dc88:	ecbd 8b04 	vpop	{d8-d9}
 800dc8c:	4638      	mov	r0, r7
 800dc8e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dc92:	f001 bf3d 	b.w	800fb10 <__math_uflow>
 800dc96:	4a94      	ldr	r2, [pc, #592]	; (800dee8 <__ieee754_exp+0x2e8>)
 800dc98:	4293      	cmp	r3, r2
 800dc9a:	f240 80ac 	bls.w	800ddf6 <__ieee754_exp+0x1f6>
 800dc9e:	4a93      	ldr	r2, [pc, #588]	; (800deec <__ieee754_exp+0x2ec>)
 800dca0:	4293      	cmp	r3, r2
 800dca2:	d87c      	bhi.n	800dd9e <__ieee754_exp+0x19e>
 800dca4:	4b92      	ldr	r3, [pc, #584]	; (800def0 <__ieee754_exp+0x2f0>)
 800dca6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800dcaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcae:	ee10 0a10 	vmov	r0, s0
 800dcb2:	4629      	mov	r1, r5
 800dcb4:	f7f2 fb10 	bl	80002d8 <__aeabi_dsub>
 800dcb8:	4b8e      	ldr	r3, [pc, #568]	; (800def4 <__ieee754_exp+0x2f4>)
 800dcba:	00f7      	lsls	r7, r6, #3
 800dcbc:	443b      	add	r3, r7
 800dcbe:	ed93 7b00 	vldr	d7, [r3]
 800dcc2:	f1c6 0a01 	rsb	sl, r6, #1
 800dcc6:	4680      	mov	r8, r0
 800dcc8:	4689      	mov	r9, r1
 800dcca:	ebaa 0a06 	sub.w	sl, sl, r6
 800dcce:	eeb0 8a47 	vmov.f32	s16, s14
 800dcd2:	eef0 8a67 	vmov.f32	s17, s15
 800dcd6:	ec53 2b18 	vmov	r2, r3, d8
 800dcda:	4640      	mov	r0, r8
 800dcdc:	4649      	mov	r1, r9
 800dcde:	f7f2 fafb 	bl	80002d8 <__aeabi_dsub>
 800dce2:	4604      	mov	r4, r0
 800dce4:	460d      	mov	r5, r1
 800dce6:	4622      	mov	r2, r4
 800dce8:	462b      	mov	r3, r5
 800dcea:	4620      	mov	r0, r4
 800dcec:	4629      	mov	r1, r5
 800dcee:	f7f2 fcab 	bl	8000648 <__aeabi_dmul>
 800dcf2:	a369      	add	r3, pc, #420	; (adr r3, 800de98 <__ieee754_exp+0x298>)
 800dcf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcf8:	4606      	mov	r6, r0
 800dcfa:	460f      	mov	r7, r1
 800dcfc:	f7f2 fca4 	bl	8000648 <__aeabi_dmul>
 800dd00:	a367      	add	r3, pc, #412	; (adr r3, 800dea0 <__ieee754_exp+0x2a0>)
 800dd02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd06:	f7f2 fae7 	bl	80002d8 <__aeabi_dsub>
 800dd0a:	4632      	mov	r2, r6
 800dd0c:	463b      	mov	r3, r7
 800dd0e:	f7f2 fc9b 	bl	8000648 <__aeabi_dmul>
 800dd12:	a365      	add	r3, pc, #404	; (adr r3, 800dea8 <__ieee754_exp+0x2a8>)
 800dd14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd18:	f7f2 fae0 	bl	80002dc <__adddf3>
 800dd1c:	4632      	mov	r2, r6
 800dd1e:	463b      	mov	r3, r7
 800dd20:	f7f2 fc92 	bl	8000648 <__aeabi_dmul>
 800dd24:	a362      	add	r3, pc, #392	; (adr r3, 800deb0 <__ieee754_exp+0x2b0>)
 800dd26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd2a:	f7f2 fad5 	bl	80002d8 <__aeabi_dsub>
 800dd2e:	4632      	mov	r2, r6
 800dd30:	463b      	mov	r3, r7
 800dd32:	f7f2 fc89 	bl	8000648 <__aeabi_dmul>
 800dd36:	a360      	add	r3, pc, #384	; (adr r3, 800deb8 <__ieee754_exp+0x2b8>)
 800dd38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd3c:	f7f2 face 	bl	80002dc <__adddf3>
 800dd40:	4632      	mov	r2, r6
 800dd42:	463b      	mov	r3, r7
 800dd44:	f7f2 fc80 	bl	8000648 <__aeabi_dmul>
 800dd48:	4602      	mov	r2, r0
 800dd4a:	460b      	mov	r3, r1
 800dd4c:	4620      	mov	r0, r4
 800dd4e:	4629      	mov	r1, r5
 800dd50:	f7f2 fac2 	bl	80002d8 <__aeabi_dsub>
 800dd54:	4602      	mov	r2, r0
 800dd56:	460b      	mov	r3, r1
 800dd58:	4606      	mov	r6, r0
 800dd5a:	460f      	mov	r7, r1
 800dd5c:	4620      	mov	r0, r4
 800dd5e:	4629      	mov	r1, r5
 800dd60:	f7f2 fc72 	bl	8000648 <__aeabi_dmul>
 800dd64:	ec41 0b19 	vmov	d9, r0, r1
 800dd68:	f1ba 0f00 	cmp.w	sl, #0
 800dd6c:	d15d      	bne.n	800de2a <__ieee754_exp+0x22a>
 800dd6e:	2200      	movs	r2, #0
 800dd70:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800dd74:	4630      	mov	r0, r6
 800dd76:	4639      	mov	r1, r7
 800dd78:	f7f2 faae 	bl	80002d8 <__aeabi_dsub>
 800dd7c:	4602      	mov	r2, r0
 800dd7e:	460b      	mov	r3, r1
 800dd80:	ec51 0b19 	vmov	r0, r1, d9
 800dd84:	f7f2 fd8a 	bl	800089c <__aeabi_ddiv>
 800dd88:	4622      	mov	r2, r4
 800dd8a:	462b      	mov	r3, r5
 800dd8c:	f7f2 faa4 	bl	80002d8 <__aeabi_dsub>
 800dd90:	4602      	mov	r2, r0
 800dd92:	460b      	mov	r3, r1
 800dd94:	2000      	movs	r0, #0
 800dd96:	4958      	ldr	r1, [pc, #352]	; (800def8 <__ieee754_exp+0x2f8>)
 800dd98:	f7f2 fa9e 	bl	80002d8 <__aeabi_dsub>
 800dd9c:	e74d      	b.n	800dc3a <__ieee754_exp+0x3a>
 800dd9e:	4857      	ldr	r0, [pc, #348]	; (800defc <__ieee754_exp+0x2fc>)
 800dda0:	a347      	add	r3, pc, #284	; (adr r3, 800dec0 <__ieee754_exp+0x2c0>)
 800dda2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dda6:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 800ddaa:	4629      	mov	r1, r5
 800ddac:	4620      	mov	r0, r4
 800ddae:	f7f2 fc4b 	bl	8000648 <__aeabi_dmul>
 800ddb2:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ddb6:	f7f2 fa91 	bl	80002dc <__adddf3>
 800ddba:	f7f2 fef5 	bl	8000ba8 <__aeabi_d2iz>
 800ddbe:	4682      	mov	sl, r0
 800ddc0:	f7f2 fbd8 	bl	8000574 <__aeabi_i2d>
 800ddc4:	a340      	add	r3, pc, #256	; (adr r3, 800dec8 <__ieee754_exp+0x2c8>)
 800ddc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddca:	4606      	mov	r6, r0
 800ddcc:	460f      	mov	r7, r1
 800ddce:	f7f2 fc3b 	bl	8000648 <__aeabi_dmul>
 800ddd2:	4602      	mov	r2, r0
 800ddd4:	460b      	mov	r3, r1
 800ddd6:	4620      	mov	r0, r4
 800ddd8:	4629      	mov	r1, r5
 800ddda:	f7f2 fa7d 	bl	80002d8 <__aeabi_dsub>
 800ddde:	a33c      	add	r3, pc, #240	; (adr r3, 800ded0 <__ieee754_exp+0x2d0>)
 800dde0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dde4:	4680      	mov	r8, r0
 800dde6:	4689      	mov	r9, r1
 800dde8:	4630      	mov	r0, r6
 800ddea:	4639      	mov	r1, r7
 800ddec:	f7f2 fc2c 	bl	8000648 <__aeabi_dmul>
 800ddf0:	ec41 0b18 	vmov	d8, r0, r1
 800ddf4:	e76f      	b.n	800dcd6 <__ieee754_exp+0xd6>
 800ddf6:	4a42      	ldr	r2, [pc, #264]	; (800df00 <__ieee754_exp+0x300>)
 800ddf8:	4293      	cmp	r3, r2
 800ddfa:	d811      	bhi.n	800de20 <__ieee754_exp+0x220>
 800ddfc:	a336      	add	r3, pc, #216	; (adr r3, 800ded8 <__ieee754_exp+0x2d8>)
 800ddfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de02:	ee10 0a10 	vmov	r0, s0
 800de06:	4629      	mov	r1, r5
 800de08:	f7f2 fa68 	bl	80002dc <__adddf3>
 800de0c:	4b3a      	ldr	r3, [pc, #232]	; (800def8 <__ieee754_exp+0x2f8>)
 800de0e:	2200      	movs	r2, #0
 800de10:	f7f2 feaa 	bl	8000b68 <__aeabi_dcmpgt>
 800de14:	b138      	cbz	r0, 800de26 <__ieee754_exp+0x226>
 800de16:	4b38      	ldr	r3, [pc, #224]	; (800def8 <__ieee754_exp+0x2f8>)
 800de18:	2200      	movs	r2, #0
 800de1a:	4620      	mov	r0, r4
 800de1c:	4629      	mov	r1, r5
 800de1e:	e70a      	b.n	800dc36 <__ieee754_exp+0x36>
 800de20:	f04f 0a00 	mov.w	sl, #0
 800de24:	e75f      	b.n	800dce6 <__ieee754_exp+0xe6>
 800de26:	4682      	mov	sl, r0
 800de28:	e75d      	b.n	800dce6 <__ieee754_exp+0xe6>
 800de2a:	4632      	mov	r2, r6
 800de2c:	463b      	mov	r3, r7
 800de2e:	2000      	movs	r0, #0
 800de30:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800de34:	f7f2 fa50 	bl	80002d8 <__aeabi_dsub>
 800de38:	4602      	mov	r2, r0
 800de3a:	460b      	mov	r3, r1
 800de3c:	ec51 0b19 	vmov	r0, r1, d9
 800de40:	f7f2 fd2c 	bl	800089c <__aeabi_ddiv>
 800de44:	4602      	mov	r2, r0
 800de46:	460b      	mov	r3, r1
 800de48:	ec51 0b18 	vmov	r0, r1, d8
 800de4c:	f7f2 fa44 	bl	80002d8 <__aeabi_dsub>
 800de50:	4642      	mov	r2, r8
 800de52:	464b      	mov	r3, r9
 800de54:	f7f2 fa40 	bl	80002d8 <__aeabi_dsub>
 800de58:	4602      	mov	r2, r0
 800de5a:	460b      	mov	r3, r1
 800de5c:	2000      	movs	r0, #0
 800de5e:	4926      	ldr	r1, [pc, #152]	; (800def8 <__ieee754_exp+0x2f8>)
 800de60:	f7f2 fa3a 	bl	80002d8 <__aeabi_dsub>
 800de64:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
 800de68:	4592      	cmp	sl, r2
 800de6a:	db02      	blt.n	800de72 <__ieee754_exp+0x272>
 800de6c:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 800de70:	e6e3      	b.n	800dc3a <__ieee754_exp+0x3a>
 800de72:	f50a 7a7a 	add.w	sl, sl, #1000	; 0x3e8
 800de76:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 800de7a:	2200      	movs	r2, #0
 800de7c:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 800de80:	f7f2 fbe2 	bl	8000648 <__aeabi_dmul>
 800de84:	e6d9      	b.n	800dc3a <__ieee754_exp+0x3a>
 800de86:	bf00      	nop
 800de88:	fefa39ef 	.word	0xfefa39ef
 800de8c:	40862e42 	.word	0x40862e42
 800de90:	d52d3051 	.word	0xd52d3051
 800de94:	c0874910 	.word	0xc0874910
 800de98:	72bea4d0 	.word	0x72bea4d0
 800de9c:	3e663769 	.word	0x3e663769
 800dea0:	c5d26bf1 	.word	0xc5d26bf1
 800dea4:	3ebbbd41 	.word	0x3ebbbd41
 800dea8:	af25de2c 	.word	0xaf25de2c
 800deac:	3f11566a 	.word	0x3f11566a
 800deb0:	16bebd93 	.word	0x16bebd93
 800deb4:	3f66c16c 	.word	0x3f66c16c
 800deb8:	5555553e 	.word	0x5555553e
 800debc:	3fc55555 	.word	0x3fc55555
 800dec0:	652b82fe 	.word	0x652b82fe
 800dec4:	3ff71547 	.word	0x3ff71547
 800dec8:	fee00000 	.word	0xfee00000
 800decc:	3fe62e42 	.word	0x3fe62e42
 800ded0:	35793c76 	.word	0x35793c76
 800ded4:	3dea39ef 	.word	0x3dea39ef
 800ded8:	8800759c 	.word	0x8800759c
 800dedc:	7e37e43c 	.word	0x7e37e43c
 800dee0:	40862e41 	.word	0x40862e41
 800dee4:	7fefffff 	.word	0x7fefffff
 800dee8:	3fd62e42 	.word	0x3fd62e42
 800deec:	3ff0a2b1 	.word	0x3ff0a2b1
 800def0:	08010330 	.word	0x08010330
 800def4:	08010340 	.word	0x08010340
 800def8:	3ff00000 	.word	0x3ff00000
 800defc:	08010320 	.word	0x08010320
 800df00:	3defffff 	.word	0x3defffff

0800df04 <__ieee754_hypot>:
 800df04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df08:	ec51 0b10 	vmov	r0, r1, d0
 800df0c:	ec57 6b11 	vmov	r6, r7, d1
 800df10:	ed2d 8b06 	vpush	{d8-d10}
 800df14:	f021 4500 	bic.w	r5, r1, #2147483648	; 0x80000000
 800df18:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800df1c:	42a5      	cmp	r5, r4
 800df1e:	b085      	sub	sp, #20
 800df20:	da06      	bge.n	800df30 <__ieee754_hypot+0x2c>
 800df22:	462b      	mov	r3, r5
 800df24:	ee11 0a10 	vmov	r0, s2
 800df28:	ee10 6a10 	vmov	r6, s0
 800df2c:	4625      	mov	r5, r4
 800df2e:	461c      	mov	r4, r3
 800df30:	1b2b      	subs	r3, r5, r4
 800df32:	f1b3 7f70 	cmp.w	r3, #62914560	; 0x3c00000
 800df36:	4629      	mov	r1, r5
 800df38:	4680      	mov	r8, r0
 800df3a:	46a9      	mov	r9, r5
 800df3c:	4627      	mov	r7, r4
 800df3e:	dd06      	ble.n	800df4e <__ieee754_hypot+0x4a>
 800df40:	4632      	mov	r2, r6
 800df42:	4623      	mov	r3, r4
 800df44:	f7f2 f9ca 	bl	80002dc <__adddf3>
 800df48:	4680      	mov	r8, r0
 800df4a:	4689      	mov	r9, r1
 800df4c:	e01a      	b.n	800df84 <__ieee754_hypot+0x80>
 800df4e:	4b79      	ldr	r3, [pc, #484]	; (800e134 <__ieee754_hypot+0x230>)
 800df50:	429d      	cmp	r5, r3
 800df52:	f340 809d 	ble.w	800e090 <__ieee754_hypot+0x18c>
 800df56:	4b78      	ldr	r3, [pc, #480]	; (800e138 <__ieee754_hypot+0x234>)
 800df58:	429d      	cmp	r5, r3
 800df5a:	dd1a      	ble.n	800df92 <__ieee754_hypot+0x8e>
 800df5c:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800df60:	4603      	mov	r3, r0
 800df62:	432b      	orrs	r3, r5
 800df64:	d005      	beq.n	800df72 <__ieee754_hypot+0x6e>
 800df66:	4632      	mov	r2, r6
 800df68:	4623      	mov	r3, r4
 800df6a:	f7f2 f9b7 	bl	80002dc <__adddf3>
 800df6e:	4680      	mov	r8, r0
 800df70:	4689      	mov	r9, r1
 800df72:	f084 44ff 	eor.w	r4, r4, #2139095040	; 0x7f800000
 800df76:	f484 04e0 	eor.w	r4, r4, #7340032	; 0x700000
 800df7a:	4633      	mov	r3, r6
 800df7c:	4323      	orrs	r3, r4
 800df7e:	d101      	bne.n	800df84 <__ieee754_hypot+0x80>
 800df80:	46b0      	mov	r8, r6
 800df82:	46b9      	mov	r9, r7
 800df84:	ec49 8b10 	vmov	d0, r8, r9
 800df88:	b005      	add	sp, #20
 800df8a:	ecbd 8b06 	vpop	{d8-d10}
 800df8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df92:	f1a5 5516 	sub.w	r5, r5, #629145600	; 0x25800000
 800df96:	f1a4 5416 	sub.w	r4, r4, #629145600	; 0x25800000
 800df9a:	46a9      	mov	r9, r5
 800df9c:	4627      	mov	r7, r4
 800df9e:	f44f 7316 	mov.w	r3, #600	; 0x258
 800dfa2:	9301      	str	r3, [sp, #4]
 800dfa4:	4b65      	ldr	r3, [pc, #404]	; (800e13c <__ieee754_hypot+0x238>)
 800dfa6:	429c      	cmp	r4, r3
 800dfa8:	dc19      	bgt.n	800dfde <__ieee754_hypot+0xda>
 800dfaa:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800dfae:	da71      	bge.n	800e094 <__ieee754_hypot+0x190>
 800dfb0:	4633      	mov	r3, r6
 800dfb2:	4323      	orrs	r3, r4
 800dfb4:	d0e6      	beq.n	800df84 <__ieee754_hypot+0x80>
 800dfb6:	4b62      	ldr	r3, [pc, #392]	; (800e140 <__ieee754_hypot+0x23c>)
 800dfb8:	2200      	movs	r2, #0
 800dfba:	4630      	mov	r0, r6
 800dfbc:	4639      	mov	r1, r7
 800dfbe:	f7f2 fb43 	bl	8000648 <__aeabi_dmul>
 800dfc2:	4b5f      	ldr	r3, [pc, #380]	; (800e140 <__ieee754_hypot+0x23c>)
 800dfc4:	4606      	mov	r6, r0
 800dfc6:	460f      	mov	r7, r1
 800dfc8:	4640      	mov	r0, r8
 800dfca:	4649      	mov	r1, r9
 800dfcc:	2200      	movs	r2, #0
 800dfce:	f7f2 fb3b 	bl	8000648 <__aeabi_dmul>
 800dfd2:	9b01      	ldr	r3, [sp, #4]
 800dfd4:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800dfd8:	4680      	mov	r8, r0
 800dfda:	4689      	mov	r9, r1
 800dfdc:	9301      	str	r3, [sp, #4]
 800dfde:	4632      	mov	r2, r6
 800dfe0:	463b      	mov	r3, r7
 800dfe2:	4640      	mov	r0, r8
 800dfe4:	4649      	mov	r1, r9
 800dfe6:	f7f2 f977 	bl	80002d8 <__aeabi_dsub>
 800dfea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800dfee:	4602      	mov	r2, r0
 800dff0:	460b      	mov	r3, r1
 800dff2:	4630      	mov	r0, r6
 800dff4:	4639      	mov	r1, r7
 800dff6:	f7f2 fd99 	bl	8000b2c <__aeabi_dcmplt>
 800dffa:	2200      	movs	r2, #0
 800dffc:	2800      	cmp	r0, #0
 800dffe:	d054      	beq.n	800e0aa <__ieee754_hypot+0x1a6>
 800e000:	462b      	mov	r3, r5
 800e002:	4610      	mov	r0, r2
 800e004:	4629      	mov	r1, r5
 800e006:	4614      	mov	r4, r2
 800e008:	f7f2 fb1e 	bl	8000648 <__aeabi_dmul>
 800e00c:	4632      	mov	r2, r6
 800e00e:	463b      	mov	r3, r7
 800e010:	4682      	mov	sl, r0
 800e012:	468b      	mov	fp, r1
 800e014:	4630      	mov	r0, r6
 800e016:	f107 4100 	add.w	r1, r7, #2147483648	; 0x80000000
 800e01a:	f7f2 fb15 	bl	8000648 <__aeabi_dmul>
 800e01e:	4622      	mov	r2, r4
 800e020:	4606      	mov	r6, r0
 800e022:	460f      	mov	r7, r1
 800e024:	462b      	mov	r3, r5
 800e026:	4640      	mov	r0, r8
 800e028:	4649      	mov	r1, r9
 800e02a:	f7f2 f957 	bl	80002dc <__adddf3>
 800e02e:	4622      	mov	r2, r4
 800e030:	ec41 0b18 	vmov	d8, r0, r1
 800e034:	462b      	mov	r3, r5
 800e036:	4640      	mov	r0, r8
 800e038:	4649      	mov	r1, r9
 800e03a:	f7f2 f94d 	bl	80002d8 <__aeabi_dsub>
 800e03e:	4602      	mov	r2, r0
 800e040:	460b      	mov	r3, r1
 800e042:	ec51 0b18 	vmov	r0, r1, d8
 800e046:	f7f2 faff 	bl	8000648 <__aeabi_dmul>
 800e04a:	4602      	mov	r2, r0
 800e04c:	460b      	mov	r3, r1
 800e04e:	4630      	mov	r0, r6
 800e050:	4639      	mov	r1, r7
 800e052:	f7f2 f941 	bl	80002d8 <__aeabi_dsub>
 800e056:	4602      	mov	r2, r0
 800e058:	460b      	mov	r3, r1
 800e05a:	4650      	mov	r0, sl
 800e05c:	4659      	mov	r1, fp
 800e05e:	f7f2 f93b 	bl	80002d8 <__aeabi_dsub>
 800e062:	ec41 0b10 	vmov	d0, r0, r1
 800e066:	f000 ffab 	bl	800efc0 <__ieee754_sqrt>
 800e06a:	9b01      	ldr	r3, [sp, #4]
 800e06c:	ec59 8b10 	vmov	r8, r9, d0
 800e070:	2b00      	cmp	r3, #0
 800e072:	d087      	beq.n	800df84 <__ieee754_hypot+0x80>
 800e074:	051b      	lsls	r3, r3, #20
 800e076:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 800e07a:	2000      	movs	r0, #0
 800e07c:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 800e080:	4602      	mov	r2, r0
 800e082:	460b      	mov	r3, r1
 800e084:	ee10 0a10 	vmov	r0, s0
 800e088:	4649      	mov	r1, r9
 800e08a:	f7f2 fadd 	bl	8000648 <__aeabi_dmul>
 800e08e:	e75b      	b.n	800df48 <__ieee754_hypot+0x44>
 800e090:	2300      	movs	r3, #0
 800e092:	e786      	b.n	800dfa2 <__ieee754_hypot+0x9e>
 800e094:	9b01      	ldr	r3, [sp, #4]
 800e096:	f105 5516 	add.w	r5, r5, #629145600	; 0x25800000
 800e09a:	f104 5416 	add.w	r4, r4, #629145600	; 0x25800000
 800e09e:	f5a3 7316 	sub.w	r3, r3, #600	; 0x258
 800e0a2:	9301      	str	r3, [sp, #4]
 800e0a4:	46a9      	mov	r9, r5
 800e0a6:	4627      	mov	r7, r4
 800e0a8:	e799      	b.n	800dfde <__ieee754_hypot+0xda>
 800e0aa:	4623      	mov	r3, r4
 800e0ac:	ec43 2b18 	vmov	d8, r2, r3
 800e0b0:	f505 1b80 	add.w	fp, r5, #1048576	; 0x100000
 800e0b4:	f04f 0a00 	mov.w	sl, #0
 800e0b8:	4652      	mov	r2, sl
 800e0ba:	465b      	mov	r3, fp
 800e0bc:	ec51 0b18 	vmov	r0, r1, d8
 800e0c0:	f7f2 fac2 	bl	8000648 <__aeabi_dmul>
 800e0c4:	ec41 0b19 	vmov	d9, r0, r1
 800e0c8:	e9dd 0302 	ldrd	r0, r3, [sp, #8]
 800e0cc:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800e0d0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e0d4:	f7f2 fab8 	bl	8000648 <__aeabi_dmul>
 800e0d8:	4642      	mov	r2, r8
 800e0da:	ec41 0b1a 	vmov	d10, r0, r1
 800e0de:	464b      	mov	r3, r9
 800e0e0:	4640      	mov	r0, r8
 800e0e2:	4649      	mov	r1, r9
 800e0e4:	f7f2 f8fa 	bl	80002dc <__adddf3>
 800e0e8:	4652      	mov	r2, sl
 800e0ea:	465b      	mov	r3, fp
 800e0ec:	f7f2 f8f4 	bl	80002d8 <__aeabi_dsub>
 800e0f0:	4632      	mov	r2, r6
 800e0f2:	463b      	mov	r3, r7
 800e0f4:	f7f2 faa8 	bl	8000648 <__aeabi_dmul>
 800e0f8:	ec53 2b18 	vmov	r2, r3, d8
 800e0fc:	4604      	mov	r4, r0
 800e0fe:	460d      	mov	r5, r1
 800e100:	4630      	mov	r0, r6
 800e102:	4639      	mov	r1, r7
 800e104:	f7f2 f8e8 	bl	80002d8 <__aeabi_dsub>
 800e108:	4652      	mov	r2, sl
 800e10a:	465b      	mov	r3, fp
 800e10c:	f7f2 fa9c 	bl	8000648 <__aeabi_dmul>
 800e110:	4602      	mov	r2, r0
 800e112:	460b      	mov	r3, r1
 800e114:	4620      	mov	r0, r4
 800e116:	4629      	mov	r1, r5
 800e118:	f7f2 f8e0 	bl	80002dc <__adddf3>
 800e11c:	4602      	mov	r2, r0
 800e11e:	460b      	mov	r3, r1
 800e120:	ec51 0b1a 	vmov	r0, r1, d10
 800e124:	f7f2 f8d8 	bl	80002d8 <__aeabi_dsub>
 800e128:	4602      	mov	r2, r0
 800e12a:	460b      	mov	r3, r1
 800e12c:	ec51 0b19 	vmov	r0, r1, d9
 800e130:	e795      	b.n	800e05e <__ieee754_hypot+0x15a>
 800e132:	bf00      	nop
 800e134:	5f300000 	.word	0x5f300000
 800e138:	7fefffff 	.word	0x7fefffff
 800e13c:	20afffff 	.word	0x20afffff
 800e140:	7fd00000 	.word	0x7fd00000
 800e144:	00000000 	.word	0x00000000

0800e148 <__ieee754_pow>:
 800e148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e14c:	ed2d 8b06 	vpush	{d8-d10}
 800e150:	b089      	sub	sp, #36	; 0x24
 800e152:	ed8d 1b00 	vstr	d1, [sp]
 800e156:	e9dd 2900 	ldrd	r2, r9, [sp]
 800e15a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800e15e:	ea58 0102 	orrs.w	r1, r8, r2
 800e162:	ec57 6b10 	vmov	r6, r7, d0
 800e166:	d115      	bne.n	800e194 <__ieee754_pow+0x4c>
 800e168:	19b3      	adds	r3, r6, r6
 800e16a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800e16e:	4152      	adcs	r2, r2
 800e170:	4299      	cmp	r1, r3
 800e172:	4b89      	ldr	r3, [pc, #548]	; (800e398 <__ieee754_pow+0x250>)
 800e174:	4193      	sbcs	r3, r2
 800e176:	f080 84d2 	bcs.w	800eb1e <__ieee754_pow+0x9d6>
 800e17a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e17e:	4630      	mov	r0, r6
 800e180:	4639      	mov	r1, r7
 800e182:	f7f2 f8ab 	bl	80002dc <__adddf3>
 800e186:	ec41 0b10 	vmov	d0, r0, r1
 800e18a:	b009      	add	sp, #36	; 0x24
 800e18c:	ecbd 8b06 	vpop	{d8-d10}
 800e190:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e194:	4b81      	ldr	r3, [pc, #516]	; (800e39c <__ieee754_pow+0x254>)
 800e196:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800e19a:	429c      	cmp	r4, r3
 800e19c:	ee10 aa10 	vmov	sl, s0
 800e1a0:	463d      	mov	r5, r7
 800e1a2:	dc06      	bgt.n	800e1b2 <__ieee754_pow+0x6a>
 800e1a4:	d101      	bne.n	800e1aa <__ieee754_pow+0x62>
 800e1a6:	2e00      	cmp	r6, #0
 800e1a8:	d1e7      	bne.n	800e17a <__ieee754_pow+0x32>
 800e1aa:	4598      	cmp	r8, r3
 800e1ac:	dc01      	bgt.n	800e1b2 <__ieee754_pow+0x6a>
 800e1ae:	d10f      	bne.n	800e1d0 <__ieee754_pow+0x88>
 800e1b0:	b172      	cbz	r2, 800e1d0 <__ieee754_pow+0x88>
 800e1b2:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800e1b6:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800e1ba:	ea55 050a 	orrs.w	r5, r5, sl
 800e1be:	d1dc      	bne.n	800e17a <__ieee754_pow+0x32>
 800e1c0:	e9dd 3200 	ldrd	r3, r2, [sp]
 800e1c4:	18db      	adds	r3, r3, r3
 800e1c6:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800e1ca:	4152      	adcs	r2, r2
 800e1cc:	429d      	cmp	r5, r3
 800e1ce:	e7d0      	b.n	800e172 <__ieee754_pow+0x2a>
 800e1d0:	2d00      	cmp	r5, #0
 800e1d2:	da3b      	bge.n	800e24c <__ieee754_pow+0x104>
 800e1d4:	4b72      	ldr	r3, [pc, #456]	; (800e3a0 <__ieee754_pow+0x258>)
 800e1d6:	4598      	cmp	r8, r3
 800e1d8:	dc51      	bgt.n	800e27e <__ieee754_pow+0x136>
 800e1da:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800e1de:	4598      	cmp	r8, r3
 800e1e0:	f340 84ac 	ble.w	800eb3c <__ieee754_pow+0x9f4>
 800e1e4:	ea4f 5328 	mov.w	r3, r8, asr #20
 800e1e8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800e1ec:	2b14      	cmp	r3, #20
 800e1ee:	dd0f      	ble.n	800e210 <__ieee754_pow+0xc8>
 800e1f0:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800e1f4:	fa22 f103 	lsr.w	r1, r2, r3
 800e1f8:	fa01 f303 	lsl.w	r3, r1, r3
 800e1fc:	4293      	cmp	r3, r2
 800e1fe:	f040 849d 	bne.w	800eb3c <__ieee754_pow+0x9f4>
 800e202:	f001 0101 	and.w	r1, r1, #1
 800e206:	f1c1 0302 	rsb	r3, r1, #2
 800e20a:	9304      	str	r3, [sp, #16]
 800e20c:	b182      	cbz	r2, 800e230 <__ieee754_pow+0xe8>
 800e20e:	e05f      	b.n	800e2d0 <__ieee754_pow+0x188>
 800e210:	2a00      	cmp	r2, #0
 800e212:	d15b      	bne.n	800e2cc <__ieee754_pow+0x184>
 800e214:	f1c3 0314 	rsb	r3, r3, #20
 800e218:	fa48 f103 	asr.w	r1, r8, r3
 800e21c:	fa01 f303 	lsl.w	r3, r1, r3
 800e220:	4543      	cmp	r3, r8
 800e222:	f040 8488 	bne.w	800eb36 <__ieee754_pow+0x9ee>
 800e226:	f001 0101 	and.w	r1, r1, #1
 800e22a:	f1c1 0302 	rsb	r3, r1, #2
 800e22e:	9304      	str	r3, [sp, #16]
 800e230:	4b5c      	ldr	r3, [pc, #368]	; (800e3a4 <__ieee754_pow+0x25c>)
 800e232:	4598      	cmp	r8, r3
 800e234:	d132      	bne.n	800e29c <__ieee754_pow+0x154>
 800e236:	f1b9 0f00 	cmp.w	r9, #0
 800e23a:	f280 8478 	bge.w	800eb2e <__ieee754_pow+0x9e6>
 800e23e:	4959      	ldr	r1, [pc, #356]	; (800e3a4 <__ieee754_pow+0x25c>)
 800e240:	4632      	mov	r2, r6
 800e242:	463b      	mov	r3, r7
 800e244:	2000      	movs	r0, #0
 800e246:	f7f2 fb29 	bl	800089c <__aeabi_ddiv>
 800e24a:	e79c      	b.n	800e186 <__ieee754_pow+0x3e>
 800e24c:	2300      	movs	r3, #0
 800e24e:	9304      	str	r3, [sp, #16]
 800e250:	2a00      	cmp	r2, #0
 800e252:	d13d      	bne.n	800e2d0 <__ieee754_pow+0x188>
 800e254:	4b51      	ldr	r3, [pc, #324]	; (800e39c <__ieee754_pow+0x254>)
 800e256:	4598      	cmp	r8, r3
 800e258:	d1ea      	bne.n	800e230 <__ieee754_pow+0xe8>
 800e25a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800e25e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800e262:	ea53 030a 	orrs.w	r3, r3, sl
 800e266:	f000 845a 	beq.w	800eb1e <__ieee754_pow+0x9d6>
 800e26a:	4b4f      	ldr	r3, [pc, #316]	; (800e3a8 <__ieee754_pow+0x260>)
 800e26c:	429c      	cmp	r4, r3
 800e26e:	dd08      	ble.n	800e282 <__ieee754_pow+0x13a>
 800e270:	f1b9 0f00 	cmp.w	r9, #0
 800e274:	f2c0 8457 	blt.w	800eb26 <__ieee754_pow+0x9de>
 800e278:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e27c:	e783      	b.n	800e186 <__ieee754_pow+0x3e>
 800e27e:	2302      	movs	r3, #2
 800e280:	e7e5      	b.n	800e24e <__ieee754_pow+0x106>
 800e282:	f1b9 0f00 	cmp.w	r9, #0
 800e286:	f04f 0000 	mov.w	r0, #0
 800e28a:	f04f 0100 	mov.w	r1, #0
 800e28e:	f6bf af7a 	bge.w	800e186 <__ieee754_pow+0x3e>
 800e292:	e9dd 0300 	ldrd	r0, r3, [sp]
 800e296:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800e29a:	e774      	b.n	800e186 <__ieee754_pow+0x3e>
 800e29c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800e2a0:	d106      	bne.n	800e2b0 <__ieee754_pow+0x168>
 800e2a2:	4632      	mov	r2, r6
 800e2a4:	463b      	mov	r3, r7
 800e2a6:	4630      	mov	r0, r6
 800e2a8:	4639      	mov	r1, r7
 800e2aa:	f7f2 f9cd 	bl	8000648 <__aeabi_dmul>
 800e2ae:	e76a      	b.n	800e186 <__ieee754_pow+0x3e>
 800e2b0:	4b3e      	ldr	r3, [pc, #248]	; (800e3ac <__ieee754_pow+0x264>)
 800e2b2:	4599      	cmp	r9, r3
 800e2b4:	d10c      	bne.n	800e2d0 <__ieee754_pow+0x188>
 800e2b6:	2d00      	cmp	r5, #0
 800e2b8:	db0a      	blt.n	800e2d0 <__ieee754_pow+0x188>
 800e2ba:	ec47 6b10 	vmov	d0, r6, r7
 800e2be:	b009      	add	sp, #36	; 0x24
 800e2c0:	ecbd 8b06 	vpop	{d8-d10}
 800e2c4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2c8:	f000 be7a 	b.w	800efc0 <__ieee754_sqrt>
 800e2cc:	2300      	movs	r3, #0
 800e2ce:	9304      	str	r3, [sp, #16]
 800e2d0:	ec47 6b10 	vmov	d0, r6, r7
 800e2d4:	f001 fc2e 	bl	800fb34 <fabs>
 800e2d8:	ec51 0b10 	vmov	r0, r1, d0
 800e2dc:	f1ba 0f00 	cmp.w	sl, #0
 800e2e0:	d129      	bne.n	800e336 <__ieee754_pow+0x1ee>
 800e2e2:	b124      	cbz	r4, 800e2ee <__ieee754_pow+0x1a6>
 800e2e4:	4b2f      	ldr	r3, [pc, #188]	; (800e3a4 <__ieee754_pow+0x25c>)
 800e2e6:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800e2ea:	429a      	cmp	r2, r3
 800e2ec:	d123      	bne.n	800e336 <__ieee754_pow+0x1ee>
 800e2ee:	f1b9 0f00 	cmp.w	r9, #0
 800e2f2:	da05      	bge.n	800e300 <__ieee754_pow+0x1b8>
 800e2f4:	4602      	mov	r2, r0
 800e2f6:	460b      	mov	r3, r1
 800e2f8:	2000      	movs	r0, #0
 800e2fa:	492a      	ldr	r1, [pc, #168]	; (800e3a4 <__ieee754_pow+0x25c>)
 800e2fc:	f7f2 face 	bl	800089c <__aeabi_ddiv>
 800e300:	2d00      	cmp	r5, #0
 800e302:	f6bf af40 	bge.w	800e186 <__ieee754_pow+0x3e>
 800e306:	9b04      	ldr	r3, [sp, #16]
 800e308:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800e30c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800e310:	4323      	orrs	r3, r4
 800e312:	d108      	bne.n	800e326 <__ieee754_pow+0x1de>
 800e314:	4602      	mov	r2, r0
 800e316:	460b      	mov	r3, r1
 800e318:	4610      	mov	r0, r2
 800e31a:	4619      	mov	r1, r3
 800e31c:	f7f1 ffdc 	bl	80002d8 <__aeabi_dsub>
 800e320:	4602      	mov	r2, r0
 800e322:	460b      	mov	r3, r1
 800e324:	e78f      	b.n	800e246 <__ieee754_pow+0xfe>
 800e326:	9b04      	ldr	r3, [sp, #16]
 800e328:	2b01      	cmp	r3, #1
 800e32a:	f47f af2c 	bne.w	800e186 <__ieee754_pow+0x3e>
 800e32e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e332:	4619      	mov	r1, r3
 800e334:	e727      	b.n	800e186 <__ieee754_pow+0x3e>
 800e336:	0feb      	lsrs	r3, r5, #31
 800e338:	3b01      	subs	r3, #1
 800e33a:	9306      	str	r3, [sp, #24]
 800e33c:	9a06      	ldr	r2, [sp, #24]
 800e33e:	9b04      	ldr	r3, [sp, #16]
 800e340:	4313      	orrs	r3, r2
 800e342:	d102      	bne.n	800e34a <__ieee754_pow+0x202>
 800e344:	4632      	mov	r2, r6
 800e346:	463b      	mov	r3, r7
 800e348:	e7e6      	b.n	800e318 <__ieee754_pow+0x1d0>
 800e34a:	4b19      	ldr	r3, [pc, #100]	; (800e3b0 <__ieee754_pow+0x268>)
 800e34c:	4598      	cmp	r8, r3
 800e34e:	f340 80fb 	ble.w	800e548 <__ieee754_pow+0x400>
 800e352:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800e356:	4598      	cmp	r8, r3
 800e358:	4b13      	ldr	r3, [pc, #76]	; (800e3a8 <__ieee754_pow+0x260>)
 800e35a:	dd0c      	ble.n	800e376 <__ieee754_pow+0x22e>
 800e35c:	429c      	cmp	r4, r3
 800e35e:	dc0f      	bgt.n	800e380 <__ieee754_pow+0x238>
 800e360:	f1b9 0f00 	cmp.w	r9, #0
 800e364:	da0f      	bge.n	800e386 <__ieee754_pow+0x23e>
 800e366:	2000      	movs	r0, #0
 800e368:	b009      	add	sp, #36	; 0x24
 800e36a:	ecbd 8b06 	vpop	{d8-d10}
 800e36e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e372:	f001 bbd6 	b.w	800fb22 <__math_oflow>
 800e376:	429c      	cmp	r4, r3
 800e378:	dbf2      	blt.n	800e360 <__ieee754_pow+0x218>
 800e37a:	4b0a      	ldr	r3, [pc, #40]	; (800e3a4 <__ieee754_pow+0x25c>)
 800e37c:	429c      	cmp	r4, r3
 800e37e:	dd19      	ble.n	800e3b4 <__ieee754_pow+0x26c>
 800e380:	f1b9 0f00 	cmp.w	r9, #0
 800e384:	dcef      	bgt.n	800e366 <__ieee754_pow+0x21e>
 800e386:	2000      	movs	r0, #0
 800e388:	b009      	add	sp, #36	; 0x24
 800e38a:	ecbd 8b06 	vpop	{d8-d10}
 800e38e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e392:	f001 bbbd 	b.w	800fb10 <__math_uflow>
 800e396:	bf00      	nop
 800e398:	fff00000 	.word	0xfff00000
 800e39c:	7ff00000 	.word	0x7ff00000
 800e3a0:	433fffff 	.word	0x433fffff
 800e3a4:	3ff00000 	.word	0x3ff00000
 800e3a8:	3fefffff 	.word	0x3fefffff
 800e3ac:	3fe00000 	.word	0x3fe00000
 800e3b0:	41e00000 	.word	0x41e00000
 800e3b4:	4b60      	ldr	r3, [pc, #384]	; (800e538 <__ieee754_pow+0x3f0>)
 800e3b6:	2200      	movs	r2, #0
 800e3b8:	f7f1 ff8e 	bl	80002d8 <__aeabi_dsub>
 800e3bc:	a354      	add	r3, pc, #336	; (adr r3, 800e510 <__ieee754_pow+0x3c8>)
 800e3be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3c2:	4604      	mov	r4, r0
 800e3c4:	460d      	mov	r5, r1
 800e3c6:	f7f2 f93f 	bl	8000648 <__aeabi_dmul>
 800e3ca:	a353      	add	r3, pc, #332	; (adr r3, 800e518 <__ieee754_pow+0x3d0>)
 800e3cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3d0:	4606      	mov	r6, r0
 800e3d2:	460f      	mov	r7, r1
 800e3d4:	4620      	mov	r0, r4
 800e3d6:	4629      	mov	r1, r5
 800e3d8:	f7f2 f936 	bl	8000648 <__aeabi_dmul>
 800e3dc:	4b57      	ldr	r3, [pc, #348]	; (800e53c <__ieee754_pow+0x3f4>)
 800e3de:	4682      	mov	sl, r0
 800e3e0:	468b      	mov	fp, r1
 800e3e2:	2200      	movs	r2, #0
 800e3e4:	4620      	mov	r0, r4
 800e3e6:	4629      	mov	r1, r5
 800e3e8:	f7f2 f92e 	bl	8000648 <__aeabi_dmul>
 800e3ec:	4602      	mov	r2, r0
 800e3ee:	460b      	mov	r3, r1
 800e3f0:	a14b      	add	r1, pc, #300	; (adr r1, 800e520 <__ieee754_pow+0x3d8>)
 800e3f2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e3f6:	f7f1 ff6f 	bl	80002d8 <__aeabi_dsub>
 800e3fa:	4622      	mov	r2, r4
 800e3fc:	462b      	mov	r3, r5
 800e3fe:	f7f2 f923 	bl	8000648 <__aeabi_dmul>
 800e402:	4602      	mov	r2, r0
 800e404:	460b      	mov	r3, r1
 800e406:	2000      	movs	r0, #0
 800e408:	494d      	ldr	r1, [pc, #308]	; (800e540 <__ieee754_pow+0x3f8>)
 800e40a:	f7f1 ff65 	bl	80002d8 <__aeabi_dsub>
 800e40e:	4622      	mov	r2, r4
 800e410:	4680      	mov	r8, r0
 800e412:	4689      	mov	r9, r1
 800e414:	462b      	mov	r3, r5
 800e416:	4620      	mov	r0, r4
 800e418:	4629      	mov	r1, r5
 800e41a:	f7f2 f915 	bl	8000648 <__aeabi_dmul>
 800e41e:	4602      	mov	r2, r0
 800e420:	460b      	mov	r3, r1
 800e422:	4640      	mov	r0, r8
 800e424:	4649      	mov	r1, r9
 800e426:	f7f2 f90f 	bl	8000648 <__aeabi_dmul>
 800e42a:	a33f      	add	r3, pc, #252	; (adr r3, 800e528 <__ieee754_pow+0x3e0>)
 800e42c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e430:	f7f2 f90a 	bl	8000648 <__aeabi_dmul>
 800e434:	4602      	mov	r2, r0
 800e436:	460b      	mov	r3, r1
 800e438:	4650      	mov	r0, sl
 800e43a:	4659      	mov	r1, fp
 800e43c:	f7f1 ff4c 	bl	80002d8 <__aeabi_dsub>
 800e440:	4602      	mov	r2, r0
 800e442:	460b      	mov	r3, r1
 800e444:	4680      	mov	r8, r0
 800e446:	4689      	mov	r9, r1
 800e448:	4630      	mov	r0, r6
 800e44a:	4639      	mov	r1, r7
 800e44c:	f7f1 ff46 	bl	80002dc <__adddf3>
 800e450:	2000      	movs	r0, #0
 800e452:	4632      	mov	r2, r6
 800e454:	463b      	mov	r3, r7
 800e456:	4604      	mov	r4, r0
 800e458:	460d      	mov	r5, r1
 800e45a:	f7f1 ff3d 	bl	80002d8 <__aeabi_dsub>
 800e45e:	4602      	mov	r2, r0
 800e460:	460b      	mov	r3, r1
 800e462:	4640      	mov	r0, r8
 800e464:	4649      	mov	r1, r9
 800e466:	f7f1 ff37 	bl	80002d8 <__aeabi_dsub>
 800e46a:	9b04      	ldr	r3, [sp, #16]
 800e46c:	9a06      	ldr	r2, [sp, #24]
 800e46e:	3b01      	subs	r3, #1
 800e470:	4313      	orrs	r3, r2
 800e472:	4682      	mov	sl, r0
 800e474:	468b      	mov	fp, r1
 800e476:	f040 81e7 	bne.w	800e848 <__ieee754_pow+0x700>
 800e47a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800e530 <__ieee754_pow+0x3e8>
 800e47e:	eeb0 8a47 	vmov.f32	s16, s14
 800e482:	eef0 8a67 	vmov.f32	s17, s15
 800e486:	e9dd 6700 	ldrd	r6, r7, [sp]
 800e48a:	2600      	movs	r6, #0
 800e48c:	4632      	mov	r2, r6
 800e48e:	463b      	mov	r3, r7
 800e490:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e494:	f7f1 ff20 	bl	80002d8 <__aeabi_dsub>
 800e498:	4622      	mov	r2, r4
 800e49a:	462b      	mov	r3, r5
 800e49c:	f7f2 f8d4 	bl	8000648 <__aeabi_dmul>
 800e4a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e4a4:	4680      	mov	r8, r0
 800e4a6:	4689      	mov	r9, r1
 800e4a8:	4650      	mov	r0, sl
 800e4aa:	4659      	mov	r1, fp
 800e4ac:	f7f2 f8cc 	bl	8000648 <__aeabi_dmul>
 800e4b0:	4602      	mov	r2, r0
 800e4b2:	460b      	mov	r3, r1
 800e4b4:	4640      	mov	r0, r8
 800e4b6:	4649      	mov	r1, r9
 800e4b8:	f7f1 ff10 	bl	80002dc <__adddf3>
 800e4bc:	4632      	mov	r2, r6
 800e4be:	463b      	mov	r3, r7
 800e4c0:	4680      	mov	r8, r0
 800e4c2:	4689      	mov	r9, r1
 800e4c4:	4620      	mov	r0, r4
 800e4c6:	4629      	mov	r1, r5
 800e4c8:	f7f2 f8be 	bl	8000648 <__aeabi_dmul>
 800e4cc:	460b      	mov	r3, r1
 800e4ce:	4604      	mov	r4, r0
 800e4d0:	460d      	mov	r5, r1
 800e4d2:	4602      	mov	r2, r0
 800e4d4:	4649      	mov	r1, r9
 800e4d6:	4640      	mov	r0, r8
 800e4d8:	f7f1 ff00 	bl	80002dc <__adddf3>
 800e4dc:	4b19      	ldr	r3, [pc, #100]	; (800e544 <__ieee754_pow+0x3fc>)
 800e4de:	4299      	cmp	r1, r3
 800e4e0:	ec45 4b19 	vmov	d9, r4, r5
 800e4e4:	4606      	mov	r6, r0
 800e4e6:	460f      	mov	r7, r1
 800e4e8:	468b      	mov	fp, r1
 800e4ea:	f340 82f1 	ble.w	800ead0 <__ieee754_pow+0x988>
 800e4ee:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800e4f2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800e4f6:	4303      	orrs	r3, r0
 800e4f8:	f000 81e4 	beq.w	800e8c4 <__ieee754_pow+0x77c>
 800e4fc:	ec51 0b18 	vmov	r0, r1, d8
 800e500:	2200      	movs	r2, #0
 800e502:	2300      	movs	r3, #0
 800e504:	f7f2 fb12 	bl	8000b2c <__aeabi_dcmplt>
 800e508:	3800      	subs	r0, #0
 800e50a:	bf18      	it	ne
 800e50c:	2001      	movne	r0, #1
 800e50e:	e72b      	b.n	800e368 <__ieee754_pow+0x220>
 800e510:	60000000 	.word	0x60000000
 800e514:	3ff71547 	.word	0x3ff71547
 800e518:	f85ddf44 	.word	0xf85ddf44
 800e51c:	3e54ae0b 	.word	0x3e54ae0b
 800e520:	55555555 	.word	0x55555555
 800e524:	3fd55555 	.word	0x3fd55555
 800e528:	652b82fe 	.word	0x652b82fe
 800e52c:	3ff71547 	.word	0x3ff71547
 800e530:	00000000 	.word	0x00000000
 800e534:	bff00000 	.word	0xbff00000
 800e538:	3ff00000 	.word	0x3ff00000
 800e53c:	3fd00000 	.word	0x3fd00000
 800e540:	3fe00000 	.word	0x3fe00000
 800e544:	408fffff 	.word	0x408fffff
 800e548:	4bd5      	ldr	r3, [pc, #852]	; (800e8a0 <__ieee754_pow+0x758>)
 800e54a:	402b      	ands	r3, r5
 800e54c:	2200      	movs	r2, #0
 800e54e:	b92b      	cbnz	r3, 800e55c <__ieee754_pow+0x414>
 800e550:	4bd4      	ldr	r3, [pc, #848]	; (800e8a4 <__ieee754_pow+0x75c>)
 800e552:	f7f2 f879 	bl	8000648 <__aeabi_dmul>
 800e556:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800e55a:	460c      	mov	r4, r1
 800e55c:	1523      	asrs	r3, r4, #20
 800e55e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800e562:	4413      	add	r3, r2
 800e564:	9305      	str	r3, [sp, #20]
 800e566:	4bd0      	ldr	r3, [pc, #832]	; (800e8a8 <__ieee754_pow+0x760>)
 800e568:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800e56c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800e570:	429c      	cmp	r4, r3
 800e572:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800e576:	dd08      	ble.n	800e58a <__ieee754_pow+0x442>
 800e578:	4bcc      	ldr	r3, [pc, #816]	; (800e8ac <__ieee754_pow+0x764>)
 800e57a:	429c      	cmp	r4, r3
 800e57c:	f340 8162 	ble.w	800e844 <__ieee754_pow+0x6fc>
 800e580:	9b05      	ldr	r3, [sp, #20]
 800e582:	3301      	adds	r3, #1
 800e584:	9305      	str	r3, [sp, #20]
 800e586:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800e58a:	2400      	movs	r4, #0
 800e58c:	00e3      	lsls	r3, r4, #3
 800e58e:	9307      	str	r3, [sp, #28]
 800e590:	4bc7      	ldr	r3, [pc, #796]	; (800e8b0 <__ieee754_pow+0x768>)
 800e592:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e596:	ed93 7b00 	vldr	d7, [r3]
 800e59a:	4629      	mov	r1, r5
 800e59c:	ec53 2b17 	vmov	r2, r3, d7
 800e5a0:	eeb0 9a47 	vmov.f32	s18, s14
 800e5a4:	eef0 9a67 	vmov.f32	s19, s15
 800e5a8:	4682      	mov	sl, r0
 800e5aa:	f7f1 fe95 	bl	80002d8 <__aeabi_dsub>
 800e5ae:	4652      	mov	r2, sl
 800e5b0:	4606      	mov	r6, r0
 800e5b2:	460f      	mov	r7, r1
 800e5b4:	462b      	mov	r3, r5
 800e5b6:	ec51 0b19 	vmov	r0, r1, d9
 800e5ba:	f7f1 fe8f 	bl	80002dc <__adddf3>
 800e5be:	4602      	mov	r2, r0
 800e5c0:	460b      	mov	r3, r1
 800e5c2:	2000      	movs	r0, #0
 800e5c4:	49bb      	ldr	r1, [pc, #748]	; (800e8b4 <__ieee754_pow+0x76c>)
 800e5c6:	f7f2 f969 	bl	800089c <__aeabi_ddiv>
 800e5ca:	ec41 0b1a 	vmov	d10, r0, r1
 800e5ce:	4602      	mov	r2, r0
 800e5d0:	460b      	mov	r3, r1
 800e5d2:	4630      	mov	r0, r6
 800e5d4:	4639      	mov	r1, r7
 800e5d6:	f7f2 f837 	bl	8000648 <__aeabi_dmul>
 800e5da:	2300      	movs	r3, #0
 800e5dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e5e0:	9302      	str	r3, [sp, #8]
 800e5e2:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800e5e6:	46ab      	mov	fp, r5
 800e5e8:	106d      	asrs	r5, r5, #1
 800e5ea:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800e5ee:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800e5f2:	ec41 0b18 	vmov	d8, r0, r1
 800e5f6:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800e5fa:	2200      	movs	r2, #0
 800e5fc:	4640      	mov	r0, r8
 800e5fe:	4649      	mov	r1, r9
 800e600:	4614      	mov	r4, r2
 800e602:	461d      	mov	r5, r3
 800e604:	f7f2 f820 	bl	8000648 <__aeabi_dmul>
 800e608:	4602      	mov	r2, r0
 800e60a:	460b      	mov	r3, r1
 800e60c:	4630      	mov	r0, r6
 800e60e:	4639      	mov	r1, r7
 800e610:	f7f1 fe62 	bl	80002d8 <__aeabi_dsub>
 800e614:	ec53 2b19 	vmov	r2, r3, d9
 800e618:	4606      	mov	r6, r0
 800e61a:	460f      	mov	r7, r1
 800e61c:	4620      	mov	r0, r4
 800e61e:	4629      	mov	r1, r5
 800e620:	f7f1 fe5a 	bl	80002d8 <__aeabi_dsub>
 800e624:	4602      	mov	r2, r0
 800e626:	460b      	mov	r3, r1
 800e628:	4650      	mov	r0, sl
 800e62a:	4659      	mov	r1, fp
 800e62c:	f7f1 fe54 	bl	80002d8 <__aeabi_dsub>
 800e630:	4642      	mov	r2, r8
 800e632:	464b      	mov	r3, r9
 800e634:	f7f2 f808 	bl	8000648 <__aeabi_dmul>
 800e638:	4602      	mov	r2, r0
 800e63a:	460b      	mov	r3, r1
 800e63c:	4630      	mov	r0, r6
 800e63e:	4639      	mov	r1, r7
 800e640:	f7f1 fe4a 	bl	80002d8 <__aeabi_dsub>
 800e644:	ec53 2b1a 	vmov	r2, r3, d10
 800e648:	f7f1 fffe 	bl	8000648 <__aeabi_dmul>
 800e64c:	ec53 2b18 	vmov	r2, r3, d8
 800e650:	ec41 0b19 	vmov	d9, r0, r1
 800e654:	ec51 0b18 	vmov	r0, r1, d8
 800e658:	f7f1 fff6 	bl	8000648 <__aeabi_dmul>
 800e65c:	a37c      	add	r3, pc, #496	; (adr r3, 800e850 <__ieee754_pow+0x708>)
 800e65e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e662:	4604      	mov	r4, r0
 800e664:	460d      	mov	r5, r1
 800e666:	f7f1 ffef 	bl	8000648 <__aeabi_dmul>
 800e66a:	a37b      	add	r3, pc, #492	; (adr r3, 800e858 <__ieee754_pow+0x710>)
 800e66c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e670:	f7f1 fe34 	bl	80002dc <__adddf3>
 800e674:	4622      	mov	r2, r4
 800e676:	462b      	mov	r3, r5
 800e678:	f7f1 ffe6 	bl	8000648 <__aeabi_dmul>
 800e67c:	a378      	add	r3, pc, #480	; (adr r3, 800e860 <__ieee754_pow+0x718>)
 800e67e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e682:	f7f1 fe2b 	bl	80002dc <__adddf3>
 800e686:	4622      	mov	r2, r4
 800e688:	462b      	mov	r3, r5
 800e68a:	f7f1 ffdd 	bl	8000648 <__aeabi_dmul>
 800e68e:	a376      	add	r3, pc, #472	; (adr r3, 800e868 <__ieee754_pow+0x720>)
 800e690:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e694:	f7f1 fe22 	bl	80002dc <__adddf3>
 800e698:	4622      	mov	r2, r4
 800e69a:	462b      	mov	r3, r5
 800e69c:	f7f1 ffd4 	bl	8000648 <__aeabi_dmul>
 800e6a0:	a373      	add	r3, pc, #460	; (adr r3, 800e870 <__ieee754_pow+0x728>)
 800e6a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6a6:	f7f1 fe19 	bl	80002dc <__adddf3>
 800e6aa:	4622      	mov	r2, r4
 800e6ac:	462b      	mov	r3, r5
 800e6ae:	f7f1 ffcb 	bl	8000648 <__aeabi_dmul>
 800e6b2:	a371      	add	r3, pc, #452	; (adr r3, 800e878 <__ieee754_pow+0x730>)
 800e6b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6b8:	f7f1 fe10 	bl	80002dc <__adddf3>
 800e6bc:	4622      	mov	r2, r4
 800e6be:	4606      	mov	r6, r0
 800e6c0:	460f      	mov	r7, r1
 800e6c2:	462b      	mov	r3, r5
 800e6c4:	4620      	mov	r0, r4
 800e6c6:	4629      	mov	r1, r5
 800e6c8:	f7f1 ffbe 	bl	8000648 <__aeabi_dmul>
 800e6cc:	4602      	mov	r2, r0
 800e6ce:	460b      	mov	r3, r1
 800e6d0:	4630      	mov	r0, r6
 800e6d2:	4639      	mov	r1, r7
 800e6d4:	f7f1 ffb8 	bl	8000648 <__aeabi_dmul>
 800e6d8:	4642      	mov	r2, r8
 800e6da:	4604      	mov	r4, r0
 800e6dc:	460d      	mov	r5, r1
 800e6de:	464b      	mov	r3, r9
 800e6e0:	ec51 0b18 	vmov	r0, r1, d8
 800e6e4:	f7f1 fdfa 	bl	80002dc <__adddf3>
 800e6e8:	ec53 2b19 	vmov	r2, r3, d9
 800e6ec:	f7f1 ffac 	bl	8000648 <__aeabi_dmul>
 800e6f0:	4622      	mov	r2, r4
 800e6f2:	462b      	mov	r3, r5
 800e6f4:	f7f1 fdf2 	bl	80002dc <__adddf3>
 800e6f8:	4642      	mov	r2, r8
 800e6fa:	4682      	mov	sl, r0
 800e6fc:	468b      	mov	fp, r1
 800e6fe:	464b      	mov	r3, r9
 800e700:	4640      	mov	r0, r8
 800e702:	4649      	mov	r1, r9
 800e704:	f7f1 ffa0 	bl	8000648 <__aeabi_dmul>
 800e708:	4b6b      	ldr	r3, [pc, #428]	; (800e8b8 <__ieee754_pow+0x770>)
 800e70a:	2200      	movs	r2, #0
 800e70c:	4606      	mov	r6, r0
 800e70e:	460f      	mov	r7, r1
 800e710:	f7f1 fde4 	bl	80002dc <__adddf3>
 800e714:	4652      	mov	r2, sl
 800e716:	465b      	mov	r3, fp
 800e718:	f7f1 fde0 	bl	80002dc <__adddf3>
 800e71c:	2000      	movs	r0, #0
 800e71e:	4604      	mov	r4, r0
 800e720:	460d      	mov	r5, r1
 800e722:	4602      	mov	r2, r0
 800e724:	460b      	mov	r3, r1
 800e726:	4640      	mov	r0, r8
 800e728:	4649      	mov	r1, r9
 800e72a:	f7f1 ff8d 	bl	8000648 <__aeabi_dmul>
 800e72e:	4b62      	ldr	r3, [pc, #392]	; (800e8b8 <__ieee754_pow+0x770>)
 800e730:	4680      	mov	r8, r0
 800e732:	4689      	mov	r9, r1
 800e734:	2200      	movs	r2, #0
 800e736:	4620      	mov	r0, r4
 800e738:	4629      	mov	r1, r5
 800e73a:	f7f1 fdcd 	bl	80002d8 <__aeabi_dsub>
 800e73e:	4632      	mov	r2, r6
 800e740:	463b      	mov	r3, r7
 800e742:	f7f1 fdc9 	bl	80002d8 <__aeabi_dsub>
 800e746:	4602      	mov	r2, r0
 800e748:	460b      	mov	r3, r1
 800e74a:	4650      	mov	r0, sl
 800e74c:	4659      	mov	r1, fp
 800e74e:	f7f1 fdc3 	bl	80002d8 <__aeabi_dsub>
 800e752:	ec53 2b18 	vmov	r2, r3, d8
 800e756:	f7f1 ff77 	bl	8000648 <__aeabi_dmul>
 800e75a:	4622      	mov	r2, r4
 800e75c:	4606      	mov	r6, r0
 800e75e:	460f      	mov	r7, r1
 800e760:	462b      	mov	r3, r5
 800e762:	ec51 0b19 	vmov	r0, r1, d9
 800e766:	f7f1 ff6f 	bl	8000648 <__aeabi_dmul>
 800e76a:	4602      	mov	r2, r0
 800e76c:	460b      	mov	r3, r1
 800e76e:	4630      	mov	r0, r6
 800e770:	4639      	mov	r1, r7
 800e772:	f7f1 fdb3 	bl	80002dc <__adddf3>
 800e776:	4606      	mov	r6, r0
 800e778:	460f      	mov	r7, r1
 800e77a:	4602      	mov	r2, r0
 800e77c:	460b      	mov	r3, r1
 800e77e:	4640      	mov	r0, r8
 800e780:	4649      	mov	r1, r9
 800e782:	f7f1 fdab 	bl	80002dc <__adddf3>
 800e786:	a33e      	add	r3, pc, #248	; (adr r3, 800e880 <__ieee754_pow+0x738>)
 800e788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e78c:	2000      	movs	r0, #0
 800e78e:	4604      	mov	r4, r0
 800e790:	460d      	mov	r5, r1
 800e792:	f7f1 ff59 	bl	8000648 <__aeabi_dmul>
 800e796:	4642      	mov	r2, r8
 800e798:	ec41 0b18 	vmov	d8, r0, r1
 800e79c:	464b      	mov	r3, r9
 800e79e:	4620      	mov	r0, r4
 800e7a0:	4629      	mov	r1, r5
 800e7a2:	f7f1 fd99 	bl	80002d8 <__aeabi_dsub>
 800e7a6:	4602      	mov	r2, r0
 800e7a8:	460b      	mov	r3, r1
 800e7aa:	4630      	mov	r0, r6
 800e7ac:	4639      	mov	r1, r7
 800e7ae:	f7f1 fd93 	bl	80002d8 <__aeabi_dsub>
 800e7b2:	a335      	add	r3, pc, #212	; (adr r3, 800e888 <__ieee754_pow+0x740>)
 800e7b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7b8:	f7f1 ff46 	bl	8000648 <__aeabi_dmul>
 800e7bc:	a334      	add	r3, pc, #208	; (adr r3, 800e890 <__ieee754_pow+0x748>)
 800e7be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7c2:	4606      	mov	r6, r0
 800e7c4:	460f      	mov	r7, r1
 800e7c6:	4620      	mov	r0, r4
 800e7c8:	4629      	mov	r1, r5
 800e7ca:	f7f1 ff3d 	bl	8000648 <__aeabi_dmul>
 800e7ce:	4602      	mov	r2, r0
 800e7d0:	460b      	mov	r3, r1
 800e7d2:	4630      	mov	r0, r6
 800e7d4:	4639      	mov	r1, r7
 800e7d6:	f7f1 fd81 	bl	80002dc <__adddf3>
 800e7da:	9a07      	ldr	r2, [sp, #28]
 800e7dc:	4b37      	ldr	r3, [pc, #220]	; (800e8bc <__ieee754_pow+0x774>)
 800e7de:	4413      	add	r3, r2
 800e7e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7e4:	f7f1 fd7a 	bl	80002dc <__adddf3>
 800e7e8:	4682      	mov	sl, r0
 800e7ea:	9805      	ldr	r0, [sp, #20]
 800e7ec:	468b      	mov	fp, r1
 800e7ee:	f7f1 fec1 	bl	8000574 <__aeabi_i2d>
 800e7f2:	9a07      	ldr	r2, [sp, #28]
 800e7f4:	4b32      	ldr	r3, [pc, #200]	; (800e8c0 <__ieee754_pow+0x778>)
 800e7f6:	4413      	add	r3, r2
 800e7f8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e7fc:	4606      	mov	r6, r0
 800e7fe:	460f      	mov	r7, r1
 800e800:	4652      	mov	r2, sl
 800e802:	465b      	mov	r3, fp
 800e804:	ec51 0b18 	vmov	r0, r1, d8
 800e808:	f7f1 fd68 	bl	80002dc <__adddf3>
 800e80c:	4642      	mov	r2, r8
 800e80e:	464b      	mov	r3, r9
 800e810:	f7f1 fd64 	bl	80002dc <__adddf3>
 800e814:	4632      	mov	r2, r6
 800e816:	463b      	mov	r3, r7
 800e818:	f7f1 fd60 	bl	80002dc <__adddf3>
 800e81c:	2000      	movs	r0, #0
 800e81e:	4632      	mov	r2, r6
 800e820:	463b      	mov	r3, r7
 800e822:	4604      	mov	r4, r0
 800e824:	460d      	mov	r5, r1
 800e826:	f7f1 fd57 	bl	80002d8 <__aeabi_dsub>
 800e82a:	4642      	mov	r2, r8
 800e82c:	464b      	mov	r3, r9
 800e82e:	f7f1 fd53 	bl	80002d8 <__aeabi_dsub>
 800e832:	ec53 2b18 	vmov	r2, r3, d8
 800e836:	f7f1 fd4f 	bl	80002d8 <__aeabi_dsub>
 800e83a:	4602      	mov	r2, r0
 800e83c:	460b      	mov	r3, r1
 800e83e:	4650      	mov	r0, sl
 800e840:	4659      	mov	r1, fp
 800e842:	e610      	b.n	800e466 <__ieee754_pow+0x31e>
 800e844:	2401      	movs	r4, #1
 800e846:	e6a1      	b.n	800e58c <__ieee754_pow+0x444>
 800e848:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800e898 <__ieee754_pow+0x750>
 800e84c:	e617      	b.n	800e47e <__ieee754_pow+0x336>
 800e84e:	bf00      	nop
 800e850:	4a454eef 	.word	0x4a454eef
 800e854:	3fca7e28 	.word	0x3fca7e28
 800e858:	93c9db65 	.word	0x93c9db65
 800e85c:	3fcd864a 	.word	0x3fcd864a
 800e860:	a91d4101 	.word	0xa91d4101
 800e864:	3fd17460 	.word	0x3fd17460
 800e868:	518f264d 	.word	0x518f264d
 800e86c:	3fd55555 	.word	0x3fd55555
 800e870:	db6fabff 	.word	0xdb6fabff
 800e874:	3fdb6db6 	.word	0x3fdb6db6
 800e878:	33333303 	.word	0x33333303
 800e87c:	3fe33333 	.word	0x3fe33333
 800e880:	e0000000 	.word	0xe0000000
 800e884:	3feec709 	.word	0x3feec709
 800e888:	dc3a03fd 	.word	0xdc3a03fd
 800e88c:	3feec709 	.word	0x3feec709
 800e890:	145b01f5 	.word	0x145b01f5
 800e894:	be3e2fe0 	.word	0xbe3e2fe0
 800e898:	00000000 	.word	0x00000000
 800e89c:	3ff00000 	.word	0x3ff00000
 800e8a0:	7ff00000 	.word	0x7ff00000
 800e8a4:	43400000 	.word	0x43400000
 800e8a8:	0003988e 	.word	0x0003988e
 800e8ac:	000bb679 	.word	0x000bb679
 800e8b0:	08010350 	.word	0x08010350
 800e8b4:	3ff00000 	.word	0x3ff00000
 800e8b8:	40080000 	.word	0x40080000
 800e8bc:	08010370 	.word	0x08010370
 800e8c0:	08010360 	.word	0x08010360
 800e8c4:	a3b5      	add	r3, pc, #724	; (adr r3, 800eb9c <__ieee754_pow+0xa54>)
 800e8c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8ca:	4640      	mov	r0, r8
 800e8cc:	4649      	mov	r1, r9
 800e8ce:	f7f1 fd05 	bl	80002dc <__adddf3>
 800e8d2:	4622      	mov	r2, r4
 800e8d4:	ec41 0b1a 	vmov	d10, r0, r1
 800e8d8:	462b      	mov	r3, r5
 800e8da:	4630      	mov	r0, r6
 800e8dc:	4639      	mov	r1, r7
 800e8de:	f7f1 fcfb 	bl	80002d8 <__aeabi_dsub>
 800e8e2:	4602      	mov	r2, r0
 800e8e4:	460b      	mov	r3, r1
 800e8e6:	ec51 0b1a 	vmov	r0, r1, d10
 800e8ea:	f7f2 f93d 	bl	8000b68 <__aeabi_dcmpgt>
 800e8ee:	2800      	cmp	r0, #0
 800e8f0:	f47f ae04 	bne.w	800e4fc <__ieee754_pow+0x3b4>
 800e8f4:	4aa4      	ldr	r2, [pc, #656]	; (800eb88 <__ieee754_pow+0xa40>)
 800e8f6:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800e8fa:	4293      	cmp	r3, r2
 800e8fc:	f340 8108 	ble.w	800eb10 <__ieee754_pow+0x9c8>
 800e900:	151b      	asrs	r3, r3, #20
 800e902:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800e906:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800e90a:	fa4a f303 	asr.w	r3, sl, r3
 800e90e:	445b      	add	r3, fp
 800e910:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800e914:	4e9d      	ldr	r6, [pc, #628]	; (800eb8c <__ieee754_pow+0xa44>)
 800e916:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800e91a:	4116      	asrs	r6, r2
 800e91c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800e920:	2000      	movs	r0, #0
 800e922:	ea23 0106 	bic.w	r1, r3, r6
 800e926:	f1c2 0214 	rsb	r2, r2, #20
 800e92a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800e92e:	fa4a fa02 	asr.w	sl, sl, r2
 800e932:	f1bb 0f00 	cmp.w	fp, #0
 800e936:	4602      	mov	r2, r0
 800e938:	460b      	mov	r3, r1
 800e93a:	4620      	mov	r0, r4
 800e93c:	4629      	mov	r1, r5
 800e93e:	bfb8      	it	lt
 800e940:	f1ca 0a00 	rsblt	sl, sl, #0
 800e944:	f7f1 fcc8 	bl	80002d8 <__aeabi_dsub>
 800e948:	ec41 0b19 	vmov	d9, r0, r1
 800e94c:	4642      	mov	r2, r8
 800e94e:	464b      	mov	r3, r9
 800e950:	ec51 0b19 	vmov	r0, r1, d9
 800e954:	f7f1 fcc2 	bl	80002dc <__adddf3>
 800e958:	a37b      	add	r3, pc, #492	; (adr r3, 800eb48 <__ieee754_pow+0xa00>)
 800e95a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e95e:	2000      	movs	r0, #0
 800e960:	4604      	mov	r4, r0
 800e962:	460d      	mov	r5, r1
 800e964:	f7f1 fe70 	bl	8000648 <__aeabi_dmul>
 800e968:	ec53 2b19 	vmov	r2, r3, d9
 800e96c:	4606      	mov	r6, r0
 800e96e:	460f      	mov	r7, r1
 800e970:	4620      	mov	r0, r4
 800e972:	4629      	mov	r1, r5
 800e974:	f7f1 fcb0 	bl	80002d8 <__aeabi_dsub>
 800e978:	4602      	mov	r2, r0
 800e97a:	460b      	mov	r3, r1
 800e97c:	4640      	mov	r0, r8
 800e97e:	4649      	mov	r1, r9
 800e980:	f7f1 fcaa 	bl	80002d8 <__aeabi_dsub>
 800e984:	a372      	add	r3, pc, #456	; (adr r3, 800eb50 <__ieee754_pow+0xa08>)
 800e986:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e98a:	f7f1 fe5d 	bl	8000648 <__aeabi_dmul>
 800e98e:	a372      	add	r3, pc, #456	; (adr r3, 800eb58 <__ieee754_pow+0xa10>)
 800e990:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e994:	4680      	mov	r8, r0
 800e996:	4689      	mov	r9, r1
 800e998:	4620      	mov	r0, r4
 800e99a:	4629      	mov	r1, r5
 800e99c:	f7f1 fe54 	bl	8000648 <__aeabi_dmul>
 800e9a0:	4602      	mov	r2, r0
 800e9a2:	460b      	mov	r3, r1
 800e9a4:	4640      	mov	r0, r8
 800e9a6:	4649      	mov	r1, r9
 800e9a8:	f7f1 fc98 	bl	80002dc <__adddf3>
 800e9ac:	4604      	mov	r4, r0
 800e9ae:	460d      	mov	r5, r1
 800e9b0:	4602      	mov	r2, r0
 800e9b2:	460b      	mov	r3, r1
 800e9b4:	4630      	mov	r0, r6
 800e9b6:	4639      	mov	r1, r7
 800e9b8:	f7f1 fc90 	bl	80002dc <__adddf3>
 800e9bc:	4632      	mov	r2, r6
 800e9be:	463b      	mov	r3, r7
 800e9c0:	4680      	mov	r8, r0
 800e9c2:	4689      	mov	r9, r1
 800e9c4:	f7f1 fc88 	bl	80002d8 <__aeabi_dsub>
 800e9c8:	4602      	mov	r2, r0
 800e9ca:	460b      	mov	r3, r1
 800e9cc:	4620      	mov	r0, r4
 800e9ce:	4629      	mov	r1, r5
 800e9d0:	f7f1 fc82 	bl	80002d8 <__aeabi_dsub>
 800e9d4:	4642      	mov	r2, r8
 800e9d6:	4606      	mov	r6, r0
 800e9d8:	460f      	mov	r7, r1
 800e9da:	464b      	mov	r3, r9
 800e9dc:	4640      	mov	r0, r8
 800e9de:	4649      	mov	r1, r9
 800e9e0:	f7f1 fe32 	bl	8000648 <__aeabi_dmul>
 800e9e4:	a35e      	add	r3, pc, #376	; (adr r3, 800eb60 <__ieee754_pow+0xa18>)
 800e9e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9ea:	4604      	mov	r4, r0
 800e9ec:	460d      	mov	r5, r1
 800e9ee:	f7f1 fe2b 	bl	8000648 <__aeabi_dmul>
 800e9f2:	a35d      	add	r3, pc, #372	; (adr r3, 800eb68 <__ieee754_pow+0xa20>)
 800e9f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9f8:	f7f1 fc6e 	bl	80002d8 <__aeabi_dsub>
 800e9fc:	4622      	mov	r2, r4
 800e9fe:	462b      	mov	r3, r5
 800ea00:	f7f1 fe22 	bl	8000648 <__aeabi_dmul>
 800ea04:	a35a      	add	r3, pc, #360	; (adr r3, 800eb70 <__ieee754_pow+0xa28>)
 800ea06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea0a:	f7f1 fc67 	bl	80002dc <__adddf3>
 800ea0e:	4622      	mov	r2, r4
 800ea10:	462b      	mov	r3, r5
 800ea12:	f7f1 fe19 	bl	8000648 <__aeabi_dmul>
 800ea16:	a358      	add	r3, pc, #352	; (adr r3, 800eb78 <__ieee754_pow+0xa30>)
 800ea18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea1c:	f7f1 fc5c 	bl	80002d8 <__aeabi_dsub>
 800ea20:	4622      	mov	r2, r4
 800ea22:	462b      	mov	r3, r5
 800ea24:	f7f1 fe10 	bl	8000648 <__aeabi_dmul>
 800ea28:	a355      	add	r3, pc, #340	; (adr r3, 800eb80 <__ieee754_pow+0xa38>)
 800ea2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea2e:	f7f1 fc55 	bl	80002dc <__adddf3>
 800ea32:	4622      	mov	r2, r4
 800ea34:	462b      	mov	r3, r5
 800ea36:	f7f1 fe07 	bl	8000648 <__aeabi_dmul>
 800ea3a:	4602      	mov	r2, r0
 800ea3c:	460b      	mov	r3, r1
 800ea3e:	4640      	mov	r0, r8
 800ea40:	4649      	mov	r1, r9
 800ea42:	f7f1 fc49 	bl	80002d8 <__aeabi_dsub>
 800ea46:	4604      	mov	r4, r0
 800ea48:	460d      	mov	r5, r1
 800ea4a:	4602      	mov	r2, r0
 800ea4c:	460b      	mov	r3, r1
 800ea4e:	4640      	mov	r0, r8
 800ea50:	4649      	mov	r1, r9
 800ea52:	f7f1 fdf9 	bl	8000648 <__aeabi_dmul>
 800ea56:	2200      	movs	r2, #0
 800ea58:	ec41 0b19 	vmov	d9, r0, r1
 800ea5c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ea60:	4620      	mov	r0, r4
 800ea62:	4629      	mov	r1, r5
 800ea64:	f7f1 fc38 	bl	80002d8 <__aeabi_dsub>
 800ea68:	4602      	mov	r2, r0
 800ea6a:	460b      	mov	r3, r1
 800ea6c:	ec51 0b19 	vmov	r0, r1, d9
 800ea70:	f7f1 ff14 	bl	800089c <__aeabi_ddiv>
 800ea74:	4632      	mov	r2, r6
 800ea76:	4604      	mov	r4, r0
 800ea78:	460d      	mov	r5, r1
 800ea7a:	463b      	mov	r3, r7
 800ea7c:	4640      	mov	r0, r8
 800ea7e:	4649      	mov	r1, r9
 800ea80:	f7f1 fde2 	bl	8000648 <__aeabi_dmul>
 800ea84:	4632      	mov	r2, r6
 800ea86:	463b      	mov	r3, r7
 800ea88:	f7f1 fc28 	bl	80002dc <__adddf3>
 800ea8c:	4602      	mov	r2, r0
 800ea8e:	460b      	mov	r3, r1
 800ea90:	4620      	mov	r0, r4
 800ea92:	4629      	mov	r1, r5
 800ea94:	f7f1 fc20 	bl	80002d8 <__aeabi_dsub>
 800ea98:	4642      	mov	r2, r8
 800ea9a:	464b      	mov	r3, r9
 800ea9c:	f7f1 fc1c 	bl	80002d8 <__aeabi_dsub>
 800eaa0:	460b      	mov	r3, r1
 800eaa2:	4602      	mov	r2, r0
 800eaa4:	493a      	ldr	r1, [pc, #232]	; (800eb90 <__ieee754_pow+0xa48>)
 800eaa6:	2000      	movs	r0, #0
 800eaa8:	f7f1 fc16 	bl	80002d8 <__aeabi_dsub>
 800eaac:	ec41 0b10 	vmov	d0, r0, r1
 800eab0:	ee10 3a90 	vmov	r3, s1
 800eab4:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800eab8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800eabc:	da2b      	bge.n	800eb16 <__ieee754_pow+0x9ce>
 800eabe:	4650      	mov	r0, sl
 800eac0:	f001 f8ce 	bl	800fc60 <scalbn>
 800eac4:	ec51 0b10 	vmov	r0, r1, d0
 800eac8:	ec53 2b18 	vmov	r2, r3, d8
 800eacc:	f7ff bbed 	b.w	800e2aa <__ieee754_pow+0x162>
 800ead0:	4b30      	ldr	r3, [pc, #192]	; (800eb94 <__ieee754_pow+0xa4c>)
 800ead2:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800ead6:	429e      	cmp	r6, r3
 800ead8:	f77f af0c 	ble.w	800e8f4 <__ieee754_pow+0x7ac>
 800eadc:	4b2e      	ldr	r3, [pc, #184]	; (800eb98 <__ieee754_pow+0xa50>)
 800eade:	440b      	add	r3, r1
 800eae0:	4303      	orrs	r3, r0
 800eae2:	d009      	beq.n	800eaf8 <__ieee754_pow+0x9b0>
 800eae4:	ec51 0b18 	vmov	r0, r1, d8
 800eae8:	2200      	movs	r2, #0
 800eaea:	2300      	movs	r3, #0
 800eaec:	f7f2 f81e 	bl	8000b2c <__aeabi_dcmplt>
 800eaf0:	3800      	subs	r0, #0
 800eaf2:	bf18      	it	ne
 800eaf4:	2001      	movne	r0, #1
 800eaf6:	e447      	b.n	800e388 <__ieee754_pow+0x240>
 800eaf8:	4622      	mov	r2, r4
 800eafa:	462b      	mov	r3, r5
 800eafc:	f7f1 fbec 	bl	80002d8 <__aeabi_dsub>
 800eb00:	4642      	mov	r2, r8
 800eb02:	464b      	mov	r3, r9
 800eb04:	f7f2 f826 	bl	8000b54 <__aeabi_dcmpge>
 800eb08:	2800      	cmp	r0, #0
 800eb0a:	f43f aef3 	beq.w	800e8f4 <__ieee754_pow+0x7ac>
 800eb0e:	e7e9      	b.n	800eae4 <__ieee754_pow+0x99c>
 800eb10:	f04f 0a00 	mov.w	sl, #0
 800eb14:	e71a      	b.n	800e94c <__ieee754_pow+0x804>
 800eb16:	ec51 0b10 	vmov	r0, r1, d0
 800eb1a:	4619      	mov	r1, r3
 800eb1c:	e7d4      	b.n	800eac8 <__ieee754_pow+0x980>
 800eb1e:	491c      	ldr	r1, [pc, #112]	; (800eb90 <__ieee754_pow+0xa48>)
 800eb20:	2000      	movs	r0, #0
 800eb22:	f7ff bb30 	b.w	800e186 <__ieee754_pow+0x3e>
 800eb26:	2000      	movs	r0, #0
 800eb28:	2100      	movs	r1, #0
 800eb2a:	f7ff bb2c 	b.w	800e186 <__ieee754_pow+0x3e>
 800eb2e:	4630      	mov	r0, r6
 800eb30:	4639      	mov	r1, r7
 800eb32:	f7ff bb28 	b.w	800e186 <__ieee754_pow+0x3e>
 800eb36:	9204      	str	r2, [sp, #16]
 800eb38:	f7ff bb7a 	b.w	800e230 <__ieee754_pow+0xe8>
 800eb3c:	2300      	movs	r3, #0
 800eb3e:	f7ff bb64 	b.w	800e20a <__ieee754_pow+0xc2>
 800eb42:	bf00      	nop
 800eb44:	f3af 8000 	nop.w
 800eb48:	00000000 	.word	0x00000000
 800eb4c:	3fe62e43 	.word	0x3fe62e43
 800eb50:	fefa39ef 	.word	0xfefa39ef
 800eb54:	3fe62e42 	.word	0x3fe62e42
 800eb58:	0ca86c39 	.word	0x0ca86c39
 800eb5c:	be205c61 	.word	0xbe205c61
 800eb60:	72bea4d0 	.word	0x72bea4d0
 800eb64:	3e663769 	.word	0x3e663769
 800eb68:	c5d26bf1 	.word	0xc5d26bf1
 800eb6c:	3ebbbd41 	.word	0x3ebbbd41
 800eb70:	af25de2c 	.word	0xaf25de2c
 800eb74:	3f11566a 	.word	0x3f11566a
 800eb78:	16bebd93 	.word	0x16bebd93
 800eb7c:	3f66c16c 	.word	0x3f66c16c
 800eb80:	5555553e 	.word	0x5555553e
 800eb84:	3fc55555 	.word	0x3fc55555
 800eb88:	3fe00000 	.word	0x3fe00000
 800eb8c:	000fffff 	.word	0x000fffff
 800eb90:	3ff00000 	.word	0x3ff00000
 800eb94:	4090cbff 	.word	0x4090cbff
 800eb98:	3f6f3400 	.word	0x3f6f3400
 800eb9c:	652b82fe 	.word	0x652b82fe
 800eba0:	3c971547 	.word	0x3c971547
 800eba4:	00000000 	.word	0x00000000

0800eba8 <__ieee754_rem_pio2>:
 800eba8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ebac:	ed2d 8b02 	vpush	{d8}
 800ebb0:	ec55 4b10 	vmov	r4, r5, d0
 800ebb4:	4bca      	ldr	r3, [pc, #808]	; (800eee0 <__ieee754_rem_pio2+0x338>)
 800ebb6:	b08b      	sub	sp, #44	; 0x2c
 800ebb8:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800ebbc:	4598      	cmp	r8, r3
 800ebbe:	4682      	mov	sl, r0
 800ebc0:	9502      	str	r5, [sp, #8]
 800ebc2:	dc08      	bgt.n	800ebd6 <__ieee754_rem_pio2+0x2e>
 800ebc4:	2200      	movs	r2, #0
 800ebc6:	2300      	movs	r3, #0
 800ebc8:	ed80 0b00 	vstr	d0, [r0]
 800ebcc:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800ebd0:	f04f 0b00 	mov.w	fp, #0
 800ebd4:	e028      	b.n	800ec28 <__ieee754_rem_pio2+0x80>
 800ebd6:	4bc3      	ldr	r3, [pc, #780]	; (800eee4 <__ieee754_rem_pio2+0x33c>)
 800ebd8:	4598      	cmp	r8, r3
 800ebda:	dc78      	bgt.n	800ecce <__ieee754_rem_pio2+0x126>
 800ebdc:	9b02      	ldr	r3, [sp, #8]
 800ebde:	4ec2      	ldr	r6, [pc, #776]	; (800eee8 <__ieee754_rem_pio2+0x340>)
 800ebe0:	2b00      	cmp	r3, #0
 800ebe2:	ee10 0a10 	vmov	r0, s0
 800ebe6:	a3b0      	add	r3, pc, #704	; (adr r3, 800eea8 <__ieee754_rem_pio2+0x300>)
 800ebe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebec:	4629      	mov	r1, r5
 800ebee:	dd39      	ble.n	800ec64 <__ieee754_rem_pio2+0xbc>
 800ebf0:	f7f1 fb72 	bl	80002d8 <__aeabi_dsub>
 800ebf4:	45b0      	cmp	r8, r6
 800ebf6:	4604      	mov	r4, r0
 800ebf8:	460d      	mov	r5, r1
 800ebfa:	d01b      	beq.n	800ec34 <__ieee754_rem_pio2+0x8c>
 800ebfc:	a3ac      	add	r3, pc, #688	; (adr r3, 800eeb0 <__ieee754_rem_pio2+0x308>)
 800ebfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec02:	f7f1 fb69 	bl	80002d8 <__aeabi_dsub>
 800ec06:	4602      	mov	r2, r0
 800ec08:	460b      	mov	r3, r1
 800ec0a:	e9ca 2300 	strd	r2, r3, [sl]
 800ec0e:	4620      	mov	r0, r4
 800ec10:	4629      	mov	r1, r5
 800ec12:	f7f1 fb61 	bl	80002d8 <__aeabi_dsub>
 800ec16:	a3a6      	add	r3, pc, #664	; (adr r3, 800eeb0 <__ieee754_rem_pio2+0x308>)
 800ec18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec1c:	f7f1 fb5c 	bl	80002d8 <__aeabi_dsub>
 800ec20:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800ec24:	f04f 0b01 	mov.w	fp, #1
 800ec28:	4658      	mov	r0, fp
 800ec2a:	b00b      	add	sp, #44	; 0x2c
 800ec2c:	ecbd 8b02 	vpop	{d8}
 800ec30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec34:	a3a0      	add	r3, pc, #640	; (adr r3, 800eeb8 <__ieee754_rem_pio2+0x310>)
 800ec36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec3a:	f7f1 fb4d 	bl	80002d8 <__aeabi_dsub>
 800ec3e:	a3a0      	add	r3, pc, #640	; (adr r3, 800eec0 <__ieee754_rem_pio2+0x318>)
 800ec40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec44:	4604      	mov	r4, r0
 800ec46:	460d      	mov	r5, r1
 800ec48:	f7f1 fb46 	bl	80002d8 <__aeabi_dsub>
 800ec4c:	4602      	mov	r2, r0
 800ec4e:	460b      	mov	r3, r1
 800ec50:	e9ca 2300 	strd	r2, r3, [sl]
 800ec54:	4620      	mov	r0, r4
 800ec56:	4629      	mov	r1, r5
 800ec58:	f7f1 fb3e 	bl	80002d8 <__aeabi_dsub>
 800ec5c:	a398      	add	r3, pc, #608	; (adr r3, 800eec0 <__ieee754_rem_pio2+0x318>)
 800ec5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec62:	e7db      	b.n	800ec1c <__ieee754_rem_pio2+0x74>
 800ec64:	f7f1 fb3a 	bl	80002dc <__adddf3>
 800ec68:	45b0      	cmp	r8, r6
 800ec6a:	4604      	mov	r4, r0
 800ec6c:	460d      	mov	r5, r1
 800ec6e:	d016      	beq.n	800ec9e <__ieee754_rem_pio2+0xf6>
 800ec70:	a38f      	add	r3, pc, #572	; (adr r3, 800eeb0 <__ieee754_rem_pio2+0x308>)
 800ec72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec76:	f7f1 fb31 	bl	80002dc <__adddf3>
 800ec7a:	4602      	mov	r2, r0
 800ec7c:	460b      	mov	r3, r1
 800ec7e:	e9ca 2300 	strd	r2, r3, [sl]
 800ec82:	4620      	mov	r0, r4
 800ec84:	4629      	mov	r1, r5
 800ec86:	f7f1 fb27 	bl	80002d8 <__aeabi_dsub>
 800ec8a:	a389      	add	r3, pc, #548	; (adr r3, 800eeb0 <__ieee754_rem_pio2+0x308>)
 800ec8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec90:	f7f1 fb24 	bl	80002dc <__adddf3>
 800ec94:	f04f 3bff 	mov.w	fp, #4294967295
 800ec98:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800ec9c:	e7c4      	b.n	800ec28 <__ieee754_rem_pio2+0x80>
 800ec9e:	a386      	add	r3, pc, #536	; (adr r3, 800eeb8 <__ieee754_rem_pio2+0x310>)
 800eca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eca4:	f7f1 fb1a 	bl	80002dc <__adddf3>
 800eca8:	a385      	add	r3, pc, #532	; (adr r3, 800eec0 <__ieee754_rem_pio2+0x318>)
 800ecaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecae:	4604      	mov	r4, r0
 800ecb0:	460d      	mov	r5, r1
 800ecb2:	f7f1 fb13 	bl	80002dc <__adddf3>
 800ecb6:	4602      	mov	r2, r0
 800ecb8:	460b      	mov	r3, r1
 800ecba:	e9ca 2300 	strd	r2, r3, [sl]
 800ecbe:	4620      	mov	r0, r4
 800ecc0:	4629      	mov	r1, r5
 800ecc2:	f7f1 fb09 	bl	80002d8 <__aeabi_dsub>
 800ecc6:	a37e      	add	r3, pc, #504	; (adr r3, 800eec0 <__ieee754_rem_pio2+0x318>)
 800ecc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eccc:	e7e0      	b.n	800ec90 <__ieee754_rem_pio2+0xe8>
 800ecce:	4b87      	ldr	r3, [pc, #540]	; (800eeec <__ieee754_rem_pio2+0x344>)
 800ecd0:	4598      	cmp	r8, r3
 800ecd2:	f300 80d9 	bgt.w	800ee88 <__ieee754_rem_pio2+0x2e0>
 800ecd6:	f000 ff2d 	bl	800fb34 <fabs>
 800ecda:	ec55 4b10 	vmov	r4, r5, d0
 800ecde:	ee10 0a10 	vmov	r0, s0
 800ece2:	a379      	add	r3, pc, #484	; (adr r3, 800eec8 <__ieee754_rem_pio2+0x320>)
 800ece4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ece8:	4629      	mov	r1, r5
 800ecea:	f7f1 fcad 	bl	8000648 <__aeabi_dmul>
 800ecee:	4b80      	ldr	r3, [pc, #512]	; (800eef0 <__ieee754_rem_pio2+0x348>)
 800ecf0:	2200      	movs	r2, #0
 800ecf2:	f7f1 faf3 	bl	80002dc <__adddf3>
 800ecf6:	f7f1 ff57 	bl	8000ba8 <__aeabi_d2iz>
 800ecfa:	4683      	mov	fp, r0
 800ecfc:	f7f1 fc3a 	bl	8000574 <__aeabi_i2d>
 800ed00:	4602      	mov	r2, r0
 800ed02:	460b      	mov	r3, r1
 800ed04:	ec43 2b18 	vmov	d8, r2, r3
 800ed08:	a367      	add	r3, pc, #412	; (adr r3, 800eea8 <__ieee754_rem_pio2+0x300>)
 800ed0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed0e:	f7f1 fc9b 	bl	8000648 <__aeabi_dmul>
 800ed12:	4602      	mov	r2, r0
 800ed14:	460b      	mov	r3, r1
 800ed16:	4620      	mov	r0, r4
 800ed18:	4629      	mov	r1, r5
 800ed1a:	f7f1 fadd 	bl	80002d8 <__aeabi_dsub>
 800ed1e:	a364      	add	r3, pc, #400	; (adr r3, 800eeb0 <__ieee754_rem_pio2+0x308>)
 800ed20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed24:	4606      	mov	r6, r0
 800ed26:	460f      	mov	r7, r1
 800ed28:	ec51 0b18 	vmov	r0, r1, d8
 800ed2c:	f7f1 fc8c 	bl	8000648 <__aeabi_dmul>
 800ed30:	f1bb 0f1f 	cmp.w	fp, #31
 800ed34:	4604      	mov	r4, r0
 800ed36:	460d      	mov	r5, r1
 800ed38:	dc0d      	bgt.n	800ed56 <__ieee754_rem_pio2+0x1ae>
 800ed3a:	4b6e      	ldr	r3, [pc, #440]	; (800eef4 <__ieee754_rem_pio2+0x34c>)
 800ed3c:	f10b 32ff 	add.w	r2, fp, #4294967295
 800ed40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ed44:	4543      	cmp	r3, r8
 800ed46:	d006      	beq.n	800ed56 <__ieee754_rem_pio2+0x1ae>
 800ed48:	4622      	mov	r2, r4
 800ed4a:	462b      	mov	r3, r5
 800ed4c:	4630      	mov	r0, r6
 800ed4e:	4639      	mov	r1, r7
 800ed50:	f7f1 fac2 	bl	80002d8 <__aeabi_dsub>
 800ed54:	e00f      	b.n	800ed76 <__ieee754_rem_pio2+0x1ce>
 800ed56:	462b      	mov	r3, r5
 800ed58:	4622      	mov	r2, r4
 800ed5a:	4630      	mov	r0, r6
 800ed5c:	4639      	mov	r1, r7
 800ed5e:	f7f1 fabb 	bl	80002d8 <__aeabi_dsub>
 800ed62:	ea4f 5328 	mov.w	r3, r8, asr #20
 800ed66:	9303      	str	r3, [sp, #12]
 800ed68:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800ed6c:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 800ed70:	f1b8 0f10 	cmp.w	r8, #16
 800ed74:	dc02      	bgt.n	800ed7c <__ieee754_rem_pio2+0x1d4>
 800ed76:	e9ca 0100 	strd	r0, r1, [sl]
 800ed7a:	e039      	b.n	800edf0 <__ieee754_rem_pio2+0x248>
 800ed7c:	a34e      	add	r3, pc, #312	; (adr r3, 800eeb8 <__ieee754_rem_pio2+0x310>)
 800ed7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed82:	ec51 0b18 	vmov	r0, r1, d8
 800ed86:	f7f1 fc5f 	bl	8000648 <__aeabi_dmul>
 800ed8a:	4604      	mov	r4, r0
 800ed8c:	460d      	mov	r5, r1
 800ed8e:	4602      	mov	r2, r0
 800ed90:	460b      	mov	r3, r1
 800ed92:	4630      	mov	r0, r6
 800ed94:	4639      	mov	r1, r7
 800ed96:	f7f1 fa9f 	bl	80002d8 <__aeabi_dsub>
 800ed9a:	4602      	mov	r2, r0
 800ed9c:	460b      	mov	r3, r1
 800ed9e:	4680      	mov	r8, r0
 800eda0:	4689      	mov	r9, r1
 800eda2:	4630      	mov	r0, r6
 800eda4:	4639      	mov	r1, r7
 800eda6:	f7f1 fa97 	bl	80002d8 <__aeabi_dsub>
 800edaa:	4622      	mov	r2, r4
 800edac:	462b      	mov	r3, r5
 800edae:	f7f1 fa93 	bl	80002d8 <__aeabi_dsub>
 800edb2:	a343      	add	r3, pc, #268	; (adr r3, 800eec0 <__ieee754_rem_pio2+0x318>)
 800edb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edb8:	4604      	mov	r4, r0
 800edba:	460d      	mov	r5, r1
 800edbc:	ec51 0b18 	vmov	r0, r1, d8
 800edc0:	f7f1 fc42 	bl	8000648 <__aeabi_dmul>
 800edc4:	4622      	mov	r2, r4
 800edc6:	462b      	mov	r3, r5
 800edc8:	f7f1 fa86 	bl	80002d8 <__aeabi_dsub>
 800edcc:	4602      	mov	r2, r0
 800edce:	460b      	mov	r3, r1
 800edd0:	4604      	mov	r4, r0
 800edd2:	460d      	mov	r5, r1
 800edd4:	4640      	mov	r0, r8
 800edd6:	4649      	mov	r1, r9
 800edd8:	f7f1 fa7e 	bl	80002d8 <__aeabi_dsub>
 800eddc:	9a03      	ldr	r2, [sp, #12]
 800edde:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800ede2:	1ad3      	subs	r3, r2, r3
 800ede4:	2b31      	cmp	r3, #49	; 0x31
 800ede6:	dc24      	bgt.n	800ee32 <__ieee754_rem_pio2+0x28a>
 800ede8:	e9ca 0100 	strd	r0, r1, [sl]
 800edec:	4646      	mov	r6, r8
 800edee:	464f      	mov	r7, r9
 800edf0:	e9da 8900 	ldrd	r8, r9, [sl]
 800edf4:	4630      	mov	r0, r6
 800edf6:	4642      	mov	r2, r8
 800edf8:	464b      	mov	r3, r9
 800edfa:	4639      	mov	r1, r7
 800edfc:	f7f1 fa6c 	bl	80002d8 <__aeabi_dsub>
 800ee00:	462b      	mov	r3, r5
 800ee02:	4622      	mov	r2, r4
 800ee04:	f7f1 fa68 	bl	80002d8 <__aeabi_dsub>
 800ee08:	9b02      	ldr	r3, [sp, #8]
 800ee0a:	2b00      	cmp	r3, #0
 800ee0c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800ee10:	f6bf af0a 	bge.w	800ec28 <__ieee754_rem_pio2+0x80>
 800ee14:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800ee18:	f8ca 3004 	str.w	r3, [sl, #4]
 800ee1c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ee20:	f8ca 8000 	str.w	r8, [sl]
 800ee24:	f8ca 0008 	str.w	r0, [sl, #8]
 800ee28:	f8ca 300c 	str.w	r3, [sl, #12]
 800ee2c:	f1cb 0b00 	rsb	fp, fp, #0
 800ee30:	e6fa      	b.n	800ec28 <__ieee754_rem_pio2+0x80>
 800ee32:	a327      	add	r3, pc, #156	; (adr r3, 800eed0 <__ieee754_rem_pio2+0x328>)
 800ee34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee38:	ec51 0b18 	vmov	r0, r1, d8
 800ee3c:	f7f1 fc04 	bl	8000648 <__aeabi_dmul>
 800ee40:	4604      	mov	r4, r0
 800ee42:	460d      	mov	r5, r1
 800ee44:	4602      	mov	r2, r0
 800ee46:	460b      	mov	r3, r1
 800ee48:	4640      	mov	r0, r8
 800ee4a:	4649      	mov	r1, r9
 800ee4c:	f7f1 fa44 	bl	80002d8 <__aeabi_dsub>
 800ee50:	4602      	mov	r2, r0
 800ee52:	460b      	mov	r3, r1
 800ee54:	4606      	mov	r6, r0
 800ee56:	460f      	mov	r7, r1
 800ee58:	4640      	mov	r0, r8
 800ee5a:	4649      	mov	r1, r9
 800ee5c:	f7f1 fa3c 	bl	80002d8 <__aeabi_dsub>
 800ee60:	4622      	mov	r2, r4
 800ee62:	462b      	mov	r3, r5
 800ee64:	f7f1 fa38 	bl	80002d8 <__aeabi_dsub>
 800ee68:	a31b      	add	r3, pc, #108	; (adr r3, 800eed8 <__ieee754_rem_pio2+0x330>)
 800ee6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee6e:	4604      	mov	r4, r0
 800ee70:	460d      	mov	r5, r1
 800ee72:	ec51 0b18 	vmov	r0, r1, d8
 800ee76:	f7f1 fbe7 	bl	8000648 <__aeabi_dmul>
 800ee7a:	4622      	mov	r2, r4
 800ee7c:	462b      	mov	r3, r5
 800ee7e:	f7f1 fa2b 	bl	80002d8 <__aeabi_dsub>
 800ee82:	4604      	mov	r4, r0
 800ee84:	460d      	mov	r5, r1
 800ee86:	e75f      	b.n	800ed48 <__ieee754_rem_pio2+0x1a0>
 800ee88:	4b1b      	ldr	r3, [pc, #108]	; (800eef8 <__ieee754_rem_pio2+0x350>)
 800ee8a:	4598      	cmp	r8, r3
 800ee8c:	dd36      	ble.n	800eefc <__ieee754_rem_pio2+0x354>
 800ee8e:	ee10 2a10 	vmov	r2, s0
 800ee92:	462b      	mov	r3, r5
 800ee94:	4620      	mov	r0, r4
 800ee96:	4629      	mov	r1, r5
 800ee98:	f7f1 fa1e 	bl	80002d8 <__aeabi_dsub>
 800ee9c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800eea0:	e9ca 0100 	strd	r0, r1, [sl]
 800eea4:	e694      	b.n	800ebd0 <__ieee754_rem_pio2+0x28>
 800eea6:	bf00      	nop
 800eea8:	54400000 	.word	0x54400000
 800eeac:	3ff921fb 	.word	0x3ff921fb
 800eeb0:	1a626331 	.word	0x1a626331
 800eeb4:	3dd0b461 	.word	0x3dd0b461
 800eeb8:	1a600000 	.word	0x1a600000
 800eebc:	3dd0b461 	.word	0x3dd0b461
 800eec0:	2e037073 	.word	0x2e037073
 800eec4:	3ba3198a 	.word	0x3ba3198a
 800eec8:	6dc9c883 	.word	0x6dc9c883
 800eecc:	3fe45f30 	.word	0x3fe45f30
 800eed0:	2e000000 	.word	0x2e000000
 800eed4:	3ba3198a 	.word	0x3ba3198a
 800eed8:	252049c1 	.word	0x252049c1
 800eedc:	397b839a 	.word	0x397b839a
 800eee0:	3fe921fb 	.word	0x3fe921fb
 800eee4:	4002d97b 	.word	0x4002d97b
 800eee8:	3ff921fb 	.word	0x3ff921fb
 800eeec:	413921fb 	.word	0x413921fb
 800eef0:	3fe00000 	.word	0x3fe00000
 800eef4:	08010380 	.word	0x08010380
 800eef8:	7fefffff 	.word	0x7fefffff
 800eefc:	ea4f 5428 	mov.w	r4, r8, asr #20
 800ef00:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800ef04:	ee10 0a10 	vmov	r0, s0
 800ef08:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800ef0c:	ee10 6a10 	vmov	r6, s0
 800ef10:	460f      	mov	r7, r1
 800ef12:	f7f1 fe49 	bl	8000ba8 <__aeabi_d2iz>
 800ef16:	f7f1 fb2d 	bl	8000574 <__aeabi_i2d>
 800ef1a:	4602      	mov	r2, r0
 800ef1c:	460b      	mov	r3, r1
 800ef1e:	4630      	mov	r0, r6
 800ef20:	4639      	mov	r1, r7
 800ef22:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ef26:	f7f1 f9d7 	bl	80002d8 <__aeabi_dsub>
 800ef2a:	4b23      	ldr	r3, [pc, #140]	; (800efb8 <__ieee754_rem_pio2+0x410>)
 800ef2c:	2200      	movs	r2, #0
 800ef2e:	f7f1 fb8b 	bl	8000648 <__aeabi_dmul>
 800ef32:	460f      	mov	r7, r1
 800ef34:	4606      	mov	r6, r0
 800ef36:	f7f1 fe37 	bl	8000ba8 <__aeabi_d2iz>
 800ef3a:	f7f1 fb1b 	bl	8000574 <__aeabi_i2d>
 800ef3e:	4602      	mov	r2, r0
 800ef40:	460b      	mov	r3, r1
 800ef42:	4630      	mov	r0, r6
 800ef44:	4639      	mov	r1, r7
 800ef46:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ef4a:	f7f1 f9c5 	bl	80002d8 <__aeabi_dsub>
 800ef4e:	4b1a      	ldr	r3, [pc, #104]	; (800efb8 <__ieee754_rem_pio2+0x410>)
 800ef50:	2200      	movs	r2, #0
 800ef52:	f7f1 fb79 	bl	8000648 <__aeabi_dmul>
 800ef56:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ef5a:	ad04      	add	r5, sp, #16
 800ef5c:	f04f 0803 	mov.w	r8, #3
 800ef60:	46a9      	mov	r9, r5
 800ef62:	2600      	movs	r6, #0
 800ef64:	2700      	movs	r7, #0
 800ef66:	4632      	mov	r2, r6
 800ef68:	463b      	mov	r3, r7
 800ef6a:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800ef6e:	46c3      	mov	fp, r8
 800ef70:	3d08      	subs	r5, #8
 800ef72:	f108 38ff 	add.w	r8, r8, #4294967295
 800ef76:	f7f1 fdcf 	bl	8000b18 <__aeabi_dcmpeq>
 800ef7a:	2800      	cmp	r0, #0
 800ef7c:	d1f3      	bne.n	800ef66 <__ieee754_rem_pio2+0x3be>
 800ef7e:	4b0f      	ldr	r3, [pc, #60]	; (800efbc <__ieee754_rem_pio2+0x414>)
 800ef80:	9301      	str	r3, [sp, #4]
 800ef82:	2302      	movs	r3, #2
 800ef84:	9300      	str	r3, [sp, #0]
 800ef86:	4622      	mov	r2, r4
 800ef88:	465b      	mov	r3, fp
 800ef8a:	4651      	mov	r1, sl
 800ef8c:	4648      	mov	r0, r9
 800ef8e:	f000 f993 	bl	800f2b8 <__kernel_rem_pio2>
 800ef92:	9b02      	ldr	r3, [sp, #8]
 800ef94:	2b00      	cmp	r3, #0
 800ef96:	4683      	mov	fp, r0
 800ef98:	f6bf ae46 	bge.w	800ec28 <__ieee754_rem_pio2+0x80>
 800ef9c:	e9da 2100 	ldrd	r2, r1, [sl]
 800efa0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800efa4:	e9ca 2300 	strd	r2, r3, [sl]
 800efa8:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800efac:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800efb0:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800efb4:	e73a      	b.n	800ee2c <__ieee754_rem_pio2+0x284>
 800efb6:	bf00      	nop
 800efb8:	41700000 	.word	0x41700000
 800efbc:	08010400 	.word	0x08010400

0800efc0 <__ieee754_sqrt>:
 800efc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800efc4:	ec55 4b10 	vmov	r4, r5, d0
 800efc8:	4e55      	ldr	r6, [pc, #340]	; (800f120 <__ieee754_sqrt+0x160>)
 800efca:	43ae      	bics	r6, r5
 800efcc:	ee10 0a10 	vmov	r0, s0
 800efd0:	ee10 3a10 	vmov	r3, s0
 800efd4:	462a      	mov	r2, r5
 800efd6:	4629      	mov	r1, r5
 800efd8:	d110      	bne.n	800effc <__ieee754_sqrt+0x3c>
 800efda:	ee10 2a10 	vmov	r2, s0
 800efde:	462b      	mov	r3, r5
 800efe0:	f7f1 fb32 	bl	8000648 <__aeabi_dmul>
 800efe4:	4602      	mov	r2, r0
 800efe6:	460b      	mov	r3, r1
 800efe8:	4620      	mov	r0, r4
 800efea:	4629      	mov	r1, r5
 800efec:	f7f1 f976 	bl	80002dc <__adddf3>
 800eff0:	4604      	mov	r4, r0
 800eff2:	460d      	mov	r5, r1
 800eff4:	ec45 4b10 	vmov	d0, r4, r5
 800eff8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800effc:	2d00      	cmp	r5, #0
 800effe:	dc10      	bgt.n	800f022 <__ieee754_sqrt+0x62>
 800f000:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800f004:	4330      	orrs	r0, r6
 800f006:	d0f5      	beq.n	800eff4 <__ieee754_sqrt+0x34>
 800f008:	b15d      	cbz	r5, 800f022 <__ieee754_sqrt+0x62>
 800f00a:	ee10 2a10 	vmov	r2, s0
 800f00e:	462b      	mov	r3, r5
 800f010:	ee10 0a10 	vmov	r0, s0
 800f014:	f7f1 f960 	bl	80002d8 <__aeabi_dsub>
 800f018:	4602      	mov	r2, r0
 800f01a:	460b      	mov	r3, r1
 800f01c:	f7f1 fc3e 	bl	800089c <__aeabi_ddiv>
 800f020:	e7e6      	b.n	800eff0 <__ieee754_sqrt+0x30>
 800f022:	1512      	asrs	r2, r2, #20
 800f024:	d074      	beq.n	800f110 <__ieee754_sqrt+0x150>
 800f026:	07d4      	lsls	r4, r2, #31
 800f028:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800f02c:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800f030:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800f034:	bf5e      	ittt	pl
 800f036:	0fda      	lsrpl	r2, r3, #31
 800f038:	005b      	lslpl	r3, r3, #1
 800f03a:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800f03e:	2400      	movs	r4, #0
 800f040:	0fda      	lsrs	r2, r3, #31
 800f042:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800f046:	107f      	asrs	r7, r7, #1
 800f048:	005b      	lsls	r3, r3, #1
 800f04a:	2516      	movs	r5, #22
 800f04c:	4620      	mov	r0, r4
 800f04e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800f052:	1886      	adds	r6, r0, r2
 800f054:	428e      	cmp	r6, r1
 800f056:	bfde      	ittt	le
 800f058:	1b89      	suble	r1, r1, r6
 800f05a:	18b0      	addle	r0, r6, r2
 800f05c:	18a4      	addle	r4, r4, r2
 800f05e:	0049      	lsls	r1, r1, #1
 800f060:	3d01      	subs	r5, #1
 800f062:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800f066:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800f06a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800f06e:	d1f0      	bne.n	800f052 <__ieee754_sqrt+0x92>
 800f070:	462a      	mov	r2, r5
 800f072:	f04f 0e20 	mov.w	lr, #32
 800f076:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800f07a:	4281      	cmp	r1, r0
 800f07c:	eb06 0c05 	add.w	ip, r6, r5
 800f080:	dc02      	bgt.n	800f088 <__ieee754_sqrt+0xc8>
 800f082:	d113      	bne.n	800f0ac <__ieee754_sqrt+0xec>
 800f084:	459c      	cmp	ip, r3
 800f086:	d811      	bhi.n	800f0ac <__ieee754_sqrt+0xec>
 800f088:	f1bc 0f00 	cmp.w	ip, #0
 800f08c:	eb0c 0506 	add.w	r5, ip, r6
 800f090:	da43      	bge.n	800f11a <__ieee754_sqrt+0x15a>
 800f092:	2d00      	cmp	r5, #0
 800f094:	db41      	blt.n	800f11a <__ieee754_sqrt+0x15a>
 800f096:	f100 0801 	add.w	r8, r0, #1
 800f09a:	1a09      	subs	r1, r1, r0
 800f09c:	459c      	cmp	ip, r3
 800f09e:	bf88      	it	hi
 800f0a0:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800f0a4:	eba3 030c 	sub.w	r3, r3, ip
 800f0a8:	4432      	add	r2, r6
 800f0aa:	4640      	mov	r0, r8
 800f0ac:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800f0b0:	f1be 0e01 	subs.w	lr, lr, #1
 800f0b4:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800f0b8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800f0bc:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800f0c0:	d1db      	bne.n	800f07a <__ieee754_sqrt+0xba>
 800f0c2:	430b      	orrs	r3, r1
 800f0c4:	d006      	beq.n	800f0d4 <__ieee754_sqrt+0x114>
 800f0c6:	1c50      	adds	r0, r2, #1
 800f0c8:	bf13      	iteet	ne
 800f0ca:	3201      	addne	r2, #1
 800f0cc:	3401      	addeq	r4, #1
 800f0ce:	4672      	moveq	r2, lr
 800f0d0:	f022 0201 	bicne.w	r2, r2, #1
 800f0d4:	1063      	asrs	r3, r4, #1
 800f0d6:	0852      	lsrs	r2, r2, #1
 800f0d8:	07e1      	lsls	r1, r4, #31
 800f0da:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800f0de:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800f0e2:	bf48      	it	mi
 800f0e4:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800f0e8:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800f0ec:	4614      	mov	r4, r2
 800f0ee:	e781      	b.n	800eff4 <__ieee754_sqrt+0x34>
 800f0f0:	0ad9      	lsrs	r1, r3, #11
 800f0f2:	3815      	subs	r0, #21
 800f0f4:	055b      	lsls	r3, r3, #21
 800f0f6:	2900      	cmp	r1, #0
 800f0f8:	d0fa      	beq.n	800f0f0 <__ieee754_sqrt+0x130>
 800f0fa:	02cd      	lsls	r5, r1, #11
 800f0fc:	d50a      	bpl.n	800f114 <__ieee754_sqrt+0x154>
 800f0fe:	f1c2 0420 	rsb	r4, r2, #32
 800f102:	fa23 f404 	lsr.w	r4, r3, r4
 800f106:	1e55      	subs	r5, r2, #1
 800f108:	4093      	lsls	r3, r2
 800f10a:	4321      	orrs	r1, r4
 800f10c:	1b42      	subs	r2, r0, r5
 800f10e:	e78a      	b.n	800f026 <__ieee754_sqrt+0x66>
 800f110:	4610      	mov	r0, r2
 800f112:	e7f0      	b.n	800f0f6 <__ieee754_sqrt+0x136>
 800f114:	0049      	lsls	r1, r1, #1
 800f116:	3201      	adds	r2, #1
 800f118:	e7ef      	b.n	800f0fa <__ieee754_sqrt+0x13a>
 800f11a:	4680      	mov	r8, r0
 800f11c:	e7bd      	b.n	800f09a <__ieee754_sqrt+0xda>
 800f11e:	bf00      	nop
 800f120:	7ff00000 	.word	0x7ff00000
 800f124:	00000000 	.word	0x00000000

0800f128 <__kernel_cos>:
 800f128:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f12c:	ec57 6b10 	vmov	r6, r7, d0
 800f130:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800f134:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800f138:	ed8d 1b00 	vstr	d1, [sp]
 800f13c:	da07      	bge.n	800f14e <__kernel_cos+0x26>
 800f13e:	ee10 0a10 	vmov	r0, s0
 800f142:	4639      	mov	r1, r7
 800f144:	f7f1 fd30 	bl	8000ba8 <__aeabi_d2iz>
 800f148:	2800      	cmp	r0, #0
 800f14a:	f000 8088 	beq.w	800f25e <__kernel_cos+0x136>
 800f14e:	4632      	mov	r2, r6
 800f150:	463b      	mov	r3, r7
 800f152:	4630      	mov	r0, r6
 800f154:	4639      	mov	r1, r7
 800f156:	f7f1 fa77 	bl	8000648 <__aeabi_dmul>
 800f15a:	4b51      	ldr	r3, [pc, #324]	; (800f2a0 <__kernel_cos+0x178>)
 800f15c:	2200      	movs	r2, #0
 800f15e:	4604      	mov	r4, r0
 800f160:	460d      	mov	r5, r1
 800f162:	f7f1 fa71 	bl	8000648 <__aeabi_dmul>
 800f166:	a340      	add	r3, pc, #256	; (adr r3, 800f268 <__kernel_cos+0x140>)
 800f168:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f16c:	4682      	mov	sl, r0
 800f16e:	468b      	mov	fp, r1
 800f170:	4620      	mov	r0, r4
 800f172:	4629      	mov	r1, r5
 800f174:	f7f1 fa68 	bl	8000648 <__aeabi_dmul>
 800f178:	a33d      	add	r3, pc, #244	; (adr r3, 800f270 <__kernel_cos+0x148>)
 800f17a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f17e:	f7f1 f8ad 	bl	80002dc <__adddf3>
 800f182:	4622      	mov	r2, r4
 800f184:	462b      	mov	r3, r5
 800f186:	f7f1 fa5f 	bl	8000648 <__aeabi_dmul>
 800f18a:	a33b      	add	r3, pc, #236	; (adr r3, 800f278 <__kernel_cos+0x150>)
 800f18c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f190:	f7f1 f8a2 	bl	80002d8 <__aeabi_dsub>
 800f194:	4622      	mov	r2, r4
 800f196:	462b      	mov	r3, r5
 800f198:	f7f1 fa56 	bl	8000648 <__aeabi_dmul>
 800f19c:	a338      	add	r3, pc, #224	; (adr r3, 800f280 <__kernel_cos+0x158>)
 800f19e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1a2:	f7f1 f89b 	bl	80002dc <__adddf3>
 800f1a6:	4622      	mov	r2, r4
 800f1a8:	462b      	mov	r3, r5
 800f1aa:	f7f1 fa4d 	bl	8000648 <__aeabi_dmul>
 800f1ae:	a336      	add	r3, pc, #216	; (adr r3, 800f288 <__kernel_cos+0x160>)
 800f1b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1b4:	f7f1 f890 	bl	80002d8 <__aeabi_dsub>
 800f1b8:	4622      	mov	r2, r4
 800f1ba:	462b      	mov	r3, r5
 800f1bc:	f7f1 fa44 	bl	8000648 <__aeabi_dmul>
 800f1c0:	a333      	add	r3, pc, #204	; (adr r3, 800f290 <__kernel_cos+0x168>)
 800f1c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1c6:	f7f1 f889 	bl	80002dc <__adddf3>
 800f1ca:	4622      	mov	r2, r4
 800f1cc:	462b      	mov	r3, r5
 800f1ce:	f7f1 fa3b 	bl	8000648 <__aeabi_dmul>
 800f1d2:	4622      	mov	r2, r4
 800f1d4:	462b      	mov	r3, r5
 800f1d6:	f7f1 fa37 	bl	8000648 <__aeabi_dmul>
 800f1da:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f1de:	4604      	mov	r4, r0
 800f1e0:	460d      	mov	r5, r1
 800f1e2:	4630      	mov	r0, r6
 800f1e4:	4639      	mov	r1, r7
 800f1e6:	f7f1 fa2f 	bl	8000648 <__aeabi_dmul>
 800f1ea:	460b      	mov	r3, r1
 800f1ec:	4602      	mov	r2, r0
 800f1ee:	4629      	mov	r1, r5
 800f1f0:	4620      	mov	r0, r4
 800f1f2:	f7f1 f871 	bl	80002d8 <__aeabi_dsub>
 800f1f6:	4b2b      	ldr	r3, [pc, #172]	; (800f2a4 <__kernel_cos+0x17c>)
 800f1f8:	4598      	cmp	r8, r3
 800f1fa:	4606      	mov	r6, r0
 800f1fc:	460f      	mov	r7, r1
 800f1fe:	dc10      	bgt.n	800f222 <__kernel_cos+0xfa>
 800f200:	4602      	mov	r2, r0
 800f202:	460b      	mov	r3, r1
 800f204:	4650      	mov	r0, sl
 800f206:	4659      	mov	r1, fp
 800f208:	f7f1 f866 	bl	80002d8 <__aeabi_dsub>
 800f20c:	460b      	mov	r3, r1
 800f20e:	4926      	ldr	r1, [pc, #152]	; (800f2a8 <__kernel_cos+0x180>)
 800f210:	4602      	mov	r2, r0
 800f212:	2000      	movs	r0, #0
 800f214:	f7f1 f860 	bl	80002d8 <__aeabi_dsub>
 800f218:	ec41 0b10 	vmov	d0, r0, r1
 800f21c:	b003      	add	sp, #12
 800f21e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f222:	4b22      	ldr	r3, [pc, #136]	; (800f2ac <__kernel_cos+0x184>)
 800f224:	4920      	ldr	r1, [pc, #128]	; (800f2a8 <__kernel_cos+0x180>)
 800f226:	4598      	cmp	r8, r3
 800f228:	bfcc      	ite	gt
 800f22a:	4d21      	ldrgt	r5, [pc, #132]	; (800f2b0 <__kernel_cos+0x188>)
 800f22c:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800f230:	2400      	movs	r4, #0
 800f232:	4622      	mov	r2, r4
 800f234:	462b      	mov	r3, r5
 800f236:	2000      	movs	r0, #0
 800f238:	f7f1 f84e 	bl	80002d8 <__aeabi_dsub>
 800f23c:	4622      	mov	r2, r4
 800f23e:	4680      	mov	r8, r0
 800f240:	4689      	mov	r9, r1
 800f242:	462b      	mov	r3, r5
 800f244:	4650      	mov	r0, sl
 800f246:	4659      	mov	r1, fp
 800f248:	f7f1 f846 	bl	80002d8 <__aeabi_dsub>
 800f24c:	4632      	mov	r2, r6
 800f24e:	463b      	mov	r3, r7
 800f250:	f7f1 f842 	bl	80002d8 <__aeabi_dsub>
 800f254:	4602      	mov	r2, r0
 800f256:	460b      	mov	r3, r1
 800f258:	4640      	mov	r0, r8
 800f25a:	4649      	mov	r1, r9
 800f25c:	e7da      	b.n	800f214 <__kernel_cos+0xec>
 800f25e:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800f298 <__kernel_cos+0x170>
 800f262:	e7db      	b.n	800f21c <__kernel_cos+0xf4>
 800f264:	f3af 8000 	nop.w
 800f268:	be8838d4 	.word	0xbe8838d4
 800f26c:	bda8fae9 	.word	0xbda8fae9
 800f270:	bdb4b1c4 	.word	0xbdb4b1c4
 800f274:	3e21ee9e 	.word	0x3e21ee9e
 800f278:	809c52ad 	.word	0x809c52ad
 800f27c:	3e927e4f 	.word	0x3e927e4f
 800f280:	19cb1590 	.word	0x19cb1590
 800f284:	3efa01a0 	.word	0x3efa01a0
 800f288:	16c15177 	.word	0x16c15177
 800f28c:	3f56c16c 	.word	0x3f56c16c
 800f290:	5555554c 	.word	0x5555554c
 800f294:	3fa55555 	.word	0x3fa55555
 800f298:	00000000 	.word	0x00000000
 800f29c:	3ff00000 	.word	0x3ff00000
 800f2a0:	3fe00000 	.word	0x3fe00000
 800f2a4:	3fd33332 	.word	0x3fd33332
 800f2a8:	3ff00000 	.word	0x3ff00000
 800f2ac:	3fe90000 	.word	0x3fe90000
 800f2b0:	3fd20000 	.word	0x3fd20000
 800f2b4:	00000000 	.word	0x00000000

0800f2b8 <__kernel_rem_pio2>:
 800f2b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f2bc:	ed2d 8b02 	vpush	{d8}
 800f2c0:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800f2c4:	f112 0f14 	cmn.w	r2, #20
 800f2c8:	9308      	str	r3, [sp, #32]
 800f2ca:	9101      	str	r1, [sp, #4]
 800f2cc:	4bc4      	ldr	r3, [pc, #784]	; (800f5e0 <__kernel_rem_pio2+0x328>)
 800f2ce:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800f2d0:	900b      	str	r0, [sp, #44]	; 0x2c
 800f2d2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f2d6:	9302      	str	r3, [sp, #8]
 800f2d8:	9b08      	ldr	r3, [sp, #32]
 800f2da:	f103 33ff 	add.w	r3, r3, #4294967295
 800f2de:	bfa8      	it	ge
 800f2e0:	1ed4      	subge	r4, r2, #3
 800f2e2:	9306      	str	r3, [sp, #24]
 800f2e4:	bfb2      	itee	lt
 800f2e6:	2400      	movlt	r4, #0
 800f2e8:	2318      	movge	r3, #24
 800f2ea:	fb94 f4f3 	sdivge	r4, r4, r3
 800f2ee:	f06f 0317 	mvn.w	r3, #23
 800f2f2:	fb04 3303 	mla	r3, r4, r3, r3
 800f2f6:	eb03 0a02 	add.w	sl, r3, r2
 800f2fa:	9b02      	ldr	r3, [sp, #8]
 800f2fc:	9a06      	ldr	r2, [sp, #24]
 800f2fe:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 800f5d0 <__kernel_rem_pio2+0x318>
 800f302:	eb03 0802 	add.w	r8, r3, r2
 800f306:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800f308:	1aa7      	subs	r7, r4, r2
 800f30a:	ae22      	add	r6, sp, #136	; 0x88
 800f30c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800f310:	2500      	movs	r5, #0
 800f312:	4545      	cmp	r5, r8
 800f314:	dd13      	ble.n	800f33e <__kernel_rem_pio2+0x86>
 800f316:	9b08      	ldr	r3, [sp, #32]
 800f318:	ed9f 8bad 	vldr	d8, [pc, #692]	; 800f5d0 <__kernel_rem_pio2+0x318>
 800f31c:	aa22      	add	r2, sp, #136	; 0x88
 800f31e:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800f322:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800f326:	f04f 0800 	mov.w	r8, #0
 800f32a:	9b02      	ldr	r3, [sp, #8]
 800f32c:	4598      	cmp	r8, r3
 800f32e:	dc2f      	bgt.n	800f390 <__kernel_rem_pio2+0xd8>
 800f330:	ed8d 8b04 	vstr	d8, [sp, #16]
 800f334:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 800f338:	462f      	mov	r7, r5
 800f33a:	2600      	movs	r6, #0
 800f33c:	e01b      	b.n	800f376 <__kernel_rem_pio2+0xbe>
 800f33e:	42ef      	cmn	r7, r5
 800f340:	d407      	bmi.n	800f352 <__kernel_rem_pio2+0x9a>
 800f342:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800f346:	f7f1 f915 	bl	8000574 <__aeabi_i2d>
 800f34a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800f34e:	3501      	adds	r5, #1
 800f350:	e7df      	b.n	800f312 <__kernel_rem_pio2+0x5a>
 800f352:	ec51 0b18 	vmov	r0, r1, d8
 800f356:	e7f8      	b.n	800f34a <__kernel_rem_pio2+0x92>
 800f358:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f35c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800f360:	f7f1 f972 	bl	8000648 <__aeabi_dmul>
 800f364:	4602      	mov	r2, r0
 800f366:	460b      	mov	r3, r1
 800f368:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f36c:	f7f0 ffb6 	bl	80002dc <__adddf3>
 800f370:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f374:	3601      	adds	r6, #1
 800f376:	9b06      	ldr	r3, [sp, #24]
 800f378:	429e      	cmp	r6, r3
 800f37a:	f1a7 0708 	sub.w	r7, r7, #8
 800f37e:	ddeb      	ble.n	800f358 <__kernel_rem_pio2+0xa0>
 800f380:	ed9d 7b04 	vldr	d7, [sp, #16]
 800f384:	f108 0801 	add.w	r8, r8, #1
 800f388:	ecab 7b02 	vstmia	fp!, {d7}
 800f38c:	3508      	adds	r5, #8
 800f38e:	e7cc      	b.n	800f32a <__kernel_rem_pio2+0x72>
 800f390:	9b02      	ldr	r3, [sp, #8]
 800f392:	aa0e      	add	r2, sp, #56	; 0x38
 800f394:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f398:	930d      	str	r3, [sp, #52]	; 0x34
 800f39a:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800f39c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800f3a0:	9c02      	ldr	r4, [sp, #8]
 800f3a2:	930c      	str	r3, [sp, #48]	; 0x30
 800f3a4:	00e3      	lsls	r3, r4, #3
 800f3a6:	930a      	str	r3, [sp, #40]	; 0x28
 800f3a8:	ab9a      	add	r3, sp, #616	; 0x268
 800f3aa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f3ae:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800f3b2:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 800f3b6:	ab72      	add	r3, sp, #456	; 0x1c8
 800f3b8:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800f3bc:	46c3      	mov	fp, r8
 800f3be:	46a1      	mov	r9, r4
 800f3c0:	f1b9 0f00 	cmp.w	r9, #0
 800f3c4:	f1a5 0508 	sub.w	r5, r5, #8
 800f3c8:	dc77      	bgt.n	800f4ba <__kernel_rem_pio2+0x202>
 800f3ca:	ec47 6b10 	vmov	d0, r6, r7
 800f3ce:	4650      	mov	r0, sl
 800f3d0:	f000 fc46 	bl	800fc60 <scalbn>
 800f3d4:	ec57 6b10 	vmov	r6, r7, d0
 800f3d8:	2200      	movs	r2, #0
 800f3da:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800f3de:	ee10 0a10 	vmov	r0, s0
 800f3e2:	4639      	mov	r1, r7
 800f3e4:	f7f1 f930 	bl	8000648 <__aeabi_dmul>
 800f3e8:	ec41 0b10 	vmov	d0, r0, r1
 800f3ec:	f000 fbb8 	bl	800fb60 <floor>
 800f3f0:	4b7c      	ldr	r3, [pc, #496]	; (800f5e4 <__kernel_rem_pio2+0x32c>)
 800f3f2:	ec51 0b10 	vmov	r0, r1, d0
 800f3f6:	2200      	movs	r2, #0
 800f3f8:	f7f1 f926 	bl	8000648 <__aeabi_dmul>
 800f3fc:	4602      	mov	r2, r0
 800f3fe:	460b      	mov	r3, r1
 800f400:	4630      	mov	r0, r6
 800f402:	4639      	mov	r1, r7
 800f404:	f7f0 ff68 	bl	80002d8 <__aeabi_dsub>
 800f408:	460f      	mov	r7, r1
 800f40a:	4606      	mov	r6, r0
 800f40c:	f7f1 fbcc 	bl	8000ba8 <__aeabi_d2iz>
 800f410:	9004      	str	r0, [sp, #16]
 800f412:	f7f1 f8af 	bl	8000574 <__aeabi_i2d>
 800f416:	4602      	mov	r2, r0
 800f418:	460b      	mov	r3, r1
 800f41a:	4630      	mov	r0, r6
 800f41c:	4639      	mov	r1, r7
 800f41e:	f7f0 ff5b 	bl	80002d8 <__aeabi_dsub>
 800f422:	f1ba 0f00 	cmp.w	sl, #0
 800f426:	4606      	mov	r6, r0
 800f428:	460f      	mov	r7, r1
 800f42a:	dd6d      	ble.n	800f508 <__kernel_rem_pio2+0x250>
 800f42c:	1e62      	subs	r2, r4, #1
 800f42e:	ab0e      	add	r3, sp, #56	; 0x38
 800f430:	9d04      	ldr	r5, [sp, #16]
 800f432:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800f436:	f1ca 0118 	rsb	r1, sl, #24
 800f43a:	fa40 f301 	asr.w	r3, r0, r1
 800f43e:	441d      	add	r5, r3
 800f440:	408b      	lsls	r3, r1
 800f442:	1ac0      	subs	r0, r0, r3
 800f444:	ab0e      	add	r3, sp, #56	; 0x38
 800f446:	9504      	str	r5, [sp, #16]
 800f448:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800f44c:	f1ca 0317 	rsb	r3, sl, #23
 800f450:	fa40 fb03 	asr.w	fp, r0, r3
 800f454:	f1bb 0f00 	cmp.w	fp, #0
 800f458:	dd65      	ble.n	800f526 <__kernel_rem_pio2+0x26e>
 800f45a:	9b04      	ldr	r3, [sp, #16]
 800f45c:	2200      	movs	r2, #0
 800f45e:	3301      	adds	r3, #1
 800f460:	9304      	str	r3, [sp, #16]
 800f462:	4615      	mov	r5, r2
 800f464:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800f468:	4294      	cmp	r4, r2
 800f46a:	f300 809c 	bgt.w	800f5a6 <__kernel_rem_pio2+0x2ee>
 800f46e:	f1ba 0f00 	cmp.w	sl, #0
 800f472:	dd07      	ble.n	800f484 <__kernel_rem_pio2+0x1cc>
 800f474:	f1ba 0f01 	cmp.w	sl, #1
 800f478:	f000 80c0 	beq.w	800f5fc <__kernel_rem_pio2+0x344>
 800f47c:	f1ba 0f02 	cmp.w	sl, #2
 800f480:	f000 80c6 	beq.w	800f610 <__kernel_rem_pio2+0x358>
 800f484:	f1bb 0f02 	cmp.w	fp, #2
 800f488:	d14d      	bne.n	800f526 <__kernel_rem_pio2+0x26e>
 800f48a:	4632      	mov	r2, r6
 800f48c:	463b      	mov	r3, r7
 800f48e:	4956      	ldr	r1, [pc, #344]	; (800f5e8 <__kernel_rem_pio2+0x330>)
 800f490:	2000      	movs	r0, #0
 800f492:	f7f0 ff21 	bl	80002d8 <__aeabi_dsub>
 800f496:	4606      	mov	r6, r0
 800f498:	460f      	mov	r7, r1
 800f49a:	2d00      	cmp	r5, #0
 800f49c:	d043      	beq.n	800f526 <__kernel_rem_pio2+0x26e>
 800f49e:	4650      	mov	r0, sl
 800f4a0:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 800f5d8 <__kernel_rem_pio2+0x320>
 800f4a4:	f000 fbdc 	bl	800fc60 <scalbn>
 800f4a8:	4630      	mov	r0, r6
 800f4aa:	4639      	mov	r1, r7
 800f4ac:	ec53 2b10 	vmov	r2, r3, d0
 800f4b0:	f7f0 ff12 	bl	80002d8 <__aeabi_dsub>
 800f4b4:	4606      	mov	r6, r0
 800f4b6:	460f      	mov	r7, r1
 800f4b8:	e035      	b.n	800f526 <__kernel_rem_pio2+0x26e>
 800f4ba:	4b4c      	ldr	r3, [pc, #304]	; (800f5ec <__kernel_rem_pio2+0x334>)
 800f4bc:	2200      	movs	r2, #0
 800f4be:	4630      	mov	r0, r6
 800f4c0:	4639      	mov	r1, r7
 800f4c2:	f7f1 f8c1 	bl	8000648 <__aeabi_dmul>
 800f4c6:	f7f1 fb6f 	bl	8000ba8 <__aeabi_d2iz>
 800f4ca:	f7f1 f853 	bl	8000574 <__aeabi_i2d>
 800f4ce:	4602      	mov	r2, r0
 800f4d0:	460b      	mov	r3, r1
 800f4d2:	ec43 2b18 	vmov	d8, r2, r3
 800f4d6:	4b46      	ldr	r3, [pc, #280]	; (800f5f0 <__kernel_rem_pio2+0x338>)
 800f4d8:	2200      	movs	r2, #0
 800f4da:	f7f1 f8b5 	bl	8000648 <__aeabi_dmul>
 800f4de:	4602      	mov	r2, r0
 800f4e0:	460b      	mov	r3, r1
 800f4e2:	4630      	mov	r0, r6
 800f4e4:	4639      	mov	r1, r7
 800f4e6:	f7f0 fef7 	bl	80002d8 <__aeabi_dsub>
 800f4ea:	f7f1 fb5d 	bl	8000ba8 <__aeabi_d2iz>
 800f4ee:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f4f2:	f84b 0b04 	str.w	r0, [fp], #4
 800f4f6:	ec51 0b18 	vmov	r0, r1, d8
 800f4fa:	f7f0 feef 	bl	80002dc <__adddf3>
 800f4fe:	f109 39ff 	add.w	r9, r9, #4294967295
 800f502:	4606      	mov	r6, r0
 800f504:	460f      	mov	r7, r1
 800f506:	e75b      	b.n	800f3c0 <__kernel_rem_pio2+0x108>
 800f508:	d106      	bne.n	800f518 <__kernel_rem_pio2+0x260>
 800f50a:	1e63      	subs	r3, r4, #1
 800f50c:	aa0e      	add	r2, sp, #56	; 0x38
 800f50e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800f512:	ea4f 5be0 	mov.w	fp, r0, asr #23
 800f516:	e79d      	b.n	800f454 <__kernel_rem_pio2+0x19c>
 800f518:	4b36      	ldr	r3, [pc, #216]	; (800f5f4 <__kernel_rem_pio2+0x33c>)
 800f51a:	2200      	movs	r2, #0
 800f51c:	f7f1 fb1a 	bl	8000b54 <__aeabi_dcmpge>
 800f520:	2800      	cmp	r0, #0
 800f522:	d13d      	bne.n	800f5a0 <__kernel_rem_pio2+0x2e8>
 800f524:	4683      	mov	fp, r0
 800f526:	2200      	movs	r2, #0
 800f528:	2300      	movs	r3, #0
 800f52a:	4630      	mov	r0, r6
 800f52c:	4639      	mov	r1, r7
 800f52e:	f7f1 faf3 	bl	8000b18 <__aeabi_dcmpeq>
 800f532:	2800      	cmp	r0, #0
 800f534:	f000 80c0 	beq.w	800f6b8 <__kernel_rem_pio2+0x400>
 800f538:	1e65      	subs	r5, r4, #1
 800f53a:	462b      	mov	r3, r5
 800f53c:	2200      	movs	r2, #0
 800f53e:	9902      	ldr	r1, [sp, #8]
 800f540:	428b      	cmp	r3, r1
 800f542:	da6c      	bge.n	800f61e <__kernel_rem_pio2+0x366>
 800f544:	2a00      	cmp	r2, #0
 800f546:	f000 8089 	beq.w	800f65c <__kernel_rem_pio2+0x3a4>
 800f54a:	ab0e      	add	r3, sp, #56	; 0x38
 800f54c:	f1aa 0a18 	sub.w	sl, sl, #24
 800f550:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800f554:	2b00      	cmp	r3, #0
 800f556:	f000 80ad 	beq.w	800f6b4 <__kernel_rem_pio2+0x3fc>
 800f55a:	4650      	mov	r0, sl
 800f55c:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 800f5d8 <__kernel_rem_pio2+0x320>
 800f560:	f000 fb7e 	bl	800fc60 <scalbn>
 800f564:	ab9a      	add	r3, sp, #616	; 0x268
 800f566:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800f56a:	ec57 6b10 	vmov	r6, r7, d0
 800f56e:	00ec      	lsls	r4, r5, #3
 800f570:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 800f574:	46aa      	mov	sl, r5
 800f576:	f1ba 0f00 	cmp.w	sl, #0
 800f57a:	f280 80d6 	bge.w	800f72a <__kernel_rem_pio2+0x472>
 800f57e:	ed9f 8b14 	vldr	d8, [pc, #80]	; 800f5d0 <__kernel_rem_pio2+0x318>
 800f582:	462e      	mov	r6, r5
 800f584:	2e00      	cmp	r6, #0
 800f586:	f2c0 8104 	blt.w	800f792 <__kernel_rem_pio2+0x4da>
 800f58a:	ab72      	add	r3, sp, #456	; 0x1c8
 800f58c:	ed8d 8b06 	vstr	d8, [sp, #24]
 800f590:	f8df a064 	ldr.w	sl, [pc, #100]	; 800f5f8 <__kernel_rem_pio2+0x340>
 800f594:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 800f598:	f04f 0800 	mov.w	r8, #0
 800f59c:	1baf      	subs	r7, r5, r6
 800f59e:	e0ea      	b.n	800f776 <__kernel_rem_pio2+0x4be>
 800f5a0:	f04f 0b02 	mov.w	fp, #2
 800f5a4:	e759      	b.n	800f45a <__kernel_rem_pio2+0x1a2>
 800f5a6:	f8d8 3000 	ldr.w	r3, [r8]
 800f5aa:	b955      	cbnz	r5, 800f5c2 <__kernel_rem_pio2+0x30a>
 800f5ac:	b123      	cbz	r3, 800f5b8 <__kernel_rem_pio2+0x300>
 800f5ae:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800f5b2:	f8c8 3000 	str.w	r3, [r8]
 800f5b6:	2301      	movs	r3, #1
 800f5b8:	3201      	adds	r2, #1
 800f5ba:	f108 0804 	add.w	r8, r8, #4
 800f5be:	461d      	mov	r5, r3
 800f5c0:	e752      	b.n	800f468 <__kernel_rem_pio2+0x1b0>
 800f5c2:	1acb      	subs	r3, r1, r3
 800f5c4:	f8c8 3000 	str.w	r3, [r8]
 800f5c8:	462b      	mov	r3, r5
 800f5ca:	e7f5      	b.n	800f5b8 <__kernel_rem_pio2+0x300>
 800f5cc:	f3af 8000 	nop.w
	...
 800f5dc:	3ff00000 	.word	0x3ff00000
 800f5e0:	08010548 	.word	0x08010548
 800f5e4:	40200000 	.word	0x40200000
 800f5e8:	3ff00000 	.word	0x3ff00000
 800f5ec:	3e700000 	.word	0x3e700000
 800f5f0:	41700000 	.word	0x41700000
 800f5f4:	3fe00000 	.word	0x3fe00000
 800f5f8:	08010508 	.word	0x08010508
 800f5fc:	1e62      	subs	r2, r4, #1
 800f5fe:	ab0e      	add	r3, sp, #56	; 0x38
 800f600:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f604:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800f608:	a90e      	add	r1, sp, #56	; 0x38
 800f60a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800f60e:	e739      	b.n	800f484 <__kernel_rem_pio2+0x1cc>
 800f610:	1e62      	subs	r2, r4, #1
 800f612:	ab0e      	add	r3, sp, #56	; 0x38
 800f614:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f618:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800f61c:	e7f4      	b.n	800f608 <__kernel_rem_pio2+0x350>
 800f61e:	a90e      	add	r1, sp, #56	; 0x38
 800f620:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800f624:	3b01      	subs	r3, #1
 800f626:	430a      	orrs	r2, r1
 800f628:	e789      	b.n	800f53e <__kernel_rem_pio2+0x286>
 800f62a:	3301      	adds	r3, #1
 800f62c:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800f630:	2900      	cmp	r1, #0
 800f632:	d0fa      	beq.n	800f62a <__kernel_rem_pio2+0x372>
 800f634:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f636:	f502 721a 	add.w	r2, r2, #616	; 0x268
 800f63a:	446a      	add	r2, sp
 800f63c:	3a98      	subs	r2, #152	; 0x98
 800f63e:	920a      	str	r2, [sp, #40]	; 0x28
 800f640:	9a08      	ldr	r2, [sp, #32]
 800f642:	18e3      	adds	r3, r4, r3
 800f644:	18a5      	adds	r5, r4, r2
 800f646:	aa22      	add	r2, sp, #136	; 0x88
 800f648:	f104 0801 	add.w	r8, r4, #1
 800f64c:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 800f650:	9304      	str	r3, [sp, #16]
 800f652:	9b04      	ldr	r3, [sp, #16]
 800f654:	4543      	cmp	r3, r8
 800f656:	da04      	bge.n	800f662 <__kernel_rem_pio2+0x3aa>
 800f658:	461c      	mov	r4, r3
 800f65a:	e6a3      	b.n	800f3a4 <__kernel_rem_pio2+0xec>
 800f65c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f65e:	2301      	movs	r3, #1
 800f660:	e7e4      	b.n	800f62c <__kernel_rem_pio2+0x374>
 800f662:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f664:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800f668:	f7f0 ff84 	bl	8000574 <__aeabi_i2d>
 800f66c:	e8e5 0102 	strd	r0, r1, [r5], #8
 800f670:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f672:	46ab      	mov	fp, r5
 800f674:	461c      	mov	r4, r3
 800f676:	f04f 0900 	mov.w	r9, #0
 800f67a:	2600      	movs	r6, #0
 800f67c:	2700      	movs	r7, #0
 800f67e:	9b06      	ldr	r3, [sp, #24]
 800f680:	4599      	cmp	r9, r3
 800f682:	dd06      	ble.n	800f692 <__kernel_rem_pio2+0x3da>
 800f684:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f686:	e8e3 6702 	strd	r6, r7, [r3], #8
 800f68a:	f108 0801 	add.w	r8, r8, #1
 800f68e:	930a      	str	r3, [sp, #40]	; 0x28
 800f690:	e7df      	b.n	800f652 <__kernel_rem_pio2+0x39a>
 800f692:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800f696:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800f69a:	f7f0 ffd5 	bl	8000648 <__aeabi_dmul>
 800f69e:	4602      	mov	r2, r0
 800f6a0:	460b      	mov	r3, r1
 800f6a2:	4630      	mov	r0, r6
 800f6a4:	4639      	mov	r1, r7
 800f6a6:	f7f0 fe19 	bl	80002dc <__adddf3>
 800f6aa:	f109 0901 	add.w	r9, r9, #1
 800f6ae:	4606      	mov	r6, r0
 800f6b0:	460f      	mov	r7, r1
 800f6b2:	e7e4      	b.n	800f67e <__kernel_rem_pio2+0x3c6>
 800f6b4:	3d01      	subs	r5, #1
 800f6b6:	e748      	b.n	800f54a <__kernel_rem_pio2+0x292>
 800f6b8:	ec47 6b10 	vmov	d0, r6, r7
 800f6bc:	f1ca 0000 	rsb	r0, sl, #0
 800f6c0:	f000 face 	bl	800fc60 <scalbn>
 800f6c4:	ec57 6b10 	vmov	r6, r7, d0
 800f6c8:	4ba0      	ldr	r3, [pc, #640]	; (800f94c <__kernel_rem_pio2+0x694>)
 800f6ca:	ee10 0a10 	vmov	r0, s0
 800f6ce:	2200      	movs	r2, #0
 800f6d0:	4639      	mov	r1, r7
 800f6d2:	f7f1 fa3f 	bl	8000b54 <__aeabi_dcmpge>
 800f6d6:	b1f8      	cbz	r0, 800f718 <__kernel_rem_pio2+0x460>
 800f6d8:	4b9d      	ldr	r3, [pc, #628]	; (800f950 <__kernel_rem_pio2+0x698>)
 800f6da:	2200      	movs	r2, #0
 800f6dc:	4630      	mov	r0, r6
 800f6de:	4639      	mov	r1, r7
 800f6e0:	f7f0 ffb2 	bl	8000648 <__aeabi_dmul>
 800f6e4:	f7f1 fa60 	bl	8000ba8 <__aeabi_d2iz>
 800f6e8:	4680      	mov	r8, r0
 800f6ea:	f7f0 ff43 	bl	8000574 <__aeabi_i2d>
 800f6ee:	4b97      	ldr	r3, [pc, #604]	; (800f94c <__kernel_rem_pio2+0x694>)
 800f6f0:	2200      	movs	r2, #0
 800f6f2:	f7f0 ffa9 	bl	8000648 <__aeabi_dmul>
 800f6f6:	460b      	mov	r3, r1
 800f6f8:	4602      	mov	r2, r0
 800f6fa:	4639      	mov	r1, r7
 800f6fc:	4630      	mov	r0, r6
 800f6fe:	f7f0 fdeb 	bl	80002d8 <__aeabi_dsub>
 800f702:	f7f1 fa51 	bl	8000ba8 <__aeabi_d2iz>
 800f706:	1c65      	adds	r5, r4, #1
 800f708:	ab0e      	add	r3, sp, #56	; 0x38
 800f70a:	f10a 0a18 	add.w	sl, sl, #24
 800f70e:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800f712:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800f716:	e720      	b.n	800f55a <__kernel_rem_pio2+0x2a2>
 800f718:	4630      	mov	r0, r6
 800f71a:	4639      	mov	r1, r7
 800f71c:	f7f1 fa44 	bl	8000ba8 <__aeabi_d2iz>
 800f720:	ab0e      	add	r3, sp, #56	; 0x38
 800f722:	4625      	mov	r5, r4
 800f724:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800f728:	e717      	b.n	800f55a <__kernel_rem_pio2+0x2a2>
 800f72a:	ab0e      	add	r3, sp, #56	; 0x38
 800f72c:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800f730:	f7f0 ff20 	bl	8000574 <__aeabi_i2d>
 800f734:	4632      	mov	r2, r6
 800f736:	463b      	mov	r3, r7
 800f738:	f7f0 ff86 	bl	8000648 <__aeabi_dmul>
 800f73c:	4b84      	ldr	r3, [pc, #528]	; (800f950 <__kernel_rem_pio2+0x698>)
 800f73e:	e968 0102 	strd	r0, r1, [r8, #-8]!
 800f742:	2200      	movs	r2, #0
 800f744:	4630      	mov	r0, r6
 800f746:	4639      	mov	r1, r7
 800f748:	f7f0 ff7e 	bl	8000648 <__aeabi_dmul>
 800f74c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f750:	4606      	mov	r6, r0
 800f752:	460f      	mov	r7, r1
 800f754:	e70f      	b.n	800f576 <__kernel_rem_pio2+0x2be>
 800f756:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800f75a:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800f75e:	f7f0 ff73 	bl	8000648 <__aeabi_dmul>
 800f762:	4602      	mov	r2, r0
 800f764:	460b      	mov	r3, r1
 800f766:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f76a:	f7f0 fdb7 	bl	80002dc <__adddf3>
 800f76e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800f772:	f108 0801 	add.w	r8, r8, #1
 800f776:	9b02      	ldr	r3, [sp, #8]
 800f778:	4598      	cmp	r8, r3
 800f77a:	dc01      	bgt.n	800f780 <__kernel_rem_pio2+0x4c8>
 800f77c:	45b8      	cmp	r8, r7
 800f77e:	ddea      	ble.n	800f756 <__kernel_rem_pio2+0x49e>
 800f780:	ed9d 7b06 	vldr	d7, [sp, #24]
 800f784:	ab4a      	add	r3, sp, #296	; 0x128
 800f786:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800f78a:	ed87 7b00 	vstr	d7, [r7]
 800f78e:	3e01      	subs	r6, #1
 800f790:	e6f8      	b.n	800f584 <__kernel_rem_pio2+0x2cc>
 800f792:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800f794:	2b02      	cmp	r3, #2
 800f796:	dc0b      	bgt.n	800f7b0 <__kernel_rem_pio2+0x4f8>
 800f798:	2b00      	cmp	r3, #0
 800f79a:	dc35      	bgt.n	800f808 <__kernel_rem_pio2+0x550>
 800f79c:	d059      	beq.n	800f852 <__kernel_rem_pio2+0x59a>
 800f79e:	9b04      	ldr	r3, [sp, #16]
 800f7a0:	f003 0007 	and.w	r0, r3, #7
 800f7a4:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800f7a8:	ecbd 8b02 	vpop	{d8}
 800f7ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f7b0:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800f7b2:	2b03      	cmp	r3, #3
 800f7b4:	d1f3      	bne.n	800f79e <__kernel_rem_pio2+0x4e6>
 800f7b6:	ab4a      	add	r3, sp, #296	; 0x128
 800f7b8:	4423      	add	r3, r4
 800f7ba:	9306      	str	r3, [sp, #24]
 800f7bc:	461c      	mov	r4, r3
 800f7be:	469a      	mov	sl, r3
 800f7c0:	9502      	str	r5, [sp, #8]
 800f7c2:	9b02      	ldr	r3, [sp, #8]
 800f7c4:	2b00      	cmp	r3, #0
 800f7c6:	f1aa 0a08 	sub.w	sl, sl, #8
 800f7ca:	dc6b      	bgt.n	800f8a4 <__kernel_rem_pio2+0x5ec>
 800f7cc:	46aa      	mov	sl, r5
 800f7ce:	f1ba 0f01 	cmp.w	sl, #1
 800f7d2:	f1a4 0408 	sub.w	r4, r4, #8
 800f7d6:	f300 8085 	bgt.w	800f8e4 <__kernel_rem_pio2+0x62c>
 800f7da:	9c06      	ldr	r4, [sp, #24]
 800f7dc:	2000      	movs	r0, #0
 800f7de:	3408      	adds	r4, #8
 800f7e0:	2100      	movs	r1, #0
 800f7e2:	2d01      	cmp	r5, #1
 800f7e4:	f300 809d 	bgt.w	800f922 <__kernel_rem_pio2+0x66a>
 800f7e8:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800f7ec:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 800f7f0:	f1bb 0f00 	cmp.w	fp, #0
 800f7f4:	f040 809b 	bne.w	800f92e <__kernel_rem_pio2+0x676>
 800f7f8:	9b01      	ldr	r3, [sp, #4]
 800f7fa:	e9c3 5600 	strd	r5, r6, [r3]
 800f7fe:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800f802:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800f806:	e7ca      	b.n	800f79e <__kernel_rem_pio2+0x4e6>
 800f808:	3408      	adds	r4, #8
 800f80a:	ab4a      	add	r3, sp, #296	; 0x128
 800f80c:	441c      	add	r4, r3
 800f80e:	462e      	mov	r6, r5
 800f810:	2000      	movs	r0, #0
 800f812:	2100      	movs	r1, #0
 800f814:	2e00      	cmp	r6, #0
 800f816:	da36      	bge.n	800f886 <__kernel_rem_pio2+0x5ce>
 800f818:	f1bb 0f00 	cmp.w	fp, #0
 800f81c:	d039      	beq.n	800f892 <__kernel_rem_pio2+0x5da>
 800f81e:	4602      	mov	r2, r0
 800f820:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f824:	9c01      	ldr	r4, [sp, #4]
 800f826:	e9c4 2300 	strd	r2, r3, [r4]
 800f82a:	4602      	mov	r2, r0
 800f82c:	460b      	mov	r3, r1
 800f82e:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800f832:	f7f0 fd51 	bl	80002d8 <__aeabi_dsub>
 800f836:	ae4c      	add	r6, sp, #304	; 0x130
 800f838:	2401      	movs	r4, #1
 800f83a:	42a5      	cmp	r5, r4
 800f83c:	da2c      	bge.n	800f898 <__kernel_rem_pio2+0x5e0>
 800f83e:	f1bb 0f00 	cmp.w	fp, #0
 800f842:	d002      	beq.n	800f84a <__kernel_rem_pio2+0x592>
 800f844:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f848:	4619      	mov	r1, r3
 800f84a:	9b01      	ldr	r3, [sp, #4]
 800f84c:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800f850:	e7a5      	b.n	800f79e <__kernel_rem_pio2+0x4e6>
 800f852:	f504 731a 	add.w	r3, r4, #616	; 0x268
 800f856:	eb0d 0403 	add.w	r4, sp, r3
 800f85a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800f85e:	2000      	movs	r0, #0
 800f860:	2100      	movs	r1, #0
 800f862:	2d00      	cmp	r5, #0
 800f864:	da09      	bge.n	800f87a <__kernel_rem_pio2+0x5c2>
 800f866:	f1bb 0f00 	cmp.w	fp, #0
 800f86a:	d002      	beq.n	800f872 <__kernel_rem_pio2+0x5ba>
 800f86c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f870:	4619      	mov	r1, r3
 800f872:	9b01      	ldr	r3, [sp, #4]
 800f874:	e9c3 0100 	strd	r0, r1, [r3]
 800f878:	e791      	b.n	800f79e <__kernel_rem_pio2+0x4e6>
 800f87a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800f87e:	f7f0 fd2d 	bl	80002dc <__adddf3>
 800f882:	3d01      	subs	r5, #1
 800f884:	e7ed      	b.n	800f862 <__kernel_rem_pio2+0x5aa>
 800f886:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800f88a:	f7f0 fd27 	bl	80002dc <__adddf3>
 800f88e:	3e01      	subs	r6, #1
 800f890:	e7c0      	b.n	800f814 <__kernel_rem_pio2+0x55c>
 800f892:	4602      	mov	r2, r0
 800f894:	460b      	mov	r3, r1
 800f896:	e7c5      	b.n	800f824 <__kernel_rem_pio2+0x56c>
 800f898:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800f89c:	f7f0 fd1e 	bl	80002dc <__adddf3>
 800f8a0:	3401      	adds	r4, #1
 800f8a2:	e7ca      	b.n	800f83a <__kernel_rem_pio2+0x582>
 800f8a4:	e9da 8900 	ldrd	r8, r9, [sl]
 800f8a8:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800f8ac:	9b02      	ldr	r3, [sp, #8]
 800f8ae:	3b01      	subs	r3, #1
 800f8b0:	9302      	str	r3, [sp, #8]
 800f8b2:	4632      	mov	r2, r6
 800f8b4:	463b      	mov	r3, r7
 800f8b6:	4640      	mov	r0, r8
 800f8b8:	4649      	mov	r1, r9
 800f8ba:	f7f0 fd0f 	bl	80002dc <__adddf3>
 800f8be:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800f8c2:	4602      	mov	r2, r0
 800f8c4:	460b      	mov	r3, r1
 800f8c6:	4640      	mov	r0, r8
 800f8c8:	4649      	mov	r1, r9
 800f8ca:	f7f0 fd05 	bl	80002d8 <__aeabi_dsub>
 800f8ce:	4632      	mov	r2, r6
 800f8d0:	463b      	mov	r3, r7
 800f8d2:	f7f0 fd03 	bl	80002dc <__adddf3>
 800f8d6:	ed9d 7b08 	vldr	d7, [sp, #32]
 800f8da:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800f8de:	ed8a 7b00 	vstr	d7, [sl]
 800f8e2:	e76e      	b.n	800f7c2 <__kernel_rem_pio2+0x50a>
 800f8e4:	e9d4 8900 	ldrd	r8, r9, [r4]
 800f8e8:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800f8ec:	4640      	mov	r0, r8
 800f8ee:	4632      	mov	r2, r6
 800f8f0:	463b      	mov	r3, r7
 800f8f2:	4649      	mov	r1, r9
 800f8f4:	f7f0 fcf2 	bl	80002dc <__adddf3>
 800f8f8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f8fc:	4602      	mov	r2, r0
 800f8fe:	460b      	mov	r3, r1
 800f900:	4640      	mov	r0, r8
 800f902:	4649      	mov	r1, r9
 800f904:	f7f0 fce8 	bl	80002d8 <__aeabi_dsub>
 800f908:	4632      	mov	r2, r6
 800f90a:	463b      	mov	r3, r7
 800f90c:	f7f0 fce6 	bl	80002dc <__adddf3>
 800f910:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f914:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800f918:	ed84 7b00 	vstr	d7, [r4]
 800f91c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f920:	e755      	b.n	800f7ce <__kernel_rem_pio2+0x516>
 800f922:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800f926:	f7f0 fcd9 	bl	80002dc <__adddf3>
 800f92a:	3d01      	subs	r5, #1
 800f92c:	e759      	b.n	800f7e2 <__kernel_rem_pio2+0x52a>
 800f92e:	9b01      	ldr	r3, [sp, #4]
 800f930:	9a01      	ldr	r2, [sp, #4]
 800f932:	601d      	str	r5, [r3, #0]
 800f934:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800f938:	605c      	str	r4, [r3, #4]
 800f93a:	609f      	str	r7, [r3, #8]
 800f93c:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800f940:	60d3      	str	r3, [r2, #12]
 800f942:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f946:	6110      	str	r0, [r2, #16]
 800f948:	6153      	str	r3, [r2, #20]
 800f94a:	e728      	b.n	800f79e <__kernel_rem_pio2+0x4e6>
 800f94c:	41700000 	.word	0x41700000
 800f950:	3e700000 	.word	0x3e700000
 800f954:	00000000 	.word	0x00000000

0800f958 <__kernel_sin>:
 800f958:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f95c:	ed2d 8b04 	vpush	{d8-d9}
 800f960:	eeb0 8a41 	vmov.f32	s16, s2
 800f964:	eef0 8a61 	vmov.f32	s17, s3
 800f968:	ec55 4b10 	vmov	r4, r5, d0
 800f96c:	b083      	sub	sp, #12
 800f96e:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800f972:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800f976:	9001      	str	r0, [sp, #4]
 800f978:	da06      	bge.n	800f988 <__kernel_sin+0x30>
 800f97a:	ee10 0a10 	vmov	r0, s0
 800f97e:	4629      	mov	r1, r5
 800f980:	f7f1 f912 	bl	8000ba8 <__aeabi_d2iz>
 800f984:	2800      	cmp	r0, #0
 800f986:	d051      	beq.n	800fa2c <__kernel_sin+0xd4>
 800f988:	4622      	mov	r2, r4
 800f98a:	462b      	mov	r3, r5
 800f98c:	4620      	mov	r0, r4
 800f98e:	4629      	mov	r1, r5
 800f990:	f7f0 fe5a 	bl	8000648 <__aeabi_dmul>
 800f994:	4682      	mov	sl, r0
 800f996:	468b      	mov	fp, r1
 800f998:	4602      	mov	r2, r0
 800f99a:	460b      	mov	r3, r1
 800f99c:	4620      	mov	r0, r4
 800f99e:	4629      	mov	r1, r5
 800f9a0:	f7f0 fe52 	bl	8000648 <__aeabi_dmul>
 800f9a4:	a341      	add	r3, pc, #260	; (adr r3, 800faac <__kernel_sin+0x154>)
 800f9a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9aa:	4680      	mov	r8, r0
 800f9ac:	4689      	mov	r9, r1
 800f9ae:	4650      	mov	r0, sl
 800f9b0:	4659      	mov	r1, fp
 800f9b2:	f7f0 fe49 	bl	8000648 <__aeabi_dmul>
 800f9b6:	a33f      	add	r3, pc, #252	; (adr r3, 800fab4 <__kernel_sin+0x15c>)
 800f9b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9bc:	f7f0 fc8c 	bl	80002d8 <__aeabi_dsub>
 800f9c0:	4652      	mov	r2, sl
 800f9c2:	465b      	mov	r3, fp
 800f9c4:	f7f0 fe40 	bl	8000648 <__aeabi_dmul>
 800f9c8:	a33c      	add	r3, pc, #240	; (adr r3, 800fabc <__kernel_sin+0x164>)
 800f9ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9ce:	f7f0 fc85 	bl	80002dc <__adddf3>
 800f9d2:	4652      	mov	r2, sl
 800f9d4:	465b      	mov	r3, fp
 800f9d6:	f7f0 fe37 	bl	8000648 <__aeabi_dmul>
 800f9da:	a33a      	add	r3, pc, #232	; (adr r3, 800fac4 <__kernel_sin+0x16c>)
 800f9dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9e0:	f7f0 fc7a 	bl	80002d8 <__aeabi_dsub>
 800f9e4:	4652      	mov	r2, sl
 800f9e6:	465b      	mov	r3, fp
 800f9e8:	f7f0 fe2e 	bl	8000648 <__aeabi_dmul>
 800f9ec:	a337      	add	r3, pc, #220	; (adr r3, 800facc <__kernel_sin+0x174>)
 800f9ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9f2:	f7f0 fc73 	bl	80002dc <__adddf3>
 800f9f6:	9b01      	ldr	r3, [sp, #4]
 800f9f8:	4606      	mov	r6, r0
 800f9fa:	460f      	mov	r7, r1
 800f9fc:	b9eb      	cbnz	r3, 800fa3a <__kernel_sin+0xe2>
 800f9fe:	4602      	mov	r2, r0
 800fa00:	460b      	mov	r3, r1
 800fa02:	4650      	mov	r0, sl
 800fa04:	4659      	mov	r1, fp
 800fa06:	f7f0 fe1f 	bl	8000648 <__aeabi_dmul>
 800fa0a:	a325      	add	r3, pc, #148	; (adr r3, 800faa0 <__kernel_sin+0x148>)
 800fa0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa10:	f7f0 fc62 	bl	80002d8 <__aeabi_dsub>
 800fa14:	4642      	mov	r2, r8
 800fa16:	464b      	mov	r3, r9
 800fa18:	f7f0 fe16 	bl	8000648 <__aeabi_dmul>
 800fa1c:	4602      	mov	r2, r0
 800fa1e:	460b      	mov	r3, r1
 800fa20:	4620      	mov	r0, r4
 800fa22:	4629      	mov	r1, r5
 800fa24:	f7f0 fc5a 	bl	80002dc <__adddf3>
 800fa28:	4604      	mov	r4, r0
 800fa2a:	460d      	mov	r5, r1
 800fa2c:	ec45 4b10 	vmov	d0, r4, r5
 800fa30:	b003      	add	sp, #12
 800fa32:	ecbd 8b04 	vpop	{d8-d9}
 800fa36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa3a:	4b1b      	ldr	r3, [pc, #108]	; (800faa8 <__kernel_sin+0x150>)
 800fa3c:	ec51 0b18 	vmov	r0, r1, d8
 800fa40:	2200      	movs	r2, #0
 800fa42:	f7f0 fe01 	bl	8000648 <__aeabi_dmul>
 800fa46:	4632      	mov	r2, r6
 800fa48:	ec41 0b19 	vmov	d9, r0, r1
 800fa4c:	463b      	mov	r3, r7
 800fa4e:	4640      	mov	r0, r8
 800fa50:	4649      	mov	r1, r9
 800fa52:	f7f0 fdf9 	bl	8000648 <__aeabi_dmul>
 800fa56:	4602      	mov	r2, r0
 800fa58:	460b      	mov	r3, r1
 800fa5a:	ec51 0b19 	vmov	r0, r1, d9
 800fa5e:	f7f0 fc3b 	bl	80002d8 <__aeabi_dsub>
 800fa62:	4652      	mov	r2, sl
 800fa64:	465b      	mov	r3, fp
 800fa66:	f7f0 fdef 	bl	8000648 <__aeabi_dmul>
 800fa6a:	ec53 2b18 	vmov	r2, r3, d8
 800fa6e:	f7f0 fc33 	bl	80002d8 <__aeabi_dsub>
 800fa72:	a30b      	add	r3, pc, #44	; (adr r3, 800faa0 <__kernel_sin+0x148>)
 800fa74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa78:	4606      	mov	r6, r0
 800fa7a:	460f      	mov	r7, r1
 800fa7c:	4640      	mov	r0, r8
 800fa7e:	4649      	mov	r1, r9
 800fa80:	f7f0 fde2 	bl	8000648 <__aeabi_dmul>
 800fa84:	4602      	mov	r2, r0
 800fa86:	460b      	mov	r3, r1
 800fa88:	4630      	mov	r0, r6
 800fa8a:	4639      	mov	r1, r7
 800fa8c:	f7f0 fc26 	bl	80002dc <__adddf3>
 800fa90:	4602      	mov	r2, r0
 800fa92:	460b      	mov	r3, r1
 800fa94:	4620      	mov	r0, r4
 800fa96:	4629      	mov	r1, r5
 800fa98:	f7f0 fc1e 	bl	80002d8 <__aeabi_dsub>
 800fa9c:	e7c4      	b.n	800fa28 <__kernel_sin+0xd0>
 800fa9e:	bf00      	nop
 800faa0:	55555549 	.word	0x55555549
 800faa4:	3fc55555 	.word	0x3fc55555
 800faa8:	3fe00000 	.word	0x3fe00000
 800faac:	5acfd57c 	.word	0x5acfd57c
 800fab0:	3de5d93a 	.word	0x3de5d93a
 800fab4:	8a2b9ceb 	.word	0x8a2b9ceb
 800fab8:	3e5ae5e6 	.word	0x3e5ae5e6
 800fabc:	57b1fe7d 	.word	0x57b1fe7d
 800fac0:	3ec71de3 	.word	0x3ec71de3
 800fac4:	19c161d5 	.word	0x19c161d5
 800fac8:	3f2a01a0 	.word	0x3f2a01a0
 800facc:	1110f8a6 	.word	0x1110f8a6
 800fad0:	3f811111 	.word	0x3f811111

0800fad4 <with_errno>:
 800fad4:	b570      	push	{r4, r5, r6, lr}
 800fad6:	4604      	mov	r4, r0
 800fad8:	460d      	mov	r5, r1
 800fada:	4616      	mov	r6, r2
 800fadc:	f7fa ff3e 	bl	800a95c <__errno>
 800fae0:	4629      	mov	r1, r5
 800fae2:	6006      	str	r6, [r0, #0]
 800fae4:	4620      	mov	r0, r4
 800fae6:	bd70      	pop	{r4, r5, r6, pc}

0800fae8 <xflow>:
 800fae8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800faea:	4614      	mov	r4, r2
 800faec:	461d      	mov	r5, r3
 800faee:	b108      	cbz	r0, 800faf4 <xflow+0xc>
 800faf0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800faf4:	e9cd 2300 	strd	r2, r3, [sp]
 800faf8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fafc:	4620      	mov	r0, r4
 800fafe:	4629      	mov	r1, r5
 800fb00:	f7f0 fda2 	bl	8000648 <__aeabi_dmul>
 800fb04:	2222      	movs	r2, #34	; 0x22
 800fb06:	b003      	add	sp, #12
 800fb08:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fb0c:	f7ff bfe2 	b.w	800fad4 <with_errno>

0800fb10 <__math_uflow>:
 800fb10:	b508      	push	{r3, lr}
 800fb12:	2200      	movs	r2, #0
 800fb14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800fb18:	f7ff ffe6 	bl	800fae8 <xflow>
 800fb1c:	ec41 0b10 	vmov	d0, r0, r1
 800fb20:	bd08      	pop	{r3, pc}

0800fb22 <__math_oflow>:
 800fb22:	b508      	push	{r3, lr}
 800fb24:	2200      	movs	r2, #0
 800fb26:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800fb2a:	f7ff ffdd 	bl	800fae8 <xflow>
 800fb2e:	ec41 0b10 	vmov	d0, r0, r1
 800fb32:	bd08      	pop	{r3, pc}

0800fb34 <fabs>:
 800fb34:	ec51 0b10 	vmov	r0, r1, d0
 800fb38:	ee10 2a10 	vmov	r2, s0
 800fb3c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800fb40:	ec43 2b10 	vmov	d0, r2, r3
 800fb44:	4770      	bx	lr

0800fb46 <finite>:
 800fb46:	b082      	sub	sp, #8
 800fb48:	ed8d 0b00 	vstr	d0, [sp]
 800fb4c:	9801      	ldr	r0, [sp, #4]
 800fb4e:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800fb52:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800fb56:	0fc0      	lsrs	r0, r0, #31
 800fb58:	b002      	add	sp, #8
 800fb5a:	4770      	bx	lr
 800fb5c:	0000      	movs	r0, r0
	...

0800fb60 <floor>:
 800fb60:	ec51 0b10 	vmov	r0, r1, d0
 800fb64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fb68:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800fb6c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800fb70:	2e13      	cmp	r6, #19
 800fb72:	ee10 5a10 	vmov	r5, s0
 800fb76:	ee10 8a10 	vmov	r8, s0
 800fb7a:	460c      	mov	r4, r1
 800fb7c:	dc32      	bgt.n	800fbe4 <floor+0x84>
 800fb7e:	2e00      	cmp	r6, #0
 800fb80:	da14      	bge.n	800fbac <floor+0x4c>
 800fb82:	a333      	add	r3, pc, #204	; (adr r3, 800fc50 <floor+0xf0>)
 800fb84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb88:	f7f0 fba8 	bl	80002dc <__adddf3>
 800fb8c:	2200      	movs	r2, #0
 800fb8e:	2300      	movs	r3, #0
 800fb90:	f7f0 ffea 	bl	8000b68 <__aeabi_dcmpgt>
 800fb94:	b138      	cbz	r0, 800fba6 <floor+0x46>
 800fb96:	2c00      	cmp	r4, #0
 800fb98:	da57      	bge.n	800fc4a <floor+0xea>
 800fb9a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800fb9e:	431d      	orrs	r5, r3
 800fba0:	d001      	beq.n	800fba6 <floor+0x46>
 800fba2:	4c2d      	ldr	r4, [pc, #180]	; (800fc58 <floor+0xf8>)
 800fba4:	2500      	movs	r5, #0
 800fba6:	4621      	mov	r1, r4
 800fba8:	4628      	mov	r0, r5
 800fbaa:	e025      	b.n	800fbf8 <floor+0x98>
 800fbac:	4f2b      	ldr	r7, [pc, #172]	; (800fc5c <floor+0xfc>)
 800fbae:	4137      	asrs	r7, r6
 800fbb0:	ea01 0307 	and.w	r3, r1, r7
 800fbb4:	4303      	orrs	r3, r0
 800fbb6:	d01f      	beq.n	800fbf8 <floor+0x98>
 800fbb8:	a325      	add	r3, pc, #148	; (adr r3, 800fc50 <floor+0xf0>)
 800fbba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbbe:	f7f0 fb8d 	bl	80002dc <__adddf3>
 800fbc2:	2200      	movs	r2, #0
 800fbc4:	2300      	movs	r3, #0
 800fbc6:	f7f0 ffcf 	bl	8000b68 <__aeabi_dcmpgt>
 800fbca:	2800      	cmp	r0, #0
 800fbcc:	d0eb      	beq.n	800fba6 <floor+0x46>
 800fbce:	2c00      	cmp	r4, #0
 800fbd0:	bfbe      	ittt	lt
 800fbd2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800fbd6:	fa43 f606 	asrlt.w	r6, r3, r6
 800fbda:	19a4      	addlt	r4, r4, r6
 800fbdc:	ea24 0407 	bic.w	r4, r4, r7
 800fbe0:	2500      	movs	r5, #0
 800fbe2:	e7e0      	b.n	800fba6 <floor+0x46>
 800fbe4:	2e33      	cmp	r6, #51	; 0x33
 800fbe6:	dd0b      	ble.n	800fc00 <floor+0xa0>
 800fbe8:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800fbec:	d104      	bne.n	800fbf8 <floor+0x98>
 800fbee:	ee10 2a10 	vmov	r2, s0
 800fbf2:	460b      	mov	r3, r1
 800fbf4:	f7f0 fb72 	bl	80002dc <__adddf3>
 800fbf8:	ec41 0b10 	vmov	d0, r0, r1
 800fbfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fc00:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800fc04:	f04f 33ff 	mov.w	r3, #4294967295
 800fc08:	fa23 f707 	lsr.w	r7, r3, r7
 800fc0c:	4207      	tst	r7, r0
 800fc0e:	d0f3      	beq.n	800fbf8 <floor+0x98>
 800fc10:	a30f      	add	r3, pc, #60	; (adr r3, 800fc50 <floor+0xf0>)
 800fc12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc16:	f7f0 fb61 	bl	80002dc <__adddf3>
 800fc1a:	2200      	movs	r2, #0
 800fc1c:	2300      	movs	r3, #0
 800fc1e:	f7f0 ffa3 	bl	8000b68 <__aeabi_dcmpgt>
 800fc22:	2800      	cmp	r0, #0
 800fc24:	d0bf      	beq.n	800fba6 <floor+0x46>
 800fc26:	2c00      	cmp	r4, #0
 800fc28:	da02      	bge.n	800fc30 <floor+0xd0>
 800fc2a:	2e14      	cmp	r6, #20
 800fc2c:	d103      	bne.n	800fc36 <floor+0xd6>
 800fc2e:	3401      	adds	r4, #1
 800fc30:	ea25 0507 	bic.w	r5, r5, r7
 800fc34:	e7b7      	b.n	800fba6 <floor+0x46>
 800fc36:	2301      	movs	r3, #1
 800fc38:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800fc3c:	fa03 f606 	lsl.w	r6, r3, r6
 800fc40:	4435      	add	r5, r6
 800fc42:	4545      	cmp	r5, r8
 800fc44:	bf38      	it	cc
 800fc46:	18e4      	addcc	r4, r4, r3
 800fc48:	e7f2      	b.n	800fc30 <floor+0xd0>
 800fc4a:	2500      	movs	r5, #0
 800fc4c:	462c      	mov	r4, r5
 800fc4e:	e7aa      	b.n	800fba6 <floor+0x46>
 800fc50:	8800759c 	.word	0x8800759c
 800fc54:	7e37e43c 	.word	0x7e37e43c
 800fc58:	bff00000 	.word	0xbff00000
 800fc5c:	000fffff 	.word	0x000fffff

0800fc60 <scalbn>:
 800fc60:	b570      	push	{r4, r5, r6, lr}
 800fc62:	ec55 4b10 	vmov	r4, r5, d0
 800fc66:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800fc6a:	4606      	mov	r6, r0
 800fc6c:	462b      	mov	r3, r5
 800fc6e:	b99a      	cbnz	r2, 800fc98 <scalbn+0x38>
 800fc70:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800fc74:	4323      	orrs	r3, r4
 800fc76:	d036      	beq.n	800fce6 <scalbn+0x86>
 800fc78:	4b39      	ldr	r3, [pc, #228]	; (800fd60 <scalbn+0x100>)
 800fc7a:	4629      	mov	r1, r5
 800fc7c:	ee10 0a10 	vmov	r0, s0
 800fc80:	2200      	movs	r2, #0
 800fc82:	f7f0 fce1 	bl	8000648 <__aeabi_dmul>
 800fc86:	4b37      	ldr	r3, [pc, #220]	; (800fd64 <scalbn+0x104>)
 800fc88:	429e      	cmp	r6, r3
 800fc8a:	4604      	mov	r4, r0
 800fc8c:	460d      	mov	r5, r1
 800fc8e:	da10      	bge.n	800fcb2 <scalbn+0x52>
 800fc90:	a32b      	add	r3, pc, #172	; (adr r3, 800fd40 <scalbn+0xe0>)
 800fc92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc96:	e03a      	b.n	800fd0e <scalbn+0xae>
 800fc98:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800fc9c:	428a      	cmp	r2, r1
 800fc9e:	d10c      	bne.n	800fcba <scalbn+0x5a>
 800fca0:	ee10 2a10 	vmov	r2, s0
 800fca4:	4620      	mov	r0, r4
 800fca6:	4629      	mov	r1, r5
 800fca8:	f7f0 fb18 	bl	80002dc <__adddf3>
 800fcac:	4604      	mov	r4, r0
 800fcae:	460d      	mov	r5, r1
 800fcb0:	e019      	b.n	800fce6 <scalbn+0x86>
 800fcb2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800fcb6:	460b      	mov	r3, r1
 800fcb8:	3a36      	subs	r2, #54	; 0x36
 800fcba:	4432      	add	r2, r6
 800fcbc:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800fcc0:	428a      	cmp	r2, r1
 800fcc2:	dd08      	ble.n	800fcd6 <scalbn+0x76>
 800fcc4:	2d00      	cmp	r5, #0
 800fcc6:	a120      	add	r1, pc, #128	; (adr r1, 800fd48 <scalbn+0xe8>)
 800fcc8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fccc:	da1c      	bge.n	800fd08 <scalbn+0xa8>
 800fcce:	a120      	add	r1, pc, #128	; (adr r1, 800fd50 <scalbn+0xf0>)
 800fcd0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fcd4:	e018      	b.n	800fd08 <scalbn+0xa8>
 800fcd6:	2a00      	cmp	r2, #0
 800fcd8:	dd08      	ble.n	800fcec <scalbn+0x8c>
 800fcda:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800fcde:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800fce2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800fce6:	ec45 4b10 	vmov	d0, r4, r5
 800fcea:	bd70      	pop	{r4, r5, r6, pc}
 800fcec:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800fcf0:	da19      	bge.n	800fd26 <scalbn+0xc6>
 800fcf2:	f24c 3350 	movw	r3, #50000	; 0xc350
 800fcf6:	429e      	cmp	r6, r3
 800fcf8:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800fcfc:	dd0a      	ble.n	800fd14 <scalbn+0xb4>
 800fcfe:	a112      	add	r1, pc, #72	; (adr r1, 800fd48 <scalbn+0xe8>)
 800fd00:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fd04:	2b00      	cmp	r3, #0
 800fd06:	d1e2      	bne.n	800fcce <scalbn+0x6e>
 800fd08:	a30f      	add	r3, pc, #60	; (adr r3, 800fd48 <scalbn+0xe8>)
 800fd0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd0e:	f7f0 fc9b 	bl	8000648 <__aeabi_dmul>
 800fd12:	e7cb      	b.n	800fcac <scalbn+0x4c>
 800fd14:	a10a      	add	r1, pc, #40	; (adr r1, 800fd40 <scalbn+0xe0>)
 800fd16:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fd1a:	2b00      	cmp	r3, #0
 800fd1c:	d0b8      	beq.n	800fc90 <scalbn+0x30>
 800fd1e:	a10e      	add	r1, pc, #56	; (adr r1, 800fd58 <scalbn+0xf8>)
 800fd20:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fd24:	e7b4      	b.n	800fc90 <scalbn+0x30>
 800fd26:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800fd2a:	3236      	adds	r2, #54	; 0x36
 800fd2c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800fd30:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800fd34:	4620      	mov	r0, r4
 800fd36:	4b0c      	ldr	r3, [pc, #48]	; (800fd68 <scalbn+0x108>)
 800fd38:	2200      	movs	r2, #0
 800fd3a:	e7e8      	b.n	800fd0e <scalbn+0xae>
 800fd3c:	f3af 8000 	nop.w
 800fd40:	c2f8f359 	.word	0xc2f8f359
 800fd44:	01a56e1f 	.word	0x01a56e1f
 800fd48:	8800759c 	.word	0x8800759c
 800fd4c:	7e37e43c 	.word	0x7e37e43c
 800fd50:	8800759c 	.word	0x8800759c
 800fd54:	fe37e43c 	.word	0xfe37e43c
 800fd58:	c2f8f359 	.word	0xc2f8f359
 800fd5c:	81a56e1f 	.word	0x81a56e1f
 800fd60:	43500000 	.word	0x43500000
 800fd64:	ffff3cb0 	.word	0xffff3cb0
 800fd68:	3c900000 	.word	0x3c900000

0800fd6c <_init>:
 800fd6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fd6e:	bf00      	nop
 800fd70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fd72:	bc08      	pop	{r3}
 800fd74:	469e      	mov	lr, r3
 800fd76:	4770      	bx	lr

0800fd78 <_fini>:
 800fd78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fd7a:	bf00      	nop
 800fd7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fd7e:	bc08      	pop	{r3}
 800fd80:	469e      	mov	lr, r3
 800fd82:	4770      	bx	lr
