# do temp_simlib_comp.tmp
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:41:44 on Mar 01,2023
# vcom -work cyclone10lp -93 c:/intelfpga_lite/20.1/quartus/eda/sim_lib/cyclone10lp_atoms.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package cyclone10lp_atom_pack
# -- Compiling package body cyclone10lp_atom_pack
# -- Loading package cyclone10lp_atom_pack
# -- Compiling package cyclone10lp_pllpack
# -- Compiling package body cyclone10lp_pllpack
# -- Loading package cyclone10lp_pllpack
# -- Loading package cyclone10lp_atom_pack
# -- Compiling entity cyclone10lp_dffe
# -- Compiling architecture behave of cyclone10lp_dffe
# -- Compiling entity cyclone10lp_mux21
# -- Compiling architecture AltVITAL of cyclone10lp_mux21
# -- Compiling entity cyclone10lp_mux41
# -- Compiling architecture AltVITAL of cyclone10lp_mux41
# -- Compiling entity cyclone10lp_and1
# -- Compiling architecture AltVITAL of cyclone10lp_and1
# -- Compiling entity cyclone10lp_lcell_comb
# -- Compiling architecture vital_lcell_comb of cyclone10lp_lcell_comb
# -- Compiling entity cyclone10lp_routing_wire
# ** Warning: c:/intelfpga_lite/20.1/quartus/eda/sim_lib/cyclone10lp_atoms.vhd(1667): (vcom-1288) VITAL timing generic "tpd_datainglitch_dataout" port specification "datainglitch" does not denote a port.
# (1076.4 section 4.3.2.1.3)
# -- Compiling architecture behave of cyclone10lp_routing_wire
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cyclone10lp_mn_cntr
# -- Compiling architecture behave of cyclone10lp_mn_cntr
# -- Compiling entity cyclone10lp_scale_cntr
# -- Compiling architecture behave of cyclone10lp_scale_cntr
# -- Compiling entity cyclone10lp_pll_reg
# -- Compiling architecture behave of cyclone10lp_pll_reg
# -- Loading package cyclone10lp_pllpack
# -- Loading entity cyclone10lp_mn_cntr
# -- Loading entity cyclone10lp_scale_cntr
# -- Loading entity cyclone10lp_dffe
# -- Loading entity cyclone10lp_pll_reg
# -- Compiling entity cyclone10lp_pll
# -- Compiling architecture vital_pll of cyclone10lp_pll
# -- Loading entity cyclone10lp_and1
# -- Compiling entity cyclone10lp_ff
# -- Compiling architecture vital_lcell_ff of cyclone10lp_ff
# -- Compiling entity cyclone10lp_ram_register
# -- Compiling architecture reg_arch of cyclone10lp_ram_register
# -- Compiling entity cyclone10lp_ram_pulse_generator
# -- Compiling architecture pgen_arch of cyclone10lp_ram_pulse_generator
# -- Loading entity cyclone10lp_ram_register
# -- Loading entity cyclone10lp_ram_pulse_generator
# -- Compiling entity cyclone10lp_ram_block
# -- Compiling architecture block_arch of cyclone10lp_ram_block
# -- Compiling entity cyclone10lp_mac_data_reg
# -- Compiling architecture vital_cyclone10lp_mac_data_reg of cyclone10lp_mac_data_reg
# -- Compiling entity cyclone10lp_mac_sign_reg
# -- Compiling architecture cyclone10lp_mac_sign_reg of cyclone10lp_mac_sign_reg
# -- Compiling entity cyclone10lp_mac_mult_internal
# -- Compiling architecture vital_cyclone10lp_mac_mult_internal of cyclone10lp_mac_mult_internal
# -- Loading entity cyclone10lp_mac_data_reg
# -- Loading entity cyclone10lp_mac_sign_reg
# -- Loading entity cyclone10lp_mac_mult_internal
# -- Compiling entity cyclone10lp_mac_mult
# -- Compiling architecture vital_cyclone10lp_mac_mult of cyclone10lp_mac_mult
# -- Compiling entity cyclone10lp_mac_out
# -- Compiling architecture vital_cyclone10lp_mac_out of cyclone10lp_mac_out
# -- Compiling entity cyclone10lp_io_ibuf
# -- Compiling architecture arch of cyclone10lp_io_ibuf
# -- Compiling entity cyclone10lp_io_obuf
# -- Compiling architecture arch of cyclone10lp_io_obuf
# -- Compiling entity cyclone10lp_ddio_oe
# -- Compiling architecture arch of cyclone10lp_ddio_oe
# -- Compiling entity cyclone10lp_latch
# -- Compiling architecture vital_latch of cyclone10lp_latch
# -- Compiling entity cyclone10lp_ddio_out
# -- Compiling architecture arch of cyclone10lp_ddio_out
# -- Compiling entity cyclone10lp_pseudo_diff_out
# -- Compiling architecture arch of cyclone10lp_pseudo_diff_out
# -- Compiling entity cyclone10lp_io_pad
# -- Compiling architecture arch of cyclone10lp_io_pad
# -- Compiling entity cyclone10lp_asmiblock
# -- Compiling architecture behavior of cyclone10lp_asmiblock
# -- Compiling entity cyclone10lp_ena_reg
# -- Compiling architecture behave of cyclone10lp_ena_reg
# -- Loading entity cyclone10lp_ena_reg
# -- Compiling entity cyclone10lp_clkctrl
# -- Compiling architecture vital_clkctrl of cyclone10lp_clkctrl
# -- Compiling entity cyclone10lp_rublock
# -- Compiling architecture architecture_rublock of cyclone10lp_rublock
# -- Compiling entity cyclone10lp_apfcontroller
# -- Compiling architecture architecture_apfcontroller of cyclone10lp_apfcontroller
# -- Compiling entity cyclone10lp_termination
# -- Compiling architecture cyclone10lp_termination_arch of cyclone10lp_termination
# -- Compiling entity cyclone10lp_jtag
# -- Compiling architecture architecture_jtag of cyclone10lp_jtag
# -- Compiling entity cyclone10lp_crcblock
# -- Compiling architecture architecture_crcblock of cyclone10lp_crcblock
# -- Compiling entity cyclone10lp_oscillator
# -- Compiling architecture architecture_oscillator of cyclone10lp_oscillator
# End time: 12:41:45 on Mar 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:41:45 on Mar 01,2023
# vcom -work cyclone10lp -93 c:/intelfpga_lite/20.1/quartus/eda/sim_lib/cyclone10lp_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cyclone10lp_atom_pack
# -- Compiling package cyclone10lp_components
# End time: 12:41:45 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
