// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.3
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ==============================================================

// CONTROL
// 0x00 : Control signals
//        bit 0  - ap_start (Read/Write/COH)
//        bit 1  - ap_done (Read/COR)
//        bit 2  - ap_idle (Read)
//        bit 3  - ap_ready (Read)
//        bit 7  - auto_restart (Read/Write)
//        others - reserved
// 0x04 : Global Interrupt Enable Register
//        bit 0  - Global Interrupt Enable (Read/Write)
//        others - reserved
// 0x08 : IP Interrupt Enable Register (Read/Write)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x0c : IP Interrupt Status Register (Read/TOW)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x10 : Control signal of blockSize
//        bit 0  - blockSize_ap_vld (Read/Write/COH)
//        bit 1  - blockSize_ap_ack (Read)
//        others - reserved
// 0x14 : Data signal of blockSize
//        bit 31~0 - blockSize[31:0] (Read/Write)
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XBMM_TOP_CONTROL_ADDR_AP_CTRL        0x00
#define XBMM_TOP_CONTROL_ADDR_GIE            0x04
#define XBMM_TOP_CONTROL_ADDR_IER            0x08
#define XBMM_TOP_CONTROL_ADDR_ISR            0x0c
#define XBMM_TOP_CONTROL_ADDR_BLOCKSIZE_CTRL 0x10
#define XBMM_TOP_CONTROL_ADDR_BLOCKSIZE_DATA 0x14
#define XBMM_TOP_CONTROL_BITS_BLOCKSIZE_DATA 32

