
*** Running vivado
    with args -log Differental_Phasemeter_Phase_Locked_Loop_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Differental_Phasemeter_Phase_Locked_Loop_0_1.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source Differental_Phasemeter_Phase_Locked_Loop_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 394.961 ; gain = 68.078
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/John/Desktop/Honours_Project/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Differental_Phasemeter_Phase_Locked_Loop_0_1
Command: synth_design -top Differental_Phasemeter_Phase_Locked_Loop_0_1 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 33156
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1216.457 ; gain = 408.570
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'signalinput' is neither a static name nor a globally static expression [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Main.vhd:236]
WARNING: [Synth 8-9112] actual for formal port 'reset' is neither a static name nor a globally static expression [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Main.vhd:242]
INFO: [Synth 8-6157] synthesizing module 'Differental_Phasemeter_Phase_Locked_Loop_0_1' [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_Phase_Locked_Loop_0_1/synth/Differental_Phasemeter_Phase_Locked_Loop_0_1.v:53]
INFO: [Synth 8-638] synthesizing module 'Phase_Locked_Loop' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Main.vhd:52]
	Parameter stream_size bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AXI4_Stream_Reader' declared at 'C:/Users/John/Desktop/Honours_Project/VHDL_Modules/AXI4_Stream_Infastructure.vhd:34' bound to instance 'ADC_Stream_Reader' of component 'AXI4_Stream_Reader' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Main.vhd:156]
INFO: [Synth 8-638] synthesizing module 'AXI4_Stream_Reader' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/AXI4_Stream_Infastructure.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'AXI4_Stream_Reader' (0#1) [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/AXI4_Stream_Infastructure.vhd:47]
	Parameter Freq_Size bound to: 32 - type: integer 
	Parameter ROM_Size bound to: 8 - type: integer 
	Parameter DAC_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'NCO' declared at 'C:/Users/John/Desktop/Honours_Project/VHDL_Modules/NCO.vhd:8' bound to instance 'PLL_NCO' of component 'NCO' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Main.vhd:199]
INFO: [Synth 8-638] synthesizing module 'NCO' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/NCO.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'NCO' (0#1) [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/NCO.vhd:26]
	Parameter MixerSize bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'Mixer' declared at 'C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logic.vhd:6' bound to instance 'Quadrature_Mixer' of component 'Mixer' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Main.vhd:212]
INFO: [Synth 8-638] synthesizing module 'Mixer' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logic.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Mixer' (0#1) [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logic.vhd:19]
INFO: [Synth 8-3491] module 'CIC32' declared at 'C:/Users/John/Desktop/Honours_Project/VHDL_Modules/CIC32.vhd:46' bound to instance 'Loop_Filter' of component 'CIC32' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Main.vhd:222]
INFO: [Synth 8-638] synthesizing module 'CIC32' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/CIC32.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'CIC32' (0#1) [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/CIC32.vhd:61]
	Parameter Data_Size bound to: 32 - type: integer 
	Parameter Inital bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'PID_Controller' declared at 'C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Controllers.vhd:6' bound to instance 'Loop_Controller' of component 'PID_Controller' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Main.vhd:233]
INFO: [Synth 8-638] synthesizing module 'PID_Controller' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Controllers.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'PID_Controller' (0#1) [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Controllers.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'Phase_Locked_Loop' (0#1) [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Main.vhd:52]
INFO: [Synth 8-6155] done synthesizing module 'Differental_Phasemeter_Phase_Locked_Loop_0_1' (0#1) [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_Phase_Locked_Loop_0_1/synth/Differental_Phasemeter_Phase_Locked_Loop_0_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element Count_reg was removed.  [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Main.vhd:147]
WARNING: [Synth 8-7129] Port s_axis_tvalid in module AXI4_Stream_Reader is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1317.512 ; gain = 509.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1317.512 ; gain = 509.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1317.512 ; gain = 509.625
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1317.512 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1422.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1422.758 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1422.758 ; gain = 614.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1422.758 ; gain = 614.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1422.758 ; gain = 614.871
---------------------------------------------------------------------------------
WARNING: [Synth 8-6040] Register dataAddr_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register Quadrature_addr_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1422.758 ; gain = 614.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 1     
	   3 Input   64 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 1     
	   3 Input   26 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 6     
	               32 Bit    Registers := 6     
	               26 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Multipliers : 
	              32x32  Multipliers := 3     
+---Muxes : 
	   4 Input   14 Bit        Muxes := 1     
	   4 Input   13 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3936] Found unconnected internal register 'inst/ADC_Stream_Reader/Dout_reg' and it is trimmed from '32' to '30' bits. [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/AXI4_Stream_Infastructure.vhd:52]
WARNING: [Synth 8-6040] Register inst/PLL_NCO/dataAddr_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register inst/PLL_NCO/Quadrature_addr_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
DSP Report: Generating DSP inst/Quadrature_Mixer/Dout_reg, operation Mode is: (A2*B'')'.
DSP Report: register inst/PLL_NCO/Quadrature_buffer_reg is absorbed into DSP inst/Quadrature_Mixer/Dout_reg.
DSP Report: register inst/PLL_NCO/Quadrature_out_reg is absorbed into DSP inst/Quadrature_Mixer/Dout_reg.
DSP Report: register inst/Quadrature_Mixer/Dout_reg is absorbed into DSP inst/Quadrature_Mixer/Dout_reg.
DSP Report: register inst/Quadrature_Mixer/Dout_reg is absorbed into DSP inst/Quadrature_Mixer/Dout_reg.
DSP Report: operator inst/Quadrature_Mixer/Dout0 is absorbed into DSP inst/Quadrature_Mixer/Dout_reg.
DSP Report: Generating DSP inst/Loop_Controller/ARG, operation Mode is: A*B.
DSP Report: operator inst/Loop_Controller/ARG is absorbed into DSP inst/Loop_Controller/ARG.
DSP Report: operator inst/Loop_Controller/ARG is absorbed into DSP inst/Loop_Controller/ARG.
DSP Report: Generating DSP inst/Loop_Controller/ARG, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/Loop_Controller/ARG is absorbed into DSP inst/Loop_Controller/ARG.
DSP Report: operator inst/Loop_Controller/ARG is absorbed into DSP inst/Loop_Controller/ARG.
DSP Report: Generating DSP inst/Loop_Controller/ARG, operation Mode is: A*B.
DSP Report: operator inst/Loop_Controller/ARG is absorbed into DSP inst/Loop_Controller/ARG.
DSP Report: operator inst/Loop_Controller/ARG is absorbed into DSP inst/Loop_Controller/ARG.
DSP Report: Generating DSP inst/Loop_Controller/ARG, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/Loop_Controller/ARG is absorbed into DSP inst/Loop_Controller/ARG.
DSP Report: operator inst/Loop_Controller/ARG is absorbed into DSP inst/Loop_Controller/ARG.
DSP Report: Generating DSP inst/Loop_Controller/ARG, operation Mode is: A*B.
DSP Report: operator inst/Loop_Controller/ARG is absorbed into DSP inst/Loop_Controller/ARG.
DSP Report: operator inst/Loop_Controller/ARG is absorbed into DSP inst/Loop_Controller/ARG.
DSP Report: Generating DSP inst/Loop_Controller/ARG, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/Loop_Controller/ARG is absorbed into DSP inst/Loop_Controller/ARG.
DSP Report: operator inst/Loop_Controller/ARG is absorbed into DSP inst/Loop_Controller/ARG.
DSP Report: Generating DSP inst/Loop_Controller/ARG, operation Mode is: A*B.
DSP Report: operator inst/Loop_Controller/ARG is absorbed into DSP inst/Loop_Controller/ARG.
DSP Report: operator inst/Loop_Controller/ARG is absorbed into DSP inst/Loop_Controller/ARG.
DSP Report: Generating DSP inst/Loop_Controller/ARG, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/Loop_Controller/ARG is absorbed into DSP inst/Loop_Controller/ARG.
DSP Report: operator inst/Loop_Controller/ARG is absorbed into DSP inst/Loop_Controller/ARG.
INFO: [Synth 8-3917] design Differental_Phasemeter_Phase_Locked_Loop_0_1 has port s_axis_tready_ADC_Stream_in driven by constant 1
INFO: [Synth 8-3917] design Differental_Phasemeter_Phase_Locked_Loop_0_1 has port DAC_Stream_out[31] driven by constant 0
INFO: [Synth 8-3917] design Differental_Phasemeter_Phase_Locked_Loop_0_1 has port DAC_Stream_out[30] driven by constant 0
INFO: [Synth 8-3917] design Differental_Phasemeter_Phase_Locked_Loop_0_1 has port DAC_Stream_out[15] driven by constant 0
INFO: [Synth 8-3917] design Differental_Phasemeter_Phase_Locked_Loop_0_1 has port DAC_Stream_out[14] driven by constant 0
WARNING: [Synth 8-7129] Port s_axis_tdata_ADC_Stream_in[31] in module Differental_Phasemeter_Phase_Locked_Loop_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata_ADC_Stream_in[30] in module Differental_Phasemeter_Phase_Locked_Loop_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tvalid_ADC_Stream_in in module Differental_Phasemeter_Phase_Locked_Loop_0_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1422.758 ; gain = 614.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------------------------------------+------------------------+---------------+----------------+
|Module Name                                  | RTL Object             | Depth x Width | Implemented As | 
+---------------------------------------------+------------------------+---------------+----------------+
|NCO                                          | SINROM[0]              | 256x12        | LUT            | 
|NCO                                          | SINROM[0]              | 256x12        | LUT            | 
|Differental_Phasemeter_Phase_Locked_Loop_0_1 | inst/PLL_NCO/SINROM[0] | 256x12        | LUT            | 
|Differental_Phasemeter_Phase_Locked_Loop_0_1 | inst/PLL_NCO/SINROM[0] | 256x12        | LUT            | 
+---------------------------------------------+------------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                  | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Differental_Phasemeter_Phase_Locked_Loop_0_1 | (A2*B'')'      | 14     | 14     | -      | -      | 28     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|Differental_Phasemeter_Phase_Locked_Loop_0_1 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Differental_Phasemeter_Phase_Locked_Loop_0_1 | (PCIN>>17)+A*B | 15     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Differental_Phasemeter_Phase_Locked_Loop_0_1 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Differental_Phasemeter_Phase_Locked_Loop_0_1 | (PCIN>>17)+A*B | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Differental_Phasemeter_Phase_Locked_Loop_0_1 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Differental_Phasemeter_Phase_Locked_Loop_0_1 | (PCIN>>17)+A*B | 15     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Differental_Phasemeter_Phase_Locked_Loop_0_1 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Differental_Phasemeter_Phase_Locked_Loop_0_1 | (PCIN>>17)+A*B | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1422.758 ; gain = 614.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1422.758 ; gain = 614.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1422.758 ; gain = 614.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1422.758 ; gain = 614.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1422.758 ; gain = 614.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1422.758 ; gain = 614.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1422.758 ; gain = 614.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1422.758 ; gain = 614.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1422.758 ; gain = 614.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                  | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Differental_Phasemeter_Phase_Locked_Loop_0_1 | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Differental_Phasemeter_Phase_Locked_Loop_0_1 | PCIN>>17+A*B | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Differental_Phasemeter_Phase_Locked_Loop_0_1 | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Differental_Phasemeter_Phase_Locked_Loop_0_1 | PCIN>>17+A*B | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Differental_Phasemeter_Phase_Locked_Loop_0_1 | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Differental_Phasemeter_Phase_Locked_Loop_0_1 | PCIN>>17+A*B | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Differental_Phasemeter_Phase_Locked_Loop_0_1 | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Differental_Phasemeter_Phase_Locked_Loop_0_1 | PCIN>>17+A*B | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Differental_Phasemeter_Phase_Locked_Loop_0_1 | ((A'*B'')')' | 30     | 18     | -      | -      | 28     | 1    | 2    | -    | -    | -     | 1    | 1    | 
+---------------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    76|
|2     |DSP48E1 |     9|
|4     |LUT1    |     2|
|5     |LUT2    |   314|
|6     |LUT3    |    28|
|7     |LUT4    |    35|
|8     |LUT5    |    15|
|9     |LUT6    |    93|
|10    |MUXF7   |    28|
|11    |FDCE    |   162|
|12    |FDRE    |   358|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1422.758 ; gain = 614.871
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:50 . Memory (MB): peak = 1422.758 ; gain = 509.625
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1422.758 ; gain = 614.871
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1422.758 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 113 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1422.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: fa76d14d
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 1422.758 ; gain = 992.219
INFO: [Common 17-1381] The checkpoint 'C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/Differental_Phasemeter_Phase_Locked_Loop_0_1_synth_1/Differental_Phasemeter_Phase_Locked_Loop_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Differental_Phasemeter_Phase_Locked_Loop_0_1, cache-ID = 8e37178de2c86a9f
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/Differental_Phasemeter_Phase_Locked_Loop_0_1_synth_1/Differental_Phasemeter_Phase_Locked_Loop_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Differental_Phasemeter_Phase_Locked_Loop_0_1_utilization_synth.rpt -pb Differental_Phasemeter_Phase_Locked_Loop_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug 16 14:33:05 2023...
