

================================================================
== Vivado HLS Report for 'fc_layer2'
================================================================
* Date:           Mon Jun 18 15:49:27 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        nnet_stream
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  13.00|     10.69|        1.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10490|  10490|  10490|  10490|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                      |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- fc_layer2_label13   |  10320|  10320|        86|          -|          -|   120|    no    |
        | + fc_layer2_label41  |     84|     84|         4|          -|          -|    21|    no    |
        |- fc_layer2_label11   |    168|    168|         2|          -|          -|    84|    no    |
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
	7  / (exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	3  / true
7 --> 
	8  / (!exitcond)
8 --> 
	7  / true

* FSM state operations: 

 <State 1> : 6.51ns
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i16* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str174, i32 0, i32 0, [1 x i8]* @p_str175, [1 x i8]* @p_str176, [1 x i8]* @p_str177, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str178, [1 x i8]* @p_str179)"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_503 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str167, i32 0, i32 0, [1 x i8]* @p_str168, [1 x i8]* @p_str169, [1 x i8]* @p_str170, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str171, [1 x i8]* @p_str172)"
ST_1 : Operation 11 [1/1] (3.25ns)   --->   "%output_V = alloca [84 x i16], align 2" [nnet_stream/solution1/nnet.cpp:271]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr [84 x i16]* %output_V, i64 0, i64 0" [nnet_stream/solution1/nnet.cpp:271]
ST_1 : Operation 13 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_V_addr, align 16" [nnet_stream/solution1/nnet.cpp:271]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_1 : Operation 14 [1/1] (1.76ns)   --->   "br label %.preheader64" [nnet_stream/solution1/nnet.cpp:272]

 <State 2> : 3.63ns
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%j = phi i7 [ %j_2, %3 ], [ 0, %.preheader64.preheader ]"
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%phi_mul = phi i14 [ %next_mul, %3 ], [ 0, %.preheader64.preheader ]"
ST_2 : Operation 17 [1/1] (2.03ns)   --->   "%next_mul = add i14 %phi_mul, 84"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.48ns)   --->   "%exitcond2 = icmp eq i7 %j, -8" [nnet_stream/solution1/nnet.cpp:272]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty_504 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"
ST_2 : Operation 20 [1/1] (1.87ns)   --->   "%j_2 = add i7 %j, 1" [nnet_stream/solution1/nnet.cpp:272]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader.preheader, label %0" [nnet_stream/solution1/nnet.cpp:272]
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str48) nounwind" [nnet_stream/solution1/nnet.cpp:273]
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str48)" [nnet_stream/solution1/nnet.cpp:273]
ST_2 : Operation 24 [1/1] (3.63ns)   --->   "%tmp_V_713 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)" [nnet_stream/solution1/nnet.cpp:274]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_11_cast = sext i16 %tmp_V_713 to i27" [nnet_stream/solution1/nnet.cpp:275]
ST_2 : Operation 26 [1/1] (1.76ns)   --->   "br label %1" [nnet_stream/solution1/nnet.cpp:275]
ST_2 : Operation 27 [1/1] (1.76ns)   --->   "br label %.preheader" [nnet_stream/solution1/nnet.cpp:280]

 <State 3> : 5.29ns
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%i4 = phi i7 [ 0, %0 ], [ %i_6_3, %2 ]" [nnet_stream/solution1/nnet.cpp:275]
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty_505 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 21, i64 21, i64 21)"
ST_3 : Operation 30 [1/1] (1.48ns)   --->   "%exitcond1 = icmp eq i7 %i4, -44" [nnet_stream/solution1/nnet.cpp:275]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %3, label %2" [nnet_stream/solution1/nnet.cpp:275]
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_8 = zext i7 %i4 to i64" [nnet_stream/solution1/nnet.cpp:277]
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i7 %i4 to i14" [nnet_stream/solution1/nnet.cpp:277]
ST_3 : Operation 34 [1/1] (2.03ns)   --->   "%tmp_16 = add i14 %tmp_8_cast, %phi_mul" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_18_cast = zext i14 %tmp_16 to i64" [nnet_stream/solution1/nnet.cpp:277]
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%fc_layer2_weights_V_s = getelementptr [10080 x i11]* @fc_layer2_weights_V, i64 0, i64 %tmp_18_cast" [nnet_stream/solution1/nnet.cpp:277]
ST_3 : Operation 37 [2/2] (3.25ns)   --->   "%fc_layer2_weights_V_1 = load i11* %fc_layer2_weights_V_s, align 8" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10080> <ROM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%output_V_addr_6 = getelementptr [84 x i16]* %output_V, i64 0, i64 %tmp_8" [nnet_stream/solution1/nnet.cpp:277]
ST_3 : Operation 39 [2/2] (3.25ns)   --->   "%output_V_load = load i16* %output_V_addr_6, align 2" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%i_6_s = or i7 %i4, 1" [nnet_stream/solution1/nnet.cpp:275]
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_37_1 = zext i7 %i_6_s to i64" [nnet_stream/solution1/nnet.cpp:277]
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_37_1_cast = zext i7 %i_6_s to i14" [nnet_stream/solution1/nnet.cpp:277]
ST_3 : Operation 43 [1/1] (2.03ns)   --->   "%tmp_17 = add i14 %tmp_37_1_cast, %phi_mul" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i14 %tmp_17 to i64" [nnet_stream/solution1/nnet.cpp:277]
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%fc_layer2_weights_V_2 = getelementptr [10080 x i11]* @fc_layer2_weights_V, i64 0, i64 %tmp_19_cast" [nnet_stream/solution1/nnet.cpp:277]
ST_3 : Operation 46 [2/2] (3.25ns)   --->   "%fc_layer2_weights_V_3 = load i11* %fc_layer2_weights_V_2, align 2" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10080> <ROM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%output_V_addr_7 = getelementptr [84 x i16]* %output_V, i64 0, i64 %tmp_37_1" [nnet_stream/solution1/nnet.cpp:277]
ST_3 : Operation 48 [2/2] (3.25ns)   --->   "%output_V_load_4 = load i16* %output_V_addr_7, align 2" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%empty_506 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str48, i32 %tmp_2)" [nnet_stream/solution1/nnet.cpp:279]
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br label %.preheader64" [nnet_stream/solution1/nnet.cpp:272]

 <State 4> : 9.63ns
ST_4 : Operation 51 [1/2] (3.25ns)   --->   "%fc_layer2_weights_V_1 = load i11* %fc_layer2_weights_V_s, align 8" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10080> <ROM>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_12_cast = sext i11 %fc_layer2_weights_V_1 to i27" [nnet_stream/solution1/nnet.cpp:277]
ST_4 : Operation 53 [1/2] (3.25ns)   --->   "%output_V_load = load i16* %output_V_addr_6, align 2" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_9 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %output_V_load, i12 0)" [nnet_stream/solution1/nnet.cpp:277]
ST_4 : Operation 55 [1/1] (3.36ns)   --->   "%tmp_403_cast = mul i27 %tmp_11_cast, %tmp_12_cast" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_403_cast_cast = sext i27 %tmp_403_cast to i28" [nnet_stream/solution1/nnet.cpp:277]
ST_4 : Operation 57 [1/1] (3.02ns)   --->   "%p_Val2_s = add i28 %tmp_403_cast_cast, %tmp_9" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_13 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_s, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:277]
ST_4 : Operation 59 [1/2] (3.25ns)   --->   "%fc_layer2_weights_V_3 = load i11* %fc_layer2_weights_V_2, align 2" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10080> <ROM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_14_cast = sext i11 %fc_layer2_weights_V_3 to i27" [nnet_stream/solution1/nnet.cpp:277]
ST_4 : Operation 61 [1/2] (3.25ns)   --->   "%output_V_load_4 = load i16* %output_V_addr_7, align 2" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_39_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %output_V_load_4, i12 0)" [nnet_stream/solution1/nnet.cpp:277]
ST_4 : Operation 63 [1/1] (3.36ns)   --->   "%tmp_403_1_cast = mul i27 %tmp_11_cast, %tmp_14_cast" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_403_1_cast_cast = sext i27 %tmp_403_1_cast to i28" [nnet_stream/solution1/nnet.cpp:277]
ST_4 : Operation 65 [1/1] (3.02ns)   --->   "%p_Val2_10_1 = add i28 %tmp_403_1_cast_cast, %tmp_39_1" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_42_1 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_10_1, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:277]
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%i_6_1 = or i7 %i4, 2" [nnet_stream/solution1/nnet.cpp:275]
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_37_2 = zext i7 %i_6_1 to i64" [nnet_stream/solution1/nnet.cpp:277]
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_37_2_cast = zext i7 %i_6_1 to i14" [nnet_stream/solution1/nnet.cpp:277]
ST_4 : Operation 70 [1/1] (2.03ns)   --->   "%tmp_18 = add i14 %tmp_37_2_cast, %phi_mul" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_20_cast = zext i14 %tmp_18 to i64" [nnet_stream/solution1/nnet.cpp:277]
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%fc_layer2_weights_V_4 = getelementptr [10080 x i11]* @fc_layer2_weights_V, i64 0, i64 %tmp_20_cast" [nnet_stream/solution1/nnet.cpp:277]
ST_4 : Operation 73 [2/2] (3.25ns)   --->   "%fc_layer2_weights_V_5 = load i11* %fc_layer2_weights_V_4, align 4" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10080> <ROM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%output_V_addr_8 = getelementptr [84 x i16]* %output_V, i64 0, i64 %tmp_37_2" [nnet_stream/solution1/nnet.cpp:277]
ST_4 : Operation 75 [2/2] (3.25ns)   --->   "%output_V_load_5 = load i16* %output_V_addr_8, align 2" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%i_6_2 = or i7 %i4, 3" [nnet_stream/solution1/nnet.cpp:275]
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_37_3 = zext i7 %i_6_2 to i64" [nnet_stream/solution1/nnet.cpp:277]
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_37_3_cast = zext i7 %i_6_2 to i14" [nnet_stream/solution1/nnet.cpp:277]
ST_4 : Operation 79 [1/1] (2.03ns)   --->   "%tmp_19 = add i14 %tmp_37_3_cast, %phi_mul" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_21_cast = zext i14 %tmp_19 to i64" [nnet_stream/solution1/nnet.cpp:277]
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%fc_layer2_weights_V_6 = getelementptr [10080 x i11]* @fc_layer2_weights_V, i64 0, i64 %tmp_21_cast" [nnet_stream/solution1/nnet.cpp:277]
ST_4 : Operation 82 [2/2] (3.25ns)   --->   "%fc_layer2_weights_V_7 = load i11* %fc_layer2_weights_V_6, align 2" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10080> <ROM>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%output_V_addr_9 = getelementptr [84 x i16]* %output_V, i64 0, i64 %tmp_37_3" [nnet_stream/solution1/nnet.cpp:277]
ST_4 : Operation 84 [2/2] (3.25ns)   --->   "%output_V_load_6 = load i16* %output_V_addr_9, align 2" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_4 : Operation 85 [1/1] (1.87ns)   --->   "%i_6_3 = add i7 %i4, 4" [nnet_stream/solution1/nnet.cpp:275]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 9.63ns
ST_5 : Operation 86 [1/1] (3.25ns)   --->   "store i16 %tmp_13, i16* %output_V_addr_6, align 2" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_5 : Operation 87 [1/1] (3.25ns)   --->   "store i16 %tmp_42_1, i16* %output_V_addr_7, align 2" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_5 : Operation 88 [1/2] (3.25ns)   --->   "%fc_layer2_weights_V_5 = load i11* %fc_layer2_weights_V_4, align 4" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10080> <ROM>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_15_cast = sext i11 %fc_layer2_weights_V_5 to i27" [nnet_stream/solution1/nnet.cpp:277]
ST_5 : Operation 90 [1/2] (3.25ns)   --->   "%output_V_load_5 = load i16* %output_V_addr_8, align 2" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_39_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %output_V_load_5, i12 0)" [nnet_stream/solution1/nnet.cpp:277]
ST_5 : Operation 92 [1/1] (3.36ns)   --->   "%tmp_403_2_cast = mul i27 %tmp_11_cast, %tmp_15_cast" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_403_2_cast_cast = sext i27 %tmp_403_2_cast to i28" [nnet_stream/solution1/nnet.cpp:277]
ST_5 : Operation 94 [1/1] (3.02ns)   --->   "%p_Val2_10_2 = add i28 %tmp_403_2_cast_cast, %tmp_39_2" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_42_2 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_10_2, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:277]
ST_5 : Operation 96 [1/2] (3.25ns)   --->   "%fc_layer2_weights_V_7 = load i11* %fc_layer2_weights_V_6, align 2" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 10080> <ROM>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_16_cast = sext i11 %fc_layer2_weights_V_7 to i27" [nnet_stream/solution1/nnet.cpp:277]
ST_5 : Operation 98 [1/2] (3.25ns)   --->   "%output_V_load_6 = load i16* %output_V_addr_9, align 2" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_39_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %output_V_load_6, i12 0)" [nnet_stream/solution1/nnet.cpp:277]
ST_5 : Operation 100 [1/1] (3.36ns)   --->   "%tmp_403_3_cast = mul i27 %tmp_11_cast, %tmp_16_cast" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_403_3_cast_cast = sext i27 %tmp_403_3_cast to i28" [nnet_stream/solution1/nnet.cpp:277]
ST_5 : Operation 102 [1/1] (3.02ns)   --->   "%p_Val2_10_3 = add i28 %tmp_403_3_cast_cast, %tmp_39_3" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_42_3 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_10_3, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:277]

 <State 6> : 3.25ns
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str49) nounwind" [nnet_stream/solution1/nnet.cpp:276]
ST_6 : Operation 105 [1/1] (3.25ns)   --->   "store i16 %tmp_42_2, i16* %output_V_addr_8, align 2" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_6 : Operation 106 [1/1] (3.25ns)   --->   "store i16 %tmp_42_3, i16* %output_V_addr_9, align 2" [nnet_stream/solution1/nnet.cpp:277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "br label %1" [nnet_stream/solution1/nnet.cpp:275]

 <State 7> : 3.25ns
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%i1 = phi i7 [ %i, %4 ], [ 0, %.preheader.preheader ]"
ST_7 : Operation 109 [1/1] (1.48ns)   --->   "%exitcond = icmp eq i7 %i1, -44" [nnet_stream/solution1/nnet.cpp:280]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%empty_507 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84)"
ST_7 : Operation 111 [1/1] (1.87ns)   --->   "%i = add i7 %i1, 1" [nnet_stream/solution1/nnet.cpp:280]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %5, label %4" [nnet_stream/solution1/nnet.cpp:280]
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_s = zext i7 %i1 to i64" [nnet_stream/solution1/nnet.cpp:281]
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%output_V_addr_3 = getelementptr [84 x i16]* %output_V, i64 0, i64 %tmp_s" [nnet_stream/solution1/nnet.cpp:281]
ST_7 : Operation 115 [2/2] (3.25ns)   --->   "%p_Val2_s_508 = load i16* %output_V_addr_3, align 2" [nnet_stream/solution1/nnet.cpp:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "ret void" [nnet_stream/solution1/nnet.cpp:283]

 <State 8> : 10.69ns
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str50) nounwind" [nnet_stream/solution1/nnet.cpp:281]
ST_8 : Operation 118 [1/2] (3.25ns)   --->   "%p_Val2_s_508 = load i16* %output_V_addr_3, align 2" [nnet_stream/solution1/nnet.cpp:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%tmp = trunc i16 %p_Val2_s_508 to i15" [nnet_stream/solution1/nnet.cpp:281]
ST_8 : Operation 120 [1/1] (2.42ns)   --->   "%tmp_i = icmp sgt i16 %p_Val2_s_508, 0" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:281]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (1.37ns)   --->   "%tmp_V = select i1 %tmp_i, i15 %tmp, i15 0" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:281]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_V_2 = zext i15 %tmp_V to i16" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:281]
ST_8 : Operation 123 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_2)" [nnet_stream/solution1/nnet.cpp:281]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "br label %.preheader" [nnet_stream/solution1/nnet.cpp:280]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fc_layer2_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                 (specinterface    ) [ 000000000]
empty_503             (specinterface    ) [ 000000000]
output_V              (alloca           ) [ 001111111]
output_V_addr         (getelementptr    ) [ 000000000]
StgValue_13           (store            ) [ 000000000]
StgValue_14           (br               ) [ 011111100]
j                     (phi              ) [ 001000000]
phi_mul               (phi              ) [ 001111100]
next_mul              (add              ) [ 011111100]
exitcond2             (icmp             ) [ 001111100]
empty_504             (speclooptripcount) [ 000000000]
j_2                   (add              ) [ 011111100]
StgValue_21           (br               ) [ 000000000]
StgValue_22           (specloopname     ) [ 000000000]
tmp_2                 (specregionbegin  ) [ 000111100]
tmp_V_713             (read             ) [ 000000000]
tmp_11_cast           (sext             ) [ 000111100]
StgValue_26           (br               ) [ 001111100]
StgValue_27           (br               ) [ 001111111]
i4                    (phi              ) [ 000110000]
empty_505             (speclooptripcount) [ 000000000]
exitcond1             (icmp             ) [ 001111100]
StgValue_31           (br               ) [ 000000000]
tmp_8                 (zext             ) [ 000000000]
tmp_8_cast            (zext             ) [ 000000000]
tmp_16                (add              ) [ 000000000]
tmp_18_cast           (zext             ) [ 000000000]
fc_layer2_weights_V_s (getelementptr    ) [ 000010000]
output_V_addr_6       (getelementptr    ) [ 000011000]
i_6_s                 (or               ) [ 000000000]
tmp_37_1              (zext             ) [ 000000000]
tmp_37_1_cast         (zext             ) [ 000000000]
tmp_17                (add              ) [ 000000000]
tmp_19_cast           (zext             ) [ 000000000]
fc_layer2_weights_V_2 (getelementptr    ) [ 000010000]
output_V_addr_7       (getelementptr    ) [ 000011000]
empty_506             (specregionend    ) [ 000000000]
StgValue_50           (br               ) [ 011111100]
fc_layer2_weights_V_1 (load             ) [ 000000000]
tmp_12_cast           (sext             ) [ 000000000]
output_V_load         (load             ) [ 000000000]
tmp_9                 (bitconcatenate   ) [ 000000000]
tmp_403_cast          (mul              ) [ 000000000]
tmp_403_cast_cast     (sext             ) [ 000000000]
p_Val2_s              (add              ) [ 000000000]
tmp_13                (partselect       ) [ 000001000]
fc_layer2_weights_V_3 (load             ) [ 000000000]
tmp_14_cast           (sext             ) [ 000000000]
output_V_load_4       (load             ) [ 000000000]
tmp_39_1              (bitconcatenate   ) [ 000000000]
tmp_403_1_cast        (mul              ) [ 000000000]
tmp_403_1_cast_cast   (sext             ) [ 000000000]
p_Val2_10_1           (add              ) [ 000000000]
tmp_42_1              (partselect       ) [ 000001000]
i_6_1                 (or               ) [ 000000000]
tmp_37_2              (zext             ) [ 000000000]
tmp_37_2_cast         (zext             ) [ 000000000]
tmp_18                (add              ) [ 000000000]
tmp_20_cast           (zext             ) [ 000000000]
fc_layer2_weights_V_4 (getelementptr    ) [ 000001000]
output_V_addr_8       (getelementptr    ) [ 000001100]
i_6_2                 (or               ) [ 000000000]
tmp_37_3              (zext             ) [ 000000000]
tmp_37_3_cast         (zext             ) [ 000000000]
tmp_19                (add              ) [ 000000000]
tmp_21_cast           (zext             ) [ 000000000]
fc_layer2_weights_V_6 (getelementptr    ) [ 000001000]
output_V_addr_9       (getelementptr    ) [ 000001100]
i_6_3                 (add              ) [ 001101100]
StgValue_86           (store            ) [ 000000000]
StgValue_87           (store            ) [ 000000000]
fc_layer2_weights_V_5 (load             ) [ 000000000]
tmp_15_cast           (sext             ) [ 000000000]
output_V_load_5       (load             ) [ 000000000]
tmp_39_2              (bitconcatenate   ) [ 000000000]
tmp_403_2_cast        (mul              ) [ 000000000]
tmp_403_2_cast_cast   (sext             ) [ 000000000]
p_Val2_10_2           (add              ) [ 000000000]
tmp_42_2              (partselect       ) [ 000000100]
fc_layer2_weights_V_7 (load             ) [ 000000000]
tmp_16_cast           (sext             ) [ 000000000]
output_V_load_6       (load             ) [ 000000000]
tmp_39_3              (bitconcatenate   ) [ 000000000]
tmp_403_3_cast        (mul              ) [ 000000000]
tmp_403_3_cast_cast   (sext             ) [ 000000000]
p_Val2_10_3           (add              ) [ 000000000]
tmp_42_3              (partselect       ) [ 000000100]
StgValue_104          (specloopname     ) [ 000000000]
StgValue_105          (store            ) [ 000000000]
StgValue_106          (store            ) [ 000000000]
StgValue_107          (br               ) [ 001111100]
i1                    (phi              ) [ 000000010]
exitcond              (icmp             ) [ 000000011]
empty_507             (speclooptripcount) [ 000000000]
i                     (add              ) [ 001000011]
StgValue_112          (br               ) [ 000000000]
tmp_s                 (zext             ) [ 000000000]
output_V_addr_3       (getelementptr    ) [ 000000001]
StgValue_116          (ret              ) [ 000000000]
StgValue_117          (specloopname     ) [ 000000000]
p_Val2_s_508          (load             ) [ 000000000]
tmp                   (trunc            ) [ 000000000]
tmp_i                 (icmp             ) [ 000000000]
tmp_V                 (select           ) [ 000000000]
tmp_V_2               (zext             ) [ 000000000]
StgValue_123          (write            ) [ 000000000]
StgValue_124          (br               ) [ 001000011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fc_layer2_weights_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer2_weights_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str174"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str175"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str176"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str177"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str178"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str179"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str167"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str168"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str169"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str170"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str171"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str172"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str48"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i16.i12"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="output_V_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_V/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_V_713_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_713/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="StgValue_123_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="0" index="2" bw="15" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_123/8 "/>
</bind>
</comp>

<comp id="117" class="1004" name="output_V_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="1" slack="0"/>
<pin id="121" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="7" slack="0"/>
<pin id="127" dir="0" index="1" bw="16" slack="0"/>
<pin id="167" dir="0" index="3" bw="7" slack="0"/>
<pin id="168" dir="0" index="4" bw="16" slack="1"/>
<pin id="128" dir="1" index="2" bw="16" slack="0"/>
<pin id="169" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_13/1 output_V_load/3 output_V_load_4/3 output_V_load_5/4 output_V_load_6/4 StgValue_86/5 StgValue_87/5 StgValue_105/6 StgValue_106/6 p_Val2_s_508/7 "/>
</bind>
</comp>

<comp id="131" class="1004" name="fc_layer2_weights_V_s_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="11" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="14" slack="0"/>
<pin id="135" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_layer2_weights_V_s/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="14" slack="0"/>
<pin id="140" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="157" dir="0" index="3" bw="14" slack="0"/>
<pin id="158" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="141" dir="1" index="2" bw="11" slack="0"/>
<pin id="159" dir="1" index="5" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fc_layer2_weights_V_1/3 fc_layer2_weights_V_3/3 fc_layer2_weights_V_5/4 fc_layer2_weights_V_7/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="output_V_addr_6_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="7" slack="0"/>
<pin id="147" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr_6/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="fc_layer2_weights_V_2_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="11" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="14" slack="0"/>
<pin id="154" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_layer2_weights_V_2/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="output_V_addr_7_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="7" slack="0"/>
<pin id="165" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr_7/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="fc_layer2_weights_V_4_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="11" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="14" slack="0"/>
<pin id="175" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_layer2_weights_V_4/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="output_V_addr_8_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="7" slack="0"/>
<pin id="183" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr_8/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="fc_layer2_weights_V_6_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="11" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="14" slack="0"/>
<pin id="190" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_layer2_weights_V_6/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="output_V_addr_9_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="7" slack="0"/>
<pin id="198" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr_9/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="output_V_addr_3_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="7" slack="0"/>
<pin id="205" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr_3/7 "/>
</bind>
</comp>

<comp id="208" class="1005" name="j_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="7" slack="1"/>
<pin id="210" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="j_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="7" slack="0"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="1" slack="1"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="219" class="1005" name="phi_mul_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="14" slack="1"/>
<pin id="221" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="phi_mul_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="14" slack="0"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="1" slack="1"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="231" class="1005" name="i4_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="7" slack="1"/>
<pin id="233" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i4 (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="i4_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="1"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="7" slack="1"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i4/3 "/>
</bind>
</comp>

<comp id="243" class="1005" name="i1_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="7" slack="1"/>
<pin id="245" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="i1_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="7" slack="0"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="1" slack="1"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/7 "/>
</bind>
</comp>

<comp id="254" class="1004" name="next_mul_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="14" slack="0"/>
<pin id="256" dir="0" index="1" bw="8" slack="0"/>
<pin id="257" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="exitcond2_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="7" slack="0"/>
<pin id="262" dir="0" index="1" bw="4" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="j_2_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_11_cast_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_11_cast/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="exitcond1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="7" slack="0"/>
<pin id="278" dir="0" index="1" bw="7" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_8_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="7" slack="0"/>
<pin id="284" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_8_cast_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="7" slack="0"/>
<pin id="289" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_16_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="7" slack="0"/>
<pin id="293" dir="0" index="1" bw="14" slack="1"/>
<pin id="294" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_18_cast_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="14" slack="0"/>
<pin id="299" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_cast/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="i_6_s_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="7" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="i_6_s/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_37_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="7" slack="0"/>
<pin id="310" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_37_1/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_37_1_cast_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="7" slack="0"/>
<pin id="315" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_37_1_cast/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_17_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="7" slack="0"/>
<pin id="319" dir="0" index="1" bw="14" slack="1"/>
<pin id="320" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_19_cast_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="14" slack="0"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_cast/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_12_cast_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="11" slack="0"/>
<pin id="330" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12_cast/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_9_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="28" slack="0"/>
<pin id="334" dir="0" index="1" bw="16" slack="0"/>
<pin id="335" dir="0" index="2" bw="1" slack="0"/>
<pin id="336" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_13_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="16" slack="0"/>
<pin id="342" dir="0" index="1" bw="28" slack="0"/>
<pin id="343" dir="0" index="2" bw="5" slack="0"/>
<pin id="344" dir="0" index="3" bw="6" slack="0"/>
<pin id="345" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_14_cast_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="11" slack="0"/>
<pin id="351" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_14_cast/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_39_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="28" slack="0"/>
<pin id="355" dir="0" index="1" bw="16" slack="0"/>
<pin id="356" dir="0" index="2" bw="1" slack="0"/>
<pin id="357" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_39_1/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_42_1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="16" slack="0"/>
<pin id="363" dir="0" index="1" bw="28" slack="0"/>
<pin id="364" dir="0" index="2" bw="5" slack="0"/>
<pin id="365" dir="0" index="3" bw="6" slack="0"/>
<pin id="366" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_42_1/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="i_6_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="7" slack="1"/>
<pin id="372" dir="0" index="1" bw="3" slack="0"/>
<pin id="373" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="i_6_1/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_37_2_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="7" slack="0"/>
<pin id="378" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_37_2/4 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_37_2_cast_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="7" slack="0"/>
<pin id="383" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_37_2_cast/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_18_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="7" slack="0"/>
<pin id="387" dir="0" index="1" bw="14" slack="2"/>
<pin id="388" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/4 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_20_cast_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="14" slack="0"/>
<pin id="393" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_cast/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="i_6_2_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="7" slack="1"/>
<pin id="398" dir="0" index="1" bw="3" slack="0"/>
<pin id="399" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="i_6_2/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_37_3_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="7" slack="0"/>
<pin id="404" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_37_3/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_37_3_cast_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="7" slack="0"/>
<pin id="409" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_37_3_cast/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_19_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="7" slack="0"/>
<pin id="413" dir="0" index="1" bw="14" slack="2"/>
<pin id="414" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/4 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_21_cast_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="14" slack="0"/>
<pin id="419" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_cast/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="i_6_3_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="7" slack="1"/>
<pin id="424" dir="0" index="1" bw="4" slack="0"/>
<pin id="425" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6_3/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_15_cast_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="11" slack="0"/>
<pin id="430" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_15_cast/5 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_39_2_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="28" slack="0"/>
<pin id="434" dir="0" index="1" bw="16" slack="0"/>
<pin id="435" dir="0" index="2" bw="1" slack="0"/>
<pin id="436" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_39_2/5 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_42_2_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="16" slack="0"/>
<pin id="442" dir="0" index="1" bw="28" slack="0"/>
<pin id="443" dir="0" index="2" bw="5" slack="0"/>
<pin id="444" dir="0" index="3" bw="6" slack="0"/>
<pin id="445" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_42_2/5 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_16_cast_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="11" slack="0"/>
<pin id="451" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_16_cast/5 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_39_3_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="28" slack="0"/>
<pin id="455" dir="0" index="1" bw="16" slack="0"/>
<pin id="456" dir="0" index="2" bw="1" slack="0"/>
<pin id="457" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_39_3/5 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_42_3_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="16" slack="0"/>
<pin id="463" dir="0" index="1" bw="28" slack="0"/>
<pin id="464" dir="0" index="2" bw="5" slack="0"/>
<pin id="465" dir="0" index="3" bw="6" slack="0"/>
<pin id="466" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_42_3/5 "/>
</bind>
</comp>

<comp id="470" class="1004" name="exitcond_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="7" slack="0"/>
<pin id="472" dir="0" index="1" bw="7" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/7 "/>
</bind>
</comp>

<comp id="476" class="1004" name="i_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="7" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/7 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_s_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="7" slack="0"/>
<pin id="484" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="16" slack="0"/>
<pin id="489" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_i_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="16" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/8 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_V_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="15" slack="0"/>
<pin id="500" dir="0" index="2" bw="1" slack="0"/>
<pin id="501" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V/8 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_V_2_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="15" slack="0"/>
<pin id="507" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_V_2/8 "/>
</bind>
</comp>

<comp id="510" class="1007" name="grp_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="16" slack="2"/>
<pin id="512" dir="0" index="1" bw="11" slack="0"/>
<pin id="513" dir="0" index="2" bw="28" slack="0"/>
<pin id="514" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_403_cast/4 tmp_403_cast_cast/4 p_Val2_s/4 "/>
</bind>
</comp>

<comp id="518" class="1007" name="grp_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="16" slack="2"/>
<pin id="520" dir="0" index="1" bw="11" slack="0"/>
<pin id="521" dir="0" index="2" bw="28" slack="0"/>
<pin id="522" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_403_1_cast/4 tmp_403_1_cast_cast/4 p_Val2_10_1/4 "/>
</bind>
</comp>

<comp id="526" class="1007" name="grp_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="16" slack="3"/>
<pin id="528" dir="0" index="1" bw="11" slack="0"/>
<pin id="529" dir="0" index="2" bw="28" slack="0"/>
<pin id="530" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_403_2_cast/5 tmp_403_2_cast_cast/5 p_Val2_10_2/5 "/>
</bind>
</comp>

<comp id="534" class="1007" name="grp_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="16" slack="3"/>
<pin id="536" dir="0" index="1" bw="11" slack="0"/>
<pin id="537" dir="0" index="2" bw="28" slack="0"/>
<pin id="538" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_403_3_cast/5 tmp_403_3_cast_cast/5 p_Val2_10_3/5 "/>
</bind>
</comp>

<comp id="542" class="1005" name="next_mul_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="14" slack="0"/>
<pin id="544" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="550" class="1005" name="j_2_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="7" slack="0"/>
<pin id="552" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="555" class="1005" name="tmp_11_cast_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="27" slack="2"/>
<pin id="557" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opset="tmp_11_cast "/>
</bind>
</comp>

<comp id="566" class="1005" name="fc_layer2_weights_V_s_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="14" slack="1"/>
<pin id="568" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer2_weights_V_s "/>
</bind>
</comp>

<comp id="571" class="1005" name="output_V_addr_6_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="7" slack="1"/>
<pin id="573" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="output_V_addr_6 "/>
</bind>
</comp>

<comp id="577" class="1005" name="fc_layer2_weights_V_2_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="14" slack="1"/>
<pin id="579" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer2_weights_V_2 "/>
</bind>
</comp>

<comp id="582" class="1005" name="output_V_addr_7_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="7" slack="1"/>
<pin id="584" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="output_V_addr_7 "/>
</bind>
</comp>

<comp id="588" class="1005" name="tmp_13_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="16" slack="1"/>
<pin id="590" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="593" class="1005" name="tmp_42_1_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="16" slack="1"/>
<pin id="595" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_42_1 "/>
</bind>
</comp>

<comp id="598" class="1005" name="fc_layer2_weights_V_4_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="14" slack="1"/>
<pin id="600" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer2_weights_V_4 "/>
</bind>
</comp>

<comp id="603" class="1005" name="output_V_addr_8_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="7" slack="1"/>
<pin id="605" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="output_V_addr_8 "/>
</bind>
</comp>

<comp id="608" class="1005" name="fc_layer2_weights_V_6_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="14" slack="1"/>
<pin id="610" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer2_weights_V_6 "/>
</bind>
</comp>

<comp id="613" class="1005" name="output_V_addr_9_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="7" slack="1"/>
<pin id="615" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="output_V_addr_9 "/>
</bind>
</comp>

<comp id="618" class="1005" name="i_6_3_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="7" slack="1"/>
<pin id="620" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_6_3 "/>
</bind>
</comp>

<comp id="623" class="1005" name="tmp_42_2_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="16" slack="1"/>
<pin id="625" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_42_2 "/>
</bind>
</comp>

<comp id="628" class="1005" name="tmp_42_3_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="16" slack="1"/>
<pin id="630" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_42_3 "/>
</bind>
</comp>

<comp id="636" class="1005" name="i_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="7" slack="0"/>
<pin id="638" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="641" class="1005" name="output_V_addr_3_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="7" slack="1"/>
<pin id="643" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="output_V_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="40" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="66" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="98" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="100" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="42" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="42" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="129"><net_src comp="44" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="130"><net_src comp="117" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="42" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="142"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="42" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="149"><net_src comp="143" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="42" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="150" pin="3"/><net_sink comp="138" pin=3"/></net>

<net id="166"><net_src comp="42" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="161" pin="3"/><net_sink comp="125" pin=3"/></net>

<net id="176"><net_src comp="4" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="42" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="171" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="184"><net_src comp="42" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="185"><net_src comp="179" pin="3"/><net_sink comp="125" pin=3"/></net>

<net id="191"><net_src comp="4" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="42" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="186" pin="3"/><net_sink comp="138" pin=3"/></net>

<net id="199"><net_src comp="42" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="200"><net_src comp="194" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="206"><net_src comp="42" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="207"><net_src comp="201" pin="3"/><net_sink comp="125" pin=3"/></net>

<net id="211"><net_src comp="46" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="222"><net_src comp="48" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="230"><net_src comp="223" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="234"><net_src comp="46" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="235" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="246"><net_src comp="46" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="258"><net_src comp="223" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="50" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="212" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="52" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="212" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="58" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="104" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="235" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="70" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="235" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="290"><net_src comp="235" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="287" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="219" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="291" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="306"><net_src comp="235" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="58" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="302" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="316"><net_src comp="302" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="313" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="219" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="317" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="331"><net_src comp="138" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="74" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="125" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="76" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="346"><net_src comp="78" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="80" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="348"><net_src comp="82" pin="0"/><net_sink comp="340" pin=3"/></net>

<net id="352"><net_src comp="138" pin="5"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="74" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="125" pin="5"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="76" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="367"><net_src comp="78" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="80" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="369"><net_src comp="82" pin="0"/><net_sink comp="361" pin=3"/></net>

<net id="374"><net_src comp="231" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="84" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="379"><net_src comp="370" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="384"><net_src comp="370" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="381" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="219" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="385" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="400"><net_src comp="231" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="86" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="396" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="410"><net_src comp="396" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="407" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="219" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="420"><net_src comp="411" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="426"><net_src comp="231" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="88" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="431"><net_src comp="138" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="437"><net_src comp="74" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="125" pin="5"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="76" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="446"><net_src comp="78" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="80" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="448"><net_src comp="82" pin="0"/><net_sink comp="440" pin=3"/></net>

<net id="452"><net_src comp="138" pin="5"/><net_sink comp="449" pin=0"/></net>

<net id="458"><net_src comp="74" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="125" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="76" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="467"><net_src comp="78" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="80" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="469"><net_src comp="82" pin="0"/><net_sink comp="461" pin=3"/></net>

<net id="474"><net_src comp="247" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="70" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="247" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="58" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="247" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="490"><net_src comp="125" pin="5"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="125" pin="5"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="44" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="502"><net_src comp="491" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="487" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="96" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="508"><net_src comp="497" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="515"><net_src comp="328" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="516"><net_src comp="332" pin="3"/><net_sink comp="510" pin=2"/></net>

<net id="517"><net_src comp="510" pin="3"/><net_sink comp="340" pin=1"/></net>

<net id="523"><net_src comp="349" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="524"><net_src comp="353" pin="3"/><net_sink comp="518" pin=2"/></net>

<net id="525"><net_src comp="518" pin="3"/><net_sink comp="361" pin=1"/></net>

<net id="531"><net_src comp="428" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="532"><net_src comp="432" pin="3"/><net_sink comp="526" pin=2"/></net>

<net id="533"><net_src comp="526" pin="3"/><net_sink comp="440" pin=1"/></net>

<net id="539"><net_src comp="449" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="540"><net_src comp="453" pin="3"/><net_sink comp="534" pin=2"/></net>

<net id="541"><net_src comp="534" pin="3"/><net_sink comp="461" pin=1"/></net>

<net id="545"><net_src comp="254" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="553"><net_src comp="266" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="558"><net_src comp="272" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="560"><net_src comp="555" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="561"><net_src comp="555" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="562"><net_src comp="555" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="569"><net_src comp="131" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="574"><net_src comp="143" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="576"><net_src comp="571" pin="1"/><net_sink comp="125" pin=3"/></net>

<net id="580"><net_src comp="150" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="138" pin=3"/></net>

<net id="585"><net_src comp="161" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="125" pin=3"/></net>

<net id="587"><net_src comp="582" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="591"><net_src comp="340" pin="4"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="125" pin=4"/></net>

<net id="596"><net_src comp="361" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="601"><net_src comp="171" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="606"><net_src comp="179" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="125" pin=3"/></net>

<net id="611"><net_src comp="186" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="138" pin=3"/></net>

<net id="616"><net_src comp="194" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="621"><net_src comp="422" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="626"><net_src comp="440" pin="4"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="125" pin=4"/></net>

<net id="631"><net_src comp="461" pin="4"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="639"><net_src comp="476" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="644"><net_src comp="201" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="125" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {8 }
 - Input state : 
	Port: fc_layer2 : in_V_V | {2 }
	Port: fc_layer2 : fc_layer2_weights_V | {3 4 5 }
  - Chain level:
	State 1
		output_V_addr : 1
		StgValue_13 : 2
	State 2
		next_mul : 1
		exitcond2 : 1
		j_2 : 1
		StgValue_21 : 2
	State 3
		exitcond1 : 1
		StgValue_31 : 2
		tmp_8 : 1
		tmp_8_cast : 1
		tmp_16 : 2
		tmp_18_cast : 3
		fc_layer2_weights_V_s : 4
		fc_layer2_weights_V_1 : 5
		output_V_addr_6 : 2
		output_V_load : 3
		i_6_s : 1
		tmp_37_1 : 1
		tmp_37_1_cast : 1
		tmp_17 : 2
		tmp_19_cast : 3
		fc_layer2_weights_V_2 : 4
		fc_layer2_weights_V_3 : 5
		output_V_addr_7 : 2
		output_V_load_4 : 3
	State 4
		tmp_12_cast : 1
		tmp_9 : 1
		tmp_403_cast : 2
		tmp_403_cast_cast : 3
		p_Val2_s : 4
		tmp_13 : 5
		tmp_14_cast : 1
		tmp_39_1 : 1
		tmp_403_1_cast : 2
		tmp_403_1_cast_cast : 3
		p_Val2_10_1 : 4
		tmp_42_1 : 5
		tmp_18 : 1
		tmp_20_cast : 2
		fc_layer2_weights_V_4 : 3
		fc_layer2_weights_V_5 : 4
		output_V_addr_8 : 1
		output_V_load_5 : 2
		tmp_19 : 1
		tmp_21_cast : 2
		fc_layer2_weights_V_6 : 3
		fc_layer2_weights_V_7 : 4
		output_V_addr_9 : 1
		output_V_load_6 : 2
	State 5
		tmp_15_cast : 1
		tmp_39_2 : 1
		tmp_403_2_cast : 2
		tmp_403_2_cast_cast : 3
		p_Val2_10_2 : 4
		tmp_42_2 : 5
		tmp_16_cast : 1
		tmp_39_3 : 1
		tmp_403_3_cast : 2
		tmp_403_3_cast_cast : 3
		p_Val2_10_3 : 4
		tmp_42_3 : 5
	State 6
	State 7
		exitcond : 1
		i : 1
		StgValue_112 : 2
		tmp_s : 1
		output_V_addr_3 : 2
		p_Val2_s_508 : 3
	State 8
		tmp : 1
		tmp_i : 1
		tmp_V : 2
		tmp_V_2 : 3
		StgValue_123 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |      next_mul_fu_254      |    0    |    0    |    21   |
|          |         j_2_fu_266        |    0    |    0    |    15   |
|          |       tmp_16_fu_291       |    0    |    0    |    21   |
|    add   |       tmp_17_fu_317       |    0    |    0    |    21   |
|          |       tmp_18_fu_385       |    0    |    0    |    21   |
|          |       tmp_19_fu_411       |    0    |    0    |    21   |
|          |        i_6_3_fu_422       |    0    |    0    |    15   |
|          |          i_fu_476         |    0    |    0    |    15   |
|----------|---------------------------|---------|---------|---------|
|          |      exitcond2_fu_260     |    0    |    0    |    11   |
|   icmp   |      exitcond1_fu_276     |    0    |    0    |    11   |
|          |      exitcond_fu_470      |    0    |    0    |    11   |
|          |        tmp_i_fu_491       |    0    |    0    |    13   |
|----------|---------------------------|---------|---------|---------|
|  select  |        tmp_V_fu_497       |    0    |    0    |    15   |
|----------|---------------------------|---------|---------|---------|
|          |         grp_fu_510        |    1    |    0    |    0    |
|  muladd  |         grp_fu_518        |    1    |    0    |    0    |
|          |         grp_fu_526        |    1    |    0    |    0    |
|          |         grp_fu_534        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   read   |   tmp_V_713_read_fu_104   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  | StgValue_123_write_fu_110 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     tmp_11_cast_fu_272    |    0    |    0    |    0    |
|          |     tmp_12_cast_fu_328    |    0    |    0    |    0    |
|   sext   |     tmp_14_cast_fu_349    |    0    |    0    |    0    |
|          |     tmp_15_cast_fu_428    |    0    |    0    |    0    |
|          |     tmp_16_cast_fu_449    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_8_fu_282       |    0    |    0    |    0    |
|          |     tmp_8_cast_fu_287     |    0    |    0    |    0    |
|          |     tmp_18_cast_fu_297    |    0    |    0    |    0    |
|          |      tmp_37_1_fu_308      |    0    |    0    |    0    |
|          |    tmp_37_1_cast_fu_313   |    0    |    0    |    0    |
|          |     tmp_19_cast_fu_323    |    0    |    0    |    0    |
|   zext   |      tmp_37_2_fu_376      |    0    |    0    |    0    |
|          |    tmp_37_2_cast_fu_381   |    0    |    0    |    0    |
|          |     tmp_20_cast_fu_391    |    0    |    0    |    0    |
|          |      tmp_37_3_fu_402      |    0    |    0    |    0    |
|          |    tmp_37_3_cast_fu_407   |    0    |    0    |    0    |
|          |     tmp_21_cast_fu_417    |    0    |    0    |    0    |
|          |        tmp_s_fu_482       |    0    |    0    |    0    |
|          |       tmp_V_2_fu_505      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        i_6_s_fu_302       |    0    |    0    |    0    |
|    or    |        i_6_1_fu_370       |    0    |    0    |    0    |
|          |        i_6_2_fu_396       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_9_fu_332       |    0    |    0    |    0    |
|bitconcatenate|      tmp_39_1_fu_353      |    0    |    0    |    0    |
|          |      tmp_39_2_fu_432      |    0    |    0    |    0    |
|          |      tmp_39_3_fu_453      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       tmp_13_fu_340       |    0    |    0    |    0    |
|partselect|      tmp_42_1_fu_361      |    0    |    0    |    0    |
|          |      tmp_42_2_fu_440      |    0    |    0    |    0    |
|          |      tmp_42_3_fu_461      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |         tmp_fu_487        |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    4    |    0    |   211   |
|----------|---------------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
|output_V|    1   |    0   |    0   |
+--------+--------+--------+--------+
|  Total |    1   |    0   |    0   |
+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|fc_layer2_weights_V_2_reg_577|   14   |
|fc_layer2_weights_V_4_reg_598|   14   |
|fc_layer2_weights_V_6_reg_608|   14   |
|fc_layer2_weights_V_s_reg_566|   14   |
|          i1_reg_243         |    7   |
|          i4_reg_231         |    7   |
|        i_6_3_reg_618        |    7   |
|          i_reg_636          |    7   |
|         j_2_reg_550         |    7   |
|          j_reg_208          |    7   |
|       next_mul_reg_542      |   14   |
|   output_V_addr_3_reg_641   |    7   |
|   output_V_addr_6_reg_571   |    7   |
|   output_V_addr_7_reg_582   |    7   |
|   output_V_addr_8_reg_603   |    7   |
|   output_V_addr_9_reg_613   |    7   |
|       phi_mul_reg_219       |   14   |
|     tmp_11_cast_reg_555     |   27   |
|        tmp_13_reg_588       |   16   |
|       tmp_42_1_reg_593      |   16   |
|       tmp_42_2_reg_623      |   16   |
|       tmp_42_3_reg_628      |   16   |
+-----------------------------+--------+
|            Total            |   252  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_125 |  p0  |   6  |   7  |   42   ||    33   |
| grp_access_fu_125 |  p1  |   3  |  16  |   48   ||    15   |
| grp_access_fu_125 |  p3  |   7  |   7  |   49   ||    38   |
| grp_access_fu_125 |  p4  |   2  |  16  |   32   ||    9    |
| grp_access_fu_138 |  p0  |   4  |  14  |   56   ||    21   |
| grp_access_fu_138 |  p3  |   4  |  14  |   56   ||    21   |
|  phi_mul_reg_219  |  p0  |   2  |  14  |   28   ||    9    |
|     i4_reg_231    |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   325  || 14.7714 ||   155   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    -   |    0   |   211  |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   14   |    -   |   155  |
|  Register |    -   |    -   |    -   |   252  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    4   |   14   |   252  |   366  |
+-----------+--------+--------+--------+--------+--------+
