DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
language 1
dialect 5
dmPackageRefs [
]
embeddedInstances [
(EmbeddedInstance
name "RegisterBank"
number "1"
)
(EmbeddedInstance
name "eb1"
number "2"
)
]
properties [
(HdrProperty
class "HDS"
name "DocView"
value "APB.v"
)
(HdrProperty
class "HDS"
name "DocViewState"
value "1604756293"
)
]
)
version "31.1"
appVersion "2018.2 (Build 19)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Users\\Ruben\\Documents\\Workspace\\HDS\\Visibal_Watermarking\\Visibal_Watermarking_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\Ruben\\Documents\\Workspace\\HDS\\Visibal_Watermarking\\Visibal_Watermarking_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\Ruben\\Documents\\Workspace\\HDS\\Visibal_Watermarking\\Visibal_Watermarking_lib\\hds\\@a@p@b\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\Ruben\\Documents\\Workspace\\HDS\\Visibal_Watermarking\\Visibal_Watermarking_lib\\hds\\@a@p@b\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\Ruben\\Documents\\Workspace\\HDS\\Visibal_Watermarking\\Visibal_Watermarking_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\Ruben\\Documents\\Workspace\\HDS\\Visibal_Watermarking\\Visibal_Watermarking_lib\\hds\\@a@p@b"
)
(vvPair
variable "d_logical"
value "C:\\Users\\Ruben\\Documents\\Workspace\\HDS\\Visibal_Watermarking\\Visibal_Watermarking_lib\\hds\\APB"
)
(vvPair
variable "date"
value "11/17/2020"
)
(vvPair
variable "day"
value "Tue"
)
(vvPair
variable "day_long"
value "Tuesday"
)
(vvPair
variable "dd"
value "17"
)
(vvPair
variable "entity_name"
value "APB"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "Ruben"
)
(vvPair
variable "graphical_source_date"
value "11/17/2020"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "RUBEN-LAPTOP"
)
(vvPair
variable "graphical_source_time"
value "13:59:24"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "RUBEN-LAPTOP"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Visibal_Watermarking_lib"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "APB"
)
(vvPair
variable "month"
value "Nov"
)
(vvPair
variable "month_long"
value "November"
)
(vvPair
variable "p"
value "C:\\Users\\Ruben\\Documents\\Workspace\\HDS\\Visibal_Watermarking\\Visibal_Watermarking_lib\\hds\\@a@p@b\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\Ruben\\Documents\\Workspace\\HDS\\Visibal_Watermarking\\Visibal_Watermarking_lib\\hds\\APB\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "Visibal_Watermarking"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\intelFPGA_lite\\20.1\\modelsim_ase\\win32aloem"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "13:59:24"
)
(vvPair
variable "unit"
value "APB"
)
(vvPair
variable "user"
value "Ruben"
)
(vvPair
variable "version"
value "2018.2 (Build 19)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2020"
)
(vvPair
variable "yy"
value "20"
)
]
)
LanguageMgr "Verilog2001LangMgr"
optionalChildren [
*1 (PortIoIn
uid 15,0
shape (CompositeShape
uid 16,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 17,0
sl 0
ro 270
xt "-4000,2625,-2500,3375"
)
(Line
uid 18,0
sl 0
ro 270
xt "-2500,3000,-2000,3000"
pts [
"-2500,3000"
"-2000,3000"
]
)
]
)
stc 0
tg (WTG
uid 19,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
font "arial,8,0"
)
xt "-6400,2500,-5000,3500"
st "clk"
ju 2
blo "-5000,3300"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
lang 5
decl (Decl
n "clk"
t "wire"
o 1
suid 4,0
)
declText (MLText
uid 22,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,10375,33500,11175"
st "wire                        clk;
"
)
)
*3 (PortIoIn
uid 29,0
shape (CompositeShape
uid 30,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 31,0
sl 0
ro 270
xt "-4000,1625,-2500,2375"
)
(Line
uid 32,0
sl 0
ro 270
xt "-2500,2000,-2000,2000"
pts [
"-2500,2000"
"-2000,2000"
]
)
]
)
stc 0
tg (WTG
uid 33,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
font "arial,8,0"
)
xt "-6300,1500,-5000,2500"
st "rst"
ju 2
blo "-5000,2300"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 35,0
lang 5
decl (Decl
n "rst"
t "wire"
o 2
suid 5,0
)
declText (MLText
uid 36,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,11175,33500,11975"
st "wire                        rst;
"
)
)
*5 (PortIoIn
uid 43,0
shape (CompositeShape
uid 44,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 45,0
sl 0
ro 270
xt "-4000,625,-2500,1375"
)
(Line
uid 46,0
sl 0
ro 270
xt "-2500,1000,-2000,1000"
pts [
"-2500,1000"
"-2000,1000"
]
)
]
)
stc 0
tg (WTG
uid 47,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
font "arial,8,0"
)
xt "-7500,500,-5000,1500"
st "CTRL"
ju 2
blo "-5000,1300"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 49,0
lang 5
decl (Decl
n "CTRL"
t "wire"
o 3
suid 6,0
)
declText (MLText
uid 50,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,11975,34000,12775"
st "wire                        CTRL;
"
)
)
*7 (PortIoIn
uid 57,0
shape (CompositeShape
uid 58,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 59,0
sl 0
ro 270
xt "-4000,-375,-2500,375"
)
(Line
uid 60,0
sl 0
ro 270
xt "-2500,0,-2000,0"
pts [
"-2500,0"
"-2000,0"
]
)
]
)
stc 0
tg (WTG
uid 61,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 62,0
va (VaSet
font "arial,8,0"
)
xt "-6900,-500,-5000,500"
st "addr"
ju 2
blo "-5000,300"
tm "WireNameMgr"
)
)
)
*8 (Net
uid 63,0
lang 5
decl (Decl
n "addr"
t "wire"
b "[Amba_Addr_Depth-1:0]"
o 4
suid 7,0
)
declText (MLText
uid 64,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,12775,34000,13575"
st "wire [Amba_Addr_Depth-1:0]  addr;
"
)
)
*9 (PortIoIn
uid 71,0
shape (CompositeShape
uid 72,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 73,0
sl 0
ro 270
xt "-4000,-1375,-2500,-625"
)
(Line
uid 74,0
sl 0
ro 270
xt "-2500,-1000,-2000,-1000"
pts [
"-2500,-1000"
"-2000,-1000"
]
)
]
)
stc 0
tg (WTG
uid 75,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
font "arial,8,0"
)
xt "-8900,-1500,-5000,-500"
st "WriteData"
ju 2
blo "-5000,-700"
tm "WireNameMgr"
)
)
)
*10 (Net
uid 77,0
lang 5
decl (Decl
n "WriteData"
t "wire"
b "[Amba_word-1:0]"
o 5
suid 8,0
)
declText (MLText
uid 78,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,13575,36500,14375"
st "wire [Amba_word-1:0]        WriteData;
"
)
)
*11 (PortIoOut
uid 85,0
shape (CompositeShape
uid 86,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 87,0
sl 0
ro 270
xt "500,625,2000,1375"
)
(Line
uid 88,0
sl 0
ro 270
xt "0,1000,500,1000"
pts [
"0,1000"
"500,1000"
]
)
]
)
stc 0
tg (WTG
uid 89,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90,0
va (VaSet
font "arial,8,0"
)
xt "3000,500,6800,1500"
st "ReadData"
blo "3000,1300"
tm "WireNameMgr"
)
)
)
*12 (Net
uid 91,0
lang 5
decl (Decl
n "ReadData"
t "wire"
b "[Amba_word-1:0]"
o 6
suid 9,0
)
declText (MLText
uid 92,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,14375,36000,15175"
st "wire [Amba_word-1:0]        ReadData;
"
)
)
*13 (HdlText
uid 99,0
optionalChildren [
*14 (EmbeddedText
uid 105,0
commentText (CommentText
uid 106,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 107,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "9000,2000,27000,7000"
)
text (MLText
uid 108,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "9200,2200,26700,6200"
st "
always @(posedge clk) begin : RegisterBank
    if(rst)
    begin
      RegisterBank[0] <= {Amba_Word{1'b0}};                 // Set CTRL = 0
      RegisterBank[1] <= {{(Amba_Word-8){1'b0}},{8'd255}};  // Set WhitePixel = 255
      ready <= 1'b0;
    end
    else
    begin
      case (CTRL)
        1'b0 : data <= RegisterBank[addr];      // Read data from RegisterBank
        1'b1 : RegisterBank[addr] <= WriteData; // Write data to RegisterBank
      endcase
      ready <= ~CTRL;
      //RegisterBank[0][0] <= ~CTRL;
    end
  end

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 100,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "1000,-8000,4000,-5000"
)
ttg (MlTextGroup
uid 101,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*15 (Text
uid 102,0
va (VaSet
font "arial,8,1"
)
xt "-400,-7500,5400,-6500"
st "RegisterBank"
blo "-400,-6700"
tm "HdlTextNameMgr"
)
*16 (Text
uid 103,0
va (VaSet
font "arial,8,1"
)
xt "-400,-6500,400,-5500"
st "1"
blo "-400,-5700"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 104,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "1250,-6750,2750,-5250"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*17 (HdlText
uid 109,0
optionalChildren [
*18 (EmbeddedText
uid 115,0
commentText (CommentText
uid 116,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 117,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "20000,2000,38000,7000"
)
text (MLText
uid 118,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20200,2200,34800,5200"
st "
assign ReadData = (ready) ? data : {Amba_Word{1'bz}};
  //assign ctrl_out = RegisterBank[0][0];

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 110,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "12000,-8000,15000,-5000"
)
ttg (MlTextGroup
uid 111,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*19 (Text
uid 112,0
va (VaSet
font "arial,8,1"
)
xt "12650,-7500,14350,-6500"
st "eb1"
blo "12650,-6700"
tm "HdlTextNameMgr"
)
*20 (Text
uid 113,0
va (VaSet
font "arial,8,1"
)
xt "12650,-6500,13450,-5500"
st "2"
blo "12650,-5700"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 114,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "12250,-6750,13750,-5250"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*21 (Panel
uid 119,0
shape (RectFrame
uid 120,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "-4000,-10000,20000,-3000"
)
title (TextAssociate
uid 121,0
ps "TopLeftStrategy"
text (Text
uid 122,0
va (VaSet
font "arial,8,1"
)
xt "-3000,-9000,-200,-8000"
st "Panel0"
blo "-3000,-8200"
tm "PanelText"
)
)
allowRouting 0
)
*22 (Property
uid 123,0
pclass "HDS"
pname "DocView"
pvalue "APB.v"
ptn "String"
)
*23 (Property
uid 124,0
pclass "HDS"
pname "DocViewState"
pvalue "1604756293"
ptn "String"
)
*24 (Wire
uid 23,0
shape (OrthoPolyLine
uid 24,0
va (VaSet
vasetType 3
)
xt "-2000,3000,0,3000"
pts [
"-2000,3000"
"0,3000"
]
)
start &1
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 27,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "1000,2000,2400,3000"
st "clk"
blo "1000,2800"
tm "WireNameMgr"
)
)
on &2
)
*25 (Wire
uid 37,0
shape (OrthoPolyLine
uid 38,0
va (VaSet
vasetType 3
)
xt "-2000,2000,0,2000"
pts [
"-2000,2000"
"0,2000"
]
)
start &3
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 41,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "1000,1000,2300,2000"
st "rst"
blo "1000,1800"
tm "WireNameMgr"
)
)
on &4
)
*26 (Wire
uid 51,0
shape (OrthoPolyLine
uid 52,0
va (VaSet
vasetType 3
)
xt "-2000,1000,0,1000"
pts [
"-2000,1000"
"0,1000"
]
)
start &5
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 55,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "1000,0,3500,1000"
st "CTRL"
blo "1000,800"
tm "WireNameMgr"
)
)
on &6
)
*27 (Wire
uid 65,0
shape (OrthoPolyLine
uid 66,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-2000,0,0,0"
pts [
"-2000,0"
"0,0"
]
)
start &7
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 69,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "1000,-1000,2900,0"
st "addr"
blo "1000,-200"
tm "WireNameMgr"
)
)
on &8
)
*28 (Wire
uid 79,0
shape (OrthoPolyLine
uid 80,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-2000,-1000,0,-1000"
pts [
"-2000,-1000"
"0,-1000"
]
)
start &9
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 83,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "1000,-2000,4900,-1000"
st "WriteData"
blo "1000,-1200"
tm "WireNameMgr"
)
)
on &10
)
*29 (Wire
uid 93,0
shape (OrthoPolyLine
uid 94,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-2000,1000,0,1000"
pts [
"-2000,1000"
"0,1000"
]
)
end &11
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 97,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 98,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-13000,0,-9200,1000"
st "ReadData"
blo "-13000,800"
tm "WireNameMgr"
)
)
on &12
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 0
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *30 (PackageList
uid 137,0
stg "VerticalLayoutStrategy"
textVec [
*31 (Text
uid 138,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "21000,8375,26400,9375"
st "Package List"
blo "21000,9175"
)
*32 (MLText
uid 139,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "21000,9375,31800,12375"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 140,0
stg "VerticalLayoutStrategy"
textVec [
*33 (Text
uid 141,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "1000,8375,9100,9375"
st "Compiler Directives"
blo "1000,9175"
)
*34 (Text
uid 142,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "1000,9375,10600,10375"
st "Pre-module directives:"
blo "1000,10175"
)
*35 (MLText
uid 143,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "1000,9375,8600,11375"
st "`resetall
`timescale 1ns/10ps
"
tm "BdCompilerDirectivesTextMgr"
)
*36 (Text
uid 144,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "1000,9375,11100,10375"
st "Post-module directives:"
blo "1000,10175"
)
*37 (MLText
uid 145,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "1000,9375,7600,10375"
st "//PARAMETERS
"
tm "BdCompilerDirectivesTextMgr"
)
*38 (Text
uid 146,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "1000,9375,10900,10375"
st "End-module directives:"
blo "1000,10175"
)
*39 (MLText
uid 147,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "1000,9375,1000,9375"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1015,690"
viewArea "-8900,-10000,20000,3500"
cachedDiagramExtent "0,0,0,0"
pageBreakOrigin "0,0"
lastUid 147,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2100,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*40 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*41 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*42 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*43 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*44 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*45 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*46 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*47 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*48 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*49 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*50 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*51 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*52 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*53 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*54 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*55 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*56 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2100,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1800,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,3000,-100"
st "g0: [7:0]"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*57 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*58 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7300,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*59 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*60 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
lang 5
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "14000,8375,19400,9375"
st "Declarations"
blo "14000,9175"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "14000,9375,16700,10375"
st "Ports:"
blo "14000,10175"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "14000,15175,17800,16175"
st "Pre User:"
blo "14000,15975"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,16175,61000,36175"
st "//output wire CTRL_out;                   // 0 - No data, 1 - Data available

// REGISTER BANK

// 0x00 CTRL                Controls the design
// 0x01 WhitePixel          White pixel value
// 0x02 PrimarySize         Primary Image matrix rows/columns number
// 0x03 WatermarkSize       Watermar Image matrix rows/columns number
// 0x04 BlockSize           The small blocks matrix row/columns number (M)
// 0x05 EdgeThreshold       Predefined Edge detection threshold
// 0x06 Amin                Scaling factor minimum percentage value
// 0x07 Amax                Scaling factor maximum pecentage value
// 0x08 Bmin                Embedding factor minimum percentage value
// 0x09 Bmax                Embedding factor maximum percentage value;
// 0x0A PrimaryPixel00      First Primry Image pixe (0,0)
// ...
// 0x09+(Np^2)h PrimaryPixelNN        Last Primary Image pixel (N,N)
// 0x0A+(Np^2)h WatermarkPixel00      First Watermark Image pixe (0,0)
// ...
// 0x0A+(Np^2+Nw^2) PrimaryPixelNN    Last Primary Image pixel (N,N)
reg [Amba_word-1:0] DataBank [(2**Amba_Addr_Depth)-1:0]; // Contains all the registers

reg ready; // Should we read from the ReadData ?

reg [Amba_word-1:0] data; // Data yet to be assigned to ReadData
"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "14000,36175,21100,37175"
st "Diagram Signals:"
blo "14000,36975"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "14000,37175,18700,38175"
st "Post User:"
blo "14000,37975"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "14000,8375,14000,8375"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 9,0
usingSuid 1
emptyRow *61 (LEmptyRow
)
optionalChildren [
*62 (RefLabelRowHdr
)
*63 (TitleRowHdr
)
*64 (FilterRowHdr
)
*65 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*66 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*67 (GroupColHdr
tm "GroupColHdrMgr"
)
*68 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*69 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*70 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*71 (SignedColHdr
tm "BlockDiagramSignedColHdrMgr"
)
*72 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*73 (DelayColHdr
tm "BlockDiagramDelayColHdrMgr"
)
*74 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*75 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*76 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "clk"
t "wire"
o 1
suid 4,0
)
)
uid 125,0
)
*77 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "rst"
t "wire"
o 2
suid 5,0
)
)
uid 127,0
)
*78 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "CTRL"
t "wire"
o 3
suid 6,0
)
)
uid 129,0
)
*79 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "addr"
t "wire"
b "[Amba_Addr_Depth-1:0]"
o 4
suid 7,0
)
)
uid 131,0
)
*80 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "WriteData"
t "wire"
b "[Amba_word-1:0]"
o 5
suid 8,0
)
)
uid 133,0
)
*81 (LeafLogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "ReadData"
t "wire"
b "[Amba_word-1:0]"
o 6
suid 9,0
)
)
uid 135,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
optionalChildren [
*82 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *83 (MRCItem
litem &61
pos 3
dimension 20
)
optionalChildren [
*84 (MRCItem
litem &62
pos 0
dimension 20
)
*85 (MRCItem
litem &63
pos 1
dimension 23
)
*86 (MRCItem
litem &64
pos 2
hidden 1
dimension 20
)
*87 (MRCItem
litem &76
pos 0
dimension 20
uid 126,0
)
*88 (MRCItem
litem &77
pos 1
dimension 20
uid 128,0
)
*89 (MRCItem
litem &78
pos 2
dimension 20
uid 130,0
)
*90 (MRCItem
litem &79
pos 3
dimension 20
uid 132,0
)
*91 (MRCItem
litem &80
pos 4
dimension 20
uid 134,0
)
*92 (MRCItem
litem &81
pos 5
dimension 20
uid 136,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
optionalChildren [
*93 (MRCItem
litem &65
pos 0
dimension 20
)
*94 (MRCItem
litem &67
pos 1
dimension 50
)
*95 (MRCItem
litem &68
pos 2
dimension 100
)
*96 (MRCItem
litem &69
pos 3
dimension 50
)
*97 (MRCItem
litem &70
pos 4
dimension 100
)
*98 (MRCItem
litem &71
pos 5
dimension 60
)
*99 (MRCItem
litem &72
pos 6
dimension 100
)
*100 (MRCItem
litem &73
pos 7
dimension 50
)
*101 (MRCItem
litem &74
pos 8
dimension 50
)
*102 (MRCItem
litem &75
pos 9
dimension 80
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
vaOverrides [
]
)
]
)
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *103 (LEmptyRow
)
optionalChildren [
*104 (RefLabelRowHdr
)
*105 (TitleRowHdr
)
*106 (FilterRowHdr
)
*107 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*108 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*109 (GroupColHdr
tm "GroupColHdrMgr"
)
*110 (NameColHdr
tm "GenericNameColHdrMgr"
)
*111 (InitColHdr
tm "GenericValueColHdrMgr"
)
*112 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
optionalChildren [
*113 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *114 (MRCItem
litem &103
pos 3
dimension 20
)
optionalChildren [
*115 (MRCItem
litem &104
pos 0
dimension 20
)
*116 (MRCItem
litem &105
pos 1
dimension 23
)
*117 (MRCItem
litem &106
pos 2
hidden 1
dimension 20
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
optionalChildren [
*118 (MRCItem
litem &107
pos 0
dimension 20
)
*119 (MRCItem
litem &109
pos 1
dimension 50
)
*120 (MRCItem
litem &110
pos 2
dimension 100
)
*121 (MRCItem
litem &111
pos 3
dimension 50
)
*122 (MRCItem
litem &112
pos 4
dimension 80
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
vaOverrides [
]
)
]
)
type 1
)
)
