stepsize 100
h Vdd!
l Gnd!
h resetb
h d
vector clk ph1 ph2
clock clk 00 10 00 01
analyzer ph1 ph2 resetb d master slave q
c
l resetb
c
h resetb
c
c
	l d
c
c

