================================================================================ 
Commit: c4924ed3d730bd2c1d45c261e287808169c395c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 6 10:25:03 2022 +0800 
-------------------------------------------------------------------------------- 
update SiPkg.dec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 64e2ce3a5f4b1ae9b557997c5d203fdf492d4cfd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 6 10:10:27 2022 +0800 
-------------------------------------------------------------------------------- 
Update BIOS version to 3491_00

[Feature Description]
Update BIOS version to 3491_00

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Mon Nov 28 16:29:26 2022 +0800
Change-Id: Iebd0822ad4f4355a23fd1ef51ad1f71a95d408d1
Original commit hash: 9b66a77d1b96f07422d92947d4363901128b2578

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3030df03d5715a4ca88cd3d4c763ce1e67ed6aa8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 6 10:10:26 2022 +0800 
-------------------------------------------------------------------------------- 
Integrate ADLP GOP V1061

[Feature Description]
Integrate ADLP GOP V1061

Package/Module: GOP

[Impacted Platform]
ALL

Hsd-es-id: 16018992106
Original commit date: Mon Nov 28 13:14:03 2022 +0530
Change-Id: Id6f1fa1e6b0cfbbbce2db6339534c7b574bd8095
Original commit hash: 091101f5c58ecb85de15b8168bb08dddbf58d850

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: e27a93965d7ee3fcef17691d09c30aa85f5f226a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 6 10:10:25 2022 +0800 
-------------------------------------------------------------------------------- 
Integrate ADLS GOP V1081

[Feature Description]
Integrate ADLS GOP V1081

Package/Module: GOP

[Impacted Platform]
ALL

Hsd-es-id: 16018988088
Original commit date: Mon Nov 28 11:17:55 2022 +0530
Change-Id: I52ce41dbf7f5efbfc1739c53120c9d7c7c4394ef
Original commit hash: 6502eef681840d75802c8c296bb1ad0747b36975

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: 5cc3980bfa59e527aa2b891cf0c5bc94c387dc45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 6 10:10:24 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "System stuck at PC 1096/109A when resuming from S4/S5/Restart."

[Issue Description]
Different failure in DPMO.

[Resolution]

Package/Module: PciHotPlug

[Impacted Platform]
ALL.

Hsd-es-id: 15012393018
Original commit date: Mon Nov 28 14:48:44 2022 +0800
Change-Id: Iefce27f184fd7afc83e822c1282935a32069dc47
Original commit hash: f87008325350e9d850d3e7d72264f8b7b7a6c6cd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugHelpers.c

================================================================================ 
Commit: 41a8fa7dc5efbab015a7b832d6819dc1e7509d72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 6 10:10:22 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-P][DDR5]Change DDI-B interface to DP++

[Feature Description]
On DDR5 RVP, the Combo Phy Port B should be configured as a DP++
connector instead of a DP1.4a connector. Changing to DP++ connector
to enable the DDC port for validating DP to HDMI passive dongle.

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
RPL-P,ADL-P.

Hsd-es-id: 15012343862
Original commit date: Wed Nov 2 07:33:07 2022 +0800
Change-Id: I80ff9dadf547c2305b383921f860452c72df6ceb
Original commit hash: d577321153b96ef1d7753f1de41d3779339c4df3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPostMem.dsc

================================================================================ 
Commit: 477916de31895cbd8b55e759565ac49d87818aa5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 6 10:10:21 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-P] Add uCode support for RPL-P J0 - 0xC

[Feature Description]
Add uCode m_c0_b06a2_0000410c.pdb for RPL-P J0

[Resolution]

[Impacted Platform]
U, H, P.

Hsd-es-id: 15011284395
Original commit date: Fri Oct 28 09:24:29 2022 +0800
Change-Id: I5193f4d2daddd46b04bbc345c9178628424d497f
Original commit hash: 4f07cee097eb93a763222ceaed300126eede244e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 7cbfb5177940db526e66a2bca92877e1c30d287c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 6 10:10:20 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for Lx/Rx Production patchID 0x00000425

[Feature Description]
Updating microcode to patchID 0x425

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
ADL-P/M

Hsd-es-id: 16018682911
Original commit date: Wed Nov 2 11:44:57 2022 +0530
Change-Id: I05270b428259c692176ca66818e1ade4dcb24fe1
Original commit hash: 38746d82936c37b561bdad920e46890d86178981

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 4897bd124fee01d31e36d63bc4c73962152cb257 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 6 10:10:18 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Update IMVP PRODCUT ID Table for FVM check

[Feature Description]
There was an error in the original RCR request. The error was
incorrect ONSEMI PRODUCT IDs due to vendor data sheet errors.
This commit is to update the original request with the
correct vendor PRODUCT IDs. BIOS must be updated to
reflect these changes.

Package/Module:
ClientOneSiliconPkg/PeiVrFruLib

[Impacted Platform]
ALL

Hsd-es-id: 16018935771
Original commit date: Thu Nov 24 10:56:55 2022 +0800
Change-Id: Idb0f883d45ba9b61a9e89aa7aa252a8bf01bb8f6
Original commit hash: dd3a97c7b4710518d43a841601a7dfd5afdc1b78

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 2f7e0f9328b760713377b094c324e5b6159f0952 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 6 10:10:16 2022 +0800 
-------------------------------------------------------------------------------- 
PEG10/11 x8 Gen4 performance drop on 2nd slot

[Feature Description]
PEG10/11 x8 Gen4 performance drop on 2nd slot due to priority
conflict between PEG10 and PEG11

Package/Module:
ClientOneSilicon

[Impacted Platform]
ALL

Hsd-es-id: 16018845133
Original commit date: Thu Oct 20 16:17:00 2022 +0530
Change-Id: Ic5290a2e1184259890a51fd51acf9a07687b09f6
Original commit hash: c879f7639d4a6e5093ccc458f9d84d35d414e284

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPsfRegs.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuPsfInitFruLib/PeiCpuPsfInitFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/HostBridge/Ver1/HostBridgeConfig.h
ClientOneSiliconPkg/IncludePrivate/Library/PeiCpuPsfInitFruLib.h
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitPreMem.c

================================================================================ 
Commit: 8b4c3db63556edd4c06f352dad6bee6c3a805649 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 6 10:10:14 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-S]Microcode patch update to version 0x28 for ADL C0

[Feature Description]
[ADL-S]Microcode patch update to version 0x28 for ADL C0

[Resolution]
[ADL-S]Microcode patch update to version 0x28 for ADL C0

Package/Module:
Microcode/m_07_90672_00000026

[Impacted Platform]
ADL-S

Hsd-es-id: 15012247686
Original commit date: Wed Nov 2 12:50:29 2022 +0800
Change-Id: Ie1717dd1b2f5468b8031365ea9ef5bb470b72060
Original commit hash: 47cbb3d50e3464501d3ac43692ff995243d8068c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 100e87ef820c2f8154daeb8bfce52455a27f2f3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 6 10:10:12 2022 +0800 
-------------------------------------------------------------------------------- 
[RPLSBGA] Fix CATERROR while connecting DG2 card

[Issue Description]
Observed caterror while connecting DG2 card and load to OS PostCode stuck at 0A02

[Resolution]
PCIe sequence of Power to perst has been taken care in RVP
hence no additional BIOS delay required for PERST to meet 100ms requirement.
Remove PERST toggling in Early pre mem phase.

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
RPL-SBGA DDR5

Hsd-es-id: 16018587456
Original commit date: Mon Oct 17 22:01:28 2022 +0800
Change-Id: I2284f71089ba1f5c7c0726203c8435b10e503e6b
Original commit hash: 82a082acd9d767a00dbb6f1e7a1f7ef8b762cb9e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableRplSDdr5RvpPreMem.h

================================================================================ 
Commit: e58752b71015699e0a57d02c65adc0b30c62752f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 6 10:10:11 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Show up the correct RPL stepping in setup menu

[Feature Description]
Show up the correct RPL stepping in setup menu

[Resolution]
change steping value to C0

Package/Module:
ClientOneSiliconPkg/BaseCpuInfoFruLib

[Impacted Platform]
RPLS

Hsd-es-id: 15012247687
Original commit date: Wed Nov 2 11:19:58 2022 +0800
Change-Id: Icb87d148b0a6505ef4ac5d719a58868ccfde08d6
Original commit hash: d5798d78a74fa9545aa0a142274c2cde011d8616

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: ee256601afad6a1c0733464e4a040e0fdd8fab15 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 6 10:10:10 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][HSTI] Thermal Locks test logic is incorrectly implemented

[Issue Description]
Thermal Lock test logic chain is incorrect, resulting in this test
handling only a small subset of potential issues

[Resolution]
Change the logic chain to OR chain from AND chain

Package/Module: AlderLakePlatSamplePkg/HstiIhvDxe

[Impacted Platform]
ALL

Hsd-es-id: 18025115944
Original commit date: Wed Nov 2 05:33:51 2022 -0700
Change-Id: Ic09d896c77b65edbebcd6bcdcbb3c03de026e82c
Original commit hash: 6966e5c4960a6265d2019082466d846846ff9c88

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecurePchConfiguration.c

================================================================================ 
Commit: 063cbb76d78424039c20e01ac926efefdeb30832 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 6 10:10:09 2022 +0800 
-------------------------------------------------------------------------------- 
Atom ACPI Maximum performance percentage miscalculation

[Issue Description]
WinOS Task Manager's maximum performance and percentage miscalculation

[Resolution]
Solution based on WOS team confirm in the Nominal Performance field,
Both P and E cores need to enumerate performance at the same
Nominal Frequency

Revert "[ADL] Celeron 7305 base frequency in system setting and
task manager is displayed as 1.11GHz, can't meet SPEC 1.1GHZ.
(F/R:2/2 unit,10/10 times,100%)"
This reverts commit 5ccdd093fcea94708241bf2c2078c84b1455b6c2.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ADL, RPL

Hsd-es-id: 13010228294
Original commit date: Mon Nov 7 04:33:20 2022 -0800
Change-Id: I12d78da50e5a65ada3bc275d96c135f03c4e01f9
Original commit hash: 7e4cff6c1a14274e3d714377dfc3ebf6a8f14e1b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuInitDataHob.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h

================================================================================ 
Commit: 65a51b6eb82293efa91e58a15fbace5cbc0fbf8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 6 10:10:08 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Fix extended BIOS issue to decrease time consumed.

[Issue Description]
Slow POST issue when BIOS extended decode range is enabled

[Resolution]
Add a new driver for setting MTRR, this driver depends on
gExtendedBiosDecodeReadyPpiGuid,after set MTRR done, produce
a new PPI. FV[0] and FV[1] depends on the new PPI.

Package/Module: AlderLakeBoardPkg/Library/PeiReportFvLib

[Impacted Platform]
Default ALL

Hsd-es-id: 15012262666
Original commit date: Fri Nov 4 14:22:48 2022 +0800
Change-Id: I5639f2c6da46ac1a334139792781aeb60bc4dec8
Original commit hash: 4fe4eb5731c91436bbf77b41b37b186a7ece749d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
AlderLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.inf

================================================================================ 
Commit: bd9ba7ada21aa2ff7ac356e346d9b5575d48fde4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 6 10:10:07 2022 +0800 
-------------------------------------------------------------------------------- 
Disable L1 Substate when clkreq is incorrectly configured.

[Issue Description]
BIOS is not disabling L1 Substate even after detecting that clkreq
was incorrectly configured.

[Resolution]
Updated the code to disable L1Substate when clkreq is
incorrectly configured.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 16018656433, 15012226984
Original commit date: Tue Nov 8 09:58:35 2022 +0530
Change-Id: Ie8b74d724b094f1f8035f66b3f6bebde306de4cc
Original commit hash: 0b1e72ee318f558efa5a97ca8f3698c7fc43f767

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: ac3b5485e1c8869c4aec53a047ba9e3c955ee0ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 6 10:10:05 2022 +0800 
-------------------------------------------------------------------------------- 
BIOS shall send clear command depends on BIOS knob

[Feature Description]
Add BIOS knob to control sending CPU crashlog clear command

Package/Module:
AlderLakePlatSamplePkg

[Impacted Platform]
RPL

Hsd-es-id: 15012186470
Original commit date: Thu Nov 3 01:34:48 2022 +0800
Change-Id: If76fde418bf49b19aea215816ecb029780076b04
Original commit hash: f98dd597374f7a3e259ea15a7bf26a05b4d30d53

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
AlderLakePlatSamplePkg/Setup/DebugSetup.hfr
AlderLakePlatSamplePkg/Setup/DebugSetup.uni

================================================================================ 
Commit: d579f53526fcb6c428a8a9fe8eea24826f31dfd6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 6 10:10:04 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.111

Hsd-es-id: N/A
Original commit date: Sun Nov 13 13:36:16 2022 +0800
Original commit hash: c464c9d883927f9de7a9f47b7cd4c166502126da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 998bb30834f9cd270c2eca59eead1a6c17e628f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 6 10:10:03 2022 +0800 
-------------------------------------------------------------------------------- 
Throttling_Rules- MRC configuration change request

[Feature Description]
change Throttling Rules from Aggressive 5 config to Aggressive 3
and disable ph_pe.

change below register filed values:
register old value new desired value
sc_wpq_threshold_0_0_0_mchbar.phs_allowed_under_high_wm 5 4
sc_wpq_threshold_0_0_0_mchbar.phs_allowed_under_med_wm 3 2
sc_wpq_threshold_0_0_0_mchbar.phs_allowed_under_low_wm 2 1
sc_ph_throttling_0_0_0_mchbar_0.unloaded_different_rank 12 6
sc_ph_throttling_0_0_0_mchbar_0.unloaded_same_rank 8 2
sc_ph_throttling_0_0_0_mchbar_1.unloaded_different_rank 8 4
sc_ph_throttling_0_0_0_mchbar_1.unloaded_same_rank 4 2
sc_ph_throttling_0_0_0_mchbar_2.unloaded_different_rank 4 2
sc_ph_throttling_0_0_0_mchbar_2.loaded_same_rank 6 4
sc_blocking_rules_cfg_0_0_0_mchbar.ph_block_pe 1 0
sc_blocking_rules_cfg_0_0_0_mchbar.high_wm_allowed_preempt_priorities 0 4
sc_blocking_rules_cfg_0_0_0_mchbar.low_wm_allowed_preempt_priorities 4 6

Package/Module: MRC

[Impacted Platform]
NA

Hsd-es-id: 22016166884
Original commit date: Mon Sep 19 14:50:22 2022 +0800
Change-Id: I9ccbb36d350f256085dc6a9fc57ed69a706c81e3
Original commit hash: e5f1862c44d354a7c1259ac137bed24f691fb47e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 8ce33694d082711542af28a996e2ab9a938520c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 6 10:10:02 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.110

Hsd-es-id: N/A
Original commit date: Thu Nov 10 13:20:53 2022 +0800
Original commit hash: f23fd900fa87a4c770a4706c29b16b60e9b0c3ef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b6a51015b730c76bc9dfff7a567fb57ebf4a3add 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 6 10:10:01 2022 +0800 
-------------------------------------------------------------------------------- 
RD DQS VOC training and RD ODT offset training

[Feature Description]
RD DQS VOC training and RD ODT offset training
1. DqsVoc training to center RX DQS VOC + guard band 3
2. Initial RD ODT offset -3
3. RD ODT offset training to train RD DQS ODT offset.

Package/Module: MRC

[Impacted Platform]
LPDDR5

Hsd-es-id: 22016153491
Original commit date: Sat Oct 22 13:28:56 2022 +0800
Change-Id: I0a803e56de845dd784081afe2c8c0ce52cb3dc81
Original commit hash: e8405dc2e0471dedab247a447000b50ece14a54d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 46900db67ef21a817ff34e87eb0fc407c37e01ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 6 10:09:59 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.109

Hsd-es-id: N/A
Original commit date: Fri Nov 4 19:10:24 2022 +0800
Original commit hash: e5d014a212dadadfaac7d61ee84c0758e3b253f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 200fa2cdbc989108e5cb42ceae4d11c27e4a31e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 6 10:09:57 2022 +0800 
-------------------------------------------------------------------------------- 
Update stepping string

[Feature Description]
Update stepping string

[Impacted Area]
Log display

[Register Impacted]
NA

Hsd-es-id: 14017907388
Original commit date: Fri Nov 4 14:12:17 2022 +0800
Change-Id: I24eb4a3ccf9d9b185ebdc3aff0a25dde28386171
Original commit hash: 7b6e8db4199375299074cb590209d369face89b3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 686cd4437749357d3eb3a0c6b1dd8b4a10e7539b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 6 10:09:56 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.108

Hsd-es-id: N/A
Original commit date: Tue Nov 1 22:35:37 2022 -0700
Original commit hash: 4f1e33415b25d311c2af07a0cfa7d44f8bc3233c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 553faaed7c578ca27feb6c3a49be2e065545cf5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 6 10:09:54 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.107

Hsd-es-id: N/A
Original commit date: Sat Oct 29 05:34:34 2022 +0800
Original commit hash: 8931418a181c19a82304a3c242e44c8d04630ead

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e157308616a5380ba2c0bd266fd51fc946d0789f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 6 10:09:53 2022 +0800 
-------------------------------------------------------------------------------- 
2DPC DDR5 2Rx8 5600 DIMM low margin fix

[Feature Description]
2DPC DDR5 2Rx8 5600 DIMM low margin fix

[Impacted Area]
DDR5 2DPC Margin when SAGV disabled

[Register Impacted]
DRAM

Hsd-es-id: 22016089295
Original commit date: Mon Apr 18 01:18:51 2022 +0800
Change-Id: I3b57e4ff6baf85d682cdccc0d5434d783e0d51bf
Original commit hash: 350e4e4fdedf57505c7ce177dd8b1e701dc3d3b4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 9b697a74a8bdcdb1344f419091a86e4f4234510c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 6 10:09:51 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Fix the errors flagged by static analysis tool (CodeQL)

[Issue Description]
Fix the errors flagged by static analysis tool

[Resolution]
fix following errors queried by tool

Package/Module:

[Impacted Platform]
ALL

Hsd-es-id: 15012058216
Original commit date: Wed Oct 5 17:48:12 2022 +0800
Change-Id: I4d0cc5006eaf3db843dffc754b806d9e5208c984
Original commit hash: cc34517680e6ecfb7d2586d9b06c4c88febc18dc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/BootFirmwareMediaProtection.c
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureIntegratedGraphicsConfiguration.c
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecurePchConfiguration.c
AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType7.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PerformanceStates.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/TglPchScs.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLib/PeiFusaLib.c
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLib.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/HeciInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/DxeRuntimeSerialIoUartLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/SerialIoUartLib.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer1.c
ClientOneSiliconPkg/LibraryPrivate/PeiSiFviInitLib/PeiSiFvi.c
ClientOneSiliconPkg/LibraryPrivate/PeiSiSsidLib/PeiSiSsidLib.c
ClientOneSiliconPkg/Pch/Library/BasePchPciBdfLib/PchPciBdfLib.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchSerialIoDxe.c
ClientOneSiliconPkg/Pch/PchInit/Smm/PchPcieSmm.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmGpi.c
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.c

================================================================================ 
Commit: db2cfef65e2ff120a9e35f5534d911a2beaece8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 6 10:09:48 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.106

Hsd-es-id: N/A
Original commit date: Thu Oct 27 12:19:07 2022 +0800
Original commit hash: 716fd2f619a578dc20a6e6fe1a0817c8367f3ca6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 53374e75ee52513b67a006e4dac2dea287ac608b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 6 10:09:47 2022 +0800 
-------------------------------------------------------------------------------- 
2DPC 1R1R low margin fix for udimm 8GB

[Feature Description]
2DPC 1R1R low margin fix for udimm 8GB

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22016081096
Original commit date: Wed Aug 17 23:00:58 2022 +0800
Change-Id: I497e5fa3195fca2a0cefcfde691f5afbb44b47d6
Original commit hash: 0e69d5eab4a9d604c91f7f88e5c86438f24b1df5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 205421e88edc1ea1045906488bf9aab8fec66e1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 6 10:09:45 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.105

Hsd-es-id: N/A
Original commit date: Thu Oct 27 06:34:59 2022 +0800
Original commit hash: 8dbf83fe04b4a6dbbe2b94a05e5ed5ce938512ce

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4afa9d295774572433f92dfde45f6a1139627f6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 6 10:09:44 2022 +0800 
-------------------------------------------------------------------------------- 
Clear SSKPD_PCU_SKPD_MRC_RUNNING at the end of ecc clean.

[Feature Description]
Clear SSKPD_PCU_SKPD_MRC_RUNNING at the end of ecc clean. It's only for Txt Clean flow.
Clear the sticky scratchpad bit SSKPD_PCU_SKPD_MRC_RUNNING to indicate that MRC is finished, so that we can run Fast flow on the next boot

Package/Module: MRC

[Impacted Platform]
ALL

Hsd-es-id: 15012208596
Original commit date: Fri Sep 30 01:45:51 2022 +0800
Change-Id: I2c06eadebd993c8e52c2cc64db6cb29b43303c92
Original commit hash: 6f99b84e9471a4ed6c4de39f21934a9fbddbe0b3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c

================================================================================ 
Commit: 9b09478f356a4d07dcfabe639a61b67c3039498f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 6 10:09:43 2022 +0800 
-------------------------------------------------------------------------------- 
SyncScript: Revert back to 3341_00

[Issue Description]
Revert the BIOS version to 3341_00

[Resolution]
Update the BIOS version to 3341_00

Package/Module:

[Impacted Platform]
ALL

Hsd-es-id: N/A
Original commit date: Mon Nov 28 13:49:19 2022 +0800
Change-Id: I24475d04ff3ff04d40c4f9c9b49a2f8592e433ad
Original commit hash: 00b6f3c610c435e123586cba5a4db856d97eb043

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/TimeAndAlarmDevice.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/BiosId.env
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
AlderLakeBoardPkg/PostBuild.sh
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableRplSDdr5RvpPreMem.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/RplSPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlMUsbOC.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlPUsbOC.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlSimicsUsbOC.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/RplPUsbOC.dsc
AlderLakeFspPkg/AlderLakeFspPkg.dsc
AlderLakeFspPkg/BuildFv.cmd
AlderLakeFspPkg/BuildFv.sh
AlderLakeFspPkg/FspPkgPcdInit.dsc
AlderLakeFspPkg/Upd/UpdListAdln/FSPM.txt
AlderLakeFspPkg/Upd/UpdListAdln/FSPS.txt
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLibBios.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLibBios.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBtGAcm/FmpDeviceLibBtGAcm.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBtGAcm/FmpDeviceLibBtGAcm.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryPei/NvmeRecoveryPei.c
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/BootFirmwareMediaProtection.c
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureIntegratedGraphicsConfiguration.c
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecurePchConfiguration.c
AlderLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c
AlderLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbFuncIo.c
AlderLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciDWC.c
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/AmtSupport.c
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
AlderLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugHelpers.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Telemetry/NvmeHealthDxe/NvmeHealthDxe.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPreResetCpl.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/Thermal.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType7.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PerformanceStates.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuDmi/LibraryPrivate/PeiCpuDmiDekelInitLib/PeiCpuDmiDekelInitLib.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieHsPhyInfoLib/PeiCpuPcieHsPhyInfoLib.c
ClientOneSiliconPkg/Fru/AdlCpu/HostBridge/Library/PeiDxeSmmHostBridgeInfoFruLib/HostBridgeInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/HostBridge/Library/PeiDxeSmmHostBridgeInfoFruLib/HostBridgeInfoFruLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/TglPchScs.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.c
ClientOneSiliconPkg/Fsp/Library/FspHelperLib/FspHelperLib.inf
ClientOneSiliconPkg/Fsp/Library/FspHelperLib/Ia32/FspHelper.nasm
ClientOneSiliconPkg/Fsp/Library/SecFspSiliconLib/SecFspSiliconLib.c
ClientOneSiliconPkg/Fsp/Library/SecFspSiliconLib/SecFspSiliconLib.inf
ClientOneSiliconPkg/Include/Library/HostBridgeInfoLib.h
ClientOneSiliconPkg/Include/Library/MeUefiFwHealthStatusLib.h
ClientOneSiliconPkg/Include/Library/TelemetryLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieHsPhyInfoLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLib/PeiFusaLib.c
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/Library/SecHostBridgeLib/Ia32/SecHostBridgeLib.nasm
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/HeciInit.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PeiMeUmaLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/DxeRuntimeSerialIoUartLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/SerialIoUartLib.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer1.c
ClientOneSiliconPkg/Library/SiMtrrLib/SiMtrr.h
ClientOneSiliconPkg/Library/SiMtrrLib/SiMtrrLib.c
ClientOneSiliconPkg/Library/SiMtrrLib/SiMtrrLib.inf
ClientOneSiliconPkg/LibraryPrivate/PeiSiFviInitLib/PeiSiFvi.c
ClientOneSiliconPkg/LibraryPrivate/PeiSiSsidLib/PeiSiSsidLib.c
ClientOneSiliconPkg/Pch/Library/BasePchPciBdfLib/PchPciBdfLib.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchSerialIoDxe.c
ClientOneSiliconPkg/Pch/PchInit/Smm/PchPcieSmm.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmGpi.c
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.c
Features/Storage/EmmcFeaturePkg/EmmcSoftwareTuningEfi/Readme.md
