============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.27 - v14.20-s064_1
  Generated on:           Sep 24 2016  10:42:37 am
  Module:                 GCM3LP_256
  Technology libraries:   tcbn16ffplusglbwp7d5t16p96cpdssgnp0p63v0c_ccs 111
                          tcbn16ffplusglbwp7d5t16p96cpdmbssgnp0p63v0c_ccs 111
                          tcbn16ffplusllbwp7d5t16p96cpdlvtssgnp0p63v0c_ccs 111
                          tcbn16ffplusllbwp7d5t16p96cpdulvtssgnp0p63v0c_ccs 111
                          tcbn16ffplusglbwp7d5t16p96cpdmbulvtssgnp0p63v0c_ccs 111
                          tcbn16ffplusglbwp7d5t16p96cpdmblvtssgnp0p63v0c_ccs 111
  Operating conditions:   ssgnp0p63v0c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

          Pin                      Type         Fanout  Load  Slew Delay Arrival   
                                                        (fF)  (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock vir_CLK)                launch                                          0 R 
(iodelay.tcl_line_24_3_1)      ext delay                           +1000    1000 F 
encrypt                   (u)  in port             256 1280.0   23   +81    1081 F 
mux_66_18/ctl 
  g127/sel0                                                           +0    1081   
  g127/z                  (u)  unmapped_bmux3        1    5.0    0   +22    1103 R 
mux_66_18/z[1] 
g438/in_0                                                             +0    1103   
g438/z                    (u)  unmapped_xor2         9   45.0    0   +45    1148 R 
gmL/x[1] 
  g7/in_1                                                             +0    1148   
  g7/z                    (u)  unmapped_xor2         8   40.0    0   +44    1193 R 
  PM/x[1] 
    g6/in_1                                                           +0    1193   
    g6/z                  (u)  unmapped_xor2         7   35.0    0   +42    1234 R 
    PM/x[1] 
      g6/in_1                                                         +0    1234   
      g6/z                (u)  unmapped_xor2         6   30.0    0   +39    1273 R 
      PM/x[1] 
        g6/in_1                                                       +0    1273   
        g6/z              (u)  unmapped_xor2         5   25.0    0   +36    1310 R 
        PM/x[1] 
          g6/in_1                                                     +0    1310   
          g6/z            (u)  unmapped_xor2         4   20.0    0   +33    1343 R 
          PM/x[1] 
            mux_23_17/in_1[1] 
              g3/data1                                                +0    1343   
              g3/z        (u)  unmapped_bmux3        1    5.0    0   +22    1366 R 
            mux_23_17/z[1] 
            g10/in_1                                                  +0    1366   
            g10/z         (u)  unmapped_xor2         1    5.0    0   +22    1388 R 
            g17/in_0                                                  +0    1388   
            g17/z         (u)  unmapped_xor2         1    5.0    0   +22    1410 R 
          PM/z[3] 
          g54/in_1                                                    +0    1410   
          g54/z           (u)  unmapped_xor2         1    5.0    0   +22    1433 R 
          g55/in_1                                                    +0    1433   
          g55/z           (u)  unmapped_xor2         1    5.0    0   +22    1456 R 
        PM/z[7] 
        g106/in_1                                                     +0    1456   
        g106/z            (u)  unmapped_xor2         1    5.0    0   +22    1478 R 
        g107/in_1                                                     +0    1478   
        g107/z            (u)  unmapped_xor2         1    5.0    0   +22    1500 R 
      PM/z[15] 
      g210/in_1                                                       +0    1500   
      g210/z              (u)  unmapped_xor2         1    5.0    0   +22    1523 R 
      g211/in_1                                                       +0    1523   
      g211/z              (u)  unmapped_xor2         1    5.0    0   +22    1546 R 
    PM/z[31] 
    g418/in_1                                                         +0    1546   
    g418/z                (u)  unmapped_xor2         1    5.0    0   +22    1568 R 
    g419/in_1                                                         +0    1568   
    g419/z                (u)  unmapped_xor2         1    5.0    0   +22    1590 R 
  PM/z[63] 
  g1140/in_1                                                          +0    1590   
  g1140/z                 (u)  unmapped_xor2         3   15.0    0   +30    1620 R 
  g190/in_0                                                           +0    1620   
  g190/z                  (u)  unmapped_xor2         2   10.0    0   +26    1647 R 
  g1344/in_0                                                          +0    1647   
  g1344/z                 (u)  unmapped_xor2         1    5.0    0   +22    1670 R 
  g1346/in_1                                                          +0    1670   
  g1346/z                 (u)  unmapped_xor2         1    5.0    0   +22    1692 R 
  g1347/in_1                                                          +0    1692   
  g1347/z                 (u)  unmapped_xor2         2   10.0    0   +26    1718 R 
gmL/z[125] 
g891/in_1                                                             +0    1718   
g891/z                    (u)  unmapped_xor2         1    5.0    0   +22    1741 R 
eIVr_reg[125]/D                unmapped_d_flop                        +0    1741   
eIVr_reg[125]/CP               setup                           100   +83    1824 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                    capture                                           R 
-----------------------------------------------------------------------------------
Exception    : 'path_disables/zipped_path_disable_0'
Timing slack :  UNCONSTRAINED
Start-point  : encrypt
End-point    : eIVr_reg[125]/D

(u) : Net has unmapped pin(s).
============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.27 - v14.20-s064_1
  Generated on:           Sep 24 2016  10:42:37 am
  Module:                 GCM3LP_256
  Technology libraries:   tcbn16ffplusglbwp7d5t16p96cpdssgnp0p63v0c_ccs 111
                          tcbn16ffplusglbwp7d5t16p96cpdmbssgnp0p63v0c_ccs 111
                          tcbn16ffplusllbwp7d5t16p96cpdlvtssgnp0p63v0c_ccs 111
                          tcbn16ffplusllbwp7d5t16p96cpdulvtssgnp0p63v0c_ccs 111
                          tcbn16ffplusglbwp7d5t16p96cpdmbulvtssgnp0p63v0c_ccs 111
                          tcbn16ffplusglbwp7d5t16p96cpdmblvtssgnp0p63v0c_ccs 111
  Operating conditions:   ssgnp0p63v0c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

          Pin                      Type         Fanout   Load  Slew Delay Arrival   
                                                         (fF)  (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------
(clock vir_CLK)                launch                                           0 R 
(iodelay.tcl_line_24_1_1)      ext delay                            +1000    1000 F 
cen                       (u)  in port            8613 86105.0   23  +130    1130 F 
g49/in_1                                                               +0    1130   
g49/z                     (u)  unmapped_and2       384  3840.0    0   +87    1217 F 
eIV_reg[127]/E                 unmapped_d_flop                         +0    1217   
eIV_reg[127]/CP                setup                            100   +83    1300 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)                    capture                                       1350 R 
                               adjustments                           -330    1020   
------------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_vir_CLK_to_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    -280ps (TIMING VIOLATION)
Start-point  : cen
End-point    : eIV_reg[127]/E

(u) : Net has unmapped pin(s).
============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.27 - v14.20-s064_1
  Generated on:           Sep 24 2016  10:42:37 am
  Module:                 GCM3LP_256
  Technology libraries:   tcbn16ffplusglbwp7d5t16p96cpdssgnp0p63v0c_ccs 111
                          tcbn16ffplusglbwp7d5t16p96cpdmbssgnp0p63v0c_ccs 111
                          tcbn16ffplusllbwp7d5t16p96cpdlvtssgnp0p63v0c_ccs 111
                          tcbn16ffplusllbwp7d5t16p96cpdulvtssgnp0p63v0c_ccs 111
                          tcbn16ffplusglbwp7d5t16p96cpdmbulvtssgnp0p63v0c_ccs 111
                          tcbn16ffplusglbwp7d5t16p96cpdmblvtssgnp0p63v0c_ccs 111
  Operating conditions:   ssgnp0p63v0c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

           Pin                       Type         Fanout Load Slew Delay Arrival   
                                                         (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock CLK)                      launch                                        0 R 
T_reg[0]/CP                                                    100             0 R 
T_reg[0]/Q                  (u)  unmapped_d_flop      10 75.6    0   +79      79 R 
T[0]                             out port                             +1      80 R 
(iodelay.tcl_line_32_999_1)      ext delay                         +1000    1080 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock vir_CLK)                  capture                                    1350 R 
                                 adjustments                        -330    1020   
-----------------------------------------------------------------------------------
Exception    : 'path_adjusts/from_CLK_to_vir_CLK_setup_uncertainty' path adjust    -330ps
Cost Group   : 'vir_CLK' (path_group 'vir_CLK')
Timing slack :     -60ps (TIMING VIOLATION)
Start-point  : T_reg[0]/CP
End-point    : T[0]

(u) : Net has unmapped pin(s).
