

================================================================
== Vitis HLS Report for 'streamingDataCommutor_complex_ap_fixed_26_11_5_3_0_s'
================================================================
* Date:           Mon Nov 28 17:13:09 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  2.044 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |       41|       42|  0.820 us|  0.840 us|   40|   40|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_231_1  |       41|       41|         3|          1|          1|    40|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     193|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|     192|      96|    -|
|Multiplexer      |        -|     -|       -|     161|    -|
|Register         |        -|     -|     243|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     435|     450|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-----------------------------+-------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |            Memory           |                                     Module                                    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------+-------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |control_delayline_Array_7_U  |streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_2_control_delayline_Array_8  |        0|  64|  32|    0|     4|   32|     1|          128|
    |delayline_Array_13_U         |streamingDataCommutor_complex_ap_fixed_26_11_5_3_0_s_delayline_Array_13        |        0|  64|  32|    0|     4|   53|     1|          212|
    |delayline_Array_5_U          |streamingDataCommutor_complex_ap_fixed_26_11_5_3_0_s_delayline_Array_13        |        0|  64|  32|    0|     4|   53|     1|          212|
    +-----------------------------+-------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                        |                                                                               |        0| 192|  96|    0|    12|  138|     3|          552|
    +-----------------------------+-------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln870_1_fu_319_p2                     |         +|   0|  0|  12|           5|           1|
    |add_ln870_fu_285_p2                       |         +|   0|  0|   9|           2|           1|
    |t_fu_221_p2                               |         +|   0|  0|  13|           6|           1|
    |and_ln297_fu_503_p2                       |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0          |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2          |       and|   0|  0|   2|           1|           1|
    |ap_condition_187                          |       and|   0|  0|   2|           1|           1|
    |ap_condition_198                          |       and|   0|  0|   2|           1|           1|
    |ap_condition_77                           |       and|   0|  0|   2|           1|           1|
    |fifo_has_next_sample_nbreadreq_fu_114_p3  |       and|   0|  0|   2|           1|           0|
    |icmp_ln1049_fu_279_p2                     |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln231_fu_343_p2                      |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln256_fu_325_p2                      |      icmp|   0|  0|   9|           5|           2|
    |ap_block_pp0_stage0_01001                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                           |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op79_write_state4            |        or|   0|  0|   2|           1|           1|
    |select_ln68_5_fu_417_p3                   |    select|   0|  0|  26|           1|          26|
    |select_ln68_6_fu_425_p3                   |    select|   0|  0|   2|           1|           1|
    |select_ln68_fu_409_p3                     |    select|   0|  0|  26|           1|          26|
    |select_ln79_5_fu_445_p3                   |    select|   0|  0|  26|           1|          26|
    |select_ln79_6_fu_453_p3                   |    select|   0|  0|   2|           1|           1|
    |select_ln79_fu_437_p3                     |    select|   0|  0|  26|           1|          26|
    |ap_enable_pp0                             |       xor|   0|  0|   2|           1|           2|
    |xor_ln251_fu_303_p2                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                     |          |   0|  0| 193|          44|         132|
    +------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                    Name                                    | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                                   |  14|          3|    1|          3|
    |ap_done                                                                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                                                     |   9|          2|    1|          2|
    |ap_phi_mux_t17_phi_fu_154_p6                                                |  14|          3|    6|         18|
    |ap_phi_reg_pp0_iter1_arrayidx_0_01_load_0_i365_reg_164                      |  14|          3|   26|         78|
    |ap_phi_reg_pp0_iter1_arrayidx_0_11_load_0_i364_reg_175                      |  14|          3|   26|         78|
    |ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_V_0_reg_210  |  14|          3|   26|         78|
    |ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_real_V_0_reg_199  |  14|          3|   26|         78|
    |ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_0_reg_186            |  14|          3|    1|          3|
    |fftOutData_local2_blk_n                                                     |   9|          2|    1|          2|
    |fftOutData_local_blk_n                                                      |   9|          2|    1|          2|
    |pf_count_V_5                                                                |   9|          2|    2|          4|
    |t17_reg_150                                                                 |   9|          2|    6|         12|
    +----------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                       | 161|         35|  125|        362|
    +----------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                    | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln297_reg_592                                                           |   1|   0|    1|          0|
    |ap_CS_fsm                                                                   |   2|   0|    2|          0|
    |ap_done_reg                                                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                     |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_arrayidx_0_01_load_0_i365_reg_164                      |  26|   0|   26|          0|
    |ap_phi_reg_pp0_iter1_arrayidx_0_11_load_0_i364_reg_175                      |  26|   0|   26|          0|
    |ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_V_0_reg_210  |  26|   0|   26|          0|
    |ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_real_V_0_reg_199  |  26|   0|   26|          0|
    |ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_0_reg_186            |   1|   0|    1|          0|
    |control_bits_V_7                                                            |   1|   0|    1|          0|
    |control_count_V_7                                                           |   1|   0|    1|          0|
    |delay_line_stall_7                                                          |   1|   0|    1|          0|
    |delay_line_stall_7_load_reg_541                                             |   1|   0|    1|          0|
    |delay_line_stall_7_load_reg_541_pp0_iter1_reg                               |   1|   0|    1|          0|
    |fifo_has_next_sample_reg_532                                                |   1|   0|    1|          0|
    |fifo_has_next_sample_reg_532_pp0_iter1_reg                                  |   1|   0|    1|          0|
    |icmp_ln231_reg_568                                                          |   1|   0|    1|          0|
    |icmp_ln231_reg_568_pp0_iter1_reg                                            |   1|   0|    1|          0|
    |lshr_ln130_s_reg_587                                                        |  26|   0|   26|          0|
    |pf_count_V_5                                                                |   2|   0|    2|          0|
    |sample_in_read_count_V_7                                                    |   5|   0|    5|          0|
    |select_ln79_5_reg_577                                                       |  26|   0|   26|          0|
    |select_ln79_reg_572                                                         |  26|   0|   26|          0|
    |t17_reg_150                                                                 |   6|   0|    6|          0|
    |t_reg_536                                                                   |   6|   0|    6|          0|
    |trunc_ln130_reg_582                                                         |  26|   0|   26|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                       | 243|   0|  243|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+--------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  streamingDataCommutor<complex<ap_fixed<26, 11, 5, 3, 0> > >|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  streamingDataCommutor<complex<ap_fixed<26, 11, 5, 3, 0> > >|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  streamingDataCommutor<complex<ap_fixed<26, 11, 5, 3, 0> > >|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  streamingDataCommutor<complex<ap_fixed<26, 11, 5, 3, 0> > >|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  streamingDataCommutor<complex<ap_fixed<26, 11, 5, 3, 0> > >|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  streamingDataCommutor<complex<ap_fixed<26, 11, 5, 3, 0> > >|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  streamingDataCommutor<complex<ap_fixed<26, 11, 5, 3, 0> > >|  return value|
|fftOutData_local_dout     |   in|  128|     ap_fifo|                                             fftOutData_local|       pointer|
|fftOutData_local_empty_n  |   in|    1|     ap_fifo|                                             fftOutData_local|       pointer|
|fftOutData_local_read     |  out|    1|     ap_fifo|                                             fftOutData_local|       pointer|
|fftOutData_local2_din     |  out|  128|     ap_fifo|                                            fftOutData_local2|       pointer|
|fftOutData_local2_full_n  |   in|    1|     ap_fifo|                                            fftOutData_local2|       pointer|
|fftOutData_local2_write   |  out|    1|     ap_fifo|                                            fftOutData_local2|       pointer|
+--------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fftOutData_local2, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fftOutData_local, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.42ns)   --->   "%br_ln231 = br void %rewind_header" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:231]   --->   Operation 7 'br' 'br_ln231' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.93>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %codeRepl, i1 0, void %.critedge255._crit_edge, i1 1, void"   --->   Operation 8 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%t17 = phi i6 0, void %codeRepl, i6 %t, void %.critedge255._crit_edge, i6 0, void"   --->   Operation 9 'phi' 't17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %do_init, void %.split, void %rewind_init"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fftOutData_local2, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fftOutData_local, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln231 = br void %.split" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:231]   --->   Operation 13 'br' 'br_ln231' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 40, i64 40, i64 40"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 16 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%fifo_has_next_sample = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %fftOutData_local, i32 1" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 17 'nbreadreq' 'fifo_has_next_sample' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 18 [1/1] (0.78ns)   --->   "%t = add i6 %t17, i6 1" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:231]   --->   Operation 18 'add' 't' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln237 = br i1 %fifo_has_next_sample, void %.critedge255, void" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:237]   --->   Operation 19 'br' 'br_ln237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%delay_line_stall_7_load = load i1 %delay_line_stall_7" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:281]   --->   Operation 20 'load' 'delay_line_stall_7_load' <Predicate = (!fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.42ns)   --->   "%br_ln281 = br i1 %delay_line_stall_7_load, void %.critedge255._crit_edge5, void %.critedge255._crit_edge" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:281]   --->   Operation 21 'br' 'br_ln281' <Predicate = (!fifo_has_next_sample)> <Delay = 0.42>
ST_2 : Operation 22 [1/1] (1.93ns)   --->   "%fftOutData_local_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fftOutData_local" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'read' 'fftOutData_local_read' <Predicate = (fifo_has_next_sample)> <Delay = 1.93> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i128 %fftOutData_local_read" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'trunc' 'trunc_ln145' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln145_s = partselect i26 @_ssdm_op_PartSelect.i26.i128.i32.i32, i128 %fftOutData_local_read, i32 32, i32 57" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 24 'partselect' 'trunc_ln145_s' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln145_5 = partselect i26 @_ssdm_op_PartSelect.i26.i128.i32.i32, i128 %fftOutData_local_read, i32 64, i32 89" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 25 'partselect' 'trunc_ln145_5' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln145_6 = partselect i26 @_ssdm_op_PartSelect.i26.i128.i32.i32, i128 %fftOutData_local_read, i32 96, i32 121" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 26 'partselect' 'trunc_ln145_6' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%control_count_V_7_load = load i1 %control_count_V_7" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:241]   --->   Operation 27 'load' 'control_count_V_7_load' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln241 = store i1 %control_count_V_7_load, i1 %control_bits_V_7" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:241]   --->   Operation 28 'store' 'store_ln241' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%pf_count_V_5_load = load i2 %pf_count_V_5"   --->   Operation 29 'load' 'pf_count_V_5_load' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.44ns)   --->   "%icmp_ln1049 = icmp_eq  i2 %pf_count_V_5_load, i2 3"   --->   Operation 30 'icmp' 'icmp_ln1049' <Predicate = (fifo_has_next_sample)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln243 = br i1 %icmp_ln1049, void, void %.critedge254" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:243]   --->   Operation 31 'br' 'br_ln243' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.54ns)   --->   "%add_ln870 = add i2 %pf_count_V_5_load, i2 1"   --->   Operation 32 'add' 'add_ln870' <Predicate = (fifo_has_next_sample & !icmp_ln1049)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln870 = store i2 %add_ln870, i2 %pf_count_V_5"   --->   Operation 33 'store' 'store_ln870' <Predicate = (fifo_has_next_sample & !icmp_ln1049)> <Delay = 0.42>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln250 = br void %.critedge255.thread" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:250]   --->   Operation 34 'br' 'br_ln250' <Predicate = (fifo_has_next_sample & !icmp_ln1049)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln244 = store i2 0, i2 %pf_count_V_5" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:244]   --->   Operation 35 'store' 'store_ln244' <Predicate = (fifo_has_next_sample & icmp_ln1049)> <Delay = 0.42>
ST_2 : Operation 36 [1/1] (0.28ns)   --->   "%xor_ln251 = xor i1 %control_count_V_7_load, i1 1" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:251]   --->   Operation 36 'xor' 'xor_ln251' <Predicate = (fifo_has_next_sample & icmp_ln1049)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln252 = store i1 %xor_ln251, i1 %control_count_V_7" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:252]   --->   Operation 37 'store' 'store_ln252' <Predicate = (fifo_has_next_sample & icmp_ln1049)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln255 = br void %.critedge255.thread" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:255]   --->   Operation 38 'br' 'br_ln255' <Predicate = (fifo_has_next_sample & icmp_ln1049)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sample_in_read_count_V_7_load = load i5 %sample_in_read_count_V_7"   --->   Operation 39 'load' 'sample_in_read_count_V_7_load' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.78ns)   --->   "%add_ln870_1 = add i5 %sample_in_read_count_V_7_load, i5 1"   --->   Operation 40 'add' 'add_ln870_1' <Predicate = (fifo_has_next_sample)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.75ns)   --->   "%icmp_ln256 = icmp_ne  i5 %sample_in_read_count_V_7_load, i5 31" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:256]   --->   Operation 41 'icmp' 'icmp_ln256' <Predicate = (fifo_has_next_sample)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln870 = store i5 %add_ln870_1, i5 %sample_in_read_count_V_7"   --->   Operation 42 'store' 'store_ln870' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln258 = store i1 %icmp_ln256, i1 %delay_line_stall_7" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:258]   --->   Operation 43 'store' 'store_ln258' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.42ns)   --->   "%br_ln281 = br void %.critedge255._crit_edge5" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:281]   --->   Operation 44 'br' 'br_ln281' <Predicate = (fifo_has_next_sample)> <Delay = 0.42>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln310 = br void %.critedge255._crit_edge" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:310]   --->   Operation 45 'br' 'br_ln310' <Predicate = (!delay_line_stall_7_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.78ns)   --->   "%icmp_ln231 = icmp_eq  i6 %t17, i6 39" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:231]   --->   Operation 46 'icmp' 'icmp_ln231' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln231 = br i1 %icmp_ln231, void %rewind_header, void" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:231]   --->   Operation 47 'br' 'br_ln231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln316 = br void %rewind_header" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:316]   --->   Operation 48 'br' 'br_ln316' <Predicate = (icmp_ln231)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.04>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%arrayidx_0_01_load_0_i365 = phi i26 %trunc_ln145_5, void %.critedge255.thread, i26 0, void %.critedge255" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 49 'phi' 'arrayidx_0_01_load_0_i365' <Predicate = (!delay_line_stall_7_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%arrayidx_0_11_load_0_i364 = phi i26 %trunc_ln145_6, void %.critedge255.thread, i26 0, void %.critedge255" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 50 'phi' 'arrayidx_0_11_load_0_i364' <Predicate = (!delay_line_stall_7_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_valid_0 = phi i1 1, void %.critedge255.thread, i1 0, void %.critedge255"   --->   Operation 51 'phi' 'temp_tagged_mux_chain_input_valid_0' <Predicate = (!delay_line_stall_7_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_sample_M_real_V_0 = phi i26 %trunc_ln145, void %.critedge255.thread, i26 0, void %.critedge255" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 52 'phi' 'temp_tagged_mux_chain_input_sample_M_real_V_0' <Predicate = (!delay_line_stall_7_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_sample_M_imag_V_0 = phi i26 %trunc_ln145_s, void %.critedge255.thread, i26 0, void %.critedge255" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 53 'phi' 'temp_tagged_mux_chain_input_sample_M_imag_V_0' <Predicate = (!delay_line_stall_7_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i26.i26, i1 %temp_tagged_mux_chain_input_valid_0, i26 %arrayidx_0_11_load_0_i364, i26 %arrayidx_0_01_load_0_i365"   --->   Operation 54 'bitconcatenate' 'p_s' <Predicate = (!delay_line_stall_7_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.71ns)   --->   "%p_4 = memshiftread i53 @_ssdm_op_MemShiftRead.[4 x i53]P0A, i53 3, i53 %p_s, i1 1"   --->   Operation 55 'memshiftread' 'p_4' <Predicate = (!delay_line_stall_7_load) | (fifo_has_next_sample)> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 53> <Depth = 4> <ShiftMem>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_sample_M_real_V_1 = trunc i53 %p_4"   --->   Operation 56 'trunc' 'temp_tagged_mux_chain_input_sample_M_real_V_1' <Predicate = (!delay_line_stall_7_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_sample_M_imag_V_1 = partselect i26 @_ssdm_op_PartSelect.i26.i53.i32.i32, i53 %p_4, i32 26, i32 51"   --->   Operation 57 'partselect' 'temp_tagged_mux_chain_input_sample_M_imag_V_1' <Predicate = (!delay_line_stall_7_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_valid_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i53.i32, i53 %p_4, i32 52"   --->   Operation 58 'bitselect' 'temp_tagged_mux_chain_input_valid_1' <Predicate = (!delay_line_stall_7_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%control_bits_V_7_load = load i1 %control_bits_V_7" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:285]   --->   Operation 59 'load' 'control_bits_V_7_load' <Predicate = (!delay_line_stall_7_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i1 %control_bits_V_7_load" [../fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:66]   --->   Operation 60 'zext' 'zext_ln66' <Predicate = (!delay_line_stall_7_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.71ns)   --->   "%DataOut = memshiftread i32 @_ssdm_op_MemShiftRead.[4 x i32]P0A, i32 3, i32 %zext_ln66, i1 1"   --->   Operation 61 'memshiftread' 'DataOut' <Predicate = (!delay_line_stall_7_load) | (fifo_has_next_sample)> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 4> <ShiftMem>
ST_3 : Operation 62 [1/1] (0.32ns)   --->   "%select_ln68 = select i1 %control_bits_V_7_load, i26 %temp_tagged_mux_chain_input_sample_M_real_V_1, i26 %temp_tagged_mux_chain_input_sample_M_real_V_0" [../fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:68]   --->   Operation 62 'select' 'select_ln68' <Predicate = (!delay_line_stall_7_load) | (fifo_has_next_sample)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.32ns)   --->   "%select_ln68_5 = select i1 %control_bits_V_7_load, i26 %temp_tagged_mux_chain_input_sample_M_imag_V_1, i26 %temp_tagged_mux_chain_input_sample_M_imag_V_0" [../fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:68]   --->   Operation 63 'select' 'select_ln68_5' <Predicate = (!delay_line_stall_7_load) | (fifo_has_next_sample)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.17ns)   --->   "%select_ln68_6 = select i1 %control_bits_V_7_load, i1 %temp_tagged_mux_chain_input_valid_1, i1 %temp_tagged_mux_chain_input_valid_0" [../fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:68]   --->   Operation 64 'select' 'select_ln68_6' <Predicate = (!delay_line_stall_7_load) | (fifo_has_next_sample)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i32 %DataOut" [../fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:79]   --->   Operation 65 'trunc' 'trunc_ln79' <Predicate = (!delay_line_stall_7_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.32ns)   --->   "%select_ln79 = select i1 %trunc_ln79, i26 %temp_tagged_mux_chain_input_sample_M_real_V_1, i26 %temp_tagged_mux_chain_input_sample_M_real_V_0" [../fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:79]   --->   Operation 66 'select' 'select_ln79' <Predicate = (!delay_line_stall_7_load) | (fifo_has_next_sample)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.32ns)   --->   "%select_ln79_5 = select i1 %trunc_ln79, i26 %temp_tagged_mux_chain_input_sample_M_imag_V_1, i26 %temp_tagged_mux_chain_input_sample_M_imag_V_0" [../fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:79]   --->   Operation 67 'select' 'select_ln79_5' <Predicate = (!delay_line_stall_7_load) | (fifo_has_next_sample)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln297)   --->   "%select_ln79_6 = select i1 %trunc_ln79, i1 %temp_tagged_mux_chain_input_valid_1, i1 %temp_tagged_mux_chain_input_valid_0" [../fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:79]   --->   Operation 68 'select' 'select_ln79_6' <Predicate = (!delay_line_stall_7_load) | (fifo_has_next_sample)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%p_5 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i26.i26, i1 %select_ln68_6, i26 %select_ln68_5, i26 %select_ln68"   --->   Operation 69 'bitconcatenate' 'p_5' <Predicate = (!delay_line_stall_7_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.71ns)   --->   "%p_0 = memshiftread i53 @_ssdm_op_MemShiftRead.[4 x i53]P0A, i53 3, i53 %p_5, i1 1"   --->   Operation 70 'memshiftread' 'p_0' <Predicate = (!delay_line_stall_7_load) | (fifo_has_next_sample)> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 53> <Depth = 4> <ShiftMem>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i53 %p_0"   --->   Operation 71 'trunc' 'trunc_ln130' <Predicate = (!delay_line_stall_7_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%lshr_ln130_s = partselect i26 @_ssdm_op_PartSelect.i26.i53.i32.i32, i53 %p_0, i32 26, i32 51"   --->   Operation 72 'partselect' 'lshr_ln130_s' <Predicate = (!delay_line_stall_7_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln297)   --->   "%valid_flag = bitselect i1 @_ssdm_op_BitSelect.i1.i53.i32, i53 %p_0, i32 52"   --->   Operation 73 'bitselect' 'valid_flag' <Predicate = (!delay_line_stall_7_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln297 = and i1 %select_ln79_6, i1 %valid_flag" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:297]   --->   Operation 74 'and' 'and_ln297' <Predicate = (!delay_line_stall_7_load) | (fifo_has_next_sample)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln297 = br i1 %and_ln297, void %.critedge257, void" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:297]   --->   Operation 75 'br' 'br_ln297' <Predicate = (!delay_line_stall_7_load) | (fifo_has_next_sample)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.93>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i26 %lshr_ln130_s" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 76 'zext' 'zext_ln174' <Predicate = (!delay_line_stall_7_load & and_ln297) | (fifo_has_next_sample & and_ln297)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i122 @_ssdm_op_BitConcatenate.i122.i26.i6.i26.i32.i6.i26, i26 %select_ln79_5, i6 0, i26 %select_ln79, i32 %zext_ln174, i6 0, i26 %trunc_ln130" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 77 'bitconcatenate' 'tmp' <Predicate = (!delay_line_stall_7_load & and_ln297) | (fifo_has_next_sample & and_ln297)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln174_3 = zext i122 %tmp" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 78 'zext' 'zext_ln174_3' <Predicate = (!delay_line_stall_7_load & and_ln297) | (fifo_has_next_sample & and_ln297)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (1.93ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fftOutData_local2, i128 %zext_ln174_3" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 79 'write' 'write_ln174' <Predicate = (!delay_line_stall_7_load & and_ln297) | (fifo_has_next_sample & and_ln297)> <Delay = 1.93> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln309 = br void %.critedge257" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:309]   --->   Operation 80 'br' 'br_ln309' <Predicate = (!delay_line_stall_7_load & and_ln297) | (fifo_has_next_sample & and_ln297)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%return_ln316 = return void @_ssdm_op_Return" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:316]   --->   Operation 81 'return' 'return_ln316' <Predicate = (icmp_ln231)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fftOutData_local]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fftOutData_local2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ control_count_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ control_bits_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pf_count_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ sample_in_read_count_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ delay_line_stall_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ delayline_Array_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0                             (specinterface    ) [ 00000]
specinterface_ln0                             (specinterface    ) [ 00000]
br_ln231                                      (br               ) [ 01111]
do_init                                       (phi              ) [ 00111]
t17                                           (phi              ) [ 00111]
br_ln0                                        (br               ) [ 00000]
specmemcore_ln0                               (specmemcore      ) [ 00000]
specmemcore_ln0                               (specmemcore      ) [ 00000]
br_ln231                                      (br               ) [ 00000]
empty                                         (speclooptripcount) [ 00000]
specpipeline_ln0                              (specpipeline     ) [ 00000]
specloopname_ln0                              (specloopname     ) [ 00000]
fifo_has_next_sample                          (nbreadreq        ) [ 00111]
t                                             (add              ) [ 01111]
br_ln237                                      (br               ) [ 00000]
delay_line_stall_7_load                       (load             ) [ 00111]
br_ln281                                      (br               ) [ 00111]
fftOutData_local_read                         (read             ) [ 00000]
trunc_ln145                                   (trunc            ) [ 00111]
trunc_ln145_s                                 (partselect       ) [ 00111]
trunc_ln145_5                                 (partselect       ) [ 00111]
trunc_ln145_6                                 (partselect       ) [ 00111]
control_count_V_7_load                        (load             ) [ 00000]
store_ln241                                   (store            ) [ 00000]
pf_count_V_5_load                             (load             ) [ 00000]
icmp_ln1049                                   (icmp             ) [ 00111]
br_ln243                                      (br               ) [ 00000]
add_ln870                                     (add              ) [ 00000]
store_ln870                                   (store            ) [ 00000]
br_ln250                                      (br               ) [ 00000]
store_ln244                                   (store            ) [ 00000]
xor_ln251                                     (xor              ) [ 00000]
store_ln252                                   (store            ) [ 00000]
br_ln255                                      (br               ) [ 00000]
sample_in_read_count_V_7_load                 (load             ) [ 00000]
add_ln870_1                                   (add              ) [ 00000]
icmp_ln256                                    (icmp             ) [ 00000]
store_ln870                                   (store            ) [ 00000]
store_ln258                                   (store            ) [ 00000]
br_ln281                                      (br               ) [ 00111]
br_ln310                                      (br               ) [ 00000]
icmp_ln231                                    (icmp             ) [ 00111]
br_ln231                                      (br               ) [ 01111]
br_ln316                                      (br               ) [ 01111]
arrayidx_0_01_load_0_i365                     (phi              ) [ 00110]
arrayidx_0_11_load_0_i364                     (phi              ) [ 00110]
temp_tagged_mux_chain_input_valid_0           (phi              ) [ 00110]
temp_tagged_mux_chain_input_sample_M_real_V_0 (phi              ) [ 00110]
temp_tagged_mux_chain_input_sample_M_imag_V_0 (phi              ) [ 00110]
p_s                                           (bitconcatenate   ) [ 00000]
p_4                                           (memshiftread     ) [ 00000]
temp_tagged_mux_chain_input_sample_M_real_V_1 (trunc            ) [ 00000]
temp_tagged_mux_chain_input_sample_M_imag_V_1 (partselect       ) [ 00000]
temp_tagged_mux_chain_input_valid_1           (bitselect        ) [ 00000]
control_bits_V_7_load                         (load             ) [ 00000]
zext_ln66                                     (zext             ) [ 00000]
DataOut                                       (memshiftread     ) [ 00000]
select_ln68                                   (select           ) [ 00000]
select_ln68_5                                 (select           ) [ 00000]
select_ln68_6                                 (select           ) [ 00000]
trunc_ln79                                    (trunc            ) [ 00000]
select_ln79                                   (select           ) [ 00101]
select_ln79_5                                 (select           ) [ 00101]
select_ln79_6                                 (select           ) [ 00000]
p_5                                           (bitconcatenate   ) [ 00000]
p_0                                           (memshiftread     ) [ 00000]
trunc_ln130                                   (trunc            ) [ 00101]
lshr_ln130_s                                  (partselect       ) [ 00101]
valid_flag                                    (bitselect        ) [ 00000]
and_ln297                                     (and              ) [ 00101]
br_ln297                                      (br               ) [ 00000]
zext_ln174                                    (zext             ) [ 00000]
tmp                                           (bitconcatenate   ) [ 00000]
zext_ln174_3                                  (zext             ) [ 00000]
write_ln174                                   (write            ) [ 00000]
br_ln309                                      (br               ) [ 00000]
return_ln316                                  (return           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fftOutData_local">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutData_local"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fftOutData_local2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutData_local2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="control_count_V_7">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_count_V_7"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="control_bits_V_7">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_bits_V_7"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pf_count_V_5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pf_count_V_5"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sample_in_read_count_V_7">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_in_read_count_V_7"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="delay_line_stall_7">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_stall_7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="delayline_Array_13">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_13"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="control_delayline_Array_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="delayline_Array_5">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i26.i26"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_MemShiftRead.[4 x i53]P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i53.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i53.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_MemShiftRead.[4 x i32]P0A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i122.i26.i6.i26.i32.i6.i26"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="fifo_has_next_sample_nbreadreq_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="128" slack="0"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="fifo_has_next_sample/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="fftOutData_local_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="128" slack="0"/>
<pin id="124" dir="0" index="1" bw="128" slack="0"/>
<pin id="125" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fftOutData_local_read/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="write_ln174_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="128" slack="0"/>
<pin id="131" dir="0" index="2" bw="122" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/4 "/>
</bind>
</comp>

<comp id="135" class="1005" name="do_init_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="1"/>
<pin id="137" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="do_init_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="1" slack="0"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="4" bw="1" slack="0"/>
<pin id="145" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="150" class="1005" name="t17_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="6" slack="1"/>
<pin id="152" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="t17 (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="t17_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="6" slack="0"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="4" bw="1" slack="0"/>
<pin id="160" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="6" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t17/2 "/>
</bind>
</comp>

<comp id="164" class="1005" name="arrayidx_0_01_load_0_i365_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="26" slack="1"/>
<pin id="166" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="arrayidx_0_01_load_0_i365 (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="arrayidx_0_01_load_0_i365_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="26" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="1" slack="1"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arrayidx_0_01_load_0_i365/3 "/>
</bind>
</comp>

<comp id="175" class="1005" name="arrayidx_0_11_load_0_i364_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="26" slack="1"/>
<pin id="177" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="arrayidx_0_11_load_0_i364 (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="arrayidx_0_11_load_0_i364_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="26" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="1" slack="1"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arrayidx_0_11_load_0_i364/3 "/>
</bind>
</comp>

<comp id="186" class="1005" name="temp_tagged_mux_chain_input_valid_0_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="1"/>
<pin id="188" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="temp_tagged_mux_chain_input_valid_0 (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="temp_tagged_mux_chain_input_valid_0_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="1" slack="1"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_tagged_mux_chain_input_valid_0/3 "/>
</bind>
</comp>

<comp id="199" class="1005" name="temp_tagged_mux_chain_input_sample_M_real_V_0_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="26" slack="1"/>
<pin id="201" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="temp_tagged_mux_chain_input_sample_M_real_V_0 (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="temp_tagged_mux_chain_input_sample_M_real_V_0_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="26" slack="1"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="1" slack="1"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_tagged_mux_chain_input_sample_M_real_V_0/3 "/>
</bind>
</comp>

<comp id="210" class="1005" name="temp_tagged_mux_chain_input_sample_M_imag_V_0_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="26" slack="1"/>
<pin id="212" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="temp_tagged_mux_chain_input_sample_M_imag_V_0 (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="temp_tagged_mux_chain_input_sample_M_imag_V_0_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="26" slack="1"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="1" slack="1"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_tagged_mux_chain_input_sample_M_imag_V_0/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="t_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="6" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="delay_line_stall_7_load_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="delay_line_stall_7_load/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="trunc_ln145_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="128" slack="0"/>
<pin id="233" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="trunc_ln145_s_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="26" slack="0"/>
<pin id="237" dir="0" index="1" bw="128" slack="0"/>
<pin id="238" dir="0" index="2" bw="7" slack="0"/>
<pin id="239" dir="0" index="3" bw="7" slack="0"/>
<pin id="240" dir="1" index="4" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_s/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="trunc_ln145_5_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="26" slack="0"/>
<pin id="247" dir="0" index="1" bw="128" slack="0"/>
<pin id="248" dir="0" index="2" bw="8" slack="0"/>
<pin id="249" dir="0" index="3" bw="8" slack="0"/>
<pin id="250" dir="1" index="4" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_5/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="trunc_ln145_6_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="26" slack="0"/>
<pin id="257" dir="0" index="1" bw="128" slack="0"/>
<pin id="258" dir="0" index="2" bw="8" slack="0"/>
<pin id="259" dir="0" index="3" bw="8" slack="0"/>
<pin id="260" dir="1" index="4" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_6/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="control_count_V_7_load_load_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="control_count_V_7_load/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln241_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln241/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="pf_count_V_5_load_load_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="2" slack="0"/>
<pin id="277" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pf_count_V_5_load/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="icmp_ln1049_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="2" slack="0"/>
<pin id="281" dir="0" index="1" bw="2" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="add_ln870_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="2" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln870_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="2" slack="0"/>
<pin id="293" dir="0" index="1" bw="2" slack="0"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln870/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln244_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="2" slack="0"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln244/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="xor_ln251_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln251/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="store_ln252_store_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln252/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="sample_in_read_count_V_7_load_load_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="5" slack="0"/>
<pin id="317" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sample_in_read_count_V_7_load/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln870_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="5" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870_1/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="icmp_ln256_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="5" slack="0"/>
<pin id="327" dir="0" index="1" bw="5" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln256/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln870_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="5" slack="0"/>
<pin id="333" dir="0" index="1" bw="5" slack="0"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln870/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln258_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln258/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="icmp_ln231_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="6" slack="0"/>
<pin id="345" dir="0" index="1" bw="6" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln231/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="p_s_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="53" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="0" index="2" bw="26" slack="0"/>
<pin id="353" dir="0" index="3" bw="26" slack="0"/>
<pin id="354" dir="1" index="4" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_s/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="p_4_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="53" slack="0"/>
<pin id="361" dir="0" index="1" bw="53" slack="0"/>
<pin id="362" dir="0" index="2" bw="53" slack="0"/>
<pin id="363" dir="0" index="3" bw="1" slack="0"/>
<pin id="364" dir="1" index="4" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="p_4/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="temp_tagged_mux_chain_input_sample_M_real_V_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="53" slack="0"/>
<pin id="371" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="temp_tagged_mux_chain_input_sample_M_real_V_1/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="temp_tagged_mux_chain_input_sample_M_imag_V_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="26" slack="0"/>
<pin id="375" dir="0" index="1" bw="53" slack="0"/>
<pin id="376" dir="0" index="2" bw="6" slack="0"/>
<pin id="377" dir="0" index="3" bw="7" slack="0"/>
<pin id="378" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_tagged_mux_chain_input_sample_M_imag_V_1/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="temp_tagged_mux_chain_input_valid_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="53" slack="0"/>
<pin id="386" dir="0" index="2" bw="7" slack="0"/>
<pin id="387" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="temp_tagged_mux_chain_input_valid_1/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="control_bits_V_7_load_load_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="control_bits_V_7_load/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="zext_ln66_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="DataOut_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="0" index="2" bw="1" slack="0"/>
<pin id="403" dir="0" index="3" bw="1" slack="0"/>
<pin id="404" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="select_ln68_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="26" slack="0"/>
<pin id="412" dir="0" index="2" bw="26" slack="0"/>
<pin id="413" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="select_ln68_5_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="26" slack="0"/>
<pin id="420" dir="0" index="2" bw="26" slack="0"/>
<pin id="421" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_5/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="select_ln68_6_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="0" index="2" bw="1" slack="0"/>
<pin id="429" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_6/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="trunc_ln79_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln79/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="select_ln79_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="26" slack="0"/>
<pin id="440" dir="0" index="2" bw="26" slack="0"/>
<pin id="441" dir="1" index="3" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="select_ln79_5_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="26" slack="0"/>
<pin id="448" dir="0" index="2" bw="26" slack="0"/>
<pin id="449" dir="1" index="3" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_5/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="select_ln79_6_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="0" index="2" bw="1" slack="0"/>
<pin id="457" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_6/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="p_5_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="53" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="0" index="2" bw="26" slack="0"/>
<pin id="465" dir="0" index="3" bw="26" slack="0"/>
<pin id="466" dir="1" index="4" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_5/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="p_0_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="53" slack="0"/>
<pin id="473" dir="0" index="1" bw="53" slack="0"/>
<pin id="474" dir="0" index="2" bw="53" slack="0"/>
<pin id="475" dir="0" index="3" bw="1" slack="0"/>
<pin id="476" dir="1" index="4" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="p_0/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="trunc_ln130_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="53" slack="0"/>
<pin id="483" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="lshr_ln130_s_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="26" slack="0"/>
<pin id="487" dir="0" index="1" bw="53" slack="0"/>
<pin id="488" dir="0" index="2" bw="6" slack="0"/>
<pin id="489" dir="0" index="3" bw="7" slack="0"/>
<pin id="490" dir="1" index="4" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln130_s/3 "/>
</bind>
</comp>

<comp id="495" class="1004" name="valid_flag_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="53" slack="0"/>
<pin id="498" dir="0" index="2" bw="7" slack="0"/>
<pin id="499" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="valid_flag/3 "/>
</bind>
</comp>

<comp id="503" class="1004" name="and_ln297_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln297/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="zext_ln174_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="26" slack="1"/>
<pin id="511" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/4 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="122" slack="0"/>
<pin id="514" dir="0" index="1" bw="26" slack="1"/>
<pin id="515" dir="0" index="2" bw="1" slack="0"/>
<pin id="516" dir="0" index="3" bw="26" slack="1"/>
<pin id="517" dir="0" index="4" bw="26" slack="0"/>
<pin id="518" dir="0" index="5" bw="1" slack="0"/>
<pin id="519" dir="0" index="6" bw="26" slack="1"/>
<pin id="520" dir="1" index="7" bw="122" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="525" class="1004" name="zext_ln174_3_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="122" slack="0"/>
<pin id="527" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_3/4 "/>
</bind>
</comp>

<comp id="530" class="1004" name="return_ln316_fu_530">
<pin_list>
<pin id="531" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln316/4 "/>
</bind>
</comp>

<comp id="532" class="1005" name="fifo_has_next_sample_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="1"/>
<pin id="534" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="fifo_has_next_sample "/>
</bind>
</comp>

<comp id="536" class="1005" name="t_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="6" slack="0"/>
<pin id="538" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="541" class="1005" name="delay_line_stall_7_load_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="1"/>
<pin id="543" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="delay_line_stall_7_load "/>
</bind>
</comp>

<comp id="545" class="1005" name="trunc_ln145_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="26" slack="1"/>
<pin id="547" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145 "/>
</bind>
</comp>

<comp id="550" class="1005" name="trunc_ln145_s_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="26" slack="1"/>
<pin id="552" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_s "/>
</bind>
</comp>

<comp id="555" class="1005" name="trunc_ln145_5_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="26" slack="1"/>
<pin id="557" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_5 "/>
</bind>
</comp>

<comp id="560" class="1005" name="trunc_ln145_6_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="26" slack="1"/>
<pin id="562" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_6 "/>
</bind>
</comp>

<comp id="568" class="1005" name="icmp_ln231_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="1"/>
<pin id="570" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln231 "/>
</bind>
</comp>

<comp id="572" class="1005" name="select_ln79_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="26" slack="1"/>
<pin id="574" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="select_ln79 "/>
</bind>
</comp>

<comp id="577" class="1005" name="select_ln79_5_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="26" slack="1"/>
<pin id="579" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="select_ln79_5 "/>
</bind>
</comp>

<comp id="582" class="1005" name="trunc_ln130_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="26" slack="1"/>
<pin id="584" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln130 "/>
</bind>
</comp>

<comp id="587" class="1005" name="lshr_ln130_s_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="26" slack="1"/>
<pin id="589" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln130_s "/>
</bind>
</comp>

<comp id="592" class="1005" name="and_ln297_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="1"/>
<pin id="594" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln297 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="54" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="48" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="126"><net_src comp="58" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="112" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="28" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="147"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="30" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="149"><net_src comp="28" pin="0"/><net_sink comp="139" pin=4"/></net>

<net id="153"><net_src comp="32" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="162"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="32" pin="0"/><net_sink comp="154" pin=4"/></net>

<net id="167"><net_src comp="86" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="178"><net_src comp="86" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="189"><net_src comp="28" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="30" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="186" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="186" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="202"><net_src comp="86" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="213"><net_src comp="86" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="225"><net_src comp="154" pin="6"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="56" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="230"><net_src comp="12" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="122" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="60" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="122" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="243"><net_src comp="62" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="244"><net_src comp="64" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="251"><net_src comp="60" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="122" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="253"><net_src comp="66" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="254"><net_src comp="68" pin="0"/><net_sink comp="245" pin=3"/></net>

<net id="261"><net_src comp="60" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="122" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="263"><net_src comp="70" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="264"><net_src comp="72" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="268"><net_src comp="4" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="6" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="278"><net_src comp="8" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="275" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="74" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="275" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="76" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="285" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="8" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="78" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="8" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="265" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="28" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="303" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="4" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="318"><net_src comp="10" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="315" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="80" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="315" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="82" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="319" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="10" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="325" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="12" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="154" pin="6"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="84" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="355"><net_src comp="88" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="191" pin="4"/><net_sink comp="349" pin=1"/></net>

<net id="357"><net_src comp="179" pin="4"/><net_sink comp="349" pin=2"/></net>

<net id="358"><net_src comp="168" pin="4"/><net_sink comp="349" pin=3"/></net>

<net id="365"><net_src comp="90" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="92" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="367"><net_src comp="349" pin="4"/><net_sink comp="359" pin=2"/></net>

<net id="368"><net_src comp="28" pin="0"/><net_sink comp="359" pin=3"/></net>

<net id="372"><net_src comp="359" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="379"><net_src comp="94" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="359" pin="4"/><net_sink comp="373" pin=1"/></net>

<net id="381"><net_src comp="96" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="382"><net_src comp="98" pin="0"/><net_sink comp="373" pin=3"/></net>

<net id="388"><net_src comp="100" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="359" pin="4"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="102" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="394"><net_src comp="6" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="391" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="405"><net_src comp="104" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="106" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="407"><net_src comp="395" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="408"><net_src comp="28" pin="0"/><net_sink comp="399" pin=3"/></net>

<net id="414"><net_src comp="391" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="369" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="203" pin="4"/><net_sink comp="409" pin=2"/></net>

<net id="422"><net_src comp="391" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="373" pin="4"/><net_sink comp="417" pin=1"/></net>

<net id="424"><net_src comp="214" pin="4"/><net_sink comp="417" pin=2"/></net>

<net id="430"><net_src comp="391" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="383" pin="3"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="191" pin="4"/><net_sink comp="425" pin=2"/></net>

<net id="436"><net_src comp="399" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="442"><net_src comp="433" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="369" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="444"><net_src comp="203" pin="4"/><net_sink comp="437" pin=2"/></net>

<net id="450"><net_src comp="433" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="373" pin="4"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="214" pin="4"/><net_sink comp="445" pin=2"/></net>

<net id="458"><net_src comp="433" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="383" pin="3"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="191" pin="4"/><net_sink comp="453" pin=2"/></net>

<net id="467"><net_src comp="88" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="425" pin="3"/><net_sink comp="461" pin=1"/></net>

<net id="469"><net_src comp="417" pin="3"/><net_sink comp="461" pin=2"/></net>

<net id="470"><net_src comp="409" pin="3"/><net_sink comp="461" pin=3"/></net>

<net id="477"><net_src comp="90" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="108" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="479"><net_src comp="461" pin="4"/><net_sink comp="471" pin=2"/></net>

<net id="480"><net_src comp="28" pin="0"/><net_sink comp="471" pin=3"/></net>

<net id="484"><net_src comp="471" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="491"><net_src comp="94" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="471" pin="4"/><net_sink comp="485" pin=1"/></net>

<net id="493"><net_src comp="96" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="494"><net_src comp="98" pin="0"/><net_sink comp="485" pin=3"/></net>

<net id="500"><net_src comp="100" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="471" pin="4"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="102" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="507"><net_src comp="453" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="495" pin="3"/><net_sink comp="503" pin=1"/></net>

<net id="521"><net_src comp="110" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="522"><net_src comp="32" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="523"><net_src comp="509" pin="1"/><net_sink comp="512" pin=4"/></net>

<net id="524"><net_src comp="32" pin="0"/><net_sink comp="512" pin=5"/></net>

<net id="528"><net_src comp="512" pin="7"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="535"><net_src comp="114" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="221" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="544"><net_src comp="227" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="231" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="553"><net_src comp="235" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="558"><net_src comp="245" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="563"><net_src comp="255" pin="4"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="571"><net_src comp="343" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="437" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="512" pin=3"/></net>

<net id="580"><net_src comp="445" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="585"><net_src comp="481" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="512" pin=6"/></net>

<net id="590"><net_src comp="485" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="595"><net_src comp="503" pin="2"/><net_sink comp="592" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fftOutData_local2 | {4 }
	Port: control_count_V_7 | {2 }
	Port: control_bits_V_7 | {2 }
	Port: pf_count_V_5 | {2 }
	Port: sample_in_read_count_V_7 | {2 }
	Port: delay_line_stall_7 | {2 }
	Port: delayline_Array_13 | {3 }
	Port: control_delayline_Array_7 | {3 }
	Port: delayline_Array_5 | {3 }
 - Input state : 
	Port: streamingDataCommutor<complex<ap_fixed<26, 11, 5, 3, 0> > > : fftOutData_local | {2 }
	Port: streamingDataCommutor<complex<ap_fixed<26, 11, 5, 3, 0> > > : control_count_V_7 | {2 }
	Port: streamingDataCommutor<complex<ap_fixed<26, 11, 5, 3, 0> > > : control_bits_V_7 | {3 }
	Port: streamingDataCommutor<complex<ap_fixed<26, 11, 5, 3, 0> > > : pf_count_V_5 | {2 }
	Port: streamingDataCommutor<complex<ap_fixed<26, 11, 5, 3, 0> > > : sample_in_read_count_V_7 | {2 }
	Port: streamingDataCommutor<complex<ap_fixed<26, 11, 5, 3, 0> > > : delay_line_stall_7 | {2 }
	Port: streamingDataCommutor<complex<ap_fixed<26, 11, 5, 3, 0> > > : delayline_Array_13 | {3 }
	Port: streamingDataCommutor<complex<ap_fixed<26, 11, 5, 3, 0> > > : control_delayline_Array_7 | {3 }
	Port: streamingDataCommutor<complex<ap_fixed<26, 11, 5, 3, 0> > > : delayline_Array_5 | {3 }
  - Chain level:
	State 1
	State 2
		br_ln0 : 1
		t : 1
		br_ln281 : 1
		store_ln241 : 1
		icmp_ln1049 : 1
		br_ln243 : 2
		add_ln870 : 1
		store_ln870 : 2
		xor_ln251 : 1
		store_ln252 : 1
		add_ln870_1 : 1
		icmp_ln256 : 1
		store_ln870 : 2
		store_ln258 : 2
		icmp_ln231 : 1
		br_ln231 : 2
	State 3
		p_s : 1
		p_4 : 2
		temp_tagged_mux_chain_input_sample_M_real_V_1 : 3
		temp_tagged_mux_chain_input_sample_M_imag_V_1 : 3
		temp_tagged_mux_chain_input_valid_1 : 3
		zext_ln66 : 1
		DataOut : 2
		select_ln68 : 4
		select_ln68_5 : 4
		select_ln68_6 : 4
		trunc_ln79 : 3
		select_ln79 : 4
		select_ln79_5 : 4
		select_ln79_6 : 4
		p_5 : 5
		p_0 : 6
		trunc_ln130 : 7
		lshr_ln130_s : 7
		valid_flag : 7
		and_ln297 : 8
		br_ln297 : 8
	State 4
		tmp : 1
		zext_ln174_3 : 2
		write_ln174 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------|---------|---------|
| Operation|                    Functional Unit                   |    FF   |   LUT   |
|----------|------------------------------------------------------|---------|---------|
|          |                  select_ln68_fu_409                  |    0    |    26   |
|          |                 select_ln68_5_fu_417                 |    0    |    26   |
|  select  |                 select_ln68_6_fu_425                 |    0    |    2    |
|          |                  select_ln79_fu_437                  |    0    |    26   |
|          |                 select_ln79_5_fu_445                 |    0    |    26   |
|          |                 select_ln79_6_fu_453                 |    0    |    2    |
|----------|------------------------------------------------------|---------|---------|
|          |                       t_fu_221                       |    0    |    13   |
|    add   |                   add_ln870_fu_285                   |    0    |    9    |
|          |                  add_ln870_1_fu_319                  |    0    |    12   |
|----------|------------------------------------------------------|---------|---------|
|          |                  icmp_ln1049_fu_279                  |    0    |    8    |
|   icmp   |                   icmp_ln256_fu_325                  |    0    |    9    |
|          |                   icmp_ln231_fu_343                  |    0    |    10   |
|----------|------------------------------------------------------|---------|---------|
|    xor   |                   xor_ln251_fu_303                   |    0    |    2    |
|----------|------------------------------------------------------|---------|---------|
|    and   |                   and_ln297_fu_503                   |    0    |    2    |
|----------|------------------------------------------------------|---------|---------|
| nbreadreq|         fifo_has_next_sample_nbreadreq_fu_114        |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|   read   |           fftOutData_local_read_read_fu_122          |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|   write  |               write_ln174_write_fu_128               |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|          |                  trunc_ln145_fu_231                  |    0    |    0    |
|   trunc  | temp_tagged_mux_chain_input_sample_M_real_V_1_fu_369 |    0    |    0    |
|          |                   trunc_ln79_fu_433                  |    0    |    0    |
|          |                  trunc_ln130_fu_481                  |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|          |                 trunc_ln145_s_fu_235                 |    0    |    0    |
|          |                 trunc_ln145_5_fu_245                 |    0    |    0    |
|partselect|                 trunc_ln145_6_fu_255                 |    0    |    0    |
|          | temp_tagged_mux_chain_input_sample_M_imag_V_1_fu_373 |    0    |    0    |
|          |                  lshr_ln130_s_fu_485                 |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|          |                      p_s_fu_349                      |    0    |    0    |
|bitconcatenate|                      p_5_fu_461                      |    0    |    0    |
|          |                      tmp_fu_512                      |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|          |                      p_4_fu_359                      |    0    |    0    |
|memshiftread|                    DataOut_fu_399                    |    0    |    0    |
|          |                      p_0_fu_471                      |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
| bitselect|      temp_tagged_mux_chain_input_valid_1_fu_383      |    0    |    0    |
|          |                   valid_flag_fu_495                  |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|          |                   zext_ln66_fu_395                   |    0    |    0    |
|   zext   |                   zext_ln174_fu_509                  |    0    |    0    |
|          |                  zext_ln174_3_fu_525                 |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|  return  |                  return_ln316_fu_530                 |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|   Total  |                                                      |    0    |   173   |
|----------|------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------------------------+--------+
|                                                     |   FF   |
+-----------------------------------------------------+--------+
|                  and_ln297_reg_592                  |    1   |
|          arrayidx_0_01_load_0_i365_reg_164          |   26   |
|          arrayidx_0_11_load_0_i364_reg_175          |   26   |
|           delay_line_stall_7_load_reg_541           |    1   |
|                   do_init_reg_135                   |    1   |
|             fifo_has_next_sample_reg_532            |    1   |
|                  icmp_ln231_reg_568                 |    1   |
|                 lshr_ln130_s_reg_587                |   26   |
|                select_ln79_5_reg_577                |   26   |
|                 select_ln79_reg_572                 |   26   |
|                     t17_reg_150                     |    6   |
|                      t_reg_536                      |    6   |
|temp_tagged_mux_chain_input_sample_M_imag_V_0_reg_210|   26   |
|temp_tagged_mux_chain_input_sample_M_real_V_0_reg_199|   26   |
|     temp_tagged_mux_chain_input_valid_0_reg_186     |    1   |
|                 trunc_ln130_reg_582                 |   26   |
|                trunc_ln145_5_reg_555                |   26   |
|                trunc_ln145_6_reg_560                |   26   |
|                 trunc_ln145_reg_545                 |   26   |
|                trunc_ln145_s_reg_550                |   26   |
+-----------------------------------------------------+--------+
|                        Total                        |   330  |
+-----------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------|------|------|------|--------||---------|
|                     Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  |
|---------------------------------------------|------|------|------|--------||---------|
| temp_tagged_mux_chain_input_valid_0_reg_186 |  p0  |   2  |   1  |    2   |
|---------------------------------------------|------|------|------|--------||---------|
|                    Total                    |      |      |      |    2   ||  0.427  |
|---------------------------------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   173  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    -   |
|  Register |    -   |   330  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   330  |   173  |
+-----------+--------+--------+--------+
