/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_13z;
  wire [14:0] celloutsig_0_14z;
  wire [5:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_25z;
  reg [6:0] celloutsig_0_26z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [9:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [14:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~(in_data[115] | in_data[128]);
  assign celloutsig_1_4z = ~(in_data[96] | celloutsig_1_2z);
  assign celloutsig_0_3z = ~celloutsig_0_0z[0];
  assign celloutsig_1_19z = ~((celloutsig_1_2z | celloutsig_1_17z[4]) & (celloutsig_1_15z[1] | celloutsig_1_6z[0]));
  assign celloutsig_0_8z = ~((in_data[42] | celloutsig_0_2z[1]) & (celloutsig_0_4z | celloutsig_0_1z[5]));
  assign celloutsig_0_13z = ~((celloutsig_0_3z | celloutsig_0_2z[0]) & (celloutsig_0_7z | celloutsig_0_7z));
  assign celloutsig_0_4z = { in_data[95:87], celloutsig_0_0z, celloutsig_0_0z[0], celloutsig_0_3z, celloutsig_0_2z } === { in_data[54], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z[3], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_12z = { celloutsig_1_1z[1:0], celloutsig_1_4z } === { in_data[148:147], celloutsig_1_2z };
  assign celloutsig_1_8z = { celloutsig_1_6z[0], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z } || { celloutsig_1_1z[7:3], celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_1_16z = { in_data[162:138], celloutsig_1_14z, celloutsig_1_10z } || { in_data[188:167], celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_9z };
  assign celloutsig_1_18z = { celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_17z } || { in_data[135:134], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_0_7z = { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } || { in_data[23:6], celloutsig_0_4z };
  assign celloutsig_1_2z = { in_data[133:130], celloutsig_1_0z } || { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[82:79] % { 1'h1, in_data[2:0] };
  assign celloutsig_0_5z = in_data[18:9] % { 1'h1, in_data[64:59], celloutsig_0_2z };
  assign celloutsig_1_6z = in_data[191:189] % { 1'h1, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_25z = - celloutsig_0_9z[5:2];
  assign celloutsig_1_1z = - { in_data[117:113], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_1z = ~ { in_data[17:16], celloutsig_0_0z };
  assign celloutsig_1_14z = ~^ { celloutsig_1_1z[6:0], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_12z };
  assign celloutsig_0_14z = { celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_3z } << { celloutsig_0_0z[0], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_13z };
  assign celloutsig_1_7z = { in_data[162:161], celloutsig_1_0z } >>> celloutsig_1_1z[4:2];
  assign celloutsig_1_17z = { celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_16z, celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_4z } >>> { celloutsig_1_15z[8:1], celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_3z };
  assign celloutsig_0_2z = celloutsig_0_0z[2:0] - celloutsig_0_0z[2:0];
  assign celloutsig_1_5z = ~((celloutsig_1_4z & celloutsig_1_3z[1]) | celloutsig_1_0z);
  always_latch
    if (clkin_data[32]) celloutsig_0_9z = 7'h00;
    else if (!celloutsig_1_19z) celloutsig_0_9z = { celloutsig_0_1z, celloutsig_0_7z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_26z = 7'h00;
    else if (celloutsig_1_19z) celloutsig_0_26z = { celloutsig_0_14z[2:1], celloutsig_0_25z, celloutsig_0_13z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_3z = 4'h0;
    else if (!clkin_data[0]) celloutsig_1_3z = celloutsig_1_1z[7:4];
  assign celloutsig_1_9z = ~((celloutsig_1_2z & celloutsig_1_7z[2]) | (celloutsig_1_1z[3] & celloutsig_1_8z));
  assign celloutsig_1_10z = ~((celloutsig_1_0z & celloutsig_1_8z) | (celloutsig_1_4z & celloutsig_1_4z));
  assign { celloutsig_1_15z[1], celloutsig_1_15z[2], celloutsig_1_15z[9:3] } = ~ { celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_1z[7:1] };
  assign celloutsig_1_15z[0] = celloutsig_1_15z[2];
  assign { out_data[128], out_data[96], out_data[35:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z, celloutsig_0_26z };
endmodule
