```
                       __   _ __      _  __
                      / /  (_) /____ | |/_/
                     / /__/ / __/ -_)>  <
                    /____/_/\__/\__/_/|_|
                         Migen inside

                Build your hardware, easily!
              Copyright 2012-2019 / EnjoyDigital
```
[![License](https://img.shields.io/badge/License-BSD%202--Clause-orange.svg)](https://opensource.org/licenses/BSD-2-Clause)
# Welcome to LiteX wiki!
LiteX is a FPGA design/SoC builder that can be used to build cores, create
SoCs and full FPGA designs.

LiteX is based on Migen and provides specific building/debugging tools for
a higher level of abstraction and compatibily with the LiteX core ecosystem.

Think of Migen as a toolbox to create FPGA designs in Python and LiteX as a
SoC builder to create/develop/debug FPGA SoCs in Python.

# Travis CI:

LiteX:![](https://travis-ci.com/enjoy-digital/litex.svg?branch=master)

LiteDRAM:![](https://travis-ci.org/enjoy-digital/litedram.svg?branch=master)

LiteEth:![](https://travis-ci.org/enjoy-digital/liteeth.svg?branch=master)

LitePCIe:![](https://travis-ci.org/enjoy-digital/litepcie.svg?branch=master)

LiteSATA:![](https://travis-ci.org/enjoy-digital/litesata.svg?branch=master)

LiteSDCard:![](https://travis-ci.org/enjoy-digital/litesdcard.svg?branch=master)

LiteICLink:![](https://travis-ci.org/enjoy-digital/liteiclink.svg?branch=master)

LiteVideo:![](https://travis-ci.org/enjoy-digital/litevideo.svg?branch=master)

LiteUSB:![](https://travis-ci.org/enjoy-digital/liteusb.svg?branch=master)

LiteJESD204B:![](https://travis-ci.org/enjoy-digital/litejesd204b.svg?branch=master)

LiteScope:![](https://travis-ci.org/enjoy-digital/litescope.svg?branch=master)