{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1730989310084 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1730989310084 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 07 11:21:49 2024 " "Processing started: Thu Nov 07 11:21:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1730989310084 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1730989310084 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PARTE_E -c PARTE_E " "Command: quartus_map --read_settings_files=on --write_settings_files=off PARTE_E -c PARTE_E" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1730989310084 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1730989310344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parte_e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parte_e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PARTE_E-BEHAVIOR " "Found design unit 1: PARTE_E-BEHAVIOR" {  } { { "PARTE_E.vhd" "" { Text "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_E/PARTE_E.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730989310758 ""} { "Info" "ISGN_ENTITY_NAME" "1 PARTE_E " "Found entity 1: PARTE_E" {  } { { "PARTE_E.vhd" "" { Text "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_E/PARTE_E.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730989310758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730989310758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuiteria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuiteria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuiteria-Behavioral " "Found design unit 1: circuiteria-Behavioral" {  } { { "circuiteria.vhd" "" { Text "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_E/circuiteria.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730989310758 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuiteria " "Found entity 1: circuiteria" {  } { { "circuiteria.vhd" "" { Text "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_E/circuiteria.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730989310758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730989310758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dato.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dato.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dato-Behavioral " "Found design unit 1: dato-Behavioral" {  } { { "dato.vhd" "" { Text "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_E/dato.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730989310764 ""} { "Info" "ISGN_ENTITY_NAME" "1 dato " "Found entity 1: dato" {  } { { "dato.vhd" "" { Text "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_E/dato.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730989310764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730989310764 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "SCL std_logic_vector dato.vhd(24) " "VHDL error at dato.vhd(24): type of identifier \"SCL\" does not agree with its usage as \"std_logic_vector\" type" {  } { { "dato.vhd" "" { Text "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_E/dato.vhd" 24 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Quartus II" 0 -1 1730989310764 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1730989310859 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 07 11:21:50 2024 " "Processing ended: Thu Nov 07 11:21:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1730989310859 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1730989310859 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1730989310859 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730989310859 ""}
