Return-Path: <linux-hwmon+bounces-13207-lists+linux-hwmon=lfdr.de@vger.kernel.org>
Delivered-To: lists+linux-hwmon@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id 6B74CrOT2GkgfggAu9opvQ
	(envelope-from <linux-hwmon+bounces-13207-lists+linux-hwmon=lfdr.de@vger.kernel.org>)
	for <lists+linux-hwmon@lfdr.de>; Fri, 10 Apr 2026 08:07:47 +0200
X-Original-To: lists+linux-hwmon@lfdr.de
Received: from sea.lore.kernel.org (sea.lore.kernel.org [172.234.253.10])
	by mail.lfdr.de (Postfix) with ESMTPS id CBDC03D287C
	for <lists+linux-hwmon@lfdr.de>; Fri, 10 Apr 2026 08:07:46 +0200 (CEST)
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by sea.lore.kernel.org (Postfix) with ESMTP id 6703E30160C8
	for <lists+linux-hwmon@lfdr.de>; Fri, 10 Apr 2026 06:07:43 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 89E7F33B97B;
	Fri, 10 Apr 2026 06:07:42 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b="N82LxzWN"
X-Original-To: linux-hwmon@vger.kernel.org
Received: from BL2PR02CU003.outbound.protection.outlook.com (mail-eastusazon11011006.outbound.protection.outlook.com [52.101.52.6])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 468EB330641;
	Fri, 10 Apr 2026 06:07:41 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.52.6
ARC-Seal:i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1775801262; cv=fail; b=qefAbXqDVS3/fGQGkk4Bvl/Yk/crwoWvXG9+hzSrcMLcrqpD4u1T7xUEuphcBmpDTCe9Me4XK4VNc6Uza6p97qXqi1vDO86PR2hZl0mVohAQpUCv5QPVqa+6vul64TjTmoZQFOFn4UQrBPe2RaU+/e/y/RlGelfLo6wH2VeZqNA=
ARC-Message-Signature:i=2; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1775801262; c=relaxed/simple;
	bh=vJ4GFChU1yDSUFHSfbFo+vK1ROGEvuG7Ijlax2lS288=;
	h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References:
	 MIME-Version:Content-Type; b=WPGtlDbyjk0Q34v8FlHwt/H+2IpeQzsYmaTqRPK2+FLn3nOx0xQu6UN0AqPfj9VROigdoQxRqcVgh2IAaxmz91mD4chMBXcL0orYsg0kt4i3dq/2UZl+/8HcEyjm2iOZI7CYLMVILiXXbizBkg5tKx0XAfUgr0lD0mJqAqMkFG4=
ARC-Authentication-Results:i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com; spf=fail smtp.mailfrom=nvidia.com; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b=N82LxzWN; arc=fail smtp.client-ip=52.101.52.6
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com
Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=nvidia.com
ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;
 b=rweEAYl6TsEnpzmXa3yGaiwhBd+SjWKHZA1BxJ6kbqCBcUNPbGKLKaog+ic8pSvRyfODqrPMSW5SJE41mkcLt1pWb28VpYtGTr5+tFitTMZn9fZTS2r66juykgOGJQx72hz+P4/yagK4rqjPsljIv6nmiB635jl5kQMWoWq4TQdmYdUHq8DBUBC345Cy3TJy59amn9HtDwdkUQoxPj2939ToErgp1sZ4LKWwSbnjGoCRA0wEpWGABKLTGWYL0JtFHukR7wK8gCgSWbSoamujViFE2iG13Ze9489sDmPyvDr3Upf/5Cl62h4q5C5oZx+ZNC050thGxXdy+m+FvCczSw==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;
 s=arcselector10001;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;
 bh=dhz0AwWQhArIG6X1e+sdWmQzlKSfSIGnLp8dL+slUj4=;
 b=h4Pp0u0KlPnC1ULTEd8W3RtdQX/Sjli+Kno66WhZUrY4MvduAuc3LVxFOejIDDX2BFmYFpHJ60gC7UvaAneeF2ypO4FQ4EBoYrjYN9Pjc76wstm9i+ysy7ygeG/4uHtCmvePjbn3XBCEWv9IHcCB42YywlgPzF2PTRRsPYDLpqunyXH4I+zpSZDzwX51vSRg/4oVKvcB1QEkrEyL4Wqz5Q0R+x3SKlA3d2bKWMDuY8SsMYcE6fVra5P/a236DP9gBiyj3kFRaO+5K83TmSPDOOu+KVEV7rSI65lqQcxMLFtvVr3Jv4EizklBWMSXMY8ac+cBz9E9whvZ4CfWf+XVgA==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is
 216.228.117.161) smtp.rcpttodomain=nxp.com smtp.mailfrom=nvidia.com;
 dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;
 dkim=none (message not signed); arc=none (0)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;
 s=selector2;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=dhz0AwWQhArIG6X1e+sdWmQzlKSfSIGnLp8dL+slUj4=;
 b=N82LxzWN2deRU43cvLtvq1jhaWSWdGQuDJF9eSDYCulnSZSEjAMfcEmSqlycQA5Z4xwIZJb4AaTrEi0A2yl0mHsugMuB4JiLaFTl5Y2WcxLLpyDsi2n6XdCuga6FcCLgdbJpxN1JteOwlYgIgfFd3G4sbKavuxCFsspHkR7qDk4e+j1KzkWehGJlTO401/vI00NMjJVbfVt2ztBh4aQqJyPaIoUEk3nM1iPx5mzj1Pw6u2EYTcUtRb5J4NOTsrVZ1gxn1MRDPskA5/a+SC7WZGF50HPm99Fl76hI4CaPCfQ3hPyeWZr0HjFSZx7AWeF3T7EVCoFZLVqmDE4niOUjAg==
Received: from DS2PEPF00004556.namprd21.prod.outlook.com
 (2603:10b6:f:fc00::510) by SA5PPF5EA4322E1.namprd12.prod.outlook.com
 (2603:10b6:80f:fc04::8cc) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9769.17; Fri, 10 Apr
 2026 06:07:36 +0000
Received: from DS1PEPF0001709A.namprd05.prod.outlook.com
 (2603:10b6:2c:400:0:1007:0:8) by DS2PEPF00004556.outlook.office365.com
 (2603:10b6:f:fc00::510) with Microsoft SMTP Server (version=TLS1_3,
 cipher=TLS_AES_256_GCM_SHA384) id 15.20.9818.12 via Frontend Transport; Fri,
 10 Apr 2026 06:07:36 +0000
X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.161)
 smtp.mailfrom=nvidia.com; dkim=none (message not signed)
 header.d=none;dmarc=pass action=none header.from=nvidia.com;
Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates
 216.228.117.161 as permitted sender) receiver=protection.outlook.com;
 client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C
Received: from mail.nvidia.com (216.228.117.161) by
 DS1PEPF0001709A.mail.protection.outlook.com (10.167.18.104) with Microsoft
 SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
 15.20.9769.17 via Frontend Transport; Fri, 10 Apr 2026 06:07:36 +0000
Received: from rnnvmail205.nvidia.com (10.129.68.10) by mail.nvidia.com
 (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Thu, 9 Apr
 2026 23:07:19 -0700
Received: from rnnvmail205.nvidia.com (10.129.68.10) by rnnvmail205.nvidia.com
 (10.129.68.10) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Thu, 9 Apr
 2026 23:07:18 -0700
Received: from BUILDSERVER-IO-L4T.nvidia.com (10.127.8.9) by mail.nvidia.com
 (10.129.68.10) with Microsoft SMTP Server id 15.2.2562.20 via Frontend
 Transport; Thu, 9 Apr 2026 23:07:13 -0700
From: Akhil R <akhilrajeev@nvidia.com>
To: <frank.li@nxp.com>
CC: <acpica-devel@lists.linux.dev>, <akhilrajeev@nvidia.com>,
	<alexandre.belloni@bootlin.com>, <conor+dt@kernel.org>,
	<devicetree@vger.kernel.org>, <ebiggers@kernel.org>, <krzk+dt@kernel.org>,
	<lenb@kernel.org>, <linux-acpi@vger.kernel.org>,
	<linux-hwmon@vger.kernel.org>, <linux-i3c@lists.infradead.org>,
	<linux-kernel@vger.kernel.org>, <linux@roeck-us.net>,
	<miquel.raynal@bootlin.com>, <p.zabel@pengutronix.de>, <rafael@kernel.org>,
	<robert.moore@intel.com>, <robh@kernel.org>, <sakari.ailus@linux.intel.com>,
	<wsa+renesas@sang-engineering.com>
Subject: Re: [PATCH v2 09/13] i3c: dw-i3c-master: Add a quirk to skip clock and reset
Date: Fri, 10 Apr 2026 11:37:11 +0530
Message-ID: <20260410060712.30377-1-akhilrajeev@nvidia.com>
X-Mailer: git-send-email 2.50.1
In-Reply-To: <adhkNYQW73yQ728h@lizhi-Precision-Tower-5810>
References: <adhkNYQW73yQ728h@lizhi-Precision-Tower-5810>
Precedence: bulk
X-Mailing-List: linux-hwmon@vger.kernel.org
List-Id: <linux-hwmon.vger.kernel.org>
List-Subscribe: <mailto:linux-hwmon+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-hwmon+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
X-NV-OnPremToCloud: ExternallySecured
X-EOPAttributedMessage: 0
X-MS-PublicTrafficType: Email
X-MS-TrafficTypeDiagnostic: DS1PEPF0001709A:EE_|SA5PPF5EA4322E1:EE_
X-MS-Office365-Filtering-Correlation-Id: 52b81259-b51e-468b-c161-08de96c776a8
X-MS-Exchange-SenderADCheck: 1
X-MS-Exchange-AntiSpam-Relay: 0
X-Microsoft-Antispam:
	BCL:0;ARA:13230040|36860700016|82310400026|1800799024|7416014|376014|13003099007|22082099003|18002099003|56012099003;
X-Microsoft-Antispam-Message-Info:
	DgY+cdnIFQd5Ixnpj6BQ7iCaVOEZlt+z5Ajgz+c0WH1sqNsBHdHQD7VfCz0IbcPdJvQlj8K5R4/utkeFKMP7DDeAf+4rmKxCxKvtYptQd80lNIEvyUQNiaUoYFSno76sU0Py+UJwoI2XQxbcOFrNQqkKNJ0nQiOUiGopVN8HkLAJ5H2X+0kxybDAtb+I2sKTgFFmbkPmu/NaMXX7jSNPASZr3sjNuTecURcnlrZn/mbJ34G0D51eyRrr1cQ4r124e5gLkttpY8i9tn7OiULR5DDv6lIw3Rc6M/e0ytq8h12aipZ4fP+qJfQKcXBImXjQfHvQcmYwGOSGco9wBnqzMZr9LxDudHlXJRFp1G8tbPH8Fa+8//g90Dr+1N39QlV2bUu3xLmk1Jr/0QS4RCTY+4w3OI5jjbO1jnPwsTG3DUDKsURSOxrkY2wxzsmD4hS/nKMgqKaPqU+VXgwYLVeEB+RN+aH6bI0KseTV/wRErgKtdojk0Nf+4x1fsU7PgtHzt9hP4zAJVqAERwf2Y043XwSsLUfDN/PbglHCbNXYEcleENkFFlWL8XzLCSU7cJZenTHmeBAICrdLPCSMlbFuJkHiKCvvrmw32YwHKx+Yx8mL2cuoF/GlGxSFmrjzralfR3yg7okVvLaFqyVA9pFAsRpsiJV8tcDUW5059nZnvEZB2t8U/SmgtB7X1tJWnIJ+3hWBG/kxW+2aTPTUtPvybFGjxC0Vua5RCtG39nC8PCXbVYOhjVy3SHB+sXvVmlu2OHzNxTd3XuWTuyLy0kooVA==
X-Forefront-Antispam-Report:
	CIP:216.228.117.161;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge2.nvidia.com;CAT:NONE;SFS:(13230040)(36860700016)(82310400026)(1800799024)(7416014)(376014)(13003099007)(22082099003)(18002099003)(56012099003);DIR:OUT;SFP:1101;
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	dYPGxmlN8OeWEunMwsf5QXyo1mQ+GhfOFNxYN9ai2vn+ODgR5vS1HfnbkSUtONaivOdgsSeHlUDWDMcqPyxM6ZRX7QuIU8rs3TtD3SpqWttXkEl20wwdG6maVk03Aaf8rqlzvD7t/I/VUOXT2TZBFvqfQ8GtfYYPtJDr8MKeS5xiTmZ8ukrCYJhSg5yG4SP4biyn+5fM0Luulrs+8kzV4P2SADbXfqr4Kal3lVPjESjxsMn9+Ggr152o3Hdqih9Fz3Xg0IDwtj1RcNir+xQ+rmW++C7rq8Yv9DHTTwGHGJd4x/FXmmxhKuiqXgCYc/zhVmIJsYRv11RZs3EQPv0OzGZRnnlOlusta5cuM0fcrik57+Mt66/TlTOyaNzgDAZ3xMh0k19isS6kuODUAou+LUH1HKUUFDTb2ir/zT6dEx4CikMiNMXyzw+uQUNrN5+o
X-OriginatorOrg: Nvidia.com
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 10 Apr 2026 06:07:36.3569
 (UTC)
X-MS-Exchange-CrossTenant-Network-Message-Id: 52b81259-b51e-468b-c161-08de96c776a8
X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a
X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.161];Helo=[mail.nvidia.com]
X-MS-Exchange-CrossTenant-AuthSource:
	DS1PEPF0001709A.namprd05.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Anonymous
X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem
X-MS-Exchange-Transport-CrossTenantHeadersStamped: SA5PPF5EA4322E1
X-Spamd-Result: default: False [2.84 / 15.00];
	SUSPICIOUS_RECIPS(1.50)[];
	ARC_REJECT(1.00)[cv is fail on i=2];
	MID_CONTAINS_FROM(1.00)[];
	R_MISSING_CHARSET(0.50)[];
	DMARC_POLICY_ALLOW(-0.50)[nvidia.com,reject];
	R_SPF_ALLOW(-0.20)[+ip4:172.234.253.10:c];
	R_DKIM_ALLOW(-0.20)[Nvidia.com:s=selector2];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	MIME_TRACE(0.00)[0:+];
	TAGGED_FROM(0.00)[bounces-13207-lists,linux-hwmon=lfdr.de];
	FORGED_SENDER_MAILLIST(0.00)[];
	RCVD_TLS_LAST(0.00)[];
	DKIM_TRACE(0.00)[Nvidia.com:+];
	ASN(0.00)[asn:63949, ipnet:172.234.224.0/19, country:SG];
	RCPT_COUNT_TWELVE(0.00)[21];
	PRECEDENCE_BULK(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[akhilrajeev@nvidia.com,linux-hwmon@vger.kernel.org];
	FROM_HAS_DN(0.00)[];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	TO_DN_NONE(0.00)[];
	NEURAL_HAM(-0.00)[-1.000];
	DBL_BLOCKED_OPENRESOLVER(0.00)[Nvidia.com:dkim,nvidia.com:mid,sea.lore.kernel.org:helo,sea.lore.kernel.org:rdns];
	TAGGED_RCPT(0.00)[linux-hwmon,dt,renesas];
	RCVD_COUNT_SEVEN(0.00)[9]
X-Rspamd-Queue-Id: CBDC03D287C
X-Rspamd-Action: no action
X-Rspamd-Server: lfdr

On Thu, 9 Apr 2026 22:45:09 -0400, Frank Li wrote:
> On Thu, Apr 09, 2026 at 04:27:39PM +0530, Akhil R wrote:
>> Some ACPI-enumerated devices like Tegra410 do not have clock and reset
>> resources exposed via the clk/reset frameworks. Add a match data for
> 
> why not export fix clock at ACPI?
> 
>> such devices to skip acquiring clock and reset controls during probe.
>>
>> Move match data parsing before clock/reset acquisition so the quirk is
>> available early enough.  When the quirk is set, fall back to reading
>> the clock rate from the "clock-frequency" device property instead.
> 
> "clock-frequency" is legacy proptery.

The document ACPI on ARMv8 Servers [1] suggests not to use clock or reset
framework at all. I also could not find any proper way to export the clock
to the kernel from the ACPI table. The same document suggests to use only
_DSD properties, if to pass any data to the kernel.

I can rename the property to 'default-clock-rate' if that sounds good.
Please let me know your suggestion.

[1]: https://www.kernel.org/doc/html/v6.1/arm64/arm-acpi.html#programmable-power-control-resources

Best Regards,
Akhil

