
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'drauch' on host 'yoshi.ece.utexas.edu' (Linux_x86_64 version 3.10.0-1160.11.1.el7.x86_64) on Thu Apr 15 12:21:02 CDT 2021
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o8'
Sourcing Tcl script 'tdf1.tcl'
INFO: [HLS 200-1510] Running: open_project -reset tdf1_prj 
INFO: [HLS 200-10] Creating and opening project '/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o8/tdf1_prj'.
INFO: [HLS 200-1510] Running: add_files -cflags -I .. -I /home/ecelrc/students/drauch/research/scale-cnn/common -D FAST_COMPILE=0 /home/ecelrc/students/drauch/research/scale-cnn/common/global_defines.h tdf1.cpp 
INFO: [HLS 200-10] Adding design file '/home/ecelrc/students/drauch/research/scale-cnn/common/global_defines.h' to the project
INFO: [HLS 200-10] Adding design file 'tdf1.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb -cflags -I .. -I /home/ecelrc/students/drauch/research/scale-cnn/common/test -I /home/ecelrc/students/drauch/research/scale-cnn/common /home/ecelrc/students/drauch/research/scale-cnn/common/test/tb_utils.cpp ../test/golden.cpp ../test/tb_tdf1.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/ecelrc/students/drauch/research/scale-cnn/common/test/tb_utils.cpp' to the project
INFO: [HLS 200-10] Adding test bench file '../test/golden.cpp' to the project
INFO: [HLS 200-10] Adding test bench file '../test/tb_tdf1.cpp' to the project
INFO: [HLS 200-1510] Running: set_top tdf1_top 
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o8/tdf1_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf1/r1_o8/tdf1_prj/solution1/solution1.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcvu3p-ffvc1517-3-e 
INFO: [HLS 200-10] Setting target device to 'xcvu3p-ffvc1517-3-e'
INFO: [HLS 200-1510] Running: create_clock -period 3 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_s2p -impl uram tdf1_top in_data 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_s2p -impl uram tdf1_top out_data 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram tdf1_top filter_data 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram tdf1_top adjustments 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 tdf1_top in_data -dim 3 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 1 tdf1_top filter_data -dim 4 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 tdf1_top out_data -dim 3 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 tdf1_top adjustments -dim 2 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 8 -dim 1 tdf1_top filter_data 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 8 -dim 1 tdf1 weight_vecs 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 8 -dim 1 tdf1 products 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf1_readInputs/IL6 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 tdf1_readInputs/IL6 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf1_readFilters/FL6 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 tdf1_readFilters/FL6 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf1_dot_product/DP_OUTER_3 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 tdf1_dot_product/DP_OUTER_3 
INFO: [HLS 200-1510] Running: set_directive_dataflow tdf1/TOP_LOOP 
INFO: [HLS 200-1510] Running: config_op hadd -impl fulldsp -latency 7 
INFO: [HLS 200-1445] Configure operator 'hadd' with implementation style 'fulldsp'.
INFO: [HLS 200-1446] Configure operator 'hadd' with latency 7.
INFO: [HLS 200-1510] Running: config_op hmul -impl maxdsp -latency 4 
INFO: [HLS 200-1445] Configure operator 'hmul' with implementation style 'maxdsp'.
INFO: [HLS 200-1446] Configure operator 'hmul' with latency 4.
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../../../../../../common/test/tb_utils.cpp in debug mode
   Compiling ../../../../../test/golden.cpp in debug mode
   Compiling ../../../../../test/tb_tdf1.cpp in debug mode
   Compiling ../../../../tdf1.cpp in debug mode
   Generating csim.exe
In file included from /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/include/hls_hotbm_apfixed.h:45:0,
                 from /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/include/hls_math.h:1065,
                 from ../../../../tdf1_conv_stages.h:8,
                 from ../../../../tdf1.cpp:6:
/usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/include/utils/x_hls_utils.h:243:40: warning: ‘hls_preserve’ attribute directive ignored [-Wattributes]
 __attribute__((hls_preserve)) T reg(T d)
                                        ^
Beginning functional validation.
Generating random inputs.
Running synthesized function...
Running golden comparison function...
Comparing expected vs. actual values.
0 out of 200704 points exceeded low error threshold.
118896 out of 200704 points equaled their exact expected values.
Validation successful.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 53.84 seconds. CPU system time: 2 seconds. Elapsed time: 303.9 seconds; current allocated memory: 239.923 MB.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 240.131 MB.
INFO: [HLS 200-10] Analyzing design file 'tdf1.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
WARNING: [HLS 207-5301] unused parameter 'k': ./tdf1_conv_stages.h:76:37
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 58.09 seconds. CPU system time: 4.03 seconds. Elapsed time: 402.91 seconds; current allocated memory: 243.504 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'tdf1_adjust_value(decimal16, decimal16, decimal16, decimal16)' into 'tdf1_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)' (./tdf1_conv_stages.h:223:20)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (tdf1.cpp:347:9)
INFO: [HLS 214-186] Unrolling loop 'FL7' (./tdf1_conv_stages.h:50:18) in function 'tdf1_readFilters' completely with a factor of 8 (./tdf1_conv_stages.h:50:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_117_2' (./tdf1_conv_stages.h:117:25) in function 'tdf1_writeOutputs_aligned' completely with a factor of 4 (./tdf1_conv_stages.h:117:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_21_1' (tdf1.cpp:21:19) in function 'tdf1_poolOutputs' completely with a factor of 8 (tdf1.cpp:21:19)
INFO: [HLS 214-178] Inlining function 'fp_struct<decimal16>::fp_struct(decimal16)' into 'int generic_signbit<decimal16>(decimal16)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_signbit.h:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<decimal16>::__signbit() const' into 'int generic_signbit<decimal16>(decimal16)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_signbit.h:11:0)
INFO: [HLS 214-178] Inlining function 'int generic_signbit<decimal16>(decimal16)' into 'hls::signbit(decimal16)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/signbithalf.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'hls::signbit(decimal16)' into 'tdf1_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)' (./tdf1_conv_stages.h:212:0)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf1.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf1.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf1.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf1.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf1.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf1.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf1.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf1.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf1.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf1.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf1.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf1.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf1.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf1.cpp:24:19)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf1.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf1.cpp:24:19)
INFO: [HLS 214-248] cyclic reshaped array 'out_data' on dimension 3 with 4 (tdf1.cpp:346:137)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 12.21 seconds. CPU system time: 1.4 seconds. Elapsed time: 115.82 seconds; current allocated memory: 245.417 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 245.418 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.48 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.61 seconds; current allocated memory: 266.793 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.08 seconds; current allocated memory: 288.398 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'IL_LOOP' (tdf1.cpp:104) in function 'tdf1_accum_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'IL_LOOP' (tdf1.cpp:74) in function 'tdf1_accum_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DP_OUTER_3' (./tdf1_conv_stages.h:149) in function 'tdf1_dot_product' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'IL_LOOP' (tdf1.cpp:44) in function 'tdf1_accum_1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'WRPC_LOOP' (tdf1.cpp:112) in function 'tdf1_accum_3' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'WRPC_LOOP' (tdf1.cpp:82) in function 'tdf1_accum_2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'DP_INNER' (./tdf1_conv_stages.h:152) in function 'tdf1_dot_product' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'WRPC_LOOP' (tdf1.cpp:52) in function 'tdf1_accum_1' completely with a factor of 2.
WARNING: [XFORM 203-135] Cannot reshape array 'filter_data' (tdf1.cpp:348): incorrect reshape factor 1.
WARNING: [XFORM 203-135] Cannot reshape array 'filter_data' (tdf1.cpp:348): incorrect reshape factor 1.
INFO: [XFORM 203-131] Reshaping array 'in_data' (tdf1.cpp:347) in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'adjustments' (tdf1.cpp:349) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_vecs' (tdf1.cpp:244) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'products' (tdf1.cpp:245) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sums' (tdf1.cpp:246) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputs' (tdf1.cpp:247) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_indices' (tdf1.cpp:250) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_indices' (tdf1.cpp:251) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accum3_out_0' (tdf1.cpp:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accum3_out_1' (tdf1.cpp:306) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accum3_out_2' (tdf1.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accum3_out_3' (tdf1.cpp:308) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accum3_out_4' (tdf1.cpp:309) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accum3_out_5' (tdf1.cpp:310) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accum3_out_6' (tdf1.cpp:311) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accum3_out_7' (tdf1.cpp:312) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'filter_data' (tdf1.cpp:348) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'max_vals'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vals' (tdf1.cpp:108) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vals' (tdf1.cpp:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vals' (tdf1.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-721] Extract dataflow region from loop TOP_LOOP (tdf1.cpp:240)  of function 'tdf1'.
INFO: [HLS 200-988] Store statement on variable  'sums[0]73' (tdf1.cpp:246) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf1.cpp:240:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[1]74' (tdf1.cpp:246) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf1.cpp:240:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[2]75' (tdf1.cpp:246) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf1.cpp:240:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[3]76' (tdf1.cpp:246) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf1.cpp:240:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[4]77' (tdf1.cpp:246) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf1.cpp:240:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[5]78' (tdf1.cpp:246) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf1.cpp:240:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[6]79' (tdf1.cpp:246) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf1.cpp:240:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[7]80' (tdf1.cpp:246) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf1.cpp:240:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_TOP_LOOP' (tdf1.cpp:240:7), detected/extracted 46 process function(s): 
	 'tdf1_get_next_ijk'
	 'tdf1_readInputs'
	 'tdf1_readFilters'
	 'tdf1_dot_product'
	 'tdf1_accum_1'
	 'tdf1_accum_1'
	 'tdf1_accum_1'
	 'tdf1_accum_1'
	 'tdf1_accum_1'
	 'tdf1_accum_1'
	 'tdf1_accum_1'
	 'tdf1_accum_1'
	 'tdf1_accum_2'
	 'tdf1_accum_2'
	 'tdf1_accum_2'
	 'tdf1_accum_2'
	 'tdf1_accum_2'
	 'tdf1_accum_2'
	 'tdf1_accum_2'
	 'tdf1_accum_2'
	 'tdf1_accum_3'
	 'tdf1_accum_3'
	 'tdf1_accum_3'
	 'tdf1_accum_3'
	 'tdf1_accum_3'
	 'tdf1_accum_3'
	 'tdf1_accum_3'
	 'tdf1_accum_3'
	 'tdf1_accum_4'
	 'Block_entry_proc_proc'
	 'tdf1_accum_4'
	 'Block_entry_proc_proc31'
	 'tdf1_accum_4'
	 'Block_entry_proc_proc32'
	 'tdf1_accum_4'
	 'Block_entry_proc_proc33'
	 'tdf1_accum_4'
	 'Block_entry_proc_proc34'
	 'tdf1_accum_4'
	 'Block_entry_proc_proc35'
	 'tdf1_accum_4'
	 'Block_entry_proc_proc36'
	 'tdf1_accum_4'
	 'Block_entry_proc_proc37'
	 'tdf1_adjust'
	 'tdf1_poolOutputs'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tdf1_get_next_ijk'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (tdf1.cpp:104:13) to (tdf1.cpp:118:28) in function 'tdf1_accum_3.7'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (tdf1.cpp:104:13) to (tdf1.cpp:118:28) in function 'tdf1_accum_3.6'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (tdf1.cpp:104:13) to (tdf1.cpp:118:28) in function 'tdf1_accum_3.5'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (tdf1.cpp:104:13) to (tdf1.cpp:118:28) in function 'tdf1_accum_3.4'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (tdf1.cpp:104:13) to (tdf1.cpp:118:28) in function 'tdf1_accum_3.3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (tdf1.cpp:104:13) to (tdf1.cpp:118:28) in function 'tdf1_accum_3.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (tdf1.cpp:104:13) to (tdf1.cpp:118:28) in function 'tdf1_accum_3.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (tdf1.cpp:104:13) to (tdf1.cpp:118:28) in function 'tdf1_accum_3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (tdf1.cpp:44:13) in function 'tdf1_accum_1'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.3 seconds. CPU system time: 0.16 seconds. Elapsed time: 30.69 seconds; current allocated memory: 333.636 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'IL5' (./tdf1_conv_stages.h:20:21) in function 'tdf1_readInputs'.
INFO: [XFORM 203-541] Flattening a loop nest 'IL4' (./tdf1_conv_stages.h:19:18) in function 'tdf1_readInputs'.
INFO: [XFORM 203-541] Flattening a loop nest 'FL5' (./tdf1_conv_stages.h:48:26) in function 'tdf1_readFilters'.
INFO: [XFORM 203-541] Flattening a loop nest 'FL4' (./tdf1_conv_stages.h:47:23) in function 'tdf1_readFilters'.
INFO: [XFORM 203-541] Flattening a loop nest 'DP_OUTER_2' (./tdf1_conv_stages.h:148:33) in function 'tdf1_dot_product'.
INFO: [XFORM 203-541] Flattening a loop nest 'DP_OUTER_1' (./tdf1_conv_stages.h:147:28) in function 'tdf1_dot_product'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[3]' (./tdf1_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[4]' (./tdf1_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[5]' (./tdf1_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[6]' (./tdf1_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[7]' (./tdf1_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[1]' (./tdf1_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[2]' (./tdf1_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[0]' (./tdf1_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[3]' (./tdf1_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[4]' (./tdf1_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[5]' (./tdf1_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[6]' (./tdf1_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[7]' (./tdf1_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[1]' (./tdf1_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[2]' (./tdf1_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[0]' (./tdf1_conv_stages.h:139).
INFO: [HLS 200-472] Inferring partial write operation for 'filter_data[0]' (tdf1.cpp:352:28)
INFO: [HLS 200-472] Inferring partial write operation for 'adjustments' (tdf1.cpp:353:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ifmap_vec' (./tdf1_conv_stages.h:33:35)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_vecs[0]' (./tdf1_conv_stages.h:55:43)
INFO: [HLS 200-472] Inferring partial write operation for 'products[0]' (./tdf1_conv_stages.h:153:32)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out' (tdf1.cpp:88:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out' (tdf1.cpp:58:28)
INTERNAL-INFO: never seen llvm instruction 'hsub'(535)
WARNING: [HLS 200-1449] Process tdf1_readInputs5 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4.48 seconds. CPU system time: 0.2 seconds. Elapsed time: 35.1 seconds; current allocated memory: 672.668 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tdf1_top' ...
WARNING: [SYN 201-103] Legalizing function name 'tdf1_accum_3.1' to 'tdf1_accum_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'tdf1_accum_3.2' to 'tdf1_accum_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'tdf1_accum_3.3' to 'tdf1_accum_3_3'.
WARNING: [SYN 201-103] Legalizing function name 'tdf1_accum_3.4' to 'tdf1_accum_3_4'.
WARNING: [SYN 201-103] Legalizing function name 'tdf1_accum_3.5' to 'tdf1_accum_3_5'.
WARNING: [SYN 201-103] Legalizing function name 'tdf1_accum_3.6' to 'tdf1_accum_3_6'.
WARNING: [SYN 201-103] Legalizing function name 'tdf1_accum_3.7' to 'tdf1_accum_3_7'.
WARNING: [SYN 201-103] Legalizing function name 'tdf1_accum_4.1' to 'tdf1_accum_4_1'.
WARNING: [SYN 201-103] Legalizing function name 'tdf1_accum_4.2' to 'tdf1_accum_4_2'.
WARNING: [SYN 201-103] Legalizing function name 'tdf1_accum_4.3' to 'tdf1_accum_4_3'.
WARNING: [SYN 201-103] Legalizing function name 'tdf1_accum_4.4' to 'tdf1_accum_4_4'.
WARNING: [SYN 201-103] Legalizing function name 'tdf1_accum_4.5' to 'tdf1_accum_4_5'.
WARNING: [SYN 201-103] Legalizing function name 'tdf1_accum_4.6' to 'tdf1_accum_4_6'.
WARNING: [SYN 201-103] Legalizing function name 'tdf1_accum_4.7' to 'tdf1_accum_4_7'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf1_get_next_ijk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.08 seconds. Elapsed time: 4.6 seconds; current allocated memory: 673.571 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 1.61 seconds; current allocated memory: 673.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf1_readInputs5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL4_IL5_IL6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'IL4_IL5_IL6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.2 seconds; current allocated memory: 674.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 5 seconds; current allocated memory: 674.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf1_readFilters4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FL4_FL5_FL6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FL4_FL5_FL6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 12.49 seconds; current allocated memory: 675.326 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.3 seconds; current allocated memory: 675.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf1_dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DP_OUTER_1_DP_OUTER_2_DP_OUTER_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'DP_OUTER_1_DP_OUTER_2_DP_OUTER_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.59 seconds; current allocated memory: 676.282 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.21 seconds; current allocated memory: 676.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf1_accum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'IL_LOOP'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf1_accum_1' consists of the following:	'hadd' operation ('sum0', tdf1.cpp:57) [24]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.5 seconds; current allocated memory: 676.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.8 seconds; current allocated memory: 677.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf1_accum_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'IL_LOOP'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf1_accum_2' consists of the following:	'hadd' operation ('sum0', tdf1.cpp:87) [22]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.2 seconds; current allocated memory: 677.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.7 seconds; current allocated memory: 677.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf1_accum_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'IL_LOOP'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf1_accum_3' consists of the following:	'hadd' operation ('sum0', tdf1.cpp:117) [31]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.51 seconds; current allocated memory: 677.606 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.51 seconds; current allocated memory: 677.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf1_accum_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'IL_LOOP'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf1_accum_3_1' consists of the following:	'hadd' operation ('sum0', tdf1.cpp:117) [31]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.01 seconds; current allocated memory: 678.120 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.4 seconds; current allocated memory: 678.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf1_accum_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'IL_LOOP'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf1_accum_3_2' consists of the following:	'hadd' operation ('sum0', tdf1.cpp:117) [31]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.4 seconds; current allocated memory: 678.636 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.11 seconds; current allocated memory: 678.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf1_accum_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'IL_LOOP'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf1_accum_3_3' consists of the following:	'hadd' operation ('sum0', tdf1.cpp:117) [31]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.91 seconds; current allocated memory: 679.150 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.01 seconds; current allocated memory: 679.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf1_accum_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'IL_LOOP'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf1_accum_3_4' consists of the following:	'hadd' operation ('sum0', tdf1.cpp:117) [31]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.48 seconds; current allocated memory: 679.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.1 seconds; current allocated memory: 680.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf1_accum_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'IL_LOOP'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf1_accum_3_5' consists of the following:	'hadd' operation ('sum0', tdf1.cpp:117) [31]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.7 seconds; current allocated memory: 680.210 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 1.6 seconds; current allocated memory: 680.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf1_accum_3_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'IL_LOOP'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf1_accum_3_6' consists of the following:	'hadd' operation ('sum0', tdf1.cpp:117) [31]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.8 seconds; current allocated memory: 680.725 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.71 seconds; current allocated memory: 681.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf1_accum_3_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'IL_LOOP'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf1_accum_3_7' consists of the following:	'hadd' operation ('sum0', tdf1.cpp:117) [31]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.28 seconds; current allocated memory: 681.240 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.49 seconds; current allocated memory: 681.553 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf1_accum_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf1_accum_4' consists of the following:	wire read on port 'accum_in_3_read' (tdf1.cpp:130) [6]  (0 ns)
	'hadd' operation ('sum0', tdf1.cpp:131) [10]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.51 seconds; current allocated memory: 681.638 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.3 seconds; current allocated memory: 681.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.69 seconds; current allocated memory: 681.784 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 1 seconds; current allocated memory: 681.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf1_accum_4_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf1_accum_4_1' consists of the following:	wire read on port 'accum_in_3_read' (tdf1.cpp:130) [6]  (0 ns)
	'hadd' operation ('sum0', tdf1.cpp:131) [10]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.19 seconds; current allocated memory: 681.903 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.19 seconds; current allocated memory: 682.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.49 seconds; current allocated memory: 682.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.88 seconds; current allocated memory: 682.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf1_accum_4_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf1_accum_4_2' consists of the following:	wire read on port 'accum_in_3_read' (tdf1.cpp:130) [6]  (0 ns)
	'hadd' operation ('sum0', tdf1.cpp:131) [10]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.7 seconds; current allocated memory: 682.196 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.2 seconds; current allocated memory: 682.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.69 seconds; current allocated memory: 682.342 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 682.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf1_accum_4_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf1_accum_4_3' consists of the following:	wire read on port 'accum_in_3_read' (tdf1.cpp:130) [6]  (0 ns)
	'hadd' operation ('sum0', tdf1.cpp:131) [10]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.2 seconds; current allocated memory: 682.464 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.89 seconds; current allocated memory: 682.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.19 seconds; current allocated memory: 682.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.89 seconds; current allocated memory: 682.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf1_accum_4_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf1_accum_4_4' consists of the following:	wire read on port 'accum_in_3_read' (tdf1.cpp:130) [6]  (0 ns)
	'hadd' operation ('sum0', tdf1.cpp:131) [10]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.39 seconds; current allocated memory: 682.757 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 23.2 seconds; current allocated memory: 682.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 8.81 seconds; current allocated memory: 682.903 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.2 seconds; current allocated memory: 682.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf1_accum_4_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf1_accum_4_5' consists of the following:	wire read on port 'accum_in_3_read' (tdf1.cpp:130) [6]  (0 ns)
	'hadd' operation ('sum0', tdf1.cpp:131) [10]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.4 seconds; current allocated memory: 683.021 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.71 seconds; current allocated memory: 683.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.4 seconds; current allocated memory: 683.167 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 683.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf1_accum_4_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf1_accum_4_6' consists of the following:	wire read on port 'accum_in_3_read' (tdf1.cpp:130) [6]  (0 ns)
	'hadd' operation ('sum0', tdf1.cpp:131) [10]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.21 seconds; current allocated memory: 683.284 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.4 seconds; current allocated memory: 683.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.6 seconds; current allocated memory: 683.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 683.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf1_accum_4_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf1_accum_4_7' consists of the following:	wire read on port 'accum_in_3_read' (tdf1.cpp:130) [6]  (0 ns)
	'hadd' operation ('sum0', tdf1.cpp:131) [10]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.2 seconds; current allocated memory: 683.548 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 1.31 seconds; current allocated memory: 683.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.39 seconds; current allocated memory: 683.694 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 3.39 seconds; current allocated memory: 683.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf1_adjust' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ADJUST_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 23, loop 'ADJUST_LOOP'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf1_adjust' consists of the following:	'hadd' operation ('biased', ./tdf1_conv_stages.h:187) [66]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 15.7 seconds; current allocated memory: 684.154 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.29 seconds; current allocated memory: 684.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf1_writeOutputs_aligned' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 7.98 seconds; current allocated memory: 685.067 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.99 seconds; current allocated memory: 685.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf1_poolOutputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.81 seconds; current allocated memory: 685.487 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.49 seconds; current allocated memory: 685.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_TOP_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'dataflow_in_loop_TOP_LOOP' consists of the following:	'call' operation ('_ln329', tdf1.cpp:329) to 'tdf1_accum_4' [173]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.39 seconds; current allocated memory: 686.326 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 9.9 seconds. CPU system time: 0.07 seconds. Elapsed time: 75.47 seconds; current allocated memory: 687.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 15.52 seconds; current allocated memory: 687.264 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.62 seconds; current allocated memory: 687.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf1_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.56 seconds. CPU system time: 0.05 seconds. Elapsed time: 17.69 seconds; current allocated memory: 687.514 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'filter_data_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'adjustments' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 7 seconds; current allocated memory: 687.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf1_get_next_ijk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'i_p' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j_p' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'i' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'k' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'i_out' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j_out' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf1_get_next_ijk'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.75 seconds. CPU system time: 0.05 seconds. Elapsed time: 18.81 seconds; current allocated memory: 688.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf1_readInputs5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf1_readInputs5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.91 seconds; current allocated memory: 690.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf1_readFilters4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_816_16_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf1_readFilters4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.95 seconds. CPU system time: 0.07 seconds. Elapsed time: 10.3 seconds; current allocated memory: 693.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf1_dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_5_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf1_dot_product'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.92 seconds; current allocated memory: 696.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf1_accum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf1_accum_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.4 seconds. CPU system time: 0.06 seconds. Elapsed time: 7.13 seconds; current allocated memory: 698.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf1_accum_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf1_accum_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.67 seconds; current allocated memory: 699.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf1_accum_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_1_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf1_accum_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.6 seconds; current allocated memory: 701.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf1_accum_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_1_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf1_accum_3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 12.2 seconds; current allocated memory: 702.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf1_accum_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_1_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf1_accum_3_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.09 seconds; current allocated memory: 704.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf1_accum_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_1_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf1_accum_3_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.91 seconds; current allocated memory: 706.161 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf1_accum_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_1_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf1_accum_3_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.8 seconds; current allocated memory: 707.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf1_accum_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_1_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf1_accum_3_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.29 seconds; current allocated memory: 709.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf1_accum_3_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_1_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf1_accum_3_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.8 seconds; current allocated memory: 711.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf1_accum_3_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_1_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf1_accum_3_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.62 seconds; current allocated memory: 713.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf1_accum_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf1_accum_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.28 seconds; current allocated memory: 714.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.3 seconds; current allocated memory: 714.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf1_accum_4_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf1_accum_4_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.29 seconds; current allocated memory: 715.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc31'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.1 seconds; current allocated memory: 715.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf1_accum_4_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf1_accum_4_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 715.990 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.39 seconds; current allocated memory: 716.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf1_accum_4_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf1_accum_4_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.52 seconds; current allocated memory: 716.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc33'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.51 seconds; current allocated memory: 717.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf1_accum_4_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf1_accum_4_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.51 seconds; current allocated memory: 717.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc34'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.2 seconds; current allocated memory: 718.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf1_accum_4_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf1_accum_4_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.51 seconds; current allocated memory: 718.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc35'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.91 seconds; current allocated memory: 718.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf1_accum_4_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf1_accum_4_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.1 seconds; current allocated memory: 719.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc36'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.91 seconds; current allocated memory: 719.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf1_accum_4_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf1_accum_4_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.5 seconds; current allocated memory: 720.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc37'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.49 seconds; current allocated memory: 720.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf1_adjust' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_1_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf1_adjust'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.01 seconds; current allocated memory: 722.153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf1_writeOutputs_aligned' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf1_writeOutputs_aligned'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.47 seconds. CPU system time: 0.05 seconds. Elapsed time: 9.91 seconds; current allocated memory: 724.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf1_poolOutputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'max_vals_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'max_vals_7' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_2_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf1_poolOutputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.8 seconds; current allocated memory: 726.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_TOP_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_TOP_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.16 seconds. CPU system time: 0.06 seconds. Elapsed time: 13.13 seconds; current allocated memory: 734.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.31 seconds. CPU system time: 0.08 seconds. Elapsed time: 41.99 seconds; current allocated memory: 739.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf1_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tdf1_top/dummy_val' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tdf1_top/out_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'tdf1_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf1_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.17 seconds. CPU system time: 0.05 seconds. Elapsed time: 76.61 seconds; current allocated memory: 740.541 MB.
INFO: [HLS 200-741] Implementing PIPO tdf1_top_dataflow_in_loop_TOP_LOOP_ifmap_vec_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'tdf1_top_dataflow_in_loop_TOP_LOOP_ifmap_vec_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO tdf1_top_dataflow_in_loop_TOP_LOOP_products_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'tdf1_top_dataflow_in_loop_TOP_LOOP_products_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO tdf1_top_dataflow_in_loop_TOP_LOOP_accum1_out_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'tdf1_top_dataflow_in_loop_TOP_LOOP_accum1_out_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO tdf1_top_dataflow_in_loop_TOP_LOOP_accum2_out_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'tdf1_top_dataflow_in_loop_TOP_LOOP_accum2_out_0_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_indices_23_c_U(tdf1_top_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_indices_23_c1_U(tdf1_top_fifo_w1_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_indices_04_c_U(tdf1_top_fifo_w7_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_indices_15_c_U(tdf1_top_fifo_w14_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'resetMaximum6_c_U(tdf1_top_fifo_w1_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'storeOutput7_c_U(tdf1_top_fifo_w1_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_indices_0_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_indices_1_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_0_0_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_0_1_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_0_2_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_0_3_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_1_0_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_1_1_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_1_2_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_1_3_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_2_0_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_2_1_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_2_2_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_2_3_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_3_0_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_3_1_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_3_2_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_3_3_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_4_0_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_4_1_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_4_2_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_4_3_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_5_0_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_5_1_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_5_2_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_5_3_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_6_0_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_6_1_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_6_2_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_6_3_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_7_0_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_7_1_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_7_2_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_7_3_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_channel_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_0_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_11_channel_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_1_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_12_channel_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_2_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_13_channel_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_3_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_14_channel_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_4_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_15_channel_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_5_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_16_channel_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_6_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_17_channel_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_7_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_indices_23_c2_U(tdf1_top_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_0_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_1_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_2_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_3_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_4_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_5_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_6_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_7_U(tdf1_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_tdf1_readFilters4_U0_U(tdf1_top_start_for_tdf1_readFilters4_U0)' using Shift Registers.
WARNING: [RTMG 210-274] Memory 'tdf1_top_in_data' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'tdf1_top_in_data_rom' using ultra ROMs.
INFO: [RTMG 210-278] Implementing memory 'tdf1_top_filter_data_0_ram (RAM_2P_BRAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'tdf1_top_filter_data_1' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'tdf1_top_filter_data_1_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'tdf1_top_adjustments_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO tdf1_top_dataflow_in_loop_TOP_LOOP_ifmap_vec_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO tdf1_top_dataflow_in_loop_TOP_LOOP_products_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO tdf1_top_dataflow_in_loop_TOP_LOOP_accum1_out_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO tdf1_top_dataflow_in_loop_TOP_LOOP_accum2_out_0_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO tdf1_top_dataflow_in_loop_TOP_LOOP_ifmap_vec_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO tdf1_top_dataflow_in_loop_TOP_LOOP_products_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO tdf1_top_dataflow_in_loop_TOP_LOOP_accum1_out_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO tdf1_top_dataflow_in_loop_TOP_LOOP_accum2_out_0_memcore using a separate memory for each block
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 19.72 seconds. CPU system time: 2.26 seconds. Elapsed time: 204.28 seconds; current allocated memory: 751.015 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for tdf1_top.
INFO: [VLOG 209-307] Generating Verilog RTL for tdf1_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 447.23 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 176.16 seconds. CPU system time: 10.46 seconds. Elapsed time: 1469.8 seconds; current allocated memory: 754.122 MB.
INFO: [HLS 200-112] Total CPU user time: 238.36 seconds. Total CPU system time: 15.03 seconds. Total elapsed time: 1869.01 seconds; peak allocated memory: 751.015 MB.
INFO: [Common 17-206] Exiting vitis_hls at Thu Apr 15 12:51:54 2021...
