<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2015.3 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="10" Path="C:/rp/zynq_com/vivado/pspl_port_performance_final_1/pspl_port_performance_final_1.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="663211691c0c4b32881a5ac2bd206285"/>
    <Option Name="Part" Val="xc7z020clg484-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="BoardPart" Val="em.avnet.com:zed:part0:1.2"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/ip_repo"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/pspl_port_performance_final_1.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PPRDIR/pspl_port_performance_final_1.ip_user_files/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/block_design.bd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../pspl_port_performance_final_0/pspl_port_performance_final_0.srcs/sources_1/bd/block_design/block_design.bd"/>
          <Attr Name="ImportTime" Val="1438045435"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_axi_interconnect_0_9/block_design_axi_interconnect_0_9.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_proc_sys_reset_0_0/block_design_proc_sys_reset_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_xlslice_local_enable_0_0/block_design_xlslice_local_enable_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_xlslice_0_0/block_design_xlslice_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_xlconcat_0_6/block_design_xlconcat_0_6.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_axi_interconnect_1_10/block_design_axi_interconnect_1_10.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_axi_interconnect_0_10/block_design_axi_interconnect_0_10.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_util_reduced_logic_and_0_4/block_design_util_reduced_logic_and_0_4.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_xlconcat_0_5/block_design_xlconcat_0_5.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_axi3_metrics_counter_0_5/block_design_axi3_metrics_counter_0_5.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_hardware_accelerator_0_5/block_design_hardware_accelerator_0_5.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_axi_interconnect_1_9/block_design_axi_interconnect_1_9.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_axi_interconnect_1_8/block_design_axi_interconnect_1_8.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_util_vector_logic_0_0/block_design_util_vector_logic_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_xlslice_0_2/block_design_xlslice_0_2.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_xlslice_0_1/block_design_xlslice_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_util_reduced_logic_0_2/block_design_util_reduced_logic_0_2.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_xlconcat_0_8/block_design_xlconcat_0_8.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_util_vector_logic_0_2/block_design_util_vector_logic_0_2.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_xlconstant_0_0/block_design_xlconstant_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_util_vector_logic_not_0_0/block_design_util_vector_logic_not_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_util_vector_logic_xor_0_0/block_design_util_vector_logic_xor_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_util_reduced_logic_or_0_0/block_design_util_reduced_logic_or_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_util_vector_logic_0_1/block_design_util_vector_logic_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_util_reduced_logic_0_1/block_design_util_reduced_logic_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_axi_interconnect_1_4/block_design_axi_interconnect_1_4.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_xlslice_1_0/block_design_xlslice_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_axi_interconnect_0_5/block_design_axi_interconnect_0_5.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_xlslice_2_0/block_design_xlslice_2_0.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_util_reduced_logic_and_0_2/block_design_util_reduced_logic_and_0_2.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_xlconcat_0_3/block_design_xlconcat_0_3.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_axi3_metrics_counter_0_3/block_design_axi3_metrics_counter_0_3.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_xlslice_2_1/block_design_xlslice_2_1.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_hardware_accelerator_0_3/block_design_hardware_accelerator_0_3.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_axi_interconnect_1_5/block_design_axi_interconnect_1_5.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_axi_interconnect_0_7/block_design_axi_interconnect_0_7.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_axi_interconnect_1_6/block_design_axi_interconnect_1_6.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_axi_interconnect_0_11/block_design_axi_interconnect_0_11.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_xlconcat_0_9/block_design_xlconcat_0_9.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_axi_interconnect_0_8/block_design_axi_interconnect_0_8.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_util_reduced_logic_and_0_3/block_design_util_reduced_logic_and_0_3.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_xlconcat_0_4/block_design_xlconcat_0_4.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_axi3_metrics_counter_0_4/block_design_axi3_metrics_counter_0_4.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_axi_interconnect_1_7/block_design_axi_interconnect_1_7.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_hardware_accelerator_0_4/block_design_hardware_accelerator_0_4.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_util_reduced_logic_0_0/block_design_util_reduced_logic_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_xlconcat_0_0/block_design_xlconcat_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_hardware_accelerator_0_0/block_design_hardware_accelerator_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_axi_interconnect_0_0/block_design_axi_interconnect_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_axi3_metrics_counter_0_0/block_design_axi3_metrics_counter_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_processing_system7_0_0/block_design_processing_system7_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_hardware_accelerator_0_2/block_design_hardware_accelerator_0_2.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_axi_interconnect_1_2/block_design_axi_interconnect_1_2.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_xlslice_0_3/block_design_xlslice_0_3.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_axi_interconnect_0_4/block_design_axi_interconnect_0_4.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_util_reduced_logic_and_0_1/block_design_util_reduced_logic_and_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_xlconcat_0_2/block_design_xlconcat_0_2.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_axi3_metrics_counter_0_2/block_design_axi3_metrics_counter_0_2.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_xlconcat_0_7/block_design_xlconcat_0_7.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_axi_interconnect_1_3/block_design_axi_interconnect_1_3.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_axi_interconnect_0_3/block_design_axi_interconnect_0_3.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_util_reduced_logic_and_0_0/block_design_util_reduced_logic_and_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_xlconcat_0_1/block_design_xlconcat_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_axi3_metrics_counter_0_1/block_design_axi3_metrics_counter_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_axi_interconnect_0_2/block_design_axi_interconnect_0_2.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_axi_interconnect_0_1/block_design_axi_interconnect_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_axi_interconnect_1_0/block_design_axi_interconnect_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_hardware_accelerator_0_1/block_design_hardware_accelerator_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_axi_interconnect_1_1/block_design_axi_interconnect_1_1.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_axi_interconnect_0_6/block_design_axi_interconnect_0_6.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/block_design_xlslice_3_0/block_design_xlslice_3_0.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="block_design_hardware_accelerator_0_0.xml"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="block_design_axi3_metrics_counter_0_0.xml"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="block_design_hardware_accelerator_0_0.veo"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="block_design_hardware_accelerator_0_0.vho"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/bram32_axi_bram_ctrl_0_0/bram32_axi_bram_ctrl_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="c:/rp/zynq_com/vivado/pspl_port_performance_final_1/pspl_port_performance_final_1.srcs/sources_1/bd/block_design/ipshared/xilinx.com/bram32_v1_0/hw_handoff/bram32_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="c:/rp/zynq_com/vivado/pspl_port_performance_final_1/pspl_port_performance_final_1.srcs/sources_1/bd/block_design/ipshared/xilinx.com/bram32_v1_0/hw_handoff/bram32.hwh"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="c:/rp/zynq_com/vivado/pspl_port_performance_final_1/pspl_port_performance_final_1.srcs/sources_1/bd/block_design/ipshared/xilinx.com/bram32_v1_0/bram32_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="hdl/block_design.v"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="block_design_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/bram64_axi_bram_ctrl_0_1/bram64_axi_bram_ctrl_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="c:/rp/zynq_com/vivado/pspl_port_performance_final_1/pspl_port_performance_final_1.srcs/sources_1/bd/block_design/ipshared/xilinx.com/bram64_v1_0/hw_handoff/bram64_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="c:/rp/zynq_com/vivado/pspl_port_performance_final_1/pspl_port_performance_final_1.srcs/sources_1/bd/block_design/ipshared/xilinx.com/bram64_v1_0/bram64_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="c:/rp/zynq_com/vivado/pspl_port_performance_final_1/pspl_port_performance_final_1.srcs/sources_1/bd/block_design/ipshared/xilinx.com/bram32_v1_0/hdl/bram32.v"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="c:/rp/zynq_com/vivado/pspl_port_performance_final_1/pspl_port_performance_final_1.srcs/sources_1/bd/block_design/ipshared/xilinx.com/bram64_v1_0/hw_handoff/bram64.hwh"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/bram32_blk_mem_gen_0_0/bram32_blk_mem_gen_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="ip/bram64_blk_mem_gen_0_1/bram64_blk_mem_gen_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="c:/rp/zynq_com/vivado/pspl_port_performance_final_1/pspl_port_performance_final_1.srcs/sources_1/bd/block_design/ipshared/xilinx.com/hardware_accelerator_v1_0/drivers/hardware_accelerator_v1_0/src/hardware_accelerator_selftest.c"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="c:/rp/zynq_com/vivado/pspl_port_performance_final_1/pspl_port_performance_final_1.srcs/sources_1/bd/block_design/ipshared/xilinx.com/hardware_accelerator_v1_0/drivers/hardware_accelerator_v1_0/src/hardware_accelerator.c"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="sim/block_design_hardware_accelerator_0_0.v"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="c:/rp/zynq_com/vivado/pspl_port_performance_final_1/pspl_port_performance_final_1.srcs/sources_1/bd/block_design/ipshared/xilinx.com/hardware_accelerator_v1_0/bd/bram64/hdl/bram64_wrapper.v"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="c:/rp/zynq_com/vivado/pspl_port_performance_final_1/pspl_port_performance_final_1.srcs/sources_1/bd/block_design/ipshared/xilinx.com/hardware_accelerator_v1_0/bd/bram32/hdl/bram32_wrapper.v"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="c:/rp/zynq_com/vivado/pspl_port_performance_final_1/pspl_port_performance_final_1.srcs/sources_1/bd/block_design/ipshared/xilinx.com/hardware_accelerator_v1_0/hdl/hardware_accelerator_v1_0.v"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="c:/rp/zynq_com/vivado/pspl_port_performance_final_1/pspl_port_performance_final_1.srcs/sources_1/bd/block_design/ipshared/xilinx.com/bram64_v1_0/hdl/bram64.v"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="c:/rp/zynq_com/vivado/pspl_port_performance_final_1/pspl_port_performance_final_1.srcs/sources_1/bd/block_design/ipshared/xilinx.com/hardware_accelerator_v1_0/drivers/hardware_accelerator_v1_0/src/hardware_accelerator.h"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="c:/rp/zynq_com/vivado/pspl_port_performance_final_1/pspl_port_performance_final_1.srcs/sources_1/bd/block_design/ipshared/xilinx.com/hardware_accelerator_v1_0/drivers/hardware_accelerator_v1_0/src/Makefile"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="c:/rp/zynq_com/vivado/pspl_port_performance_final_1/pspl_port_performance_final_1.srcs/sources_1/bd/block_design/ipshared/xilinx.com/hardware_accelerator_v1_0/drivers/hardware_accelerator_v1_0/data/hardware_accelerator.tcl"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="c:/rp/zynq_com/vivado/pspl_port_performance_final_1/pspl_port_performance_final_1.srcs/sources_1/bd/block_design/ipshared/xilinx.com/hardware_accelerator_v1_0/drivers/hardware_accelerator_v1_0/data/hardware_accelerator.mdd"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="c:/rp/zynq_com/vivado/pspl_port_performance_final_1/pspl_port_performance_final_1.srcs/sources_1/bd/block_design/ipshared/xilinx.com/hardware_accelerator_v1_0/hdl/hardware_accelerator_v1_testbench.v"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="synth/block_design_hardware_accelerator_0_0.v"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="c:/rp/zynq_com/vivado/pspl_port_performance_final_1/pspl_port_performance_final_1.srcs/sources_1/ipshared/xilinx.com/axi3_metrics_counter_v1_0/drivers/axi3_metrics_counter_v1_0/src/axi3_metrics_counter.c"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="c:/rp/zynq_com/vivado/pspl_port_performance_final_1/pspl_port_performance_final_1.srcs/sources_1/ipshared/xilinx.com/axi3_metrics_counter_v1_0/drivers/axi3_metrics_counter_v1_0/src/axi3_metrics_counter.h"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="c:/rp/zynq_com/vivado/pspl_port_performance_final_1/pspl_port_performance_final_1.srcs/sources_1/ipshared/xilinx.com/axi3_metrics_counter_v1_0/drivers/axi3_metrics_counter_v1_0/src/Makefile"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="synth/block_design_axi3_metrics_counter_0_0.v"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="sim/block_design_axi3_metrics_counter_0_0.v"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="c:/rp/zynq_com/vivado/pspl_port_performance_final_1/pspl_port_performance_final_1.srcs/sources_1/ipshared/xilinx.com/axi3_metrics_counter_v1_0/hdl/axi3_metrics_counter_v1_0.v"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="block_design_axi3_metrics_counter_0_0.veo"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="block_design_axi3_metrics_counter_0_0.vho"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="c:/rp/zynq_com/vivado/pspl_port_performance_final_1/pspl_port_performance_final_1.srcs/sources_1/ipshared/xilinx.com/axi3_metrics_counter_v1_0/drivers/axi3_metrics_counter_v1_0/data/axi3_metrics_counter.tcl"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="c:/rp/zynq_com/vivado/pspl_port_performance_final_1/pspl_port_performance_final_1.srcs/sources_1/ipshared/xilinx.com/axi3_metrics_counter_v1_0/drivers/axi3_metrics_counter_v1_0/data/axi3_metrics_counter.mdd"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="hw_handoff/block_design.hwh"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="hw_handoff/block_design_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="block_design.bd" FileRelPathName="hdl/block_design.hwdef"/>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/block_design/hdl/block_design_wrapper.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../pspl_port_performance_final_0/pspl_port_performance_final_0.srcs/sources_1/bd/block_design/hdl/block_design_wrapper.v"/>
          <Attr Name="ImportTime" Val="1438045432"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_hardware_accelerator_0_0/block_design_hardware_accelerator_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../pspl_port_performance_final_0/pspl_port_performance_final_0.srcs/sources_1/bd/block_design/ip/block_design_hardware_accelerator_0_0/block_design_hardware_accelerator_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1437093675"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_hardware_accelerator_0_1/block_design_hardware_accelerator_0_1.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../pspl_port_performance_final_0/pspl_port_performance_final_0.srcs/sources_1/bd/block_design/ip/block_design_hardware_accelerator_0_1/block_design_hardware_accelerator_0_1.upgrade_log"/>
          <Attr Name="ImportTime" Val="1437093677"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_hardware_accelerator_0_2/block_design_hardware_accelerator_0_2.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../pspl_port_performance_final_0/pspl_port_performance_final_0.srcs/sources_1/bd/block_design/ip/block_design_hardware_accelerator_0_2/block_design_hardware_accelerator_0_2.upgrade_log"/>
          <Attr Name="ImportTime" Val="1437093680"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_hardware_accelerator_0_3/block_design_hardware_accelerator_0_3.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../pspl_port_performance_final_0/pspl_port_performance_final_0.srcs/sources_1/bd/block_design/ip/block_design_hardware_accelerator_0_3/block_design_hardware_accelerator_0_3.upgrade_log"/>
          <Attr Name="ImportTime" Val="1437093682"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_hardware_accelerator_0_4/block_design_hardware_accelerator_0_4.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../pspl_port_performance_final_0/pspl_port_performance_final_0.srcs/sources_1/bd/block_design/ip/block_design_hardware_accelerator_0_4/block_design_hardware_accelerator_0_4.upgrade_log"/>
          <Attr Name="ImportTime" Val="1437093685"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_hardware_accelerator_0_5/block_design_hardware_accelerator_0_5.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../pspl_port_performance_final_0/pspl_port_performance_final_0.srcs/sources_1/bd/block_design/ip/block_design_hardware_accelerator_0_5/block_design_hardware_accelerator_0_5.upgrade_log"/>
          <Attr Name="ImportTime" Val="1437093687"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_axi_interconnect_0_0/block_design_axi_interconnect_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_axi_interconnect_0_1/block_design_axi_interconnect_0_1.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_axi_interconnect_0_10/block_design_axi_interconnect_0_10.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_axi_interconnect_0_11/block_design_axi_interconnect_0_11.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_axi_interconnect_0_2/block_design_axi_interconnect_0_2.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_axi_interconnect_0_3/block_design_axi_interconnect_0_3.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_axi_interconnect_0_4/block_design_axi_interconnect_0_4.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_axi_interconnect_0_5/block_design_axi_interconnect_0_5.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_axi_interconnect_0_6/block_design_axi_interconnect_0_6.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_axi_interconnect_0_7/block_design_axi_interconnect_0_7.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_axi_interconnect_0_8/block_design_axi_interconnect_0_8.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_axi_interconnect_0_9/block_design_axi_interconnect_0_9.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_axi_interconnect_1_0/block_design_axi_interconnect_1_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_axi_interconnect_1_1/block_design_axi_interconnect_1_1.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_axi_interconnect_1_10/block_design_axi_interconnect_1_10.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_axi_interconnect_1_2/block_design_axi_interconnect_1_2.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_axi_interconnect_1_3/block_design_axi_interconnect_1_3.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_axi_interconnect_1_4/block_design_axi_interconnect_1_4.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_axi_interconnect_1_5/block_design_axi_interconnect_1_5.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_axi_interconnect_1_6/block_design_axi_interconnect_1_6.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_axi_interconnect_1_7/block_design_axi_interconnect_1_7.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_axi_interconnect_1_8/block_design_axi_interconnect_1_8.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_axi_interconnect_1_9/block_design_axi_interconnect_1_9.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_proc_sys_reset_0_0/block_design_proc_sys_reset_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_processing_system7_0_0/block_design_processing_system7_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_util_reduced_logic_0_0/block_design_util_reduced_logic_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_util_reduced_logic_0_1/block_design_util_reduced_logic_0_1.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_util_reduced_logic_0_2/block_design_util_reduced_logic_0_2.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_util_reduced_logic_and_0_0/block_design_util_reduced_logic_and_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_util_reduced_logic_and_0_1/block_design_util_reduced_logic_and_0_1.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_util_reduced_logic_and_0_2/block_design_util_reduced_logic_and_0_2.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_util_reduced_logic_and_0_3/block_design_util_reduced_logic_and_0_3.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_util_reduced_logic_and_0_4/block_design_util_reduced_logic_and_0_4.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_util_reduced_logic_or_0_0/block_design_util_reduced_logic_or_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_util_vector_logic_0_0/block_design_util_vector_logic_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_util_vector_logic_0_1/block_design_util_vector_logic_0_1.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_util_vector_logic_0_2/block_design_util_vector_logic_0_2.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_util_vector_logic_not_0_0/block_design_util_vector_logic_not_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_util_vector_logic_xor_0_0/block_design_util_vector_logic_xor_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_xlconcat_0_0/block_design_xlconcat_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_xlconcat_0_1/block_design_xlconcat_0_1.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_xlconcat_0_2/block_design_xlconcat_0_2.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_xlconcat_0_3/block_design_xlconcat_0_3.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_xlconcat_0_4/block_design_xlconcat_0_4.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_xlconcat_0_5/block_design_xlconcat_0_5.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_xlconcat_0_6/block_design_xlconcat_0_6.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_xlconcat_0_7/block_design_xlconcat_0_7.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_xlconcat_0_8/block_design_xlconcat_0_8.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_xlconcat_0_9/block_design_xlconcat_0_9.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_xlconstant_0_0/block_design_xlconstant_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_xlslice_0_0/block_design_xlslice_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_xlslice_0_1/block_design_xlslice_0_1.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_xlslice_0_2/block_design_xlslice_0_2.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_xlslice_0_3/block_design_xlslice_0_3.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_xlslice_1_0/block_design_xlslice_1_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_xlslice_2_0/block_design_xlslice_2_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_xlslice_2_1/block_design_xlslice_2_1.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_xlslice_3_0/block_design_xlslice_3_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_xlslice_local_enable_0_0/block_design_xlslice_local_enable_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_hardware_accelerator_0_0/ip/bram32_axi_bram_ctrl_0_0/bram32_axi_bram_ctrl_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_hardware_accelerator_0_0/ip/bram32_blk_mem_gen_0_0/bram32_blk_mem_gen_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_hardware_accelerator_0_0/ip/bram64_axi_bram_ctrl_0_1/bram64_axi_bram_ctrl_0_1.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_hardware_accelerator_0_0/ip/bram64_blk_mem_gen_0_1/bram64_blk_mem_gen_0_1.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_hardware_accelerator_0_1/ip/bram32_axi_bram_ctrl_0_0/bram32_axi_bram_ctrl_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_hardware_accelerator_0_1/ip/bram32_blk_mem_gen_0_0/bram32_blk_mem_gen_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_hardware_accelerator_0_1/ip/bram64_axi_bram_ctrl_0_1/bram64_axi_bram_ctrl_0_1.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_hardware_accelerator_0_1/ip/bram64_blk_mem_gen_0_1/bram64_blk_mem_gen_0_1.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_hardware_accelerator_0_2/ip/bram32_axi_bram_ctrl_0_0/bram32_axi_bram_ctrl_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_hardware_accelerator_0_2/ip/bram32_blk_mem_gen_0_0/bram32_blk_mem_gen_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_hardware_accelerator_0_2/ip/bram64_axi_bram_ctrl_0_1/bram64_axi_bram_ctrl_0_1.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_hardware_accelerator_0_2/ip/bram64_blk_mem_gen_0_1/bram64_blk_mem_gen_0_1.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_hardware_accelerator_0_3/ip/bram32_axi_bram_ctrl_0_0/bram32_axi_bram_ctrl_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_hardware_accelerator_0_3/ip/bram32_blk_mem_gen_0_0/bram32_blk_mem_gen_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_hardware_accelerator_0_3/ip/bram64_axi_bram_ctrl_0_1/bram64_axi_bram_ctrl_0_1.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_hardware_accelerator_0_3/ip/bram64_blk_mem_gen_0_1/bram64_blk_mem_gen_0_1.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_hardware_accelerator_0_4/ip/bram32_axi_bram_ctrl_0_0/bram32_axi_bram_ctrl_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_hardware_accelerator_0_4/ip/bram32_blk_mem_gen_0_0/bram32_blk_mem_gen_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_hardware_accelerator_0_4/ip/bram64_axi_bram_ctrl_0_1/bram64_axi_bram_ctrl_0_1.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_hardware_accelerator_0_4/ip/bram64_blk_mem_gen_0_1/bram64_blk_mem_gen_0_1.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_hardware_accelerator_0_5/ip/bram32_axi_bram_ctrl_0_0/bram32_axi_bram_ctrl_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_hardware_accelerator_0_5/ip/bram32_blk_mem_gen_0_0/bram32_blk_mem_gen_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_hardware_accelerator_0_5/ip/bram64_axi_bram_ctrl_0_1/bram64_axi_bram_ctrl_0_1.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/block_design/ip/block_design_hardware_accelerator_0_5/ip/bram64_blk_mem_gen_0_1/bram64_blk_mem_gen_0_1.upgrade_log"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="block_design_wrapper"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="block_design_wrapper"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="SimMode" Val="post-implementation"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z020clg484-1" ConstrsSet="constrs_1" Description="Higher performance designs, resource sharing is turned off, the global fanout guide is set to a lower number, FSM extraction forced to one-hot, LUT combining is disabled, equivalent registers are preserved, SRL are inferred  with a larger threshold" State="current" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Flow_PerfOptimized_High" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design">
          <Option Id="ResourceSharing">2</Option>
          <Option Id="FsmExtraction">1</Option>
          <Option Id="NoCombineLuts">1</Option>
          <Option Id="RepFanoutThreshold">400</Option>
          <Option Id="KeepEquivalentRegisters">1</Option>
          <Option Id="ShregMinSize">5</Option>
        </Step>
      </Strategy>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="constrs_1" Description="Uses multiple algorithms for optimization, placement, and routing to get potentially better results." State="current" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Performance_Explore" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design">
          <Option Id="Directive">0</Option>
        </Step>
        <Step Id="power_opt_design"/>
        <Step Id="place_design">
          <Option Id="Directive">0</Option>
        </Step>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design" EnableStepBool="1">
          <Option Id="Directive">0</Option>
        </Step>
        <Step Id="route_design">
          <Option Id="Directive">0</Option>
        </Step>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
</Project>
