VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/dpram_16x2048/run_1/synth_1_1/synthesis/dpram_16x2048_post_synth.eblif --sdc_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/dpram_16x2048/run_1/synth_1_1/impl_1_1_1/packing/dpram_16x2048_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report dpram_16x2048_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top dpram_16x2048 --net_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/dpram_16x2048/run_1/synth_1_1/impl_1_1_1/packing/dpram_16x2048_post_synth.net --place_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/dpram_16x2048/run_1/synth_1_1/impl_1_1_1/placement/dpram_16x2048_post_synth.place --route_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/dpram_16x2048/run_1/synth_1_1/impl_1_1_1/routing/dpram_16x2048_post_synth.route --route

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml
Circuit name: dpram_16x2048_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 18.2 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/dpram_16x2048/run_1/synth_1_1/impl_1_1_1/packing/dpram_16x2048_post_synth.net
Circuit placement file: /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/dpram_16x2048/run_1/synth_1_1/impl_1_1_1/placement/dpram_16x2048_post_synth.place
Circuit routing file: /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/dpram_16x2048/run_1/synth_1_1/impl_1_1_1/routing/dpram_16x2048_post_synth.route
Circuit SDC file: /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/dpram_16x2048/run_1/synth_1_1/impl_1_1_1/packing/dpram_16x2048_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: dpram_16x2048_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 1500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: GND
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.2 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/dpram_16x2048/run_1/synth_1_1/synthesis/dpram_16x2048_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 19.2 MiB, delta_rss +1.0 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 1
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 111
Swept block(s)      : 70
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 19.2 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.2 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.2 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 169
    .input   :      61
    .output  :      32
    0-LUT    :       3
    6-LUT    :      38
    RS_TDP36K:       1
    dffre    :      34
  Nets  : 168
    Avg Fanout:     2.6
    Max Fanout:    40.0
    Min Fanout:     1.0
  Netlist Clocks: 2
# Build Timing Graph
  Timing Graph Nodes: 598
  Timing Graph Edges: 856
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 19.2 MiB, delta_rss +0.0 MiB)
Netlist contains 2 clocks
  Netlist Clock 'clock1' Fanout: 19 pins (3.2%), 18 blocks (10.7%)
  Netlist Clock 'clock0' Fanout: 19 pins (3.2%), 18 blocks (10.7%)
# Load Timing Constraints
Warning 167: set_input_delay command matched but was not applied to primary output 'rq_a[0]'
Warning 168: set_input_delay command matched but was not applied to primary output 'rq_a[1]'
Warning 169: set_input_delay command matched but was not applied to primary output 'rq_a[2]'
Warning 170: set_input_delay command matched but was not applied to primary output 'rq_a[3]'
Warning 171: set_input_delay command matched but was not applied to primary output 'rq_a[4]'
Warning 172: set_input_delay command matched but was not applied to primary output 'rq_a[5]'
Warning 173: set_input_delay command matched but was not applied to primary output 'rq_a[6]'
Warning 174: set_input_delay command matched but was not applied to primary output 'rq_a[7]'
Warning 175: set_input_delay command matched but was not applied to primary output 'rq_a[8]'
Warning 176: set_input_delay command matched but was not applied to primary output 'rq_a[9]'
Warning 177: set_input_delay command matched but was not applied to primary output 'rq_a[10]'
Warning 178: set_input_delay command matched but was not applied to primary output 'rq_a[11]'
Warning 179: set_input_delay command matched but was not applied to primary output 'rq_a[12]'
Warning 180: set_input_delay command matched but was not applied to primary output 'rq_a[13]'
Warning 181: set_input_delay command matched but was not applied to primary output 'rq_a[14]'
Warning 182: set_input_delay command matched but was not applied to primary output 'rq_a[15]'
Warning 183: set_input_delay command matched but was not applied to primary output 'rq_b[0]'
Warning 184: set_input_delay command matched but was not applied to primary output 'rq_b[1]'
Warning 185: set_input_delay command matched but was not applied to primary output 'rq_b[2]'
Warning 186: set_input_delay command matched but was not applied to primary output 'rq_b[3]'
Warning 187: set_input_delay command matched but was not applied to primary output 'rq_b[4]'
Warning 188: set_input_delay command matched but was not applied to primary output 'rq_b[5]'
Warning 189: set_input_delay command matched but was not applied to primary output 'rq_b[6]'
Warning 190: set_input_delay command matched but was not applied to primary output 'rq_b[7]'
Warning 191: set_input_delay command matched but was not applied to primary output 'rq_b[8]'
Warning 192: set_input_delay command matched but was not applied to primary output 'rq_b[9]'
Warning 193: set_input_delay command matched but was not applied to primary output 'rq_b[10]'
Warning 194: set_input_delay command matched but was not applied to primary output 'rq_b[11]'
Warning 195: set_input_delay command matched but was not applied to primary output 'rq_b[12]'
Warning 196: set_input_delay command matched but was not applied to primary output 'rq_b[13]'
Warning 197: set_input_delay command matched but was not applied to primary output 'rq_b[14]'
Warning 198: set_input_delay command matched but was not applied to primary output 'rq_b[15]'
Warning 199: set_output_delay command matched but was not applied to primary input 'clock1'
Warning 200: set_output_delay command matched but was not applied to primary input 'rce_a'
Warning 201: set_output_delay command matched but was not applied to primary input 'addr_a[0]'
Warning 202: set_output_delay command matched but was not applied to primary input 'addr_a[1]'
Warning 203: set_output_delay command matched but was not applied to primary input 'addr_a[2]'
Warning 204: set_output_delay command matched but was not applied to primary input 'addr_a[3]'
Warning 205: set_output_delay command matched but was not applied to primary input 'addr_a[4]'
Warning 206: set_output_delay command matched but was not applied to primary input 'addr_a[5]'
Warning 207: set_output_delay command matched but was not applied to primary input 'addr_a[6]'
Warning 208: set_output_delay command matched but was not applied to primary input 'addr_a[7]'
Warning 209: set_output_delay command matched but was not applied to primary input 'addr_a[8]'
Warning 210: set_output_delay command matched but was not applied to primary input 'addr_a[9]'
Warning 211: set_output_delay command matched but was not applied to primary input 'addr_a[10]'
Warning 212: set_output_delay command matched but was not applied to primary input 'wce_a'
Warning 213: set_output_delay command matched but was not applied to primary input 'wd_a[0]'
Warning 214: set_output_delay command matched but was not applied to primary input 'wd_a[1]'
Warning 215: set_output_delay command matched but was not applied to primary input 'wd_a[2]'
Warning 216: set_output_delay command matched but was not applied to primary input 'wd_a[3]'
Warning 217: set_output_delay command matched but was not applied to primary input 'wd_a[4]'
Warning 218: set_output_delay command matched but was not applied to primary input 'wd_a[5]'
Warning 219: set_output_delay command matched but was not applied to primary input 'wd_a[6]'
Warning 220: set_output_delay command matched but was not applied to primary input 'wd_a[7]'
Warning 221: set_output_delay command matched but was not applied to primary input 'wd_a[8]'
Warning 222: set_output_delay command matched but was not applied to primary input 'wd_a[9]'
Warning 223: set_output_delay command matched but was not applied to primary input 'wd_a[10]'
Warning 224: set_output_delay command matched but was not applied to primary input 'wd_a[11]'
Warning 225: set_output_delay command matched but was not applied to primary input 'wd_a[12]'
Warning 226: set_output_delay command matched but was not applied to primary input 'wd_a[13]'
Warning 227: set_output_delay command matched but was not applied to primary input 'wd_a[14]'
Warning 228: set_output_delay command matched but was not applied to primary input 'wd_a[15]'
Warning 229: set_output_delay command matched but was not applied to primary input 'clock0'
Warning 230: set_output_delay command matched but was not applied to primary input 'rce_b'
Warning 231: set_output_delay command matched but was not applied to primary input 'addr_b[0]'
Warning 232: set_output_delay command matched but was not applied to primary input 'addr_b[1]'
Warning 233: set_output_delay command matched but was not applied to primary input 'addr_b[2]'
Warning 234: set_output_delay command matched but was not applied to primary input 'addr_b[3]'
Warning 235: set_output_delay command matched but was not applied to primary input 'addr_b[4]'
Warning 236: set_output_delay command matched but was not applied to primary input 'addr_b[5]'
Warning 237: set_output_delay command matched but was not applied to primary input 'addr_b[6]'
Warning 238: set_output_delay command matched but was not applied to primary input 'addr_b[7]'
Warning 239: set_output_delay command matched but was not applied to primary input 'addr_b[8]'
Warning 240: set_output_delay command matched but was not applied to primary input 'addr_b[9]'
Warning 241: set_output_delay command matched but was not applied to primary input 'addr_b[10]'
Warning 242: set_output_delay command matched but was not applied to primary input 'wce_b'
Warning 243: set_output_delay command matched but was not applied to primary input 'wd_b[0]'
Warning 244: set_output_delay command matched but was not applied to primary input 'wd_b[1]'
Warning 245: set_output_delay command matched but was not applied to primary input 'wd_b[2]'
Warning 246: set_output_delay command matched but was not applied to primary input 'wd_b[3]'
Warning 247: set_output_delay command matched but was not applied to primary input 'wd_b[4]'
Warning 248: set_output_delay command matched but was not applied to primary input 'wd_b[5]'
Warning 249: set_output_delay command matched but was not applied to primary input 'wd_b[6]'
Warning 250: set_output_delay command matched but was not applied to primary input 'wd_b[7]'
Warning 251: set_output_delay command matched but was not applied to primary input 'wd_b[8]'
Warning 252: set_output_delay command matched but was not applied to primary input 'wd_b[9]'
Warning 253: set_output_delay command matched but was not applied to primary input 'wd_b[10]'
Warning 254: set_output_delay command matched but was not applied to primary input 'wd_b[11]'
Warning 255: set_output_delay command matched but was not applied to primary input 'wd_b[12]'
Warning 256: set_output_delay command matched but was not applied to primary input 'wd_b[13]'
Warning 257: set_output_delay command matched but was not applied to primary input 'wd_b[14]'
Warning 258: set_output_delay command matched but was not applied to primary input 'wd_b[15]'
Warning 259: set_output_delay command matched but was not applied to primary input 'id[0]'
Warning 260: set_input_delay command matched but was not applied to primary output 'rq_a[0]'
Warning 261: set_input_delay command matched but was not applied to primary output 'rq_a[1]'
Warning 262: set_input_delay command matched but was not applied to primary output 'rq_a[2]'
Warning 263: set_input_delay command matched but was not applied to primary output 'rq_a[3]'
Warning 264: set_input_delay command matched but was not applied to primary output 'rq_a[4]'
Warning 265: set_input_delay command matched but was not applied to primary output 'rq_a[5]'
Warning 266: set_input_delay command matched but was not applied to primary output 'rq_a[6]'
Warning 267: set_input_delay command matched but was not applied to primary output 'rq_a[7]'
Warning 268: set_input_delay command matched but was not applied to primary output 'rq_a[8]'
Warning 269: set_input_delay command matched but was not applied to primary output 'rq_a[9]'
Warning 270: set_input_delay command matched but was not applied to primary output 'rq_a[10]'
Warning 271: set_input_delay command matched but was not applied to primary output 'rq_a[11]'
Warning 272: set_input_delay command matched but was not applied to primary output 'rq_a[12]'
Warning 273: set_input_delay command matched but was not applied to primary output 'rq_a[13]'
Warning 274: set_input_delay command matched but was not applied to primary output 'rq_a[14]'
Warning 275: set_input_delay command matched but was not applied to primary output 'rq_a[15]'
Warning 276: set_input_delay command matched but was not applied to primary output 'rq_b[0]'
Warning 277: set_input_delay command matched but was not applied to primary output 'rq_b[1]'
Warning 278: set_input_delay command matched but was not applied to primary output 'rq_b[2]'
Warning 279: set_input_delay command matched but was not applied to primary output 'rq_b[3]'
Warning 280: set_input_delay command matched but was not applied to primary output 'rq_b[4]'
Warning 281: set_input_delay command matched but was not applied to primary output 'rq_b[5]'
Warning 282: set_input_delay command matched but was not applied to primary output 'rq_b[6]'
Warning 283: set_input_delay command matched but was not applied to primary output 'rq_b[7]'
Warning 284: set_input_delay command matched but was not applied to primary output 'rq_b[8]'
Warning 285: set_input_delay command matched but was not applied to primary output 'rq_b[9]'
Warning 286: set_input_delay command matched but was not applied to primary output 'rq_b[10]'
Warning 287: set_input_delay command matched but was not applied to primary output 'rq_b[11]'
Warning 288: set_input_delay command matched but was not applied to primary output 'rq_b[12]'
Warning 289: set_input_delay command matched but was not applied to primary output 'rq_b[13]'
Warning 290: set_input_delay command matched but was not applied to primary output 'rq_b[14]'
Warning 291: set_input_delay command matched but was not applied to primary output 'rq_b[15]'
Warning 292: set_output_delay command matched but was not applied to primary input 'clock1'
Warning 293: set_output_delay command matched but was not applied to primary input 'rce_a'
Warning 294: set_output_delay command matched but was not applied to primary input 'addr_a[0]'
Warning 295: set_output_delay command matched but was not applied to primary input 'addr_a[1]'
Warning 296: set_output_delay command matched but was not applied to primary input 'addr_a[2]'
Warning 297: set_output_delay command matched but was not applied to primary input 'addr_a[3]'
Warning 298: set_output_delay command matched but was not applied to primary input 'addr_a[4]'
Warning 299: set_output_delay command matched but was not applied to primary input 'addr_a[5]'
Warning 300: set_output_delay command matched but was not applied to primary input 'addr_a[6]'
Warning 301: set_output_delay command matched but was not applied to primary input 'addr_a[7]'
Warning 302: set_output_delay command matched but was not applied to primary input 'addr_a[8]'
Warning 303: set_output_delay command matched but was not applied to primary input 'addr_a[9]'
Warning 304: set_output_delay command matched but was not applied to primary input 'addr_a[10]'
Warning 305: set_output_delay command matched but was not applied to primary input 'wce_a'
Warning 306: set_output_delay command matched but was not applied to primary input 'wd_a[0]'
Warning 307: set_output_delay command matched but was not applied to primary input 'wd_a[1]'
Warning 308: set_output_delay command matched but was not applied to primary input 'wd_a[2]'
Warning 309: set_output_delay command matched but was not applied to primary input 'wd_a[3]'
Warning 310: set_output_delay command matched but was not applied to primary input 'wd_a[4]'
Warning 311: set_output_delay command matched but was not applied to primary input 'wd_a[5]'
Warning 312: set_output_delay command matched but was not applied to primary input 'wd_a[6]'
Warning 313: set_output_delay command matched but was not applied to primary input 'wd_a[7]'
Warning 314: set_output_delay command matched but was not applied to primary input 'wd_a[8]'
Warning 315: set_output_delay command matched but was not applied to primary input 'wd_a[9]'
Warning 316: set_output_delay command matched but was not applied to primary input 'wd_a[10]'
Warning 317: set_output_delay command matched but was not applied to primary input 'wd_a[11]'
Warning 318: set_output_delay command matched but was not applied to primary input 'wd_a[12]'
Warning 319: set_output_delay command matched but was not applied to primary input 'wd_a[13]'
Warning 320: set_output_delay command matched but was not applied to primary input 'wd_a[14]'
Warning 321: set_output_delay command matched but was not applied to primary input 'wd_a[15]'
Warning 322: set_output_delay command matched but was not applied to primary input 'clock0'
Warning 323: set_output_delay command matched but was not applied to primary input 'rce_b'
Warning 324: set_output_delay command matched but was not applied to primary input 'addr_b[0]'
Warning 325: set_output_delay command matched but was not applied to primary input 'addr_b[1]'
Warning 326: set_output_delay command matched but was not applied to primary input 'addr_b[2]'
Warning 327: set_output_delay command matched but was not applied to primary input 'addr_b[3]'
Warning 328: set_output_delay command matched but was not applied to primary input 'addr_b[4]'
Warning 329: set_output_delay command matched but was not applied to primary input 'addr_b[5]'
Warning 330: set_output_delay command matched but was not applied to primary input 'addr_b[6]'
Warning 331: set_output_delay command matched but was not applied to primary input 'addr_b[7]'
Warning 332: set_output_delay command matched but was not applied to primary input 'addr_b[8]'
Warning 333: set_output_delay command matched but was not applied to primary input 'addr_b[9]'
Warning 334: set_output_delay command matched but was not applied to primary input 'addr_b[10]'
Warning 335: set_output_delay command matched but was not applied to primary input 'wce_b'
Warning 336: set_output_delay command matched but was not applied to primary input 'wd_b[0]'
Warning 337: set_output_delay command matched but was not applied to primary input 'wd_b[1]'
Warning 338: set_output_delay command matched but was not applied to primary input 'wd_b[2]'
Warning 339: set_output_delay command matched but was not applied to primary input 'wd_b[3]'
Warning 340: set_output_delay command matched but was not applied to primary input 'wd_b[4]'
Warning 341: set_output_delay command matched but was not applied to primary input 'wd_b[5]'
Warning 342: set_output_delay command matched but was not applied to primary input 'wd_b[6]'
Warning 343: set_output_delay command matched but was not applied to primary input 'wd_b[7]'
Warning 344: set_output_delay command matched but was not applied to primary input 'wd_b[8]'
Warning 345: set_output_delay command matched but was not applied to primary input 'wd_b[9]'
Warning 346: set_output_delay command matched but was not applied to primary input 'wd_b[10]'
Warning 347: set_output_delay command matched but was not applied to primary input 'wd_b[11]'
Warning 348: set_output_delay command matched but was not applied to primary input 'wd_b[12]'
Warning 349: set_output_delay command matched but was not applied to primary input 'wd_b[13]'
Warning 350: set_output_delay command matched but was not applied to primary input 'wd_b[14]'
Warning 351: set_output_delay command matched but was not applied to primary input 'wd_b[15]'
Warning 352: set_output_delay command matched but was not applied to primary input 'id[0]'

Applied 6 SDC commands from '/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/dpram_16x2048/run_1/synth_1_1/impl_1_1_1/packing/dpram_16x2048_openfpga.sdc'
Timing constraints created 2 clocks
  Constrained Clock 'clock0' Source: 'clock0.inpad[0]'
  Constrained Clock 'clock1' Source: 'clock1.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.6 MiB, delta_rss +0.4 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/dpram_16x2048/run_1/synth_1_1/impl_1_1_1/packing/dpram_16x2048_post_synth.net'.
Detected 3 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.05 seconds).
# Load packing took 0.07 seconds (max_rss 59.1 MiB, delta_rss +39.4 MiB)
Warning 353: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io             : 93
   io_output     : 32
    outpad       : 32
   io_input      : 61
    inpad        : 61
  clb            : 5
   clb_lr        : 5
    fle          : 38
     ble5        : 75
      lut5       : 41
       lut       : 41
      ff         : 34
       DFFRE     : 34
  bram           : 1
   bram_lr       : 1
    mem_36K      : 1

# Create Device
## Build Device Grid
FPGA sized to 12 x 10: 120 grid tiles (castor10x8_heterogeneous)

Resource usage...
	Netlist
		93	blocks of type: io
	Architecture
		576	blocks of type: io_top
		576	blocks of type: io_right
		576	blocks of type: io_bottom
		576	blocks of type: io_left
	Netlist
		5	blocks of type: clb
	Architecture
		36	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		2	blocks of type: dsp
	Netlist
		1	blocks of type: bram
	Architecture
		2	blocks of type: bram

Device Utilization: 0.08 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.16 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.16 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.16 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.16 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.14 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.50 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 59.2 MiB, delta_rss +0.0 MiB)
Warning 354: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 355: Sized nonsensical R=0 transistor to minimum width
Warning 356: Sized nonsensical R=0 transistor to minimum width
Warning 357: Sized nonsensical R=0 transistor to minimum width
Warning 358: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.50 seconds (max_rss 59.2 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 113424
  RR Graph Edges: 231966
# Create Device took 0.52 seconds (max_rss 59.2 MiB, delta_rss +0.0 MiB)

# Load Placement
Reading /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/dpram_16x2048/run_1/synth_1_1/impl_1_1_1/placement/dpram_16x2048_post_synth.place.

Successfully read /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/dpram_16x2048/run_1/synth_1_1/impl_1_1_1/placement/dpram_16x2048_post_synth.place.

# Load Placement took 0.00 seconds (max_rss 59.2 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.57 seconds (max_rss 59.2 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 359: Found no more sample locations for SOURCE in io_top
Warning 360: Found no more sample locations for OPIN in io_top
Warning 361: Found no more sample locations for SOURCE in io_right
Warning 362: Found no more sample locations for OPIN in io_right
Warning 363: Found no more sample locations for SOURCE in io_bottom
Warning 364: Found no more sample locations for OPIN in io_bottom
Warning 365: Found no more sample locations for SOURCE in io_left
Warning 366: Found no more sample locations for OPIN in io_left
Warning 367: Found no more sample locations for SOURCE in clb
Warning 368: Found no more sample locations for OPIN in clb
Warning 369: Found no more sample locations for SOURCE in dsp
Warning 370: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.00 seconds (max_rss 59.2 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.58 seconds (max_rss 59.2 MiB, delta_rss +0.0 MiB)
# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 22 ( 10.7%) |*************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5) 22 ( 10.7%) |*************
[      0.5:      0.6) 20 (  9.8%) |************
[      0.6:      0.7) 18 (  8.8%) |***********
[      0.7:      0.8) 28 ( 13.7%) |*****************
[      0.8:      0.9) 14 (  6.8%) |********
[      0.9:        1) 81 ( 39.5%) |************************************************
## Initializing router criticalities took 0.01 seconds (max_rss 59.2 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0   53781     152     198      80 ( 0.071%)    1418 ( 5.0%)    4.294     -49.02     -1.794      0.000      0.000      N/A
   2    0.0     0.5    0   26148      97     133      47 ( 0.041%)    1418 ( 5.0%)    4.294     -49.02     -1.794      0.000      0.000      N/A
   3    0.0     0.6    0   20382      69      97      40 ( 0.035%)    1416 ( 5.0%)    4.294     -49.02     -1.794      0.000      0.000      N/A
   4    0.0     0.8    0   17537      61      90      32 ( 0.028%)    1422 ( 5.0%)    4.294     -49.13     -1.794      0.000      0.000      N/A
   5    0.0     1.1    0   13327      46      68      20 ( 0.018%)    1444 ( 5.1%)    4.294     -49.42     -1.794      0.000      0.000      N/A
   6    0.0     1.4    0    7683      36      44      17 ( 0.015%)    1448 ( 5.1%)    4.294     -49.48     -1.794      0.000      0.000      N/A
   7    0.0     1.9    0    7598      32      46      16 ( 0.014%)    1456 ( 5.1%)    4.294     -49.54     -1.794      0.000      0.000      N/A
   8    0.0     2.4    0   11348      28      36      13 ( 0.011%)    1464 ( 5.1%)    4.294     -49.54     -1.794      0.000      0.000      N/A
   9    0.0     3.1    0    8763      24      34      11 ( 0.010%)    1472 ( 5.2%)    4.294     -49.54     -1.794      0.000      0.000      N/A
  10    0.0     4.1    0    7481      23      28      11 ( 0.010%)    1469 ( 5.2%)    4.294     -49.54     -1.794      0.000      0.000       26
  11    0.0     5.3    0    8937      21      27       9 ( 0.008%)    1479 ( 5.2%)    4.294     -49.77     -1.794      0.000      0.000       29
  12    0.0     6.9    0    7638      16      21       7 ( 0.006%)    1494 ( 5.2%)    4.294     -49.72     -1.794      0.000      0.000       28
  13    0.0     9.0    0    3139       8       8       4 ( 0.004%)    1504 ( 5.3%)    4.294     -50.72     -1.794      0.000      0.000       25
  14    0.0    11.6    0    4812       6       7       0 ( 0.000%)    1518 ( 5.3%)    4.294     -50.02     -1.794      0.000      0.000       21
Restoring best routing
Critical path: 4.29434 ns
Successfully routed after 14 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 22 ( 10.7%) |*************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5) 31 ( 15.1%) |*******************
[      0.5:      0.6)  7 (  3.4%) |****
[      0.6:      0.7) 13 (  6.3%) |********
[      0.7:      0.8) 36 ( 17.6%) |**********************
[      0.8:      0.9) 17 (  8.3%) |**********
[      0.9:        1) 79 ( 38.5%) |************************************************
Router Stats: total_nets_routed: 619 total_connections_routed: 837 total_heap_pushes: 198574 total_heap_pops: 62655 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 198574 total_external_heap_pops: 62655 total_external_SOURCE_pushes: 837 total_external_SOURCE_pops: 703 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 837 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 837 total_external_SINK_pushes: 9768 total_external_SINK_pops: 9308 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 17507 total_external_IPIN_pops: 15581 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 840 total_external_OPIN_pops: 749 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 218 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 218 total_external_CHANX_pushes: 82600 total_external_CHANX_pops: 19522 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 477 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 477 total_external_CHANY_pushes: 87022 total_external_CHANY_pops: 16792 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 485 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 485 total_number_of_adding_all_rt: 2781 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.12 seconds (max_rss 59.2 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 59.2 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -140365048
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 59.2 MiB, delta_rss +0.0 MiB)
Found 209 mismatches between routing and packing results.
Fixed 141 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 59.2 MiB, delta_rss +0.0 MiB)
Warning 371: All 2 clocks will be treated as global.
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         93                               0.344086                     0.655914   
       clb          5                                   20.2                         12.2   
       dsp          0                                      0                            0   
      bram          1                                     72                           32   
Absorbed logical nets 14 out of 168 nets, 154 nets not absorbed.


Average number of bends per net: 2.48026  Maximum # of bends: 8

Number of global nets: 2
Number of routed nets (nonglobal): 152
Wire length results (in units of 1 clb segments)...
	Total wirelength: 1518, average net length: 9.98684
	Maximum net length: 25

Wire length results in terms of physical segments...
	Total wiring segments used: 609, average wire segments per net: 4.00658
	Maximum segments used by a net: 10
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.3:      0.4)   2 (  1.0%) |*
[      0.2:      0.3)   4 (  2.0%) |*
[      0.1:      0.2)  34 ( 17.2%) |**********
[        0:      0.1) 158 ( 79.8%) |***********************************************
Maximum routing channel utilization:      0.32 at (5,5)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       4   1.500      160
                         2       3   0.833      160
                         3       7   4.083      160
                         4      32  12.250      160
                         5      51  16.167      160
                         6      19   8.000      160
                         7      33  12.917      160
                         8      31  16.417      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       1   0.200      160
                         1      16   4.900      160
                         2       8   2.600      160
                         3       8   2.900      160
                         4      11   3.700      160
                         5      45  19.700      160
                         6      25  11.800      160
                         7      41  15.700      160
                         8       8   1.900      160
                         9       1   0.500      160
                        10       3   1.300      160

Total tracks in x-direction: 1440, in y-direction: 1760

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.13218e+06
	Total used logic block area: 817470

Routing area (in minimum width transistor areas)...
	Total routing area: 1.24882e+06, per logic tile: 10406.8

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1   2880
                                                      Y      1   2816
                                                      X      4   3744
                                                      Y      4   3872

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1      0.0521
                                             4      0.0491

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1       0.044
                                             4       0.039

Segment occupancy by length: Length utilization
                             ------ -----------
                             L1          0.0481
                             L4           0.044

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L1    0      0.0481
                             L4    1       0.044

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  3.2e-10:  6.4e-10) 16 (  8.7%) |**************
[  6.4e-10:  9.6e-10)  3 (  1.6%) |***
[  9.6e-10:  1.3e-09) 53 ( 28.8%) |************************************************
[  1.3e-09:  1.6e-09) 34 ( 18.5%) |*******************************
[  1.6e-09:  1.9e-09) 18 (  9.8%) |****************
[  1.9e-09:  2.2e-09) 20 ( 10.9%) |******************
[  2.2e-09:  2.6e-09)  8 (  4.3%) |*******
[  2.6e-09:  2.9e-09)  3 (  1.6%) |***
[  2.9e-09:  3.2e-09) 14 (  7.6%) |*************
[  3.2e-09:  3.5e-09) 15 (  8.2%) |**************

Final intra-domain worst hold slacks per constraint:
  clock0 to clock0 worst hold slack: 0.319552 ns
  clock1 to clock1 worst hold slack: 0.387892 ns

Final inter-domain worst hold slacks per constraint:
  clock0 to clock1 worst hold slack: 1.06866 ns
  clock1 to clock0 worst hold slack: 3.06852 ns

Final critical path delay (least slack): 4.29434 ns
Final setup Worst Negative Slack (sWNS): -1.79434 ns
Final setup Total Negative Slack (sTNS): -50.02 ns

Final setup slack histogram:
[ -1.8e-09: -1.5e-09) 25 ( 13.6%) |****************
[ -1.5e-09: -1.2e-09)  7 (  3.8%) |****
[ -1.2e-09: -8.4e-10)  0 (  0.0%) |
[ -8.4e-10: -5.2e-10)  0 (  0.0%) |
[ -5.2e-10:   -2e-10)  0 (  0.0%) |
[   -2e-10:  1.2e-10)  8 (  4.3%) |*****
[  1.2e-10:  4.3e-10) 38 ( 20.7%) |************************
[  4.3e-10:  7.5e-10)  9 (  4.9%) |******
[  7.5e-10:  1.1e-09) 77 ( 41.8%) |************************************************
[  1.1e-09:  1.4e-09) 20 ( 10.9%) |************

Final intra-domain critical path delays (CPDs):
  clock0 to clock0 CPD: 4.29434 ns (232.864 MHz)
  clock1 to clock1 CPD: 1.76636 ns (566.136 MHz)

Final inter-domain critical path delays (CPDs):
  clock0 to clock1 CPD: 2.40173 ns (416.367 MHz)
  clock1 to clock0 CPD: 4.26278 ns (234.589 MHz)

Final intra-domain worst setup slacks per constraint:
  clock0 to clock0 worst setup slack: -1.79434 ns
  clock1 to clock1 worst setup slack: 0.73364 ns

Final inter-domain worst setup slacks per constraint:
  clock0 to clock1 worst setup slack: 0.0982725 ns
  clock1 to clock0 worst setup slack: -1.76278 ns

Final geomean non-virtual intra-domain period: 2.75415 ns (363.088 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 1.24195 ns (805.186 MHz)

Writing Implementation Netlist: dpram_16x2048_post_synthesis.v
Writing Implementation Netlist: dpram_16x2048_post_synthesis.blif
Writing Implementation SDF    : dpram_16x2048_post_synthesis.sdf
Incr Slack updates 1 in 1.5219e-05 sec
Full Max Req/Worst Slack updates 1 in 1.5764e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 2.3867e-05 sec
Flow timing analysis took 0.0234134 seconds (0.0214894 STA, 0.00192394 slack) (16 full updates: 0 setup, 0 hold, 16 combined).
VPR succeeded
The entire flow of VPR took 1.68 seconds (max_rss 59.2 MiB)
Incr Slack updates 15 in 0.000191136 sec
Full Max Req/Worst Slack updates 2 in 2.9052e-05 sec
Incr Max Req/Worst Slack updates 13 in 0.000229863 sec
Incr Criticality updates 10 in 0.000225609 sec
Full Criticality updates 5 in 0.000136846 sec
