[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2847047 heartbeat IPC: 3.512 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 30 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2847047 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 30 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2847047 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 30 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 11335661 heartbeat IPC: 1.178 cumulative IPC: 1.178 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 18413401 heartbeat IPC: 1.413 cumulative IPC: 1.285 (Simulation time: 00 hr 02 min 01 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 26244486 heartbeat IPC: 1.277 cumulative IPC: 1.282 (Simulation time: 00 hr 02 min 46 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 30809063 cumulative IPC: 1.298 (Simulation time: 00 hr 03 min 30 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 30809063 cumulative IPC: 1.298 (Simulation time: 00 hr 03 min 30 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.298 instructions: 40000000 cycles: 30809063
CPU 0 Branch Prediction Accuracy: 95.61% MPKI: 9.923 Average ROB Occupancy at Mispredict: 48.25
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7227
BRANCH_CONDITIONAL: 8.05
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09323

cpu0->cpu0_STLB TOTAL        ACCESS:     197783 HIT:     194174 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197783 HIT:     194174 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 147.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568485 HIT:     460570 MISS:     107915 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430585 HIT:     343701 MISS:      86884 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35372 HIT:      21414 MISS:      13958 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95450 HIT:      95199 MISS:        251 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7078 HIT:        256 MISS:       6822 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 26.06 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3369900 HIT:    3098363 MISS:     271537 MSHR_MERGE:      71830
cpu0->cpu0_L1I LOAD         ACCESS:    3369900 HIT:    3098363 MISS:     271537 MSHR_MERGE:      71830
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.417 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13233015 HIT:   12813158 MISS:     419857 MSHR_MERGE:     146523
cpu0->cpu0_L1D LOAD         ACCESS:    7340582 HIT:    7042589 MISS:     297993 MSHR_MERGE:      67113
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5884691 HIT:    5769922 MISS:     114769 MSHR_MERGE:      79393
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7742 HIT:        647 MISS:       7095 MSHR_MERGE:         17
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.77 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2979609 HIT:    2934523 MISS:      45086 MSHR_MERGE:      29212
cpu0->cpu0_ITLB LOAD         ACCESS:    2979609 HIT:    2934523 MISS:      45086 MSHR_MERGE:      29212
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.366 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12502839 HIT:   12260937 MISS:     241902 MSHR_MERGE:      59993
cpu0->cpu0_DTLB LOAD         ACCESS:   12502839 HIT:   12260937 MISS:     241902 MSHR_MERGE:      59993
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.835 cycles
cpu0->LLC TOTAL        ACCESS:     136459 HIT:     129129 MISS:       7330 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      86884 HIT:      83720 MISS:       3164 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13958 HIT:      11241 MISS:       2717 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28795 HIT:      28690 MISS:        105 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6822 HIT:       5478 MISS:       1344 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 162.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        465
  ROW_BUFFER_MISS:       6760
  AVG DBUS CONGESTED CYCLE: 5.34
Channel 0 WQ ROW_BUFFER_HIT:          9
  ROW_BUFFER_MISS:        126
  FULL:          0
Channel 0 REFRESHES ISSUED:       2567
