$comment
	File created using the following command:
		vcd file LogicalStep_Lab2.msim.vcd -direction
$end
$date
	Thu Feb 15 19:44:33 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module logicalstep_lab2_top_vhd_vec_tst $end
$var wire 1 ! clkin_50 $end
$var wire 1 " leds [7] $end
$var wire 1 # leds [6] $end
$var wire 1 $ leds [5] $end
$var wire 1 % leds [4] $end
$var wire 1 & leds [3] $end
$var wire 1 ' leds [2] $end
$var wire 1 ( leds [1] $end
$var wire 1 ) leds [0] $end
$var wire 1 * pb_n [3] $end
$var wire 1 + pb_n [2] $end
$var wire 1 , pb_n [1] $end
$var wire 1 - pb_n [0] $end
$var wire 1 . seg7_char1 $end
$var wire 1 / seg7_char2 $end
$var wire 1 0 seg7_data [6] $end
$var wire 1 1 seg7_data [5] $end
$var wire 1 2 seg7_data [4] $end
$var wire 1 3 seg7_data [3] $end
$var wire 1 4 seg7_data [2] $end
$var wire 1 5 seg7_data [1] $end
$var wire 1 6 seg7_data [0] $end
$var wire 1 7 sw [7] $end
$var wire 1 8 sw [6] $end
$var wire 1 9 sw [5] $end
$var wire 1 : sw [4] $end
$var wire 1 ; sw [3] $end
$var wire 1 < sw [2] $end
$var wire 1 = sw [1] $end
$var wire 1 > sw [0] $end

$scope module i1 $end
$var wire 1 ? gnd $end
$var wire 1 @ vcc $end
$var wire 1 A unknown $end
$var wire 1 B devoe $end
$var wire 1 C devclrn $end
$var wire 1 D devpor $end
$var wire 1 E ww_devoe $end
$var wire 1 F ww_devclrn $end
$var wire 1 G ww_devpor $end
$var wire 1 H ww_clkin_50 $end
$var wire 1 I ww_pb_n [3] $end
$var wire 1 J ww_pb_n [2] $end
$var wire 1 K ww_pb_n [1] $end
$var wire 1 L ww_pb_n [0] $end
$var wire 1 M ww_sw [7] $end
$var wire 1 N ww_sw [6] $end
$var wire 1 O ww_sw [5] $end
$var wire 1 P ww_sw [4] $end
$var wire 1 Q ww_sw [3] $end
$var wire 1 R ww_sw [2] $end
$var wire 1 S ww_sw [1] $end
$var wire 1 T ww_sw [0] $end
$var wire 1 U ww_leds [7] $end
$var wire 1 V ww_leds [6] $end
$var wire 1 W ww_leds [5] $end
$var wire 1 X ww_leds [4] $end
$var wire 1 Y ww_leds [3] $end
$var wire 1 Z ww_leds [2] $end
$var wire 1 [ ww_leds [1] $end
$var wire 1 \ ww_leds [0] $end
$var wire 1 ] ww_seg7_data [6] $end
$var wire 1 ^ ww_seg7_data [5] $end
$var wire 1 _ ww_seg7_data [4] $end
$var wire 1 ` ww_seg7_data [3] $end
$var wire 1 a ww_seg7_data [2] $end
$var wire 1 b ww_seg7_data [1] $end
$var wire 1 c ww_seg7_data [0] $end
$var wire 1 d ww_seg7_char1 $end
$var wire 1 e ww_seg7_char2 $end
$var wire 1 f \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 g \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 h \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 i \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 j \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 k \clkin_50~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 l \clkin_50~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 m \clkin_50~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 n \clkin_50~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 o \pb_n[3]~input_o\ $end
$var wire 1 p \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 q \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 r \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 s \seg7_data[1]~output_o\ $end
$var wire 1 t \seg7_data[5]~output_o\ $end
$var wire 1 u \seg7_data[6]~output_o\ $end
$var wire 1 v \leds[0]~output_o\ $end
$var wire 1 w \leds[1]~output_o\ $end
$var wire 1 x \leds[2]~output_o\ $end
$var wire 1 y \leds[3]~output_o\ $end
$var wire 1 z \leds[4]~output_o\ $end
$var wire 1 { \leds[5]~output_o\ $end
$var wire 1 | \leds[6]~output_o\ $end
$var wire 1 } \leds[7]~output_o\ $end
$var wire 1 ~ \seg7_data[0]~output_o\ $end
$var wire 1 !! \seg7_data[2]~output_o\ $end
$var wire 1 "! \seg7_data[3]~output_o\ $end
$var wire 1 #! \seg7_data[4]~output_o\ $end
$var wire 1 $! \seg7_char1~output_o\ $end
$var wire 1 %! \seg7_char2~output_o\ $end
$var wire 1 &! \sw[0]~input_o\ $end
$var wire 1 '! \sw[4]~input_o\ $end
$var wire 1 (! \pb_n[2]~input_o\ $end
$var wire 1 )! \INST7|out_0[0]~0_combout\ $end
$var wire 1 *! \sw[1]~input_o\ $end
$var wire 1 +! \sw[5]~input_o\ $end
$var wire 1 ,! \INST6|FA1|FULL_ADDER_CARRY_OUTPUT~0_combout\ $end
$var wire 1 -! \sw[6]~input_o\ $end
$var wire 1 .! \sw[2]~input_o\ $end
$var wire 1 /! \INST7|out_0[2]~2_combout\ $end
$var wire 1 0! \sw[7]~input_o\ $end
$var wire 1 1! \sw[3]~input_o\ $end
$var wire 1 2! \INST6|FA2|FULL_ADDER_CARRY_OUTPUT~0_combout\ $end
$var wire 1 3! \INST7|out_0[3]~3_combout\ $end
$var wire 1 4! \INST6|FA1|FULL_ADDER_SUM_OUTPUT~combout\ $end
$var wire 1 5! \INST7|out_0[1]~1_combout\ $end
$var wire 1 6! \INST1|Mux5~0_combout\ $end
$var wire 1 7! \INST8|out_0[2]~3_combout\ $end
$var wire 1 8! \INST8|out_0[3]~4_combout\ $end
$var wire 1 9! \INST8|out_0[0]~0_combout\ $end
$var wire 1 :! \INST8|out_0[0]~1_combout\ $end
$var wire 1 ;! \INST8|out_0[1]~2_combout\ $end
$var wire 1 <! \INST2|Mux5~0_combout\ $end
$var wire 1 =! \clkin_50~input_o\ $end
$var wire 1 >! \clkin_50~inputclkctrl_outclk\ $end
$var wire 1 ?! \INST3|clk_proc:COUNT[0]~0_combout\ $end
$var wire 1 @! \INST3|clk_proc:COUNT[0]~q\ $end
$var wire 1 A! \INST3|clk_proc:COUNT[1]~1_combout\ $end
$var wire 1 B! \INST3|clk_proc:COUNT[1]~q\ $end
$var wire 1 C! \INST3|clk_proc:COUNT[1]~2\ $end
$var wire 1 D! \INST3|clk_proc:COUNT[2]~1_combout\ $end
$var wire 1 E! \INST3|clk_proc:COUNT[2]~q\ $end
$var wire 1 F! \INST3|clk_proc:COUNT[2]~2\ $end
$var wire 1 G! \INST3|clk_proc:COUNT[3]~1_combout\ $end
$var wire 1 H! \INST3|clk_proc:COUNT[3]~q\ $end
$var wire 1 I! \INST3|clk_proc:COUNT[3]~2\ $end
$var wire 1 J! \INST3|clk_proc:COUNT[4]~1_combout\ $end
$var wire 1 K! \INST3|clk_proc:COUNT[4]~q\ $end
$var wire 1 L! \INST3|clk_proc:COUNT[4]~2\ $end
$var wire 1 M! \INST3|clk_proc:COUNT[5]~1_combout\ $end
$var wire 1 N! \INST3|clk_proc:COUNT[5]~q\ $end
$var wire 1 O! \INST3|clk_proc:COUNT[5]~2\ $end
$var wire 1 P! \INST3|clk_proc:COUNT[6]~1_combout\ $end
$var wire 1 Q! \INST3|clk_proc:COUNT[6]~q\ $end
$var wire 1 R! \INST3|clk_proc:COUNT[6]~2\ $end
$var wire 1 S! \INST3|clk_proc:COUNT[7]~1_combout\ $end
$var wire 1 T! \INST3|clk_proc:COUNT[7]~q\ $end
$var wire 1 U! \INST3|clk_proc:COUNT[7]~2\ $end
$var wire 1 V! \INST3|clk_proc:COUNT[8]~1_combout\ $end
$var wire 1 W! \INST3|clk_proc:COUNT[8]~q\ $end
$var wire 1 X! \INST3|clk_proc:COUNT[8]~2\ $end
$var wire 1 Y! \INST3|clk_proc:COUNT[9]~1_combout\ $end
$var wire 1 Z! \INST3|clk_proc:COUNT[9]~q\ $end
$var wire 1 [! \INST3|clk_proc:COUNT[9]~2\ $end
$var wire 1 \! \INST3|clk_proc:COUNT[10]~1_combout\ $end
$var wire 1 ]! \INST3|clk_proc:COUNT[10]~q\ $end
$var wire 1 ^! \INST3|DOUT_TEMP[1]~0_combout\ $end
$var wire 1 _! \INST1|Mux1~0_combout\ $end
$var wire 1 `! \INST2|Mux1~0_combout\ $end
$var wire 1 a! \INST3|DOUT_TEMP[5]~1_combout\ $end
$var wire 1 b! \INST1|Mux0~0_combout\ $end
$var wire 1 c! \INST2|Mux0~0_combout\ $end
$var wire 1 d! \INST3|DOUT_TEMP[6]~2_combout\ $end
$var wire 1 e! \pb_n[1]~input_o\ $end
$var wire 1 f! \pb_n[0]~input_o\ $end
$var wire 1 g! \INST4|Mux3~0_combout\ $end
$var wire 1 h! \INST4|Mux2~0_combout\ $end
$var wire 1 i! \INST4|Mux1~0_combout\ $end
$var wire 1 j! \INST4|Mux0~0_combout\ $end
$var wire 1 k! \INST1|Mux6~0_combout\ $end
$var wire 1 l! \INST2|Mux6~0_combout\ $end
$var wire 1 m! \INST3|DOUT[0]~0_combout\ $end
$var wire 1 n! \INST1|Mux4~0_combout\ $end
$var wire 1 o! \INST2|Mux4~0_combout\ $end
$var wire 1 p! \INST3|DOUT[2]~2_combout\ $end
$var wire 1 q! \INST2|Mux3~0_combout\ $end
$var wire 1 r! \INST1|Mux3~0_combout\ $end
$var wire 1 s! \INST3|DOUT[3]~3_combout\ $end
$var wire 1 t! \INST2|Mux2~0_combout\ $end
$var wire 1 u! \INST1|Mux2~0_combout\ $end
$var wire 1 v! \INST3|DOUT[4]~4_combout\ $end
$var wire 1 w! \INST3|ALT_INV_DOUT[4]~4_combout\ $end
$var wire 1 x! \INST3|ALT_INV_DOUT[3]~3_combout\ $end
$var wire 1 y! \INST3|ALT_INV_DOUT[2]~2_combout\ $end
$var wire 1 z! \INST3|ALT_INV_DOUT[0]~0_combout\ $end
$var wire 1 {! \INST3|ALT_INV_clk_proc:COUNT[10]~q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
1.
0/
0?
1@
xA
1B
1C
1D
1E
1F
1G
xH
1d
0e
xo
0p
zq
zr
zs
zt
zu
1v
0w
0x
0y
0z
0{
0|
0}
x~
1!!
x"!
0#!
1$!
0%!
1&!
1'!
x(!
x)!
0*!
1+!
1,!
1-!
0.!
0/!
00!
11!
12!
x3!
04!
05!
06!
x7!
08!
19!
1:!
x;!
x<!
x=!
x>!
1?!
0@!
0A!
0B!
0C!
0D!
0E!
1F!
0G!
0H!
0I!
0J!
0K!
1L!
0M!
0N!
0O!
0P!
0Q!
1R!
0S!
0T!
0U!
0V!
0W!
1X!
0Y!
0Z!
0[!
0\!
0]!
x^!
x_!
x`!
xa!
xb!
xc!
xd!
1e!
1f!
1g!
0h!
0i!
0j!
xk!
xl!
xm!
0n!
0o!
0p!
xq!
xr!
xs!
1t!
xu!
1v!
0w!
xx!
1y!
xz!
1{!
x*
x+
1,
1-
07
18
19
1:
1;
0<
0=
1>
0"
0#
0$
0%
0&
0'
0(
1)
z0
z1
02
x3
14
z5
x6
xI
xJ
1K
1L
0M
1N
1O
1P
1Q
0R
0S
1T
0U
0V
0W
0X
0Y
0Z
0[
1\
z]
z^
0_
x`
1a
zb
xc
1k
1l
1m
xn
0f
0g
0h
0i
0j
$end
#100000
0-
0L
0f!
1h!
1i!
1j!
1y
1x
1w
1Y
1Z
1[
1(
1'
1&
#200000
1-
0,
1L
0K
0e!
1f!
0g!
0v
0\
0)
#300000
0-
0L
0f!
1g!
0h!
0i!
0j!
0y
0x
0w
1v
0Y
0Z
0[
1\
1)
0(
0'
0&
#400000
1-
1,
17
08
0:
0;
1<
1L
1K
1R
0Q
0P
0N
1M
10!
0-!
0'!
01!
1.!
1e!
1f!
1)!
0,!
14!
x:!
0g!
x/!
07!
03!
x8!
0v
xo!
xt!
x5!
1/!
02!
x6!
1u!
0\
x3!
09!
0k!
xv!
xp!
0)
xy!
xw!
0:!
xk!
xn!
xu!
x#!
x!!
0<!
0l!
0t!
x_
xa
x4
x2
0v!
0m!
1^!
1z!
1w!
1#!
1~
1_
1c
16
12
#500000
0-
0L
0f!
1g!
1h!
1i!
1j!
1y
1x
1w
1v
1Y
1Z
1[
1\
1)
1(
1'
1&
#600000
1-
0,
1L
0K
0e!
1f!
#700000
0-
0L
0f!
0g!
0h!
0i!
0j!
0y
0x
0w
0v
0Y
0Z
0[
0\
0)
0(
0'
0&
#800000
1-
1,
18
1;
0<
09
1=
1L
1K
1S
0R
1Q
0O
1N
1-!
0+!
11!
0.!
1*!
1e!
1f!
15!
19!
1j!
0;!
x/!
x7!
1y
x<!
xl!
xt!
x:!
1Y
xv!
xm!
x^!
1&
xz!
xw!
x#!
x~
x_
xc
x6
x2
#900000
0-
0L
0f!
1g!
1h!
1i!
1x
1w
1v
1Z
1[
1\
1)
1(
1'
#1000000
1-
0,
1L
0K
0e!
1f!
0j!
0y
0Y
0&
#1100000
0-
0L
0f!
0g!
0h!
0i!
1j!
1y
0x
0w
0v
1Y
0Z
0[
0\
0)
0(
0'
1&
#1200000
1-
1,
08
1<
07
1L
1K
1R
0N
0M
00!
0-!
1.!
1e!
1f!
1/!
07!
13!
08!
09!
0j!
0y
0:!
0<!
0c!
0o!
16!
0_!
1b!
0k!
1n!
1r!
0u!
0Y
0p!
0d!
1^!
0`!
0l!
0q!
0t!
0&
1y!
0u
0v!
0s!
0m!
1a!
1!!
1z!
1x!
1w!
0]
1a
00
1#!
1"!
1~
14
1_
1`
1c
16
13
12
#1300000
0-
0L
0f!
1g!
1h!
1i!
1j!
1y
1x
1w
1v
1Y
1Z
1[
1\
1)
1(
1'
1&
#1400000
1-
0,
1L
0K
0e!
1f!
#1500000
0-
0L
0f!
0g!
0h!
0i!
0j!
0y
0x
0w
0v
0Y
0Z
0[
0\
0)
0(
0'
0&
#1600000
