0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/CR/Desktop/arqui/ArquiComp2021/TrabajosPacticos/TP2/UART.sim/sim_1/behav/xsim/glbl.v,1635625700,verilog,,,,glbl,,,,,,,,
C:/Users/CR/Desktop/arqui/ArquiComp2021/TrabajosPacticos/TP2/UART.srcs/sim_1/imports/Downloads/TestBaudRateGenerate.v,1635619052,verilog,,,,TestBaudRateGenerator,,,,,,,,
C:/Users/CR/Desktop/arqui/ArquiComp2021/TrabajosPacticos/TP2/UART.srcs/sources_1/imports/TP1/alu.v,1635625700,verilog,,C:/Users/CR/Desktop/arqui/ArquiComp2021/TrabajosPacticos/TP2/UART.srcs/sources_1/new/interface.v,,alu,,,,,,,,
C:/Users/CR/Desktop/arqui/ArquiComp2021/TrabajosPacticos/TP2/UART.srcs/sources_1/new/BaudRate_generator.v,1635625700,verilog,,C:/Users/CR/Desktop/arqui/ArquiComp2021/TrabajosPacticos/TP2/UART.srcs/sources_1/new/rx_uart.v,,BaudRate_generatormodule,,,,,,,,
C:/Users/CR/Desktop/arqui/ArquiComp2021/TrabajosPacticos/TP2/UART.srcs/sources_1/new/interface.v,1637254031,verilog,,C:/Users/CR/Desktop/arqui/ArquiComp2021/TrabajosPacticos/TP2/UART.srcs/sources_1/new/test_interface_Rx.v,,interface,,,,,,,,
C:/Users/CR/Desktop/arqui/ArquiComp2021/TrabajosPacticos/TP2/UART.srcs/sources_1/new/rx_uart.v,1636062583,verilog,,C:/Users/CR/Desktop/testRxUart.v,,rx_uart,,,,,,,,
C:/Users/CR/Desktop/arqui/ArquiComp2021/TrabajosPacticos/TP2/UART.srcs/sources_1/new/test_interface_Rx.v,1637254643,verilog,,,,test_interface_Rx,,,,,,,,
C:/Users/CR/Desktop/testRxUart.v,1636061705,verilog,,,,testRxUart,,,,,,,,
