# OddParity-bit-Generator-using-FSM
This project designs an Odd Parity Bit Generator using an FSM that monitors serial input data and tracks parity. After data transmission, it outputs a parity bit to ensure an odd number of 1s, enabling basic error detection.

## ğŸ¯ Objective

- Step 1:  To design an FSM-based odd parity generator

- Step 2:  To understand FSM concepts in Verilog

- Step 3:  To verify functionality through simulation

## âš™ï¸Inputs and Outputs

### Inputs:

- `clk` : Clock signal

- `rst` : Active-high reset

- `data_in` : Serial input data bit

### Output:

- `parity_out` : Generated odd parity bit

## ğŸ”FSM Description

The FSM tracks whether the number of received 1s is even or odd:

- State S0 â†’ Even number of 1â€™s

- State S1 â†’ Odd number of 1â€™s

State transitions occur on each clock edge based on data_in.

## ğŸ“‹ Truth Table
```
+---------+-----------+------------+
| State   | data_in   | Next State |
+---------+-----------+------------+
| Even    |     0     |    Even    |
| Even    |     1     |     Odd    |
| Odd     |     0     |     Odd    |
| Odd     |     1     |    Even    |
+---------+-----------+------------+
```

If final state is Even, parity bit = 1

If final state is Odd, parity bit = 0

## ğŸ§© File Structure
```
Odd_Parity_FSM/
â”‚
â”œâ”€â”€ odd_parity_fsm.v        # FSM-based Verilog design
â”œâ”€â”€ odd_parity_fsm_tb.v     # Testbench
â”œâ”€â”€ README.md               # Project documentation
```
## ğŸ§ª Simulation

- Tool Used: Xilinx Vivado

- The testbench applies various serial input sequences.

- Waveforms verify correct FSM transitions and parity generation.

## â–¶ï¸ How to Run the Project (Vivado)

1. Open Xilinx Vivado

2. Create a New Project

3. Add **odd_parity_fsm.v** as Design Source

4. Add **odd_parity_fsm_tb.v** as Simulation Source

5. Set testbench as Top Module

6. Run Behavioral Simulation

7. Observe parity output in waveform window

## ğŸ› ï¸ Tools & Technologies

- Verilog HDL

- FSM (Finite State Machine)

- Xilinx Vivado

## ğŸ“š Applications

1. Digital communication systems

2. Error detection mechanisms

3. Data transmission protocols

## ğŸ‘©â€ğŸ’» Author

*Divyani Hazari
Final Year ECE Student
