
**** 09/13/19 10:30:51 ****** PSpice 16.5.0 (April 2011) ****** ID# 0 ********

 ** Profile: "SCHEMATIC1-bias"  [ C:\Users\Alondra González\Desktop\Practica 1\Practica 1.5\practica 1-5-pspicefiles\schematic1\bias.


 ****     CIRCUIT DESCRIPTION


******************************************************************************




** Creating circuit file "bias.cir" 
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries: 
* Profile Libraries :
* Local Libraries :
* From [PSPICE NETLIST] section of C:\Cadence\SPB_16.5\tools\PSpice\PSpice.ini file:
.lib "nom.lib" 

*Analysis directives: 
.TRAN 50u 60ms 0 50u 
.PROBE V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*)) 
.INC "..\SCHEMATIC1.net" 



**** INCLUDING SCHEMATIC1.net ****
* source PRACTICA 1-5
D_D1         N14673 N14735 Dbreak 
D_D2         N14673 N14735 Dbreak 
D_D3         N14735 N14706 Dbreak 
D_D4         N14735 N14706 Dbreak 
C_Cf         N14706 N14673 1mF
R_Rcarga         N14673 N14706  10 TC=0,0 
L_Lr         N15577 N14735  1mH  
V_V1         N15577 N14735  
+SIN 0 120 60 0 0 0
R_R1         N14673 0 10M

**** RESUMING bias.cir ****
.END

ERROR(ORPSIM-15143): Voltage source and/or inductor loop involving V_V1. You may break the loop by adding a series resistance
