# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Project_29.srcs/sources_1/imports/new/CONT_UNIT_0.vhd" \
"../../../../Project_29.srcs/sources_1/imports/new/DATAPATH_0.vhd" \
"../../../../Project_29.srcs/sources_1/new/TOP_00.vhd" \
"../../../../Project_29.srcs/sim_1/new/TOP_00_TB.vhd" \

# Do not sort compile order
nosort
