
---------- Begin Simulation Statistics ----------
final_tick                               161755465000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 150745                       # Simulator instruction rate (inst/s)
host_mem_usage                                 664256                       # Number of bytes of host memory used
host_op_rate                                   151041                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   663.37                       # Real time elapsed on the host
host_tick_rate                              243837663                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.161755                       # Number of seconds simulated
sim_ticks                                161755465000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.617555                       # CPI: cycles per instruction
system.cpu.discardedOps                        191288                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        29457175                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.618217                       # IPC: instructions per cycle
system.cpu.numCycles                        161755465                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526151     46.43%     46.43% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42691081     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958393     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132298290                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       165132                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        213458                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          221                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       622871                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          151                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1245289                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            153                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4487221                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735935                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80992                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2105115                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2102973                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.898248                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65406                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             702                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              413                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          166                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51408817                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51408817                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51415297                       # number of overall hits
system.cpu.dcache.overall_hits::total        51415297                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       626582                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         626582                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       628523                       # number of overall misses
system.cpu.dcache.overall_misses::total        628523                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  35803815000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  35803815000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  35803815000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  35803815000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52035399                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52035399                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52043820                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52043820                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012041                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012041                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012077                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012077                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57141.467517                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57141.467517                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56965.003667                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56965.003667                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       608650                       # number of writebacks
system.cpu.dcache.writebacks::total            608650                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4798                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4798                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4798                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4798                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       621784                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       621784                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       622280                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       622280                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  33681736000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  33681736000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  33774441000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  33774441000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011949                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011949                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011957                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011957                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 54169.512242                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54169.512242                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 54275.311757                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54275.311757                       # average overall mshr miss latency
system.cpu.dcache.replacements                 622152                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40810352                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40810352                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       275805                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        275805                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  11854574000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11854574000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41086157                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41086157                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006713                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006713                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42981.722594                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42981.722594                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          587                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          587                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       275218                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       275218                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11210310000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11210310000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006699                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006699                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40732.473893                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40732.473893                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10598465                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10598465                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       350777                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       350777                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23949241000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23949241000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949242                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949242                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.032037                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032037                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68274.832728                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68274.832728                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4211                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4211                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       346566                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       346566                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  22471426000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22471426000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031652                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031652                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64840.249765                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64840.249765                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         6480                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          6480                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1941                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1941                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.230495                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.230495                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          496                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          496                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     92705000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     92705000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.058900                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.058900                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 186905.241935                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 186905.241935                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 161755465000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.974683                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52037653                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            622280                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.624177                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            449000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.974683                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999802                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999802                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          127                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         833324616                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        833324616                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 161755465000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 161755465000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 161755465000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42690764                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43481119                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11027775                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      6560858                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6560858                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      6560858                       # number of overall hits
system.cpu.icache.overall_hits::total         6560858                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          138                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            138                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          138                       # number of overall misses
system.cpu.icache.overall_misses::total           138                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     27939000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     27939000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     27939000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     27939000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      6560996                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6560996                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      6560996                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6560996                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000021                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000021                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 202456.521739                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 202456.521739                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 202456.521739                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 202456.521739                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           12                       # number of writebacks
system.cpu.icache.writebacks::total                12                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          138                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          138                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          138                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          138                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     27663000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     27663000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     27663000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     27663000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000021                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000021                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000021                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000021                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 200456.521739                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 200456.521739                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 200456.521739                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 200456.521739                       # average overall mshr miss latency
system.cpu.icache.replacements                     12                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      6560858                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6560858                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          138                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           138                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     27939000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     27939000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      6560996                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6560996                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 202456.521739                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 202456.521739                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          138                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          138                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     27663000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     27663000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 200456.521739                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 200456.521739                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 161755465000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           120.867724                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6560996                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               138                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          47543.449275                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            183000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   120.867724                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.944279                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.944279                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          126                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         104976074                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        104976074                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 161755465000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 161755465000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 161755465000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 161755465000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196363                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    2                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               574084                       # number of demand (read+write) hits
system.l2.demand_hits::total                   574086                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   2                       # number of overall hits
system.l2.overall_hits::.cpu.data              574084                       # number of overall hits
system.l2.overall_hits::total                  574086                       # number of overall hits
system.l2.demand_misses::.cpu.inst                136                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              48196                       # number of demand (read+write) misses
system.l2.demand_misses::total                  48332                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               136                       # number of overall misses
system.l2.overall_misses::.cpu.data             48196                       # number of overall misses
system.l2.overall_misses::total                 48332                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     27040000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  16288075748                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      16315115748                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     27040000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  16288075748                       # number of overall miss cycles
system.l2.overall_miss_latency::total     16315115748                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              138                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           622280                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               622418                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             138                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          622280                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              622418                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.985507                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.077451                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.077652                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.985507                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.077451                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.077652                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 198823.529412                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 337954.928791                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 337563.431019                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 198823.529412                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 337954.928791                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 337563.431019                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               33131                       # number of writebacks
system.l2.writebacks::total                     33131                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           136                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         48194                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             48330                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          136                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        48194                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            48330                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     24320000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15323746748                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15348066748                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     24320000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15323746748                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15348066748                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.985507                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.077447                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.077649                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.985507                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.077447                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.077649                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 178823.529412                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 317959.637050                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 317568.109828                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 178823.529412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 317959.637050                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 317568.109828                       # average overall mshr miss latency
system.l2.replacements                          44251                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       608650                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           608650                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       608650                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       608650                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           12                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               12                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           12                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           12                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            309763                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                309763                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           36803                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               36803                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13928065748                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13928065748                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        346566                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            346566                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.106193                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.106193                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 378449.195663                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 378449.195663                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        36803                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          36803                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  13192005748                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13192005748                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.106193                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.106193                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 358449.195663                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 358449.195663                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          136                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              136                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     27040000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     27040000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          138                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            138                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.985507                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.985507                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 198823.529412                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 198823.529412                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          136                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          136                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     24320000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24320000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.985507                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.985507                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 178823.529412                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 178823.529412                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        264321                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            264321                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        11393                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           11393                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2360010000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2360010000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       275714                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        275714                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.041322                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.041322                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 207145.615729                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 207145.615729                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        11391                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        11391                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2131741000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2131741000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.041315                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.041315                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 187142.568695                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 187142.568695                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 161755465000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4089.534914                       # Cycle average of tags in use
system.l2.tags.total_refs                     1244358                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     48347                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     25.738060                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    162000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.269171                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        13.902836                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4069.362907                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001531                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003394                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.993497                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998422                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4094                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  19958123                       # Number of tag accesses
system.l2.tags.data_accesses                 19958123                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 161755465000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    530096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    771073.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.204723442750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        29895                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        29895                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              817582                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             501425                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       48330                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      33131                       # Number of write requests accepted
system.mem_ctrls.readBursts                    773280                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   530096                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     31                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      15.92                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      37.74                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                        16                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                    121013                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                773280                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::9                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::10                    0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               530096                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::9                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::10                   0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   26137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   29609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   39426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   39503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   39575                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   39613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   39645                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   39666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   39684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   39731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  39787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  39852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  39954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  39969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  40088                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  41458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  22192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  18719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   8902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   8825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                   8753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                   8715                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                   8683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                   8662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                   8644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                   8597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                   8541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                   8476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                   8374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                   8359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                   8240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                   6870                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  18600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  16371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  26601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  26596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  26593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  26378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  26358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  26356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  26142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  26124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  26124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  26124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  26122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  26120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  26023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  25507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  10390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  10362                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        29895                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.865462                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     10.524417                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    510.924777                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        29885     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-12287            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-16383            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-20479            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-36863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-69631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         29895                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        29895                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.730891                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.294890                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.689646                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            24358     81.48%     81.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1507      5.04%     86.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              221      0.74%     87.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              246      0.82%     88.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              474      1.59%     89.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               12      0.04%     89.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.02%     89.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%     89.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               19      0.06%     89.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              223      0.75%     90.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                6      0.02%     90.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.01%     90.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               75      0.25%     90.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                6      0.02%     90.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               11      0.04%     90.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               12      0.04%     90.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32             2706      9.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                5      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         29895                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                49489920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33926144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    305.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    209.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  157032035000                       # Total gap between requests
system.mem_ctrls.avgGap                    1927695.89                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       139264                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     49348672                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     33924160                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 860953.909656159114                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 305081945.763007164001                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 209724969.725134193897                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2176                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       771104                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       530096                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    182663500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 145161873500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4468383849000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     83944.62                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data    188252.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   8429386.09                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       139264                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     49350656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      49489920                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       139264                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       139264                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     33926144                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     33926144                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          136                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        48194                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          48330                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        33131                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         33131                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       860954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    305094211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        305955165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       860954                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       860954                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    209737235                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       209737235                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    209737235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       860954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    305094211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       515692400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               773249                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              530065                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        48688                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        48592                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        48753                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        48464                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        48480                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        48464                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        48256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        48160                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        48000                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        48160                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        48192                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        48240                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        48224                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        48224                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        48208                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        48144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        33136                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        33184                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        33377                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        33232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        33248                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        33216                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        33280                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        33104                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        33088                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        33056                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        33024                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        33024                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        33024                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        33024                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        33024                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        33024                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            130846118250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            3866245000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       145344537000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               169216.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          187966.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              716059                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             490786                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            92.60                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.59                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        96469                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   864.651816                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   706.476909                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   326.981258                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5041      5.23%      5.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         9211      9.55%     14.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          476      0.49%     15.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          379      0.39%     15.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          559      0.58%     16.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          327      0.34%     16.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         3025      3.14%     19.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         6445      6.68%     26.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        71006     73.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        96469                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              49487936                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           33924160                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              305.942900                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              209.724970                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.03                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.64                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 161755465000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       346097220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       183955035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     2769298980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    1387355940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12768531360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   5284910040                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  57663648000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   80403796575                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   497.070047                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 149641360000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5401240000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   6712865000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       342691440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       182144820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     2751698880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    1379583360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12768531360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   5233628850                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  57706832160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   80365110870                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   496.830885                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 149753703250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5401240000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   6600521750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 161755465000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11527                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        33131                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10968                       # Transaction distribution
system.membus.trans_dist::ReadExReq             36803                       # Transaction distribution
system.membus.trans_dist::ReadExResp            36803                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11527                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       140759                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 140759                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     83416064                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                83416064                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             48346                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   48346    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               48346                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 161755465000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          2378065000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3162001500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            275852                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       641781                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           12                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           24622                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           346566                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          346566                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           138                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       275714                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          288                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1866712                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1867000                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       153600                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   1260472320                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             1260625920                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           44251                       # Total snoops (count)
system.tol2bus.snoopTraffic                  33926144                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           666669                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000564                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023868                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 666295     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    372      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             666669                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 161755465000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        20722911543                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4554000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       20535241998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            12.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
