5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd task2.1.vcd -o task2.1.cdd -v task2.1.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" task2.1.v 1 38 1
2 1 5 8000c 1 3d 121002 0 0 1 34 2 $u0
2 2 11 8000c 1 3d 121002 0 0 1 34 2 $u1
1 a 3 830004 1 0 0 0 1 33 2
1 c 3 830007 1 0 0 0 1 33 102
4 1 0 0
4 2 0 0
3 1 main.$u0 "main.$u0" task2.1.v 0 9 1
2 3 6 10011 1 3b 131002 0 0 1 34 2 delay_for_awhile
2 4 7 50008 1 0 20004 0 0 1 36 0
2 5 7 10001 0 1 400 0 0 a
2 6 7 10008 1 37 6 4 5
2 7 8 20003 1 0 20008 0 0 32 96 44 0 0 0 0 0 0 0
2 8 8 10003 2 2c 22000a 7 0 32 34 aa aa aa aa aa aa aa aa
4 8 0 0
4 6 8 8
4 3 6 0
3 1 main.$u1 "main.$u1" task2.1.v 0 15 1
2 9 12 50008 1 0 20004 0 0 1 36 0
2 10 12 10001 0 1 400 0 0 c
2 11 12 10008 1 37 11006 9 10
2 12 13 20003 1 0 20008 0 0 32 96 44 0 0 0 0 0 0 0
2 13 13 10003 2 2c 22000a 12 0 32 34 aa aa aa aa aa aa aa aa
2 14 14 50008 1 0 20008 0 0 1 36 1
2 15 14 10001 0 1 400 0 0 c
2 16 14 10008 1 37 a 14 15
4 16 0 0
4 13 16 0
4 11 13 13
3 1 main.$u2 "main.$u2" task2.1.v 0 24 1
3 3 main.delay_for_awhile "main.delay_for_awhile" task2.1.v 26 36 1
2 17 30 4 1 3d 131002 0 0 1 34 2 $u3
1 b 28 830004 1 0 0 0 1 33 102
4 17 0 0
3 1 main.delay_for_awhile.$u3 "main.delay_for_awhile.$u3" task2.1.v 0 34 1
2 18 31 60009 1 0 20004 0 0 1 36 0
2 19 31 20002 0 1 400 0 0 b
2 20 31 20009 1 37 11006 18 19
2 21 32 c000c 2 1 c 0 0 c
2 22 32 4000a 0 2a 20000 0 0 1 34 2
2 23 32 4000c 3 27 2000a 21 22 1 34 2
2 24 33 60009 1 0 20008 0 0 1 36 1
2 25 33 20002 0 1 400 0 0 b
2 26 33 20009 1 37 a 24 25
4 26 0 0
4 23 26 0
4 20 23 23
