Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Fri Sep 27 23:51:51 2024
| Host         : sgk running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file source_timing_summary_routed.rpt -pb source_timing_summary_routed.pb -rpx source_timing_summary_routed.rpx -warn_on_violation
| Design       : source
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                     Violations  
-------  --------  ------------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert    4           
LATCH-1  Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 2 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I[3]
                            (input port)
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.167ns  (logic 5.874ns (52.603%)  route 5.293ns (47.397%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT2=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  I[3] (IN)
                         net (fo=0)                   0.000     0.000    I[3]
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  I_IBUF[3]_inst/O
                         net (fo=6, routed)           2.699     4.173    I_IBUF[3]
    SLICE_X43Y21         LUT2 (Prop_lut2_I1_O)        0.152     4.325 r  Y_reg[0]_i_3/O
                         net (fo=2, routed)           0.921     5.246    Y_reg[0]/PRE
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.326     5.572 r  Y_reg[0]/L3_1/O
                         net (fo=1, routed)           0.000     5.572    Y_reg[0]/D0
    SLICE_X43Y21         LDCE (DToQ_ldce_D_Q)         0.373     5.945 r  Y_reg[0]/L7/Q
                         net (fo=1, routed)           1.673     7.618    Y_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         3.549    11.167 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.167    Y[0]
    N20                                                               r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[3]
                            (input port)
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.593ns  (logic 5.645ns (53.289%)  route 4.948ns (46.711%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT3=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  I[3] (IN)
                         net (fo=0)                   0.000     0.000    I[3]
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  I_IBUF[3]_inst/O
                         net (fo=6, routed)           2.592     4.066    I_IBUF[3]
    SLICE_X42Y21         LUT3 (Prop_lut3_I1_O)        0.124     4.190 r  Y_reg[1]_i_2/O
                         net (fo=2, routed)           0.691     4.881    Y_reg[1]/PRE
    SLICE_X42Y21         LUT3 (Prop_lut3_I0_O)        0.124     5.005 r  Y_reg[1]/L3_1/O
                         net (fo=1, routed)           0.000     5.005    Y_reg[1]/D0
    SLICE_X42Y21         LDCE (DToQ_ldce_D_Q)         0.374     5.379 r  Y_reg[1]/L7/Q
                         net (fo=1, routed)           1.665     7.045    Y_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         3.549    10.593 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.593    Y[1]
    P20                                                               r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[3]
                            (input port)
  Destination:            EOUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.248ns  (logic 5.450ns (53.179%)  route 4.798ns (46.821%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  I[3] (IN)
                         net (fo=0)                   0.000     0.000    I[3]
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  I_IBUF[3]_inst/O
                         net (fo=6, routed)           2.651     4.125    I_IBUF[3]
    SLICE_X43Y20         LUT5 (Prop_lut5_I4_O)        0.152     4.277 r  EOUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.148     6.425    EOUT_OBUF
    Y16                  OBUF (Prop_obuf_I_O)         3.824    10.248 r  EOUT_OBUF_inst/O
                         net (fo=0)                   0.000    10.248    EOUT
    Y16                                                               r  EOUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[3]
                            (input port)
  Destination:            GS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.513ns  (logic 5.151ns (54.150%)  route 4.362ns (45.850%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  I[3] (IN)
                         net (fo=0)                   0.000     0.000    I[3]
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  I_IBUF[3]_inst/O
                         net (fo=6, routed)           2.651     4.125    I_IBUF[3]
    SLICE_X43Y20         LUT5 (Prop_lut5_I4_O)        0.124     4.249 r  GS_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.711     5.960    GS_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         3.553     9.513 r  GS_OBUF_inst/O
                         net (fo=0)                   0.000     9.513    GS
    Y18                                                               r  GS (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I[1]
                            (input port)
  Destination:            GS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.332ns  (logic 1.545ns (66.276%)  route 0.786ns (33.724%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  I[1] (IN)
                         net (fo=0)                   0.000     0.000    I[1]
    U20                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  I_IBUF[1]_inst/O
                         net (fo=3, routed)           0.433     0.680    I_IBUF[1]
    SLICE_X43Y20         LUT5 (Prop_lut5_I1_O)        0.045     0.725 r  GS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.353     1.078    GS_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         1.254     2.332 r  GS_OBUF_inst/O
                         net (fo=0)                   0.000     2.332    GS
    Y18                                                               r  GS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[1]
                            (input port)
  Destination:            EOUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.667ns  (logic 1.676ns (62.847%)  route 0.991ns (37.153%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 f  I[1] (IN)
                         net (fo=0)                   0.000     0.000    I[1]
    U20                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  I_IBUF[1]_inst/O
                         net (fo=3, routed)           0.433     0.680    I_IBUF[1]
    SLICE_X43Y20         LUT5 (Prop_lut5_I1_O)        0.046     0.726 r  EOUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.558     1.283    EOUT_OBUF
    Y16                  OBUF (Prop_obuf_I_O)         1.384     2.667 r  EOUT_OBUF_inst/O
                         net (fo=0)                   0.000     2.667    EOUT
    Y16                                                               r  EOUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[2]
                            (input port)
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.851ns  (logic 1.671ns (58.590%)  route 1.181ns (41.410%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT3=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  I[2] (IN)
                         net (fo=0)                   0.000     0.000    I[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  I_IBUF[2]_inst/O
                         net (fo=5, routed)           0.684     0.903    I_IBUF[2]
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.045     0.948 f  Y_reg[0]_i_2/O
                         net (fo=2, routed)           0.168     1.117    Y_reg[0]/CLR
    SLICE_X43Y21         LUT3 (Prop_lut3_I1_O)        0.045     1.162 r  Y_reg[0]/L3_1/O
                         net (fo=1, routed)           0.000     1.162    Y_reg[0]/D0
    SLICE_X43Y21         LDCE (DToQ_ldce_D_Q)         0.112     1.274 r  Y_reg[0]/L7/Q
                         net (fo=1, routed)           0.328     1.602    Y_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         1.250     2.851 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.851    Y[0]
    N20                                                               r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[2]
                            (input port)
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.863ns  (logic 1.673ns (58.416%)  route 1.191ns (41.584%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT3=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  I[2] (IN)
                         net (fo=0)                   0.000     0.000    I[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  I_IBUF[2]_inst/O
                         net (fo=5, routed)           0.687     0.906    I_IBUF[2]
    SLICE_X42Y21         LUT3 (Prop_lut3_I0_O)        0.045     0.951 f  Y_reg[1]_i_1/O
                         net (fo=2, routed)           0.171     1.123    Y_reg[1]/CLR
    SLICE_X42Y21         LUT3 (Prop_lut3_I1_O)        0.045     1.168 r  Y_reg[1]/L3_1/O
                         net (fo=1, routed)           0.000     1.168    Y_reg[1]/D0
    SLICE_X42Y21         LDCE (DToQ_ldce_D_Q)         0.114     1.282 r  Y_reg[1]/L7/Q
                         net (fo=1, routed)           0.332     1.614    Y_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         1.250     2.863 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.863    Y[1]
    P20                                                               r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------





