// SPDX-License-Identifier: AGPL-3.0-only

//! Qwen3SsmLayer constructors + setters.

use super::*;

impl Qwen3SsmLayer {
    pub fn new(
        input_norm: DenseWeight,
        ssm: SsmWeights,
        post_attn_norm: DenseWeight,
        ffn: FfnComponent,
        qkvz_nvfp4: Option<QuantizedWeight>,
        config: &atlas_core::config::ModelConfig,
        gpu: &dyn GpuBackend,
    ) -> Result<Self> {
        let nv = config.linear_num_value_heads;
        let vd = config.linear_value_head_dim;
        let nk = config.linear_num_key_heads;
        let kd = config.linear_key_head_dim;
        let d_conv = config.linear_conv_kernel_dim;

        // conv_dim = Q_flat + K_flat + V_flat = 2*key_dim + value_dim = 8192
        let conv_dim = nk * kd * 2 + nv * vd;

        // gfx1151/RDNA3.5: persistent GDN prefill kernels exceed the 64 KB LDS
        // cap; route to the global-memory split4 path (set by build.rs).
        // gfx1151/RDNA3.5: the persistent GDN prefill kernels need >64 KB LDS
        // (H[kd*vd] FP32 = 64 KB at kd=vd=128). Route to the global-memory
        // split4 path when ATLAS_FORCE_GLOBAL_GDN is set (run-serve.sh on AMD).
        let force_global_gdn = std::env::var("ATLAS_FORCE_GLOBAL_GDN").is_ok();
        Ok(Self {
            input_norm,
            ssm,
            post_attn_norm,
            ffn,
            qkvz_nvfp4,
            qkvz_nvfp4_t: None,
            out_proj_nvfp4_t: None,
            out_proj_dense: None,
            qkvz_fp8w: None,
            out_proj_fp8w: None,
            sequential_qkvz: false,
            rms_norm_residual_k: if config.use_fp32_residual() {
                gpu.kernel("norm", "rms_norm_residual_f32")
                    .or_else(|_| gpu.kernel("norm", "rms_norm_residual"))?
            } else {
                gpu.kernel("norm", "rms_norm_residual")?
            },
            gated_rms_norm_k: gpu.kernel("norm", "gated_rms_norm")?,
            gated_rms_norm_f32_k: super::super::try_kernel(gpu, "norm", "gated_rms_norm_f32_input"),
            dense_gemv_k: gpu.kernel("gemv", "dense_gemv_bf16")?,
            w4a16_gemv_k: gpu.kernel("w4a16_gemv", "w4a16_gemv")?,
            w8a16_gemv_k: gpu.kernel("w8a16_gemv", "w8a16_gemv")?,
            w4a16_gemv_qkvz_k: gpu.kernel("w4a16_gemv", "w4a16_gemv_qkvz")?,
            deinterleave_k: gpu.kernel("ssm_preprocess", "deinterleave_qkvz")?,
            conv1d_k: gpu.kernel("causal_conv1d", "causal_conv1d_update")?,
            conv1d_l2norm_k: gpu.kernel("causal_conv1d", "causal_conv1d_update_l2norm")?,
            conv1d_l2norm_f32_k: {
                let k = gpu.kernel("causal_conv1d", "causal_conv1d_update_l2norm_f32");
                match k {
                    Ok(h) => h,
                    Err(_) => {
                        tracing::error!(
                            "FP32 conv1d kernel not found — SSM long-context coherence \
                             WILL degrade after ~8k tokens due to BF16 precision loss"
                        );
                        KernelHandle(0)
                    }
                }
            },
            gdn_k: gpu.kernel("gated_delta_rule", "gated_delta_rule_decode")?,
            gdn_f32_k: super::super::try_kernel(
                gpu,
                "gated_delta_rule",
                "gated_delta_rule_decode_f32",
            ),
            ba_gates_k: gpu.kernel("ssm_preprocess", "dense_gemv_ba_gates")?,
            residual_add_k: if config.use_fp32_residual() {
                gpu.kernel("norm", "f32_residual_add")
                    .or_else(|_| gpu.kernel("residual_add", "bf16_residual_add"))?
            } else {
                gpu.kernel("residual_add", "bf16_residual_add")?
            },
            l2_norm_k: gpu.kernel("norm", "l2_norm_bf16")?,
            residual_add_rms_norm_k: if config.use_fp32_residual() {
                gpu.kernel("norm", "residual_add_rms_norm_f32")
                    .or_else(|_| gpu.kernel("norm", "residual_add_rms_norm"))?
            } else {
                gpu.kernel("norm", "residual_add_rms_norm")?
            },
            gated_rms_norm_prefill_k: gpu.kernel("norm", "gated_rms_norm_prefill")?,
            w4a16_gemm_k: gpu.kernel("w4a16", "w4a16_gemm")?,
            w4a16_gemm_t_k: gpu.kernel("w4a16", "w4a16_gemm_t")?,
            w4a16_gemm_t_k64_k: gpu.kernel("w4a16", "w4a16_gemm_t_k64")?,
            w4a16_gemm_t_m128_k: gpu.kernel("w4a16", "w4a16_gemm_t_m128")?,
            w4a16_gemv_batch2_k: gpu.kernel("w4a16_gemv", "w4a16_gemv_batch2")?,
            dense_gemm_k: gpu.kernel("gemm", "dense_gemm_bf16")?,
            gdn_prefill_k: gpu.kernel("gated_delta_rule", "gated_delta_rule_prefill")?,
            gdn_prefill_split_k: gpu
                .kernel("gated_delta_rule", "gated_delta_rule_prefill_split")?,
            gdn_prefill_split4_k: gpu
                .kernel("gated_delta_rule", "gated_delta_rule_prefill_split4")?,
            gdn_prefill_persistent_k: if force_global_gdn { KernelHandle(0) } else { super::super::try_kernel(gpu, "gated_delta_rule_persistent", "gated_delta_rule_prefill_persistent") },
            gdn_prefill_persistent_wy4_k: if force_global_gdn { KernelHandle(0) } else { super::super::try_kernel(gpu, "gated_delta_rule_persistent", "gated_delta_rule_prefill_persistent_wy4") },
            gdn_prefill_wy32_k: if force_global_gdn { KernelHandle(0) } else { super::super::try_kernel(gpu, "gated_delta_rule_wy64_prefill", "gated_delta_rule_prefill_wy64") },
            // ── Q12 Phase 2b: batched GDN kernel handles ──
            gdn_prefill_wy32_batched_k: if force_global_gdn { KernelHandle(0) } else { super::super::try_kernel(gpu, "gated_delta_rule_wy64_prefill", "gated_delta_rule_prefill_wy64_batched") },
            gdn_prefill_persistent_batched_k: if force_global_gdn { KernelHandle(0) } else { super::super::try_kernel(gpu, "gated_delta_rule_persistent", "gated_delta_rule_prefill_persistent_batched") },
            gdn_prefill_persistent_wy4_batched_k: if force_global_gdn { KernelHandle(0) } else { super::super::try_kernel(gpu, "gated_delta_rule_persistent", "gated_delta_rule_prefill_persistent_wy4_batched") },
            gdn_prefill_split4_batched_k: super::super::try_kernel(
                gpu,
                "gated_delta_rule",
                "gated_delta_rule_prefill_split4_batched",
            ),
            compute_gdn_gates_k: gpu.kernel("ssm_preprocess", "compute_gdn_gates")?,
            ba_gates_prefill_k: gpu.kernel("ssm_preprocess", "dense_gemm_ba_gates_prefill")?,
            conv1d_prefill_k: gpu.kernel("causal_conv1d", "causal_conv1d_update_prefill")?,
            gdn_chunk2_k: gpu.kernel("gated_delta_rule", "gated_delta_rule_chunk2")?,
            conv1d_chunk2_k: gpu.kernel("causal_conv1d", "causal_conv1d_update_chunk2")?,
            gdn_chunk3_k: gpu.kernel("gated_delta_rule", "gated_delta_rule_chunk3")?,
            w4a16_gemv_batch3_k: gpu.kernel("w4a16_gemv", "w4a16_gemv_batch3")?,
            gdn_wy2_k: gpu.kernel("gated_delta_rule_wy", "gated_delta_rule_wy2")?,
            gdn_wy3_k: gpu.kernel("gated_delta_rule_wy3", "gated_delta_rule_wy3")?,
            gdn_wy4_k: gpu.kernel("gated_delta_rule_wy4", "gated_delta_rule_wy4")?,
            // wy17 only present in qwen3.6-35b-a3b's PTX module set; NULL on other targets.
            // decode_batched(K=17) checks for non-NULL before dispatching the fused path.
            gdn_wy17_k: super::super::try_kernel(
                gpu,
                "gated_delta_rule_wy17",
                "gated_delta_rule_wy17",
            ),
            h_state_bytes: nv * vd * kd * 4, // FP32 [nv, kd, vd] transposed for coalescing
            conv_state_bytes: conv_dim * d_conv * 4, // FP32 [conv_dim, d_conv]
            qkvz_fp8: None,
            out_proj_fp8: None,
            fp8_gemm_k: gpu.kernel("w4a16", "fp8_gemm_t")?,
            fp8_gemm_t_m128_k: gpu.kernel("w4a16", "fp8_gemm_t_m128")?,
        })
    }

    /// Construct an SSM layer where QKVZ projection output is already sequential.
    ///
    /// Used by Qwen3.5 where separate QKV and Z weights are concatenated at load
    /// time into `[Q|K|V|Z]` row order. The `deinterleave_qkvz` kernel is skipped
    /// and plain `w4a16_gemv` writes directly to the deinterleaved buffer.
    pub fn new_sequential(
        input_norm: DenseWeight,
        ssm: SsmWeights,
        post_attn_norm: DenseWeight,
        ffn: FfnComponent,
        qkvz_nvfp4: Option<QuantizedWeight>,
        qkvz_nvfp4_t: Option<QuantizedWeight>,
        out_proj_nvfp4_t: Option<QuantizedWeight>,
        config: &atlas_core::config::ModelConfig,
        gpu: &dyn GpuBackend,
    ) -> Result<Self> {
        let mut layer = Self::new(
            input_norm,
            ssm,
            post_attn_norm,
            ffn,
            qkvz_nvfp4,
            config,
            gpu,
        )?;
        layer.sequential_qkvz = true;
        // ATLAS_W4A16_NOPIPE: drop the transposed weight so the qkvz GEMM
        // routes to the non-pipelined base w4a16_gemm kernel (debug: isolate
        // the cp.async-pipelined m128 GEMM as the gfx1151 scale bug).
        layer.qkvz_nvfp4_t = if std::env::var("ATLAS_W4A16_NOPIPE").is_ok() { None } else { qkvz_nvfp4_t };
        layer.out_proj_nvfp4_t = out_proj_nvfp4_t;
        Ok(layer)
    }

    /// Set native FP8 checkpoint weights for w8a16_gemv decode path.
    /// Also sets the raw FP8 DevicePtr fields for prefill GEMM (fp8_gemm_t).
    pub fn set_fp8_weights(&mut self, qkvz: Option<Fp8Weight>, out_proj: Option<Fp8Weight>) {
        // Set raw FP8 DevicePtr for prefill GEMM (fp8_gemm_t, no per-row scale needed)
        self.qkvz_fp8 = qkvz.as_ref().map(|w| w.weight);
        self.out_proj_fp8 = out_proj.as_ref().map(|w| w.weight);
        // Set Fp8Weight for decode GEMV (w8a16_gemv, needs per-row scale)
        self.qkvz_fp8w = qkvz;
        self.out_proj_fp8w = out_proj;
    }

    /// Pre-dequant NVFP4 → FP8 for QKVZ and out_proj transposed weights.
    /// Eliminates per-inference dequant overhead in prefill GEMMs.
    pub fn predequant_for_prefill(
        &mut self,
        gpu: &dyn GpuBackend,
        config: &atlas_core::config::ModelConfig,
        stream: u64,
    ) -> Result<()> {
        // gfx1151/SCALE: the NVFP4->FP8 predequant feeds fp8_gemm_t, whose float->E4M3
        // encode is broken on SCALE. Skip it so out_proj uses the BF16 w4a16_gemm_t path.
        if std::env::var("ATLAS_NO_FP8_PREDEQUANT").is_ok() { return Ok(()); }
        let predequant_k = gpu.kernel("w4a16", "predequant_nvfp4_to_fp8")?;
        let h = config.hidden_size;
        let qkvz_size = config.ssm_qkvz_size();
        let value_dim = config.linear_num_value_heads * config.linear_value_head_dim;

        // QKVZ FP8 predequant: tested at ISL=1019, FP8 is ~50% slower (1900µs vs 1228µs)
        // because weight matrix [12288, 2048] is bandwidth-dominated at M=1024 — the 2×
        // larger FP8 weights (25 MB vs 12.6 MB NVFP4) cost more than the dequant saves.
        let _ = qkvz_size; // suppress unused warning
        // Use NON-transposed out_proj (ssm.out_proj is [N, K/2] layout).
        // predequant_nvfp4_to_fp8 assumes [N, K/2] input layout.
        if self.out_proj_nvfp4_t.is_some() {
            self.out_proj_fp8 = Some(self.ssm.out_proj.predequant_to_fp8(
                gpu,
                predequant_k,
                h,
                value_dim,
                stream,
            )?);
        }
        Ok(())
    }
}
