{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1771269491035 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771269491045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 16 22:18:10 2026 " "Processing started: Mon Feb 16 22:18:10 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1771269491045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269491045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cam_proj -c cam_proj " "Command: quartus_sta cam_proj -c cam_proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269491045 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1771269491190 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269492294 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269492294 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269492334 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269492334 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269493035 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_45s1 " "Entity dcfifo_45s1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3f9:dffpipe7\|dffe8a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3f9:dffpipe7\|dffe8a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1771269493214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2f9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2f9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1771269493214 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1771269493214 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_97u1 " "Entity dcfifo_97u1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe14\|dffe15a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1771269493214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1771269493214 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1771269493214 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269493214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *ws_dgrp\|dffpipe_3f9:dffpipe7\|dffe8a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *ws_dgrp\|dffpipe_3f9:dffpipe7\|dffe8a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/17.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269493234 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/intelFPGA_lite/17.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1771269493234 ""}  } { { "C:/intelFPGA_lite/17.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269493234 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *ws_dgrp\|dffpipe_1f9:dffpipe14\|dffe15a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *ws_dgrp\|dffpipe_1f9:dffpipe14\|dffe15a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/17.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269493244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/intelFPGA_lite/17.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1771269493244 ""}  } { { "C:/intelFPGA_lite/17.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269493244 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cam_proj.out.sdc " "Synopsys Design Constraints File file not found: 'cam_proj.out.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269493244 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269493244 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk50 clk50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk50 clk50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1771269493244 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 24 -duty_cycle 50.00 -name \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 24 -duty_cycle 50.00 -name \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1771269493244 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1771269493244 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk\} \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk\} \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1771269493244 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 24 -duty_cycle 50.00 -name \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 24 -duty_cycle 50.00 -name \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} \{pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1771269493244 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 143 -duty_cycle 50.00 -name \{pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 143 -duty_cycle 50.00 -name \{pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1771269493244 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1771269493244 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269493244 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269493244 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sdram_controller:SDRAM\|rd_ready_r sdram_controller:SDRAM\|rd_ready_r " "create_clock -period 1.000 -name sdram_controller:SDRAM\|rd_ready_r sdram_controller:SDRAM\|rd_ready_r" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1771269493254 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " "create_clock -period 1.000 -name hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1771269493254 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sdram_controller:SDRAM\|busy sdram_controller:SDRAM\|busy " "create_clock -period 1.000 -name sdram_controller:SDRAM\|busy sdram_controller:SDRAM\|busy" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1771269493254 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PCLK_cam PCLK_cam " "create_clock -period 1.000 -name PCLK_cam PCLK_cam" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1771269493254 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TOP:neiroset\|memorywork:block\|step\[0\] TOP:neiroset\|memorywork:block\|step\[0\] " "create_clock -period 1.000 -name TOP:neiroset\|memorywork:block\|step\[0\] TOP:neiroset\|memorywork:block\|step\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1771269493254 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TOP:neiroset\|nextstep TOP:neiroset\|nextstep " "create_clock -period 1.000 -name TOP:neiroset\|nextstep TOP:neiroset\|nextstep" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1771269493254 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TOP:neiroset\|conv_TOP:conv\|STOP TOP:neiroset\|conv_TOP:conv\|STOP " "create_clock -period 1.000 -name TOP:neiroset\|conv_TOP:conv\|STOP TOP:neiroset\|conv_TOP:conv\|STOP" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1771269493254 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269493254 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~13  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269493284 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~17  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269493284 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~1  from: datad  to: sumout " "Cell: neiroset\|block\|Add11~1  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269493284 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~5  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269493284 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~9  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269493284 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataa  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269493284 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datab  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269493284 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datad  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269493284 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataf  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269493284 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269493284 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269493284 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269493284 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269493284 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269493284 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269493284 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269493284 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269493284 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269493284 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269493304 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269495033 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1771269495050 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1771269495070 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1771269495973 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269495973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.141 " "Worst-case setup slack is -18.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269495973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269495973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.141           -8324.488 clk50  " "  -18.141           -8324.488 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269495973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.985            -283.977 PCLK_cam  " "  -10.985            -283.977 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269495973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.932            -538.876 sdram_controller:SDRAM\|busy  " "  -10.932            -538.876 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269495973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.668            -183.211 TOP:neiroset\|memorywork:block\|step\[0\]  " "  -10.668            -183.211 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269495973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.740             -64.601 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -7.740             -64.601 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269495973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.456           -3595.060 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "   -6.456           -3595.060 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269495973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.900            -219.598 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -5.900            -219.598 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269495973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.753            -176.993 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -5.753            -176.993 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269495973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.060           -1137.747 sdram_controller:SDRAM\|rd_ready_r  " "   -5.060           -1137.747 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269495973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.517             -17.410 TOP:neiroset\|nextstep  " "   -3.517             -17.410 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269495973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.759               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "   33.759               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269495973 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269495973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.281 " "Worst-case hold slack is -2.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269496053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269496053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.281             -20.529 clk50  " "   -2.281             -20.529 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269496053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.059               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.059               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269496053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.195               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269496053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 sdram_controller:SDRAM\|rd_ready_r  " "    0.239               0.000 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269496053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "    0.273               0.000 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269496053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 sdram_controller:SDRAM\|busy  " "    0.294               0.000 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269496053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.307               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269496053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314               0.000 PCLK_cam  " "    0.314               0.000 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269496053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 TOP:neiroset\|conv_TOP:conv\|STOP  " "    0.418               0.000 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269496053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.716               0.000 TOP:neiroset\|nextstep  " "    0.716               0.000 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269496053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.664               0.000 TOP:neiroset\|memorywork:block\|step\[0\]  " "    1.664               0.000 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269496053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269496053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.664 " "Worst-case recovery slack is -4.664" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269496063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269496063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.664            -126.101 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -4.664            -126.101 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269496063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269496063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.686 " "Worst-case removal slack is 2.686" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269496073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269496073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.686               0.000 TOP:neiroset\|conv_TOP:conv\|STOP  " "    2.686               0.000 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269496073 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269496073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269496083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269496083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225             -69.948 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -2.225             -69.948 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269496083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -952.018 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "   -2.174            -952.018 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269496083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -820.257 PCLK_cam  " "   -2.174            -820.257 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269496083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -798.603 sdram_controller:SDRAM\|rd_ready_r  " "   -2.174            -798.603 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269496083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -544.563 sdram_controller:SDRAM\|busy  " "   -2.174            -544.563 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269496083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.887             -51.112 TOP:neiroset\|memorywork:block\|step\[0\]  " "   -0.887             -51.112 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269496083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.725 TOP:neiroset\|nextstep  " "   -0.394              -2.725 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269496083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.699               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269496083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.833               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269496083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.779               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    2.779               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269496083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.289               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    4.289               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269496083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.789               0.000 clk50  " "    8.789               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269496083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.298               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "   19.298               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269496083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269496083 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 107 synchronizer chains. " "Report Metastability: Found 107 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1771269496183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 107 " "Number of Synchronizer Chains Found: 107" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1771269496183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1771269496183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1771269496183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 15.458 ns " "Worst Case Available Settling Time: 15.458 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1771269496183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1771269496183 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269496183 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1771269496183 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269496243 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269498822 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~13  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269499199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~17  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269499199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~1  from: datad  to: sumout " "Cell: neiroset\|block\|Add11~1  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269499199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~5  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269499199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~9  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269499199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataa  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269499199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datab  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269499199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datad  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269499199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataf  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269499199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269499199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269499199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269499199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269499199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269499199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269499199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269499199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269499199 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269499199 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269500918 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1771269501109 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269501109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.999 " "Worst-case setup slack is -17.999" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269501109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269501109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.999           -7931.163 clk50  " "  -17.999           -7931.163 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269501109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.758            -511.056 sdram_controller:SDRAM\|busy  " "  -10.758            -511.056 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269501109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.558            -181.811 TOP:neiroset\|memorywork:block\|step\[0\]  " "  -10.558            -181.811 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269501109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.359            -255.641 PCLK_cam  " "  -10.359            -255.641 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269501109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.424             -61.913 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -7.424             -61.913 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269501109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.345           -3566.309 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "   -6.345           -3566.309 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269501109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.798            -175.506 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -5.798            -175.506 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269501109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.560            -207.149 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -5.560            -207.149 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269501109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.961           -1095.005 sdram_controller:SDRAM\|rd_ready_r  " "   -4.961           -1095.005 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269501109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.553             -17.647 TOP:neiroset\|nextstep  " "   -3.553             -17.647 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269501109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.818               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "   33.818               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269501109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269501109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.393 " "Worst-case hold slack is -2.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269501189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269501189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.393             -21.537 clk50  " "   -2.393             -21.537 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269501189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.074              -0.074 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -0.074              -0.074 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269501189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.053              -0.053 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -0.053              -0.053 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269501189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 sdram_controller:SDRAM\|rd_ready_r  " "    0.267               0.000 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269501189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277               0.000 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "    0.277               0.000 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269501189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.284               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269501189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 PCLK_cam  " "    0.293               0.000 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269501189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 sdram_controller:SDRAM\|busy  " "    0.296               0.000 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269501189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 TOP:neiroset\|conv_TOP:conv\|STOP  " "    0.443               0.000 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269501189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.696               0.000 TOP:neiroset\|nextstep  " "    0.696               0.000 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269501189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.433               0.000 TOP:neiroset\|memorywork:block\|step\[0\]  " "    1.433               0.000 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269501189 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269501189 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.670 " "Worst-case recovery slack is -4.670" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269501199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269501199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.670            -126.810 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -4.670            -126.810 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269501199 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269501199 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.694 " "Worst-case removal slack is 2.694" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269501209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269501209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.694               0.000 TOP:neiroset\|conv_TOP:conv\|STOP  " "    2.694               0.000 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269501209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269501209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269501209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269501209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225             -69.397 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -2.225             -69.397 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269501209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -943.785 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "   -2.174            -943.785 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269501209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -822.580 PCLK_cam  " "   -2.174            -822.580 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269501209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -795.327 sdram_controller:SDRAM\|rd_ready_r  " "   -2.174            -795.327 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269501209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -542.534 sdram_controller:SDRAM\|busy  " "   -2.174            -542.534 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269501209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.950             -56.910 TOP:neiroset\|memorywork:block\|step\[0\]  " "   -0.950             -56.910 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269501209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.690 TOP:neiroset\|nextstep  " "   -0.394              -2.690 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269501209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.699               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269501209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.833               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269501209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.727               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    2.727               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269501209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.248               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    4.248               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269501209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.790               0.000 clk50  " "    8.790               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269501209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.241               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "   19.241               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269501209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269501209 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 107 synchronizer chains. " "Report Metastability: Found 107 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1771269501298 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 107 " "Number of Synchronizer Chains Found: 107" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1771269501298 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1771269501298 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1771269501298 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 15.496 ns " "Worst Case Available Settling Time: 15.496 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1771269501298 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1771269501298 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269501298 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1771269501308 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269501498 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269503930 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~13  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269504310 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~17  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269504310 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~1  from: datad  to: sumout " "Cell: neiroset\|block\|Add11~1  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269504310 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~5  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269504310 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~9  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269504310 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataa  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269504310 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datab  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269504310 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datad  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269504310 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataf  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269504310 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269504310 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269504310 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269504310 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269504310 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269504310 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269504310 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269504310 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269504310 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269504310 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269506050 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1771269506120 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269506120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.246 " "Worst-case setup slack is -8.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269506120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269506120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.246             -72.538 PCLK_cam  " "   -8.246             -72.538 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269506120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.205           -4962.641 clk50  " "   -8.205           -4962.641 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269506120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.307            -108.172 TOP:neiroset\|memorywork:block\|step\[0\]  " "   -6.307            -108.172 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269506120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.516            -250.511 sdram_controller:SDRAM\|busy  " "   -5.516            -250.511 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269506120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.683             -39.494 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -4.683             -39.494 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269506120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.505            -163.603 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -4.505            -163.603 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269506120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.577           -1936.273 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "   -3.577           -1936.273 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269506120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.096             -94.678 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -3.096             -94.678 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269506120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.861            -615.039 sdram_controller:SDRAM\|rd_ready_r  " "   -2.861            -615.039 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269506120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.529              -7.587 TOP:neiroset\|nextstep  " "   -1.529              -7.587 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269506120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.337               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "   36.337               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269506120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269506120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.228 " "Worst-case hold slack is -1.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269506200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269506200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.228             -11.052 clk50  " "   -1.228             -11.052 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269506200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.089               0.000 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "    0.089               0.000 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269506200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.092               0.000 sdram_controller:SDRAM\|rd_ready_r  " "    0.092               0.000 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269506200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102               0.000 sdram_controller:SDRAM\|busy  " "    0.102               0.000 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269506200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 PCLK_cam  " "    0.179               0.000 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269506200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.180               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269506200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.181               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269506200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.181               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269506200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.238               0.000 TOP:neiroset\|conv_TOP:conv\|STOP  " "    0.238               0.000 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269506200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 TOP:neiroset\|nextstep  " "    0.362               0.000 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269506200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.239               0.000 TOP:neiroset\|memorywork:block\|step\[0\]  " "    1.239               0.000 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269506200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269506200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.453 " "Worst-case recovery slack is -2.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269506210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269506210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.453             -64.614 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -2.453             -64.614 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269506210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269506210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.286 " "Worst-case removal slack is 1.286" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269506210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269506210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.286               0.000 TOP:neiroset\|conv_TOP:conv\|STOP  " "    1.286               0.000 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269506210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269506210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269506220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269506220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -897.391 PCLK_cam  " "   -2.174            -897.391 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269506220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -749.493 sdram_controller:SDRAM\|rd_ready_r  " "   -2.174            -749.493 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269506220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -542.553 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "   -2.174            -542.553 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269506220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -472.522 sdram_controller:SDRAM\|busy  " "   -2.174            -472.522 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269506220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702             -47.696 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -1.702             -47.696 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269506220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.312              -6.716 TOP:neiroset\|memorywork:block\|step\[0\]  " "   -0.312              -6.716 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269506220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.073               0.000 TOP:neiroset\|nextstep  " "    0.073               0.000 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269506220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.699               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269506220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.833               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269506220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.038               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    3.038               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269506220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.550               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    4.550               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269506220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.476               0.000 clk50  " "    8.476               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269506220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.549               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "   19.549               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269506220 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269506220 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 107 synchronizer chains. " "Report Metastability: Found 107 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1771269506310 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 107 " "Number of Synchronizer Chains Found: 107" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1771269506310 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1771269506310 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1771269506310 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.230 ns " "Worst Case Available Settling Time: 17.230 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1771269506310 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1771269506310 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269506310 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1771269506320 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~13  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269506680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~17  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269506680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~1  from: datad  to: sumout " "Cell: neiroset\|block\|Add11~1  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269506680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~5  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269506680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|Add11~9  from: cin  to: sumout " "Cell: neiroset\|block\|Add11~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269506680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataa  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269506680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datab  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269506680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datad  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269506680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataf  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269506680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269506680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269506680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269506680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269506680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269506680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269506680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269506680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771269506680 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269506680 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269508389 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1771269508469 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269508469 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.253 " "Worst-case setup slack is -7.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269508478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269508478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.253           -4177.236 clk50  " "   -7.253           -4177.236 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269508478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.866             -46.220 PCLK_cam  " "   -6.866             -46.220 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269508478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.686             -98.188 TOP:neiroset\|memorywork:block\|step\[0\]  " "   -5.686             -98.188 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269508478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.291            -206.933 sdram_controller:SDRAM\|busy  " "   -5.291            -206.933 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269508478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.047             -34.086 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -4.047             -34.086 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269508478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.913            -142.769 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -3.913            -142.769 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269508478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.175           -1714.116 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "   -3.175           -1714.116 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269508478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.894             -87.504 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -2.894             -87.504 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269508478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.692            -548.178 sdram_controller:SDRAM\|rd_ready_r  " "   -2.692            -548.178 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269508478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.484              -7.362 TOP:neiroset\|nextstep  " "   -1.484              -7.362 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269508478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.661               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "   36.661               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269508478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269508478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.287 " "Worst-case hold slack is -1.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269508548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269508548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.287             -11.583 clk50  " "   -1.287             -11.583 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269508548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.078               0.000 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "    0.078               0.000 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269508548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.079               0.000 sdram_controller:SDRAM\|rd_ready_r  " "    0.079               0.000 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269508548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.088               0.000 sdram_controller:SDRAM\|busy  " "    0.088               0.000 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269508548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.114               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269508548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 PCLK_cam  " "    0.150               0.000 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269508548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.165               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269508548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.168               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269508548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 TOP:neiroset\|conv_TOP:conv\|STOP  " "    0.182               0.000 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269508548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 TOP:neiroset\|nextstep  " "    0.326               0.000 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269508548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.033               0.000 TOP:neiroset\|memorywork:block\|step\[0\]  " "    1.033               0.000 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269508548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269508548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.329 " "Worst-case recovery slack is -2.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269508558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269508558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.329             -61.814 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -2.329             -61.814 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269508558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269508558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.268 " "Worst-case removal slack is 1.268" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269508558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269508558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.268               0.000 TOP:neiroset\|conv_TOP:conv\|STOP  " "    1.268               0.000 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269508558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269508558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269508568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269508568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -919.351 PCLK_cam  " "   -2.174            -919.351 PCLK_cam " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269508568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -746.050 sdram_controller:SDRAM\|rd_ready_r  " "   -2.174            -746.050 sdram_controller:SDRAM\|rd_ready_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269508568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -507.522 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "   -2.174            -507.522 hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269508568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -471.294 sdram_controller:SDRAM\|busy  " "   -2.174            -471.294 sdram_controller:SDRAM\|busy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269508568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702             -47.656 TOP:neiroset\|conv_TOP:conv\|STOP  " "   -1.702             -47.656 TOP:neiroset\|conv_TOP:conv\|STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269508568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.231              -4.629 TOP:neiroset\|memorywork:block\|step\[0\]  " "   -0.231              -4.629 TOP:neiroset\|memorywork:block\|step\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269508568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.091               0.000 TOP:neiroset\|nextstep  " "    0.091               0.000 TOP:neiroset\|nextstep " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269508568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.699               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269508568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.833               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269508568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.030               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    3.030               0.000 pll2\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269508568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.540               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    4.540               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269508568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.430               0.000 clk50  " "    8.430               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269508568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.540               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "   19.540               0.000 pll_for_sdram_0\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771269508568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269508568 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 107 synchronizer chains. " "Report Metastability: Found 107 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1771269508667 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 107 " "Number of Synchronizer Chains Found: 107" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1771269508667 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1771269508667 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1771269508667 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.473 ns " "Worst Case Available Settling Time: 17.473 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1771269508667 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1771269508667 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269508667 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269510523 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269510523 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5390 " "Peak virtual memory: 5390 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1771269510660 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 16 22:18:30 2026 " "Processing ended: Mon Feb 16 22:18:30 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1771269510660 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1771269510660 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1771269510660 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771269510660 ""}
