$date
  Sun Aug  4 17:11:20 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module plpr_bench $end
$var reg 1 ! r $end
$var reg 1 " c $end
$var reg 8 # q[7:0] $end
$scope module bench_clock_1 $end
$var reg 1 $ o $end
$var reg 1 % s $end
$upscope $end
$scope module bench_reset_1 $end
$var reg 1 & o $end
$var reg 1 ' s $end
$upscope $end
$scope module pl_pr_1 $end
$var reg 1 ( r $end
$var reg 1 ) t $end
$var reg 4 * a[3:0] $end
$var reg 4 + b[3:0] $end
$var reg 8 , p[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
U!
1"
b00000000 #
1$
1%
U&
U'
U(
1)
b0000 *
b0000 +
b00000000 ,
#1000000
0!
0&
0'
0(
#2500000
0"
0$
0%
0)
#4000000
1!
1&
1'
1(
#5000000
1"
1$
1%
1)
#7500000
0"
0$
0%
0)
#10000000
1"
1$
1%
1)
#12500000
0"
0$
0%
0)
#15000000
1"
1$
1%
1)
#17500000
0"
0$
0%
0)
#20000000
1"
1$
1%
1)
#22500000
0"
0$
0%
0)
#25000000
1"
1$
1%
1)
#27500000
0"
0$
0%
0)
#30000000
1"
1$
1%
1)
#32500000
0"
0$
0%
0)
#35000000
1"
1$
1%
1)
#37500000
0"
0$
0%
0)
#40000000
1"
1$
1%
1)
#42500000
0"
0$
0%
0)
#45000000
1"
1$
1%
1)
#47500000
0"
0$
0%
0)
#50000000
1"
1$
1%
1)
#52500000
0"
0$
0%
0)
#55000000
1"
1$
1%
1)
#57500000
0"
0$
0%
0)
#60000000
1"
1$
1%
1)
#62500000
0"
0$
0%
0)
#65000000
1"
1$
1%
1)
#67500000
0"
0$
0%
0)
#70000000
1"
1$
1%
1)
#72500000
0"
0$
0%
0)
#75000000
1"
1$
1%
1)
#77500000
0"
0$
0%
0)
#80000000
1"
1$
1%
1)
#82500000
0"
0$
0%
0)
#85000000
1"
1$
1%
1)
#87500000
0"
0$
0%
0)
#90000000
1"
1$
1%
1)
#92500000
0"
0$
0%
0)
#95000000
1"
1$
1%
1)
#97500000
0"
0$
0%
0)
#100000000
1"
1$
1%
1)
