// Seed: 737905344
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    output tri id_0
    , id_2
);
  wire  id_3;
  wire  id_4;
  logic \id_5 ;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
endmodule
module module_2 #(
    parameter id_3 = 32'd36,
    parameter id_9 = 32'd32
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire _id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout logic [7:0] id_5;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_4
  );
  inout wire id_4;
  inout wire _id_3;
  inout tri0 id_2;
  inout wire id_1;
  always_latch @(posedge (1)) id_5[id_9] <= -1;
  assign id_4 = id_2++;
  assign id_1 = id_5[1];
  final $clog2(45);
  ;
  wire id_13;
  wire [-1 : (  1  )  *  id_3] id_14;
endmodule
