DIGEST f9be4e80705b1d1bebfce379ac1aad91
FThieleMachine.Confluence
R81:89 Coq.Relations.Relations <> <> lib
R107:117 Coq.Sorting.Permutation <> <> lib
R135:139 Coq.Arith.Arith <> <> lib
R157:160 Coq.Lists.List <> <> lib
R170:182 Coq.Lists.List ListNotations <> mod
R200:222 ThieleMachine.SpecSound <> <> lib
def 290:306 <> certs_independent
R317:320 ThieleMachine.SpecSound <> Cert rec
binder 309:310 <> c1:1
binder 312:313 <> c2:2
R341:344 Coq.Init.Logic <> ::type_scope:x_'<>'_x not
R335:337 ThieleMachine.SpecSound <> cnf proj
R339:340 ThieleMachine.Confluence <> c1:1 var
R345:347 ThieleMachine.SpecSound <> cnf proj
R349:350 ThieleMachine.Confluence <> c2:2 var
prf 362:389 <> independent_steps_confluence
binder 402:402 <> s:3
binder 404:405 <> c1:4
binder 407:408 <> s1:5
binder 410:411 <> c2:6
binder 413:414 <> s2:7
R441:448 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R421:432 ThieleMachine.SpecSound <> audited_step ind
R434:434 ThieleMachine.Confluence <> s:3 var
R436:437 ThieleMachine.Confluence <> c1:4 var
R439:440 ThieleMachine.Confluence <> s1:5 var
R469:476 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R449:460 ThieleMachine.SpecSound <> audited_step ind
R462:462 ThieleMachine.Confluence <> s:3 var
R464:465 ThieleMachine.Confluence <> c2:6 var
R467:468 ThieleMachine.Confluence <> s2:7 var
R500:507 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R477:493 ThieleMachine.Confluence <> certs_independent def
R495:496 ThieleMachine.Confluence <> c1:4 var
R498:499 ThieleMachine.Confluence <> c2:6 var
R519:526 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R508:515 ThieleMachine.SpecSound <> proof_ok def
R517:518 ThieleMachine.Confluence <> c1:4 var
R538:545 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R527:534 ThieleMachine.SpecSound <> proof_ok def
R536:537 ThieleMachine.Confluence <> c2:6 var
R557:566 ThieleMachine.SpecSound <> step_apply def
R568:569 ThieleMachine.Confluence <> s1:5 var
R571:572 ThieleMachine.Confluence <> c2:6 var
binder 550:552 <> s12:8
R592:601 ThieleMachine.SpecSound <> step_apply def
R603:604 ThieleMachine.Confluence <> s2:7 var
R606:607 ThieleMachine.Confluence <> c1:4 var
binder 585:587 <> s21:9
R638:645 Coq.Init.Logic <> ::type_scope:x_'/\'_x not
R616:627 ThieleMachine.SpecSound <> audited_step ind
R629:630 ThieleMachine.Confluence <> s1:5 var
R632:633 ThieleMachine.Confluence <> c2:6 var
R635:637 ThieleMachine.Confluence <> s12:8 var
R668:675 Coq.Init.Logic <> ::type_scope:x_'/\'_x not
R646:657 ThieleMachine.SpecSound <> audited_step ind
R659:660 ThieleMachine.Confluence <> s2:7 var
R662:663 ThieleMachine.Confluence <> c1:4 var
R665:667 ThieleMachine.Confluence <> s21:9 var
R685:687 Coq.Init.Logic <> ::type_scope:x_'='_x not
R676:680 ThieleMachine.SpecSound <> mu_of proj
R682:684 ThieleMachine.Confluence <> s12:8 var
R688:692 ThieleMachine.SpecSound <> mu_of proj
R694:696 ThieleMachine.Confluence <> s21:9 var
R908:917 ThieleMachine.SpecSound <> step_apply def
R943:947 ThieleMachine.SpecSound <> mu_of proj
R971:978 ThieleMachine.SpecSound <> mu_delta proj
R1004:1011 ThieleMachine.SpecSound <> mu_delta proj
R943:947 ThieleMachine.SpecSound <> mu_of proj
R971:978 ThieleMachine.SpecSound <> mu_delta proj
R971:978 ThieleMachine.SpecSound <> mu_delta proj
R1004:1011 ThieleMachine.SpecSound <> mu_delta proj
R1004:1011 ThieleMachine.SpecSound <> mu_delta proj
R1004:1011 ThieleMachine.SpecSound <> mu_delta proj
R1004:1011 ThieleMachine.SpecSound <> mu_delta proj
