module DATAPATH #(parameter WIDTH=32)
    (
	  input clk, reset,
	  // Control Signals
	  input ALUSrc, MemtoReg, Reg_Write, PCSrc, Mem_Write,
	  input [1:0] ImmSrc,
	  input [1:0] RegSrc,
	  input [3:0] ALUControl,
	  
	  // Output signals
	  output [3:0] Cond,
	  output [1:0] Op,
	  output [5:0] Funct,
	  output [3:0] Rd,
	  
	  output [WIDTH-1:0] Result,
	  output [3:0] RA1, RA2,
	  output [WIDTH-1:0] RD1, RD2, ALUResult, PC, Instr,
	  output Z
    );
	 