INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ex5_CPU/Instruction memory/CPU_1/CPU_1.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ex5_CPU/Instruction memory/CPU_1/tmp_edit_project.srcs/sim_1/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
