{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663121932621 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663121932621 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 13 23:18:52 2022 " "Processing started: Tue Sep 13 23:18:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663121932621 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121932621 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto_3 -c Projeto_3_musicplayer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto_3 -c Projeto_3_musicplayer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121932621 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1663121932871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-arc_deb " "Found design unit 1: debounce-arc_deb" {  } { { "debounce.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/debounce.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663121939633 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/debounce.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663121939633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "music_player_v2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file music_player_v2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 music_player_v2 " "Found entity 1: music_player_v2" {  } { { "music_player_v2.bdf" "" { Schematic "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/music_player_v2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663121939633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gera_pulso.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gera_pulso.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gera_pulso-arc_gp " "Found design unit 1: gera_pulso-arc_gp" {  } { { "gera_pulso.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/gera_pulso.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663121939633 ""} { "Info" "ISGN_ENTITY_NAME" "1 gera_pulso " "Found entity 1: gera_pulso" {  } { { "gera_pulso.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/gera_pulso.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663121939633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_clock-arc_div " "Found design unit 1: divisor_clock-arc_div" {  } { { "divisor_clock.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/divisor_clock.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663121939633 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_clock " "Found entity 1: divisor_clock" {  } { { "divisor_clock.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/divisor_clock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663121939633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncers-deb " "Found design unit 1: debouncers-deb" {  } { { "debouncers.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/debouncers.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663121939633 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncers " "Found entity 1: debouncers" {  } { { "debouncers.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/debouncers.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663121939633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle-bhv " "Found design unit 1: controle-bhv" {  } { { "controle.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/controle.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663121939633 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "controle.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/controle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663121939633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletor_de_musica.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seletor_de_musica.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seletor_de_musica-arc_sdm " "Found design unit 1: seletor_de_musica-arc_sdm" {  } { { "seletor_de_musica.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/seletor_de_musica.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663121939633 ""} { "Info" "ISGN_ENTITY_NAME" "1 seletor_de_musica " "Found entity 1: seletor_de_musica" {  } { { "seletor_de_musica.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/seletor_de_musica.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663121939633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frerejacques.vhd 2 1 " "Found 2 design units, including 1 entities, in source file frerejacques.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FrereJacques-bhv " "Found design unit 1: FrereJacques-bhv" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663121939633 ""} { "Info" "ISGN_ENTITY_NAME" "1 FrereJacques " "Found entity 1: FrereJacques" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663121939633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overtherainbow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file overtherainbow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OverTheRainbow-bhv " "Found design unit 1: OverTheRainbow-bhv" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663121939633 ""} { "Info" "ISGN_ENTITY_NAME" "1 OverTheRainbow " "Found entity 1: OverTheRainbow" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663121939633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leds-bhv " "Found design unit 1: leds-bhv" {  } { { "leds.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/leds.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663121939633 ""} { "Info" "ISGN_ENTITY_NAME" "1 leds " "Found entity 1: leds" {  } { { "leds.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/leds.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663121939633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file temporizador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 temporizador-Comportamento " "Found design unit 1: temporizador-Comportamento" {  } { { "temporizador.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/temporizador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663121939633 ""} { "Info" "ISGN_ENTITY_NAME" "1 temporizador " "Found entity 1: temporizador" {  } { { "temporizador.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/temporizador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663121939633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estrutura_frerejacques.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estrutura_frerejacques.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estrutura_FrereJacques-arc_est_frere " "Found design unit 1: estrutura_FrereJacques-arc_est_frere" {  } { { "estrutura_FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/estrutura_FrereJacques.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663121939633 ""} { "Info" "ISGN_ENTITY_NAME" "1 estrutura_FrereJacques " "Found entity 1: estrutura_FrereJacques" {  } { { "estrutura_FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/estrutura_FrereJacques.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663121939633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estrutura_overtherainbow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estrutura_overtherainbow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estrutura_OverTheRainbow-arc_est_otv " "Found design unit 1: estrutura_OverTheRainbow-arc_est_otv" {  } { { "estrutura_OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/estrutura_OverTheRainbow.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663121939633 ""} { "Info" "ISGN_ENTITY_NAME" "1 estrutura_OverTheRainbow " "Found entity 1: estrutura_OverTheRainbow" {  } { { "estrutura_OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/estrutura_OverTheRainbow.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663121939633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletor_de_buzzer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seletor_de_buzzer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seletor_de_buzzer-arc_sdb " "Found design unit 1: seletor_de_buzzer-arc_sdb" {  } { { "seletor_de_buzzer.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/seletor_de_buzzer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663121939648 ""} { "Info" "ISGN_ENTITY_NAME" "1 seletor_de_buzzer " "Found entity 1: seletor_de_buzzer" {  } { { "seletor_de_buzzer.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/seletor_de_buzzer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663121939648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mute-bhv " "Found design unit 1: Mute-bhv" {  } { { "Mute.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/Mute.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663121939648 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mute " "Found entity 1: Mute" {  } { { "Mute.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/Mute.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663121939648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_assincrono.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_assincrono.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_assincrono-arc_sinc " "Found design unit 1: contador_assincrono-arc_sinc" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663121939648 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_assincrono " "Found entity 1: contador_assincrono" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663121939648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle_lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle_lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controle_LCD-bhv " "Found design unit 1: Controle_LCD-bhv" {  } { { "Controle_LCD.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/Controle_LCD.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663121939648 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controle_LCD " "Found entity 1: Controle_LCD" {  } { { "Controle_LCD.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/Controle_LCD.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663121939648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica_lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logica_lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logica_LCD-arc_logica " "Found design unit 1: logica_LCD-arc_logica" {  } { { "Logica_LCD.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/Logica_LCD.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663121939648 ""} { "Info" "ISGN_ENTITY_NAME" "1 logica_LCD " "Found entity 1: logica_LCD" {  } { { "Logica_LCD.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/Logica_LCD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663121939648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloco_musicas_e_mute.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bloco_musicas_e_mute.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bloco_musicas_e_mute " "Found entity 1: bloco_musicas_e_mute" {  } { { "bloco_musicas_e_mute.bdf" "" { Schematic "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/bloco_musicas_e_mute.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663121939648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloco_displays_e_leds.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bloco_displays_e_leds.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bloco_displays_e_leds " "Found entity 1: bloco_displays_e_leds" {  } { { "bloco_displays_e_leds.bdf" "" { Schematic "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/bloco_displays_e_leds.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663121939648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloco_lcd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bloco_lcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bloco_lcd " "Found entity 1: bloco_lcd" {  } { { "bloco_lcd.bdf" "" { Schematic "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/bloco_lcd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663121939648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939648 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "music_player_v2 " "Elaborating entity \"music_player_v2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloco_musicas_e_mute bloco_musicas_e_mute:inst11 " "Elaborating entity \"bloco_musicas_e_mute\" for hierarchy \"bloco_musicas_e_mute:inst11\"" {  } { { "music_player_v2.bdf" "inst11" { Schematic "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/music_player_v2.bdf" { { 472 304 544 600 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mute bloco_musicas_e_mute:inst11\|Mute:inst13 " "Elaborating entity \"Mute\" for hierarchy \"bloco_musicas_e_mute:inst11\|Mute:inst13\"" {  } { { "bloco_musicas_e_mute.bdf" "inst13" { Schematic "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/bloco_musicas_e_mute.bdf" { { 248 1128 1328 328 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seletor_de_buzzer bloco_musicas_e_mute:inst11\|seletor_de_buzzer:inst9 " "Elaborating entity \"seletor_de_buzzer\" for hierarchy \"bloco_musicas_e_mute:inst11\|seletor_de_buzzer:inst9\"" {  } { { "bloco_musicas_e_mute.bdf" "inst9" { Schematic "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/bloco_musicas_e_mute.bdf" { { 264 872 1080 376 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "selecao seletor_de_buzzer.vhd(20) " "VHDL Process Statement warning at seletor_de_buzzer.vhd(20): signal \"selecao\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seletor_de_buzzer.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/seletor_de_buzzer.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|music_player_v2|bloco_musicas_e_mute:inst11|seletor_de_buzzer:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "buzzer_msc1 seletor_de_buzzer.vhd(22) " "VHDL Process Statement warning at seletor_de_buzzer.vhd(22): signal \"buzzer_msc1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seletor_de_buzzer.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/seletor_de_buzzer.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|music_player_v2|bloco_musicas_e_mute:inst11|seletor_de_buzzer:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "buzzer_msc2 seletor_de_buzzer.vhd(24) " "VHDL Process Statement warning at seletor_de_buzzer.vhd(24): signal \"buzzer_msc2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seletor_de_buzzer.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/seletor_de_buzzer.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|music_player_v2|bloco_musicas_e_mute:inst11|seletor_de_buzzer:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estrutura_FrereJacques bloco_musicas_e_mute:inst11\|estrutura_FrereJacques:inst " "Elaborating entity \"estrutura_FrereJacques\" for hierarchy \"bloco_musicas_e_mute:inst11\|estrutura_FrereJacques:inst\"" {  } { { "bloco_musicas_e_mute.bdf" "inst" { Schematic "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/bloco_musicas_e_mute.bdf" { { 224 632 824 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida_msc estrutura_FrereJacques.vhd(12) " "Verilog HDL or VHDL warning at estrutura_FrereJacques.vhd(12): object \"saida_msc\" assigned a value but never read" {  } { { "estrutura_FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/estrutura_FrereJacques.vhd" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|music_player_v2|bloco_musicas_e_mute:inst11|estrutura_FrereJacques:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temporizador bloco_musicas_e_mute:inst11\|estrutura_FrereJacques:inst\|temporizador:temp " "Elaborating entity \"temporizador\" for hierarchy \"bloco_musicas_e_mute:inst11\|estrutura_FrereJacques:inst\|temporizador:temp\"" {  } { { "estrutura_FrereJacques.vhd" "temp" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/estrutura_FrereJacques.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Contagem temporizador.vhd(34) " "VHDL Process Statement warning at temporizador.vhd(34): signal \"Contagem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "temporizador.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/temporizador.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|temporizador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_clock bloco_musicas_e_mute:inst11\|estrutura_FrereJacques:inst\|divisor_clock:div_clk " "Elaborating entity \"divisor_clock\" for hierarchy \"bloco_musicas_e_mute:inst11\|estrutura_FrereJacques:inst\|divisor_clock:div_clk\"" {  } { { "estrutura_FrereJacques.vhd" "div_clk" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/estrutura_FrereJacques.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrereJacques bloco_musicas_e_mute:inst11\|estrutura_FrereJacques:inst\|FrereJacques:controle " "Elaborating entity \"FrereJacques\" for hierarchy \"bloco_musicas_e_mute:inst11\|estrutura_FrereJacques:inst\|FrereJacques:controle\"" {  } { { "estrutura_FrereJacques.vhd" "controle" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/estrutura_FrereJacques.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in FrereJacques.vhd(67) " "VHDL Process Statement warning at FrereJacques.vhd(67): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in FrereJacques.vhd(70) " "VHDL Process Statement warning at FrereJacques.vhd(70): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in FrereJacques.vhd(76) " "VHDL Process Statement warning at FrereJacques.vhd(76): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in FrereJacques.vhd(79) " "VHDL Process Statement warning at FrereJacques.vhd(79): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in FrereJacques.vhd(85) " "VHDL Process Statement warning at FrereJacques.vhd(85): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in FrereJacques.vhd(88) " "VHDL Process Statement warning at FrereJacques.vhd(88): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in FrereJacques.vhd(94) " "VHDL Process Statement warning at FrereJacques.vhd(94): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in FrereJacques.vhd(97) " "VHDL Process Statement warning at FrereJacques.vhd(97): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in FrereJacques.vhd(103) " "VHDL Process Statement warning at FrereJacques.vhd(103): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in FrereJacques.vhd(106) " "VHDL Process Statement warning at FrereJacques.vhd(106): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in FrereJacques.vhd(112) " "VHDL Process Statement warning at FrereJacques.vhd(112): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in FrereJacques.vhd(115) " "VHDL Process Statement warning at FrereJacques.vhd(115): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in FrereJacques.vhd(121) " "VHDL Process Statement warning at FrereJacques.vhd(121): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in FrereJacques.vhd(124) " "VHDL Process Statement warning at FrereJacques.vhd(124): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in FrereJacques.vhd(130) " "VHDL Process Statement warning at FrereJacques.vhd(130): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in FrereJacques.vhd(133) " "VHDL Process Statement warning at FrereJacques.vhd(133): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in FrereJacques.vhd(139) " "VHDL Process Statement warning at FrereJacques.vhd(139): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in FrereJacques.vhd(142) " "VHDL Process Statement warning at FrereJacques.vhd(142): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in FrereJacques.vhd(148) " "VHDL Process Statement warning at FrereJacques.vhd(148): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in FrereJacques.vhd(151) " "VHDL Process Statement warning at FrereJacques.vhd(151): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in FrereJacques.vhd(157) " "VHDL Process Statement warning at FrereJacques.vhd(157): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in FrereJacques.vhd(160) " "VHDL Process Statement warning at FrereJacques.vhd(160): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in FrereJacques.vhd(166) " "VHDL Process Statement warning at FrereJacques.vhd(166): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in FrereJacques.vhd(169) " "VHDL Process Statement warning at FrereJacques.vhd(169): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in FrereJacques.vhd(175) " "VHDL Process Statement warning at FrereJacques.vhd(175): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in FrereJacques.vhd(178) " "VHDL Process Statement warning at FrereJacques.vhd(178): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in FrereJacques.vhd(184) " "VHDL Process Statement warning at FrereJacques.vhd(184): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in FrereJacques.vhd(187) " "VHDL Process Statement warning at FrereJacques.vhd(187): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in FrereJacques.vhd(193) " "VHDL Process Statement warning at FrereJacques.vhd(193): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in FrereJacques.vhd(196) " "VHDL Process Statement warning at FrereJacques.vhd(196): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in FrereJacques.vhd(202) " "VHDL Process Statement warning at FrereJacques.vhd(202): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in FrereJacques.vhd(205) " "VHDL Process Statement warning at FrereJacques.vhd(205): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in FrereJacques.vhd(211) " "VHDL Process Statement warning at FrereJacques.vhd(211): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in FrereJacques.vhd(214) " "VHDL Process Statement warning at FrereJacques.vhd(214): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in FrereJacques.vhd(220) " "VHDL Process Statement warning at FrereJacques.vhd(220): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in FrereJacques.vhd(223) " "VHDL Process Statement warning at FrereJacques.vhd(223): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in FrereJacques.vhd(229) " "VHDL Process Statement warning at FrereJacques.vhd(229): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in FrereJacques.vhd(232) " "VHDL Process Statement warning at FrereJacques.vhd(232): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in FrereJacques.vhd(238) " "VHDL Process Statement warning at FrereJacques.vhd(238): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in FrereJacques.vhd(241) " "VHDL Process Statement warning at FrereJacques.vhd(241): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in FrereJacques.vhd(247) " "VHDL Process Statement warning at FrereJacques.vhd(247): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in FrereJacques.vhd(250) " "VHDL Process Statement warning at FrereJacques.vhd(250): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in FrereJacques.vhd(256) " "VHDL Process Statement warning at FrereJacques.vhd(256): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in FrereJacques.vhd(259) " "VHDL Process Statement warning at FrereJacques.vhd(259): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in FrereJacques.vhd(265) " "VHDL Process Statement warning at FrereJacques.vhd(265): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in FrereJacques.vhd(268) " "VHDL Process Statement warning at FrereJacques.vhd(268): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 268 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in FrereJacques.vhd(274) " "VHDL Process Statement warning at FrereJacques.vhd(274): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in FrereJacques.vhd(277) " "VHDL Process Statement warning at FrereJacques.vhd(277): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 277 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in FrereJacques.vhd(283) " "VHDL Process Statement warning at FrereJacques.vhd(283): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 283 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in FrereJacques.vhd(286) " "VHDL Process Statement warning at FrereJacques.vhd(286): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 286 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in FrereJacques.vhd(292) " "VHDL Process Statement warning at FrereJacques.vhd(292): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 292 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in FrereJacques.vhd(295) " "VHDL Process Statement warning at FrereJacques.vhd(295): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 295 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in FrereJacques.vhd(301) " "VHDL Process Statement warning at FrereJacques.vhd(301): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 301 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in FrereJacques.vhd(304) " "VHDL Process Statement warning at FrereJacques.vhd(304): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 304 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in FrereJacques.vhd(310) " "VHDL Process Statement warning at FrereJacques.vhd(310): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 310 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in FrereJacques.vhd(313) " "VHDL Process Statement warning at FrereJacques.vhd(313): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 313 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in FrereJacques.vhd(319) " "VHDL Process Statement warning at FrereJacques.vhd(319): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 319 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in FrereJacques.vhd(322) " "VHDL Process Statement warning at FrereJacques.vhd(322): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 322 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in FrereJacques.vhd(328) " "VHDL Process Statement warning at FrereJacques.vhd(328): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in FrereJacques.vhd(331) " "VHDL Process Statement warning at FrereJacques.vhd(331): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 331 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in FrereJacques.vhd(337) " "VHDL Process Statement warning at FrereJacques.vhd(337): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 337 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in FrereJacques.vhd(340) " "VHDL Process Statement warning at FrereJacques.vhd(340): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 340 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in FrereJacques.vhd(346) " "VHDL Process Statement warning at FrereJacques.vhd(346): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 346 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in FrereJacques.vhd(349) " "VHDL Process Statement warning at FrereJacques.vhd(349): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in FrereJacques.vhd(355) " "VHDL Process Statement warning at FrereJacques.vhd(355): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in FrereJacques.vhd(358) " "VHDL Process Statement warning at FrereJacques.vhd(358): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FrereJacques.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/FrereJacques.vhd" 358 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_FrereJacques|FrereJacques:controle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seletor_de_musica bloco_musicas_e_mute:inst11\|seletor_de_musica:inst4 " "Elaborating entity \"seletor_de_musica\" for hierarchy \"bloco_musicas_e_mute:inst11\|seletor_de_musica:inst4\"" {  } { { "bloco_musicas_e_mute.bdf" "inst4" { Schematic "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/bloco_musicas_e_mute.bdf" { { 224 336 520 304 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "selecao seletor_de_musica.vhd(19) " "VHDL Process Statement warning at seletor_de_musica.vhd(19): signal \"selecao\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seletor_de_musica.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/seletor_de_musica.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|seletor_de_musica"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estrutura_OverTheRainbow bloco_musicas_e_mute:inst11\|estrutura_OverTheRainbow:inst2 " "Elaborating entity \"estrutura_OverTheRainbow\" for hierarchy \"bloco_musicas_e_mute:inst11\|estrutura_OverTheRainbow:inst2\"" {  } { { "bloco_musicas_e_mute.bdf" "inst2" { Schematic "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/bloco_musicas_e_mute.bdf" { { 368 632 824 480 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida_msc estrutura_OverTheRainbow.vhd(12) " "Verilog HDL or VHDL warning at estrutura_OverTheRainbow.vhd(12): object \"saida_msc\" assigned a value but never read" {  } { { "estrutura_OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/estrutura_OverTheRainbow.vhd" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|music_player_v2|bloco_musicas_e_mute:inst11|estrutura_OverTheRainbow:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OverTheRainbow bloco_musicas_e_mute:inst11\|estrutura_OverTheRainbow:inst2\|OverTheRainbow:controle " "Elaborating entity \"OverTheRainbow\" for hierarchy \"bloco_musicas_e_mute:inst11\|estrutura_OverTheRainbow:inst2\|OverTheRainbow:controle\"" {  } { { "estrutura_OverTheRainbow.vhd" "controle" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/estrutura_OverTheRainbow.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in OverTheRainbow.vhd(69) " "VHDL Process Statement warning at OverTheRainbow.vhd(69): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_OverTheRainbow|OverTheRainbow:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in OverTheRainbow.vhd(72) " "VHDL Process Statement warning at OverTheRainbow.vhd(72): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_OverTheRainbow|OverTheRainbow:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in OverTheRainbow.vhd(78) " "VHDL Process Statement warning at OverTheRainbow.vhd(78): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_OverTheRainbow|OverTheRainbow:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in OverTheRainbow.vhd(81) " "VHDL Process Statement warning at OverTheRainbow.vhd(81): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_OverTheRainbow|OverTheRainbow:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in OverTheRainbow.vhd(87) " "VHDL Process Statement warning at OverTheRainbow.vhd(87): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_OverTheRainbow|OverTheRainbow:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in OverTheRainbow.vhd(90) " "VHDL Process Statement warning at OverTheRainbow.vhd(90): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_OverTheRainbow|OverTheRainbow:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in OverTheRainbow.vhd(96) " "VHDL Process Statement warning at OverTheRainbow.vhd(96): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_OverTheRainbow|OverTheRainbow:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in OverTheRainbow.vhd(99) " "VHDL Process Statement warning at OverTheRainbow.vhd(99): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_OverTheRainbow|OverTheRainbow:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in OverTheRainbow.vhd(105) " "VHDL Process Statement warning at OverTheRainbow.vhd(105): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_OverTheRainbow|OverTheRainbow:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in OverTheRainbow.vhd(108) " "VHDL Process Statement warning at OverTheRainbow.vhd(108): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_OverTheRainbow|OverTheRainbow:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in OverTheRainbow.vhd(114) " "VHDL Process Statement warning at OverTheRainbow.vhd(114): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_OverTheRainbow|OverTheRainbow:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in OverTheRainbow.vhd(117) " "VHDL Process Statement warning at OverTheRainbow.vhd(117): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_OverTheRainbow|OverTheRainbow:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in OverTheRainbow.vhd(123) " "VHDL Process Statement warning at OverTheRainbow.vhd(123): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_OverTheRainbow|OverTheRainbow:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in OverTheRainbow.vhd(126) " "VHDL Process Statement warning at OverTheRainbow.vhd(126): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_OverTheRainbow|OverTheRainbow:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in OverTheRainbow.vhd(132) " "VHDL Process Statement warning at OverTheRainbow.vhd(132): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_OverTheRainbow|OverTheRainbow:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in OverTheRainbow.vhd(135) " "VHDL Process Statement warning at OverTheRainbow.vhd(135): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_OverTheRainbow|OverTheRainbow:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in OverTheRainbow.vhd(141) " "VHDL Process Statement warning at OverTheRainbow.vhd(141): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_OverTheRainbow|OverTheRainbow:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in OverTheRainbow.vhd(144) " "VHDL Process Statement warning at OverTheRainbow.vhd(144): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_OverTheRainbow|OverTheRainbow:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in OverTheRainbow.vhd(150) " "VHDL Process Statement warning at OverTheRainbow.vhd(150): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_OverTheRainbow|OverTheRainbow:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in OverTheRainbow.vhd(153) " "VHDL Process Statement warning at OverTheRainbow.vhd(153): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_OverTheRainbow|OverTheRainbow:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in OverTheRainbow.vhd(159) " "VHDL Process Statement warning at OverTheRainbow.vhd(159): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_OverTheRainbow|OverTheRainbow:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in OverTheRainbow.vhd(162) " "VHDL Process Statement warning at OverTheRainbow.vhd(162): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_OverTheRainbow|OverTheRainbow:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in OverTheRainbow.vhd(168) " "VHDL Process Statement warning at OverTheRainbow.vhd(168): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_OverTheRainbow|OverTheRainbow:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in OverTheRainbow.vhd(171) " "VHDL Process Statement warning at OverTheRainbow.vhd(171): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_OverTheRainbow|OverTheRainbow:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in OverTheRainbow.vhd(177) " "VHDL Process Statement warning at OverTheRainbow.vhd(177): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_OverTheRainbow|OverTheRainbow:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in OverTheRainbow.vhd(180) " "VHDL Process Statement warning at OverTheRainbow.vhd(180): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_OverTheRainbow|OverTheRainbow:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in OverTheRainbow.vhd(186) " "VHDL Process Statement warning at OverTheRainbow.vhd(186): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_OverTheRainbow|OverTheRainbow:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in OverTheRainbow.vhd(189) " "VHDL Process Statement warning at OverTheRainbow.vhd(189): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_OverTheRainbow|OverTheRainbow:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in OverTheRainbow.vhd(195) " "VHDL Process Statement warning at OverTheRainbow.vhd(195): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_OverTheRainbow|OverTheRainbow:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in OverTheRainbow.vhd(198) " "VHDL Process Statement warning at OverTheRainbow.vhd(198): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_OverTheRainbow|OverTheRainbow:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in OverTheRainbow.vhd(204) " "VHDL Process Statement warning at OverTheRainbow.vhd(204): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_OverTheRainbow|OverTheRainbow:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in OverTheRainbow.vhd(207) " "VHDL Process Statement warning at OverTheRainbow.vhd(207): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_OverTheRainbow|OverTheRainbow:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in OverTheRainbow.vhd(213) " "VHDL Process Statement warning at OverTheRainbow.vhd(213): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_OverTheRainbow|OverTheRainbow:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in OverTheRainbow.vhd(216) " "VHDL Process Statement warning at OverTheRainbow.vhd(216): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_OverTheRainbow|OverTheRainbow:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in OverTheRainbow.vhd(222) " "VHDL Process Statement warning at OverTheRainbow.vhd(222): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_OverTheRainbow|OverTheRainbow:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in OverTheRainbow.vhd(225) " "VHDL Process Statement warning at OverTheRainbow.vhd(225): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_OverTheRainbow|OverTheRainbow:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in OverTheRainbow.vhd(231) " "VHDL Process Statement warning at OverTheRainbow.vhd(231): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_OverTheRainbow|OverTheRainbow:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in OverTheRainbow.vhd(234) " "VHDL Process Statement warning at OverTheRainbow.vhd(234): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_OverTheRainbow|OverTheRainbow:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in OverTheRainbow.vhd(240) " "VHDL Process Statement warning at OverTheRainbow.vhd(240): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 240 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_OverTheRainbow|OverTheRainbow:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in OverTheRainbow.vhd(243) " "VHDL Process Statement warning at OverTheRainbow.vhd(243): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 243 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_OverTheRainbow|OverTheRainbow:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in OverTheRainbow.vhd(249) " "VHDL Process Statement warning at OverTheRainbow.vhd(249): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 249 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_OverTheRainbow|OverTheRainbow:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in OverTheRainbow.vhd(252) " "VHDL Process Statement warning at OverTheRainbow.vhd(252): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_OverTheRainbow|OverTheRainbow:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in OverTheRainbow.vhd(258) " "VHDL Process Statement warning at OverTheRainbow.vhd(258): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 258 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_OverTheRainbow|OverTheRainbow:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in OverTheRainbow.vhd(261) " "VHDL Process Statement warning at OverTheRainbow.vhd(261): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_OverTheRainbow|OverTheRainbow:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in OverTheRainbow.vhd(267) " "VHDL Process Statement warning at OverTheRainbow.vhd(267): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 267 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_OverTheRainbow|OverTheRainbow:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in OverTheRainbow.vhd(270) " "VHDL Process Statement warning at OverTheRainbow.vhd(270): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 270 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_OverTheRainbow|OverTheRainbow:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stop_in OverTheRainbow.vhd(276) " "VHDL Process Statement warning at OverTheRainbow.vhd(276): signal \"Stop_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 276 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_OverTheRainbow|OverTheRainbow:controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Play_in OverTheRainbow.vhd(279) " "VHDL Process Statement warning at OverTheRainbow.vhd(279): signal \"Play_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OverTheRainbow.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/OverTheRainbow.vhd" 279 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 "|estrutura_OverTheRainbow|OverTheRainbow:controle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle controle:inst1 " "Elaborating entity \"controle\" for hierarchy \"controle:inst1\"" {  } { { "music_player_v2.bdf" "inst1" { Schematic "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/music_player_v2.bdf" { { 224 1048 1216 336 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663121939680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gera_pulso controle:inst1\|gera_pulso:gp2 " "Elaborating entity \"gera_pulso\" for hierarchy \"controle:inst1\|gera_pulso:gp2\"" {  } { { "controle.vhd" "gp2" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/controle.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FF gera_pulso.vhd(19) " "VHDL Process Statement warning at gera_pulso.vhd(19): signal \"FF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gera_pulso.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/gera_pulso.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|controle|gera_pulso:gp2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncers debouncers:inst " "Elaborating entity \"debouncers\" for hierarchy \"debouncers:inst\"" {  } { { "music_player_v2.bdf" "inst" { Schematic "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/music_player_v2.bdf" { { 200 656 800 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "saida debouncers.vhd(30) " "VHDL Process Statement warning at debouncers.vhd(30): signal \"saida\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debouncers.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/debouncers.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|debouncers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "saida debouncers.vhd(31) " "VHDL Process Statement warning at debouncers.vhd(31): signal \"saida\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debouncers.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/debouncers.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|debouncers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "saida debouncers.vhd(32) " "VHDL Process Statement warning at debouncers.vhd(32): signal \"saida\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debouncers.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/debouncers.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|debouncers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "saida debouncers.vhd(33) " "VHDL Process Statement warning at debouncers.vhd(33): signal \"saida\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debouncers.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/debouncers.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|debouncers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debouncers:inst\|debounce:d1 " "Elaborating entity \"debounce\" for hierarchy \"debouncers:inst\|debounce:d1\"" {  } { { "debouncers.vhd" "d1" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/debouncers.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ff debounce.vhd(24) " "VHDL Process Statement warning at debounce.vhd(24): signal \"ff\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debounce.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/debounce.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|debouncers:inst|debounce:d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloco_lcd bloco_lcd:inst13 " "Elaborating entity \"bloco_lcd\" for hierarchy \"bloco_lcd:inst13\"" {  } { { "music_player_v2.bdf" "inst13" { Schematic "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/music_player_v2.bdf" { { 728 312 584 856 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle_LCD bloco_lcd:inst13\|Controle_LCD:inst8 " "Elaborating entity \"Controle_LCD\" for hierarchy \"bloco_lcd:inst13\|Controle_LCD:inst8\"" {  } { { "bloco_lcd.bdf" "inst8" { Schematic "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/bloco_lcd.bdf" { { 352 800 1008 496 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logica_LCD bloco_lcd:inst13\|logica_LCD:inst7 " "Elaborating entity \"logica_LCD\" for hierarchy \"bloco_lcd:inst13\|logica_LCD:inst7\"" {  } { { "bloco_lcd.bdf" "inst7" { Schematic "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/bloco_lcd.bdf" { { 368 520 704 480 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloco_displays_e_leds bloco_displays_e_leds:inst12 " "Elaborating entity \"bloco_displays_e_leds\" for hierarchy \"bloco_displays_e_leds:inst12\"" {  } { { "music_player_v2.bdf" "inst12" { Schematic "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/music_player_v2.bdf" { { 488 840 1072 584 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_assincrono bloco_displays_e_leds:inst12\|contador_assincrono:inst6 " "Elaborating entity \"contador_assincrono\" for hierarchy \"bloco_displays_e_leds:inst12\|contador_assincrono:inst6\"" {  } { { "bloco_displays_e_leds.bdf" "inst6" { Schematic "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/bloco_displays_e_leds.bdf" { { 264 544 768 376 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stop contador_assincrono.vhd(45) " "VHDL Process Statement warning at contador_assincrono.vhd(45): signal \"stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "play contador_assincrono.vhd(52) " "VHDL Process Statement warning at contador_assincrono.vhd(52): signal \"play\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock_1 contador_assincrono.vhd(54) " "VHDL Process Statement warning at contador_assincrono.vhd(54): signal \"clock_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "of_aux1 contador_assincrono.vhd(62) " "VHDL Process Statement warning at contador_assincrono.vhd(62): signal \"of_aux1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num_und_seg contador_assincrono.vhd(63) " "VHDL Process Statement warning at contador_assincrono.vhd(63): signal \"num_und_seg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num_und_seg contador_assincrono.vhd(64) " "VHDL Process Statement warning at contador_assincrono.vhd(64): signal \"num_und_seg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "of_aux2 contador_assincrono.vhd(71) " "VHDL Process Statement warning at contador_assincrono.vhd(71): signal \"of_aux2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num_dez_seg contador_assincrono.vhd(72) " "VHDL Process Statement warning at contador_assincrono.vhd(72): signal \"num_dez_seg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num_dez_seg contador_assincrono.vhd(73) " "VHDL Process Statement warning at contador_assincrono.vhd(73): signal \"num_dez_seg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "of_aux3 contador_assincrono.vhd(80) " "VHDL Process Statement warning at contador_assincrono.vhd(80): signal \"of_aux3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num_und_min contador_assincrono.vhd(81) " "VHDL Process Statement warning at contador_assincrono.vhd(81): signal \"num_und_min\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num_und_min contador_assincrono.vhd(82) " "VHDL Process Statement warning at contador_assincrono.vhd(82): signal \"num_und_min\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "num_und_seg contador_assincrono.vhd(42) " "VHDL Process Statement warning at contador_assincrono.vhd(42): inferring latch(es) for signal or variable \"num_und_seg\", which holds its previous value in one or more paths through the process" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "num_dez_seg contador_assincrono.vhd(42) " "VHDL Process Statement warning at contador_assincrono.vhd(42): inferring latch(es) for signal or variable \"num_dez_seg\", which holds its previous value in one or more paths through the process" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "num_und_min contador_assincrono.vhd(42) " "VHDL Process Statement warning at contador_assincrono.vhd(42): inferring latch(es) for signal or variable \"num_und_min\", which holds its previous value in one or more paths through the process" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "of_aux2 contador_assincrono.vhd(42) " "VHDL Process Statement warning at contador_assincrono.vhd(42): inferring latch(es) for signal or variable \"of_aux2\", which holds its previous value in one or more paths through the process" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "of_aux3 contador_assincrono.vhd(42) " "VHDL Process Statement warning at contador_assincrono.vhd(42): inferring latch(es) for signal or variable \"of_aux3\", which holds its previous value in one or more paths through the process" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "of_aux3 contador_assincrono.vhd(42) " "Inferred latch for \"of_aux3\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "of_aux2 contador_assincrono.vhd(42) " "Inferred latch for \"of_aux2\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_min\[0\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_min\[0\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_min\[1\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_min\[1\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_min\[2\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_min\[2\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_min\[3\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_min\[3\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_min\[4\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_min\[4\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_min\[5\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_min\[5\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_min\[6\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_min\[6\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_min\[7\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_min\[7\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_min\[8\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_min\[8\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_min\[9\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_min\[9\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_min\[10\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_min\[10\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_min\[11\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_min\[11\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_min\[12\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_min\[12\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_min\[13\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_min\[13\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_min\[14\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_min\[14\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_min\[15\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_min\[15\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_min\[16\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_min\[16\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_min\[17\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_min\[17\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_min\[18\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_min\[18\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_min\[19\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_min\[19\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_min\[20\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_min\[20\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_min\[21\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_min\[21\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_min\[22\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_min\[22\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_min\[23\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_min\[23\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_min\[24\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_min\[24\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_min\[25\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_min\[25\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_min\[26\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_min\[26\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_min\[27\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_min\[27\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_min\[28\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_min\[28\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_min\[29\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_min\[29\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_min\[30\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_min\[30\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_min\[31\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_min\[31\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_dez_seg\[0\] contador_assincrono.vhd(42) " "Inferred latch for \"num_dez_seg\[0\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_dez_seg\[1\] contador_assincrono.vhd(42) " "Inferred latch for \"num_dez_seg\[1\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_dez_seg\[2\] contador_assincrono.vhd(42) " "Inferred latch for \"num_dez_seg\[2\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_dez_seg\[3\] contador_assincrono.vhd(42) " "Inferred latch for \"num_dez_seg\[3\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_dez_seg\[4\] contador_assincrono.vhd(42) " "Inferred latch for \"num_dez_seg\[4\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_dez_seg\[5\] contador_assincrono.vhd(42) " "Inferred latch for \"num_dez_seg\[5\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_dez_seg\[6\] contador_assincrono.vhd(42) " "Inferred latch for \"num_dez_seg\[6\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_dez_seg\[7\] contador_assincrono.vhd(42) " "Inferred latch for \"num_dez_seg\[7\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_dez_seg\[8\] contador_assincrono.vhd(42) " "Inferred latch for \"num_dez_seg\[8\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_dez_seg\[9\] contador_assincrono.vhd(42) " "Inferred latch for \"num_dez_seg\[9\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_dez_seg\[10\] contador_assincrono.vhd(42) " "Inferred latch for \"num_dez_seg\[10\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_dez_seg\[11\] contador_assincrono.vhd(42) " "Inferred latch for \"num_dez_seg\[11\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_dez_seg\[12\] contador_assincrono.vhd(42) " "Inferred latch for \"num_dez_seg\[12\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_dez_seg\[13\] contador_assincrono.vhd(42) " "Inferred latch for \"num_dez_seg\[13\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_dez_seg\[14\] contador_assincrono.vhd(42) " "Inferred latch for \"num_dez_seg\[14\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_dez_seg\[15\] contador_assincrono.vhd(42) " "Inferred latch for \"num_dez_seg\[15\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_dez_seg\[16\] contador_assincrono.vhd(42) " "Inferred latch for \"num_dez_seg\[16\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_dez_seg\[17\] contador_assincrono.vhd(42) " "Inferred latch for \"num_dez_seg\[17\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_dez_seg\[18\] contador_assincrono.vhd(42) " "Inferred latch for \"num_dez_seg\[18\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_dez_seg\[19\] contador_assincrono.vhd(42) " "Inferred latch for \"num_dez_seg\[19\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_dez_seg\[20\] contador_assincrono.vhd(42) " "Inferred latch for \"num_dez_seg\[20\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_dez_seg\[21\] contador_assincrono.vhd(42) " "Inferred latch for \"num_dez_seg\[21\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_dez_seg\[22\] contador_assincrono.vhd(42) " "Inferred latch for \"num_dez_seg\[22\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_dez_seg\[23\] contador_assincrono.vhd(42) " "Inferred latch for \"num_dez_seg\[23\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_dez_seg\[24\] contador_assincrono.vhd(42) " "Inferred latch for \"num_dez_seg\[24\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_dez_seg\[25\] contador_assincrono.vhd(42) " "Inferred latch for \"num_dez_seg\[25\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_dez_seg\[26\] contador_assincrono.vhd(42) " "Inferred latch for \"num_dez_seg\[26\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_dez_seg\[27\] contador_assincrono.vhd(42) " "Inferred latch for \"num_dez_seg\[27\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_dez_seg\[28\] contador_assincrono.vhd(42) " "Inferred latch for \"num_dez_seg\[28\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_dez_seg\[29\] contador_assincrono.vhd(42) " "Inferred latch for \"num_dez_seg\[29\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_dez_seg\[30\] contador_assincrono.vhd(42) " "Inferred latch for \"num_dez_seg\[30\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_dez_seg\[31\] contador_assincrono.vhd(42) " "Inferred latch for \"num_dez_seg\[31\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_seg\[0\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_seg\[0\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_seg\[1\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_seg\[1\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_seg\[2\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_seg\[2\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_seg\[3\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_seg\[3\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_seg\[4\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_seg\[4\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_seg\[5\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_seg\[5\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_seg\[6\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_seg\[6\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_seg\[7\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_seg\[7\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_seg\[8\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_seg\[8\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_seg\[9\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_seg\[9\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_seg\[10\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_seg\[10\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_seg\[11\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_seg\[11\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_seg\[12\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_seg\[12\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_seg\[13\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_seg\[13\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_seg\[14\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_seg\[14\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_seg\[15\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_seg\[15\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_seg\[16\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_seg\[16\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_seg\[17\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_seg\[17\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_seg\[18\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_seg\[18\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_seg\[19\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_seg\[19\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_seg\[20\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_seg\[20\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_seg\[21\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_seg\[21\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_seg\[22\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_seg\[22\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_seg\[23\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_seg\[23\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_seg\[24\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_seg\[24\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_seg\[25\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_seg\[25\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_seg\[26\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_seg\[26\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_seg\[27\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_seg\[27\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_seg\[28\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_seg\[28\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_seg\[29\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_seg\[29\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_seg\[30\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_seg\[30\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_und_seg\[31\] contador_assincrono.vhd(42) " "Inferred latch for \"num_und_seg\[31\]\" at contador_assincrono.vhd(42)" {  } { { "contador_assincrono.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/contador_assincrono.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|music_player_v2|bloco_displays_e_leds:inst12|contador_assincrono:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leds bloco_displays_e_leds:inst12\|leds:inst2 " "Elaborating entity \"leds\" for hierarchy \"bloco_displays_e_leds:inst12\|leds:inst2\"" {  } { { "bloco_displays_e_leds.bdf" "inst2" { Schematic "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/bloco_displays_e_leds.bdf" { { 448 544 728 560 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stop leds.vhd(16) " "VHDL Process Statement warning at leds.vhd(16): signal \"stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "leds.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/leds.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|leds"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "play leds.vhd(17) " "VHDL Process Statement warning at leds.vhd(17): signal \"play\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "leds.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/leds.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|leds"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "play leds.vhd(18) " "VHDL Process Statement warning at leds.vhd(18): signal \"play\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "leds.vhd" "" { Text "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/leds.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663121939695 "|leds"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "music_player_v2.bdf" "" { Schematic "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/music_player_v2.bdf" { { 752 624 800 768 "lcd_rw" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663121941070 "|music_player_v2|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[4\] VCC " "Pin \"led\[4\]\" is stuck at VCC" {  } { { "music_player_v2.bdf" "" { Schematic "C:/Users/carlo/Desktop/Periodo_22.1/Eletronica_Digital/Projetos/Projeto_3/music_player_v2.bdf" { { 512 1072 1248 528 "led\[1..4\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663121941070 "|music_player_v2|led[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1663121941070 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1663121941132 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1663121941979 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1663121942104 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663121942104 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1823 " "Implemented 1823 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1663121942198 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1663121942198 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1790 " "Implemented 1790 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1663121942198 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1663121942198 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 150 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 150 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663121942213 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 13 23:19:02 2022 " "Processing ended: Tue Sep 13 23:19:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663121942213 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663121942213 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663121942213 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663121942213 ""}
