// Seed: 2732465078
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  assign module_1.id_6 = 0;
  input wire id_1;
  logic id_4;
  logic id_5;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd94
) (
    input supply1 id_0,
    input supply0 id_1,
    input tri _id_2,
    output tri id_3
);
  tri0 [1 : id_2  ?  -1 : -1] id_5 = id_2, id_6 = -1;
  assign id_3 = id_1;
  wire [-1 : -1 'h0] id_7 = id_2;
  logic id_8 = -1;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_8
  );
endmodule
