# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TP_Final_Bank_Valeria.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl" \
"../../../../TP_Final_Bank_Valeria.srcs/sources_1/new/pc.vhd" \
"../../../../TP_Final_Bank_Valeria.srcs/sim_1/new/pc_tb.vhd" \

# Do not sort compile order
nosort
