// Seed: 1587846269
module module_0;
  assign id_1 = 1;
  wire id_2;
  assign module_2.type_2  = 0;
  assign module_1.type_12 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    output tri0 id_1,
    input supply1 id_2,
    input wor id_3,
    output wor id_4,
    output wire id_5,
    inout tri0 id_6,
    input tri id_7,
    input wand id_8,
    input tri1 id_9
);
  tri id_11 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wor id_0,
    input wor id_1,
    output supply0 id_2,
    output wor id_3,
    output wor id_4,
    output wire id_5,
    output tri0 id_6,
    input supply0 id_7,
    input tri1 id_8,
    output supply1 id_9,
    input tri0 id_10,
    output supply0 id_11,
    input tri id_12,
    input tri1 id_13,
    input tri1 id_14
);
  wire id_16;
  supply1 id_17 = id_1;
  module_0 modCall_1 ();
  wire id_18;
  wire id_19;
endmodule
