{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748620640479 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748620640481 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 30 23:57:20 2025 " "Processing started: Fri May 30 23:57:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748620640481 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748620640481 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ballplayer -c ballplayer " "Command: quartus_map --read_settings_files=on --write_settings_files=off ballplayer -c ballplayer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748620640481 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1748620640903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ballplayer_top.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ballplayer_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ballplayer_top " "Found entity 1: ballplayer_top" {  } { { "source/ballplayer_top.v" "" { Text "D:/Quartus_Project/ballplayer/source/ballplayer_top.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748620646730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748620646730 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "25 ballplayer_top_test.v(67) " "Verilog HDL Expression warning at ballplayer_top_test.v(67): truncated literal to match 25 bits" {  } { { "source/ballplayer_top_test.v" "" { Text "D:/Quartus_Project/ballplayer/source/ballplayer_top_test.v" 67 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1748620646732 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "25 ballplayer_top_test.v(78) " "Verilog HDL Expression warning at ballplayer_top_test.v(78): truncated literal to match 25 bits" {  } { { "source/ballplayer_top_test.v" "" { Text "D:/Quartus_Project/ballplayer/source/ballplayer_top_test.v" 78 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1748620646732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ballplayer_top_test.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ballplayer_top_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 ballplayer_top_test " "Found entity 1: ballplayer_top_test" {  } { { "source/ballplayer_top_test.v" "" { Text "D:/Quartus_Project/ballplayer/source/ballplayer_top_test.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748620646733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748620646733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lcd_contrast_test.v 1 1 " "Found 1 design units, including 1 entities, in source file source/lcd_contrast_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_contrast_test " "Found entity 1: lcd_contrast_test" {  } { { "source/lcd_contrast_test.v" "" { Text "D:/Quartus_Project/ballplayer/source/lcd_contrast_test.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748620646737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748620646737 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "26 lcd_cartoon_display.v(39) " "Verilog HDL Expression warning at lcd_cartoon_display.v(39): truncated literal to match 26 bits" {  } { { "source/lcd_cartoon_display.v" "" { Text "D:/Quartus_Project/ballplayer/source/lcd_cartoon_display.v" 39 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1748620646739 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "17 lcd_cartoon_display.v(101) " "Verilog HDL Expression warning at lcd_cartoon_display.v(101): truncated literal to match 17 bits" {  } { { "source/lcd_cartoon_display.v" "" { Text "D:/Quartus_Project/ballplayer/source/lcd_cartoon_display.v" 101 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1748620646739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lcd_cartoon_display.v 1 1 " "Found 1 design units, including 1 entities, in source file source/lcd_cartoon_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_cartoon_display " "Found entity 1: lcd_cartoon_display" {  } { { "source/lcd_cartoon_display.v" "" { Text "D:/Quartus_Project/ballplayer/source/lcd_cartoon_display.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748620646740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748620646740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ballplayer_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ballplayer_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ballplayer_pll " "Found entity 1: ballplayer_pll" {  } { { "source/ballplayer_pll.v" "" { Text "D:/Quartus_Project/ballplayer/source/ballplayer_pll.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748620646743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748620646743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/adc081s101_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file source/adc081s101_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc081s101_driver " "Found entity 1: adc081s101_driver" {  } { { "source/adc081s101_driver.v" "" { Text "D:/Quartus_Project/ballplayer/source/adc081s101_driver.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748620646746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748620646746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/rpr0521rs_driver_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file source/rpr0521rs_driver_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 rpr0521rs_driver " "Found entity 1: rpr0521rs_driver" {  } { { "source/rpr0521rs_driver_simple.v" "" { Text "D:/Quartus_Project/ballplayer/source/rpr0521rs_driver_simple.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748620646750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748620646750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/hand_control.v 1 1 " "Found 1 design units, including 1 entities, in source file source/hand_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 hand_control " "Found entity 1: hand_control" {  } { { "source/hand_control.v" "" { Text "D:/Quartus_Project/ballplayer/source/hand_control.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748620646752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748620646752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/adjuster.v 1 1 " "Found 1 design units, including 1 entities, in source file source/adjuster.v" { { "Info" "ISGN_ENTITY_NAME" "1 adjuster " "Found entity 1: adjuster" {  } { { "source/adjuster.v" "" { Text "D:/Quartus_Project/ballplayer/source/adjuster.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748620646756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748620646756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/jumping.v 1 1 " "Found 1 design units, including 1 entities, in source file source/jumping.v" { { "Info" "ISGN_ENTITY_NAME" "1 jumping " "Found entity 1: jumping" {  } { { "source/jumping.v" "" { Text "D:/Quartus_Project/ballplayer/source/jumping.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748620646760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748620646760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file source/lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "source/lcd.v" "" { Text "D:/Quartus_Project/ballplayer/source/lcd.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748620646763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748620646763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/control.v 1 1 " "Found 1 design units, including 1 entities, in source file source/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "source/control.v" "" { Text "D:/Quartus_Project/ballplayer/source/control.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748620646766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748620646766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lcd_show_pic.v 1 1 " "Found 1 design units, including 1 entities, in source file source/lcd_show_pic.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_show_pic " "Found entity 1: lcd_show_pic" {  } { { "source/lcd_show_pic.v" "" { Text "D:/Quartus_Project/ballplayer/source/lcd_show_pic.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748620646769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748620646769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/draw_line.v 1 1 " "Found 1 design units, including 1 entities, in source file source/draw_line.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_line " "Found entity 1: draw_line" {  } { { "source/draw_line.v" "" { Text "D:/Quartus_Project/ballplayer/source/draw_line.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748620646773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748620646773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pic_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pic_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 pic_ram " "Found entity 1: pic_ram" {  } { { "source/pic_ram.v" "" { Text "D:/Quartus_Project/ballplayer/source/pic_ram.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748620646776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748620646776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lcd_init.v 1 1 " "Found 1 design units, including 1 entities, in source file source/lcd_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_init " "Found entity 1: lcd_init" {  } { { "source/lcd_init.v" "" { Text "D:/Quartus_Project/ballplayer/source/lcd_init.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748620646780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748620646780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lcd_write.v 1 1 " "Found 1 design units, including 1 entities, in source file source/lcd_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_write " "Found entity 1: lcd_write" {  } { { "source/lcd_write.v" "" { Text "D:/Quartus_Project/ballplayer/source/lcd_write.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748620646783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748620646783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/segment_display.v 1 1 " "Found 1 design units, including 1 entities, in source file source/segment_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment_display " "Found entity 1: segment_display" {  } { { "source/segment_display.v" "" { Text "D:/Quartus_Project/ballplayer/source/segment_display.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748620646788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748620646788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/frequency_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file source/frequency_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "source/frequency_divider.v" "" { Text "D:/Quartus_Project/ballplayer/source/frequency_divider.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748620646790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748620646790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file source/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "source/debounce.v" "" { Text "D:/Quartus_Project/ballplayer/source/debounce.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748620646794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748620646794 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "source/lcd_simple_test.v " "Can't analyze file -- file source/lcd_simple_test.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1748620646797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lcd_simple_fill.v 1 1 " "Found 1 design units, including 1 entities, in source file source/lcd_simple_fill.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_simple_fill " "Found entity 1: lcd_simple_fill" {  } { { "source/lcd_simple_fill.v" "" { Text "D:/Quartus_Project/ballplayer/source/lcd_simple_fill.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748620646801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748620646801 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "source/lcd_debug_test.v " "Can't analyze file -- file source/lcd_debug_test.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1748620646803 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "source/lcd_full_init_test.v " "Can't analyze file -- file source/lcd_full_init_test.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1748620646806 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "27 lcd_simple_patterns.v(39) " "Verilog HDL Expression warning at lcd_simple_patterns.v(39): truncated literal to match 27 bits" {  } { { "source/lcd_simple_patterns.v" "" { Text "D:/Quartus_Project/ballplayer/source/lcd_simple_patterns.v" 39 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1748620646807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lcd_simple_patterns.v 1 1 " "Found 1 design units, including 1 entities, in source file source/lcd_simple_patterns.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_simple_patterns " "Found entity 1: lcd_simple_patterns" {  } { { "source/lcd_simple_patterns.v" "" { Text "D:/Quartus_Project/ballplayer/source/lcd_simple_patterns.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748620646809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748620646809 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "27 lcd_cartoon_display_fixed.v(39) " "Verilog HDL Expression warning at lcd_cartoon_display_fixed.v(39): truncated literal to match 27 bits" {  } { { "source/lcd_cartoon_display_fixed.v" "" { Text "D:/Quartus_Project/ballplayer/source/lcd_cartoon_display_fixed.v" 39 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1748620646811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lcd_cartoon_display_fixed.v 1 1 " "Found 1 design units, including 1 entities, in source file source/lcd_cartoon_display_fixed.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_cartoon_display_fixed " "Found entity 1: lcd_cartoon_display_fixed" {  } { { "source/lcd_cartoon_display_fixed.v" "" { Text "D:/Quartus_Project/ballplayer/source/lcd_cartoon_display_fixed.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748620646813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748620646813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lcd_emoji_display.v 1 1 " "Found 1 design units, including 1 entities, in source file source/lcd_emoji_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_emoji_display " "Found entity 1: lcd_emoji_display" {  } { { "source/lcd_emoji_display.v" "" { Text "D:/Quartus_Project/ballplayer/source/lcd_emoji_display.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748620646818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748620646818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lcd_custom_image_display.v 1 1 " "Found 1 design units, including 1 entities, in source file source/lcd_custom_image_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_custom_image_display " "Found entity 1: lcd_custom_image_display" {  } { { "source/lcd_custom_image_display.v" "" { Text "D:/Quartus_Project/ballplayer/source/lcd_custom_image_display.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748620646821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748620646821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/clever_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file source/clever_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clever_rom " "Found entity 1: Clever_rom" {  } { { "source/Clever_rom.v" "" { Text "D:/Quartus_Project/ballplayer/source/Clever_rom.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748620646830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748620646830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/multi_image_rom_240x160.v 1 1 " "Found 1 design units, including 1 entities, in source file source/multi_image_rom_240x160.v" { { "Info" "ISGN_ENTITY_NAME" "1 multi_image_rom_240x160 " "Found entity 1: multi_image_rom_240x160" {  } { { "source/multi_image_rom_240x160.v" "" { Text "D:/Quartus_Project/ballplayer/source/multi_image_rom_240x160.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748620646833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748620646833 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"endcase\" lcd_multi_image_display_240x160.v(105) " "Verilog HDL syntax error at lcd_multi_image_display_240x160.v(105) near text: \"else\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "source/lcd_multi_image_display_240x160.v" "" { Text "D:/Quartus_Project/ballplayer/source/lcd_multi_image_display_240x160.v" 105 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1748620646849 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\"; \"end\" without \"begin\"  lcd_multi_image_display_240x160.v(122) " "Verilog HDL syntax error at lcd_multi_image_display_240x160.v(122) near text: \"end\"; \"end\" without \"begin\" . Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "source/lcd_multi_image_display_240x160.v" "" { Text "D:/Quartus_Project/ballplayer/source/lcd_multi_image_display_240x160.v" 122 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1748620646850 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"reg\";  expecting \"end\" lcd_multi_image_display_240x160.v(125) " "Verilog HDL syntax error at lcd_multi_image_display_240x160.v(125) near text: \"reg\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "source/lcd_multi_image_display_240x160.v" "" { Text "D:/Quartus_Project/ballplayer/source/lcd_multi_image_display_240x160.v" 125 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1748620646850 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"always\";  expecting \"end\" lcd_multi_image_display_240x160.v(154) " "Verilog HDL syntax error at lcd_multi_image_display_240x160.v(154) near text: \"always\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "source/lcd_multi_image_display_240x160.v" "" { Text "D:/Quartus_Project/ballplayer/source/lcd_multi_image_display_240x160.v" 154 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1748620646850 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"lcd_init_inst\";  expecting \"<=\", or \"=\" lcd_multi_image_display_240x160.v(175) " "Verilog HDL syntax error at lcd_multi_image_display_240x160.v(175) near text: \"lcd_init_inst\";  expecting \"<=\", or \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "source/lcd_multi_image_display_240x160.v" "" { Text "D:/Quartus_Project/ballplayer/source/lcd_multi_image_display_240x160.v" 175 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1748620646851 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"lcd_write_inst\";  expecting \"<=\", or \"=\" lcd_multi_image_display_240x160.v(186) " "Verilog HDL syntax error at lcd_multi_image_display_240x160.v(186) near text: \"lcd_write_inst\";  expecting \"<=\", or \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "source/lcd_multi_image_display_240x160.v" "" { Text "D:/Quartus_Project/ballplayer/source/lcd_multi_image_display_240x160.v" 186 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1748620646851 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endmodule\";  expecting \"end\" lcd_multi_image_display_240x160.v(198) " "Verilog HDL syntax error at lcd_multi_image_display_240x160.v(198) near text: \"endmodule\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "source/lcd_multi_image_display_240x160.v" "" { Text "D:/Quartus_Project/ballplayer/source/lcd_multi_image_display_240x160.v" 198 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1748620646851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lcd_multi_image_display_240x160.v 0 0 " "Found 0 design units, including 0 entities, in source file source/lcd_multi_image_display_240x160.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748620646851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ballplayer_multi_image_test.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ballplayer_multi_image_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 ballplayer_multi_image_test " "Found entity 1: ballplayer_multi_image_test" {  } { { "source/ballplayer_multi_image_test.v" "" { Text "D:/Quartus_Project/ballplayer/source/ballplayer_multi_image_test.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748620646856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748620646856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_data/image_0_240x160_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_data/image_0_240x160_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_0_rom " "Found entity 1: image_0_rom" {  } { { "rom_data/image_0_240x160_rom.v" "" { Text "D:/Quartus_Project/ballplayer/rom_data/image_0_240x160_rom.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748620646864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748620646864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_data/image_1_240x160_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_data/image_1_240x160_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_1_rom " "Found entity 1: image_1_rom" {  } { { "rom_data/image_1_240x160_rom.v" "" { Text "D:/Quartus_Project/ballplayer/rom_data/image_1_240x160_rom.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748620646874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748620646874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_data/image_2_240x160_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_data/image_2_240x160_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_2_rom " "Found entity 1: image_2_rom" {  } { { "rom_data/image_2_240x160_rom.v" "" { Text "D:/Quartus_Project/ballplayer/rom_data/image_2_240x160_rom.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748620646883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748620646883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_data/image_3_240x160_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_data/image_3_240x160_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_3_rom " "Found entity 1: image_3_rom" {  } { { "rom_data/image_3_240x160_rom.v" "" { Text "D:/Quartus_Project/ballplayer/rom_data/image_3_240x160_rom.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748620646893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748620646893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_data/image_4_240x160_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_data/image_4_240x160_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_4_rom " "Found entity 1: image_4_rom" {  } { { "rom_data/image_4_240x160_rom.v" "" { Text "D:/Quartus_Project/ballplayer/rom_data/image_4_240x160_rom.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748620646901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748620646901 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4733 " "Peak virtual memory: 4733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748620646990 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 30 23:57:26 2025 " "Processing ended: Fri May 30 23:57:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748620646990 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748620646990 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748620646990 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748620646990 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748620647730 ""}
