// Copyright 2024 The Bedrock-RTL Authors
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//     http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.

= Bedrock-RTL Delay Line (With Valid-Next) Specification

== Overview

The `br_delay_valid_next` module implements a configurable delay line with a valid-next signal. It delays an input data signal `in` along with its associated valid-next signal `in_valid_next` by a fixed number of clock cycles specified by the `NumStages` parameter. The delayed data and valid-next signals are output on `out` and `out_valid_next`, respectively. If `NumStages` is 0, the outputs `out` and `out_valid_next` are directly connected to the inputs `in` and `in_valid_next` without any delay.

The valid-next signals are reset synchronously to 0 upon assertion of the reset signal `rst`, ensuring that the pipeline stages start in a known state. The data path registers are not reset and their contents are undefined upon reset. Each data path register is clock-gated using its corresponding valid-next signal to prevent unnecessary switching activity when the valid-next signal is not asserted.

The `in_valid_next` signal indicates that the input data `in` will be valid on the next clock cycle. This mechanism allows for timing optimization in scenarios where the data bus is wide and spans a long distance, by separating the timing of the valid signal from the data signal.

== Parameters

[cols="1,1,1,3"]
|===
| Parameter | Type | Scope | Description

| `BitWidth`
| `int`
| module
| Must be at least 1. Specifies the bit width of the input and output data signals.

| `NumStages`
| `int`
| module
| Must be at least 0. Specifies the number of pipeline stages (delay cycles).
|===

== Interfaces

[cols="1,1,1,1,3"]
|===
| Interface | Port Direction | Port Type | Port Name | Description

| Clock
| `input`
| `logic`
| `clk`
| Clock signal.

| Reset
| `input`
| `logic`
| `rst`
| Synchronous active-high reset signal. Resets all valid-next pipeline registers to 0.

| Data Input Valid-Next
| `input`
| `logic`
| `in_valid_next`
| Indicates that the input data `in` will be valid on the next clock cycle.

| Data Input
| `input`
| `logic [BitWidth-1:0]`
| `in`
| Input data signal to be delayed.

| Data Output Valid-Next
| `output`
| `logic`
| `out_valid_next`
| Indicates that the output data `out` will be valid on the next clock cycle.

| Data Output
| `output`
| `logic [BitWidth-1:0]`
| `out`
| Delayed output data signal.
|===

== Functional Behavior

* Upon assertion of the reset signal `rst`, all valid-next pipeline registers are reset to 0 synchronously on the rising edge of `clk`. The data path registers are not reset and retain their previous values (which may be undefined initially).
* After reset is deasserted, the module delays the input data `in` and its associated valid-next signal `in_valid_next` by `NumStages` clock cycles.
* For each clock cycle after reset deassertion:
  ** The valid-next signal `in_valid_next` is propagated through the pipeline stages.
  ** If `in_valid_next` is asserted (high), indicating that the input data `in` will be valid on the next clock cycle, the data path registers are prepared to capture `in` in the next cycle.
  ** Each data path register is clock-gated using its corresponding valid-next signal to prevent unnecessary toggling when the data is not valid.
  ** The valid-next signal `out_valid_next` at the output reflects the delayed version of `in_valid_next`:
    *** `out_valid_next(t) = in_valid_next(t - NumStages)` for `t â‰¥ NumStages`.
  ** When `out_valid_next` is asserted (high), it indicates that the output data `out` will be valid on the next clock cycle:
    *** `out(t + 1) = in(t + 1 - NumStages)` for the cycles where `out_valid_next(t)` is high.
  ** When `out_valid_next` is deasserted (low), the corresponding data path register is not updated.
  The user should consider the value of `out` to be undefined during these times and must ensure that invalid data is not used.

== Latency and Throughput

[cols="1,1,3"]
|===
| Latency Metric | Cycles | Description

| Valid-Next Delay
| `NumStages`
| The output `out_valid_next` reflects the input `in_valid_next` delayed by `NumStages` clock cycles.

| Data Delay
| `NumStages + 1`
| The output data `out` reflects the input `in` delayed by `NumStages + 1` clock cycles.

| Throughput
| 1
| The module can accept and process a new valid-next input every clock cycle.

| Reset Latency
| 1
| After asserting `rst`, the valid-next pipeline registers are reset to 0 on the next rising edge of `clk`.
|===

== Timing Diagram

To clarify the timing relationship between `in_valid_next`, `in`, `out_valid_next`, and `out`, consider the following timing diagram for a single-stage delay (`NumStages = 1`):

[cols="1,1,1,1,1",options="header"]
|===
| Cycle (t)
| `in_valid_next`
| `in`
| `out_valid_next`
| `out`

| 0
| 1
|
| 0
|

| 1
| 1
| D0
| 1
|

| 2
| 0
| D1
| 1
| D0

| 3
| 0
|
| 0
| D1
|===

Recall:

* `in_valid_next` at time `t` indicates that `in` at time `t+1` will be valid.
* `out_valid_next` at time `t` indicates that `out` at time `t+1` will be valid.
