Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\intelFPGA_lite\16.1\FinalProject\QsysSystem.qsys --block-symbol-file --output-directory=C:\intelFPGA_lite\16.1\FinalProject\QsysSystem --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading FinalProject/QsysSystem.qsys
Progress: Reading input file
Progress: Adding Altera_UP_SD_Card_Avalon_Interface_0 [Altera_UP_SD_Card_Avalon_Interface 16.1]
Progress: Parameterizing module Altera_UP_SD_Card_Avalon_Interface_0
Progress: Adding CLK [altera_up_avalon_sys_sdram_pll 16.1]
Progress: Parameterizing module CLK
Progress: Adding GREEN_LEDs [altera_avalon_pio 16.1]
Progress: Parameterizing module GREEN_LEDs
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module JTAG_UART
Progress: Adding KEYS [altera_avalon_pio 16.1]
Progress: Parameterizing module KEYS
Progress: Adding On_Chip_Mem [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module On_Chip_Mem
Progress: Adding Processor [altera_nios2_qsys 16.1]
Progress: Parameterizing module Processor
Progress: Adding RED_LEDs [altera_avalon_pio 16.1]
Progress: Parameterizing module RED_LEDs
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module SDRAM
Progress: Adding SYSID [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module SYSID
Progress: Adding SevSeg4MSB [altera_avalon_pio 16.1]
Progress: Parameterizing module SevSeg4MSB
Progress: Adding SevSegment_4LSB [altera_avalon_pio 16.1]
Progress: Parameterizing module SevSegment_4LSB
Progress: Adding Switches [altera_avalon_pio 16.1]
Progress: Parameterizing module Switches
Progress: Adding sram_0 [altera_up_avalon_sram 16.1]
Progress: Parameterizing module sram_0
Progress: Adding timer_0 [altera_avalon_timer 16.1]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 16.1]
Progress: Parameterizing module timer_1
Progress: Adding video_dual_clock_buffer_0 [altera_up_avalon_video_dual_clock_buffer 16.1]
Progress: Parameterizing module video_dual_clock_buffer_0
Progress: Adding video_pixel_buffer_dma_0 [altera_up_avalon_video_pixel_buffer_dma 16.1]
Progress: Parameterizing module video_pixel_buffer_dma_0
Progress: Adding video_pll_0 [altera_up_avalon_video_pll 16.1]
Progress: Parameterizing module video_pll_0
Progress: Adding video_rgb_resampler_0 [altera_up_avalon_video_rgb_resampler 16.1]
Progress: Parameterizing module video_rgb_resampler_0
Progress: Adding video_scaler_0 [altera_up_avalon_video_scaler 16.1]
Progress: Parameterizing module video_scaler_0
Progress: Adding video_vga_controller_0 [altera_up_avalon_video_vga_controller 16.1]
Progress: Parameterizing module video_vga_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: QsysSystem.CLK: Refclk Freq: 50.0
Info: QsysSystem.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: QsysSystem.KEYS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: QsysSystem.Processor: Nios II Classic cores are no longer recommended for new projects
Info: QsysSystem.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: QsysSystem.SYSID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: QsysSystem.SYSID: Time stamp will be automatically updated when this component is generated.
Info: QsysSystem.Switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: QsysSystem.video_rgb_resampler_0: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: QsysSystem.video_scaler_0: Change in Resolution: 320 x 240 -> 640 x 480
Info: QsysSystem.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: QsysSystem.video_scaler_0.avalon_scaler_source/video_dual_clock_buffer_0.avalon_dc_buffer_sink: The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\intelFPGA_lite\16.1\FinalProject\QsysSystem.qsys --synthesis=VERILOG --output-directory=C:\intelFPGA_lite\16.1\FinalProject\QsysSystem\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading FinalProject/QsysSystem.qsys
Progress: Reading input file
Progress: Adding Altera_UP_SD_Card_Avalon_Interface_0 [Altera_UP_SD_Card_Avalon_Interface 16.1]
Progress: Parameterizing module Altera_UP_SD_Card_Avalon_Interface_0
Progress: Adding CLK [altera_up_avalon_sys_sdram_pll 16.1]
Progress: Parameterizing module CLK
Progress: Adding GREEN_LEDs [altera_avalon_pio 16.1]
Progress: Parameterizing module GREEN_LEDs
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module JTAG_UART
Progress: Adding KEYS [altera_avalon_pio 16.1]
Progress: Parameterizing module KEYS
Progress: Adding On_Chip_Mem [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module On_Chip_Mem
Progress: Adding Processor [altera_nios2_qsys 16.1]
Progress: Parameterizing module Processor
Progress: Adding RED_LEDs [altera_avalon_pio 16.1]
Progress: Parameterizing module RED_LEDs
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module SDRAM
Progress: Adding SYSID [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module SYSID
Progress: Adding SevSeg4MSB [altera_avalon_pio 16.1]
Progress: Parameterizing module SevSeg4MSB
Progress: Adding SevSegment_4LSB [altera_avalon_pio 16.1]
Progress: Parameterizing module SevSegment_4LSB
Progress: Adding Switches [altera_avalon_pio 16.1]
Progress: Parameterizing module Switches
Progress: Adding sram_0 [altera_up_avalon_sram 16.1]
Progress: Parameterizing module sram_0
Progress: Adding timer_0 [altera_avalon_timer 16.1]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 16.1]
Progress: Parameterizing module timer_1
Progress: Adding video_dual_clock_buffer_0 [altera_up_avalon_video_dual_clock_buffer 16.1]
Progress: Parameterizing module video_dual_clock_buffer_0
Progress: Adding video_pixel_buffer_dma_0 [altera_up_avalon_video_pixel_buffer_dma 16.1]
Progress: Parameterizing module video_pixel_buffer_dma_0
Progress: Adding video_pll_0 [altera_up_avalon_video_pll 16.1]
Progress: Parameterizing module video_pll_0
Progress: Adding video_rgb_resampler_0 [altera_up_avalon_video_rgb_resampler 16.1]
Progress: Parameterizing module video_rgb_resampler_0
Progress: Adding video_scaler_0 [altera_up_avalon_video_scaler 16.1]
Progress: Parameterizing module video_scaler_0
Progress: Adding video_vga_controller_0 [altera_up_avalon_video_vga_controller 16.1]
Progress: Parameterizing module video_vga_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: QsysSystem.CLK: Refclk Freq: 50.0
Info: QsysSystem.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: QsysSystem.KEYS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: QsysSystem.Processor: Nios II Classic cores are no longer recommended for new projects
Info: QsysSystem.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: QsysSystem.SYSID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: QsysSystem.SYSID: Time stamp will be automatically updated when this component is generated.
Info: QsysSystem.Switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: QsysSystem.video_rgb_resampler_0: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: QsysSystem.video_scaler_0: Change in Resolution: 320 x 240 -> 640 x 480
Info: QsysSystem.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: QsysSystem.video_scaler_0.avalon_scaler_source/video_dual_clock_buffer_0.avalon_dc_buffer_sink: The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: QsysSystem: Generating QsysSystem "QsysSystem" for QUARTUS_SYNTH
Info: avalon_st_adapter: Inserting channel_adapter: channel_adapter_0
Info: Altera_UP_SD_Card_Avalon_Interface_0: "QsysSystem" instantiated Altera_UP_SD_Card_Avalon_Interface "Altera_UP_SD_Card_Avalon_Interface_0"
Info: CLK: "QsysSystem" instantiated altera_up_avalon_sys_sdram_pll "CLK"
Info: GREEN_LEDs: Starting RTL generation for module 'QsysSystem_GREEN_LEDs'
Info: GREEN_LEDs:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=QsysSystem_GREEN_LEDs --dir=C:/Users/rrain/AppData/Local/Temp/alt9331_843199474513691288.dir/0161_GREEN_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/rrain/AppData/Local/Temp/alt9331_843199474513691288.dir/0161_GREEN_LEDs_gen//QsysSystem_GREEN_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info: GREEN_LEDs: Done RTL generation for module 'QsysSystem_GREEN_LEDs'
Info: GREEN_LEDs: "QsysSystem" instantiated altera_avalon_pio "GREEN_LEDs"
Info: JTAG_UART: Starting RTL generation for module 'QsysSystem_JTAG_UART'
Info: JTAG_UART:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=QsysSystem_JTAG_UART --dir=C:/Users/rrain/AppData/Local/Temp/alt9331_843199474513691288.dir/0162_JTAG_UART_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/rrain/AppData/Local/Temp/alt9331_843199474513691288.dir/0162_JTAG_UART_gen//QsysSystem_JTAG_UART_component_configuration.pl  --do_build_sim=0  ]
Info: JTAG_UART: Done RTL generation for module 'QsysSystem_JTAG_UART'
Info: JTAG_UART: "QsysSystem" instantiated altera_avalon_jtag_uart "JTAG_UART"
Info: KEYS: Starting RTL generation for module 'QsysSystem_KEYS'
Info: KEYS:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=QsysSystem_KEYS --dir=C:/Users/rrain/AppData/Local/Temp/alt9331_843199474513691288.dir/0163_KEYS_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/rrain/AppData/Local/Temp/alt9331_843199474513691288.dir/0163_KEYS_gen//QsysSystem_KEYS_component_configuration.pl  --do_build_sim=0  ]
Info: KEYS: Done RTL generation for module 'QsysSystem_KEYS'
Info: KEYS: "QsysSystem" instantiated altera_avalon_pio "KEYS"
Info: On_Chip_Mem: Starting RTL generation for module 'QsysSystem_On_Chip_Mem'
Info: On_Chip_Mem:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=QsysSystem_On_Chip_Mem --dir=C:/Users/rrain/AppData/Local/Temp/alt9331_843199474513691288.dir/0164_On_Chip_Mem_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/rrain/AppData/Local/Temp/alt9331_843199474513691288.dir/0164_On_Chip_Mem_gen//QsysSystem_On_Chip_Mem_component_configuration.pl  --do_build_sim=0  ]
Info: On_Chip_Mem: Done RTL generation for module 'QsysSystem_On_Chip_Mem'
Info: On_Chip_Mem: "QsysSystem" instantiated altera_avalon_onchip_memory2 "On_Chip_Mem"
Info: Processor: Starting RTL generation for module 'QsysSystem_Processor'
Info: Processor:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=QsysSystem_Processor --dir=C:/Users/rrain/AppData/Local/Temp/alt9331_843199474513691288.dir/0165_Processor_gen/ --quartus_bindir=C:/intelfpga_lite/16.1/quartus/bin64 --verilog --config=C:/Users/rrain/AppData/Local/Temp/alt9331_843199474513691288.dir/0165_Processor_gen//QsysSystem_Processor_processor_configuration.pl  --do_build_sim=0  ]
Info: Processor: # 2022.12.05 16:27:33 (*) Starting Nios II generation
Info: Processor: # 2022.12.05 16:27:33 (*)   Checking for plaintext license.
Info: Processor: # 2022.12.05 16:27:34 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/16.1/quartus/bin64
Info: Processor: # 2022.12.05 16:27:34 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: Processor: # 2022.12.05 16:27:34 (*)   LM_LICENSE_FILE environment variable is empty
Info: Processor: # 2022.12.05 16:27:34 (*)   Plaintext license not found.
Info: Processor: # 2022.12.05 16:27:34 (*)   Checking for encrypted license (non-evaluation).
Info: Processor: # 2022.12.05 16:27:35 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/16.1/quartus/bin64
Info: Processor: # 2022.12.05 16:27:35 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: Processor: # 2022.12.05 16:27:35 (*)   LM_LICENSE_FILE environment variable is empty
Info: Processor: # 2022.12.05 16:27:35 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: Processor: # 2022.12.05 16:27:35 (*)   Elaborating CPU configuration settings
Info: Processor: # 2022.12.05 16:27:35 (*)   Creating all objects for CPU
Info: Processor: # 2022.12.05 16:27:35 (*)     Testbench
Info: Processor: # 2022.12.05 16:27:35 (*)     Instruction decoding
Info: Processor: # 2022.12.05 16:27:35 (*)       Instruction fields
Info: Processor: # 2022.12.05 16:27:35 (*)       Instruction decodes
Info: Processor: # 2022.12.05 16:27:36 (*)       Signals for RTL simulation waveforms
Info: Processor: # 2022.12.05 16:27:36 (*)       Instruction controls
Info: Processor: # 2022.12.05 16:27:36 (*)     Pipeline frontend
Info: Processor: # 2022.12.05 16:27:36 (*)     Pipeline backend
Info: Processor: # 2022.12.05 16:27:38 (*)   Generating RTL from CPU objects
Info: Processor: # 2022.12.05 16:27:40 (*)   Creating encrypted RTL
Info: Processor: # 2022.12.05 16:27:41 (*) Done Nios II generation
Info: Processor: Done RTL generation for module 'QsysSystem_Processor'
Info: Processor: "QsysSystem" instantiated altera_nios2_qsys "Processor"
Info: RED_LEDs: Starting RTL generation for module 'QsysSystem_RED_LEDs'
Info: RED_LEDs:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=QsysSystem_RED_LEDs --dir=C:/Users/rrain/AppData/Local/Temp/alt9331_843199474513691288.dir/0166_RED_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/rrain/AppData/Local/Temp/alt9331_843199474513691288.dir/0166_RED_LEDs_gen//QsysSystem_RED_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info: RED_LEDs: Done RTL generation for module 'QsysSystem_RED_LEDs'
Info: RED_LEDs: "QsysSystem" instantiated altera_avalon_pio "RED_LEDs"
Info: SDRAM: Starting RTL generation for module 'QsysSystem_SDRAM'
Info: SDRAM:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=QsysSystem_SDRAM --dir=C:/Users/rrain/AppData/Local/Temp/alt9331_843199474513691288.dir/0167_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/rrain/AppData/Local/Temp/alt9331_843199474513691288.dir/0167_SDRAM_gen//QsysSystem_SDRAM_component_configuration.pl  --do_build_sim=0  ]
Info: SDRAM: Done RTL generation for module 'QsysSystem_SDRAM'
Info: SDRAM: "QsysSystem" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: SYSID: "QsysSystem" instantiated altera_avalon_sysid_qsys "SYSID"
Info: SevSeg4MSB: Starting RTL generation for module 'QsysSystem_SevSeg4MSB'
Info: SevSeg4MSB:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=QsysSystem_SevSeg4MSB --dir=C:/Users/rrain/AppData/Local/Temp/alt9331_843199474513691288.dir/0169_SevSeg4MSB_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/rrain/AppData/Local/Temp/alt9331_843199474513691288.dir/0169_SevSeg4MSB_gen//QsysSystem_SevSeg4MSB_component_configuration.pl  --do_build_sim=0  ]
Info: SevSeg4MSB: Done RTL generation for module 'QsysSystem_SevSeg4MSB'
Info: SevSeg4MSB: "QsysSystem" instantiated altera_avalon_pio "SevSeg4MSB"
Info: Switches: Starting RTL generation for module 'QsysSystem_Switches'
Info: Switches:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=QsysSystem_Switches --dir=C:/Users/rrain/AppData/Local/Temp/alt9331_843199474513691288.dir/0170_Switches_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/rrain/AppData/Local/Temp/alt9331_843199474513691288.dir/0170_Switches_gen//QsysSystem_Switches_component_configuration.pl  --do_build_sim=0  ]
Info: Switches: Done RTL generation for module 'QsysSystem_Switches'
Info: Switches: "QsysSystem" instantiated altera_avalon_pio "Switches"
Info: sram_0: Starting Generation of SRAM or SSRAM Controller
Info: sram_0: "QsysSystem" instantiated altera_up_avalon_sram "sram_0"
Info: timer_0: Starting RTL generation for module 'QsysSystem_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA_lite/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=QsysSystem_timer_0 --dir=C:/Users/rrain/AppData/Local/Temp/alt9331_843199474513691288.dir/0172_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/rrain/AppData/Local/Temp/alt9331_843199474513691288.dir/0172_timer_0_gen//QsysSystem_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'QsysSystem_timer_0'
Info: timer_0: "QsysSystem" instantiated altera_avalon_timer "timer_0"
Info: video_dual_clock_buffer_0: Starting Generation of the Dual Clock Buffer
Info: video_dual_clock_buffer_0: "QsysSystem" instantiated altera_up_avalon_video_dual_clock_buffer "video_dual_clock_buffer_0"
Info: video_pixel_buffer_dma_0: Starting Generation of VGA Pixel Buffer
Info: video_pixel_buffer_dma_0: "QsysSystem" instantiated altera_up_avalon_video_pixel_buffer_dma "video_pixel_buffer_dma_0"
Info: video_pll_0: "QsysSystem" instantiated altera_up_avalon_video_pll "video_pll_0"
Info: video_rgb_resampler_0: Starting Generation of Video RGB Resampler
Info: video_rgb_resampler_0: "QsysSystem" instantiated altera_up_avalon_video_rgb_resampler "video_rgb_resampler_0"
Info: video_scaler_0: Starting Generation of Video Scaler
Info: video_scaler_0: "QsysSystem" instantiated altera_up_avalon_video_scaler "video_scaler_0"
Info: video_vga_controller_0: Starting Generation of VGA Controller
Info: video_vga_controller_0: "QsysSystem" instantiated altera_up_avalon_video_vga_controller "video_vga_controller_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "QsysSystem" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "QsysSystem" instantiated altera_irq_mapper "irq_mapper"
Info: avalon_st_adapter: "QsysSystem" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: rst_controller: "QsysSystem" instantiated altera_reset_controller "rst_controller"
Info: sys_pll: "CLK" instantiated altera_up_altpll "sys_pll"
Info: reset_from_locked: "CLK" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator"
Info: video_pixel_buffer_dma_0_avalon_control_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "video_pixel_buffer_dma_0_avalon_control_slave_translator"
Info: video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent"
Info: video_pixel_buffer_dma_0_avalon_control_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "video_pixel_buffer_dma_0_avalon_control_slave_agent"
Info: video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter"
Info: Reusing file C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sram_0_avalon_sram_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sram_0_avalon_sram_slave_burst_adapter"
Info: Reusing file C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_006: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_006"
Info: Reusing file C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_demux_006: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_006"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_merlin_arbitrator.sv
Info: video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_video_pixel_buffer_dma_0_avalon_control_slave_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_video_pixel_buffer_dma_0_avalon_control_slave_cmd_width_adapter"
Info: Reusing file C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: channel_adapter_0: "avalon_st_adapter" instantiated channel_adapter "channel_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: QsysSystem: Done "QsysSystem" with 61 modules, 104 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
