aaaa
relocation
drp
cache
precollect
preallocate
relocated
prefetching
nests
loop
nest
await
instruction
array
buffer
misses
finishup
distribute
instructions
arc2d
matrix300
outer
ocean
accesses
adm
nasa7
prefetch
queue
bus
stride
tomcatv
blocking
transformed
inner
compiler
accessed
benchmarks
addr
miss
mmu
copying
utilization
conflict
loops
operand
relocate
insure
200j
rhsx
unrolling
speedup
stall
completed
preloading
emulation
body
arrays
transformations
hardware
prefetched
read
locations
benchmark
1j
relocates
operands
counter
latency
references
compression
speedups
sub
superscalar
stalls
superblock
filery
loopnests
tkinv
100j
eigval
rhsy
cray
fetch
pipelining
optimizations
addresses
address
working
insertion
cycles
aaaa aaaa
the drp
data relocation
relocation and
the cache
drp unit
sub operation
the relocation
the relocated
relocation buffer
relocated data
the precollect
loop nests
and prefetching
loop nest
outer loop
array data
original code
the data
drp transformed
precollect and
operation queue
inner loop
loop body
and prefetch
data cache
the await
transformed loop
the array
and preallocate
distribute instructions
precollect preallocate
read buffer
drp technique
the loop
source address
accessed in
transformed code
first outer
cache performance
data copying
the inner
bus utilization
cache misses
working set
arc2d ocean
buffer address
matrix300 nasa7
distribute operations
tomcatv matrix300
await instruction
precollect or
or preallocate
data prefetching
address generator
non unit
data is
unit stride
of cache
the sub
reduce cache
loop blocking
instruction queue
conflict misses
the transformed
preallocate instruction
addr size
nasa7 figure
precollect instruction
preallocate instructions
ocean tomcatv
distribute instruction
cache unit
of array
nests is
inner most
original array
the processor
cache miss
array elements
operations are
cache the
data accessed
the read
unit data
second outer
data access
cray 1
original address
most loop
aaaa aaaa aaaa
data relocation and
relocation and prefetching
the drp unit
the data relocation
outer loop body
of the drp
the relocation buffer
the relocated data
the sub operation
in the cache
sub operation queue
the original code
the precollect and
relocation and prefetch
the drp transformed
the data cache
the inner loop
the source address
original code for
into the cache
the array data
of the relocated
the drp technique
sub operation is
precollect and preallocate
first outer loop
the loop nests
transformed loop nests
tomcatv matrix300 nasa7
the read buffer
drp transformed code
by the drp
accessed in the
non unit stride
the outer loop
data in the
loop nests is
0 j n
j n j
matrix300 nasa7 figure
operations are inserted
and distribute instructions
in the relocation
array data is
ocean tomcatv matrix300
and preallocate instructions
source address field
precollect or preallocate
the precollect instruction
arc2d ocean tomcatv
in the drp
the cache using
the await instruction
of the precollect
read request to
for the drp
second outer loop
distribute operations are
to the relocation
to the cache
the working set
the cache the
j 0 j
for j 0
the cray 1
to reduce cache
cache using the
the data is
the destination address
the overhead of
the instruction queue
overhead of copying
40 0 50
10 0 20
for loop nests
the omega test
the loop nest
the original array
destination address and
may conflict with
20 0 30
30 0 40
0 30 0
data into the
cache does not
loop body for
loop in order
the cache before
cache conflict misses
