// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module LeNet_wrapper_SMM_1u_25u_20u_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        connect_1_dout,
        connect_1_num_data_valid,
        connect_1_fifo_cap,
        connect_1_empty_n,
        connect_1_read,
        connect_2_din,
        connect_2_num_data_valid,
        connect_2_fifo_cap,
        connect_2_full_n,
        connect_2_write
);

parameter    ap_ST_fsm_state1 = 24'd1;
parameter    ap_ST_fsm_state2 = 24'd2;
parameter    ap_ST_fsm_state3 = 24'd4;
parameter    ap_ST_fsm_state4 = 24'd8;
parameter    ap_ST_fsm_state5 = 24'd16;
parameter    ap_ST_fsm_state6 = 24'd32;
parameter    ap_ST_fsm_state7 = 24'd64;
parameter    ap_ST_fsm_state8 = 24'd128;
parameter    ap_ST_fsm_state9 = 24'd256;
parameter    ap_ST_fsm_state10 = 24'd512;
parameter    ap_ST_fsm_state11 = 24'd1024;
parameter    ap_ST_fsm_state12 = 24'd2048;
parameter    ap_ST_fsm_state13 = 24'd4096;
parameter    ap_ST_fsm_state14 = 24'd8192;
parameter    ap_ST_fsm_state15 = 24'd16384;
parameter    ap_ST_fsm_state16 = 24'd32768;
parameter    ap_ST_fsm_state17 = 24'd65536;
parameter    ap_ST_fsm_state18 = 24'd131072;
parameter    ap_ST_fsm_state19 = 24'd262144;
parameter    ap_ST_fsm_state20 = 24'd524288;
parameter    ap_ST_fsm_state21 = 24'd1048576;
parameter    ap_ST_fsm_state22 = 24'd2097152;
parameter    ap_ST_fsm_state23 = 24'd4194304;
parameter    ap_ST_fsm_state24 = 24'd8388608;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [31:0] connect_1_dout;
input  [6:0] connect_1_num_data_valid;
input  [6:0] connect_1_fifo_cap;
input   connect_1_empty_n;
output   connect_1_read;
output  [31:0] connect_2_din;
input  [2:0] connect_2_num_data_valid;
input  [2:0] connect_2_fifo_cap;
input   connect_2_full_n;
output   connect_2_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg connect_1_read;
reg[31:0] connect_2_din;
reg connect_2_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [23:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [31:0] B_COL_1;
reg   [31:0] B_ROW_1;
reg   [31:0] OFMDim_current_1;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce0;
wire   [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_q0;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce1;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_we1;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce0;
wire   [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_q0;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce1;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_we1;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce0;
wire   [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_q0;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce1;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_we1;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce0;
wire   [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_q0;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce1;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_we1;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce0;
wire   [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_q0;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce1;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_we1;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce0;
wire   [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_q0;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce1;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_we1;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce0;
wire   [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_q0;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce1;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_we1;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce0;
wire   [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_q0;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce1;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_we1;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce0;
wire   [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_q0;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce1;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_we1;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce0;
wire   [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_q0;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce1;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_we1;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce0;
wire   [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_q0;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce1;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_we1;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce0;
wire   [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_q0;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce1;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_we1;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce0;
wire   [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_q0;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce1;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_we1;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce0;
wire   [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_q0;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce1;
reg    void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_we1;
reg    connect_1_blk_n;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg    connect_2_blk_n;
wire   [31:0] grp_fu_213_p2;
reg   [31:0] reg_221;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state19;
reg   [31:0] valIn_a_13_reg_309;
reg    ap_block_state1;
reg   [31:0] valIn_a_14_reg_313;
reg    ap_block_state2;
reg  signed [31:0] valIn_a_15_reg_318;
reg    ap_block_state3;
reg  signed [31:0] valIn_a_16_reg_326;
reg    ap_block_state4;
reg   [31:0] valIn_a_17_reg_332;
reg    ap_block_state6;
reg   [31:0] valIn_a_18_reg_339;
reg    ap_block_state7;
reg    ap_block_state8;
wire  signed [31:0] KER_size_0_fu_247_p2;
reg  signed [31:0] KER_size_0_reg_357;
wire    ap_CS_fsm_state10;
wire   [33:0] tmp_8_fu_268_p3;
reg   [33:0] tmp_8_reg_375;
wire    ap_CS_fsm_state11;
wire   [63:0] grp_fu_209_p2;
reg   [63:0] bound11_reg_380;
wire  signed [31:0] grp_fu_217_p2;
reg  signed [31:0] mul_ln75_reg_388;
wire    ap_CS_fsm_state17;
wire  signed [31:0] KER_size_1_fu_301_p2;
reg  signed [31:0] KER_size_1_reg_393;
wire    ap_CS_fsm_state22;
wire   [31:0] KER_bound_fu_305_p2;
reg   [31:0] KER_bound_reg_398;
wire    ap_CS_fsm_state23;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_ap_start;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_ap_done;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_ap_idle;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_ap_ready;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_connect_1_read;
wire   [1:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_address1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_we1;
wire   [7:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_d1;
wire   [1:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_address1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_we1;
wire   [7:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_d1;
wire   [1:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_address1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_we1;
wire   [7:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_d1;
wire   [1:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_address1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_we1;
wire   [7:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_d1;
wire   [1:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_address1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_we1;
wire   [7:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_d1;
wire   [1:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_address1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_we1;
wire   [7:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_d1;
wire   [1:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_address1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_we1;
wire   [7:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_d1;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_ap_start;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_ap_done;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_ap_idle;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_ap_ready;
wire   [31:0] grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_connect_2_din;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_connect_2_write;
wire   [6:0] grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_address0;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce0;
wire   [6:0] grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_address0;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce0;
wire   [6:0] grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_address0;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce0;
wire   [6:0] grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_address0;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce0;
wire   [1:0] grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_address0;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce0;
wire   [1:0] grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_address0;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce0;
wire   [1:0] grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_address0;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce0;
wire   [1:0] grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_address0;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce0;
wire   [6:0] grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_address0;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce0;
wire   [6:0] grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_address0;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce0;
wire   [6:0] grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_address0;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce0;
wire   [1:0] grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_address0;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce0;
wire   [1:0] grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_address0;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce0;
wire   [1:0] grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_address0;
wire    grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce0;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_ap_start;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_ap_done;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_ap_idle;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_ap_ready;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_connect_1_read;
wire   [31:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_connect_2_din;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_connect_2_write;
wire   [6:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_address1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_we1;
wire   [7:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_d1;
wire   [6:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_address1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_we1;
wire   [7:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_d1;
wire   [6:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_address1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_we1;
wire   [7:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_d1;
wire   [6:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_address1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_we1;
wire   [7:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_d1;
wire   [6:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_address1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_we1;
wire   [7:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_d1;
wire   [6:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_address1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_we1;
wire   [7:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_d1;
wire   [6:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_address1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_we1;
wire   [7:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_d1;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_ap_start;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_ap_done;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_ap_idle;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_ap_ready;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_connect_1_read;
wire   [31:0] grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_connect_2_din;
wire    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_connect_2_write;
reg    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_ap_start_reg;
wire    ap_CS_fsm_state12;
reg    ap_predicate_op92_call_state12;
reg    ap_block_state12_on_subcall_done;
wire   [0:0] icmp_ln96_fu_279_p2;
wire    ap_CS_fsm_state13;
reg    grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_ap_start_reg;
wire    ap_CS_fsm_state14;
reg   [23:0] ap_NS_fsm;
wire    ap_NS_fsm_state15;
wire    ap_CS_fsm_state16;
reg    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_ap_start_reg;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
reg    grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_ap_start_reg;
wire    ap_CS_fsm_state24;
reg    ap_predicate_pred542_state8;
reg    ap_predicate_pred544_state8;
reg   [63:0] indvar_flatten13_fu_102;
wire   [63:0] add_ln96_fu_284_p2;
reg    ap_block_state5;
wire   [31:0] grp_fu_209_p0;
wire   [31:0] grp_fu_209_p1;
reg  signed [31:0] grp_fu_213_p0;
reg  signed [31:0] grp_fu_213_p1;
wire    ap_CS_fsm_state18;
reg    grp_fu_213_ce;
reg    grp_fu_217_ce;
reg    ap_block_state21_on_subcall_done;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
reg    ap_predicate_pred546_state8;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
reg    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire   [63:0] grp_fu_209_p00;
wire   [63:0] grp_fu_209_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 24'd1;
#0 B_COL_1 = 32'd20;
#0 B_ROW_1 = 32'd25;
#0 OFMDim_current_1 = 32'd0;
#0 grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_ap_start_reg = 1'b0;
#0 grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_ap_start_reg = 1'b0;
#0 grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_ap_start_reg = 1'b0;
#0 grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_ap_start_reg = 1'b0;
#0 indvar_flatten13_fu_102 = 64'd0;
end

LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb #(
    .DataWidth( 8 ),
    .AddressRange( 80 ),
    .AddressWidth( 7 ))
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_address0),
    .ce0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce0),
    .q0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_q0),
    .address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_address1),
    .ce1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce1),
    .we1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_we1),
    .d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_d1)
);

LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb #(
    .DataWidth( 8 ),
    .AddressRange( 80 ),
    .AddressWidth( 7 ))
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_address0),
    .ce0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce0),
    .q0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_q0),
    .address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_address1),
    .ce1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce1),
    .we1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_we1),
    .d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_d1)
);

LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb #(
    .DataWidth( 8 ),
    .AddressRange( 80 ),
    .AddressWidth( 7 ))
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_address0),
    .ce0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce0),
    .q0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_q0),
    .address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_address1),
    .ce1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce1),
    .we1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_we1),
    .d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_d1)
);

LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb #(
    .DataWidth( 8 ),
    .AddressRange( 80 ),
    .AddressWidth( 7 ))
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_address0),
    .ce0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce0),
    .q0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_q0),
    .address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_address1),
    .ce1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce1),
    .we1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_we1),
    .d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_d1)
);

LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb #(
    .DataWidth( 8 ),
    .AddressRange( 80 ),
    .AddressWidth( 7 ))
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_address0),
    .ce0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce0),
    .q0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_q0),
    .address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_address1),
    .ce1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce1),
    .we1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_we1),
    .d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_d1)
);

LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb #(
    .DataWidth( 8 ),
    .AddressRange( 80 ),
    .AddressWidth( 7 ))
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_address0),
    .ce0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce0),
    .q0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_q0),
    .address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_address1),
    .ce1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce1),
    .we1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_we1),
    .d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_d1)
);

LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb #(
    .DataWidth( 8 ),
    .AddressRange( 80 ),
    .AddressWidth( 7 ))
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_address0),
    .ce0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce0),
    .q0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_q0),
    .address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_address1),
    .ce1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce1),
    .we1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_we1),
    .d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_d1)
);

LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs #(
    .DataWidth( 8 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_address0),
    .ce0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce0),
    .q0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_q0),
    .address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_address1),
    .ce1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce1),
    .we1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_we1),
    .d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_d1)
);

LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs #(
    .DataWidth( 8 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_address0),
    .ce0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce0),
    .q0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_q0),
    .address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_address1),
    .ce1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce1),
    .we1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_we1),
    .d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_d1)
);

LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs #(
    .DataWidth( 8 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_address0),
    .ce0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce0),
    .q0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_q0),
    .address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_address1),
    .ce1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce1),
    .we1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_we1),
    .d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_d1)
);

LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs #(
    .DataWidth( 8 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_address0),
    .ce0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce0),
    .q0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_q0),
    .address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_address1),
    .ce1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce1),
    .we1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_we1),
    .d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_d1)
);

LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs #(
    .DataWidth( 8 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_address0),
    .ce0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce0),
    .q0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_q0),
    .address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_address1),
    .ce1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce1),
    .we1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_we1),
    .d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_d1)
);

LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs #(
    .DataWidth( 8 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_address0),
    .ce0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce0),
    .q0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_q0),
    .address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_address1),
    .ce1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce1),
    .we1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_we1),
    .d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_d1)
);

LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs #(
    .DataWidth( 8 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_address0),
    .ce0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce0),
    .q0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_q0),
    .address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_address1),
    .ce1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce1),
    .we1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_we1),
    .d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_d1)
);

LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6 grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_ap_start),
    .ap_done(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_ap_done),
    .ap_idle(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_ap_idle),
    .ap_ready(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_ap_ready),
    .connect_1_dout(connect_1_dout),
    .connect_1_num_data_valid(7'd0),
    .connect_1_fifo_cap(7'd0),
    .connect_1_empty_n(connect_1_empty_n),
    .connect_1_read(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_connect_1_read),
    .B_ROW_5_load(B_ROW_1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_address1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_we1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_we1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_d1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_address1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_we1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_we1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_d1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_address1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_we1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_we1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_d1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_address1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_we1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_we1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_d1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_address1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_we1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_we1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_d1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_address1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_we1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_we1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_d1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_address1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_we1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_we1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_d1)
);

LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2_L3 grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_ap_start),
    .ap_done(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_ap_done),
    .ap_idle(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_ap_idle),
    .ap_ready(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_ap_ready),
    .connect_2_din(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_connect_2_din),
    .connect_2_num_data_valid(3'd0),
    .connect_2_fifo_cap(3'd0),
    .connect_2_full_n(connect_2_full_n),
    .connect_2_write(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_connect_2_write),
    .bound4(tmp_8_reg_375),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_address0(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_address0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce0(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_q0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_q0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_address0(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_address0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce0(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_q0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_q0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_address0(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_address0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce0(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_q0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_q0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_address0(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_address0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce0(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_q0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_q0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_address0(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_address0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce0(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_q0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_q0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_address0(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_address0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce0(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_q0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_q0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_address0(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_address0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce0(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_q0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_q0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_address0(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_address0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce0(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_q0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_q0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_address0(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_address0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce0(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_q0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_q0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_address0(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_address0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce0(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_q0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_q0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_address0(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_address0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce0(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_q0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_q0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_address0(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_address0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce0(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_q0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_q0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_address0(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_address0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce0(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_q0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_q0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_address0(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_address0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce0(grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce0),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_q0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_q0)
);

LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_ap_start),
    .ap_done(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_ap_done),
    .ap_idle(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_ap_idle),
    .ap_ready(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_ap_ready),
    .connect_1_dout(connect_1_dout),
    .connect_1_num_data_valid(7'd0),
    .connect_1_fifo_cap(7'd0),
    .connect_1_empty_n(connect_1_empty_n),
    .connect_1_read(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_connect_1_read),
    .connect_2_din(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_connect_2_din),
    .connect_2_num_data_valid(3'd0),
    .connect_2_fifo_cap(3'd0),
    .connect_2_full_n(connect_2_full_n),
    .connect_2_write(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_connect_2_write),
    .valIn_a_29(valIn_a_17_reg_332),
    .mul_ln75_2(reg_221),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_address1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_we1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_we1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_d1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_address1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_we1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_we1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_d1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_address1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_we1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_we1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_d1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_address1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_we1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_we1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_d1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_address1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_we1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_we1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_d1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_address1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_we1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_we1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_d1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_address1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_address1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_we1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_we1),
    .void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_d1(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_d1)
);

LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7 grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_ap_start),
    .ap_done(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_ap_done),
    .ap_idle(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_ap_idle),
    .ap_ready(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_ap_ready),
    .connect_1_dout(connect_1_dout),
    .connect_1_num_data_valid(7'd0),
    .connect_1_fifo_cap(7'd0),
    .connect_1_empty_n(connect_1_empty_n),
    .connect_1_read(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_connect_1_read),
    .connect_2_din(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_connect_2_din),
    .connect_2_num_data_valid(3'd0),
    .connect_2_fifo_cap(3'd0),
    .connect_2_full_n(connect_2_full_n),
    .connect_2_write(grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_connect_2_write),
    .KER_bound(KER_bound_reg_398)
);

LeNet_wrapper_mul_32ns_32ns_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_2_1_U104(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_209_p0),
    .din1(grp_fu_209_p1),
    .ce(1'b1),
    .dout(grp_fu_209_p2)
);

LeNet_wrapper_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U105(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_213_p0),
    .din1(grp_fu_213_p1),
    .ce(grp_fu_213_ce),
    .dout(grp_fu_213_p2)
);

LeNet_wrapper_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U106(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(valIn_a_15_reg_318),
    .din1(valIn_a_16_reg_326),
    .ce(grp_fu_217_ce),
    .dout(grp_fu_217_p2)
);

LeNet_wrapper_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U107(
    .din0(valIn_a_17_reg_332),
    .din1(valIn_a_15_reg_318),
    .dout(KER_size_0_fu_247_p2)
);

LeNet_wrapper_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U108(
    .din0(valIn_a_15_reg_318),
    .din1(KER_size_0_reg_357),
    .dout(KER_size_1_fu_301_p2)
);

LeNet_wrapper_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U109(
    .din0(valIn_a_16_reg_326),
    .din1(KER_size_1_reg_393),
    .dout(KER_bound_fu_305_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_state21_on_subcall_done) & (1'b1 == ap_CS_fsm_state21))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state15) & (1'b1 == ap_CS_fsm_state14))) begin
            grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_ap_start_reg <= 1'b1;
        end else if ((grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_ap_ready == 1'b1)) begin
            grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln96_fu_279_p2 == 1'd0) & (1'b0 == ap_block_state12_on_subcall_done) & (valIn_a_13_reg_309 == 32'd0) & (1'b1 == ap_CS_fsm_state12))) begin
            grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_ap_start_reg <= 1'b1;
        end else if ((grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_ap_ready == 1'b1)) begin
            grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state24)) begin
            grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_ap_start_reg <= 1'b1;
        end else if ((grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_ap_ready == 1'b1)) begin
            grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state20)) begin
            grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_ap_start_reg <= 1'b1;
        end else if ((grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_ap_ready == 1'b1)) begin
            grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred544_state8 == 1'b1) & (1'b0 == ap_block_state8) & (1'b1 == ap_CS_fsm_state8))) begin
        indvar_flatten13_fu_102 <= 64'd0;
    end else if (((icmp_ln96_fu_279_p2 == 1'd0) & (1'b0 == ap_block_state12_on_subcall_done) & (valIn_a_13_reg_309 == 32'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        indvar_flatten13_fu_102 <= add_ln96_fu_284_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_pred542_state8 == 1'b1) & (1'b0 == ap_block_state8) & (1'b1 == ap_CS_fsm_state8))) begin
        B_COL_1 <= valIn_a_17_reg_332;
        OFMDim_current_1 <= valIn_a_18_reg_339;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        B_ROW_1 <= grp_fu_213_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        KER_bound_reg_398 <= KER_bound_fu_305_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state8) & (1'b1 == ap_CS_fsm_state8))) begin
        KER_size_0_reg_357 <= KER_size_0_fu_247_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        KER_size_1_reg_393 <= KER_size_1_fu_301_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state7) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_predicate_pred542_state8 <= (valIn_a_13_reg_309 == 32'd1);
        ap_predicate_pred544_state8 <= (valIn_a_13_reg_309 == 32'd0);
        ap_predicate_pred546_state8 <= (~(valIn_a_13_reg_309 == 32'd0) & ~(valIn_a_13_reg_309 == 32'd1));
        valIn_a_18_reg_339 <= connect_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        bound11_reg_380 <= grp_fu_209_p2;
        tmp_8_reg_375[33 : 2] <= tmp_8_fu_268_p3[33 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        mul_ln75_reg_388 <= grp_fu_217_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state9))) begin
        reg_221 <= grp_fu_213_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        valIn_a_13_reg_309 <= connect_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state2) & (1'b1 == ap_CS_fsm_state2))) begin
        valIn_a_14_reg_313 <= connect_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state3) & (1'b1 == ap_CS_fsm_state3))) begin
        valIn_a_15_reg_318 <= connect_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state4) & (1'b1 == ap_CS_fsm_state4))) begin
        valIn_a_16_reg_326 <= connect_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state6) & (1'b1 == ap_CS_fsm_state6))) begin
        valIn_a_17_reg_332 <= connect_1_dout;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state12_on_subcall_done)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_ap_done == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_ap_done == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state21_on_subcall_done)) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state2)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state3)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state4)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state5)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state6)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state7)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state8)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b0 == ap_block_state21_on_subcall_done) & (1'b1 == ap_CS_fsm_state21))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        connect_1_blk_n = connect_1_empty_n;
    end else begin
        connect_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_state5) & (1'b1 == ap_CS_fsm_state5)) | ((1'b0 == ap_block_state8) & (1'b1 == ap_CS_fsm_state8)) | ((1'b0 == ap_block_state7) & (1'b1 == ap_CS_fsm_state7)) | ((1'b0 == ap_block_state6) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_state4) & (1'b1 == ap_CS_fsm_state4)) | ((1'b0 == ap_block_state3) & (1'b1 == ap_CS_fsm_state3)) | ((1'b0 == ap_block_state2) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1)))) begin
        connect_1_read = 1'b1;
    end else if (((ap_predicate_op92_call_state12 == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        connect_1_read = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_connect_1_read;
    end else if (((valIn_a_13_reg_309 == 32'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        connect_1_read = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_connect_1_read;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        connect_1_read = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_connect_1_read;
    end else begin
        connect_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        connect_2_blk_n = connect_2_full_n;
    end else begin
        connect_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_state5) & (1'b1 == ap_CS_fsm_state5)) | ((1'b0 == ap_block_state8) & (1'b1 == ap_CS_fsm_state8)) | ((1'b0 == ap_block_state7) & (1'b1 == ap_CS_fsm_state7)) | ((1'b0 == ap_block_state6) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_state4) & (1'b1 == ap_CS_fsm_state4)) | ((1'b0 == ap_block_state3) & (1'b1 == ap_CS_fsm_state3)) | ((1'b0 == ap_block_state2) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1)))) begin
        connect_2_din = connect_1_dout;
    end else if (((ap_predicate_op92_call_state12 == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        connect_2_din = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_connect_2_din;
    end else if (((valIn_a_13_reg_309 == 32'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        connect_2_din = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_connect_2_din;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        connect_2_din = grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_connect_2_din;
    end else begin
        connect_2_din = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_connect_2_din;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_state5) & (1'b1 == ap_CS_fsm_state5)) | ((1'b0 == ap_block_state8) & (1'b1 == ap_CS_fsm_state8)) | ((1'b0 == ap_block_state7) & (1'b1 == ap_CS_fsm_state7)) | ((1'b0 == ap_block_state6) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_state4) & (1'b1 == ap_CS_fsm_state4)) | ((1'b0 == ap_block_state3) & (1'b1 == ap_CS_fsm_state3)) | ((1'b0 == ap_block_state2) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1)))) begin
        connect_2_write = 1'b1;
    end else if (((ap_predicate_op92_call_state12 == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        connect_2_write = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_connect_2_write;
    end else if (((valIn_a_13_reg_309 == 32'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        connect_2_write = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_connect_2_write;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        connect_2_write = grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_connect_2_write;
    end else begin
        connect_2_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state9) | ((1'b0 == ap_block_state8) & (1'b1 == ap_CS_fsm_state8)))) begin
        grp_fu_213_ce = 1'b1;
    end else begin
        grp_fu_213_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_213_p0 = mul_ln75_reg_388;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_213_p0 = OFMDim_current_1;
    end else begin
        grp_fu_213_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_213_p1 = valIn_a_15_reg_318;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_213_p1 = OFMDim_current_1;
    end else begin
        grp_fu_213_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | ((1'b0 == ap_block_state8) & (1'b1 == ap_CS_fsm_state8)))) begin
        grp_fu_217_ce = 1'b1;
    end else begin
        grp_fu_217_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state21_on_subcall_done) & (1'b1 == ap_CS_fsm_state21))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce0 = grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce0;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_we1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_we1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce0 = grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce0;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_we1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_we1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce0 = grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce0;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_we1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_we1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce0 = grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce0;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_we1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_we1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce0 = grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce0;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_we1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_we1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce0 = grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce0;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_we1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_we1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce0 = grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce0;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_we1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_we1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce0 = grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce0;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_309 == 32'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_309 == 32'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_we1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_we1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce0 = grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce0;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_309 == 32'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_309 == 32'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_we1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_we1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce0 = grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce0;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_309 == 32'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_309 == 32'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_we1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_we1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce0 = grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce0;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_309 == 32'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_309 == 32'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_we1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_we1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce0 = grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce0;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_309 == 32'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_309 == 32'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_we1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_we1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce0 = grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce0;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_309 == 32'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_309 == 32'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_we1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_we1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce0 = grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce0;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_309 == 32'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((valIn_a_13_reg_309 == 32'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_we1 = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_we1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b0 == ap_block_state3) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b0 == ap_block_state4) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b0 == ap_block_state5) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b0 == ap_block_state6) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b0 == ap_block_state7) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((ap_predicate_pred546_state8 == 1'b1) & (1'b0 == ap_block_state8) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else if (((ap_predicate_pred542_state8 == 1'b1) & (1'b0 == ap_block_state8) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else if (((ap_predicate_pred544_state8 == 1'b1) & (1'b0 == ap_block_state8) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((1'b0 == ap_block_state12_on_subcall_done) & (1'b1 == ap_CS_fsm_state12) & ((~(valIn_a_13_reg_309 == 32'd0) & ~(valIn_a_13_reg_309 == 32'd1)) | (~(valIn_a_13_reg_309 == 32'd1) & (icmp_ln96_fu_279_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else if (((icmp_ln96_fu_279_p2 == 1'd0) & (1'b0 == ap_block_state12_on_subcall_done) & (valIn_a_13_reg_309 == 32'd0) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((1'b0 == ap_block_state21_on_subcall_done) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln96_fu_284_p2 = (indvar_flatten13_fu_102 + 64'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_NS_fsm_state15 = ap_NS_fsm[32'd14];

always @ (*) begin
    ap_block_state1 = ((connect_2_full_n == 1'b0) | (connect_1_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state12_on_subcall_done = ((ap_predicate_op92_call_state12 == 1'b1) & (grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state2 = ((connect_2_full_n == 1'b0) | (connect_1_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state21_on_subcall_done = ((grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_ap_done == 1'b0) & (valIn_a_13_reg_309 == 32'd1));
end

always @ (*) begin
    ap_block_state3 = ((connect_2_full_n == 1'b0) | (connect_1_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4 = ((connect_2_full_n == 1'b0) | (connect_1_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state5 = ((connect_2_full_n == 1'b0) | (connect_1_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6 = ((connect_2_full_n == 1'b0) | (connect_1_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state7 = ((connect_2_full_n == 1'b0) | (connect_1_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state8 = ((connect_2_full_n == 1'b0) | (connect_1_empty_n == 1'b0));
end

always @ (*) begin
    ap_predicate_op92_call_state12 = (~(valIn_a_13_reg_309 == 32'd0) & ~(valIn_a_13_reg_309 == 32'd1));
end

assign ap_ready = internal_ap_ready;

assign grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_ap_start = grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141_ap_start_reg;

assign grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_ap_start = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120_ap_start_reg;

assign grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_ap_start = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200_ap_start_reg;

assign grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_ap_start = grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176_ap_start_reg;

assign grp_fu_209_p0 = grp_fu_209_p00;

assign grp_fu_209_p00 = valIn_a_14_reg_313;

assign grp_fu_209_p1 = grp_fu_209_p10;

assign grp_fu_209_p10 = reg_221;

assign icmp_ln96_fu_279_p2 = ((indvar_flatten13_fu_102 == bound11_reg_380) ? 1'b1 : 1'b0);

assign start_out = real_start;

assign tmp_8_fu_268_p3 = {{B_COL_1}, {2'd0}};

always @ (posedge ap_clk) begin
    tmp_8_reg_375[1:0] <= 2'b00;
end

endmodule //LeNet_wrapper_SMM_1u_25u_20u_s
