{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 24 15:38:58 2011 " "Info: Processing started: Mon Oct 24 15:38:58 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off clk_div -c clk_div " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off clk_div -c clk_div" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "clk_div.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX01/CLK_DIV/clk_div.v" 21 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_in register count\[20\] register count\[18\] 99.24 MHz 10.077 ns Internal " "Info: Clock \"clk_in\" has Internal fmax of 99.24 MHz between source register \"count\[20\]\" and destination register \"count\[18\]\" (period= 10.077 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.368 ns + Longest register register " "Info: + Longest register to register delay is 9.368 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[20\] 1 REG LC_X6_Y1_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y1_N9; Fanout = 4; REG Node = 'count\[20\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[20] } "NODE_NAME" } } { "clk_div.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX01/CLK_DIV/clk_div.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.015 ns) + CELL(0.200 ns) 3.215 ns Equal0~277 2 COMB LC_X6_Y2_N9 1 " "Info: 2: + IC(3.015 ns) + CELL(0.200 ns) = 3.215 ns; Loc. = LC_X6_Y2_N9; Fanout = 1; COMB Node = 'Equal0~277'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.215 ns" { count[20] Equal0~277 } "NODE_NAME" } } { "clk_div.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX01/CLK_DIV/clk_div.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.547 ns) + CELL(0.511 ns) 6.273 ns Equal0~278 3 COMB LC_X5_Y3_N7 14 " "Info: 3: + IC(2.547 ns) + CELL(0.511 ns) = 6.273 ns; Loc. = LC_X5_Y3_N7; Fanout = 14; COMB Node = 'Equal0~278'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.058 ns" { Equal0~277 Equal0~278 } "NODE_NAME" } } { "clk_div.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX01/CLK_DIV/clk_div.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.034 ns) + CELL(1.061 ns) 9.368 ns count\[18\] 4 REG LC_X6_Y1_N0 4 " "Info: 4: + IC(2.034 ns) + CELL(1.061 ns) = 9.368 ns; Loc. = LC_X6_Y1_N0; Fanout = 4; REG Node = 'count\[18\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.095 ns" { Equal0~278 count[18] } "NODE_NAME" } } { "clk_div.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX01/CLK_DIV/clk_div.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.772 ns ( 18.92 % ) " "Info: Total cell delay = 1.772 ns ( 18.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.596 ns ( 81.08 % ) " "Info: Total interconnect delay = 7.596 ns ( 81.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.368 ns" { count[20] Equal0~277 Equal0~278 count[18] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.368 ns" { count[20] {} Equal0~277 {} Equal0~278 {} count[18] {} } { 0.000ns 3.015ns 2.547ns 2.034ns } { 0.000ns 0.200ns 0.511ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 6.471 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 6.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk_in 1 CLK PIN_61 26 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 26; CLK Node = 'clk_in'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "clk_div.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX01/CLK_DIV/clk_div.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.421 ns) + CELL(0.918 ns) 6.471 ns count\[18\] 2 REG LC_X6_Y1_N0 4 " "Info: 2: + IC(4.421 ns) + CELL(0.918 ns) = 6.471 ns; Loc. = LC_X6_Y1_N0; Fanout = 4; REG Node = 'count\[18\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.339 ns" { clk_in count[18] } "NODE_NAME" } } { "clk_div.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX01/CLK_DIV/clk_div.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.68 % ) " "Info: Total cell delay = 2.050 ns ( 31.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.421 ns ( 68.32 % ) " "Info: Total interconnect delay = 4.421 ns ( 68.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.471 ns" { clk_in count[18] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.471 ns" { clk_in {} clk_in~combout {} count[18] {} } { 0.000ns 0.000ns 4.421ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 6.471 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 6.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk_in 1 CLK PIN_61 26 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 26; CLK Node = 'clk_in'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "clk_div.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX01/CLK_DIV/clk_div.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.421 ns) + CELL(0.918 ns) 6.471 ns count\[20\] 2 REG LC_X6_Y1_N9 4 " "Info: 2: + IC(4.421 ns) + CELL(0.918 ns) = 6.471 ns; Loc. = LC_X6_Y1_N9; Fanout = 4; REG Node = 'count\[20\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.339 ns" { clk_in count[20] } "NODE_NAME" } } { "clk_div.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX01/CLK_DIV/clk_div.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.68 % ) " "Info: Total cell delay = 2.050 ns ( 31.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.421 ns ( 68.32 % ) " "Info: Total interconnect delay = 4.421 ns ( 68.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.471 ns" { clk_in count[20] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.471 ns" { clk_in {} clk_in~combout {} count[20] {} } { 0.000ns 0.000ns 4.421ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.471 ns" { clk_in count[18] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.471 ns" { clk_in {} clk_in~combout {} count[18] {} } { 0.000ns 0.000ns 4.421ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.471 ns" { clk_in count[20] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.471 ns" { clk_in {} clk_in~combout {} count[20] {} } { 0.000ns 0.000ns 4.421ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "clk_div.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX01/CLK_DIV/clk_div.v" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "clk_div.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX01/CLK_DIV/clk_div.v" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.368 ns" { count[20] Equal0~277 Equal0~278 count[18] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.368 ns" { count[20] {} Equal0~277 {} Equal0~278 {} count[18] {} } { 0.000ns 3.015ns 2.547ns 2.034ns } { 0.000ns 0.200ns 0.511ns 1.061ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.471 ns" { clk_in count[18] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.471 ns" { clk_in {} clk_in~combout {} count[18] {} } { 0.000ns 0.000ns 4.421ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.471 ns" { clk_in count[20] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.471 ns" { clk_in {} clk_in~combout {} count[20] {} } { 0.000ns 0.000ns 4.421ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in clk_out clk_out~reg0 9.950 ns register " "Info: tco from clock \"clk_in\" to destination pin \"clk_out\" through register \"clk_out~reg0\" is 9.950 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 6.471 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 6.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk_in 1 CLK PIN_61 26 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 26; CLK Node = 'clk_in'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "clk_div.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX01/CLK_DIV/clk_div.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.421 ns) + CELL(0.918 ns) 6.471 ns clk_out~reg0 2 REG LC_X6_Y1_N7 2 " "Info: 2: + IC(4.421 ns) + CELL(0.918 ns) = 6.471 ns; Loc. = LC_X6_Y1_N7; Fanout = 2; REG Node = 'clk_out~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.339 ns" { clk_in clk_out~reg0 } "NODE_NAME" } } { "clk_div.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX01/CLK_DIV/clk_div.v" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.68 % ) " "Info: Total cell delay = 2.050 ns ( 31.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.421 ns ( 68.32 % ) " "Info: Total interconnect delay = 4.421 ns ( 68.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.471 ns" { clk_in clk_out~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.471 ns" { clk_in {} clk_in~combout {} clk_out~reg0 {} } { 0.000ns 0.000ns 4.421ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "clk_div.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX01/CLK_DIV/clk_div.v" 31 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.103 ns + Longest register pin " "Info: + Longest register to pin delay is 3.103 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_out~reg0 1 REG LC_X6_Y1_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y1_N7; Fanout = 2; REG Node = 'clk_out~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_out~reg0 } "NODE_NAME" } } { "clk_div.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX01/CLK_DIV/clk_div.v" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(2.322 ns) 3.103 ns clk_out 2 PIN PIN_44 0 " "Info: 2: + IC(0.781 ns) + CELL(2.322 ns) = 3.103 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'clk_out'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.103 ns" { clk_out~reg0 clk_out } "NODE_NAME" } } { "clk_div.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX01/CLK_DIV/clk_div.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 74.83 % ) " "Info: Total cell delay = 2.322 ns ( 74.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.781 ns ( 25.17 % ) " "Info: Total interconnect delay = 0.781 ns ( 25.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.103 ns" { clk_out~reg0 clk_out } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.103 ns" { clk_out~reg0 {} clk_out {} } { 0.000ns 0.781ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.471 ns" { clk_in clk_out~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.471 ns" { clk_in {} clk_in~combout {} clk_out~reg0 {} } { 0.000ns 0.000ns 4.421ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.103 ns" { clk_out~reg0 clk_out } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.103 ns" { clk_out~reg0 {} clk_out {} } { 0.000ns 0.781ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "110 " "Info: Allocated 110 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 24 15:39:00 2011 " "Info: Processing ended: Mon Oct 24 15:39:00 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
