width: 100

height: 100 

width_2d: 141

height_2d: 141

channel_width: 300

percent_connectivity: [0.5]

place_algorithm: ["cube_bb", "per_layer_bb"]

connection_type: ["subset"]

linked_params:
  type_sb_arch_mapping:
    - type_sb: "combined"
      arch_file: "{lazagna_root}/arch_files/templates/dsp_bram/vtr_arch_dsp_bram.xml"


num_seeds: 1

random_seed: False

non_random_seed: 1

additional_vpr_options: "--inner_num 0.5"

cur_loop_identifier: "random_run"

is_verilog_benchmarks: True

benchmarks_dir: "{lazagna_root}/benchmarks/ITD_quick"

vertical_connectivity: 1 

sb_switch_name: "3D_SB_switch"

sb_segment_name: "3D_SB_connection"

sb_input_pattern: []

sb_output_pattern: []

sb_location_pattern: ["custom"]

sb_grid_csv_path: ["{lazagna_root}/csv_patterns/rows_pattern.csv", "{lazagna_root}/csv_patterns/columns_pattern.csv", "{lazagna_root}/csv_patterns/core_pattern.csv", "{lazagna_root}/csv_patterns/perimeter_pattern.csv", "{lazagna_root}/csv_patterns/checkerboard_pattern.csv", "{lazagna_root}/csv_patterns/random_pattern.csv"]

vertical_delay_ratio: [0.739]

base_delay_switch: "L4_driver"

switch_interlayer_pairs:
  L4_driver: "L4_inter_layer_driver"
  L16_driver: "L16_inter_layer_driver"
  ipin_cblock: "ipin_inter_layer_cblock"

update_arch_delay: True
