// Seed: 2092538999
module module_0 ();
  if (id_1) wire id_2;
  else wire id_3;
  wire id_4;
  wire id_5;
  wire id_6, id_7;
  wire id_8, id_9;
  wire id_10 = id_9;
endmodule
module module_1 (
    output wor id_0,
    output supply1 id_1,
    input tri0 id_2,
    input wor id_3,
    id_15,
    output tri0 id_4,
    output supply1 id_5,
    input wire id_6,
    input wand id_7,
    output wor id_8,
    input wor id_9,
    input uwire id_10,
    input supply1 id_11,
    input tri1 id_12,
    input wor id_13
);
  assign id_8 = id_9;
  module_0 modCall_1 ();
  assign id_0 = -1;
  bit id_16, id_17, id_18;
  assign id_0 = 1;
  always_ff id_17 <= -1;
  wire id_19, id_20;
endmodule : SymbolIdentifier
