// Seed: 3427299061
module module_0 (
    input tri0 id_0,
    output wire id_1,
    input tri id_2,
    input supply1 id_3,
    output supply1 id_4,
    output uwire id_5,
    input wand id_6,
    input tri1 id_7,
    input uwire id_8,
    input tri1 id_9,
    input supply0 id_10#(.id_12(1))
);
  assign id_12 = id_6;
  assign id_5  = 1;
  assign id_12 = id_7.id_12;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    output tri0 id_2,
    output tri1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    output wire id_6,
    output supply1 id_7,
    input tri0 id_8,
    output supply0 id_9,
    input supply1 id_10
);
  id_12(
      .id_0(id_2), .id_1(1'h0), .id_2(id_0), .id_3(1)
  ); module_0(
      id_10, id_3, id_8, id_8, id_6, id_5, id_4, id_8, id_1, id_0, id_0
  );
endmodule
