INFO: [XSIM 43-3496] Using init file passed via -initfile option "/run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_myFuncAccel4_top glbl -prj myFuncAccel4.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm --initfile /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s myFuncAccel4 
Multi-threading is on. Using 14 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/2b/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/2b/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/2b/solution1/sim/vhdl/ip/xil_defaultlib/myFuncAccel4_ap_fmul_2_max_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myFuncAccel4_ap_fmul_2_max_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/2b/solution1/sim/vhdl/ip/xil_defaultlib/myFuncAccel4_ap_fpext_0_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myFuncAccel4_ap_fpext_0_no_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/2b/solution1/sim/vhdl/ip/xil_defaultlib/myFuncAccel4_ap_fptrunc_0_no_dsp_64.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myFuncAccel4_ap_fptrunc_0_no_dsp_64'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/2b/solution1/sim/vhdl/ip/xil_defaultlib/myFuncAccel4_ap_fcmp_0_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myFuncAccel4_ap_fcmp_0_no_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/2b/solution1/sim/vhdl/ip/xil_defaultlib/myFuncAccel4_ap_fadd_3_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myFuncAccel4_ap_fadd_3_full_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/2b/solution1/sim/vhdl/AESL_axi_s_input_r.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_axi_s_input_r'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/2b/solution1/sim/vhdl/myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/2b/solution1/sim/vhdl/myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/2b/solution1/sim/vhdl/myFuncAccel4_fptrunc_64ns_32_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myFuncAccel4_fptrunc_64ns_32_2_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/2b/solution1/sim/vhdl/myFuncAccel4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myFuncAccel4'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/2b/solution1/sim/vhdl/myFuncAccel4.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_myFuncAccel4_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/2b/solution1/sim/vhdl/AESL_axi_s_output_r.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_axi_s_output_r'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/2b/solution1/sim/vhdl/myFuncAccel4_fcmp_32ns_32ns_1_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myFuncAccel4_fcmp_32ns_32ns_1_2_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/2b/solution1/sim/vhdl/myFuncAccel4_fpext_32ns_64_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myFuncAccel4_fpext_32ns_64_2_1'
Starting static elaboration
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/myFuncAccel4_ap_fadd_3_full_dsp_32.vhd:201]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/myFuncAccel4_ap_fmul_2_max_dsp_32.vhd:201]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/myFuncAccel4_ap_fptrunc_0_no_dsp_64.vhd:190]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/myFuncAccel4_ap_fpext_0_no_dsp_32.vhd:190]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/myFuncAccel4_ap_fcmp_0_no_dsp_32.vhd:200]
Completed static elaboration
ERROR: [XSIM 43-3316] Signal SIGSEGV received.
