#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Nov 12 14:34:07 2024
# Process ID: 15200
# Current directory: C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6740 C:\Users\adhit\OneDrive\Desktop\Final_Processor\RISC_PROCESSOR\RISCP.xpr
# Log file: C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/vivado.log
# Journal file: C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR\vivado.jou
# Running On        :SID
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :Intel(R) Core(TM) i5-10210U CPU @ 1.60GHz
# CPU Frequency     :2112 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :8415 MB
# Swap memory       :6442 MB
# Total Virtual     :14858 MB
# Available Virtual :10064 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.xpr
update_compile_order -fileset sources_1
launch_simulation
source testbench.tcl
relaunch_sim
run all
close_sim
set_property CONFIG.Coe_File {C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/Booths_Dsp.coe} [get_ips blk_mem_gen_0]
generate_target all [get_files  C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs blk_mem_gen_0_synth_1 -jobs 4
wait_on_run blk_mem_gen_0_synth_1
wait_on_run blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.ip_user_files -ipstatic_source_dir C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.cache/compile_simlib/modelsim} {questa=C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.cache/compile_simlib/questa} {riviera=C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.cache/compile_simlib/riviera} {activehdl=C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source testbench.tcl
relaunch_sim
run all
close_sim
set_property CONFIG.Coe_File {C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/Booths_Dsp.coe} [get_ips blk_mem_gen_0]
generate_target all [get_files  C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs blk_mem_gen_0_synth_1 -jobs 4
wait_on_run blk_mem_gen_0_synth_1
wait_on_run blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.ip_user_files -ipstatic_source_dir C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.cache/compile_simlib/modelsim} {questa=C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.cache/compile_simlib/questa} {riviera=C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.cache/compile_simlib/riviera} {activehdl=C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source testbench.tcl
relaunch_sim
run all
close_sim
set_property CONFIG.Coe_File {C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/Booths_Dsp.coe} [get_ips blk_mem_gen_0]
generate_target all [get_files  C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs blk_mem_gen_0_synth_1 -jobs 4
wait_on_run blk_mem_gen_0_synth_1
wait_on_run blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.ip_user_files -ipstatic_source_dir C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.cache/compile_simlib/modelsim} {questa=C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.cache/compile_simlib/questa} {riviera=C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.cache/compile_simlib/riviera} {activehdl=C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source testbench.tcl
run all
close_sim
set_property CONFIG.Coe_File {C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/Booths_Dsp.coe} [get_ips blk_mem_gen_0]
generate_target all [get_files  C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs blk_mem_gen_0_synth_1 -jobs 4
wait_on_run blk_mem_gen_0_synth_1
wait_on_run blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.ip_user_files -ipstatic_source_dir C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.cache/compile_simlib/modelsim} {questa=C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.cache/compile_simlib/questa} {riviera=C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.cache/compile_simlib/riviera} {activehdl=C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source testbench.tcl
relaunch_sim
run all
relaunch_sim
run all
close_sim
set_property CONFIG.Coe_File {C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/insertion_sort.coe} [get_ips blk_mem_gen_0]
generate_target all [get_files  C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs blk_mem_gen_0_synth_1 -jobs 4
wait_on_run blk_mem_gen_0_synth_1
wait_on_run blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.ip_user_files -ipstatic_source_dir C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.cache/compile_simlib/modelsim} {questa=C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.cache/compile_simlib/questa} {riviera=C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.cache/compile_simlib/riviera} {activehdl=C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property CONFIG.Coe_File {C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/Main_Memory_Insertion_sort.coe} [get_ips Main_Memory]
generate_target all [get_files  C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/Main_Memory/Main_Memory.xci]
catch { config_ip_cache -export [get_ips -all Main_Memory] }
export_ip_user_files -of_objects [get_files C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/Main_Memory/Main_Memory.xci] -no_script -sync -force -quiet
reset_run Main_Memory_synth_1
launch_runs Main_Memory_synth_1 -jobs 4
wait_on_run Main_Memory_synth_1
wait_on_run Main_Memory_synth_1
export_simulation -of_objects [get_files C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/Main_Memory/Main_Memory.xci] -directory C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.ip_user_files -ipstatic_source_dir C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.cache/compile_simlib/modelsim} {questa=C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.cache/compile_simlib/questa} {riviera=C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.cache/compile_simlib/riviera} {activehdl=C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source testbench.tcl
relaunch_sim
run all
close_sim
set_property CONFIG.Coe_File {C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/insertion_sort.coe} [get_ips blk_mem_gen_0]
generate_target all [get_files  C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs blk_mem_gen_0_synth_1 -jobs 4
wait_on_run blk_mem_gen_0_synth_1
wait_on_run blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.ip_user_files -ipstatic_source_dir C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.cache/compile_simlib/modelsim} {questa=C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.cache/compile_simlib/questa} {riviera=C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.cache/compile_simlib/riviera} {activehdl=C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source testbench.tcl
run 100 ns
run 100 ns
run all
relaunch_sim
run all
close_sim
set_property CONFIG.Coe_File {C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/insertion_sort.coe} [get_ips blk_mem_gen_0]
generate_target all [get_files  C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs blk_mem_gen_0_synth_1 -jobs 4
wait_on_run blk_mem_gen_0_synth_1
wait_on_run blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.ip_user_files -ipstatic_source_dir C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.cache/compile_simlib/modelsim} {questa=C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.cache/compile_simlib/questa} {riviera=C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.cache/compile_simlib/riviera} {activehdl=C:/Users/adhit/OneDrive/Desktop/Final_Processor/RISC_PROCESSOR/RISCP.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source testbench.tcl
relaunch_sim
run all
close_sim
