$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module  $end
  $var wire 8 # dataa [7:0] $end
  $var wire 8 $ datab [7:0] $end
  $var wire 1 % add_sub $end
  $var wire 1 & clk $end
  $var wire 8 ' result [7:0] $end
  $scope module addsub $end
   $var wire 8 ( dataa [7:0] $end
   $var wire 8 ) datab [7:0] $end
   $var wire 1 * add_sub $end
   $var wire 1 + clk $end
   $var wire 8 , result [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00101101 #
b01000100 $
1%
1&
b01110001 '
b00101101 (
b01000100 )
1*
1+
b01110001 ,
#1000
0&
0+
#2000
b00011111 #
b00001101 $
1&
b00101100 '
b00011111 (
b00001101 )
1+
b00101100 ,
#3000
0&
0+
#4000
b00001111 #
b00010111 $
1&
b00100110 '
b00001111 (
b00010111 )
1+
b00100110 ,
#5000
0&
0+
#6000
b01000110 #
1&
b01011101 '
b01000110 (
1+
b01011101 ,
#7000
0&
0+
#8000
b01100001 #
b00000010 $
1&
b01100011 '
b01100001 (
b00000010 )
1+
b01100011 ,
#9000
0&
0+
#10000
b00101110 #
b00001110 $
1&
b00111100 '
b00101110 (
b00001110 )
1+
b00111100 ,
#11000
0&
0+
#12000
b01000011 #
b00101100 $
1&
b01101111 '
b01000011 (
b00101100 )
1+
b01101111 ,
#13000
0&
0+
#14000
b01010111 #
b00000101 $
1&
b01011100 '
b01010111 (
b00000101 )
1+
b01011100 ,
#15000
0&
0+
#16000
b01011101 #
b01001000 $
1&
b10100101 '
b01011101 (
b01001000 )
1+
b10100101 ,
#17000
0&
0+
#18000
b00001111 #
b01000100 $
1&
b01010011 '
b00001111 (
b01000100 )
1+
b01010011 ,
#19000
0&
0+
#20000
#20001
