/***************************************************************************
 *     Copyright (c) 1999-2008, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Aug 22 21:15:46 2008
 *                 MD5 Checksum         78214439370aa8abba8b1591b6527168
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7601/rdb/b0/bchp_sun_top_ctrl.h $
 * 
 * Hydra_Software_Devel/1   8/23/08 2:33a albertl
 * PR45862:  Initial Revision.
 *
 ***************************************************************************/

#ifndef BCHP_SUN_TOP_CTRL_H__
#define BCHP_SUN_TOP_CTRL_H__

/***************************************************************************
 *SUN_TOP_CTRL - Top Control registers
 ***************************************************************************/
#define BCHP_SUN_TOP_CTRL_PROD_REVISION          0x00404000 /* Product Revision ID */
#define BCHP_SUN_TOP_CTRL_SUN_REVISION           0x00404004 /* Sundry Revision ID */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL             0x00404008 /* Power-on reset control */
#define BCHP_SUN_TOP_CTRL_SW_RESET               0x00404014 /* Software reset register */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY          0x00404018 /* Reset history */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0          0x0040401c /* Strapping values */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1          0x00404020 /* Strapping values */
#define BCHP_SUN_TOP_CTRL_BOND_STATUS            0x00404024 /* Bond option value register */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST        0x00404028 /* OTP option test register */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS      0x0040402c /* OTP option status register */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_0            0x00404030 /* Semaphore channel 0 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_1            0x00404034 /* Semaphore channel 1 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_2            0x00404038 /* Semaphore channel 2 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_3            0x0040403c /* Semaphore channel 3 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_4            0x00404040 /* Semaphore channel 4 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_5            0x00404044 /* Semaphore channel 5 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_6            0x00404048 /* Semaphore channel 6 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_7            0x0040404c /* Semaphore channel 7 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_8            0x00404050 /* Semaphore channel 8 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_9            0x00404054 /* Semaphore channel 9 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_10           0x00404058 /* Semaphore channel 10 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_11           0x0040405c /* Semaphore channel 11 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_12           0x00404060 /* Semaphore channel 12 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_13           0x00404064 /* Semaphore channel 13 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_14           0x00404068 /* Semaphore channel 14 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_15           0x0040406c /* Semaphore channel 15 */
#define BCHP_SUN_TOP_CTRL_GEN_WATCHDOG_0         0x00404070 /* General watchdog timer 0 */
#define BCHP_SUN_TOP_CTRL_GEN_WATCHDOG_1         0x00404074 /* General watchdog timer 1 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0         0x00404078 /* General control register 0 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1         0x0040407c /* General control register 1 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_2         0x00404080 /* General control register 2 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_3         0x00404084 /* General control register 3 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4         0x00404088 /* General control register 4 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_5         0x0040408c /* General control register 5 */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0       0x00404090 /* General status register 0 */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1       0x00404094 /* General status register 1 */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2       0x00404098 /* General status register 2 */
#define BCHP_SUN_TOP_CTRL_UNCLEARED_SCRATCH      0x0040409c /* Scratch register */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0         0x00404100 /* Pin mux control register 0 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1         0x00404104 /* Pin mux control register 1 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2         0x00404108 /* Pin mux control register 2 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3         0x0040410c /* Pin mux control register 3 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4         0x00404110 /* Pin mux control register 4 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5         0x00404114 /* Pin mux control register 5 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6         0x00404118 /* Pin mux control register 6 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7         0x0040411c /* Pin mux control register 7 */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL         0x00404200 /* Test port control */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_OUT_PEEK     0x00404204 /* Testport peek register */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_OUT_POKE     0x00404208 /* Testport poke register */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_IN_PEEK      0x0040420c /* Testport peek register */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_IN_POKE      0x00404210 /* Testport poke register */
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN         0x00404214 /* EJTAG input bus enables */
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL       0x00404218 /* EJTAG output select */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL        0x0040421c /* UART Router select */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG             0x00404220 /* Serial Slave Port configuration register */
#define BCHP_SUN_TOP_CTRL_SERS_REV               0x00404320 /* SERS Revision Register */
#define BCHP_SUN_TOP_CTRL_SERS_CFG               0x00404324 /* SERS Configuration Register */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL             0x00404400 /* Spare control bits reserved for future use */
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL      0x00404404 /* Block select for RO testmode */
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL          0x00404408 /* Simultaneous switching testmode control */
#define BCHP_SUN_TOP_CTRL_TEST_MODE              0x0040440c /* Testmode register */

/***************************************************************************
 *PROD_REVISION - Product Revision ID
 ***************************************************************************/
/* SUN_TOP_CTRL :: PROD_REVISION :: product_revision [31:00] */
#define BCHP_SUN_TOP_CTRL_PROD_REVISION_product_revision_MASK      0xffffffff
#define BCHP_SUN_TOP_CTRL_PROD_REVISION_product_revision_SHIFT     0

/***************************************************************************
 *SUN_REVISION - Sundry Revision ID
 ***************************************************************************/
/* SUN_TOP_CTRL :: SUN_REVISION :: reserved0 [31:16] */
#define BCHP_SUN_TOP_CTRL_SUN_REVISION_reserved0_MASK              0xffff0000
#define BCHP_SUN_TOP_CTRL_SUN_REVISION_reserved0_SHIFT             16

/* SUN_TOP_CTRL :: SUN_REVISION :: sundry_revision [15:00] */
#define BCHP_SUN_TOP_CTRL_SUN_REVISION_sundry_revision_MASK        0x0000ffff
#define BCHP_SUN_TOP_CTRL_SUN_REVISION_sundry_revision_SHIFT       0

/***************************************************************************
 *RESET_CTRL - Power-on reset control
 ***************************************************************************/
/* SUN_TOP_CTRL :: RESET_CTRL :: reset_outb_monitor [31:31] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_reset_outb_monitor_MASK       0x80000000
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_reset_outb_monitor_SHIFT      31

/* SUN_TOP_CTRL :: RESET_CTRL :: front_panel_reset_monitor [30:30] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_front_panel_reset_monitor_MASK 0x40000000
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_front_panel_reset_monitor_SHIFT 30

/* SUN_TOP_CTRL :: RESET_CTRL :: reserved0 [29:12] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_reserved0_MASK                0x3ffff000
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_reserved0_SHIFT               12

/* SUN_TOP_CTRL :: RESET_CTRL :: clear_reset_history [11:11] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_clear_reset_history_MASK      0x00000800
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_clear_reset_history_SHIFT     11

/* SUN_TOP_CTRL :: RESET_CTRL :: aux_chip_edge_reset_enable_lock [10:10] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_aux_chip_edge_reset_enable_lock_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_aux_chip_edge_reset_enable_lock_SHIFT 10

/* SUN_TOP_CTRL :: RESET_CTRL :: aux_chip_edge_reset_enable [09:09] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_aux_chip_edge_reset_enable_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_aux_chip_edge_reset_enable_SHIFT 9

/* SUN_TOP_CTRL :: RESET_CTRL :: watchdog_reset_enable_lock [08:08] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_watchdog_reset_enable_lock_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_watchdog_reset_enable_lock_SHIFT 8

/* SUN_TOP_CTRL :: RESET_CTRL :: watchdog_reset_enable [07:07] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_watchdog_reset_enable_MASK    0x00000080
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_watchdog_reset_enable_SHIFT   7

/* SUN_TOP_CTRL :: RESET_CTRL :: front_panel_reset_enable_lock [06:06] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_front_panel_reset_enable_lock_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_front_panel_reset_enable_lock_SHIFT 6

/* SUN_TOP_CTRL :: RESET_CTRL :: front_panel_reset_enable [05:05] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_front_panel_reset_enable_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_front_panel_reset_enable_SHIFT 5

/* SUN_TOP_CTRL :: RESET_CTRL :: front_panel_reset_polarity [04:04] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_front_panel_reset_polarity_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_front_panel_reset_polarity_SHIFT 4

/* SUN_TOP_CTRL :: RESET_CTRL :: master_reset_en [03:03] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_master_reset_en_MASK          0x00000008
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_master_reset_en_SHIFT         3

/* SUN_TOP_CTRL :: RESET_CTRL :: reserved1 [02:01] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_reserved1_MASK                0x00000006
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_reserved1_SHIFT               1

/* SUN_TOP_CTRL :: RESET_CTRL :: sc_insert_reset_en [00:00] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_sc_insert_reset_en_MASK       0x00000001
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_sc_insert_reset_en_SHIFT      0

/***************************************************************************
 *SW_RESET - Software reset register
 ***************************************************************************/
/* SUN_TOP_CTRL :: SW_RESET :: chip_master_reset [31:31] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_chip_master_reset_MASK          0x80000000
#define BCHP_SUN_TOP_CTRL_SW_RESET_chip_master_reset_SHIFT         31

/* SUN_TOP_CTRL :: SW_RESET :: cpu_sw_reset_1shot [30:30] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_cpu_sw_reset_1shot_MASK         0x40000000
#define BCHP_SUN_TOP_CTRL_SW_RESET_cpu_sw_reset_1shot_SHIFT        30

/* SUN_TOP_CTRL :: SW_RESET :: ext_sys_reset_1shot [29:29] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_ext_sys_reset_1shot_MASK        0x20000000
#define BCHP_SUN_TOP_CTRL_SW_RESET_ext_sys_reset_1shot_SHIFT       29

/* SUN_TOP_CTRL :: SW_RESET :: pci_rstb_out_sw_reset [28:28] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_pci_rstb_out_sw_reset_MASK      0x10000000
#define BCHP_SUN_TOP_CTRL_SW_RESET_pci_rstb_out_sw_reset_SHIFT     28

/* SUN_TOP_CTRL :: SW_RESET :: sharf_sw_reset [27:27] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_sharf_sw_reset_MASK             0x08000000
#define BCHP_SUN_TOP_CTRL_SW_RESET_sharf_sw_reset_SHIFT            27

/* SUN_TOP_CTRL :: SW_RESET :: rpt1_sw_reset [26:26] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_rpt1_sw_reset_MASK              0x04000000
#define BCHP_SUN_TOP_CTRL_SW_RESET_rpt1_sw_reset_SHIFT             26

/* SUN_TOP_CTRL :: SW_RESET :: avd0_sw_reset [25:25] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_avd0_sw_reset_MASK              0x02000000
#define BCHP_SUN_TOP_CTRL_SW_RESET_avd0_sw_reset_SHIFT             25

/* SUN_TOP_CTRL :: SW_RESET :: aio_sw_reset [24:24] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_aio_sw_reset_MASK               0x01000000
#define BCHP_SUN_TOP_CTRL_SW_RESET_aio_sw_reset_SHIFT              24

/* SUN_TOP_CTRL :: SW_RESET :: rpt0_sw_reset [23:23] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_rpt0_sw_reset_MASK              0x00800000
#define BCHP_SUN_TOP_CTRL_SW_RESET_rpt0_sw_reset_SHIFT             23

/* SUN_TOP_CTRL :: SW_RESET :: bvnm_sw_reset [22:22] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_bvnm_sw_reset_MASK              0x00400000
#define BCHP_SUN_TOP_CTRL_SW_RESET_bvnm_sw_reset_SHIFT             22

/* SUN_TOP_CTRL :: SW_RESET :: ext_sys_reset_level [21:21] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_ext_sys_reset_level_MASK        0x00200000
#define BCHP_SUN_TOP_CTRL_SW_RESET_ext_sys_reset_level_SHIFT       21

/* SUN_TOP_CTRL :: SW_RESET :: usb_sw_reset [20:20] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_usb_sw_reset_MASK               0x00100000
#define BCHP_SUN_TOP_CTRL_SW_RESET_usb_sw_reset_SHIFT              20

/* SUN_TOP_CTRL :: SW_RESET :: bvnd_sw_reset [19:19] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_bvnd_sw_reset_MASK              0x00080000
#define BCHP_SUN_TOP_CTRL_SW_RESET_bvnd_sw_reset_SHIFT             19

/* SUN_TOP_CTRL :: SW_RESET :: sata_sw_reset [18:18] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_sata_sw_reset_MASK              0x00040000
#define BCHP_SUN_TOP_CTRL_SW_RESET_sata_sw_reset_SHIFT             18

/* SUN_TOP_CTRL :: SW_RESET :: ide_sw_reset [17:17] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_ide_sw_reset_MASK               0x00020000
#define BCHP_SUN_TOP_CTRL_SW_RESET_ide_sw_reset_SHIFT              17

/* SUN_TOP_CTRL :: SW_RESET :: gfx_sw_reset [16:16] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_gfx_sw_reset_MASK               0x00010000
#define BCHP_SUN_TOP_CTRL_SW_RESET_gfx_sw_reset_SHIFT              16

/* SUN_TOP_CTRL :: SW_RESET :: ddr1_sw_reset [15:15] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_ddr1_sw_reset_MASK              0x00008000
#define BCHP_SUN_TOP_CTRL_SW_RESET_ddr1_sw_reset_SHIFT             15

/* SUN_TOP_CTRL :: SW_RESET :: ddr0_sw_reset [14:14] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_ddr0_sw_reset_MASK              0x00004000
#define BCHP_SUN_TOP_CTRL_SW_RESET_ddr0_sw_reset_SHIFT             14

/* SUN_TOP_CTRL :: SW_RESET :: xpt_sw_reset [13:13] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_xpt_sw_reset_MASK               0x00002000
#define BCHP_SUN_TOP_CTRL_SW_RESET_xpt_sw_reset_SHIFT              13

/* SUN_TOP_CTRL :: SW_RESET :: bvng_sw_reset [12:12] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_bvng_sw_reset_MASK              0x00001000
#define BCHP_SUN_TOP_CTRL_SW_RESET_bvng_sw_reset_SHIFT             12

/* SUN_TOP_CTRL :: SW_RESET :: vec_sw_reset [11:11] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_vec_sw_reset_MASK               0x00000800
#define BCHP_SUN_TOP_CTRL_SW_RESET_vec_sw_reset_SHIFT              11

/* SUN_TOP_CTRL :: SW_RESET :: reserved0 [10:10] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_reserved0_MASK                  0x00000400
#define BCHP_SUN_TOP_CTRL_SW_RESET_reserved0_SHIFT                 10

/* SUN_TOP_CTRL :: SW_RESET :: hdmi_sw_reset [09:09] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_hdmi_sw_reset_MASK              0x00000200
#define BCHP_SUN_TOP_CTRL_SW_RESET_hdmi_sw_reset_SHIFT             9

/* SUN_TOP_CTRL :: SW_RESET :: bvnb_sw_reset [08:08] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_bvnb_sw_reset_MASK              0x00000100
#define BCHP_SUN_TOP_CTRL_SW_RESET_bvnb_sw_reset_SHIFT             8

/* SUN_TOP_CTRL :: SW_RESET :: bvnf_sw_reset [07:07] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_bvnf_sw_reset_MASK              0x00000080
#define BCHP_SUN_TOP_CTRL_SW_RESET_bvnf_sw_reset_SHIFT             7

/* SUN_TOP_CTRL :: SW_RESET :: reserved1 [06:06] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_reserved1_MASK                  0x00000040
#define BCHP_SUN_TOP_CTRL_SW_RESET_reserved1_SHIFT                 6

/* SUN_TOP_CTRL :: SW_RESET :: jtag_otp_sw_reset [05:05] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_jtag_otp_sw_reset_MASK          0x00000020
#define BCHP_SUN_TOP_CTRL_SW_RESET_jtag_otp_sw_reset_SHIFT         5

/* SUN_TOP_CTRL :: SW_RESET :: enet_sw_reset [04:04] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_enet_sw_reset_MASK              0x00000010
#define BCHP_SUN_TOP_CTRL_SW_RESET_enet_sw_reset_SHIFT             4

/* SUN_TOP_CTRL :: SW_RESET :: cpu_sw_reset_level [03:03] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_cpu_sw_reset_level_MASK         0x00000008
#define BCHP_SUN_TOP_CTRL_SW_RESET_cpu_sw_reset_level_SHIFT        3

/* SUN_TOP_CTRL :: SW_RESET :: ebi_sw_reset [02:02] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_ebi_sw_reset_MASK               0x00000004
#define BCHP_SUN_TOP_CTRL_SW_RESET_ebi_sw_reset_SHIFT              2

/* SUN_TOP_CTRL :: SW_RESET :: pci_sw_reset [01:01] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_pci_sw_reset_MASK               0x00000002
#define BCHP_SUN_TOP_CTRL_SW_RESET_pci_sw_reset_SHIFT              1

/* SUN_TOP_CTRL :: SW_RESET :: sundry_sw_reset [00:00] */
#define BCHP_SUN_TOP_CTRL_SW_RESET_sundry_sw_reset_MASK            0x00000001
#define BCHP_SUN_TOP_CTRL_SW_RESET_sundry_sw_reset_SHIFT           0

/***************************************************************************
 *RESET_HISTORY - Reset history
 ***************************************************************************/
/* SUN_TOP_CTRL :: RESET_HISTORY :: reserved0 [31:12] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_reserved0_MASK             0xfffff000
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_reserved0_SHIFT            12

/* SUN_TOP_CTRL :: RESET_HISTORY :: aux_chip_edge_reset [11:11] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_aux_chip_edge_reset_MASK   0x00000800
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_aux_chip_edge_reset_SHIFT  11

/* SUN_TOP_CTRL :: RESET_HISTORY :: cpu_chip_sft_sft_rst_b [10:10] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_cpu_chip_sft_sft_rst_b_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_cpu_chip_sft_sft_rst_b_SHIFT 10

/* SUN_TOP_CTRL :: RESET_HISTORY :: cpu_chip_hrd_sft_rst_b [09:09] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_cpu_chip_hrd_sft_rst_b_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_cpu_chip_hrd_sft_rst_b_SHIFT 9

/* SUN_TOP_CTRL :: RESET_HISTORY :: smartcard_insert_reset [08:08] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_smartcard_insert_reset_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_smartcard_insert_reset_SHIFT 8

/* SUN_TOP_CTRL :: RESET_HISTORY :: aux_chip_level_reset [07:07] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_aux_chip_level_reset_MASK  0x00000080
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_aux_chip_level_reset_SHIFT 7

/* SUN_TOP_CTRL :: RESET_HISTORY :: special_sw_reset [06:06] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_special_sw_reset_MASK      0x00000040
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_special_sw_reset_SHIFT     6

/* SUN_TOP_CTRL :: RESET_HISTORY :: reserved1 [05:05] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_reserved1_MASK             0x00000020
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_reserved1_SHIFT            5

/* SUN_TOP_CTRL :: RESET_HISTORY :: watchdog_timer_reset [04:04] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_watchdog_timer_reset_MASK  0x00000010
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_watchdog_timer_reset_SHIFT 4

/* SUN_TOP_CTRL :: RESET_HISTORY :: software_master_reset [03:03] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_software_master_reset_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_software_master_reset_SHIFT 3

/* SUN_TOP_CTRL :: RESET_HISTORY :: front_panel_4sec_reset [02:02] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_front_panel_4sec_reset_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_front_panel_4sec_reset_SHIFT 2

/* SUN_TOP_CTRL :: RESET_HISTORY :: main_chip_reset_input [01:01] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_main_chip_reset_input_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_main_chip_reset_input_SHIFT 1

/* SUN_TOP_CTRL :: RESET_HISTORY :: power_on_reset [00:00] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_power_on_reset_MASK        0x00000001
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_power_on_reset_SHIFT       0

/***************************************************************************
 *STRAP_VALUE_0 - Strapping values
 ***************************************************************************/
/* SUN_TOP_CTRL :: STRAP_VALUE_0 :: strap_use_defaults [31:31] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_use_defaults_MASK    0x80000000
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_use_defaults_SHIFT   31

/* SUN_TOP_CTRL :: STRAP_VALUE_0 :: strap_reset_outb_def_val [30:30] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_reset_outb_def_val_MASK 0x40000000
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_reset_outb_def_val_SHIFT 30

/* SUN_TOP_CTRL :: STRAP_VALUE_0 :: strap_test_debug_en [29:28] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_test_debug_en_MASK   0x30000000
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_test_debug_en_SHIFT  28

/* SUN_TOP_CTRL :: STRAP_VALUE_0 :: reserved0 [27:27] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_reserved0_MASK             0x08000000
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_reserved0_SHIFT            27

/* SUN_TOP_CTRL :: STRAP_VALUE_0 :: strap_sel_33_27_mhz_clock [26:26] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_sel_33_27_mhz_clock_MASK 0x04000000
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_sel_33_27_mhz_clock_SHIFT 26

/* SUN_TOP_CTRL :: STRAP_VALUE_0 :: reserved1 [25:25] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_reserved1_MASK             0x02000000
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_reserved1_SHIFT            25

/* SUN_TOP_CTRL :: STRAP_VALUE_0 :: strap_xtal_sel [24:24] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_xtal_sel_MASK        0x01000000
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_xtal_sel_SHIFT       24

/* SUN_TOP_CTRL :: STRAP_VALUE_0 :: strap_xtal_adj [23:20] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_xtal_adj_MASK        0x00f00000
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_xtal_adj_SHIFT       20

/* SUN_TOP_CTRL :: STRAP_VALUE_0 :: strap_ebi_rom_size [19:18] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_ebi_rom_size_MASK    0x000c0000
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_ebi_rom_size_SHIFT   18

/* SUN_TOP_CTRL :: STRAP_VALUE_0 :: strap_ebi_invert_addr [17:17] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_ebi_invert_addr_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_ebi_invert_addr_SHIFT 17

/* SUN_TOP_CTRL :: STRAP_VALUE_0 :: reserved2 [16:15] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_reserved2_MASK             0x00018000
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_reserved2_SHIFT            15

/* SUN_TOP_CTRL :: STRAP_VALUE_0 :: strap_pci_ext_arb [14:14] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_pci_ext_arb_MASK     0x00004000
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_pci_ext_arb_SHIFT    14

/* SUN_TOP_CTRL :: STRAP_VALUE_0 :: strap_flash_width [13:13] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_flash_width_MASK     0x00002000
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_flash_width_SHIFT    13

/* SUN_TOP_CTRL :: STRAP_VALUE_0 :: strap_system_big_endian [12:12] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_system_big_endian_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_system_big_endian_SHIFT 12

/* SUN_TOP_CTRL :: STRAP_VALUE_0 :: strap_ebi_cs_swap [11:11] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_ebi_cs_swap_MASK     0x00000800
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_ebi_cs_swap_SHIFT    11

/* SUN_TOP_CTRL :: STRAP_VALUE_0 :: strap_nand_flash [10:10] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_nand_flash_MASK      0x00000400
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_nand_flash_SHIFT     10

/* SUN_TOP_CTRL :: STRAP_VALUE_0 :: strap_spi_slave_enable [09:09] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_spi_slave_enable_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_spi_slave_enable_SHIFT 9

/* SUN_TOP_CTRL :: STRAP_VALUE_0 :: strap_pci_memwin_size [08:07] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_pci_memwin_size_MASK 0x00000180
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_pci_memwin_size_SHIFT 7

/* SUN_TOP_CTRL :: STRAP_VALUE_0 :: strap_pci_memwin2_en [06:06] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_pci_memwin2_en_MASK  0x00000040
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_pci_memwin2_en_SHIFT 6

/* SUN_TOP_CTRL :: STRAP_VALUE_0 :: strap_pci_memwin1_en [05:05] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_pci_memwin1_en_MASK  0x00000020
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_pci_memwin1_en_SHIFT 5

/* SUN_TOP_CTRL :: STRAP_VALUE_0 :: strap_pci_client [04:04] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_pci_client_MASK      0x00000010
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_pci_client_SHIFT     4

/* SUN_TOP_CTRL :: STRAP_VALUE_0 :: reserved3 [03:01] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_reserved3_MASK             0x0000000e
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_reserved3_SHIFT            1

/* SUN_TOP_CTRL :: STRAP_VALUE_0 :: strap_reset_ext_mode [00:00] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_reset_ext_mode_MASK  0x00000001
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_reset_ext_mode_SHIFT 0

/***************************************************************************
 *STRAP_VALUE_1 - Strapping values
 ***************************************************************************/
/* SUN_TOP_CTRL :: STRAP_VALUE_1 :: reserved0 [31:03] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1_reserved0_MASK             0xfffffff8
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1_reserved0_SHIFT            3

/* SUN_TOP_CTRL :: STRAP_VALUE_1 :: strap_reserved_for_ECO_2 [02:02] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1_strap_reserved_for_ECO_2_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1_strap_reserved_for_ECO_2_SHIFT 2

/* SUN_TOP_CTRL :: STRAP_VALUE_1 :: strap_reserved_for_ECO_1 [01:01] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1_strap_reserved_for_ECO_1_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1_strap_reserved_for_ECO_1_SHIFT 1

/* SUN_TOP_CTRL :: STRAP_VALUE_1 :: strap_reserved_for_ECO_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1_strap_reserved_for_ECO_0_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1_strap_reserved_for_ECO_0_SHIFT 0

/***************************************************************************
 *BOND_STATUS - Bond option value register
 ***************************************************************************/
/* SUN_TOP_CTRL :: BOND_STATUS :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_BOND_STATUS_reserved0_MASK               0xfffffffe
#define BCHP_SUN_TOP_CTRL_BOND_STATUS_reserved0_SHIFT              1

/* SUN_TOP_CTRL :: BOND_STATUS :: bond_reserved [00:00] */
#define BCHP_SUN_TOP_CTRL_BOND_STATUS_bond_reserved_MASK           0x00000001
#define BCHP_SUN_TOP_CTRL_BOND_STATUS_bond_reserved_SHIFT          0

/***************************************************************************
 *OTP_OPTION_TEST - OTP option test register
 ***************************************************************************/
/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: reserved0 [31:19] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_reserved0_MASK           0xfff80000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_reserved0_SHIFT          19

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: otp_option_bsp_spare_3 [18:18] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_bsp_spare_3_MASK 0x00040000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_bsp_spare_3_SHIFT 18

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: otp_option_bsp_spare_2 [17:17] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_bsp_spare_2_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_bsp_spare_2_SHIFT 17

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: otp_option_bsp_spare_1 [16:16] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_bsp_spare_1_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_bsp_spare_1_SHIFT 16

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: otp_option_bsp_spare_0 [15:15] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_bsp_spare_0_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_bsp_spare_0_SHIFT 15

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: reserved1 [14:13] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_reserved1_MASK           0x00006000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_reserved1_SHIFT          13

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: otp_option_en_cr [12:11] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_en_cr_MASK    0x00001800
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_en_cr_SHIFT   11

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: otp_option_en_pci_ebi [10:10] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_en_pci_ebi_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_en_pci_ebi_SHIFT 10

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: otp_option_en_testport [09:09] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_en_testport_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_en_testport_SHIFT 9

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: reserved2 [08:08] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_reserved2_MASK           0x00000100
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_reserved2_SHIFT          8

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: otp_option_hdcp_disable [07:07] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_hdcp_disable_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_hdcp_disable_SHIFT 7

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: otp_option_sata_disable [06:06] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_sata_disable_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_sata_disable_SHIFT 6

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: otp_option_ebi_cs_swap_ovrd [05:05] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_ebi_cs_swap_ovrd_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_ebi_cs_swap_ovrd_SHIFT 5

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: otp_option_macrovision_enable [04:04] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_macrovision_enable_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_macrovision_enable_SHIFT 4

/* SUN_TOP_CTRL :: OTP_OPTION_TEST :: otp_option_product_id [03:00] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_product_id_MASK 0x0000000f
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_otp_option_product_id_SHIFT 0

/***************************************************************************
 *OTP_OPTION_STATUS - OTP option status register
 ***************************************************************************/
/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: reserved0 [31:19] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_reserved0_MASK         0xfff80000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_reserved0_SHIFT        19

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: otp_option_bsp_spare_3 [18:18] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_bsp_spare_3_MASK 0x00040000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_bsp_spare_3_SHIFT 18

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: otp_option_bsp_spare_2 [17:17] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_bsp_spare_2_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_bsp_spare_2_SHIFT 17

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: otp_option_bsp_spare_1 [16:16] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_bsp_spare_1_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_bsp_spare_1_SHIFT 16

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: otp_option_bsp_spare_0 [15:15] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_bsp_spare_0_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_bsp_spare_0_SHIFT 15

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: reserved1 [14:13] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_reserved1_MASK         0x00006000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_reserved1_SHIFT        13

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: otp_option_en_cr [12:11] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_en_cr_MASK  0x00001800
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_en_cr_SHIFT 11

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: otp_option_en_pci_ebi [10:10] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_en_pci_ebi_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_en_pci_ebi_SHIFT 10

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: otp_option_en_testport [09:09] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_en_testport_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_en_testport_SHIFT 9

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: reserved2 [08:08] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_reserved2_MASK         0x00000100
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_reserved2_SHIFT        8

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: otp_option_hdcp_disable [07:07] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_hdcp_disable_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_hdcp_disable_SHIFT 7

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: otp_option_sata_disable [06:06] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_sata_disable_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_sata_disable_SHIFT 6

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: otp_option_ebi_cs_swap_ovrd [05:05] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_ebi_cs_swap_ovrd_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_ebi_cs_swap_ovrd_SHIFT 5

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: otp_option_macrovision_enable [04:04] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_macrovision_enable_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_macrovision_enable_SHIFT 4

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS :: otp_option_product_id [03:00] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_product_id_MASK 0x0000000f
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_otp_option_product_id_SHIFT 0

/***************************************************************************
 *SEMAPHORE_0 - Semaphore channel 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_0 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_0_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_0_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_0 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_0_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_0_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_1 - Semaphore channel 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_1 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_1_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_1_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_1 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_1_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_1_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_2 - Semaphore channel 2
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_2 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_2_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_2_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_2 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_2_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_2_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_3 - Semaphore channel 3
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_3 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_3_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_3_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_3 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_3_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_3_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_4 - Semaphore channel 4
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_4 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_4_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_4_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_4 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_4_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_4_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_5 - Semaphore channel 5
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_5 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_5_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_5_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_5 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_5_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_5_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_6 - Semaphore channel 6
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_6 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_6_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_6_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_6 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_6_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_6_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_7 - Semaphore channel 7
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_7 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_7_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_7_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_7 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_7_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_7_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_8 - Semaphore channel 8
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_8 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_8_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_8_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_8 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_8_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_8_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_9 - Semaphore channel 9
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_9 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_9_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_9_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_9 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_9_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_9_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_10 - Semaphore channel 10
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_10 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_10_reserved0_MASK              0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_10_reserved0_SHIFT             8

/* SUN_TOP_CTRL :: SEMAPHORE_10 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_10_semaphore_ctrl_MASK         0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_10_semaphore_ctrl_SHIFT        0

/***************************************************************************
 *SEMAPHORE_11 - Semaphore channel 11
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_11 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_11_reserved0_MASK              0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_11_reserved0_SHIFT             8

/* SUN_TOP_CTRL :: SEMAPHORE_11 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_11_semaphore_ctrl_MASK         0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_11_semaphore_ctrl_SHIFT        0

/***************************************************************************
 *SEMAPHORE_12 - Semaphore channel 12
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_12 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_12_reserved0_MASK              0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_12_reserved0_SHIFT             8

/* SUN_TOP_CTRL :: SEMAPHORE_12 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_12_semaphore_ctrl_MASK         0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_12_semaphore_ctrl_SHIFT        0

/***************************************************************************
 *SEMAPHORE_13 - Semaphore channel 13
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_13 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_13_reserved0_MASK              0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_13_reserved0_SHIFT             8

/* SUN_TOP_CTRL :: SEMAPHORE_13 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_13_semaphore_ctrl_MASK         0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_13_semaphore_ctrl_SHIFT        0

/***************************************************************************
 *SEMAPHORE_14 - Semaphore channel 14
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_14 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_14_reserved0_MASK              0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_14_reserved0_SHIFT             8

/* SUN_TOP_CTRL :: SEMAPHORE_14 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_14_semaphore_ctrl_MASK         0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_14_semaphore_ctrl_SHIFT        0

/***************************************************************************
 *SEMAPHORE_15 - Semaphore channel 15
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_15 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_15_reserved0_MASK              0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_15_reserved0_SHIFT             8

/* SUN_TOP_CTRL :: SEMAPHORE_15 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_15_semaphore_ctrl_MASK         0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_15_semaphore_ctrl_SHIFT        0

/***************************************************************************
 *GEN_WATCHDOG_0 - General watchdog timer 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: GEN_WATCHDOG_0 :: watchdog_timeout_value [31:00] */
#define BCHP_SUN_TOP_CTRL_GEN_WATCHDOG_0_watchdog_timeout_value_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_GEN_WATCHDOG_0_watchdog_timeout_value_SHIFT 0

/***************************************************************************
 *GEN_WATCHDOG_1 - General watchdog timer 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: GEN_WATCHDOG_1 :: watchdog_timeout_value [31:00] */
#define BCHP_SUN_TOP_CTRL_GEN_WATCHDOG_1_watchdog_timeout_value_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_GEN_WATCHDOG_1_watchdog_timeout_value_SHIFT 0

/***************************************************************************
 *GENERAL_CTRL_0 - General control register 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_reserved [31:25] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_reserved_MASK    0xfe000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_reserved_SHIFT   25

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_ctrl_burst_stat_sel [24:24] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_burst_stat_sel_MASK 0x01000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_burst_stat_sel_SHIFT 24

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_ctrl_access_mode [23:22] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_access_mode_MASK 0x00c00000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_access_mode_SHIFT 22

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_ctrl_otp_prog_en [21:21] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_otp_prog_en_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_otp_prog_en_SHIFT 21

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_ctrl_otp_debug_mode [20:20] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_otp_debug_mode_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_otp_debug_mode_SHIFT 20

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_ctrl_wrp_continue_on_fail [19:19] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_wrp_continue_on_fail_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_wrp_continue_on_fail_SHIFT 19

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_ctrl_wrp_time_margin [18:16] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_wrp_time_margin_MASK 0x00070000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_wrp_time_margin_SHIFT 16

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_ctrl_wrp_sadbyp [15:15] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_wrp_sadbyp_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_wrp_sadbyp_SHIFT 15

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_ctrl_unused [14:14] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_unused_MASK 0x00004000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_unused_SHIFT 14

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_ctrl_wrp_pbyp [13:13] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_wrp_pbyp_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_wrp_pbyp_SHIFT 13

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_ctrl_wrp_pcount [12:10] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_wrp_pcount_MASK 0x00001c00
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_wrp_pcount_SHIFT 10

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_ctrl_wrp_vsel [09:06] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_wrp_vsel_MASK 0x000003c0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_wrp_vsel_SHIFT 6

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_ctrl_wrp_prog_sel [05:05] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_wrp_prog_sel_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_wrp_prog_sel_SHIFT 5

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_ctrl_command [04:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_command_MASK 0x0000001e
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_command_SHIFT 1

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: jtag_otp_ctrl_start [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_start_MASK  0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_jtag_otp_ctrl_start_SHIFT 0

/***************************************************************************
 *GENERAL_CTRL_1 - General control register 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: jtag_otp_cpu_addr [31:16] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_jtag_otp_cpu_addr_MASK    0xffff0000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_jtag_otp_cpu_addr_SHIFT   16

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_15 [15:15] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_15_MASK     0x00008000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_15_SHIFT    15

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_14 [14:14] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_14_MASK     0x00004000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_14_SHIFT    14

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_13 [13:13] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_13_MASK     0x00002000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_13_SHIFT    13

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_12 [12:12] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_12_MASK     0x00001000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_12_SHIFT    12

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_11 [11:11] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_11_MASK     0x00000800
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_11_SHIFT    11

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_10 [10:10] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_10_MASK     0x00000400
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_10_SHIFT    10

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_09 [09:09] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_09_MASK     0x00000200
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_09_SHIFT    9

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_08 [08:08] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_08_MASK     0x00000100
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_08_SHIFT    8

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: sata_ana_pwrdn [07:07] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_sata_ana_pwrdn_MASK       0x00000080
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_sata_ana_pwrdn_SHIFT      7

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: sata_force_sata_mode [06:06] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_sata_force_sata_mode_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_sata_force_sata_mode_SHIFT 6

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: sata_3g_mode [05:05] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_sata_3g_mode_MASK         0x00000020
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_sata_3g_mode_SHIFT        5

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: sata_pll_seq_start [04:04] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_sata_pll_seq_start_MASK   0x00000010
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_sata_pll_seq_start_SHIFT  4

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: sata_stb_oob [03:03] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_sata_stb_oob_MASK         0x00000008
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_sata_stb_oob_SHIFT        3

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: sata_pll_int_ref_clk_sel [02:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_sata_pll_int_ref_clk_sel_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_sata_pll_int_ref_clk_sel_SHIFT 2

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: sata_ext_mdio_en [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_sata_ext_mdio_en_MASK     0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_sata_ext_mdio_en_SHIFT    1

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: jtag_otp_cpu_mode [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_jtag_otp_cpu_mode_MASK    0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_jtag_otp_cpu_mode_SHIFT   0

/***************************************************************************
 *GENERAL_CTRL_2 - General control register 2
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_2 :: general_ctrl_2 [31:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_2_general_ctrl_2_MASK       0xffffffff
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_2_general_ctrl_2_SHIFT      0

/***************************************************************************
 *GENERAL_CTRL_3 - General control register 3
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_3 :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_3_reserved0_MASK            0xfffffffe
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_3_reserved0_SHIFT           1

/* SUN_TOP_CTRL :: GENERAL_CTRL_3 :: general_ctrl3_00 [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_3_general_ctrl3_00_MASK     0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_3_general_ctrl3_00_SHIFT    0

/***************************************************************************
 *GENERAL_CTRL_4 - General control register 4
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_4 :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4_reserved0_MASK            0xfffffffe
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4_reserved0_SHIFT           1

/* SUN_TOP_CTRL :: GENERAL_CTRL_4 :: general_ctrl4_00 [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4_general_ctrl4_00_MASK     0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4_general_ctrl4_00_SHIFT    0

/***************************************************************************
 *GENERAL_CTRL_5 - General control register 5
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_5 :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_5_reserved0_MASK            0xfffffffe
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_5_reserved0_SHIFT           1

/* SUN_TOP_CTRL :: GENERAL_CTRL_5 :: general_ctrl5_00 [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_5_general_ctrl5_00_MASK     0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_5_general_ctrl5_00_SHIFT    0

/***************************************************************************
 *GENERAL_STATUS_0 - General status register 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_STATUS_0 :: jtag_otp_data_out [31:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_jtag_otp_data_out_MASK  0xffffffff
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_jtag_otp_data_out_SHIFT 0

/***************************************************************************
 *GENERAL_STATUS_1 - General status register 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_STATUS_1 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1_reserved0_MASK          0xffffff00
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1_reserved0_SHIFT         8

/* SUN_TOP_CTRL :: GENERAL_STATUS_1 :: jtag_otp_status [07:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1_jtag_otp_status_MASK    0x000000ff
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1_jtag_otp_status_SHIFT   0

/***************************************************************************
 *GENERAL_STATUS_2 - General status register 2
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: reserved0 [31:04] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_reserved0_MASK          0xfffffff0
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_reserved0_SHIFT         4

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_03 [03:03] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_03_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_03_SHIFT 3

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_02 [02:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_02_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_02_SHIFT 2

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_01 [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_01_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_01_SHIFT 1

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_00 [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_00_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_00_SHIFT 0

/***************************************************************************
 *UNCLEARED_SCRATCH - Scratch register
 ***************************************************************************/
/* SUN_TOP_CTRL :: UNCLEARED_SCRATCH :: uncleared_scratch [31:00] */
#define BCHP_SUN_TOP_CTRL_UNCLEARED_SCRATCH_uncleared_scratch_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_UNCLEARED_SCRATCH_uncleared_scratch_SHIFT 0

/***************************************************************************
 *PIN_MUX_CTRL_0 - Pin mux control register 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: pci_ad15 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pci_ad15_MASK             0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pci_ad15_SHIFT            30

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: pci_ad14 [29:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pci_ad14_MASK             0x30000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pci_ad14_SHIFT            28

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: pci_ad13 [27:26] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pci_ad13_MASK             0x0c000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pci_ad13_SHIFT            26

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: pci_ad12 [25:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pci_ad12_MASK             0x03000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pci_ad12_SHIFT            24

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: pci_ad11 [23:22] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pci_ad11_MASK             0x00c00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pci_ad11_SHIFT            22

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: pci_ad10 [21:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pci_ad10_MASK             0x00300000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pci_ad10_SHIFT            20

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: pci_ad09 [19:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pci_ad09_MASK             0x000c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pci_ad09_SHIFT            18

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: pci_ad08 [17:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pci_ad08_MASK             0x00030000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pci_ad08_SHIFT            16

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: pci_ad07 [15:14] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pci_ad07_MASK             0x0000c000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pci_ad07_SHIFT            14

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: pci_ad06 [13:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pci_ad06_MASK             0x00003000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pci_ad06_SHIFT            12

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: pci_ad05 [11:10] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pci_ad05_MASK             0x00000c00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pci_ad05_SHIFT            10

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: pci_ad04 [09:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pci_ad04_MASK             0x00000300
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pci_ad04_SHIFT            8

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: pci_ad03 [07:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pci_ad03_MASK             0x000000c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pci_ad03_SHIFT            6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: pci_ad02 [05:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pci_ad02_MASK             0x00000030
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pci_ad02_SHIFT            4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: pci_ad01 [03:02] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pci_ad01_MASK             0x0000000c
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pci_ad01_SHIFT            2

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: pci_ad00 [01:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pci_ad00_MASK             0x00000003
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_pci_ad00_SHIFT            0

/***************************************************************************
 *PIN_MUX_CTRL_1 - Pin mux control register 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: reserved0 [31:31] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_reserved0_MASK            0x80000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_reserved0_SHIFT           31

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: pci_ad30 [30:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_pci_ad30_MASK             0x70000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_pci_ad30_SHIFT            28

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: pci_ad29 [27:26] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_pci_ad29_MASK             0x0c000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_pci_ad29_SHIFT            26

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: pci_ad28 [25:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_pci_ad28_MASK             0x03000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_pci_ad28_SHIFT            24

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: pci_ad27 [23:22] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_pci_ad27_MASK             0x00c00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_pci_ad27_SHIFT            22

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: pci_ad26 [21:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_pci_ad26_MASK             0x00300000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_pci_ad26_SHIFT            20

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: pci_ad25 [19:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_pci_ad25_MASK             0x000c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_pci_ad25_SHIFT            18

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: pci_ad24 [17:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_pci_ad24_MASK             0x00030000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_pci_ad24_SHIFT            16

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: pci_ad23 [15:14] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_pci_ad23_MASK             0x0000c000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_pci_ad23_SHIFT            14

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: pci_ad22 [13:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_pci_ad22_MASK             0x00003000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_pci_ad22_SHIFT            12

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: pci_ad21 [11:10] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_pci_ad21_MASK             0x00000c00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_pci_ad21_SHIFT            10

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: pci_ad20 [09:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_pci_ad20_MASK             0x00000300
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_pci_ad20_SHIFT            8

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: pci_ad19 [07:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_pci_ad19_MASK             0x000000c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_pci_ad19_SHIFT            6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: pci_ad18 [05:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_pci_ad18_MASK             0x00000030
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_pci_ad18_SHIFT            4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: pci_ad17 [03:02] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_pci_ad17_MASK             0x0000000c
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_pci_ad17_SHIFT            2

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: pci_ad16 [01:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_pci_ad16_MASK             0x00000003
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_pci_ad16_SHIFT            0

/***************************************************************************
 *PIN_MUX_CTRL_2 - Pin mux control register 2
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: reserved0 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_reserved0_MASK            0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_reserved0_SHIFT           30

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: pci_devselb [29:27] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_pci_devselb_MASK          0x38000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_pci_devselb_SHIFT         27

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: pci_stopb [26:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_pci_stopb_MASK            0x07000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_pci_stopb_SHIFT           24

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: pci_irdyb [23:21] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_pci_irdyb_MASK            0x00e00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_pci_irdyb_SHIFT           21

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: pci_trdyb [20:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_pci_trdyb_MASK            0x001c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_pci_trdyb_SHIFT           18

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: pci_par [17:15] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_pci_par_MASK              0x00038000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_pci_par_SHIFT             15

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: pci_cbe03 [14:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_pci_cbe03_MASK            0x00007000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_pci_cbe03_SHIFT           12

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: pci_cbe02 [11:09] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_pci_cbe02_MASK            0x00000e00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_pci_cbe02_SHIFT           9

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: pci_cbe01 [08:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_pci_cbe01_MASK            0x000001c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_pci_cbe01_SHIFT           6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: pci_cbe00 [05:03] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_pci_cbe00_MASK            0x00000038
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_pci_cbe00_SHIFT           3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: pci_ad31 [02:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_pci_ad31_MASK             0x00000007
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_pci_ad31_SHIFT            0

/***************************************************************************
 *PIN_MUX_CTRL_3 - Pin mux control register 3
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: reserved0 [31:31] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_reserved0_MASK            0x80000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_reserved0_SHIFT           31

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: ebi_cs2b [30:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_ebi_cs2b_MASK             0x70000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_ebi_cs2b_SHIFT            28

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: ebi_cs1b [27:25] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_ebi_cs1b_MASK             0x0e000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_ebi_cs1b_SHIFT            25

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: ebi_cs0b [24:22] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_ebi_cs0b_MASK             0x01c00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_ebi_cs0b_SHIFT            22

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: ebi_addr25 [21:19] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_ebi_addr25_MASK           0x00380000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_ebi_addr25_SHIFT          19

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: ebi_addr24 [18:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_ebi_addr24_MASK           0x00070000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_ebi_addr24_SHIFT          16

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: pci_gnt0b [15:13] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_pci_gnt0b_MASK            0x0000e000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_pci_gnt0b_SHIFT           13

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: pci_req0b [12:11] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_pci_req0b_MASK            0x00001800
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_pci_req0b_SHIFT           11

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: pci_int_a0 [10:09] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_pci_int_a0_MASK           0x00000600
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_pci_int_a0_SHIFT          9

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: pci_rstb [08:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_pci_rstb_MASK             0x000001c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_pci_rstb_SHIFT            6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: pci_serrb [05:03] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_pci_serrb_MASK            0x00000038
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_pci_serrb_SHIFT           3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: pci_perrb [02:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_pci_perrb_MASK            0x00000007
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_pci_perrb_SHIFT           0

/***************************************************************************
 *PIN_MUX_CTRL_4 - Pin mux control register 4
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: reserved0 [31:31] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_reserved0_MASK            0x80000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_reserved0_SHIFT           31

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: gpio_01 [30:29] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_01_MASK              0x60000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_01_SHIFT             29

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: gpio_00 [28:27] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_00_MASK              0x18000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_00_SHIFT             27

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: usb1_pwron [26:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_usb1_pwron_MASK           0x07000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_usb1_pwron_SHIFT          24

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: usb0_pwron [23:21] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_usb0_pwron_MASK           0x00e00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_usb0_pwron_SHIFT          21

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: ebi_dsb [20:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_ebi_dsb_MASK              0x001c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_ebi_dsb_SHIFT             18

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: ebi_tsb [17:15] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_ebi_tsb_MASK              0x00038000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_ebi_tsb_SHIFT             15

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: ebi_rdb [14:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_ebi_rdb_MASK              0x00007000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_ebi_rdb_SHIFT             12

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: ebi_we1b [11:09] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_ebi_we1b_MASK             0x00000e00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_ebi_we1b_SHIFT            9

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: ebi_we0b [08:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_ebi_we0b_MASK             0x000001c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_ebi_we0b_SHIFT            6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: ebi_rwb [05:03] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_ebi_rwb_MASK              0x00000038
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_ebi_rwb_SHIFT             3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: ebi_cs3b [02:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_ebi_cs3b_MASK             0x00000007
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_ebi_cs3b_SHIFT            0

/***************************************************************************
 *PIN_MUX_CTRL_5 - Pin mux control register 5
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: gpio_13 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_13_MASK              0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_13_SHIFT             30

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: gpio_12 [29:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_12_MASK              0x30000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_12_SHIFT             28

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: gpio_11 [27:26] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_11_MASK              0x0c000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_11_SHIFT             26

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: gpio_10 [25:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_10_MASK              0x03000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_10_SHIFT             24

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: gpio_09 [23:21] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_09_MASK              0x00e00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_09_SHIFT             21

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: gpio_08 [20:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_08_MASK              0x001c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_08_SHIFT             18

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: gpio_07 [17:15] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_07_MASK              0x00038000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_07_SHIFT             15

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: gpio_06 [14:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_06_MASK              0x00007000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_06_SHIFT             12

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: gpio_05 [11:09] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_05_MASK              0x00000e00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_05_SHIFT             9

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: gpio_04 [08:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_04_MASK              0x000001c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_04_SHIFT             6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: gpio_03 [05:03] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_03_MASK              0x00000038
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_03_SHIFT             3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: gpio_02 [02:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_02_MASK              0x00000007
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_02_SHIFT             0

/***************************************************************************
 *PIN_MUX_CTRL_6 - Pin mux control register 6
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: gpio_26 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_26_MASK              0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_26_SHIFT             30

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: gpio_25 [29:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_25_MASK              0x30000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_25_SHIFT             28

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: gpio_24 [27:26] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_24_MASK              0x0c000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_24_SHIFT             26

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: gpio_23 [25:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_23_MASK              0x03000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_23_SHIFT             24

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: gpio_22 [23:22] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_22_MASK              0x00c00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_22_SHIFT             22

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: gpio_21 [21:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_21_MASK              0x00300000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_21_SHIFT             20

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: gpio_20 [19:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_20_MASK              0x000c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_20_SHIFT             18

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: gpio_19 [17:15] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_19_MASK              0x00038000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_19_SHIFT             15

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: gpio_18 [14:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_18_MASK              0x00007000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_18_SHIFT             12

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: gpio_17 [11:09] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_17_MASK              0x00000e00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_17_SHIFT             9

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: gpio_16 [08:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_16_MASK              0x000001c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_16_SHIFT             6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: gpio_15 [05:03] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_15_MASK              0x00000038
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_15_SHIFT             3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: gpio_14 [02:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_14_MASK              0x00000007
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_14_SHIFT             0

/***************************************************************************
 *PIN_MUX_CTRL_7 - Pin mux control register 7
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: reserved0 [31:19] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_reserved0_MASK            0xfff80000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_reserved0_SHIFT           19

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: ir_in0 [18:17] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_ir_in0_MASK               0x00060000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_ir_in0_SHIFT              17

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: sgpio_05 [16:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_sgpio_05_MASK             0x00010000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_sgpio_05_SHIFT            16

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: sgpio_04 [15:14] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_sgpio_04_MASK             0x0000c000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_sgpio_04_SHIFT            14

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: sgpio_03 [13:11] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_sgpio_03_MASK             0x00003800
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_sgpio_03_SHIFT            11

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: sgpio_02 [10:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_sgpio_02_MASK             0x00000700
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_sgpio_02_SHIFT            8

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: sgpio_01 [07:05] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_sgpio_01_MASK             0x000000e0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_sgpio_01_SHIFT            5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: sgpio_00 [04:02] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_sgpio_00_MASK             0x0000001c
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_sgpio_00_SHIFT            2

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: gpio_27 [01:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_27_MASK              0x00000003
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_27_SHIFT             0

/***************************************************************************
 *TEST_PORT_CTRL - Test port control
 ***************************************************************************/
/* SUN_TOP_CTRL :: TEST_PORT_CTRL :: sundry_local_tp_out_sel [31:28] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_MASK 0xf0000000
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_SHIFT 28
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_SEMAPHORE_0 0
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_SEMAPHORE_1 1
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_FP_RST_CNT 2
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_MISC_TEST 3
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_SSP 4
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_TP_OUT_POKE_REG 5
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_TP_IN 6
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_ARB_TP_0 7
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_ARB_TP_1 8
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_ARB_TP_2 9
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sundry_local_tp_out_sel_ARB_TP_3 10

/* SUN_TOP_CTRL :: TEST_PORT_CTRL :: reserved0 [27:08] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_reserved0_MASK            0x0fffff00
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_reserved0_SHIFT           8

/* SUN_TOP_CTRL :: TEST_PORT_CTRL :: tp_in_source_select [07:07] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_tp_in_source_select_MASK  0x00000080
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_tp_in_source_select_SHIFT 7

/* SUN_TOP_CTRL :: TEST_PORT_CTRL :: tp_select [06:05] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_tp_select_MASK            0x00000060
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_tp_select_SHIFT           5

/* SUN_TOP_CTRL :: TEST_PORT_CTRL :: encoded_tp_enable [04:00] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_MASK    0x0000001f
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_SHIFT   0
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_ENET    0
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_SATA    1
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_CLK     2
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_CPU     3
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_BVNM    4
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_BVNE    5
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_HDMI    6
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_BVND    7
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_VEC     8
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_DDR_IF0 10
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_DDR_IF1 11
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_GFX     14
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_HIF     15
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_USB     16
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_SUN     17
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_BVNG    18
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_XPT     21
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_RPT0    22
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_AIO     23
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_AVD0    24
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_BSP     25
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_RPT1    28
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_IDE     29

/***************************************************************************
 *TEST_PORT_OUT_PEEK - Testport peek register
 ***************************************************************************/
/* SUN_TOP_CTRL :: TEST_PORT_OUT_PEEK :: test_port_out_peek_value [31:00] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_OUT_PEEK_test_port_out_peek_value_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_TEST_PORT_OUT_PEEK_test_port_out_peek_value_SHIFT 0

/***************************************************************************
 *TEST_PORT_OUT_POKE - Testport poke register
 ***************************************************************************/
/* SUN_TOP_CTRL :: TEST_PORT_OUT_POKE :: test_port_out_poke_value [31:00] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_OUT_POKE_test_port_out_poke_value_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_TEST_PORT_OUT_POKE_test_port_out_poke_value_SHIFT 0

/***************************************************************************
 *TEST_PORT_IN_PEEK - Testport peek register
 ***************************************************************************/
/* SUN_TOP_CTRL :: TEST_PORT_IN_PEEK :: test_port_in_peek_value [31:00] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_IN_PEEK_test_port_in_peek_value_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_TEST_PORT_IN_PEEK_test_port_in_peek_value_SHIFT 0

/***************************************************************************
 *TEST_PORT_IN_POKE - Testport poke register
 ***************************************************************************/
/* SUN_TOP_CTRL :: TEST_PORT_IN_POKE :: test_port_in_poke_value [31:00] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_IN_POKE_test_port_in_poke_value_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_TEST_PORT_IN_POKE_test_port_in_poke_value_SHIFT 0

/***************************************************************************
 *EJTAG_INPUT_EN - EJTAG input bus enables
 ***************************************************************************/
/* SUN_TOP_CTRL :: EJTAG_INPUT_EN :: reserved0 [31:05] */
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_reserved0_MASK            0xffffffe0
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_reserved0_SHIFT           5

/* SUN_TOP_CTRL :: EJTAG_INPUT_EN :: ejtag_input_enable [04:00] */
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_MASK   0x0000001f
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_SHIFT  0
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_DO_NOT_USE_CPU_ONE_HOT 1
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_MAIN_MIPS0_CPU_ONE_HOT 2
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_SPARE_CPU_ONE_HOT 4
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_AUDIO_ZSP0_CPU_ONE_HOT 8
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_AUDIO_ZSP1_CPU_ONE_HOT 16

/***************************************************************************
 *EJTAG_OUTPUT_SEL - EJTAG output select
 ***************************************************************************/
/* SUN_TOP_CTRL :: EJTAG_OUTPUT_SEL :: reserved0 [31:04] */
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_reserved0_MASK          0xfffffff0
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_reserved0_SHIFT         4

/* SUN_TOP_CTRL :: EJTAG_OUTPUT_SEL :: ejtag_output_sel [03:00] */
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_MASK   0x0000000f
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_SHIFT  0
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_DO_NOT_USE_CPU 0
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_MAIN_MIPS0_CPU 1
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_SPARE_CPU 2
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_AUDIO_ZSP0_CPU 3
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_AUDIO_ZSP1_CPU 4

/***************************************************************************
 *UART_ROUTER_SEL - UART Router select
 ***************************************************************************/
/* SUN_TOP_CTRL :: UART_ROUTER_SEL :: port_7_cpu_sel [31:28] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_7_cpu_sel_MASK      0xf0000000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_7_cpu_sel_SHIFT     28

/* SUN_TOP_CTRL :: UART_ROUTER_SEL :: port_6_cpu_sel [27:24] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_6_cpu_sel_MASK      0x0f000000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_6_cpu_sel_SHIFT     24

/* SUN_TOP_CTRL :: UART_ROUTER_SEL :: port_5_cpu_sel [23:20] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_5_cpu_sel_MASK      0x00f00000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_5_cpu_sel_SHIFT     20

/* SUN_TOP_CTRL :: UART_ROUTER_SEL :: port_4_cpu_sel [19:16] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_4_cpu_sel_MASK      0x000f0000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_4_cpu_sel_SHIFT     16

/* SUN_TOP_CTRL :: UART_ROUTER_SEL :: port_3_cpu_sel [15:12] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_MASK      0x0000f000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_SHIFT     12
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_NO_CPU    0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_AUDIO_ZSP0 1
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_AUDIO_ZSP1 2
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_AVD0_OL   3
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_AVD0_IL   4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_05 5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_06 6
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_07 7
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_08 8
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_09 9
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_10 10
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_11 11
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_12 12
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_13 13
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_14 14
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_15 15

/* SUN_TOP_CTRL :: UART_ROUTER_SEL :: port_2_cpu_sel [11:08] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_MASK      0x00000f00
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_SHIFT     8
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_NO_CPU    0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_AUDIO_ZSP0 1
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_AUDIO_ZSP1 2
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_AVD0_OL   3
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_AVD0_IL   4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_05 5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_06 6
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_07 7
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_08 8
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_09 9
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_10 10
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_11 11
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_12 12
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_13 13
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_14 14
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_15 15

/* SUN_TOP_CTRL :: UART_ROUTER_SEL :: port_1_cpu_sel [07:04] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_MASK      0x000000f0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_SHIFT     4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_NO_CPU    0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_AUDIO_ZSP0 1
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_AUDIO_ZSP1 2
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_AVD0_OL   3
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_AVD0_IL   4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_05 5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_06 6
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_07 7
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_08 8
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_09 9
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_10 10
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_11 11
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_12 12
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_13 13
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_14 14
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_15 15

/* SUN_TOP_CTRL :: UART_ROUTER_SEL :: port_0_cpu_sel [03:00] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_MASK      0x0000000f
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_SHIFT     0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_NO_CPU    0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_AUDIO_ZSP0 1
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_AUDIO_ZSP1 2
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_AVD0_OL   3
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_AVD0_IL   4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_05 5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_06 6
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_07 7
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_08 8
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_09 9
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_10 10
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_11 11
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_12 12
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_13 13
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_14 14
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_15 15

/***************************************************************************
 *SSP_CONFIG - Serial Slave Port configuration register
 ***************************************************************************/
/* SUN_TOP_CTRL :: SSP_CONFIG :: reserved0 [31:11] */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_reserved0_MASK                0xfffff800
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_reserved0_SHIFT               11

/* SUN_TOP_CTRL :: SSP_CONFIG :: serial_adr_cfg [10:07] */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_serial_adr_cfg_MASK           0x00000780
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_serial_adr_cfg_SHIFT          7

/* SUN_TOP_CTRL :: SSP_CONFIG :: probe_mux_sel [06:03] */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_probe_mux_sel_MASK            0x00000078
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_probe_mux_sel_SHIFT           3

/* SUN_TOP_CTRL :: SSP_CONFIG :: dly_disable [02:02] */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_dly_disable_MASK              0x00000004
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_dly_disable_SHIFT             2

/* SUN_TOP_CTRL :: SSP_CONFIG :: spi_mode [01:01] */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_spi_mode_MASK                 0x00000002
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_spi_mode_SHIFT                1

/* SUN_TOP_CTRL :: SSP_CONFIG :: ssp_module_enable [00:00] */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_ssp_module_enable_MASK        0x00000001
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_ssp_module_enable_SHIFT       0

/***************************************************************************
 *SERS_REV - SERS Revision Register
 ***************************************************************************/
/* SUN_TOP_CTRL :: SERS_REV :: reserved0 [31:16] */
#define BCHP_SUN_TOP_CTRL_SERS_REV_reserved0_MASK                  0xffff0000
#define BCHP_SUN_TOP_CTRL_SERS_REV_reserved0_SHIFT                 16

/* SUN_TOP_CTRL :: SERS_REV :: reserved_for_eco1 [15:08] */
#define BCHP_SUN_TOP_CTRL_SERS_REV_reserved_for_eco1_MASK          0x0000ff00
#define BCHP_SUN_TOP_CTRL_SERS_REV_reserved_for_eco1_SHIFT         8

/* SUN_TOP_CTRL :: SERS_REV :: BLOCK_SERS_REVISION [07:00] */
#define BCHP_SUN_TOP_CTRL_SERS_REV_BLOCK_SERS_REVISION_MASK        0x000000ff
#define BCHP_SUN_TOP_CTRL_SERS_REV_BLOCK_SERS_REVISION_SHIFT       0

/***************************************************************************
 *SERS_CFG - SERS Configuration Register
 ***************************************************************************/
/* SUN_TOP_CTRL :: SERS_CFG :: reserved_for_eco0 [31:29] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_reserved_for_eco0_MASK          0xe0000000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_reserved_for_eco0_SHIFT         29

/* SUN_TOP_CTRL :: SERS_CFG :: CMD_MODE [28:28] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_CMD_MODE_MASK                   0x10000000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_CMD_MODE_SHIFT                  28
#define BCHP_SUN_TOP_CTRL_SERS_CFG_CMD_MODE_mapped_buffer_mode     0
#define BCHP_SUN_TOP_CTRL_SERS_CFG_CMD_MODE_cmd_fifo_mode          1

/* SUN_TOP_CTRL :: SERS_CFG :: Little_Endian [27:27] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_Little_Endian_MASK              0x08000000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_Little_Endian_SHIFT             27

/* union - case mapped_buffer_mode [26:08] */
/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: W_PKT_OFFSET_4 [26:22] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_W_PKT_OFFSET_4_MASK 0x07c00000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_W_PKT_OFFSET_4_SHIFT 22

/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: W_PKT_OFFSET_3 [21:17] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_W_PKT_OFFSET_3_MASK 0x003e0000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_W_PKT_OFFSET_3_SHIFT 17

/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: W_PKT_OFFSET_2 [16:12] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_W_PKT_OFFSET_2_MASK 0x0001f000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_W_PKT_OFFSET_2_SHIFT 12

/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: DATA_CHG_IRQ_ONLY_4 [11:11] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_4_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_4_SHIFT 11

/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: DATA_CHG_IRQ_ONLY_3 [10:10] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_3_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_3_SHIFT 10

/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: DATA_CHG_IRQ_ONLY_2 [09:09] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_2_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_2_SHIFT 9

/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: DATA_CHG_IRQ_ONLY_1 [08:08] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_1_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_1_SHIFT 8

/* union - case cmd_fifo_mode [26:08] */
/* SUN_TOP_CTRL :: SERS_CFG :: cmd_fifo_mode :: CMD_W_PTR [26:22] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_CMD_W_PTR_MASK    0x07c00000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_CMD_W_PTR_SHIFT   22

/* SUN_TOP_CTRL :: SERS_CFG :: cmd_fifo_mode :: CMD_R_PTR [21:17] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_CMD_R_PTR_MASK    0x003e0000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_CMD_R_PTR_SHIFT   17

/* SUN_TOP_CTRL :: SERS_CFG :: cmd_fifo_mode :: FIFO_THRESHOLD [16:12] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_FIFO_THRESHOLD_MASK 0x0001f000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_FIFO_THRESHOLD_SHIFT 12

/* SUN_TOP_CTRL :: SERS_CFG :: cmd_fifo_mode :: reserved0 [11:10] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_reserved0_MASK    0x00000c00
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_reserved0_SHIFT   10

/* SUN_TOP_CTRL :: SERS_CFG :: cmd_fifo_mode :: CMD_FIFO_OV [09:09] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_CMD_FIFO_OV_MASK  0x00000200
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_CMD_FIFO_OV_SHIFT 9

/* SUN_TOP_CTRL :: SERS_CFG :: cmd_fifo_mode :: DROP_CMDS [08:08] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_DROP_CMDS_MASK    0x00000100
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_DROP_CMDS_SHIFT   8

/* SUN_TOP_CTRL :: SERS_CFG :: SER_ADR [07:01] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_SER_ADR_MASK                    0x000000fe
#define BCHP_SUN_TOP_CTRL_SERS_CFG_SER_ADR_SHIFT                   1

/* SUN_TOP_CTRL :: SERS_CFG :: SOFT_SER_ADR [00:00] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_SOFT_SER_ADR_MASK               0x00000001
#define BCHP_SUN_TOP_CTRL_SERS_CFG_SOFT_SER_ADR_SHIFT              0

/***************************************************************************
 *SERS_CMD_BUF_%i - Host Serial Write Command Buffer
 ***************************************************************************/
#define BCHP_SUN_TOP_CTRL_SERS_CMD_BUF_i_ARRAY_BASE                0x00404328
#define BCHP_SUN_TOP_CTRL_SERS_CMD_BUF_i_ARRAY_START               0
#define BCHP_SUN_TOP_CTRL_SERS_CMD_BUF_i_ARRAY_END                 7
#define BCHP_SUN_TOP_CTRL_SERS_CMD_BUF_i_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *SERS_CMD_BUF_%i - Host Serial Write Command Buffer
 ***************************************************************************/
/* SUN_TOP_CTRL :: SERS_CMD_BUF_i :: SERS_CMD_BUF [31:00] */
#define BCHP_SUN_TOP_CTRL_SERS_CMD_BUF_i_SERS_CMD_BUF_MASK         0xffffffff
#define BCHP_SUN_TOP_CTRL_SERS_CMD_BUF_i_SERS_CMD_BUF_SHIFT        0


/***************************************************************************
 *SERS_STAT_BUF_%i - Host Serial Read Status Buffer
 ***************************************************************************/
#define BCHP_SUN_TOP_CTRL_SERS_STAT_BUF_i_ARRAY_BASE               0x00404348
#define BCHP_SUN_TOP_CTRL_SERS_STAT_BUF_i_ARRAY_START              0
#define BCHP_SUN_TOP_CTRL_SERS_STAT_BUF_i_ARRAY_END                1
#define BCHP_SUN_TOP_CTRL_SERS_STAT_BUF_i_ARRAY_ELEMENT_SIZE       32

/***************************************************************************
 *SERS_STAT_BUF_%i - Host Serial Read Status Buffer
 ***************************************************************************/
/* SUN_TOP_CTRL :: SERS_STAT_BUF_i :: SERS_STAT_BUF [31:00] */
#define BCHP_SUN_TOP_CTRL_SERS_STAT_BUF_i_SERS_STAT_BUF_MASK       0xffffffff
#define BCHP_SUN_TOP_CTRL_SERS_STAT_BUF_i_SERS_STAT_BUF_SHIFT      0


/***************************************************************************
 *SPARE_CTRL - Spare control bits reserved for future use
 ***************************************************************************/
/* SUN_TOP_CTRL :: SPARE_CTRL :: strap_use_defaults_unused [31:31] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_strap_use_defaults_unused_MASK 0x80000000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_strap_use_defaults_unused_SHIFT 31

/* SUN_TOP_CTRL :: SPARE_CTRL :: strap_reset_outb_def_val_unused [30:30] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_strap_reset_outb_def_val_unused_MASK 0x40000000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_strap_reset_outb_def_val_unused_SHIFT 30

/* SUN_TOP_CTRL :: SPARE_CTRL :: strap_test_debug_en [29:28] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_strap_test_debug_en_MASK      0x30000000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_strap_test_debug_en_SHIFT     28

/* SUN_TOP_CTRL :: SPARE_CTRL :: reserved0 [27:27] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_reserved0_MASK                0x08000000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_reserved0_SHIFT               27

/* SUN_TOP_CTRL :: SPARE_CTRL :: strap_sel_33_27_mhz_clock [26:26] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_strap_sel_33_27_mhz_clock_MASK 0x04000000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_strap_sel_33_27_mhz_clock_SHIFT 26

/* SUN_TOP_CTRL :: SPARE_CTRL :: reserved1 [25:25] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_reserved1_MASK                0x02000000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_reserved1_SHIFT               25

/* SUN_TOP_CTRL :: SPARE_CTRL :: strap_xtal_sel [24:24] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_strap_xtal_sel_MASK           0x01000000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_strap_xtal_sel_SHIFT          24

/* SUN_TOP_CTRL :: SPARE_CTRL :: strap_xtal_adj [23:20] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_strap_xtal_adj_MASK           0x00f00000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_strap_xtal_adj_SHIFT          20

/* SUN_TOP_CTRL :: SPARE_CTRL :: strap_ebi_rom_size_unused [19:18] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_strap_ebi_rom_size_unused_MASK 0x000c0000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_strap_ebi_rom_size_unused_SHIFT 18

/* SUN_TOP_CTRL :: SPARE_CTRL :: strap_ebi_invert_addr [17:17] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_strap_ebi_invert_addr_MASK    0x00020000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_strap_ebi_invert_addr_SHIFT   17

/* SUN_TOP_CTRL :: SPARE_CTRL :: reserved2 [16:15] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_reserved2_MASK                0x00018000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_reserved2_SHIFT               15

/* SUN_TOP_CTRL :: SPARE_CTRL :: strap_pci_ext_arb [14:14] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_strap_pci_ext_arb_MASK        0x00004000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_strap_pci_ext_arb_SHIFT       14

/* SUN_TOP_CTRL :: SPARE_CTRL :: strap_flash_width_unused [13:13] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_strap_flash_width_unused_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_strap_flash_width_unused_SHIFT 13

/* SUN_TOP_CTRL :: SPARE_CTRL :: strap_system_big_endian_unused [12:12] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_strap_system_big_endian_unused_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_strap_system_big_endian_unused_SHIFT 12

/* SUN_TOP_CTRL :: SPARE_CTRL :: strap_ebi_cs_swap [11:11] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_strap_ebi_cs_swap_MASK        0x00000800
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_strap_ebi_cs_swap_SHIFT       11

/* SUN_TOP_CTRL :: SPARE_CTRL :: strap_nand_flash_unused [10:10] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_strap_nand_flash_unused_MASK  0x00000400
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_strap_nand_flash_unused_SHIFT 10

/* SUN_TOP_CTRL :: SPARE_CTRL :: strap_spi_slave_enable [09:09] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_strap_spi_slave_enable_MASK   0x00000200
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_strap_spi_slave_enable_SHIFT  9

/* SUN_TOP_CTRL :: SPARE_CTRL :: strap_pci_memwin_size [08:07] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_strap_pci_memwin_size_MASK    0x00000180
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_strap_pci_memwin_size_SHIFT   7

/* SUN_TOP_CTRL :: SPARE_CTRL :: strap_pci_memwin2_en [06:06] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_strap_pci_memwin2_en_MASK     0x00000040
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_strap_pci_memwin2_en_SHIFT    6

/* SUN_TOP_CTRL :: SPARE_CTRL :: strap_pci_memwin1_en [05:05] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_strap_pci_memwin1_en_MASK     0x00000020
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_strap_pci_memwin1_en_SHIFT    5

/* SUN_TOP_CTRL :: SPARE_CTRL :: strap_pci_client [04:04] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_strap_pci_client_MASK         0x00000010
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_strap_pci_client_SHIFT        4

/* SUN_TOP_CTRL :: SPARE_CTRL :: reserved3 [03:01] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_reserved3_MASK                0x0000000e
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_reserved3_SHIFT               1

/* SUN_TOP_CTRL :: SPARE_CTRL :: strap_reset_ext_mode [00:00] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_strap_reset_ext_mode_MASK     0x00000001
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_strap_reset_ext_mode_SHIFT    0

/***************************************************************************
 *RO_TEST_BLOCK_SEL - Block select for RO testmode
 ***************************************************************************/
/* SUN_TOP_CTRL :: RO_TEST_BLOCK_SEL :: reserved0 [31:05] */
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_reserved0_MASK         0xffffffe0
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_reserved0_SHIFT        5

/* SUN_TOP_CTRL :: RO_TEST_BLOCK_SEL :: ro_test_sub_block_select [04:03] */
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_select_MASK 0x00000018
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_select_SHIFT 3

/* SUN_TOP_CTRL :: RO_TEST_BLOCK_SEL :: ro_test_block_select [02:00] */
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_MASK 0x00000007
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_SHIFT 0
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_DO_NOT_USE_RO_TEST_ID 0
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_SUN_RO_TEST_ID 1
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_DDR1_IF_RO_TEST_ID 2
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_CLK_GEN_RO_TEST_ID 3
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_XPT_RO_TEST_ID 4
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_BVNM_RO_TEST_ID 5
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_USB_RO_TEST_ID 6
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_DDR0_IF_RO_TEST_ID 7

/***************************************************************************
 *SS_TMODE_CTRL - Simultaneous switching testmode control
 ***************************************************************************/
/* SUN_TOP_CTRL :: SS_TMODE_CTRL :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_reserved0_MASK             0xfffffffe
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_reserved0_SHIFT            1

/* SUN_TOP_CTRL :: SS_TMODE_CTRL :: reserved_ss_tmode_en [00:00] */
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_reserved_ss_tmode_en_MASK  0x00000001
#define BCHP_SUN_TOP_CTRL_SS_TMODE_CTRL_reserved_ss_tmode_en_SHIFT 0

/***************************************************************************
 *TEST_MODE - Testmode register
 ***************************************************************************/
/* SUN_TOP_CTRL :: TEST_MODE :: reserved0 [31:24] */
#define BCHP_SUN_TOP_CTRL_TEST_MODE_reserved0_MASK                 0xff000000
#define BCHP_SUN_TOP_CTRL_TEST_MODE_reserved0_SHIFT                24

/* SUN_TOP_CTRL :: TEST_MODE :: live_test_mode [23:20] */
#define BCHP_SUN_TOP_CTRL_TEST_MODE_live_test_mode_MASK            0x00f00000
#define BCHP_SUN_TOP_CTRL_TEST_MODE_live_test_mode_SHIFT           20

/* SUN_TOP_CTRL :: TEST_MODE :: latched_test_mode [19:16] */
#define BCHP_SUN_TOP_CTRL_TEST_MODE_latched_test_mode_MASK         0x000f0000
#define BCHP_SUN_TOP_CTRL_TEST_MODE_latched_test_mode_SHIFT        16

/* SUN_TOP_CTRL :: TEST_MODE :: reserved1 [15:12] */
#define BCHP_SUN_TOP_CTRL_TEST_MODE_reserved1_MASK                 0x0000f000
#define BCHP_SUN_TOP_CTRL_TEST_MODE_reserved1_SHIFT                12

/* SUN_TOP_CTRL :: TEST_MODE :: test_mode_register [11:08] */
#define BCHP_SUN_TOP_CTRL_TEST_MODE_test_mode_register_MASK        0x00000f00
#define BCHP_SUN_TOP_CTRL_TEST_MODE_test_mode_register_SHIFT       8

/* SUN_TOP_CTRL :: TEST_MODE :: test_mode_tap [07:04] */
#define BCHP_SUN_TOP_CTRL_TEST_MODE_test_mode_tap_MASK             0x000000f0
#define BCHP_SUN_TOP_CTRL_TEST_MODE_test_mode_tap_SHIFT            4

/* SUN_TOP_CTRL :: TEST_MODE :: test_mode_pins [03:00] */
#define BCHP_SUN_TOP_CTRL_TEST_MODE_test_mode_pins_MASK            0x0000000f
#define BCHP_SUN_TOP_CTRL_TEST_MODE_test_mode_pins_SHIFT           0

#endif /* #ifndef BCHP_SUN_TOP_CTRL_H__ */

/* End of File */
