Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2ae5ec888dbe4c42b013eebfedd7731a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_o_generic_sr_behav xil_defaultlib.tb_o_generic_sr -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture o_generic_sr_arc of entity xil_defaultlib.o_generic_sr [o_generic_sr_default]
Compiling architecture tb of entity xil_defaultlib.tb_o_generic_sr
Built simulation snapshot tb_o_generic_sr_behav
