INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_cdc_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module xpm_cdc_handshake
INFO: [VRFC 10-311] analyzing module xpm_cdc_pulse
INFO: [VRFC 10-311] analyzing module xpm_cdc_array_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module xpm_cdc_async_rst
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/fixed_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/fixed_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/mult_accumulator_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_accumulator_fixed
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/ram_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/exp_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exp_fixed
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/emb_bwd_grad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emb_bwd_grad
INFO: [VRFC 10-2458] undeclared symbol rst_n_counter_word_q, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/emb_bwd_grad.v:195]
INFO: [VRFC 10-2458] undeclared symbol en_counter_word_q, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/emb_bwd_grad.v:200]
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/fully_connected.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fully_connected
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/weighted_sum_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weighted_sum_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/w_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network_emb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_network_emb
INFO: [VRFC 10-2458] undeclared symbol _done_init_w, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network_emb.v:318]
INFO: [VRFC 10-2458] undeclared symbol done_addr_w_in, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network_emb.v:1128]
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network_bwd_path_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_network_bwd_path_controller
WARNING: [VRFC 10-756] identifier _rst_n_b_counter is used before its declaration [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network_bwd_path_controller.v:133]
WARNING: [VRFC 10-756] identifier en_b_counter is used before its declaration [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network_bwd_path_controller.v:134]
WARNING: [VRFC 10-756] identifier count_b_counter is used before its declaration [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network_bwd_path_controller.v:216]
WARNING: [VRFC 10-756] identifier en_b_counter is used before its declaration [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network_bwd_path_controller.v:228]
WARNING: [VRFC 10-756] identifier _rst_n_b_counter is used before its declaration [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network_bwd_path_controller.v:253]
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/attention_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attention_memory
INFO: [VRFC 10-2458] undeclared symbol underflow_acdu_exp, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/attention_memory.v:2068]
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/cross_entropy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cross_entropy
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/fully_connected_w_soft_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fully_connected_w_soft_max
INFO: [VRFC 10-2458] undeclared symbol div_din_ready, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/fully_connected_w_soft_max.v:2316]
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network_fwd_path_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_network_fwd_path_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_network
INFO: [VRFC 10-2458] undeclared symbol _en, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network.v:644]
INFO: [VRFC 10-2458] undeclared symbol rst_n_addr_mem, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network.v:666]
INFO: [VRFC 10-2458] undeclared symbol _done_bwd_path_emb_a, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network.v:2075]
INFO: [VRFC 10-2458] undeclared symbol _done_bwd_path_emb_c, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network.v:2118]
WARNING: [VRFC 10-756] identifier done_bwd_path_emb_a is used before its declaration [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network.v:378]
WARNING: [VRFC 10-756] identifier done_bwd_path_emb_a is used before its declaration [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network.v:381]
WARNING: [VRFC 10-756] identifier done_bwd_path_w_up_emb_a is used before its declaration [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network.v:384]
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/io_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/w_init_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_init_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/fifo_io_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_io_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_network_controller
INFO: [VRFC 10-2458] undeclared symbol done_count_rst_n_memn2n, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network_controller.v:389]
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/imports/new/global_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module global_controller
INFO: [VRFC 10-2458] undeclared symbol done_count_rst_n_memn2n, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/imports/new/global_controller.v:293]
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v" into library fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_vlog_beh
INFO: [VRFC 10-2458] undeclared symbol wr_eop_ad, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1321]
INFO: [VRFC 10-2458] undeclared symbol rd_eop_ad, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1322]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_axis, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1561]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_axis, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1562]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wach, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2087]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wach, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2088]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wdch, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2307]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wdch, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2308]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wrch, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2474]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wrch, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2475]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_rach, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2854]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rach, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2855]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_rdch, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:3087]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rdch, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:3088]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_CONV_VER
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_sync_stage
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_as
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_beh_ver_ll_afifo
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_ss
INFO: [VRFC 10-2458] undeclared symbol srst_wrst_busy, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:7752]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_preload0
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_axic_reg_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.v" into library fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1
INFO: [VRFC 10-2458] undeclared symbol sleep_i, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.v:519]
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ip/fifo_host_to_fpga_8x512/sim/fifo_host_to_fpga_8x512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_host_to_fpga_8x512
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ip/fifo_host_to_fpga_16x1024/sim/fifo_host_to_fpga_16x1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_host_to_fpga_16x1024
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.ip_user_files/ip/fifo_fpga_to_host_16x1024/sim/fifo_fpga_to_host_16x1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_fpga_to_host_16x1024
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_network_top
INFO: [VRFC 10-2458] undeclared symbol done_memn2n, assumed default net type wire [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/sources_1/new/memory_network_top.v:302]
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/tb_MemN2N/imports/new/tb_memory_network.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_memory_network
WARNING: [VRFC 10-607] empty loop variable assignment statement violates IEEE 1800 syntax [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/tb_MemN2N/imports/new/tb_memory_network.v:1183]
WARNING: [VRFC 10-607] empty loop variable assignment statement violates IEEE 1800 syntax [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/tb_MemN2N/imports/new/tb_memory_network.v:1235]
WARNING: [VRFC 10-607] empty loop variable assignment statement violates IEEE 1800 syntax [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/tb_MemN2N/imports/new/tb_memory_network.v:1286]
WARNING: [VRFC 10-607] empty loop variable assignment statement violates IEEE 1800 syntax [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/tb_MemN2N/imports/new/tb_memory_network.v:1341]
WARNING: [VRFC 10-607] empty loop variable assignment statement violates IEEE 1800 syntax [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/tb_MemN2N/imports/new/tb_memory_network.v:1394]
WARNING: [VRFC 10-756] identifier ind_emb_a is used before its declaration [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/tb_MemN2N/imports/new/tb_memory_network.v:454]
WARNING: [VRFC 10-756] identifier ind_emb_a is used before its declaration [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/tb_MemN2N/imports/new/tb_memory_network.v:465]
WARNING: [VRFC 10-756] identifier ind_emb_a is used before its declaration [/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.srcs/tb_MemN2N/imports/new/tb_memory_network.v:474]
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/external/sspark/Papers/2019_DATE_MANN_FPGA_git/MANN-FPGA/MemN2N.sim/tb_MemN2N/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
