set_min_delay 30 -from core_clock -rise_from clk* -rise_through * -fall_to port2 -probe -reset_path
