

================================================================
== Vivado HLS Report for 'k2c_dense_1'
================================================================
* Date:           Wed Apr 24 12:33:01 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Group_5
* Solution:       Resource_optimized
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.609|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+------+--------+------+--------+---------+
        |                                |                     |    Latency    |    Interval   | Pipeline|
        |            Instance            |        Module       |  min |   max  |  min |   max  |   Type  |
        +--------------------------------+---------------------+------+--------+------+--------+---------+
        |grp_k2c_dot_2_fu_191            |k2c_dot_2            |     ?|       ?|     ?|       ?|   none  |
        |grp_k2c_affine_matmul_2_fu_215  |k2c_affine_matmul_2  |  3507|  112193|  3507|  112193|   none  |
        +--------------------------------+---------------------+------+--------+------+--------+---------+

        * Loop: 
        +-------------+-----+------+----------+-----------+-----------+----------+----------+
        |             |   Latency  | Iteration|  Initiation Interval  |   Trip   |          |
        |  Loop Name  | min |  max |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------+-----+------+----------+-----------+-----------+----------+----------+
        |- Loop 1     |   32|  1024|         2|          -|          -| 16 ~ 512 |    no    |
        |- Loop 2     |    ?|     ?|         ?|          -|          -|         ?|    no    |
        | + Loop 2.1  |    ?|     ?|         7|          -|          -|         ?|    no    |
        |- Loop 3     |    ?|     ?|         2|          -|          -|         ?|    no    |
        +-------------+-----+------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     557|
|FIFO             |        -|      -|       -|       -|
|Instance         |        7|     65|   10869|    9699|
|Memory           |        1|      -|      64|       8|
|Multiplexer      |        -|      -|       -|     313|
|Register         |        -|      -|     471|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        8|     65|   11404|   10577|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        1|      8|       4|       8|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------+---------+-------+------+------+
    |            Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------------------+----------------------+---------+-------+------+------+
    |grp_k2c_affine_matmul_2_fu_215  |k2c_affine_matmul_2   |        0|      8|   903|  1345|
    |grp_k2c_dot_2_fu_191            |k2c_dot_2             |        7|     55|  9695|  8084|
    |sample_fadd_32ns_hbi_U132       |sample_fadd_32ns_hbi  |        0|      2|   205|   203|
    |sample_fcmp_32ns_pcA_U133       |sample_fcmp_32ns_pcA  |        0|      0|    66|    67|
    +--------------------------------+----------------------+---------+-------+------+------+
    |Total                           |                      |        7|     65| 10869|  9699|
    +--------------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |dense_15_kernel_arra_U  |k2c_dense_1_denseIfE  |        1|   0|   0|   512|   32|     1|        16384|
    |dense_15_bias_array_U   |k2c_dense_1_denseJfO  |        0|  64|   8|    16|   32|     1|          512|
    +------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total                   |                      |        1|  64|   8|   528|   64|     2|        16896|
    +------------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |i_31_fu_322_p2              |     +    |      0|  0|  71|           5|          64|
    |i_33_fu_401_p2              |     +    |      0|  0|  17|          10|           1|
    |i_34_fu_332_p2              |     +    |      0|  0|  71|          64|           1|
    |j_fu_301_p2                 |     +    |      0|  0|  71|           1|          64|
    |sum_i_fu_311_p2             |     +    |      0|  0|  15|           6|           6|
    |tmp_16_fu_246_p2            |     +    |      0|  0|  71|          64|           2|
    |tmp_20_fu_443_p2            |    and   |      0|  0|   2|           1|           1|
    |tmp_24_fu_374_p2            |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_396_p2         |   icmp   |      0|  0|  13|          11|          11|
    |exitcond4_fu_327_p2         |   icmp   |      0|  0|  29|          64|          64|
    |exitcond_i_fu_296_p2        |   icmp   |      0|  0|  29|          64|           5|
    |icmp_fu_268_p2              |   icmp   |      0|  0|  29|          63|           1|
    |notlhs3_fu_425_p2           |   icmp   |      0|  0|  11|           8|           2|
    |notlhs_fu_356_p2            |   icmp   |      0|  0|  11|           8|           2|
    |notrhs4_fu_431_p2           |   icmp   |      0|  0|  18|          23|           1|
    |notrhs_fu_362_p2            |   icmp   |      0|  0|  18|          23|           1|
    |tmp_fu_240_p2               |   icmp   |      0|  0|  29|          64|           2|
    |tmp_i_fu_287_p2             |   icmp   |      0|  0|  29|          64|          64|
    |tmp_18_fu_437_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp_22_fu_368_p2            |    or    |      0|  0|   2|           1|           1|
    |p_s_fu_274_p3               |  select  |      0|  0|   7|           1|           7|
    |tmp_19_cast_cast_fu_380_p3  |  select  |      0|  0|  10|           1|          10|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 557|         548|         312|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  65|         16|    1|         16|
    |dense_14_output_arra_address0  |  15|          3|    5|         15|
    |dense_14_output_arra_ce0       |  15|          3|    1|          3|
    |dense_14_output_arra_ce1       |   9|          2|    1|          2|
    |dense_15_bias_array_address0   |  15|          3|    4|         12|
    |dense_15_bias_array_ce0        |  15|          3|    1|          3|
    |dense_15_kernel_arra_address0  |  15|          3|    9|         27|
    |dense_15_kernel_arra_ce0       |   9|          2|    1|          2|
    |dense_15_kernel_arra_ce1       |   9|          2|    1|          2|
    |dense_15_output_arra_address0  |  41|          8|    4|         32|
    |dense_15_output_arra_ce0       |  21|          4|    1|          4|
    |dense_15_output_arra_d0        |  27|          5|   32|        160|
    |dense_15_output_arra_we0       |  21|          4|    1|          4|
    |i_2_reg_168                    |   9|          2|   64|        128|
    |i_i_reg_144                    |   9|          2|   64|        128|
    |i_reg_180                      |   9|          2|   10|         20|
    |j_i_reg_156                    |   9|          2|   64|        128|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 313|         66|  264|        686|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |  15|   0|   15|          0|
    |dense_15_bias_array_1_reg_526                |  32|   0|   32|          0|
    |dense_15_bias_numel                          |   0|   0|   64|         64|
    |dense_15_kernel_nume                         |   0|   0|   64|         64|
    |dense_15_output_arra_1_reg_565               |   4|   0|    4|          0|
    |dense_15_output_arra_4_reg_516               |   4|   0|    4|          0|
    |dense_15_output_arra_6_reg_544               |   4|   0|    4|          0|
    |grp_k2c_affine_matmul_2_fu_215_ap_start_reg  |   1|   0|    1|          0|
    |grp_k2c_dot_2_fu_191_ap_start_reg            |   1|   0|    1|          0|
    |i_2_reg_168                                  |  64|   0|   64|          0|
    |i_33_reg_560                                 |  10|   0|   10|          0|
    |i_34_reg_539                                 |  64|   0|   64|          0|
    |i_i_reg_144                                  |  64|   0|   64|          0|
    |i_reg_180                                    |  10|   0|   10|          0|
    |icmp_reg_484                                 |   1|   0|    1|          0|
    |j_i_reg_156                                  |  64|   0|   64|          0|
    |j_reg_506                                    |  64|   0|   64|          0|
    |p_s_reg_489                                  |   2|   0|    6|          4|
    |tmp_16_reg_474                               |  64|   0|   64|          0|
    |tmp_19_cast_cast_reg_552                     |   2|   0|   11|          9|
    |tmp_reg_470                                  |   1|   0|    1|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 471|   0|  612|        141|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |      k2c_dense.1     | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |      k2c_dense.1     | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |      k2c_dense.1     | return value |
|ap_done                        | out |    1| ap_ctrl_hs |      k2c_dense.1     | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |      k2c_dense.1     | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |      k2c_dense.1     | return value |
|output_numel_read              |  in |   64|   ap_none  |   output_numel_read  |    scalar    |
|input_dim                      |  in |   64|   ap_none  |       input_dim      |    scalar    |
|input_numel_read               |  in |   64|   ap_none  |   input_numel_read   |    scalar    |
|kernel_dim                     |  in |   64|   ap_none  |      kernel_dim      |    scalar    |
|dense_15_output_arra_address0  | out |    4|  ap_memory | dense_15_output_arra |     array    |
|dense_15_output_arra_ce0       | out |    1|  ap_memory | dense_15_output_arra |     array    |
|dense_15_output_arra_we0       | out |    1|  ap_memory | dense_15_output_arra |     array    |
|dense_15_output_arra_d0        | out |   32|  ap_memory | dense_15_output_arra |     array    |
|dense_15_output_arra_q0        |  in |   32|  ap_memory | dense_15_output_arra |     array    |
|dense_14_output_arra_address0  | out |    5|  ap_memory | dense_14_output_arra |     array    |
|dense_14_output_arra_ce0       | out |    1|  ap_memory | dense_14_output_arra |     array    |
|dense_14_output_arra_q0        |  in |   32|  ap_memory | dense_14_output_arra |     array    |
|dense_14_output_arra_address1  | out |    5|  ap_memory | dense_14_output_arra |     array    |
|dense_14_output_arra_ce1       | out |    1|  ap_memory | dense_14_output_arra |     array    |
|dense_14_output_arra_q1        |  in |   32|  ap_memory | dense_14_output_arra |     array    |
+-------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!tmp)
	13  / (tmp)
2 --> 
	3  / true
3 --> 
	4  / (tmp_i)
	11  / (!tmp_i)
4 --> 
	5  / (!exitcond_i)
	3  / (exitcond_i)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	4  / true
11 --> 
	12  / (!tmp & !exitcond4)
12 --> 
	11  / true
13 --> 
	14  / true
14 --> 
	15  / (!exitcond1)
	11  / (exitcond1)
15 --> 
	14  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.99>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%kernel_dim_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %kernel_dim)"   --->   Operation 16 'read' 'kernel_dim_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input_numel_read_3 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_numel_read)"   --->   Operation 17 'read' 'input_numel_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_dim_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_dim)"   --->   Operation 18 'read' 'input_dim_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%output_numel_read_3 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %output_numel_read)"   --->   Operation 19 'read' 'output_numel_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.34ns)   --->   "%tmp = icmp ult i64 %input_dim_read, 3" [Group_5/sample.c:1985]   --->   Operation 20 'icmp' 'tmp' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %tmp, label %._crit_edge, label %3" [Group_5/sample.c:1985]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.99ns)   --->   "%tmp_16 = add i64 %input_dim_read, -1" [Group_5/sample.c:2014]   --->   Operation 22 'add' 'tmp_16' <Predicate = (!tmp)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%dense_15_kernel_nume_1 = load i64* @dense_15_kernel_nume, align 8" [Group_5/sample.c:2020]   --->   Operation 23 'load' 'dense_15_kernel_nume_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (0.00ns)   --->   "call fastcc void @k2c_dot.2([16 x float]* @dense_15_output_arra, [32 x float]* @dense_14_output_arra, i64 %input_dim_read, i64 %input_numel_read_3, i64 %kernel_dim_read, i64 %dense_15_kernel_nume_1, i64 %tmp_16)" [Group_5/sample.c:2020]   --->   Operation 24 'call' <Predicate = (!tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_61 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %input_dim_read, i32 1, i32 63)" [Group_5/sample.c:1987]   --->   Operation 25 'partselect' 'tmp_61' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.34ns)   --->   "%icmp = icmp ne i63 %tmp_61, 0" [Group_5/sample.c:1987]   --->   Operation 26 'icmp' 'icmp' <Predicate = (tmp)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.58ns)   --->   "%p_s = select i1 %icmp, i6 -32, i6 1" [Group_5/sample.c:1987]   --->   Operation 27 'select' 'p_s' <Predicate = (tmp)> <Delay = 0.58> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [2/2] (0.00ns)   --->   "call fastcc void @k2c_affine_matmul.2([16 x float]* @dense_15_output_arra, [32 x float]* @dense_14_output_arra, [512 x float]* @dense_15_kernel_arra, [16 x float]* @dense_15_bias_array, i6 %p_s)" [Group_5/sample.c:1996]   --->   Operation 28 'call' <Predicate = (tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 29 [1/2] (0.00ns)   --->   "call fastcc void @k2c_dot.2([16 x float]* @dense_15_output_arra, [32 x float]* @dense_14_output_arra, i64 %input_dim_read, i64 %input_numel_read_3, i64 %kernel_dim_read, i64 %dense_15_kernel_nume_1, i64 %tmp_16)" [Group_5/sample.c:2020]   --->   Operation 29 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%dense_15_bias_numel_s = load i64* @dense_15_bias_numel, align 8" [Group_5/sample.c:2025]   --->   Operation 30 'load' 'dense_15_bias_numel_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.35ns)   --->   "br label %4" [Group_5/sample.c:1767->Group_5/sample.c:2025]   --->   Operation 31 'br' <Predicate = true> <Delay = 1.35>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%i_i = phi i64 [ 0, %3 ], [ %i_31, %6 ]"   --->   Operation 32 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (2.34ns)   --->   "%tmp_i = icmp ult i64 %i_i, %output_numel_read_3" [Group_5/sample.c:1767->Group_5/sample.c:2025]   --->   Operation 33 'icmp' 'tmp_i' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %.preheader.i.preheader, label %.preheader2.preheader" [Group_5/sample.c:1767->Group_5/sample.c:2025]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.35ns)   --->   "br label %.preheader.i" [Group_5/sample.c:1768->Group_5/sample.c:2025]   --->   Operation 35 'br' <Predicate = (tmp_i)> <Delay = 1.35>
ST_3 : Operation 36 [1/1] (1.35ns)   --->   "br label %.preheader2" [Group_5/sample.c:2029]   --->   Operation 36 'br' <Predicate = (!tmp_i)> <Delay = 1.35>

State 4 <SV = 3> <Delay = 2.99>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%j_i = phi i64 [ %j, %5 ], [ 0, %.preheader.i.preheader ]"   --->   Operation 37 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_63 = trunc i64 %j_i to i6" [Group_5/sample.c:1768->Group_5/sample.c:2025]   --->   Operation 38 'trunc' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (2.34ns)   --->   "%exitcond_i = icmp eq i64 %j_i, %dense_15_bias_numel_s" [Group_5/sample.c:1768->Group_5/sample.c:2025]   --->   Operation 39 'icmp' 'exitcond_i' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (2.99ns)   --->   "%j = add i64 1, %j_i" [Group_5/sample.c:1768->Group_5/sample.c:2025]   --->   Operation 40 'add' 'j' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %6, label %5" [Group_5/sample.c:1768->Group_5/sample.c:2025]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%dense_15_bias_array_s = getelementptr [16 x float]* @dense_15_bias_array, i64 0, i64 %j_i" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 42 'getelementptr' 'dense_15_bias_array_s' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 43 [2/2] (2.77ns)   --->   "%dense_15_bias_array_1 = load float* %dense_15_bias_array_s, align 4" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 43 'load' 'dense_15_bias_array_1' <Predicate = (!exitcond_i)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_64 = trunc i64 %i_i to i6" [Group_5/sample.c:1767->Group_5/sample.c:2025]   --->   Operation 44 'trunc' 'tmp_64' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.60ns)   --->   "%sum_i = add i6 %tmp_64, %tmp_63" [Group_5/sample.c:1767->Group_5/sample.c:2025]   --->   Operation 45 'add' 'sum_i' <Predicate = (!exitcond_i)> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%sum_i_cast = zext i6 %sum_i to i64" [Group_5/sample.c:1767->Group_5/sample.c:2025]   --->   Operation 46 'zext' 'sum_i_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%dense_15_output_arra_4 = getelementptr [16 x float]* @dense_15_output_arra, i64 0, i64 %sum_i_cast" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 47 'getelementptr' 'dense_15_output_arra_4' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (2.99ns)   --->   "%i_31 = add i64 %dense_15_bias_numel_s, %i_i" [Group_5/sample.c:1767->Group_5/sample.c:2025]   --->   Operation 48 'add' 'i_31' <Predicate = (exitcond_i)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "br label %4" [Group_5/sample.c:1767->Group_5/sample.c:2025]   --->   Operation 49 'br' <Predicate = (exitcond_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 50 [1/2] (2.77ns)   --->   "%dense_15_bias_array_1 = load float* %dense_15_bias_array_s, align 4" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 50 'load' 'dense_15_bias_array_1' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 51 [2/2] (1.75ns)   --->   "%dense_15_output_arra_5 = load float* %dense_15_output_arra_4, align 4" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 51 'load' 'dense_15_output_arra_5' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 6 <SV = 5> <Delay = 8.26>
ST_6 : Operation 52 [1/2] (1.75ns)   --->   "%dense_15_output_arra_5 = load float* %dense_15_output_arra_4, align 4" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 52 'load' 'dense_15_output_arra_5' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 53 [5/5] (6.51ns)   --->   "%tmp_i_15 = fadd float %dense_15_output_arra_5, %dense_15_bias_array_1" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 53 'fadd' 'tmp_i_15' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.51>
ST_7 : Operation 54 [4/5] (6.51ns)   --->   "%tmp_i_15 = fadd float %dense_15_output_arra_5, %dense_15_bias_array_1" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 54 'fadd' 'tmp_i_15' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.51>
ST_8 : Operation 55 [3/5] (6.51ns)   --->   "%tmp_i_15 = fadd float %dense_15_output_arra_5, %dense_15_bias_array_1" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 55 'fadd' 'tmp_i_15' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.51>
ST_9 : Operation 56 [2/5] (6.51ns)   --->   "%tmp_i_15 = fadd float %dense_15_output_arra_5, %dense_15_bias_array_1" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 56 'fadd' 'tmp_i_15' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.26>
ST_10 : Operation 57 [1/5] (6.51ns)   --->   "%tmp_i_15 = fadd float %dense_15_output_arra_5, %dense_15_bias_array_1" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 57 'fadd' 'tmp_i_15' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 58 [1/1] (1.75ns)   --->   "store float %tmp_i_15, float* %dense_15_output_arra_4, align 4" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 58 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "br label %.preheader.i" [Group_5/sample.c:1768->Group_5/sample.c:2025]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 3> <Delay = 2.99>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%i_2 = phi i64 [ %i_34, %._crit_edge8 ], [ 0, %.preheader2.preheader ]"   --->   Operation 60 'phi' 'i_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (2.34ns)   --->   "%exitcond4 = icmp eq i64 %i_2, %output_numel_read_3" [Group_5/sample.c:2029]   --->   Operation 61 'icmp' 'exitcond4' <Predicate = (!tmp)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 62 [1/1] (2.99ns)   --->   "%i_34 = add i64 %i_2, 1" [Group_5/sample.c:2029]   --->   Operation 62 'add' 'i_34' <Predicate = (!tmp)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.loopexit4.loopexit, label %7" [Group_5/sample.c:2029]   --->   Operation 63 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%dense_15_output_arra_6 = getelementptr [16 x float]* @dense_15_output_arra, i64 0, i64 %i_2" [Group_5/sample.c:2030]   --->   Operation 64 'getelementptr' 'dense_15_output_arra_6' <Predicate = (!tmp & !exitcond4)> <Delay = 0.00>
ST_11 : Operation 65 [2/2] (1.75ns)   --->   "%dense_15_output_arra_7 = load float* %dense_15_output_arra_6, align 4" [Group_5/sample.c:2030]   --->   Operation 65 'load' 'dense_15_output_arra_7' <Predicate = (!tmp & !exitcond4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "br label %.loopexit4"   --->   Operation 66 'br' <Predicate = (!tmp & exitcond4)> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "ret void" [Group_5/sample.c:2042]   --->   Operation 67 'ret' <Predicate = (tmp) | (exitcond4)> <Delay = 0.00>

State 12 <SV = 4> <Delay = 7.86>
ST_12 : Operation 68 [1/2] (1.75ns)   --->   "%dense_15_output_arra_7 = load float* %dense_15_output_arra_6, align 4" [Group_5/sample.c:2030]   --->   Operation 68 'load' 'dense_15_output_arra_7' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%dense_15_output_arra_8 = bitcast float %dense_15_output_arra_7 to i32" [Group_5/sample.c:2030]   --->   Operation 69 'bitcast' 'dense_15_output_arra_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dense_15_output_arra_8, i32 23, i32 30)" [Group_5/sample.c:2030]   --->   Operation 70 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_65 = trunc i32 %dense_15_output_arra_8 to i23" [Group_5/sample.c:2030]   --->   Operation 71 'trunc' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (1.24ns)   --->   "%notlhs = icmp ne i8 %tmp_21, -1" [Group_5/sample.c:2030]   --->   Operation 72 'icmp' 'notlhs' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 73 [1/1] (2.03ns)   --->   "%notrhs = icmp eq i23 %tmp_65, 0" [Group_5/sample.c:2030]   --->   Operation 73 'icmp' 'notrhs' <Predicate = true> <Delay = 2.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node tmp_24)   --->   "%tmp_22 = or i1 %notrhs, %notlhs" [Group_5/sample.c:2030]   --->   Operation 74 'or' 'tmp_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 75 [1/1] (5.30ns)   --->   "%tmp_23 = fcmp ole float %dense_15_output_arra_7, 0.000000e+00" [Group_5/sample.c:2030]   --->   Operation 75 'fcmp' 'tmp_23' <Predicate = true> <Delay = 5.30> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 5.30> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 76 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_24 = and i1 %tmp_22, %tmp_23" [Group_5/sample.c:2030]   --->   Operation 76 'and' 'tmp_24' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %tmp_24, label %8, label %._crit_edge8" [Group_5/sample.c:2030]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_15_output_arra_6, align 4" [Group_5/sample.c:2031]   --->   Operation 78 'store' <Predicate = (tmp_24)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "br label %._crit_edge8" [Group_5/sample.c:2032]   --->   Operation 79 'br' <Predicate = (tmp_24)> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "br label %.preheader2" [Group_5/sample.c:2029]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 1> <Delay = 1.35>
ST_13 : Operation 81 [1/2] (0.00ns)   --->   "call fastcc void @k2c_affine_matmul.2([16 x float]* @dense_15_output_arra, [32 x float]* @dense_14_output_arra, [512 x float]* @dense_15_kernel_arra, [16 x float]* @dense_15_bias_array, i6 %p_s)" [Group_5/sample.c:1996]   --->   Operation 81 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 82 [1/1] (0.83ns)   --->   "%tmp_19_cast_cast = select i1 %icmp, i11 512, i11 16" [Group_5/sample.c:1987]   --->   Operation 82 'select' 'tmp_19_cast_cast' <Predicate = true> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 83 [1/1] (1.35ns)   --->   "br label %.preheader7" [Group_5/sample.c:1998]   --->   Operation 83 'br' <Predicate = true> <Delay = 1.35>

State 14 <SV = 2> <Delay = 1.75>
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "%i = phi i10 [ %i_33, %._crit_edge7 ], [ 0, %._crit_edge ]"   --->   Operation 84 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "%i_cast1 = zext i10 %i to i64" [Group_5/sample.c:2000]   --->   Operation 85 'zext' 'i_cast1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 86 [1/1] (0.00ns)   --->   "%i_cast = zext i10 %i to i11" [Group_5/sample.c:2000]   --->   Operation 86 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 87 [1/1] (1.52ns)   --->   "%exitcond1 = icmp eq i11 %i_cast, %tmp_19_cast_cast" [Group_5/sample.c:2000]   --->   Operation 87 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.52> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 88 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 512, i64 0)"   --->   Operation 88 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 89 [1/1] (1.74ns)   --->   "%i_33 = add i10 %i, 1" [Group_5/sample.c:2000]   --->   Operation 89 'add' 'i_33' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.loopexit4.loopexit9, label %1" [Group_5/sample.c:2000]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "%dense_15_output_arra_1 = getelementptr [16 x float]* @dense_15_output_arra, i64 0, i64 %i_cast1" [Group_5/sample.c:2001]   --->   Operation 91 'getelementptr' 'dense_15_output_arra_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_14 : Operation 92 [2/2] (1.75ns)   --->   "%dense_15_output_arra_2 = load float* %dense_15_output_arra_1, align 4" [Group_5/sample.c:2001]   --->   Operation 92 'load' 'dense_15_output_arra_2' <Predicate = (!exitcond1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_14 : Operation 93 [1/1] (0.00ns)   --->   "br label %.loopexit4"   --->   Operation 93 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 15 <SV = 3> <Delay = 7.86>
ST_15 : Operation 94 [1/2] (1.75ns)   --->   "%dense_15_output_arra_2 = load float* %dense_15_output_arra_1, align 4" [Group_5/sample.c:2001]   --->   Operation 94 'load' 'dense_15_output_arra_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_15 : Operation 95 [1/1] (0.00ns)   --->   "%dense_15_output_arra_3 = bitcast float %dense_15_output_arra_2 to i32" [Group_5/sample.c:2001]   --->   Operation 95 'bitcast' 'dense_15_output_arra_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dense_15_output_arra_3, i32 23, i32 30)" [Group_5/sample.c:2001]   --->   Operation 96 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_62 = trunc i32 %dense_15_output_arra_3 to i23" [Group_5/sample.c:2001]   --->   Operation 97 'trunc' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 98 [1/1] (1.24ns)   --->   "%notlhs3 = icmp ne i8 %tmp_s, -1" [Group_5/sample.c:2001]   --->   Operation 98 'icmp' 'notlhs3' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 99 [1/1] (2.03ns)   --->   "%notrhs4 = icmp eq i23 %tmp_62, 0" [Group_5/sample.c:2001]   --->   Operation 99 'icmp' 'notrhs4' <Predicate = true> <Delay = 2.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tmp_20)   --->   "%tmp_18 = or i1 %notrhs4, %notlhs3" [Group_5/sample.c:2001]   --->   Operation 100 'or' 'tmp_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 101 [1/1] (5.30ns)   --->   "%tmp_19 = fcmp ole float %dense_15_output_arra_2, 0.000000e+00" [Group_5/sample.c:2001]   --->   Operation 101 'fcmp' 'tmp_19' <Predicate = true> <Delay = 5.30> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 5.30> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 102 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_20 = and i1 %tmp_18, %tmp_19" [Group_5/sample.c:2001]   --->   Operation 102 'and' 'tmp_20' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %tmp_20, label %2, label %._crit_edge7" [Group_5/sample.c:2001]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 104 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_15_output_arra_1, align 4" [Group_5/sample.c:2002]   --->   Operation 104 'store' <Predicate = (tmp_20)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_15 : Operation 105 [1/1] (0.00ns)   --->   "br label %._crit_edge7" [Group_5/sample.c:2003]   --->   Operation 105 'br' <Predicate = (tmp_20)> <Delay = 0.00>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "br label %.preheader7" [Group_5/sample.c:2000]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_dim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_dim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dense_15_output_arra]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_14_output_arra]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ dense_15_kernel_arra]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ dense_15_bias_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_15_kernel_nume]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ dense_14_output_shap]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_15_kernel_shap]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_15_fwork]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ dense_15_bias_numel]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_dim_read        (read             ) [ 0010000000000000]
input_numel_read_3     (read             ) [ 0010000000000000]
input_dim_read         (read             ) [ 0010000000000000]
output_numel_read_3    (read             ) [ 0011111111111111]
tmp                    (icmp             ) [ 0111111111111111]
StgValue_21            (br               ) [ 0000000000000000]
tmp_16                 (add              ) [ 0010000000000000]
dense_15_kernel_nume_1 (load             ) [ 0010000000000000]
tmp_61                 (partselect       ) [ 0000000000000000]
icmp                   (icmp             ) [ 0000000000000100]
p_s                    (select           ) [ 0000000000000100]
StgValue_29            (call             ) [ 0000000000000000]
dense_15_bias_numel_s  (load             ) [ 0001111111100000]
StgValue_31            (br               ) [ 0011111111100000]
i_i                    (phi              ) [ 0001111111100000]
tmp_i                  (icmp             ) [ 0001111111100000]
StgValue_34            (br               ) [ 0000000000000000]
StgValue_35            (br               ) [ 0001111111100000]
StgValue_36            (br               ) [ 0001111111111000]
j_i                    (phi              ) [ 0000100000000000]
tmp_63                 (trunc            ) [ 0000000000000000]
exitcond_i             (icmp             ) [ 0001111111100000]
j                      (add              ) [ 0001111111100000]
StgValue_41            (br               ) [ 0000000000000000]
dense_15_bias_array_s  (getelementptr    ) [ 0000010000000000]
tmp_64                 (trunc            ) [ 0000000000000000]
sum_i                  (add              ) [ 0000000000000000]
sum_i_cast             (zext             ) [ 0000000000000000]
dense_15_output_arra_4 (getelementptr    ) [ 0000011111100000]
i_31                   (add              ) [ 0011111111100000]
StgValue_49            (br               ) [ 0011111111100000]
dense_15_bias_array_1  (load             ) [ 0000001111100000]
dense_15_output_arra_5 (load             ) [ 0000000111100000]
tmp_i_15               (fadd             ) [ 0000000000000000]
StgValue_58            (store            ) [ 0000000000000000]
StgValue_59            (br               ) [ 0001111111100000]
i_2                    (phi              ) [ 0000000000010000]
exitcond4              (icmp             ) [ 0000000000011000]
i_34                   (add              ) [ 0001000000011000]
StgValue_63            (br               ) [ 0000000000000000]
dense_15_output_arra_6 (getelementptr    ) [ 0000000000001000]
StgValue_66            (br               ) [ 0000000000000000]
StgValue_67            (ret              ) [ 0000000000000000]
dense_15_output_arra_7 (load             ) [ 0000000000000000]
dense_15_output_arra_8 (bitcast          ) [ 0000000000000000]
tmp_21                 (partselect       ) [ 0000000000000000]
tmp_65                 (trunc            ) [ 0000000000000000]
notlhs                 (icmp             ) [ 0000000000000000]
notrhs                 (icmp             ) [ 0000000000000000]
tmp_22                 (or               ) [ 0000000000000000]
tmp_23                 (fcmp             ) [ 0000000000000000]
tmp_24                 (and              ) [ 0000000000011000]
StgValue_77            (br               ) [ 0000000000000000]
StgValue_78            (store            ) [ 0000000000000000]
StgValue_79            (br               ) [ 0000000000000000]
StgValue_80            (br               ) [ 0001000000011000]
StgValue_81            (call             ) [ 0000000000000000]
tmp_19_cast_cast       (select           ) [ 0000000000000011]
StgValue_83            (br               ) [ 0000000000000111]
i                      (phi              ) [ 0000000000000010]
i_cast1                (zext             ) [ 0000000000000000]
i_cast                 (zext             ) [ 0000000000000000]
exitcond1              (icmp             ) [ 0000000000000011]
empty                  (speclooptripcount) [ 0000000000000000]
i_33                   (add              ) [ 0000000000000111]
StgValue_90            (br               ) [ 0000000000000000]
dense_15_output_arra_1 (getelementptr    ) [ 0000000000000001]
StgValue_93            (br               ) [ 0000000000000000]
dense_15_output_arra_2 (load             ) [ 0000000000000000]
dense_15_output_arra_3 (bitcast          ) [ 0000000000000000]
tmp_s                  (partselect       ) [ 0000000000000000]
tmp_62                 (trunc            ) [ 0000000000000000]
notlhs3                (icmp             ) [ 0000000000000000]
notrhs4                (icmp             ) [ 0000000000000000]
tmp_18                 (or               ) [ 0000000000000000]
tmp_19                 (fcmp             ) [ 0000000000000000]
tmp_20                 (and              ) [ 0000000000000011]
StgValue_103           (br               ) [ 0000000000000000]
StgValue_104           (store            ) [ 0000000000000000]
StgValue_105           (br               ) [ 0000000000000000]
StgValue_106           (br               ) [ 0000000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_numel_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_numel_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_dim">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_dim"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_numel_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_numel_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="kernel_dim">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_dim"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dense_15_output_arra">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_15_output_arra"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dense_14_output_arra">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_output_arra"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dense_15_kernel_arra">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_15_kernel_arra"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dense_15_bias_array">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_15_bias_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dense_15_kernel_nume">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_15_kernel_nume"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dense_14_output_shap">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_14_output_shap"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dense_15_kernel_shap">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_15_kernel_shap"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dense_15_fwork">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_15_fwork"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dense_15_bias_numel">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_15_bias_numel"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_dot.2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_affine_matmul.2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="kernel_dim_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_dim_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="input_numel_read_3_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_numel_read_3/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="input_dim_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_dim_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="output_numel_read_3_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_numel_read_3/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="dense_15_bias_array_s_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="64" slack="0"/>
<pin id="106" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_15_bias_array_s/4 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_15_bias_array_1/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="dense_15_output_arra_4_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="6" slack="0"/>
<pin id="119" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_15_output_arra_4/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="dense_15_output_arra_5/5 StgValue_58/10 dense_15_output_arra_7/11 StgValue_78/12 dense_15_output_arra_2/14 StgValue_104/15 "/>
</bind>
</comp>

<comp id="127" class="1004" name="dense_15_output_arra_6_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="64" slack="0"/>
<pin id="131" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_15_output_arra_6/11 "/>
</bind>
</comp>

<comp id="136" class="1004" name="dense_15_output_arra_1_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="10" slack="0"/>
<pin id="140" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_15_output_arra_1/14 "/>
</bind>
</comp>

<comp id="144" class="1005" name="i_i_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="1"/>
<pin id="146" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="i_i_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="64" slack="1"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/3 "/>
</bind>
</comp>

<comp id="156" class="1005" name="j_i_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="1"/>
<pin id="158" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="j_i_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="1" slack="1"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/4 "/>
</bind>
</comp>

<comp id="168" class="1005" name="i_2_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="1"/>
<pin id="170" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="i_2_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="0"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="1" slack="1"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/11 "/>
</bind>
</comp>

<comp id="180" class="1005" name="i_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="10" slack="1"/>
<pin id="182" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="i_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="10" slack="0"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="1" slack="1"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/14 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_k2c_dot_2_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="0" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="0" index="2" bw="32" slack="0"/>
<pin id="195" dir="0" index="3" bw="64" slack="0"/>
<pin id="196" dir="0" index="4" bw="64" slack="0"/>
<pin id="197" dir="0" index="5" bw="64" slack="0"/>
<pin id="198" dir="0" index="6" bw="64" slack="0"/>
<pin id="199" dir="0" index="7" bw="64" slack="0"/>
<pin id="200" dir="0" index="8" bw="64" slack="0"/>
<pin id="201" dir="0" index="9" bw="64" slack="0"/>
<pin id="202" dir="0" index="10" bw="32" slack="0"/>
<pin id="203" dir="0" index="11" bw="32" slack="0"/>
<pin id="204" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_24/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_k2c_affine_matmul_2_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="0" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="0" index="2" bw="32" slack="0"/>
<pin id="219" dir="0" index="3" bw="32" slack="0"/>
<pin id="220" dir="0" index="4" bw="32" slack="0"/>
<pin id="221" dir="0" index="5" bw="6" slack="0"/>
<pin id="222" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_28/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="1"/>
<pin id="231" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_i_15/6 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_23/12 tmp_19/15 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="0"/>
<pin id="242" dir="0" index="1" bw="64" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_16_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="dense_15_kernel_nume_1_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="0"/>
<pin id="255" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_15_kernel_nume_1/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_61_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="63" slack="0"/>
<pin id="260" dir="0" index="1" bw="64" slack="0"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="0" index="3" bw="7" slack="0"/>
<pin id="263" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_61/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="icmp_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="63" slack="0"/>
<pin id="270" dir="0" index="1" bw="63" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="p_s_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="6" slack="0"/>
<pin id="277" dir="0" index="2" bw="6" slack="0"/>
<pin id="278" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="dense_15_bias_numel_s_load_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="0"/>
<pin id="285" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_15_bias_numel_s/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_i_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="64" slack="0"/>
<pin id="289" dir="0" index="1" bw="64" slack="2"/>
<pin id="290" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_63_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="64" slack="0"/>
<pin id="294" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_63/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="exitcond_i_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="0"/>
<pin id="298" dir="0" index="1" bw="64" slack="2"/>
<pin id="299" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="j_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="64" slack="0"/>
<pin id="304" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_64_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="64" slack="1"/>
<pin id="309" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_64/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="sum_i_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="6" slack="0"/>
<pin id="313" dir="0" index="1" bw="6" slack="0"/>
<pin id="314" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_i/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="sum_i_cast_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="6" slack="0"/>
<pin id="319" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_i_cast/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="i_31_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="2"/>
<pin id="324" dir="0" index="1" bw="64" slack="1"/>
<pin id="325" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_31/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="exitcond4_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="64" slack="0"/>
<pin id="329" dir="0" index="1" bw="64" slack="3"/>
<pin id="330" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/11 "/>
</bind>
</comp>

<comp id="332" class="1004" name="i_34_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="64" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_34/11 "/>
</bind>
</comp>

<comp id="338" class="1004" name="dense_15_output_arra_8_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="dense_15_output_arra_8/12 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_21_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="0"/>
<pin id="345" dir="0" index="2" bw="6" slack="0"/>
<pin id="346" dir="0" index="3" bw="6" slack="0"/>
<pin id="347" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/12 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_65_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_65/12 "/>
</bind>
</comp>

<comp id="356" class="1004" name="notlhs_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="0"/>
<pin id="358" dir="0" index="1" bw="8" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/12 "/>
</bind>
</comp>

<comp id="362" class="1004" name="notrhs_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="23" slack="0"/>
<pin id="364" dir="0" index="1" bw="23" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/12 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_22_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_22/12 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_24_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_24/12 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_19_cast_cast_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="1"/>
<pin id="382" dir="0" index="1" bw="11" slack="0"/>
<pin id="383" dir="0" index="2" bw="11" slack="0"/>
<pin id="384" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_19_cast_cast/13 "/>
</bind>
</comp>

<comp id="387" class="1004" name="i_cast1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="10" slack="0"/>
<pin id="389" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1/14 "/>
</bind>
</comp>

<comp id="392" class="1004" name="i_cast_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="10" slack="0"/>
<pin id="394" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/14 "/>
</bind>
</comp>

<comp id="396" class="1004" name="exitcond1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="11" slack="0"/>
<pin id="398" dir="0" index="1" bw="11" slack="1"/>
<pin id="399" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/14 "/>
</bind>
</comp>

<comp id="401" class="1004" name="i_33_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="10" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_33/14 "/>
</bind>
</comp>

<comp id="407" class="1004" name="dense_15_output_arra_3_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="dense_15_output_arra_3/15 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_s_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="0"/>
<pin id="414" dir="0" index="2" bw="6" slack="0"/>
<pin id="415" dir="0" index="3" bw="6" slack="0"/>
<pin id="416" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/15 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_62_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="0"/>
<pin id="423" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_62/15 "/>
</bind>
</comp>

<comp id="425" class="1004" name="notlhs3_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="0"/>
<pin id="427" dir="0" index="1" bw="8" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs3/15 "/>
</bind>
</comp>

<comp id="431" class="1004" name="notrhs4_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="23" slack="0"/>
<pin id="433" dir="0" index="1" bw="23" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs4/15 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_18_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_18/15 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_20_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_20/15 "/>
</bind>
</comp>

<comp id="449" class="1005" name="kernel_dim_read_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="64" slack="1"/>
<pin id="451" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="kernel_dim_read "/>
</bind>
</comp>

<comp id="454" class="1005" name="input_numel_read_3_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="64" slack="1"/>
<pin id="456" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_numel_read_3 "/>
</bind>
</comp>

<comp id="459" class="1005" name="input_dim_read_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="64" slack="1"/>
<pin id="461" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_dim_read "/>
</bind>
</comp>

<comp id="464" class="1005" name="output_numel_read_3_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="64" slack="2"/>
<pin id="466" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="output_numel_read_3 "/>
</bind>
</comp>

<comp id="470" class="1005" name="tmp_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="3"/>
<pin id="472" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="474" class="1005" name="tmp_16_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="64" slack="1"/>
<pin id="476" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="479" class="1005" name="dense_15_kernel_nume_1_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="64" slack="1"/>
<pin id="481" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_15_kernel_nume_1 "/>
</bind>
</comp>

<comp id="484" class="1005" name="icmp_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="1"/>
<pin id="486" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="489" class="1005" name="p_s_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="6" slack="1"/>
<pin id="491" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="494" class="1005" name="dense_15_bias_numel_s_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="64" slack="2"/>
<pin id="496" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="dense_15_bias_numel_s "/>
</bind>
</comp>

<comp id="506" class="1005" name="j_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="64" slack="0"/>
<pin id="508" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="511" class="1005" name="dense_15_bias_array_s_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="4" slack="1"/>
<pin id="513" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_15_bias_array_s "/>
</bind>
</comp>

<comp id="516" class="1005" name="dense_15_output_arra_4_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="4" slack="1"/>
<pin id="518" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_15_output_arra_4 "/>
</bind>
</comp>

<comp id="521" class="1005" name="i_31_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="64" slack="1"/>
<pin id="523" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_31 "/>
</bind>
</comp>

<comp id="526" class="1005" name="dense_15_bias_array_1_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="1"/>
<pin id="528" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_15_bias_array_1 "/>
</bind>
</comp>

<comp id="531" class="1005" name="dense_15_output_arra_5_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="1"/>
<pin id="533" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_15_output_arra_5 "/>
</bind>
</comp>

<comp id="539" class="1005" name="i_34_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="64" slack="0"/>
<pin id="541" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i_34 "/>
</bind>
</comp>

<comp id="544" class="1005" name="dense_15_output_arra_6_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="4" slack="1"/>
<pin id="546" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_15_output_arra_6 "/>
</bind>
</comp>

<comp id="552" class="1005" name="tmp_19_cast_cast_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="11" slack="1"/>
<pin id="554" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19_cast_cast "/>
</bind>
</comp>

<comp id="560" class="1005" name="i_33_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="10" slack="0"/>
<pin id="562" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_33 "/>
</bind>
</comp>

<comp id="565" class="1005" name="dense_15_output_arra_1_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="4" slack="1"/>
<pin id="567" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_15_output_arra_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="26" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="26" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="48" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="120"><net_src comp="8" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="48" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="48" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="127" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="135"><net_src comp="62" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="48" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="136" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="147"><net_src comp="48" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="148" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="159"><net_src comp="48" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="167"><net_src comp="160" pin="4"/><net_sink comp="102" pin=2"/></net>

<net id="171"><net_src comp="48" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="179"><net_src comp="172" pin="4"/><net_sink comp="127" pin=2"/></net>

<net id="183"><net_src comp="68" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="205"><net_src comp="32" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="206"><net_src comp="8" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="207"><net_src comp="10" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="208"><net_src comp="90" pin="2"/><net_sink comp="191" pin=3"/></net>

<net id="209"><net_src comp="84" pin="2"/><net_sink comp="191" pin=4"/></net>

<net id="210"><net_src comp="78" pin="2"/><net_sink comp="191" pin=5"/></net>

<net id="211"><net_src comp="18" pin="0"/><net_sink comp="191" pin=8"/></net>

<net id="212"><net_src comp="20" pin="0"/><net_sink comp="191" pin=9"/></net>

<net id="213"><net_src comp="22" pin="0"/><net_sink comp="191" pin=10"/></net>

<net id="214"><net_src comp="12" pin="0"/><net_sink comp="191" pin=11"/></net>

<net id="223"><net_src comp="46" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="8" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="10" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="226"><net_src comp="12" pin="0"/><net_sink comp="215" pin=3"/></net>

<net id="227"><net_src comp="14" pin="0"/><net_sink comp="215" pin=4"/></net>

<net id="232"><net_src comp="228" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="233"><net_src comp="122" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="122" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="62" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="90" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="28" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="90" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="30" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="252"><net_src comp="246" pin="2"/><net_sink comp="191" pin=7"/></net>

<net id="256"><net_src comp="16" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="191" pin=6"/></net>

<net id="264"><net_src comp="34" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="90" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="266"><net_src comp="36" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="267"><net_src comp="38" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="272"><net_src comp="258" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="40" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="279"><net_src comp="268" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="42" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="44" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="282"><net_src comp="274" pin="3"/><net_sink comp="215" pin=5"/></net>

<net id="286"><net_src comp="24" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="148" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="160" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="160" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="50" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="160" pin="4"/><net_sink comp="301" pin=1"/></net>

<net id="310"><net_src comp="144" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="315"><net_src comp="307" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="292" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="311" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="326"><net_src comp="144" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="172" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="172" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="50" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="341"><net_src comp="122" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="52" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="338" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="350"><net_src comp="54" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="351"><net_src comp="56" pin="0"/><net_sink comp="342" pin=3"/></net>

<net id="355"><net_src comp="338" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="342" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="58" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="352" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="60" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="362" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="356" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="368" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="234" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="385"><net_src comp="64" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="386"><net_src comp="66" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="390"><net_src comp="184" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="395"><net_src comp="184" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="392" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="184" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="76" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="410"><net_src comp="122" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="417"><net_src comp="52" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="407" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="419"><net_src comp="54" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="420"><net_src comp="56" pin="0"/><net_sink comp="411" pin=3"/></net>

<net id="424"><net_src comp="407" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="411" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="58" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="421" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="60" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="431" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="425" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="437" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="234" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="78" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="191" pin=5"/></net>

<net id="457"><net_src comp="84" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="191" pin=4"/></net>

<net id="462"><net_src comp="90" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="191" pin=3"/></net>

<net id="467"><net_src comp="96" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="469"><net_src comp="464" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="473"><net_src comp="240" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="246" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="191" pin=7"/></net>

<net id="482"><net_src comp="253" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="191" pin=6"/></net>

<net id="487"><net_src comp="268" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="492"><net_src comp="274" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="215" pin=5"/></net>

<net id="497"><net_src comp="283" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="499"><net_src comp="494" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="509"><net_src comp="301" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="514"><net_src comp="102" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="519"><net_src comp="115" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="524"><net_src comp="322" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="529"><net_src comp="109" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="534"><net_src comp="122" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="542"><net_src comp="332" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="547"><net_src comp="127" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="555"><net_src comp="380" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="563"><net_src comp="401" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="568"><net_src comp="136" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="122" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dense_15_output_arra | {1 2 10 12 13 15 }
	Port: dense_14_output_arra | {}
	Port: dense_15_kernel_arra | {}
	Port: dense_15_bias_array | {}
	Port: dense_15_kernel_nume | {}
	Port: dense_14_output_shap | {}
	Port: dense_15_kernel_shap | {}
	Port: dense_15_fwork | {1 2 }
	Port: dense_15_bias_numel | {}
 - Input state : 
	Port: k2c_dense.1 : output_numel_read | {1 }
	Port: k2c_dense.1 : input_dim | {1 }
	Port: k2c_dense.1 : input_numel_read | {1 }
	Port: k2c_dense.1 : kernel_dim | {1 }
	Port: k2c_dense.1 : dense_15_output_arra | {1 2 5 6 11 12 14 15 }
	Port: k2c_dense.1 : dense_14_output_arra | {1 2 13 }
	Port: k2c_dense.1 : dense_15_kernel_arra | {1 2 13 }
	Port: k2c_dense.1 : dense_15_bias_array | {1 4 5 13 }
	Port: k2c_dense.1 : dense_15_kernel_nume | {1 }
	Port: k2c_dense.1 : dense_14_output_shap | {1 2 }
	Port: k2c_dense.1 : dense_15_kernel_shap | {1 2 }
	Port: k2c_dense.1 : dense_15_fwork | {1 2 }
	Port: k2c_dense.1 : dense_15_bias_numel | {2 }
  - Chain level:
	State 1
		StgValue_21 : 1
		StgValue_24 : 1
		icmp : 1
		p_s : 2
		StgValue_28 : 3
	State 2
	State 3
		tmp_i : 1
		StgValue_34 : 2
	State 4
		tmp_63 : 1
		exitcond_i : 1
		j : 1
		StgValue_41 : 2
		dense_15_bias_array_s : 1
		dense_15_bias_array_1 : 2
		sum_i : 2
		sum_i_cast : 3
		dense_15_output_arra_4 : 4
	State 5
	State 6
		tmp_i_15 : 1
	State 7
	State 8
	State 9
	State 10
		StgValue_58 : 1
	State 11
		exitcond4 : 1
		i_34 : 1
		StgValue_63 : 2
		dense_15_output_arra_6 : 1
		dense_15_output_arra_7 : 2
	State 12
		dense_15_output_arra_8 : 1
		tmp_21 : 2
		tmp_65 : 2
		notlhs : 3
		notrhs : 3
		tmp_22 : 4
		tmp_23 : 1
		tmp_24 : 4
		StgValue_77 : 4
	State 13
	State 14
		i_cast1 : 1
		i_cast : 1
		exitcond1 : 2
		i_33 : 1
		StgValue_90 : 3
		dense_15_output_arra_1 : 2
		dense_15_output_arra_2 : 3
	State 15
		dense_15_output_arra_3 : 1
		tmp_s : 2
		tmp_62 : 2
		notlhs3 : 3
		notrhs4 : 3
		tmp_18 : 4
		tmp_19 : 1
		tmp_20 : 4
		StgValue_103 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   call   |      grp_k2c_dot_2_fu_191      |    4    |    55   | 70.3502 |  11301  |   6285  |
|          | grp_k2c_affine_matmul_2_fu_215 |    0    |    8    | 17.0436 |   1089  |   1012  |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   fadd   |           grp_fu_228           |    0    |    2    |    0    |   205   |   203   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |          tmp_16_fu_246         |    0    |    0    |    0    |    0    |    71   |
|          |            j_fu_301            |    0    |    0    |    0    |    0    |    71   |
|    add   |          sum_i_fu_311          |    0    |    0    |    0    |    0    |    15   |
|          |           i_31_fu_322          |    0    |    0    |    0    |    0    |    71   |
|          |           i_34_fu_332          |    0    |    0    |    0    |    0    |    71   |
|          |           i_33_fu_401          |    0    |    0    |    0    |    0    |    17   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |           tmp_fu_240           |    0    |    0    |    0    |    0    |    29   |
|          |           icmp_fu_268          |    0    |    0    |    0    |    0    |    29   |
|          |          tmp_i_fu_287          |    0    |    0    |    0    |    0    |    29   |
|          |        exitcond_i_fu_296       |    0    |    0    |    0    |    0    |    29   |
|   icmp   |        exitcond4_fu_327        |    0    |    0    |    0    |    0    |    29   |
|          |          notlhs_fu_356         |    0    |    0    |    0    |    0    |    11   |
|          |          notrhs_fu_362         |    0    |    0    |    0    |    0    |    18   |
|          |        exitcond1_fu_396        |    0    |    0    |    0    |    0    |    13   |
|          |         notlhs3_fu_425         |    0    |    0    |    0    |    0    |    11   |
|          |         notrhs4_fu_431         |    0    |    0    |    0    |    0    |    18   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   fcmp   |           grp_fu_234           |    0    |    0    |    0    |    66   |    67   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|  select  |           p_s_fu_274           |    0    |    0    |    0    |    0    |    6    |
|          |     tmp_19_cast_cast_fu_380    |    0    |    0    |    0    |    0    |    11   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|    or    |          tmp_22_fu_368         |    0    |    0    |    0    |    0    |    2    |
|          |          tmp_18_fu_437         |    0    |    0    |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|    and   |          tmp_24_fu_374         |    0    |    0    |    0    |    0    |    2    |
|          |          tmp_20_fu_443         |    0    |    0    |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |   kernel_dim_read_read_fu_78   |    0    |    0    |    0    |    0    |    0    |
|   read   |  input_numel_read_3_read_fu_84 |    0    |    0    |    0    |    0    |    0    |
|          |    input_dim_read_read_fu_90   |    0    |    0    |    0    |    0    |    0    |
|          | output_numel_read_3_read_fu_96 |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |          tmp_61_fu_258         |    0    |    0    |    0    |    0    |    0    |
|partselect|          tmp_21_fu_342         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_s_fu_411          |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |          tmp_63_fu_292         |    0    |    0    |    0    |    0    |    0    |
|   trunc  |          tmp_64_fu_307         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_65_fu_352         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_62_fu_421         |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |        sum_i_cast_fu_317       |    0    |    0    |    0    |    0    |    0    |
|   zext   |         i_cast1_fu_387         |    0    |    0    |    0    |    0    |    0    |
|          |          i_cast_fu_392         |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                |    4    |    65   | 87.3939 |  12661  |   8124  |
|----------|--------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
| dense_15_bias_array_1_reg_526|   32   |
| dense_15_bias_array_s_reg_511|    4   |
| dense_15_bias_numel_s_reg_494|   64   |
|dense_15_kernel_nume_1_reg_479|   64   |
|dense_15_output_arra_1_reg_565|    4   |
|dense_15_output_arra_4_reg_516|    4   |
|dense_15_output_arra_5_reg_531|   32   |
|dense_15_output_arra_6_reg_544|    4   |
|          i_2_reg_168         |   64   |
|         i_31_reg_521         |   64   |
|         i_33_reg_560         |   10   |
|         i_34_reg_539         |   64   |
|          i_i_reg_144         |   64   |
|           i_reg_180          |   10   |
|         icmp_reg_484         |    1   |
|    input_dim_read_reg_459    |   64   |
|  input_numel_read_3_reg_454  |   64   |
|          j_i_reg_156         |   64   |
|           j_reg_506          |   64   |
|    kernel_dim_read_reg_449   |   64   |
|  output_numel_read_3_reg_464 |   64   |
|          p_s_reg_489         |    6   |
|        tmp_16_reg_474        |   64   |
|   tmp_19_cast_cast_reg_552   |   11   |
|          tmp_reg_470         |    1   |
+------------------------------+--------+
|             Total            |   951  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_109       |  p0  |   2  |   4  |    8   ||    9    |
|        grp_access_fu_122       |  p0  |   5  |   4  |   20   ||    27   |
|        grp_access_fu_122       |  p1  |   2  |  32  |   64   ||    9    |
|           i_i_reg_144          |  p0  |   2  |  64  |   128  ||    9    |
|      grp_k2c_dot_2_fu_191      |  p3  |   2  |  64  |   128  ||    9    |
|      grp_k2c_dot_2_fu_191      |  p4  |   2  |  64  |   128  ||    9    |
|      grp_k2c_dot_2_fu_191      |  p5  |   2  |  64  |   128  ||    9    |
|      grp_k2c_dot_2_fu_191      |  p6  |   2  |  64  |   128  ||    9    |
|      grp_k2c_dot_2_fu_191      |  p7  |   2  |  64  |   128  ||    9    |
| grp_k2c_affine_matmul_2_fu_215 |  p5  |   2  |   6  |   12   ||    9    |
|           grp_fu_228           |  p0  |   2  |  32  |   64   ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   936  || 15.1552 ||   117   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    4   |   65   |   87   |  12661 |  8124  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |   15   |    -   |   117  |
|  Register |    -   |    -   |    -   |   951  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |   65   |   102  |  13612 |  8241  |
+-----------+--------+--------+--------+--------+--------+
