Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_man_behav xil_defaultlib.tb_man xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 23 differs from formal bit length 24 for port 'result' [C:/Users/manchester_project/manchester_project.srcs/sim_1/new/tb_man.v:25]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/manchester_project/manchester_project.srcs/sources_1/new/man_code.v" Line 1. Module man_code doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/manchester_project/manchester_project.srcs/sources_1/new/man_decode.v" Line 1. Module man_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/manchester_project/manchester_project.srcs/sources_1/new/man_code.v" Line 1. Module man_code doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/manchester_project/manchester_project.srcs/sources_1/new/man_decode.v" Line 1. Module man_decode doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.man_code
Compiling module xil_defaultlib.man_decode
Compiling module xil_defaultlib.tb_man
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_man_behav
