|XCVR_top
RST_N_in => ~NO_FANOUT~
XCVR_Ref_Clock_external => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.XCVR_Ref_Clock
XCVR_Ref_Clock_internal => ~NO_FANOUT~
RX_ser_bank[0][0] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_ser[0]
RX_ser_bank[0][1] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_ser[1]
RX_ser_bank[0][2] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_ser[2]
RX_ser_bank[0][3] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_ser[3]
TX_ser_bnak[0][0] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_ser[0]
TX_ser_bnak[0][1] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_ser[1]
TX_ser_bnak[0][2] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_ser[2]
TX_ser_bnak[0][3] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_ser[3]
tx_Para_data_bank[0][0][0] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[0][0]
tx_Para_data_bank[0][0][1] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[0][1]
tx_Para_data_bank[0][0][2] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[0][2]
tx_Para_data_bank[0][0][3] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[0][3]
tx_Para_data_bank[0][0][4] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[0][4]
tx_Para_data_bank[0][0][5] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[0][5]
tx_Para_data_bank[0][0][6] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[0][6]
tx_Para_data_bank[0][0][7] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[0][7]
tx_Para_data_bank[0][0][8] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[0][8]
tx_Para_data_bank[0][0][9] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[0][9]
tx_Para_data_bank[0][0][10] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[0][10]
tx_Para_data_bank[0][0][11] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[0][11]
tx_Para_data_bank[0][0][12] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[0][12]
tx_Para_data_bank[0][0][13] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[0][13]
tx_Para_data_bank[0][0][14] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[0][14]
tx_Para_data_bank[0][0][15] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[0][15]
tx_Para_data_bank[0][1][0] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[1][0]
tx_Para_data_bank[0][1][1] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[1][1]
tx_Para_data_bank[0][1][2] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[1][2]
tx_Para_data_bank[0][1][3] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[1][3]
tx_Para_data_bank[0][1][4] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[1][4]
tx_Para_data_bank[0][1][5] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[1][5]
tx_Para_data_bank[0][1][6] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[1][6]
tx_Para_data_bank[0][1][7] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[1][7]
tx_Para_data_bank[0][1][8] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[1][8]
tx_Para_data_bank[0][1][9] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[1][9]
tx_Para_data_bank[0][1][10] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[1][10]
tx_Para_data_bank[0][1][11] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[1][11]
tx_Para_data_bank[0][1][12] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[1][12]
tx_Para_data_bank[0][1][13] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[1][13]
tx_Para_data_bank[0][1][14] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[1][14]
tx_Para_data_bank[0][1][15] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[1][15]
tx_Para_data_bank[0][2][0] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[2][0]
tx_Para_data_bank[0][2][1] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[2][1]
tx_Para_data_bank[0][2][2] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[2][2]
tx_Para_data_bank[0][2][3] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[2][3]
tx_Para_data_bank[0][2][4] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[2][4]
tx_Para_data_bank[0][2][5] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[2][5]
tx_Para_data_bank[0][2][6] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[2][6]
tx_Para_data_bank[0][2][7] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[2][7]
tx_Para_data_bank[0][2][8] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[2][8]
tx_Para_data_bank[0][2][9] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[2][9]
tx_Para_data_bank[0][2][10] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[2][10]
tx_Para_data_bank[0][2][11] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[2][11]
tx_Para_data_bank[0][2][12] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[2][12]
tx_Para_data_bank[0][2][13] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[2][13]
tx_Para_data_bank[0][2][14] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[2][14]
tx_Para_data_bank[0][2][15] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[2][15]
tx_Para_data_bank[0][3][0] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[3][0]
tx_Para_data_bank[0][3][1] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[3][1]
tx_Para_data_bank[0][3][2] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[3][2]
tx_Para_data_bank[0][3][3] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[3][3]
tx_Para_data_bank[0][3][4] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[3][4]
tx_Para_data_bank[0][3][5] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[3][5]
tx_Para_data_bank[0][3][6] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[3][6]
tx_Para_data_bank[0][3][7] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[3][7]
tx_Para_data_bank[0][3][8] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[3][8]
tx_Para_data_bank[0][3][9] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[3][9]
tx_Para_data_bank[0][3][10] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[3][10]
tx_Para_data_bank[0][3][11] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[3][11]
tx_Para_data_bank[0][3][12] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[3][12]
tx_Para_data_bank[0][3][13] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[3][13]
tx_Para_data_bank[0][3][14] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[3][14]
tx_Para_data_bank[0][3][15] => xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_ch[3][15]
rx_Para_data_bank[0][0][0] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[0][0]
rx_Para_data_bank[0][0][1] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[0][1]
rx_Para_data_bank[0][0][2] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[0][2]
rx_Para_data_bank[0][0][3] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[0][3]
rx_Para_data_bank[0][0][4] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[0][4]
rx_Para_data_bank[0][0][5] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[0][5]
rx_Para_data_bank[0][0][6] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[0][6]
rx_Para_data_bank[0][0][7] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[0][7]
rx_Para_data_bank[0][0][8] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[0][8]
rx_Para_data_bank[0][0][9] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[0][9]
rx_Para_data_bank[0][0][10] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[0][10]
rx_Para_data_bank[0][0][11] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[0][11]
rx_Para_data_bank[0][0][12] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[0][12]
rx_Para_data_bank[0][0][13] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[0][13]
rx_Para_data_bank[0][0][14] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[0][14]
rx_Para_data_bank[0][0][15] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[0][15]
rx_Para_data_bank[0][1][0] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[1][0]
rx_Para_data_bank[0][1][1] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[1][1]
rx_Para_data_bank[0][1][2] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[1][2]
rx_Para_data_bank[0][1][3] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[1][3]
rx_Para_data_bank[0][1][4] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[1][4]
rx_Para_data_bank[0][1][5] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[1][5]
rx_Para_data_bank[0][1][6] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[1][6]
rx_Para_data_bank[0][1][7] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[1][7]
rx_Para_data_bank[0][1][8] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[1][8]
rx_Para_data_bank[0][1][9] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[1][9]
rx_Para_data_bank[0][1][10] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[1][10]
rx_Para_data_bank[0][1][11] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[1][11]
rx_Para_data_bank[0][1][12] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[1][12]
rx_Para_data_bank[0][1][13] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[1][13]
rx_Para_data_bank[0][1][14] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[1][14]
rx_Para_data_bank[0][1][15] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[1][15]
rx_Para_data_bank[0][2][0] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[2][0]
rx_Para_data_bank[0][2][1] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[2][1]
rx_Para_data_bank[0][2][2] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[2][2]
rx_Para_data_bank[0][2][3] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[2][3]
rx_Para_data_bank[0][2][4] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[2][4]
rx_Para_data_bank[0][2][5] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[2][5]
rx_Para_data_bank[0][2][6] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[2][6]
rx_Para_data_bank[0][2][7] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[2][7]
rx_Para_data_bank[0][2][8] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[2][8]
rx_Para_data_bank[0][2][9] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[2][9]
rx_Para_data_bank[0][2][10] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[2][10]
rx_Para_data_bank[0][2][11] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[2][11]
rx_Para_data_bank[0][2][12] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[2][12]
rx_Para_data_bank[0][2][13] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[2][13]
rx_Para_data_bank[0][2][14] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[2][14]
rx_Para_data_bank[0][2][15] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[2][15]
rx_Para_data_bank[0][3][0] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[3][0]
rx_Para_data_bank[0][3][1] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[3][1]
rx_Para_data_bank[0][3][2] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[3][2]
rx_Para_data_bank[0][3][3] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[3][3]
rx_Para_data_bank[0][3][4] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[3][4]
rx_Para_data_bank[0][3][5] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[3][5]
rx_Para_data_bank[0][3][6] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[3][6]
rx_Para_data_bank[0][3][7] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[3][7]
rx_Para_data_bank[0][3][8] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[3][8]
rx_Para_data_bank[0][3][9] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[3][9]
rx_Para_data_bank[0][3][10] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[3][10]
rx_Para_data_bank[0][3][11] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[3][11]
rx_Para_data_bank[0][3][12] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[3][12]
rx_Para_data_bank[0][3][13] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[3][13]
rx_Para_data_bank[0][3][14] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[3][14]
rx_Para_data_bank[0][3][15] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_ch[3][15]
ext_tx_para_data_clk_bank[0][0] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_clk_ch[0]
ext_tx_para_data_clk_bank[0][1] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_clk_ch[1]
ext_tx_para_data_clk_bank[0][2] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_clk_ch[2]
ext_tx_para_data_clk_bank[0][3] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.TX_para_external_clk_ch[3]
ext_rx_para_data_clk_bank[0][0] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_clk_ch[0]
ext_rx_para_data_clk_bank[0][1] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_clk_ch[1]
ext_rx_para_data_clk_bank[0][2] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_clk_ch[2]
ext_rx_para_data_clk_bank[0][3] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.RX_para_external_clk_ch[3]
tx_traffic_ready_ext_bank[0] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.tx_traffic_ready_ext_ch
rx_traffic_ready_ext_bank[0] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.rx_traffic_ready_ext_ch
error_cnt_ch_bank[0][0][0] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[0][0]
error_cnt_ch_bank[0][0][1] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[0][1]
error_cnt_ch_bank[0][0][2] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[0][2]
error_cnt_ch_bank[0][0][3] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[0][3]
error_cnt_ch_bank[0][0][4] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[0][4]
error_cnt_ch_bank[0][0][5] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[0][5]
error_cnt_ch_bank[0][0][6] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[0][6]
error_cnt_ch_bank[0][0][7] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[0][7]
error_cnt_ch_bank[0][0][8] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[0][8]
error_cnt_ch_bank[0][0][9] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[0][9]
error_cnt_ch_bank[0][0][10] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[0][10]
error_cnt_ch_bank[0][0][11] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[0][11]
error_cnt_ch_bank[0][0][12] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[0][12]
error_cnt_ch_bank[0][0][13] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[0][13]
error_cnt_ch_bank[0][0][14] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[0][14]
error_cnt_ch_bank[0][0][15] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[0][15]
error_cnt_ch_bank[0][1][0] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[1][0]
error_cnt_ch_bank[0][1][1] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[1][1]
error_cnt_ch_bank[0][1][2] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[1][2]
error_cnt_ch_bank[0][1][3] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[1][3]
error_cnt_ch_bank[0][1][4] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[1][4]
error_cnt_ch_bank[0][1][5] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[1][5]
error_cnt_ch_bank[0][1][6] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[1][6]
error_cnt_ch_bank[0][1][7] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[1][7]
error_cnt_ch_bank[0][1][8] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[1][8]
error_cnt_ch_bank[0][1][9] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[1][9]
error_cnt_ch_bank[0][1][10] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[1][10]
error_cnt_ch_bank[0][1][11] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[1][11]
error_cnt_ch_bank[0][1][12] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[1][12]
error_cnt_ch_bank[0][1][13] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[1][13]
error_cnt_ch_bank[0][1][14] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[1][14]
error_cnt_ch_bank[0][1][15] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[1][15]
error_cnt_ch_bank[0][2][0] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[2][0]
error_cnt_ch_bank[0][2][1] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[2][1]
error_cnt_ch_bank[0][2][2] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[2][2]
error_cnt_ch_bank[0][2][3] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[2][3]
error_cnt_ch_bank[0][2][4] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[2][4]
error_cnt_ch_bank[0][2][5] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[2][5]
error_cnt_ch_bank[0][2][6] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[2][6]
error_cnt_ch_bank[0][2][7] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[2][7]
error_cnt_ch_bank[0][2][8] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[2][8]
error_cnt_ch_bank[0][2][9] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[2][9]
error_cnt_ch_bank[0][2][10] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[2][10]
error_cnt_ch_bank[0][2][11] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[2][11]
error_cnt_ch_bank[0][2][12] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[2][12]
error_cnt_ch_bank[0][2][13] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[2][13]
error_cnt_ch_bank[0][2][14] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[2][14]
error_cnt_ch_bank[0][2][15] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[2][15]
error_cnt_ch_bank[0][3][0] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[3][0]
error_cnt_ch_bank[0][3][1] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[3][1]
error_cnt_ch_bank[0][3][2] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[3][2]
error_cnt_ch_bank[0][3][3] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[3][3]
error_cnt_ch_bank[0][3][4] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[3][4]
error_cnt_ch_bank[0][3][5] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[3][5]
error_cnt_ch_bank[0][3][6] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[3][6]
error_cnt_ch_bank[0][3][7] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[3][7]
error_cnt_ch_bank[0][3][8] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[3][8]
error_cnt_ch_bank[0][3][9] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[3][9]
error_cnt_ch_bank[0][3][10] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[3][10]
error_cnt_ch_bank[0][3][11] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[3][11]
error_cnt_ch_bank[0][3][12] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[3][12]
error_cnt_ch_bank[0][3][13] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[3][13]
error_cnt_ch_bank[0][3][14] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[3][14]
error_cnt_ch_bank[0][3][15] <= xcvr_8b10b_interconnect:Connect_XVCR_Module_loop:0:XCVR_Module_gen.error_cnt_ch[3][15]


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen
RST_N => xcvr_8B10B:XCVR.reset_reset_n
RST_N => frame_gen:Data_gen_loop:0:judg_if_data_is_internal:Data_gen.SYSTEM_RESET_N
RST_N => frame_gen:Data_gen_loop:1:judg_if_data_is_internal:Data_gen.SYSTEM_RESET_N
RST_N => frame_gen:Data_gen_loop:2:judg_if_data_is_internal:Data_gen.SYSTEM_RESET_N
RST_N => frame_gen:Data_gen_loop:3:judg_if_data_is_internal:Data_gen.SYSTEM_RESET_N
RST_N => frame_check:Data_check_loop:0:judg_if_data_is_internal:Data_check.SYSTEM_RESET_N
RST_N => frame_check:Data_check_loop:1:judg_if_data_is_internal:Data_check.SYSTEM_RESET_N
RST_N => frame_check:Data_check_loop:2:judg_if_data_is_internal:Data_check.SYSTEM_RESET_N
RST_N => frame_check:Data_check_loop:3:judg_if_data_is_internal:Data_check.SYSTEM_RESET_N
RST_N => traffic:generate_traffic_loop:0:traffic.Reset_n
RST_N => traffic:generate_traffic_loop:1:traffic.Reset_n
RST_N => traffic:generate_traffic_loop:2:traffic.Reset_n
RST_N => traffic:generate_traffic_loop:3:traffic.Reset_n
RST_N => ch_sync_buffer_2ch:ch_sync_buf_2ch_01.Reset_n
RST_N => ch_sync_buffer_2ch:ch_sync_buf_2ch_23.Reset_n
RST_N => encoder_16b20b:generate_16B20B_enc_loop:0:enc.RESET_N
RST_N => encoder_16b20b:generate_16B20B_enc_loop:1:enc.RESET_N
RST_N => encoder_16b20b:generate_16B20B_enc_loop:2:enc.RESET_N
RST_N => encoder_16b20b:generate_16B20B_enc_loop:3:enc.RESET_N
RST_N => decoder_16b20b:generate_16B20B_dec_loop:0:dec.RESET_N
RST_N => decoder_16b20b:generate_16B20B_dec_loop:1:dec.RESET_N
RST_N => decoder_16b20b:generate_16B20B_dec_loop:2:dec.RESET_N
RST_N => decoder_16b20b:generate_16B20B_dec_loop:3:dec.RESET_N
RST_N => reset_ctrl:rst_ctrl.Reset_n
RST_N => comb.IN1
TX_para_external_ch[0][0] => ~NO_FANOUT~
TX_para_external_ch[0][1] => ~NO_FANOUT~
TX_para_external_ch[0][2] => ~NO_FANOUT~
TX_para_external_ch[0][3] => ~NO_FANOUT~
TX_para_external_ch[0][4] => ~NO_FANOUT~
TX_para_external_ch[0][5] => ~NO_FANOUT~
TX_para_external_ch[0][6] => ~NO_FANOUT~
TX_para_external_ch[0][7] => ~NO_FANOUT~
TX_para_external_ch[0][8] => ~NO_FANOUT~
TX_para_external_ch[0][9] => ~NO_FANOUT~
TX_para_external_ch[0][10] => ~NO_FANOUT~
TX_para_external_ch[0][11] => ~NO_FANOUT~
TX_para_external_ch[0][12] => ~NO_FANOUT~
TX_para_external_ch[0][13] => ~NO_FANOUT~
TX_para_external_ch[0][14] => ~NO_FANOUT~
TX_para_external_ch[0][15] => ~NO_FANOUT~
TX_para_external_ch[1][0] => ~NO_FANOUT~
TX_para_external_ch[1][1] => ~NO_FANOUT~
TX_para_external_ch[1][2] => ~NO_FANOUT~
TX_para_external_ch[1][3] => ~NO_FANOUT~
TX_para_external_ch[1][4] => ~NO_FANOUT~
TX_para_external_ch[1][5] => ~NO_FANOUT~
TX_para_external_ch[1][6] => ~NO_FANOUT~
TX_para_external_ch[1][7] => ~NO_FANOUT~
TX_para_external_ch[1][8] => ~NO_FANOUT~
TX_para_external_ch[1][9] => ~NO_FANOUT~
TX_para_external_ch[1][10] => ~NO_FANOUT~
TX_para_external_ch[1][11] => ~NO_FANOUT~
TX_para_external_ch[1][12] => ~NO_FANOUT~
TX_para_external_ch[1][13] => ~NO_FANOUT~
TX_para_external_ch[1][14] => ~NO_FANOUT~
TX_para_external_ch[1][15] => ~NO_FANOUT~
TX_para_external_ch[2][0] => ~NO_FANOUT~
TX_para_external_ch[2][1] => ~NO_FANOUT~
TX_para_external_ch[2][2] => ~NO_FANOUT~
TX_para_external_ch[2][3] => ~NO_FANOUT~
TX_para_external_ch[2][4] => ~NO_FANOUT~
TX_para_external_ch[2][5] => ~NO_FANOUT~
TX_para_external_ch[2][6] => ~NO_FANOUT~
TX_para_external_ch[2][7] => ~NO_FANOUT~
TX_para_external_ch[2][8] => ~NO_FANOUT~
TX_para_external_ch[2][9] => ~NO_FANOUT~
TX_para_external_ch[2][10] => ~NO_FANOUT~
TX_para_external_ch[2][11] => ~NO_FANOUT~
TX_para_external_ch[2][12] => ~NO_FANOUT~
TX_para_external_ch[2][13] => ~NO_FANOUT~
TX_para_external_ch[2][14] => ~NO_FANOUT~
TX_para_external_ch[2][15] => ~NO_FANOUT~
TX_para_external_ch[3][0] => ~NO_FANOUT~
TX_para_external_ch[3][1] => ~NO_FANOUT~
TX_para_external_ch[3][2] => ~NO_FANOUT~
TX_para_external_ch[3][3] => ~NO_FANOUT~
TX_para_external_ch[3][4] => ~NO_FANOUT~
TX_para_external_ch[3][5] => ~NO_FANOUT~
TX_para_external_ch[3][6] => ~NO_FANOUT~
TX_para_external_ch[3][7] => ~NO_FANOUT~
TX_para_external_ch[3][8] => ~NO_FANOUT~
TX_para_external_ch[3][9] => ~NO_FANOUT~
TX_para_external_ch[3][10] => ~NO_FANOUT~
TX_para_external_ch[3][11] => ~NO_FANOUT~
TX_para_external_ch[3][12] => ~NO_FANOUT~
TX_para_external_ch[3][13] => ~NO_FANOUT~
TX_para_external_ch[3][14] => ~NO_FANOUT~
TX_para_external_ch[3][15] => ~NO_FANOUT~
RX_para_external_ch[0][0] <= <GND>
RX_para_external_ch[0][1] <= <GND>
RX_para_external_ch[0][2] <= <GND>
RX_para_external_ch[0][3] <= <GND>
RX_para_external_ch[0][4] <= <GND>
RX_para_external_ch[0][5] <= <GND>
RX_para_external_ch[0][6] <= <GND>
RX_para_external_ch[0][7] <= <GND>
RX_para_external_ch[0][8] <= <GND>
RX_para_external_ch[0][9] <= <GND>
RX_para_external_ch[0][10] <= <GND>
RX_para_external_ch[0][11] <= <GND>
RX_para_external_ch[0][12] <= <GND>
RX_para_external_ch[0][13] <= <GND>
RX_para_external_ch[0][14] <= <GND>
RX_para_external_ch[0][15] <= <GND>
RX_para_external_ch[1][0] <= <GND>
RX_para_external_ch[1][1] <= <GND>
RX_para_external_ch[1][2] <= <GND>
RX_para_external_ch[1][3] <= <GND>
RX_para_external_ch[1][4] <= <GND>
RX_para_external_ch[1][5] <= <GND>
RX_para_external_ch[1][6] <= <GND>
RX_para_external_ch[1][7] <= <GND>
RX_para_external_ch[1][8] <= <GND>
RX_para_external_ch[1][9] <= <GND>
RX_para_external_ch[1][10] <= <GND>
RX_para_external_ch[1][11] <= <GND>
RX_para_external_ch[1][12] <= <GND>
RX_para_external_ch[1][13] <= <GND>
RX_para_external_ch[1][14] <= <GND>
RX_para_external_ch[1][15] <= <GND>
RX_para_external_ch[2][0] <= <GND>
RX_para_external_ch[2][1] <= <GND>
RX_para_external_ch[2][2] <= <GND>
RX_para_external_ch[2][3] <= <GND>
RX_para_external_ch[2][4] <= <GND>
RX_para_external_ch[2][5] <= <GND>
RX_para_external_ch[2][6] <= <GND>
RX_para_external_ch[2][7] <= <GND>
RX_para_external_ch[2][8] <= <GND>
RX_para_external_ch[2][9] <= <GND>
RX_para_external_ch[2][10] <= <GND>
RX_para_external_ch[2][11] <= <GND>
RX_para_external_ch[2][12] <= <GND>
RX_para_external_ch[2][13] <= <GND>
RX_para_external_ch[2][14] <= <GND>
RX_para_external_ch[2][15] <= <GND>
RX_para_external_ch[3][0] <= <GND>
RX_para_external_ch[3][1] <= <GND>
RX_para_external_ch[3][2] <= <GND>
RX_para_external_ch[3][3] <= <GND>
RX_para_external_ch[3][4] <= <GND>
RX_para_external_ch[3][5] <= <GND>
RX_para_external_ch[3][6] <= <GND>
RX_para_external_ch[3][7] <= <GND>
RX_para_external_ch[3][8] <= <GND>
RX_para_external_ch[3][9] <= <GND>
RX_para_external_ch[3][10] <= <GND>
RX_para_external_ch[3][11] <= <GND>
RX_para_external_ch[3][12] <= <GND>
RX_para_external_ch[3][13] <= <GND>
RX_para_external_ch[3][14] <= <GND>
RX_para_external_ch[3][15] <= <GND>
TX_para_external_clk_ch[0] <= <GND>
TX_para_external_clk_ch[1] <= <GND>
TX_para_external_clk_ch[2] <= <GND>
TX_para_external_clk_ch[3] <= <GND>
RX_para_external_clk_ch[0] <= <GND>
RX_para_external_clk_ch[1] <= <GND>
RX_para_external_clk_ch[2] <= <GND>
RX_para_external_clk_ch[3] <= <GND>
tx_traffic_ready_ext_ch <= <GND>
rx_traffic_ready_ext_ch <= <GND>
error_cnt_ch[0][0] <= frame_check:Data_check_loop:0:judg_if_data_is_internal:Data_check.ERROR_COUNT[0]
error_cnt_ch[0][1] <= frame_check:Data_check_loop:0:judg_if_data_is_internal:Data_check.ERROR_COUNT[1]
error_cnt_ch[0][2] <= frame_check:Data_check_loop:0:judg_if_data_is_internal:Data_check.ERROR_COUNT[2]
error_cnt_ch[0][3] <= frame_check:Data_check_loop:0:judg_if_data_is_internal:Data_check.ERROR_COUNT[3]
error_cnt_ch[0][4] <= frame_check:Data_check_loop:0:judg_if_data_is_internal:Data_check.ERROR_COUNT[4]
error_cnt_ch[0][5] <= frame_check:Data_check_loop:0:judg_if_data_is_internal:Data_check.ERROR_COUNT[5]
error_cnt_ch[0][6] <= frame_check:Data_check_loop:0:judg_if_data_is_internal:Data_check.ERROR_COUNT[6]
error_cnt_ch[0][7] <= frame_check:Data_check_loop:0:judg_if_data_is_internal:Data_check.ERROR_COUNT[7]
error_cnt_ch[0][8] <= frame_check:Data_check_loop:0:judg_if_data_is_internal:Data_check.ERROR_COUNT[8]
error_cnt_ch[0][9] <= frame_check:Data_check_loop:0:judg_if_data_is_internal:Data_check.ERROR_COUNT[9]
error_cnt_ch[0][10] <= frame_check:Data_check_loop:0:judg_if_data_is_internal:Data_check.ERROR_COUNT[10]
error_cnt_ch[0][11] <= frame_check:Data_check_loop:0:judg_if_data_is_internal:Data_check.ERROR_COUNT[11]
error_cnt_ch[0][12] <= frame_check:Data_check_loop:0:judg_if_data_is_internal:Data_check.ERROR_COUNT[12]
error_cnt_ch[0][13] <= frame_check:Data_check_loop:0:judg_if_data_is_internal:Data_check.ERROR_COUNT[13]
error_cnt_ch[0][14] <= frame_check:Data_check_loop:0:judg_if_data_is_internal:Data_check.ERROR_COUNT[14]
error_cnt_ch[0][15] <= frame_check:Data_check_loop:0:judg_if_data_is_internal:Data_check.ERROR_COUNT[15]
error_cnt_ch[1][0] <= frame_check:Data_check_loop:1:judg_if_data_is_internal:Data_check.ERROR_COUNT[0]
error_cnt_ch[1][1] <= frame_check:Data_check_loop:1:judg_if_data_is_internal:Data_check.ERROR_COUNT[1]
error_cnt_ch[1][2] <= frame_check:Data_check_loop:1:judg_if_data_is_internal:Data_check.ERROR_COUNT[2]
error_cnt_ch[1][3] <= frame_check:Data_check_loop:1:judg_if_data_is_internal:Data_check.ERROR_COUNT[3]
error_cnt_ch[1][4] <= frame_check:Data_check_loop:1:judg_if_data_is_internal:Data_check.ERROR_COUNT[4]
error_cnt_ch[1][5] <= frame_check:Data_check_loop:1:judg_if_data_is_internal:Data_check.ERROR_COUNT[5]
error_cnt_ch[1][6] <= frame_check:Data_check_loop:1:judg_if_data_is_internal:Data_check.ERROR_COUNT[6]
error_cnt_ch[1][7] <= frame_check:Data_check_loop:1:judg_if_data_is_internal:Data_check.ERROR_COUNT[7]
error_cnt_ch[1][8] <= frame_check:Data_check_loop:1:judg_if_data_is_internal:Data_check.ERROR_COUNT[8]
error_cnt_ch[1][9] <= frame_check:Data_check_loop:1:judg_if_data_is_internal:Data_check.ERROR_COUNT[9]
error_cnt_ch[1][10] <= frame_check:Data_check_loop:1:judg_if_data_is_internal:Data_check.ERROR_COUNT[10]
error_cnt_ch[1][11] <= frame_check:Data_check_loop:1:judg_if_data_is_internal:Data_check.ERROR_COUNT[11]
error_cnt_ch[1][12] <= frame_check:Data_check_loop:1:judg_if_data_is_internal:Data_check.ERROR_COUNT[12]
error_cnt_ch[1][13] <= frame_check:Data_check_loop:1:judg_if_data_is_internal:Data_check.ERROR_COUNT[13]
error_cnt_ch[1][14] <= frame_check:Data_check_loop:1:judg_if_data_is_internal:Data_check.ERROR_COUNT[14]
error_cnt_ch[1][15] <= frame_check:Data_check_loop:1:judg_if_data_is_internal:Data_check.ERROR_COUNT[15]
error_cnt_ch[2][0] <= frame_check:Data_check_loop:2:judg_if_data_is_internal:Data_check.ERROR_COUNT[0]
error_cnt_ch[2][1] <= frame_check:Data_check_loop:2:judg_if_data_is_internal:Data_check.ERROR_COUNT[1]
error_cnt_ch[2][2] <= frame_check:Data_check_loop:2:judg_if_data_is_internal:Data_check.ERROR_COUNT[2]
error_cnt_ch[2][3] <= frame_check:Data_check_loop:2:judg_if_data_is_internal:Data_check.ERROR_COUNT[3]
error_cnt_ch[2][4] <= frame_check:Data_check_loop:2:judg_if_data_is_internal:Data_check.ERROR_COUNT[4]
error_cnt_ch[2][5] <= frame_check:Data_check_loop:2:judg_if_data_is_internal:Data_check.ERROR_COUNT[5]
error_cnt_ch[2][6] <= frame_check:Data_check_loop:2:judg_if_data_is_internal:Data_check.ERROR_COUNT[6]
error_cnt_ch[2][7] <= frame_check:Data_check_loop:2:judg_if_data_is_internal:Data_check.ERROR_COUNT[7]
error_cnt_ch[2][8] <= frame_check:Data_check_loop:2:judg_if_data_is_internal:Data_check.ERROR_COUNT[8]
error_cnt_ch[2][9] <= frame_check:Data_check_loop:2:judg_if_data_is_internal:Data_check.ERROR_COUNT[9]
error_cnt_ch[2][10] <= frame_check:Data_check_loop:2:judg_if_data_is_internal:Data_check.ERROR_COUNT[10]
error_cnt_ch[2][11] <= frame_check:Data_check_loop:2:judg_if_data_is_internal:Data_check.ERROR_COUNT[11]
error_cnt_ch[2][12] <= frame_check:Data_check_loop:2:judg_if_data_is_internal:Data_check.ERROR_COUNT[12]
error_cnt_ch[2][13] <= frame_check:Data_check_loop:2:judg_if_data_is_internal:Data_check.ERROR_COUNT[13]
error_cnt_ch[2][14] <= frame_check:Data_check_loop:2:judg_if_data_is_internal:Data_check.ERROR_COUNT[14]
error_cnt_ch[2][15] <= frame_check:Data_check_loop:2:judg_if_data_is_internal:Data_check.ERROR_COUNT[15]
error_cnt_ch[3][0] <= frame_check:Data_check_loop:3:judg_if_data_is_internal:Data_check.ERROR_COUNT[0]
error_cnt_ch[3][1] <= frame_check:Data_check_loop:3:judg_if_data_is_internal:Data_check.ERROR_COUNT[1]
error_cnt_ch[3][2] <= frame_check:Data_check_loop:3:judg_if_data_is_internal:Data_check.ERROR_COUNT[2]
error_cnt_ch[3][3] <= frame_check:Data_check_loop:3:judg_if_data_is_internal:Data_check.ERROR_COUNT[3]
error_cnt_ch[3][4] <= frame_check:Data_check_loop:3:judg_if_data_is_internal:Data_check.ERROR_COUNT[4]
error_cnt_ch[3][5] <= frame_check:Data_check_loop:3:judg_if_data_is_internal:Data_check.ERROR_COUNT[5]
error_cnt_ch[3][6] <= frame_check:Data_check_loop:3:judg_if_data_is_internal:Data_check.ERROR_COUNT[6]
error_cnt_ch[3][7] <= frame_check:Data_check_loop:3:judg_if_data_is_internal:Data_check.ERROR_COUNT[7]
error_cnt_ch[3][8] <= frame_check:Data_check_loop:3:judg_if_data_is_internal:Data_check.ERROR_COUNT[8]
error_cnt_ch[3][9] <= frame_check:Data_check_loop:3:judg_if_data_is_internal:Data_check.ERROR_COUNT[9]
error_cnt_ch[3][10] <= frame_check:Data_check_loop:3:judg_if_data_is_internal:Data_check.ERROR_COUNT[10]
error_cnt_ch[3][11] <= frame_check:Data_check_loop:3:judg_if_data_is_internal:Data_check.ERROR_COUNT[11]
error_cnt_ch[3][12] <= frame_check:Data_check_loop:3:judg_if_data_is_internal:Data_check.ERROR_COUNT[12]
error_cnt_ch[3][13] <= frame_check:Data_check_loop:3:judg_if_data_is_internal:Data_check.ERROR_COUNT[13]
error_cnt_ch[3][14] <= frame_check:Data_check_loop:3:judg_if_data_is_internal:Data_check.ERROR_COUNT[14]
error_cnt_ch[3][15] <= frame_check:Data_check_loop:3:judg_if_data_is_internal:Data_check.ERROR_COUNT[15]
XCVR_Ref_Clock => xcvr_8B10B:XCVR.clk_clk
XCVR_Ref_Clock => xcvr_8B10B:XCVR.xcvr_reset_control_0_clock_clk
XCVR_Ref_Clock => reset_ctrl:rst_ctrl.INIT_CLK
RX_ser[0] => xcvr_8B10B:XCVR.xcvr_native_a10_0_rx_serial_data_ch0_rx_serial_data
RX_ser[1] => xcvr_8B10B:XCVR.xcvr_native_a10_0_rx_serial_data_ch1_rx_serial_data
RX_ser[2] => xcvr_8B10B:XCVR.xcvr_native_a10_0_rx_serial_data_ch2_rx_serial_data
RX_ser[3] => xcvr_8B10B:XCVR.xcvr_native_a10_0_rx_serial_data_ch3_rx_serial_data
TX_ser[0] <= xcvr_8B10B:XCVR.xcvr_native_a10_0_tx_serial_data_ch0_tx_serial_data
TX_ser[1] <= xcvr_8B10B:XCVR.xcvr_native_a10_0_tx_serial_data_ch1_tx_serial_data
TX_ser[2] <= xcvr_8B10B:XCVR.xcvr_native_a10_0_tx_serial_data_ch2_tx_serial_data
TX_ser[3] <= xcvr_8B10B:XCVR.xcvr_native_a10_0_tx_serial_data_ch3_tx_serial_data


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR
clk_clk => xcvr_8B10B_altera_xcvr_atx_pll_a10_181_ubmonnq:xcvr_atx_pll_a10_0.pll_refclk0
clk_clk => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_cdr_refclk0
reset_reset_n => ~NO_FANOUT~
xcvr_native_a10_0_rx_clkout_ch0_clk <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_clkout[0]
xcvr_native_a10_0_rx_clkout_ch1_clk <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_clkout[1]
xcvr_native_a10_0_rx_clkout_ch2_clk <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_clkout[2]
xcvr_native_a10_0_rx_clkout_ch3_clk <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_clkout[3]
xcvr_native_a10_0_rx_coreclkin_ch0_clk => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_coreclkin[0]
xcvr_native_a10_0_rx_coreclkin_ch1_clk => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_coreclkin[1]
xcvr_native_a10_0_rx_coreclkin_ch2_clk => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_coreclkin[2]
xcvr_native_a10_0_rx_coreclkin_ch3_clk => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_coreclkin[3]
xcvr_native_a10_0_rx_parallel_data_ch0_rx_parallel_data[0] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[0]
xcvr_native_a10_0_rx_parallel_data_ch0_rx_parallel_data[1] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[1]
xcvr_native_a10_0_rx_parallel_data_ch0_rx_parallel_data[2] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[2]
xcvr_native_a10_0_rx_parallel_data_ch0_rx_parallel_data[3] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[3]
xcvr_native_a10_0_rx_parallel_data_ch0_rx_parallel_data[4] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[4]
xcvr_native_a10_0_rx_parallel_data_ch0_rx_parallel_data[5] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[5]
xcvr_native_a10_0_rx_parallel_data_ch0_rx_parallel_data[6] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[6]
xcvr_native_a10_0_rx_parallel_data_ch0_rx_parallel_data[7] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[7]
xcvr_native_a10_0_rx_parallel_data_ch0_rx_parallel_data[8] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[8]
xcvr_native_a10_0_rx_parallel_data_ch0_rx_parallel_data[9] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[9]
xcvr_native_a10_0_rx_parallel_data_ch0_rx_parallel_data[10] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[16]
xcvr_native_a10_0_rx_parallel_data_ch0_rx_parallel_data[11] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[17]
xcvr_native_a10_0_rx_parallel_data_ch0_rx_parallel_data[12] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[18]
xcvr_native_a10_0_rx_parallel_data_ch0_rx_parallel_data[13] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[19]
xcvr_native_a10_0_rx_parallel_data_ch0_rx_parallel_data[14] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[20]
xcvr_native_a10_0_rx_parallel_data_ch0_rx_parallel_data[15] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[21]
xcvr_native_a10_0_rx_parallel_data_ch0_rx_parallel_data[16] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[22]
xcvr_native_a10_0_rx_parallel_data_ch0_rx_parallel_data[17] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[23]
xcvr_native_a10_0_rx_parallel_data_ch0_rx_parallel_data[18] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[24]
xcvr_native_a10_0_rx_parallel_data_ch0_rx_parallel_data[19] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[25]
xcvr_native_a10_0_rx_parallel_data_ch1_rx_parallel_data[0] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[128]
xcvr_native_a10_0_rx_parallel_data_ch1_rx_parallel_data[1] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[129]
xcvr_native_a10_0_rx_parallel_data_ch1_rx_parallel_data[2] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[130]
xcvr_native_a10_0_rx_parallel_data_ch1_rx_parallel_data[3] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[131]
xcvr_native_a10_0_rx_parallel_data_ch1_rx_parallel_data[4] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[132]
xcvr_native_a10_0_rx_parallel_data_ch1_rx_parallel_data[5] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[133]
xcvr_native_a10_0_rx_parallel_data_ch1_rx_parallel_data[6] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[134]
xcvr_native_a10_0_rx_parallel_data_ch1_rx_parallel_data[7] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[135]
xcvr_native_a10_0_rx_parallel_data_ch1_rx_parallel_data[8] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[136]
xcvr_native_a10_0_rx_parallel_data_ch1_rx_parallel_data[9] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[137]
xcvr_native_a10_0_rx_parallel_data_ch1_rx_parallel_data[10] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[144]
xcvr_native_a10_0_rx_parallel_data_ch1_rx_parallel_data[11] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[145]
xcvr_native_a10_0_rx_parallel_data_ch1_rx_parallel_data[12] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[146]
xcvr_native_a10_0_rx_parallel_data_ch1_rx_parallel_data[13] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[147]
xcvr_native_a10_0_rx_parallel_data_ch1_rx_parallel_data[14] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[148]
xcvr_native_a10_0_rx_parallel_data_ch1_rx_parallel_data[15] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[149]
xcvr_native_a10_0_rx_parallel_data_ch1_rx_parallel_data[16] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[150]
xcvr_native_a10_0_rx_parallel_data_ch1_rx_parallel_data[17] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[151]
xcvr_native_a10_0_rx_parallel_data_ch1_rx_parallel_data[18] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[152]
xcvr_native_a10_0_rx_parallel_data_ch1_rx_parallel_data[19] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[153]
xcvr_native_a10_0_rx_parallel_data_ch2_rx_parallel_data[0] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[256]
xcvr_native_a10_0_rx_parallel_data_ch2_rx_parallel_data[1] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[257]
xcvr_native_a10_0_rx_parallel_data_ch2_rx_parallel_data[2] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[258]
xcvr_native_a10_0_rx_parallel_data_ch2_rx_parallel_data[3] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[259]
xcvr_native_a10_0_rx_parallel_data_ch2_rx_parallel_data[4] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[260]
xcvr_native_a10_0_rx_parallel_data_ch2_rx_parallel_data[5] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[261]
xcvr_native_a10_0_rx_parallel_data_ch2_rx_parallel_data[6] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[262]
xcvr_native_a10_0_rx_parallel_data_ch2_rx_parallel_data[7] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[263]
xcvr_native_a10_0_rx_parallel_data_ch2_rx_parallel_data[8] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[264]
xcvr_native_a10_0_rx_parallel_data_ch2_rx_parallel_data[9] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[265]
xcvr_native_a10_0_rx_parallel_data_ch2_rx_parallel_data[10] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[272]
xcvr_native_a10_0_rx_parallel_data_ch2_rx_parallel_data[11] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[273]
xcvr_native_a10_0_rx_parallel_data_ch2_rx_parallel_data[12] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[274]
xcvr_native_a10_0_rx_parallel_data_ch2_rx_parallel_data[13] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[275]
xcvr_native_a10_0_rx_parallel_data_ch2_rx_parallel_data[14] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[276]
xcvr_native_a10_0_rx_parallel_data_ch2_rx_parallel_data[15] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[277]
xcvr_native_a10_0_rx_parallel_data_ch2_rx_parallel_data[16] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[278]
xcvr_native_a10_0_rx_parallel_data_ch2_rx_parallel_data[17] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[279]
xcvr_native_a10_0_rx_parallel_data_ch2_rx_parallel_data[18] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[280]
xcvr_native_a10_0_rx_parallel_data_ch2_rx_parallel_data[19] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[281]
xcvr_native_a10_0_rx_parallel_data_ch3_rx_parallel_data[0] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[384]
xcvr_native_a10_0_rx_parallel_data_ch3_rx_parallel_data[1] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[385]
xcvr_native_a10_0_rx_parallel_data_ch3_rx_parallel_data[2] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[386]
xcvr_native_a10_0_rx_parallel_data_ch3_rx_parallel_data[3] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[387]
xcvr_native_a10_0_rx_parallel_data_ch3_rx_parallel_data[4] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[388]
xcvr_native_a10_0_rx_parallel_data_ch3_rx_parallel_data[5] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[389]
xcvr_native_a10_0_rx_parallel_data_ch3_rx_parallel_data[6] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[390]
xcvr_native_a10_0_rx_parallel_data_ch3_rx_parallel_data[7] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[391]
xcvr_native_a10_0_rx_parallel_data_ch3_rx_parallel_data[8] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[392]
xcvr_native_a10_0_rx_parallel_data_ch3_rx_parallel_data[9] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[393]
xcvr_native_a10_0_rx_parallel_data_ch3_rx_parallel_data[10] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[400]
xcvr_native_a10_0_rx_parallel_data_ch3_rx_parallel_data[11] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[401]
xcvr_native_a10_0_rx_parallel_data_ch3_rx_parallel_data[12] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[402]
xcvr_native_a10_0_rx_parallel_data_ch3_rx_parallel_data[13] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[403]
xcvr_native_a10_0_rx_parallel_data_ch3_rx_parallel_data[14] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[404]
xcvr_native_a10_0_rx_parallel_data_ch3_rx_parallel_data[15] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[405]
xcvr_native_a10_0_rx_parallel_data_ch3_rx_parallel_data[16] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[406]
xcvr_native_a10_0_rx_parallel_data_ch3_rx_parallel_data[17] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[407]
xcvr_native_a10_0_rx_parallel_data_ch3_rx_parallel_data[18] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[408]
xcvr_native_a10_0_rx_parallel_data_ch3_rx_parallel_data[19] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[409]
xcvr_native_a10_0_rx_patterndetect_ch0_rx_patterndetect[0] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[12]
xcvr_native_a10_0_rx_patterndetect_ch0_rx_patterndetect[1] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[28]
xcvr_native_a10_0_rx_patterndetect_ch1_rx_patterndetect[0] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[140]
xcvr_native_a10_0_rx_patterndetect_ch1_rx_patterndetect[1] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[156]
xcvr_native_a10_0_rx_patterndetect_ch2_rx_patterndetect[0] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[268]
xcvr_native_a10_0_rx_patterndetect_ch2_rx_patterndetect[1] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[284]
xcvr_native_a10_0_rx_patterndetect_ch3_rx_patterndetect[0] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[396]
xcvr_native_a10_0_rx_patterndetect_ch3_rx_patterndetect[1] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[412]
xcvr_native_a10_0_rx_serial_data_ch0_rx_serial_data => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_serial_data[0]
xcvr_native_a10_0_rx_serial_data_ch1_rx_serial_data => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_serial_data[1]
xcvr_native_a10_0_rx_serial_data_ch2_rx_serial_data => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_serial_data[2]
xcvr_native_a10_0_rx_serial_data_ch3_rx_serial_data => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_serial_data[3]
xcvr_native_a10_0_rx_seriallpbken_ch0_rx_seriallpbken => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_seriallpbken[0]
xcvr_native_a10_0_rx_seriallpbken_ch1_rx_seriallpbken => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_seriallpbken[1]
xcvr_native_a10_0_rx_seriallpbken_ch2_rx_seriallpbken => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_seriallpbken[2]
xcvr_native_a10_0_rx_seriallpbken_ch3_rx_seriallpbken => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_seriallpbken[3]
xcvr_native_a10_0_rx_std_wa_patternalign_ch0_rx_std_wa_patternalign => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_std_wa_patternalign[0]
xcvr_native_a10_0_rx_std_wa_patternalign_ch1_rx_std_wa_patternalign => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_std_wa_patternalign[1]
xcvr_native_a10_0_rx_std_wa_patternalign_ch2_rx_std_wa_patternalign => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_std_wa_patternalign[2]
xcvr_native_a10_0_rx_std_wa_patternalign_ch3_rx_std_wa_patternalign => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_std_wa_patternalign[3]
xcvr_native_a10_0_rx_syncstatus_ch0_rx_syncstatus[0] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[10]
xcvr_native_a10_0_rx_syncstatus_ch0_rx_syncstatus[1] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[26]
xcvr_native_a10_0_rx_syncstatus_ch1_rx_syncstatus[0] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[138]
xcvr_native_a10_0_rx_syncstatus_ch1_rx_syncstatus[1] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[154]
xcvr_native_a10_0_rx_syncstatus_ch2_rx_syncstatus[0] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[266]
xcvr_native_a10_0_rx_syncstatus_ch2_rx_syncstatus[1] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[282]
xcvr_native_a10_0_rx_syncstatus_ch3_rx_syncstatus[0] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[394]
xcvr_native_a10_0_rx_syncstatus_ch3_rx_syncstatus[1] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[410]
xcvr_native_a10_0_tx_clkout_ch0_clk <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_clkout[0]
xcvr_native_a10_0_tx_clkout_ch1_clk <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_clkout[1]
xcvr_native_a10_0_tx_clkout_ch2_clk <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_clkout[2]
xcvr_native_a10_0_tx_clkout_ch3_clk <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_clkout[3]
xcvr_native_a10_0_tx_coreclkin_ch0_clk => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_coreclkin[0]
xcvr_native_a10_0_tx_coreclkin_ch1_clk => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_coreclkin[1]
xcvr_native_a10_0_tx_coreclkin_ch2_clk => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_coreclkin[2]
xcvr_native_a10_0_tx_coreclkin_ch3_clk => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_coreclkin[3]
xcvr_native_a10_0_tx_parallel_data_ch0_tx_parallel_data[0] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[0]
xcvr_native_a10_0_tx_parallel_data_ch0_tx_parallel_data[1] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[1]
xcvr_native_a10_0_tx_parallel_data_ch0_tx_parallel_data[2] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[2]
xcvr_native_a10_0_tx_parallel_data_ch0_tx_parallel_data[3] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[3]
xcvr_native_a10_0_tx_parallel_data_ch0_tx_parallel_data[4] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[4]
xcvr_native_a10_0_tx_parallel_data_ch0_tx_parallel_data[5] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[5]
xcvr_native_a10_0_tx_parallel_data_ch0_tx_parallel_data[6] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[6]
xcvr_native_a10_0_tx_parallel_data_ch0_tx_parallel_data[7] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[7]
xcvr_native_a10_0_tx_parallel_data_ch0_tx_parallel_data[8] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[8]
xcvr_native_a10_0_tx_parallel_data_ch0_tx_parallel_data[9] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[9]
xcvr_native_a10_0_tx_parallel_data_ch0_tx_parallel_data[10] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[11]
xcvr_native_a10_0_tx_parallel_data_ch0_tx_parallel_data[11] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[12]
xcvr_native_a10_0_tx_parallel_data_ch0_tx_parallel_data[12] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[13]
xcvr_native_a10_0_tx_parallel_data_ch0_tx_parallel_data[13] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[14]
xcvr_native_a10_0_tx_parallel_data_ch0_tx_parallel_data[14] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[15]
xcvr_native_a10_0_tx_parallel_data_ch0_tx_parallel_data[15] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[16]
xcvr_native_a10_0_tx_parallel_data_ch0_tx_parallel_data[16] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[17]
xcvr_native_a10_0_tx_parallel_data_ch0_tx_parallel_data[17] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[18]
xcvr_native_a10_0_tx_parallel_data_ch0_tx_parallel_data[18] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[19]
xcvr_native_a10_0_tx_parallel_data_ch0_tx_parallel_data[19] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[20]
xcvr_native_a10_0_tx_parallel_data_ch1_tx_parallel_data[0] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[128]
xcvr_native_a10_0_tx_parallel_data_ch1_tx_parallel_data[1] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[129]
xcvr_native_a10_0_tx_parallel_data_ch1_tx_parallel_data[2] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[130]
xcvr_native_a10_0_tx_parallel_data_ch1_tx_parallel_data[3] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[131]
xcvr_native_a10_0_tx_parallel_data_ch1_tx_parallel_data[4] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[132]
xcvr_native_a10_0_tx_parallel_data_ch1_tx_parallel_data[5] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[133]
xcvr_native_a10_0_tx_parallel_data_ch1_tx_parallel_data[6] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[134]
xcvr_native_a10_0_tx_parallel_data_ch1_tx_parallel_data[7] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[135]
xcvr_native_a10_0_tx_parallel_data_ch1_tx_parallel_data[8] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[136]
xcvr_native_a10_0_tx_parallel_data_ch1_tx_parallel_data[9] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[137]
xcvr_native_a10_0_tx_parallel_data_ch1_tx_parallel_data[10] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[139]
xcvr_native_a10_0_tx_parallel_data_ch1_tx_parallel_data[11] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[140]
xcvr_native_a10_0_tx_parallel_data_ch1_tx_parallel_data[12] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[141]
xcvr_native_a10_0_tx_parallel_data_ch1_tx_parallel_data[13] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[142]
xcvr_native_a10_0_tx_parallel_data_ch1_tx_parallel_data[14] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[143]
xcvr_native_a10_0_tx_parallel_data_ch1_tx_parallel_data[15] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[144]
xcvr_native_a10_0_tx_parallel_data_ch1_tx_parallel_data[16] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[145]
xcvr_native_a10_0_tx_parallel_data_ch1_tx_parallel_data[17] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[146]
xcvr_native_a10_0_tx_parallel_data_ch1_tx_parallel_data[18] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[147]
xcvr_native_a10_0_tx_parallel_data_ch1_tx_parallel_data[19] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[148]
xcvr_native_a10_0_tx_parallel_data_ch2_tx_parallel_data[0] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[256]
xcvr_native_a10_0_tx_parallel_data_ch2_tx_parallel_data[1] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[257]
xcvr_native_a10_0_tx_parallel_data_ch2_tx_parallel_data[2] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[258]
xcvr_native_a10_0_tx_parallel_data_ch2_tx_parallel_data[3] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[259]
xcvr_native_a10_0_tx_parallel_data_ch2_tx_parallel_data[4] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[260]
xcvr_native_a10_0_tx_parallel_data_ch2_tx_parallel_data[5] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[261]
xcvr_native_a10_0_tx_parallel_data_ch2_tx_parallel_data[6] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[262]
xcvr_native_a10_0_tx_parallel_data_ch2_tx_parallel_data[7] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[263]
xcvr_native_a10_0_tx_parallel_data_ch2_tx_parallel_data[8] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[264]
xcvr_native_a10_0_tx_parallel_data_ch2_tx_parallel_data[9] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[265]
xcvr_native_a10_0_tx_parallel_data_ch2_tx_parallel_data[10] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[267]
xcvr_native_a10_0_tx_parallel_data_ch2_tx_parallel_data[11] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[268]
xcvr_native_a10_0_tx_parallel_data_ch2_tx_parallel_data[12] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[269]
xcvr_native_a10_0_tx_parallel_data_ch2_tx_parallel_data[13] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[270]
xcvr_native_a10_0_tx_parallel_data_ch2_tx_parallel_data[14] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[271]
xcvr_native_a10_0_tx_parallel_data_ch2_tx_parallel_data[15] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[272]
xcvr_native_a10_0_tx_parallel_data_ch2_tx_parallel_data[16] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[273]
xcvr_native_a10_0_tx_parallel_data_ch2_tx_parallel_data[17] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[274]
xcvr_native_a10_0_tx_parallel_data_ch2_tx_parallel_data[18] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[275]
xcvr_native_a10_0_tx_parallel_data_ch2_tx_parallel_data[19] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[276]
xcvr_native_a10_0_tx_parallel_data_ch3_tx_parallel_data[0] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[384]
xcvr_native_a10_0_tx_parallel_data_ch3_tx_parallel_data[1] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[385]
xcvr_native_a10_0_tx_parallel_data_ch3_tx_parallel_data[2] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[386]
xcvr_native_a10_0_tx_parallel_data_ch3_tx_parallel_data[3] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[387]
xcvr_native_a10_0_tx_parallel_data_ch3_tx_parallel_data[4] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[388]
xcvr_native_a10_0_tx_parallel_data_ch3_tx_parallel_data[5] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[389]
xcvr_native_a10_0_tx_parallel_data_ch3_tx_parallel_data[6] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[390]
xcvr_native_a10_0_tx_parallel_data_ch3_tx_parallel_data[7] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[391]
xcvr_native_a10_0_tx_parallel_data_ch3_tx_parallel_data[8] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[392]
xcvr_native_a10_0_tx_parallel_data_ch3_tx_parallel_data[9] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[393]
xcvr_native_a10_0_tx_parallel_data_ch3_tx_parallel_data[10] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[395]
xcvr_native_a10_0_tx_parallel_data_ch3_tx_parallel_data[11] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[396]
xcvr_native_a10_0_tx_parallel_data_ch3_tx_parallel_data[12] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[397]
xcvr_native_a10_0_tx_parallel_data_ch3_tx_parallel_data[13] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[398]
xcvr_native_a10_0_tx_parallel_data_ch3_tx_parallel_data[14] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[399]
xcvr_native_a10_0_tx_parallel_data_ch3_tx_parallel_data[15] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[400]
xcvr_native_a10_0_tx_parallel_data_ch3_tx_parallel_data[16] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[401]
xcvr_native_a10_0_tx_parallel_data_ch3_tx_parallel_data[17] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[402]
xcvr_native_a10_0_tx_parallel_data_ch3_tx_parallel_data[18] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[403]
xcvr_native_a10_0_tx_parallel_data_ch3_tx_parallel_data[19] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[404]
xcvr_native_a10_0_tx_serial_data_ch0_tx_serial_data <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_serial_data[0]
xcvr_native_a10_0_tx_serial_data_ch1_tx_serial_data <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_serial_data[1]
xcvr_native_a10_0_tx_serial_data_ch2_tx_serial_data <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_serial_data[2]
xcvr_native_a10_0_tx_serial_data_ch3_tx_serial_data <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_serial_data[3]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[0] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[11]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[1] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[13]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[2] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[14]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[3] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[15]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[4] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[27]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[5] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[29]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[6] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[30]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[7] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[31]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[8] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[32]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[9] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[33]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[10] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[34]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[11] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[35]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[12] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[36]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[13] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[37]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[14] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[38]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[15] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[39]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[16] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[40]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[17] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[41]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[18] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[42]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[19] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[43]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[20] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[44]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[21] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[45]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[22] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[46]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[23] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[47]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[24] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[48]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[25] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[49]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[26] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[50]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[27] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[51]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[28] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[52]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[29] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[53]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[30] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[54]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[31] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[55]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[32] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[56]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[33] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[57]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[34] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[58]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[35] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[59]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[36] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[60]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[37] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[61]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[38] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[62]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[39] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[63]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[40] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[64]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[41] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[65]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[42] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[66]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[43] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[67]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[44] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[68]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[45] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[69]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[46] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[70]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[47] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[71]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[48] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[72]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[49] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[73]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[50] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[74]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[51] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[75]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[52] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[76]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[53] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[77]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[54] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[78]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[55] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[79]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[56] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[80]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[57] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[81]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[58] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[82]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[59] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[83]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[60] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[84]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[61] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[85]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[62] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[86]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[63] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[87]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[64] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[88]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[65] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[89]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[66] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[90]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[67] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[91]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[68] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[92]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[69] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[93]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[70] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[94]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[71] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[95]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[72] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[96]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[73] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[97]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[74] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[98]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[75] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[99]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[76] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[100]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[77] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[101]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[78] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[102]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[79] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[103]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[80] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[104]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[81] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[105]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[82] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[106]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[83] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[107]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[84] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[108]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[85] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[109]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[86] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[110]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[87] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[111]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[88] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[112]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[89] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[113]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[90] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[114]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[91] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[115]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[92] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[116]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[93] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[117]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[94] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[118]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[95] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[119]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[96] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[120]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[97] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[121]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[98] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[122]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[99] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[123]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[100] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[124]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[101] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[125]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[102] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[126]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[103] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[127]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[104] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[139]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[105] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[141]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[106] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[142]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[107] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[143]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[108] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[155]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[109] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[157]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[110] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[158]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[111] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[159]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[112] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[160]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[113] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[161]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[114] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[162]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[115] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[163]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[116] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[164]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[117] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[165]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[118] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[166]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[119] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[167]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[120] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[168]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[121] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[169]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[122] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[170]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[123] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[171]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[124] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[172]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[125] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[173]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[126] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[174]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[127] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[175]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[128] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[176]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[129] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[177]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[130] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[178]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[131] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[179]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[132] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[180]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[133] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[181]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[134] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[182]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[135] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[183]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[136] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[184]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[137] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[185]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[138] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[186]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[139] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[187]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[140] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[188]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[141] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[189]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[142] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[190]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[143] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[191]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[144] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[192]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[145] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[193]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[146] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[194]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[147] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[195]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[148] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[196]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[149] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[197]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[150] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[198]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[151] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[199]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[152] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[200]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[153] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[201]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[154] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[202]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[155] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[203]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[156] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[204]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[157] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[205]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[158] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[206]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[159] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[207]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[160] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[208]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[161] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[209]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[162] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[210]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[163] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[211]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[164] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[212]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[165] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[213]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[166] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[214]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[167] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[215]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[168] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[216]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[169] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[217]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[170] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[218]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[171] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[219]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[172] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[220]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[173] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[221]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[174] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[222]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[175] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[223]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[176] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[224]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[177] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[225]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[178] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[226]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[179] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[227]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[180] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[228]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[181] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[229]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[182] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[230]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[183] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[231]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[184] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[232]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[185] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[233]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[186] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[234]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[187] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[235]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[188] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[236]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[189] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[237]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[190] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[238]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[191] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[239]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[192] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[240]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[193] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[241]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[194] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[242]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[195] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[243]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[196] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[244]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[197] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[245]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[198] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[246]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[199] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[247]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[200] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[248]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[201] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[249]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[202] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[250]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[203] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[251]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[204] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[252]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[205] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[253]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[206] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[254]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[207] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[255]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[208] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[267]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[209] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[269]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[210] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[270]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[211] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[271]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[212] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[283]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[213] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[285]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[214] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[286]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[215] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[287]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[216] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[288]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[217] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[289]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[218] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[290]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[219] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[291]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[220] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[292]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[221] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[293]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[222] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[294]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[223] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[295]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[224] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[296]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[225] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[297]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[226] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[298]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[227] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[299]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[228] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[300]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[229] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[301]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[230] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[302]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[231] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[303]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[232] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[304]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[233] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[305]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[234] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[306]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[235] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[307]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[236] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[308]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[237] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[309]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[238] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[310]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[239] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[311]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[240] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[312]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[241] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[313]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[242] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[314]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[243] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[315]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[244] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[316]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[245] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[317]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[246] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[318]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[247] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[319]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[248] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[320]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[249] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[321]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[250] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[322]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[251] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[323]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[252] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[324]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[253] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[325]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[254] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[326]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[255] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[327]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[256] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[328]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[257] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[329]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[258] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[330]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[259] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[331]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[260] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[332]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[261] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[333]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[262] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[334]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[263] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[335]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[264] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[336]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[265] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[337]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[266] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[338]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[267] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[339]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[268] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[340]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[269] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[341]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[270] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[342]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[271] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[343]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[272] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[344]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[273] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[345]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[274] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[346]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[275] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[347]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[276] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[348]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[277] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[349]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[278] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[350]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[279] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[351]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[280] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[352]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[281] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[353]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[282] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[354]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[283] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[355]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[284] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[356]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[285] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[357]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[286] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[358]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[287] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[359]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[288] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[360]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[289] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[361]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[290] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[362]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[291] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[363]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[292] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[364]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[293] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[365]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[294] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[366]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[295] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[367]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[296] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[368]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[297] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[369]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[298] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[370]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[299] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[371]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[300] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[372]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[301] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[373]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[302] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[374]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[303] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[375]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[304] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[376]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[305] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[377]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[306] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[378]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[307] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[379]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[308] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[380]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[309] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[381]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[310] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[382]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[311] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[383]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[312] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[395]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[313] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[397]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[314] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[398]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[315] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[399]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[316] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[411]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[317] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[413]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[318] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[414]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[319] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[415]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[320] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[416]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[321] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[417]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[322] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[418]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[323] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[419]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[324] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[420]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[325] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[421]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[326] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[422]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[327] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[423]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[328] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[424]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[329] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[425]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[330] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[426]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[331] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[427]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[332] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[428]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[333] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[429]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[334] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[430]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[335] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[431]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[336] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[432]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[337] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[433]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[338] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[434]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[339] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[435]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[340] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[436]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[341] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[437]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[342] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[438]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[343] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[439]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[344] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[440]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[345] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[441]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[346] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[442]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[347] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[443]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[348] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[444]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[349] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[445]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[350] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[446]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[351] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[447]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[352] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[448]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[353] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[449]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[354] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[450]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[355] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[451]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[356] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[452]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[357] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[453]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[358] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[454]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[359] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[455]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[360] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[456]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[361] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[457]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[362] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[458]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[363] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[459]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[364] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[460]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[365] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[461]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[366] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[462]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[367] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[463]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[368] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[464]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[369] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[465]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[370] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[466]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[371] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[467]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[372] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[468]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[373] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[469]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[374] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[470]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[375] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[471]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[376] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[472]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[377] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[473]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[378] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[474]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[379] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[475]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[380] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[476]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[381] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[477]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[382] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[478]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[383] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[479]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[384] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[480]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[385] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[481]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[386] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[482]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[387] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[483]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[388] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[484]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[389] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[485]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[390] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[486]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[391] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[487]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[392] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[488]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[393] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[489]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[394] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[490]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[395] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[491]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[396] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[492]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[397] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[493]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[398] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[494]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[399] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[495]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[400] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[496]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[401] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[497]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[402] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[498]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[403] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[499]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[404] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[500]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[405] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[501]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[406] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[502]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[407] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[503]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[408] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[504]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[409] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[505]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[410] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[506]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[411] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[507]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[412] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[508]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[413] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[509]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[414] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[510]
xcvr_native_a10_0_unused_rx_parallel_data_unused_rx_parallel_data[415] <= xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.rx_parallel_data[511]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[0] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[10]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[1] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[21]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[2] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[22]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[3] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[23]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[4] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[24]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[5] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[25]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[6] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[26]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[7] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[27]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[8] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[28]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[9] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[29]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[10] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[30]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[11] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[31]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[12] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[32]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[13] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[33]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[14] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[34]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[15] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[35]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[16] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[36]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[17] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[37]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[18] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[38]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[19] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[39]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[20] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[40]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[21] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[41]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[22] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[42]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[23] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[43]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[24] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[44]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[25] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[45]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[26] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[46]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[27] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[47]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[28] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[48]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[29] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[49]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[30] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[50]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[31] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[51]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[32] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[52]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[33] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[53]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[34] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[54]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[35] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[55]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[36] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[56]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[37] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[57]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[38] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[58]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[39] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[59]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[40] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[60]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[41] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[61]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[42] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[62]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[43] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[63]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[44] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[64]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[45] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[65]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[46] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[66]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[47] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[67]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[48] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[68]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[49] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[69]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[50] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[70]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[51] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[71]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[52] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[72]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[53] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[73]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[54] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[74]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[55] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[75]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[56] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[76]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[57] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[77]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[58] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[78]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[59] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[79]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[60] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[80]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[61] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[81]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[62] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[82]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[63] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[83]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[64] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[84]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[65] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[85]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[66] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[86]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[67] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[87]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[68] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[88]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[69] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[89]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[70] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[90]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[71] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[91]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[72] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[92]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[73] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[93]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[74] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[94]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[75] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[95]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[76] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[96]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[77] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[97]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[78] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[98]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[79] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[99]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[80] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[100]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[81] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[101]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[82] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[102]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[83] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[103]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[84] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[104]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[85] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[105]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[86] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[106]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[87] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[107]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[88] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[108]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[89] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[109]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[90] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[110]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[91] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[111]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[92] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[112]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[93] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[113]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[94] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[114]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[95] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[115]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[96] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[116]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[97] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[117]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[98] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[118]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[99] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[119]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[100] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[120]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[101] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[121]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[102] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[122]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[103] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[123]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[104] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[124]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[105] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[125]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[106] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[126]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[107] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[127]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[108] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[138]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[109] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[149]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[110] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[150]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[111] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[151]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[112] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[152]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[113] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[153]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[114] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[154]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[115] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[155]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[116] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[156]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[117] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[157]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[118] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[158]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[119] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[159]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[120] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[160]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[121] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[161]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[122] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[162]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[123] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[163]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[124] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[164]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[125] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[165]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[126] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[166]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[127] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[167]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[128] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[168]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[129] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[169]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[130] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[170]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[131] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[171]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[132] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[172]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[133] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[173]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[134] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[174]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[135] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[175]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[136] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[176]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[137] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[177]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[138] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[178]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[139] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[179]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[140] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[180]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[141] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[181]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[142] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[182]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[143] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[183]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[144] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[184]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[145] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[185]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[146] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[186]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[147] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[187]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[148] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[188]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[149] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[189]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[150] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[190]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[151] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[191]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[152] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[192]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[153] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[193]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[154] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[194]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[155] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[195]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[156] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[196]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[157] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[197]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[158] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[198]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[159] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[199]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[160] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[200]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[161] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[201]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[162] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[202]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[163] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[203]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[164] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[204]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[165] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[205]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[166] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[206]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[167] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[207]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[168] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[208]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[169] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[209]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[170] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[210]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[171] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[211]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[172] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[212]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[173] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[213]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[174] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[214]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[175] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[215]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[176] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[216]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[177] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[217]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[178] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[218]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[179] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[219]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[180] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[220]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[181] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[221]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[182] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[222]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[183] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[223]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[184] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[224]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[185] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[225]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[186] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[226]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[187] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[227]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[188] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[228]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[189] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[229]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[190] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[230]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[191] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[231]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[192] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[232]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[193] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[233]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[194] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[234]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[195] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[235]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[196] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[236]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[197] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[237]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[198] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[238]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[199] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[239]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[200] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[240]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[201] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[241]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[202] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[242]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[203] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[243]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[204] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[244]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[205] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[245]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[206] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[246]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[207] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[247]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[208] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[248]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[209] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[249]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[210] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[250]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[211] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[251]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[212] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[252]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[213] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[253]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[214] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[254]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[215] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[255]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[216] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[266]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[217] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[277]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[218] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[278]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[219] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[279]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[220] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[280]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[221] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[281]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[222] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[282]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[223] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[283]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[224] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[284]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[225] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[285]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[226] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[286]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[227] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[287]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[228] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[288]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[229] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[289]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[230] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[290]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[231] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[291]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[232] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[292]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[233] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[293]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[234] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[294]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[235] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[295]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[236] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[296]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[237] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[297]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[238] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[298]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[239] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[299]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[240] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[300]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[241] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[301]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[242] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[302]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[243] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[303]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[244] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[304]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[245] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[305]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[246] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[306]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[247] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[307]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[248] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[308]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[249] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[309]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[250] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[310]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[251] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[311]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[252] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[312]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[253] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[313]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[254] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[314]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[255] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[315]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[256] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[316]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[257] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[317]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[258] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[318]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[259] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[319]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[260] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[320]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[261] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[321]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[262] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[322]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[263] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[323]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[264] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[324]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[265] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[325]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[266] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[326]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[267] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[327]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[268] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[328]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[269] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[329]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[270] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[330]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[271] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[331]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[272] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[332]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[273] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[333]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[274] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[334]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[275] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[335]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[276] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[336]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[277] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[337]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[278] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[338]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[279] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[339]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[280] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[340]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[281] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[341]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[282] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[342]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[283] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[343]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[284] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[344]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[285] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[345]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[286] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[346]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[287] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[347]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[288] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[348]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[289] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[349]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[290] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[350]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[291] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[351]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[292] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[352]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[293] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[353]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[294] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[354]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[295] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[355]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[296] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[356]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[297] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[357]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[298] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[358]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[299] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[359]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[300] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[360]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[301] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[361]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[302] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[362]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[303] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[363]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[304] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[364]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[305] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[365]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[306] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[366]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[307] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[367]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[308] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[368]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[309] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[369]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[310] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[370]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[311] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[371]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[312] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[372]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[313] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[373]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[314] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[374]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[315] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[375]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[316] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[376]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[317] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[377]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[318] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[378]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[319] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[379]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[320] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[380]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[321] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[381]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[322] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[382]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[323] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[383]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[324] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[394]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[325] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[405]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[326] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[406]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[327] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[407]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[328] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[408]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[329] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[409]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[330] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[410]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[331] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[411]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[332] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[412]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[333] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[413]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[334] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[414]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[335] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[415]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[336] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[416]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[337] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[417]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[338] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[418]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[339] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[419]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[340] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[420]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[341] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[421]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[342] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[422]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[343] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[423]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[344] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[424]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[345] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[425]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[346] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[426]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[347] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[427]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[348] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[428]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[349] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[429]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[350] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[430]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[351] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[431]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[352] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[432]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[353] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[433]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[354] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[434]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[355] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[435]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[356] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[436]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[357] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[437]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[358] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[438]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[359] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[439]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[360] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[440]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[361] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[441]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[362] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[442]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[363] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[443]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[364] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[444]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[365] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[445]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[366] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[446]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[367] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[447]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[368] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[448]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[369] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[449]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[370] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[450]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[371] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[451]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[372] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[452]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[373] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[453]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[374] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[454]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[375] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[455]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[376] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[456]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[377] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[457]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[378] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[458]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[379] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[459]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[380] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[460]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[381] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[461]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[382] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[462]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[383] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[463]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[384] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[464]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[385] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[465]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[386] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[466]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[387] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[467]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[388] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[468]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[389] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[469]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[390] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[470]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[391] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[471]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[392] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[472]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[393] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[473]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[394] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[474]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[395] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[475]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[396] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[476]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[397] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[477]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[398] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[478]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[399] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[479]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[400] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[480]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[401] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[481]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[402] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[482]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[403] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[483]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[404] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[484]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[405] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[485]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[406] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[486]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[407] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[487]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[408] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[488]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[409] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[489]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[410] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[490]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[411] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[491]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[412] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[492]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[413] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[493]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[414] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[494]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[415] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[495]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[416] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[496]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[417] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[497]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[418] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[498]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[419] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[499]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[420] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[500]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[421] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[501]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[422] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[502]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[423] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[503]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[424] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[504]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[425] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[505]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[426] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[506]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[427] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[507]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[428] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[508]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[429] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[509]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[430] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[510]
xcvr_native_a10_0_unused_tx_parallel_data_unused_tx_parallel_data[431] => xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0.tx_parallel_data[511]
xcvr_reset_control_0_clock_clk => altera_xcvr_reset_control:xcvr_reset_control_0.clock
xcvr_reset_control_0_pll_select_pll_select[0] => altera_xcvr_reset_control:xcvr_reset_control_0.pll_select[0]
xcvr_reset_control_0_reset_reset => altera_xcvr_reset_control:xcvr_reset_control_0.reset
xcvr_reset_control_0_rx_ready0_rx_ready <= altera_xcvr_reset_control:xcvr_reset_control_0.rx_ready[0]
xcvr_reset_control_0_rx_ready1_rx_ready <= altera_xcvr_reset_control:xcvr_reset_control_0.rx_ready[1]
xcvr_reset_control_0_rx_ready2_rx_ready <= altera_xcvr_reset_control:xcvr_reset_control_0.rx_ready[2]
xcvr_reset_control_0_rx_ready3_rx_ready <= altera_xcvr_reset_control:xcvr_reset_control_0.rx_ready[3]
xcvr_reset_control_0_tx_ready0_tx_ready <= altera_xcvr_reset_control:xcvr_reset_control_0.tx_ready[0]
xcvr_reset_control_0_tx_ready1_tx_ready <= altera_xcvr_reset_control:xcvr_reset_control_0.tx_ready[1]
xcvr_reset_control_0_tx_ready2_tx_ready <= altera_xcvr_reset_control:xcvr_reset_control_0.tx_ready[2]
xcvr_reset_control_0_tx_ready3_tx_ready <= altera_xcvr_reset_control:xcvr_reset_control_0.tx_ready[3]


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_atx_pll_a10_181_ubmonnq:xcvr_atx_pll_a10_0
pll_powerdown => ~NO_FANOUT~
pll_refclk0 => pll_refclk0.IN1
pll_refclk1 => pll_refclk1.IN1
pll_refclk2 => pll_refclk2.IN1
pll_refclk3 => pll_refclk3.IN1
pll_refclk4 => pll_refclk4.IN1
mcgb_aux_clk0 => mcgb_aux_clk0.IN1
mcgb_aux_clk1 => mcgb_aux_clk1.IN1
mcgb_aux_clk2 => mcgb_aux_clk2.IN1
pcie_sw[0] => pcie_sw[0].IN1
pcie_sw[1] => pcie_sw[1].IN1
tx_serial_clk <= a10_xcvr_atx_pll:a10_xcvr_atx_pll_inst.pll_serial_clk_8g
tx_serial_clk_gt <= a10_xcvr_atx_pll:a10_xcvr_atx_pll_inst.pll_serial_clk_16g
pll_locked <= pll_locked.DB_MAX_OUTPUT_PORT_TYPE
pll_pcie_clk <= a10_xcvr_atx_pll:a10_xcvr_atx_pll_inst.pll_pcie_clk
pll_cascade_clk <= a10_xcvr_atx_pll:a10_xcvr_atx_pll_inst.pll_cascade_clk
atx_to_fpll_cascade_clk <= a10_xcvr_atx_pll:a10_xcvr_atx_pll_inst.lc_to_fpll_refclk
mcgb_rst => ~NO_FANOUT~
tx_bonding_clocks[0] <= a10_xcvr_atx_pll:a10_xcvr_atx_pll_inst.tx_bonding_clocks
tx_bonding_clocks[1] <= a10_xcvr_atx_pll:a10_xcvr_atx_pll_inst.tx_bonding_clocks
tx_bonding_clocks[2] <= a10_xcvr_atx_pll:a10_xcvr_atx_pll_inst.tx_bonding_clocks
tx_bonding_clocks[3] <= a10_xcvr_atx_pll:a10_xcvr_atx_pll_inst.tx_bonding_clocks
tx_bonding_clocks[4] <= a10_xcvr_atx_pll:a10_xcvr_atx_pll_inst.tx_bonding_clocks
tx_bonding_clocks[5] <= a10_xcvr_atx_pll:a10_xcvr_atx_pll_inst.tx_bonding_clocks
mcgb_serial_clk <= a10_xcvr_atx_pll:a10_xcvr_atx_pll_inst.mcgb_serial_clk
pcie_sw_done[0] <= a10_xcvr_atx_pll:a10_xcvr_atx_pll_inst.mcgb_pcie_sw_done
pcie_sw_done[1] <= a10_xcvr_atx_pll:a10_xcvr_atx_pll_inst.mcgb_pcie_sw_done
reconfig_clk0 => reconfig_clk0.IN1
reconfig_reset0 => reconfig_reset0.IN1
reconfig_write0 => reconfig_write0.IN1
reconfig_read0 => reconfig_read0.IN1
reconfig_address0[0] => reconfig_address0[0].IN1
reconfig_address0[1] => reconfig_address0[1].IN1
reconfig_address0[2] => reconfig_address0[2].IN1
reconfig_address0[3] => reconfig_address0[3].IN1
reconfig_address0[4] => reconfig_address0[4].IN1
reconfig_address0[5] => reconfig_address0[5].IN1
reconfig_address0[6] => reconfig_address0[6].IN1
reconfig_address0[7] => reconfig_address0[7].IN1
reconfig_address0[8] => reconfig_address0[8].IN1
reconfig_address0[9] => reconfig_address0[9].IN1
reconfig_writedata0[0] => reconfig_writedata0[0].IN1
reconfig_writedata0[1] => reconfig_writedata0[1].IN1
reconfig_writedata0[2] => reconfig_writedata0[2].IN1
reconfig_writedata0[3] => reconfig_writedata0[3].IN1
reconfig_writedata0[4] => reconfig_writedata0[4].IN1
reconfig_writedata0[5] => reconfig_writedata0[5].IN1
reconfig_writedata0[6] => reconfig_writedata0[6].IN1
reconfig_writedata0[7] => reconfig_writedata0[7].IN1
reconfig_writedata0[8] => reconfig_writedata0[8].IN1
reconfig_writedata0[9] => reconfig_writedata0[9].IN1
reconfig_writedata0[10] => reconfig_writedata0[10].IN1
reconfig_writedata0[11] => reconfig_writedata0[11].IN1
reconfig_writedata0[12] => reconfig_writedata0[12].IN1
reconfig_writedata0[13] => reconfig_writedata0[13].IN1
reconfig_writedata0[14] => reconfig_writedata0[14].IN1
reconfig_writedata0[15] => reconfig_writedata0[15].IN1
reconfig_writedata0[16] => reconfig_writedata0[16].IN1
reconfig_writedata0[17] => reconfig_writedata0[17].IN1
reconfig_writedata0[18] => reconfig_writedata0[18].IN1
reconfig_writedata0[19] => reconfig_writedata0[19].IN1
reconfig_writedata0[20] => reconfig_writedata0[20].IN1
reconfig_writedata0[21] => reconfig_writedata0[21].IN1
reconfig_writedata0[22] => reconfig_writedata0[22].IN1
reconfig_writedata0[23] => reconfig_writedata0[23].IN1
reconfig_writedata0[24] => reconfig_writedata0[24].IN1
reconfig_writedata0[25] => reconfig_writedata0[25].IN1
reconfig_writedata0[26] => reconfig_writedata0[26].IN1
reconfig_writedata0[27] => reconfig_writedata0[27].IN1
reconfig_writedata0[28] => reconfig_writedata0[28].IN1
reconfig_writedata0[29] => reconfig_writedata0[29].IN1
reconfig_writedata0[30] => reconfig_writedata0[30].IN1
reconfig_writedata0[31] => reconfig_writedata0[31].IN1
reconfig_readdata0[0] <= alt_xcvr_atx_pll_rcfg_opt_logic_ubmonnq:alt_xcvr_atx_pll_optional_rcfg_logic.reconfig_readdata
reconfig_readdata0[1] <= alt_xcvr_atx_pll_rcfg_opt_logic_ubmonnq:alt_xcvr_atx_pll_optional_rcfg_logic.reconfig_readdata
reconfig_readdata0[2] <= alt_xcvr_atx_pll_rcfg_opt_logic_ubmonnq:alt_xcvr_atx_pll_optional_rcfg_logic.reconfig_readdata
reconfig_readdata0[3] <= alt_xcvr_atx_pll_rcfg_opt_logic_ubmonnq:alt_xcvr_atx_pll_optional_rcfg_logic.reconfig_readdata
reconfig_readdata0[4] <= alt_xcvr_atx_pll_rcfg_opt_logic_ubmonnq:alt_xcvr_atx_pll_optional_rcfg_logic.reconfig_readdata
reconfig_readdata0[5] <= alt_xcvr_atx_pll_rcfg_opt_logic_ubmonnq:alt_xcvr_atx_pll_optional_rcfg_logic.reconfig_readdata
reconfig_readdata0[6] <= alt_xcvr_atx_pll_rcfg_opt_logic_ubmonnq:alt_xcvr_atx_pll_optional_rcfg_logic.reconfig_readdata
reconfig_readdata0[7] <= alt_xcvr_atx_pll_rcfg_opt_logic_ubmonnq:alt_xcvr_atx_pll_optional_rcfg_logic.reconfig_readdata
reconfig_readdata0[8] <= alt_xcvr_atx_pll_rcfg_opt_logic_ubmonnq:alt_xcvr_atx_pll_optional_rcfg_logic.reconfig_readdata
reconfig_readdata0[9] <= alt_xcvr_atx_pll_rcfg_opt_logic_ubmonnq:alt_xcvr_atx_pll_optional_rcfg_logic.reconfig_readdata
reconfig_readdata0[10] <= alt_xcvr_atx_pll_rcfg_opt_logic_ubmonnq:alt_xcvr_atx_pll_optional_rcfg_logic.reconfig_readdata
reconfig_readdata0[11] <= alt_xcvr_atx_pll_rcfg_opt_logic_ubmonnq:alt_xcvr_atx_pll_optional_rcfg_logic.reconfig_readdata
reconfig_readdata0[12] <= alt_xcvr_atx_pll_rcfg_opt_logic_ubmonnq:alt_xcvr_atx_pll_optional_rcfg_logic.reconfig_readdata
reconfig_readdata0[13] <= alt_xcvr_atx_pll_rcfg_opt_logic_ubmonnq:alt_xcvr_atx_pll_optional_rcfg_logic.reconfig_readdata
reconfig_readdata0[14] <= alt_xcvr_atx_pll_rcfg_opt_logic_ubmonnq:alt_xcvr_atx_pll_optional_rcfg_logic.reconfig_readdata
reconfig_readdata0[15] <= alt_xcvr_atx_pll_rcfg_opt_logic_ubmonnq:alt_xcvr_atx_pll_optional_rcfg_logic.reconfig_readdata
reconfig_readdata0[16] <= alt_xcvr_atx_pll_rcfg_opt_logic_ubmonnq:alt_xcvr_atx_pll_optional_rcfg_logic.reconfig_readdata
reconfig_readdata0[17] <= alt_xcvr_atx_pll_rcfg_opt_logic_ubmonnq:alt_xcvr_atx_pll_optional_rcfg_logic.reconfig_readdata
reconfig_readdata0[18] <= alt_xcvr_atx_pll_rcfg_opt_logic_ubmonnq:alt_xcvr_atx_pll_optional_rcfg_logic.reconfig_readdata
reconfig_readdata0[19] <= alt_xcvr_atx_pll_rcfg_opt_logic_ubmonnq:alt_xcvr_atx_pll_optional_rcfg_logic.reconfig_readdata
reconfig_readdata0[20] <= alt_xcvr_atx_pll_rcfg_opt_logic_ubmonnq:alt_xcvr_atx_pll_optional_rcfg_logic.reconfig_readdata
reconfig_readdata0[21] <= alt_xcvr_atx_pll_rcfg_opt_logic_ubmonnq:alt_xcvr_atx_pll_optional_rcfg_logic.reconfig_readdata
reconfig_readdata0[22] <= alt_xcvr_atx_pll_rcfg_opt_logic_ubmonnq:alt_xcvr_atx_pll_optional_rcfg_logic.reconfig_readdata
reconfig_readdata0[23] <= alt_xcvr_atx_pll_rcfg_opt_logic_ubmonnq:alt_xcvr_atx_pll_optional_rcfg_logic.reconfig_readdata
reconfig_readdata0[24] <= alt_xcvr_atx_pll_rcfg_opt_logic_ubmonnq:alt_xcvr_atx_pll_optional_rcfg_logic.reconfig_readdata
reconfig_readdata0[25] <= alt_xcvr_atx_pll_rcfg_opt_logic_ubmonnq:alt_xcvr_atx_pll_optional_rcfg_logic.reconfig_readdata
reconfig_readdata0[26] <= alt_xcvr_atx_pll_rcfg_opt_logic_ubmonnq:alt_xcvr_atx_pll_optional_rcfg_logic.reconfig_readdata
reconfig_readdata0[27] <= alt_xcvr_atx_pll_rcfg_opt_logic_ubmonnq:alt_xcvr_atx_pll_optional_rcfg_logic.reconfig_readdata
reconfig_readdata0[28] <= alt_xcvr_atx_pll_rcfg_opt_logic_ubmonnq:alt_xcvr_atx_pll_optional_rcfg_logic.reconfig_readdata
reconfig_readdata0[29] <= alt_xcvr_atx_pll_rcfg_opt_logic_ubmonnq:alt_xcvr_atx_pll_optional_rcfg_logic.reconfig_readdata
reconfig_readdata0[30] <= alt_xcvr_atx_pll_rcfg_opt_logic_ubmonnq:alt_xcvr_atx_pll_optional_rcfg_logic.reconfig_readdata
reconfig_readdata0[31] <= alt_xcvr_atx_pll_rcfg_opt_logic_ubmonnq:alt_xcvr_atx_pll_optional_rcfg_logic.reconfig_readdata
avmm_busy0 <= avmm_busy0.DB_MAX_OUTPUT_PORT_TYPE
reconfig_waitrequest0 <= alt_xcvr_atx_pll_rcfg_opt_logic_ubmonnq:alt_xcvr_atx_pll_optional_rcfg_logic.reconfig_waitrequest
pll_cal_busy <= pll_cal_busy.DB_MAX_OUTPUT_PORT_TYPE
hip_cal_done <= twentynm_xcvr_avmm:a10_xcvr_avmm_inst.hip_cal_done
reconfig_clk1 => ~NO_FANOUT~
reconfig_reset1 => ~NO_FANOUT~
reconfig_write1 => ~NO_FANOUT~
reconfig_read1 => ~NO_FANOUT~
reconfig_address1[0] => ~NO_FANOUT~
reconfig_address1[1] => ~NO_FANOUT~
reconfig_address1[2] => ~NO_FANOUT~
reconfig_address1[3] => ~NO_FANOUT~
reconfig_address1[4] => ~NO_FANOUT~
reconfig_address1[5] => ~NO_FANOUT~
reconfig_address1[6] => ~NO_FANOUT~
reconfig_address1[7] => ~NO_FANOUT~
reconfig_address1[8] => ~NO_FANOUT~
reconfig_address1[9] => ~NO_FANOUT~
reconfig_writedata1[0] => ~NO_FANOUT~
reconfig_writedata1[1] => ~NO_FANOUT~
reconfig_writedata1[2] => ~NO_FANOUT~
reconfig_writedata1[3] => ~NO_FANOUT~
reconfig_writedata1[4] => ~NO_FANOUT~
reconfig_writedata1[5] => ~NO_FANOUT~
reconfig_writedata1[6] => ~NO_FANOUT~
reconfig_writedata1[7] => ~NO_FANOUT~
reconfig_writedata1[8] => ~NO_FANOUT~
reconfig_writedata1[9] => ~NO_FANOUT~
reconfig_writedata1[10] => ~NO_FANOUT~
reconfig_writedata1[11] => ~NO_FANOUT~
reconfig_writedata1[12] => ~NO_FANOUT~
reconfig_writedata1[13] => ~NO_FANOUT~
reconfig_writedata1[14] => ~NO_FANOUT~
reconfig_writedata1[15] => ~NO_FANOUT~
reconfig_writedata1[16] => ~NO_FANOUT~
reconfig_writedata1[17] => ~NO_FANOUT~
reconfig_writedata1[18] => ~NO_FANOUT~
reconfig_writedata1[19] => ~NO_FANOUT~
reconfig_writedata1[20] => ~NO_FANOUT~
reconfig_writedata1[21] => ~NO_FANOUT~
reconfig_writedata1[22] => ~NO_FANOUT~
reconfig_writedata1[23] => ~NO_FANOUT~
reconfig_writedata1[24] => ~NO_FANOUT~
reconfig_writedata1[25] => ~NO_FANOUT~
reconfig_writedata1[26] => ~NO_FANOUT~
reconfig_writedata1[27] => ~NO_FANOUT~
reconfig_writedata1[28] => ~NO_FANOUT~
reconfig_writedata1[29] => ~NO_FANOUT~
reconfig_writedata1[30] => ~NO_FANOUT~
reconfig_writedata1[31] => ~NO_FANOUT~
reconfig_readdata1[0] <= <GND>
reconfig_readdata1[1] <= <GND>
reconfig_readdata1[2] <= <GND>
reconfig_readdata1[3] <= <GND>
reconfig_readdata1[4] <= <GND>
reconfig_readdata1[5] <= <GND>
reconfig_readdata1[6] <= <GND>
reconfig_readdata1[7] <= <GND>
reconfig_readdata1[8] <= <GND>
reconfig_readdata1[9] <= <GND>
reconfig_readdata1[10] <= <GND>
reconfig_readdata1[11] <= <GND>
reconfig_readdata1[12] <= <GND>
reconfig_readdata1[13] <= <GND>
reconfig_readdata1[14] <= <GND>
reconfig_readdata1[15] <= <GND>
reconfig_readdata1[16] <= <GND>
reconfig_readdata1[17] <= <GND>
reconfig_readdata1[18] <= <GND>
reconfig_readdata1[19] <= <GND>
reconfig_readdata1[20] <= <GND>
reconfig_readdata1[21] <= <GND>
reconfig_readdata1[22] <= <GND>
reconfig_readdata1[23] <= <GND>
reconfig_readdata1[24] <= <GND>
reconfig_readdata1[25] <= <GND>
reconfig_readdata1[26] <= <GND>
reconfig_readdata1[27] <= <GND>
reconfig_readdata1[28] <= <GND>
reconfig_readdata1[29] <= <GND>
reconfig_readdata1[30] <= <GND>
reconfig_readdata1[31] <= <GND>
avmm_busy1 <= <GND>
reconfig_waitrequest1 <= <GND>
mcgb_cal_busy <= <GND>
mcgb_hip_cal_done <= <GND>
clklow <= a10_xcvr_atx_pll:a10_xcvr_atx_pll_inst.clklow
fref <= a10_xcvr_atx_pll:a10_xcvr_atx_pll_inst.fref
overrange <= a10_xcvr_atx_pll:a10_xcvr_atx_pll_inst.overrange
underrange <= a10_xcvr_atx_pll:a10_xcvr_atx_pll_inst.underrange


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_atx_pll_a10_181_ubmonnq:xcvr_atx_pll_a10_0|alt_xcvr_atx_pll_rcfg_opt_logic_ubmonnq:alt_xcvr_atx_pll_optional_rcfg_logic
reconfig_clk[0] => avmm_clk[0].DATAIN
reconfig_reset[0] => avmm_reset[0].DATAIN
reconfig_write[0] => avmm_write[0].DATAIN
reconfig_read[0] => avmm_read[0].DATAIN
reconfig_address[0] => avmm_address[0].DATAIN
reconfig_address[1] => avmm_address[1].DATAIN
reconfig_address[2] => avmm_address[2].DATAIN
reconfig_address[3] => avmm_address[3].DATAIN
reconfig_address[4] => avmm_address[4].DATAIN
reconfig_address[5] => avmm_address[5].DATAIN
reconfig_address[6] => avmm_address[6].DATAIN
reconfig_address[7] => avmm_address[7].DATAIN
reconfig_address[8] => avmm_address[8].DATAIN
reconfig_address[9] => avmm_address[9].DATAIN
reconfig_writedata[0] => avmm_writedata[0].DATAIN
reconfig_writedata[1] => avmm_writedata[1].DATAIN
reconfig_writedata[2] => avmm_writedata[2].DATAIN
reconfig_writedata[3] => avmm_writedata[3].DATAIN
reconfig_writedata[4] => avmm_writedata[4].DATAIN
reconfig_writedata[5] => avmm_writedata[5].DATAIN
reconfig_writedata[6] => avmm_writedata[6].DATAIN
reconfig_writedata[7] => avmm_writedata[7].DATAIN
reconfig_writedata[8] => ~NO_FANOUT~
reconfig_writedata[9] => ~NO_FANOUT~
reconfig_writedata[10] => ~NO_FANOUT~
reconfig_writedata[11] => ~NO_FANOUT~
reconfig_writedata[12] => ~NO_FANOUT~
reconfig_writedata[13] => ~NO_FANOUT~
reconfig_writedata[14] => ~NO_FANOUT~
reconfig_writedata[15] => ~NO_FANOUT~
reconfig_writedata[16] => ~NO_FANOUT~
reconfig_writedata[17] => ~NO_FANOUT~
reconfig_writedata[18] => ~NO_FANOUT~
reconfig_writedata[19] => ~NO_FANOUT~
reconfig_writedata[20] => ~NO_FANOUT~
reconfig_writedata[21] => ~NO_FANOUT~
reconfig_writedata[22] => ~NO_FANOUT~
reconfig_writedata[23] => ~NO_FANOUT~
reconfig_writedata[24] => ~NO_FANOUT~
reconfig_writedata[25] => ~NO_FANOUT~
reconfig_writedata[26] => ~NO_FANOUT~
reconfig_writedata[27] => ~NO_FANOUT~
reconfig_writedata[28] => ~NO_FANOUT~
reconfig_writedata[29] => ~NO_FANOUT~
reconfig_writedata[30] => ~NO_FANOUT~
reconfig_writedata[31] => ~NO_FANOUT~
reconfig_readdata[0] <= avmm_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[1] <= avmm_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[2] <= avmm_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[3] <= avmm_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[4] <= avmm_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[5] <= avmm_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[6] <= avmm_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[7] <= avmm_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[8] <= <GND>
reconfig_readdata[9] <= <GND>
reconfig_readdata[10] <= <GND>
reconfig_readdata[11] <= <GND>
reconfig_readdata[12] <= <GND>
reconfig_readdata[13] <= <GND>
reconfig_readdata[14] <= <GND>
reconfig_readdata[15] <= <GND>
reconfig_readdata[16] <= <GND>
reconfig_readdata[17] <= <GND>
reconfig_readdata[18] <= <GND>
reconfig_readdata[19] <= <GND>
reconfig_readdata[20] <= <GND>
reconfig_readdata[21] <= <GND>
reconfig_readdata[22] <= <GND>
reconfig_readdata[23] <= <GND>
reconfig_readdata[24] <= <GND>
reconfig_readdata[25] <= <GND>
reconfig_readdata[26] <= <GND>
reconfig_readdata[27] <= <GND>
reconfig_readdata[28] <= <GND>
reconfig_readdata[29] <= <GND>
reconfig_readdata[30] <= <GND>
reconfig_readdata[31] <= <GND>
reconfig_waitrequest[0] <= avmm_waitrequest[0].DB_MAX_OUTPUT_PORT_TYPE
avmm_clk[0] <= reconfig_clk[0].DB_MAX_OUTPUT_PORT_TYPE
avmm_reset[0] <= reconfig_reset[0].DB_MAX_OUTPUT_PORT_TYPE
avmm_write[0] <= reconfig_write[0].DB_MAX_OUTPUT_PORT_TYPE
avmm_read[0] <= reconfig_read[0].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[0] <= reconfig_address[0].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[1] <= reconfig_address[1].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[2] <= reconfig_address[2].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[3] <= reconfig_address[3].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[4] <= reconfig_address[4].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[5] <= reconfig_address[5].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[6] <= reconfig_address[6].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[7] <= reconfig_address[7].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[8] <= reconfig_address[8].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[9] <= reconfig_address[9].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[0] <= reconfig_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[1] <= reconfig_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[2] <= reconfig_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[3] <= reconfig_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[4] <= reconfig_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[5] <= reconfig_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[6] <= reconfig_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[7] <= reconfig_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
avmm_readdata[0] => reconfig_readdata[0].DATAIN
avmm_readdata[1] => reconfig_readdata[1].DATAIN
avmm_readdata[2] => reconfig_readdata[2].DATAIN
avmm_readdata[3] => reconfig_readdata[3].DATAIN
avmm_readdata[4] => reconfig_readdata[4].DATAIN
avmm_readdata[5] => reconfig_readdata[5].DATAIN
avmm_readdata[6] => reconfig_readdata[6].DATAIN
avmm_readdata[7] => reconfig_readdata[7].DATAIN
avmm_waitrequest[0] => reconfig_waitrequest[0].DATAIN
in_pll_powerdown => out_pll_powerdown.DATAIN
in_pll_locked => ~NO_FANOUT~
in_pll_cal_busy => ~NO_FANOUT~
in_avmm_busy => ~NO_FANOUT~
out_pll_powerdown <= in_pll_powerdown.DB_MAX_OUTPUT_PORT_TYPE


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_atx_pll_a10_181_ubmonnq:xcvr_atx_pll_a10_0|a10_xcvr_atx_pll:a10_xcvr_atx_pll_inst
pll_powerdown => twentynm_atx_pll_inst.I_RST_N
pll_refclk0 => twentynm_hssi_pma_lc_refclk_select_mux_inst.I_REF_IQCLK
pll_refclk1 => twentynm_hssi_pma_lc_refclk_select_mux_inst.I_REF_IQCLK1
pll_refclk2 => twentynm_hssi_pma_lc_refclk_select_mux_inst.I_REF_IQCLK2
pll_refclk3 => twentynm_hssi_pma_lc_refclk_select_mux_inst.I_REF_IQCLK3
pll_refclk4 => twentynm_hssi_pma_lc_refclk_select_mux_inst.I_REF_IQCLK4
mcgb_aux_clk0 => ~NO_FANOUT~
mcgb_aux_clk1 => ~NO_FANOUT~
mcgb_aux_clk2 => ~NO_FANOUT~
mcgb_pcie_sw[0] => ~NO_FANOUT~
mcgb_pcie_sw[1] => ~NO_FANOUT~
pll_serial_clk_8g <= twentynm_atx_pll_inst.O_CLK0_8G
pll_serial_clk_16g <= twentynm_atx_pll_inst.O_CLK0_16G
pll_locked <= twentynm_atx_pll_inst.O_LOCK
pll_pcie_clk <= twentynm_atx_pll_inst.O_HCLK_OUT
pll_cascade_clk <= twentynm_atx_pll_inst.O_IQTXRXCLK_OUT
lc_to_fpll_refclk <= twentynm_atx_pll_inst.O_LC_TO_FPLL_REFCLK
mcgb_rst => ~NO_FANOUT~
tx_bonding_clocks[0] <= <GND>
tx_bonding_clocks[1] <= <GND>
tx_bonding_clocks[2] <= <GND>
tx_bonding_clocks[3] <= <GND>
tx_bonding_clocks[4] <= <GND>
tx_bonding_clocks[5] <= <GND>
mcgb_serial_clk <= <GND>
mcgb_pcie_sw_done[0] <= <GND>
mcgb_pcie_sw_done[1] <= <GND>
pll_avmm_clk[0] => twentynm_hssi_pma_lc_refclk_select_mux_inst.I_AVMMCLK
pll_avmm_clk[0] => twentynm_atx_pll_inst.I_AVMMCLK
pll_avmm_rstn[0] => twentynm_hssi_pma_lc_refclk_select_mux_inst.I_AVMMRSTN
pll_avmm_rstn[0] => twentynm_atx_pll_inst.I_AVMMRSTN
pll_avmm_writedata[0] => twentynm_hssi_pma_lc_refclk_select_mux_inst.I_AVMMWRITEDATA
pll_avmm_writedata[0] => twentynm_atx_pll_inst.I_AVMMWRITEDATA
pll_avmm_writedata[1] => twentynm_hssi_pma_lc_refclk_select_mux_inst.I_AVMMWRITEDATA1
pll_avmm_writedata[1] => twentynm_atx_pll_inst.I_AVMMWRITEDATA1
pll_avmm_writedata[2] => twentynm_hssi_pma_lc_refclk_select_mux_inst.I_AVMMWRITEDATA2
pll_avmm_writedata[2] => twentynm_atx_pll_inst.I_AVMMWRITEDATA2
pll_avmm_writedata[3] => twentynm_hssi_pma_lc_refclk_select_mux_inst.I_AVMMWRITEDATA3
pll_avmm_writedata[3] => twentynm_atx_pll_inst.I_AVMMWRITEDATA3
pll_avmm_writedata[4] => twentynm_hssi_pma_lc_refclk_select_mux_inst.I_AVMMWRITEDATA4
pll_avmm_writedata[4] => twentynm_atx_pll_inst.I_AVMMWRITEDATA4
pll_avmm_writedata[5] => twentynm_hssi_pma_lc_refclk_select_mux_inst.I_AVMMWRITEDATA5
pll_avmm_writedata[5] => twentynm_atx_pll_inst.I_AVMMWRITEDATA5
pll_avmm_writedata[6] => twentynm_hssi_pma_lc_refclk_select_mux_inst.I_AVMMWRITEDATA6
pll_avmm_writedata[6] => twentynm_atx_pll_inst.I_AVMMWRITEDATA6
pll_avmm_writedata[7] => twentynm_hssi_pma_lc_refclk_select_mux_inst.I_AVMMWRITEDATA7
pll_avmm_writedata[7] => twentynm_atx_pll_inst.I_AVMMWRITEDATA7
pll_avmm_address[0] => twentynm_hssi_pma_lc_refclk_select_mux_inst.I_AVMMADDRESS
pll_avmm_address[0] => twentynm_atx_pll_inst.I_AVMMADDRESS
pll_avmm_address[1] => twentynm_hssi_pma_lc_refclk_select_mux_inst.I_AVMMADDRESS1
pll_avmm_address[1] => twentynm_atx_pll_inst.I_AVMMADDRESS1
pll_avmm_address[2] => twentynm_hssi_pma_lc_refclk_select_mux_inst.I_AVMMADDRESS2
pll_avmm_address[2] => twentynm_atx_pll_inst.I_AVMMADDRESS2
pll_avmm_address[3] => twentynm_hssi_pma_lc_refclk_select_mux_inst.I_AVMMADDRESS3
pll_avmm_address[3] => twentynm_atx_pll_inst.I_AVMMADDRESS3
pll_avmm_address[4] => twentynm_hssi_pma_lc_refclk_select_mux_inst.I_AVMMADDRESS4
pll_avmm_address[4] => twentynm_atx_pll_inst.I_AVMMADDRESS4
pll_avmm_address[5] => twentynm_hssi_pma_lc_refclk_select_mux_inst.I_AVMMADDRESS5
pll_avmm_address[5] => twentynm_atx_pll_inst.I_AVMMADDRESS5
pll_avmm_address[6] => twentynm_hssi_pma_lc_refclk_select_mux_inst.I_AVMMADDRESS6
pll_avmm_address[6] => twentynm_atx_pll_inst.I_AVMMADDRESS6
pll_avmm_address[7] => twentynm_hssi_pma_lc_refclk_select_mux_inst.I_AVMMADDRESS7
pll_avmm_address[7] => twentynm_atx_pll_inst.I_AVMMADDRESS7
pll_avmm_address[8] => twentynm_hssi_pma_lc_refclk_select_mux_inst.I_AVMMADDRESS8
pll_avmm_address[8] => twentynm_atx_pll_inst.I_AVMMADDRESS8
pll_avmm_write[0] => twentynm_hssi_pma_lc_refclk_select_mux_inst.I_AVMMWRITE
pll_avmm_write[0] => twentynm_atx_pll_inst.I_AVMMWRITE
pll_avmm_read[0] => twentynm_hssi_pma_lc_refclk_select_mux_inst.I_AVMMREAD
pll_avmm_read[0] => twentynm_atx_pll_inst.I_AVMMREAD
pll_avmmreaddata_lc[0] <= twentynm_atx_pll_inst.O_AVMMREADDATA
pll_avmmreaddata_lc[1] <= twentynm_atx_pll_inst.O_AVMMREADDATA1
pll_avmmreaddata_lc[2] <= twentynm_atx_pll_inst.O_AVMMREADDATA2
pll_avmmreaddata_lc[3] <= twentynm_atx_pll_inst.O_AVMMREADDATA3
pll_avmmreaddata_lc[4] <= twentynm_atx_pll_inst.O_AVMMREADDATA4
pll_avmmreaddata_lc[5] <= twentynm_atx_pll_inst.O_AVMMREADDATA5
pll_avmmreaddata_lc[6] <= twentynm_atx_pll_inst.O_AVMMREADDATA6
pll_avmmreaddata_lc[7] <= twentynm_atx_pll_inst.O_AVMMREADDATA7
pll_blockselect_lc[0] <= twentynm_atx_pll_inst.O_BLOCKSELECT
pll_avmmreaddata_refclk[0] <= twentynm_hssi_pma_lc_refclk_select_mux_inst.O_AVMMREADDATA
pll_avmmreaddata_refclk[1] <= twentynm_hssi_pma_lc_refclk_select_mux_inst.O_AVMMREADDATA1
pll_avmmreaddata_refclk[2] <= twentynm_hssi_pma_lc_refclk_select_mux_inst.O_AVMMREADDATA2
pll_avmmreaddata_refclk[3] <= twentynm_hssi_pma_lc_refclk_select_mux_inst.O_AVMMREADDATA3
pll_avmmreaddata_refclk[4] <= twentynm_hssi_pma_lc_refclk_select_mux_inst.O_AVMMREADDATA4
pll_avmmreaddata_refclk[5] <= twentynm_hssi_pma_lc_refclk_select_mux_inst.O_AVMMREADDATA5
pll_avmmreaddata_refclk[6] <= twentynm_hssi_pma_lc_refclk_select_mux_inst.O_AVMMREADDATA6
pll_avmmreaddata_refclk[7] <= twentynm_hssi_pma_lc_refclk_select_mux_inst.O_AVMMREADDATA7
pll_blockselect_refclk[0] <= twentynm_hssi_pma_lc_refclk_select_mux_inst.O_BLOCKSELECT
pll_avmmreaddata_mcgb[0] <= <GND>
pll_avmmreaddata_mcgb[1] <= <GND>
pll_avmmreaddata_mcgb[2] <= <GND>
pll_avmmreaddata_mcgb[3] <= <GND>
pll_avmmreaddata_mcgb[4] <= <GND>
pll_avmmreaddata_mcgb[5] <= <GND>
pll_avmmreaddata_mcgb[6] <= <GND>
pll_avmmreaddata_mcgb[7] <= <GND>
pll_blockselect_mcgb[0] <= <GND>
clklow <= twentynm_atx_pll_inst.O_CLKLOW_BUF
fref <= twentynm_atx_pll_inst.O_FREF_BUF
overrange <= twentynm_atx_pll_inst.O_OVERRANGE
underrange <= twentynm_atx_pll_inst.O_UNDERRANGE


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_atx_pll_a10_181_ubmonnq:xcvr_atx_pll_a10_0|twentynm_xcvr_avmm:a10_xcvr_avmm_inst
avmm_clk[0] => avmm_clk[0].IN1
avmm_reset[0] => avmm_reset[0].IN1
avmm_writedata[0] => always3.IN1
avmm_writedata[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA
avmm_writedata[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA1
avmm_writedata[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA2
avmm_writedata[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA3
avmm_writedata[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA4
avmm_writedata[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA5
avmm_writedata[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA6
avmm_writedata[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA7
avmm_address[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS
avmm_address[0] => Equal2.IN8
avmm_address[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS1
avmm_address[1] => Equal2.IN7
avmm_address[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS2
avmm_address[2] => Equal2.IN6
avmm_address[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS3
avmm_address[3] => Equal2.IN5
avmm_address[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS4
avmm_address[4] => Equal2.IN4
avmm_address[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS5
avmm_address[5] => Equal2.IN3
avmm_address[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS6
avmm_address[6] => Equal2.IN2
avmm_address[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS7
avmm_address[7] => Equal2.IN1
avmm_address[8] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS8
avmm_address[8] => Equal2.IN0
avmm_write[0] => always3.IN1
avmm_write[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITE
avmm_read[0] => always2.IN1
avmm_read[0] => avmm_waitrequest_read.IN1
avmm_read[0] => avmm_read_r[0].DATAIN
avmm_read[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMREAD
avmm_readdata[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA
avmm_readdata[1] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA1
avmm_readdata[2] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA2
avmm_readdata[3] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA3
avmm_readdata[4] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA4
avmm_readdata[5] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA5
avmm_readdata[6] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA6
avmm_readdata[7] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA7
avmm_waitrequest[0] <= avmm_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
avmm_busy[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMBUSY
hip_cal_done[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_HIPCALDONE
pld_cal_done[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_PLDCALDONE
chnl_pll_avmm_clk[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_CLKCHNL
chnl_pll_avmm_rstn[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_RSTNCHNL
chnl_pll_avmm_writedata[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL
chnl_pll_avmm_writedata[1] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL1
chnl_pll_avmm_writedata[2] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL2
chnl_pll_avmm_writedata[3] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL3
chnl_pll_avmm_writedata[4] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL4
chnl_pll_avmm_writedata[5] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL5
chnl_pll_avmm_writedata[6] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL6
chnl_pll_avmm_writedata[7] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL7
chnl_pll_avmm_address[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL
chnl_pll_avmm_address[1] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL1
chnl_pll_avmm_address[2] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL2
chnl_pll_avmm_address[3] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL3
chnl_pll_avmm_address[4] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL4
chnl_pll_avmm_address[5] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL5
chnl_pll_avmm_address[6] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL6
chnl_pll_avmm_address[7] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL7
chnl_pll_avmm_address[8] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL8
chnl_pll_avmm_write[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITECHNL
chnl_pll_avmm_read[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_READCHNL
pma_avmmreaddata_tx_ser[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL
pma_avmmreaddata_tx_ser[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL1
pma_avmmreaddata_tx_ser[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL2
pma_avmmreaddata_tx_ser[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL3
pma_avmmreaddata_tx_ser[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL4
pma_avmmreaddata_tx_ser[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL5
pma_avmmreaddata_tx_ser[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL6
pma_avmmreaddata_tx_ser[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL7
pma_avmmreaddata_tx_cgb[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL8
pma_avmmreaddata_tx_cgb[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL9
pma_avmmreaddata_tx_cgb[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL10
pma_avmmreaddata_tx_cgb[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL11
pma_avmmreaddata_tx_cgb[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL12
pma_avmmreaddata_tx_cgb[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL13
pma_avmmreaddata_tx_cgb[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL14
pma_avmmreaddata_tx_cgb[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL15
pma_avmmreaddata_tx_buf[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL16
pma_avmmreaddata_tx_buf[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL17
pma_avmmreaddata_tx_buf[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL18
pma_avmmreaddata_tx_buf[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL19
pma_avmmreaddata_tx_buf[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL20
pma_avmmreaddata_tx_buf[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL21
pma_avmmreaddata_tx_buf[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL22
pma_avmmreaddata_tx_buf[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL23
pma_avmmreaddata_rx_deser[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL24
pma_avmmreaddata_rx_deser[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL25
pma_avmmreaddata_rx_deser[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL26
pma_avmmreaddata_rx_deser[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL27
pma_avmmreaddata_rx_deser[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL28
pma_avmmreaddata_rx_deser[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL29
pma_avmmreaddata_rx_deser[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL30
pma_avmmreaddata_rx_deser[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL31
pma_avmmreaddata_rx_buf[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL32
pma_avmmreaddata_rx_buf[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL33
pma_avmmreaddata_rx_buf[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL34
pma_avmmreaddata_rx_buf[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL35
pma_avmmreaddata_rx_buf[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL36
pma_avmmreaddata_rx_buf[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL37
pma_avmmreaddata_rx_buf[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL38
pma_avmmreaddata_rx_buf[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL39
pma_avmmreaddata_rx_sd[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL40
pma_avmmreaddata_rx_sd[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL41
pma_avmmreaddata_rx_sd[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL42
pma_avmmreaddata_rx_sd[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL43
pma_avmmreaddata_rx_sd[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL44
pma_avmmreaddata_rx_sd[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL45
pma_avmmreaddata_rx_sd[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL46
pma_avmmreaddata_rx_sd[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL47
pma_avmmreaddata_rx_odi[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL48
pma_avmmreaddata_rx_odi[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL49
pma_avmmreaddata_rx_odi[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL50
pma_avmmreaddata_rx_odi[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL51
pma_avmmreaddata_rx_odi[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL52
pma_avmmreaddata_rx_odi[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL53
pma_avmmreaddata_rx_odi[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL54
pma_avmmreaddata_rx_odi[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL55
pma_avmmreaddata_rx_dfe[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL56
pma_avmmreaddata_rx_dfe[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL57
pma_avmmreaddata_rx_dfe[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL58
pma_avmmreaddata_rx_dfe[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL59
pma_avmmreaddata_rx_dfe[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL60
pma_avmmreaddata_rx_dfe[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL61
pma_avmmreaddata_rx_dfe[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL62
pma_avmmreaddata_rx_dfe[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL63
pma_avmmreaddata_cdr_pll[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL64
pma_avmmreaddata_cdr_pll[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL65
pma_avmmreaddata_cdr_pll[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL66
pma_avmmreaddata_cdr_pll[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL67
pma_avmmreaddata_cdr_pll[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL68
pma_avmmreaddata_cdr_pll[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL69
pma_avmmreaddata_cdr_pll[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL70
pma_avmmreaddata_cdr_pll[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL71
pma_avmmreaddata_cdr_refclk_select[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL72
pma_avmmreaddata_cdr_refclk_select[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL73
pma_avmmreaddata_cdr_refclk_select[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL74
pma_avmmreaddata_cdr_refclk_select[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL75
pma_avmmreaddata_cdr_refclk_select[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL76
pma_avmmreaddata_cdr_refclk_select[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL77
pma_avmmreaddata_cdr_refclk_select[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL78
pma_avmmreaddata_cdr_refclk_select[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL79
pma_avmmreaddata_pma_adapt[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL80
pma_avmmreaddata_pma_adapt[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL81
pma_avmmreaddata_pma_adapt[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL82
pma_avmmreaddata_pma_adapt[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL83
pma_avmmreaddata_pma_adapt[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL84
pma_avmmreaddata_pma_adapt[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL85
pma_avmmreaddata_pma_adapt[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL86
pma_avmmreaddata_pma_adapt[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL87
pma_blockselect_tx_ser[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT
pma_blockselect_tx_cgb[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT1
pma_blockselect_tx_buf[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT2
pma_blockselect_rx_deser[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT3
pma_blockselect_rx_buf[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT4
pma_blockselect_rx_sd[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT5
pma_blockselect_rx_odi[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT6
pma_blockselect_rx_dfe[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT7
pma_blockselect_cdr_pll[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT8
pma_blockselect_cdr_refclk_select[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT9
pma_blockselect_pma_adapt[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT10
pcs_avmmreaddata_8g_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL160
pcs_avmmreaddata_8g_rx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL161
pcs_avmmreaddata_8g_rx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL162
pcs_avmmreaddata_8g_rx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL163
pcs_avmmreaddata_8g_rx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL164
pcs_avmmreaddata_8g_rx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL165
pcs_avmmreaddata_8g_rx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL166
pcs_avmmreaddata_8g_rx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL167
pcs_avmmreaddata_pipe_gen1_2[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL168
pcs_avmmreaddata_pipe_gen1_2[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL169
pcs_avmmreaddata_pipe_gen1_2[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL170
pcs_avmmreaddata_pipe_gen1_2[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL171
pcs_avmmreaddata_pipe_gen1_2[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL172
pcs_avmmreaddata_pipe_gen1_2[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL173
pcs_avmmreaddata_pipe_gen1_2[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL174
pcs_avmmreaddata_pipe_gen1_2[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL175
pcs_avmmreaddata_8g_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL176
pcs_avmmreaddata_8g_tx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL177
pcs_avmmreaddata_8g_tx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL178
pcs_avmmreaddata_8g_tx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL179
pcs_avmmreaddata_8g_tx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL180
pcs_avmmreaddata_8g_tx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL181
pcs_avmmreaddata_8g_tx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL182
pcs_avmmreaddata_8g_tx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL183
pcs_avmmreaddata_10g_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL184
pcs_avmmreaddata_10g_rx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL185
pcs_avmmreaddata_10g_rx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL186
pcs_avmmreaddata_10g_rx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL187
pcs_avmmreaddata_10g_rx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL188
pcs_avmmreaddata_10g_rx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL189
pcs_avmmreaddata_10g_rx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL190
pcs_avmmreaddata_10g_rx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL191
pcs_avmmreaddata_10g_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL192
pcs_avmmreaddata_10g_tx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL193
pcs_avmmreaddata_10g_tx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL194
pcs_avmmreaddata_10g_tx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL195
pcs_avmmreaddata_10g_tx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL196
pcs_avmmreaddata_10g_tx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL197
pcs_avmmreaddata_10g_tx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL198
pcs_avmmreaddata_10g_tx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL199
pcs_avmmreaddata_gen3_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL200
pcs_avmmreaddata_gen3_rx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL201
pcs_avmmreaddata_gen3_rx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL202
pcs_avmmreaddata_gen3_rx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL203
pcs_avmmreaddata_gen3_rx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL204
pcs_avmmreaddata_gen3_rx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL205
pcs_avmmreaddata_gen3_rx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL206
pcs_avmmreaddata_gen3_rx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL207
pcs_avmmreaddata_pipe_gen3[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL208
pcs_avmmreaddata_pipe_gen3[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL209
pcs_avmmreaddata_pipe_gen3[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL210
pcs_avmmreaddata_pipe_gen3[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL211
pcs_avmmreaddata_pipe_gen3[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL212
pcs_avmmreaddata_pipe_gen3[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL213
pcs_avmmreaddata_pipe_gen3[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL214
pcs_avmmreaddata_pipe_gen3[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL215
pcs_avmmreaddata_gen3_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL216
pcs_avmmreaddata_gen3_tx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL217
pcs_avmmreaddata_gen3_tx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL218
pcs_avmmreaddata_gen3_tx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL219
pcs_avmmreaddata_gen3_tx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL220
pcs_avmmreaddata_gen3_tx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL221
pcs_avmmreaddata_gen3_tx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL222
pcs_avmmreaddata_gen3_tx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL223
pcs_avmmreaddata_krfec_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL224
pcs_avmmreaddata_krfec_rx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL225
pcs_avmmreaddata_krfec_rx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL226
pcs_avmmreaddata_krfec_rx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL227
pcs_avmmreaddata_krfec_rx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL228
pcs_avmmreaddata_krfec_rx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL229
pcs_avmmreaddata_krfec_rx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL230
pcs_avmmreaddata_krfec_rx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL231
pcs_avmmreaddata_krfec_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL232
pcs_avmmreaddata_krfec_tx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL233
pcs_avmmreaddata_krfec_tx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL234
pcs_avmmreaddata_krfec_tx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL235
pcs_avmmreaddata_krfec_tx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL236
pcs_avmmreaddata_krfec_tx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL237
pcs_avmmreaddata_krfec_tx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL238
pcs_avmmreaddata_krfec_tx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL239
pcs_avmmreaddata_fifo_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL240
pcs_avmmreaddata_fifo_rx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL241
pcs_avmmreaddata_fifo_rx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL242
pcs_avmmreaddata_fifo_rx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL243
pcs_avmmreaddata_fifo_rx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL244
pcs_avmmreaddata_fifo_rx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL245
pcs_avmmreaddata_fifo_rx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL246
pcs_avmmreaddata_fifo_rx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL247
pcs_avmmreaddata_fifo_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL248
pcs_avmmreaddata_fifo_tx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL249
pcs_avmmreaddata_fifo_tx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL250
pcs_avmmreaddata_fifo_tx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL251
pcs_avmmreaddata_fifo_tx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL252
pcs_avmmreaddata_fifo_tx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL253
pcs_avmmreaddata_fifo_tx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL254
pcs_avmmreaddata_fifo_tx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL255
pcs_avmmreaddata_rx_pcs_pld_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL256
pcs_avmmreaddata_rx_pcs_pld_if[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL257
pcs_avmmreaddata_rx_pcs_pld_if[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL258
pcs_avmmreaddata_rx_pcs_pld_if[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL259
pcs_avmmreaddata_rx_pcs_pld_if[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL260
pcs_avmmreaddata_rx_pcs_pld_if[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL261
pcs_avmmreaddata_rx_pcs_pld_if[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL262
pcs_avmmreaddata_rx_pcs_pld_if[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL263
pcs_avmmreaddata_com_pcs_pld_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL264
pcs_avmmreaddata_com_pcs_pld_if[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL265
pcs_avmmreaddata_com_pcs_pld_if[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL266
pcs_avmmreaddata_com_pcs_pld_if[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL267
pcs_avmmreaddata_com_pcs_pld_if[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL268
pcs_avmmreaddata_com_pcs_pld_if[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL269
pcs_avmmreaddata_com_pcs_pld_if[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL270
pcs_avmmreaddata_com_pcs_pld_if[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL271
pcs_avmmreaddata_tx_pcs_pld_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL272
pcs_avmmreaddata_tx_pcs_pld_if[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL273
pcs_avmmreaddata_tx_pcs_pld_if[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL274
pcs_avmmreaddata_tx_pcs_pld_if[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL275
pcs_avmmreaddata_tx_pcs_pld_if[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL276
pcs_avmmreaddata_tx_pcs_pld_if[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL277
pcs_avmmreaddata_tx_pcs_pld_if[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL278
pcs_avmmreaddata_tx_pcs_pld_if[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL279
pcs_avmmreaddata_rx_pcs_pma_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL280
pcs_avmmreaddata_rx_pcs_pma_if[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL281
pcs_avmmreaddata_rx_pcs_pma_if[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL282
pcs_avmmreaddata_rx_pcs_pma_if[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL283
pcs_avmmreaddata_rx_pcs_pma_if[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL284
pcs_avmmreaddata_rx_pcs_pma_if[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL285
pcs_avmmreaddata_rx_pcs_pma_if[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL286
pcs_avmmreaddata_rx_pcs_pma_if[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL287
pcs_avmmreaddata_com_pcs_pma_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL288
pcs_avmmreaddata_com_pcs_pma_if[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL289
pcs_avmmreaddata_com_pcs_pma_if[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL290
pcs_avmmreaddata_com_pcs_pma_if[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL291
pcs_avmmreaddata_com_pcs_pma_if[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL292
pcs_avmmreaddata_com_pcs_pma_if[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL293
pcs_avmmreaddata_com_pcs_pma_if[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL294
pcs_avmmreaddata_com_pcs_pma_if[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL295
pcs_avmmreaddata_tx_pcs_pma_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL296
pcs_avmmreaddata_tx_pcs_pma_if[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL297
pcs_avmmreaddata_tx_pcs_pma_if[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL298
pcs_avmmreaddata_tx_pcs_pma_if[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL299
pcs_avmmreaddata_tx_pcs_pma_if[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL300
pcs_avmmreaddata_tx_pcs_pma_if[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL301
pcs_avmmreaddata_tx_pcs_pma_if[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL302
pcs_avmmreaddata_tx_pcs_pma_if[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL303
pcs_blockselect_8g_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT20
pcs_blockselect_pipe_gen1_2[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT21
pcs_blockselect_8g_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT22
pcs_blockselect_10g_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT23
pcs_blockselect_10g_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT24
pcs_blockselect_gen3_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT25
pcs_blockselect_pipe_gen3[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT26
pcs_blockselect_gen3_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT27
pcs_blockselect_krfec_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT28
pcs_blockselect_krfec_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT29
pcs_blockselect_fifo_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT30
pcs_blockselect_fifo_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT31
pcs_blockselect_rx_pcs_pld_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT32
pcs_blockselect_com_pcs_pld_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT33
pcs_blockselect_tx_pcs_pld_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT34
pcs_blockselect_rx_pcs_pma_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT35
pcs_blockselect_com_pcs_pma_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT36
pcs_blockselect_tx_pcs_pma_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT37
pll_avmmreaddata_lc_pll[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL400
pll_avmmreaddata_lc_pll[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL401
pll_avmmreaddata_lc_pll[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL402
pll_avmmreaddata_lc_pll[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL403
pll_avmmreaddata_lc_pll[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL404
pll_avmmreaddata_lc_pll[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL405
pll_avmmreaddata_lc_pll[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL406
pll_avmmreaddata_lc_pll[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL407
pll_avmmreaddata_lc_refclk_select[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL408
pll_avmmreaddata_lc_refclk_select[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL409
pll_avmmreaddata_lc_refclk_select[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL410
pll_avmmreaddata_lc_refclk_select[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL411
pll_avmmreaddata_lc_refclk_select[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL412
pll_avmmreaddata_lc_refclk_select[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL413
pll_avmmreaddata_lc_refclk_select[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL414
pll_avmmreaddata_lc_refclk_select[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL415
pll_avmmreaddata_cgb_master[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL416
pll_avmmreaddata_cgb_master[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL417
pll_avmmreaddata_cgb_master[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL418
pll_avmmreaddata_cgb_master[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL419
pll_avmmreaddata_cgb_master[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL420
pll_avmmreaddata_cgb_master[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL421
pll_avmmreaddata_cgb_master[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL422
pll_avmmreaddata_cgb_master[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL423
pll_avmmreaddata_cmu_fpll[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL424
pll_avmmreaddata_cmu_fpll[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL425
pll_avmmreaddata_cmu_fpll[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL426
pll_avmmreaddata_cmu_fpll[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL427
pll_avmmreaddata_cmu_fpll[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL428
pll_avmmreaddata_cmu_fpll[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL429
pll_avmmreaddata_cmu_fpll[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL430
pll_avmmreaddata_cmu_fpll[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL431
pll_avmmreaddata_cmu_fpll_refclk_select[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL432
pll_avmmreaddata_cmu_fpll_refclk_select[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL433
pll_avmmreaddata_cmu_fpll_refclk_select[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL434
pll_avmmreaddata_cmu_fpll_refclk_select[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL435
pll_avmmreaddata_cmu_fpll_refclk_select[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL436
pll_avmmreaddata_cmu_fpll_refclk_select[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL437
pll_avmmreaddata_cmu_fpll_refclk_select[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL438
pll_avmmreaddata_cmu_fpll_refclk_select[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL439
pll_blockselect_lc_pll[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT50
pll_blockselect_lc_refclk_select[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT51
pll_blockselect_cgb_master[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT52
pll_blockselect_cmu_fpll[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT53
pll_blockselect_cmu_fpll_refclk_select[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT54


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_atx_pll_a10_181_ubmonnq:xcvr_atx_pll_a10_0|twentynm_xcvr_avmm:a10_xcvr_avmm_inst|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst
clk => resync_chains[0].sync_r[0].CLK
clk => resync_chains[0].sync_r[1].CLK
reset => resync_chains[0].sync_r[0].PRESET
reset => resync_chains[0].sync_r[1].PRESET
d[0] => resync_chains[0].sync_r[0].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0
tx_analogreset[0] => tx_analogreset_input[0].IN1
tx_analogreset[1] => tx_analogreset_input[1].IN1
tx_analogreset[2] => tx_analogreset_input[2].IN1
tx_analogreset[3] => tx_analogreset_input[3].IN1
tx_digitalreset[0] => tx_digitalreset[0].IN1
tx_digitalreset[1] => tx_digitalreset[1].IN1
tx_digitalreset[2] => tx_digitalreset[2].IN1
tx_digitalreset[3] => tx_digitalreset[3].IN1
rx_analogreset[0] => rx_analogreset_input[0].IN1
rx_analogreset[1] => rx_analogreset_input[1].IN1
rx_analogreset[2] => rx_analogreset_input[2].IN1
rx_analogreset[3] => rx_analogreset_input[3].IN1
rx_digitalreset[0] => rx_digitalreset[0].IN1
rx_digitalreset[1] => rx_digitalreset[1].IN1
rx_digitalreset[2] => rx_digitalreset[2].IN1
rx_digitalreset[3] => rx_digitalreset[3].IN1
tx_cal_busy[0] <= tx_cal_busy[0].DB_MAX_OUTPUT_PORT_TYPE
tx_cal_busy[1] <= tx_cal_busy[1].DB_MAX_OUTPUT_PORT_TYPE
tx_cal_busy[2] <= tx_cal_busy[2].DB_MAX_OUTPUT_PORT_TYPE
tx_cal_busy[3] <= tx_cal_busy[3].DB_MAX_OUTPUT_PORT_TYPE
rx_cal_busy[0] <= rx_cal_busy[0].DB_MAX_OUTPUT_PORT_TYPE
rx_cal_busy[1] <= rx_cal_busy[1].DB_MAX_OUTPUT_PORT_TYPE
rx_cal_busy[2] <= rx_cal_busy[2].DB_MAX_OUTPUT_PORT_TYPE
rx_cal_busy[3] <= rx_cal_busy[3].DB_MAX_OUTPUT_PORT_TYPE
avmm_busy[0] <= avmm_busy[0].DB_MAX_OUTPUT_PORT_TYPE
avmm_busy[1] <= avmm_busy[1].DB_MAX_OUTPUT_PORT_TYPE
avmm_busy[2] <= avmm_busy[2].DB_MAX_OUTPUT_PORT_TYPE
avmm_busy[3] <= avmm_busy[3].DB_MAX_OUTPUT_PORT_TYPE
tx_serial_clk0[0] => tx_serial_clk0[0].IN1
tx_serial_clk0[1] => tx_serial_clk0[1].IN1
tx_serial_clk0[2] => tx_serial_clk0[2].IN1
tx_serial_clk0[3] => tx_serial_clk0[3].IN1
tx_serial_clk1[0] => tx_serial_clk1[0].IN1
tx_serial_clk1[1] => tx_serial_clk1[1].IN1
tx_serial_clk1[2] => tx_serial_clk1[2].IN1
tx_serial_clk1[3] => tx_serial_clk1[3].IN1
tx_serial_clk2[0] => tx_serial_clk2[0].IN1
tx_serial_clk2[1] => tx_serial_clk2[1].IN1
tx_serial_clk2[2] => tx_serial_clk2[2].IN1
tx_serial_clk2[3] => tx_serial_clk2[3].IN1
tx_serial_clk3[0] => tx_serial_clk3[0].IN1
tx_serial_clk3[1] => tx_serial_clk3[1].IN1
tx_serial_clk3[2] => tx_serial_clk3[2].IN1
tx_serial_clk3[3] => tx_serial_clk3[3].IN1
tx_bonding_clocks[0] => tx_bonding_clocks[0].IN1
tx_bonding_clocks[1] => tx_bonding_clocks[1].IN1
tx_bonding_clocks[2] => tx_bonding_clocks[2].IN1
tx_bonding_clocks[3] => tx_bonding_clocks[3].IN1
tx_bonding_clocks[4] => tx_bonding_clocks[4].IN1
tx_bonding_clocks[5] => tx_bonding_clocks[5].IN1
tx_bonding_clocks[6] => tx_bonding_clocks[6].IN1
tx_bonding_clocks[7] => tx_bonding_clocks[7].IN1
tx_bonding_clocks[8] => tx_bonding_clocks[8].IN1
tx_bonding_clocks[9] => tx_bonding_clocks[9].IN1
tx_bonding_clocks[10] => tx_bonding_clocks[10].IN1
tx_bonding_clocks[11] => tx_bonding_clocks[11].IN1
tx_bonding_clocks[12] => tx_bonding_clocks[12].IN1
tx_bonding_clocks[13] => tx_bonding_clocks[13].IN1
tx_bonding_clocks[14] => tx_bonding_clocks[14].IN1
tx_bonding_clocks[15] => tx_bonding_clocks[15].IN1
tx_bonding_clocks[16] => tx_bonding_clocks[16].IN1
tx_bonding_clocks[17] => tx_bonding_clocks[17].IN1
tx_bonding_clocks[18] => tx_bonding_clocks[18].IN1
tx_bonding_clocks[19] => tx_bonding_clocks[19].IN1
tx_bonding_clocks[20] => tx_bonding_clocks[20].IN1
tx_bonding_clocks[21] => tx_bonding_clocks[21].IN1
tx_bonding_clocks[22] => tx_bonding_clocks[22].IN1
tx_bonding_clocks[23] => tx_bonding_clocks[23].IN1
tx_bonding_clocks1[0] => tx_bonding_clocks1[0].IN1
tx_bonding_clocks1[1] => tx_bonding_clocks1[1].IN1
tx_bonding_clocks1[2] => tx_bonding_clocks1[2].IN1
tx_bonding_clocks1[3] => tx_bonding_clocks1[3].IN1
tx_bonding_clocks1[4] => tx_bonding_clocks1[4].IN1
tx_bonding_clocks1[5] => tx_bonding_clocks1[5].IN1
tx_bonding_clocks1[6] => tx_bonding_clocks1[6].IN1
tx_bonding_clocks1[7] => tx_bonding_clocks1[7].IN1
tx_bonding_clocks1[8] => tx_bonding_clocks1[8].IN1
tx_bonding_clocks1[9] => tx_bonding_clocks1[9].IN1
tx_bonding_clocks1[10] => tx_bonding_clocks1[10].IN1
tx_bonding_clocks1[11] => tx_bonding_clocks1[11].IN1
tx_bonding_clocks1[12] => tx_bonding_clocks1[12].IN1
tx_bonding_clocks1[13] => tx_bonding_clocks1[13].IN1
tx_bonding_clocks1[14] => tx_bonding_clocks1[14].IN1
tx_bonding_clocks1[15] => tx_bonding_clocks1[15].IN1
tx_bonding_clocks1[16] => tx_bonding_clocks1[16].IN1
tx_bonding_clocks1[17] => tx_bonding_clocks1[17].IN1
tx_bonding_clocks1[18] => tx_bonding_clocks1[18].IN1
tx_bonding_clocks1[19] => tx_bonding_clocks1[19].IN1
tx_bonding_clocks1[20] => tx_bonding_clocks1[20].IN1
tx_bonding_clocks1[21] => tx_bonding_clocks1[21].IN1
tx_bonding_clocks1[22] => tx_bonding_clocks1[22].IN1
tx_bonding_clocks1[23] => tx_bonding_clocks1[23].IN1
tx_bonding_clocks2[0] => tx_bonding_clocks2[0].IN1
tx_bonding_clocks2[1] => tx_bonding_clocks2[1].IN1
tx_bonding_clocks2[2] => tx_bonding_clocks2[2].IN1
tx_bonding_clocks2[3] => tx_bonding_clocks2[3].IN1
tx_bonding_clocks2[4] => tx_bonding_clocks2[4].IN1
tx_bonding_clocks2[5] => tx_bonding_clocks2[5].IN1
tx_bonding_clocks2[6] => tx_bonding_clocks2[6].IN1
tx_bonding_clocks2[7] => tx_bonding_clocks2[7].IN1
tx_bonding_clocks2[8] => tx_bonding_clocks2[8].IN1
tx_bonding_clocks2[9] => tx_bonding_clocks2[9].IN1
tx_bonding_clocks2[10] => tx_bonding_clocks2[10].IN1
tx_bonding_clocks2[11] => tx_bonding_clocks2[11].IN1
tx_bonding_clocks2[12] => tx_bonding_clocks2[12].IN1
tx_bonding_clocks2[13] => tx_bonding_clocks2[13].IN1
tx_bonding_clocks2[14] => tx_bonding_clocks2[14].IN1
tx_bonding_clocks2[15] => tx_bonding_clocks2[15].IN1
tx_bonding_clocks2[16] => tx_bonding_clocks2[16].IN1
tx_bonding_clocks2[17] => tx_bonding_clocks2[17].IN1
tx_bonding_clocks2[18] => tx_bonding_clocks2[18].IN1
tx_bonding_clocks2[19] => tx_bonding_clocks2[19].IN1
tx_bonding_clocks2[20] => tx_bonding_clocks2[20].IN1
tx_bonding_clocks2[21] => tx_bonding_clocks2[21].IN1
tx_bonding_clocks2[22] => tx_bonding_clocks2[22].IN1
tx_bonding_clocks2[23] => tx_bonding_clocks2[23].IN1
tx_bonding_clocks3[0] => tx_bonding_clocks3[0].IN1
tx_bonding_clocks3[1] => tx_bonding_clocks3[1].IN1
tx_bonding_clocks3[2] => tx_bonding_clocks3[2].IN1
tx_bonding_clocks3[3] => tx_bonding_clocks3[3].IN1
tx_bonding_clocks3[4] => tx_bonding_clocks3[4].IN1
tx_bonding_clocks3[5] => tx_bonding_clocks3[5].IN1
tx_bonding_clocks3[6] => tx_bonding_clocks3[6].IN1
tx_bonding_clocks3[7] => tx_bonding_clocks3[7].IN1
tx_bonding_clocks3[8] => tx_bonding_clocks3[8].IN1
tx_bonding_clocks3[9] => tx_bonding_clocks3[9].IN1
tx_bonding_clocks3[10] => tx_bonding_clocks3[10].IN1
tx_bonding_clocks3[11] => tx_bonding_clocks3[11].IN1
tx_bonding_clocks3[12] => tx_bonding_clocks3[12].IN1
tx_bonding_clocks3[13] => tx_bonding_clocks3[13].IN1
tx_bonding_clocks3[14] => tx_bonding_clocks3[14].IN1
tx_bonding_clocks3[15] => tx_bonding_clocks3[15].IN1
tx_bonding_clocks3[16] => tx_bonding_clocks3[16].IN1
tx_bonding_clocks3[17] => tx_bonding_clocks3[17].IN1
tx_bonding_clocks3[18] => tx_bonding_clocks3[18].IN1
tx_bonding_clocks3[19] => tx_bonding_clocks3[19].IN1
tx_bonding_clocks3[20] => tx_bonding_clocks3[20].IN1
tx_bonding_clocks3[21] => tx_bonding_clocks3[21].IN1
tx_bonding_clocks3[22] => tx_bonding_clocks3[22].IN1
tx_bonding_clocks3[23] => tx_bonding_clocks3[23].IN1
rx_cdr_refclk0 => rx_cdr_refclk0.IN4
rx_cdr_refclk1 => rx_cdr_refclk1.IN4
rx_cdr_refclk2 => rx_cdr_refclk2.IN4
rx_cdr_refclk3 => rx_cdr_refclk3.IN4
rx_cdr_refclk4 => rx_cdr_refclk4.IN4
tx_serial_data[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_tx_p
tx_serial_data[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_tx_p
tx_serial_data[2] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_tx_p
tx_serial_data[3] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_tx_p
rx_serial_data[0] => rx_serial_data[0].IN1
rx_serial_data[1] => rx_serial_data[1].IN1
rx_serial_data[2] => rx_serial_data[2].IN1
rx_serial_data[3] => rx_serial_data[3].IN1
rx_pma_clkslip[0] => rx_pma_clkslip[0].IN1
rx_pma_clkslip[1] => rx_pma_clkslip[1].IN1
rx_pma_clkslip[2] => rx_pma_clkslip[2].IN1
rx_pma_clkslip[3] => rx_pma_clkslip[3].IN1
rx_seriallpbken[0] => rx_seriallpbken[0].IN1
rx_seriallpbken[1] => rx_seriallpbken[1].IN1
rx_seriallpbken[2] => rx_seriallpbken[2].IN1
rx_seriallpbken[3] => rx_seriallpbken[3].IN1
rx_set_locktodata[0] => rx_set_locktodata[0].IN1
rx_set_locktodata[1] => rx_set_locktodata[1].IN1
rx_set_locktodata[2] => rx_set_locktodata[2].IN1
rx_set_locktodata[3] => rx_set_locktodata[3].IN1
rx_set_locktoref[0] => rx_set_locktoref[0].IN1
rx_set_locktoref[1] => rx_set_locktoref[1].IN1
rx_set_locktoref[2] => rx_set_locktoref[2].IN1
rx_set_locktoref[3] => rx_set_locktoref[3].IN1
rx_is_lockedtoref[0] <= rx_is_lockedtoref[0].DB_MAX_OUTPUT_PORT_TYPE
rx_is_lockedtoref[1] <= rx_is_lockedtoref[1].DB_MAX_OUTPUT_PORT_TYPE
rx_is_lockedtoref[2] <= rx_is_lockedtoref[2].DB_MAX_OUTPUT_PORT_TYPE
rx_is_lockedtoref[3] <= rx_is_lockedtoref[3].DB_MAX_OUTPUT_PORT_TYPE
rx_is_lockedtodata[0] <= rx_is_lockedtodata[0].DB_MAX_OUTPUT_PORT_TYPE
rx_is_lockedtodata[1] <= rx_is_lockedtodata[1].DB_MAX_OUTPUT_PORT_TYPE
rx_is_lockedtodata[2] <= rx_is_lockedtodata[2].DB_MAX_OUTPUT_PORT_TYPE
rx_is_lockedtodata[3] <= rx_is_lockedtodata[3].DB_MAX_OUTPUT_PORT_TYPE
rx_pma_qpipulldn[0] => _.IN1
rx_pma_qpipulldn[1] => _.IN1
rx_pma_qpipulldn[2] => _.IN1
rx_pma_qpipulldn[3] => _.IN1
tx_pma_qpipulldn[0] => _.IN1
tx_pma_qpipulldn[1] => _.IN1
tx_pma_qpipulldn[2] => _.IN1
tx_pma_qpipulldn[3] => _.IN1
tx_pma_qpipullup[0] => _.IN1
tx_pma_qpipullup[1] => _.IN1
tx_pma_qpipullup[2] => _.IN1
tx_pma_qpipullup[3] => _.IN1
tx_pma_txdetectrx[0] => tx_pma_txdetectrx[0].IN1
tx_pma_txdetectrx[1] => tx_pma_txdetectrx[1].IN1
tx_pma_txdetectrx[2] => tx_pma_txdetectrx[2].IN1
tx_pma_txdetectrx[3] => tx_pma_txdetectrx[3].IN1
tx_pma_elecidle[0] => tx_pma_elecidle[0].IN1
tx_pma_elecidle[1] => tx_pma_elecidle[1].IN1
tx_pma_elecidle[2] => tx_pma_elecidle[2].IN1
tx_pma_elecidle[3] => tx_pma_elecidle[3].IN1
tx_pma_rxfound[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_pma_rx_found
tx_pma_rxfound[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_pma_rx_found
tx_pma_rxfound[2] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_pma_rx_found
tx_pma_rxfound[3] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_pma_rx_found
rx_clklow[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_pma_clklow
rx_clklow[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_pma_clklow
rx_clklow[2] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_pma_clklow
rx_clklow[3] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_pma_clklow
rx_fref[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_pma_fref
rx_fref[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_pma_fref
rx_fref[2] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_pma_fref
rx_fref[3] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_pma_fref
tx_coreclkin[0] => tx_coreclkin[0].IN1
tx_coreclkin[1] => tx_coreclkin[1].IN1
tx_coreclkin[2] => tx_coreclkin[2].IN1
tx_coreclkin[3] => tx_coreclkin[3].IN1
rx_coreclkin[0] => rx_coreclkin[0].IN1
rx_coreclkin[1] => rx_coreclkin[1].IN1
rx_coreclkin[2] => rx_coreclkin[2].IN1
rx_coreclkin[3] => rx_coreclkin[3].IN1
tx_clkout[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_pcs_tx_clk_out
tx_clkout[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_pcs_tx_clk_out
tx_clkout[2] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_pcs_tx_clk_out
tx_clkout[3] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_pcs_tx_clk_out
rx_clkout[0] <= rx_clkout[0].DB_MAX_OUTPUT_PORT_TYPE
rx_clkout[1] <= rx_clkout[1].DB_MAX_OUTPUT_PORT_TYPE
rx_clkout[2] <= rx_clkout[2].DB_MAX_OUTPUT_PORT_TYPE
rx_clkout[3] <= rx_clkout[3].DB_MAX_OUTPUT_PORT_TYPE
tx_pma_clkout[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_pma_tx_clk_out
tx_pma_clkout[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_pma_tx_clk_out
tx_pma_clkout[2] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_pma_tx_clk_out
tx_pma_clkout[3] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_pma_tx_clk_out
rx_pma_clkout[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_pma_rx_clk_out
rx_pma_clkout[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_pma_rx_clk_out
rx_pma_clkout[2] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_pma_rx_clk_out
rx_pma_clkout[3] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_pma_rx_clk_out
tx_pma_div_clkout[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_pma_clkdiv_tx_user
tx_pma_div_clkout[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_pma_clkdiv_tx_user
tx_pma_div_clkout[2] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_pma_clkdiv_tx_user
tx_pma_div_clkout[3] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_pma_clkdiv_tx_user
rx_pma_div_clkout[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_pma_clkdiv_rx_user
rx_pma_div_clkout[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_pma_clkdiv_rx_user
rx_pma_div_clkout[2] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_pma_clkdiv_rx_user
rx_pma_div_clkout[3] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_pma_clkdiv_rx_user
tx_pma_iqtxrx_clkout[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_clk_divtx_iqtxrx
tx_pma_iqtxrx_clkout[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_clk_divtx_iqtxrx
tx_pma_iqtxrx_clkout[2] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_clk_divtx_iqtxrx
tx_pma_iqtxrx_clkout[3] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_clk_divtx_iqtxrx
rx_pma_iqtxrx_clkout[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_clk_divrx_iqtxrx
rx_pma_iqtxrx_clkout[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_clk_divrx_iqtxrx
rx_pma_iqtxrx_clkout[2] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_clk_divrx_iqtxrx
rx_pma_iqtxrx_clkout[3] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_clk_divrx_iqtxrx
tx_parallel_data[0] => tx_parallel_data[0].IN1
tx_parallel_data[1] => tx_parallel_data[1].IN1
tx_parallel_data[2] => tx_parallel_data[2].IN1
tx_parallel_data[3] => tx_parallel_data[3].IN1
tx_parallel_data[4] => tx_parallel_data[4].IN1
tx_parallel_data[5] => tx_parallel_data[5].IN1
tx_parallel_data[6] => tx_parallel_data[6].IN1
tx_parallel_data[7] => tx_parallel_data[7].IN1
tx_parallel_data[8] => tx_parallel_data[8].IN1
tx_parallel_data[9] => tx_parallel_data[9].IN1
tx_parallel_data[10] => tx_parallel_data[10].IN1
tx_parallel_data[11] => tx_parallel_data[11].IN1
tx_parallel_data[12] => tx_parallel_data[12].IN1
tx_parallel_data[13] => tx_parallel_data[13].IN1
tx_parallel_data[14] => tx_parallel_data[14].IN1
tx_parallel_data[15] => tx_parallel_data[15].IN1
tx_parallel_data[16] => tx_parallel_data[16].IN1
tx_parallel_data[17] => tx_parallel_data[17].IN1
tx_parallel_data[18] => tx_parallel_data[18].IN1
tx_parallel_data[19] => tx_parallel_data[19].IN1
tx_parallel_data[20] => tx_parallel_data[20].IN1
tx_parallel_data[21] => tx_parallel_data[21].IN1
tx_parallel_data[22] => tx_parallel_data[22].IN1
tx_parallel_data[23] => tx_parallel_data[23].IN1
tx_parallel_data[24] => tx_parallel_data[24].IN1
tx_parallel_data[25] => tx_parallel_data[25].IN1
tx_parallel_data[26] => tx_parallel_data[26].IN1
tx_parallel_data[27] => tx_parallel_data[27].IN1
tx_parallel_data[28] => tx_parallel_data[28].IN1
tx_parallel_data[29] => tx_parallel_data[29].IN1
tx_parallel_data[30] => tx_parallel_data[30].IN1
tx_parallel_data[31] => tx_parallel_data[31].IN1
tx_parallel_data[32] => tx_parallel_data[32].IN1
tx_parallel_data[33] => tx_parallel_data[33].IN1
tx_parallel_data[34] => tx_parallel_data[34].IN1
tx_parallel_data[35] => tx_parallel_data[35].IN1
tx_parallel_data[36] => tx_parallel_data[36].IN1
tx_parallel_data[37] => tx_parallel_data[37].IN1
tx_parallel_data[38] => tx_parallel_data[38].IN1
tx_parallel_data[39] => tx_parallel_data[39].IN1
tx_parallel_data[40] => tx_parallel_data[40].IN1
tx_parallel_data[41] => tx_parallel_data[41].IN1
tx_parallel_data[42] => tx_parallel_data[42].IN1
tx_parallel_data[43] => tx_parallel_data[43].IN1
tx_parallel_data[44] => tx_parallel_data[44].IN1
tx_parallel_data[45] => tx_parallel_data[45].IN1
tx_parallel_data[46] => tx_parallel_data[46].IN1
tx_parallel_data[47] => tx_parallel_data[47].IN1
tx_parallel_data[48] => tx_parallel_data[48].IN1
tx_parallel_data[49] => tx_parallel_data[49].IN1
tx_parallel_data[50] => tx_parallel_data[50].IN1
tx_parallel_data[51] => tx_parallel_data[51].IN1
tx_parallel_data[52] => tx_parallel_data[52].IN1
tx_parallel_data[53] => tx_parallel_data[53].IN1
tx_parallel_data[54] => tx_parallel_data[54].IN1
tx_parallel_data[55] => tx_parallel_data[55].IN1
tx_parallel_data[56] => tx_parallel_data[56].IN1
tx_parallel_data[57] => tx_parallel_data[57].IN1
tx_parallel_data[58] => tx_parallel_data[58].IN1
tx_parallel_data[59] => tx_parallel_data[59].IN1
tx_parallel_data[60] => tx_parallel_data[60].IN1
tx_parallel_data[61] => tx_parallel_data[61].IN1
tx_parallel_data[62] => tx_parallel_data[62].IN1
tx_parallel_data[63] => tx_parallel_data[63].IN1
tx_parallel_data[64] => tx_parallel_data[64].IN1
tx_parallel_data[65] => tx_parallel_data[65].IN1
tx_parallel_data[66] => tx_parallel_data[66].IN1
tx_parallel_data[67] => tx_parallel_data[67].IN1
tx_parallel_data[68] => tx_parallel_data[68].IN1
tx_parallel_data[69] => tx_parallel_data[69].IN1
tx_parallel_data[70] => tx_parallel_data[70].IN1
tx_parallel_data[71] => tx_parallel_data[71].IN1
tx_parallel_data[72] => tx_parallel_data[72].IN1
tx_parallel_data[73] => tx_parallel_data[73].IN1
tx_parallel_data[74] => tx_parallel_data[74].IN1
tx_parallel_data[75] => tx_parallel_data[75].IN1
tx_parallel_data[76] => tx_parallel_data[76].IN1
tx_parallel_data[77] => tx_parallel_data[77].IN1
tx_parallel_data[78] => tx_parallel_data[78].IN1
tx_parallel_data[79] => tx_parallel_data[79].IN1
tx_parallel_data[80] => tx_parallel_data[80].IN1
tx_parallel_data[81] => tx_parallel_data[81].IN1
tx_parallel_data[82] => tx_parallel_data[82].IN1
tx_parallel_data[83] => tx_parallel_data[83].IN1
tx_parallel_data[84] => tx_parallel_data[84].IN1
tx_parallel_data[85] => tx_parallel_data[85].IN1
tx_parallel_data[86] => tx_parallel_data[86].IN1
tx_parallel_data[87] => tx_parallel_data[87].IN1
tx_parallel_data[88] => tx_parallel_data[88].IN1
tx_parallel_data[89] => tx_parallel_data[89].IN1
tx_parallel_data[90] => tx_parallel_data[90].IN1
tx_parallel_data[91] => tx_parallel_data[91].IN1
tx_parallel_data[92] => tx_parallel_data[92].IN1
tx_parallel_data[93] => tx_parallel_data[93].IN1
tx_parallel_data[94] => tx_parallel_data[94].IN1
tx_parallel_data[95] => tx_parallel_data[95].IN1
tx_parallel_data[96] => tx_parallel_data[96].IN1
tx_parallel_data[97] => tx_parallel_data[97].IN1
tx_parallel_data[98] => tx_parallel_data[98].IN1
tx_parallel_data[99] => tx_parallel_data[99].IN1
tx_parallel_data[100] => tx_parallel_data[100].IN1
tx_parallel_data[101] => tx_parallel_data[101].IN1
tx_parallel_data[102] => tx_parallel_data[102].IN1
tx_parallel_data[103] => tx_parallel_data[103].IN1
tx_parallel_data[104] => tx_parallel_data[104].IN1
tx_parallel_data[105] => tx_parallel_data[105].IN1
tx_parallel_data[106] => tx_parallel_data[106].IN1
tx_parallel_data[107] => tx_parallel_data[107].IN1
tx_parallel_data[108] => tx_parallel_data[108].IN1
tx_parallel_data[109] => tx_parallel_data[109].IN1
tx_parallel_data[110] => tx_parallel_data[110].IN1
tx_parallel_data[111] => tx_parallel_data[111].IN1
tx_parallel_data[112] => tx_parallel_data[112].IN1
tx_parallel_data[113] => tx_parallel_data[113].IN1
tx_parallel_data[114] => tx_parallel_data[114].IN1
tx_parallel_data[115] => tx_parallel_data[115].IN1
tx_parallel_data[116] => tx_parallel_data[116].IN1
tx_parallel_data[117] => tx_parallel_data[117].IN1
tx_parallel_data[118] => tx_parallel_data[118].IN1
tx_parallel_data[119] => tx_parallel_data[119].IN1
tx_parallel_data[120] => tx_parallel_data[120].IN1
tx_parallel_data[121] => tx_parallel_data[121].IN1
tx_parallel_data[122] => tx_parallel_data[122].IN1
tx_parallel_data[123] => tx_parallel_data[123].IN1
tx_parallel_data[124] => tx_parallel_data[124].IN1
tx_parallel_data[125] => tx_parallel_data[125].IN1
tx_parallel_data[126] => tx_parallel_data[126].IN1
tx_parallel_data[127] => tx_parallel_data[127].IN1
tx_parallel_data[128] => tx_parallel_data[128].IN1
tx_parallel_data[129] => tx_parallel_data[129].IN1
tx_parallel_data[130] => tx_parallel_data[130].IN1
tx_parallel_data[131] => tx_parallel_data[131].IN1
tx_parallel_data[132] => tx_parallel_data[132].IN1
tx_parallel_data[133] => tx_parallel_data[133].IN1
tx_parallel_data[134] => tx_parallel_data[134].IN1
tx_parallel_data[135] => tx_parallel_data[135].IN1
tx_parallel_data[136] => tx_parallel_data[136].IN1
tx_parallel_data[137] => tx_parallel_data[137].IN1
tx_parallel_data[138] => tx_parallel_data[138].IN1
tx_parallel_data[139] => tx_parallel_data[139].IN1
tx_parallel_data[140] => tx_parallel_data[140].IN1
tx_parallel_data[141] => tx_parallel_data[141].IN1
tx_parallel_data[142] => tx_parallel_data[142].IN1
tx_parallel_data[143] => tx_parallel_data[143].IN1
tx_parallel_data[144] => tx_parallel_data[144].IN1
tx_parallel_data[145] => tx_parallel_data[145].IN1
tx_parallel_data[146] => tx_parallel_data[146].IN1
tx_parallel_data[147] => tx_parallel_data[147].IN1
tx_parallel_data[148] => tx_parallel_data[148].IN1
tx_parallel_data[149] => tx_parallel_data[149].IN1
tx_parallel_data[150] => tx_parallel_data[150].IN1
tx_parallel_data[151] => tx_parallel_data[151].IN1
tx_parallel_data[152] => tx_parallel_data[152].IN1
tx_parallel_data[153] => tx_parallel_data[153].IN1
tx_parallel_data[154] => tx_parallel_data[154].IN1
tx_parallel_data[155] => tx_parallel_data[155].IN1
tx_parallel_data[156] => tx_parallel_data[156].IN1
tx_parallel_data[157] => tx_parallel_data[157].IN1
tx_parallel_data[158] => tx_parallel_data[158].IN1
tx_parallel_data[159] => tx_parallel_data[159].IN1
tx_parallel_data[160] => tx_parallel_data[160].IN1
tx_parallel_data[161] => tx_parallel_data[161].IN1
tx_parallel_data[162] => tx_parallel_data[162].IN1
tx_parallel_data[163] => tx_parallel_data[163].IN1
tx_parallel_data[164] => tx_parallel_data[164].IN1
tx_parallel_data[165] => tx_parallel_data[165].IN1
tx_parallel_data[166] => tx_parallel_data[166].IN1
tx_parallel_data[167] => tx_parallel_data[167].IN1
tx_parallel_data[168] => tx_parallel_data[168].IN1
tx_parallel_data[169] => tx_parallel_data[169].IN1
tx_parallel_data[170] => tx_parallel_data[170].IN1
tx_parallel_data[171] => tx_parallel_data[171].IN1
tx_parallel_data[172] => tx_parallel_data[172].IN1
tx_parallel_data[173] => tx_parallel_data[173].IN1
tx_parallel_data[174] => tx_parallel_data[174].IN1
tx_parallel_data[175] => tx_parallel_data[175].IN1
tx_parallel_data[176] => tx_parallel_data[176].IN1
tx_parallel_data[177] => tx_parallel_data[177].IN1
tx_parallel_data[178] => tx_parallel_data[178].IN1
tx_parallel_data[179] => tx_parallel_data[179].IN1
tx_parallel_data[180] => tx_parallel_data[180].IN1
tx_parallel_data[181] => tx_parallel_data[181].IN1
tx_parallel_data[182] => tx_parallel_data[182].IN1
tx_parallel_data[183] => tx_parallel_data[183].IN1
tx_parallel_data[184] => tx_parallel_data[184].IN1
tx_parallel_data[185] => tx_parallel_data[185].IN1
tx_parallel_data[186] => tx_parallel_data[186].IN1
tx_parallel_data[187] => tx_parallel_data[187].IN1
tx_parallel_data[188] => tx_parallel_data[188].IN1
tx_parallel_data[189] => tx_parallel_data[189].IN1
tx_parallel_data[190] => tx_parallel_data[190].IN1
tx_parallel_data[191] => tx_parallel_data[191].IN1
tx_parallel_data[192] => tx_parallel_data[192].IN1
tx_parallel_data[193] => tx_parallel_data[193].IN1
tx_parallel_data[194] => tx_parallel_data[194].IN1
tx_parallel_data[195] => tx_parallel_data[195].IN1
tx_parallel_data[196] => tx_parallel_data[196].IN1
tx_parallel_data[197] => tx_parallel_data[197].IN1
tx_parallel_data[198] => tx_parallel_data[198].IN1
tx_parallel_data[199] => tx_parallel_data[199].IN1
tx_parallel_data[200] => tx_parallel_data[200].IN1
tx_parallel_data[201] => tx_parallel_data[201].IN1
tx_parallel_data[202] => tx_parallel_data[202].IN1
tx_parallel_data[203] => tx_parallel_data[203].IN1
tx_parallel_data[204] => tx_parallel_data[204].IN1
tx_parallel_data[205] => tx_parallel_data[205].IN1
tx_parallel_data[206] => tx_parallel_data[206].IN1
tx_parallel_data[207] => tx_parallel_data[207].IN1
tx_parallel_data[208] => tx_parallel_data[208].IN1
tx_parallel_data[209] => tx_parallel_data[209].IN1
tx_parallel_data[210] => tx_parallel_data[210].IN1
tx_parallel_data[211] => tx_parallel_data[211].IN1
tx_parallel_data[212] => tx_parallel_data[212].IN1
tx_parallel_data[213] => tx_parallel_data[213].IN1
tx_parallel_data[214] => tx_parallel_data[214].IN1
tx_parallel_data[215] => tx_parallel_data[215].IN1
tx_parallel_data[216] => tx_parallel_data[216].IN1
tx_parallel_data[217] => tx_parallel_data[217].IN1
tx_parallel_data[218] => tx_parallel_data[218].IN1
tx_parallel_data[219] => tx_parallel_data[219].IN1
tx_parallel_data[220] => tx_parallel_data[220].IN1
tx_parallel_data[221] => tx_parallel_data[221].IN1
tx_parallel_data[222] => tx_parallel_data[222].IN1
tx_parallel_data[223] => tx_parallel_data[223].IN1
tx_parallel_data[224] => tx_parallel_data[224].IN1
tx_parallel_data[225] => tx_parallel_data[225].IN1
tx_parallel_data[226] => tx_parallel_data[226].IN1
tx_parallel_data[227] => tx_parallel_data[227].IN1
tx_parallel_data[228] => tx_parallel_data[228].IN1
tx_parallel_data[229] => tx_parallel_data[229].IN1
tx_parallel_data[230] => tx_parallel_data[230].IN1
tx_parallel_data[231] => tx_parallel_data[231].IN1
tx_parallel_data[232] => tx_parallel_data[232].IN1
tx_parallel_data[233] => tx_parallel_data[233].IN1
tx_parallel_data[234] => tx_parallel_data[234].IN1
tx_parallel_data[235] => tx_parallel_data[235].IN1
tx_parallel_data[236] => tx_parallel_data[236].IN1
tx_parallel_data[237] => tx_parallel_data[237].IN1
tx_parallel_data[238] => tx_parallel_data[238].IN1
tx_parallel_data[239] => tx_parallel_data[239].IN1
tx_parallel_data[240] => tx_parallel_data[240].IN1
tx_parallel_data[241] => tx_parallel_data[241].IN1
tx_parallel_data[242] => tx_parallel_data[242].IN1
tx_parallel_data[243] => tx_parallel_data[243].IN1
tx_parallel_data[244] => tx_parallel_data[244].IN1
tx_parallel_data[245] => tx_parallel_data[245].IN1
tx_parallel_data[246] => tx_parallel_data[246].IN1
tx_parallel_data[247] => tx_parallel_data[247].IN1
tx_parallel_data[248] => tx_parallel_data[248].IN1
tx_parallel_data[249] => tx_parallel_data[249].IN1
tx_parallel_data[250] => tx_parallel_data[250].IN1
tx_parallel_data[251] => tx_parallel_data[251].IN1
tx_parallel_data[252] => tx_parallel_data[252].IN1
tx_parallel_data[253] => tx_parallel_data[253].IN1
tx_parallel_data[254] => tx_parallel_data[254].IN1
tx_parallel_data[255] => tx_parallel_data[255].IN1
tx_parallel_data[256] => tx_parallel_data[256].IN1
tx_parallel_data[257] => tx_parallel_data[257].IN1
tx_parallel_data[258] => tx_parallel_data[258].IN1
tx_parallel_data[259] => tx_parallel_data[259].IN1
tx_parallel_data[260] => tx_parallel_data[260].IN1
tx_parallel_data[261] => tx_parallel_data[261].IN1
tx_parallel_data[262] => tx_parallel_data[262].IN1
tx_parallel_data[263] => tx_parallel_data[263].IN1
tx_parallel_data[264] => tx_parallel_data[264].IN1
tx_parallel_data[265] => tx_parallel_data[265].IN1
tx_parallel_data[266] => tx_parallel_data[266].IN1
tx_parallel_data[267] => tx_parallel_data[267].IN1
tx_parallel_data[268] => tx_parallel_data[268].IN1
tx_parallel_data[269] => tx_parallel_data[269].IN1
tx_parallel_data[270] => tx_parallel_data[270].IN1
tx_parallel_data[271] => tx_parallel_data[271].IN1
tx_parallel_data[272] => tx_parallel_data[272].IN1
tx_parallel_data[273] => tx_parallel_data[273].IN1
tx_parallel_data[274] => tx_parallel_data[274].IN1
tx_parallel_data[275] => tx_parallel_data[275].IN1
tx_parallel_data[276] => tx_parallel_data[276].IN1
tx_parallel_data[277] => tx_parallel_data[277].IN1
tx_parallel_data[278] => tx_parallel_data[278].IN1
tx_parallel_data[279] => tx_parallel_data[279].IN1
tx_parallel_data[280] => tx_parallel_data[280].IN1
tx_parallel_data[281] => tx_parallel_data[281].IN1
tx_parallel_data[282] => tx_parallel_data[282].IN1
tx_parallel_data[283] => tx_parallel_data[283].IN1
tx_parallel_data[284] => tx_parallel_data[284].IN1
tx_parallel_data[285] => tx_parallel_data[285].IN1
tx_parallel_data[286] => tx_parallel_data[286].IN1
tx_parallel_data[287] => tx_parallel_data[287].IN1
tx_parallel_data[288] => tx_parallel_data[288].IN1
tx_parallel_data[289] => tx_parallel_data[289].IN1
tx_parallel_data[290] => tx_parallel_data[290].IN1
tx_parallel_data[291] => tx_parallel_data[291].IN1
tx_parallel_data[292] => tx_parallel_data[292].IN1
tx_parallel_data[293] => tx_parallel_data[293].IN1
tx_parallel_data[294] => tx_parallel_data[294].IN1
tx_parallel_data[295] => tx_parallel_data[295].IN1
tx_parallel_data[296] => tx_parallel_data[296].IN1
tx_parallel_data[297] => tx_parallel_data[297].IN1
tx_parallel_data[298] => tx_parallel_data[298].IN1
tx_parallel_data[299] => tx_parallel_data[299].IN1
tx_parallel_data[300] => tx_parallel_data[300].IN1
tx_parallel_data[301] => tx_parallel_data[301].IN1
tx_parallel_data[302] => tx_parallel_data[302].IN1
tx_parallel_data[303] => tx_parallel_data[303].IN1
tx_parallel_data[304] => tx_parallel_data[304].IN1
tx_parallel_data[305] => tx_parallel_data[305].IN1
tx_parallel_data[306] => tx_parallel_data[306].IN1
tx_parallel_data[307] => tx_parallel_data[307].IN1
tx_parallel_data[308] => tx_parallel_data[308].IN1
tx_parallel_data[309] => tx_parallel_data[309].IN1
tx_parallel_data[310] => tx_parallel_data[310].IN1
tx_parallel_data[311] => tx_parallel_data[311].IN1
tx_parallel_data[312] => tx_parallel_data[312].IN1
tx_parallel_data[313] => tx_parallel_data[313].IN1
tx_parallel_data[314] => tx_parallel_data[314].IN1
tx_parallel_data[315] => tx_parallel_data[315].IN1
tx_parallel_data[316] => tx_parallel_data[316].IN1
tx_parallel_data[317] => tx_parallel_data[317].IN1
tx_parallel_data[318] => tx_parallel_data[318].IN1
tx_parallel_data[319] => tx_parallel_data[319].IN1
tx_parallel_data[320] => tx_parallel_data[320].IN1
tx_parallel_data[321] => tx_parallel_data[321].IN1
tx_parallel_data[322] => tx_parallel_data[322].IN1
tx_parallel_data[323] => tx_parallel_data[323].IN1
tx_parallel_data[324] => tx_parallel_data[324].IN1
tx_parallel_data[325] => tx_parallel_data[325].IN1
tx_parallel_data[326] => tx_parallel_data[326].IN1
tx_parallel_data[327] => tx_parallel_data[327].IN1
tx_parallel_data[328] => tx_parallel_data[328].IN1
tx_parallel_data[329] => tx_parallel_data[329].IN1
tx_parallel_data[330] => tx_parallel_data[330].IN1
tx_parallel_data[331] => tx_parallel_data[331].IN1
tx_parallel_data[332] => tx_parallel_data[332].IN1
tx_parallel_data[333] => tx_parallel_data[333].IN1
tx_parallel_data[334] => tx_parallel_data[334].IN1
tx_parallel_data[335] => tx_parallel_data[335].IN1
tx_parallel_data[336] => tx_parallel_data[336].IN1
tx_parallel_data[337] => tx_parallel_data[337].IN1
tx_parallel_data[338] => tx_parallel_data[338].IN1
tx_parallel_data[339] => tx_parallel_data[339].IN1
tx_parallel_data[340] => tx_parallel_data[340].IN1
tx_parallel_data[341] => tx_parallel_data[341].IN1
tx_parallel_data[342] => tx_parallel_data[342].IN1
tx_parallel_data[343] => tx_parallel_data[343].IN1
tx_parallel_data[344] => tx_parallel_data[344].IN1
tx_parallel_data[345] => tx_parallel_data[345].IN1
tx_parallel_data[346] => tx_parallel_data[346].IN1
tx_parallel_data[347] => tx_parallel_data[347].IN1
tx_parallel_data[348] => tx_parallel_data[348].IN1
tx_parallel_data[349] => tx_parallel_data[349].IN1
tx_parallel_data[350] => tx_parallel_data[350].IN1
tx_parallel_data[351] => tx_parallel_data[351].IN1
tx_parallel_data[352] => tx_parallel_data[352].IN1
tx_parallel_data[353] => tx_parallel_data[353].IN1
tx_parallel_data[354] => tx_parallel_data[354].IN1
tx_parallel_data[355] => tx_parallel_data[355].IN1
tx_parallel_data[356] => tx_parallel_data[356].IN1
tx_parallel_data[357] => tx_parallel_data[357].IN1
tx_parallel_data[358] => tx_parallel_data[358].IN1
tx_parallel_data[359] => tx_parallel_data[359].IN1
tx_parallel_data[360] => tx_parallel_data[360].IN1
tx_parallel_data[361] => tx_parallel_data[361].IN1
tx_parallel_data[362] => tx_parallel_data[362].IN1
tx_parallel_data[363] => tx_parallel_data[363].IN1
tx_parallel_data[364] => tx_parallel_data[364].IN1
tx_parallel_data[365] => tx_parallel_data[365].IN1
tx_parallel_data[366] => tx_parallel_data[366].IN1
tx_parallel_data[367] => tx_parallel_data[367].IN1
tx_parallel_data[368] => tx_parallel_data[368].IN1
tx_parallel_data[369] => tx_parallel_data[369].IN1
tx_parallel_data[370] => tx_parallel_data[370].IN1
tx_parallel_data[371] => tx_parallel_data[371].IN1
tx_parallel_data[372] => tx_parallel_data[372].IN1
tx_parallel_data[373] => tx_parallel_data[373].IN1
tx_parallel_data[374] => tx_parallel_data[374].IN1
tx_parallel_data[375] => tx_parallel_data[375].IN1
tx_parallel_data[376] => tx_parallel_data[376].IN1
tx_parallel_data[377] => tx_parallel_data[377].IN1
tx_parallel_data[378] => tx_parallel_data[378].IN1
tx_parallel_data[379] => tx_parallel_data[379].IN1
tx_parallel_data[380] => tx_parallel_data[380].IN1
tx_parallel_data[381] => tx_parallel_data[381].IN1
tx_parallel_data[382] => tx_parallel_data[382].IN1
tx_parallel_data[383] => tx_parallel_data[383].IN1
tx_parallel_data[384] => tx_parallel_data[384].IN1
tx_parallel_data[385] => tx_parallel_data[385].IN1
tx_parallel_data[386] => tx_parallel_data[386].IN1
tx_parallel_data[387] => tx_parallel_data[387].IN1
tx_parallel_data[388] => tx_parallel_data[388].IN1
tx_parallel_data[389] => tx_parallel_data[389].IN1
tx_parallel_data[390] => tx_parallel_data[390].IN1
tx_parallel_data[391] => tx_parallel_data[391].IN1
tx_parallel_data[392] => tx_parallel_data[392].IN1
tx_parallel_data[393] => tx_parallel_data[393].IN1
tx_parallel_data[394] => tx_parallel_data[394].IN1
tx_parallel_data[395] => tx_parallel_data[395].IN1
tx_parallel_data[396] => tx_parallel_data[396].IN1
tx_parallel_data[397] => tx_parallel_data[397].IN1
tx_parallel_data[398] => tx_parallel_data[398].IN1
tx_parallel_data[399] => tx_parallel_data[399].IN1
tx_parallel_data[400] => tx_parallel_data[400].IN1
tx_parallel_data[401] => tx_parallel_data[401].IN1
tx_parallel_data[402] => tx_parallel_data[402].IN1
tx_parallel_data[403] => tx_parallel_data[403].IN1
tx_parallel_data[404] => tx_parallel_data[404].IN1
tx_parallel_data[405] => tx_parallel_data[405].IN1
tx_parallel_data[406] => tx_parallel_data[406].IN1
tx_parallel_data[407] => tx_parallel_data[407].IN1
tx_parallel_data[408] => tx_parallel_data[408].IN1
tx_parallel_data[409] => tx_parallel_data[409].IN1
tx_parallel_data[410] => tx_parallel_data[410].IN1
tx_parallel_data[411] => tx_parallel_data[411].IN1
tx_parallel_data[412] => tx_parallel_data[412].IN1
tx_parallel_data[413] => tx_parallel_data[413].IN1
tx_parallel_data[414] => tx_parallel_data[414].IN1
tx_parallel_data[415] => tx_parallel_data[415].IN1
tx_parallel_data[416] => tx_parallel_data[416].IN1
tx_parallel_data[417] => tx_parallel_data[417].IN1
tx_parallel_data[418] => tx_parallel_data[418].IN1
tx_parallel_data[419] => tx_parallel_data[419].IN1
tx_parallel_data[420] => tx_parallel_data[420].IN1
tx_parallel_data[421] => tx_parallel_data[421].IN1
tx_parallel_data[422] => tx_parallel_data[422].IN1
tx_parallel_data[423] => tx_parallel_data[423].IN1
tx_parallel_data[424] => tx_parallel_data[424].IN1
tx_parallel_data[425] => tx_parallel_data[425].IN1
tx_parallel_data[426] => tx_parallel_data[426].IN1
tx_parallel_data[427] => tx_parallel_data[427].IN1
tx_parallel_data[428] => tx_parallel_data[428].IN1
tx_parallel_data[429] => tx_parallel_data[429].IN1
tx_parallel_data[430] => tx_parallel_data[430].IN1
tx_parallel_data[431] => tx_parallel_data[431].IN1
tx_parallel_data[432] => tx_parallel_data[432].IN1
tx_parallel_data[433] => tx_parallel_data[433].IN1
tx_parallel_data[434] => tx_parallel_data[434].IN1
tx_parallel_data[435] => tx_parallel_data[435].IN1
tx_parallel_data[436] => tx_parallel_data[436].IN1
tx_parallel_data[437] => tx_parallel_data[437].IN1
tx_parallel_data[438] => tx_parallel_data[438].IN1
tx_parallel_data[439] => tx_parallel_data[439].IN1
tx_parallel_data[440] => tx_parallel_data[440].IN1
tx_parallel_data[441] => tx_parallel_data[441].IN1
tx_parallel_data[442] => tx_parallel_data[442].IN1
tx_parallel_data[443] => tx_parallel_data[443].IN1
tx_parallel_data[444] => tx_parallel_data[444].IN1
tx_parallel_data[445] => tx_parallel_data[445].IN1
tx_parallel_data[446] => tx_parallel_data[446].IN1
tx_parallel_data[447] => tx_parallel_data[447].IN1
tx_parallel_data[448] => tx_parallel_data[448].IN1
tx_parallel_data[449] => tx_parallel_data[449].IN1
tx_parallel_data[450] => tx_parallel_data[450].IN1
tx_parallel_data[451] => tx_parallel_data[451].IN1
tx_parallel_data[452] => tx_parallel_data[452].IN1
tx_parallel_data[453] => tx_parallel_data[453].IN1
tx_parallel_data[454] => tx_parallel_data[454].IN1
tx_parallel_data[455] => tx_parallel_data[455].IN1
tx_parallel_data[456] => tx_parallel_data[456].IN1
tx_parallel_data[457] => tx_parallel_data[457].IN1
tx_parallel_data[458] => tx_parallel_data[458].IN1
tx_parallel_data[459] => tx_parallel_data[459].IN1
tx_parallel_data[460] => tx_parallel_data[460].IN1
tx_parallel_data[461] => tx_parallel_data[461].IN1
tx_parallel_data[462] => tx_parallel_data[462].IN1
tx_parallel_data[463] => tx_parallel_data[463].IN1
tx_parallel_data[464] => tx_parallel_data[464].IN1
tx_parallel_data[465] => tx_parallel_data[465].IN1
tx_parallel_data[466] => tx_parallel_data[466].IN1
tx_parallel_data[467] => tx_parallel_data[467].IN1
tx_parallel_data[468] => tx_parallel_data[468].IN1
tx_parallel_data[469] => tx_parallel_data[469].IN1
tx_parallel_data[470] => tx_parallel_data[470].IN1
tx_parallel_data[471] => tx_parallel_data[471].IN1
tx_parallel_data[472] => tx_parallel_data[472].IN1
tx_parallel_data[473] => tx_parallel_data[473].IN1
tx_parallel_data[474] => tx_parallel_data[474].IN1
tx_parallel_data[475] => tx_parallel_data[475].IN1
tx_parallel_data[476] => tx_parallel_data[476].IN1
tx_parallel_data[477] => tx_parallel_data[477].IN1
tx_parallel_data[478] => tx_parallel_data[478].IN1
tx_parallel_data[479] => tx_parallel_data[479].IN1
tx_parallel_data[480] => tx_parallel_data[480].IN1
tx_parallel_data[481] => tx_parallel_data[481].IN1
tx_parallel_data[482] => tx_parallel_data[482].IN1
tx_parallel_data[483] => tx_parallel_data[483].IN1
tx_parallel_data[484] => tx_parallel_data[484].IN1
tx_parallel_data[485] => tx_parallel_data[485].IN1
tx_parallel_data[486] => tx_parallel_data[486].IN1
tx_parallel_data[487] => tx_parallel_data[487].IN1
tx_parallel_data[488] => tx_parallel_data[488].IN1
tx_parallel_data[489] => tx_parallel_data[489].IN1
tx_parallel_data[490] => tx_parallel_data[490].IN1
tx_parallel_data[491] => tx_parallel_data[491].IN1
tx_parallel_data[492] => tx_parallel_data[492].IN1
tx_parallel_data[493] => tx_parallel_data[493].IN1
tx_parallel_data[494] => tx_parallel_data[494].IN1
tx_parallel_data[495] => tx_parallel_data[495].IN1
tx_parallel_data[496] => tx_parallel_data[496].IN1
tx_parallel_data[497] => tx_parallel_data[497].IN1
tx_parallel_data[498] => tx_parallel_data[498].IN1
tx_parallel_data[499] => tx_parallel_data[499].IN1
tx_parallel_data[500] => tx_parallel_data[500].IN1
tx_parallel_data[501] => tx_parallel_data[501].IN1
tx_parallel_data[502] => tx_parallel_data[502].IN1
tx_parallel_data[503] => tx_parallel_data[503].IN1
tx_parallel_data[504] => tx_parallel_data[504].IN1
tx_parallel_data[505] => tx_parallel_data[505].IN1
tx_parallel_data[506] => tx_parallel_data[506].IN1
tx_parallel_data[507] => tx_parallel_data[507].IN1
tx_parallel_data[508] => tx_parallel_data[508].IN1
tx_parallel_data[509] => tx_parallel_data[509].IN1
tx_parallel_data[510] => tx_parallel_data[510].IN1
tx_parallel_data[511] => tx_parallel_data[511].IN1
rx_parallel_data[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[1] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[2] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[3] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[4] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[5] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[6] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[7] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[8] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[9] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[10] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[11] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[12] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[13] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[14] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[15] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[16] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[17] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[18] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[19] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[20] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[21] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[22] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[23] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[24] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[25] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[26] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[27] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[28] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[29] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[30] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[31] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[32] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[33] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[34] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[35] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[36] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[37] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[38] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[39] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[40] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[41] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[42] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[43] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[44] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[45] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[46] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[47] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[48] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[49] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[50] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[51] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[52] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[53] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[54] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[55] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[56] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[57] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[58] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[59] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[60] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[61] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[62] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[63] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[64] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[65] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[66] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[67] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[68] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[69] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[70] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[71] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[72] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[73] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[74] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[75] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[76] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[77] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[78] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[79] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[80] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[81] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[82] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[83] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[84] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[85] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[86] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[87] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[88] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[89] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[90] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[91] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[92] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[93] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[94] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[95] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[96] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[97] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[98] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[99] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[100] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[101] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[102] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[103] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[104] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[105] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[106] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[107] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[108] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[109] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[110] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[111] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[112] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[113] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[114] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[115] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[116] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[117] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[118] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[119] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[120] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[121] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[122] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[123] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[124] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[125] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[126] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[127] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[128] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[129] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[130] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[131] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[132] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[133] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[134] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[135] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[136] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[137] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[138] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[139] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[140] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[141] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[142] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[143] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[144] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[145] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[146] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[147] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[148] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[149] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[150] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[151] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[152] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[153] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[154] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[155] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[156] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[157] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[158] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[159] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[160] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[161] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[162] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[163] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[164] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[165] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[166] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[167] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[168] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[169] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[170] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[171] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[172] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[173] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[174] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[175] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[176] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[177] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[178] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[179] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[180] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[181] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[182] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[183] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[184] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[185] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[186] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[187] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[188] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[189] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[190] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[191] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[192] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[193] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[194] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[195] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[196] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[197] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[198] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[199] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[200] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[201] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[202] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[203] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[204] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[205] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[206] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[207] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[208] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[209] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[210] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[211] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[212] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[213] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[214] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[215] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[216] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[217] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[218] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[219] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[220] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[221] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[222] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[223] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[224] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[225] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[226] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[227] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[228] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[229] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[230] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[231] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[232] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[233] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[234] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[235] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[236] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[237] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[238] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[239] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[240] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[241] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[242] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[243] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[244] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[245] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[246] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[247] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[248] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[249] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[250] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[251] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[252] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[253] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[254] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[255] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[256] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[257] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[258] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[259] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[260] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[261] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[262] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[263] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[264] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[265] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[266] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[267] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[268] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[269] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[270] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[271] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[272] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[273] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[274] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[275] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[276] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[277] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[278] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[279] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[280] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[281] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[282] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[283] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[284] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[285] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[286] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[287] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[288] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[289] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[290] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[291] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[292] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[293] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[294] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[295] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[296] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[297] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[298] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[299] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[300] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[301] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[302] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[303] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[304] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[305] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[306] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[307] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[308] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[309] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[310] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[311] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[312] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[313] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[314] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[315] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[316] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[317] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[318] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[319] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[320] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[321] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[322] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[323] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[324] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[325] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[326] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[327] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[328] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[329] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[330] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[331] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[332] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[333] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[334] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[335] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[336] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[337] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[338] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[339] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[340] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[341] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[342] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[343] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[344] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[345] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[346] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[347] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[348] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[349] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[350] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[351] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[352] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[353] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[354] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[355] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[356] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[357] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[358] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[359] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[360] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[361] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[362] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[363] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[364] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[365] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[366] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[367] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[368] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[369] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[370] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[371] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[372] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[373] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[374] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[375] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[376] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[377] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[378] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[379] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[380] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[381] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[382] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[383] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[384] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[385] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[386] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[387] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[388] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[389] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[390] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[391] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[392] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[393] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[394] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[395] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[396] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[397] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[398] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[399] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[400] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[401] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[402] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[403] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[404] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[405] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[406] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[407] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[408] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[409] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[410] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[411] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[412] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[413] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[414] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[415] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[416] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[417] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[418] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[419] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[420] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[421] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[422] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[423] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[424] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[425] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[426] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[427] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[428] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[429] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[430] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[431] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[432] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[433] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[434] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[435] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[436] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[437] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[438] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[439] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[440] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[441] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[442] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[443] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[444] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[445] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[446] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[447] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[448] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[449] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[450] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[451] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[452] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[453] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[454] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[455] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[456] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[457] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[458] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[459] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[460] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[461] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[462] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[463] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[464] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[465] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[466] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[467] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[468] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[469] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[470] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[471] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[472] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[473] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[474] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[475] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[476] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[477] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[478] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[479] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[480] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[481] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[482] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[483] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[484] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[485] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[486] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[487] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[488] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[489] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[490] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[491] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[492] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[493] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[494] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[495] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[496] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[497] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[498] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[499] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[500] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[501] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[502] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[503] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[504] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[505] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[506] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[507] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[508] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[509] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[510] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
rx_parallel_data[511] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_data
tx_control[0] => tx_control[0].IN1
tx_control[1] => tx_control[1].IN1
tx_control[2] => tx_control[2].IN1
tx_control[3] => tx_control[3].IN1
tx_control[4] => tx_control[4].IN1
tx_control[5] => tx_control[5].IN1
tx_control[6] => tx_control[6].IN1
tx_control[7] => tx_control[7].IN1
tx_control[8] => tx_control[8].IN1
tx_control[9] => tx_control[9].IN1
tx_control[10] => tx_control[10].IN1
tx_control[11] => tx_control[11].IN1
tx_control[12] => tx_control[12].IN1
tx_control[13] => tx_control[13].IN1
tx_control[14] => tx_control[14].IN1
tx_control[15] => tx_control[15].IN1
tx_control[16] => tx_control[16].IN1
tx_control[17] => tx_control[17].IN1
tx_control[18] => tx_control[18].IN1
tx_control[19] => tx_control[19].IN1
tx_control[20] => tx_control[20].IN1
tx_control[21] => tx_control[21].IN1
tx_control[22] => tx_control[22].IN1
tx_control[23] => tx_control[23].IN1
tx_control[24] => tx_control[24].IN1
tx_control[25] => tx_control[25].IN1
tx_control[26] => tx_control[26].IN1
tx_control[27] => tx_control[27].IN1
tx_control[28] => tx_control[28].IN1
tx_control[29] => tx_control[29].IN1
tx_control[30] => tx_control[30].IN1
tx_control[31] => tx_control[31].IN1
tx_control[32] => tx_control[32].IN1
tx_control[33] => tx_control[33].IN1
tx_control[34] => tx_control[34].IN1
tx_control[35] => tx_control[35].IN1
tx_control[36] => tx_control[36].IN1
tx_control[37] => tx_control[37].IN1
tx_control[38] => tx_control[38].IN1
tx_control[39] => tx_control[39].IN1
tx_control[40] => tx_control[40].IN1
tx_control[41] => tx_control[41].IN1
tx_control[42] => tx_control[42].IN1
tx_control[43] => tx_control[43].IN1
tx_control[44] => tx_control[44].IN1
tx_control[45] => tx_control[45].IN1
tx_control[46] => tx_control[46].IN1
tx_control[47] => tx_control[47].IN1
tx_control[48] => tx_control[48].IN1
tx_control[49] => tx_control[49].IN1
tx_control[50] => tx_control[50].IN1
tx_control[51] => tx_control[51].IN1
tx_control[52] => tx_control[52].IN1
tx_control[53] => tx_control[53].IN1
tx_control[54] => tx_control[54].IN1
tx_control[55] => tx_control[55].IN1
tx_control[56] => tx_control[56].IN1
tx_control[57] => tx_control[57].IN1
tx_control[58] => tx_control[58].IN1
tx_control[59] => tx_control[59].IN1
tx_control[60] => tx_control[60].IN1
tx_control[61] => tx_control[61].IN1
tx_control[62] => tx_control[62].IN1
tx_control[63] => tx_control[63].IN1
tx_control[64] => tx_control[64].IN1
tx_control[65] => tx_control[65].IN1
tx_control[66] => tx_control[66].IN1
tx_control[67] => tx_control[67].IN1
tx_control[68] => tx_control[68].IN1
tx_control[69] => tx_control[69].IN1
tx_control[70] => tx_control[70].IN1
tx_control[71] => tx_control[71].IN1
rx_control[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[1] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[2] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[3] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[4] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[5] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[6] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[7] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[8] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[9] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[10] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[11] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[12] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[13] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[14] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[15] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[16] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[17] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[18] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[19] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[20] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[21] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[22] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[23] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[24] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[25] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[26] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[27] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[28] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[29] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[30] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[31] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[32] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[33] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[34] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[35] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[36] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[37] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[38] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[39] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[40] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[41] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[42] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[43] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[44] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[45] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[46] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[47] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[48] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[49] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[50] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[51] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[52] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[53] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[54] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[55] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[56] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[57] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[58] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[59] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[60] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[61] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[62] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[63] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[64] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[65] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[66] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[67] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[68] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[69] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[70] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[71] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[72] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[73] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[74] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[75] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[76] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[77] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[78] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_control
rx_control[79] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_rx_control
tx_polinv[0] => tx_polinv[0].IN1
tx_polinv[1] => tx_polinv[1].IN1
tx_polinv[2] => tx_polinv[2].IN1
tx_polinv[3] => tx_polinv[3].IN1
rx_polinv[0] => rx_polinv[0].IN1
rx_polinv[1] => rx_polinv[1].IN1
rx_polinv[2] => rx_polinv[2].IN1
rx_polinv[3] => rx_polinv[3].IN1
rx_bitslip[0] => rx_bitslip[0].IN1
rx_bitslip[1] => rx_bitslip[1].IN1
rx_bitslip[2] => rx_bitslip[2].IN1
rx_bitslip[3] => rx_bitslip[3].IN1
rx_adapt_reset[0] => _.IN1
rx_adapt_reset[1] => _.IN1
rx_adapt_reset[2] => _.IN1
rx_adapt_reset[3] => _.IN1
rx_adapt_start[0] => rx_adapt_start[0].IN1
rx_adapt_start[1] => rx_adapt_start[1].IN1
rx_adapt_start[2] => rx_adapt_start[2].IN1
rx_adapt_start[3] => rx_adapt_start[3].IN1
rx_prbs_err_clr[0] => rx_prbs_err_clr[0].IN1
rx_prbs_err_clr[1] => rx_prbs_err_clr[1].IN1
rx_prbs_err_clr[2] => rx_prbs_err_clr[2].IN1
rx_prbs_err_clr[3] => rx_prbs_err_clr[3].IN1
rx_prbs_done[0] <= rx_prbs_done[0].DB_MAX_OUTPUT_PORT_TYPE
rx_prbs_done[1] <= rx_prbs_done[1].DB_MAX_OUTPUT_PORT_TYPE
rx_prbs_done[2] <= rx_prbs_done[2].DB_MAX_OUTPUT_PORT_TYPE
rx_prbs_done[3] <= rx_prbs_done[3].DB_MAX_OUTPUT_PORT_TYPE
rx_prbs_err[0] <= rx_prbs_err[0].DB_MAX_OUTPUT_PORT_TYPE
rx_prbs_err[1] <= rx_prbs_err[1].DB_MAX_OUTPUT_PORT_TYPE
rx_prbs_err[2] <= rx_prbs_err[2].DB_MAX_OUTPUT_PORT_TYPE
rx_prbs_err[3] <= rx_prbs_err[3].DB_MAX_OUTPUT_PORT_TYPE
tx_uhsif_clk[0] => tx_uhsif_clk[0].IN1
tx_uhsif_clk[1] => tx_uhsif_clk[1].IN1
tx_uhsif_clk[2] => tx_uhsif_clk[2].IN1
tx_uhsif_clk[3] => tx_uhsif_clk[3].IN1
tx_uhsif_clkout[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_uhsif_tx_clk_out
tx_uhsif_clkout[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_uhsif_tx_clk_out
tx_uhsif_clkout[2] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_uhsif_tx_clk_out
tx_uhsif_clkout[3] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_uhsif_tx_clk_out
tx_uhsif_lock[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_uhsif_lock
tx_uhsif_lock[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_uhsif_lock
tx_uhsif_lock[2] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_uhsif_lock
tx_uhsif_lock[3] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_uhsif_lock
tx_std_pcfifo_full[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_8g_full_tx
tx_std_pcfifo_full[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_8g_full_tx
tx_std_pcfifo_full[2] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_8g_full_tx
tx_std_pcfifo_full[3] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_8g_full_tx
tx_std_pcfifo_empty[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_8g_empty_tx
tx_std_pcfifo_empty[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_8g_empty_tx
tx_std_pcfifo_empty[2] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_8g_empty_tx
tx_std_pcfifo_empty[3] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_8g_empty_tx
rx_std_pcfifo_full[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_8g_full_rx
rx_std_pcfifo_full[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_8g_full_rx
rx_std_pcfifo_full[2] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_8g_full_rx
rx_std_pcfifo_full[3] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_8g_full_rx
rx_std_pcfifo_empty[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_8g_empty_rx
rx_std_pcfifo_empty[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_8g_empty_rx
rx_std_pcfifo_empty[2] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_8g_empty_rx
rx_std_pcfifo_empty[3] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_8g_empty_rx
rx_std_bitrev_ena[0] => rx_std_bitrev_ena[0].IN1
rx_std_bitrev_ena[1] => rx_std_bitrev_ena[1].IN1
rx_std_bitrev_ena[2] => rx_std_bitrev_ena[2].IN1
rx_std_bitrev_ena[3] => rx_std_bitrev_ena[3].IN1
rx_std_byterev_ena[0] => rx_std_byterev_ena[0].IN1
rx_std_byterev_ena[1] => rx_std_byterev_ena[1].IN1
rx_std_byterev_ena[2] => rx_std_byterev_ena[2].IN1
rx_std_byterev_ena[3] => rx_std_byterev_ena[3].IN1
tx_std_bitslipboundarysel[0] => tx_std_bitslipboundarysel[0].IN1
tx_std_bitslipboundarysel[1] => tx_std_bitslipboundarysel[1].IN1
tx_std_bitslipboundarysel[2] => tx_std_bitslipboundarysel[2].IN1
tx_std_bitslipboundarysel[3] => tx_std_bitslipboundarysel[3].IN1
tx_std_bitslipboundarysel[4] => tx_std_bitslipboundarysel[4].IN1
tx_std_bitslipboundarysel[5] => tx_std_bitslipboundarysel[5].IN1
tx_std_bitslipboundarysel[6] => tx_std_bitslipboundarysel[6].IN1
tx_std_bitslipboundarysel[7] => tx_std_bitslipboundarysel[7].IN1
tx_std_bitslipboundarysel[8] => tx_std_bitslipboundarysel[8].IN1
tx_std_bitslipboundarysel[9] => tx_std_bitslipboundarysel[9].IN1
tx_std_bitslipboundarysel[10] => tx_std_bitslipboundarysel[10].IN1
tx_std_bitslipboundarysel[11] => tx_std_bitslipboundarysel[11].IN1
tx_std_bitslipboundarysel[12] => tx_std_bitslipboundarysel[12].IN1
tx_std_bitslipboundarysel[13] => tx_std_bitslipboundarysel[13].IN1
tx_std_bitslipboundarysel[14] => tx_std_bitslipboundarysel[14].IN1
tx_std_bitslipboundarysel[15] => tx_std_bitslipboundarysel[15].IN1
tx_std_bitslipboundarysel[16] => tx_std_bitslipboundarysel[16].IN1
tx_std_bitslipboundarysel[17] => tx_std_bitslipboundarysel[17].IN1
tx_std_bitslipboundarysel[18] => tx_std_bitslipboundarysel[18].IN1
tx_std_bitslipboundarysel[19] => tx_std_bitslipboundarysel[19].IN1
rx_std_bitslipboundarysel[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_8g_wa_boundary
rx_std_bitslipboundarysel[1] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_8g_wa_boundary
rx_std_bitslipboundarysel[2] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_8g_wa_boundary
rx_std_bitslipboundarysel[3] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_8g_wa_boundary
rx_std_bitslipboundarysel[4] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_8g_wa_boundary
rx_std_bitslipboundarysel[5] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_8g_wa_boundary
rx_std_bitslipboundarysel[6] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_8g_wa_boundary
rx_std_bitslipboundarysel[7] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_8g_wa_boundary
rx_std_bitslipboundarysel[8] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_8g_wa_boundary
rx_std_bitslipboundarysel[9] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_8g_wa_boundary
rx_std_bitslipboundarysel[10] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_8g_wa_boundary
rx_std_bitslipboundarysel[11] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_8g_wa_boundary
rx_std_bitslipboundarysel[12] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_8g_wa_boundary
rx_std_bitslipboundarysel[13] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_8g_wa_boundary
rx_std_bitslipboundarysel[14] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_8g_wa_boundary
rx_std_bitslipboundarysel[15] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_8g_wa_boundary
rx_std_bitslipboundarysel[16] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_8g_wa_boundary
rx_std_bitslipboundarysel[17] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_8g_wa_boundary
rx_std_bitslipboundarysel[18] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_8g_wa_boundary
rx_std_bitslipboundarysel[19] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_8g_wa_boundary
rx_std_wa_patternalign[0] => rx_std_wa_patternalign[0].IN1
rx_std_wa_patternalign[1] => rx_std_wa_patternalign[1].IN1
rx_std_wa_patternalign[2] => rx_std_wa_patternalign[2].IN1
rx_std_wa_patternalign[3] => rx_std_wa_patternalign[3].IN1
rx_std_wa_a1a2size[0] => rx_std_wa_a1a2size[0].IN1
rx_std_wa_a1a2size[1] => rx_std_wa_a1a2size[1].IN1
rx_std_wa_a1a2size[2] => rx_std_wa_a1a2size[2].IN1
rx_std_wa_a1a2size[3] => rx_std_wa_a1a2size[3].IN1
rx_std_rmfifo_full[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_8g_full_rmf
rx_std_rmfifo_full[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_8g_full_rmf
rx_std_rmfifo_full[2] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_8g_full_rmf
rx_std_rmfifo_full[3] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_8g_full_rmf
rx_std_rmfifo_empty[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_8g_empty_rmf
rx_std_rmfifo_empty[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_8g_empty_rmf
rx_std_rmfifo_empty[2] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_8g_empty_rmf
rx_std_rmfifo_empty[3] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_8g_empty_rmf
rx_std_signaldetect[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_8g_signal_detect_out
rx_std_signaldetect[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_8g_signal_detect_out
rx_std_signaldetect[2] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_8g_signal_detect_out
rx_std_signaldetect[3] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_8g_signal_detect_out
tx_enh_data_valid[0] => tx_enh_data_valid[0].IN1
tx_enh_data_valid[1] => tx_enh_data_valid[1].IN1
tx_enh_data_valid[2] => tx_enh_data_valid[2].IN1
tx_enh_data_valid[3] => tx_enh_data_valid[3].IN1
tx_enh_fifo_full[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_tx_full
tx_enh_fifo_full[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_tx_full
tx_enh_fifo_full[2] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_10g_tx_full
tx_enh_fifo_full[3] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_10g_tx_full
tx_enh_fifo_pfull[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_tx_pfull
tx_enh_fifo_pfull[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_tx_pfull
tx_enh_fifo_pfull[2] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_10g_tx_pfull
tx_enh_fifo_pfull[3] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_10g_tx_pfull
tx_enh_fifo_empty[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_tx_empty
tx_enh_fifo_empty[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_tx_empty
tx_enh_fifo_empty[2] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_10g_tx_empty
tx_enh_fifo_empty[3] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_10g_tx_empty
tx_enh_fifo_pempty[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_tx_pempty
tx_enh_fifo_pempty[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_tx_pempty
tx_enh_fifo_pempty[2] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_10g_tx_pempty
tx_enh_fifo_pempty[3] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_10g_tx_pempty
tx_enh_fifo_cnt[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_tx_fifo_num
tx_enh_fifo_cnt[1] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_tx_fifo_num
tx_enh_fifo_cnt[2] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_tx_fifo_num
tx_enh_fifo_cnt[3] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_tx_fifo_num
tx_enh_fifo_cnt[4] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_tx_fifo_num
tx_enh_fifo_cnt[5] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_tx_fifo_num
tx_enh_fifo_cnt[6] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_tx_fifo_num
tx_enh_fifo_cnt[7] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_tx_fifo_num
tx_enh_fifo_cnt[8] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_10g_tx_fifo_num
tx_enh_fifo_cnt[9] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_10g_tx_fifo_num
tx_enh_fifo_cnt[10] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_10g_tx_fifo_num
tx_enh_fifo_cnt[11] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_10g_tx_fifo_num
tx_enh_fifo_cnt[12] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_10g_tx_fifo_num
tx_enh_fifo_cnt[13] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_10g_tx_fifo_num
tx_enh_fifo_cnt[14] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_10g_tx_fifo_num
tx_enh_fifo_cnt[15] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_10g_tx_fifo_num
rx_enh_fifo_rd_en[0] => rx_enh_fifo_rd_en[0].IN1
rx_enh_fifo_rd_en[1] => rx_enh_fifo_rd_en[1].IN1
rx_enh_fifo_rd_en[2] => rx_enh_fifo_rd_en[2].IN1
rx_enh_fifo_rd_en[3] => rx_enh_fifo_rd_en[3].IN1
rx_enh_data_valid[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_rx_data_valid
rx_enh_data_valid[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_rx_data_valid
rx_enh_data_valid[2] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_10g_rx_data_valid
rx_enh_data_valid[3] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_10g_rx_data_valid
rx_enh_fifo_full[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_rx_oflw_err
rx_enh_fifo_full[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_rx_oflw_err
rx_enh_fifo_full[2] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_10g_rx_oflw_err
rx_enh_fifo_full[3] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_10g_rx_oflw_err
rx_enh_fifo_pfull[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_rx_pfull
rx_enh_fifo_pfull[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_rx_pfull
rx_enh_fifo_pfull[2] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_10g_rx_pfull
rx_enh_fifo_pfull[3] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_10g_rx_pfull
rx_enh_fifo_empty[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_rx_empty
rx_enh_fifo_empty[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_rx_empty
rx_enh_fifo_empty[2] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_10g_rx_empty
rx_enh_fifo_empty[3] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_10g_rx_empty
rx_enh_fifo_pempty[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_rx_pempty
rx_enh_fifo_pempty[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_rx_pempty
rx_enh_fifo_pempty[2] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_10g_rx_pempty
rx_enh_fifo_pempty[3] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_10g_rx_pempty
rx_enh_fifo_del[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_del
rx_enh_fifo_del[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_del
rx_enh_fifo_del[2] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_del
rx_enh_fifo_del[3] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_del
rx_enh_fifo_insert[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_insert
rx_enh_fifo_insert[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_insert
rx_enh_fifo_insert[2] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_insert
rx_enh_fifo_insert[3] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_insert
rx_enh_fifo_cnt[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num
rx_enh_fifo_cnt[1] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num
rx_enh_fifo_cnt[2] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num
rx_enh_fifo_cnt[3] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num
rx_enh_fifo_cnt[4] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num
rx_enh_fifo_cnt[5] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num
rx_enh_fifo_cnt[6] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num
rx_enh_fifo_cnt[7] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num
rx_enh_fifo_cnt[8] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num
rx_enh_fifo_cnt[9] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num
rx_enh_fifo_cnt[10] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num
rx_enh_fifo_cnt[11] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num
rx_enh_fifo_cnt[12] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num
rx_enh_fifo_cnt[13] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num
rx_enh_fifo_cnt[14] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num
rx_enh_fifo_cnt[15] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num
rx_enh_fifo_cnt[16] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num
rx_enh_fifo_cnt[17] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num
rx_enh_fifo_cnt[18] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num
rx_enh_fifo_cnt[19] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num
rx_enh_fifo_align_val[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_rx_align_val
rx_enh_fifo_align_val[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_rx_align_val
rx_enh_fifo_align_val[2] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_10g_rx_align_val
rx_enh_fifo_align_val[3] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_10g_rx_align_val
rx_enh_fifo_align_clr[0] => rx_enh_fifo_align_clr[0].IN1
rx_enh_fifo_align_clr[1] => rx_enh_fifo_align_clr[1].IN1
rx_enh_fifo_align_clr[2] => rx_enh_fifo_align_clr[2].IN1
rx_enh_fifo_align_clr[3] => rx_enh_fifo_align_clr[3].IN1
tx_enh_frame[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_krfec_tx_frame
tx_enh_frame[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_krfec_tx_frame
tx_enh_frame[2] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_10g_krfec_tx_frame
tx_enh_frame[3] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_10g_krfec_tx_frame
tx_enh_frame_burst_en[0] => tx_enh_frame_burst_en[0].IN1
tx_enh_frame_burst_en[1] => tx_enh_frame_burst_en[1].IN1
tx_enh_frame_burst_en[2] => tx_enh_frame_burst_en[2].IN1
tx_enh_frame_burst_en[3] => tx_enh_frame_burst_en[3].IN1
tx_enh_frame_diag_status[0] => tx_enh_frame_diag_status[0].IN1
tx_enh_frame_diag_status[1] => tx_enh_frame_diag_status[1].IN1
tx_enh_frame_diag_status[2] => tx_enh_frame_diag_status[2].IN1
tx_enh_frame_diag_status[3] => tx_enh_frame_diag_status[3].IN1
tx_enh_frame_diag_status[4] => tx_enh_frame_diag_status[4].IN1
tx_enh_frame_diag_status[5] => tx_enh_frame_diag_status[5].IN1
tx_enh_frame_diag_status[6] => tx_enh_frame_diag_status[6].IN1
tx_enh_frame_diag_status[7] => tx_enh_frame_diag_status[7].IN1
rx_enh_frame[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_krfec_rx_frame
rx_enh_frame[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_krfec_rx_frame
rx_enh_frame[2] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_10g_krfec_rx_frame
rx_enh_frame[3] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_10g_krfec_rx_frame
rx_enh_frame_lock[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_rx_frame_lock
rx_enh_frame_lock[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_rx_frame_lock
rx_enh_frame_lock[2] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_10g_rx_frame_lock
rx_enh_frame_lock[3] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_10g_rx_frame_lock
rx_enh_frame_diag_status[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_krfec_rx_diag_data_status
rx_enh_frame_diag_status[1] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_krfec_rx_diag_data_status
rx_enh_frame_diag_status[2] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_krfec_rx_diag_data_status
rx_enh_frame_diag_status[3] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_krfec_rx_diag_data_status
rx_enh_frame_diag_status[4] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_10g_krfec_rx_diag_data_status
rx_enh_frame_diag_status[5] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_10g_krfec_rx_diag_data_status
rx_enh_frame_diag_status[6] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_10g_krfec_rx_diag_data_status
rx_enh_frame_diag_status[7] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_10g_krfec_rx_diag_data_status
rx_enh_crc32_err[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_rx_crc32_err
rx_enh_crc32_err[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_rx_crc32_err
rx_enh_crc32_err[2] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_10g_rx_crc32_err
rx_enh_crc32_err[3] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_10g_rx_crc32_err
rx_enh_highber[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_rx_hi_ber
rx_enh_highber[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_rx_hi_ber
rx_enh_highber[2] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_10g_rx_hi_ber
rx_enh_highber[3] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_10g_rx_hi_ber
rx_enh_highber_clr_cnt[0] => rx_enh_highber_clr_cnt[0].IN1
rx_enh_highber_clr_cnt[1] => rx_enh_highber_clr_cnt[1].IN1
rx_enh_highber_clr_cnt[2] => rx_enh_highber_clr_cnt[2].IN1
rx_enh_highber_clr_cnt[3] => rx_enh_highber_clr_cnt[3].IN1
rx_enh_clr_errblk_count[0] => rx_enh_clr_errblk_count[0].IN1
rx_enh_clr_errblk_count[1] => rx_enh_clr_errblk_count[1].IN1
rx_enh_clr_errblk_count[2] => rx_enh_clr_errblk_count[2].IN1
rx_enh_clr_errblk_count[3] => rx_enh_clr_errblk_count[3].IN1
rx_enh_blk_lock[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_10g_krfec_rx_blk_lock
rx_enh_blk_lock[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_10g_krfec_rx_blk_lock
rx_enh_blk_lock[2] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_10g_krfec_rx_blk_lock
rx_enh_blk_lock[3] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_10g_krfec_rx_blk_lock
tx_enh_bitslip[0] => tx_enh_bitslip[0].IN1
tx_enh_bitslip[1] => tx_enh_bitslip[1].IN1
tx_enh_bitslip[2] => tx_enh_bitslip[2].IN1
tx_enh_bitslip[3] => tx_enh_bitslip[3].IN1
tx_enh_bitslip[4] => tx_enh_bitslip[4].IN1
tx_enh_bitslip[5] => tx_enh_bitslip[5].IN1
tx_enh_bitslip[6] => tx_enh_bitslip[6].IN1
tx_enh_bitslip[7] => tx_enh_bitslip[7].IN1
tx_enh_bitslip[8] => tx_enh_bitslip[8].IN1
tx_enh_bitslip[9] => tx_enh_bitslip[9].IN1
tx_enh_bitslip[10] => tx_enh_bitslip[10].IN1
tx_enh_bitslip[11] => tx_enh_bitslip[11].IN1
tx_enh_bitslip[12] => tx_enh_bitslip[12].IN1
tx_enh_bitslip[13] => tx_enh_bitslip[13].IN1
tx_enh_bitslip[14] => tx_enh_bitslip[14].IN1
tx_enh_bitslip[15] => tx_enh_bitslip[15].IN1
tx_enh_bitslip[16] => tx_enh_bitslip[16].IN1
tx_enh_bitslip[17] => tx_enh_bitslip[17].IN1
tx_enh_bitslip[18] => tx_enh_bitslip[18].IN1
tx_enh_bitslip[19] => tx_enh_bitslip[19].IN1
tx_enh_bitslip[20] => tx_enh_bitslip[20].IN1
tx_enh_bitslip[21] => tx_enh_bitslip[21].IN1
tx_enh_bitslip[22] => tx_enh_bitslip[22].IN1
tx_enh_bitslip[23] => tx_enh_bitslip[23].IN1
tx_enh_bitslip[24] => tx_enh_bitslip[24].IN1
tx_enh_bitslip[25] => tx_enh_bitslip[25].IN1
tx_enh_bitslip[26] => tx_enh_bitslip[26].IN1
tx_enh_bitslip[27] => tx_enh_bitslip[27].IN1
tx_hip_data[0] => tx_hip_data[0].IN1
tx_hip_data[1] => tx_hip_data[1].IN1
tx_hip_data[2] => tx_hip_data[2].IN1
tx_hip_data[3] => tx_hip_data[3].IN1
tx_hip_data[4] => tx_hip_data[4].IN1
tx_hip_data[5] => tx_hip_data[5].IN1
tx_hip_data[6] => tx_hip_data[6].IN1
tx_hip_data[7] => tx_hip_data[7].IN1
tx_hip_data[8] => tx_hip_data[8].IN1
tx_hip_data[9] => tx_hip_data[9].IN1
tx_hip_data[10] => tx_hip_data[10].IN1
tx_hip_data[11] => tx_hip_data[11].IN1
tx_hip_data[12] => tx_hip_data[12].IN1
tx_hip_data[13] => tx_hip_data[13].IN1
tx_hip_data[14] => tx_hip_data[14].IN1
tx_hip_data[15] => tx_hip_data[15].IN1
tx_hip_data[16] => tx_hip_data[16].IN1
tx_hip_data[17] => tx_hip_data[17].IN1
tx_hip_data[18] => tx_hip_data[18].IN1
tx_hip_data[19] => tx_hip_data[19].IN1
tx_hip_data[20] => tx_hip_data[20].IN1
tx_hip_data[21] => tx_hip_data[21].IN1
tx_hip_data[22] => tx_hip_data[22].IN1
tx_hip_data[23] => tx_hip_data[23].IN1
tx_hip_data[24] => tx_hip_data[24].IN1
tx_hip_data[25] => tx_hip_data[25].IN1
tx_hip_data[26] => tx_hip_data[26].IN1
tx_hip_data[27] => tx_hip_data[27].IN1
tx_hip_data[28] => tx_hip_data[28].IN1
tx_hip_data[29] => tx_hip_data[29].IN1
tx_hip_data[30] => tx_hip_data[30].IN1
tx_hip_data[31] => tx_hip_data[31].IN1
tx_hip_data[32] => tx_hip_data[32].IN1
tx_hip_data[33] => tx_hip_data[33].IN1
tx_hip_data[34] => tx_hip_data[34].IN1
tx_hip_data[35] => tx_hip_data[35].IN1
tx_hip_data[36] => tx_hip_data[36].IN1
tx_hip_data[37] => tx_hip_data[37].IN1
tx_hip_data[38] => tx_hip_data[38].IN1
tx_hip_data[39] => tx_hip_data[39].IN1
tx_hip_data[40] => tx_hip_data[40].IN1
tx_hip_data[41] => tx_hip_data[41].IN1
tx_hip_data[42] => tx_hip_data[42].IN1
tx_hip_data[43] => tx_hip_data[43].IN1
tx_hip_data[44] => tx_hip_data[44].IN1
tx_hip_data[45] => tx_hip_data[45].IN1
tx_hip_data[46] => tx_hip_data[46].IN1
tx_hip_data[47] => tx_hip_data[47].IN1
tx_hip_data[48] => tx_hip_data[48].IN1
tx_hip_data[49] => tx_hip_data[49].IN1
tx_hip_data[50] => tx_hip_data[50].IN1
tx_hip_data[51] => tx_hip_data[51].IN1
tx_hip_data[52] => tx_hip_data[52].IN1
tx_hip_data[53] => tx_hip_data[53].IN1
tx_hip_data[54] => tx_hip_data[54].IN1
tx_hip_data[55] => tx_hip_data[55].IN1
tx_hip_data[56] => tx_hip_data[56].IN1
tx_hip_data[57] => tx_hip_data[57].IN1
tx_hip_data[58] => tx_hip_data[58].IN1
tx_hip_data[59] => tx_hip_data[59].IN1
tx_hip_data[60] => tx_hip_data[60].IN1
tx_hip_data[61] => tx_hip_data[61].IN1
tx_hip_data[62] => tx_hip_data[62].IN1
tx_hip_data[63] => tx_hip_data[63].IN1
tx_hip_data[64] => tx_hip_data[64].IN1
tx_hip_data[65] => tx_hip_data[65].IN1
tx_hip_data[66] => tx_hip_data[66].IN1
tx_hip_data[67] => tx_hip_data[67].IN1
tx_hip_data[68] => tx_hip_data[68].IN1
tx_hip_data[69] => tx_hip_data[69].IN1
tx_hip_data[70] => tx_hip_data[70].IN1
tx_hip_data[71] => tx_hip_data[71].IN1
tx_hip_data[72] => tx_hip_data[72].IN1
tx_hip_data[73] => tx_hip_data[73].IN1
tx_hip_data[74] => tx_hip_data[74].IN1
tx_hip_data[75] => tx_hip_data[75].IN1
tx_hip_data[76] => tx_hip_data[76].IN1
tx_hip_data[77] => tx_hip_data[77].IN1
tx_hip_data[78] => tx_hip_data[78].IN1
tx_hip_data[79] => tx_hip_data[79].IN1
tx_hip_data[80] => tx_hip_data[80].IN1
tx_hip_data[81] => tx_hip_data[81].IN1
tx_hip_data[82] => tx_hip_data[82].IN1
tx_hip_data[83] => tx_hip_data[83].IN1
tx_hip_data[84] => tx_hip_data[84].IN1
tx_hip_data[85] => tx_hip_data[85].IN1
tx_hip_data[86] => tx_hip_data[86].IN1
tx_hip_data[87] => tx_hip_data[87].IN1
tx_hip_data[88] => tx_hip_data[88].IN1
tx_hip_data[89] => tx_hip_data[89].IN1
tx_hip_data[90] => tx_hip_data[90].IN1
tx_hip_data[91] => tx_hip_data[91].IN1
tx_hip_data[92] => tx_hip_data[92].IN1
tx_hip_data[93] => tx_hip_data[93].IN1
tx_hip_data[94] => tx_hip_data[94].IN1
tx_hip_data[95] => tx_hip_data[95].IN1
tx_hip_data[96] => tx_hip_data[96].IN1
tx_hip_data[97] => tx_hip_data[97].IN1
tx_hip_data[98] => tx_hip_data[98].IN1
tx_hip_data[99] => tx_hip_data[99].IN1
tx_hip_data[100] => tx_hip_data[100].IN1
tx_hip_data[101] => tx_hip_data[101].IN1
tx_hip_data[102] => tx_hip_data[102].IN1
tx_hip_data[103] => tx_hip_data[103].IN1
tx_hip_data[104] => tx_hip_data[104].IN1
tx_hip_data[105] => tx_hip_data[105].IN1
tx_hip_data[106] => tx_hip_data[106].IN1
tx_hip_data[107] => tx_hip_data[107].IN1
tx_hip_data[108] => tx_hip_data[108].IN1
tx_hip_data[109] => tx_hip_data[109].IN1
tx_hip_data[110] => tx_hip_data[110].IN1
tx_hip_data[111] => tx_hip_data[111].IN1
tx_hip_data[112] => tx_hip_data[112].IN1
tx_hip_data[113] => tx_hip_data[113].IN1
tx_hip_data[114] => tx_hip_data[114].IN1
tx_hip_data[115] => tx_hip_data[115].IN1
tx_hip_data[116] => tx_hip_data[116].IN1
tx_hip_data[117] => tx_hip_data[117].IN1
tx_hip_data[118] => tx_hip_data[118].IN1
tx_hip_data[119] => tx_hip_data[119].IN1
tx_hip_data[120] => tx_hip_data[120].IN1
tx_hip_data[121] => tx_hip_data[121].IN1
tx_hip_data[122] => tx_hip_data[122].IN1
tx_hip_data[123] => tx_hip_data[123].IN1
tx_hip_data[124] => tx_hip_data[124].IN1
tx_hip_data[125] => tx_hip_data[125].IN1
tx_hip_data[126] => tx_hip_data[126].IN1
tx_hip_data[127] => tx_hip_data[127].IN1
tx_hip_data[128] => tx_hip_data[128].IN1
tx_hip_data[129] => tx_hip_data[129].IN1
tx_hip_data[130] => tx_hip_data[130].IN1
tx_hip_data[131] => tx_hip_data[131].IN1
tx_hip_data[132] => tx_hip_data[132].IN1
tx_hip_data[133] => tx_hip_data[133].IN1
tx_hip_data[134] => tx_hip_data[134].IN1
tx_hip_data[135] => tx_hip_data[135].IN1
tx_hip_data[136] => tx_hip_data[136].IN1
tx_hip_data[137] => tx_hip_data[137].IN1
tx_hip_data[138] => tx_hip_data[138].IN1
tx_hip_data[139] => tx_hip_data[139].IN1
tx_hip_data[140] => tx_hip_data[140].IN1
tx_hip_data[141] => tx_hip_data[141].IN1
tx_hip_data[142] => tx_hip_data[142].IN1
tx_hip_data[143] => tx_hip_data[143].IN1
tx_hip_data[144] => tx_hip_data[144].IN1
tx_hip_data[145] => tx_hip_data[145].IN1
tx_hip_data[146] => tx_hip_data[146].IN1
tx_hip_data[147] => tx_hip_data[147].IN1
tx_hip_data[148] => tx_hip_data[148].IN1
tx_hip_data[149] => tx_hip_data[149].IN1
tx_hip_data[150] => tx_hip_data[150].IN1
tx_hip_data[151] => tx_hip_data[151].IN1
tx_hip_data[152] => tx_hip_data[152].IN1
tx_hip_data[153] => tx_hip_data[153].IN1
tx_hip_data[154] => tx_hip_data[154].IN1
tx_hip_data[155] => tx_hip_data[155].IN1
tx_hip_data[156] => tx_hip_data[156].IN1
tx_hip_data[157] => tx_hip_data[157].IN1
tx_hip_data[158] => tx_hip_data[158].IN1
tx_hip_data[159] => tx_hip_data[159].IN1
tx_hip_data[160] => tx_hip_data[160].IN1
tx_hip_data[161] => tx_hip_data[161].IN1
tx_hip_data[162] => tx_hip_data[162].IN1
tx_hip_data[163] => tx_hip_data[163].IN1
tx_hip_data[164] => tx_hip_data[164].IN1
tx_hip_data[165] => tx_hip_data[165].IN1
tx_hip_data[166] => tx_hip_data[166].IN1
tx_hip_data[167] => tx_hip_data[167].IN1
tx_hip_data[168] => tx_hip_data[168].IN1
tx_hip_data[169] => tx_hip_data[169].IN1
tx_hip_data[170] => tx_hip_data[170].IN1
tx_hip_data[171] => tx_hip_data[171].IN1
tx_hip_data[172] => tx_hip_data[172].IN1
tx_hip_data[173] => tx_hip_data[173].IN1
tx_hip_data[174] => tx_hip_data[174].IN1
tx_hip_data[175] => tx_hip_data[175].IN1
tx_hip_data[176] => tx_hip_data[176].IN1
tx_hip_data[177] => tx_hip_data[177].IN1
tx_hip_data[178] => tx_hip_data[178].IN1
tx_hip_data[179] => tx_hip_data[179].IN1
tx_hip_data[180] => tx_hip_data[180].IN1
tx_hip_data[181] => tx_hip_data[181].IN1
tx_hip_data[182] => tx_hip_data[182].IN1
tx_hip_data[183] => tx_hip_data[183].IN1
tx_hip_data[184] => tx_hip_data[184].IN1
tx_hip_data[185] => tx_hip_data[185].IN1
tx_hip_data[186] => tx_hip_data[186].IN1
tx_hip_data[187] => tx_hip_data[187].IN1
tx_hip_data[188] => tx_hip_data[188].IN1
tx_hip_data[189] => tx_hip_data[189].IN1
tx_hip_data[190] => tx_hip_data[190].IN1
tx_hip_data[191] => tx_hip_data[191].IN1
tx_hip_data[192] => tx_hip_data[192].IN1
tx_hip_data[193] => tx_hip_data[193].IN1
tx_hip_data[194] => tx_hip_data[194].IN1
tx_hip_data[195] => tx_hip_data[195].IN1
tx_hip_data[196] => tx_hip_data[196].IN1
tx_hip_data[197] => tx_hip_data[197].IN1
tx_hip_data[198] => tx_hip_data[198].IN1
tx_hip_data[199] => tx_hip_data[199].IN1
tx_hip_data[200] => tx_hip_data[200].IN1
tx_hip_data[201] => tx_hip_data[201].IN1
tx_hip_data[202] => tx_hip_data[202].IN1
tx_hip_data[203] => tx_hip_data[203].IN1
tx_hip_data[204] => tx_hip_data[204].IN1
tx_hip_data[205] => tx_hip_data[205].IN1
tx_hip_data[206] => tx_hip_data[206].IN1
tx_hip_data[207] => tx_hip_data[207].IN1
tx_hip_data[208] => tx_hip_data[208].IN1
tx_hip_data[209] => tx_hip_data[209].IN1
tx_hip_data[210] => tx_hip_data[210].IN1
tx_hip_data[211] => tx_hip_data[211].IN1
tx_hip_data[212] => tx_hip_data[212].IN1
tx_hip_data[213] => tx_hip_data[213].IN1
tx_hip_data[214] => tx_hip_data[214].IN1
tx_hip_data[215] => tx_hip_data[215].IN1
tx_hip_data[216] => tx_hip_data[216].IN1
tx_hip_data[217] => tx_hip_data[217].IN1
tx_hip_data[218] => tx_hip_data[218].IN1
tx_hip_data[219] => tx_hip_data[219].IN1
tx_hip_data[220] => tx_hip_data[220].IN1
tx_hip_data[221] => tx_hip_data[221].IN1
tx_hip_data[222] => tx_hip_data[222].IN1
tx_hip_data[223] => tx_hip_data[223].IN1
tx_hip_data[224] => tx_hip_data[224].IN1
tx_hip_data[225] => tx_hip_data[225].IN1
tx_hip_data[226] => tx_hip_data[226].IN1
tx_hip_data[227] => tx_hip_data[227].IN1
tx_hip_data[228] => tx_hip_data[228].IN1
tx_hip_data[229] => tx_hip_data[229].IN1
tx_hip_data[230] => tx_hip_data[230].IN1
tx_hip_data[231] => tx_hip_data[231].IN1
tx_hip_data[232] => tx_hip_data[232].IN1
tx_hip_data[233] => tx_hip_data[233].IN1
tx_hip_data[234] => tx_hip_data[234].IN1
tx_hip_data[235] => tx_hip_data[235].IN1
tx_hip_data[236] => tx_hip_data[236].IN1
tx_hip_data[237] => tx_hip_data[237].IN1
tx_hip_data[238] => tx_hip_data[238].IN1
tx_hip_data[239] => tx_hip_data[239].IN1
tx_hip_data[240] => tx_hip_data[240].IN1
tx_hip_data[241] => tx_hip_data[241].IN1
tx_hip_data[242] => tx_hip_data[242].IN1
tx_hip_data[243] => tx_hip_data[243].IN1
tx_hip_data[244] => tx_hip_data[244].IN1
tx_hip_data[245] => tx_hip_data[245].IN1
tx_hip_data[246] => tx_hip_data[246].IN1
tx_hip_data[247] => tx_hip_data[247].IN1
tx_hip_data[248] => tx_hip_data[248].IN1
tx_hip_data[249] => tx_hip_data[249].IN1
tx_hip_data[250] => tx_hip_data[250].IN1
tx_hip_data[251] => tx_hip_data[251].IN1
tx_hip_data[252] => tx_hip_data[252].IN1
tx_hip_data[253] => tx_hip_data[253].IN1
tx_hip_data[254] => tx_hip_data[254].IN1
tx_hip_data[255] => tx_hip_data[255].IN1
rx_hip_data[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[1] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[2] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[3] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[4] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[5] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[6] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[7] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[8] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[9] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[10] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[11] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[12] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[13] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[14] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[15] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[16] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[17] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[18] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[19] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[20] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[21] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[22] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[23] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[24] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[25] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[26] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[27] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[28] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[29] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[30] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[31] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[32] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[33] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[34] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[35] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[36] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[37] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[38] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[39] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[40] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[41] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[42] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[43] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[44] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[45] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[46] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[47] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[48] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[49] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[50] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[51] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[52] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[53] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[54] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[55] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[56] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[57] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[58] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[59] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[60] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[61] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[62] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[63] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[64] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[65] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[66] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[67] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[68] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[69] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[70] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[71] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[72] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[73] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[74] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[75] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[76] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[77] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[78] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[79] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[80] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[81] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[82] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[83] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[84] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[85] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[86] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[87] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[88] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[89] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[90] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[91] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[92] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[93] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[94] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[95] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[96] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[97] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[98] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[99] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[100] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[101] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[102] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[103] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[104] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[105] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[106] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[107] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[108] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[109] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[110] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[111] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[112] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[113] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[114] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[115] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[116] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[117] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[118] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[119] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[120] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[121] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[122] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[123] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[124] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[125] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[126] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[127] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[128] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[129] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[130] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[131] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[132] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[133] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[134] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[135] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[136] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[137] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[138] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[139] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[140] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[141] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[142] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[143] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[144] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[145] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[146] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[147] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[148] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[149] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[150] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[151] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[152] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[153] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[154] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[155] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[156] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[157] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[158] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[159] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[160] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[161] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[162] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[163] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[164] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[165] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[166] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[167] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[168] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[169] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[170] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[171] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[172] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[173] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[174] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[175] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[176] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[177] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[178] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[179] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[180] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[181] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[182] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[183] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[184] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[185] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[186] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[187] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[188] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[189] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[190] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[191] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[192] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[193] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[194] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[195] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[196] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[197] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[198] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[199] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[200] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[201] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[202] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
rx_hip_data[203] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_rx_data
hip_pipe_pclk <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_clk_out
hip_fixedclk <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_clk_out
hip_frefclk[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_clk_out
hip_frefclk[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_clk_out
hip_frefclk[2] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_clk_out
hip_frefclk[3] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_clk_out
hip_ctrl[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_ctrl_out
hip_ctrl[1] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_ctrl_out
hip_ctrl[2] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_ctrl_out
hip_ctrl[3] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_ctrl_out
hip_ctrl[4] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_ctrl_out
hip_ctrl[5] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_ctrl_out
hip_ctrl[6] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_ctrl_out
hip_ctrl[7] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_hip_ctrl_out
hip_ctrl[8] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_ctrl_out
hip_ctrl[9] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_ctrl_out
hip_ctrl[10] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_ctrl_out
hip_ctrl[11] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_ctrl_out
hip_ctrl[12] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_ctrl_out
hip_ctrl[13] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_ctrl_out
hip_ctrl[14] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_ctrl_out
hip_ctrl[15] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_hip_ctrl_out
hip_ctrl[16] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_ctrl_out
hip_ctrl[17] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_ctrl_out
hip_ctrl[18] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_ctrl_out
hip_ctrl[19] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_ctrl_out
hip_ctrl[20] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_ctrl_out
hip_ctrl[21] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_ctrl_out
hip_ctrl[22] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_ctrl_out
hip_ctrl[23] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_hip_ctrl_out
hip_ctrl[24] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_ctrl_out
hip_ctrl[25] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_ctrl_out
hip_ctrl[26] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_ctrl_out
hip_ctrl[27] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_ctrl_out
hip_ctrl[28] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_ctrl_out
hip_ctrl[29] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_ctrl_out
hip_ctrl[30] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_ctrl_out
hip_ctrl[31] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_hip_ctrl_out
hip_cal_done[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.hip_cal_done
hip_cal_done[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.hip_cal_done
hip_cal_done[2] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.hip_cal_done
hip_cal_done[3] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.hip_cal_done
ltssm_detect_quiet => ltssm_detect_quiet.IN1
ltssm_detect_active => ltssm_detect_active.IN1
ltssm_rcvr_phase_two => ltssm_rcvr_phase_two.IN1
hip_reduce_counters => hip_reduce_counters.IN1
pcie_rate[0] => ~NO_FANOUT~
pcie_rate[1] => ~NO_FANOUT~
pipe_rate[0] => g_xcvr_native_insts[2].int_pipe_rate[0].IN2
pipe_rate[1] => g_xcvr_native_insts[2].int_pipe_rate[1].IN2
pipe_sw_done[0] => g_xcvr_native_insts[2].int_pipe_sw_done[0].IN1
pipe_sw_done[1] => g_xcvr_native_insts[2].int_pipe_sw_done[1].IN1
pipe_sw[0] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pcie_sw_master
pipe_sw[1] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pcie_sw_master
pipe_hclk_in => pipe_hclk_in.IN4
pipe_hclk_out <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_pma_hclk
pipe_g3_txdeemph[0] => pipe_g3_txdeemph[0].IN1
pipe_g3_txdeemph[1] => pipe_g3_txdeemph[1].IN1
pipe_g3_txdeemph[2] => pipe_g3_txdeemph[2].IN1
pipe_g3_txdeemph[3] => pipe_g3_txdeemph[3].IN1
pipe_g3_txdeemph[4] => pipe_g3_txdeemph[4].IN1
pipe_g3_txdeemph[5] => pipe_g3_txdeemph[5].IN1
pipe_g3_txdeemph[6] => pipe_g3_txdeemph[6].IN1
pipe_g3_txdeemph[7] => pipe_g3_txdeemph[7].IN1
pipe_g3_txdeemph[8] => pipe_g3_txdeemph[8].IN1
pipe_g3_txdeemph[9] => pipe_g3_txdeemph[9].IN1
pipe_g3_txdeemph[10] => pipe_g3_txdeemph[10].IN1
pipe_g3_txdeemph[11] => pipe_g3_txdeemph[11].IN1
pipe_g3_txdeemph[12] => pipe_g3_txdeemph[12].IN1
pipe_g3_txdeemph[13] => pipe_g3_txdeemph[13].IN1
pipe_g3_txdeemph[14] => pipe_g3_txdeemph[14].IN1
pipe_g3_txdeemph[15] => pipe_g3_txdeemph[15].IN1
pipe_g3_txdeemph[16] => pipe_g3_txdeemph[16].IN1
pipe_g3_txdeemph[17] => pipe_g3_txdeemph[17].IN1
pipe_g3_txdeemph[18] => pipe_g3_txdeemph[18].IN1
pipe_g3_txdeemph[19] => pipe_g3_txdeemph[19].IN1
pipe_g3_txdeemph[20] => pipe_g3_txdeemph[20].IN1
pipe_g3_txdeemph[21] => pipe_g3_txdeemph[21].IN1
pipe_g3_txdeemph[22] => pipe_g3_txdeemph[22].IN1
pipe_g3_txdeemph[23] => pipe_g3_txdeemph[23].IN1
pipe_g3_txdeemph[24] => pipe_g3_txdeemph[24].IN1
pipe_g3_txdeemph[25] => pipe_g3_txdeemph[25].IN1
pipe_g3_txdeemph[26] => pipe_g3_txdeemph[26].IN1
pipe_g3_txdeemph[27] => pipe_g3_txdeemph[27].IN1
pipe_g3_txdeemph[28] => pipe_g3_txdeemph[28].IN1
pipe_g3_txdeemph[29] => pipe_g3_txdeemph[29].IN1
pipe_g3_txdeemph[30] => pipe_g3_txdeemph[30].IN1
pipe_g3_txdeemph[31] => pipe_g3_txdeemph[31].IN1
pipe_g3_txdeemph[32] => pipe_g3_txdeemph[32].IN1
pipe_g3_txdeemph[33] => pipe_g3_txdeemph[33].IN1
pipe_g3_txdeemph[34] => pipe_g3_txdeemph[34].IN1
pipe_g3_txdeemph[35] => pipe_g3_txdeemph[35].IN1
pipe_g3_txdeemph[36] => pipe_g3_txdeemph[36].IN1
pipe_g3_txdeemph[37] => pipe_g3_txdeemph[37].IN1
pipe_g3_txdeemph[38] => pipe_g3_txdeemph[38].IN1
pipe_g3_txdeemph[39] => pipe_g3_txdeemph[39].IN1
pipe_g3_txdeemph[40] => pipe_g3_txdeemph[40].IN1
pipe_g3_txdeemph[41] => pipe_g3_txdeemph[41].IN1
pipe_g3_txdeemph[42] => pipe_g3_txdeemph[42].IN1
pipe_g3_txdeemph[43] => pipe_g3_txdeemph[43].IN1
pipe_g3_txdeemph[44] => pipe_g3_txdeemph[44].IN1
pipe_g3_txdeemph[45] => pipe_g3_txdeemph[45].IN1
pipe_g3_txdeemph[46] => pipe_g3_txdeemph[46].IN1
pipe_g3_txdeemph[47] => pipe_g3_txdeemph[47].IN1
pipe_g3_txdeemph[48] => pipe_g3_txdeemph[48].IN1
pipe_g3_txdeemph[49] => pipe_g3_txdeemph[49].IN1
pipe_g3_txdeemph[50] => pipe_g3_txdeemph[50].IN1
pipe_g3_txdeemph[51] => pipe_g3_txdeemph[51].IN1
pipe_g3_txdeemph[52] => pipe_g3_txdeemph[52].IN1
pipe_g3_txdeemph[53] => pipe_g3_txdeemph[53].IN1
pipe_g3_txdeemph[54] => pipe_g3_txdeemph[54].IN1
pipe_g3_txdeemph[55] => pipe_g3_txdeemph[55].IN1
pipe_g3_txdeemph[56] => pipe_g3_txdeemph[56].IN1
pipe_g3_txdeemph[57] => pipe_g3_txdeemph[57].IN1
pipe_g3_txdeemph[58] => pipe_g3_txdeemph[58].IN1
pipe_g3_txdeemph[59] => pipe_g3_txdeemph[59].IN1
pipe_g3_txdeemph[60] => pipe_g3_txdeemph[60].IN1
pipe_g3_txdeemph[61] => pipe_g3_txdeemph[61].IN1
pipe_g3_txdeemph[62] => pipe_g3_txdeemph[62].IN1
pipe_g3_txdeemph[63] => pipe_g3_txdeemph[63].IN1
pipe_g3_txdeemph[64] => pipe_g3_txdeemph[64].IN1
pipe_g3_txdeemph[65] => pipe_g3_txdeemph[65].IN1
pipe_g3_txdeemph[66] => pipe_g3_txdeemph[66].IN1
pipe_g3_txdeemph[67] => pipe_g3_txdeemph[67].IN1
pipe_g3_txdeemph[68] => pipe_g3_txdeemph[68].IN1
pipe_g3_txdeemph[69] => pipe_g3_txdeemph[69].IN1
pipe_g3_txdeemph[70] => pipe_g3_txdeemph[70].IN1
pipe_g3_txdeemph[71] => pipe_g3_txdeemph[71].IN1
pipe_g3_rxpresethint[0] => pipe_g3_rxpresethint[0].IN1
pipe_g3_rxpresethint[1] => pipe_g3_rxpresethint[1].IN1
pipe_g3_rxpresethint[2] => pipe_g3_rxpresethint[2].IN1
pipe_g3_rxpresethint[3] => pipe_g3_rxpresethint[3].IN1
pipe_g3_rxpresethint[4] => pipe_g3_rxpresethint[4].IN1
pipe_g3_rxpresethint[5] => pipe_g3_rxpresethint[5].IN1
pipe_g3_rxpresethint[6] => pipe_g3_rxpresethint[6].IN1
pipe_g3_rxpresethint[7] => pipe_g3_rxpresethint[7].IN1
pipe_g3_rxpresethint[8] => pipe_g3_rxpresethint[8].IN1
pipe_g3_rxpresethint[9] => pipe_g3_rxpresethint[9].IN1
pipe_g3_rxpresethint[10] => pipe_g3_rxpresethint[10].IN1
pipe_g3_rxpresethint[11] => pipe_g3_rxpresethint[11].IN1
pipe_rx_eidleinfersel[0] => pipe_rx_eidleinfersel[0].IN1
pipe_rx_eidleinfersel[1] => pipe_rx_eidleinfersel[1].IN1
pipe_rx_eidleinfersel[2] => pipe_rx_eidleinfersel[2].IN1
pipe_rx_eidleinfersel[3] => pipe_rx_eidleinfersel[3].IN1
pipe_rx_eidleinfersel[4] => pipe_rx_eidleinfersel[4].IN1
pipe_rx_eidleinfersel[5] => pipe_rx_eidleinfersel[5].IN1
pipe_rx_eidleinfersel[6] => pipe_rx_eidleinfersel[6].IN1
pipe_rx_eidleinfersel[7] => pipe_rx_eidleinfersel[7].IN1
pipe_rx_eidleinfersel[8] => pipe_rx_eidleinfersel[8].IN1
pipe_rx_eidleinfersel[9] => pipe_rx_eidleinfersel[9].IN1
pipe_rx_eidleinfersel[10] => pipe_rx_eidleinfersel[10].IN1
pipe_rx_eidleinfersel[11] => pipe_rx_eidleinfersel[11].IN1
pipe_rx_elecidle[0] <= twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst.out_pld_8g_rxelecidle
pipe_rx_elecidle[1] <= twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst.out_pld_8g_rxelecidle
pipe_rx_elecidle[2] <= twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst.out_pld_8g_rxelecidle
pipe_rx_elecidle[3] <= twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst.out_pld_8g_rxelecidle
pipe_rx_polarity[0] => pipe_rx_polarity[0].IN1
pipe_rx_polarity[1] => pipe_rx_polarity[1].IN1
pipe_rx_polarity[2] => pipe_rx_polarity[2].IN1
pipe_rx_polarity[3] => pipe_rx_polarity[3].IN1
tx_analogreset_ack[0] <= altera_transceiver_reset_endpoint:g_xcvr_native_insts[0].g_analog_resets_default.g_tre_tx_endpoint.reset_endpoint_tx.tre_reset_in
tx_analogreset_ack[1] <= altera_transceiver_reset_endpoint:g_xcvr_native_insts[1].g_analog_resets_default.g_tre_tx_endpoint.reset_endpoint_tx.tre_reset_in
tx_analogreset_ack[2] <= altera_transceiver_reset_endpoint:g_xcvr_native_insts[2].g_analog_resets_default.g_tre_tx_endpoint.reset_endpoint_tx.tre_reset_in
tx_analogreset_ack[3] <= altera_transceiver_reset_endpoint:g_xcvr_native_insts[3].g_analog_resets_default.g_tre_tx_endpoint.reset_endpoint_tx.tre_reset_in
rx_analogreset_ack[0] <= altera_transceiver_reset_endpoint:g_xcvr_native_insts[0].g_analog_resets_default.g_tre_rx_endpoint.reset_endpoint_rx.tre_reset_in
rx_analogreset_ack[1] <= altera_transceiver_reset_endpoint:g_xcvr_native_insts[1].g_analog_resets_default.g_tre_rx_endpoint.reset_endpoint_rx.tre_reset_in
rx_analogreset_ack[2] <= altera_transceiver_reset_endpoint:g_xcvr_native_insts[2].g_analog_resets_default.g_tre_rx_endpoint.reset_endpoint_rx.tre_reset_in
rx_analogreset_ack[3] <= altera_transceiver_reset_endpoint:g_xcvr_native_insts[3].g_analog_resets_default.g_tre_rx_endpoint.reset_endpoint_rx.tre_reset_in
reconfig_clk[0] => reconfig_clk[0].IN1
reconfig_clk[1] => reconfig_clk[1].IN1
reconfig_clk[2] => reconfig_clk[2].IN1
reconfig_clk[3] => reconfig_clk[3].IN1
reconfig_reset[0] => reconfig_reset[0].IN1
reconfig_reset[1] => reconfig_reset[1].IN1
reconfig_reset[2] => reconfig_reset[2].IN1
reconfig_reset[3] => reconfig_reset[3].IN1
reconfig_write[0] => reconfig_write[0].IN1
reconfig_write[1] => reconfig_write[1].IN1
reconfig_write[2] => reconfig_write[2].IN1
reconfig_write[3] => reconfig_write[3].IN1
reconfig_read[0] => reconfig_read[0].IN1
reconfig_read[1] => reconfig_read[1].IN1
reconfig_read[2] => reconfig_read[2].IN1
reconfig_read[3] => reconfig_read[3].IN1
reconfig_address[0] => reconfig_address[0].IN1
reconfig_address[1] => reconfig_address[1].IN1
reconfig_address[2] => reconfig_address[2].IN1
reconfig_address[3] => reconfig_address[3].IN1
reconfig_address[4] => reconfig_address[4].IN1
reconfig_address[5] => reconfig_address[5].IN1
reconfig_address[6] => reconfig_address[6].IN1
reconfig_address[7] => reconfig_address[7].IN1
reconfig_address[8] => reconfig_address[8].IN1
reconfig_address[9] => reconfig_address[9].IN1
reconfig_address[10] => reconfig_address[10].IN1
reconfig_address[11] => reconfig_address[11].IN1
reconfig_address[12] => reconfig_address[12].IN1
reconfig_address[13] => reconfig_address[13].IN1
reconfig_address[14] => reconfig_address[14].IN1
reconfig_address[15] => reconfig_address[15].IN1
reconfig_address[16] => reconfig_address[16].IN1
reconfig_address[17] => reconfig_address[17].IN1
reconfig_address[18] => reconfig_address[18].IN1
reconfig_address[19] => reconfig_address[19].IN1
reconfig_address[20] => reconfig_address[20].IN1
reconfig_address[21] => reconfig_address[21].IN1
reconfig_address[22] => reconfig_address[22].IN1
reconfig_address[23] => reconfig_address[23].IN1
reconfig_address[24] => reconfig_address[24].IN1
reconfig_address[25] => reconfig_address[25].IN1
reconfig_address[26] => reconfig_address[26].IN1
reconfig_address[27] => reconfig_address[27].IN1
reconfig_address[28] => reconfig_address[28].IN1
reconfig_address[29] => reconfig_address[29].IN1
reconfig_address[30] => reconfig_address[30].IN1
reconfig_address[31] => reconfig_address[31].IN1
reconfig_address[32] => reconfig_address[32].IN1
reconfig_address[33] => reconfig_address[33].IN1
reconfig_address[34] => reconfig_address[34].IN1
reconfig_address[35] => reconfig_address[35].IN1
reconfig_address[36] => reconfig_address[36].IN1
reconfig_address[37] => reconfig_address[37].IN1
reconfig_address[38] => reconfig_address[38].IN1
reconfig_address[39] => reconfig_address[39].IN1
reconfig_writedata[0] => reconfig_writedata[0].IN1
reconfig_writedata[1] => reconfig_writedata[1].IN1
reconfig_writedata[2] => reconfig_writedata[2].IN1
reconfig_writedata[3] => reconfig_writedata[3].IN1
reconfig_writedata[4] => reconfig_writedata[4].IN1
reconfig_writedata[5] => reconfig_writedata[5].IN1
reconfig_writedata[6] => reconfig_writedata[6].IN1
reconfig_writedata[7] => reconfig_writedata[7].IN1
reconfig_writedata[8] => reconfig_writedata[8].IN1
reconfig_writedata[9] => reconfig_writedata[9].IN1
reconfig_writedata[10] => reconfig_writedata[10].IN1
reconfig_writedata[11] => reconfig_writedata[11].IN1
reconfig_writedata[12] => reconfig_writedata[12].IN1
reconfig_writedata[13] => reconfig_writedata[13].IN1
reconfig_writedata[14] => reconfig_writedata[14].IN1
reconfig_writedata[15] => reconfig_writedata[15].IN1
reconfig_writedata[16] => reconfig_writedata[16].IN1
reconfig_writedata[17] => reconfig_writedata[17].IN1
reconfig_writedata[18] => reconfig_writedata[18].IN1
reconfig_writedata[19] => reconfig_writedata[19].IN1
reconfig_writedata[20] => reconfig_writedata[20].IN1
reconfig_writedata[21] => reconfig_writedata[21].IN1
reconfig_writedata[22] => reconfig_writedata[22].IN1
reconfig_writedata[23] => reconfig_writedata[23].IN1
reconfig_writedata[24] => reconfig_writedata[24].IN1
reconfig_writedata[25] => reconfig_writedata[25].IN1
reconfig_writedata[26] => reconfig_writedata[26].IN1
reconfig_writedata[27] => reconfig_writedata[27].IN1
reconfig_writedata[28] => reconfig_writedata[28].IN1
reconfig_writedata[29] => reconfig_writedata[29].IN1
reconfig_writedata[30] => reconfig_writedata[30].IN1
reconfig_writedata[31] => reconfig_writedata[31].IN1
reconfig_writedata[32] => reconfig_writedata[32].IN1
reconfig_writedata[33] => reconfig_writedata[33].IN1
reconfig_writedata[34] => reconfig_writedata[34].IN1
reconfig_writedata[35] => reconfig_writedata[35].IN1
reconfig_writedata[36] => reconfig_writedata[36].IN1
reconfig_writedata[37] => reconfig_writedata[37].IN1
reconfig_writedata[38] => reconfig_writedata[38].IN1
reconfig_writedata[39] => reconfig_writedata[39].IN1
reconfig_writedata[40] => reconfig_writedata[40].IN1
reconfig_writedata[41] => reconfig_writedata[41].IN1
reconfig_writedata[42] => reconfig_writedata[42].IN1
reconfig_writedata[43] => reconfig_writedata[43].IN1
reconfig_writedata[44] => reconfig_writedata[44].IN1
reconfig_writedata[45] => reconfig_writedata[45].IN1
reconfig_writedata[46] => reconfig_writedata[46].IN1
reconfig_writedata[47] => reconfig_writedata[47].IN1
reconfig_writedata[48] => reconfig_writedata[48].IN1
reconfig_writedata[49] => reconfig_writedata[49].IN1
reconfig_writedata[50] => reconfig_writedata[50].IN1
reconfig_writedata[51] => reconfig_writedata[51].IN1
reconfig_writedata[52] => reconfig_writedata[52].IN1
reconfig_writedata[53] => reconfig_writedata[53].IN1
reconfig_writedata[54] => reconfig_writedata[54].IN1
reconfig_writedata[55] => reconfig_writedata[55].IN1
reconfig_writedata[56] => reconfig_writedata[56].IN1
reconfig_writedata[57] => reconfig_writedata[57].IN1
reconfig_writedata[58] => reconfig_writedata[58].IN1
reconfig_writedata[59] => reconfig_writedata[59].IN1
reconfig_writedata[60] => reconfig_writedata[60].IN1
reconfig_writedata[61] => reconfig_writedata[61].IN1
reconfig_writedata[62] => reconfig_writedata[62].IN1
reconfig_writedata[63] => reconfig_writedata[63].IN1
reconfig_writedata[64] => reconfig_writedata[64].IN1
reconfig_writedata[65] => reconfig_writedata[65].IN1
reconfig_writedata[66] => reconfig_writedata[66].IN1
reconfig_writedata[67] => reconfig_writedata[67].IN1
reconfig_writedata[68] => reconfig_writedata[68].IN1
reconfig_writedata[69] => reconfig_writedata[69].IN1
reconfig_writedata[70] => reconfig_writedata[70].IN1
reconfig_writedata[71] => reconfig_writedata[71].IN1
reconfig_writedata[72] => reconfig_writedata[72].IN1
reconfig_writedata[73] => reconfig_writedata[73].IN1
reconfig_writedata[74] => reconfig_writedata[74].IN1
reconfig_writedata[75] => reconfig_writedata[75].IN1
reconfig_writedata[76] => reconfig_writedata[76].IN1
reconfig_writedata[77] => reconfig_writedata[77].IN1
reconfig_writedata[78] => reconfig_writedata[78].IN1
reconfig_writedata[79] => reconfig_writedata[79].IN1
reconfig_writedata[80] => reconfig_writedata[80].IN1
reconfig_writedata[81] => reconfig_writedata[81].IN1
reconfig_writedata[82] => reconfig_writedata[82].IN1
reconfig_writedata[83] => reconfig_writedata[83].IN1
reconfig_writedata[84] => reconfig_writedata[84].IN1
reconfig_writedata[85] => reconfig_writedata[85].IN1
reconfig_writedata[86] => reconfig_writedata[86].IN1
reconfig_writedata[87] => reconfig_writedata[87].IN1
reconfig_writedata[88] => reconfig_writedata[88].IN1
reconfig_writedata[89] => reconfig_writedata[89].IN1
reconfig_writedata[90] => reconfig_writedata[90].IN1
reconfig_writedata[91] => reconfig_writedata[91].IN1
reconfig_writedata[92] => reconfig_writedata[92].IN1
reconfig_writedata[93] => reconfig_writedata[93].IN1
reconfig_writedata[94] => reconfig_writedata[94].IN1
reconfig_writedata[95] => reconfig_writedata[95].IN1
reconfig_writedata[96] => reconfig_writedata[96].IN1
reconfig_writedata[97] => reconfig_writedata[97].IN1
reconfig_writedata[98] => reconfig_writedata[98].IN1
reconfig_writedata[99] => reconfig_writedata[99].IN1
reconfig_writedata[100] => reconfig_writedata[100].IN1
reconfig_writedata[101] => reconfig_writedata[101].IN1
reconfig_writedata[102] => reconfig_writedata[102].IN1
reconfig_writedata[103] => reconfig_writedata[103].IN1
reconfig_writedata[104] => reconfig_writedata[104].IN1
reconfig_writedata[105] => reconfig_writedata[105].IN1
reconfig_writedata[106] => reconfig_writedata[106].IN1
reconfig_writedata[107] => reconfig_writedata[107].IN1
reconfig_writedata[108] => reconfig_writedata[108].IN1
reconfig_writedata[109] => reconfig_writedata[109].IN1
reconfig_writedata[110] => reconfig_writedata[110].IN1
reconfig_writedata[111] => reconfig_writedata[111].IN1
reconfig_writedata[112] => reconfig_writedata[112].IN1
reconfig_writedata[113] => reconfig_writedata[113].IN1
reconfig_writedata[114] => reconfig_writedata[114].IN1
reconfig_writedata[115] => reconfig_writedata[115].IN1
reconfig_writedata[116] => reconfig_writedata[116].IN1
reconfig_writedata[117] => reconfig_writedata[117].IN1
reconfig_writedata[118] => reconfig_writedata[118].IN1
reconfig_writedata[119] => reconfig_writedata[119].IN1
reconfig_writedata[120] => reconfig_writedata[120].IN1
reconfig_writedata[121] => reconfig_writedata[121].IN1
reconfig_writedata[122] => reconfig_writedata[122].IN1
reconfig_writedata[123] => reconfig_writedata[123].IN1
reconfig_writedata[124] => reconfig_writedata[124].IN1
reconfig_writedata[125] => reconfig_writedata[125].IN1
reconfig_writedata[126] => reconfig_writedata[126].IN1
reconfig_writedata[127] => reconfig_writedata[127].IN1
reconfig_readdata[0] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[1] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[2] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[3] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[4] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[5] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[6] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[7] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[8] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[9] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[10] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[11] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[12] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[13] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[14] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[15] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[16] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[17] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[18] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[19] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[20] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[21] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[22] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[23] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[24] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[25] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[26] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[27] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[28] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[29] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[30] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[31] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[32] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[33] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[34] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[35] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[36] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[37] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[38] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[39] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[40] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[41] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[42] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[43] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[44] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[45] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[46] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[47] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[48] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[49] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[50] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[51] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[52] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[53] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[54] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[55] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[56] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[57] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[58] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[59] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[60] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[61] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[62] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[63] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[64] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[65] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[66] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[67] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[68] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[69] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[70] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[71] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[72] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[73] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[74] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[75] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[76] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[77] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[78] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[79] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[80] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[81] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[82] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[83] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[84] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[85] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[86] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[87] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[88] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[89] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[90] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[91] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[92] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[93] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[94] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[95] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[96] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[97] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[98] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[99] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[100] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[101] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[102] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[103] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[104] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[105] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[106] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[107] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[108] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[109] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[110] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[111] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[112] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[113] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[114] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[115] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[116] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[117] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[118] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[119] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[120] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[121] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[122] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[123] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[124] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[125] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[126] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_readdata[127] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_readdata
reconfig_waitrequest[0] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_waitrequest
reconfig_waitrequest[1] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_waitrequest
reconfig_waitrequest[2] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_waitrequest
reconfig_waitrequest[3] <= alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic.reconfig_waitrequest


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|alt_xcvr_native_rcfg_opt_logic_b5mzony:alt_xcvr_native_optional_rcfg_logic
reconfig_clk[0] => avmm_clk[0].DATAIN
reconfig_clk[1] => avmm_clk[1].DATAIN
reconfig_clk[2] => avmm_clk[2].DATAIN
reconfig_clk[3] => avmm_clk[3].DATAIN
reconfig_reset[0] => avmm_reset[0].DATAIN
reconfig_reset[1] => avmm_reset[1].DATAIN
reconfig_reset[2] => avmm_reset[2].DATAIN
reconfig_reset[3] => avmm_reset[3].DATAIN
reconfig_write[0] => avmm_write[0].DATAIN
reconfig_write[1] => avmm_write[1].DATAIN
reconfig_write[2] => avmm_write[2].DATAIN
reconfig_write[3] => avmm_write[3].DATAIN
reconfig_read[0] => avmm_read[0].DATAIN
reconfig_read[1] => avmm_read[1].DATAIN
reconfig_read[2] => avmm_read[2].DATAIN
reconfig_read[3] => avmm_read[3].DATAIN
reconfig_address[0] => avmm_address[0].DATAIN
reconfig_address[1] => avmm_address[1].DATAIN
reconfig_address[2] => avmm_address[2].DATAIN
reconfig_address[3] => avmm_address[3].DATAIN
reconfig_address[4] => avmm_address[4].DATAIN
reconfig_address[5] => avmm_address[5].DATAIN
reconfig_address[6] => avmm_address[6].DATAIN
reconfig_address[7] => avmm_address[7].DATAIN
reconfig_address[8] => avmm_address[8].DATAIN
reconfig_address[9] => avmm_address[9].DATAIN
reconfig_address[10] => avmm_address[10].DATAIN
reconfig_address[11] => avmm_address[11].DATAIN
reconfig_address[12] => avmm_address[12].DATAIN
reconfig_address[13] => avmm_address[13].DATAIN
reconfig_address[14] => avmm_address[14].DATAIN
reconfig_address[15] => avmm_address[15].DATAIN
reconfig_address[16] => avmm_address[16].DATAIN
reconfig_address[17] => avmm_address[17].DATAIN
reconfig_address[18] => avmm_address[18].DATAIN
reconfig_address[19] => avmm_address[19].DATAIN
reconfig_address[20] => avmm_address[20].DATAIN
reconfig_address[21] => avmm_address[21].DATAIN
reconfig_address[22] => avmm_address[22].DATAIN
reconfig_address[23] => avmm_address[23].DATAIN
reconfig_address[24] => avmm_address[24].DATAIN
reconfig_address[25] => avmm_address[25].DATAIN
reconfig_address[26] => avmm_address[26].DATAIN
reconfig_address[27] => avmm_address[27].DATAIN
reconfig_address[28] => avmm_address[28].DATAIN
reconfig_address[29] => avmm_address[29].DATAIN
reconfig_address[30] => avmm_address[30].DATAIN
reconfig_address[31] => avmm_address[31].DATAIN
reconfig_address[32] => avmm_address[32].DATAIN
reconfig_address[33] => avmm_address[33].DATAIN
reconfig_address[34] => avmm_address[34].DATAIN
reconfig_address[35] => avmm_address[35].DATAIN
reconfig_address[36] => avmm_address[36].DATAIN
reconfig_address[37] => avmm_address[37].DATAIN
reconfig_address[38] => avmm_address[38].DATAIN
reconfig_address[39] => avmm_address[39].DATAIN
reconfig_writedata[0] => avmm_writedata[0].DATAIN
reconfig_writedata[1] => avmm_writedata[1].DATAIN
reconfig_writedata[2] => avmm_writedata[2].DATAIN
reconfig_writedata[3] => avmm_writedata[3].DATAIN
reconfig_writedata[4] => avmm_writedata[4].DATAIN
reconfig_writedata[5] => avmm_writedata[5].DATAIN
reconfig_writedata[6] => avmm_writedata[6].DATAIN
reconfig_writedata[7] => avmm_writedata[7].DATAIN
reconfig_writedata[8] => ~NO_FANOUT~
reconfig_writedata[9] => ~NO_FANOUT~
reconfig_writedata[10] => ~NO_FANOUT~
reconfig_writedata[11] => ~NO_FANOUT~
reconfig_writedata[12] => ~NO_FANOUT~
reconfig_writedata[13] => ~NO_FANOUT~
reconfig_writedata[14] => ~NO_FANOUT~
reconfig_writedata[15] => ~NO_FANOUT~
reconfig_writedata[16] => ~NO_FANOUT~
reconfig_writedata[17] => ~NO_FANOUT~
reconfig_writedata[18] => ~NO_FANOUT~
reconfig_writedata[19] => ~NO_FANOUT~
reconfig_writedata[20] => ~NO_FANOUT~
reconfig_writedata[21] => ~NO_FANOUT~
reconfig_writedata[22] => ~NO_FANOUT~
reconfig_writedata[23] => ~NO_FANOUT~
reconfig_writedata[24] => ~NO_FANOUT~
reconfig_writedata[25] => ~NO_FANOUT~
reconfig_writedata[26] => ~NO_FANOUT~
reconfig_writedata[27] => ~NO_FANOUT~
reconfig_writedata[28] => ~NO_FANOUT~
reconfig_writedata[29] => ~NO_FANOUT~
reconfig_writedata[30] => ~NO_FANOUT~
reconfig_writedata[31] => ~NO_FANOUT~
reconfig_writedata[32] => avmm_writedata[8].DATAIN
reconfig_writedata[33] => avmm_writedata[9].DATAIN
reconfig_writedata[34] => avmm_writedata[10].DATAIN
reconfig_writedata[35] => avmm_writedata[11].DATAIN
reconfig_writedata[36] => avmm_writedata[12].DATAIN
reconfig_writedata[37] => avmm_writedata[13].DATAIN
reconfig_writedata[38] => avmm_writedata[14].DATAIN
reconfig_writedata[39] => avmm_writedata[15].DATAIN
reconfig_writedata[40] => ~NO_FANOUT~
reconfig_writedata[41] => ~NO_FANOUT~
reconfig_writedata[42] => ~NO_FANOUT~
reconfig_writedata[43] => ~NO_FANOUT~
reconfig_writedata[44] => ~NO_FANOUT~
reconfig_writedata[45] => ~NO_FANOUT~
reconfig_writedata[46] => ~NO_FANOUT~
reconfig_writedata[47] => ~NO_FANOUT~
reconfig_writedata[48] => ~NO_FANOUT~
reconfig_writedata[49] => ~NO_FANOUT~
reconfig_writedata[50] => ~NO_FANOUT~
reconfig_writedata[51] => ~NO_FANOUT~
reconfig_writedata[52] => ~NO_FANOUT~
reconfig_writedata[53] => ~NO_FANOUT~
reconfig_writedata[54] => ~NO_FANOUT~
reconfig_writedata[55] => ~NO_FANOUT~
reconfig_writedata[56] => ~NO_FANOUT~
reconfig_writedata[57] => ~NO_FANOUT~
reconfig_writedata[58] => ~NO_FANOUT~
reconfig_writedata[59] => ~NO_FANOUT~
reconfig_writedata[60] => ~NO_FANOUT~
reconfig_writedata[61] => ~NO_FANOUT~
reconfig_writedata[62] => ~NO_FANOUT~
reconfig_writedata[63] => ~NO_FANOUT~
reconfig_writedata[64] => avmm_writedata[16].DATAIN
reconfig_writedata[65] => avmm_writedata[17].DATAIN
reconfig_writedata[66] => avmm_writedata[18].DATAIN
reconfig_writedata[67] => avmm_writedata[19].DATAIN
reconfig_writedata[68] => avmm_writedata[20].DATAIN
reconfig_writedata[69] => avmm_writedata[21].DATAIN
reconfig_writedata[70] => avmm_writedata[22].DATAIN
reconfig_writedata[71] => avmm_writedata[23].DATAIN
reconfig_writedata[72] => ~NO_FANOUT~
reconfig_writedata[73] => ~NO_FANOUT~
reconfig_writedata[74] => ~NO_FANOUT~
reconfig_writedata[75] => ~NO_FANOUT~
reconfig_writedata[76] => ~NO_FANOUT~
reconfig_writedata[77] => ~NO_FANOUT~
reconfig_writedata[78] => ~NO_FANOUT~
reconfig_writedata[79] => ~NO_FANOUT~
reconfig_writedata[80] => ~NO_FANOUT~
reconfig_writedata[81] => ~NO_FANOUT~
reconfig_writedata[82] => ~NO_FANOUT~
reconfig_writedata[83] => ~NO_FANOUT~
reconfig_writedata[84] => ~NO_FANOUT~
reconfig_writedata[85] => ~NO_FANOUT~
reconfig_writedata[86] => ~NO_FANOUT~
reconfig_writedata[87] => ~NO_FANOUT~
reconfig_writedata[88] => ~NO_FANOUT~
reconfig_writedata[89] => ~NO_FANOUT~
reconfig_writedata[90] => ~NO_FANOUT~
reconfig_writedata[91] => ~NO_FANOUT~
reconfig_writedata[92] => ~NO_FANOUT~
reconfig_writedata[93] => ~NO_FANOUT~
reconfig_writedata[94] => ~NO_FANOUT~
reconfig_writedata[95] => ~NO_FANOUT~
reconfig_writedata[96] => avmm_writedata[24].DATAIN
reconfig_writedata[97] => avmm_writedata[25].DATAIN
reconfig_writedata[98] => avmm_writedata[26].DATAIN
reconfig_writedata[99] => avmm_writedata[27].DATAIN
reconfig_writedata[100] => avmm_writedata[28].DATAIN
reconfig_writedata[101] => avmm_writedata[29].DATAIN
reconfig_writedata[102] => avmm_writedata[30].DATAIN
reconfig_writedata[103] => avmm_writedata[31].DATAIN
reconfig_writedata[104] => ~NO_FANOUT~
reconfig_writedata[105] => ~NO_FANOUT~
reconfig_writedata[106] => ~NO_FANOUT~
reconfig_writedata[107] => ~NO_FANOUT~
reconfig_writedata[108] => ~NO_FANOUT~
reconfig_writedata[109] => ~NO_FANOUT~
reconfig_writedata[110] => ~NO_FANOUT~
reconfig_writedata[111] => ~NO_FANOUT~
reconfig_writedata[112] => ~NO_FANOUT~
reconfig_writedata[113] => ~NO_FANOUT~
reconfig_writedata[114] => ~NO_FANOUT~
reconfig_writedata[115] => ~NO_FANOUT~
reconfig_writedata[116] => ~NO_FANOUT~
reconfig_writedata[117] => ~NO_FANOUT~
reconfig_writedata[118] => ~NO_FANOUT~
reconfig_writedata[119] => ~NO_FANOUT~
reconfig_writedata[120] => ~NO_FANOUT~
reconfig_writedata[121] => ~NO_FANOUT~
reconfig_writedata[122] => ~NO_FANOUT~
reconfig_writedata[123] => ~NO_FANOUT~
reconfig_writedata[124] => ~NO_FANOUT~
reconfig_writedata[125] => ~NO_FANOUT~
reconfig_writedata[126] => ~NO_FANOUT~
reconfig_writedata[127] => ~NO_FANOUT~
reconfig_readdata[0] <= avmm_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[1] <= avmm_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[2] <= avmm_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[3] <= avmm_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[4] <= avmm_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[5] <= avmm_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[6] <= avmm_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[7] <= avmm_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[8] <= <GND>
reconfig_readdata[9] <= <GND>
reconfig_readdata[10] <= <GND>
reconfig_readdata[11] <= <GND>
reconfig_readdata[12] <= <GND>
reconfig_readdata[13] <= <GND>
reconfig_readdata[14] <= <GND>
reconfig_readdata[15] <= <GND>
reconfig_readdata[16] <= <GND>
reconfig_readdata[17] <= <GND>
reconfig_readdata[18] <= <GND>
reconfig_readdata[19] <= <GND>
reconfig_readdata[20] <= <GND>
reconfig_readdata[21] <= <GND>
reconfig_readdata[22] <= <GND>
reconfig_readdata[23] <= <GND>
reconfig_readdata[24] <= <GND>
reconfig_readdata[25] <= <GND>
reconfig_readdata[26] <= <GND>
reconfig_readdata[27] <= <GND>
reconfig_readdata[28] <= <GND>
reconfig_readdata[29] <= <GND>
reconfig_readdata[30] <= <GND>
reconfig_readdata[31] <= <GND>
reconfig_readdata[32] <= avmm_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[33] <= avmm_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[34] <= avmm_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[35] <= avmm_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[36] <= avmm_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[37] <= avmm_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[38] <= avmm_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[39] <= avmm_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[40] <= <GND>
reconfig_readdata[41] <= <GND>
reconfig_readdata[42] <= <GND>
reconfig_readdata[43] <= <GND>
reconfig_readdata[44] <= <GND>
reconfig_readdata[45] <= <GND>
reconfig_readdata[46] <= <GND>
reconfig_readdata[47] <= <GND>
reconfig_readdata[48] <= <GND>
reconfig_readdata[49] <= <GND>
reconfig_readdata[50] <= <GND>
reconfig_readdata[51] <= <GND>
reconfig_readdata[52] <= <GND>
reconfig_readdata[53] <= <GND>
reconfig_readdata[54] <= <GND>
reconfig_readdata[55] <= <GND>
reconfig_readdata[56] <= <GND>
reconfig_readdata[57] <= <GND>
reconfig_readdata[58] <= <GND>
reconfig_readdata[59] <= <GND>
reconfig_readdata[60] <= <GND>
reconfig_readdata[61] <= <GND>
reconfig_readdata[62] <= <GND>
reconfig_readdata[63] <= <GND>
reconfig_readdata[64] <= avmm_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[65] <= avmm_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[66] <= avmm_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[67] <= avmm_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[68] <= avmm_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[69] <= avmm_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[70] <= avmm_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[71] <= avmm_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[72] <= <GND>
reconfig_readdata[73] <= <GND>
reconfig_readdata[74] <= <GND>
reconfig_readdata[75] <= <GND>
reconfig_readdata[76] <= <GND>
reconfig_readdata[77] <= <GND>
reconfig_readdata[78] <= <GND>
reconfig_readdata[79] <= <GND>
reconfig_readdata[80] <= <GND>
reconfig_readdata[81] <= <GND>
reconfig_readdata[82] <= <GND>
reconfig_readdata[83] <= <GND>
reconfig_readdata[84] <= <GND>
reconfig_readdata[85] <= <GND>
reconfig_readdata[86] <= <GND>
reconfig_readdata[87] <= <GND>
reconfig_readdata[88] <= <GND>
reconfig_readdata[89] <= <GND>
reconfig_readdata[90] <= <GND>
reconfig_readdata[91] <= <GND>
reconfig_readdata[92] <= <GND>
reconfig_readdata[93] <= <GND>
reconfig_readdata[94] <= <GND>
reconfig_readdata[95] <= <GND>
reconfig_readdata[96] <= avmm_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[97] <= avmm_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[98] <= avmm_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[99] <= avmm_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[100] <= avmm_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[101] <= avmm_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[102] <= avmm_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[103] <= avmm_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
reconfig_readdata[104] <= <GND>
reconfig_readdata[105] <= <GND>
reconfig_readdata[106] <= <GND>
reconfig_readdata[107] <= <GND>
reconfig_readdata[108] <= <GND>
reconfig_readdata[109] <= <GND>
reconfig_readdata[110] <= <GND>
reconfig_readdata[111] <= <GND>
reconfig_readdata[112] <= <GND>
reconfig_readdata[113] <= <GND>
reconfig_readdata[114] <= <GND>
reconfig_readdata[115] <= <GND>
reconfig_readdata[116] <= <GND>
reconfig_readdata[117] <= <GND>
reconfig_readdata[118] <= <GND>
reconfig_readdata[119] <= <GND>
reconfig_readdata[120] <= <GND>
reconfig_readdata[121] <= <GND>
reconfig_readdata[122] <= <GND>
reconfig_readdata[123] <= <GND>
reconfig_readdata[124] <= <GND>
reconfig_readdata[125] <= <GND>
reconfig_readdata[126] <= <GND>
reconfig_readdata[127] <= <GND>
reconfig_waitrequest[0] <= avmm_waitrequest[0].DB_MAX_OUTPUT_PORT_TYPE
reconfig_waitrequest[1] <= avmm_waitrequest[1].DB_MAX_OUTPUT_PORT_TYPE
reconfig_waitrequest[2] <= avmm_waitrequest[2].DB_MAX_OUTPUT_PORT_TYPE
reconfig_waitrequest[3] <= avmm_waitrequest[3].DB_MAX_OUTPUT_PORT_TYPE
avmm_clk[0] <= reconfig_clk[0].DB_MAX_OUTPUT_PORT_TYPE
avmm_clk[1] <= reconfig_clk[1].DB_MAX_OUTPUT_PORT_TYPE
avmm_clk[2] <= reconfig_clk[2].DB_MAX_OUTPUT_PORT_TYPE
avmm_clk[3] <= reconfig_clk[3].DB_MAX_OUTPUT_PORT_TYPE
avmm_reset[0] <= reconfig_reset[0].DB_MAX_OUTPUT_PORT_TYPE
avmm_reset[1] <= reconfig_reset[1].DB_MAX_OUTPUT_PORT_TYPE
avmm_reset[2] <= reconfig_reset[2].DB_MAX_OUTPUT_PORT_TYPE
avmm_reset[3] <= reconfig_reset[3].DB_MAX_OUTPUT_PORT_TYPE
avmm_write[0] <= reconfig_write[0].DB_MAX_OUTPUT_PORT_TYPE
avmm_write[1] <= reconfig_write[1].DB_MAX_OUTPUT_PORT_TYPE
avmm_write[2] <= reconfig_write[2].DB_MAX_OUTPUT_PORT_TYPE
avmm_write[3] <= reconfig_write[3].DB_MAX_OUTPUT_PORT_TYPE
avmm_read[0] <= reconfig_read[0].DB_MAX_OUTPUT_PORT_TYPE
avmm_read[1] <= reconfig_read[1].DB_MAX_OUTPUT_PORT_TYPE
avmm_read[2] <= reconfig_read[2].DB_MAX_OUTPUT_PORT_TYPE
avmm_read[3] <= reconfig_read[3].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[0] <= reconfig_address[0].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[1] <= reconfig_address[1].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[2] <= reconfig_address[2].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[3] <= reconfig_address[3].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[4] <= reconfig_address[4].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[5] <= reconfig_address[5].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[6] <= reconfig_address[6].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[7] <= reconfig_address[7].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[8] <= reconfig_address[8].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[9] <= reconfig_address[9].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[10] <= reconfig_address[10].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[11] <= reconfig_address[11].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[12] <= reconfig_address[12].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[13] <= reconfig_address[13].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[14] <= reconfig_address[14].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[15] <= reconfig_address[15].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[16] <= reconfig_address[16].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[17] <= reconfig_address[17].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[18] <= reconfig_address[18].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[19] <= reconfig_address[19].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[20] <= reconfig_address[20].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[21] <= reconfig_address[21].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[22] <= reconfig_address[22].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[23] <= reconfig_address[23].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[24] <= reconfig_address[24].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[25] <= reconfig_address[25].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[26] <= reconfig_address[26].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[27] <= reconfig_address[27].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[28] <= reconfig_address[28].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[29] <= reconfig_address[29].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[30] <= reconfig_address[30].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[31] <= reconfig_address[31].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[32] <= reconfig_address[32].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[33] <= reconfig_address[33].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[34] <= reconfig_address[34].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[35] <= reconfig_address[35].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[36] <= reconfig_address[36].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[37] <= reconfig_address[37].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[38] <= reconfig_address[38].DB_MAX_OUTPUT_PORT_TYPE
avmm_address[39] <= reconfig_address[39].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[0] <= reconfig_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[1] <= reconfig_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[2] <= reconfig_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[3] <= reconfig_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[4] <= reconfig_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[5] <= reconfig_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[6] <= reconfig_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[7] <= reconfig_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[8] <= reconfig_writedata[32].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[9] <= reconfig_writedata[33].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[10] <= reconfig_writedata[34].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[11] <= reconfig_writedata[35].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[12] <= reconfig_writedata[36].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[13] <= reconfig_writedata[37].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[14] <= reconfig_writedata[38].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[15] <= reconfig_writedata[39].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[16] <= reconfig_writedata[64].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[17] <= reconfig_writedata[65].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[18] <= reconfig_writedata[66].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[19] <= reconfig_writedata[67].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[20] <= reconfig_writedata[68].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[21] <= reconfig_writedata[69].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[22] <= reconfig_writedata[70].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[23] <= reconfig_writedata[71].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[24] <= reconfig_writedata[96].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[25] <= reconfig_writedata[97].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[26] <= reconfig_writedata[98].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[27] <= reconfig_writedata[99].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[28] <= reconfig_writedata[100].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[29] <= reconfig_writedata[101].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[30] <= reconfig_writedata[102].DB_MAX_OUTPUT_PORT_TYPE
avmm_writedata[31] <= reconfig_writedata[103].DB_MAX_OUTPUT_PORT_TYPE
avmm_readdata[0] => reconfig_readdata[0].DATAIN
avmm_readdata[1] => reconfig_readdata[1].DATAIN
avmm_readdata[2] => reconfig_readdata[2].DATAIN
avmm_readdata[3] => reconfig_readdata[3].DATAIN
avmm_readdata[4] => reconfig_readdata[4].DATAIN
avmm_readdata[5] => reconfig_readdata[5].DATAIN
avmm_readdata[6] => reconfig_readdata[6].DATAIN
avmm_readdata[7] => reconfig_readdata[7].DATAIN
avmm_readdata[8] => reconfig_readdata[32].DATAIN
avmm_readdata[9] => reconfig_readdata[33].DATAIN
avmm_readdata[10] => reconfig_readdata[34].DATAIN
avmm_readdata[11] => reconfig_readdata[35].DATAIN
avmm_readdata[12] => reconfig_readdata[36].DATAIN
avmm_readdata[13] => reconfig_readdata[37].DATAIN
avmm_readdata[14] => reconfig_readdata[38].DATAIN
avmm_readdata[15] => reconfig_readdata[39].DATAIN
avmm_readdata[16] => reconfig_readdata[64].DATAIN
avmm_readdata[17] => reconfig_readdata[65].DATAIN
avmm_readdata[18] => reconfig_readdata[66].DATAIN
avmm_readdata[19] => reconfig_readdata[67].DATAIN
avmm_readdata[20] => reconfig_readdata[68].DATAIN
avmm_readdata[21] => reconfig_readdata[69].DATAIN
avmm_readdata[22] => reconfig_readdata[70].DATAIN
avmm_readdata[23] => reconfig_readdata[71].DATAIN
avmm_readdata[24] => reconfig_readdata[96].DATAIN
avmm_readdata[25] => reconfig_readdata[97].DATAIN
avmm_readdata[26] => reconfig_readdata[98].DATAIN
avmm_readdata[27] => reconfig_readdata[99].DATAIN
avmm_readdata[28] => reconfig_readdata[100].DATAIN
avmm_readdata[29] => reconfig_readdata[101].DATAIN
avmm_readdata[30] => reconfig_readdata[102].DATAIN
avmm_readdata[31] => reconfig_readdata[103].DATAIN
avmm_waitrequest[0] => reconfig_waitrequest[0].DATAIN
avmm_waitrequest[1] => reconfig_waitrequest[1].DATAIN
avmm_waitrequest[2] => reconfig_waitrequest[2].DATAIN
avmm_waitrequest[3] => reconfig_waitrequest[3].DATAIN
ltssm_detect_quiet => ~NO_FANOUT~
ltssm_detect_active => ~NO_FANOUT~
ltssm_rcvr_phase_two => ~NO_FANOUT~
pcie_rate[0] => ~NO_FANOUT~
pcie_rate[1] => ~NO_FANOUT~
hip_reduce_counters => ~NO_FANOUT~
prbs_err_signal[0] => ~NO_FANOUT~
prbs_err_signal[1] => ~NO_FANOUT~
prbs_err_signal[2] => ~NO_FANOUT~
prbs_err_signal[3] => ~NO_FANOUT~
prbs_done_signal[0] => ~NO_FANOUT~
prbs_done_signal[1] => ~NO_FANOUT~
prbs_done_signal[2] => ~NO_FANOUT~
prbs_done_signal[3] => ~NO_FANOUT~
in_rx_clkout[0] => ~NO_FANOUT~
in_rx_clkout[1] => ~NO_FANOUT~
in_rx_clkout[2] => ~NO_FANOUT~
in_rx_clkout[3] => ~NO_FANOUT~
in_rx_is_lockedtoref[0] => ~NO_FANOUT~
in_rx_is_lockedtoref[1] => ~NO_FANOUT~
in_rx_is_lockedtoref[2] => ~NO_FANOUT~
in_rx_is_lockedtoref[3] => ~NO_FANOUT~
in_rx_is_lockedtodata[0] => ~NO_FANOUT~
in_rx_is_lockedtodata[1] => ~NO_FANOUT~
in_rx_is_lockedtodata[2] => ~NO_FANOUT~
in_rx_is_lockedtodata[3] => ~NO_FANOUT~
in_tx_cal_busy[0] => ~NO_FANOUT~
in_tx_cal_busy[1] => ~NO_FANOUT~
in_tx_cal_busy[2] => ~NO_FANOUT~
in_tx_cal_busy[3] => ~NO_FANOUT~
in_rx_cal_busy[0] => ~NO_FANOUT~
in_rx_cal_busy[1] => ~NO_FANOUT~
in_rx_cal_busy[2] => ~NO_FANOUT~
in_rx_cal_busy[3] => ~NO_FANOUT~
in_avmm_busy[0] => ~NO_FANOUT~
in_avmm_busy[1] => ~NO_FANOUT~
in_avmm_busy[2] => ~NO_FANOUT~
in_avmm_busy[3] => ~NO_FANOUT~
in_rx_prbs_err_clr[0] => out_prbs_err_clr[0].DATAIN
in_rx_prbs_err_clr[1] => out_prbs_err_clr[1].DATAIN
in_rx_prbs_err_clr[2] => out_prbs_err_clr[2].DATAIN
in_rx_prbs_err_clr[3] => out_prbs_err_clr[3].DATAIN
in_set_rx_locktoref[0] => out_set_rx_locktoref[0].DATAIN
in_set_rx_locktoref[1] => out_set_rx_locktoref[1].DATAIN
in_set_rx_locktoref[2] => out_set_rx_locktoref[2].DATAIN
in_set_rx_locktoref[3] => out_set_rx_locktoref[3].DATAIN
in_set_rx_locktodata[0] => out_set_rx_locktodata[0].DATAIN
in_set_rx_locktodata[1] => out_set_rx_locktodata[1].DATAIN
in_set_rx_locktodata[2] => out_set_rx_locktodata[2].DATAIN
in_set_rx_locktodata[3] => out_set_rx_locktodata[3].DATAIN
in_en_serial_lpbk[0] => out_en_serial_lpbk[0].DATAIN
in_en_serial_lpbk[1] => out_en_serial_lpbk[1].DATAIN
in_en_serial_lpbk[2] => out_en_serial_lpbk[2].DATAIN
in_en_serial_lpbk[3] => out_en_serial_lpbk[3].DATAIN
in_rx_analogreset[0] => out_rx_analogreset[0].DATAIN
in_rx_analogreset[1] => out_rx_analogreset[1].DATAIN
in_rx_analogreset[2] => out_rx_analogreset[2].DATAIN
in_rx_analogreset[3] => out_rx_analogreset[3].DATAIN
in_rx_digitalreset[0] => out_rx_digitalreset[0].DATAIN
in_rx_digitalreset[1] => out_rx_digitalreset[1].DATAIN
in_rx_digitalreset[2] => out_rx_digitalreset[2].DATAIN
in_rx_digitalreset[3] => out_rx_digitalreset[3].DATAIN
in_tx_analogreset[0] => out_tx_analogreset[0].DATAIN
in_tx_analogreset[1] => out_tx_analogreset[1].DATAIN
in_tx_analogreset[2] => out_tx_analogreset[2].DATAIN
in_tx_analogreset[3] => out_tx_analogreset[3].DATAIN
in_tx_digitalreset[0] => out_tx_digitalreset[0].DATAIN
in_tx_digitalreset[1] => out_tx_digitalreset[1].DATAIN
in_tx_digitalreset[2] => out_tx_digitalreset[2].DATAIN
in_tx_digitalreset[3] => out_tx_digitalreset[3].DATAIN
out_prbs_err_clr[0] <= in_rx_prbs_err_clr[0].DB_MAX_OUTPUT_PORT_TYPE
out_prbs_err_clr[1] <= in_rx_prbs_err_clr[1].DB_MAX_OUTPUT_PORT_TYPE
out_prbs_err_clr[2] <= in_rx_prbs_err_clr[2].DB_MAX_OUTPUT_PORT_TYPE
out_prbs_err_clr[3] <= in_rx_prbs_err_clr[3].DB_MAX_OUTPUT_PORT_TYPE
out_set_rx_locktoref[0] <= in_set_rx_locktoref[0].DB_MAX_OUTPUT_PORT_TYPE
out_set_rx_locktoref[1] <= in_set_rx_locktoref[1].DB_MAX_OUTPUT_PORT_TYPE
out_set_rx_locktoref[2] <= in_set_rx_locktoref[2].DB_MAX_OUTPUT_PORT_TYPE
out_set_rx_locktoref[3] <= in_set_rx_locktoref[3].DB_MAX_OUTPUT_PORT_TYPE
out_set_rx_locktodata[0] <= in_set_rx_locktodata[0].DB_MAX_OUTPUT_PORT_TYPE
out_set_rx_locktodata[1] <= in_set_rx_locktodata[1].DB_MAX_OUTPUT_PORT_TYPE
out_set_rx_locktodata[2] <= in_set_rx_locktodata[2].DB_MAX_OUTPUT_PORT_TYPE
out_set_rx_locktodata[3] <= in_set_rx_locktodata[3].DB_MAX_OUTPUT_PORT_TYPE
out_en_serial_lpbk[0] <= in_en_serial_lpbk[0].DB_MAX_OUTPUT_PORT_TYPE
out_en_serial_lpbk[1] <= in_en_serial_lpbk[1].DB_MAX_OUTPUT_PORT_TYPE
out_en_serial_lpbk[2] <= in_en_serial_lpbk[2].DB_MAX_OUTPUT_PORT_TYPE
out_en_serial_lpbk[3] <= in_en_serial_lpbk[3].DB_MAX_OUTPUT_PORT_TYPE
out_rx_analogreset[0] <= in_rx_analogreset[0].DB_MAX_OUTPUT_PORT_TYPE
out_rx_analogreset[1] <= in_rx_analogreset[1].DB_MAX_OUTPUT_PORT_TYPE
out_rx_analogreset[2] <= in_rx_analogreset[2].DB_MAX_OUTPUT_PORT_TYPE
out_rx_analogreset[3] <= in_rx_analogreset[3].DB_MAX_OUTPUT_PORT_TYPE
out_rx_digitalreset[0] <= in_rx_digitalreset[0].DB_MAX_OUTPUT_PORT_TYPE
out_rx_digitalreset[1] <= in_rx_digitalreset[1].DB_MAX_OUTPUT_PORT_TYPE
out_rx_digitalreset[2] <= in_rx_digitalreset[2].DB_MAX_OUTPUT_PORT_TYPE
out_rx_digitalreset[3] <= in_rx_digitalreset[3].DB_MAX_OUTPUT_PORT_TYPE
out_tx_analogreset[0] <= in_tx_analogreset[0].DB_MAX_OUTPUT_PORT_TYPE
out_tx_analogreset[1] <= in_tx_analogreset[1].DB_MAX_OUTPUT_PORT_TYPE
out_tx_analogreset[2] <= in_tx_analogreset[2].DB_MAX_OUTPUT_PORT_TYPE
out_tx_analogreset[3] <= in_tx_analogreset[3].DB_MAX_OUTPUT_PORT_TYPE
out_tx_digitalreset[0] <= in_tx_digitalreset[0].DB_MAX_OUTPUT_PORT_TYPE
out_tx_digitalreset[1] <= in_tx_digitalreset[1].DB_MAX_OUTPUT_PORT_TYPE
out_tx_digitalreset[2] <= in_tx_digitalreset[2].DB_MAX_OUTPUT_PORT_TYPE
out_tx_digitalreset[3] <= in_tx_digitalreset[3].DB_MAX_OUTPUT_PORT_TYPE
out_tx_cal_busy_mask[0] <= <VCC>
out_tx_cal_busy_mask[1] <= <VCC>
out_tx_cal_busy_mask[2] <= <VCC>
out_tx_cal_busy_mask[3] <= <VCC>
out_rx_cal_busy_mask[0] <= <VCC>
out_rx_cal_busy_mask[1] <= <VCC>
out_rx_cal_busy_mask[2] <= <VCC>
out_rx_cal_busy_mask[3] <= <VCC>


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|altera_transceiver_reset_endpoint:g_xcvr_native_insts[0].g_analog_resets_default.g_tre_tx_endpoint.reset_endpoint_tx
tre_reset_req => tre_reset_req.IN1
tre_reset_in <= altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst.tre_reset_in


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|altera_transceiver_reset_endpoint:g_xcvr_native_insts[0].g_analog_resets_default.g_tre_tx_endpoint.reset_endpoint_tx|altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst
tre_reset_req => altera_fabric_endpoint:ep.send[0]
tre_reset_in <= altera_fabric_endpoint:ep.receive[0]
clk_in => altera_fabric_endpoint:ep.send[1]


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|altera_transceiver_reset_endpoint:g_xcvr_native_insts[0].g_analog_resets_default.g_tre_tx_endpoint.reset_endpoint_tx|altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst|altera_fabric_endpoint:ep
send[0] => fabric_send[0].DATAIN
send[1] => fabric_send[1].DATAIN
receive[0] <= fabric_receive[0].DB_MAX_OUTPUT_PORT_TYPE
fabric_send[0] <= send[0].DB_MAX_OUTPUT_PORT_TYPE
fabric_send[1] <= send[1].DB_MAX_OUTPUT_PORT_TYPE
fabric_receive[0] => receive[0].DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|altera_transceiver_reset_endpoint:g_xcvr_native_insts[0].g_analog_resets_default.g_tre_rx_endpoint.reset_endpoint_rx
tre_reset_req => tre_reset_req.IN1
tre_reset_in <= altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst.tre_reset_in


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|altera_transceiver_reset_endpoint:g_xcvr_native_insts[0].g_analog_resets_default.g_tre_rx_endpoint.reset_endpoint_rx|altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst
tre_reset_req => altera_fabric_endpoint:ep.send[0]
tre_reset_in <= altera_fabric_endpoint:ep.receive[0]
clk_in => altera_fabric_endpoint:ep.send[1]


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|altera_transceiver_reset_endpoint:g_xcvr_native_insts[0].g_analog_resets_default.g_tre_rx_endpoint.reset_endpoint_rx|altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst|altera_fabric_endpoint:ep
send[0] => fabric_send[0].DATAIN
send[1] => fabric_send[1].DATAIN
receive[0] <= fabric_receive[0].DB_MAX_OUTPUT_PORT_TYPE
fabric_send[0] <= send[0].DB_MAX_OUTPUT_PORT_TYPE
fabric_send[1] <= send[1].DB_MAX_OUTPUT_PORT_TYPE
fabric_receive[0] => receive[0].DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst
in_adapt_start => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_adapt_start
in_clk_cdr_b => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clk_cdr_b
in_clk_cdr_t => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clk_cdr_t
in_clk_fpll_b => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clk_fpll_b
in_clk_fpll_t => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clk_fpll_t
in_clk_lc_b => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clk_lc_b
in_clk_lc_hs => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clk_lc_hs
in_clk_lc_t => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clk_lc_t
in_clkb_cdr_b => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clkb_cdr_b
in_clkb_cdr_t => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clkb_cdr_t
in_clkb_fpll_b => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clkb_fpll_b
in_clkb_fpll_t => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clkb_fpll_t
in_clkb_lc_b => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clkb_lc_b
in_clkb_lc_hs => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clkb_lc_hs
in_clkb_lc_t => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clkb_lc_t
in_cpulse_x6_dn_bus[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_x6_dn_bus[0]
in_cpulse_x6_dn_bus[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_x6_dn_bus[1]
in_cpulse_x6_dn_bus[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_x6_dn_bus[2]
in_cpulse_x6_dn_bus[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_x6_dn_bus[3]
in_cpulse_x6_dn_bus[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_x6_dn_bus[4]
in_cpulse_x6_dn_bus[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_x6_dn_bus[5]
in_cpulse_x6_up_bus[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_x6_up_bus[0]
in_cpulse_x6_up_bus[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_x6_up_bus[1]
in_cpulse_x6_up_bus[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_x6_up_bus[2]
in_cpulse_x6_up_bus[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_x6_up_bus[3]
in_cpulse_x6_up_bus[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_x6_up_bus[4]
in_cpulse_x6_up_bus[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_x6_up_bus[5]
in_cpulse_xn_dn_bus[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_xn_dn_bus[0]
in_cpulse_xn_dn_bus[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_xn_dn_bus[1]
in_cpulse_xn_dn_bus[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_xn_dn_bus[2]
in_cpulse_xn_dn_bus[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_xn_dn_bus[3]
in_cpulse_xn_dn_bus[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_xn_dn_bus[4]
in_cpulse_xn_dn_bus[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_xn_dn_bus[5]
in_cpulse_xn_up_bus[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_xn_up_bus[0]
in_cpulse_xn_up_bus[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_xn_up_bus[1]
in_cpulse_xn_up_bus[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_xn_up_bus[2]
in_cpulse_xn_up_bus[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_xn_up_bus[3]
in_cpulse_xn_up_bus[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_xn_up_bus[4]
in_cpulse_xn_up_bus[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_xn_up_bus[5]
in_i_rxpreset[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_i_rxpreset[0]
in_i_rxpreset[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_i_rxpreset[1]
in_i_rxpreset[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_i_rxpreset[2]
in_pcie_sw_done_master_in[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pcie_sw_done_master_in[0]
in_pcie_sw_done_master_in[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pcie_sw_done_master_in[1]
in_ref_iqclk[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_ref_iqclk[0]
in_ref_iqclk[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_ref_iqclk[1]
in_ref_iqclk[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_ref_iqclk[2]
in_ref_iqclk[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_ref_iqclk[3]
in_ref_iqclk[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_ref_iqclk[4]
in_ref_iqclk[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_ref_iqclk[5]
in_ref_iqclk[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_ref_iqclk[6]
in_ref_iqclk[7] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_ref_iqclk[7]
in_ref_iqclk[8] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_ref_iqclk[8]
in_ref_iqclk[9] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_ref_iqclk[9]
in_ref_iqclk[10] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_ref_iqclk[10]
in_ref_iqclk[11] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_ref_iqclk[11]
in_rx_n => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_rx_n
in_rx_p => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_rx_p
out_clk_divrx_iqtxrx <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_clk_divrx_iqtxrx
out_clk_divtx_iqtxrx <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_clk_divtx_iqtxrx
out_pcie_sw_master[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pcie_sw_master[0]
out_pcie_sw_master[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pcie_sw_master[1]
out_tx_n <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_tx_n
out_tx_p <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_tx_p
in_bond_pcs10g_in_bot[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs10g_in_bot[0]
in_bond_pcs10g_in_bot[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs10g_in_bot[1]
in_bond_pcs10g_in_bot[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs10g_in_bot[2]
in_bond_pcs10g_in_bot[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs10g_in_bot[3]
in_bond_pcs10g_in_bot[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs10g_in_bot[4]
in_bond_pcs10g_in_top[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs10g_in_top[0]
in_bond_pcs10g_in_top[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs10g_in_top[1]
in_bond_pcs10g_in_top[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs10g_in_top[2]
in_bond_pcs10g_in_top[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs10g_in_top[3]
in_bond_pcs10g_in_top[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs10g_in_top[4]
in_bond_pcs8g_in_bot[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[0]
in_bond_pcs8g_in_bot[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[1]
in_bond_pcs8g_in_bot[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[2]
in_bond_pcs8g_in_bot[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[3]
in_bond_pcs8g_in_bot[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[4]
in_bond_pcs8g_in_bot[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[5]
in_bond_pcs8g_in_bot[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[6]
in_bond_pcs8g_in_bot[7] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[7]
in_bond_pcs8g_in_bot[8] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[8]
in_bond_pcs8g_in_bot[9] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[9]
in_bond_pcs8g_in_bot[10] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[10]
in_bond_pcs8g_in_bot[11] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[11]
in_bond_pcs8g_in_bot[12] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[12]
in_bond_pcs8g_in_top[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[0]
in_bond_pcs8g_in_top[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[1]
in_bond_pcs8g_in_top[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[2]
in_bond_pcs8g_in_top[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[3]
in_bond_pcs8g_in_top[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[4]
in_bond_pcs8g_in_top[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[5]
in_bond_pcs8g_in_top[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[6]
in_bond_pcs8g_in_top[7] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[7]
in_bond_pcs8g_in_top[8] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[8]
in_bond_pcs8g_in_top[9] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[9]
in_bond_pcs8g_in_top[10] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[10]
in_bond_pcs8g_in_top[11] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[11]
in_bond_pcs8g_in_top[12] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[12]
in_bond_pmaif_in_bot[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[0]
in_bond_pmaif_in_bot[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[1]
in_bond_pmaif_in_bot[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[2]
in_bond_pmaif_in_bot[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[3]
in_bond_pmaif_in_bot[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[4]
in_bond_pmaif_in_bot[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[5]
in_bond_pmaif_in_bot[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[6]
in_bond_pmaif_in_bot[7] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[7]
in_bond_pmaif_in_bot[8] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[8]
in_bond_pmaif_in_bot[9] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[9]
in_bond_pmaif_in_bot[10] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[10]
in_bond_pmaif_in_bot[11] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[11]
in_bond_pmaif_in_top[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[0]
in_bond_pmaif_in_top[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[1]
in_bond_pmaif_in_top[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[2]
in_bond_pmaif_in_top[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[3]
in_bond_pmaif_in_top[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[4]
in_bond_pmaif_in_top[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[5]
in_bond_pmaif_in_top[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[6]
in_bond_pmaif_in_top[7] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[7]
in_bond_pmaif_in_top[8] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[8]
in_bond_pmaif_in_top[9] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[9]
in_bond_pmaif_in_top[10] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[10]
in_bond_pmaif_in_top[11] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[11]
in_hip_tx_data[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[0]
in_hip_tx_data[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[1]
in_hip_tx_data[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[2]
in_hip_tx_data[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[3]
in_hip_tx_data[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[4]
in_hip_tx_data[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[5]
in_hip_tx_data[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[6]
in_hip_tx_data[7] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[7]
in_hip_tx_data[8] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[8]
in_hip_tx_data[9] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[9]
in_hip_tx_data[10] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[10]
in_hip_tx_data[11] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[11]
in_hip_tx_data[12] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[12]
in_hip_tx_data[13] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[13]
in_hip_tx_data[14] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[14]
in_hip_tx_data[15] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[15]
in_hip_tx_data[16] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[16]
in_hip_tx_data[17] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[17]
in_hip_tx_data[18] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[18]
in_hip_tx_data[19] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[19]
in_hip_tx_data[20] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[20]
in_hip_tx_data[21] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[21]
in_hip_tx_data[22] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[22]
in_hip_tx_data[23] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[23]
in_hip_tx_data[24] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[24]
in_hip_tx_data[25] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[25]
in_hip_tx_data[26] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[26]
in_hip_tx_data[27] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[27]
in_hip_tx_data[28] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[28]
in_hip_tx_data[29] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[29]
in_hip_tx_data[30] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[30]
in_hip_tx_data[31] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[31]
in_hip_tx_data[32] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[32]
in_hip_tx_data[33] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[33]
in_hip_tx_data[34] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[34]
in_hip_tx_data[35] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[35]
in_hip_tx_data[36] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[36]
in_hip_tx_data[37] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[37]
in_hip_tx_data[38] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[38]
in_hip_tx_data[39] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[39]
in_hip_tx_data[40] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[40]
in_hip_tx_data[41] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[41]
in_hip_tx_data[42] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[42]
in_hip_tx_data[43] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[43]
in_hip_tx_data[44] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[44]
in_hip_tx_data[45] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[45]
in_hip_tx_data[46] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[46]
in_hip_tx_data[47] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[47]
in_hip_tx_data[48] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[48]
in_hip_tx_data[49] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[49]
in_hip_tx_data[50] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[50]
in_hip_tx_data[51] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[51]
in_hip_tx_data[52] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[52]
in_hip_tx_data[53] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[53]
in_hip_tx_data[54] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[54]
in_hip_tx_data[55] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[55]
in_hip_tx_data[56] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[56]
in_hip_tx_data[57] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[57]
in_hip_tx_data[58] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[58]
in_hip_tx_data[59] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[59]
in_hip_tx_data[60] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[60]
in_hip_tx_data[61] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[61]
in_hip_tx_data[62] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[62]
in_hip_tx_data[63] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[63]
in_pld_10g_krfec_rx_clr_errblk_cnt => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_krfec_rx_clr_errblk_cnt
in_pld_10g_krfec_rx_pld_rst_n => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_krfec_rx_pld_rst_n
in_pld_10g_krfec_tx_pld_rst_n => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_krfec_tx_pld_rst_n
in_pld_10g_rx_align_clr => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_rx_align_clr
in_pld_10g_rx_clr_ber_count => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_rx_clr_ber_count
in_pld_10g_rx_rd_en => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_rx_rd_en
in_pld_10g_tx_bitslip[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_tx_bitslip[0]
in_pld_10g_tx_bitslip[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_tx_bitslip[1]
in_pld_10g_tx_bitslip[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_tx_bitslip[2]
in_pld_10g_tx_bitslip[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_tx_bitslip[3]
in_pld_10g_tx_bitslip[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_tx_bitslip[4]
in_pld_10g_tx_bitslip[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_tx_bitslip[5]
in_pld_10g_tx_bitslip[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_tx_bitslip[6]
in_pld_10g_tx_burst_en => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_tx_burst_en
in_pld_10g_tx_data_valid => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_tx_data_valid
in_pld_10g_tx_diag_status[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_tx_diag_status[0]
in_pld_10g_tx_diag_status[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_tx_diag_status[1]
in_pld_10g_tx_wordslip => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_tx_wordslip
in_pld_8g_a1a2_size => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_a1a2_size
in_pld_8g_bitloc_rev_en => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_bitloc_rev_en
in_pld_8g_byte_rev_en => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_byte_rev_en
in_pld_8g_eidleinfersel[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_eidleinfersel[0]
in_pld_8g_eidleinfersel[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_eidleinfersel[1]
in_pld_8g_eidleinfersel[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_eidleinfersel[2]
in_pld_8g_encdt => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_encdt
in_pld_8g_g3_rx_pld_rst_n => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_g3_rx_pld_rst_n
in_pld_8g_g3_tx_pld_rst_n => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_g3_tx_pld_rst_n
in_pld_8g_rddisable_tx => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_rddisable_tx
in_pld_8g_rdenable_rx => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_rdenable_rx
in_pld_8g_refclk_dig2 => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_refclk_dig2
in_pld_8g_rxpolarity => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_rxpolarity
in_pld_8g_tx_boundary_sel[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_tx_boundary_sel[0]
in_pld_8g_tx_boundary_sel[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_tx_boundary_sel[1]
in_pld_8g_tx_boundary_sel[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_tx_boundary_sel[2]
in_pld_8g_tx_boundary_sel[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_tx_boundary_sel[3]
in_pld_8g_tx_boundary_sel[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_tx_boundary_sel[4]
in_pld_8g_wrdisable_rx => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_wrdisable_rx
in_pld_8g_wrenable_tx => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_wrenable_tx
in_pld_atpg_los_en_n => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_atpg_los_en_n
in_pld_bitslip => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_bitslip
in_pld_g3_current_coeff[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[0]
in_pld_g3_current_coeff[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[1]
in_pld_g3_current_coeff[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[2]
in_pld_g3_current_coeff[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[3]
in_pld_g3_current_coeff[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[4]
in_pld_g3_current_coeff[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[5]
in_pld_g3_current_coeff[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[6]
in_pld_g3_current_coeff[7] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[7]
in_pld_g3_current_coeff[8] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[8]
in_pld_g3_current_coeff[9] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[9]
in_pld_g3_current_coeff[10] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[10]
in_pld_g3_current_coeff[11] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[11]
in_pld_g3_current_coeff[12] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[12]
in_pld_g3_current_coeff[13] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[13]
in_pld_g3_current_coeff[14] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[14]
in_pld_g3_current_coeff[15] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[15]
in_pld_g3_current_coeff[16] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[16]
in_pld_g3_current_coeff[17] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[17]
in_pld_g3_current_rxpreset[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_rxpreset[0]
in_pld_g3_current_rxpreset[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_rxpreset[1]
in_pld_g3_current_rxpreset[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_rxpreset[2]
in_pld_ltr => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_ltr
in_pld_mem_krfec_atpg_rst_n => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_mem_krfec_atpg_rst_n
in_pld_partial_reconfig => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_partial_reconfig
in_pld_pcs_refclk_dig => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pcs_refclk_dig
in_pld_pma_adapt_start => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_adapt_start
in_pld_pma_early_eios => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_early_eios
in_pld_pma_eye_monitor[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_eye_monitor[0]
in_pld_pma_eye_monitor[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_eye_monitor[1]
in_pld_pma_eye_monitor[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_eye_monitor[2]
in_pld_pma_eye_monitor[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_eye_monitor[3]
in_pld_pma_eye_monitor[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_eye_monitor[4]
in_pld_pma_eye_monitor[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_eye_monitor[5]
in_pld_pma_ltd_b => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_ltd_b
in_pld_pma_pcie_switch[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_pcie_switch[0]
in_pld_pma_pcie_switch[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_pcie_switch[1]
in_pld_pma_ppm_lock => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_ppm_lock
in_pld_pma_reserved_out[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_reserved_out[0]
in_pld_pma_reserved_out[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_reserved_out[1]
in_pld_pma_reserved_out[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_reserved_out[2]
in_pld_pma_reserved_out[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_reserved_out[3]
in_pld_pma_reserved_out[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_reserved_out[4]
in_pld_pma_rs_lpbk_b => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_rs_lpbk_b
in_pld_pma_rx_qpi_pullup => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_rx_qpi_pullup
in_pld_pma_rxpma_rstb => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_rxpma_rstb
in_pld_pma_tx_bitslip => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_tx_bitslip
in_pld_pma_tx_bonding_rstb => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_tx_bonding_rstb
in_pld_pma_tx_qpi_pulldn => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_tx_qpi_pulldn
in_pld_pma_tx_qpi_pullup => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_tx_qpi_pullup
in_pld_pma_txdetectrx => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_txdetectrx
in_pld_pma_txpma_rstb => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_txpma_rstb
in_pld_pmaif_rx_pld_rst_n => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pmaif_rx_pld_rst_n
in_pld_pmaif_rxclkslip => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pmaif_rxclkslip
in_pld_pmaif_tx_pld_rst_n => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pmaif_tx_pld_rst_n
in_pld_polinv_rx => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_polinv_rx
in_pld_polinv_tx => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_polinv_tx
in_pld_rate[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_rate[0]
in_pld_rate[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_rate[1]
in_pld_reserved_in[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_reserved_in[0]
in_pld_reserved_in[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_reserved_in[1]
in_pld_reserved_in[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_reserved_in[2]
in_pld_reserved_in[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_reserved_in[3]
in_pld_reserved_in[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_reserved_in[4]
in_pld_reserved_in[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_reserved_in[5]
in_pld_reserved_in[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_reserved_in[6]
in_pld_reserved_in[7] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_reserved_in[7]
in_pld_reserved_in[8] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_reserved_in[8]
in_pld_reserved_in[9] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_reserved_in[9]
in_pld_rx_clk => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_rx_clk
in_pld_rx_prbs_err_clr => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_rx_prbs_err_clr
in_pld_syncsm_en => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_syncsm_en
in_pld_tx_clk => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_clk
in_pld_tx_control[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[0]
in_pld_tx_control[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[1]
in_pld_tx_control[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[2]
in_pld_tx_control[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[3]
in_pld_tx_control[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[4]
in_pld_tx_control[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[5]
in_pld_tx_control[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[6]
in_pld_tx_control[7] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[7]
in_pld_tx_control[8] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[8]
in_pld_tx_control[9] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[9]
in_pld_tx_control[10] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[10]
in_pld_tx_control[11] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[11]
in_pld_tx_control[12] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[12]
in_pld_tx_control[13] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[13]
in_pld_tx_control[14] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[14]
in_pld_tx_control[15] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[15]
in_pld_tx_control[16] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[16]
in_pld_tx_control[17] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[17]
in_pld_tx_data[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[0]
in_pld_tx_data[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[1]
in_pld_tx_data[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[2]
in_pld_tx_data[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[3]
in_pld_tx_data[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[4]
in_pld_tx_data[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[5]
in_pld_tx_data[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[6]
in_pld_tx_data[7] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[7]
in_pld_tx_data[8] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[8]
in_pld_tx_data[9] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[9]
in_pld_tx_data[10] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[10]
in_pld_tx_data[11] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[11]
in_pld_tx_data[12] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[12]
in_pld_tx_data[13] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[13]
in_pld_tx_data[14] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[14]
in_pld_tx_data[15] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[15]
in_pld_tx_data[16] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[16]
in_pld_tx_data[17] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[17]
in_pld_tx_data[18] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[18]
in_pld_tx_data[19] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[19]
in_pld_tx_data[20] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[20]
in_pld_tx_data[21] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[21]
in_pld_tx_data[22] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[22]
in_pld_tx_data[23] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[23]
in_pld_tx_data[24] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[24]
in_pld_tx_data[25] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[25]
in_pld_tx_data[26] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[26]
in_pld_tx_data[27] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[27]
in_pld_tx_data[28] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[28]
in_pld_tx_data[29] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[29]
in_pld_tx_data[30] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[30]
in_pld_tx_data[31] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[31]
in_pld_tx_data[32] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[32]
in_pld_tx_data[33] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[33]
in_pld_tx_data[34] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[34]
in_pld_tx_data[35] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[35]
in_pld_tx_data[36] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[36]
in_pld_tx_data[37] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[37]
in_pld_tx_data[38] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[38]
in_pld_tx_data[39] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[39]
in_pld_tx_data[40] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[40]
in_pld_tx_data[41] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[41]
in_pld_tx_data[42] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[42]
in_pld_tx_data[43] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[43]
in_pld_tx_data[44] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[44]
in_pld_tx_data[45] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[45]
in_pld_tx_data[46] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[46]
in_pld_tx_data[47] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[47]
in_pld_tx_data[48] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[48]
in_pld_tx_data[49] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[49]
in_pld_tx_data[50] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[50]
in_pld_tx_data[51] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[51]
in_pld_tx_data[52] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[52]
in_pld_tx_data[53] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[53]
in_pld_tx_data[54] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[54]
in_pld_tx_data[55] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[55]
in_pld_tx_data[56] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[56]
in_pld_tx_data[57] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[57]
in_pld_tx_data[58] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[58]
in_pld_tx_data[59] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[59]
in_pld_tx_data[60] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[60]
in_pld_tx_data[61] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[61]
in_pld_tx_data[62] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[62]
in_pld_tx_data[63] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[63]
in_pld_tx_data[64] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[64]
in_pld_tx_data[65] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[65]
in_pld_tx_data[66] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[66]
in_pld_tx_data[67] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[67]
in_pld_tx_data[68] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[68]
in_pld_tx_data[69] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[69]
in_pld_tx_data[70] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[70]
in_pld_tx_data[71] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[71]
in_pld_tx_data[72] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[72]
in_pld_tx_data[73] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[73]
in_pld_tx_data[74] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[74]
in_pld_tx_data[75] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[75]
in_pld_tx_data[76] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[76]
in_pld_tx_data[77] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[77]
in_pld_tx_data[78] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[78]
in_pld_tx_data[79] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[79]
in_pld_tx_data[80] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[80]
in_pld_tx_data[81] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[81]
in_pld_tx_data[82] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[82]
in_pld_tx_data[83] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[83]
in_pld_tx_data[84] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[84]
in_pld_tx_data[85] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[85]
in_pld_tx_data[86] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[86]
in_pld_tx_data[87] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[87]
in_pld_tx_data[88] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[88]
in_pld_tx_data[89] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[89]
in_pld_tx_data[90] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[90]
in_pld_tx_data[91] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[91]
in_pld_tx_data[92] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[92]
in_pld_tx_data[93] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[93]
in_pld_tx_data[94] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[94]
in_pld_tx_data[95] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[95]
in_pld_tx_data[96] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[96]
in_pld_tx_data[97] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[97]
in_pld_tx_data[98] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[98]
in_pld_tx_data[99] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[99]
in_pld_tx_data[100] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[100]
in_pld_tx_data[101] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[101]
in_pld_tx_data[102] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[102]
in_pld_tx_data[103] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[103]
in_pld_tx_data[104] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[104]
in_pld_tx_data[105] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[105]
in_pld_tx_data[106] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[106]
in_pld_tx_data[107] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[107]
in_pld_tx_data[108] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[108]
in_pld_tx_data[109] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[109]
in_pld_tx_data[110] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[110]
in_pld_tx_data[111] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[111]
in_pld_tx_data[112] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[112]
in_pld_tx_data[113] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[113]
in_pld_tx_data[114] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[114]
in_pld_tx_data[115] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[115]
in_pld_tx_data[116] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[116]
in_pld_tx_data[117] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[117]
in_pld_tx_data[118] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[118]
in_pld_tx_data[119] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[119]
in_pld_tx_data[120] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[120]
in_pld_tx_data[121] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[121]
in_pld_tx_data[122] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[122]
in_pld_tx_data[123] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[123]
in_pld_tx_data[124] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[124]
in_pld_tx_data[125] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[125]
in_pld_tx_data[126] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[126]
in_pld_tx_data[127] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[127]
in_pld_txelecidle => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_txelecidle
in_pld_uhsif_tx_clk => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_uhsif_tx_clk
in_pma_hclk => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pma_hclk
out_bond_pcs10g_out_bot[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs10g_out_bot[0]
out_bond_pcs10g_out_bot[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs10g_out_bot[1]
out_bond_pcs10g_out_bot[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs10g_out_bot[2]
out_bond_pcs10g_out_bot[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs10g_out_bot[3]
out_bond_pcs10g_out_bot[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs10g_out_bot[4]
out_bond_pcs10g_out_top[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs10g_out_top[0]
out_bond_pcs10g_out_top[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs10g_out_top[1]
out_bond_pcs10g_out_top[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs10g_out_top[2]
out_bond_pcs10g_out_top[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs10g_out_top[3]
out_bond_pcs10g_out_top[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs10g_out_top[4]
out_bond_pcs8g_out_bot[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[0]
out_bond_pcs8g_out_bot[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[1]
out_bond_pcs8g_out_bot[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[2]
out_bond_pcs8g_out_bot[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[3]
out_bond_pcs8g_out_bot[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[4]
out_bond_pcs8g_out_bot[5] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[5]
out_bond_pcs8g_out_bot[6] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[6]
out_bond_pcs8g_out_bot[7] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[7]
out_bond_pcs8g_out_bot[8] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[8]
out_bond_pcs8g_out_bot[9] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[9]
out_bond_pcs8g_out_bot[10] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[10]
out_bond_pcs8g_out_bot[11] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[11]
out_bond_pcs8g_out_bot[12] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[12]
out_bond_pcs8g_out_top[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[0]
out_bond_pcs8g_out_top[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[1]
out_bond_pcs8g_out_top[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[2]
out_bond_pcs8g_out_top[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[3]
out_bond_pcs8g_out_top[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[4]
out_bond_pcs8g_out_top[5] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[5]
out_bond_pcs8g_out_top[6] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[6]
out_bond_pcs8g_out_top[7] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[7]
out_bond_pcs8g_out_top[8] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[8]
out_bond_pcs8g_out_top[9] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[9]
out_bond_pcs8g_out_top[10] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[10]
out_bond_pcs8g_out_top[11] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[11]
out_bond_pcs8g_out_top[12] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[12]
out_bond_pmaif_out_bot[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[0]
out_bond_pmaif_out_bot[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[1]
out_bond_pmaif_out_bot[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[2]
out_bond_pmaif_out_bot[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[3]
out_bond_pmaif_out_bot[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[4]
out_bond_pmaif_out_bot[5] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[5]
out_bond_pmaif_out_bot[6] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[6]
out_bond_pmaif_out_bot[7] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[7]
out_bond_pmaif_out_bot[8] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[8]
out_bond_pmaif_out_bot[9] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[9]
out_bond_pmaif_out_bot[10] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[10]
out_bond_pmaif_out_bot[11] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[11]
out_bond_pmaif_out_top[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[0]
out_bond_pmaif_out_top[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[1]
out_bond_pmaif_out_top[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[2]
out_bond_pmaif_out_top[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[3]
out_bond_pmaif_out_top[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[4]
out_bond_pmaif_out_top[5] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[5]
out_bond_pmaif_out_top[6] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[6]
out_bond_pmaif_out_top[7] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[7]
out_bond_pmaif_out_top[8] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[8]
out_bond_pmaif_out_top[9] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[9]
out_bond_pmaif_out_top[10] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[10]
out_bond_pmaif_out_top[11] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[11]
out_hip_clk_out[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_clk_out[0]
out_hip_clk_out[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_clk_out[1]
out_hip_clk_out[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_clk_out[2]
out_hip_ctrl_out[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_ctrl_out[0]
out_hip_ctrl_out[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_ctrl_out[1]
out_hip_ctrl_out[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_ctrl_out[2]
out_hip_ctrl_out[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_ctrl_out[3]
out_hip_ctrl_out[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_ctrl_out[4]
out_hip_ctrl_out[5] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_ctrl_out[5]
out_hip_ctrl_out[6] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_ctrl_out[6]
out_hip_ctrl_out[7] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_ctrl_out[7]
out_hip_npor <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_npor
out_hip_rx_data[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[0]
out_hip_rx_data[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[1]
out_hip_rx_data[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[2]
out_hip_rx_data[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[3]
out_hip_rx_data[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[4]
out_hip_rx_data[5] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[5]
out_hip_rx_data[6] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[6]
out_hip_rx_data[7] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[7]
out_hip_rx_data[8] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[8]
out_hip_rx_data[9] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[9]
out_hip_rx_data[10] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[10]
out_hip_rx_data[11] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[11]
out_hip_rx_data[12] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[12]
out_hip_rx_data[13] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[13]
out_hip_rx_data[14] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[14]
out_hip_rx_data[15] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[15]
out_hip_rx_data[16] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[16]
out_hip_rx_data[17] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[17]
out_hip_rx_data[18] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[18]
out_hip_rx_data[19] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[19]
out_hip_rx_data[20] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[20]
out_hip_rx_data[21] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[21]
out_hip_rx_data[22] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[22]
out_hip_rx_data[23] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[23]
out_hip_rx_data[24] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[24]
out_hip_rx_data[25] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[25]
out_hip_rx_data[26] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[26]
out_hip_rx_data[27] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[27]
out_hip_rx_data[28] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[28]
out_hip_rx_data[29] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[29]
out_hip_rx_data[30] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[30]
out_hip_rx_data[31] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[31]
out_hip_rx_data[32] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[32]
out_hip_rx_data[33] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[33]
out_hip_rx_data[34] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[34]
out_hip_rx_data[35] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[35]
out_hip_rx_data[36] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[36]
out_hip_rx_data[37] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[37]
out_hip_rx_data[38] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[38]
out_hip_rx_data[39] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[39]
out_hip_rx_data[40] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[40]
out_hip_rx_data[41] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[41]
out_hip_rx_data[42] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[42]
out_hip_rx_data[43] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[43]
out_hip_rx_data[44] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[44]
out_hip_rx_data[45] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[45]
out_hip_rx_data[46] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[46]
out_hip_rx_data[47] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[47]
out_hip_rx_data[48] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[48]
out_hip_rx_data[49] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[49]
out_hip_rx_data[50] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[50]
out_pld_10g_krfec_rx_blk_lock <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_krfec_rx_blk_lock
out_pld_10g_krfec_rx_diag_data_status[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_krfec_rx_diag_data_status[0]
out_pld_10g_krfec_rx_diag_data_status[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_krfec_rx_diag_data_status[1]
out_pld_10g_krfec_rx_frame <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_krfec_rx_frame
out_pld_10g_krfec_tx_frame <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_krfec_tx_frame
out_pld_10g_rx_align_val <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_align_val
out_pld_10g_rx_crc32_err <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_crc32_err
out_pld_10g_rx_data_valid <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_data_valid
out_pld_10g_rx_empty <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_empty
out_pld_10g_rx_fifo_del <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_del
out_pld_10g_rx_fifo_insert <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_insert
out_pld_10g_rx_fifo_num[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num[0]
out_pld_10g_rx_fifo_num[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num[1]
out_pld_10g_rx_fifo_num[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num[2]
out_pld_10g_rx_fifo_num[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num[3]
out_pld_10g_rx_fifo_num[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num[4]
out_pld_10g_rx_frame_lock <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_frame_lock
out_pld_10g_rx_hi_ber <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_hi_ber
out_pld_10g_rx_oflw_err <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_oflw_err
out_pld_10g_rx_pempty <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_pempty
out_pld_10g_rx_pfull <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_pfull
out_pld_10g_tx_burst_en_exe <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_tx_burst_en_exe
out_pld_10g_tx_empty <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_tx_empty
out_pld_10g_tx_fifo_num[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_tx_fifo_num[0]
out_pld_10g_tx_fifo_num[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_tx_fifo_num[1]
out_pld_10g_tx_fifo_num[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_tx_fifo_num[2]
out_pld_10g_tx_fifo_num[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_tx_fifo_num[3]
out_pld_10g_tx_full <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_tx_full
out_pld_10g_tx_pempty <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_tx_pempty
out_pld_10g_tx_pfull <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_tx_pfull
out_pld_10g_tx_wordslip_exe <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_tx_wordslip_exe
out_pld_8g_a1a2_k1k2_flag[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_a1a2_k1k2_flag[0]
out_pld_8g_a1a2_k1k2_flag[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_a1a2_k1k2_flag[1]
out_pld_8g_a1a2_k1k2_flag[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_a1a2_k1k2_flag[2]
out_pld_8g_a1a2_k1k2_flag[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_a1a2_k1k2_flag[3]
out_pld_8g_empty_rmf <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_empty_rmf
out_pld_8g_empty_rx <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_empty_rx
out_pld_8g_empty_tx <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_empty_tx
out_pld_8g_full_rmf <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_full_rmf
out_pld_8g_full_rx <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_full_rx
out_pld_8g_full_tx <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_full_tx
out_pld_8g_rxelecidle <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_rxelecidle
out_pld_8g_signal_detect_out <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_signal_detect_out
out_pld_8g_wa_boundary[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_wa_boundary[0]
out_pld_8g_wa_boundary[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_wa_boundary[1]
out_pld_8g_wa_boundary[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_wa_boundary[2]
out_pld_8g_wa_boundary[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_wa_boundary[3]
out_pld_8g_wa_boundary[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_wa_boundary[4]
out_pld_krfec_tx_alignment <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_krfec_tx_alignment
out_pld_pcs_rx_clk_out <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pcs_rx_clk_out
out_pld_pcs_tx_clk_out <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pcs_tx_clk_out
out_pld_pma_adapt_done <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_adapt_done
out_pld_pma_clkdiv_rx_user <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_clkdiv_rx_user
out_pld_pma_clkdiv_tx_user <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_clkdiv_tx_user
out_pld_pma_clklow <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_clklow
out_pld_pma_fref <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_fref
out_pld_pma_hclk <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_hclk
out_pld_pma_pcie_sw_done[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_pcie_sw_done[0]
out_pld_pma_pcie_sw_done[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_pcie_sw_done[1]
out_pld_pma_pfdmode_lock <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_pfdmode_lock
out_pld_pma_rx_clk_out <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_rx_clk_out
out_pld_pma_rx_detect_valid <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_rx_detect_valid
out_pld_pma_rx_found <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_rx_found
out_pld_pma_rxpll_lock <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_rxpll_lock
out_pld_pma_signal_ok <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_signal_ok
out_pld_pma_testbus[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_testbus[0]
out_pld_pma_testbus[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_testbus[1]
out_pld_pma_testbus[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_testbus[2]
out_pld_pma_testbus[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_testbus[3]
out_pld_pma_testbus[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_testbus[4]
out_pld_pma_testbus[5] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_testbus[5]
out_pld_pma_testbus[6] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_testbus[6]
out_pld_pma_testbus[7] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_testbus[7]
out_pld_pma_tx_clk_out <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_tx_clk_out
out_pld_pmaif_mask_tx_pll <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pmaif_mask_tx_pll
out_pld_reserved_out[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_reserved_out[0]
out_pld_reserved_out[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_reserved_out[1]
out_pld_reserved_out[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_reserved_out[2]
out_pld_reserved_out[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_reserved_out[3]
out_pld_reserved_out[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_reserved_out[4]
out_pld_reserved_out[5] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_reserved_out[5]
out_pld_reserved_out[6] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_reserved_out[6]
out_pld_reserved_out[7] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_reserved_out[7]
out_pld_reserved_out[8] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_reserved_out[8]
out_pld_reserved_out[9] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_reserved_out[9]
out_pld_rx_control[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[0]
out_pld_rx_control[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[1]
out_pld_rx_control[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[2]
out_pld_rx_control[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[3]
out_pld_rx_control[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[4]
out_pld_rx_control[5] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[5]
out_pld_rx_control[6] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[6]
out_pld_rx_control[7] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[7]
out_pld_rx_control[8] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[8]
out_pld_rx_control[9] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[9]
out_pld_rx_control[10] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[10]
out_pld_rx_control[11] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[11]
out_pld_rx_control[12] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[12]
out_pld_rx_control[13] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[13]
out_pld_rx_control[14] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[14]
out_pld_rx_control[15] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[15]
out_pld_rx_control[16] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[16]
out_pld_rx_control[17] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[17]
out_pld_rx_control[18] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[18]
out_pld_rx_control[19] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[19]
out_pld_rx_data[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[0]
out_pld_rx_data[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[1]
out_pld_rx_data[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[2]
out_pld_rx_data[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[3]
out_pld_rx_data[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[4]
out_pld_rx_data[5] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[5]
out_pld_rx_data[6] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[6]
out_pld_rx_data[7] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[7]
out_pld_rx_data[8] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[8]
out_pld_rx_data[9] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[9]
out_pld_rx_data[10] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[10]
out_pld_rx_data[11] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[11]
out_pld_rx_data[12] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[12]
out_pld_rx_data[13] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[13]
out_pld_rx_data[14] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[14]
out_pld_rx_data[15] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[15]
out_pld_rx_data[16] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[16]
out_pld_rx_data[17] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[17]
out_pld_rx_data[18] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[18]
out_pld_rx_data[19] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[19]
out_pld_rx_data[20] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[20]
out_pld_rx_data[21] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[21]
out_pld_rx_data[22] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[22]
out_pld_rx_data[23] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[23]
out_pld_rx_data[24] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[24]
out_pld_rx_data[25] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[25]
out_pld_rx_data[26] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[26]
out_pld_rx_data[27] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[27]
out_pld_rx_data[28] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[28]
out_pld_rx_data[29] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[29]
out_pld_rx_data[30] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[30]
out_pld_rx_data[31] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[31]
out_pld_rx_data[32] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[32]
out_pld_rx_data[33] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[33]
out_pld_rx_data[34] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[34]
out_pld_rx_data[35] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[35]
out_pld_rx_data[36] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[36]
out_pld_rx_data[37] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[37]
out_pld_rx_data[38] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[38]
out_pld_rx_data[39] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[39]
out_pld_rx_data[40] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[40]
out_pld_rx_data[41] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[41]
out_pld_rx_data[42] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[42]
out_pld_rx_data[43] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[43]
out_pld_rx_data[44] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[44]
out_pld_rx_data[45] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[45]
out_pld_rx_data[46] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[46]
out_pld_rx_data[47] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[47]
out_pld_rx_data[48] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[48]
out_pld_rx_data[49] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[49]
out_pld_rx_data[50] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[50]
out_pld_rx_data[51] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[51]
out_pld_rx_data[52] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[52]
out_pld_rx_data[53] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[53]
out_pld_rx_data[54] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[54]
out_pld_rx_data[55] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[55]
out_pld_rx_data[56] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[56]
out_pld_rx_data[57] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[57]
out_pld_rx_data[58] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[58]
out_pld_rx_data[59] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[59]
out_pld_rx_data[60] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[60]
out_pld_rx_data[61] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[61]
out_pld_rx_data[62] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[62]
out_pld_rx_data[63] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[63]
out_pld_rx_data[64] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[64]
out_pld_rx_data[65] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[65]
out_pld_rx_data[66] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[66]
out_pld_rx_data[67] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[67]
out_pld_rx_data[68] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[68]
out_pld_rx_data[69] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[69]
out_pld_rx_data[70] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[70]
out_pld_rx_data[71] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[71]
out_pld_rx_data[72] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[72]
out_pld_rx_data[73] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[73]
out_pld_rx_data[74] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[74]
out_pld_rx_data[75] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[75]
out_pld_rx_data[76] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[76]
out_pld_rx_data[77] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[77]
out_pld_rx_data[78] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[78]
out_pld_rx_data[79] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[79]
out_pld_rx_data[80] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[80]
out_pld_rx_data[81] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[81]
out_pld_rx_data[82] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[82]
out_pld_rx_data[83] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[83]
out_pld_rx_data[84] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[84]
out_pld_rx_data[85] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[85]
out_pld_rx_data[86] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[86]
out_pld_rx_data[87] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[87]
out_pld_rx_data[88] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[88]
out_pld_rx_data[89] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[89]
out_pld_rx_data[90] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[90]
out_pld_rx_data[91] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[91]
out_pld_rx_data[92] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[92]
out_pld_rx_data[93] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[93]
out_pld_rx_data[94] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[94]
out_pld_rx_data[95] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[95]
out_pld_rx_data[96] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[96]
out_pld_rx_data[97] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[97]
out_pld_rx_data[98] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[98]
out_pld_rx_data[99] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[99]
out_pld_rx_data[100] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[100]
out_pld_rx_data[101] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[101]
out_pld_rx_data[102] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[102]
out_pld_rx_data[103] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[103]
out_pld_rx_data[104] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[104]
out_pld_rx_data[105] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[105]
out_pld_rx_data[106] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[106]
out_pld_rx_data[107] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[107]
out_pld_rx_data[108] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[108]
out_pld_rx_data[109] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[109]
out_pld_rx_data[110] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[110]
out_pld_rx_data[111] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[111]
out_pld_rx_data[112] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[112]
out_pld_rx_data[113] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[113]
out_pld_rx_data[114] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[114]
out_pld_rx_data[115] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[115]
out_pld_rx_data[116] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[116]
out_pld_rx_data[117] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[117]
out_pld_rx_data[118] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[118]
out_pld_rx_data[119] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[119]
out_pld_rx_data[120] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[120]
out_pld_rx_data[121] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[121]
out_pld_rx_data[122] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[122]
out_pld_rx_data[123] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[123]
out_pld_rx_data[124] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[124]
out_pld_rx_data[125] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[125]
out_pld_rx_data[126] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[126]
out_pld_rx_data[127] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[127]
out_pld_rx_prbs_done <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_prbs_done
out_pld_rx_prbs_err <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_prbs_err
out_pld_test_data[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[0]
out_pld_test_data[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[1]
out_pld_test_data[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[2]
out_pld_test_data[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[3]
out_pld_test_data[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[4]
out_pld_test_data[5] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[5]
out_pld_test_data[6] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[6]
out_pld_test_data[7] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[7]
out_pld_test_data[8] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[8]
out_pld_test_data[9] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[9]
out_pld_test_data[10] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[10]
out_pld_test_data[11] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[11]
out_pld_test_data[12] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[12]
out_pld_test_data[13] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[13]
out_pld_test_data[14] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[14]
out_pld_test_data[15] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[15]
out_pld_test_data[16] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[16]
out_pld_test_data[17] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[17]
out_pld_test_data[18] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[18]
out_pld_test_data[19] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[19]
out_pld_uhsif_lock <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_uhsif_lock
out_pld_uhsif_tx_clk_out <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_uhsif_tx_clk_out
avmm_clk[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_clk[0]
avmm_reset[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_reset[0]
avmm_writedata[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_writedata[0]
avmm_writedata[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_writedata[1]
avmm_writedata[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_writedata[2]
avmm_writedata[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_writedata[3]
avmm_writedata[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_writedata[4]
avmm_writedata[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_writedata[5]
avmm_writedata[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_writedata[6]
avmm_writedata[7] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_writedata[7]
avmm_address[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_address[0]
avmm_address[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_address[1]
avmm_address[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_address[2]
avmm_address[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_address[3]
avmm_address[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_address[4]
avmm_address[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_address[5]
avmm_address[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_address[6]
avmm_address[7] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_address[7]
avmm_address[8] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_address[8]
avmm_write[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_write[0]
avmm_read[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_read[0]
avmm_readdata[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_readdata[0]
avmm_readdata[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_readdata[1]
avmm_readdata[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_readdata[2]
avmm_readdata[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_readdata[3]
avmm_readdata[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_readdata[4]
avmm_readdata[5] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_readdata[5]
avmm_readdata[6] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_readdata[6]
avmm_readdata[7] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_readdata[7]
avmm_waitrequest[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_waitrequest[0]
avmm_busy[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_busy[0]
hip_cal_done[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.hip_cal_done[0]
pld_cal_done[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.pld_cal_done[0]


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst
in_adapt_start => in_adapt_start.IN1
in_clk_cdr_b => in_clk_cdr_b.IN1
in_clk_cdr_t => in_clk_cdr_t.IN1
in_clk_fpll_b => in_clk_fpll_b.IN1
in_clk_fpll_t => in_clk_fpll_t.IN1
in_clk_lc_b => in_clk_lc_b.IN1
in_clk_lc_hs => in_clk_lc_hs.IN1
in_clk_lc_t => in_clk_lc_t.IN1
in_clkb_cdr_b => in_clkb_cdr_b.IN1
in_clkb_cdr_t => in_clkb_cdr_t.IN1
in_clkb_fpll_b => in_clkb_fpll_b.IN1
in_clkb_fpll_t => in_clkb_fpll_t.IN1
in_clkb_lc_b => in_clkb_lc_b.IN1
in_clkb_lc_hs => in_clkb_lc_hs.IN1
in_clkb_lc_t => in_clkb_lc_t.IN1
in_cpulse_x6_dn_bus[0] => in_cpulse_x6_dn_bus[0].IN1
in_cpulse_x6_dn_bus[1] => in_cpulse_x6_dn_bus[1].IN1
in_cpulse_x6_dn_bus[2] => in_cpulse_x6_dn_bus[2].IN1
in_cpulse_x6_dn_bus[3] => in_cpulse_x6_dn_bus[3].IN1
in_cpulse_x6_dn_bus[4] => in_cpulse_x6_dn_bus[4].IN1
in_cpulse_x6_dn_bus[5] => in_cpulse_x6_dn_bus[5].IN1
in_cpulse_x6_up_bus[0] => in_cpulse_x6_up_bus[0].IN1
in_cpulse_x6_up_bus[1] => in_cpulse_x6_up_bus[1].IN1
in_cpulse_x6_up_bus[2] => in_cpulse_x6_up_bus[2].IN1
in_cpulse_x6_up_bus[3] => in_cpulse_x6_up_bus[3].IN1
in_cpulse_x6_up_bus[4] => in_cpulse_x6_up_bus[4].IN1
in_cpulse_x6_up_bus[5] => in_cpulse_x6_up_bus[5].IN1
in_cpulse_xn_dn_bus[0] => in_cpulse_xn_dn_bus[0].IN1
in_cpulse_xn_dn_bus[1] => in_cpulse_xn_dn_bus[1].IN1
in_cpulse_xn_dn_bus[2] => in_cpulse_xn_dn_bus[2].IN1
in_cpulse_xn_dn_bus[3] => in_cpulse_xn_dn_bus[3].IN1
in_cpulse_xn_dn_bus[4] => in_cpulse_xn_dn_bus[4].IN1
in_cpulse_xn_dn_bus[5] => in_cpulse_xn_dn_bus[5].IN1
in_cpulse_xn_up_bus[0] => in_cpulse_xn_up_bus[0].IN1
in_cpulse_xn_up_bus[1] => in_cpulse_xn_up_bus[1].IN1
in_cpulse_xn_up_bus[2] => in_cpulse_xn_up_bus[2].IN1
in_cpulse_xn_up_bus[3] => in_cpulse_xn_up_bus[3].IN1
in_cpulse_xn_up_bus[4] => in_cpulse_xn_up_bus[4].IN1
in_cpulse_xn_up_bus[5] => in_cpulse_xn_up_bus[5].IN1
in_i_rxpreset[0] => in_i_rxpreset[0].IN1
in_i_rxpreset[1] => in_i_rxpreset[1].IN1
in_i_rxpreset[2] => in_i_rxpreset[2].IN1
in_pcie_sw_done_master_in[0] => in_pcie_sw_done_master_in[0].IN1
in_pcie_sw_done_master_in[1] => in_pcie_sw_done_master_in[1].IN1
in_ref_iqclk[0] => in_ref_iqclk[0].IN1
in_ref_iqclk[1] => in_ref_iqclk[1].IN1
in_ref_iqclk[2] => in_ref_iqclk[2].IN1
in_ref_iqclk[3] => in_ref_iqclk[3].IN1
in_ref_iqclk[4] => in_ref_iqclk[4].IN1
in_ref_iqclk[5] => in_ref_iqclk[5].IN1
in_ref_iqclk[6] => in_ref_iqclk[6].IN1
in_ref_iqclk[7] => in_ref_iqclk[7].IN1
in_ref_iqclk[8] => in_ref_iqclk[8].IN1
in_ref_iqclk[9] => in_ref_iqclk[9].IN1
in_ref_iqclk[10] => in_ref_iqclk[10].IN1
in_ref_iqclk[11] => in_ref_iqclk[11].IN1
in_rx_n => in_rx_n.IN1
in_rx_p => in_rx_p.IN1
out_clk_divrx_iqtxrx <= twentynm_pma_rev_20nm4:inst_twentynm_pma.out_clk_divrx_iqtxrx
out_clk_divtx_iqtxrx <= twentynm_pma_rev_20nm4:inst_twentynm_pma.out_clk_divtx_iqtxrx
out_pcie_sw_master[0] <= twentynm_pma_rev_20nm4:inst_twentynm_pma.out_pcie_sw_master
out_pcie_sw_master[1] <= twentynm_pma_rev_20nm4:inst_twentynm_pma.out_pcie_sw_master
out_tx_n <= twentynm_pma_rev_20nm4:inst_twentynm_pma.out_tx_n
out_tx_p <= twentynm_pma_rev_20nm4:inst_twentynm_pma.out_tx_p
in_bond_pcs10g_in_bot[0] => in_bond_pcs10g_in_bot[0].IN1
in_bond_pcs10g_in_bot[1] => in_bond_pcs10g_in_bot[1].IN1
in_bond_pcs10g_in_bot[2] => in_bond_pcs10g_in_bot[2].IN1
in_bond_pcs10g_in_bot[3] => in_bond_pcs10g_in_bot[3].IN1
in_bond_pcs10g_in_bot[4] => in_bond_pcs10g_in_bot[4].IN1
in_bond_pcs10g_in_top[0] => in_bond_pcs10g_in_top[0].IN1
in_bond_pcs10g_in_top[1] => in_bond_pcs10g_in_top[1].IN1
in_bond_pcs10g_in_top[2] => in_bond_pcs10g_in_top[2].IN1
in_bond_pcs10g_in_top[3] => in_bond_pcs10g_in_top[3].IN1
in_bond_pcs10g_in_top[4] => in_bond_pcs10g_in_top[4].IN1
in_bond_pcs8g_in_bot[0] => in_bond_pcs8g_in_bot[0].IN1
in_bond_pcs8g_in_bot[1] => in_bond_pcs8g_in_bot[1].IN1
in_bond_pcs8g_in_bot[2] => in_bond_pcs8g_in_bot[2].IN1
in_bond_pcs8g_in_bot[3] => in_bond_pcs8g_in_bot[3].IN1
in_bond_pcs8g_in_bot[4] => in_bond_pcs8g_in_bot[4].IN1
in_bond_pcs8g_in_bot[5] => in_bond_pcs8g_in_bot[5].IN1
in_bond_pcs8g_in_bot[6] => in_bond_pcs8g_in_bot[6].IN1
in_bond_pcs8g_in_bot[7] => in_bond_pcs8g_in_bot[7].IN1
in_bond_pcs8g_in_bot[8] => in_bond_pcs8g_in_bot[8].IN1
in_bond_pcs8g_in_bot[9] => in_bond_pcs8g_in_bot[9].IN1
in_bond_pcs8g_in_bot[10] => in_bond_pcs8g_in_bot[10].IN1
in_bond_pcs8g_in_bot[11] => in_bond_pcs8g_in_bot[11].IN1
in_bond_pcs8g_in_bot[12] => in_bond_pcs8g_in_bot[12].IN1
in_bond_pcs8g_in_top[0] => in_bond_pcs8g_in_top[0].IN1
in_bond_pcs8g_in_top[1] => in_bond_pcs8g_in_top[1].IN1
in_bond_pcs8g_in_top[2] => in_bond_pcs8g_in_top[2].IN1
in_bond_pcs8g_in_top[3] => in_bond_pcs8g_in_top[3].IN1
in_bond_pcs8g_in_top[4] => in_bond_pcs8g_in_top[4].IN1
in_bond_pcs8g_in_top[5] => in_bond_pcs8g_in_top[5].IN1
in_bond_pcs8g_in_top[6] => in_bond_pcs8g_in_top[6].IN1
in_bond_pcs8g_in_top[7] => in_bond_pcs8g_in_top[7].IN1
in_bond_pcs8g_in_top[8] => in_bond_pcs8g_in_top[8].IN1
in_bond_pcs8g_in_top[9] => in_bond_pcs8g_in_top[9].IN1
in_bond_pcs8g_in_top[10] => in_bond_pcs8g_in_top[10].IN1
in_bond_pcs8g_in_top[11] => in_bond_pcs8g_in_top[11].IN1
in_bond_pcs8g_in_top[12] => in_bond_pcs8g_in_top[12].IN1
in_bond_pmaif_in_bot[0] => in_bond_pmaif_in_bot[0].IN1
in_bond_pmaif_in_bot[1] => in_bond_pmaif_in_bot[1].IN1
in_bond_pmaif_in_bot[2] => in_bond_pmaif_in_bot[2].IN1
in_bond_pmaif_in_bot[3] => in_bond_pmaif_in_bot[3].IN1
in_bond_pmaif_in_bot[4] => in_bond_pmaif_in_bot[4].IN1
in_bond_pmaif_in_bot[5] => in_bond_pmaif_in_bot[5].IN1
in_bond_pmaif_in_bot[6] => in_bond_pmaif_in_bot[6].IN1
in_bond_pmaif_in_bot[7] => in_bond_pmaif_in_bot[7].IN1
in_bond_pmaif_in_bot[8] => in_bond_pmaif_in_bot[8].IN1
in_bond_pmaif_in_bot[9] => in_bond_pmaif_in_bot[9].IN1
in_bond_pmaif_in_bot[10] => in_bond_pmaif_in_bot[10].IN1
in_bond_pmaif_in_bot[11] => in_bond_pmaif_in_bot[11].IN1
in_bond_pmaif_in_top[0] => in_bond_pmaif_in_top[0].IN1
in_bond_pmaif_in_top[1] => in_bond_pmaif_in_top[1].IN1
in_bond_pmaif_in_top[2] => in_bond_pmaif_in_top[2].IN1
in_bond_pmaif_in_top[3] => in_bond_pmaif_in_top[3].IN1
in_bond_pmaif_in_top[4] => in_bond_pmaif_in_top[4].IN1
in_bond_pmaif_in_top[5] => in_bond_pmaif_in_top[5].IN1
in_bond_pmaif_in_top[6] => in_bond_pmaif_in_top[6].IN1
in_bond_pmaif_in_top[7] => in_bond_pmaif_in_top[7].IN1
in_bond_pmaif_in_top[8] => in_bond_pmaif_in_top[8].IN1
in_bond_pmaif_in_top[9] => in_bond_pmaif_in_top[9].IN1
in_bond_pmaif_in_top[10] => in_bond_pmaif_in_top[10].IN1
in_bond_pmaif_in_top[11] => in_bond_pmaif_in_top[11].IN1
in_hip_tx_data[0] => in_hip_tx_data[0].IN1
in_hip_tx_data[1] => in_hip_tx_data[1].IN1
in_hip_tx_data[2] => in_hip_tx_data[2].IN1
in_hip_tx_data[3] => in_hip_tx_data[3].IN1
in_hip_tx_data[4] => in_hip_tx_data[4].IN1
in_hip_tx_data[5] => in_hip_tx_data[5].IN1
in_hip_tx_data[6] => in_hip_tx_data[6].IN1
in_hip_tx_data[7] => in_hip_tx_data[7].IN1
in_hip_tx_data[8] => in_hip_tx_data[8].IN1
in_hip_tx_data[9] => in_hip_tx_data[9].IN1
in_hip_tx_data[10] => in_hip_tx_data[10].IN1
in_hip_tx_data[11] => in_hip_tx_data[11].IN1
in_hip_tx_data[12] => in_hip_tx_data[12].IN1
in_hip_tx_data[13] => in_hip_tx_data[13].IN1
in_hip_tx_data[14] => in_hip_tx_data[14].IN1
in_hip_tx_data[15] => in_hip_tx_data[15].IN1
in_hip_tx_data[16] => in_hip_tx_data[16].IN1
in_hip_tx_data[17] => in_hip_tx_data[17].IN1
in_hip_tx_data[18] => in_hip_tx_data[18].IN1
in_hip_tx_data[19] => in_hip_tx_data[19].IN1
in_hip_tx_data[20] => in_hip_tx_data[20].IN1
in_hip_tx_data[21] => in_hip_tx_data[21].IN1
in_hip_tx_data[22] => in_hip_tx_data[22].IN1
in_hip_tx_data[23] => in_hip_tx_data[23].IN1
in_hip_tx_data[24] => in_hip_tx_data[24].IN1
in_hip_tx_data[25] => in_hip_tx_data[25].IN1
in_hip_tx_data[26] => in_hip_tx_data[26].IN1
in_hip_tx_data[27] => in_hip_tx_data[27].IN1
in_hip_tx_data[28] => in_hip_tx_data[28].IN1
in_hip_tx_data[29] => in_hip_tx_data[29].IN1
in_hip_tx_data[30] => in_hip_tx_data[30].IN1
in_hip_tx_data[31] => in_hip_tx_data[31].IN1
in_hip_tx_data[32] => in_hip_tx_data[32].IN1
in_hip_tx_data[33] => in_hip_tx_data[33].IN1
in_hip_tx_data[34] => in_hip_tx_data[34].IN1
in_hip_tx_data[35] => in_hip_tx_data[35].IN1
in_hip_tx_data[36] => in_hip_tx_data[36].IN1
in_hip_tx_data[37] => in_hip_tx_data[37].IN1
in_hip_tx_data[38] => in_hip_tx_data[38].IN1
in_hip_tx_data[39] => in_hip_tx_data[39].IN1
in_hip_tx_data[40] => in_hip_tx_data[40].IN1
in_hip_tx_data[41] => in_hip_tx_data[41].IN1
in_hip_tx_data[42] => in_hip_tx_data[42].IN1
in_hip_tx_data[43] => in_hip_tx_data[43].IN1
in_hip_tx_data[44] => in_hip_tx_data[44].IN1
in_hip_tx_data[45] => in_hip_tx_data[45].IN1
in_hip_tx_data[46] => in_hip_tx_data[46].IN1
in_hip_tx_data[47] => in_hip_tx_data[47].IN1
in_hip_tx_data[48] => in_hip_tx_data[48].IN1
in_hip_tx_data[49] => in_hip_tx_data[49].IN1
in_hip_tx_data[50] => in_hip_tx_data[50].IN1
in_hip_tx_data[51] => in_hip_tx_data[51].IN1
in_hip_tx_data[52] => in_hip_tx_data[52].IN1
in_hip_tx_data[53] => in_hip_tx_data[53].IN1
in_hip_tx_data[54] => in_hip_tx_data[54].IN1
in_hip_tx_data[55] => in_hip_tx_data[55].IN1
in_hip_tx_data[56] => in_hip_tx_data[56].IN1
in_hip_tx_data[57] => in_hip_tx_data[57].IN1
in_hip_tx_data[58] => in_hip_tx_data[58].IN1
in_hip_tx_data[59] => in_hip_tx_data[59].IN1
in_hip_tx_data[60] => in_hip_tx_data[60].IN1
in_hip_tx_data[61] => in_hip_tx_data[61].IN1
in_hip_tx_data[62] => in_hip_tx_data[62].IN1
in_hip_tx_data[63] => in_hip_tx_data[63].IN1
in_pld_10g_krfec_rx_clr_errblk_cnt => in_pld_10g_krfec_rx_clr_errblk_cnt.IN1
in_pld_10g_krfec_rx_pld_rst_n => in_pld_10g_krfec_rx_pld_rst_n.IN1
in_pld_10g_krfec_tx_pld_rst_n => in_pld_10g_krfec_tx_pld_rst_n.IN1
in_pld_10g_rx_align_clr => in_pld_10g_rx_align_clr.IN1
in_pld_10g_rx_clr_ber_count => in_pld_10g_rx_clr_ber_count.IN1
in_pld_10g_rx_rd_en => in_pld_10g_rx_rd_en.IN1
in_pld_10g_tx_bitslip[0] => in_pld_10g_tx_bitslip[0].IN1
in_pld_10g_tx_bitslip[1] => in_pld_10g_tx_bitslip[1].IN1
in_pld_10g_tx_bitslip[2] => in_pld_10g_tx_bitslip[2].IN1
in_pld_10g_tx_bitslip[3] => in_pld_10g_tx_bitslip[3].IN1
in_pld_10g_tx_bitslip[4] => in_pld_10g_tx_bitslip[4].IN1
in_pld_10g_tx_bitslip[5] => in_pld_10g_tx_bitslip[5].IN1
in_pld_10g_tx_bitslip[6] => in_pld_10g_tx_bitslip[6].IN1
in_pld_10g_tx_burst_en => in_pld_10g_tx_burst_en.IN1
in_pld_10g_tx_data_valid => in_pld_10g_tx_data_valid.IN1
in_pld_10g_tx_diag_status[0] => in_pld_10g_tx_diag_status[0].IN1
in_pld_10g_tx_diag_status[1] => in_pld_10g_tx_diag_status[1].IN1
in_pld_10g_tx_wordslip => in_pld_10g_tx_wordslip.IN1
in_pld_8g_a1a2_size => in_pld_8g_a1a2_size.IN1
in_pld_8g_bitloc_rev_en => in_pld_8g_bitloc_rev_en.IN1
in_pld_8g_byte_rev_en => in_pld_8g_byte_rev_en.IN1
in_pld_8g_eidleinfersel[0] => in_pld_8g_eidleinfersel[0].IN1
in_pld_8g_eidleinfersel[1] => in_pld_8g_eidleinfersel[1].IN1
in_pld_8g_eidleinfersel[2] => in_pld_8g_eidleinfersel[2].IN1
in_pld_8g_encdt => in_pld_8g_encdt.IN1
in_pld_8g_g3_rx_pld_rst_n => in_pld_8g_g3_rx_pld_rst_n.IN1
in_pld_8g_g3_tx_pld_rst_n => in_pld_8g_g3_tx_pld_rst_n.IN1
in_pld_8g_rddisable_tx => in_pld_8g_rddisable_tx.IN1
in_pld_8g_rdenable_rx => in_pld_8g_rdenable_rx.IN1
in_pld_8g_refclk_dig2 => in_pld_8g_refclk_dig2.IN1
in_pld_8g_rxpolarity => in_pld_8g_rxpolarity.IN1
in_pld_8g_tx_boundary_sel[0] => in_pld_8g_tx_boundary_sel[0].IN1
in_pld_8g_tx_boundary_sel[1] => in_pld_8g_tx_boundary_sel[1].IN1
in_pld_8g_tx_boundary_sel[2] => in_pld_8g_tx_boundary_sel[2].IN1
in_pld_8g_tx_boundary_sel[3] => in_pld_8g_tx_boundary_sel[3].IN1
in_pld_8g_tx_boundary_sel[4] => in_pld_8g_tx_boundary_sel[4].IN1
in_pld_8g_wrdisable_rx => in_pld_8g_wrdisable_rx.IN1
in_pld_8g_wrenable_tx => in_pld_8g_wrenable_tx.IN1
in_pld_atpg_los_en_n => in_pld_atpg_los_en_n.IN1
in_pld_bitslip => in_pld_bitslip.IN1
in_pld_g3_current_coeff[0] => in_pld_g3_current_coeff[0].IN1
in_pld_g3_current_coeff[1] => in_pld_g3_current_coeff[1].IN1
in_pld_g3_current_coeff[2] => in_pld_g3_current_coeff[2].IN1
in_pld_g3_current_coeff[3] => in_pld_g3_current_coeff[3].IN1
in_pld_g3_current_coeff[4] => in_pld_g3_current_coeff[4].IN1
in_pld_g3_current_coeff[5] => in_pld_g3_current_coeff[5].IN1
in_pld_g3_current_coeff[6] => in_pld_g3_current_coeff[6].IN1
in_pld_g3_current_coeff[7] => in_pld_g3_current_coeff[7].IN1
in_pld_g3_current_coeff[8] => in_pld_g3_current_coeff[8].IN1
in_pld_g3_current_coeff[9] => in_pld_g3_current_coeff[9].IN1
in_pld_g3_current_coeff[10] => in_pld_g3_current_coeff[10].IN1
in_pld_g3_current_coeff[11] => in_pld_g3_current_coeff[11].IN1
in_pld_g3_current_coeff[12] => in_pld_g3_current_coeff[12].IN1
in_pld_g3_current_coeff[13] => in_pld_g3_current_coeff[13].IN1
in_pld_g3_current_coeff[14] => in_pld_g3_current_coeff[14].IN1
in_pld_g3_current_coeff[15] => in_pld_g3_current_coeff[15].IN1
in_pld_g3_current_coeff[16] => in_pld_g3_current_coeff[16].IN1
in_pld_g3_current_coeff[17] => in_pld_g3_current_coeff[17].IN1
in_pld_g3_current_rxpreset[0] => in_pld_g3_current_rxpreset[0].IN1
in_pld_g3_current_rxpreset[1] => in_pld_g3_current_rxpreset[1].IN1
in_pld_g3_current_rxpreset[2] => in_pld_g3_current_rxpreset[2].IN1
in_pld_ltr => in_pld_ltr.IN1
in_pld_mem_krfec_atpg_rst_n => in_pld_mem_krfec_atpg_rst_n.IN1
in_pld_partial_reconfig => in_pld_partial_reconfig.IN1
in_pld_pcs_refclk_dig => in_pld_pcs_refclk_dig.IN1
in_pld_pma_adapt_start => in_pld_pma_adapt_start.IN1
in_pld_pma_early_eios => in_pld_pma_early_eios.IN1
in_pld_pma_eye_monitor[0] => in_pld_pma_eye_monitor[0].IN1
in_pld_pma_eye_monitor[1] => in_pld_pma_eye_monitor[1].IN1
in_pld_pma_eye_monitor[2] => in_pld_pma_eye_monitor[2].IN1
in_pld_pma_eye_monitor[3] => in_pld_pma_eye_monitor[3].IN1
in_pld_pma_eye_monitor[4] => in_pld_pma_eye_monitor[4].IN1
in_pld_pma_eye_monitor[5] => in_pld_pma_eye_monitor[5].IN1
in_pld_pma_ltd_b => in_pld_pma_ltd_b.IN1
in_pld_pma_pcie_switch[0] => in_pld_pma_pcie_switch[0].IN1
in_pld_pma_pcie_switch[1] => in_pld_pma_pcie_switch[1].IN1
in_pld_pma_ppm_lock => in_pld_pma_ppm_lock.IN1
in_pld_pma_reserved_out[0] => in_pld_pma_reserved_out[0].IN1
in_pld_pma_reserved_out[1] => in_pld_pma_reserved_out[1].IN1
in_pld_pma_reserved_out[2] => in_pld_pma_reserved_out[2].IN1
in_pld_pma_reserved_out[3] => in_pld_pma_reserved_out[3].IN1
in_pld_pma_reserved_out[4] => in_pld_pma_reserved_out[4].IN1
in_pld_pma_rs_lpbk_b => in_pld_pma_rs_lpbk_b.IN1
in_pld_pma_rx_qpi_pullup => in_pld_pma_rx_qpi_pullup.IN1
in_pld_pma_rxpma_rstb => in_pld_pma_rxpma_rstb.IN1
in_pld_pma_tx_bitslip => in_pld_pma_tx_bitslip.IN1
in_pld_pma_tx_bonding_rstb => in_pld_pma_tx_bonding_rstb.IN1
in_pld_pma_tx_qpi_pulldn => in_pld_pma_tx_qpi_pulldn.IN1
in_pld_pma_tx_qpi_pullup => in_pld_pma_tx_qpi_pullup.IN1
in_pld_pma_txdetectrx => in_pld_pma_txdetectrx.IN1
in_pld_pma_txpma_rstb => in_pld_pma_txpma_rstb.IN1
in_pld_pmaif_rx_pld_rst_n => in_pld_pmaif_rx_pld_rst_n.IN1
in_pld_pmaif_rxclkslip => in_pld_pmaif_rxclkslip.IN1
in_pld_pmaif_tx_pld_rst_n => in_pld_pmaif_tx_pld_rst_n.IN1
in_pld_polinv_rx => in_pld_polinv_rx.IN1
in_pld_polinv_tx => in_pld_polinv_tx.IN1
in_pld_rate[0] => in_pld_rate[0].IN1
in_pld_rate[1] => in_pld_rate[1].IN1
in_pld_reserved_in[0] => in_pld_reserved_in[0].IN1
in_pld_reserved_in[1] => in_pld_reserved_in[1].IN1
in_pld_reserved_in[2] => in_pld_reserved_in[2].IN1
in_pld_reserved_in[3] => in_pld_reserved_in[3].IN1
in_pld_reserved_in[4] => in_pld_reserved_in[4].IN1
in_pld_reserved_in[5] => in_pld_reserved_in[5].IN1
in_pld_reserved_in[6] => in_pld_reserved_in[6].IN1
in_pld_reserved_in[7] => in_pld_reserved_in[7].IN1
in_pld_reserved_in[8] => in_pld_reserved_in[8].IN1
in_pld_reserved_in[9] => in_pld_reserved_in[9].IN1
in_pld_rx_clk => in_pld_rx_clk.IN1
in_pld_rx_prbs_err_clr => in_pld_rx_prbs_err_clr.IN1
in_pld_syncsm_en => in_pld_syncsm_en.IN1
in_pld_tx_clk => in_pld_tx_clk.IN1
in_pld_tx_control[0] => in_pld_tx_control[0].IN1
in_pld_tx_control[1] => in_pld_tx_control[1].IN1
in_pld_tx_control[2] => in_pld_tx_control[2].IN1
in_pld_tx_control[3] => in_pld_tx_control[3].IN1
in_pld_tx_control[4] => in_pld_tx_control[4].IN1
in_pld_tx_control[5] => in_pld_tx_control[5].IN1
in_pld_tx_control[6] => in_pld_tx_control[6].IN1
in_pld_tx_control[7] => in_pld_tx_control[7].IN1
in_pld_tx_control[8] => in_pld_tx_control[8].IN1
in_pld_tx_control[9] => in_pld_tx_control[9].IN1
in_pld_tx_control[10] => in_pld_tx_control[10].IN1
in_pld_tx_control[11] => in_pld_tx_control[11].IN1
in_pld_tx_control[12] => in_pld_tx_control[12].IN1
in_pld_tx_control[13] => in_pld_tx_control[13].IN1
in_pld_tx_control[14] => in_pld_tx_control[14].IN1
in_pld_tx_control[15] => in_pld_tx_control[15].IN1
in_pld_tx_control[16] => in_pld_tx_control[16].IN1
in_pld_tx_control[17] => in_pld_tx_control[17].IN1
in_pld_tx_data[0] => in_pld_tx_data[0].IN1
in_pld_tx_data[1] => in_pld_tx_data[1].IN1
in_pld_tx_data[2] => in_pld_tx_data[2].IN1
in_pld_tx_data[3] => in_pld_tx_data[3].IN1
in_pld_tx_data[4] => in_pld_tx_data[4].IN1
in_pld_tx_data[5] => in_pld_tx_data[5].IN1
in_pld_tx_data[6] => in_pld_tx_data[6].IN1
in_pld_tx_data[7] => in_pld_tx_data[7].IN1
in_pld_tx_data[8] => in_pld_tx_data[8].IN1
in_pld_tx_data[9] => in_pld_tx_data[9].IN1
in_pld_tx_data[10] => in_pld_tx_data[10].IN1
in_pld_tx_data[11] => in_pld_tx_data[11].IN1
in_pld_tx_data[12] => in_pld_tx_data[12].IN1
in_pld_tx_data[13] => in_pld_tx_data[13].IN1
in_pld_tx_data[14] => in_pld_tx_data[14].IN1
in_pld_tx_data[15] => in_pld_tx_data[15].IN1
in_pld_tx_data[16] => in_pld_tx_data[16].IN1
in_pld_tx_data[17] => in_pld_tx_data[17].IN1
in_pld_tx_data[18] => in_pld_tx_data[18].IN1
in_pld_tx_data[19] => in_pld_tx_data[19].IN1
in_pld_tx_data[20] => in_pld_tx_data[20].IN1
in_pld_tx_data[21] => in_pld_tx_data[21].IN1
in_pld_tx_data[22] => in_pld_tx_data[22].IN1
in_pld_tx_data[23] => in_pld_tx_data[23].IN1
in_pld_tx_data[24] => in_pld_tx_data[24].IN1
in_pld_tx_data[25] => in_pld_tx_data[25].IN1
in_pld_tx_data[26] => in_pld_tx_data[26].IN1
in_pld_tx_data[27] => in_pld_tx_data[27].IN1
in_pld_tx_data[28] => in_pld_tx_data[28].IN1
in_pld_tx_data[29] => in_pld_tx_data[29].IN1
in_pld_tx_data[30] => in_pld_tx_data[30].IN1
in_pld_tx_data[31] => in_pld_tx_data[31].IN1
in_pld_tx_data[32] => in_pld_tx_data[32].IN1
in_pld_tx_data[33] => in_pld_tx_data[33].IN1
in_pld_tx_data[34] => in_pld_tx_data[34].IN1
in_pld_tx_data[35] => in_pld_tx_data[35].IN1
in_pld_tx_data[36] => in_pld_tx_data[36].IN1
in_pld_tx_data[37] => in_pld_tx_data[37].IN1
in_pld_tx_data[38] => in_pld_tx_data[38].IN1
in_pld_tx_data[39] => in_pld_tx_data[39].IN1
in_pld_tx_data[40] => in_pld_tx_data[40].IN1
in_pld_tx_data[41] => in_pld_tx_data[41].IN1
in_pld_tx_data[42] => in_pld_tx_data[42].IN1
in_pld_tx_data[43] => in_pld_tx_data[43].IN1
in_pld_tx_data[44] => in_pld_tx_data[44].IN1
in_pld_tx_data[45] => in_pld_tx_data[45].IN1
in_pld_tx_data[46] => in_pld_tx_data[46].IN1
in_pld_tx_data[47] => in_pld_tx_data[47].IN1
in_pld_tx_data[48] => in_pld_tx_data[48].IN1
in_pld_tx_data[49] => in_pld_tx_data[49].IN1
in_pld_tx_data[50] => in_pld_tx_data[50].IN1
in_pld_tx_data[51] => in_pld_tx_data[51].IN1
in_pld_tx_data[52] => in_pld_tx_data[52].IN1
in_pld_tx_data[53] => in_pld_tx_data[53].IN1
in_pld_tx_data[54] => in_pld_tx_data[54].IN1
in_pld_tx_data[55] => in_pld_tx_data[55].IN1
in_pld_tx_data[56] => in_pld_tx_data[56].IN1
in_pld_tx_data[57] => in_pld_tx_data[57].IN1
in_pld_tx_data[58] => in_pld_tx_data[58].IN1
in_pld_tx_data[59] => in_pld_tx_data[59].IN1
in_pld_tx_data[60] => in_pld_tx_data[60].IN1
in_pld_tx_data[61] => in_pld_tx_data[61].IN1
in_pld_tx_data[62] => in_pld_tx_data[62].IN1
in_pld_tx_data[63] => in_pld_tx_data[63].IN1
in_pld_tx_data[64] => in_pld_tx_data[64].IN1
in_pld_tx_data[65] => in_pld_tx_data[65].IN1
in_pld_tx_data[66] => in_pld_tx_data[66].IN1
in_pld_tx_data[67] => in_pld_tx_data[67].IN1
in_pld_tx_data[68] => in_pld_tx_data[68].IN1
in_pld_tx_data[69] => in_pld_tx_data[69].IN1
in_pld_tx_data[70] => in_pld_tx_data[70].IN1
in_pld_tx_data[71] => in_pld_tx_data[71].IN1
in_pld_tx_data[72] => in_pld_tx_data[72].IN1
in_pld_tx_data[73] => in_pld_tx_data[73].IN1
in_pld_tx_data[74] => in_pld_tx_data[74].IN1
in_pld_tx_data[75] => in_pld_tx_data[75].IN1
in_pld_tx_data[76] => in_pld_tx_data[76].IN1
in_pld_tx_data[77] => in_pld_tx_data[77].IN1
in_pld_tx_data[78] => in_pld_tx_data[78].IN1
in_pld_tx_data[79] => in_pld_tx_data[79].IN1
in_pld_tx_data[80] => in_pld_tx_data[80].IN1
in_pld_tx_data[81] => in_pld_tx_data[81].IN1
in_pld_tx_data[82] => in_pld_tx_data[82].IN1
in_pld_tx_data[83] => in_pld_tx_data[83].IN1
in_pld_tx_data[84] => in_pld_tx_data[84].IN1
in_pld_tx_data[85] => in_pld_tx_data[85].IN1
in_pld_tx_data[86] => in_pld_tx_data[86].IN1
in_pld_tx_data[87] => in_pld_tx_data[87].IN1
in_pld_tx_data[88] => in_pld_tx_data[88].IN1
in_pld_tx_data[89] => in_pld_tx_data[89].IN1
in_pld_tx_data[90] => in_pld_tx_data[90].IN1
in_pld_tx_data[91] => in_pld_tx_data[91].IN1
in_pld_tx_data[92] => in_pld_tx_data[92].IN1
in_pld_tx_data[93] => in_pld_tx_data[93].IN1
in_pld_tx_data[94] => in_pld_tx_data[94].IN1
in_pld_tx_data[95] => in_pld_tx_data[95].IN1
in_pld_tx_data[96] => in_pld_tx_data[96].IN1
in_pld_tx_data[97] => in_pld_tx_data[97].IN1
in_pld_tx_data[98] => in_pld_tx_data[98].IN1
in_pld_tx_data[99] => in_pld_tx_data[99].IN1
in_pld_tx_data[100] => in_pld_tx_data[100].IN1
in_pld_tx_data[101] => in_pld_tx_data[101].IN1
in_pld_tx_data[102] => in_pld_tx_data[102].IN1
in_pld_tx_data[103] => in_pld_tx_data[103].IN1
in_pld_tx_data[104] => in_pld_tx_data[104].IN1
in_pld_tx_data[105] => in_pld_tx_data[105].IN1
in_pld_tx_data[106] => in_pld_tx_data[106].IN1
in_pld_tx_data[107] => in_pld_tx_data[107].IN1
in_pld_tx_data[108] => in_pld_tx_data[108].IN1
in_pld_tx_data[109] => in_pld_tx_data[109].IN1
in_pld_tx_data[110] => in_pld_tx_data[110].IN1
in_pld_tx_data[111] => in_pld_tx_data[111].IN1
in_pld_tx_data[112] => in_pld_tx_data[112].IN1
in_pld_tx_data[113] => in_pld_tx_data[113].IN1
in_pld_tx_data[114] => in_pld_tx_data[114].IN1
in_pld_tx_data[115] => in_pld_tx_data[115].IN1
in_pld_tx_data[116] => in_pld_tx_data[116].IN1
in_pld_tx_data[117] => in_pld_tx_data[117].IN1
in_pld_tx_data[118] => in_pld_tx_data[118].IN1
in_pld_tx_data[119] => in_pld_tx_data[119].IN1
in_pld_tx_data[120] => in_pld_tx_data[120].IN1
in_pld_tx_data[121] => in_pld_tx_data[121].IN1
in_pld_tx_data[122] => in_pld_tx_data[122].IN1
in_pld_tx_data[123] => in_pld_tx_data[123].IN1
in_pld_tx_data[124] => in_pld_tx_data[124].IN1
in_pld_tx_data[125] => in_pld_tx_data[125].IN1
in_pld_tx_data[126] => in_pld_tx_data[126].IN1
in_pld_tx_data[127] => in_pld_tx_data[127].IN1
in_pld_txelecidle => in_pld_txelecidle.IN1
in_pld_uhsif_tx_clk => in_pld_uhsif_tx_clk.IN1
in_pma_hclk => in_pma_hclk.IN1
out_bond_pcs10g_out_bot[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs10g_out_bot
out_bond_pcs10g_out_bot[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs10g_out_bot
out_bond_pcs10g_out_bot[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs10g_out_bot
out_bond_pcs10g_out_bot[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs10g_out_bot
out_bond_pcs10g_out_bot[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs10g_out_bot
out_bond_pcs10g_out_top[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs10g_out_top
out_bond_pcs10g_out_top[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs10g_out_top
out_bond_pcs10g_out_top[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs10g_out_top
out_bond_pcs10g_out_top[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs10g_out_top
out_bond_pcs10g_out_top[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs10g_out_top
out_bond_pcs8g_out_bot[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[5] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[6] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[7] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[8] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[9] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[10] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[11] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[12] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_top[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[5] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[6] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[7] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[8] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[9] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[10] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[11] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[12] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pmaif_out_bot[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[5] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[6] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[7] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[8] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[9] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[10] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[11] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_top[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[5] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[6] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[7] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[8] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[9] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[10] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[11] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_top
out_hip_clk_out[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_clk_out
out_hip_clk_out[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_clk_out
out_hip_clk_out[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_clk_out
out_hip_ctrl_out[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_ctrl_out
out_hip_ctrl_out[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_ctrl_out
out_hip_ctrl_out[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_ctrl_out
out_hip_ctrl_out[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_ctrl_out
out_hip_ctrl_out[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_ctrl_out
out_hip_ctrl_out[5] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_ctrl_out
out_hip_ctrl_out[6] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_ctrl_out
out_hip_ctrl_out[7] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_ctrl_out
out_hip_npor <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_npor
out_hip_rx_data[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[5] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[6] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[7] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[8] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[9] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[10] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[11] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[12] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[13] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[14] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[15] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[16] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[17] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[18] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[19] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[20] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[21] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[22] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[23] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[24] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[25] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[26] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[27] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[28] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[29] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[30] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[31] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[32] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[33] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[34] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[35] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[36] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[37] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[38] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[39] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[40] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[41] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[42] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[43] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[44] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[45] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[46] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[47] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[48] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[49] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[50] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_pld_10g_krfec_rx_blk_lock <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_krfec_rx_blk_lock
out_pld_10g_krfec_rx_diag_data_status[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_krfec_rx_diag_data_status
out_pld_10g_krfec_rx_diag_data_status[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_krfec_rx_diag_data_status
out_pld_10g_krfec_rx_frame <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_krfec_rx_frame
out_pld_10g_krfec_tx_frame <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_krfec_tx_frame
out_pld_10g_rx_align_val <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_align_val
out_pld_10g_rx_crc32_err <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_crc32_err
out_pld_10g_rx_data_valid <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_data_valid
out_pld_10g_rx_empty <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_empty
out_pld_10g_rx_fifo_del <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_fifo_del
out_pld_10g_rx_fifo_insert <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_fifo_insert
out_pld_10g_rx_fifo_num[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_fifo_num
out_pld_10g_rx_fifo_num[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_fifo_num
out_pld_10g_rx_fifo_num[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_fifo_num
out_pld_10g_rx_fifo_num[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_fifo_num
out_pld_10g_rx_fifo_num[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_fifo_num
out_pld_10g_rx_frame_lock <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_frame_lock
out_pld_10g_rx_hi_ber <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_hi_ber
out_pld_10g_rx_oflw_err <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_oflw_err
out_pld_10g_rx_pempty <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_pempty
out_pld_10g_rx_pfull <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_pfull
out_pld_10g_tx_burst_en_exe <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_tx_burst_en_exe
out_pld_10g_tx_empty <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_tx_empty
out_pld_10g_tx_fifo_num[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_tx_fifo_num
out_pld_10g_tx_fifo_num[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_tx_fifo_num
out_pld_10g_tx_fifo_num[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_tx_fifo_num
out_pld_10g_tx_fifo_num[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_tx_fifo_num
out_pld_10g_tx_full <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_tx_full
out_pld_10g_tx_pempty <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_tx_pempty
out_pld_10g_tx_pfull <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_tx_pfull
out_pld_10g_tx_wordslip_exe <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_tx_wordslip_exe
out_pld_8g_a1a2_k1k2_flag[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_a1a2_k1k2_flag
out_pld_8g_a1a2_k1k2_flag[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_a1a2_k1k2_flag
out_pld_8g_a1a2_k1k2_flag[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_a1a2_k1k2_flag
out_pld_8g_a1a2_k1k2_flag[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_a1a2_k1k2_flag
out_pld_8g_empty_rmf <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_empty_rmf
out_pld_8g_empty_rx <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_empty_rx
out_pld_8g_empty_tx <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_empty_tx
out_pld_8g_full_rmf <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_full_rmf
out_pld_8g_full_rx <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_full_rx
out_pld_8g_full_tx <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_full_tx
out_pld_8g_rxelecidle <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_rxelecidle
out_pld_8g_signal_detect_out <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_signal_detect_out
out_pld_8g_wa_boundary[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_wa_boundary
out_pld_8g_wa_boundary[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_wa_boundary
out_pld_8g_wa_boundary[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_wa_boundary
out_pld_8g_wa_boundary[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_wa_boundary
out_pld_8g_wa_boundary[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_wa_boundary
out_pld_krfec_tx_alignment <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_krfec_tx_alignment
out_pld_pcs_rx_clk_out <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pcs_rx_clk_out
out_pld_pcs_tx_clk_out <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pcs_tx_clk_out
out_pld_pma_adapt_done <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_adapt_done
out_pld_pma_clkdiv_rx_user <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_clkdiv_rx_user
out_pld_pma_clkdiv_tx_user <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_clkdiv_tx_user
out_pld_pma_clklow <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_clklow
out_pld_pma_fref <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_fref
out_pld_pma_hclk <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_hclk
out_pld_pma_pcie_sw_done[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_pcie_sw_done
out_pld_pma_pcie_sw_done[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_pcie_sw_done
out_pld_pma_pfdmode_lock <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_pfdmode_lock
out_pld_pma_rx_clk_out <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_rx_clk_out
out_pld_pma_rx_detect_valid <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_rx_detect_valid
out_pld_pma_rx_found <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_rx_found
out_pld_pma_rxpll_lock <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_rxpll_lock
out_pld_pma_signal_ok <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_signal_ok
out_pld_pma_testbus[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_testbus
out_pld_pma_testbus[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_testbus
out_pld_pma_testbus[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_testbus
out_pld_pma_testbus[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_testbus
out_pld_pma_testbus[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_testbus
out_pld_pma_testbus[5] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_testbus
out_pld_pma_testbus[6] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_testbus
out_pld_pma_testbus[7] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_testbus
out_pld_pma_tx_clk_out <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_tx_clk_out
out_pld_pmaif_mask_tx_pll <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pmaif_mask_tx_pll
out_pld_reserved_out[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[5] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[6] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[7] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[8] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[9] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_reserved_out
out_pld_rx_control[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[5] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[6] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[7] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[8] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[9] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[10] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[11] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[12] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[13] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[14] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[15] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[16] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[17] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[18] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[19] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_data[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[5] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[6] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[7] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[8] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[9] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[10] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[11] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[12] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[13] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[14] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[15] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[16] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[17] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[18] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[19] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[20] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[21] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[22] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[23] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[24] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[25] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[26] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[27] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[28] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[29] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[30] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[31] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[32] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[33] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[34] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[35] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[36] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[37] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[38] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[39] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[40] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[41] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[42] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[43] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[44] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[45] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[46] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[47] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[48] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[49] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[50] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[51] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[52] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[53] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[54] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[55] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[56] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[57] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[58] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[59] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[60] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[61] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[62] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[63] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[64] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[65] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[66] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[67] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[68] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[69] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[70] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[71] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[72] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[73] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[74] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[75] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[76] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[77] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[78] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[79] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[80] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[81] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[82] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[83] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[84] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[85] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[86] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[87] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[88] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[89] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[90] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[91] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[92] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[93] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[94] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[95] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[96] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[97] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[98] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[99] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[100] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[101] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[102] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[103] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[104] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[105] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[106] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[107] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[108] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[109] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[110] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[111] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[112] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[113] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[114] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[115] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[116] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[117] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[118] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[119] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[120] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[121] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[122] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[123] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[124] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[125] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[126] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[127] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_prbs_done <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_prbs_done
out_pld_rx_prbs_err <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_prbs_err
out_pld_test_data[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[5] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[6] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[7] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[8] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[9] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[10] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[11] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[12] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[13] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[14] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[15] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[16] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[17] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[18] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[19] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_uhsif_lock <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_uhsif_lock
out_pld_uhsif_tx_clk_out <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_uhsif_tx_clk_out
avmm_clk[0] => avmm_clk[0].IN1
avmm_reset[0] => avmm_reset[0].IN1
avmm_writedata[0] => avmm_writedata[0].IN1
avmm_writedata[1] => avmm_writedata[1].IN1
avmm_writedata[2] => avmm_writedata[2].IN1
avmm_writedata[3] => avmm_writedata[3].IN1
avmm_writedata[4] => avmm_writedata[4].IN1
avmm_writedata[5] => avmm_writedata[5].IN1
avmm_writedata[6] => avmm_writedata[6].IN1
avmm_writedata[7] => avmm_writedata[7].IN1
avmm_address[0] => avmm_address[0].IN1
avmm_address[1] => avmm_address[1].IN1
avmm_address[2] => avmm_address[2].IN1
avmm_address[3] => avmm_address[3].IN1
avmm_address[4] => avmm_address[4].IN1
avmm_address[5] => avmm_address[5].IN1
avmm_address[6] => avmm_address[6].IN1
avmm_address[7] => avmm_address[7].IN1
avmm_address[8] => avmm_address[8].IN1
avmm_write[0] => avmm_write[0].IN1
avmm_read[0] => avmm_read[0].IN1
avmm_readdata[0] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_readdata
avmm_readdata[1] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_readdata
avmm_readdata[2] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_readdata
avmm_readdata[3] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_readdata
avmm_readdata[4] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_readdata
avmm_readdata[5] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_readdata
avmm_readdata[6] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_readdata
avmm_readdata[7] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_readdata
avmm_waitrequest[0] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_waitrequest
avmm_busy[0] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_busy
hip_cal_done[0] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.hip_cal_done
pld_cal_done[0] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.pld_cal_done


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pma_rev_20nm4:inst_twentynm_pma
in_adapt_start => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_ADAPT_START
in_avmmaddress[0] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMADDRESS
in_avmmaddress[1] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMADDRESS1
in_avmmaddress[2] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMADDRESS2
in_avmmaddress[3] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMADDRESS3
in_avmmaddress[4] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMADDRESS4
in_avmmaddress[5] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMADDRESS5
in_avmmaddress[6] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMADDRESS6
in_avmmaddress[7] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMADDRESS7
in_avmmaddress[8] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMADDRESS8
in_avmmclk => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMCLK
in_avmmread => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMREAD
in_avmmrstn => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMRSTN
in_avmmwrite => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMWRITE
in_avmmwritedata[0] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMWRITEDATA
in_avmmwritedata[1] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMWRITEDATA1
in_avmmwritedata[2] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMWRITEDATA2
in_avmmwritedata[3] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMWRITEDATA3
in_avmmwritedata[4] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMWRITEDATA4
in_avmmwritedata[5] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMWRITEDATA5
in_avmmwritedata[6] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMWRITEDATA6
in_avmmwritedata[7] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMWRITEDATA7
in_clk_cdr_b => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLK_CDR_B
in_clk_cdr_t => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLK_CDR_T
in_clk_fpll_b => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLK_FPLL_B
in_clk_fpll_t => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLK_FPLL_T
in_clk_lc_b => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLK_LC_B
in_clk_lc_hs => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLK_LC_HS
in_clk_lc_t => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLK_LC_T
in_clkb_cdr_b => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLKB_CDR_B
in_clkb_cdr_t => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLKB_CDR_T
in_clkb_fpll_b => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLKB_FPLL_B
in_clkb_fpll_t => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLKB_FPLL_T
in_clkb_lc_b => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLKB_LC_B
in_clkb_lc_hs => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLKB_LC_HS
in_clkb_lc_t => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLKB_LC_T
in_core_refclk_in => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCAN_CLK
in_core_refclk_in => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_CORE_REFCLK
in_cpulse_x6_dn_bus[0] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_X6_DN_BUS
in_cpulse_x6_dn_bus[1] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_X6_DN_BUS1
in_cpulse_x6_dn_bus[2] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_X6_DN_BUS2
in_cpulse_x6_dn_bus[3] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_X6_DN_BUS3
in_cpulse_x6_dn_bus[4] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_X6_DN_BUS4
in_cpulse_x6_dn_bus[5] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_X6_DN_BUS5
in_cpulse_x6_up_bus[0] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_X6_UP_BUS
in_cpulse_x6_up_bus[1] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_X6_UP_BUS1
in_cpulse_x6_up_bus[2] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_X6_UP_BUS2
in_cpulse_x6_up_bus[3] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_X6_UP_BUS3
in_cpulse_x6_up_bus[4] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_X6_UP_BUS4
in_cpulse_x6_up_bus[5] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_X6_UP_BUS5
in_cpulse_xn_dn_bus[0] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_XN_DN_BUS
in_cpulse_xn_dn_bus[1] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_XN_DN_BUS1
in_cpulse_xn_dn_bus[2] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_XN_DN_BUS2
in_cpulse_xn_dn_bus[3] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_XN_DN_BUS3
in_cpulse_xn_dn_bus[4] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_XN_DN_BUS4
in_cpulse_xn_dn_bus[5] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_XN_DN_BUS5
in_cpulse_xn_up_bus[0] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_XN_UP_BUS
in_cpulse_xn_up_bus[1] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_XN_UP_BUS1
in_cpulse_xn_up_bus[2] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_XN_UP_BUS2
in_cpulse_xn_up_bus[3] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_XN_UP_BUS3
in_cpulse_xn_up_bus[4] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_XN_UP_BUS4
in_cpulse_xn_up_bus[5] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_XN_UP_BUS5
in_early_eios => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.EARLY_EIOS
in_eye_monitor[0] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN
in_eye_monitor[0] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_ODI_SHIFT_CLK
in_eye_monitor[1] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN1
in_eye_monitor[1] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_ODI_LATCH_CLK
in_eye_monitor[2] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN2
in_eye_monitor[2] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_ODI_SHIFT_IN
in_eye_monitor[3] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN3
in_eye_monitor[3] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_ODI_DFT_CLR
in_eye_monitor[4] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN4
in_eye_monitor[5] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN5
in_fpll_ppm_clk_in[0] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_FPLL_TEST0
in_fpll_ppm_clk_in[1] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_FPLL_TEST1
in_i_coeff[0] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF
in_i_coeff[1] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF1
in_i_coeff[2] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF2
in_i_coeff[3] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF3
in_i_coeff[4] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF4
in_i_coeff[5] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF5
in_i_coeff[6] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF6
in_i_coeff[7] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF7
in_i_coeff[8] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF8
in_i_coeff[9] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF9
in_i_coeff[10] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF10
in_i_coeff[11] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF11
in_i_coeff[12] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF12
in_i_coeff[13] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF13
in_i_coeff[14] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF14
in_i_coeff[15] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF15
in_i_coeff[16] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF16
in_i_coeff[17] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF17
in_i_rxpreset[0] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_I_RXPRESET
in_i_rxpreset[1] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_I_RXPRESET1
in_i_rxpreset[2] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_I_RXPRESET2
in_iqtxrxclk[0] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_IQTXRXCLK
in_iqtxrxclk[0] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_IQTXRXCLK
in_iqtxrxclk[1] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_IQTXRXCLK1
in_iqtxrxclk[1] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_IQTXRXCLK1
in_iqtxrxclk[2] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_IQTXRXCLK2
in_iqtxrxclk[2] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_IQTXRXCLK2
in_iqtxrxclk[3] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_IQTXRXCLK3
in_iqtxrxclk[3] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_IQTXRXCLK3
in_iqtxrxclk[4] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_IQTXRXCLK4
in_iqtxrxclk[4] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_IQTXRXCLK4
in_iqtxrxclk[5] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_IQTXRXCLK5
in_iqtxrxclk[5] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_IQTXRXCLK5
in_ltd_b => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_LTD_B
in_ltr => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_LTR
in_pcie_sw[0] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_PCIE_SW
in_pcie_sw[0] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_PCIE_SW
in_pcie_sw[1] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_PCIE_SW1
in_pcie_sw[1] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_PCIE_SW1
in_pcie_sw_done_master_in[0] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_PCIE_SW_DONE_MASTER
in_pcie_sw_done_master_in[1] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_PCIE_SW_DONE_MASTER1
in_pma_atpg_los_en_n_in => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_GLOBAL_PIPE_SE
in_pma_reserved_out[0] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN6
in_pma_reserved_out[1] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN7
in_pma_reserved_out[2] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN8
in_pma_reserved_out[3] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN9
in_pma_reserved_out[4] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_ADAPT_RESET
in_ppm_lock => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_PPM_LOCK
in_ref_iqclk[0] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK
in_ref_iqclk[1] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK1
in_ref_iqclk[2] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK2
in_ref_iqclk[3] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK3
in_ref_iqclk[4] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK4
in_ref_iqclk[5] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK5
in_ref_iqclk[6] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK6
in_ref_iqclk[7] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK7
in_ref_iqclk[8] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK8
in_ref_iqclk[9] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK9
in_ref_iqclk[10] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK10
in_ref_iqclk[11] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK11
in_rs_lpbk_b => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_S_LPBK_B
in_rs_lpbk_b => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_S_LPBK_B
in_rs_lpbk_b => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_S_LPBK_B
in_rx50_buf_in[0] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RX_SEL_B50
in_rx50_buf_in[1] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RX_SEL_B501
in_rx50_buf_in[2] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RX_SEL_B502
in_rx50_buf_in[3] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RX_SEL_B503
in_rx50_buf_in[4] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RX_SEL_B504
in_rx50_buf_in[5] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RX_SEL_B505
in_rx_bitslip => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_BITSLIP
in_rx_n => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RXN
in_rx_n => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_RX_N_BIDIR_IN
in_rx_p => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_RXP
in_rx_p => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RXP
in_rx_p => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_RX_P_BIDIR_IN
in_rx_pma_rstb => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_RST_N
in_rx_pma_rstb => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RX_RSTN
in_rx_pma_rstb => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_RST_N
in_rx_pma_rstb => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_DFE_RSTN
in_rx_pma_rstb => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_RSTN_SD
in_rx_qpi_pulldn => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RX_QPI_PULLDN
in_scan_mode_n => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_TEST_MODE
in_scan_shift_n => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_TEST_SE
in_tx50_buf_in[0] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_TX50
in_tx50_buf_in[1] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_TX501
in_tx50_buf_in[2] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_TX502
in_tx50_buf_in[3] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_TX503
in_tx50_buf_in[4] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_TX504
in_tx50_buf_in[5] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_TX505
in_tx50_buf_in[6] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_TX506
in_tx50_buf_in[7] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_TX507
in_tx50_buf_in[8] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_TX508
in_tx_bitslip => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_TX_BITSLIP
in_tx_bonding_rstb => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_TX_BONDING_RSTB
in_tx_data[0] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA
in_tx_data[1] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA1
in_tx_data[2] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA2
in_tx_data[3] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA3
in_tx_data[4] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA4
in_tx_data[5] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA5
in_tx_data[6] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA6
in_tx_data[7] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA7
in_tx_data[8] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA8
in_tx_data[9] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA9
in_tx_data[10] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA10
in_tx_data[11] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA11
in_tx_data[12] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA12
in_tx_data[13] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA13
in_tx_data[14] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA14
in_tx_data[15] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA15
in_tx_data[16] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA16
in_tx_data[17] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA17
in_tx_data[18] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA18
in_tx_data[19] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA19
in_tx_data[20] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA20
in_tx_data[21] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA21
in_tx_data[22] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA22
in_tx_data[23] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA23
in_tx_data[24] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA24
in_tx_data[25] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA25
in_tx_data[26] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA26
in_tx_data[27] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA27
in_tx_data[28] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA28
in_tx_data[29] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA29
in_tx_data[30] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA30
in_tx_data[31] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA31
in_tx_data[32] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA32
in_tx_data[33] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA33
in_tx_data[34] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA34
in_tx_data[35] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA35
in_tx_data[36] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA36
in_tx_data[37] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA37
in_tx_data[38] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA38
in_tx_data[39] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA39
in_tx_data[40] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA40
in_tx_data[41] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA41
in_tx_data[42] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA42
in_tx_data[43] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA43
in_tx_data[44] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA44
in_tx_data[45] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA45
in_tx_data[46] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA46
in_tx_data[47] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA47
in_tx_data[48] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA48
in_tx_data[49] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA49
in_tx_data[50] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA50
in_tx_data[51] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA51
in_tx_data[52] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA52
in_tx_data[53] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA53
in_tx_data[54] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA54
in_tx_data[55] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA55
in_tx_data[56] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA56
in_tx_data[57] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA57
in_tx_data[58] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA58
in_tx_data[59] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA59
in_tx_data[60] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA60
in_tx_data[61] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA61
in_tx_data[62] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA62
in_tx_data[63] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA63
in_tx_det_rx => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.RXDETECTEN
in_tx_elec_idle => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_TX_ELEC_IDLE
in_tx_pma_rstb => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_TX_PMA_RSTB
in_tx_qpi_pulldn => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_TX_QPI_PULLDN
in_tx_qpi_pullup => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_TX_QPI_PULLUP
out_avmmreaddata_cdr_pll[0] <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_AVMMREADDATA
out_avmmreaddata_cdr_pll[1] <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_AVMMREADDATA1
out_avmmreaddata_cdr_pll[2] <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_AVMMREADDATA2
out_avmmreaddata_cdr_pll[3] <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_AVMMREADDATA3
out_avmmreaddata_cdr_pll[4] <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_AVMMREADDATA4
out_avmmreaddata_cdr_pll[5] <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_AVMMREADDATA5
out_avmmreaddata_cdr_pll[6] <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_AVMMREADDATA6
out_avmmreaddata_cdr_pll[7] <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_AVMMREADDATA7
out_avmmreaddata_pma_adapt[0] <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_AVMMREADDATA
out_avmmreaddata_pma_adapt[1] <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_AVMMREADDATA1
out_avmmreaddata_pma_adapt[2] <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_AVMMREADDATA2
out_avmmreaddata_pma_adapt[3] <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_AVMMREADDATA3
out_avmmreaddata_pma_adapt[4] <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_AVMMREADDATA4
out_avmmreaddata_pma_adapt[5] <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_AVMMREADDATA5
out_avmmreaddata_pma_adapt[6] <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_AVMMREADDATA6
out_avmmreaddata_pma_adapt[7] <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_AVMMREADDATA7
out_avmmreaddata_pma_cdr_refclk[0] <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_AVMMREADDATA
out_avmmreaddata_pma_cdr_refclk[1] <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_AVMMREADDATA1
out_avmmreaddata_pma_cdr_refclk[2] <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_AVMMREADDATA2
out_avmmreaddata_pma_cdr_refclk[3] <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_AVMMREADDATA3
out_avmmreaddata_pma_cdr_refclk[4] <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_AVMMREADDATA4
out_avmmreaddata_pma_cdr_refclk[5] <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_AVMMREADDATA5
out_avmmreaddata_pma_cdr_refclk[6] <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_AVMMREADDATA6
out_avmmreaddata_pma_cdr_refclk[7] <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_AVMMREADDATA7
out_avmmreaddata_pma_cgb[0] <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_AVMMREADDATA
out_avmmreaddata_pma_cgb[1] <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_AVMMREADDATA1
out_avmmreaddata_pma_cgb[2] <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_AVMMREADDATA2
out_avmmreaddata_pma_cgb[3] <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_AVMMREADDATA3
out_avmmreaddata_pma_cgb[4] <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_AVMMREADDATA4
out_avmmreaddata_pma_cgb[5] <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_AVMMREADDATA5
out_avmmreaddata_pma_cgb[6] <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_AVMMREADDATA6
out_avmmreaddata_pma_cgb[7] <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_AVMMREADDATA7
out_avmmreaddata_pma_rx_buf[0] <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_AVMMREADDATA
out_avmmreaddata_pma_rx_buf[1] <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_AVMMREADDATA1
out_avmmreaddata_pma_rx_buf[2] <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_AVMMREADDATA2
out_avmmreaddata_pma_rx_buf[3] <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_AVMMREADDATA3
out_avmmreaddata_pma_rx_buf[4] <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_AVMMREADDATA4
out_avmmreaddata_pma_rx_buf[5] <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_AVMMREADDATA5
out_avmmreaddata_pma_rx_buf[6] <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_AVMMREADDATA6
out_avmmreaddata_pma_rx_buf[7] <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_AVMMREADDATA7
out_avmmreaddata_pma_rx_deser[0] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_AVMMREADDATA
out_avmmreaddata_pma_rx_deser[1] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_AVMMREADDATA1
out_avmmreaddata_pma_rx_deser[2] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_AVMMREADDATA2
out_avmmreaddata_pma_rx_deser[3] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_AVMMREADDATA3
out_avmmreaddata_pma_rx_deser[4] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_AVMMREADDATA4
out_avmmreaddata_pma_rx_deser[5] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_AVMMREADDATA5
out_avmmreaddata_pma_rx_deser[6] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_AVMMREADDATA6
out_avmmreaddata_pma_rx_deser[7] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_AVMMREADDATA7
out_avmmreaddata_pma_rx_dfe[0] <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_AVMMREADDATA
out_avmmreaddata_pma_rx_dfe[1] <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_AVMMREADDATA1
out_avmmreaddata_pma_rx_dfe[2] <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_AVMMREADDATA2
out_avmmreaddata_pma_rx_dfe[3] <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_AVMMREADDATA3
out_avmmreaddata_pma_rx_dfe[4] <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_AVMMREADDATA4
out_avmmreaddata_pma_rx_dfe[5] <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_AVMMREADDATA5
out_avmmreaddata_pma_rx_dfe[6] <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_AVMMREADDATA6
out_avmmreaddata_pma_rx_dfe[7] <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_AVMMREADDATA7
out_avmmreaddata_pma_rx_odi[0] <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_AVMMREADDATA
out_avmmreaddata_pma_rx_odi[1] <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_AVMMREADDATA1
out_avmmreaddata_pma_rx_odi[2] <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_AVMMREADDATA2
out_avmmreaddata_pma_rx_odi[3] <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_AVMMREADDATA3
out_avmmreaddata_pma_rx_odi[4] <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_AVMMREADDATA4
out_avmmreaddata_pma_rx_odi[5] <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_AVMMREADDATA5
out_avmmreaddata_pma_rx_odi[6] <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_AVMMREADDATA6
out_avmmreaddata_pma_rx_odi[7] <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_AVMMREADDATA7
out_avmmreaddata_pma_rx_sd[0] <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_AVMMREADDATA
out_avmmreaddata_pma_rx_sd[1] <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_AVMMREADDATA1
out_avmmreaddata_pma_rx_sd[2] <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_AVMMREADDATA2
out_avmmreaddata_pma_rx_sd[3] <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_AVMMREADDATA3
out_avmmreaddata_pma_rx_sd[4] <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_AVMMREADDATA4
out_avmmreaddata_pma_rx_sd[5] <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_AVMMREADDATA5
out_avmmreaddata_pma_rx_sd[6] <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_AVMMREADDATA6
out_avmmreaddata_pma_rx_sd[7] <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_AVMMREADDATA7
out_avmmreaddata_pma_tx_buf[0] <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_AVMMREADDATA
out_avmmreaddata_pma_tx_buf[1] <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_AVMMREADDATA1
out_avmmreaddata_pma_tx_buf[2] <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_AVMMREADDATA2
out_avmmreaddata_pma_tx_buf[3] <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_AVMMREADDATA3
out_avmmreaddata_pma_tx_buf[4] <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_AVMMREADDATA4
out_avmmreaddata_pma_tx_buf[5] <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_AVMMREADDATA5
out_avmmreaddata_pma_tx_buf[6] <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_AVMMREADDATA6
out_avmmreaddata_pma_tx_buf[7] <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_AVMMREADDATA7
out_avmmreaddata_pma_tx_ser[0] <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_AVMMREADDATA
out_avmmreaddata_pma_tx_ser[1] <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_AVMMREADDATA1
out_avmmreaddata_pma_tx_ser[2] <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_AVMMREADDATA2
out_avmmreaddata_pma_tx_ser[3] <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_AVMMREADDATA3
out_avmmreaddata_pma_tx_ser[4] <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_AVMMREADDATA4
out_avmmreaddata_pma_tx_ser[5] <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_AVMMREADDATA5
out_avmmreaddata_pma_tx_ser[6] <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_AVMMREADDATA6
out_avmmreaddata_pma_tx_ser[7] <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_AVMMREADDATA7
out_blockselect_cdr_pll <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_BLOCKSELECT
out_blockselect_pma_adapt <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_BLOCKSELECT
out_blockselect_pma_cdr_refclk <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_BLOCKSELECT
out_blockselect_pma_cgb <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_BLOCKSELECT
out_blockselect_pma_rx_buf <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_BLOCKSELECT
out_blockselect_pma_rx_deser <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_BLOCKSELECT
out_blockselect_pma_rx_dfe <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_BLOCKSELECT
out_blockselect_pma_rx_odi <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_BLOCKSELECT
out_blockselect_pma_rx_sd <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_BLOCKSELECT
out_blockselect_pma_tx_buf <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_BLOCKSELECT
out_blockselect_pma_tx_ser <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_BLOCKSELECT
out_clk0_pfd <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_CLK0_PFD
out_clk180_pfd <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_CLK180_PFD
out_clk_divrx_iqtxrx <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_CLKDIV
out_clk_divtx_iqtxrx <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_CLK_DIVTX
out_clkdiv_rx <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_CLKDIV
out_clkdiv_rx_user <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_CLKDIV_USER
out_clkdiv_tx <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_CLK_DIVTX
out_clkdiv_tx_user <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_CLK_DIVTX_USER
out_clklow <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_CLKLOW
out_fref <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_FREF
out_iqtxrxclk_out0 <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_CLK_DIVTX
out_iqtxrxclk_out1 <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_CLK_DIVTX
out_jtaglpxn <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_VLPTXN
out_jtaglpxp <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_VLPTXP
out_pcie_sw_done[0] <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_PCIE_SW_DONE
out_pcie_sw_done[1] <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_PCIE_SW_DONE1
out_pcie_sw_master[0] <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_PCIE_SW_MASTER
out_pcie_sw_master[1] <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_PCIE_SW_MASTER1
out_pfdmode_lock <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_PFDMODE_LOCK
out_rx_detect_valid <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_RX_DETECT_VALID
out_rx_found <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_RX_FOUND
out_rxdata[0] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT
out_rxdata[1] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT1
out_rxdata[2] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT2
out_rxdata[3] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT3
out_rxdata[4] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT4
out_rxdata[5] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT5
out_rxdata[6] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT6
out_rxdata[7] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT7
out_rxdata[8] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT8
out_rxdata[9] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT9
out_rxdata[10] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT10
out_rxdata[11] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT11
out_rxdata[12] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT12
out_rxdata[13] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT13
out_rxdata[14] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT14
out_rxdata[15] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT15
out_rxdata[16] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT16
out_rxdata[17] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT17
out_rxdata[18] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT18
out_rxdata[19] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT19
out_rxdata[20] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT20
out_rxdata[21] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT21
out_rxdata[22] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT22
out_rxdata[23] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT23
out_rxdata[24] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT24
out_rxdata[25] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT25
out_rxdata[26] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT26
out_rxdata[27] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT27
out_rxdata[28] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT28
out_rxdata[29] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT29
out_rxdata[30] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT30
out_rxdata[31] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT31
out_rxdata[32] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT32
out_rxdata[33] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT33
out_rxdata[34] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT34
out_rxdata[35] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT35
out_rxdata[36] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT36
out_rxdata[37] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT37
out_rxdata[38] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT38
out_rxdata[39] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT39
out_rxdata[40] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT40
out_rxdata[41] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT41
out_rxdata[42] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT42
out_rxdata[43] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT43
out_rxdata[44] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT44
out_rxdata[45] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT45
out_rxdata[46] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT46
out_rxdata[47] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT47
out_rxdata[48] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT48
out_rxdata[49] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT49
out_rxdata[50] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT50
out_rxdata[51] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT51
out_rxdata[52] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT52
out_rxdata[53] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT53
out_rxdata[54] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT54
out_rxdata[55] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT55
out_rxdata[56] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT56
out_rxdata[57] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT57
out_rxdata[58] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT58
out_rxdata[59] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT59
out_rxdata[60] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT60
out_rxdata[61] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT61
out_rxdata[62] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT62
out_rxdata[63] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT63
out_rxpll_lock <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_RXPLL_LOCK
out_sd <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_SD
out_tx_n <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_VON
out_tx_p <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_VOP


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs
in_avmmaddress[0] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMADDRESS
in_avmmaddress[1] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMADDRESS1
in_avmmaddress[2] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMADDRESS2
in_avmmaddress[3] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMADDRESS3
in_avmmaddress[4] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMADDRESS4
in_avmmaddress[5] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMADDRESS5
in_avmmaddress[6] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMADDRESS6
in_avmmaddress[7] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMADDRESS7
in_avmmaddress[8] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMADDRESS8
in_avmmclk => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMCLK
in_avmmread => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMREAD
in_avmmrstn => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMRSTN
in_avmmwrite => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMWRITE
in_avmmwritedata[0] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMWRITEDATA
in_avmmwritedata[1] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMWRITEDATA1
in_avmmwritedata[2] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMWRITEDATA2
in_avmmwritedata[3] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMWRITEDATA3
in_avmmwritedata[4] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMWRITEDATA4
in_avmmwritedata[5] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMWRITEDATA5
in_avmmwritedata[6] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMWRITEDATA6
in_avmmwritedata[7] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMWRITEDATA7
in_bond_pcs10g_in_bot[0] => ~NO_FANOUT~
in_bond_pcs10g_in_bot[1] => ~NO_FANOUT~
in_bond_pcs10g_in_bot[2] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_DISTDWN_IN_DV
in_bond_pcs10g_in_bot[3] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_DISTDWN_IN_WREN
in_bond_pcs10g_in_bot[4] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_DISTDWN_IN_RDEN
in_bond_pcs10g_in_top[0] => ~NO_FANOUT~
in_bond_pcs10g_in_top[1] => ~NO_FANOUT~
in_bond_pcs10g_in_top[2] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_DISTUP_IN_DV
in_bond_pcs10g_in_top[3] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_DISTUP_IN_WREN
in_bond_pcs10g_in_top[4] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_DISTUP_IN_RDEN
in_bond_pcs8g_in_bot[0] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RX_DIV_SYNC_IN_CHNL_DOWN
in_bond_pcs8g_in_bot[1] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RX_DIV_SYNC_IN_CHNL_DOWN1
in_bond_pcs8g_in_bot[2] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_WR_ENABLE_IN_CHNL_DOWN
in_bond_pcs8g_in_bot[3] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RD_ENABLE_IN_CHNL_DOWN
in_bond_pcs8g_in_bot[4] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RX_WE_IN_CHNL_DOWN
in_bond_pcs8g_in_bot[5] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RX_WE_IN_CHNL_DOWN1
in_bond_pcs8g_in_bot[6] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_TX_DIV_SYNC_IN_CHNL_DOWN
in_bond_pcs8g_in_bot[7] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_TX_DIV_SYNC_IN_CHNL_DOWN1
in_bond_pcs8g_in_bot[8] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_WR_ENABLE_IN_CHNL_DOWN
in_bond_pcs8g_in_bot[9] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_RD_ENABLE_IN_CHNL_DOWN
in_bond_pcs8g_in_bot[10] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_FIFO_SELECT_IN_CHNL_DOWN
in_bond_pcs8g_in_bot[11] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_FIFO_SELECT_IN_CHNL_DOWN1
in_bond_pcs8g_in_bot[12] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RESET_PC_PTRS_IN_CHNL_DOWN
in_bond_pcs8g_in_top[0] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RX_DIV_SYNC_IN_CHNL_UP
in_bond_pcs8g_in_top[1] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RX_DIV_SYNC_IN_CHNL_UP1
in_bond_pcs8g_in_top[2] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_WR_ENABLE_IN_CHNL_UP
in_bond_pcs8g_in_top[3] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RD_ENABLE_IN_CHNL_UP
in_bond_pcs8g_in_top[4] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RX_WE_IN_CHNL_UP
in_bond_pcs8g_in_top[5] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RX_WE_IN_CHNL_UP1
in_bond_pcs8g_in_top[6] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_TX_DIV_SYNC_IN_CHNL_UP
in_bond_pcs8g_in_top[7] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_TX_DIV_SYNC_IN_CHNL_UP1
in_bond_pcs8g_in_top[8] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_WR_ENABLE_IN_CHNL_UP
in_bond_pcs8g_in_top[9] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_RD_ENABLE_IN_CHNL_UP
in_bond_pcs8g_in_top[10] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_FIFO_SELECT_IN_CHNL_UP
in_bond_pcs8g_in_top[11] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_FIFO_SELECT_IN_CHNL_UP1
in_bond_pcs8g_in_top[12] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RESET_PC_PTRS_IN_CHNL_UP
in_bond_pmaif_in_bot[0] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN
in_bond_pmaif_in_bot[1] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN1
in_bond_pmaif_in_bot[2] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN2
in_bond_pmaif_in_bot[3] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN3
in_bond_pmaif_in_bot[4] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN4
in_bond_pmaif_in_bot[5] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN5
in_bond_pmaif_in_bot[6] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN6
in_bond_pmaif_in_bot[7] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN7
in_bond_pmaif_in_bot[8] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN8
in_bond_pmaif_in_bot[9] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN9
in_bond_pmaif_in_bot[10] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN10
in_bond_pmaif_in_bot[11] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN11
in_bond_pmaif_in_top[0] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP
in_bond_pmaif_in_top[1] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP1
in_bond_pmaif_in_top[2] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP2
in_bond_pmaif_in_top[3] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP3
in_bond_pmaif_in_top[4] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP4
in_bond_pmaif_in_top[5] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP5
in_bond_pmaif_in_top[6] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP6
in_bond_pmaif_in_top[7] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP7
in_bond_pmaif_in_top[8] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP8
in_bond_pmaif_in_top[9] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP9
in_bond_pmaif_in_top[10] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP10
in_bond_pmaif_in_top[11] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP11
in_hip_tx_data[0] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA
in_hip_tx_data[1] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA1
in_hip_tx_data[2] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA2
in_hip_tx_data[3] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA3
in_hip_tx_data[4] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA4
in_hip_tx_data[5] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA5
in_hip_tx_data[6] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA6
in_hip_tx_data[7] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA7
in_hip_tx_data[8] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA8
in_hip_tx_data[9] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA9
in_hip_tx_data[10] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA10
in_hip_tx_data[11] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA11
in_hip_tx_data[12] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA12
in_hip_tx_data[13] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA13
in_hip_tx_data[14] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA14
in_hip_tx_data[15] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA15
in_hip_tx_data[16] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA16
in_hip_tx_data[17] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA17
in_hip_tx_data[18] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA18
in_hip_tx_data[19] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA19
in_hip_tx_data[20] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA20
in_hip_tx_data[21] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA21
in_hip_tx_data[22] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA22
in_hip_tx_data[23] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA23
in_hip_tx_data[24] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA24
in_hip_tx_data[25] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA25
in_hip_tx_data[26] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA26
in_hip_tx_data[27] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA27
in_hip_tx_data[28] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA28
in_hip_tx_data[29] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA29
in_hip_tx_data[30] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA30
in_hip_tx_data[31] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA31
in_hip_tx_data[32] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA32
in_hip_tx_data[33] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA33
in_hip_tx_data[34] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA34
in_hip_tx_data[35] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA35
in_hip_tx_data[36] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA36
in_hip_tx_data[37] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA37
in_hip_tx_data[38] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA38
in_hip_tx_data[39] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA39
in_hip_tx_data[40] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA40
in_hip_tx_data[41] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA41
in_hip_tx_data[42] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA42
in_hip_tx_data[43] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA43
in_hip_tx_data[44] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA44
in_hip_tx_data[45] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA45
in_hip_tx_data[46] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA46
in_hip_tx_data[47] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA47
in_hip_tx_data[48] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA48
in_hip_tx_data[49] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA49
in_hip_tx_data[50] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA50
in_hip_tx_data[51] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA51
in_hip_tx_data[52] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA52
in_hip_tx_data[53] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA53
in_hip_tx_data[54] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA54
in_hip_tx_data[55] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA55
in_hip_tx_data[56] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA56
in_hip_tx_data[57] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA57
in_hip_tx_data[58] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA58
in_hip_tx_data[59] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA59
in_hip_tx_data[60] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA60
in_hip_tx_data[61] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA61
in_hip_tx_data[62] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA62
in_hip_tx_data[63] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA63
in_iocsr_clk => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_CLK
in_iocsr_config[0] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_CONFIG
in_iocsr_config[1] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_CONFIG1
in_iocsr_config[2] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_CONFIG2
in_iocsr_config[3] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_CONFIG3
in_iocsr_config[4] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_CONFIG4
in_iocsr_config[5] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_CONFIG5
in_iocsr_rdy => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_RDY
in_iocsr_rdy_dly => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_RDY_DLY
in_pld_10g_krfec_rx_clr_errblk_cnt => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_10G_KRFEC_RX_CLR_ERRBLK_CNT
in_pld_10g_krfec_rx_pld_rst_n => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_10G_KRFEC_RX_PLD_RST_N
in_pld_10g_krfec_tx_pld_rst_n => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_KRFEC_TX_PLD_RST_N
in_pld_10g_rx_align_clr => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_10G_RX_ALIGN_CLR
in_pld_10g_rx_clr_ber_count => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_10G_RX_CLR_BER_COUNT
in_pld_10g_rx_rd_en => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_10G_RX_RD_EN
in_pld_10g_tx_bitslip[0] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_TX_BITSLIP
in_pld_10g_tx_bitslip[1] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_TX_BITSLIP1
in_pld_10g_tx_bitslip[2] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_TX_BITSLIP2
in_pld_10g_tx_bitslip[3] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_TX_BITSLIP3
in_pld_10g_tx_bitslip[4] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_TX_BITSLIP4
in_pld_10g_tx_bitslip[5] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_TX_BITSLIP5
in_pld_10g_tx_bitslip[6] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_TX_BITSLIP6
in_pld_10g_tx_burst_en => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_TX_BURST_EN
in_pld_10g_tx_data_valid => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_TX_DATA_VALID
in_pld_10g_tx_diag_status[0] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_TX_DIAG_STATUS
in_pld_10g_tx_diag_status[1] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_TX_DIAG_STATUS1
in_pld_10g_tx_wordslip => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_TX_WORDSLIP
in_pld_8g_a1a2_size => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_8G_A1A2_SIZE
in_pld_8g_bitloc_rev_en => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_8G_BITLOC_REV_EN
in_pld_8g_byte_rev_en => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_8G_BYTE_REV_EN
in_pld_8g_eidleinfersel[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_8G_EIDLEINFERSEL
in_pld_8g_eidleinfersel[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_8G_EIDLEINFERSEL1
in_pld_8g_eidleinfersel[2] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_8G_EIDLEINFERSEL2
in_pld_8g_encdt => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_8G_ENCDT
in_pld_8g_g3_rx_pld_rst_n => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_8G_G3_RX_PLD_RST_N
in_pld_8g_g3_tx_pld_rst_n => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_8G_G3_TX_PLD_RST_N
in_pld_8g_rddisable_tx => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_8G_RDDISABLE_TX
in_pld_8g_rdenable_rx => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_8G_RDENABLE_RX
in_pld_8g_refclk_dig2 => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_8G_REFCLK_DIG2
in_pld_8g_rxpolarity => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_8G_RXPOLARITY
in_pld_8g_tx_boundary_sel[0] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_8G_TX_BOUNDARY_SEL
in_pld_8g_tx_boundary_sel[1] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_8G_TX_BOUNDARY_SEL1
in_pld_8g_tx_boundary_sel[2] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_8G_TX_BOUNDARY_SEL2
in_pld_8g_tx_boundary_sel[3] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_8G_TX_BOUNDARY_SEL3
in_pld_8g_tx_boundary_sel[4] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_8G_TX_BOUNDARY_SEL4
in_pld_8g_wrdisable_rx => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_8G_WRDISABLE_RX
in_pld_8g_wrenable_tx => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_8G_WRENABLE_TX
in_pld_atpg_los_en_n => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_ATPG_LOS_EN_N
in_pld_bitslip => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_BITSLIP
in_pld_g3_current_coeff[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF
in_pld_g3_current_coeff[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF1
in_pld_g3_current_coeff[2] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF2
in_pld_g3_current_coeff[3] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF3
in_pld_g3_current_coeff[4] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF4
in_pld_g3_current_coeff[5] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF5
in_pld_g3_current_coeff[6] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF6
in_pld_g3_current_coeff[7] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF7
in_pld_g3_current_coeff[8] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF8
in_pld_g3_current_coeff[9] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF9
in_pld_g3_current_coeff[10] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF10
in_pld_g3_current_coeff[11] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF11
in_pld_g3_current_coeff[12] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF12
in_pld_g3_current_coeff[13] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF13
in_pld_g3_current_coeff[14] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF14
in_pld_g3_current_coeff[15] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF15
in_pld_g3_current_coeff[16] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF16
in_pld_g3_current_coeff[17] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF17
in_pld_g3_current_rxpreset[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_RXPRESET
in_pld_g3_current_rxpreset[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_RXPRESET1
in_pld_g3_current_rxpreset[2] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_RXPRESET2
in_pld_ltr => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_LTR
in_pld_mem_krfec_atpg_rst_n => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_MEM_KRFEC_ATPG_RST_N
in_pld_partial_reconfig => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PARTIAL_RECONFIG
in_pld_partial_reconfig => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_PARTIAL_RECONFIG
in_pld_partial_reconfig => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_PARTIAL_RECONFIG
in_pld_pcs_refclk_dig => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PCS_REFCLK_DIG
in_pld_pma_adapt_start => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_ADAPT_START
in_pld_pma_csr_test_dis => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_CSR_TEST_DIS
in_pld_pma_early_eios => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_EARLY_EIOS
in_pld_pma_eye_monitor[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_EYE_MONITOR
in_pld_pma_eye_monitor[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_EYE_MONITOR1
in_pld_pma_eye_monitor[2] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_EYE_MONITOR2
in_pld_pma_eye_monitor[3] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_EYE_MONITOR3
in_pld_pma_eye_monitor[4] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_EYE_MONITOR4
in_pld_pma_eye_monitor[5] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_EYE_MONITOR5
in_pld_pma_ltd_b => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_LTD_B
in_pld_pma_nrpi_freeze => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_NRPI_FREEZE
in_pld_pma_pcie_switch[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_PCIE_SWITCH
in_pld_pma_pcie_switch[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_PCIE_SWITCH1
in_pld_pma_ppm_lock => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_PPM_LOCK
in_pld_pma_reserved_out[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_RESERVED_OUT
in_pld_pma_reserved_out[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_RESERVED_OUT1
in_pld_pma_reserved_out[2] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_RESERVED_OUT2
in_pld_pma_reserved_out[3] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_RESERVED_OUT3
in_pld_pma_reserved_out[4] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_RESERVED_OUT4
in_pld_pma_rs_lpbk_b => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_RS_LPBK_B
in_pld_pma_rx_qpi_pullup => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_RX_QPI_PULLUP
in_pld_pma_rxpma_rstb => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_PMA_RXPMA_RSTB
in_pld_pma_tx_bitslip => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_TX_BITSLIP
in_pld_pma_tx_bonding_rstb => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_TX_BONDING_RSTB
in_pld_pma_tx_qpi_pulldn => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_TX_QPI_PULLDN
in_pld_pma_tx_qpi_pullup => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_TX_QPI_PULLUP
in_pld_pma_txdetectrx => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_TXDETECTRX
in_pld_pma_txpma_rstb => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_PMA_TXPMA_RSTB
in_pld_pmaif_rx_pld_rst_n => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_PMAIF_RX_PLD_RST_N
in_pld_pmaif_rxclkslip => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_PMAIF_RXCLKSLIP
in_pld_pmaif_tx_pld_rst_n => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_PMAIF_TX_PLD_RST_N
in_pld_polinv_rx => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_POLINV_RX
in_pld_polinv_tx => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_POLINV_TX
in_pld_rate[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RATE
in_pld_rate[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RATE1
in_pld_reserved_in[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN
in_pld_reserved_in[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN1
in_pld_reserved_in[2] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN2
in_pld_reserved_in[3] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN3
in_pld_reserved_in[4] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN4
in_pld_reserved_in[5] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN5
in_pld_reserved_in[6] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN6
in_pld_reserved_in[7] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN7
in_pld_reserved_in[8] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN8
in_pld_reserved_in[9] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN9
in_pld_rx_clk => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_RX_CLK
in_pld_rx_prbs_err_clr => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_RX_PRBS_ERR_CLR
in_pld_scan_mode_n => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_SCAN_MODE_N
in_pld_scan_shift_n => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_SCAN_SHIFT_N
in_pld_syncsm_en => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_SYNCSM_EN
in_pld_tx_clk => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CLK
in_pld_tx_control[0] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL
in_pld_tx_control[1] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL1
in_pld_tx_control[2] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL2
in_pld_tx_control[3] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL3
in_pld_tx_control[4] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL4
in_pld_tx_control[5] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL5
in_pld_tx_control[6] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL6
in_pld_tx_control[7] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL7
in_pld_tx_control[8] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL8
in_pld_tx_control[9] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL9
in_pld_tx_control[10] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL10
in_pld_tx_control[11] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL11
in_pld_tx_control[12] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL12
in_pld_tx_control[13] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL13
in_pld_tx_control[14] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL14
in_pld_tx_control[15] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL15
in_pld_tx_control[16] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL16
in_pld_tx_control[17] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL17
in_pld_tx_data[0] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA
in_pld_tx_data[1] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA1
in_pld_tx_data[2] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA2
in_pld_tx_data[3] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA3
in_pld_tx_data[4] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA4
in_pld_tx_data[5] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA5
in_pld_tx_data[6] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA6
in_pld_tx_data[7] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA7
in_pld_tx_data[8] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA8
in_pld_tx_data[9] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA9
in_pld_tx_data[10] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA10
in_pld_tx_data[11] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA11
in_pld_tx_data[12] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA12
in_pld_tx_data[13] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA13
in_pld_tx_data[14] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA14
in_pld_tx_data[15] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA15
in_pld_tx_data[16] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA16
in_pld_tx_data[17] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA17
in_pld_tx_data[18] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA18
in_pld_tx_data[19] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA19
in_pld_tx_data[20] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA20
in_pld_tx_data[21] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA21
in_pld_tx_data[22] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA22
in_pld_tx_data[23] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA23
in_pld_tx_data[24] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA24
in_pld_tx_data[25] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA25
in_pld_tx_data[26] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA26
in_pld_tx_data[27] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA27
in_pld_tx_data[28] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA28
in_pld_tx_data[29] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA29
in_pld_tx_data[30] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA30
in_pld_tx_data[31] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA31
in_pld_tx_data[32] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA32
in_pld_tx_data[33] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA33
in_pld_tx_data[34] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA34
in_pld_tx_data[35] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA35
in_pld_tx_data[36] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA36
in_pld_tx_data[37] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA37
in_pld_tx_data[38] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA38
in_pld_tx_data[39] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA39
in_pld_tx_data[40] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA40
in_pld_tx_data[41] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA41
in_pld_tx_data[42] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA42
in_pld_tx_data[43] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA43
in_pld_tx_data[44] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA44
in_pld_tx_data[45] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA45
in_pld_tx_data[46] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA46
in_pld_tx_data[47] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA47
in_pld_tx_data[48] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA48
in_pld_tx_data[49] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA49
in_pld_tx_data[50] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA50
in_pld_tx_data[51] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA51
in_pld_tx_data[52] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA52
in_pld_tx_data[53] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA53
in_pld_tx_data[54] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA54
in_pld_tx_data[55] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA55
in_pld_tx_data[56] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA56
in_pld_tx_data[57] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA57
in_pld_tx_data[58] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA58
in_pld_tx_data[59] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA59
in_pld_tx_data[60] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA60
in_pld_tx_data[61] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA61
in_pld_tx_data[62] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA62
in_pld_tx_data[63] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA63
in_pld_tx_data[64] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA64
in_pld_tx_data[65] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA65
in_pld_tx_data[66] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA66
in_pld_tx_data[67] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA67
in_pld_tx_data[68] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA68
in_pld_tx_data[69] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA69
in_pld_tx_data[70] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA70
in_pld_tx_data[71] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA71
in_pld_tx_data[72] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA72
in_pld_tx_data[73] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA73
in_pld_tx_data[74] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA74
in_pld_tx_data[75] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA75
in_pld_tx_data[76] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA76
in_pld_tx_data[77] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA77
in_pld_tx_data[78] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA78
in_pld_tx_data[79] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA79
in_pld_tx_data[80] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA80
in_pld_tx_data[81] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA81
in_pld_tx_data[82] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA82
in_pld_tx_data[83] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA83
in_pld_tx_data[84] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA84
in_pld_tx_data[85] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA85
in_pld_tx_data[86] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA86
in_pld_tx_data[87] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA87
in_pld_tx_data[88] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA88
in_pld_tx_data[89] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA89
in_pld_tx_data[90] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA90
in_pld_tx_data[91] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA91
in_pld_tx_data[92] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA92
in_pld_tx_data[93] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA93
in_pld_tx_data[94] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA94
in_pld_tx_data[95] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA95
in_pld_tx_data[96] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA96
in_pld_tx_data[97] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA97
in_pld_tx_data[98] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA98
in_pld_tx_data[99] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA99
in_pld_tx_data[100] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA100
in_pld_tx_data[101] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA101
in_pld_tx_data[102] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA102
in_pld_tx_data[103] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA103
in_pld_tx_data[104] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA104
in_pld_tx_data[105] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA105
in_pld_tx_data[106] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA106
in_pld_tx_data[107] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA107
in_pld_tx_data[108] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA108
in_pld_tx_data[109] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA109
in_pld_tx_data[110] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA110
in_pld_tx_data[111] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA111
in_pld_tx_data[112] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA112
in_pld_tx_data[113] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA113
in_pld_tx_data[114] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA114
in_pld_tx_data[115] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA115
in_pld_tx_data[116] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA116
in_pld_tx_data[117] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA117
in_pld_tx_data[118] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA118
in_pld_tx_data[119] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA119
in_pld_tx_data[120] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA120
in_pld_tx_data[121] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA121
in_pld_tx_data[122] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA122
in_pld_tx_data[123] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA123
in_pld_tx_data[124] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA124
in_pld_tx_data[125] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA125
in_pld_tx_data[126] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA126
in_pld_tx_data[127] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA127
in_pld_txelecidle => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TXELECIDLE
in_pld_uhsif_tx_clk => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_UHSIF_TX_CLK
in_pma_adapt_done => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_ADAPT_DONE
in_pma_clklow => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_CLKLOW
in_pma_fref => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_FREF
in_pma_hclk => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_HCLK
in_pma_pcie_sw_done[0] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_PCIE_SW_DONE
in_pma_pcie_sw_done[1] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_PCIE_SW_DONE1
in_pma_pfdmode_lock => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_PFDMODE_LOCK
in_pma_reserved_in[0] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_RESERVED_IN
in_pma_reserved_in[1] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_RESERVED_IN1
in_pma_reserved_in[2] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_RESERVED_IN2
in_pma_reserved_in[3] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_RESERVED_IN3
in_pma_reserved_in[4] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_RESERVED_IN4
in_pma_rx_clkdiv_user => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_CLKDIV_USER
in_pma_rx_detect_valid => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_DETECT_VALID
in_pma_rx_found => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_FOUND
in_pma_rx_pma_clk => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_CLK
in_pma_rx_pma_data[0] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA
in_pma_rx_pma_data[1] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA1
in_pma_rx_pma_data[2] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA2
in_pma_rx_pma_data[3] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA3
in_pma_rx_pma_data[4] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA4
in_pma_rx_pma_data[5] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA5
in_pma_rx_pma_data[6] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA6
in_pma_rx_pma_data[7] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA7
in_pma_rx_pma_data[8] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA8
in_pma_rx_pma_data[9] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA9
in_pma_rx_pma_data[10] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA10
in_pma_rx_pma_data[11] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA11
in_pma_rx_pma_data[12] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA12
in_pma_rx_pma_data[13] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA13
in_pma_rx_pma_data[14] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA14
in_pma_rx_pma_data[15] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA15
in_pma_rx_pma_data[16] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA16
in_pma_rx_pma_data[17] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA17
in_pma_rx_pma_data[18] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA18
in_pma_rx_pma_data[19] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA19
in_pma_rx_pma_data[20] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA20
in_pma_rx_pma_data[21] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA21
in_pma_rx_pma_data[22] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA22
in_pma_rx_pma_data[23] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA23
in_pma_rx_pma_data[24] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA24
in_pma_rx_pma_data[25] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA25
in_pma_rx_pma_data[26] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA26
in_pma_rx_pma_data[27] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA27
in_pma_rx_pma_data[28] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA28
in_pma_rx_pma_data[29] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA29
in_pma_rx_pma_data[30] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA30
in_pma_rx_pma_data[31] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA31
in_pma_rx_pma_data[32] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA32
in_pma_rx_pma_data[33] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA33
in_pma_rx_pma_data[34] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA34
in_pma_rx_pma_data[35] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA35
in_pma_rx_pma_data[36] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA36
in_pma_rx_pma_data[37] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA37
in_pma_rx_pma_data[38] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA38
in_pma_rx_pma_data[39] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA39
in_pma_rx_pma_data[40] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA40
in_pma_rx_pma_data[41] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA41
in_pma_rx_pma_data[42] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA42
in_pma_rx_pma_data[43] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA43
in_pma_rx_pma_data[44] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA44
in_pma_rx_pma_data[45] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA45
in_pma_rx_pma_data[46] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA46
in_pma_rx_pma_data[47] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA47
in_pma_rx_pma_data[48] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA48
in_pma_rx_pma_data[49] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA49
in_pma_rx_pma_data[50] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA50
in_pma_rx_pma_data[51] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA51
in_pma_rx_pma_data[52] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA52
in_pma_rx_pma_data[53] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA53
in_pma_rx_pma_data[54] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA54
in_pma_rx_pma_data[55] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA55
in_pma_rx_pma_data[56] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA56
in_pma_rx_pma_data[57] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA57
in_pma_rx_pma_data[58] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA58
in_pma_rx_pma_data[59] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA59
in_pma_rx_pma_data[60] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA60
in_pma_rx_pma_data[61] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA61
in_pma_rx_pma_data[62] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA62
in_pma_rx_pma_data[63] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA63
in_pma_rx_signal_ok => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_SIGNAL_OK
in_pma_rxpll_lock => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RXPLL_LOCK
in_pma_signal_det => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_SIGNAL_DET
in_pma_signal_det => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_SIGNAL_DET
in_pma_testbus[0] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_TESTBUS
in_pma_testbus[1] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_TESTBUS1
in_pma_testbus[2] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_TESTBUS2
in_pma_testbus[3] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_TESTBUS3
in_pma_testbus[4] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_TESTBUS4
in_pma_testbus[5] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_TESTBUS5
in_pma_testbus[6] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_TESTBUS6
in_pma_testbus[7] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_TESTBUS7
in_pma_tx_clkdiv_user => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_PMA_TX_CLKDIV_USER
in_pma_tx_pma_clk => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_TX_PMA_CLK
in_pma_tx_pma_clk => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_PMA_TX_PMA_CLK
out_avmmreaddata_hssi_10g_rx_pcs[0] <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_10g_rx_pcs[1] <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_10g_rx_pcs[2] <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_10g_rx_pcs[3] <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_10g_rx_pcs[4] <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_10g_rx_pcs[5] <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_10g_rx_pcs[6] <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_10g_rx_pcs[7] <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_10g_tx_pcs[0] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_10g_tx_pcs[1] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_10g_tx_pcs[2] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_10g_tx_pcs[3] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_10g_tx_pcs[4] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_10g_tx_pcs[5] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_10g_tx_pcs[6] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_10g_tx_pcs[7] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_8g_rx_pcs[0] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_8g_rx_pcs[1] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_8g_rx_pcs[2] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_8g_rx_pcs[3] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_8g_rx_pcs[4] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_8g_rx_pcs[5] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_8g_rx_pcs[6] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_8g_rx_pcs[7] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_8g_tx_pcs[0] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_8g_tx_pcs[1] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_8g_tx_pcs[2] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_8g_tx_pcs[3] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_8g_tx_pcs[4] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_8g_tx_pcs[5] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_8g_tx_pcs[6] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_8g_tx_pcs[7] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_common_pcs_pma_interface[0] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_AVMMREADDATA
out_avmmreaddata_hssi_common_pcs_pma_interface[1] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_AVMMREADDATA1
out_avmmreaddata_hssi_common_pcs_pma_interface[2] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_AVMMREADDATA2
out_avmmreaddata_hssi_common_pcs_pma_interface[3] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_AVMMREADDATA3
out_avmmreaddata_hssi_common_pcs_pma_interface[4] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_AVMMREADDATA4
out_avmmreaddata_hssi_common_pcs_pma_interface[5] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_AVMMREADDATA5
out_avmmreaddata_hssi_common_pcs_pma_interface[6] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_AVMMREADDATA6
out_avmmreaddata_hssi_common_pcs_pma_interface[7] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_AVMMREADDATA7
out_avmmreaddata_hssi_common_pld_pcs_interface[0] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_AVMMREADDATA
out_avmmreaddata_hssi_common_pld_pcs_interface[1] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_AVMMREADDATA1
out_avmmreaddata_hssi_common_pld_pcs_interface[2] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_AVMMREADDATA2
out_avmmreaddata_hssi_common_pld_pcs_interface[3] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_AVMMREADDATA3
out_avmmreaddata_hssi_common_pld_pcs_interface[4] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_AVMMREADDATA4
out_avmmreaddata_hssi_common_pld_pcs_interface[5] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_AVMMREADDATA5
out_avmmreaddata_hssi_common_pld_pcs_interface[6] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_AVMMREADDATA6
out_avmmreaddata_hssi_common_pld_pcs_interface[7] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_AVMMREADDATA7
out_avmmreaddata_hssi_fifo_rx_pcs[0] <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_fifo_rx_pcs[1] <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_fifo_rx_pcs[2] <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_fifo_rx_pcs[3] <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_fifo_rx_pcs[4] <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_fifo_rx_pcs[5] <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_fifo_rx_pcs[6] <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_fifo_rx_pcs[7] <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_fifo_tx_pcs[0] <= gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_fifo_tx_pcs[1] <= gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_fifo_tx_pcs[2] <= gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_fifo_tx_pcs[3] <= gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_fifo_tx_pcs[4] <= gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_fifo_tx_pcs[5] <= gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_fifo_tx_pcs[6] <= gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_fifo_tx_pcs[7] <= gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_gen3_rx_pcs[0] <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_gen3_rx_pcs[1] <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_gen3_rx_pcs[2] <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_gen3_rx_pcs[3] <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_gen3_rx_pcs[4] <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_gen3_rx_pcs[5] <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_gen3_rx_pcs[6] <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_gen3_rx_pcs[7] <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_gen3_tx_pcs[0] <= gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_gen3_tx_pcs[1] <= gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_gen3_tx_pcs[2] <= gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_gen3_tx_pcs[3] <= gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_gen3_tx_pcs[4] <= gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_gen3_tx_pcs[5] <= gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_gen3_tx_pcs[6] <= gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_gen3_tx_pcs[7] <= gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_krfec_rx_pcs[0] <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_krfec_rx_pcs[1] <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_krfec_rx_pcs[2] <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_krfec_rx_pcs[3] <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_krfec_rx_pcs[4] <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_krfec_rx_pcs[5] <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_krfec_rx_pcs[6] <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_krfec_rx_pcs[7] <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_krfec_tx_pcs[0] <= gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_krfec_tx_pcs[1] <= gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_krfec_tx_pcs[2] <= gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_krfec_tx_pcs[3] <= gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_krfec_tx_pcs[4] <= gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_krfec_tx_pcs[5] <= gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_krfec_tx_pcs[6] <= gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_krfec_tx_pcs[7] <= gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_pipe_gen1_2[0] <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_AVMMREADDATA
out_avmmreaddata_hssi_pipe_gen1_2[1] <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_AVMMREADDATA1
out_avmmreaddata_hssi_pipe_gen1_2[2] <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_AVMMREADDATA2
out_avmmreaddata_hssi_pipe_gen1_2[3] <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_AVMMREADDATA3
out_avmmreaddata_hssi_pipe_gen1_2[4] <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_AVMMREADDATA4
out_avmmreaddata_hssi_pipe_gen1_2[5] <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_AVMMREADDATA5
out_avmmreaddata_hssi_pipe_gen1_2[6] <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_AVMMREADDATA6
out_avmmreaddata_hssi_pipe_gen1_2[7] <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_AVMMREADDATA7
out_avmmreaddata_hssi_pipe_gen3[0] <= gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.O_AVMMREADDATA
out_avmmreaddata_hssi_pipe_gen3[1] <= gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.O_AVMMREADDATA1
out_avmmreaddata_hssi_pipe_gen3[2] <= gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.O_AVMMREADDATA2
out_avmmreaddata_hssi_pipe_gen3[3] <= gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.O_AVMMREADDATA3
out_avmmreaddata_hssi_pipe_gen3[4] <= gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.O_AVMMREADDATA4
out_avmmreaddata_hssi_pipe_gen3[5] <= gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.O_AVMMREADDATA5
out_avmmreaddata_hssi_pipe_gen3[6] <= gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.O_AVMMREADDATA6
out_avmmreaddata_hssi_pipe_gen3[7] <= gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.O_AVMMREADDATA7
out_avmmreaddata_hssi_rx_pcs_pma_interface[0] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_AVMMREADDATA
out_avmmreaddata_hssi_rx_pcs_pma_interface[1] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_AVMMREADDATA1
out_avmmreaddata_hssi_rx_pcs_pma_interface[2] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_AVMMREADDATA2
out_avmmreaddata_hssi_rx_pcs_pma_interface[3] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_AVMMREADDATA3
out_avmmreaddata_hssi_rx_pcs_pma_interface[4] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_AVMMREADDATA4
out_avmmreaddata_hssi_rx_pcs_pma_interface[5] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_AVMMREADDATA5
out_avmmreaddata_hssi_rx_pcs_pma_interface[6] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_AVMMREADDATA6
out_avmmreaddata_hssi_rx_pcs_pma_interface[7] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_AVMMREADDATA7
out_avmmreaddata_hssi_rx_pld_pcs_interface[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_AVMMREADDATA
out_avmmreaddata_hssi_rx_pld_pcs_interface[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_AVMMREADDATA1
out_avmmreaddata_hssi_rx_pld_pcs_interface[2] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_AVMMREADDATA2
out_avmmreaddata_hssi_rx_pld_pcs_interface[3] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_AVMMREADDATA3
out_avmmreaddata_hssi_rx_pld_pcs_interface[4] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_AVMMREADDATA4
out_avmmreaddata_hssi_rx_pld_pcs_interface[5] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_AVMMREADDATA5
out_avmmreaddata_hssi_rx_pld_pcs_interface[6] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_AVMMREADDATA6
out_avmmreaddata_hssi_rx_pld_pcs_interface[7] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_AVMMREADDATA7
out_avmmreaddata_hssi_tx_pcs_pma_interface[0] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_AVMMREADDATA
out_avmmreaddata_hssi_tx_pcs_pma_interface[1] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_AVMMREADDATA1
out_avmmreaddata_hssi_tx_pcs_pma_interface[2] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_AVMMREADDATA2
out_avmmreaddata_hssi_tx_pcs_pma_interface[3] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_AVMMREADDATA3
out_avmmreaddata_hssi_tx_pcs_pma_interface[4] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_AVMMREADDATA4
out_avmmreaddata_hssi_tx_pcs_pma_interface[5] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_AVMMREADDATA5
out_avmmreaddata_hssi_tx_pcs_pma_interface[6] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_AVMMREADDATA6
out_avmmreaddata_hssi_tx_pcs_pma_interface[7] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_AVMMREADDATA7
out_avmmreaddata_hssi_tx_pld_pcs_interface[0] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_AVMMREADDATA
out_avmmreaddata_hssi_tx_pld_pcs_interface[1] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_AVMMREADDATA1
out_avmmreaddata_hssi_tx_pld_pcs_interface[2] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_AVMMREADDATA2
out_avmmreaddata_hssi_tx_pld_pcs_interface[3] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_AVMMREADDATA3
out_avmmreaddata_hssi_tx_pld_pcs_interface[4] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_AVMMREADDATA4
out_avmmreaddata_hssi_tx_pld_pcs_interface[5] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_AVMMREADDATA5
out_avmmreaddata_hssi_tx_pld_pcs_interface[6] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_AVMMREADDATA6
out_avmmreaddata_hssi_tx_pld_pcs_interface[7] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_AVMMREADDATA7
out_blockselect_hssi_10g_rx_pcs <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_BLOCKSELECT
out_blockselect_hssi_10g_tx_pcs <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_BLOCKSELECT
out_blockselect_hssi_8g_rx_pcs <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_BLOCKSELECT
out_blockselect_hssi_8g_tx_pcs <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_BLOCKSELECT
out_blockselect_hssi_common_pcs_pma_interface <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_BLOCKSELECT
out_blockselect_hssi_common_pld_pcs_interface <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_BLOCKSELECT
out_blockselect_hssi_fifo_rx_pcs <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_BLOCKSELECT
out_blockselect_hssi_fifo_tx_pcs <= gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.O_BLOCKSELECT
out_blockselect_hssi_gen3_rx_pcs <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_BLOCKSELECT
out_blockselect_hssi_gen3_tx_pcs <= gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.O_BLOCKSELECT
out_blockselect_hssi_krfec_rx_pcs <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_BLOCKSELECT
out_blockselect_hssi_krfec_tx_pcs <= gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.O_BLOCKSELECT
out_blockselect_hssi_pipe_gen1_2 <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_BLOCKSELECT
out_blockselect_hssi_pipe_gen3 <= gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.O_BLOCKSELECT
out_blockselect_hssi_rx_pcs_pma_interface <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_BLOCKSELECT
out_blockselect_hssi_rx_pld_pcs_interface <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_BLOCKSELECT
out_blockselect_hssi_tx_pcs_pma_interface <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_BLOCKSELECT
out_blockselect_hssi_tx_pld_pcs_interface <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_BLOCKSELECT
out_bond_pcs10g_out_bot[0] <= <GND>
out_bond_pcs10g_out_bot[1] <= <GND>
out_bond_pcs10g_out_bot[2] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_DISTDWN_OUT_DV
out_bond_pcs10g_out_bot[3] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_DISTDWN_OUT_WREN
out_bond_pcs10g_out_bot[4] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_DISTDWN_OUT_RDEN
out_bond_pcs10g_out_top[0] <= <GND>
out_bond_pcs10g_out_top[1] <= <GND>
out_bond_pcs10g_out_top[2] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_DISTUP_OUT_DV
out_bond_pcs10g_out_top[3] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_DISTUP_OUT_WREN
out_bond_pcs10g_out_top[4] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_DISTUP_OUT_RDEN
out_bond_pcs8g_out_bot[0] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RX_DIV_SYNC_OUT_CHNL_DOWN
out_bond_pcs8g_out_bot[1] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RX_DIV_SYNC_OUT_CHNL_DOWN1
out_bond_pcs8g_out_bot[2] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_WR_ENABLE_OUT_CHNL_DOWN
out_bond_pcs8g_out_bot[3] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RD_ENABLE_OUT_CHNL_DOWN
out_bond_pcs8g_out_bot[4] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RX_WE_OUT_CHNL_DOWN
out_bond_pcs8g_out_bot[5] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RX_WE_OUT_CHNL_DOWN1
out_bond_pcs8g_out_bot[6] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_TX_DIV_SYNC_OUT_CHNL_DOWN
out_bond_pcs8g_out_bot[7] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_TX_DIV_SYNC_OUT_CHNL_DOWN1
out_bond_pcs8g_out_bot[8] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_WR_ENABLE_OUT_CHNL_DOWN
out_bond_pcs8g_out_bot[9] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_RD_ENABLE_OUT_CHNL_DOWN
out_bond_pcs8g_out_bot[10] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_FIFO_SELECT_OUT_CHNL_DOWN
out_bond_pcs8g_out_bot[11] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_FIFO_SELECT_OUT_CHNL_DOWN1
out_bond_pcs8g_out_bot[12] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RESET_PC_PTRS_OUT_CHNL_DOWN
out_bond_pcs8g_out_top[0] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RX_DIV_SYNC_OUT_CHNL_UP
out_bond_pcs8g_out_top[1] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RX_DIV_SYNC_OUT_CHNL_UP1
out_bond_pcs8g_out_top[2] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_WR_ENABLE_OUT_CHNL_UP
out_bond_pcs8g_out_top[3] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RD_ENABLE_OUT_CHNL_UP
out_bond_pcs8g_out_top[4] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RX_WE_OUT_CHNL_UP
out_bond_pcs8g_out_top[5] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RX_WE_OUT_CHNL_UP1
out_bond_pcs8g_out_top[6] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_TX_DIV_SYNC_OUT_CHNL_UP
out_bond_pcs8g_out_top[7] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_TX_DIV_SYNC_OUT_CHNL_UP1
out_bond_pcs8g_out_top[8] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_WR_ENABLE_OUT_CHNL_UP
out_bond_pcs8g_out_top[9] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_RD_ENABLE_OUT_CHNL_UP
out_bond_pcs8g_out_top[10] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_FIFO_SELECT_OUT_CHNL_UP
out_bond_pcs8g_out_top[11] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_FIFO_SELECT_OUT_CHNL_UP1
out_bond_pcs8g_out_top[12] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RESET_PC_PTRS_OUT_CHNL_UP
out_bond_pmaif_out_bot[0] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN
out_bond_pmaif_out_bot[1] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN1
out_bond_pmaif_out_bot[2] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN2
out_bond_pmaif_out_bot[3] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN3
out_bond_pmaif_out_bot[4] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN4
out_bond_pmaif_out_bot[5] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN5
out_bond_pmaif_out_bot[6] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN6
out_bond_pmaif_out_bot[7] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN7
out_bond_pmaif_out_bot[8] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN8
out_bond_pmaif_out_bot[9] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN9
out_bond_pmaif_out_bot[10] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN10
out_bond_pmaif_out_bot[11] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN11
out_bond_pmaif_out_top[0] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP
out_bond_pmaif_out_top[1] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP1
out_bond_pmaif_out_top[2] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP2
out_bond_pmaif_out_top[3] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP3
out_bond_pmaif_out_top[4] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP4
out_bond_pmaif_out_top[5] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP5
out_bond_pmaif_out_top[6] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP6
out_bond_pmaif_out_top[7] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP7
out_bond_pmaif_out_top[8] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP8
out_bond_pmaif_out_top[9] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP9
out_bond_pmaif_out_top[10] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP10
out_bond_pmaif_out_top[11] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP11
out_hip_clk_out[0] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_HIP_TX_CLK
out_hip_clk_out[1] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_CMN_CLK
out_hip_clk_out[2] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_CMN_CLK1
out_hip_ctrl_out[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_CTRL
out_hip_ctrl_out[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_CTRL1
out_hip_ctrl_out[2] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_CMN_CTRL
out_hip_ctrl_out[3] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_CMN_CTRL1
out_hip_ctrl_out[4] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_CMN_CTRL2
out_hip_ctrl_out[5] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_CMN_CTRL3
out_hip_ctrl_out[6] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_CMN_CTRL4
out_hip_ctrl_out[7] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_CMN_CTRL5
out_hip_iocsr_rdy <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_IOCSR_RDY
out_hip_iocsr_rdy_dly <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_IOCSR_RDY_DLY
out_hip_nfrzdrv <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_NFRZDRV
out_hip_npor <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_NPOR
out_hip_rx_data[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA
out_hip_rx_data[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA1
out_hip_rx_data[2] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA2
out_hip_rx_data[3] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA3
out_hip_rx_data[4] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA4
out_hip_rx_data[5] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA5
out_hip_rx_data[6] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA6
out_hip_rx_data[7] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA7
out_hip_rx_data[8] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA8
out_hip_rx_data[9] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA9
out_hip_rx_data[10] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA10
out_hip_rx_data[11] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA11
out_hip_rx_data[12] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA12
out_hip_rx_data[13] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA13
out_hip_rx_data[14] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA14
out_hip_rx_data[15] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA15
out_hip_rx_data[16] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA16
out_hip_rx_data[17] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA17
out_hip_rx_data[18] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA18
out_hip_rx_data[19] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA19
out_hip_rx_data[20] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA20
out_hip_rx_data[21] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA21
out_hip_rx_data[22] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA22
out_hip_rx_data[23] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA23
out_hip_rx_data[24] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA24
out_hip_rx_data[25] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA25
out_hip_rx_data[26] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA26
out_hip_rx_data[27] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA27
out_hip_rx_data[28] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA28
out_hip_rx_data[29] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA29
out_hip_rx_data[30] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA30
out_hip_rx_data[31] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA31
out_hip_rx_data[32] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA32
out_hip_rx_data[33] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA33
out_hip_rx_data[34] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA34
out_hip_rx_data[35] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA35
out_hip_rx_data[36] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA36
out_hip_rx_data[37] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA37
out_hip_rx_data[38] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA38
out_hip_rx_data[39] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA39
out_hip_rx_data[40] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA40
out_hip_rx_data[41] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA41
out_hip_rx_data[42] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA42
out_hip_rx_data[43] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA43
out_hip_rx_data[44] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA44
out_hip_rx_data[45] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA45
out_hip_rx_data[46] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA46
out_hip_rx_data[47] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA47
out_hip_rx_data[48] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA48
out_hip_rx_data[49] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA49
out_hip_rx_data[50] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA50
out_hip_usermode <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_USERMODE
out_pld_10g_krfec_rx_blk_lock <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_KRFEC_RX_BLK_LOCK
out_pld_10g_krfec_rx_diag_data_status[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_KRFEC_RX_DIAG_DATA_STATUS
out_pld_10g_krfec_rx_diag_data_status[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_KRFEC_RX_DIAG_DATA_STATUS1
out_pld_10g_krfec_rx_frame <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_KRFEC_RX_FRAME
out_pld_10g_krfec_tx_frame <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_10G_KRFEC_TX_FRAME
out_pld_10g_rx_align_val <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_ALIGN_VAL
out_pld_10g_rx_crc32_err <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_CRC32_ERR
out_pld_10g_rx_data_valid <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_DATA_VALID
out_pld_10g_rx_empty <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_EMPTY
out_pld_10g_rx_fifo_del <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_FIFO_DEL
out_pld_10g_rx_fifo_insert <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_FIFO_INSERT
out_pld_10g_rx_fifo_num[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_FIFO_NUM
out_pld_10g_rx_fifo_num[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_FIFO_NUM1
out_pld_10g_rx_fifo_num[2] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_FIFO_NUM2
out_pld_10g_rx_fifo_num[3] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_FIFO_NUM3
out_pld_10g_rx_fifo_num[4] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_FIFO_NUM4
out_pld_10g_rx_frame_lock <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_FRAME_LOCK
out_pld_10g_rx_hi_ber <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_HI_BER
out_pld_10g_rx_oflw_err <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_OFLW_ERR
out_pld_10g_rx_pempty <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_PEMPTY
out_pld_10g_rx_pfull <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_PFULL
out_pld_10g_tx_burst_en_exe <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_10G_TX_BURST_EN_EXE
out_pld_10g_tx_empty <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_10G_TX_EMPTY
out_pld_10g_tx_fifo_num[0] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_10G_TX_FIFO_NUM
out_pld_10g_tx_fifo_num[1] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_10G_TX_FIFO_NUM1
out_pld_10g_tx_fifo_num[2] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_10G_TX_FIFO_NUM2
out_pld_10g_tx_fifo_num[3] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_10G_TX_FIFO_NUM3
out_pld_10g_tx_full <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_10G_TX_FULL
out_pld_10g_tx_pempty <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_10G_TX_PEMPTY
out_pld_10g_tx_pfull <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_10G_TX_PFULL
out_pld_10g_tx_wordslip_exe <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_10G_TX_WORDSLIP_EXE
out_pld_8g_a1a2_k1k2_flag[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_A1A2_K1K2_FLAG
out_pld_8g_a1a2_k1k2_flag[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_A1A2_K1K2_FLAG1
out_pld_8g_a1a2_k1k2_flag[2] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_A1A2_K1K2_FLAG2
out_pld_8g_a1a2_k1k2_flag[3] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_A1A2_K1K2_FLAG3
out_pld_8g_empty_rmf <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_EMPTY_RMF
out_pld_8g_empty_rx <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_EMPTY_RX
out_pld_8g_empty_tx <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_8G_EMPTY_TX
out_pld_8g_full_rmf <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_FULL_RMF
out_pld_8g_full_rx <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_FULL_RX
out_pld_8g_full_tx <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_8G_FULL_TX
out_pld_8g_rxelecidle <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_RXELECIDLE
out_pld_8g_signal_detect_out <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_SIGNAL_DETECT_OUT
out_pld_8g_wa_boundary[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_WA_BOUNDARY
out_pld_8g_wa_boundary[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_WA_BOUNDARY1
out_pld_8g_wa_boundary[2] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_WA_BOUNDARY2
out_pld_8g_wa_boundary[3] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_WA_BOUNDARY3
out_pld_8g_wa_boundary[4] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_WA_BOUNDARY4
out_pld_krfec_tx_alignment <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_KRFEC_TX_ALIGNMENT
out_pld_pcs_rx_clk_out <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_PCS_RX_CLK_OUT
out_pld_pcs_tx_clk_out <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_PCS_TX_CLK_OUT
out_pld_pma_adapt_done <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_ADAPT_DONE
out_pld_pma_clkdiv_rx_user <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_PMA_CLKDIV_RX_USER
out_pld_pma_clkdiv_tx_user <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_PMA_CLKDIV_TX_USER
out_pld_pma_clklow <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_CLKLOW
out_pld_pma_fref <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_FREF
out_pld_pma_hclk <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_HCLK
out_pld_pma_pcie_sw_done[0] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_PCIE_SW_DONE
out_pld_pma_pcie_sw_done[1] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_PCIE_SW_DONE1
out_pld_pma_pfdmode_lock <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_PFDMODE_LOCK
out_pld_pma_reserved_in[0] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_RESERVED_IN
out_pld_pma_reserved_in[1] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_RESERVED_IN1
out_pld_pma_reserved_in[2] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_RESERVED_IN2
out_pld_pma_reserved_in[3] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_RESERVED_IN3
out_pld_pma_reserved_in[4] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_RESERVED_IN4
out_pld_pma_rx_clk_out <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_PMA_RX_CLK_OUT
out_pld_pma_rx_detect_valid <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_RX_DETECT_VALID
out_pld_pma_rx_found <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_RX_FOUND
out_pld_pma_rxpll_lock <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_RXPLL_LOCK
out_pld_pma_signal_ok <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_PMA_SIGNAL_OK
out_pld_pma_testbus[0] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_TESTBUS
out_pld_pma_testbus[1] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_TESTBUS1
out_pld_pma_testbus[2] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_TESTBUS2
out_pld_pma_testbus[3] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_TESTBUS3
out_pld_pma_testbus[4] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_TESTBUS4
out_pld_pma_testbus[5] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_TESTBUS5
out_pld_pma_testbus[6] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_TESTBUS6
out_pld_pma_testbus[7] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_TESTBUS7
out_pld_pma_tx_clk_out <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_PMA_TX_CLK_OUT
out_pld_pmaif_mask_tx_pll <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMAIF_MASK_TX_PLL
out_pld_reserved_out[0] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT
out_pld_reserved_out[1] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT1
out_pld_reserved_out[2] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT2
out_pld_reserved_out[3] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT3
out_pld_reserved_out[4] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT4
out_pld_reserved_out[5] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT5
out_pld_reserved_out[6] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT6
out_pld_reserved_out[7] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT7
out_pld_reserved_out[8] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT8
out_pld_reserved_out[9] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT9
out_pld_rx_control[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL
out_pld_rx_control[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL1
out_pld_rx_control[2] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL2
out_pld_rx_control[3] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL3
out_pld_rx_control[4] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL4
out_pld_rx_control[5] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL5
out_pld_rx_control[6] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL6
out_pld_rx_control[7] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL7
out_pld_rx_control[8] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL8
out_pld_rx_control[9] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL9
out_pld_rx_control[10] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL10
out_pld_rx_control[11] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL11
out_pld_rx_control[12] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL12
out_pld_rx_control[13] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL13
out_pld_rx_control[14] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL14
out_pld_rx_control[15] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL15
out_pld_rx_control[16] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL16
out_pld_rx_control[17] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL17
out_pld_rx_control[18] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL18
out_pld_rx_control[19] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL19
out_pld_rx_data[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA
out_pld_rx_data[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA1
out_pld_rx_data[2] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA2
out_pld_rx_data[3] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA3
out_pld_rx_data[4] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA4
out_pld_rx_data[5] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA5
out_pld_rx_data[6] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA6
out_pld_rx_data[7] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA7
out_pld_rx_data[8] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA8
out_pld_rx_data[9] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA9
out_pld_rx_data[10] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA10
out_pld_rx_data[11] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA11
out_pld_rx_data[12] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA12
out_pld_rx_data[13] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA13
out_pld_rx_data[14] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA14
out_pld_rx_data[15] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA15
out_pld_rx_data[16] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA16
out_pld_rx_data[17] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA17
out_pld_rx_data[18] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA18
out_pld_rx_data[19] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA19
out_pld_rx_data[20] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA20
out_pld_rx_data[21] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA21
out_pld_rx_data[22] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA22
out_pld_rx_data[23] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA23
out_pld_rx_data[24] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA24
out_pld_rx_data[25] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA25
out_pld_rx_data[26] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA26
out_pld_rx_data[27] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA27
out_pld_rx_data[28] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA28
out_pld_rx_data[29] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA29
out_pld_rx_data[30] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA30
out_pld_rx_data[31] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA31
out_pld_rx_data[32] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA32
out_pld_rx_data[33] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA33
out_pld_rx_data[34] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA34
out_pld_rx_data[35] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA35
out_pld_rx_data[36] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA36
out_pld_rx_data[37] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA37
out_pld_rx_data[38] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA38
out_pld_rx_data[39] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA39
out_pld_rx_data[40] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA40
out_pld_rx_data[41] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA41
out_pld_rx_data[42] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA42
out_pld_rx_data[43] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA43
out_pld_rx_data[44] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA44
out_pld_rx_data[45] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA45
out_pld_rx_data[46] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA46
out_pld_rx_data[47] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA47
out_pld_rx_data[48] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA48
out_pld_rx_data[49] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA49
out_pld_rx_data[50] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA50
out_pld_rx_data[51] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA51
out_pld_rx_data[52] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA52
out_pld_rx_data[53] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA53
out_pld_rx_data[54] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA54
out_pld_rx_data[55] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA55
out_pld_rx_data[56] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA56
out_pld_rx_data[57] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA57
out_pld_rx_data[58] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA58
out_pld_rx_data[59] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA59
out_pld_rx_data[60] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA60
out_pld_rx_data[61] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA61
out_pld_rx_data[62] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA62
out_pld_rx_data[63] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA63
out_pld_rx_data[64] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA64
out_pld_rx_data[65] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA65
out_pld_rx_data[66] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA66
out_pld_rx_data[67] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA67
out_pld_rx_data[68] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA68
out_pld_rx_data[69] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA69
out_pld_rx_data[70] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA70
out_pld_rx_data[71] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA71
out_pld_rx_data[72] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA72
out_pld_rx_data[73] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA73
out_pld_rx_data[74] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA74
out_pld_rx_data[75] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA75
out_pld_rx_data[76] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA76
out_pld_rx_data[77] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA77
out_pld_rx_data[78] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA78
out_pld_rx_data[79] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA79
out_pld_rx_data[80] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA80
out_pld_rx_data[81] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA81
out_pld_rx_data[82] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA82
out_pld_rx_data[83] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA83
out_pld_rx_data[84] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA84
out_pld_rx_data[85] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA85
out_pld_rx_data[86] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA86
out_pld_rx_data[87] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA87
out_pld_rx_data[88] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA88
out_pld_rx_data[89] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA89
out_pld_rx_data[90] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA90
out_pld_rx_data[91] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA91
out_pld_rx_data[92] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA92
out_pld_rx_data[93] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA93
out_pld_rx_data[94] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA94
out_pld_rx_data[95] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA95
out_pld_rx_data[96] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA96
out_pld_rx_data[97] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA97
out_pld_rx_data[98] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA98
out_pld_rx_data[99] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA99
out_pld_rx_data[100] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA100
out_pld_rx_data[101] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA101
out_pld_rx_data[102] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA102
out_pld_rx_data[103] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA103
out_pld_rx_data[104] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA104
out_pld_rx_data[105] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA105
out_pld_rx_data[106] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA106
out_pld_rx_data[107] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA107
out_pld_rx_data[108] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA108
out_pld_rx_data[109] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA109
out_pld_rx_data[110] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA110
out_pld_rx_data[111] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA111
out_pld_rx_data[112] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA112
out_pld_rx_data[113] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA113
out_pld_rx_data[114] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA114
out_pld_rx_data[115] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA115
out_pld_rx_data[116] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA116
out_pld_rx_data[117] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA117
out_pld_rx_data[118] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA118
out_pld_rx_data[119] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA119
out_pld_rx_data[120] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA120
out_pld_rx_data[121] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA121
out_pld_rx_data[122] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA122
out_pld_rx_data[123] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA123
out_pld_rx_data[124] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA124
out_pld_rx_data[125] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA125
out_pld_rx_data[126] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA126
out_pld_rx_data[127] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA127
out_pld_rx_prbs_done <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_PRBS_DONE
out_pld_rx_prbs_err <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_PRBS_ERR
out_pld_test_data[0] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA
out_pld_test_data[1] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA1
out_pld_test_data[2] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA2
out_pld_test_data[3] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA3
out_pld_test_data[4] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA4
out_pld_test_data[5] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA5
out_pld_test_data[6] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA6
out_pld_test_data[7] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA7
out_pld_test_data[8] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA8
out_pld_test_data[9] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA9
out_pld_test_data[10] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA10
out_pld_test_data[11] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA11
out_pld_test_data[12] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA12
out_pld_test_data[13] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA13
out_pld_test_data[14] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA14
out_pld_test_data[15] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA15
out_pld_test_data[16] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA16
out_pld_test_data[17] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA17
out_pld_test_data[18] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA18
out_pld_test_data[19] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA19
out_pld_uhsif_lock <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_UHSIF_LOCK
out_pld_uhsif_tx_clk_out <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_UHSIF_TX_CLK_OUT
out_pma_adapt_start <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_ADAPT_START
out_pma_atpg_los_en_n <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_ATPG_LOS_EN_N
out_pma_csr_test_dis <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CSR_TEST_DIS
out_pma_current_coeff[0] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF
out_pma_current_coeff[1] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF1
out_pma_current_coeff[2] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF2
out_pma_current_coeff[3] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF3
out_pma_current_coeff[4] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF4
out_pma_current_coeff[5] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF5
out_pma_current_coeff[6] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF6
out_pma_current_coeff[7] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF7
out_pma_current_coeff[8] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF8
out_pma_current_coeff[9] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF9
out_pma_current_coeff[10] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF10
out_pma_current_coeff[11] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF11
out_pma_current_coeff[12] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF12
out_pma_current_coeff[13] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF13
out_pma_current_coeff[14] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF14
out_pma_current_coeff[15] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF15
out_pma_current_coeff[16] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF16
out_pma_current_coeff[17] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF17
out_pma_current_rxpreset[0] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_RXPRESET
out_pma_current_rxpreset[1] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_RXPRESET1
out_pma_current_rxpreset[2] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_RXPRESET2
out_pma_early_eios <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_EARLY_EIOS
out_pma_eye_monitor[0] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_PMA_EYE_MONITOR
out_pma_eye_monitor[1] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_PMA_EYE_MONITOR1
out_pma_eye_monitor[2] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_PMA_EYE_MONITOR2
out_pma_eye_monitor[3] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_PMA_EYE_MONITOR3
out_pma_eye_monitor[4] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_PMA_EYE_MONITOR4
out_pma_eye_monitor[5] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_PMA_EYE_MONITOR5
out_pma_interface_select[0] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_INTERFACE_SELECT
out_pma_interface_select[1] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_INTERFACE_SELECT1
out_pma_ltd_b <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_LTD_B
out_pma_ltr <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_LTR
out_pma_nfrzdrv <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_NFRZDRV
out_pma_nrpi_freeze <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_NRPI_FREEZE
out_pma_pcie_switch[0] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_PCIE_SWITCH
out_pma_pcie_switch[1] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_PCIE_SWITCH1
out_pma_ppm_lock <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_PPM_LOCK
out_pma_reserved_out[0] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_RESERVED_OUT
out_pma_reserved_out[1] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_RESERVED_OUT1
out_pma_reserved_out[2] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_RESERVED_OUT2
out_pma_reserved_out[3] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_RESERVED_OUT3
out_pma_reserved_out[4] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_RESERVED_OUT4
out_pma_rs_lpbk_b <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_RS_LPBK_B
out_pma_rx_clkslip <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_PMA_RX_CLKSLIP
out_pma_rx_qpi_pullup <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_RX_QPI_PULLUP
out_pma_rxpma_rstb <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_PMA_RXPMA_RSTB
out_pma_scan_mode_n <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_SCAN_MODE_N
out_pma_scan_shift_n <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_SCAN_SHIFT_N
out_pma_tx_bitslip <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_TX_BITSLIP
out_pma_tx_bonding_rstb <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_TX_BONDING_RSTB
out_pma_tx_elec_idle <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_ELEC_IDLE
out_pma_tx_pma_data[0] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA
out_pma_tx_pma_data[1] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA1
out_pma_tx_pma_data[2] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA2
out_pma_tx_pma_data[3] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA3
out_pma_tx_pma_data[4] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA4
out_pma_tx_pma_data[5] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA5
out_pma_tx_pma_data[6] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA6
out_pma_tx_pma_data[7] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA7
out_pma_tx_pma_data[8] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA8
out_pma_tx_pma_data[9] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA9
out_pma_tx_pma_data[10] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA10
out_pma_tx_pma_data[11] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA11
out_pma_tx_pma_data[12] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA12
out_pma_tx_pma_data[13] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA13
out_pma_tx_pma_data[14] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA14
out_pma_tx_pma_data[15] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA15
out_pma_tx_pma_data[16] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA16
out_pma_tx_pma_data[17] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA17
out_pma_tx_pma_data[18] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA18
out_pma_tx_pma_data[19] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA19
out_pma_tx_pma_data[20] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA20
out_pma_tx_pma_data[21] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA21
out_pma_tx_pma_data[22] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA22
out_pma_tx_pma_data[23] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA23
out_pma_tx_pma_data[24] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA24
out_pma_tx_pma_data[25] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA25
out_pma_tx_pma_data[26] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA26
out_pma_tx_pma_data[27] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA27
out_pma_tx_pma_data[28] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA28
out_pma_tx_pma_data[29] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA29
out_pma_tx_pma_data[30] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA30
out_pma_tx_pma_data[31] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA31
out_pma_tx_pma_data[32] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA32
out_pma_tx_pma_data[33] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA33
out_pma_tx_pma_data[34] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA34
out_pma_tx_pma_data[35] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA35
out_pma_tx_pma_data[36] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA36
out_pma_tx_pma_data[37] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA37
out_pma_tx_pma_data[38] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA38
out_pma_tx_pma_data[39] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA39
out_pma_tx_pma_data[40] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA40
out_pma_tx_pma_data[41] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA41
out_pma_tx_pma_data[42] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA42
out_pma_tx_pma_data[43] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA43
out_pma_tx_pma_data[44] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA44
out_pma_tx_pma_data[45] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA45
out_pma_tx_pma_data[46] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA46
out_pma_tx_pma_data[47] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA47
out_pma_tx_pma_data[48] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA48
out_pma_tx_pma_data[49] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA49
out_pma_tx_pma_data[50] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA50
out_pma_tx_pma_data[51] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA51
out_pma_tx_pma_data[52] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA52
out_pma_tx_pma_data[53] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA53
out_pma_tx_pma_data[54] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA54
out_pma_tx_pma_data[55] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA55
out_pma_tx_pma_data[56] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA56
out_pma_tx_pma_data[57] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA57
out_pma_tx_pma_data[58] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA58
out_pma_tx_pma_data[59] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA59
out_pma_tx_pma_data[60] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA60
out_pma_tx_pma_data[61] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA61
out_pma_tx_pma_data[62] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA62
out_pma_tx_pma_data[63] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA63
out_pma_tx_qpi_pulldn <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_TX_QPI_PULLDN
out_pma_tx_qpi_pullup <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_TX_QPI_PULLUP
out_pma_tx_txdetectrx <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_TX_TXDETECTRX
out_pma_txpma_rstb <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TXPMA_RSTB


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm
avmm_clk[0] => avmm_clk[0].IN1
avmm_reset[0] => avmm_reset[0].IN1
avmm_writedata[0] => always3.IN1
avmm_writedata[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA
avmm_writedata[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA1
avmm_writedata[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA2
avmm_writedata[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA3
avmm_writedata[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA4
avmm_writedata[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA5
avmm_writedata[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA6
avmm_writedata[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA7
avmm_address[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS
avmm_address[0] => Equal2.IN8
avmm_address[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS1
avmm_address[1] => Equal2.IN7
avmm_address[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS2
avmm_address[2] => Equal2.IN6
avmm_address[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS3
avmm_address[3] => Equal2.IN5
avmm_address[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS4
avmm_address[4] => Equal2.IN4
avmm_address[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS5
avmm_address[5] => Equal2.IN3
avmm_address[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS6
avmm_address[6] => Equal2.IN2
avmm_address[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS7
avmm_address[7] => Equal2.IN1
avmm_address[8] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS8
avmm_address[8] => Equal2.IN0
avmm_write[0] => always3.IN1
avmm_write[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITE
avmm_read[0] => always2.IN1
avmm_read[0] => avmm_waitrequest_read.IN1
avmm_read[0] => avmm_read_r[0].DATAIN
avmm_read[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMREAD
avmm_readdata[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA
avmm_readdata[1] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA1
avmm_readdata[2] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA2
avmm_readdata[3] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA3
avmm_readdata[4] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA4
avmm_readdata[5] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA5
avmm_readdata[6] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA6
avmm_readdata[7] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA7
avmm_waitrequest[0] <= avmm_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
avmm_busy[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMBUSY
hip_cal_done[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_HIPCALDONE
pld_cal_done[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_PLDCALDONE
chnl_pll_avmm_clk[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_CLKCHNL
chnl_pll_avmm_rstn[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_RSTNCHNL
chnl_pll_avmm_writedata[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL
chnl_pll_avmm_writedata[1] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL1
chnl_pll_avmm_writedata[2] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL2
chnl_pll_avmm_writedata[3] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL3
chnl_pll_avmm_writedata[4] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL4
chnl_pll_avmm_writedata[5] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL5
chnl_pll_avmm_writedata[6] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL6
chnl_pll_avmm_writedata[7] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL7
chnl_pll_avmm_address[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL
chnl_pll_avmm_address[1] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL1
chnl_pll_avmm_address[2] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL2
chnl_pll_avmm_address[3] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL3
chnl_pll_avmm_address[4] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL4
chnl_pll_avmm_address[5] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL5
chnl_pll_avmm_address[6] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL6
chnl_pll_avmm_address[7] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL7
chnl_pll_avmm_address[8] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL8
chnl_pll_avmm_write[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITECHNL
chnl_pll_avmm_read[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_READCHNL
pma_avmmreaddata_tx_ser[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL
pma_avmmreaddata_tx_ser[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL1
pma_avmmreaddata_tx_ser[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL2
pma_avmmreaddata_tx_ser[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL3
pma_avmmreaddata_tx_ser[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL4
pma_avmmreaddata_tx_ser[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL5
pma_avmmreaddata_tx_ser[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL6
pma_avmmreaddata_tx_ser[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL7
pma_avmmreaddata_tx_cgb[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL8
pma_avmmreaddata_tx_cgb[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL9
pma_avmmreaddata_tx_cgb[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL10
pma_avmmreaddata_tx_cgb[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL11
pma_avmmreaddata_tx_cgb[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL12
pma_avmmreaddata_tx_cgb[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL13
pma_avmmreaddata_tx_cgb[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL14
pma_avmmreaddata_tx_cgb[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL15
pma_avmmreaddata_tx_buf[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL16
pma_avmmreaddata_tx_buf[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL17
pma_avmmreaddata_tx_buf[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL18
pma_avmmreaddata_tx_buf[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL19
pma_avmmreaddata_tx_buf[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL20
pma_avmmreaddata_tx_buf[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL21
pma_avmmreaddata_tx_buf[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL22
pma_avmmreaddata_tx_buf[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL23
pma_avmmreaddata_rx_deser[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL24
pma_avmmreaddata_rx_deser[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL25
pma_avmmreaddata_rx_deser[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL26
pma_avmmreaddata_rx_deser[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL27
pma_avmmreaddata_rx_deser[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL28
pma_avmmreaddata_rx_deser[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL29
pma_avmmreaddata_rx_deser[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL30
pma_avmmreaddata_rx_deser[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL31
pma_avmmreaddata_rx_buf[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL32
pma_avmmreaddata_rx_buf[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL33
pma_avmmreaddata_rx_buf[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL34
pma_avmmreaddata_rx_buf[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL35
pma_avmmreaddata_rx_buf[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL36
pma_avmmreaddata_rx_buf[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL37
pma_avmmreaddata_rx_buf[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL38
pma_avmmreaddata_rx_buf[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL39
pma_avmmreaddata_rx_sd[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL40
pma_avmmreaddata_rx_sd[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL41
pma_avmmreaddata_rx_sd[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL42
pma_avmmreaddata_rx_sd[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL43
pma_avmmreaddata_rx_sd[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL44
pma_avmmreaddata_rx_sd[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL45
pma_avmmreaddata_rx_sd[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL46
pma_avmmreaddata_rx_sd[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL47
pma_avmmreaddata_rx_odi[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL48
pma_avmmreaddata_rx_odi[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL49
pma_avmmreaddata_rx_odi[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL50
pma_avmmreaddata_rx_odi[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL51
pma_avmmreaddata_rx_odi[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL52
pma_avmmreaddata_rx_odi[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL53
pma_avmmreaddata_rx_odi[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL54
pma_avmmreaddata_rx_odi[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL55
pma_avmmreaddata_rx_dfe[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL56
pma_avmmreaddata_rx_dfe[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL57
pma_avmmreaddata_rx_dfe[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL58
pma_avmmreaddata_rx_dfe[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL59
pma_avmmreaddata_rx_dfe[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL60
pma_avmmreaddata_rx_dfe[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL61
pma_avmmreaddata_rx_dfe[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL62
pma_avmmreaddata_rx_dfe[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL63
pma_avmmreaddata_cdr_pll[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL64
pma_avmmreaddata_cdr_pll[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL65
pma_avmmreaddata_cdr_pll[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL66
pma_avmmreaddata_cdr_pll[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL67
pma_avmmreaddata_cdr_pll[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL68
pma_avmmreaddata_cdr_pll[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL69
pma_avmmreaddata_cdr_pll[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL70
pma_avmmreaddata_cdr_pll[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL71
pma_avmmreaddata_cdr_refclk_select[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL72
pma_avmmreaddata_cdr_refclk_select[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL73
pma_avmmreaddata_cdr_refclk_select[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL74
pma_avmmreaddata_cdr_refclk_select[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL75
pma_avmmreaddata_cdr_refclk_select[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL76
pma_avmmreaddata_cdr_refclk_select[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL77
pma_avmmreaddata_cdr_refclk_select[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL78
pma_avmmreaddata_cdr_refclk_select[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL79
pma_avmmreaddata_pma_adapt[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL80
pma_avmmreaddata_pma_adapt[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL81
pma_avmmreaddata_pma_adapt[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL82
pma_avmmreaddata_pma_adapt[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL83
pma_avmmreaddata_pma_adapt[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL84
pma_avmmreaddata_pma_adapt[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL85
pma_avmmreaddata_pma_adapt[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL86
pma_avmmreaddata_pma_adapt[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL87
pma_blockselect_tx_ser[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT
pma_blockselect_tx_cgb[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT1
pma_blockselect_tx_buf[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT2
pma_blockselect_rx_deser[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT3
pma_blockselect_rx_buf[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT4
pma_blockselect_rx_sd[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT5
pma_blockselect_rx_odi[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT6
pma_blockselect_rx_dfe[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT7
pma_blockselect_cdr_pll[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT8
pma_blockselect_cdr_refclk_select[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT9
pma_blockselect_pma_adapt[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT10
pcs_avmmreaddata_8g_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL160
pcs_avmmreaddata_8g_rx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL161
pcs_avmmreaddata_8g_rx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL162
pcs_avmmreaddata_8g_rx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL163
pcs_avmmreaddata_8g_rx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL164
pcs_avmmreaddata_8g_rx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL165
pcs_avmmreaddata_8g_rx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL166
pcs_avmmreaddata_8g_rx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL167
pcs_avmmreaddata_pipe_gen1_2[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL168
pcs_avmmreaddata_pipe_gen1_2[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL169
pcs_avmmreaddata_pipe_gen1_2[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL170
pcs_avmmreaddata_pipe_gen1_2[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL171
pcs_avmmreaddata_pipe_gen1_2[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL172
pcs_avmmreaddata_pipe_gen1_2[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL173
pcs_avmmreaddata_pipe_gen1_2[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL174
pcs_avmmreaddata_pipe_gen1_2[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL175
pcs_avmmreaddata_8g_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL176
pcs_avmmreaddata_8g_tx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL177
pcs_avmmreaddata_8g_tx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL178
pcs_avmmreaddata_8g_tx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL179
pcs_avmmreaddata_8g_tx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL180
pcs_avmmreaddata_8g_tx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL181
pcs_avmmreaddata_8g_tx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL182
pcs_avmmreaddata_8g_tx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL183
pcs_avmmreaddata_10g_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL184
pcs_avmmreaddata_10g_rx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL185
pcs_avmmreaddata_10g_rx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL186
pcs_avmmreaddata_10g_rx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL187
pcs_avmmreaddata_10g_rx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL188
pcs_avmmreaddata_10g_rx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL189
pcs_avmmreaddata_10g_rx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL190
pcs_avmmreaddata_10g_rx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL191
pcs_avmmreaddata_10g_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL192
pcs_avmmreaddata_10g_tx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL193
pcs_avmmreaddata_10g_tx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL194
pcs_avmmreaddata_10g_tx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL195
pcs_avmmreaddata_10g_tx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL196
pcs_avmmreaddata_10g_tx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL197
pcs_avmmreaddata_10g_tx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL198
pcs_avmmreaddata_10g_tx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL199
pcs_avmmreaddata_gen3_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL200
pcs_avmmreaddata_gen3_rx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL201
pcs_avmmreaddata_gen3_rx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL202
pcs_avmmreaddata_gen3_rx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL203
pcs_avmmreaddata_gen3_rx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL204
pcs_avmmreaddata_gen3_rx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL205
pcs_avmmreaddata_gen3_rx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL206
pcs_avmmreaddata_gen3_rx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL207
pcs_avmmreaddata_pipe_gen3[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL208
pcs_avmmreaddata_pipe_gen3[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL209
pcs_avmmreaddata_pipe_gen3[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL210
pcs_avmmreaddata_pipe_gen3[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL211
pcs_avmmreaddata_pipe_gen3[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL212
pcs_avmmreaddata_pipe_gen3[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL213
pcs_avmmreaddata_pipe_gen3[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL214
pcs_avmmreaddata_pipe_gen3[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL215
pcs_avmmreaddata_gen3_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL216
pcs_avmmreaddata_gen3_tx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL217
pcs_avmmreaddata_gen3_tx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL218
pcs_avmmreaddata_gen3_tx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL219
pcs_avmmreaddata_gen3_tx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL220
pcs_avmmreaddata_gen3_tx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL221
pcs_avmmreaddata_gen3_tx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL222
pcs_avmmreaddata_gen3_tx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL223
pcs_avmmreaddata_krfec_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL224
pcs_avmmreaddata_krfec_rx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL225
pcs_avmmreaddata_krfec_rx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL226
pcs_avmmreaddata_krfec_rx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL227
pcs_avmmreaddata_krfec_rx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL228
pcs_avmmreaddata_krfec_rx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL229
pcs_avmmreaddata_krfec_rx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL230
pcs_avmmreaddata_krfec_rx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL231
pcs_avmmreaddata_krfec_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL232
pcs_avmmreaddata_krfec_tx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL233
pcs_avmmreaddata_krfec_tx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL234
pcs_avmmreaddata_krfec_tx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL235
pcs_avmmreaddata_krfec_tx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL236
pcs_avmmreaddata_krfec_tx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL237
pcs_avmmreaddata_krfec_tx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL238
pcs_avmmreaddata_krfec_tx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL239
pcs_avmmreaddata_fifo_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL240
pcs_avmmreaddata_fifo_rx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL241
pcs_avmmreaddata_fifo_rx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL242
pcs_avmmreaddata_fifo_rx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL243
pcs_avmmreaddata_fifo_rx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL244
pcs_avmmreaddata_fifo_rx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL245
pcs_avmmreaddata_fifo_rx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL246
pcs_avmmreaddata_fifo_rx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL247
pcs_avmmreaddata_fifo_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL248
pcs_avmmreaddata_fifo_tx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL249
pcs_avmmreaddata_fifo_tx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL250
pcs_avmmreaddata_fifo_tx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL251
pcs_avmmreaddata_fifo_tx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL252
pcs_avmmreaddata_fifo_tx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL253
pcs_avmmreaddata_fifo_tx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL254
pcs_avmmreaddata_fifo_tx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL255
pcs_avmmreaddata_rx_pcs_pld_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL256
pcs_avmmreaddata_rx_pcs_pld_if[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL257
pcs_avmmreaddata_rx_pcs_pld_if[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL258
pcs_avmmreaddata_rx_pcs_pld_if[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL259
pcs_avmmreaddata_rx_pcs_pld_if[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL260
pcs_avmmreaddata_rx_pcs_pld_if[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL261
pcs_avmmreaddata_rx_pcs_pld_if[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL262
pcs_avmmreaddata_rx_pcs_pld_if[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL263
pcs_avmmreaddata_com_pcs_pld_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL264
pcs_avmmreaddata_com_pcs_pld_if[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL265
pcs_avmmreaddata_com_pcs_pld_if[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL266
pcs_avmmreaddata_com_pcs_pld_if[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL267
pcs_avmmreaddata_com_pcs_pld_if[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL268
pcs_avmmreaddata_com_pcs_pld_if[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL269
pcs_avmmreaddata_com_pcs_pld_if[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL270
pcs_avmmreaddata_com_pcs_pld_if[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL271
pcs_avmmreaddata_tx_pcs_pld_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL272
pcs_avmmreaddata_tx_pcs_pld_if[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL273
pcs_avmmreaddata_tx_pcs_pld_if[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL274
pcs_avmmreaddata_tx_pcs_pld_if[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL275
pcs_avmmreaddata_tx_pcs_pld_if[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL276
pcs_avmmreaddata_tx_pcs_pld_if[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL277
pcs_avmmreaddata_tx_pcs_pld_if[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL278
pcs_avmmreaddata_tx_pcs_pld_if[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL279
pcs_avmmreaddata_rx_pcs_pma_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL280
pcs_avmmreaddata_rx_pcs_pma_if[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL281
pcs_avmmreaddata_rx_pcs_pma_if[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL282
pcs_avmmreaddata_rx_pcs_pma_if[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL283
pcs_avmmreaddata_rx_pcs_pma_if[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL284
pcs_avmmreaddata_rx_pcs_pma_if[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL285
pcs_avmmreaddata_rx_pcs_pma_if[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL286
pcs_avmmreaddata_rx_pcs_pma_if[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL287
pcs_avmmreaddata_com_pcs_pma_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL288
pcs_avmmreaddata_com_pcs_pma_if[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL289
pcs_avmmreaddata_com_pcs_pma_if[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL290
pcs_avmmreaddata_com_pcs_pma_if[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL291
pcs_avmmreaddata_com_pcs_pma_if[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL292
pcs_avmmreaddata_com_pcs_pma_if[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL293
pcs_avmmreaddata_com_pcs_pma_if[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL294
pcs_avmmreaddata_com_pcs_pma_if[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL295
pcs_avmmreaddata_tx_pcs_pma_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL296
pcs_avmmreaddata_tx_pcs_pma_if[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL297
pcs_avmmreaddata_tx_pcs_pma_if[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL298
pcs_avmmreaddata_tx_pcs_pma_if[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL299
pcs_avmmreaddata_tx_pcs_pma_if[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL300
pcs_avmmreaddata_tx_pcs_pma_if[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL301
pcs_avmmreaddata_tx_pcs_pma_if[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL302
pcs_avmmreaddata_tx_pcs_pma_if[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL303
pcs_blockselect_8g_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT20
pcs_blockselect_pipe_gen1_2[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT21
pcs_blockselect_8g_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT22
pcs_blockselect_10g_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT23
pcs_blockselect_10g_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT24
pcs_blockselect_gen3_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT25
pcs_blockselect_pipe_gen3[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT26
pcs_blockselect_gen3_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT27
pcs_blockselect_krfec_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT28
pcs_blockselect_krfec_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT29
pcs_blockselect_fifo_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT30
pcs_blockselect_fifo_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT31
pcs_blockselect_rx_pcs_pld_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT32
pcs_blockselect_com_pcs_pld_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT33
pcs_blockselect_tx_pcs_pld_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT34
pcs_blockselect_rx_pcs_pma_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT35
pcs_blockselect_com_pcs_pma_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT36
pcs_blockselect_tx_pcs_pma_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT37
pll_avmmreaddata_lc_pll[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL400
pll_avmmreaddata_lc_pll[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL401
pll_avmmreaddata_lc_pll[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL402
pll_avmmreaddata_lc_pll[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL403
pll_avmmreaddata_lc_pll[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL404
pll_avmmreaddata_lc_pll[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL405
pll_avmmreaddata_lc_pll[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL406
pll_avmmreaddata_lc_pll[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL407
pll_avmmreaddata_lc_refclk_select[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL408
pll_avmmreaddata_lc_refclk_select[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL409
pll_avmmreaddata_lc_refclk_select[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL410
pll_avmmreaddata_lc_refclk_select[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL411
pll_avmmreaddata_lc_refclk_select[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL412
pll_avmmreaddata_lc_refclk_select[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL413
pll_avmmreaddata_lc_refclk_select[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL414
pll_avmmreaddata_lc_refclk_select[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL415
pll_avmmreaddata_cgb_master[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL416
pll_avmmreaddata_cgb_master[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL417
pll_avmmreaddata_cgb_master[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL418
pll_avmmreaddata_cgb_master[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL419
pll_avmmreaddata_cgb_master[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL420
pll_avmmreaddata_cgb_master[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL421
pll_avmmreaddata_cgb_master[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL422
pll_avmmreaddata_cgb_master[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL423
pll_avmmreaddata_cmu_fpll[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL424
pll_avmmreaddata_cmu_fpll[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL425
pll_avmmreaddata_cmu_fpll[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL426
pll_avmmreaddata_cmu_fpll[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL427
pll_avmmreaddata_cmu_fpll[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL428
pll_avmmreaddata_cmu_fpll[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL429
pll_avmmreaddata_cmu_fpll[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL430
pll_avmmreaddata_cmu_fpll[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL431
pll_avmmreaddata_cmu_fpll_refclk_select[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL432
pll_avmmreaddata_cmu_fpll_refclk_select[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL433
pll_avmmreaddata_cmu_fpll_refclk_select[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL434
pll_avmmreaddata_cmu_fpll_refclk_select[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL435
pll_avmmreaddata_cmu_fpll_refclk_select[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL436
pll_avmmreaddata_cmu_fpll_refclk_select[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL437
pll_avmmreaddata_cmu_fpll_refclk_select[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL438
pll_avmmreaddata_cmu_fpll_refclk_select[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL439
pll_blockselect_lc_pll[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT50
pll_blockselect_lc_refclk_select[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT51
pll_blockselect_cgb_master[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT52
pll_blockselect_cmu_fpll[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT53
pll_blockselect_cmu_fpll_refclk_select[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT54


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst
clk => resync_chains[0].sync_r[0].CLK
clk => resync_chains[0].sync_r[1].CLK
reset => resync_chains[0].sync_r[0].PRESET
reset => resync_chains[0].sync_r[1].PRESET
d[0] => resync_chains[0].sync_r[0].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|altera_transceiver_reset_endpoint:g_xcvr_native_insts[1].g_analog_resets_default.g_tre_tx_endpoint.reset_endpoint_tx
tre_reset_req => tre_reset_req.IN1
tre_reset_in <= altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst.tre_reset_in


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|altera_transceiver_reset_endpoint:g_xcvr_native_insts[1].g_analog_resets_default.g_tre_tx_endpoint.reset_endpoint_tx|altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst
tre_reset_req => altera_fabric_endpoint:ep.send[0]
tre_reset_in <= altera_fabric_endpoint:ep.receive[0]
clk_in => altera_fabric_endpoint:ep.send[1]


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|altera_transceiver_reset_endpoint:g_xcvr_native_insts[1].g_analog_resets_default.g_tre_tx_endpoint.reset_endpoint_tx|altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst|altera_fabric_endpoint:ep
send[0] => fabric_send[0].DATAIN
send[1] => fabric_send[1].DATAIN
receive[0] <= fabric_receive[0].DB_MAX_OUTPUT_PORT_TYPE
fabric_send[0] <= send[0].DB_MAX_OUTPUT_PORT_TYPE
fabric_send[1] <= send[1].DB_MAX_OUTPUT_PORT_TYPE
fabric_receive[0] => receive[0].DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|altera_transceiver_reset_endpoint:g_xcvr_native_insts[1].g_analog_resets_default.g_tre_rx_endpoint.reset_endpoint_rx
tre_reset_req => tre_reset_req.IN1
tre_reset_in <= altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst.tre_reset_in


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|altera_transceiver_reset_endpoint:g_xcvr_native_insts[1].g_analog_resets_default.g_tre_rx_endpoint.reset_endpoint_rx|altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst
tre_reset_req => altera_fabric_endpoint:ep.send[0]
tre_reset_in <= altera_fabric_endpoint:ep.receive[0]
clk_in => altera_fabric_endpoint:ep.send[1]


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|altera_transceiver_reset_endpoint:g_xcvr_native_insts[1].g_analog_resets_default.g_tre_rx_endpoint.reset_endpoint_rx|altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst|altera_fabric_endpoint:ep
send[0] => fabric_send[0].DATAIN
send[1] => fabric_send[1].DATAIN
receive[0] <= fabric_receive[0].DB_MAX_OUTPUT_PORT_TYPE
fabric_send[0] <= send[0].DB_MAX_OUTPUT_PORT_TYPE
fabric_send[1] <= send[1].DB_MAX_OUTPUT_PORT_TYPE
fabric_receive[0] => receive[0].DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst
in_adapt_start => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_adapt_start
in_clk_cdr_b => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clk_cdr_b
in_clk_cdr_t => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clk_cdr_t
in_clk_fpll_b => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clk_fpll_b
in_clk_fpll_t => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clk_fpll_t
in_clk_lc_b => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clk_lc_b
in_clk_lc_hs => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clk_lc_hs
in_clk_lc_t => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clk_lc_t
in_clkb_cdr_b => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clkb_cdr_b
in_clkb_cdr_t => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clkb_cdr_t
in_clkb_fpll_b => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clkb_fpll_b
in_clkb_fpll_t => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clkb_fpll_t
in_clkb_lc_b => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clkb_lc_b
in_clkb_lc_hs => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clkb_lc_hs
in_clkb_lc_t => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clkb_lc_t
in_cpulse_x6_dn_bus[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_x6_dn_bus[0]
in_cpulse_x6_dn_bus[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_x6_dn_bus[1]
in_cpulse_x6_dn_bus[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_x6_dn_bus[2]
in_cpulse_x6_dn_bus[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_x6_dn_bus[3]
in_cpulse_x6_dn_bus[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_x6_dn_bus[4]
in_cpulse_x6_dn_bus[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_x6_dn_bus[5]
in_cpulse_x6_up_bus[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_x6_up_bus[0]
in_cpulse_x6_up_bus[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_x6_up_bus[1]
in_cpulse_x6_up_bus[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_x6_up_bus[2]
in_cpulse_x6_up_bus[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_x6_up_bus[3]
in_cpulse_x6_up_bus[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_x6_up_bus[4]
in_cpulse_x6_up_bus[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_x6_up_bus[5]
in_cpulse_xn_dn_bus[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_xn_dn_bus[0]
in_cpulse_xn_dn_bus[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_xn_dn_bus[1]
in_cpulse_xn_dn_bus[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_xn_dn_bus[2]
in_cpulse_xn_dn_bus[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_xn_dn_bus[3]
in_cpulse_xn_dn_bus[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_xn_dn_bus[4]
in_cpulse_xn_dn_bus[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_xn_dn_bus[5]
in_cpulse_xn_up_bus[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_xn_up_bus[0]
in_cpulse_xn_up_bus[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_xn_up_bus[1]
in_cpulse_xn_up_bus[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_xn_up_bus[2]
in_cpulse_xn_up_bus[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_xn_up_bus[3]
in_cpulse_xn_up_bus[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_xn_up_bus[4]
in_cpulse_xn_up_bus[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_xn_up_bus[5]
in_i_rxpreset[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_i_rxpreset[0]
in_i_rxpreset[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_i_rxpreset[1]
in_i_rxpreset[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_i_rxpreset[2]
in_pcie_sw_done_master_in[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pcie_sw_done_master_in[0]
in_pcie_sw_done_master_in[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pcie_sw_done_master_in[1]
in_ref_iqclk[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_ref_iqclk[0]
in_ref_iqclk[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_ref_iqclk[1]
in_ref_iqclk[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_ref_iqclk[2]
in_ref_iqclk[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_ref_iqclk[3]
in_ref_iqclk[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_ref_iqclk[4]
in_ref_iqclk[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_ref_iqclk[5]
in_ref_iqclk[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_ref_iqclk[6]
in_ref_iqclk[7] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_ref_iqclk[7]
in_ref_iqclk[8] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_ref_iqclk[8]
in_ref_iqclk[9] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_ref_iqclk[9]
in_ref_iqclk[10] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_ref_iqclk[10]
in_ref_iqclk[11] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_ref_iqclk[11]
in_rx_n => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_rx_n
in_rx_p => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_rx_p
out_clk_divrx_iqtxrx <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_clk_divrx_iqtxrx
out_clk_divtx_iqtxrx <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_clk_divtx_iqtxrx
out_pcie_sw_master[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pcie_sw_master[0]
out_pcie_sw_master[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pcie_sw_master[1]
out_tx_n <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_tx_n
out_tx_p <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_tx_p
in_bond_pcs10g_in_bot[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs10g_in_bot[0]
in_bond_pcs10g_in_bot[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs10g_in_bot[1]
in_bond_pcs10g_in_bot[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs10g_in_bot[2]
in_bond_pcs10g_in_bot[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs10g_in_bot[3]
in_bond_pcs10g_in_bot[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs10g_in_bot[4]
in_bond_pcs10g_in_top[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs10g_in_top[0]
in_bond_pcs10g_in_top[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs10g_in_top[1]
in_bond_pcs10g_in_top[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs10g_in_top[2]
in_bond_pcs10g_in_top[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs10g_in_top[3]
in_bond_pcs10g_in_top[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs10g_in_top[4]
in_bond_pcs8g_in_bot[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[0]
in_bond_pcs8g_in_bot[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[1]
in_bond_pcs8g_in_bot[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[2]
in_bond_pcs8g_in_bot[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[3]
in_bond_pcs8g_in_bot[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[4]
in_bond_pcs8g_in_bot[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[5]
in_bond_pcs8g_in_bot[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[6]
in_bond_pcs8g_in_bot[7] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[7]
in_bond_pcs8g_in_bot[8] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[8]
in_bond_pcs8g_in_bot[9] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[9]
in_bond_pcs8g_in_bot[10] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[10]
in_bond_pcs8g_in_bot[11] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[11]
in_bond_pcs8g_in_bot[12] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[12]
in_bond_pcs8g_in_top[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[0]
in_bond_pcs8g_in_top[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[1]
in_bond_pcs8g_in_top[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[2]
in_bond_pcs8g_in_top[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[3]
in_bond_pcs8g_in_top[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[4]
in_bond_pcs8g_in_top[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[5]
in_bond_pcs8g_in_top[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[6]
in_bond_pcs8g_in_top[7] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[7]
in_bond_pcs8g_in_top[8] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[8]
in_bond_pcs8g_in_top[9] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[9]
in_bond_pcs8g_in_top[10] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[10]
in_bond_pcs8g_in_top[11] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[11]
in_bond_pcs8g_in_top[12] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[12]
in_bond_pmaif_in_bot[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[0]
in_bond_pmaif_in_bot[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[1]
in_bond_pmaif_in_bot[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[2]
in_bond_pmaif_in_bot[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[3]
in_bond_pmaif_in_bot[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[4]
in_bond_pmaif_in_bot[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[5]
in_bond_pmaif_in_bot[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[6]
in_bond_pmaif_in_bot[7] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[7]
in_bond_pmaif_in_bot[8] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[8]
in_bond_pmaif_in_bot[9] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[9]
in_bond_pmaif_in_bot[10] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[10]
in_bond_pmaif_in_bot[11] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[11]
in_bond_pmaif_in_top[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[0]
in_bond_pmaif_in_top[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[1]
in_bond_pmaif_in_top[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[2]
in_bond_pmaif_in_top[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[3]
in_bond_pmaif_in_top[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[4]
in_bond_pmaif_in_top[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[5]
in_bond_pmaif_in_top[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[6]
in_bond_pmaif_in_top[7] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[7]
in_bond_pmaif_in_top[8] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[8]
in_bond_pmaif_in_top[9] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[9]
in_bond_pmaif_in_top[10] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[10]
in_bond_pmaif_in_top[11] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[11]
in_hip_tx_data[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[0]
in_hip_tx_data[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[1]
in_hip_tx_data[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[2]
in_hip_tx_data[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[3]
in_hip_tx_data[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[4]
in_hip_tx_data[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[5]
in_hip_tx_data[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[6]
in_hip_tx_data[7] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[7]
in_hip_tx_data[8] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[8]
in_hip_tx_data[9] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[9]
in_hip_tx_data[10] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[10]
in_hip_tx_data[11] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[11]
in_hip_tx_data[12] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[12]
in_hip_tx_data[13] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[13]
in_hip_tx_data[14] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[14]
in_hip_tx_data[15] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[15]
in_hip_tx_data[16] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[16]
in_hip_tx_data[17] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[17]
in_hip_tx_data[18] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[18]
in_hip_tx_data[19] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[19]
in_hip_tx_data[20] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[20]
in_hip_tx_data[21] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[21]
in_hip_tx_data[22] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[22]
in_hip_tx_data[23] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[23]
in_hip_tx_data[24] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[24]
in_hip_tx_data[25] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[25]
in_hip_tx_data[26] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[26]
in_hip_tx_data[27] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[27]
in_hip_tx_data[28] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[28]
in_hip_tx_data[29] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[29]
in_hip_tx_data[30] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[30]
in_hip_tx_data[31] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[31]
in_hip_tx_data[32] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[32]
in_hip_tx_data[33] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[33]
in_hip_tx_data[34] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[34]
in_hip_tx_data[35] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[35]
in_hip_tx_data[36] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[36]
in_hip_tx_data[37] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[37]
in_hip_tx_data[38] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[38]
in_hip_tx_data[39] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[39]
in_hip_tx_data[40] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[40]
in_hip_tx_data[41] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[41]
in_hip_tx_data[42] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[42]
in_hip_tx_data[43] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[43]
in_hip_tx_data[44] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[44]
in_hip_tx_data[45] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[45]
in_hip_tx_data[46] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[46]
in_hip_tx_data[47] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[47]
in_hip_tx_data[48] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[48]
in_hip_tx_data[49] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[49]
in_hip_tx_data[50] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[50]
in_hip_tx_data[51] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[51]
in_hip_tx_data[52] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[52]
in_hip_tx_data[53] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[53]
in_hip_tx_data[54] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[54]
in_hip_tx_data[55] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[55]
in_hip_tx_data[56] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[56]
in_hip_tx_data[57] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[57]
in_hip_tx_data[58] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[58]
in_hip_tx_data[59] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[59]
in_hip_tx_data[60] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[60]
in_hip_tx_data[61] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[61]
in_hip_tx_data[62] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[62]
in_hip_tx_data[63] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[63]
in_pld_10g_krfec_rx_clr_errblk_cnt => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_krfec_rx_clr_errblk_cnt
in_pld_10g_krfec_rx_pld_rst_n => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_krfec_rx_pld_rst_n
in_pld_10g_krfec_tx_pld_rst_n => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_krfec_tx_pld_rst_n
in_pld_10g_rx_align_clr => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_rx_align_clr
in_pld_10g_rx_clr_ber_count => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_rx_clr_ber_count
in_pld_10g_rx_rd_en => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_rx_rd_en
in_pld_10g_tx_bitslip[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_tx_bitslip[0]
in_pld_10g_tx_bitslip[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_tx_bitslip[1]
in_pld_10g_tx_bitslip[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_tx_bitslip[2]
in_pld_10g_tx_bitslip[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_tx_bitslip[3]
in_pld_10g_tx_bitslip[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_tx_bitslip[4]
in_pld_10g_tx_bitslip[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_tx_bitslip[5]
in_pld_10g_tx_bitslip[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_tx_bitslip[6]
in_pld_10g_tx_burst_en => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_tx_burst_en
in_pld_10g_tx_data_valid => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_tx_data_valid
in_pld_10g_tx_diag_status[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_tx_diag_status[0]
in_pld_10g_tx_diag_status[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_tx_diag_status[1]
in_pld_10g_tx_wordslip => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_tx_wordslip
in_pld_8g_a1a2_size => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_a1a2_size
in_pld_8g_bitloc_rev_en => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_bitloc_rev_en
in_pld_8g_byte_rev_en => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_byte_rev_en
in_pld_8g_eidleinfersel[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_eidleinfersel[0]
in_pld_8g_eidleinfersel[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_eidleinfersel[1]
in_pld_8g_eidleinfersel[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_eidleinfersel[2]
in_pld_8g_encdt => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_encdt
in_pld_8g_g3_rx_pld_rst_n => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_g3_rx_pld_rst_n
in_pld_8g_g3_tx_pld_rst_n => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_g3_tx_pld_rst_n
in_pld_8g_rddisable_tx => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_rddisable_tx
in_pld_8g_rdenable_rx => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_rdenable_rx
in_pld_8g_refclk_dig2 => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_refclk_dig2
in_pld_8g_rxpolarity => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_rxpolarity
in_pld_8g_tx_boundary_sel[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_tx_boundary_sel[0]
in_pld_8g_tx_boundary_sel[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_tx_boundary_sel[1]
in_pld_8g_tx_boundary_sel[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_tx_boundary_sel[2]
in_pld_8g_tx_boundary_sel[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_tx_boundary_sel[3]
in_pld_8g_tx_boundary_sel[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_tx_boundary_sel[4]
in_pld_8g_wrdisable_rx => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_wrdisable_rx
in_pld_8g_wrenable_tx => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_wrenable_tx
in_pld_atpg_los_en_n => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_atpg_los_en_n
in_pld_bitslip => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_bitslip
in_pld_g3_current_coeff[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[0]
in_pld_g3_current_coeff[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[1]
in_pld_g3_current_coeff[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[2]
in_pld_g3_current_coeff[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[3]
in_pld_g3_current_coeff[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[4]
in_pld_g3_current_coeff[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[5]
in_pld_g3_current_coeff[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[6]
in_pld_g3_current_coeff[7] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[7]
in_pld_g3_current_coeff[8] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[8]
in_pld_g3_current_coeff[9] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[9]
in_pld_g3_current_coeff[10] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[10]
in_pld_g3_current_coeff[11] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[11]
in_pld_g3_current_coeff[12] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[12]
in_pld_g3_current_coeff[13] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[13]
in_pld_g3_current_coeff[14] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[14]
in_pld_g3_current_coeff[15] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[15]
in_pld_g3_current_coeff[16] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[16]
in_pld_g3_current_coeff[17] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[17]
in_pld_g3_current_rxpreset[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_rxpreset[0]
in_pld_g3_current_rxpreset[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_rxpreset[1]
in_pld_g3_current_rxpreset[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_rxpreset[2]
in_pld_ltr => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_ltr
in_pld_mem_krfec_atpg_rst_n => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_mem_krfec_atpg_rst_n
in_pld_partial_reconfig => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_partial_reconfig
in_pld_pcs_refclk_dig => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pcs_refclk_dig
in_pld_pma_adapt_start => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_adapt_start
in_pld_pma_early_eios => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_early_eios
in_pld_pma_eye_monitor[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_eye_monitor[0]
in_pld_pma_eye_monitor[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_eye_monitor[1]
in_pld_pma_eye_monitor[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_eye_monitor[2]
in_pld_pma_eye_monitor[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_eye_monitor[3]
in_pld_pma_eye_monitor[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_eye_monitor[4]
in_pld_pma_eye_monitor[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_eye_monitor[5]
in_pld_pma_ltd_b => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_ltd_b
in_pld_pma_pcie_switch[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_pcie_switch[0]
in_pld_pma_pcie_switch[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_pcie_switch[1]
in_pld_pma_ppm_lock => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_ppm_lock
in_pld_pma_reserved_out[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_reserved_out[0]
in_pld_pma_reserved_out[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_reserved_out[1]
in_pld_pma_reserved_out[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_reserved_out[2]
in_pld_pma_reserved_out[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_reserved_out[3]
in_pld_pma_reserved_out[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_reserved_out[4]
in_pld_pma_rs_lpbk_b => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_rs_lpbk_b
in_pld_pma_rx_qpi_pullup => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_rx_qpi_pullup
in_pld_pma_rxpma_rstb => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_rxpma_rstb
in_pld_pma_tx_bitslip => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_tx_bitslip
in_pld_pma_tx_bonding_rstb => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_tx_bonding_rstb
in_pld_pma_tx_qpi_pulldn => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_tx_qpi_pulldn
in_pld_pma_tx_qpi_pullup => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_tx_qpi_pullup
in_pld_pma_txdetectrx => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_txdetectrx
in_pld_pma_txpma_rstb => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_txpma_rstb
in_pld_pmaif_rx_pld_rst_n => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pmaif_rx_pld_rst_n
in_pld_pmaif_rxclkslip => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pmaif_rxclkslip
in_pld_pmaif_tx_pld_rst_n => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pmaif_tx_pld_rst_n
in_pld_polinv_rx => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_polinv_rx
in_pld_polinv_tx => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_polinv_tx
in_pld_rate[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_rate[0]
in_pld_rate[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_rate[1]
in_pld_reserved_in[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_reserved_in[0]
in_pld_reserved_in[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_reserved_in[1]
in_pld_reserved_in[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_reserved_in[2]
in_pld_reserved_in[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_reserved_in[3]
in_pld_reserved_in[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_reserved_in[4]
in_pld_reserved_in[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_reserved_in[5]
in_pld_reserved_in[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_reserved_in[6]
in_pld_reserved_in[7] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_reserved_in[7]
in_pld_reserved_in[8] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_reserved_in[8]
in_pld_reserved_in[9] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_reserved_in[9]
in_pld_rx_clk => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_rx_clk
in_pld_rx_prbs_err_clr => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_rx_prbs_err_clr
in_pld_syncsm_en => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_syncsm_en
in_pld_tx_clk => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_clk
in_pld_tx_control[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[0]
in_pld_tx_control[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[1]
in_pld_tx_control[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[2]
in_pld_tx_control[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[3]
in_pld_tx_control[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[4]
in_pld_tx_control[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[5]
in_pld_tx_control[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[6]
in_pld_tx_control[7] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[7]
in_pld_tx_control[8] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[8]
in_pld_tx_control[9] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[9]
in_pld_tx_control[10] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[10]
in_pld_tx_control[11] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[11]
in_pld_tx_control[12] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[12]
in_pld_tx_control[13] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[13]
in_pld_tx_control[14] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[14]
in_pld_tx_control[15] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[15]
in_pld_tx_control[16] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[16]
in_pld_tx_control[17] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[17]
in_pld_tx_data[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[0]
in_pld_tx_data[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[1]
in_pld_tx_data[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[2]
in_pld_tx_data[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[3]
in_pld_tx_data[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[4]
in_pld_tx_data[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[5]
in_pld_tx_data[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[6]
in_pld_tx_data[7] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[7]
in_pld_tx_data[8] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[8]
in_pld_tx_data[9] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[9]
in_pld_tx_data[10] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[10]
in_pld_tx_data[11] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[11]
in_pld_tx_data[12] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[12]
in_pld_tx_data[13] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[13]
in_pld_tx_data[14] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[14]
in_pld_tx_data[15] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[15]
in_pld_tx_data[16] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[16]
in_pld_tx_data[17] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[17]
in_pld_tx_data[18] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[18]
in_pld_tx_data[19] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[19]
in_pld_tx_data[20] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[20]
in_pld_tx_data[21] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[21]
in_pld_tx_data[22] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[22]
in_pld_tx_data[23] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[23]
in_pld_tx_data[24] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[24]
in_pld_tx_data[25] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[25]
in_pld_tx_data[26] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[26]
in_pld_tx_data[27] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[27]
in_pld_tx_data[28] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[28]
in_pld_tx_data[29] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[29]
in_pld_tx_data[30] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[30]
in_pld_tx_data[31] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[31]
in_pld_tx_data[32] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[32]
in_pld_tx_data[33] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[33]
in_pld_tx_data[34] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[34]
in_pld_tx_data[35] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[35]
in_pld_tx_data[36] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[36]
in_pld_tx_data[37] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[37]
in_pld_tx_data[38] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[38]
in_pld_tx_data[39] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[39]
in_pld_tx_data[40] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[40]
in_pld_tx_data[41] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[41]
in_pld_tx_data[42] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[42]
in_pld_tx_data[43] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[43]
in_pld_tx_data[44] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[44]
in_pld_tx_data[45] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[45]
in_pld_tx_data[46] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[46]
in_pld_tx_data[47] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[47]
in_pld_tx_data[48] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[48]
in_pld_tx_data[49] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[49]
in_pld_tx_data[50] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[50]
in_pld_tx_data[51] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[51]
in_pld_tx_data[52] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[52]
in_pld_tx_data[53] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[53]
in_pld_tx_data[54] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[54]
in_pld_tx_data[55] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[55]
in_pld_tx_data[56] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[56]
in_pld_tx_data[57] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[57]
in_pld_tx_data[58] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[58]
in_pld_tx_data[59] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[59]
in_pld_tx_data[60] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[60]
in_pld_tx_data[61] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[61]
in_pld_tx_data[62] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[62]
in_pld_tx_data[63] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[63]
in_pld_tx_data[64] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[64]
in_pld_tx_data[65] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[65]
in_pld_tx_data[66] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[66]
in_pld_tx_data[67] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[67]
in_pld_tx_data[68] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[68]
in_pld_tx_data[69] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[69]
in_pld_tx_data[70] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[70]
in_pld_tx_data[71] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[71]
in_pld_tx_data[72] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[72]
in_pld_tx_data[73] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[73]
in_pld_tx_data[74] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[74]
in_pld_tx_data[75] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[75]
in_pld_tx_data[76] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[76]
in_pld_tx_data[77] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[77]
in_pld_tx_data[78] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[78]
in_pld_tx_data[79] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[79]
in_pld_tx_data[80] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[80]
in_pld_tx_data[81] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[81]
in_pld_tx_data[82] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[82]
in_pld_tx_data[83] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[83]
in_pld_tx_data[84] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[84]
in_pld_tx_data[85] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[85]
in_pld_tx_data[86] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[86]
in_pld_tx_data[87] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[87]
in_pld_tx_data[88] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[88]
in_pld_tx_data[89] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[89]
in_pld_tx_data[90] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[90]
in_pld_tx_data[91] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[91]
in_pld_tx_data[92] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[92]
in_pld_tx_data[93] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[93]
in_pld_tx_data[94] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[94]
in_pld_tx_data[95] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[95]
in_pld_tx_data[96] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[96]
in_pld_tx_data[97] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[97]
in_pld_tx_data[98] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[98]
in_pld_tx_data[99] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[99]
in_pld_tx_data[100] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[100]
in_pld_tx_data[101] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[101]
in_pld_tx_data[102] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[102]
in_pld_tx_data[103] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[103]
in_pld_tx_data[104] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[104]
in_pld_tx_data[105] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[105]
in_pld_tx_data[106] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[106]
in_pld_tx_data[107] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[107]
in_pld_tx_data[108] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[108]
in_pld_tx_data[109] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[109]
in_pld_tx_data[110] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[110]
in_pld_tx_data[111] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[111]
in_pld_tx_data[112] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[112]
in_pld_tx_data[113] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[113]
in_pld_tx_data[114] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[114]
in_pld_tx_data[115] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[115]
in_pld_tx_data[116] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[116]
in_pld_tx_data[117] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[117]
in_pld_tx_data[118] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[118]
in_pld_tx_data[119] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[119]
in_pld_tx_data[120] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[120]
in_pld_tx_data[121] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[121]
in_pld_tx_data[122] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[122]
in_pld_tx_data[123] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[123]
in_pld_tx_data[124] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[124]
in_pld_tx_data[125] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[125]
in_pld_tx_data[126] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[126]
in_pld_tx_data[127] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[127]
in_pld_txelecidle => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_txelecidle
in_pld_uhsif_tx_clk => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_uhsif_tx_clk
in_pma_hclk => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pma_hclk
out_bond_pcs10g_out_bot[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs10g_out_bot[0]
out_bond_pcs10g_out_bot[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs10g_out_bot[1]
out_bond_pcs10g_out_bot[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs10g_out_bot[2]
out_bond_pcs10g_out_bot[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs10g_out_bot[3]
out_bond_pcs10g_out_bot[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs10g_out_bot[4]
out_bond_pcs10g_out_top[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs10g_out_top[0]
out_bond_pcs10g_out_top[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs10g_out_top[1]
out_bond_pcs10g_out_top[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs10g_out_top[2]
out_bond_pcs10g_out_top[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs10g_out_top[3]
out_bond_pcs10g_out_top[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs10g_out_top[4]
out_bond_pcs8g_out_bot[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[0]
out_bond_pcs8g_out_bot[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[1]
out_bond_pcs8g_out_bot[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[2]
out_bond_pcs8g_out_bot[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[3]
out_bond_pcs8g_out_bot[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[4]
out_bond_pcs8g_out_bot[5] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[5]
out_bond_pcs8g_out_bot[6] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[6]
out_bond_pcs8g_out_bot[7] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[7]
out_bond_pcs8g_out_bot[8] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[8]
out_bond_pcs8g_out_bot[9] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[9]
out_bond_pcs8g_out_bot[10] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[10]
out_bond_pcs8g_out_bot[11] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[11]
out_bond_pcs8g_out_bot[12] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[12]
out_bond_pcs8g_out_top[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[0]
out_bond_pcs8g_out_top[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[1]
out_bond_pcs8g_out_top[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[2]
out_bond_pcs8g_out_top[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[3]
out_bond_pcs8g_out_top[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[4]
out_bond_pcs8g_out_top[5] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[5]
out_bond_pcs8g_out_top[6] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[6]
out_bond_pcs8g_out_top[7] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[7]
out_bond_pcs8g_out_top[8] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[8]
out_bond_pcs8g_out_top[9] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[9]
out_bond_pcs8g_out_top[10] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[10]
out_bond_pcs8g_out_top[11] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[11]
out_bond_pcs8g_out_top[12] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[12]
out_bond_pmaif_out_bot[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[0]
out_bond_pmaif_out_bot[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[1]
out_bond_pmaif_out_bot[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[2]
out_bond_pmaif_out_bot[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[3]
out_bond_pmaif_out_bot[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[4]
out_bond_pmaif_out_bot[5] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[5]
out_bond_pmaif_out_bot[6] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[6]
out_bond_pmaif_out_bot[7] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[7]
out_bond_pmaif_out_bot[8] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[8]
out_bond_pmaif_out_bot[9] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[9]
out_bond_pmaif_out_bot[10] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[10]
out_bond_pmaif_out_bot[11] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[11]
out_bond_pmaif_out_top[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[0]
out_bond_pmaif_out_top[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[1]
out_bond_pmaif_out_top[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[2]
out_bond_pmaif_out_top[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[3]
out_bond_pmaif_out_top[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[4]
out_bond_pmaif_out_top[5] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[5]
out_bond_pmaif_out_top[6] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[6]
out_bond_pmaif_out_top[7] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[7]
out_bond_pmaif_out_top[8] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[8]
out_bond_pmaif_out_top[9] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[9]
out_bond_pmaif_out_top[10] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[10]
out_bond_pmaif_out_top[11] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[11]
out_hip_clk_out[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_clk_out[0]
out_hip_clk_out[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_clk_out[1]
out_hip_clk_out[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_clk_out[2]
out_hip_ctrl_out[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_ctrl_out[0]
out_hip_ctrl_out[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_ctrl_out[1]
out_hip_ctrl_out[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_ctrl_out[2]
out_hip_ctrl_out[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_ctrl_out[3]
out_hip_ctrl_out[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_ctrl_out[4]
out_hip_ctrl_out[5] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_ctrl_out[5]
out_hip_ctrl_out[6] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_ctrl_out[6]
out_hip_ctrl_out[7] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_ctrl_out[7]
out_hip_npor <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_npor
out_hip_rx_data[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[0]
out_hip_rx_data[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[1]
out_hip_rx_data[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[2]
out_hip_rx_data[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[3]
out_hip_rx_data[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[4]
out_hip_rx_data[5] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[5]
out_hip_rx_data[6] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[6]
out_hip_rx_data[7] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[7]
out_hip_rx_data[8] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[8]
out_hip_rx_data[9] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[9]
out_hip_rx_data[10] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[10]
out_hip_rx_data[11] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[11]
out_hip_rx_data[12] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[12]
out_hip_rx_data[13] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[13]
out_hip_rx_data[14] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[14]
out_hip_rx_data[15] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[15]
out_hip_rx_data[16] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[16]
out_hip_rx_data[17] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[17]
out_hip_rx_data[18] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[18]
out_hip_rx_data[19] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[19]
out_hip_rx_data[20] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[20]
out_hip_rx_data[21] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[21]
out_hip_rx_data[22] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[22]
out_hip_rx_data[23] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[23]
out_hip_rx_data[24] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[24]
out_hip_rx_data[25] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[25]
out_hip_rx_data[26] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[26]
out_hip_rx_data[27] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[27]
out_hip_rx_data[28] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[28]
out_hip_rx_data[29] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[29]
out_hip_rx_data[30] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[30]
out_hip_rx_data[31] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[31]
out_hip_rx_data[32] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[32]
out_hip_rx_data[33] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[33]
out_hip_rx_data[34] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[34]
out_hip_rx_data[35] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[35]
out_hip_rx_data[36] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[36]
out_hip_rx_data[37] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[37]
out_hip_rx_data[38] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[38]
out_hip_rx_data[39] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[39]
out_hip_rx_data[40] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[40]
out_hip_rx_data[41] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[41]
out_hip_rx_data[42] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[42]
out_hip_rx_data[43] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[43]
out_hip_rx_data[44] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[44]
out_hip_rx_data[45] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[45]
out_hip_rx_data[46] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[46]
out_hip_rx_data[47] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[47]
out_hip_rx_data[48] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[48]
out_hip_rx_data[49] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[49]
out_hip_rx_data[50] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[50]
out_pld_10g_krfec_rx_blk_lock <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_krfec_rx_blk_lock
out_pld_10g_krfec_rx_diag_data_status[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_krfec_rx_diag_data_status[0]
out_pld_10g_krfec_rx_diag_data_status[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_krfec_rx_diag_data_status[1]
out_pld_10g_krfec_rx_frame <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_krfec_rx_frame
out_pld_10g_krfec_tx_frame <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_krfec_tx_frame
out_pld_10g_rx_align_val <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_align_val
out_pld_10g_rx_crc32_err <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_crc32_err
out_pld_10g_rx_data_valid <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_data_valid
out_pld_10g_rx_empty <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_empty
out_pld_10g_rx_fifo_del <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_del
out_pld_10g_rx_fifo_insert <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_insert
out_pld_10g_rx_fifo_num[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num[0]
out_pld_10g_rx_fifo_num[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num[1]
out_pld_10g_rx_fifo_num[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num[2]
out_pld_10g_rx_fifo_num[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num[3]
out_pld_10g_rx_fifo_num[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num[4]
out_pld_10g_rx_frame_lock <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_frame_lock
out_pld_10g_rx_hi_ber <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_hi_ber
out_pld_10g_rx_oflw_err <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_oflw_err
out_pld_10g_rx_pempty <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_pempty
out_pld_10g_rx_pfull <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_pfull
out_pld_10g_tx_burst_en_exe <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_tx_burst_en_exe
out_pld_10g_tx_empty <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_tx_empty
out_pld_10g_tx_fifo_num[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_tx_fifo_num[0]
out_pld_10g_tx_fifo_num[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_tx_fifo_num[1]
out_pld_10g_tx_fifo_num[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_tx_fifo_num[2]
out_pld_10g_tx_fifo_num[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_tx_fifo_num[3]
out_pld_10g_tx_full <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_tx_full
out_pld_10g_tx_pempty <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_tx_pempty
out_pld_10g_tx_pfull <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_tx_pfull
out_pld_10g_tx_wordslip_exe <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_tx_wordslip_exe
out_pld_8g_a1a2_k1k2_flag[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_a1a2_k1k2_flag[0]
out_pld_8g_a1a2_k1k2_flag[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_a1a2_k1k2_flag[1]
out_pld_8g_a1a2_k1k2_flag[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_a1a2_k1k2_flag[2]
out_pld_8g_a1a2_k1k2_flag[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_a1a2_k1k2_flag[3]
out_pld_8g_empty_rmf <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_empty_rmf
out_pld_8g_empty_rx <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_empty_rx
out_pld_8g_empty_tx <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_empty_tx
out_pld_8g_full_rmf <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_full_rmf
out_pld_8g_full_rx <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_full_rx
out_pld_8g_full_tx <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_full_tx
out_pld_8g_rxelecidle <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_rxelecidle
out_pld_8g_signal_detect_out <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_signal_detect_out
out_pld_8g_wa_boundary[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_wa_boundary[0]
out_pld_8g_wa_boundary[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_wa_boundary[1]
out_pld_8g_wa_boundary[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_wa_boundary[2]
out_pld_8g_wa_boundary[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_wa_boundary[3]
out_pld_8g_wa_boundary[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_wa_boundary[4]
out_pld_krfec_tx_alignment <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_krfec_tx_alignment
out_pld_pcs_rx_clk_out <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pcs_rx_clk_out
out_pld_pcs_tx_clk_out <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pcs_tx_clk_out
out_pld_pma_adapt_done <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_adapt_done
out_pld_pma_clkdiv_rx_user <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_clkdiv_rx_user
out_pld_pma_clkdiv_tx_user <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_clkdiv_tx_user
out_pld_pma_clklow <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_clklow
out_pld_pma_fref <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_fref
out_pld_pma_hclk <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_hclk
out_pld_pma_pcie_sw_done[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_pcie_sw_done[0]
out_pld_pma_pcie_sw_done[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_pcie_sw_done[1]
out_pld_pma_pfdmode_lock <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_pfdmode_lock
out_pld_pma_rx_clk_out <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_rx_clk_out
out_pld_pma_rx_detect_valid <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_rx_detect_valid
out_pld_pma_rx_found <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_rx_found
out_pld_pma_rxpll_lock <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_rxpll_lock
out_pld_pma_signal_ok <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_signal_ok
out_pld_pma_testbus[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_testbus[0]
out_pld_pma_testbus[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_testbus[1]
out_pld_pma_testbus[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_testbus[2]
out_pld_pma_testbus[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_testbus[3]
out_pld_pma_testbus[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_testbus[4]
out_pld_pma_testbus[5] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_testbus[5]
out_pld_pma_testbus[6] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_testbus[6]
out_pld_pma_testbus[7] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_testbus[7]
out_pld_pma_tx_clk_out <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_tx_clk_out
out_pld_pmaif_mask_tx_pll <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pmaif_mask_tx_pll
out_pld_reserved_out[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_reserved_out[0]
out_pld_reserved_out[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_reserved_out[1]
out_pld_reserved_out[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_reserved_out[2]
out_pld_reserved_out[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_reserved_out[3]
out_pld_reserved_out[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_reserved_out[4]
out_pld_reserved_out[5] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_reserved_out[5]
out_pld_reserved_out[6] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_reserved_out[6]
out_pld_reserved_out[7] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_reserved_out[7]
out_pld_reserved_out[8] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_reserved_out[8]
out_pld_reserved_out[9] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_reserved_out[9]
out_pld_rx_control[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[0]
out_pld_rx_control[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[1]
out_pld_rx_control[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[2]
out_pld_rx_control[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[3]
out_pld_rx_control[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[4]
out_pld_rx_control[5] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[5]
out_pld_rx_control[6] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[6]
out_pld_rx_control[7] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[7]
out_pld_rx_control[8] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[8]
out_pld_rx_control[9] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[9]
out_pld_rx_control[10] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[10]
out_pld_rx_control[11] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[11]
out_pld_rx_control[12] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[12]
out_pld_rx_control[13] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[13]
out_pld_rx_control[14] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[14]
out_pld_rx_control[15] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[15]
out_pld_rx_control[16] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[16]
out_pld_rx_control[17] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[17]
out_pld_rx_control[18] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[18]
out_pld_rx_control[19] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[19]
out_pld_rx_data[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[0]
out_pld_rx_data[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[1]
out_pld_rx_data[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[2]
out_pld_rx_data[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[3]
out_pld_rx_data[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[4]
out_pld_rx_data[5] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[5]
out_pld_rx_data[6] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[6]
out_pld_rx_data[7] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[7]
out_pld_rx_data[8] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[8]
out_pld_rx_data[9] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[9]
out_pld_rx_data[10] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[10]
out_pld_rx_data[11] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[11]
out_pld_rx_data[12] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[12]
out_pld_rx_data[13] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[13]
out_pld_rx_data[14] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[14]
out_pld_rx_data[15] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[15]
out_pld_rx_data[16] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[16]
out_pld_rx_data[17] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[17]
out_pld_rx_data[18] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[18]
out_pld_rx_data[19] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[19]
out_pld_rx_data[20] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[20]
out_pld_rx_data[21] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[21]
out_pld_rx_data[22] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[22]
out_pld_rx_data[23] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[23]
out_pld_rx_data[24] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[24]
out_pld_rx_data[25] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[25]
out_pld_rx_data[26] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[26]
out_pld_rx_data[27] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[27]
out_pld_rx_data[28] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[28]
out_pld_rx_data[29] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[29]
out_pld_rx_data[30] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[30]
out_pld_rx_data[31] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[31]
out_pld_rx_data[32] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[32]
out_pld_rx_data[33] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[33]
out_pld_rx_data[34] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[34]
out_pld_rx_data[35] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[35]
out_pld_rx_data[36] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[36]
out_pld_rx_data[37] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[37]
out_pld_rx_data[38] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[38]
out_pld_rx_data[39] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[39]
out_pld_rx_data[40] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[40]
out_pld_rx_data[41] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[41]
out_pld_rx_data[42] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[42]
out_pld_rx_data[43] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[43]
out_pld_rx_data[44] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[44]
out_pld_rx_data[45] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[45]
out_pld_rx_data[46] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[46]
out_pld_rx_data[47] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[47]
out_pld_rx_data[48] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[48]
out_pld_rx_data[49] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[49]
out_pld_rx_data[50] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[50]
out_pld_rx_data[51] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[51]
out_pld_rx_data[52] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[52]
out_pld_rx_data[53] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[53]
out_pld_rx_data[54] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[54]
out_pld_rx_data[55] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[55]
out_pld_rx_data[56] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[56]
out_pld_rx_data[57] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[57]
out_pld_rx_data[58] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[58]
out_pld_rx_data[59] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[59]
out_pld_rx_data[60] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[60]
out_pld_rx_data[61] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[61]
out_pld_rx_data[62] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[62]
out_pld_rx_data[63] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[63]
out_pld_rx_data[64] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[64]
out_pld_rx_data[65] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[65]
out_pld_rx_data[66] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[66]
out_pld_rx_data[67] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[67]
out_pld_rx_data[68] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[68]
out_pld_rx_data[69] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[69]
out_pld_rx_data[70] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[70]
out_pld_rx_data[71] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[71]
out_pld_rx_data[72] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[72]
out_pld_rx_data[73] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[73]
out_pld_rx_data[74] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[74]
out_pld_rx_data[75] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[75]
out_pld_rx_data[76] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[76]
out_pld_rx_data[77] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[77]
out_pld_rx_data[78] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[78]
out_pld_rx_data[79] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[79]
out_pld_rx_data[80] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[80]
out_pld_rx_data[81] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[81]
out_pld_rx_data[82] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[82]
out_pld_rx_data[83] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[83]
out_pld_rx_data[84] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[84]
out_pld_rx_data[85] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[85]
out_pld_rx_data[86] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[86]
out_pld_rx_data[87] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[87]
out_pld_rx_data[88] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[88]
out_pld_rx_data[89] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[89]
out_pld_rx_data[90] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[90]
out_pld_rx_data[91] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[91]
out_pld_rx_data[92] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[92]
out_pld_rx_data[93] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[93]
out_pld_rx_data[94] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[94]
out_pld_rx_data[95] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[95]
out_pld_rx_data[96] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[96]
out_pld_rx_data[97] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[97]
out_pld_rx_data[98] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[98]
out_pld_rx_data[99] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[99]
out_pld_rx_data[100] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[100]
out_pld_rx_data[101] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[101]
out_pld_rx_data[102] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[102]
out_pld_rx_data[103] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[103]
out_pld_rx_data[104] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[104]
out_pld_rx_data[105] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[105]
out_pld_rx_data[106] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[106]
out_pld_rx_data[107] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[107]
out_pld_rx_data[108] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[108]
out_pld_rx_data[109] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[109]
out_pld_rx_data[110] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[110]
out_pld_rx_data[111] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[111]
out_pld_rx_data[112] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[112]
out_pld_rx_data[113] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[113]
out_pld_rx_data[114] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[114]
out_pld_rx_data[115] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[115]
out_pld_rx_data[116] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[116]
out_pld_rx_data[117] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[117]
out_pld_rx_data[118] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[118]
out_pld_rx_data[119] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[119]
out_pld_rx_data[120] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[120]
out_pld_rx_data[121] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[121]
out_pld_rx_data[122] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[122]
out_pld_rx_data[123] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[123]
out_pld_rx_data[124] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[124]
out_pld_rx_data[125] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[125]
out_pld_rx_data[126] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[126]
out_pld_rx_data[127] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[127]
out_pld_rx_prbs_done <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_prbs_done
out_pld_rx_prbs_err <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_prbs_err
out_pld_test_data[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[0]
out_pld_test_data[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[1]
out_pld_test_data[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[2]
out_pld_test_data[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[3]
out_pld_test_data[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[4]
out_pld_test_data[5] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[5]
out_pld_test_data[6] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[6]
out_pld_test_data[7] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[7]
out_pld_test_data[8] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[8]
out_pld_test_data[9] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[9]
out_pld_test_data[10] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[10]
out_pld_test_data[11] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[11]
out_pld_test_data[12] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[12]
out_pld_test_data[13] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[13]
out_pld_test_data[14] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[14]
out_pld_test_data[15] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[15]
out_pld_test_data[16] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[16]
out_pld_test_data[17] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[17]
out_pld_test_data[18] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[18]
out_pld_test_data[19] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[19]
out_pld_uhsif_lock <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_uhsif_lock
out_pld_uhsif_tx_clk_out <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_uhsif_tx_clk_out
avmm_clk[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_clk[0]
avmm_reset[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_reset[0]
avmm_writedata[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_writedata[0]
avmm_writedata[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_writedata[1]
avmm_writedata[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_writedata[2]
avmm_writedata[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_writedata[3]
avmm_writedata[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_writedata[4]
avmm_writedata[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_writedata[5]
avmm_writedata[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_writedata[6]
avmm_writedata[7] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_writedata[7]
avmm_address[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_address[0]
avmm_address[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_address[1]
avmm_address[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_address[2]
avmm_address[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_address[3]
avmm_address[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_address[4]
avmm_address[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_address[5]
avmm_address[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_address[6]
avmm_address[7] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_address[7]
avmm_address[8] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_address[8]
avmm_write[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_write[0]
avmm_read[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_read[0]
avmm_readdata[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_readdata[0]
avmm_readdata[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_readdata[1]
avmm_readdata[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_readdata[2]
avmm_readdata[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_readdata[3]
avmm_readdata[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_readdata[4]
avmm_readdata[5] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_readdata[5]
avmm_readdata[6] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_readdata[6]
avmm_readdata[7] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_readdata[7]
avmm_waitrequest[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_waitrequest[0]
avmm_busy[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_busy[0]
hip_cal_done[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.hip_cal_done[0]
pld_cal_done[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.pld_cal_done[0]


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst
in_adapt_start => in_adapt_start.IN1
in_clk_cdr_b => in_clk_cdr_b.IN1
in_clk_cdr_t => in_clk_cdr_t.IN1
in_clk_fpll_b => in_clk_fpll_b.IN1
in_clk_fpll_t => in_clk_fpll_t.IN1
in_clk_lc_b => in_clk_lc_b.IN1
in_clk_lc_hs => in_clk_lc_hs.IN1
in_clk_lc_t => in_clk_lc_t.IN1
in_clkb_cdr_b => in_clkb_cdr_b.IN1
in_clkb_cdr_t => in_clkb_cdr_t.IN1
in_clkb_fpll_b => in_clkb_fpll_b.IN1
in_clkb_fpll_t => in_clkb_fpll_t.IN1
in_clkb_lc_b => in_clkb_lc_b.IN1
in_clkb_lc_hs => in_clkb_lc_hs.IN1
in_clkb_lc_t => in_clkb_lc_t.IN1
in_cpulse_x6_dn_bus[0] => in_cpulse_x6_dn_bus[0].IN1
in_cpulse_x6_dn_bus[1] => in_cpulse_x6_dn_bus[1].IN1
in_cpulse_x6_dn_bus[2] => in_cpulse_x6_dn_bus[2].IN1
in_cpulse_x6_dn_bus[3] => in_cpulse_x6_dn_bus[3].IN1
in_cpulse_x6_dn_bus[4] => in_cpulse_x6_dn_bus[4].IN1
in_cpulse_x6_dn_bus[5] => in_cpulse_x6_dn_bus[5].IN1
in_cpulse_x6_up_bus[0] => in_cpulse_x6_up_bus[0].IN1
in_cpulse_x6_up_bus[1] => in_cpulse_x6_up_bus[1].IN1
in_cpulse_x6_up_bus[2] => in_cpulse_x6_up_bus[2].IN1
in_cpulse_x6_up_bus[3] => in_cpulse_x6_up_bus[3].IN1
in_cpulse_x6_up_bus[4] => in_cpulse_x6_up_bus[4].IN1
in_cpulse_x6_up_bus[5] => in_cpulse_x6_up_bus[5].IN1
in_cpulse_xn_dn_bus[0] => in_cpulse_xn_dn_bus[0].IN1
in_cpulse_xn_dn_bus[1] => in_cpulse_xn_dn_bus[1].IN1
in_cpulse_xn_dn_bus[2] => in_cpulse_xn_dn_bus[2].IN1
in_cpulse_xn_dn_bus[3] => in_cpulse_xn_dn_bus[3].IN1
in_cpulse_xn_dn_bus[4] => in_cpulse_xn_dn_bus[4].IN1
in_cpulse_xn_dn_bus[5] => in_cpulse_xn_dn_bus[5].IN1
in_cpulse_xn_up_bus[0] => in_cpulse_xn_up_bus[0].IN1
in_cpulse_xn_up_bus[1] => in_cpulse_xn_up_bus[1].IN1
in_cpulse_xn_up_bus[2] => in_cpulse_xn_up_bus[2].IN1
in_cpulse_xn_up_bus[3] => in_cpulse_xn_up_bus[3].IN1
in_cpulse_xn_up_bus[4] => in_cpulse_xn_up_bus[4].IN1
in_cpulse_xn_up_bus[5] => in_cpulse_xn_up_bus[5].IN1
in_i_rxpreset[0] => in_i_rxpreset[0].IN1
in_i_rxpreset[1] => in_i_rxpreset[1].IN1
in_i_rxpreset[2] => in_i_rxpreset[2].IN1
in_pcie_sw_done_master_in[0] => in_pcie_sw_done_master_in[0].IN1
in_pcie_sw_done_master_in[1] => in_pcie_sw_done_master_in[1].IN1
in_ref_iqclk[0] => in_ref_iqclk[0].IN1
in_ref_iqclk[1] => in_ref_iqclk[1].IN1
in_ref_iqclk[2] => in_ref_iqclk[2].IN1
in_ref_iqclk[3] => in_ref_iqclk[3].IN1
in_ref_iqclk[4] => in_ref_iqclk[4].IN1
in_ref_iqclk[5] => in_ref_iqclk[5].IN1
in_ref_iqclk[6] => in_ref_iqclk[6].IN1
in_ref_iqclk[7] => in_ref_iqclk[7].IN1
in_ref_iqclk[8] => in_ref_iqclk[8].IN1
in_ref_iqclk[9] => in_ref_iqclk[9].IN1
in_ref_iqclk[10] => in_ref_iqclk[10].IN1
in_ref_iqclk[11] => in_ref_iqclk[11].IN1
in_rx_n => in_rx_n.IN1
in_rx_p => in_rx_p.IN1
out_clk_divrx_iqtxrx <= twentynm_pma_rev_20nm4:inst_twentynm_pma.out_clk_divrx_iqtxrx
out_clk_divtx_iqtxrx <= twentynm_pma_rev_20nm4:inst_twentynm_pma.out_clk_divtx_iqtxrx
out_pcie_sw_master[0] <= twentynm_pma_rev_20nm4:inst_twentynm_pma.out_pcie_sw_master
out_pcie_sw_master[1] <= twentynm_pma_rev_20nm4:inst_twentynm_pma.out_pcie_sw_master
out_tx_n <= twentynm_pma_rev_20nm4:inst_twentynm_pma.out_tx_n
out_tx_p <= twentynm_pma_rev_20nm4:inst_twentynm_pma.out_tx_p
in_bond_pcs10g_in_bot[0] => in_bond_pcs10g_in_bot[0].IN1
in_bond_pcs10g_in_bot[1] => in_bond_pcs10g_in_bot[1].IN1
in_bond_pcs10g_in_bot[2] => in_bond_pcs10g_in_bot[2].IN1
in_bond_pcs10g_in_bot[3] => in_bond_pcs10g_in_bot[3].IN1
in_bond_pcs10g_in_bot[4] => in_bond_pcs10g_in_bot[4].IN1
in_bond_pcs10g_in_top[0] => in_bond_pcs10g_in_top[0].IN1
in_bond_pcs10g_in_top[1] => in_bond_pcs10g_in_top[1].IN1
in_bond_pcs10g_in_top[2] => in_bond_pcs10g_in_top[2].IN1
in_bond_pcs10g_in_top[3] => in_bond_pcs10g_in_top[3].IN1
in_bond_pcs10g_in_top[4] => in_bond_pcs10g_in_top[4].IN1
in_bond_pcs8g_in_bot[0] => in_bond_pcs8g_in_bot[0].IN1
in_bond_pcs8g_in_bot[1] => in_bond_pcs8g_in_bot[1].IN1
in_bond_pcs8g_in_bot[2] => in_bond_pcs8g_in_bot[2].IN1
in_bond_pcs8g_in_bot[3] => in_bond_pcs8g_in_bot[3].IN1
in_bond_pcs8g_in_bot[4] => in_bond_pcs8g_in_bot[4].IN1
in_bond_pcs8g_in_bot[5] => in_bond_pcs8g_in_bot[5].IN1
in_bond_pcs8g_in_bot[6] => in_bond_pcs8g_in_bot[6].IN1
in_bond_pcs8g_in_bot[7] => in_bond_pcs8g_in_bot[7].IN1
in_bond_pcs8g_in_bot[8] => in_bond_pcs8g_in_bot[8].IN1
in_bond_pcs8g_in_bot[9] => in_bond_pcs8g_in_bot[9].IN1
in_bond_pcs8g_in_bot[10] => in_bond_pcs8g_in_bot[10].IN1
in_bond_pcs8g_in_bot[11] => in_bond_pcs8g_in_bot[11].IN1
in_bond_pcs8g_in_bot[12] => in_bond_pcs8g_in_bot[12].IN1
in_bond_pcs8g_in_top[0] => in_bond_pcs8g_in_top[0].IN1
in_bond_pcs8g_in_top[1] => in_bond_pcs8g_in_top[1].IN1
in_bond_pcs8g_in_top[2] => in_bond_pcs8g_in_top[2].IN1
in_bond_pcs8g_in_top[3] => in_bond_pcs8g_in_top[3].IN1
in_bond_pcs8g_in_top[4] => in_bond_pcs8g_in_top[4].IN1
in_bond_pcs8g_in_top[5] => in_bond_pcs8g_in_top[5].IN1
in_bond_pcs8g_in_top[6] => in_bond_pcs8g_in_top[6].IN1
in_bond_pcs8g_in_top[7] => in_bond_pcs8g_in_top[7].IN1
in_bond_pcs8g_in_top[8] => in_bond_pcs8g_in_top[8].IN1
in_bond_pcs8g_in_top[9] => in_bond_pcs8g_in_top[9].IN1
in_bond_pcs8g_in_top[10] => in_bond_pcs8g_in_top[10].IN1
in_bond_pcs8g_in_top[11] => in_bond_pcs8g_in_top[11].IN1
in_bond_pcs8g_in_top[12] => in_bond_pcs8g_in_top[12].IN1
in_bond_pmaif_in_bot[0] => in_bond_pmaif_in_bot[0].IN1
in_bond_pmaif_in_bot[1] => in_bond_pmaif_in_bot[1].IN1
in_bond_pmaif_in_bot[2] => in_bond_pmaif_in_bot[2].IN1
in_bond_pmaif_in_bot[3] => in_bond_pmaif_in_bot[3].IN1
in_bond_pmaif_in_bot[4] => in_bond_pmaif_in_bot[4].IN1
in_bond_pmaif_in_bot[5] => in_bond_pmaif_in_bot[5].IN1
in_bond_pmaif_in_bot[6] => in_bond_pmaif_in_bot[6].IN1
in_bond_pmaif_in_bot[7] => in_bond_pmaif_in_bot[7].IN1
in_bond_pmaif_in_bot[8] => in_bond_pmaif_in_bot[8].IN1
in_bond_pmaif_in_bot[9] => in_bond_pmaif_in_bot[9].IN1
in_bond_pmaif_in_bot[10] => in_bond_pmaif_in_bot[10].IN1
in_bond_pmaif_in_bot[11] => in_bond_pmaif_in_bot[11].IN1
in_bond_pmaif_in_top[0] => in_bond_pmaif_in_top[0].IN1
in_bond_pmaif_in_top[1] => in_bond_pmaif_in_top[1].IN1
in_bond_pmaif_in_top[2] => in_bond_pmaif_in_top[2].IN1
in_bond_pmaif_in_top[3] => in_bond_pmaif_in_top[3].IN1
in_bond_pmaif_in_top[4] => in_bond_pmaif_in_top[4].IN1
in_bond_pmaif_in_top[5] => in_bond_pmaif_in_top[5].IN1
in_bond_pmaif_in_top[6] => in_bond_pmaif_in_top[6].IN1
in_bond_pmaif_in_top[7] => in_bond_pmaif_in_top[7].IN1
in_bond_pmaif_in_top[8] => in_bond_pmaif_in_top[8].IN1
in_bond_pmaif_in_top[9] => in_bond_pmaif_in_top[9].IN1
in_bond_pmaif_in_top[10] => in_bond_pmaif_in_top[10].IN1
in_bond_pmaif_in_top[11] => in_bond_pmaif_in_top[11].IN1
in_hip_tx_data[0] => in_hip_tx_data[0].IN1
in_hip_tx_data[1] => in_hip_tx_data[1].IN1
in_hip_tx_data[2] => in_hip_tx_data[2].IN1
in_hip_tx_data[3] => in_hip_tx_data[3].IN1
in_hip_tx_data[4] => in_hip_tx_data[4].IN1
in_hip_tx_data[5] => in_hip_tx_data[5].IN1
in_hip_tx_data[6] => in_hip_tx_data[6].IN1
in_hip_tx_data[7] => in_hip_tx_data[7].IN1
in_hip_tx_data[8] => in_hip_tx_data[8].IN1
in_hip_tx_data[9] => in_hip_tx_data[9].IN1
in_hip_tx_data[10] => in_hip_tx_data[10].IN1
in_hip_tx_data[11] => in_hip_tx_data[11].IN1
in_hip_tx_data[12] => in_hip_tx_data[12].IN1
in_hip_tx_data[13] => in_hip_tx_data[13].IN1
in_hip_tx_data[14] => in_hip_tx_data[14].IN1
in_hip_tx_data[15] => in_hip_tx_data[15].IN1
in_hip_tx_data[16] => in_hip_tx_data[16].IN1
in_hip_tx_data[17] => in_hip_tx_data[17].IN1
in_hip_tx_data[18] => in_hip_tx_data[18].IN1
in_hip_tx_data[19] => in_hip_tx_data[19].IN1
in_hip_tx_data[20] => in_hip_tx_data[20].IN1
in_hip_tx_data[21] => in_hip_tx_data[21].IN1
in_hip_tx_data[22] => in_hip_tx_data[22].IN1
in_hip_tx_data[23] => in_hip_tx_data[23].IN1
in_hip_tx_data[24] => in_hip_tx_data[24].IN1
in_hip_tx_data[25] => in_hip_tx_data[25].IN1
in_hip_tx_data[26] => in_hip_tx_data[26].IN1
in_hip_tx_data[27] => in_hip_tx_data[27].IN1
in_hip_tx_data[28] => in_hip_tx_data[28].IN1
in_hip_tx_data[29] => in_hip_tx_data[29].IN1
in_hip_tx_data[30] => in_hip_tx_data[30].IN1
in_hip_tx_data[31] => in_hip_tx_data[31].IN1
in_hip_tx_data[32] => in_hip_tx_data[32].IN1
in_hip_tx_data[33] => in_hip_tx_data[33].IN1
in_hip_tx_data[34] => in_hip_tx_data[34].IN1
in_hip_tx_data[35] => in_hip_tx_data[35].IN1
in_hip_tx_data[36] => in_hip_tx_data[36].IN1
in_hip_tx_data[37] => in_hip_tx_data[37].IN1
in_hip_tx_data[38] => in_hip_tx_data[38].IN1
in_hip_tx_data[39] => in_hip_tx_data[39].IN1
in_hip_tx_data[40] => in_hip_tx_data[40].IN1
in_hip_tx_data[41] => in_hip_tx_data[41].IN1
in_hip_tx_data[42] => in_hip_tx_data[42].IN1
in_hip_tx_data[43] => in_hip_tx_data[43].IN1
in_hip_tx_data[44] => in_hip_tx_data[44].IN1
in_hip_tx_data[45] => in_hip_tx_data[45].IN1
in_hip_tx_data[46] => in_hip_tx_data[46].IN1
in_hip_tx_data[47] => in_hip_tx_data[47].IN1
in_hip_tx_data[48] => in_hip_tx_data[48].IN1
in_hip_tx_data[49] => in_hip_tx_data[49].IN1
in_hip_tx_data[50] => in_hip_tx_data[50].IN1
in_hip_tx_data[51] => in_hip_tx_data[51].IN1
in_hip_tx_data[52] => in_hip_tx_data[52].IN1
in_hip_tx_data[53] => in_hip_tx_data[53].IN1
in_hip_tx_data[54] => in_hip_tx_data[54].IN1
in_hip_tx_data[55] => in_hip_tx_data[55].IN1
in_hip_tx_data[56] => in_hip_tx_data[56].IN1
in_hip_tx_data[57] => in_hip_tx_data[57].IN1
in_hip_tx_data[58] => in_hip_tx_data[58].IN1
in_hip_tx_data[59] => in_hip_tx_data[59].IN1
in_hip_tx_data[60] => in_hip_tx_data[60].IN1
in_hip_tx_data[61] => in_hip_tx_data[61].IN1
in_hip_tx_data[62] => in_hip_tx_data[62].IN1
in_hip_tx_data[63] => in_hip_tx_data[63].IN1
in_pld_10g_krfec_rx_clr_errblk_cnt => in_pld_10g_krfec_rx_clr_errblk_cnt.IN1
in_pld_10g_krfec_rx_pld_rst_n => in_pld_10g_krfec_rx_pld_rst_n.IN1
in_pld_10g_krfec_tx_pld_rst_n => in_pld_10g_krfec_tx_pld_rst_n.IN1
in_pld_10g_rx_align_clr => in_pld_10g_rx_align_clr.IN1
in_pld_10g_rx_clr_ber_count => in_pld_10g_rx_clr_ber_count.IN1
in_pld_10g_rx_rd_en => in_pld_10g_rx_rd_en.IN1
in_pld_10g_tx_bitslip[0] => in_pld_10g_tx_bitslip[0].IN1
in_pld_10g_tx_bitslip[1] => in_pld_10g_tx_bitslip[1].IN1
in_pld_10g_tx_bitslip[2] => in_pld_10g_tx_bitslip[2].IN1
in_pld_10g_tx_bitslip[3] => in_pld_10g_tx_bitslip[3].IN1
in_pld_10g_tx_bitslip[4] => in_pld_10g_tx_bitslip[4].IN1
in_pld_10g_tx_bitslip[5] => in_pld_10g_tx_bitslip[5].IN1
in_pld_10g_tx_bitslip[6] => in_pld_10g_tx_bitslip[6].IN1
in_pld_10g_tx_burst_en => in_pld_10g_tx_burst_en.IN1
in_pld_10g_tx_data_valid => in_pld_10g_tx_data_valid.IN1
in_pld_10g_tx_diag_status[0] => in_pld_10g_tx_diag_status[0].IN1
in_pld_10g_tx_diag_status[1] => in_pld_10g_tx_diag_status[1].IN1
in_pld_10g_tx_wordslip => in_pld_10g_tx_wordslip.IN1
in_pld_8g_a1a2_size => in_pld_8g_a1a2_size.IN1
in_pld_8g_bitloc_rev_en => in_pld_8g_bitloc_rev_en.IN1
in_pld_8g_byte_rev_en => in_pld_8g_byte_rev_en.IN1
in_pld_8g_eidleinfersel[0] => in_pld_8g_eidleinfersel[0].IN1
in_pld_8g_eidleinfersel[1] => in_pld_8g_eidleinfersel[1].IN1
in_pld_8g_eidleinfersel[2] => in_pld_8g_eidleinfersel[2].IN1
in_pld_8g_encdt => in_pld_8g_encdt.IN1
in_pld_8g_g3_rx_pld_rst_n => in_pld_8g_g3_rx_pld_rst_n.IN1
in_pld_8g_g3_tx_pld_rst_n => in_pld_8g_g3_tx_pld_rst_n.IN1
in_pld_8g_rddisable_tx => in_pld_8g_rddisable_tx.IN1
in_pld_8g_rdenable_rx => in_pld_8g_rdenable_rx.IN1
in_pld_8g_refclk_dig2 => in_pld_8g_refclk_dig2.IN1
in_pld_8g_rxpolarity => in_pld_8g_rxpolarity.IN1
in_pld_8g_tx_boundary_sel[0] => in_pld_8g_tx_boundary_sel[0].IN1
in_pld_8g_tx_boundary_sel[1] => in_pld_8g_tx_boundary_sel[1].IN1
in_pld_8g_tx_boundary_sel[2] => in_pld_8g_tx_boundary_sel[2].IN1
in_pld_8g_tx_boundary_sel[3] => in_pld_8g_tx_boundary_sel[3].IN1
in_pld_8g_tx_boundary_sel[4] => in_pld_8g_tx_boundary_sel[4].IN1
in_pld_8g_wrdisable_rx => in_pld_8g_wrdisable_rx.IN1
in_pld_8g_wrenable_tx => in_pld_8g_wrenable_tx.IN1
in_pld_atpg_los_en_n => in_pld_atpg_los_en_n.IN1
in_pld_bitslip => in_pld_bitslip.IN1
in_pld_g3_current_coeff[0] => in_pld_g3_current_coeff[0].IN1
in_pld_g3_current_coeff[1] => in_pld_g3_current_coeff[1].IN1
in_pld_g3_current_coeff[2] => in_pld_g3_current_coeff[2].IN1
in_pld_g3_current_coeff[3] => in_pld_g3_current_coeff[3].IN1
in_pld_g3_current_coeff[4] => in_pld_g3_current_coeff[4].IN1
in_pld_g3_current_coeff[5] => in_pld_g3_current_coeff[5].IN1
in_pld_g3_current_coeff[6] => in_pld_g3_current_coeff[6].IN1
in_pld_g3_current_coeff[7] => in_pld_g3_current_coeff[7].IN1
in_pld_g3_current_coeff[8] => in_pld_g3_current_coeff[8].IN1
in_pld_g3_current_coeff[9] => in_pld_g3_current_coeff[9].IN1
in_pld_g3_current_coeff[10] => in_pld_g3_current_coeff[10].IN1
in_pld_g3_current_coeff[11] => in_pld_g3_current_coeff[11].IN1
in_pld_g3_current_coeff[12] => in_pld_g3_current_coeff[12].IN1
in_pld_g3_current_coeff[13] => in_pld_g3_current_coeff[13].IN1
in_pld_g3_current_coeff[14] => in_pld_g3_current_coeff[14].IN1
in_pld_g3_current_coeff[15] => in_pld_g3_current_coeff[15].IN1
in_pld_g3_current_coeff[16] => in_pld_g3_current_coeff[16].IN1
in_pld_g3_current_coeff[17] => in_pld_g3_current_coeff[17].IN1
in_pld_g3_current_rxpreset[0] => in_pld_g3_current_rxpreset[0].IN1
in_pld_g3_current_rxpreset[1] => in_pld_g3_current_rxpreset[1].IN1
in_pld_g3_current_rxpreset[2] => in_pld_g3_current_rxpreset[2].IN1
in_pld_ltr => in_pld_ltr.IN1
in_pld_mem_krfec_atpg_rst_n => in_pld_mem_krfec_atpg_rst_n.IN1
in_pld_partial_reconfig => in_pld_partial_reconfig.IN1
in_pld_pcs_refclk_dig => in_pld_pcs_refclk_dig.IN1
in_pld_pma_adapt_start => in_pld_pma_adapt_start.IN1
in_pld_pma_early_eios => in_pld_pma_early_eios.IN1
in_pld_pma_eye_monitor[0] => in_pld_pma_eye_monitor[0].IN1
in_pld_pma_eye_monitor[1] => in_pld_pma_eye_monitor[1].IN1
in_pld_pma_eye_monitor[2] => in_pld_pma_eye_monitor[2].IN1
in_pld_pma_eye_monitor[3] => in_pld_pma_eye_monitor[3].IN1
in_pld_pma_eye_monitor[4] => in_pld_pma_eye_monitor[4].IN1
in_pld_pma_eye_monitor[5] => in_pld_pma_eye_monitor[5].IN1
in_pld_pma_ltd_b => in_pld_pma_ltd_b.IN1
in_pld_pma_pcie_switch[0] => in_pld_pma_pcie_switch[0].IN1
in_pld_pma_pcie_switch[1] => in_pld_pma_pcie_switch[1].IN1
in_pld_pma_ppm_lock => in_pld_pma_ppm_lock.IN1
in_pld_pma_reserved_out[0] => in_pld_pma_reserved_out[0].IN1
in_pld_pma_reserved_out[1] => in_pld_pma_reserved_out[1].IN1
in_pld_pma_reserved_out[2] => in_pld_pma_reserved_out[2].IN1
in_pld_pma_reserved_out[3] => in_pld_pma_reserved_out[3].IN1
in_pld_pma_reserved_out[4] => in_pld_pma_reserved_out[4].IN1
in_pld_pma_rs_lpbk_b => in_pld_pma_rs_lpbk_b.IN1
in_pld_pma_rx_qpi_pullup => in_pld_pma_rx_qpi_pullup.IN1
in_pld_pma_rxpma_rstb => in_pld_pma_rxpma_rstb.IN1
in_pld_pma_tx_bitslip => in_pld_pma_tx_bitslip.IN1
in_pld_pma_tx_bonding_rstb => in_pld_pma_tx_bonding_rstb.IN1
in_pld_pma_tx_qpi_pulldn => in_pld_pma_tx_qpi_pulldn.IN1
in_pld_pma_tx_qpi_pullup => in_pld_pma_tx_qpi_pullup.IN1
in_pld_pma_txdetectrx => in_pld_pma_txdetectrx.IN1
in_pld_pma_txpma_rstb => in_pld_pma_txpma_rstb.IN1
in_pld_pmaif_rx_pld_rst_n => in_pld_pmaif_rx_pld_rst_n.IN1
in_pld_pmaif_rxclkslip => in_pld_pmaif_rxclkslip.IN1
in_pld_pmaif_tx_pld_rst_n => in_pld_pmaif_tx_pld_rst_n.IN1
in_pld_polinv_rx => in_pld_polinv_rx.IN1
in_pld_polinv_tx => in_pld_polinv_tx.IN1
in_pld_rate[0] => in_pld_rate[0].IN1
in_pld_rate[1] => in_pld_rate[1].IN1
in_pld_reserved_in[0] => in_pld_reserved_in[0].IN1
in_pld_reserved_in[1] => in_pld_reserved_in[1].IN1
in_pld_reserved_in[2] => in_pld_reserved_in[2].IN1
in_pld_reserved_in[3] => in_pld_reserved_in[3].IN1
in_pld_reserved_in[4] => in_pld_reserved_in[4].IN1
in_pld_reserved_in[5] => in_pld_reserved_in[5].IN1
in_pld_reserved_in[6] => in_pld_reserved_in[6].IN1
in_pld_reserved_in[7] => in_pld_reserved_in[7].IN1
in_pld_reserved_in[8] => in_pld_reserved_in[8].IN1
in_pld_reserved_in[9] => in_pld_reserved_in[9].IN1
in_pld_rx_clk => in_pld_rx_clk.IN1
in_pld_rx_prbs_err_clr => in_pld_rx_prbs_err_clr.IN1
in_pld_syncsm_en => in_pld_syncsm_en.IN1
in_pld_tx_clk => in_pld_tx_clk.IN1
in_pld_tx_control[0] => in_pld_tx_control[0].IN1
in_pld_tx_control[1] => in_pld_tx_control[1].IN1
in_pld_tx_control[2] => in_pld_tx_control[2].IN1
in_pld_tx_control[3] => in_pld_tx_control[3].IN1
in_pld_tx_control[4] => in_pld_tx_control[4].IN1
in_pld_tx_control[5] => in_pld_tx_control[5].IN1
in_pld_tx_control[6] => in_pld_tx_control[6].IN1
in_pld_tx_control[7] => in_pld_tx_control[7].IN1
in_pld_tx_control[8] => in_pld_tx_control[8].IN1
in_pld_tx_control[9] => in_pld_tx_control[9].IN1
in_pld_tx_control[10] => in_pld_tx_control[10].IN1
in_pld_tx_control[11] => in_pld_tx_control[11].IN1
in_pld_tx_control[12] => in_pld_tx_control[12].IN1
in_pld_tx_control[13] => in_pld_tx_control[13].IN1
in_pld_tx_control[14] => in_pld_tx_control[14].IN1
in_pld_tx_control[15] => in_pld_tx_control[15].IN1
in_pld_tx_control[16] => in_pld_tx_control[16].IN1
in_pld_tx_control[17] => in_pld_tx_control[17].IN1
in_pld_tx_data[0] => in_pld_tx_data[0].IN1
in_pld_tx_data[1] => in_pld_tx_data[1].IN1
in_pld_tx_data[2] => in_pld_tx_data[2].IN1
in_pld_tx_data[3] => in_pld_tx_data[3].IN1
in_pld_tx_data[4] => in_pld_tx_data[4].IN1
in_pld_tx_data[5] => in_pld_tx_data[5].IN1
in_pld_tx_data[6] => in_pld_tx_data[6].IN1
in_pld_tx_data[7] => in_pld_tx_data[7].IN1
in_pld_tx_data[8] => in_pld_tx_data[8].IN1
in_pld_tx_data[9] => in_pld_tx_data[9].IN1
in_pld_tx_data[10] => in_pld_tx_data[10].IN1
in_pld_tx_data[11] => in_pld_tx_data[11].IN1
in_pld_tx_data[12] => in_pld_tx_data[12].IN1
in_pld_tx_data[13] => in_pld_tx_data[13].IN1
in_pld_tx_data[14] => in_pld_tx_data[14].IN1
in_pld_tx_data[15] => in_pld_tx_data[15].IN1
in_pld_tx_data[16] => in_pld_tx_data[16].IN1
in_pld_tx_data[17] => in_pld_tx_data[17].IN1
in_pld_tx_data[18] => in_pld_tx_data[18].IN1
in_pld_tx_data[19] => in_pld_tx_data[19].IN1
in_pld_tx_data[20] => in_pld_tx_data[20].IN1
in_pld_tx_data[21] => in_pld_tx_data[21].IN1
in_pld_tx_data[22] => in_pld_tx_data[22].IN1
in_pld_tx_data[23] => in_pld_tx_data[23].IN1
in_pld_tx_data[24] => in_pld_tx_data[24].IN1
in_pld_tx_data[25] => in_pld_tx_data[25].IN1
in_pld_tx_data[26] => in_pld_tx_data[26].IN1
in_pld_tx_data[27] => in_pld_tx_data[27].IN1
in_pld_tx_data[28] => in_pld_tx_data[28].IN1
in_pld_tx_data[29] => in_pld_tx_data[29].IN1
in_pld_tx_data[30] => in_pld_tx_data[30].IN1
in_pld_tx_data[31] => in_pld_tx_data[31].IN1
in_pld_tx_data[32] => in_pld_tx_data[32].IN1
in_pld_tx_data[33] => in_pld_tx_data[33].IN1
in_pld_tx_data[34] => in_pld_tx_data[34].IN1
in_pld_tx_data[35] => in_pld_tx_data[35].IN1
in_pld_tx_data[36] => in_pld_tx_data[36].IN1
in_pld_tx_data[37] => in_pld_tx_data[37].IN1
in_pld_tx_data[38] => in_pld_tx_data[38].IN1
in_pld_tx_data[39] => in_pld_tx_data[39].IN1
in_pld_tx_data[40] => in_pld_tx_data[40].IN1
in_pld_tx_data[41] => in_pld_tx_data[41].IN1
in_pld_tx_data[42] => in_pld_tx_data[42].IN1
in_pld_tx_data[43] => in_pld_tx_data[43].IN1
in_pld_tx_data[44] => in_pld_tx_data[44].IN1
in_pld_tx_data[45] => in_pld_tx_data[45].IN1
in_pld_tx_data[46] => in_pld_tx_data[46].IN1
in_pld_tx_data[47] => in_pld_tx_data[47].IN1
in_pld_tx_data[48] => in_pld_tx_data[48].IN1
in_pld_tx_data[49] => in_pld_tx_data[49].IN1
in_pld_tx_data[50] => in_pld_tx_data[50].IN1
in_pld_tx_data[51] => in_pld_tx_data[51].IN1
in_pld_tx_data[52] => in_pld_tx_data[52].IN1
in_pld_tx_data[53] => in_pld_tx_data[53].IN1
in_pld_tx_data[54] => in_pld_tx_data[54].IN1
in_pld_tx_data[55] => in_pld_tx_data[55].IN1
in_pld_tx_data[56] => in_pld_tx_data[56].IN1
in_pld_tx_data[57] => in_pld_tx_data[57].IN1
in_pld_tx_data[58] => in_pld_tx_data[58].IN1
in_pld_tx_data[59] => in_pld_tx_data[59].IN1
in_pld_tx_data[60] => in_pld_tx_data[60].IN1
in_pld_tx_data[61] => in_pld_tx_data[61].IN1
in_pld_tx_data[62] => in_pld_tx_data[62].IN1
in_pld_tx_data[63] => in_pld_tx_data[63].IN1
in_pld_tx_data[64] => in_pld_tx_data[64].IN1
in_pld_tx_data[65] => in_pld_tx_data[65].IN1
in_pld_tx_data[66] => in_pld_tx_data[66].IN1
in_pld_tx_data[67] => in_pld_tx_data[67].IN1
in_pld_tx_data[68] => in_pld_tx_data[68].IN1
in_pld_tx_data[69] => in_pld_tx_data[69].IN1
in_pld_tx_data[70] => in_pld_tx_data[70].IN1
in_pld_tx_data[71] => in_pld_tx_data[71].IN1
in_pld_tx_data[72] => in_pld_tx_data[72].IN1
in_pld_tx_data[73] => in_pld_tx_data[73].IN1
in_pld_tx_data[74] => in_pld_tx_data[74].IN1
in_pld_tx_data[75] => in_pld_tx_data[75].IN1
in_pld_tx_data[76] => in_pld_tx_data[76].IN1
in_pld_tx_data[77] => in_pld_tx_data[77].IN1
in_pld_tx_data[78] => in_pld_tx_data[78].IN1
in_pld_tx_data[79] => in_pld_tx_data[79].IN1
in_pld_tx_data[80] => in_pld_tx_data[80].IN1
in_pld_tx_data[81] => in_pld_tx_data[81].IN1
in_pld_tx_data[82] => in_pld_tx_data[82].IN1
in_pld_tx_data[83] => in_pld_tx_data[83].IN1
in_pld_tx_data[84] => in_pld_tx_data[84].IN1
in_pld_tx_data[85] => in_pld_tx_data[85].IN1
in_pld_tx_data[86] => in_pld_tx_data[86].IN1
in_pld_tx_data[87] => in_pld_tx_data[87].IN1
in_pld_tx_data[88] => in_pld_tx_data[88].IN1
in_pld_tx_data[89] => in_pld_tx_data[89].IN1
in_pld_tx_data[90] => in_pld_tx_data[90].IN1
in_pld_tx_data[91] => in_pld_tx_data[91].IN1
in_pld_tx_data[92] => in_pld_tx_data[92].IN1
in_pld_tx_data[93] => in_pld_tx_data[93].IN1
in_pld_tx_data[94] => in_pld_tx_data[94].IN1
in_pld_tx_data[95] => in_pld_tx_data[95].IN1
in_pld_tx_data[96] => in_pld_tx_data[96].IN1
in_pld_tx_data[97] => in_pld_tx_data[97].IN1
in_pld_tx_data[98] => in_pld_tx_data[98].IN1
in_pld_tx_data[99] => in_pld_tx_data[99].IN1
in_pld_tx_data[100] => in_pld_tx_data[100].IN1
in_pld_tx_data[101] => in_pld_tx_data[101].IN1
in_pld_tx_data[102] => in_pld_tx_data[102].IN1
in_pld_tx_data[103] => in_pld_tx_data[103].IN1
in_pld_tx_data[104] => in_pld_tx_data[104].IN1
in_pld_tx_data[105] => in_pld_tx_data[105].IN1
in_pld_tx_data[106] => in_pld_tx_data[106].IN1
in_pld_tx_data[107] => in_pld_tx_data[107].IN1
in_pld_tx_data[108] => in_pld_tx_data[108].IN1
in_pld_tx_data[109] => in_pld_tx_data[109].IN1
in_pld_tx_data[110] => in_pld_tx_data[110].IN1
in_pld_tx_data[111] => in_pld_tx_data[111].IN1
in_pld_tx_data[112] => in_pld_tx_data[112].IN1
in_pld_tx_data[113] => in_pld_tx_data[113].IN1
in_pld_tx_data[114] => in_pld_tx_data[114].IN1
in_pld_tx_data[115] => in_pld_tx_data[115].IN1
in_pld_tx_data[116] => in_pld_tx_data[116].IN1
in_pld_tx_data[117] => in_pld_tx_data[117].IN1
in_pld_tx_data[118] => in_pld_tx_data[118].IN1
in_pld_tx_data[119] => in_pld_tx_data[119].IN1
in_pld_tx_data[120] => in_pld_tx_data[120].IN1
in_pld_tx_data[121] => in_pld_tx_data[121].IN1
in_pld_tx_data[122] => in_pld_tx_data[122].IN1
in_pld_tx_data[123] => in_pld_tx_data[123].IN1
in_pld_tx_data[124] => in_pld_tx_data[124].IN1
in_pld_tx_data[125] => in_pld_tx_data[125].IN1
in_pld_tx_data[126] => in_pld_tx_data[126].IN1
in_pld_tx_data[127] => in_pld_tx_data[127].IN1
in_pld_txelecidle => in_pld_txelecidle.IN1
in_pld_uhsif_tx_clk => in_pld_uhsif_tx_clk.IN1
in_pma_hclk => in_pma_hclk.IN1
out_bond_pcs10g_out_bot[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs10g_out_bot
out_bond_pcs10g_out_bot[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs10g_out_bot
out_bond_pcs10g_out_bot[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs10g_out_bot
out_bond_pcs10g_out_bot[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs10g_out_bot
out_bond_pcs10g_out_bot[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs10g_out_bot
out_bond_pcs10g_out_top[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs10g_out_top
out_bond_pcs10g_out_top[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs10g_out_top
out_bond_pcs10g_out_top[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs10g_out_top
out_bond_pcs10g_out_top[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs10g_out_top
out_bond_pcs10g_out_top[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs10g_out_top
out_bond_pcs8g_out_bot[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[5] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[6] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[7] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[8] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[9] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[10] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[11] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[12] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_top[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[5] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[6] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[7] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[8] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[9] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[10] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[11] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[12] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pmaif_out_bot[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[5] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[6] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[7] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[8] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[9] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[10] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[11] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_top[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[5] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[6] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[7] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[8] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[9] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[10] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[11] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_top
out_hip_clk_out[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_clk_out
out_hip_clk_out[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_clk_out
out_hip_clk_out[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_clk_out
out_hip_ctrl_out[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_ctrl_out
out_hip_ctrl_out[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_ctrl_out
out_hip_ctrl_out[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_ctrl_out
out_hip_ctrl_out[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_ctrl_out
out_hip_ctrl_out[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_ctrl_out
out_hip_ctrl_out[5] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_ctrl_out
out_hip_ctrl_out[6] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_ctrl_out
out_hip_ctrl_out[7] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_ctrl_out
out_hip_npor <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_npor
out_hip_rx_data[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[5] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[6] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[7] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[8] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[9] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[10] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[11] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[12] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[13] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[14] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[15] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[16] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[17] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[18] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[19] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[20] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[21] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[22] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[23] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[24] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[25] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[26] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[27] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[28] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[29] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[30] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[31] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[32] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[33] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[34] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[35] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[36] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[37] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[38] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[39] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[40] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[41] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[42] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[43] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[44] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[45] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[46] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[47] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[48] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[49] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[50] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_pld_10g_krfec_rx_blk_lock <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_krfec_rx_blk_lock
out_pld_10g_krfec_rx_diag_data_status[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_krfec_rx_diag_data_status
out_pld_10g_krfec_rx_diag_data_status[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_krfec_rx_diag_data_status
out_pld_10g_krfec_rx_frame <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_krfec_rx_frame
out_pld_10g_krfec_tx_frame <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_krfec_tx_frame
out_pld_10g_rx_align_val <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_align_val
out_pld_10g_rx_crc32_err <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_crc32_err
out_pld_10g_rx_data_valid <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_data_valid
out_pld_10g_rx_empty <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_empty
out_pld_10g_rx_fifo_del <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_fifo_del
out_pld_10g_rx_fifo_insert <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_fifo_insert
out_pld_10g_rx_fifo_num[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_fifo_num
out_pld_10g_rx_fifo_num[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_fifo_num
out_pld_10g_rx_fifo_num[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_fifo_num
out_pld_10g_rx_fifo_num[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_fifo_num
out_pld_10g_rx_fifo_num[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_fifo_num
out_pld_10g_rx_frame_lock <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_frame_lock
out_pld_10g_rx_hi_ber <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_hi_ber
out_pld_10g_rx_oflw_err <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_oflw_err
out_pld_10g_rx_pempty <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_pempty
out_pld_10g_rx_pfull <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_pfull
out_pld_10g_tx_burst_en_exe <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_tx_burst_en_exe
out_pld_10g_tx_empty <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_tx_empty
out_pld_10g_tx_fifo_num[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_tx_fifo_num
out_pld_10g_tx_fifo_num[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_tx_fifo_num
out_pld_10g_tx_fifo_num[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_tx_fifo_num
out_pld_10g_tx_fifo_num[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_tx_fifo_num
out_pld_10g_tx_full <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_tx_full
out_pld_10g_tx_pempty <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_tx_pempty
out_pld_10g_tx_pfull <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_tx_pfull
out_pld_10g_tx_wordslip_exe <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_tx_wordslip_exe
out_pld_8g_a1a2_k1k2_flag[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_a1a2_k1k2_flag
out_pld_8g_a1a2_k1k2_flag[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_a1a2_k1k2_flag
out_pld_8g_a1a2_k1k2_flag[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_a1a2_k1k2_flag
out_pld_8g_a1a2_k1k2_flag[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_a1a2_k1k2_flag
out_pld_8g_empty_rmf <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_empty_rmf
out_pld_8g_empty_rx <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_empty_rx
out_pld_8g_empty_tx <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_empty_tx
out_pld_8g_full_rmf <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_full_rmf
out_pld_8g_full_rx <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_full_rx
out_pld_8g_full_tx <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_full_tx
out_pld_8g_rxelecidle <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_rxelecidle
out_pld_8g_signal_detect_out <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_signal_detect_out
out_pld_8g_wa_boundary[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_wa_boundary
out_pld_8g_wa_boundary[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_wa_boundary
out_pld_8g_wa_boundary[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_wa_boundary
out_pld_8g_wa_boundary[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_wa_boundary
out_pld_8g_wa_boundary[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_wa_boundary
out_pld_krfec_tx_alignment <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_krfec_tx_alignment
out_pld_pcs_rx_clk_out <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pcs_rx_clk_out
out_pld_pcs_tx_clk_out <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pcs_tx_clk_out
out_pld_pma_adapt_done <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_adapt_done
out_pld_pma_clkdiv_rx_user <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_clkdiv_rx_user
out_pld_pma_clkdiv_tx_user <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_clkdiv_tx_user
out_pld_pma_clklow <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_clklow
out_pld_pma_fref <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_fref
out_pld_pma_hclk <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_hclk
out_pld_pma_pcie_sw_done[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_pcie_sw_done
out_pld_pma_pcie_sw_done[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_pcie_sw_done
out_pld_pma_pfdmode_lock <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_pfdmode_lock
out_pld_pma_rx_clk_out <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_rx_clk_out
out_pld_pma_rx_detect_valid <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_rx_detect_valid
out_pld_pma_rx_found <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_rx_found
out_pld_pma_rxpll_lock <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_rxpll_lock
out_pld_pma_signal_ok <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_signal_ok
out_pld_pma_testbus[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_testbus
out_pld_pma_testbus[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_testbus
out_pld_pma_testbus[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_testbus
out_pld_pma_testbus[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_testbus
out_pld_pma_testbus[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_testbus
out_pld_pma_testbus[5] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_testbus
out_pld_pma_testbus[6] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_testbus
out_pld_pma_testbus[7] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_testbus
out_pld_pma_tx_clk_out <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_tx_clk_out
out_pld_pmaif_mask_tx_pll <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pmaif_mask_tx_pll
out_pld_reserved_out[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[5] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[6] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[7] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[8] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[9] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_reserved_out
out_pld_rx_control[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[5] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[6] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[7] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[8] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[9] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[10] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[11] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[12] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[13] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[14] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[15] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[16] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[17] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[18] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[19] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_data[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[5] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[6] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[7] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[8] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[9] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[10] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[11] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[12] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[13] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[14] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[15] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[16] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[17] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[18] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[19] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[20] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[21] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[22] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[23] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[24] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[25] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[26] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[27] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[28] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[29] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[30] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[31] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[32] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[33] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[34] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[35] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[36] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[37] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[38] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[39] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[40] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[41] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[42] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[43] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[44] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[45] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[46] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[47] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[48] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[49] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[50] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[51] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[52] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[53] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[54] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[55] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[56] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[57] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[58] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[59] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[60] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[61] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[62] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[63] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[64] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[65] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[66] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[67] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[68] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[69] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[70] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[71] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[72] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[73] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[74] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[75] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[76] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[77] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[78] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[79] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[80] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[81] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[82] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[83] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[84] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[85] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[86] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[87] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[88] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[89] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[90] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[91] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[92] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[93] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[94] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[95] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[96] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[97] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[98] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[99] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[100] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[101] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[102] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[103] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[104] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[105] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[106] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[107] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[108] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[109] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[110] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[111] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[112] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[113] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[114] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[115] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[116] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[117] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[118] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[119] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[120] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[121] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[122] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[123] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[124] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[125] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[126] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[127] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_prbs_done <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_prbs_done
out_pld_rx_prbs_err <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_prbs_err
out_pld_test_data[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[5] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[6] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[7] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[8] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[9] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[10] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[11] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[12] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[13] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[14] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[15] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[16] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[17] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[18] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[19] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_uhsif_lock <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_uhsif_lock
out_pld_uhsif_tx_clk_out <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_uhsif_tx_clk_out
avmm_clk[0] => avmm_clk[0].IN1
avmm_reset[0] => avmm_reset[0].IN1
avmm_writedata[0] => avmm_writedata[0].IN1
avmm_writedata[1] => avmm_writedata[1].IN1
avmm_writedata[2] => avmm_writedata[2].IN1
avmm_writedata[3] => avmm_writedata[3].IN1
avmm_writedata[4] => avmm_writedata[4].IN1
avmm_writedata[5] => avmm_writedata[5].IN1
avmm_writedata[6] => avmm_writedata[6].IN1
avmm_writedata[7] => avmm_writedata[7].IN1
avmm_address[0] => avmm_address[0].IN1
avmm_address[1] => avmm_address[1].IN1
avmm_address[2] => avmm_address[2].IN1
avmm_address[3] => avmm_address[3].IN1
avmm_address[4] => avmm_address[4].IN1
avmm_address[5] => avmm_address[5].IN1
avmm_address[6] => avmm_address[6].IN1
avmm_address[7] => avmm_address[7].IN1
avmm_address[8] => avmm_address[8].IN1
avmm_write[0] => avmm_write[0].IN1
avmm_read[0] => avmm_read[0].IN1
avmm_readdata[0] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_readdata
avmm_readdata[1] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_readdata
avmm_readdata[2] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_readdata
avmm_readdata[3] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_readdata
avmm_readdata[4] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_readdata
avmm_readdata[5] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_readdata
avmm_readdata[6] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_readdata
avmm_readdata[7] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_readdata
avmm_waitrequest[0] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_waitrequest
avmm_busy[0] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_busy
hip_cal_done[0] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.hip_cal_done
pld_cal_done[0] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.pld_cal_done


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pma_rev_20nm4:inst_twentynm_pma
in_adapt_start => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_ADAPT_START
in_avmmaddress[0] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMADDRESS
in_avmmaddress[1] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMADDRESS1
in_avmmaddress[2] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMADDRESS2
in_avmmaddress[3] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMADDRESS3
in_avmmaddress[4] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMADDRESS4
in_avmmaddress[5] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMADDRESS5
in_avmmaddress[6] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMADDRESS6
in_avmmaddress[7] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMADDRESS7
in_avmmaddress[8] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMADDRESS8
in_avmmclk => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMCLK
in_avmmread => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMREAD
in_avmmrstn => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMRSTN
in_avmmwrite => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMWRITE
in_avmmwritedata[0] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMWRITEDATA
in_avmmwritedata[1] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMWRITEDATA1
in_avmmwritedata[2] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMWRITEDATA2
in_avmmwritedata[3] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMWRITEDATA3
in_avmmwritedata[4] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMWRITEDATA4
in_avmmwritedata[5] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMWRITEDATA5
in_avmmwritedata[6] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMWRITEDATA6
in_avmmwritedata[7] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMWRITEDATA7
in_clk_cdr_b => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLK_CDR_B
in_clk_cdr_t => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLK_CDR_T
in_clk_fpll_b => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLK_FPLL_B
in_clk_fpll_t => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLK_FPLL_T
in_clk_lc_b => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLK_LC_B
in_clk_lc_hs => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLK_LC_HS
in_clk_lc_t => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLK_LC_T
in_clkb_cdr_b => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLKB_CDR_B
in_clkb_cdr_t => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLKB_CDR_T
in_clkb_fpll_b => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLKB_FPLL_B
in_clkb_fpll_t => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLKB_FPLL_T
in_clkb_lc_b => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLKB_LC_B
in_clkb_lc_hs => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLKB_LC_HS
in_clkb_lc_t => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLKB_LC_T
in_core_refclk_in => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCAN_CLK
in_core_refclk_in => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_CORE_REFCLK
in_cpulse_x6_dn_bus[0] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_X6_DN_BUS
in_cpulse_x6_dn_bus[1] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_X6_DN_BUS1
in_cpulse_x6_dn_bus[2] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_X6_DN_BUS2
in_cpulse_x6_dn_bus[3] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_X6_DN_BUS3
in_cpulse_x6_dn_bus[4] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_X6_DN_BUS4
in_cpulse_x6_dn_bus[5] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_X6_DN_BUS5
in_cpulse_x6_up_bus[0] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_X6_UP_BUS
in_cpulse_x6_up_bus[1] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_X6_UP_BUS1
in_cpulse_x6_up_bus[2] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_X6_UP_BUS2
in_cpulse_x6_up_bus[3] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_X6_UP_BUS3
in_cpulse_x6_up_bus[4] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_X6_UP_BUS4
in_cpulse_x6_up_bus[5] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_X6_UP_BUS5
in_cpulse_xn_dn_bus[0] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_XN_DN_BUS
in_cpulse_xn_dn_bus[1] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_XN_DN_BUS1
in_cpulse_xn_dn_bus[2] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_XN_DN_BUS2
in_cpulse_xn_dn_bus[3] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_XN_DN_BUS3
in_cpulse_xn_dn_bus[4] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_XN_DN_BUS4
in_cpulse_xn_dn_bus[5] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_XN_DN_BUS5
in_cpulse_xn_up_bus[0] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_XN_UP_BUS
in_cpulse_xn_up_bus[1] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_XN_UP_BUS1
in_cpulse_xn_up_bus[2] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_XN_UP_BUS2
in_cpulse_xn_up_bus[3] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_XN_UP_BUS3
in_cpulse_xn_up_bus[4] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_XN_UP_BUS4
in_cpulse_xn_up_bus[5] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_XN_UP_BUS5
in_early_eios => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.EARLY_EIOS
in_eye_monitor[0] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN
in_eye_monitor[0] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_ODI_SHIFT_CLK
in_eye_monitor[1] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN1
in_eye_monitor[1] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_ODI_LATCH_CLK
in_eye_monitor[2] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN2
in_eye_monitor[2] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_ODI_SHIFT_IN
in_eye_monitor[3] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN3
in_eye_monitor[3] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_ODI_DFT_CLR
in_eye_monitor[4] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN4
in_eye_monitor[5] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN5
in_fpll_ppm_clk_in[0] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_FPLL_TEST0
in_fpll_ppm_clk_in[1] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_FPLL_TEST1
in_i_coeff[0] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF
in_i_coeff[1] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF1
in_i_coeff[2] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF2
in_i_coeff[3] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF3
in_i_coeff[4] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF4
in_i_coeff[5] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF5
in_i_coeff[6] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF6
in_i_coeff[7] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF7
in_i_coeff[8] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF8
in_i_coeff[9] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF9
in_i_coeff[10] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF10
in_i_coeff[11] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF11
in_i_coeff[12] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF12
in_i_coeff[13] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF13
in_i_coeff[14] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF14
in_i_coeff[15] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF15
in_i_coeff[16] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF16
in_i_coeff[17] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF17
in_i_rxpreset[0] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_I_RXPRESET
in_i_rxpreset[1] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_I_RXPRESET1
in_i_rxpreset[2] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_I_RXPRESET2
in_iqtxrxclk[0] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_IQTXRXCLK
in_iqtxrxclk[0] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_IQTXRXCLK
in_iqtxrxclk[1] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_IQTXRXCLK1
in_iqtxrxclk[1] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_IQTXRXCLK1
in_iqtxrxclk[2] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_IQTXRXCLK2
in_iqtxrxclk[2] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_IQTXRXCLK2
in_iqtxrxclk[3] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_IQTXRXCLK3
in_iqtxrxclk[3] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_IQTXRXCLK3
in_iqtxrxclk[4] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_IQTXRXCLK4
in_iqtxrxclk[4] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_IQTXRXCLK4
in_iqtxrxclk[5] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_IQTXRXCLK5
in_iqtxrxclk[5] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_IQTXRXCLK5
in_ltd_b => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_LTD_B
in_ltr => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_LTR
in_pcie_sw[0] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_PCIE_SW
in_pcie_sw[0] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_PCIE_SW
in_pcie_sw[1] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_PCIE_SW1
in_pcie_sw[1] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_PCIE_SW1
in_pcie_sw_done_master_in[0] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_PCIE_SW_DONE_MASTER
in_pcie_sw_done_master_in[1] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_PCIE_SW_DONE_MASTER1
in_pma_atpg_los_en_n_in => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_GLOBAL_PIPE_SE
in_pma_reserved_out[0] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN6
in_pma_reserved_out[1] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN7
in_pma_reserved_out[2] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN8
in_pma_reserved_out[3] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN9
in_pma_reserved_out[4] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_ADAPT_RESET
in_ppm_lock => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_PPM_LOCK
in_ref_iqclk[0] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK
in_ref_iqclk[1] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK1
in_ref_iqclk[2] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK2
in_ref_iqclk[3] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK3
in_ref_iqclk[4] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK4
in_ref_iqclk[5] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK5
in_ref_iqclk[6] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK6
in_ref_iqclk[7] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK7
in_ref_iqclk[8] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK8
in_ref_iqclk[9] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK9
in_ref_iqclk[10] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK10
in_ref_iqclk[11] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK11
in_rs_lpbk_b => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_S_LPBK_B
in_rs_lpbk_b => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_S_LPBK_B
in_rs_lpbk_b => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_S_LPBK_B
in_rx50_buf_in[0] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RX_SEL_B50
in_rx50_buf_in[1] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RX_SEL_B501
in_rx50_buf_in[2] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RX_SEL_B502
in_rx50_buf_in[3] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RX_SEL_B503
in_rx50_buf_in[4] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RX_SEL_B504
in_rx50_buf_in[5] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RX_SEL_B505
in_rx_bitslip => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_BITSLIP
in_rx_n => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RXN
in_rx_n => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_RX_N_BIDIR_IN
in_rx_p => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_RXP
in_rx_p => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RXP
in_rx_p => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_RX_P_BIDIR_IN
in_rx_pma_rstb => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_RST_N
in_rx_pma_rstb => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RX_RSTN
in_rx_pma_rstb => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_RST_N
in_rx_pma_rstb => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_DFE_RSTN
in_rx_pma_rstb => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_RSTN_SD
in_rx_qpi_pulldn => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RX_QPI_PULLDN
in_scan_mode_n => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_TEST_MODE
in_scan_shift_n => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_TEST_SE
in_tx50_buf_in[0] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_TX50
in_tx50_buf_in[1] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_TX501
in_tx50_buf_in[2] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_TX502
in_tx50_buf_in[3] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_TX503
in_tx50_buf_in[4] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_TX504
in_tx50_buf_in[5] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_TX505
in_tx50_buf_in[6] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_TX506
in_tx50_buf_in[7] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_TX507
in_tx50_buf_in[8] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_TX508
in_tx_bitslip => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_TX_BITSLIP
in_tx_bonding_rstb => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_TX_BONDING_RSTB
in_tx_data[0] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA
in_tx_data[1] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA1
in_tx_data[2] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA2
in_tx_data[3] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA3
in_tx_data[4] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA4
in_tx_data[5] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA5
in_tx_data[6] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA6
in_tx_data[7] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA7
in_tx_data[8] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA8
in_tx_data[9] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA9
in_tx_data[10] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA10
in_tx_data[11] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA11
in_tx_data[12] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA12
in_tx_data[13] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA13
in_tx_data[14] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA14
in_tx_data[15] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA15
in_tx_data[16] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA16
in_tx_data[17] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA17
in_tx_data[18] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA18
in_tx_data[19] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA19
in_tx_data[20] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA20
in_tx_data[21] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA21
in_tx_data[22] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA22
in_tx_data[23] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA23
in_tx_data[24] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA24
in_tx_data[25] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA25
in_tx_data[26] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA26
in_tx_data[27] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA27
in_tx_data[28] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA28
in_tx_data[29] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA29
in_tx_data[30] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA30
in_tx_data[31] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA31
in_tx_data[32] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA32
in_tx_data[33] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA33
in_tx_data[34] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA34
in_tx_data[35] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA35
in_tx_data[36] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA36
in_tx_data[37] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA37
in_tx_data[38] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA38
in_tx_data[39] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA39
in_tx_data[40] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA40
in_tx_data[41] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA41
in_tx_data[42] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA42
in_tx_data[43] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA43
in_tx_data[44] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA44
in_tx_data[45] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA45
in_tx_data[46] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA46
in_tx_data[47] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA47
in_tx_data[48] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA48
in_tx_data[49] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA49
in_tx_data[50] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA50
in_tx_data[51] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA51
in_tx_data[52] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA52
in_tx_data[53] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA53
in_tx_data[54] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA54
in_tx_data[55] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA55
in_tx_data[56] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA56
in_tx_data[57] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA57
in_tx_data[58] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA58
in_tx_data[59] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA59
in_tx_data[60] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA60
in_tx_data[61] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA61
in_tx_data[62] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA62
in_tx_data[63] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA63
in_tx_det_rx => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.RXDETECTEN
in_tx_elec_idle => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_TX_ELEC_IDLE
in_tx_pma_rstb => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_TX_PMA_RSTB
in_tx_qpi_pulldn => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_TX_QPI_PULLDN
in_tx_qpi_pullup => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_TX_QPI_PULLUP
out_avmmreaddata_cdr_pll[0] <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_AVMMREADDATA
out_avmmreaddata_cdr_pll[1] <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_AVMMREADDATA1
out_avmmreaddata_cdr_pll[2] <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_AVMMREADDATA2
out_avmmreaddata_cdr_pll[3] <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_AVMMREADDATA3
out_avmmreaddata_cdr_pll[4] <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_AVMMREADDATA4
out_avmmreaddata_cdr_pll[5] <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_AVMMREADDATA5
out_avmmreaddata_cdr_pll[6] <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_AVMMREADDATA6
out_avmmreaddata_cdr_pll[7] <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_AVMMREADDATA7
out_avmmreaddata_pma_adapt[0] <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_AVMMREADDATA
out_avmmreaddata_pma_adapt[1] <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_AVMMREADDATA1
out_avmmreaddata_pma_adapt[2] <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_AVMMREADDATA2
out_avmmreaddata_pma_adapt[3] <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_AVMMREADDATA3
out_avmmreaddata_pma_adapt[4] <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_AVMMREADDATA4
out_avmmreaddata_pma_adapt[5] <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_AVMMREADDATA5
out_avmmreaddata_pma_adapt[6] <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_AVMMREADDATA6
out_avmmreaddata_pma_adapt[7] <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_AVMMREADDATA7
out_avmmreaddata_pma_cdr_refclk[0] <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_AVMMREADDATA
out_avmmreaddata_pma_cdr_refclk[1] <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_AVMMREADDATA1
out_avmmreaddata_pma_cdr_refclk[2] <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_AVMMREADDATA2
out_avmmreaddata_pma_cdr_refclk[3] <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_AVMMREADDATA3
out_avmmreaddata_pma_cdr_refclk[4] <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_AVMMREADDATA4
out_avmmreaddata_pma_cdr_refclk[5] <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_AVMMREADDATA5
out_avmmreaddata_pma_cdr_refclk[6] <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_AVMMREADDATA6
out_avmmreaddata_pma_cdr_refclk[7] <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_AVMMREADDATA7
out_avmmreaddata_pma_cgb[0] <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_AVMMREADDATA
out_avmmreaddata_pma_cgb[1] <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_AVMMREADDATA1
out_avmmreaddata_pma_cgb[2] <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_AVMMREADDATA2
out_avmmreaddata_pma_cgb[3] <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_AVMMREADDATA3
out_avmmreaddata_pma_cgb[4] <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_AVMMREADDATA4
out_avmmreaddata_pma_cgb[5] <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_AVMMREADDATA5
out_avmmreaddata_pma_cgb[6] <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_AVMMREADDATA6
out_avmmreaddata_pma_cgb[7] <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_AVMMREADDATA7
out_avmmreaddata_pma_rx_buf[0] <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_AVMMREADDATA
out_avmmreaddata_pma_rx_buf[1] <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_AVMMREADDATA1
out_avmmreaddata_pma_rx_buf[2] <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_AVMMREADDATA2
out_avmmreaddata_pma_rx_buf[3] <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_AVMMREADDATA3
out_avmmreaddata_pma_rx_buf[4] <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_AVMMREADDATA4
out_avmmreaddata_pma_rx_buf[5] <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_AVMMREADDATA5
out_avmmreaddata_pma_rx_buf[6] <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_AVMMREADDATA6
out_avmmreaddata_pma_rx_buf[7] <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_AVMMREADDATA7
out_avmmreaddata_pma_rx_deser[0] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_AVMMREADDATA
out_avmmreaddata_pma_rx_deser[1] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_AVMMREADDATA1
out_avmmreaddata_pma_rx_deser[2] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_AVMMREADDATA2
out_avmmreaddata_pma_rx_deser[3] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_AVMMREADDATA3
out_avmmreaddata_pma_rx_deser[4] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_AVMMREADDATA4
out_avmmreaddata_pma_rx_deser[5] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_AVMMREADDATA5
out_avmmreaddata_pma_rx_deser[6] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_AVMMREADDATA6
out_avmmreaddata_pma_rx_deser[7] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_AVMMREADDATA7
out_avmmreaddata_pma_rx_dfe[0] <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_AVMMREADDATA
out_avmmreaddata_pma_rx_dfe[1] <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_AVMMREADDATA1
out_avmmreaddata_pma_rx_dfe[2] <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_AVMMREADDATA2
out_avmmreaddata_pma_rx_dfe[3] <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_AVMMREADDATA3
out_avmmreaddata_pma_rx_dfe[4] <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_AVMMREADDATA4
out_avmmreaddata_pma_rx_dfe[5] <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_AVMMREADDATA5
out_avmmreaddata_pma_rx_dfe[6] <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_AVMMREADDATA6
out_avmmreaddata_pma_rx_dfe[7] <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_AVMMREADDATA7
out_avmmreaddata_pma_rx_odi[0] <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_AVMMREADDATA
out_avmmreaddata_pma_rx_odi[1] <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_AVMMREADDATA1
out_avmmreaddata_pma_rx_odi[2] <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_AVMMREADDATA2
out_avmmreaddata_pma_rx_odi[3] <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_AVMMREADDATA3
out_avmmreaddata_pma_rx_odi[4] <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_AVMMREADDATA4
out_avmmreaddata_pma_rx_odi[5] <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_AVMMREADDATA5
out_avmmreaddata_pma_rx_odi[6] <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_AVMMREADDATA6
out_avmmreaddata_pma_rx_odi[7] <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_AVMMREADDATA7
out_avmmreaddata_pma_rx_sd[0] <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_AVMMREADDATA
out_avmmreaddata_pma_rx_sd[1] <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_AVMMREADDATA1
out_avmmreaddata_pma_rx_sd[2] <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_AVMMREADDATA2
out_avmmreaddata_pma_rx_sd[3] <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_AVMMREADDATA3
out_avmmreaddata_pma_rx_sd[4] <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_AVMMREADDATA4
out_avmmreaddata_pma_rx_sd[5] <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_AVMMREADDATA5
out_avmmreaddata_pma_rx_sd[6] <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_AVMMREADDATA6
out_avmmreaddata_pma_rx_sd[7] <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_AVMMREADDATA7
out_avmmreaddata_pma_tx_buf[0] <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_AVMMREADDATA
out_avmmreaddata_pma_tx_buf[1] <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_AVMMREADDATA1
out_avmmreaddata_pma_tx_buf[2] <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_AVMMREADDATA2
out_avmmreaddata_pma_tx_buf[3] <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_AVMMREADDATA3
out_avmmreaddata_pma_tx_buf[4] <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_AVMMREADDATA4
out_avmmreaddata_pma_tx_buf[5] <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_AVMMREADDATA5
out_avmmreaddata_pma_tx_buf[6] <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_AVMMREADDATA6
out_avmmreaddata_pma_tx_buf[7] <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_AVMMREADDATA7
out_avmmreaddata_pma_tx_ser[0] <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_AVMMREADDATA
out_avmmreaddata_pma_tx_ser[1] <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_AVMMREADDATA1
out_avmmreaddata_pma_tx_ser[2] <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_AVMMREADDATA2
out_avmmreaddata_pma_tx_ser[3] <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_AVMMREADDATA3
out_avmmreaddata_pma_tx_ser[4] <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_AVMMREADDATA4
out_avmmreaddata_pma_tx_ser[5] <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_AVMMREADDATA5
out_avmmreaddata_pma_tx_ser[6] <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_AVMMREADDATA6
out_avmmreaddata_pma_tx_ser[7] <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_AVMMREADDATA7
out_blockselect_cdr_pll <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_BLOCKSELECT
out_blockselect_pma_adapt <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_BLOCKSELECT
out_blockselect_pma_cdr_refclk <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_BLOCKSELECT
out_blockselect_pma_cgb <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_BLOCKSELECT
out_blockselect_pma_rx_buf <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_BLOCKSELECT
out_blockselect_pma_rx_deser <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_BLOCKSELECT
out_blockselect_pma_rx_dfe <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_BLOCKSELECT
out_blockselect_pma_rx_odi <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_BLOCKSELECT
out_blockselect_pma_rx_sd <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_BLOCKSELECT
out_blockselect_pma_tx_buf <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_BLOCKSELECT
out_blockselect_pma_tx_ser <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_BLOCKSELECT
out_clk0_pfd <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_CLK0_PFD
out_clk180_pfd <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_CLK180_PFD
out_clk_divrx_iqtxrx <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_CLKDIV
out_clk_divtx_iqtxrx <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_CLK_DIVTX
out_clkdiv_rx <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_CLKDIV
out_clkdiv_rx_user <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_CLKDIV_USER
out_clkdiv_tx <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_CLK_DIVTX
out_clkdiv_tx_user <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_CLK_DIVTX_USER
out_clklow <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_CLKLOW
out_fref <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_FREF
out_iqtxrxclk_out0 <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_CLK_DIVTX
out_iqtxrxclk_out1 <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_CLK_DIVTX
out_jtaglpxn <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_VLPTXN
out_jtaglpxp <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_VLPTXP
out_pcie_sw_done[0] <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_PCIE_SW_DONE
out_pcie_sw_done[1] <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_PCIE_SW_DONE1
out_pcie_sw_master[0] <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_PCIE_SW_MASTER
out_pcie_sw_master[1] <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_PCIE_SW_MASTER1
out_pfdmode_lock <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_PFDMODE_LOCK
out_rx_detect_valid <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_RX_DETECT_VALID
out_rx_found <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_RX_FOUND
out_rxdata[0] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT
out_rxdata[1] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT1
out_rxdata[2] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT2
out_rxdata[3] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT3
out_rxdata[4] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT4
out_rxdata[5] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT5
out_rxdata[6] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT6
out_rxdata[7] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT7
out_rxdata[8] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT8
out_rxdata[9] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT9
out_rxdata[10] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT10
out_rxdata[11] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT11
out_rxdata[12] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT12
out_rxdata[13] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT13
out_rxdata[14] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT14
out_rxdata[15] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT15
out_rxdata[16] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT16
out_rxdata[17] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT17
out_rxdata[18] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT18
out_rxdata[19] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT19
out_rxdata[20] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT20
out_rxdata[21] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT21
out_rxdata[22] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT22
out_rxdata[23] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT23
out_rxdata[24] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT24
out_rxdata[25] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT25
out_rxdata[26] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT26
out_rxdata[27] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT27
out_rxdata[28] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT28
out_rxdata[29] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT29
out_rxdata[30] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT30
out_rxdata[31] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT31
out_rxdata[32] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT32
out_rxdata[33] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT33
out_rxdata[34] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT34
out_rxdata[35] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT35
out_rxdata[36] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT36
out_rxdata[37] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT37
out_rxdata[38] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT38
out_rxdata[39] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT39
out_rxdata[40] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT40
out_rxdata[41] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT41
out_rxdata[42] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT42
out_rxdata[43] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT43
out_rxdata[44] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT44
out_rxdata[45] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT45
out_rxdata[46] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT46
out_rxdata[47] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT47
out_rxdata[48] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT48
out_rxdata[49] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT49
out_rxdata[50] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT50
out_rxdata[51] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT51
out_rxdata[52] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT52
out_rxdata[53] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT53
out_rxdata[54] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT54
out_rxdata[55] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT55
out_rxdata[56] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT56
out_rxdata[57] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT57
out_rxdata[58] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT58
out_rxdata[59] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT59
out_rxdata[60] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT60
out_rxdata[61] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT61
out_rxdata[62] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT62
out_rxdata[63] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT63
out_rxpll_lock <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_RXPLL_LOCK
out_sd <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_SD
out_tx_n <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_VON
out_tx_p <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_VOP


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs
in_avmmaddress[0] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMADDRESS
in_avmmaddress[1] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMADDRESS1
in_avmmaddress[2] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMADDRESS2
in_avmmaddress[3] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMADDRESS3
in_avmmaddress[4] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMADDRESS4
in_avmmaddress[5] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMADDRESS5
in_avmmaddress[6] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMADDRESS6
in_avmmaddress[7] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMADDRESS7
in_avmmaddress[8] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMADDRESS8
in_avmmclk => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMCLK
in_avmmread => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMREAD
in_avmmrstn => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMRSTN
in_avmmwrite => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMWRITE
in_avmmwritedata[0] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMWRITEDATA
in_avmmwritedata[1] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMWRITEDATA1
in_avmmwritedata[2] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMWRITEDATA2
in_avmmwritedata[3] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMWRITEDATA3
in_avmmwritedata[4] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMWRITEDATA4
in_avmmwritedata[5] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMWRITEDATA5
in_avmmwritedata[6] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMWRITEDATA6
in_avmmwritedata[7] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMWRITEDATA7
in_bond_pcs10g_in_bot[0] => ~NO_FANOUT~
in_bond_pcs10g_in_bot[1] => ~NO_FANOUT~
in_bond_pcs10g_in_bot[2] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_DISTDWN_IN_DV
in_bond_pcs10g_in_bot[3] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_DISTDWN_IN_WREN
in_bond_pcs10g_in_bot[4] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_DISTDWN_IN_RDEN
in_bond_pcs10g_in_top[0] => ~NO_FANOUT~
in_bond_pcs10g_in_top[1] => ~NO_FANOUT~
in_bond_pcs10g_in_top[2] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_DISTUP_IN_DV
in_bond_pcs10g_in_top[3] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_DISTUP_IN_WREN
in_bond_pcs10g_in_top[4] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_DISTUP_IN_RDEN
in_bond_pcs8g_in_bot[0] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RX_DIV_SYNC_IN_CHNL_DOWN
in_bond_pcs8g_in_bot[1] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RX_DIV_SYNC_IN_CHNL_DOWN1
in_bond_pcs8g_in_bot[2] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_WR_ENABLE_IN_CHNL_DOWN
in_bond_pcs8g_in_bot[3] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RD_ENABLE_IN_CHNL_DOWN
in_bond_pcs8g_in_bot[4] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RX_WE_IN_CHNL_DOWN
in_bond_pcs8g_in_bot[5] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RX_WE_IN_CHNL_DOWN1
in_bond_pcs8g_in_bot[6] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_TX_DIV_SYNC_IN_CHNL_DOWN
in_bond_pcs8g_in_bot[7] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_TX_DIV_SYNC_IN_CHNL_DOWN1
in_bond_pcs8g_in_bot[8] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_WR_ENABLE_IN_CHNL_DOWN
in_bond_pcs8g_in_bot[9] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_RD_ENABLE_IN_CHNL_DOWN
in_bond_pcs8g_in_bot[10] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_FIFO_SELECT_IN_CHNL_DOWN
in_bond_pcs8g_in_bot[11] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_FIFO_SELECT_IN_CHNL_DOWN1
in_bond_pcs8g_in_bot[12] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RESET_PC_PTRS_IN_CHNL_DOWN
in_bond_pcs8g_in_top[0] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RX_DIV_SYNC_IN_CHNL_UP
in_bond_pcs8g_in_top[1] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RX_DIV_SYNC_IN_CHNL_UP1
in_bond_pcs8g_in_top[2] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_WR_ENABLE_IN_CHNL_UP
in_bond_pcs8g_in_top[3] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RD_ENABLE_IN_CHNL_UP
in_bond_pcs8g_in_top[4] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RX_WE_IN_CHNL_UP
in_bond_pcs8g_in_top[5] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RX_WE_IN_CHNL_UP1
in_bond_pcs8g_in_top[6] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_TX_DIV_SYNC_IN_CHNL_UP
in_bond_pcs8g_in_top[7] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_TX_DIV_SYNC_IN_CHNL_UP1
in_bond_pcs8g_in_top[8] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_WR_ENABLE_IN_CHNL_UP
in_bond_pcs8g_in_top[9] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_RD_ENABLE_IN_CHNL_UP
in_bond_pcs8g_in_top[10] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_FIFO_SELECT_IN_CHNL_UP
in_bond_pcs8g_in_top[11] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_FIFO_SELECT_IN_CHNL_UP1
in_bond_pcs8g_in_top[12] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RESET_PC_PTRS_IN_CHNL_UP
in_bond_pmaif_in_bot[0] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN
in_bond_pmaif_in_bot[1] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN1
in_bond_pmaif_in_bot[2] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN2
in_bond_pmaif_in_bot[3] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN3
in_bond_pmaif_in_bot[4] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN4
in_bond_pmaif_in_bot[5] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN5
in_bond_pmaif_in_bot[6] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN6
in_bond_pmaif_in_bot[7] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN7
in_bond_pmaif_in_bot[8] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN8
in_bond_pmaif_in_bot[9] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN9
in_bond_pmaif_in_bot[10] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN10
in_bond_pmaif_in_bot[11] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN11
in_bond_pmaif_in_top[0] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP
in_bond_pmaif_in_top[1] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP1
in_bond_pmaif_in_top[2] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP2
in_bond_pmaif_in_top[3] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP3
in_bond_pmaif_in_top[4] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP4
in_bond_pmaif_in_top[5] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP5
in_bond_pmaif_in_top[6] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP6
in_bond_pmaif_in_top[7] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP7
in_bond_pmaif_in_top[8] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP8
in_bond_pmaif_in_top[9] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP9
in_bond_pmaif_in_top[10] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP10
in_bond_pmaif_in_top[11] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP11
in_hip_tx_data[0] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA
in_hip_tx_data[1] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA1
in_hip_tx_data[2] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA2
in_hip_tx_data[3] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA3
in_hip_tx_data[4] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA4
in_hip_tx_data[5] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA5
in_hip_tx_data[6] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA6
in_hip_tx_data[7] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA7
in_hip_tx_data[8] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA8
in_hip_tx_data[9] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA9
in_hip_tx_data[10] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA10
in_hip_tx_data[11] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA11
in_hip_tx_data[12] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA12
in_hip_tx_data[13] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA13
in_hip_tx_data[14] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA14
in_hip_tx_data[15] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA15
in_hip_tx_data[16] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA16
in_hip_tx_data[17] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA17
in_hip_tx_data[18] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA18
in_hip_tx_data[19] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA19
in_hip_tx_data[20] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA20
in_hip_tx_data[21] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA21
in_hip_tx_data[22] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA22
in_hip_tx_data[23] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA23
in_hip_tx_data[24] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA24
in_hip_tx_data[25] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA25
in_hip_tx_data[26] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA26
in_hip_tx_data[27] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA27
in_hip_tx_data[28] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA28
in_hip_tx_data[29] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA29
in_hip_tx_data[30] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA30
in_hip_tx_data[31] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA31
in_hip_tx_data[32] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA32
in_hip_tx_data[33] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA33
in_hip_tx_data[34] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA34
in_hip_tx_data[35] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA35
in_hip_tx_data[36] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA36
in_hip_tx_data[37] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA37
in_hip_tx_data[38] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA38
in_hip_tx_data[39] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA39
in_hip_tx_data[40] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA40
in_hip_tx_data[41] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA41
in_hip_tx_data[42] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA42
in_hip_tx_data[43] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA43
in_hip_tx_data[44] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA44
in_hip_tx_data[45] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA45
in_hip_tx_data[46] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA46
in_hip_tx_data[47] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA47
in_hip_tx_data[48] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA48
in_hip_tx_data[49] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA49
in_hip_tx_data[50] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA50
in_hip_tx_data[51] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA51
in_hip_tx_data[52] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA52
in_hip_tx_data[53] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA53
in_hip_tx_data[54] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA54
in_hip_tx_data[55] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA55
in_hip_tx_data[56] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA56
in_hip_tx_data[57] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA57
in_hip_tx_data[58] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA58
in_hip_tx_data[59] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA59
in_hip_tx_data[60] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA60
in_hip_tx_data[61] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA61
in_hip_tx_data[62] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA62
in_hip_tx_data[63] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA63
in_iocsr_clk => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_CLK
in_iocsr_config[0] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_CONFIG
in_iocsr_config[1] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_CONFIG1
in_iocsr_config[2] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_CONFIG2
in_iocsr_config[3] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_CONFIG3
in_iocsr_config[4] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_CONFIG4
in_iocsr_config[5] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_CONFIG5
in_iocsr_rdy => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_RDY
in_iocsr_rdy_dly => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_RDY_DLY
in_pld_10g_krfec_rx_clr_errblk_cnt => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_10G_KRFEC_RX_CLR_ERRBLK_CNT
in_pld_10g_krfec_rx_pld_rst_n => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_10G_KRFEC_RX_PLD_RST_N
in_pld_10g_krfec_tx_pld_rst_n => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_KRFEC_TX_PLD_RST_N
in_pld_10g_rx_align_clr => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_10G_RX_ALIGN_CLR
in_pld_10g_rx_clr_ber_count => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_10G_RX_CLR_BER_COUNT
in_pld_10g_rx_rd_en => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_10G_RX_RD_EN
in_pld_10g_tx_bitslip[0] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_TX_BITSLIP
in_pld_10g_tx_bitslip[1] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_TX_BITSLIP1
in_pld_10g_tx_bitslip[2] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_TX_BITSLIP2
in_pld_10g_tx_bitslip[3] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_TX_BITSLIP3
in_pld_10g_tx_bitslip[4] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_TX_BITSLIP4
in_pld_10g_tx_bitslip[5] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_TX_BITSLIP5
in_pld_10g_tx_bitslip[6] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_TX_BITSLIP6
in_pld_10g_tx_burst_en => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_TX_BURST_EN
in_pld_10g_tx_data_valid => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_TX_DATA_VALID
in_pld_10g_tx_diag_status[0] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_TX_DIAG_STATUS
in_pld_10g_tx_diag_status[1] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_TX_DIAG_STATUS1
in_pld_10g_tx_wordslip => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_TX_WORDSLIP
in_pld_8g_a1a2_size => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_8G_A1A2_SIZE
in_pld_8g_bitloc_rev_en => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_8G_BITLOC_REV_EN
in_pld_8g_byte_rev_en => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_8G_BYTE_REV_EN
in_pld_8g_eidleinfersel[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_8G_EIDLEINFERSEL
in_pld_8g_eidleinfersel[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_8G_EIDLEINFERSEL1
in_pld_8g_eidleinfersel[2] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_8G_EIDLEINFERSEL2
in_pld_8g_encdt => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_8G_ENCDT
in_pld_8g_g3_rx_pld_rst_n => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_8G_G3_RX_PLD_RST_N
in_pld_8g_g3_tx_pld_rst_n => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_8G_G3_TX_PLD_RST_N
in_pld_8g_rddisable_tx => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_8G_RDDISABLE_TX
in_pld_8g_rdenable_rx => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_8G_RDENABLE_RX
in_pld_8g_refclk_dig2 => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_8G_REFCLK_DIG2
in_pld_8g_rxpolarity => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_8G_RXPOLARITY
in_pld_8g_tx_boundary_sel[0] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_8G_TX_BOUNDARY_SEL
in_pld_8g_tx_boundary_sel[1] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_8G_TX_BOUNDARY_SEL1
in_pld_8g_tx_boundary_sel[2] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_8G_TX_BOUNDARY_SEL2
in_pld_8g_tx_boundary_sel[3] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_8G_TX_BOUNDARY_SEL3
in_pld_8g_tx_boundary_sel[4] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_8G_TX_BOUNDARY_SEL4
in_pld_8g_wrdisable_rx => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_8G_WRDISABLE_RX
in_pld_8g_wrenable_tx => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_8G_WRENABLE_TX
in_pld_atpg_los_en_n => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_ATPG_LOS_EN_N
in_pld_bitslip => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_BITSLIP
in_pld_g3_current_coeff[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF
in_pld_g3_current_coeff[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF1
in_pld_g3_current_coeff[2] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF2
in_pld_g3_current_coeff[3] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF3
in_pld_g3_current_coeff[4] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF4
in_pld_g3_current_coeff[5] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF5
in_pld_g3_current_coeff[6] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF6
in_pld_g3_current_coeff[7] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF7
in_pld_g3_current_coeff[8] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF8
in_pld_g3_current_coeff[9] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF9
in_pld_g3_current_coeff[10] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF10
in_pld_g3_current_coeff[11] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF11
in_pld_g3_current_coeff[12] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF12
in_pld_g3_current_coeff[13] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF13
in_pld_g3_current_coeff[14] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF14
in_pld_g3_current_coeff[15] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF15
in_pld_g3_current_coeff[16] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF16
in_pld_g3_current_coeff[17] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF17
in_pld_g3_current_rxpreset[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_RXPRESET
in_pld_g3_current_rxpreset[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_RXPRESET1
in_pld_g3_current_rxpreset[2] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_RXPRESET2
in_pld_ltr => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_LTR
in_pld_mem_krfec_atpg_rst_n => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_MEM_KRFEC_ATPG_RST_N
in_pld_partial_reconfig => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PARTIAL_RECONFIG
in_pld_partial_reconfig => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_PARTIAL_RECONFIG
in_pld_partial_reconfig => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_PARTIAL_RECONFIG
in_pld_pcs_refclk_dig => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PCS_REFCLK_DIG
in_pld_pma_adapt_start => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_ADAPT_START
in_pld_pma_csr_test_dis => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_CSR_TEST_DIS
in_pld_pma_early_eios => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_EARLY_EIOS
in_pld_pma_eye_monitor[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_EYE_MONITOR
in_pld_pma_eye_monitor[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_EYE_MONITOR1
in_pld_pma_eye_monitor[2] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_EYE_MONITOR2
in_pld_pma_eye_monitor[3] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_EYE_MONITOR3
in_pld_pma_eye_monitor[4] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_EYE_MONITOR4
in_pld_pma_eye_monitor[5] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_EYE_MONITOR5
in_pld_pma_ltd_b => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_LTD_B
in_pld_pma_nrpi_freeze => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_NRPI_FREEZE
in_pld_pma_pcie_switch[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_PCIE_SWITCH
in_pld_pma_pcie_switch[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_PCIE_SWITCH1
in_pld_pma_ppm_lock => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_PPM_LOCK
in_pld_pma_reserved_out[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_RESERVED_OUT
in_pld_pma_reserved_out[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_RESERVED_OUT1
in_pld_pma_reserved_out[2] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_RESERVED_OUT2
in_pld_pma_reserved_out[3] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_RESERVED_OUT3
in_pld_pma_reserved_out[4] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_RESERVED_OUT4
in_pld_pma_rs_lpbk_b => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_RS_LPBK_B
in_pld_pma_rx_qpi_pullup => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_RX_QPI_PULLUP
in_pld_pma_rxpma_rstb => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_PMA_RXPMA_RSTB
in_pld_pma_tx_bitslip => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_TX_BITSLIP
in_pld_pma_tx_bonding_rstb => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_TX_BONDING_RSTB
in_pld_pma_tx_qpi_pulldn => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_TX_QPI_PULLDN
in_pld_pma_tx_qpi_pullup => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_TX_QPI_PULLUP
in_pld_pma_txdetectrx => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_TXDETECTRX
in_pld_pma_txpma_rstb => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_PMA_TXPMA_RSTB
in_pld_pmaif_rx_pld_rst_n => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_PMAIF_RX_PLD_RST_N
in_pld_pmaif_rxclkslip => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_PMAIF_RXCLKSLIP
in_pld_pmaif_tx_pld_rst_n => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_PMAIF_TX_PLD_RST_N
in_pld_polinv_rx => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_POLINV_RX
in_pld_polinv_tx => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_POLINV_TX
in_pld_rate[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RATE
in_pld_rate[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RATE1
in_pld_reserved_in[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN
in_pld_reserved_in[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN1
in_pld_reserved_in[2] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN2
in_pld_reserved_in[3] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN3
in_pld_reserved_in[4] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN4
in_pld_reserved_in[5] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN5
in_pld_reserved_in[6] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN6
in_pld_reserved_in[7] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN7
in_pld_reserved_in[8] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN8
in_pld_reserved_in[9] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN9
in_pld_rx_clk => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_RX_CLK
in_pld_rx_prbs_err_clr => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_RX_PRBS_ERR_CLR
in_pld_scan_mode_n => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_SCAN_MODE_N
in_pld_scan_shift_n => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_SCAN_SHIFT_N
in_pld_syncsm_en => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_SYNCSM_EN
in_pld_tx_clk => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CLK
in_pld_tx_control[0] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL
in_pld_tx_control[1] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL1
in_pld_tx_control[2] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL2
in_pld_tx_control[3] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL3
in_pld_tx_control[4] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL4
in_pld_tx_control[5] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL5
in_pld_tx_control[6] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL6
in_pld_tx_control[7] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL7
in_pld_tx_control[8] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL8
in_pld_tx_control[9] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL9
in_pld_tx_control[10] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL10
in_pld_tx_control[11] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL11
in_pld_tx_control[12] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL12
in_pld_tx_control[13] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL13
in_pld_tx_control[14] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL14
in_pld_tx_control[15] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL15
in_pld_tx_control[16] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL16
in_pld_tx_control[17] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL17
in_pld_tx_data[0] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA
in_pld_tx_data[1] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA1
in_pld_tx_data[2] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA2
in_pld_tx_data[3] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA3
in_pld_tx_data[4] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA4
in_pld_tx_data[5] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA5
in_pld_tx_data[6] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA6
in_pld_tx_data[7] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA7
in_pld_tx_data[8] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA8
in_pld_tx_data[9] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA9
in_pld_tx_data[10] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA10
in_pld_tx_data[11] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA11
in_pld_tx_data[12] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA12
in_pld_tx_data[13] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA13
in_pld_tx_data[14] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA14
in_pld_tx_data[15] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA15
in_pld_tx_data[16] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA16
in_pld_tx_data[17] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA17
in_pld_tx_data[18] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA18
in_pld_tx_data[19] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA19
in_pld_tx_data[20] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA20
in_pld_tx_data[21] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA21
in_pld_tx_data[22] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA22
in_pld_tx_data[23] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA23
in_pld_tx_data[24] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA24
in_pld_tx_data[25] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA25
in_pld_tx_data[26] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA26
in_pld_tx_data[27] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA27
in_pld_tx_data[28] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA28
in_pld_tx_data[29] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA29
in_pld_tx_data[30] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA30
in_pld_tx_data[31] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA31
in_pld_tx_data[32] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA32
in_pld_tx_data[33] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA33
in_pld_tx_data[34] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA34
in_pld_tx_data[35] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA35
in_pld_tx_data[36] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA36
in_pld_tx_data[37] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA37
in_pld_tx_data[38] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA38
in_pld_tx_data[39] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA39
in_pld_tx_data[40] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA40
in_pld_tx_data[41] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA41
in_pld_tx_data[42] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA42
in_pld_tx_data[43] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA43
in_pld_tx_data[44] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA44
in_pld_tx_data[45] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA45
in_pld_tx_data[46] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA46
in_pld_tx_data[47] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA47
in_pld_tx_data[48] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA48
in_pld_tx_data[49] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA49
in_pld_tx_data[50] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA50
in_pld_tx_data[51] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA51
in_pld_tx_data[52] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA52
in_pld_tx_data[53] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA53
in_pld_tx_data[54] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA54
in_pld_tx_data[55] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA55
in_pld_tx_data[56] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA56
in_pld_tx_data[57] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA57
in_pld_tx_data[58] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA58
in_pld_tx_data[59] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA59
in_pld_tx_data[60] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA60
in_pld_tx_data[61] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA61
in_pld_tx_data[62] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA62
in_pld_tx_data[63] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA63
in_pld_tx_data[64] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA64
in_pld_tx_data[65] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA65
in_pld_tx_data[66] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA66
in_pld_tx_data[67] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA67
in_pld_tx_data[68] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA68
in_pld_tx_data[69] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA69
in_pld_tx_data[70] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA70
in_pld_tx_data[71] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA71
in_pld_tx_data[72] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA72
in_pld_tx_data[73] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA73
in_pld_tx_data[74] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA74
in_pld_tx_data[75] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA75
in_pld_tx_data[76] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA76
in_pld_tx_data[77] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA77
in_pld_tx_data[78] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA78
in_pld_tx_data[79] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA79
in_pld_tx_data[80] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA80
in_pld_tx_data[81] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA81
in_pld_tx_data[82] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA82
in_pld_tx_data[83] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA83
in_pld_tx_data[84] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA84
in_pld_tx_data[85] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA85
in_pld_tx_data[86] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA86
in_pld_tx_data[87] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA87
in_pld_tx_data[88] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA88
in_pld_tx_data[89] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA89
in_pld_tx_data[90] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA90
in_pld_tx_data[91] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA91
in_pld_tx_data[92] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA92
in_pld_tx_data[93] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA93
in_pld_tx_data[94] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA94
in_pld_tx_data[95] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA95
in_pld_tx_data[96] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA96
in_pld_tx_data[97] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA97
in_pld_tx_data[98] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA98
in_pld_tx_data[99] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA99
in_pld_tx_data[100] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA100
in_pld_tx_data[101] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA101
in_pld_tx_data[102] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA102
in_pld_tx_data[103] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA103
in_pld_tx_data[104] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA104
in_pld_tx_data[105] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA105
in_pld_tx_data[106] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA106
in_pld_tx_data[107] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA107
in_pld_tx_data[108] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA108
in_pld_tx_data[109] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA109
in_pld_tx_data[110] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA110
in_pld_tx_data[111] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA111
in_pld_tx_data[112] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA112
in_pld_tx_data[113] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA113
in_pld_tx_data[114] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA114
in_pld_tx_data[115] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA115
in_pld_tx_data[116] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA116
in_pld_tx_data[117] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA117
in_pld_tx_data[118] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA118
in_pld_tx_data[119] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA119
in_pld_tx_data[120] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA120
in_pld_tx_data[121] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA121
in_pld_tx_data[122] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA122
in_pld_tx_data[123] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA123
in_pld_tx_data[124] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA124
in_pld_tx_data[125] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA125
in_pld_tx_data[126] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA126
in_pld_tx_data[127] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA127
in_pld_txelecidle => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TXELECIDLE
in_pld_uhsif_tx_clk => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_UHSIF_TX_CLK
in_pma_adapt_done => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_ADAPT_DONE
in_pma_clklow => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_CLKLOW
in_pma_fref => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_FREF
in_pma_hclk => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_HCLK
in_pma_pcie_sw_done[0] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_PCIE_SW_DONE
in_pma_pcie_sw_done[1] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_PCIE_SW_DONE1
in_pma_pfdmode_lock => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_PFDMODE_LOCK
in_pma_reserved_in[0] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_RESERVED_IN
in_pma_reserved_in[1] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_RESERVED_IN1
in_pma_reserved_in[2] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_RESERVED_IN2
in_pma_reserved_in[3] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_RESERVED_IN3
in_pma_reserved_in[4] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_RESERVED_IN4
in_pma_rx_clkdiv_user => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_CLKDIV_USER
in_pma_rx_detect_valid => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_DETECT_VALID
in_pma_rx_found => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_FOUND
in_pma_rx_pma_clk => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_CLK
in_pma_rx_pma_data[0] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA
in_pma_rx_pma_data[1] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA1
in_pma_rx_pma_data[2] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA2
in_pma_rx_pma_data[3] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA3
in_pma_rx_pma_data[4] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA4
in_pma_rx_pma_data[5] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA5
in_pma_rx_pma_data[6] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA6
in_pma_rx_pma_data[7] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA7
in_pma_rx_pma_data[8] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA8
in_pma_rx_pma_data[9] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA9
in_pma_rx_pma_data[10] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA10
in_pma_rx_pma_data[11] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA11
in_pma_rx_pma_data[12] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA12
in_pma_rx_pma_data[13] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA13
in_pma_rx_pma_data[14] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA14
in_pma_rx_pma_data[15] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA15
in_pma_rx_pma_data[16] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA16
in_pma_rx_pma_data[17] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA17
in_pma_rx_pma_data[18] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA18
in_pma_rx_pma_data[19] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA19
in_pma_rx_pma_data[20] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA20
in_pma_rx_pma_data[21] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA21
in_pma_rx_pma_data[22] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA22
in_pma_rx_pma_data[23] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA23
in_pma_rx_pma_data[24] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA24
in_pma_rx_pma_data[25] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA25
in_pma_rx_pma_data[26] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA26
in_pma_rx_pma_data[27] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA27
in_pma_rx_pma_data[28] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA28
in_pma_rx_pma_data[29] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA29
in_pma_rx_pma_data[30] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA30
in_pma_rx_pma_data[31] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA31
in_pma_rx_pma_data[32] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA32
in_pma_rx_pma_data[33] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA33
in_pma_rx_pma_data[34] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA34
in_pma_rx_pma_data[35] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA35
in_pma_rx_pma_data[36] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA36
in_pma_rx_pma_data[37] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA37
in_pma_rx_pma_data[38] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA38
in_pma_rx_pma_data[39] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA39
in_pma_rx_pma_data[40] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA40
in_pma_rx_pma_data[41] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA41
in_pma_rx_pma_data[42] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA42
in_pma_rx_pma_data[43] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA43
in_pma_rx_pma_data[44] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA44
in_pma_rx_pma_data[45] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA45
in_pma_rx_pma_data[46] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA46
in_pma_rx_pma_data[47] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA47
in_pma_rx_pma_data[48] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA48
in_pma_rx_pma_data[49] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA49
in_pma_rx_pma_data[50] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA50
in_pma_rx_pma_data[51] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA51
in_pma_rx_pma_data[52] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA52
in_pma_rx_pma_data[53] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA53
in_pma_rx_pma_data[54] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA54
in_pma_rx_pma_data[55] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA55
in_pma_rx_pma_data[56] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA56
in_pma_rx_pma_data[57] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA57
in_pma_rx_pma_data[58] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA58
in_pma_rx_pma_data[59] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA59
in_pma_rx_pma_data[60] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA60
in_pma_rx_pma_data[61] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA61
in_pma_rx_pma_data[62] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA62
in_pma_rx_pma_data[63] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA63
in_pma_rx_signal_ok => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_SIGNAL_OK
in_pma_rxpll_lock => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RXPLL_LOCK
in_pma_signal_det => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_SIGNAL_DET
in_pma_signal_det => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_SIGNAL_DET
in_pma_testbus[0] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_TESTBUS
in_pma_testbus[1] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_TESTBUS1
in_pma_testbus[2] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_TESTBUS2
in_pma_testbus[3] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_TESTBUS3
in_pma_testbus[4] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_TESTBUS4
in_pma_testbus[5] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_TESTBUS5
in_pma_testbus[6] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_TESTBUS6
in_pma_testbus[7] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_TESTBUS7
in_pma_tx_clkdiv_user => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_PMA_TX_CLKDIV_USER
in_pma_tx_pma_clk => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_TX_PMA_CLK
in_pma_tx_pma_clk => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_PMA_TX_PMA_CLK
out_avmmreaddata_hssi_10g_rx_pcs[0] <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_10g_rx_pcs[1] <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_10g_rx_pcs[2] <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_10g_rx_pcs[3] <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_10g_rx_pcs[4] <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_10g_rx_pcs[5] <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_10g_rx_pcs[6] <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_10g_rx_pcs[7] <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_10g_tx_pcs[0] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_10g_tx_pcs[1] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_10g_tx_pcs[2] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_10g_tx_pcs[3] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_10g_tx_pcs[4] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_10g_tx_pcs[5] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_10g_tx_pcs[6] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_10g_tx_pcs[7] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_8g_rx_pcs[0] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_8g_rx_pcs[1] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_8g_rx_pcs[2] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_8g_rx_pcs[3] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_8g_rx_pcs[4] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_8g_rx_pcs[5] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_8g_rx_pcs[6] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_8g_rx_pcs[7] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_8g_tx_pcs[0] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_8g_tx_pcs[1] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_8g_tx_pcs[2] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_8g_tx_pcs[3] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_8g_tx_pcs[4] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_8g_tx_pcs[5] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_8g_tx_pcs[6] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_8g_tx_pcs[7] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_common_pcs_pma_interface[0] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_AVMMREADDATA
out_avmmreaddata_hssi_common_pcs_pma_interface[1] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_AVMMREADDATA1
out_avmmreaddata_hssi_common_pcs_pma_interface[2] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_AVMMREADDATA2
out_avmmreaddata_hssi_common_pcs_pma_interface[3] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_AVMMREADDATA3
out_avmmreaddata_hssi_common_pcs_pma_interface[4] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_AVMMREADDATA4
out_avmmreaddata_hssi_common_pcs_pma_interface[5] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_AVMMREADDATA5
out_avmmreaddata_hssi_common_pcs_pma_interface[6] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_AVMMREADDATA6
out_avmmreaddata_hssi_common_pcs_pma_interface[7] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_AVMMREADDATA7
out_avmmreaddata_hssi_common_pld_pcs_interface[0] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_AVMMREADDATA
out_avmmreaddata_hssi_common_pld_pcs_interface[1] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_AVMMREADDATA1
out_avmmreaddata_hssi_common_pld_pcs_interface[2] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_AVMMREADDATA2
out_avmmreaddata_hssi_common_pld_pcs_interface[3] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_AVMMREADDATA3
out_avmmreaddata_hssi_common_pld_pcs_interface[4] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_AVMMREADDATA4
out_avmmreaddata_hssi_common_pld_pcs_interface[5] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_AVMMREADDATA5
out_avmmreaddata_hssi_common_pld_pcs_interface[6] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_AVMMREADDATA6
out_avmmreaddata_hssi_common_pld_pcs_interface[7] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_AVMMREADDATA7
out_avmmreaddata_hssi_fifo_rx_pcs[0] <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_fifo_rx_pcs[1] <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_fifo_rx_pcs[2] <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_fifo_rx_pcs[3] <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_fifo_rx_pcs[4] <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_fifo_rx_pcs[5] <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_fifo_rx_pcs[6] <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_fifo_rx_pcs[7] <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_fifo_tx_pcs[0] <= gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_fifo_tx_pcs[1] <= gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_fifo_tx_pcs[2] <= gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_fifo_tx_pcs[3] <= gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_fifo_tx_pcs[4] <= gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_fifo_tx_pcs[5] <= gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_fifo_tx_pcs[6] <= gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_fifo_tx_pcs[7] <= gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_gen3_rx_pcs[0] <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_gen3_rx_pcs[1] <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_gen3_rx_pcs[2] <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_gen3_rx_pcs[3] <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_gen3_rx_pcs[4] <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_gen3_rx_pcs[5] <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_gen3_rx_pcs[6] <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_gen3_rx_pcs[7] <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_gen3_tx_pcs[0] <= gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_gen3_tx_pcs[1] <= gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_gen3_tx_pcs[2] <= gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_gen3_tx_pcs[3] <= gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_gen3_tx_pcs[4] <= gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_gen3_tx_pcs[5] <= gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_gen3_tx_pcs[6] <= gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_gen3_tx_pcs[7] <= gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_krfec_rx_pcs[0] <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_krfec_rx_pcs[1] <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_krfec_rx_pcs[2] <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_krfec_rx_pcs[3] <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_krfec_rx_pcs[4] <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_krfec_rx_pcs[5] <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_krfec_rx_pcs[6] <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_krfec_rx_pcs[7] <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_krfec_tx_pcs[0] <= gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_krfec_tx_pcs[1] <= gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_krfec_tx_pcs[2] <= gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_krfec_tx_pcs[3] <= gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_krfec_tx_pcs[4] <= gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_krfec_tx_pcs[5] <= gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_krfec_tx_pcs[6] <= gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_krfec_tx_pcs[7] <= gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_pipe_gen1_2[0] <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_AVMMREADDATA
out_avmmreaddata_hssi_pipe_gen1_2[1] <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_AVMMREADDATA1
out_avmmreaddata_hssi_pipe_gen1_2[2] <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_AVMMREADDATA2
out_avmmreaddata_hssi_pipe_gen1_2[3] <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_AVMMREADDATA3
out_avmmreaddata_hssi_pipe_gen1_2[4] <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_AVMMREADDATA4
out_avmmreaddata_hssi_pipe_gen1_2[5] <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_AVMMREADDATA5
out_avmmreaddata_hssi_pipe_gen1_2[6] <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_AVMMREADDATA6
out_avmmreaddata_hssi_pipe_gen1_2[7] <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_AVMMREADDATA7
out_avmmreaddata_hssi_pipe_gen3[0] <= gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.O_AVMMREADDATA
out_avmmreaddata_hssi_pipe_gen3[1] <= gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.O_AVMMREADDATA1
out_avmmreaddata_hssi_pipe_gen3[2] <= gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.O_AVMMREADDATA2
out_avmmreaddata_hssi_pipe_gen3[3] <= gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.O_AVMMREADDATA3
out_avmmreaddata_hssi_pipe_gen3[4] <= gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.O_AVMMREADDATA4
out_avmmreaddata_hssi_pipe_gen3[5] <= gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.O_AVMMREADDATA5
out_avmmreaddata_hssi_pipe_gen3[6] <= gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.O_AVMMREADDATA6
out_avmmreaddata_hssi_pipe_gen3[7] <= gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.O_AVMMREADDATA7
out_avmmreaddata_hssi_rx_pcs_pma_interface[0] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_AVMMREADDATA
out_avmmreaddata_hssi_rx_pcs_pma_interface[1] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_AVMMREADDATA1
out_avmmreaddata_hssi_rx_pcs_pma_interface[2] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_AVMMREADDATA2
out_avmmreaddata_hssi_rx_pcs_pma_interface[3] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_AVMMREADDATA3
out_avmmreaddata_hssi_rx_pcs_pma_interface[4] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_AVMMREADDATA4
out_avmmreaddata_hssi_rx_pcs_pma_interface[5] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_AVMMREADDATA5
out_avmmreaddata_hssi_rx_pcs_pma_interface[6] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_AVMMREADDATA6
out_avmmreaddata_hssi_rx_pcs_pma_interface[7] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_AVMMREADDATA7
out_avmmreaddata_hssi_rx_pld_pcs_interface[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_AVMMREADDATA
out_avmmreaddata_hssi_rx_pld_pcs_interface[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_AVMMREADDATA1
out_avmmreaddata_hssi_rx_pld_pcs_interface[2] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_AVMMREADDATA2
out_avmmreaddata_hssi_rx_pld_pcs_interface[3] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_AVMMREADDATA3
out_avmmreaddata_hssi_rx_pld_pcs_interface[4] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_AVMMREADDATA4
out_avmmreaddata_hssi_rx_pld_pcs_interface[5] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_AVMMREADDATA5
out_avmmreaddata_hssi_rx_pld_pcs_interface[6] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_AVMMREADDATA6
out_avmmreaddata_hssi_rx_pld_pcs_interface[7] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_AVMMREADDATA7
out_avmmreaddata_hssi_tx_pcs_pma_interface[0] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_AVMMREADDATA
out_avmmreaddata_hssi_tx_pcs_pma_interface[1] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_AVMMREADDATA1
out_avmmreaddata_hssi_tx_pcs_pma_interface[2] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_AVMMREADDATA2
out_avmmreaddata_hssi_tx_pcs_pma_interface[3] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_AVMMREADDATA3
out_avmmreaddata_hssi_tx_pcs_pma_interface[4] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_AVMMREADDATA4
out_avmmreaddata_hssi_tx_pcs_pma_interface[5] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_AVMMREADDATA5
out_avmmreaddata_hssi_tx_pcs_pma_interface[6] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_AVMMREADDATA6
out_avmmreaddata_hssi_tx_pcs_pma_interface[7] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_AVMMREADDATA7
out_avmmreaddata_hssi_tx_pld_pcs_interface[0] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_AVMMREADDATA
out_avmmreaddata_hssi_tx_pld_pcs_interface[1] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_AVMMREADDATA1
out_avmmreaddata_hssi_tx_pld_pcs_interface[2] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_AVMMREADDATA2
out_avmmreaddata_hssi_tx_pld_pcs_interface[3] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_AVMMREADDATA3
out_avmmreaddata_hssi_tx_pld_pcs_interface[4] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_AVMMREADDATA4
out_avmmreaddata_hssi_tx_pld_pcs_interface[5] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_AVMMREADDATA5
out_avmmreaddata_hssi_tx_pld_pcs_interface[6] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_AVMMREADDATA6
out_avmmreaddata_hssi_tx_pld_pcs_interface[7] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_AVMMREADDATA7
out_blockselect_hssi_10g_rx_pcs <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_BLOCKSELECT
out_blockselect_hssi_10g_tx_pcs <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_BLOCKSELECT
out_blockselect_hssi_8g_rx_pcs <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_BLOCKSELECT
out_blockselect_hssi_8g_tx_pcs <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_BLOCKSELECT
out_blockselect_hssi_common_pcs_pma_interface <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_BLOCKSELECT
out_blockselect_hssi_common_pld_pcs_interface <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_BLOCKSELECT
out_blockselect_hssi_fifo_rx_pcs <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_BLOCKSELECT
out_blockselect_hssi_fifo_tx_pcs <= gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.O_BLOCKSELECT
out_blockselect_hssi_gen3_rx_pcs <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_BLOCKSELECT
out_blockselect_hssi_gen3_tx_pcs <= gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.O_BLOCKSELECT
out_blockselect_hssi_krfec_rx_pcs <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_BLOCKSELECT
out_blockselect_hssi_krfec_tx_pcs <= gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.O_BLOCKSELECT
out_blockselect_hssi_pipe_gen1_2 <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_BLOCKSELECT
out_blockselect_hssi_pipe_gen3 <= gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.O_BLOCKSELECT
out_blockselect_hssi_rx_pcs_pma_interface <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_BLOCKSELECT
out_blockselect_hssi_rx_pld_pcs_interface <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_BLOCKSELECT
out_blockselect_hssi_tx_pcs_pma_interface <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_BLOCKSELECT
out_blockselect_hssi_tx_pld_pcs_interface <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_BLOCKSELECT
out_bond_pcs10g_out_bot[0] <= <GND>
out_bond_pcs10g_out_bot[1] <= <GND>
out_bond_pcs10g_out_bot[2] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_DISTDWN_OUT_DV
out_bond_pcs10g_out_bot[3] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_DISTDWN_OUT_WREN
out_bond_pcs10g_out_bot[4] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_DISTDWN_OUT_RDEN
out_bond_pcs10g_out_top[0] <= <GND>
out_bond_pcs10g_out_top[1] <= <GND>
out_bond_pcs10g_out_top[2] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_DISTUP_OUT_DV
out_bond_pcs10g_out_top[3] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_DISTUP_OUT_WREN
out_bond_pcs10g_out_top[4] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_DISTUP_OUT_RDEN
out_bond_pcs8g_out_bot[0] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RX_DIV_SYNC_OUT_CHNL_DOWN
out_bond_pcs8g_out_bot[1] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RX_DIV_SYNC_OUT_CHNL_DOWN1
out_bond_pcs8g_out_bot[2] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_WR_ENABLE_OUT_CHNL_DOWN
out_bond_pcs8g_out_bot[3] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RD_ENABLE_OUT_CHNL_DOWN
out_bond_pcs8g_out_bot[4] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RX_WE_OUT_CHNL_DOWN
out_bond_pcs8g_out_bot[5] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RX_WE_OUT_CHNL_DOWN1
out_bond_pcs8g_out_bot[6] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_TX_DIV_SYNC_OUT_CHNL_DOWN
out_bond_pcs8g_out_bot[7] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_TX_DIV_SYNC_OUT_CHNL_DOWN1
out_bond_pcs8g_out_bot[8] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_WR_ENABLE_OUT_CHNL_DOWN
out_bond_pcs8g_out_bot[9] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_RD_ENABLE_OUT_CHNL_DOWN
out_bond_pcs8g_out_bot[10] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_FIFO_SELECT_OUT_CHNL_DOWN
out_bond_pcs8g_out_bot[11] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_FIFO_SELECT_OUT_CHNL_DOWN1
out_bond_pcs8g_out_bot[12] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RESET_PC_PTRS_OUT_CHNL_DOWN
out_bond_pcs8g_out_top[0] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RX_DIV_SYNC_OUT_CHNL_UP
out_bond_pcs8g_out_top[1] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RX_DIV_SYNC_OUT_CHNL_UP1
out_bond_pcs8g_out_top[2] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_WR_ENABLE_OUT_CHNL_UP
out_bond_pcs8g_out_top[3] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RD_ENABLE_OUT_CHNL_UP
out_bond_pcs8g_out_top[4] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RX_WE_OUT_CHNL_UP
out_bond_pcs8g_out_top[5] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RX_WE_OUT_CHNL_UP1
out_bond_pcs8g_out_top[6] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_TX_DIV_SYNC_OUT_CHNL_UP
out_bond_pcs8g_out_top[7] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_TX_DIV_SYNC_OUT_CHNL_UP1
out_bond_pcs8g_out_top[8] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_WR_ENABLE_OUT_CHNL_UP
out_bond_pcs8g_out_top[9] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_RD_ENABLE_OUT_CHNL_UP
out_bond_pcs8g_out_top[10] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_FIFO_SELECT_OUT_CHNL_UP
out_bond_pcs8g_out_top[11] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_FIFO_SELECT_OUT_CHNL_UP1
out_bond_pcs8g_out_top[12] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RESET_PC_PTRS_OUT_CHNL_UP
out_bond_pmaif_out_bot[0] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN
out_bond_pmaif_out_bot[1] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN1
out_bond_pmaif_out_bot[2] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN2
out_bond_pmaif_out_bot[3] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN3
out_bond_pmaif_out_bot[4] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN4
out_bond_pmaif_out_bot[5] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN5
out_bond_pmaif_out_bot[6] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN6
out_bond_pmaif_out_bot[7] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN7
out_bond_pmaif_out_bot[8] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN8
out_bond_pmaif_out_bot[9] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN9
out_bond_pmaif_out_bot[10] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN10
out_bond_pmaif_out_bot[11] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN11
out_bond_pmaif_out_top[0] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP
out_bond_pmaif_out_top[1] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP1
out_bond_pmaif_out_top[2] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP2
out_bond_pmaif_out_top[3] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP3
out_bond_pmaif_out_top[4] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP4
out_bond_pmaif_out_top[5] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP5
out_bond_pmaif_out_top[6] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP6
out_bond_pmaif_out_top[7] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP7
out_bond_pmaif_out_top[8] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP8
out_bond_pmaif_out_top[9] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP9
out_bond_pmaif_out_top[10] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP10
out_bond_pmaif_out_top[11] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP11
out_hip_clk_out[0] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_HIP_TX_CLK
out_hip_clk_out[1] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_CMN_CLK
out_hip_clk_out[2] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_CMN_CLK1
out_hip_ctrl_out[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_CTRL
out_hip_ctrl_out[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_CTRL1
out_hip_ctrl_out[2] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_CMN_CTRL
out_hip_ctrl_out[3] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_CMN_CTRL1
out_hip_ctrl_out[4] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_CMN_CTRL2
out_hip_ctrl_out[5] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_CMN_CTRL3
out_hip_ctrl_out[6] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_CMN_CTRL4
out_hip_ctrl_out[7] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_CMN_CTRL5
out_hip_iocsr_rdy <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_IOCSR_RDY
out_hip_iocsr_rdy_dly <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_IOCSR_RDY_DLY
out_hip_nfrzdrv <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_NFRZDRV
out_hip_npor <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_NPOR
out_hip_rx_data[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA
out_hip_rx_data[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA1
out_hip_rx_data[2] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA2
out_hip_rx_data[3] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA3
out_hip_rx_data[4] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA4
out_hip_rx_data[5] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA5
out_hip_rx_data[6] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA6
out_hip_rx_data[7] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA7
out_hip_rx_data[8] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA8
out_hip_rx_data[9] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA9
out_hip_rx_data[10] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA10
out_hip_rx_data[11] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA11
out_hip_rx_data[12] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA12
out_hip_rx_data[13] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA13
out_hip_rx_data[14] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA14
out_hip_rx_data[15] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA15
out_hip_rx_data[16] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA16
out_hip_rx_data[17] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA17
out_hip_rx_data[18] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA18
out_hip_rx_data[19] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA19
out_hip_rx_data[20] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA20
out_hip_rx_data[21] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA21
out_hip_rx_data[22] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA22
out_hip_rx_data[23] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA23
out_hip_rx_data[24] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA24
out_hip_rx_data[25] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA25
out_hip_rx_data[26] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA26
out_hip_rx_data[27] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA27
out_hip_rx_data[28] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA28
out_hip_rx_data[29] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA29
out_hip_rx_data[30] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA30
out_hip_rx_data[31] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA31
out_hip_rx_data[32] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA32
out_hip_rx_data[33] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA33
out_hip_rx_data[34] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA34
out_hip_rx_data[35] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA35
out_hip_rx_data[36] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA36
out_hip_rx_data[37] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA37
out_hip_rx_data[38] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA38
out_hip_rx_data[39] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA39
out_hip_rx_data[40] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA40
out_hip_rx_data[41] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA41
out_hip_rx_data[42] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA42
out_hip_rx_data[43] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA43
out_hip_rx_data[44] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA44
out_hip_rx_data[45] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA45
out_hip_rx_data[46] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA46
out_hip_rx_data[47] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA47
out_hip_rx_data[48] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA48
out_hip_rx_data[49] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA49
out_hip_rx_data[50] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA50
out_hip_usermode <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_USERMODE
out_pld_10g_krfec_rx_blk_lock <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_KRFEC_RX_BLK_LOCK
out_pld_10g_krfec_rx_diag_data_status[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_KRFEC_RX_DIAG_DATA_STATUS
out_pld_10g_krfec_rx_diag_data_status[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_KRFEC_RX_DIAG_DATA_STATUS1
out_pld_10g_krfec_rx_frame <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_KRFEC_RX_FRAME
out_pld_10g_krfec_tx_frame <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_10G_KRFEC_TX_FRAME
out_pld_10g_rx_align_val <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_ALIGN_VAL
out_pld_10g_rx_crc32_err <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_CRC32_ERR
out_pld_10g_rx_data_valid <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_DATA_VALID
out_pld_10g_rx_empty <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_EMPTY
out_pld_10g_rx_fifo_del <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_FIFO_DEL
out_pld_10g_rx_fifo_insert <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_FIFO_INSERT
out_pld_10g_rx_fifo_num[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_FIFO_NUM
out_pld_10g_rx_fifo_num[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_FIFO_NUM1
out_pld_10g_rx_fifo_num[2] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_FIFO_NUM2
out_pld_10g_rx_fifo_num[3] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_FIFO_NUM3
out_pld_10g_rx_fifo_num[4] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_FIFO_NUM4
out_pld_10g_rx_frame_lock <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_FRAME_LOCK
out_pld_10g_rx_hi_ber <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_HI_BER
out_pld_10g_rx_oflw_err <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_OFLW_ERR
out_pld_10g_rx_pempty <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_PEMPTY
out_pld_10g_rx_pfull <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_PFULL
out_pld_10g_tx_burst_en_exe <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_10G_TX_BURST_EN_EXE
out_pld_10g_tx_empty <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_10G_TX_EMPTY
out_pld_10g_tx_fifo_num[0] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_10G_TX_FIFO_NUM
out_pld_10g_tx_fifo_num[1] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_10G_TX_FIFO_NUM1
out_pld_10g_tx_fifo_num[2] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_10G_TX_FIFO_NUM2
out_pld_10g_tx_fifo_num[3] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_10G_TX_FIFO_NUM3
out_pld_10g_tx_full <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_10G_TX_FULL
out_pld_10g_tx_pempty <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_10G_TX_PEMPTY
out_pld_10g_tx_pfull <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_10G_TX_PFULL
out_pld_10g_tx_wordslip_exe <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_10G_TX_WORDSLIP_EXE
out_pld_8g_a1a2_k1k2_flag[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_A1A2_K1K2_FLAG
out_pld_8g_a1a2_k1k2_flag[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_A1A2_K1K2_FLAG1
out_pld_8g_a1a2_k1k2_flag[2] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_A1A2_K1K2_FLAG2
out_pld_8g_a1a2_k1k2_flag[3] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_A1A2_K1K2_FLAG3
out_pld_8g_empty_rmf <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_EMPTY_RMF
out_pld_8g_empty_rx <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_EMPTY_RX
out_pld_8g_empty_tx <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_8G_EMPTY_TX
out_pld_8g_full_rmf <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_FULL_RMF
out_pld_8g_full_rx <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_FULL_RX
out_pld_8g_full_tx <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_8G_FULL_TX
out_pld_8g_rxelecidle <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_RXELECIDLE
out_pld_8g_signal_detect_out <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_SIGNAL_DETECT_OUT
out_pld_8g_wa_boundary[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_WA_BOUNDARY
out_pld_8g_wa_boundary[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_WA_BOUNDARY1
out_pld_8g_wa_boundary[2] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_WA_BOUNDARY2
out_pld_8g_wa_boundary[3] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_WA_BOUNDARY3
out_pld_8g_wa_boundary[4] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_WA_BOUNDARY4
out_pld_krfec_tx_alignment <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_KRFEC_TX_ALIGNMENT
out_pld_pcs_rx_clk_out <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_PCS_RX_CLK_OUT
out_pld_pcs_tx_clk_out <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_PCS_TX_CLK_OUT
out_pld_pma_adapt_done <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_ADAPT_DONE
out_pld_pma_clkdiv_rx_user <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_PMA_CLKDIV_RX_USER
out_pld_pma_clkdiv_tx_user <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_PMA_CLKDIV_TX_USER
out_pld_pma_clklow <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_CLKLOW
out_pld_pma_fref <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_FREF
out_pld_pma_hclk <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_HCLK
out_pld_pma_pcie_sw_done[0] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_PCIE_SW_DONE
out_pld_pma_pcie_sw_done[1] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_PCIE_SW_DONE1
out_pld_pma_pfdmode_lock <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_PFDMODE_LOCK
out_pld_pma_reserved_in[0] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_RESERVED_IN
out_pld_pma_reserved_in[1] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_RESERVED_IN1
out_pld_pma_reserved_in[2] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_RESERVED_IN2
out_pld_pma_reserved_in[3] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_RESERVED_IN3
out_pld_pma_reserved_in[4] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_RESERVED_IN4
out_pld_pma_rx_clk_out <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_PMA_RX_CLK_OUT
out_pld_pma_rx_detect_valid <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_RX_DETECT_VALID
out_pld_pma_rx_found <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_RX_FOUND
out_pld_pma_rxpll_lock <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_RXPLL_LOCK
out_pld_pma_signal_ok <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_PMA_SIGNAL_OK
out_pld_pma_testbus[0] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_TESTBUS
out_pld_pma_testbus[1] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_TESTBUS1
out_pld_pma_testbus[2] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_TESTBUS2
out_pld_pma_testbus[3] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_TESTBUS3
out_pld_pma_testbus[4] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_TESTBUS4
out_pld_pma_testbus[5] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_TESTBUS5
out_pld_pma_testbus[6] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_TESTBUS6
out_pld_pma_testbus[7] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_TESTBUS7
out_pld_pma_tx_clk_out <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_PMA_TX_CLK_OUT
out_pld_pmaif_mask_tx_pll <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMAIF_MASK_TX_PLL
out_pld_reserved_out[0] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT
out_pld_reserved_out[1] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT1
out_pld_reserved_out[2] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT2
out_pld_reserved_out[3] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT3
out_pld_reserved_out[4] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT4
out_pld_reserved_out[5] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT5
out_pld_reserved_out[6] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT6
out_pld_reserved_out[7] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT7
out_pld_reserved_out[8] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT8
out_pld_reserved_out[9] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT9
out_pld_rx_control[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL
out_pld_rx_control[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL1
out_pld_rx_control[2] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL2
out_pld_rx_control[3] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL3
out_pld_rx_control[4] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL4
out_pld_rx_control[5] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL5
out_pld_rx_control[6] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL6
out_pld_rx_control[7] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL7
out_pld_rx_control[8] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL8
out_pld_rx_control[9] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL9
out_pld_rx_control[10] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL10
out_pld_rx_control[11] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL11
out_pld_rx_control[12] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL12
out_pld_rx_control[13] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL13
out_pld_rx_control[14] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL14
out_pld_rx_control[15] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL15
out_pld_rx_control[16] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL16
out_pld_rx_control[17] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL17
out_pld_rx_control[18] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL18
out_pld_rx_control[19] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL19
out_pld_rx_data[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA
out_pld_rx_data[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA1
out_pld_rx_data[2] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA2
out_pld_rx_data[3] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA3
out_pld_rx_data[4] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA4
out_pld_rx_data[5] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA5
out_pld_rx_data[6] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA6
out_pld_rx_data[7] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA7
out_pld_rx_data[8] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA8
out_pld_rx_data[9] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA9
out_pld_rx_data[10] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA10
out_pld_rx_data[11] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA11
out_pld_rx_data[12] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA12
out_pld_rx_data[13] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA13
out_pld_rx_data[14] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA14
out_pld_rx_data[15] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA15
out_pld_rx_data[16] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA16
out_pld_rx_data[17] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA17
out_pld_rx_data[18] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA18
out_pld_rx_data[19] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA19
out_pld_rx_data[20] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA20
out_pld_rx_data[21] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA21
out_pld_rx_data[22] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA22
out_pld_rx_data[23] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA23
out_pld_rx_data[24] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA24
out_pld_rx_data[25] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA25
out_pld_rx_data[26] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA26
out_pld_rx_data[27] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA27
out_pld_rx_data[28] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA28
out_pld_rx_data[29] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA29
out_pld_rx_data[30] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA30
out_pld_rx_data[31] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA31
out_pld_rx_data[32] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA32
out_pld_rx_data[33] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA33
out_pld_rx_data[34] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA34
out_pld_rx_data[35] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA35
out_pld_rx_data[36] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA36
out_pld_rx_data[37] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA37
out_pld_rx_data[38] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA38
out_pld_rx_data[39] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA39
out_pld_rx_data[40] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA40
out_pld_rx_data[41] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA41
out_pld_rx_data[42] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA42
out_pld_rx_data[43] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA43
out_pld_rx_data[44] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA44
out_pld_rx_data[45] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA45
out_pld_rx_data[46] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA46
out_pld_rx_data[47] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA47
out_pld_rx_data[48] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA48
out_pld_rx_data[49] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA49
out_pld_rx_data[50] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA50
out_pld_rx_data[51] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA51
out_pld_rx_data[52] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA52
out_pld_rx_data[53] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA53
out_pld_rx_data[54] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA54
out_pld_rx_data[55] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA55
out_pld_rx_data[56] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA56
out_pld_rx_data[57] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA57
out_pld_rx_data[58] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA58
out_pld_rx_data[59] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA59
out_pld_rx_data[60] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA60
out_pld_rx_data[61] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA61
out_pld_rx_data[62] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA62
out_pld_rx_data[63] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA63
out_pld_rx_data[64] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA64
out_pld_rx_data[65] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA65
out_pld_rx_data[66] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA66
out_pld_rx_data[67] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA67
out_pld_rx_data[68] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA68
out_pld_rx_data[69] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA69
out_pld_rx_data[70] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA70
out_pld_rx_data[71] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA71
out_pld_rx_data[72] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA72
out_pld_rx_data[73] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA73
out_pld_rx_data[74] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA74
out_pld_rx_data[75] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA75
out_pld_rx_data[76] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA76
out_pld_rx_data[77] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA77
out_pld_rx_data[78] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA78
out_pld_rx_data[79] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA79
out_pld_rx_data[80] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA80
out_pld_rx_data[81] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA81
out_pld_rx_data[82] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA82
out_pld_rx_data[83] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA83
out_pld_rx_data[84] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA84
out_pld_rx_data[85] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA85
out_pld_rx_data[86] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA86
out_pld_rx_data[87] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA87
out_pld_rx_data[88] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA88
out_pld_rx_data[89] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA89
out_pld_rx_data[90] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA90
out_pld_rx_data[91] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA91
out_pld_rx_data[92] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA92
out_pld_rx_data[93] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA93
out_pld_rx_data[94] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA94
out_pld_rx_data[95] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA95
out_pld_rx_data[96] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA96
out_pld_rx_data[97] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA97
out_pld_rx_data[98] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA98
out_pld_rx_data[99] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA99
out_pld_rx_data[100] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA100
out_pld_rx_data[101] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA101
out_pld_rx_data[102] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA102
out_pld_rx_data[103] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA103
out_pld_rx_data[104] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA104
out_pld_rx_data[105] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA105
out_pld_rx_data[106] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA106
out_pld_rx_data[107] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA107
out_pld_rx_data[108] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA108
out_pld_rx_data[109] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA109
out_pld_rx_data[110] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA110
out_pld_rx_data[111] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA111
out_pld_rx_data[112] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA112
out_pld_rx_data[113] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA113
out_pld_rx_data[114] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA114
out_pld_rx_data[115] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA115
out_pld_rx_data[116] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA116
out_pld_rx_data[117] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA117
out_pld_rx_data[118] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA118
out_pld_rx_data[119] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA119
out_pld_rx_data[120] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA120
out_pld_rx_data[121] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA121
out_pld_rx_data[122] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA122
out_pld_rx_data[123] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA123
out_pld_rx_data[124] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA124
out_pld_rx_data[125] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA125
out_pld_rx_data[126] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA126
out_pld_rx_data[127] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA127
out_pld_rx_prbs_done <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_PRBS_DONE
out_pld_rx_prbs_err <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_PRBS_ERR
out_pld_test_data[0] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA
out_pld_test_data[1] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA1
out_pld_test_data[2] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA2
out_pld_test_data[3] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA3
out_pld_test_data[4] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA4
out_pld_test_data[5] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA5
out_pld_test_data[6] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA6
out_pld_test_data[7] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA7
out_pld_test_data[8] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA8
out_pld_test_data[9] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA9
out_pld_test_data[10] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA10
out_pld_test_data[11] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA11
out_pld_test_data[12] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA12
out_pld_test_data[13] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA13
out_pld_test_data[14] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA14
out_pld_test_data[15] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA15
out_pld_test_data[16] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA16
out_pld_test_data[17] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA17
out_pld_test_data[18] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA18
out_pld_test_data[19] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA19
out_pld_uhsif_lock <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_UHSIF_LOCK
out_pld_uhsif_tx_clk_out <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_UHSIF_TX_CLK_OUT
out_pma_adapt_start <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_ADAPT_START
out_pma_atpg_los_en_n <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_ATPG_LOS_EN_N
out_pma_csr_test_dis <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CSR_TEST_DIS
out_pma_current_coeff[0] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF
out_pma_current_coeff[1] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF1
out_pma_current_coeff[2] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF2
out_pma_current_coeff[3] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF3
out_pma_current_coeff[4] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF4
out_pma_current_coeff[5] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF5
out_pma_current_coeff[6] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF6
out_pma_current_coeff[7] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF7
out_pma_current_coeff[8] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF8
out_pma_current_coeff[9] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF9
out_pma_current_coeff[10] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF10
out_pma_current_coeff[11] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF11
out_pma_current_coeff[12] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF12
out_pma_current_coeff[13] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF13
out_pma_current_coeff[14] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF14
out_pma_current_coeff[15] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF15
out_pma_current_coeff[16] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF16
out_pma_current_coeff[17] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF17
out_pma_current_rxpreset[0] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_RXPRESET
out_pma_current_rxpreset[1] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_RXPRESET1
out_pma_current_rxpreset[2] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_RXPRESET2
out_pma_early_eios <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_EARLY_EIOS
out_pma_eye_monitor[0] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_PMA_EYE_MONITOR
out_pma_eye_monitor[1] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_PMA_EYE_MONITOR1
out_pma_eye_monitor[2] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_PMA_EYE_MONITOR2
out_pma_eye_monitor[3] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_PMA_EYE_MONITOR3
out_pma_eye_monitor[4] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_PMA_EYE_MONITOR4
out_pma_eye_monitor[5] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_PMA_EYE_MONITOR5
out_pma_interface_select[0] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_INTERFACE_SELECT
out_pma_interface_select[1] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_INTERFACE_SELECT1
out_pma_ltd_b <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_LTD_B
out_pma_ltr <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_LTR
out_pma_nfrzdrv <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_NFRZDRV
out_pma_nrpi_freeze <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_NRPI_FREEZE
out_pma_pcie_switch[0] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_PCIE_SWITCH
out_pma_pcie_switch[1] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_PCIE_SWITCH1
out_pma_ppm_lock <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_PPM_LOCK
out_pma_reserved_out[0] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_RESERVED_OUT
out_pma_reserved_out[1] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_RESERVED_OUT1
out_pma_reserved_out[2] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_RESERVED_OUT2
out_pma_reserved_out[3] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_RESERVED_OUT3
out_pma_reserved_out[4] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_RESERVED_OUT4
out_pma_rs_lpbk_b <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_RS_LPBK_B
out_pma_rx_clkslip <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_PMA_RX_CLKSLIP
out_pma_rx_qpi_pullup <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_RX_QPI_PULLUP
out_pma_rxpma_rstb <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_PMA_RXPMA_RSTB
out_pma_scan_mode_n <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_SCAN_MODE_N
out_pma_scan_shift_n <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_SCAN_SHIFT_N
out_pma_tx_bitslip <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_TX_BITSLIP
out_pma_tx_bonding_rstb <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_TX_BONDING_RSTB
out_pma_tx_elec_idle <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_ELEC_IDLE
out_pma_tx_pma_data[0] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA
out_pma_tx_pma_data[1] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA1
out_pma_tx_pma_data[2] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA2
out_pma_tx_pma_data[3] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA3
out_pma_tx_pma_data[4] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA4
out_pma_tx_pma_data[5] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA5
out_pma_tx_pma_data[6] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA6
out_pma_tx_pma_data[7] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA7
out_pma_tx_pma_data[8] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA8
out_pma_tx_pma_data[9] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA9
out_pma_tx_pma_data[10] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA10
out_pma_tx_pma_data[11] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA11
out_pma_tx_pma_data[12] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA12
out_pma_tx_pma_data[13] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA13
out_pma_tx_pma_data[14] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA14
out_pma_tx_pma_data[15] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA15
out_pma_tx_pma_data[16] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA16
out_pma_tx_pma_data[17] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA17
out_pma_tx_pma_data[18] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA18
out_pma_tx_pma_data[19] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA19
out_pma_tx_pma_data[20] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA20
out_pma_tx_pma_data[21] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA21
out_pma_tx_pma_data[22] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA22
out_pma_tx_pma_data[23] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA23
out_pma_tx_pma_data[24] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA24
out_pma_tx_pma_data[25] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA25
out_pma_tx_pma_data[26] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA26
out_pma_tx_pma_data[27] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA27
out_pma_tx_pma_data[28] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA28
out_pma_tx_pma_data[29] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA29
out_pma_tx_pma_data[30] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA30
out_pma_tx_pma_data[31] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA31
out_pma_tx_pma_data[32] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA32
out_pma_tx_pma_data[33] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA33
out_pma_tx_pma_data[34] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA34
out_pma_tx_pma_data[35] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA35
out_pma_tx_pma_data[36] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA36
out_pma_tx_pma_data[37] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA37
out_pma_tx_pma_data[38] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA38
out_pma_tx_pma_data[39] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA39
out_pma_tx_pma_data[40] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA40
out_pma_tx_pma_data[41] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA41
out_pma_tx_pma_data[42] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA42
out_pma_tx_pma_data[43] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA43
out_pma_tx_pma_data[44] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA44
out_pma_tx_pma_data[45] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA45
out_pma_tx_pma_data[46] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA46
out_pma_tx_pma_data[47] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA47
out_pma_tx_pma_data[48] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA48
out_pma_tx_pma_data[49] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA49
out_pma_tx_pma_data[50] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA50
out_pma_tx_pma_data[51] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA51
out_pma_tx_pma_data[52] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA52
out_pma_tx_pma_data[53] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA53
out_pma_tx_pma_data[54] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA54
out_pma_tx_pma_data[55] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA55
out_pma_tx_pma_data[56] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA56
out_pma_tx_pma_data[57] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA57
out_pma_tx_pma_data[58] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA58
out_pma_tx_pma_data[59] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA59
out_pma_tx_pma_data[60] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA60
out_pma_tx_pma_data[61] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA61
out_pma_tx_pma_data[62] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA62
out_pma_tx_pma_data[63] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA63
out_pma_tx_qpi_pulldn <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_TX_QPI_PULLDN
out_pma_tx_qpi_pullup <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_TX_QPI_PULLUP
out_pma_tx_txdetectrx <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_TX_TXDETECTRX
out_pma_txpma_rstb <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TXPMA_RSTB


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm
avmm_clk[0] => avmm_clk[0].IN1
avmm_reset[0] => avmm_reset[0].IN1
avmm_writedata[0] => always3.IN1
avmm_writedata[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA
avmm_writedata[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA1
avmm_writedata[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA2
avmm_writedata[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA3
avmm_writedata[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA4
avmm_writedata[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA5
avmm_writedata[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA6
avmm_writedata[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA7
avmm_address[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS
avmm_address[0] => Equal2.IN8
avmm_address[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS1
avmm_address[1] => Equal2.IN7
avmm_address[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS2
avmm_address[2] => Equal2.IN6
avmm_address[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS3
avmm_address[3] => Equal2.IN5
avmm_address[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS4
avmm_address[4] => Equal2.IN4
avmm_address[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS5
avmm_address[5] => Equal2.IN3
avmm_address[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS6
avmm_address[6] => Equal2.IN2
avmm_address[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS7
avmm_address[7] => Equal2.IN1
avmm_address[8] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS8
avmm_address[8] => Equal2.IN0
avmm_write[0] => always3.IN1
avmm_write[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITE
avmm_read[0] => always2.IN1
avmm_read[0] => avmm_waitrequest_read.IN1
avmm_read[0] => avmm_read_r[0].DATAIN
avmm_read[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMREAD
avmm_readdata[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA
avmm_readdata[1] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA1
avmm_readdata[2] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA2
avmm_readdata[3] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA3
avmm_readdata[4] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA4
avmm_readdata[5] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA5
avmm_readdata[6] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA6
avmm_readdata[7] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA7
avmm_waitrequest[0] <= avmm_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
avmm_busy[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMBUSY
hip_cal_done[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_HIPCALDONE
pld_cal_done[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_PLDCALDONE
chnl_pll_avmm_clk[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_CLKCHNL
chnl_pll_avmm_rstn[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_RSTNCHNL
chnl_pll_avmm_writedata[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL
chnl_pll_avmm_writedata[1] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL1
chnl_pll_avmm_writedata[2] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL2
chnl_pll_avmm_writedata[3] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL3
chnl_pll_avmm_writedata[4] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL4
chnl_pll_avmm_writedata[5] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL5
chnl_pll_avmm_writedata[6] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL6
chnl_pll_avmm_writedata[7] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL7
chnl_pll_avmm_address[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL
chnl_pll_avmm_address[1] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL1
chnl_pll_avmm_address[2] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL2
chnl_pll_avmm_address[3] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL3
chnl_pll_avmm_address[4] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL4
chnl_pll_avmm_address[5] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL5
chnl_pll_avmm_address[6] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL6
chnl_pll_avmm_address[7] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL7
chnl_pll_avmm_address[8] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL8
chnl_pll_avmm_write[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITECHNL
chnl_pll_avmm_read[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_READCHNL
pma_avmmreaddata_tx_ser[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL
pma_avmmreaddata_tx_ser[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL1
pma_avmmreaddata_tx_ser[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL2
pma_avmmreaddata_tx_ser[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL3
pma_avmmreaddata_tx_ser[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL4
pma_avmmreaddata_tx_ser[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL5
pma_avmmreaddata_tx_ser[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL6
pma_avmmreaddata_tx_ser[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL7
pma_avmmreaddata_tx_cgb[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL8
pma_avmmreaddata_tx_cgb[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL9
pma_avmmreaddata_tx_cgb[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL10
pma_avmmreaddata_tx_cgb[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL11
pma_avmmreaddata_tx_cgb[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL12
pma_avmmreaddata_tx_cgb[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL13
pma_avmmreaddata_tx_cgb[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL14
pma_avmmreaddata_tx_cgb[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL15
pma_avmmreaddata_tx_buf[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL16
pma_avmmreaddata_tx_buf[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL17
pma_avmmreaddata_tx_buf[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL18
pma_avmmreaddata_tx_buf[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL19
pma_avmmreaddata_tx_buf[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL20
pma_avmmreaddata_tx_buf[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL21
pma_avmmreaddata_tx_buf[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL22
pma_avmmreaddata_tx_buf[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL23
pma_avmmreaddata_rx_deser[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL24
pma_avmmreaddata_rx_deser[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL25
pma_avmmreaddata_rx_deser[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL26
pma_avmmreaddata_rx_deser[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL27
pma_avmmreaddata_rx_deser[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL28
pma_avmmreaddata_rx_deser[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL29
pma_avmmreaddata_rx_deser[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL30
pma_avmmreaddata_rx_deser[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL31
pma_avmmreaddata_rx_buf[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL32
pma_avmmreaddata_rx_buf[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL33
pma_avmmreaddata_rx_buf[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL34
pma_avmmreaddata_rx_buf[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL35
pma_avmmreaddata_rx_buf[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL36
pma_avmmreaddata_rx_buf[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL37
pma_avmmreaddata_rx_buf[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL38
pma_avmmreaddata_rx_buf[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL39
pma_avmmreaddata_rx_sd[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL40
pma_avmmreaddata_rx_sd[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL41
pma_avmmreaddata_rx_sd[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL42
pma_avmmreaddata_rx_sd[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL43
pma_avmmreaddata_rx_sd[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL44
pma_avmmreaddata_rx_sd[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL45
pma_avmmreaddata_rx_sd[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL46
pma_avmmreaddata_rx_sd[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL47
pma_avmmreaddata_rx_odi[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL48
pma_avmmreaddata_rx_odi[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL49
pma_avmmreaddata_rx_odi[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL50
pma_avmmreaddata_rx_odi[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL51
pma_avmmreaddata_rx_odi[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL52
pma_avmmreaddata_rx_odi[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL53
pma_avmmreaddata_rx_odi[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL54
pma_avmmreaddata_rx_odi[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL55
pma_avmmreaddata_rx_dfe[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL56
pma_avmmreaddata_rx_dfe[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL57
pma_avmmreaddata_rx_dfe[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL58
pma_avmmreaddata_rx_dfe[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL59
pma_avmmreaddata_rx_dfe[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL60
pma_avmmreaddata_rx_dfe[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL61
pma_avmmreaddata_rx_dfe[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL62
pma_avmmreaddata_rx_dfe[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL63
pma_avmmreaddata_cdr_pll[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL64
pma_avmmreaddata_cdr_pll[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL65
pma_avmmreaddata_cdr_pll[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL66
pma_avmmreaddata_cdr_pll[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL67
pma_avmmreaddata_cdr_pll[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL68
pma_avmmreaddata_cdr_pll[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL69
pma_avmmreaddata_cdr_pll[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL70
pma_avmmreaddata_cdr_pll[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL71
pma_avmmreaddata_cdr_refclk_select[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL72
pma_avmmreaddata_cdr_refclk_select[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL73
pma_avmmreaddata_cdr_refclk_select[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL74
pma_avmmreaddata_cdr_refclk_select[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL75
pma_avmmreaddata_cdr_refclk_select[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL76
pma_avmmreaddata_cdr_refclk_select[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL77
pma_avmmreaddata_cdr_refclk_select[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL78
pma_avmmreaddata_cdr_refclk_select[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL79
pma_avmmreaddata_pma_adapt[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL80
pma_avmmreaddata_pma_adapt[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL81
pma_avmmreaddata_pma_adapt[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL82
pma_avmmreaddata_pma_adapt[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL83
pma_avmmreaddata_pma_adapt[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL84
pma_avmmreaddata_pma_adapt[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL85
pma_avmmreaddata_pma_adapt[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL86
pma_avmmreaddata_pma_adapt[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL87
pma_blockselect_tx_ser[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT
pma_blockselect_tx_cgb[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT1
pma_blockselect_tx_buf[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT2
pma_blockselect_rx_deser[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT3
pma_blockselect_rx_buf[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT4
pma_blockselect_rx_sd[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT5
pma_blockselect_rx_odi[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT6
pma_blockselect_rx_dfe[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT7
pma_blockselect_cdr_pll[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT8
pma_blockselect_cdr_refclk_select[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT9
pma_blockselect_pma_adapt[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT10
pcs_avmmreaddata_8g_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL160
pcs_avmmreaddata_8g_rx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL161
pcs_avmmreaddata_8g_rx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL162
pcs_avmmreaddata_8g_rx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL163
pcs_avmmreaddata_8g_rx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL164
pcs_avmmreaddata_8g_rx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL165
pcs_avmmreaddata_8g_rx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL166
pcs_avmmreaddata_8g_rx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL167
pcs_avmmreaddata_pipe_gen1_2[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL168
pcs_avmmreaddata_pipe_gen1_2[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL169
pcs_avmmreaddata_pipe_gen1_2[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL170
pcs_avmmreaddata_pipe_gen1_2[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL171
pcs_avmmreaddata_pipe_gen1_2[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL172
pcs_avmmreaddata_pipe_gen1_2[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL173
pcs_avmmreaddata_pipe_gen1_2[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL174
pcs_avmmreaddata_pipe_gen1_2[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL175
pcs_avmmreaddata_8g_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL176
pcs_avmmreaddata_8g_tx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL177
pcs_avmmreaddata_8g_tx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL178
pcs_avmmreaddata_8g_tx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL179
pcs_avmmreaddata_8g_tx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL180
pcs_avmmreaddata_8g_tx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL181
pcs_avmmreaddata_8g_tx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL182
pcs_avmmreaddata_8g_tx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL183
pcs_avmmreaddata_10g_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL184
pcs_avmmreaddata_10g_rx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL185
pcs_avmmreaddata_10g_rx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL186
pcs_avmmreaddata_10g_rx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL187
pcs_avmmreaddata_10g_rx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL188
pcs_avmmreaddata_10g_rx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL189
pcs_avmmreaddata_10g_rx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL190
pcs_avmmreaddata_10g_rx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL191
pcs_avmmreaddata_10g_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL192
pcs_avmmreaddata_10g_tx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL193
pcs_avmmreaddata_10g_tx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL194
pcs_avmmreaddata_10g_tx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL195
pcs_avmmreaddata_10g_tx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL196
pcs_avmmreaddata_10g_tx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL197
pcs_avmmreaddata_10g_tx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL198
pcs_avmmreaddata_10g_tx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL199
pcs_avmmreaddata_gen3_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL200
pcs_avmmreaddata_gen3_rx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL201
pcs_avmmreaddata_gen3_rx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL202
pcs_avmmreaddata_gen3_rx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL203
pcs_avmmreaddata_gen3_rx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL204
pcs_avmmreaddata_gen3_rx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL205
pcs_avmmreaddata_gen3_rx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL206
pcs_avmmreaddata_gen3_rx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL207
pcs_avmmreaddata_pipe_gen3[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL208
pcs_avmmreaddata_pipe_gen3[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL209
pcs_avmmreaddata_pipe_gen3[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL210
pcs_avmmreaddata_pipe_gen3[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL211
pcs_avmmreaddata_pipe_gen3[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL212
pcs_avmmreaddata_pipe_gen3[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL213
pcs_avmmreaddata_pipe_gen3[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL214
pcs_avmmreaddata_pipe_gen3[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL215
pcs_avmmreaddata_gen3_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL216
pcs_avmmreaddata_gen3_tx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL217
pcs_avmmreaddata_gen3_tx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL218
pcs_avmmreaddata_gen3_tx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL219
pcs_avmmreaddata_gen3_tx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL220
pcs_avmmreaddata_gen3_tx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL221
pcs_avmmreaddata_gen3_tx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL222
pcs_avmmreaddata_gen3_tx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL223
pcs_avmmreaddata_krfec_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL224
pcs_avmmreaddata_krfec_rx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL225
pcs_avmmreaddata_krfec_rx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL226
pcs_avmmreaddata_krfec_rx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL227
pcs_avmmreaddata_krfec_rx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL228
pcs_avmmreaddata_krfec_rx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL229
pcs_avmmreaddata_krfec_rx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL230
pcs_avmmreaddata_krfec_rx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL231
pcs_avmmreaddata_krfec_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL232
pcs_avmmreaddata_krfec_tx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL233
pcs_avmmreaddata_krfec_tx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL234
pcs_avmmreaddata_krfec_tx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL235
pcs_avmmreaddata_krfec_tx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL236
pcs_avmmreaddata_krfec_tx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL237
pcs_avmmreaddata_krfec_tx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL238
pcs_avmmreaddata_krfec_tx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL239
pcs_avmmreaddata_fifo_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL240
pcs_avmmreaddata_fifo_rx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL241
pcs_avmmreaddata_fifo_rx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL242
pcs_avmmreaddata_fifo_rx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL243
pcs_avmmreaddata_fifo_rx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL244
pcs_avmmreaddata_fifo_rx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL245
pcs_avmmreaddata_fifo_rx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL246
pcs_avmmreaddata_fifo_rx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL247
pcs_avmmreaddata_fifo_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL248
pcs_avmmreaddata_fifo_tx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL249
pcs_avmmreaddata_fifo_tx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL250
pcs_avmmreaddata_fifo_tx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL251
pcs_avmmreaddata_fifo_tx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL252
pcs_avmmreaddata_fifo_tx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL253
pcs_avmmreaddata_fifo_tx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL254
pcs_avmmreaddata_fifo_tx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL255
pcs_avmmreaddata_rx_pcs_pld_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL256
pcs_avmmreaddata_rx_pcs_pld_if[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL257
pcs_avmmreaddata_rx_pcs_pld_if[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL258
pcs_avmmreaddata_rx_pcs_pld_if[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL259
pcs_avmmreaddata_rx_pcs_pld_if[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL260
pcs_avmmreaddata_rx_pcs_pld_if[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL261
pcs_avmmreaddata_rx_pcs_pld_if[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL262
pcs_avmmreaddata_rx_pcs_pld_if[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL263
pcs_avmmreaddata_com_pcs_pld_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL264
pcs_avmmreaddata_com_pcs_pld_if[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL265
pcs_avmmreaddata_com_pcs_pld_if[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL266
pcs_avmmreaddata_com_pcs_pld_if[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL267
pcs_avmmreaddata_com_pcs_pld_if[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL268
pcs_avmmreaddata_com_pcs_pld_if[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL269
pcs_avmmreaddata_com_pcs_pld_if[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL270
pcs_avmmreaddata_com_pcs_pld_if[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL271
pcs_avmmreaddata_tx_pcs_pld_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL272
pcs_avmmreaddata_tx_pcs_pld_if[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL273
pcs_avmmreaddata_tx_pcs_pld_if[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL274
pcs_avmmreaddata_tx_pcs_pld_if[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL275
pcs_avmmreaddata_tx_pcs_pld_if[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL276
pcs_avmmreaddata_tx_pcs_pld_if[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL277
pcs_avmmreaddata_tx_pcs_pld_if[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL278
pcs_avmmreaddata_tx_pcs_pld_if[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL279
pcs_avmmreaddata_rx_pcs_pma_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL280
pcs_avmmreaddata_rx_pcs_pma_if[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL281
pcs_avmmreaddata_rx_pcs_pma_if[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL282
pcs_avmmreaddata_rx_pcs_pma_if[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL283
pcs_avmmreaddata_rx_pcs_pma_if[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL284
pcs_avmmreaddata_rx_pcs_pma_if[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL285
pcs_avmmreaddata_rx_pcs_pma_if[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL286
pcs_avmmreaddata_rx_pcs_pma_if[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL287
pcs_avmmreaddata_com_pcs_pma_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL288
pcs_avmmreaddata_com_pcs_pma_if[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL289
pcs_avmmreaddata_com_pcs_pma_if[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL290
pcs_avmmreaddata_com_pcs_pma_if[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL291
pcs_avmmreaddata_com_pcs_pma_if[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL292
pcs_avmmreaddata_com_pcs_pma_if[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL293
pcs_avmmreaddata_com_pcs_pma_if[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL294
pcs_avmmreaddata_com_pcs_pma_if[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL295
pcs_avmmreaddata_tx_pcs_pma_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL296
pcs_avmmreaddata_tx_pcs_pma_if[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL297
pcs_avmmreaddata_tx_pcs_pma_if[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL298
pcs_avmmreaddata_tx_pcs_pma_if[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL299
pcs_avmmreaddata_tx_pcs_pma_if[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL300
pcs_avmmreaddata_tx_pcs_pma_if[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL301
pcs_avmmreaddata_tx_pcs_pma_if[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL302
pcs_avmmreaddata_tx_pcs_pma_if[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL303
pcs_blockselect_8g_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT20
pcs_blockselect_pipe_gen1_2[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT21
pcs_blockselect_8g_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT22
pcs_blockselect_10g_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT23
pcs_blockselect_10g_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT24
pcs_blockselect_gen3_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT25
pcs_blockselect_pipe_gen3[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT26
pcs_blockselect_gen3_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT27
pcs_blockselect_krfec_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT28
pcs_blockselect_krfec_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT29
pcs_blockselect_fifo_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT30
pcs_blockselect_fifo_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT31
pcs_blockselect_rx_pcs_pld_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT32
pcs_blockselect_com_pcs_pld_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT33
pcs_blockselect_tx_pcs_pld_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT34
pcs_blockselect_rx_pcs_pma_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT35
pcs_blockselect_com_pcs_pma_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT36
pcs_blockselect_tx_pcs_pma_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT37
pll_avmmreaddata_lc_pll[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL400
pll_avmmreaddata_lc_pll[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL401
pll_avmmreaddata_lc_pll[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL402
pll_avmmreaddata_lc_pll[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL403
pll_avmmreaddata_lc_pll[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL404
pll_avmmreaddata_lc_pll[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL405
pll_avmmreaddata_lc_pll[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL406
pll_avmmreaddata_lc_pll[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL407
pll_avmmreaddata_lc_refclk_select[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL408
pll_avmmreaddata_lc_refclk_select[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL409
pll_avmmreaddata_lc_refclk_select[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL410
pll_avmmreaddata_lc_refclk_select[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL411
pll_avmmreaddata_lc_refclk_select[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL412
pll_avmmreaddata_lc_refclk_select[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL413
pll_avmmreaddata_lc_refclk_select[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL414
pll_avmmreaddata_lc_refclk_select[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL415
pll_avmmreaddata_cgb_master[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL416
pll_avmmreaddata_cgb_master[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL417
pll_avmmreaddata_cgb_master[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL418
pll_avmmreaddata_cgb_master[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL419
pll_avmmreaddata_cgb_master[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL420
pll_avmmreaddata_cgb_master[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL421
pll_avmmreaddata_cgb_master[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL422
pll_avmmreaddata_cgb_master[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL423
pll_avmmreaddata_cmu_fpll[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL424
pll_avmmreaddata_cmu_fpll[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL425
pll_avmmreaddata_cmu_fpll[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL426
pll_avmmreaddata_cmu_fpll[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL427
pll_avmmreaddata_cmu_fpll[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL428
pll_avmmreaddata_cmu_fpll[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL429
pll_avmmreaddata_cmu_fpll[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL430
pll_avmmreaddata_cmu_fpll[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL431
pll_avmmreaddata_cmu_fpll_refclk_select[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL432
pll_avmmreaddata_cmu_fpll_refclk_select[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL433
pll_avmmreaddata_cmu_fpll_refclk_select[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL434
pll_avmmreaddata_cmu_fpll_refclk_select[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL435
pll_avmmreaddata_cmu_fpll_refclk_select[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL436
pll_avmmreaddata_cmu_fpll_refclk_select[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL437
pll_avmmreaddata_cmu_fpll_refclk_select[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL438
pll_avmmreaddata_cmu_fpll_refclk_select[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL439
pll_blockselect_lc_pll[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT50
pll_blockselect_lc_refclk_select[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT51
pll_blockselect_cgb_master[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT52
pll_blockselect_cmu_fpll[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT53
pll_blockselect_cmu_fpll_refclk_select[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT54


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst
clk => resync_chains[0].sync_r[0].CLK
clk => resync_chains[0].sync_r[1].CLK
reset => resync_chains[0].sync_r[0].PRESET
reset => resync_chains[0].sync_r[1].PRESET
d[0] => resync_chains[0].sync_r[0].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|altera_transceiver_reset_endpoint:g_xcvr_native_insts[2].g_analog_resets_default.g_tre_tx_endpoint.reset_endpoint_tx
tre_reset_req => tre_reset_req.IN1
tre_reset_in <= altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst.tre_reset_in


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|altera_transceiver_reset_endpoint:g_xcvr_native_insts[2].g_analog_resets_default.g_tre_tx_endpoint.reset_endpoint_tx|altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst
tre_reset_req => altera_fabric_endpoint:ep.send[0]
tre_reset_in <= altera_fabric_endpoint:ep.receive[0]
clk_in => altera_fabric_endpoint:ep.send[1]


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|altera_transceiver_reset_endpoint:g_xcvr_native_insts[2].g_analog_resets_default.g_tre_tx_endpoint.reset_endpoint_tx|altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst|altera_fabric_endpoint:ep
send[0] => fabric_send[0].DATAIN
send[1] => fabric_send[1].DATAIN
receive[0] <= fabric_receive[0].DB_MAX_OUTPUT_PORT_TYPE
fabric_send[0] <= send[0].DB_MAX_OUTPUT_PORT_TYPE
fabric_send[1] <= send[1].DB_MAX_OUTPUT_PORT_TYPE
fabric_receive[0] => receive[0].DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|altera_transceiver_reset_endpoint:g_xcvr_native_insts[2].g_analog_resets_default.g_tre_rx_endpoint.reset_endpoint_rx
tre_reset_req => tre_reset_req.IN1
tre_reset_in <= altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst.tre_reset_in


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|altera_transceiver_reset_endpoint:g_xcvr_native_insts[2].g_analog_resets_default.g_tre_rx_endpoint.reset_endpoint_rx|altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst
tre_reset_req => altera_fabric_endpoint:ep.send[0]
tre_reset_in <= altera_fabric_endpoint:ep.receive[0]
clk_in => altera_fabric_endpoint:ep.send[1]


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|altera_transceiver_reset_endpoint:g_xcvr_native_insts[2].g_analog_resets_default.g_tre_rx_endpoint.reset_endpoint_rx|altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst|altera_fabric_endpoint:ep
send[0] => fabric_send[0].DATAIN
send[1] => fabric_send[1].DATAIN
receive[0] <= fabric_receive[0].DB_MAX_OUTPUT_PORT_TYPE
fabric_send[0] <= send[0].DB_MAX_OUTPUT_PORT_TYPE
fabric_send[1] <= send[1].DB_MAX_OUTPUT_PORT_TYPE
fabric_receive[0] => receive[0].DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst
in_adapt_start => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_adapt_start
in_clk_cdr_b => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clk_cdr_b
in_clk_cdr_t => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clk_cdr_t
in_clk_fpll_b => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clk_fpll_b
in_clk_fpll_t => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clk_fpll_t
in_clk_lc_b => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clk_lc_b
in_clk_lc_hs => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clk_lc_hs
in_clk_lc_t => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clk_lc_t
in_clkb_cdr_b => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clkb_cdr_b
in_clkb_cdr_t => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clkb_cdr_t
in_clkb_fpll_b => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clkb_fpll_b
in_clkb_fpll_t => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clkb_fpll_t
in_clkb_lc_b => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clkb_lc_b
in_clkb_lc_hs => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clkb_lc_hs
in_clkb_lc_t => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clkb_lc_t
in_cpulse_x6_dn_bus[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_x6_dn_bus[0]
in_cpulse_x6_dn_bus[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_x6_dn_bus[1]
in_cpulse_x6_dn_bus[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_x6_dn_bus[2]
in_cpulse_x6_dn_bus[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_x6_dn_bus[3]
in_cpulse_x6_dn_bus[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_x6_dn_bus[4]
in_cpulse_x6_dn_bus[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_x6_dn_bus[5]
in_cpulse_x6_up_bus[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_x6_up_bus[0]
in_cpulse_x6_up_bus[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_x6_up_bus[1]
in_cpulse_x6_up_bus[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_x6_up_bus[2]
in_cpulse_x6_up_bus[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_x6_up_bus[3]
in_cpulse_x6_up_bus[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_x6_up_bus[4]
in_cpulse_x6_up_bus[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_x6_up_bus[5]
in_cpulse_xn_dn_bus[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_xn_dn_bus[0]
in_cpulse_xn_dn_bus[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_xn_dn_bus[1]
in_cpulse_xn_dn_bus[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_xn_dn_bus[2]
in_cpulse_xn_dn_bus[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_xn_dn_bus[3]
in_cpulse_xn_dn_bus[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_xn_dn_bus[4]
in_cpulse_xn_dn_bus[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_xn_dn_bus[5]
in_cpulse_xn_up_bus[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_xn_up_bus[0]
in_cpulse_xn_up_bus[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_xn_up_bus[1]
in_cpulse_xn_up_bus[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_xn_up_bus[2]
in_cpulse_xn_up_bus[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_xn_up_bus[3]
in_cpulse_xn_up_bus[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_xn_up_bus[4]
in_cpulse_xn_up_bus[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_xn_up_bus[5]
in_i_rxpreset[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_i_rxpreset[0]
in_i_rxpreset[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_i_rxpreset[1]
in_i_rxpreset[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_i_rxpreset[2]
in_pcie_sw_done_master_in[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pcie_sw_done_master_in[0]
in_pcie_sw_done_master_in[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pcie_sw_done_master_in[1]
in_ref_iqclk[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_ref_iqclk[0]
in_ref_iqclk[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_ref_iqclk[1]
in_ref_iqclk[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_ref_iqclk[2]
in_ref_iqclk[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_ref_iqclk[3]
in_ref_iqclk[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_ref_iqclk[4]
in_ref_iqclk[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_ref_iqclk[5]
in_ref_iqclk[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_ref_iqclk[6]
in_ref_iqclk[7] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_ref_iqclk[7]
in_ref_iqclk[8] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_ref_iqclk[8]
in_ref_iqclk[9] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_ref_iqclk[9]
in_ref_iqclk[10] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_ref_iqclk[10]
in_ref_iqclk[11] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_ref_iqclk[11]
in_rx_n => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_rx_n
in_rx_p => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_rx_p
out_clk_divrx_iqtxrx <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_clk_divrx_iqtxrx
out_clk_divtx_iqtxrx <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_clk_divtx_iqtxrx
out_pcie_sw_master[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pcie_sw_master[0]
out_pcie_sw_master[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pcie_sw_master[1]
out_tx_n <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_tx_n
out_tx_p <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_tx_p
in_bond_pcs10g_in_bot[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs10g_in_bot[0]
in_bond_pcs10g_in_bot[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs10g_in_bot[1]
in_bond_pcs10g_in_bot[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs10g_in_bot[2]
in_bond_pcs10g_in_bot[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs10g_in_bot[3]
in_bond_pcs10g_in_bot[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs10g_in_bot[4]
in_bond_pcs10g_in_top[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs10g_in_top[0]
in_bond_pcs10g_in_top[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs10g_in_top[1]
in_bond_pcs10g_in_top[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs10g_in_top[2]
in_bond_pcs10g_in_top[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs10g_in_top[3]
in_bond_pcs10g_in_top[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs10g_in_top[4]
in_bond_pcs8g_in_bot[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[0]
in_bond_pcs8g_in_bot[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[1]
in_bond_pcs8g_in_bot[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[2]
in_bond_pcs8g_in_bot[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[3]
in_bond_pcs8g_in_bot[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[4]
in_bond_pcs8g_in_bot[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[5]
in_bond_pcs8g_in_bot[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[6]
in_bond_pcs8g_in_bot[7] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[7]
in_bond_pcs8g_in_bot[8] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[8]
in_bond_pcs8g_in_bot[9] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[9]
in_bond_pcs8g_in_bot[10] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[10]
in_bond_pcs8g_in_bot[11] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[11]
in_bond_pcs8g_in_bot[12] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[12]
in_bond_pcs8g_in_top[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[0]
in_bond_pcs8g_in_top[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[1]
in_bond_pcs8g_in_top[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[2]
in_bond_pcs8g_in_top[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[3]
in_bond_pcs8g_in_top[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[4]
in_bond_pcs8g_in_top[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[5]
in_bond_pcs8g_in_top[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[6]
in_bond_pcs8g_in_top[7] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[7]
in_bond_pcs8g_in_top[8] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[8]
in_bond_pcs8g_in_top[9] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[9]
in_bond_pcs8g_in_top[10] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[10]
in_bond_pcs8g_in_top[11] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[11]
in_bond_pcs8g_in_top[12] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[12]
in_bond_pmaif_in_bot[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[0]
in_bond_pmaif_in_bot[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[1]
in_bond_pmaif_in_bot[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[2]
in_bond_pmaif_in_bot[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[3]
in_bond_pmaif_in_bot[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[4]
in_bond_pmaif_in_bot[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[5]
in_bond_pmaif_in_bot[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[6]
in_bond_pmaif_in_bot[7] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[7]
in_bond_pmaif_in_bot[8] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[8]
in_bond_pmaif_in_bot[9] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[9]
in_bond_pmaif_in_bot[10] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[10]
in_bond_pmaif_in_bot[11] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[11]
in_bond_pmaif_in_top[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[0]
in_bond_pmaif_in_top[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[1]
in_bond_pmaif_in_top[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[2]
in_bond_pmaif_in_top[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[3]
in_bond_pmaif_in_top[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[4]
in_bond_pmaif_in_top[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[5]
in_bond_pmaif_in_top[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[6]
in_bond_pmaif_in_top[7] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[7]
in_bond_pmaif_in_top[8] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[8]
in_bond_pmaif_in_top[9] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[9]
in_bond_pmaif_in_top[10] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[10]
in_bond_pmaif_in_top[11] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[11]
in_hip_tx_data[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[0]
in_hip_tx_data[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[1]
in_hip_tx_data[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[2]
in_hip_tx_data[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[3]
in_hip_tx_data[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[4]
in_hip_tx_data[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[5]
in_hip_tx_data[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[6]
in_hip_tx_data[7] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[7]
in_hip_tx_data[8] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[8]
in_hip_tx_data[9] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[9]
in_hip_tx_data[10] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[10]
in_hip_tx_data[11] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[11]
in_hip_tx_data[12] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[12]
in_hip_tx_data[13] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[13]
in_hip_tx_data[14] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[14]
in_hip_tx_data[15] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[15]
in_hip_tx_data[16] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[16]
in_hip_tx_data[17] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[17]
in_hip_tx_data[18] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[18]
in_hip_tx_data[19] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[19]
in_hip_tx_data[20] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[20]
in_hip_tx_data[21] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[21]
in_hip_tx_data[22] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[22]
in_hip_tx_data[23] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[23]
in_hip_tx_data[24] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[24]
in_hip_tx_data[25] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[25]
in_hip_tx_data[26] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[26]
in_hip_tx_data[27] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[27]
in_hip_tx_data[28] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[28]
in_hip_tx_data[29] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[29]
in_hip_tx_data[30] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[30]
in_hip_tx_data[31] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[31]
in_hip_tx_data[32] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[32]
in_hip_tx_data[33] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[33]
in_hip_tx_data[34] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[34]
in_hip_tx_data[35] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[35]
in_hip_tx_data[36] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[36]
in_hip_tx_data[37] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[37]
in_hip_tx_data[38] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[38]
in_hip_tx_data[39] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[39]
in_hip_tx_data[40] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[40]
in_hip_tx_data[41] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[41]
in_hip_tx_data[42] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[42]
in_hip_tx_data[43] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[43]
in_hip_tx_data[44] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[44]
in_hip_tx_data[45] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[45]
in_hip_tx_data[46] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[46]
in_hip_tx_data[47] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[47]
in_hip_tx_data[48] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[48]
in_hip_tx_data[49] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[49]
in_hip_tx_data[50] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[50]
in_hip_tx_data[51] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[51]
in_hip_tx_data[52] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[52]
in_hip_tx_data[53] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[53]
in_hip_tx_data[54] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[54]
in_hip_tx_data[55] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[55]
in_hip_tx_data[56] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[56]
in_hip_tx_data[57] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[57]
in_hip_tx_data[58] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[58]
in_hip_tx_data[59] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[59]
in_hip_tx_data[60] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[60]
in_hip_tx_data[61] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[61]
in_hip_tx_data[62] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[62]
in_hip_tx_data[63] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[63]
in_pld_10g_krfec_rx_clr_errblk_cnt => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_krfec_rx_clr_errblk_cnt
in_pld_10g_krfec_rx_pld_rst_n => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_krfec_rx_pld_rst_n
in_pld_10g_krfec_tx_pld_rst_n => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_krfec_tx_pld_rst_n
in_pld_10g_rx_align_clr => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_rx_align_clr
in_pld_10g_rx_clr_ber_count => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_rx_clr_ber_count
in_pld_10g_rx_rd_en => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_rx_rd_en
in_pld_10g_tx_bitslip[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_tx_bitslip[0]
in_pld_10g_tx_bitslip[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_tx_bitslip[1]
in_pld_10g_tx_bitslip[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_tx_bitslip[2]
in_pld_10g_tx_bitslip[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_tx_bitslip[3]
in_pld_10g_tx_bitslip[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_tx_bitslip[4]
in_pld_10g_tx_bitslip[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_tx_bitslip[5]
in_pld_10g_tx_bitslip[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_tx_bitslip[6]
in_pld_10g_tx_burst_en => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_tx_burst_en
in_pld_10g_tx_data_valid => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_tx_data_valid
in_pld_10g_tx_diag_status[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_tx_diag_status[0]
in_pld_10g_tx_diag_status[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_tx_diag_status[1]
in_pld_10g_tx_wordslip => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_tx_wordslip
in_pld_8g_a1a2_size => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_a1a2_size
in_pld_8g_bitloc_rev_en => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_bitloc_rev_en
in_pld_8g_byte_rev_en => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_byte_rev_en
in_pld_8g_eidleinfersel[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_eidleinfersel[0]
in_pld_8g_eidleinfersel[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_eidleinfersel[1]
in_pld_8g_eidleinfersel[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_eidleinfersel[2]
in_pld_8g_encdt => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_encdt
in_pld_8g_g3_rx_pld_rst_n => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_g3_rx_pld_rst_n
in_pld_8g_g3_tx_pld_rst_n => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_g3_tx_pld_rst_n
in_pld_8g_rddisable_tx => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_rddisable_tx
in_pld_8g_rdenable_rx => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_rdenable_rx
in_pld_8g_refclk_dig2 => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_refclk_dig2
in_pld_8g_rxpolarity => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_rxpolarity
in_pld_8g_tx_boundary_sel[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_tx_boundary_sel[0]
in_pld_8g_tx_boundary_sel[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_tx_boundary_sel[1]
in_pld_8g_tx_boundary_sel[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_tx_boundary_sel[2]
in_pld_8g_tx_boundary_sel[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_tx_boundary_sel[3]
in_pld_8g_tx_boundary_sel[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_tx_boundary_sel[4]
in_pld_8g_wrdisable_rx => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_wrdisable_rx
in_pld_8g_wrenable_tx => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_wrenable_tx
in_pld_atpg_los_en_n => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_atpg_los_en_n
in_pld_bitslip => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_bitslip
in_pld_g3_current_coeff[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[0]
in_pld_g3_current_coeff[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[1]
in_pld_g3_current_coeff[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[2]
in_pld_g3_current_coeff[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[3]
in_pld_g3_current_coeff[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[4]
in_pld_g3_current_coeff[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[5]
in_pld_g3_current_coeff[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[6]
in_pld_g3_current_coeff[7] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[7]
in_pld_g3_current_coeff[8] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[8]
in_pld_g3_current_coeff[9] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[9]
in_pld_g3_current_coeff[10] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[10]
in_pld_g3_current_coeff[11] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[11]
in_pld_g3_current_coeff[12] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[12]
in_pld_g3_current_coeff[13] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[13]
in_pld_g3_current_coeff[14] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[14]
in_pld_g3_current_coeff[15] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[15]
in_pld_g3_current_coeff[16] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[16]
in_pld_g3_current_coeff[17] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[17]
in_pld_g3_current_rxpreset[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_rxpreset[0]
in_pld_g3_current_rxpreset[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_rxpreset[1]
in_pld_g3_current_rxpreset[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_rxpreset[2]
in_pld_ltr => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_ltr
in_pld_mem_krfec_atpg_rst_n => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_mem_krfec_atpg_rst_n
in_pld_partial_reconfig => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_partial_reconfig
in_pld_pcs_refclk_dig => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pcs_refclk_dig
in_pld_pma_adapt_start => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_adapt_start
in_pld_pma_early_eios => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_early_eios
in_pld_pma_eye_monitor[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_eye_monitor[0]
in_pld_pma_eye_monitor[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_eye_monitor[1]
in_pld_pma_eye_monitor[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_eye_monitor[2]
in_pld_pma_eye_monitor[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_eye_monitor[3]
in_pld_pma_eye_monitor[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_eye_monitor[4]
in_pld_pma_eye_monitor[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_eye_monitor[5]
in_pld_pma_ltd_b => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_ltd_b
in_pld_pma_pcie_switch[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_pcie_switch[0]
in_pld_pma_pcie_switch[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_pcie_switch[1]
in_pld_pma_ppm_lock => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_ppm_lock
in_pld_pma_reserved_out[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_reserved_out[0]
in_pld_pma_reserved_out[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_reserved_out[1]
in_pld_pma_reserved_out[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_reserved_out[2]
in_pld_pma_reserved_out[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_reserved_out[3]
in_pld_pma_reserved_out[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_reserved_out[4]
in_pld_pma_rs_lpbk_b => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_rs_lpbk_b
in_pld_pma_rx_qpi_pullup => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_rx_qpi_pullup
in_pld_pma_rxpma_rstb => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_rxpma_rstb
in_pld_pma_tx_bitslip => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_tx_bitslip
in_pld_pma_tx_bonding_rstb => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_tx_bonding_rstb
in_pld_pma_tx_qpi_pulldn => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_tx_qpi_pulldn
in_pld_pma_tx_qpi_pullup => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_tx_qpi_pullup
in_pld_pma_txdetectrx => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_txdetectrx
in_pld_pma_txpma_rstb => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_txpma_rstb
in_pld_pmaif_rx_pld_rst_n => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pmaif_rx_pld_rst_n
in_pld_pmaif_rxclkslip => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pmaif_rxclkslip
in_pld_pmaif_tx_pld_rst_n => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pmaif_tx_pld_rst_n
in_pld_polinv_rx => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_polinv_rx
in_pld_polinv_tx => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_polinv_tx
in_pld_rate[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_rate[0]
in_pld_rate[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_rate[1]
in_pld_reserved_in[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_reserved_in[0]
in_pld_reserved_in[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_reserved_in[1]
in_pld_reserved_in[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_reserved_in[2]
in_pld_reserved_in[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_reserved_in[3]
in_pld_reserved_in[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_reserved_in[4]
in_pld_reserved_in[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_reserved_in[5]
in_pld_reserved_in[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_reserved_in[6]
in_pld_reserved_in[7] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_reserved_in[7]
in_pld_reserved_in[8] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_reserved_in[8]
in_pld_reserved_in[9] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_reserved_in[9]
in_pld_rx_clk => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_rx_clk
in_pld_rx_prbs_err_clr => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_rx_prbs_err_clr
in_pld_syncsm_en => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_syncsm_en
in_pld_tx_clk => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_clk
in_pld_tx_control[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[0]
in_pld_tx_control[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[1]
in_pld_tx_control[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[2]
in_pld_tx_control[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[3]
in_pld_tx_control[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[4]
in_pld_tx_control[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[5]
in_pld_tx_control[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[6]
in_pld_tx_control[7] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[7]
in_pld_tx_control[8] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[8]
in_pld_tx_control[9] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[9]
in_pld_tx_control[10] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[10]
in_pld_tx_control[11] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[11]
in_pld_tx_control[12] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[12]
in_pld_tx_control[13] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[13]
in_pld_tx_control[14] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[14]
in_pld_tx_control[15] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[15]
in_pld_tx_control[16] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[16]
in_pld_tx_control[17] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[17]
in_pld_tx_data[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[0]
in_pld_tx_data[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[1]
in_pld_tx_data[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[2]
in_pld_tx_data[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[3]
in_pld_tx_data[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[4]
in_pld_tx_data[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[5]
in_pld_tx_data[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[6]
in_pld_tx_data[7] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[7]
in_pld_tx_data[8] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[8]
in_pld_tx_data[9] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[9]
in_pld_tx_data[10] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[10]
in_pld_tx_data[11] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[11]
in_pld_tx_data[12] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[12]
in_pld_tx_data[13] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[13]
in_pld_tx_data[14] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[14]
in_pld_tx_data[15] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[15]
in_pld_tx_data[16] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[16]
in_pld_tx_data[17] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[17]
in_pld_tx_data[18] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[18]
in_pld_tx_data[19] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[19]
in_pld_tx_data[20] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[20]
in_pld_tx_data[21] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[21]
in_pld_tx_data[22] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[22]
in_pld_tx_data[23] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[23]
in_pld_tx_data[24] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[24]
in_pld_tx_data[25] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[25]
in_pld_tx_data[26] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[26]
in_pld_tx_data[27] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[27]
in_pld_tx_data[28] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[28]
in_pld_tx_data[29] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[29]
in_pld_tx_data[30] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[30]
in_pld_tx_data[31] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[31]
in_pld_tx_data[32] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[32]
in_pld_tx_data[33] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[33]
in_pld_tx_data[34] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[34]
in_pld_tx_data[35] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[35]
in_pld_tx_data[36] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[36]
in_pld_tx_data[37] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[37]
in_pld_tx_data[38] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[38]
in_pld_tx_data[39] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[39]
in_pld_tx_data[40] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[40]
in_pld_tx_data[41] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[41]
in_pld_tx_data[42] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[42]
in_pld_tx_data[43] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[43]
in_pld_tx_data[44] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[44]
in_pld_tx_data[45] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[45]
in_pld_tx_data[46] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[46]
in_pld_tx_data[47] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[47]
in_pld_tx_data[48] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[48]
in_pld_tx_data[49] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[49]
in_pld_tx_data[50] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[50]
in_pld_tx_data[51] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[51]
in_pld_tx_data[52] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[52]
in_pld_tx_data[53] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[53]
in_pld_tx_data[54] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[54]
in_pld_tx_data[55] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[55]
in_pld_tx_data[56] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[56]
in_pld_tx_data[57] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[57]
in_pld_tx_data[58] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[58]
in_pld_tx_data[59] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[59]
in_pld_tx_data[60] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[60]
in_pld_tx_data[61] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[61]
in_pld_tx_data[62] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[62]
in_pld_tx_data[63] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[63]
in_pld_tx_data[64] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[64]
in_pld_tx_data[65] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[65]
in_pld_tx_data[66] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[66]
in_pld_tx_data[67] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[67]
in_pld_tx_data[68] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[68]
in_pld_tx_data[69] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[69]
in_pld_tx_data[70] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[70]
in_pld_tx_data[71] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[71]
in_pld_tx_data[72] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[72]
in_pld_tx_data[73] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[73]
in_pld_tx_data[74] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[74]
in_pld_tx_data[75] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[75]
in_pld_tx_data[76] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[76]
in_pld_tx_data[77] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[77]
in_pld_tx_data[78] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[78]
in_pld_tx_data[79] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[79]
in_pld_tx_data[80] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[80]
in_pld_tx_data[81] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[81]
in_pld_tx_data[82] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[82]
in_pld_tx_data[83] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[83]
in_pld_tx_data[84] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[84]
in_pld_tx_data[85] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[85]
in_pld_tx_data[86] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[86]
in_pld_tx_data[87] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[87]
in_pld_tx_data[88] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[88]
in_pld_tx_data[89] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[89]
in_pld_tx_data[90] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[90]
in_pld_tx_data[91] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[91]
in_pld_tx_data[92] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[92]
in_pld_tx_data[93] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[93]
in_pld_tx_data[94] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[94]
in_pld_tx_data[95] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[95]
in_pld_tx_data[96] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[96]
in_pld_tx_data[97] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[97]
in_pld_tx_data[98] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[98]
in_pld_tx_data[99] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[99]
in_pld_tx_data[100] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[100]
in_pld_tx_data[101] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[101]
in_pld_tx_data[102] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[102]
in_pld_tx_data[103] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[103]
in_pld_tx_data[104] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[104]
in_pld_tx_data[105] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[105]
in_pld_tx_data[106] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[106]
in_pld_tx_data[107] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[107]
in_pld_tx_data[108] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[108]
in_pld_tx_data[109] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[109]
in_pld_tx_data[110] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[110]
in_pld_tx_data[111] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[111]
in_pld_tx_data[112] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[112]
in_pld_tx_data[113] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[113]
in_pld_tx_data[114] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[114]
in_pld_tx_data[115] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[115]
in_pld_tx_data[116] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[116]
in_pld_tx_data[117] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[117]
in_pld_tx_data[118] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[118]
in_pld_tx_data[119] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[119]
in_pld_tx_data[120] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[120]
in_pld_tx_data[121] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[121]
in_pld_tx_data[122] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[122]
in_pld_tx_data[123] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[123]
in_pld_tx_data[124] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[124]
in_pld_tx_data[125] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[125]
in_pld_tx_data[126] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[126]
in_pld_tx_data[127] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[127]
in_pld_txelecidle => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_txelecidle
in_pld_uhsif_tx_clk => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_uhsif_tx_clk
in_pma_hclk => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pma_hclk
out_bond_pcs10g_out_bot[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs10g_out_bot[0]
out_bond_pcs10g_out_bot[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs10g_out_bot[1]
out_bond_pcs10g_out_bot[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs10g_out_bot[2]
out_bond_pcs10g_out_bot[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs10g_out_bot[3]
out_bond_pcs10g_out_bot[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs10g_out_bot[4]
out_bond_pcs10g_out_top[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs10g_out_top[0]
out_bond_pcs10g_out_top[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs10g_out_top[1]
out_bond_pcs10g_out_top[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs10g_out_top[2]
out_bond_pcs10g_out_top[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs10g_out_top[3]
out_bond_pcs10g_out_top[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs10g_out_top[4]
out_bond_pcs8g_out_bot[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[0]
out_bond_pcs8g_out_bot[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[1]
out_bond_pcs8g_out_bot[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[2]
out_bond_pcs8g_out_bot[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[3]
out_bond_pcs8g_out_bot[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[4]
out_bond_pcs8g_out_bot[5] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[5]
out_bond_pcs8g_out_bot[6] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[6]
out_bond_pcs8g_out_bot[7] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[7]
out_bond_pcs8g_out_bot[8] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[8]
out_bond_pcs8g_out_bot[9] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[9]
out_bond_pcs8g_out_bot[10] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[10]
out_bond_pcs8g_out_bot[11] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[11]
out_bond_pcs8g_out_bot[12] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[12]
out_bond_pcs8g_out_top[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[0]
out_bond_pcs8g_out_top[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[1]
out_bond_pcs8g_out_top[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[2]
out_bond_pcs8g_out_top[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[3]
out_bond_pcs8g_out_top[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[4]
out_bond_pcs8g_out_top[5] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[5]
out_bond_pcs8g_out_top[6] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[6]
out_bond_pcs8g_out_top[7] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[7]
out_bond_pcs8g_out_top[8] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[8]
out_bond_pcs8g_out_top[9] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[9]
out_bond_pcs8g_out_top[10] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[10]
out_bond_pcs8g_out_top[11] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[11]
out_bond_pcs8g_out_top[12] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[12]
out_bond_pmaif_out_bot[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[0]
out_bond_pmaif_out_bot[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[1]
out_bond_pmaif_out_bot[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[2]
out_bond_pmaif_out_bot[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[3]
out_bond_pmaif_out_bot[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[4]
out_bond_pmaif_out_bot[5] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[5]
out_bond_pmaif_out_bot[6] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[6]
out_bond_pmaif_out_bot[7] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[7]
out_bond_pmaif_out_bot[8] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[8]
out_bond_pmaif_out_bot[9] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[9]
out_bond_pmaif_out_bot[10] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[10]
out_bond_pmaif_out_bot[11] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[11]
out_bond_pmaif_out_top[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[0]
out_bond_pmaif_out_top[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[1]
out_bond_pmaif_out_top[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[2]
out_bond_pmaif_out_top[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[3]
out_bond_pmaif_out_top[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[4]
out_bond_pmaif_out_top[5] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[5]
out_bond_pmaif_out_top[6] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[6]
out_bond_pmaif_out_top[7] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[7]
out_bond_pmaif_out_top[8] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[8]
out_bond_pmaif_out_top[9] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[9]
out_bond_pmaif_out_top[10] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[10]
out_bond_pmaif_out_top[11] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[11]
out_hip_clk_out[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_clk_out[0]
out_hip_clk_out[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_clk_out[1]
out_hip_clk_out[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_clk_out[2]
out_hip_ctrl_out[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_ctrl_out[0]
out_hip_ctrl_out[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_ctrl_out[1]
out_hip_ctrl_out[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_ctrl_out[2]
out_hip_ctrl_out[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_ctrl_out[3]
out_hip_ctrl_out[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_ctrl_out[4]
out_hip_ctrl_out[5] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_ctrl_out[5]
out_hip_ctrl_out[6] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_ctrl_out[6]
out_hip_ctrl_out[7] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_ctrl_out[7]
out_hip_npor <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_npor
out_hip_rx_data[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[0]
out_hip_rx_data[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[1]
out_hip_rx_data[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[2]
out_hip_rx_data[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[3]
out_hip_rx_data[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[4]
out_hip_rx_data[5] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[5]
out_hip_rx_data[6] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[6]
out_hip_rx_data[7] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[7]
out_hip_rx_data[8] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[8]
out_hip_rx_data[9] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[9]
out_hip_rx_data[10] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[10]
out_hip_rx_data[11] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[11]
out_hip_rx_data[12] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[12]
out_hip_rx_data[13] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[13]
out_hip_rx_data[14] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[14]
out_hip_rx_data[15] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[15]
out_hip_rx_data[16] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[16]
out_hip_rx_data[17] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[17]
out_hip_rx_data[18] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[18]
out_hip_rx_data[19] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[19]
out_hip_rx_data[20] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[20]
out_hip_rx_data[21] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[21]
out_hip_rx_data[22] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[22]
out_hip_rx_data[23] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[23]
out_hip_rx_data[24] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[24]
out_hip_rx_data[25] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[25]
out_hip_rx_data[26] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[26]
out_hip_rx_data[27] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[27]
out_hip_rx_data[28] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[28]
out_hip_rx_data[29] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[29]
out_hip_rx_data[30] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[30]
out_hip_rx_data[31] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[31]
out_hip_rx_data[32] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[32]
out_hip_rx_data[33] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[33]
out_hip_rx_data[34] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[34]
out_hip_rx_data[35] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[35]
out_hip_rx_data[36] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[36]
out_hip_rx_data[37] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[37]
out_hip_rx_data[38] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[38]
out_hip_rx_data[39] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[39]
out_hip_rx_data[40] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[40]
out_hip_rx_data[41] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[41]
out_hip_rx_data[42] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[42]
out_hip_rx_data[43] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[43]
out_hip_rx_data[44] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[44]
out_hip_rx_data[45] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[45]
out_hip_rx_data[46] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[46]
out_hip_rx_data[47] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[47]
out_hip_rx_data[48] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[48]
out_hip_rx_data[49] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[49]
out_hip_rx_data[50] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[50]
out_pld_10g_krfec_rx_blk_lock <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_krfec_rx_blk_lock
out_pld_10g_krfec_rx_diag_data_status[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_krfec_rx_diag_data_status[0]
out_pld_10g_krfec_rx_diag_data_status[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_krfec_rx_diag_data_status[1]
out_pld_10g_krfec_rx_frame <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_krfec_rx_frame
out_pld_10g_krfec_tx_frame <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_krfec_tx_frame
out_pld_10g_rx_align_val <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_align_val
out_pld_10g_rx_crc32_err <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_crc32_err
out_pld_10g_rx_data_valid <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_data_valid
out_pld_10g_rx_empty <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_empty
out_pld_10g_rx_fifo_del <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_del
out_pld_10g_rx_fifo_insert <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_insert
out_pld_10g_rx_fifo_num[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num[0]
out_pld_10g_rx_fifo_num[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num[1]
out_pld_10g_rx_fifo_num[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num[2]
out_pld_10g_rx_fifo_num[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num[3]
out_pld_10g_rx_fifo_num[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num[4]
out_pld_10g_rx_frame_lock <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_frame_lock
out_pld_10g_rx_hi_ber <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_hi_ber
out_pld_10g_rx_oflw_err <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_oflw_err
out_pld_10g_rx_pempty <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_pempty
out_pld_10g_rx_pfull <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_pfull
out_pld_10g_tx_burst_en_exe <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_tx_burst_en_exe
out_pld_10g_tx_empty <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_tx_empty
out_pld_10g_tx_fifo_num[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_tx_fifo_num[0]
out_pld_10g_tx_fifo_num[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_tx_fifo_num[1]
out_pld_10g_tx_fifo_num[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_tx_fifo_num[2]
out_pld_10g_tx_fifo_num[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_tx_fifo_num[3]
out_pld_10g_tx_full <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_tx_full
out_pld_10g_tx_pempty <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_tx_pempty
out_pld_10g_tx_pfull <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_tx_pfull
out_pld_10g_tx_wordslip_exe <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_tx_wordslip_exe
out_pld_8g_a1a2_k1k2_flag[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_a1a2_k1k2_flag[0]
out_pld_8g_a1a2_k1k2_flag[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_a1a2_k1k2_flag[1]
out_pld_8g_a1a2_k1k2_flag[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_a1a2_k1k2_flag[2]
out_pld_8g_a1a2_k1k2_flag[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_a1a2_k1k2_flag[3]
out_pld_8g_empty_rmf <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_empty_rmf
out_pld_8g_empty_rx <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_empty_rx
out_pld_8g_empty_tx <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_empty_tx
out_pld_8g_full_rmf <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_full_rmf
out_pld_8g_full_rx <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_full_rx
out_pld_8g_full_tx <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_full_tx
out_pld_8g_rxelecidle <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_rxelecidle
out_pld_8g_signal_detect_out <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_signal_detect_out
out_pld_8g_wa_boundary[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_wa_boundary[0]
out_pld_8g_wa_boundary[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_wa_boundary[1]
out_pld_8g_wa_boundary[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_wa_boundary[2]
out_pld_8g_wa_boundary[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_wa_boundary[3]
out_pld_8g_wa_boundary[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_wa_boundary[4]
out_pld_krfec_tx_alignment <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_krfec_tx_alignment
out_pld_pcs_rx_clk_out <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pcs_rx_clk_out
out_pld_pcs_tx_clk_out <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pcs_tx_clk_out
out_pld_pma_adapt_done <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_adapt_done
out_pld_pma_clkdiv_rx_user <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_clkdiv_rx_user
out_pld_pma_clkdiv_tx_user <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_clkdiv_tx_user
out_pld_pma_clklow <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_clklow
out_pld_pma_fref <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_fref
out_pld_pma_hclk <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_hclk
out_pld_pma_pcie_sw_done[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_pcie_sw_done[0]
out_pld_pma_pcie_sw_done[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_pcie_sw_done[1]
out_pld_pma_pfdmode_lock <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_pfdmode_lock
out_pld_pma_rx_clk_out <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_rx_clk_out
out_pld_pma_rx_detect_valid <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_rx_detect_valid
out_pld_pma_rx_found <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_rx_found
out_pld_pma_rxpll_lock <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_rxpll_lock
out_pld_pma_signal_ok <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_signal_ok
out_pld_pma_testbus[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_testbus[0]
out_pld_pma_testbus[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_testbus[1]
out_pld_pma_testbus[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_testbus[2]
out_pld_pma_testbus[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_testbus[3]
out_pld_pma_testbus[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_testbus[4]
out_pld_pma_testbus[5] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_testbus[5]
out_pld_pma_testbus[6] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_testbus[6]
out_pld_pma_testbus[7] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_testbus[7]
out_pld_pma_tx_clk_out <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_tx_clk_out
out_pld_pmaif_mask_tx_pll <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pmaif_mask_tx_pll
out_pld_reserved_out[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_reserved_out[0]
out_pld_reserved_out[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_reserved_out[1]
out_pld_reserved_out[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_reserved_out[2]
out_pld_reserved_out[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_reserved_out[3]
out_pld_reserved_out[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_reserved_out[4]
out_pld_reserved_out[5] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_reserved_out[5]
out_pld_reserved_out[6] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_reserved_out[6]
out_pld_reserved_out[7] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_reserved_out[7]
out_pld_reserved_out[8] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_reserved_out[8]
out_pld_reserved_out[9] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_reserved_out[9]
out_pld_rx_control[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[0]
out_pld_rx_control[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[1]
out_pld_rx_control[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[2]
out_pld_rx_control[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[3]
out_pld_rx_control[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[4]
out_pld_rx_control[5] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[5]
out_pld_rx_control[6] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[6]
out_pld_rx_control[7] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[7]
out_pld_rx_control[8] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[8]
out_pld_rx_control[9] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[9]
out_pld_rx_control[10] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[10]
out_pld_rx_control[11] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[11]
out_pld_rx_control[12] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[12]
out_pld_rx_control[13] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[13]
out_pld_rx_control[14] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[14]
out_pld_rx_control[15] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[15]
out_pld_rx_control[16] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[16]
out_pld_rx_control[17] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[17]
out_pld_rx_control[18] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[18]
out_pld_rx_control[19] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[19]
out_pld_rx_data[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[0]
out_pld_rx_data[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[1]
out_pld_rx_data[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[2]
out_pld_rx_data[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[3]
out_pld_rx_data[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[4]
out_pld_rx_data[5] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[5]
out_pld_rx_data[6] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[6]
out_pld_rx_data[7] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[7]
out_pld_rx_data[8] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[8]
out_pld_rx_data[9] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[9]
out_pld_rx_data[10] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[10]
out_pld_rx_data[11] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[11]
out_pld_rx_data[12] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[12]
out_pld_rx_data[13] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[13]
out_pld_rx_data[14] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[14]
out_pld_rx_data[15] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[15]
out_pld_rx_data[16] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[16]
out_pld_rx_data[17] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[17]
out_pld_rx_data[18] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[18]
out_pld_rx_data[19] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[19]
out_pld_rx_data[20] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[20]
out_pld_rx_data[21] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[21]
out_pld_rx_data[22] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[22]
out_pld_rx_data[23] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[23]
out_pld_rx_data[24] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[24]
out_pld_rx_data[25] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[25]
out_pld_rx_data[26] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[26]
out_pld_rx_data[27] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[27]
out_pld_rx_data[28] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[28]
out_pld_rx_data[29] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[29]
out_pld_rx_data[30] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[30]
out_pld_rx_data[31] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[31]
out_pld_rx_data[32] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[32]
out_pld_rx_data[33] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[33]
out_pld_rx_data[34] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[34]
out_pld_rx_data[35] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[35]
out_pld_rx_data[36] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[36]
out_pld_rx_data[37] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[37]
out_pld_rx_data[38] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[38]
out_pld_rx_data[39] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[39]
out_pld_rx_data[40] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[40]
out_pld_rx_data[41] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[41]
out_pld_rx_data[42] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[42]
out_pld_rx_data[43] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[43]
out_pld_rx_data[44] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[44]
out_pld_rx_data[45] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[45]
out_pld_rx_data[46] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[46]
out_pld_rx_data[47] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[47]
out_pld_rx_data[48] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[48]
out_pld_rx_data[49] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[49]
out_pld_rx_data[50] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[50]
out_pld_rx_data[51] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[51]
out_pld_rx_data[52] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[52]
out_pld_rx_data[53] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[53]
out_pld_rx_data[54] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[54]
out_pld_rx_data[55] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[55]
out_pld_rx_data[56] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[56]
out_pld_rx_data[57] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[57]
out_pld_rx_data[58] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[58]
out_pld_rx_data[59] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[59]
out_pld_rx_data[60] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[60]
out_pld_rx_data[61] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[61]
out_pld_rx_data[62] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[62]
out_pld_rx_data[63] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[63]
out_pld_rx_data[64] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[64]
out_pld_rx_data[65] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[65]
out_pld_rx_data[66] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[66]
out_pld_rx_data[67] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[67]
out_pld_rx_data[68] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[68]
out_pld_rx_data[69] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[69]
out_pld_rx_data[70] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[70]
out_pld_rx_data[71] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[71]
out_pld_rx_data[72] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[72]
out_pld_rx_data[73] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[73]
out_pld_rx_data[74] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[74]
out_pld_rx_data[75] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[75]
out_pld_rx_data[76] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[76]
out_pld_rx_data[77] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[77]
out_pld_rx_data[78] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[78]
out_pld_rx_data[79] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[79]
out_pld_rx_data[80] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[80]
out_pld_rx_data[81] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[81]
out_pld_rx_data[82] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[82]
out_pld_rx_data[83] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[83]
out_pld_rx_data[84] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[84]
out_pld_rx_data[85] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[85]
out_pld_rx_data[86] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[86]
out_pld_rx_data[87] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[87]
out_pld_rx_data[88] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[88]
out_pld_rx_data[89] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[89]
out_pld_rx_data[90] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[90]
out_pld_rx_data[91] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[91]
out_pld_rx_data[92] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[92]
out_pld_rx_data[93] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[93]
out_pld_rx_data[94] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[94]
out_pld_rx_data[95] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[95]
out_pld_rx_data[96] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[96]
out_pld_rx_data[97] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[97]
out_pld_rx_data[98] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[98]
out_pld_rx_data[99] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[99]
out_pld_rx_data[100] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[100]
out_pld_rx_data[101] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[101]
out_pld_rx_data[102] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[102]
out_pld_rx_data[103] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[103]
out_pld_rx_data[104] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[104]
out_pld_rx_data[105] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[105]
out_pld_rx_data[106] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[106]
out_pld_rx_data[107] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[107]
out_pld_rx_data[108] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[108]
out_pld_rx_data[109] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[109]
out_pld_rx_data[110] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[110]
out_pld_rx_data[111] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[111]
out_pld_rx_data[112] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[112]
out_pld_rx_data[113] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[113]
out_pld_rx_data[114] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[114]
out_pld_rx_data[115] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[115]
out_pld_rx_data[116] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[116]
out_pld_rx_data[117] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[117]
out_pld_rx_data[118] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[118]
out_pld_rx_data[119] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[119]
out_pld_rx_data[120] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[120]
out_pld_rx_data[121] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[121]
out_pld_rx_data[122] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[122]
out_pld_rx_data[123] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[123]
out_pld_rx_data[124] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[124]
out_pld_rx_data[125] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[125]
out_pld_rx_data[126] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[126]
out_pld_rx_data[127] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[127]
out_pld_rx_prbs_done <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_prbs_done
out_pld_rx_prbs_err <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_prbs_err
out_pld_test_data[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[0]
out_pld_test_data[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[1]
out_pld_test_data[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[2]
out_pld_test_data[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[3]
out_pld_test_data[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[4]
out_pld_test_data[5] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[5]
out_pld_test_data[6] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[6]
out_pld_test_data[7] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[7]
out_pld_test_data[8] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[8]
out_pld_test_data[9] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[9]
out_pld_test_data[10] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[10]
out_pld_test_data[11] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[11]
out_pld_test_data[12] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[12]
out_pld_test_data[13] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[13]
out_pld_test_data[14] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[14]
out_pld_test_data[15] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[15]
out_pld_test_data[16] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[16]
out_pld_test_data[17] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[17]
out_pld_test_data[18] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[18]
out_pld_test_data[19] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[19]
out_pld_uhsif_lock <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_uhsif_lock
out_pld_uhsif_tx_clk_out <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_uhsif_tx_clk_out
avmm_clk[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_clk[0]
avmm_reset[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_reset[0]
avmm_writedata[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_writedata[0]
avmm_writedata[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_writedata[1]
avmm_writedata[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_writedata[2]
avmm_writedata[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_writedata[3]
avmm_writedata[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_writedata[4]
avmm_writedata[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_writedata[5]
avmm_writedata[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_writedata[6]
avmm_writedata[7] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_writedata[7]
avmm_address[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_address[0]
avmm_address[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_address[1]
avmm_address[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_address[2]
avmm_address[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_address[3]
avmm_address[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_address[4]
avmm_address[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_address[5]
avmm_address[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_address[6]
avmm_address[7] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_address[7]
avmm_address[8] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_address[8]
avmm_write[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_write[0]
avmm_read[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_read[0]
avmm_readdata[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_readdata[0]
avmm_readdata[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_readdata[1]
avmm_readdata[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_readdata[2]
avmm_readdata[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_readdata[3]
avmm_readdata[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_readdata[4]
avmm_readdata[5] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_readdata[5]
avmm_readdata[6] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_readdata[6]
avmm_readdata[7] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_readdata[7]
avmm_waitrequest[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_waitrequest[0]
avmm_busy[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_busy[0]
hip_cal_done[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.hip_cal_done[0]
pld_cal_done[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.pld_cal_done[0]


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst
in_adapt_start => in_adapt_start.IN1
in_clk_cdr_b => in_clk_cdr_b.IN1
in_clk_cdr_t => in_clk_cdr_t.IN1
in_clk_fpll_b => in_clk_fpll_b.IN1
in_clk_fpll_t => in_clk_fpll_t.IN1
in_clk_lc_b => in_clk_lc_b.IN1
in_clk_lc_hs => in_clk_lc_hs.IN1
in_clk_lc_t => in_clk_lc_t.IN1
in_clkb_cdr_b => in_clkb_cdr_b.IN1
in_clkb_cdr_t => in_clkb_cdr_t.IN1
in_clkb_fpll_b => in_clkb_fpll_b.IN1
in_clkb_fpll_t => in_clkb_fpll_t.IN1
in_clkb_lc_b => in_clkb_lc_b.IN1
in_clkb_lc_hs => in_clkb_lc_hs.IN1
in_clkb_lc_t => in_clkb_lc_t.IN1
in_cpulse_x6_dn_bus[0] => in_cpulse_x6_dn_bus[0].IN1
in_cpulse_x6_dn_bus[1] => in_cpulse_x6_dn_bus[1].IN1
in_cpulse_x6_dn_bus[2] => in_cpulse_x6_dn_bus[2].IN1
in_cpulse_x6_dn_bus[3] => in_cpulse_x6_dn_bus[3].IN1
in_cpulse_x6_dn_bus[4] => in_cpulse_x6_dn_bus[4].IN1
in_cpulse_x6_dn_bus[5] => in_cpulse_x6_dn_bus[5].IN1
in_cpulse_x6_up_bus[0] => in_cpulse_x6_up_bus[0].IN1
in_cpulse_x6_up_bus[1] => in_cpulse_x6_up_bus[1].IN1
in_cpulse_x6_up_bus[2] => in_cpulse_x6_up_bus[2].IN1
in_cpulse_x6_up_bus[3] => in_cpulse_x6_up_bus[3].IN1
in_cpulse_x6_up_bus[4] => in_cpulse_x6_up_bus[4].IN1
in_cpulse_x6_up_bus[5] => in_cpulse_x6_up_bus[5].IN1
in_cpulse_xn_dn_bus[0] => in_cpulse_xn_dn_bus[0].IN1
in_cpulse_xn_dn_bus[1] => in_cpulse_xn_dn_bus[1].IN1
in_cpulse_xn_dn_bus[2] => in_cpulse_xn_dn_bus[2].IN1
in_cpulse_xn_dn_bus[3] => in_cpulse_xn_dn_bus[3].IN1
in_cpulse_xn_dn_bus[4] => in_cpulse_xn_dn_bus[4].IN1
in_cpulse_xn_dn_bus[5] => in_cpulse_xn_dn_bus[5].IN1
in_cpulse_xn_up_bus[0] => in_cpulse_xn_up_bus[0].IN1
in_cpulse_xn_up_bus[1] => in_cpulse_xn_up_bus[1].IN1
in_cpulse_xn_up_bus[2] => in_cpulse_xn_up_bus[2].IN1
in_cpulse_xn_up_bus[3] => in_cpulse_xn_up_bus[3].IN1
in_cpulse_xn_up_bus[4] => in_cpulse_xn_up_bus[4].IN1
in_cpulse_xn_up_bus[5] => in_cpulse_xn_up_bus[5].IN1
in_i_rxpreset[0] => in_i_rxpreset[0].IN1
in_i_rxpreset[1] => in_i_rxpreset[1].IN1
in_i_rxpreset[2] => in_i_rxpreset[2].IN1
in_pcie_sw_done_master_in[0] => in_pcie_sw_done_master_in[0].IN1
in_pcie_sw_done_master_in[1] => in_pcie_sw_done_master_in[1].IN1
in_ref_iqclk[0] => in_ref_iqclk[0].IN1
in_ref_iqclk[1] => in_ref_iqclk[1].IN1
in_ref_iqclk[2] => in_ref_iqclk[2].IN1
in_ref_iqclk[3] => in_ref_iqclk[3].IN1
in_ref_iqclk[4] => in_ref_iqclk[4].IN1
in_ref_iqclk[5] => in_ref_iqclk[5].IN1
in_ref_iqclk[6] => in_ref_iqclk[6].IN1
in_ref_iqclk[7] => in_ref_iqclk[7].IN1
in_ref_iqclk[8] => in_ref_iqclk[8].IN1
in_ref_iqclk[9] => in_ref_iqclk[9].IN1
in_ref_iqclk[10] => in_ref_iqclk[10].IN1
in_ref_iqclk[11] => in_ref_iqclk[11].IN1
in_rx_n => in_rx_n.IN1
in_rx_p => in_rx_p.IN1
out_clk_divrx_iqtxrx <= twentynm_pma_rev_20nm4:inst_twentynm_pma.out_clk_divrx_iqtxrx
out_clk_divtx_iqtxrx <= twentynm_pma_rev_20nm4:inst_twentynm_pma.out_clk_divtx_iqtxrx
out_pcie_sw_master[0] <= twentynm_pma_rev_20nm4:inst_twentynm_pma.out_pcie_sw_master
out_pcie_sw_master[1] <= twentynm_pma_rev_20nm4:inst_twentynm_pma.out_pcie_sw_master
out_tx_n <= twentynm_pma_rev_20nm4:inst_twentynm_pma.out_tx_n
out_tx_p <= twentynm_pma_rev_20nm4:inst_twentynm_pma.out_tx_p
in_bond_pcs10g_in_bot[0] => in_bond_pcs10g_in_bot[0].IN1
in_bond_pcs10g_in_bot[1] => in_bond_pcs10g_in_bot[1].IN1
in_bond_pcs10g_in_bot[2] => in_bond_pcs10g_in_bot[2].IN1
in_bond_pcs10g_in_bot[3] => in_bond_pcs10g_in_bot[3].IN1
in_bond_pcs10g_in_bot[4] => in_bond_pcs10g_in_bot[4].IN1
in_bond_pcs10g_in_top[0] => in_bond_pcs10g_in_top[0].IN1
in_bond_pcs10g_in_top[1] => in_bond_pcs10g_in_top[1].IN1
in_bond_pcs10g_in_top[2] => in_bond_pcs10g_in_top[2].IN1
in_bond_pcs10g_in_top[3] => in_bond_pcs10g_in_top[3].IN1
in_bond_pcs10g_in_top[4] => in_bond_pcs10g_in_top[4].IN1
in_bond_pcs8g_in_bot[0] => in_bond_pcs8g_in_bot[0].IN1
in_bond_pcs8g_in_bot[1] => in_bond_pcs8g_in_bot[1].IN1
in_bond_pcs8g_in_bot[2] => in_bond_pcs8g_in_bot[2].IN1
in_bond_pcs8g_in_bot[3] => in_bond_pcs8g_in_bot[3].IN1
in_bond_pcs8g_in_bot[4] => in_bond_pcs8g_in_bot[4].IN1
in_bond_pcs8g_in_bot[5] => in_bond_pcs8g_in_bot[5].IN1
in_bond_pcs8g_in_bot[6] => in_bond_pcs8g_in_bot[6].IN1
in_bond_pcs8g_in_bot[7] => in_bond_pcs8g_in_bot[7].IN1
in_bond_pcs8g_in_bot[8] => in_bond_pcs8g_in_bot[8].IN1
in_bond_pcs8g_in_bot[9] => in_bond_pcs8g_in_bot[9].IN1
in_bond_pcs8g_in_bot[10] => in_bond_pcs8g_in_bot[10].IN1
in_bond_pcs8g_in_bot[11] => in_bond_pcs8g_in_bot[11].IN1
in_bond_pcs8g_in_bot[12] => in_bond_pcs8g_in_bot[12].IN1
in_bond_pcs8g_in_top[0] => in_bond_pcs8g_in_top[0].IN1
in_bond_pcs8g_in_top[1] => in_bond_pcs8g_in_top[1].IN1
in_bond_pcs8g_in_top[2] => in_bond_pcs8g_in_top[2].IN1
in_bond_pcs8g_in_top[3] => in_bond_pcs8g_in_top[3].IN1
in_bond_pcs8g_in_top[4] => in_bond_pcs8g_in_top[4].IN1
in_bond_pcs8g_in_top[5] => in_bond_pcs8g_in_top[5].IN1
in_bond_pcs8g_in_top[6] => in_bond_pcs8g_in_top[6].IN1
in_bond_pcs8g_in_top[7] => in_bond_pcs8g_in_top[7].IN1
in_bond_pcs8g_in_top[8] => in_bond_pcs8g_in_top[8].IN1
in_bond_pcs8g_in_top[9] => in_bond_pcs8g_in_top[9].IN1
in_bond_pcs8g_in_top[10] => in_bond_pcs8g_in_top[10].IN1
in_bond_pcs8g_in_top[11] => in_bond_pcs8g_in_top[11].IN1
in_bond_pcs8g_in_top[12] => in_bond_pcs8g_in_top[12].IN1
in_bond_pmaif_in_bot[0] => in_bond_pmaif_in_bot[0].IN1
in_bond_pmaif_in_bot[1] => in_bond_pmaif_in_bot[1].IN1
in_bond_pmaif_in_bot[2] => in_bond_pmaif_in_bot[2].IN1
in_bond_pmaif_in_bot[3] => in_bond_pmaif_in_bot[3].IN1
in_bond_pmaif_in_bot[4] => in_bond_pmaif_in_bot[4].IN1
in_bond_pmaif_in_bot[5] => in_bond_pmaif_in_bot[5].IN1
in_bond_pmaif_in_bot[6] => in_bond_pmaif_in_bot[6].IN1
in_bond_pmaif_in_bot[7] => in_bond_pmaif_in_bot[7].IN1
in_bond_pmaif_in_bot[8] => in_bond_pmaif_in_bot[8].IN1
in_bond_pmaif_in_bot[9] => in_bond_pmaif_in_bot[9].IN1
in_bond_pmaif_in_bot[10] => in_bond_pmaif_in_bot[10].IN1
in_bond_pmaif_in_bot[11] => in_bond_pmaif_in_bot[11].IN1
in_bond_pmaif_in_top[0] => in_bond_pmaif_in_top[0].IN1
in_bond_pmaif_in_top[1] => in_bond_pmaif_in_top[1].IN1
in_bond_pmaif_in_top[2] => in_bond_pmaif_in_top[2].IN1
in_bond_pmaif_in_top[3] => in_bond_pmaif_in_top[3].IN1
in_bond_pmaif_in_top[4] => in_bond_pmaif_in_top[4].IN1
in_bond_pmaif_in_top[5] => in_bond_pmaif_in_top[5].IN1
in_bond_pmaif_in_top[6] => in_bond_pmaif_in_top[6].IN1
in_bond_pmaif_in_top[7] => in_bond_pmaif_in_top[7].IN1
in_bond_pmaif_in_top[8] => in_bond_pmaif_in_top[8].IN1
in_bond_pmaif_in_top[9] => in_bond_pmaif_in_top[9].IN1
in_bond_pmaif_in_top[10] => in_bond_pmaif_in_top[10].IN1
in_bond_pmaif_in_top[11] => in_bond_pmaif_in_top[11].IN1
in_hip_tx_data[0] => in_hip_tx_data[0].IN1
in_hip_tx_data[1] => in_hip_tx_data[1].IN1
in_hip_tx_data[2] => in_hip_tx_data[2].IN1
in_hip_tx_data[3] => in_hip_tx_data[3].IN1
in_hip_tx_data[4] => in_hip_tx_data[4].IN1
in_hip_tx_data[5] => in_hip_tx_data[5].IN1
in_hip_tx_data[6] => in_hip_tx_data[6].IN1
in_hip_tx_data[7] => in_hip_tx_data[7].IN1
in_hip_tx_data[8] => in_hip_tx_data[8].IN1
in_hip_tx_data[9] => in_hip_tx_data[9].IN1
in_hip_tx_data[10] => in_hip_tx_data[10].IN1
in_hip_tx_data[11] => in_hip_tx_data[11].IN1
in_hip_tx_data[12] => in_hip_tx_data[12].IN1
in_hip_tx_data[13] => in_hip_tx_data[13].IN1
in_hip_tx_data[14] => in_hip_tx_data[14].IN1
in_hip_tx_data[15] => in_hip_tx_data[15].IN1
in_hip_tx_data[16] => in_hip_tx_data[16].IN1
in_hip_tx_data[17] => in_hip_tx_data[17].IN1
in_hip_tx_data[18] => in_hip_tx_data[18].IN1
in_hip_tx_data[19] => in_hip_tx_data[19].IN1
in_hip_tx_data[20] => in_hip_tx_data[20].IN1
in_hip_tx_data[21] => in_hip_tx_data[21].IN1
in_hip_tx_data[22] => in_hip_tx_data[22].IN1
in_hip_tx_data[23] => in_hip_tx_data[23].IN1
in_hip_tx_data[24] => in_hip_tx_data[24].IN1
in_hip_tx_data[25] => in_hip_tx_data[25].IN1
in_hip_tx_data[26] => in_hip_tx_data[26].IN1
in_hip_tx_data[27] => in_hip_tx_data[27].IN1
in_hip_tx_data[28] => in_hip_tx_data[28].IN1
in_hip_tx_data[29] => in_hip_tx_data[29].IN1
in_hip_tx_data[30] => in_hip_tx_data[30].IN1
in_hip_tx_data[31] => in_hip_tx_data[31].IN1
in_hip_tx_data[32] => in_hip_tx_data[32].IN1
in_hip_tx_data[33] => in_hip_tx_data[33].IN1
in_hip_tx_data[34] => in_hip_tx_data[34].IN1
in_hip_tx_data[35] => in_hip_tx_data[35].IN1
in_hip_tx_data[36] => in_hip_tx_data[36].IN1
in_hip_tx_data[37] => in_hip_tx_data[37].IN1
in_hip_tx_data[38] => in_hip_tx_data[38].IN1
in_hip_tx_data[39] => in_hip_tx_data[39].IN1
in_hip_tx_data[40] => in_hip_tx_data[40].IN1
in_hip_tx_data[41] => in_hip_tx_data[41].IN1
in_hip_tx_data[42] => in_hip_tx_data[42].IN1
in_hip_tx_data[43] => in_hip_tx_data[43].IN1
in_hip_tx_data[44] => in_hip_tx_data[44].IN1
in_hip_tx_data[45] => in_hip_tx_data[45].IN1
in_hip_tx_data[46] => in_hip_tx_data[46].IN1
in_hip_tx_data[47] => in_hip_tx_data[47].IN1
in_hip_tx_data[48] => in_hip_tx_data[48].IN1
in_hip_tx_data[49] => in_hip_tx_data[49].IN1
in_hip_tx_data[50] => in_hip_tx_data[50].IN1
in_hip_tx_data[51] => in_hip_tx_data[51].IN1
in_hip_tx_data[52] => in_hip_tx_data[52].IN1
in_hip_tx_data[53] => in_hip_tx_data[53].IN1
in_hip_tx_data[54] => in_hip_tx_data[54].IN1
in_hip_tx_data[55] => in_hip_tx_data[55].IN1
in_hip_tx_data[56] => in_hip_tx_data[56].IN1
in_hip_tx_data[57] => in_hip_tx_data[57].IN1
in_hip_tx_data[58] => in_hip_tx_data[58].IN1
in_hip_tx_data[59] => in_hip_tx_data[59].IN1
in_hip_tx_data[60] => in_hip_tx_data[60].IN1
in_hip_tx_data[61] => in_hip_tx_data[61].IN1
in_hip_tx_data[62] => in_hip_tx_data[62].IN1
in_hip_tx_data[63] => in_hip_tx_data[63].IN1
in_pld_10g_krfec_rx_clr_errblk_cnt => in_pld_10g_krfec_rx_clr_errblk_cnt.IN1
in_pld_10g_krfec_rx_pld_rst_n => in_pld_10g_krfec_rx_pld_rst_n.IN1
in_pld_10g_krfec_tx_pld_rst_n => in_pld_10g_krfec_tx_pld_rst_n.IN1
in_pld_10g_rx_align_clr => in_pld_10g_rx_align_clr.IN1
in_pld_10g_rx_clr_ber_count => in_pld_10g_rx_clr_ber_count.IN1
in_pld_10g_rx_rd_en => in_pld_10g_rx_rd_en.IN1
in_pld_10g_tx_bitslip[0] => in_pld_10g_tx_bitslip[0].IN1
in_pld_10g_tx_bitslip[1] => in_pld_10g_tx_bitslip[1].IN1
in_pld_10g_tx_bitslip[2] => in_pld_10g_tx_bitslip[2].IN1
in_pld_10g_tx_bitslip[3] => in_pld_10g_tx_bitslip[3].IN1
in_pld_10g_tx_bitslip[4] => in_pld_10g_tx_bitslip[4].IN1
in_pld_10g_tx_bitslip[5] => in_pld_10g_tx_bitslip[5].IN1
in_pld_10g_tx_bitslip[6] => in_pld_10g_tx_bitslip[6].IN1
in_pld_10g_tx_burst_en => in_pld_10g_tx_burst_en.IN1
in_pld_10g_tx_data_valid => in_pld_10g_tx_data_valid.IN1
in_pld_10g_tx_diag_status[0] => in_pld_10g_tx_diag_status[0].IN1
in_pld_10g_tx_diag_status[1] => in_pld_10g_tx_diag_status[1].IN1
in_pld_10g_tx_wordslip => in_pld_10g_tx_wordslip.IN1
in_pld_8g_a1a2_size => in_pld_8g_a1a2_size.IN1
in_pld_8g_bitloc_rev_en => in_pld_8g_bitloc_rev_en.IN1
in_pld_8g_byte_rev_en => in_pld_8g_byte_rev_en.IN1
in_pld_8g_eidleinfersel[0] => in_pld_8g_eidleinfersel[0].IN1
in_pld_8g_eidleinfersel[1] => in_pld_8g_eidleinfersel[1].IN1
in_pld_8g_eidleinfersel[2] => in_pld_8g_eidleinfersel[2].IN1
in_pld_8g_encdt => in_pld_8g_encdt.IN1
in_pld_8g_g3_rx_pld_rst_n => in_pld_8g_g3_rx_pld_rst_n.IN1
in_pld_8g_g3_tx_pld_rst_n => in_pld_8g_g3_tx_pld_rst_n.IN1
in_pld_8g_rddisable_tx => in_pld_8g_rddisable_tx.IN1
in_pld_8g_rdenable_rx => in_pld_8g_rdenable_rx.IN1
in_pld_8g_refclk_dig2 => in_pld_8g_refclk_dig2.IN1
in_pld_8g_rxpolarity => in_pld_8g_rxpolarity.IN1
in_pld_8g_tx_boundary_sel[0] => in_pld_8g_tx_boundary_sel[0].IN1
in_pld_8g_tx_boundary_sel[1] => in_pld_8g_tx_boundary_sel[1].IN1
in_pld_8g_tx_boundary_sel[2] => in_pld_8g_tx_boundary_sel[2].IN1
in_pld_8g_tx_boundary_sel[3] => in_pld_8g_tx_boundary_sel[3].IN1
in_pld_8g_tx_boundary_sel[4] => in_pld_8g_tx_boundary_sel[4].IN1
in_pld_8g_wrdisable_rx => in_pld_8g_wrdisable_rx.IN1
in_pld_8g_wrenable_tx => in_pld_8g_wrenable_tx.IN1
in_pld_atpg_los_en_n => in_pld_atpg_los_en_n.IN1
in_pld_bitslip => in_pld_bitslip.IN1
in_pld_g3_current_coeff[0] => in_pld_g3_current_coeff[0].IN1
in_pld_g3_current_coeff[1] => in_pld_g3_current_coeff[1].IN1
in_pld_g3_current_coeff[2] => in_pld_g3_current_coeff[2].IN1
in_pld_g3_current_coeff[3] => in_pld_g3_current_coeff[3].IN1
in_pld_g3_current_coeff[4] => in_pld_g3_current_coeff[4].IN1
in_pld_g3_current_coeff[5] => in_pld_g3_current_coeff[5].IN1
in_pld_g3_current_coeff[6] => in_pld_g3_current_coeff[6].IN1
in_pld_g3_current_coeff[7] => in_pld_g3_current_coeff[7].IN1
in_pld_g3_current_coeff[8] => in_pld_g3_current_coeff[8].IN1
in_pld_g3_current_coeff[9] => in_pld_g3_current_coeff[9].IN1
in_pld_g3_current_coeff[10] => in_pld_g3_current_coeff[10].IN1
in_pld_g3_current_coeff[11] => in_pld_g3_current_coeff[11].IN1
in_pld_g3_current_coeff[12] => in_pld_g3_current_coeff[12].IN1
in_pld_g3_current_coeff[13] => in_pld_g3_current_coeff[13].IN1
in_pld_g3_current_coeff[14] => in_pld_g3_current_coeff[14].IN1
in_pld_g3_current_coeff[15] => in_pld_g3_current_coeff[15].IN1
in_pld_g3_current_coeff[16] => in_pld_g3_current_coeff[16].IN1
in_pld_g3_current_coeff[17] => in_pld_g3_current_coeff[17].IN1
in_pld_g3_current_rxpreset[0] => in_pld_g3_current_rxpreset[0].IN1
in_pld_g3_current_rxpreset[1] => in_pld_g3_current_rxpreset[1].IN1
in_pld_g3_current_rxpreset[2] => in_pld_g3_current_rxpreset[2].IN1
in_pld_ltr => in_pld_ltr.IN1
in_pld_mem_krfec_atpg_rst_n => in_pld_mem_krfec_atpg_rst_n.IN1
in_pld_partial_reconfig => in_pld_partial_reconfig.IN1
in_pld_pcs_refclk_dig => in_pld_pcs_refclk_dig.IN1
in_pld_pma_adapt_start => in_pld_pma_adapt_start.IN1
in_pld_pma_early_eios => in_pld_pma_early_eios.IN1
in_pld_pma_eye_monitor[0] => in_pld_pma_eye_monitor[0].IN1
in_pld_pma_eye_monitor[1] => in_pld_pma_eye_monitor[1].IN1
in_pld_pma_eye_monitor[2] => in_pld_pma_eye_monitor[2].IN1
in_pld_pma_eye_monitor[3] => in_pld_pma_eye_monitor[3].IN1
in_pld_pma_eye_monitor[4] => in_pld_pma_eye_monitor[4].IN1
in_pld_pma_eye_monitor[5] => in_pld_pma_eye_monitor[5].IN1
in_pld_pma_ltd_b => in_pld_pma_ltd_b.IN1
in_pld_pma_pcie_switch[0] => in_pld_pma_pcie_switch[0].IN1
in_pld_pma_pcie_switch[1] => in_pld_pma_pcie_switch[1].IN1
in_pld_pma_ppm_lock => in_pld_pma_ppm_lock.IN1
in_pld_pma_reserved_out[0] => in_pld_pma_reserved_out[0].IN1
in_pld_pma_reserved_out[1] => in_pld_pma_reserved_out[1].IN1
in_pld_pma_reserved_out[2] => in_pld_pma_reserved_out[2].IN1
in_pld_pma_reserved_out[3] => in_pld_pma_reserved_out[3].IN1
in_pld_pma_reserved_out[4] => in_pld_pma_reserved_out[4].IN1
in_pld_pma_rs_lpbk_b => in_pld_pma_rs_lpbk_b.IN1
in_pld_pma_rx_qpi_pullup => in_pld_pma_rx_qpi_pullup.IN1
in_pld_pma_rxpma_rstb => in_pld_pma_rxpma_rstb.IN1
in_pld_pma_tx_bitslip => in_pld_pma_tx_bitslip.IN1
in_pld_pma_tx_bonding_rstb => in_pld_pma_tx_bonding_rstb.IN1
in_pld_pma_tx_qpi_pulldn => in_pld_pma_tx_qpi_pulldn.IN1
in_pld_pma_tx_qpi_pullup => in_pld_pma_tx_qpi_pullup.IN1
in_pld_pma_txdetectrx => in_pld_pma_txdetectrx.IN1
in_pld_pma_txpma_rstb => in_pld_pma_txpma_rstb.IN1
in_pld_pmaif_rx_pld_rst_n => in_pld_pmaif_rx_pld_rst_n.IN1
in_pld_pmaif_rxclkslip => in_pld_pmaif_rxclkslip.IN1
in_pld_pmaif_tx_pld_rst_n => in_pld_pmaif_tx_pld_rst_n.IN1
in_pld_polinv_rx => in_pld_polinv_rx.IN1
in_pld_polinv_tx => in_pld_polinv_tx.IN1
in_pld_rate[0] => in_pld_rate[0].IN1
in_pld_rate[1] => in_pld_rate[1].IN1
in_pld_reserved_in[0] => in_pld_reserved_in[0].IN1
in_pld_reserved_in[1] => in_pld_reserved_in[1].IN1
in_pld_reserved_in[2] => in_pld_reserved_in[2].IN1
in_pld_reserved_in[3] => in_pld_reserved_in[3].IN1
in_pld_reserved_in[4] => in_pld_reserved_in[4].IN1
in_pld_reserved_in[5] => in_pld_reserved_in[5].IN1
in_pld_reserved_in[6] => in_pld_reserved_in[6].IN1
in_pld_reserved_in[7] => in_pld_reserved_in[7].IN1
in_pld_reserved_in[8] => in_pld_reserved_in[8].IN1
in_pld_reserved_in[9] => in_pld_reserved_in[9].IN1
in_pld_rx_clk => in_pld_rx_clk.IN1
in_pld_rx_prbs_err_clr => in_pld_rx_prbs_err_clr.IN1
in_pld_syncsm_en => in_pld_syncsm_en.IN1
in_pld_tx_clk => in_pld_tx_clk.IN1
in_pld_tx_control[0] => in_pld_tx_control[0].IN1
in_pld_tx_control[1] => in_pld_tx_control[1].IN1
in_pld_tx_control[2] => in_pld_tx_control[2].IN1
in_pld_tx_control[3] => in_pld_tx_control[3].IN1
in_pld_tx_control[4] => in_pld_tx_control[4].IN1
in_pld_tx_control[5] => in_pld_tx_control[5].IN1
in_pld_tx_control[6] => in_pld_tx_control[6].IN1
in_pld_tx_control[7] => in_pld_tx_control[7].IN1
in_pld_tx_control[8] => in_pld_tx_control[8].IN1
in_pld_tx_control[9] => in_pld_tx_control[9].IN1
in_pld_tx_control[10] => in_pld_tx_control[10].IN1
in_pld_tx_control[11] => in_pld_tx_control[11].IN1
in_pld_tx_control[12] => in_pld_tx_control[12].IN1
in_pld_tx_control[13] => in_pld_tx_control[13].IN1
in_pld_tx_control[14] => in_pld_tx_control[14].IN1
in_pld_tx_control[15] => in_pld_tx_control[15].IN1
in_pld_tx_control[16] => in_pld_tx_control[16].IN1
in_pld_tx_control[17] => in_pld_tx_control[17].IN1
in_pld_tx_data[0] => in_pld_tx_data[0].IN1
in_pld_tx_data[1] => in_pld_tx_data[1].IN1
in_pld_tx_data[2] => in_pld_tx_data[2].IN1
in_pld_tx_data[3] => in_pld_tx_data[3].IN1
in_pld_tx_data[4] => in_pld_tx_data[4].IN1
in_pld_tx_data[5] => in_pld_tx_data[5].IN1
in_pld_tx_data[6] => in_pld_tx_data[6].IN1
in_pld_tx_data[7] => in_pld_tx_data[7].IN1
in_pld_tx_data[8] => in_pld_tx_data[8].IN1
in_pld_tx_data[9] => in_pld_tx_data[9].IN1
in_pld_tx_data[10] => in_pld_tx_data[10].IN1
in_pld_tx_data[11] => in_pld_tx_data[11].IN1
in_pld_tx_data[12] => in_pld_tx_data[12].IN1
in_pld_tx_data[13] => in_pld_tx_data[13].IN1
in_pld_tx_data[14] => in_pld_tx_data[14].IN1
in_pld_tx_data[15] => in_pld_tx_data[15].IN1
in_pld_tx_data[16] => in_pld_tx_data[16].IN1
in_pld_tx_data[17] => in_pld_tx_data[17].IN1
in_pld_tx_data[18] => in_pld_tx_data[18].IN1
in_pld_tx_data[19] => in_pld_tx_data[19].IN1
in_pld_tx_data[20] => in_pld_tx_data[20].IN1
in_pld_tx_data[21] => in_pld_tx_data[21].IN1
in_pld_tx_data[22] => in_pld_tx_data[22].IN1
in_pld_tx_data[23] => in_pld_tx_data[23].IN1
in_pld_tx_data[24] => in_pld_tx_data[24].IN1
in_pld_tx_data[25] => in_pld_tx_data[25].IN1
in_pld_tx_data[26] => in_pld_tx_data[26].IN1
in_pld_tx_data[27] => in_pld_tx_data[27].IN1
in_pld_tx_data[28] => in_pld_tx_data[28].IN1
in_pld_tx_data[29] => in_pld_tx_data[29].IN1
in_pld_tx_data[30] => in_pld_tx_data[30].IN1
in_pld_tx_data[31] => in_pld_tx_data[31].IN1
in_pld_tx_data[32] => in_pld_tx_data[32].IN1
in_pld_tx_data[33] => in_pld_tx_data[33].IN1
in_pld_tx_data[34] => in_pld_tx_data[34].IN1
in_pld_tx_data[35] => in_pld_tx_data[35].IN1
in_pld_tx_data[36] => in_pld_tx_data[36].IN1
in_pld_tx_data[37] => in_pld_tx_data[37].IN1
in_pld_tx_data[38] => in_pld_tx_data[38].IN1
in_pld_tx_data[39] => in_pld_tx_data[39].IN1
in_pld_tx_data[40] => in_pld_tx_data[40].IN1
in_pld_tx_data[41] => in_pld_tx_data[41].IN1
in_pld_tx_data[42] => in_pld_tx_data[42].IN1
in_pld_tx_data[43] => in_pld_tx_data[43].IN1
in_pld_tx_data[44] => in_pld_tx_data[44].IN1
in_pld_tx_data[45] => in_pld_tx_data[45].IN1
in_pld_tx_data[46] => in_pld_tx_data[46].IN1
in_pld_tx_data[47] => in_pld_tx_data[47].IN1
in_pld_tx_data[48] => in_pld_tx_data[48].IN1
in_pld_tx_data[49] => in_pld_tx_data[49].IN1
in_pld_tx_data[50] => in_pld_tx_data[50].IN1
in_pld_tx_data[51] => in_pld_tx_data[51].IN1
in_pld_tx_data[52] => in_pld_tx_data[52].IN1
in_pld_tx_data[53] => in_pld_tx_data[53].IN1
in_pld_tx_data[54] => in_pld_tx_data[54].IN1
in_pld_tx_data[55] => in_pld_tx_data[55].IN1
in_pld_tx_data[56] => in_pld_tx_data[56].IN1
in_pld_tx_data[57] => in_pld_tx_data[57].IN1
in_pld_tx_data[58] => in_pld_tx_data[58].IN1
in_pld_tx_data[59] => in_pld_tx_data[59].IN1
in_pld_tx_data[60] => in_pld_tx_data[60].IN1
in_pld_tx_data[61] => in_pld_tx_data[61].IN1
in_pld_tx_data[62] => in_pld_tx_data[62].IN1
in_pld_tx_data[63] => in_pld_tx_data[63].IN1
in_pld_tx_data[64] => in_pld_tx_data[64].IN1
in_pld_tx_data[65] => in_pld_tx_data[65].IN1
in_pld_tx_data[66] => in_pld_tx_data[66].IN1
in_pld_tx_data[67] => in_pld_tx_data[67].IN1
in_pld_tx_data[68] => in_pld_tx_data[68].IN1
in_pld_tx_data[69] => in_pld_tx_data[69].IN1
in_pld_tx_data[70] => in_pld_tx_data[70].IN1
in_pld_tx_data[71] => in_pld_tx_data[71].IN1
in_pld_tx_data[72] => in_pld_tx_data[72].IN1
in_pld_tx_data[73] => in_pld_tx_data[73].IN1
in_pld_tx_data[74] => in_pld_tx_data[74].IN1
in_pld_tx_data[75] => in_pld_tx_data[75].IN1
in_pld_tx_data[76] => in_pld_tx_data[76].IN1
in_pld_tx_data[77] => in_pld_tx_data[77].IN1
in_pld_tx_data[78] => in_pld_tx_data[78].IN1
in_pld_tx_data[79] => in_pld_tx_data[79].IN1
in_pld_tx_data[80] => in_pld_tx_data[80].IN1
in_pld_tx_data[81] => in_pld_tx_data[81].IN1
in_pld_tx_data[82] => in_pld_tx_data[82].IN1
in_pld_tx_data[83] => in_pld_tx_data[83].IN1
in_pld_tx_data[84] => in_pld_tx_data[84].IN1
in_pld_tx_data[85] => in_pld_tx_data[85].IN1
in_pld_tx_data[86] => in_pld_tx_data[86].IN1
in_pld_tx_data[87] => in_pld_tx_data[87].IN1
in_pld_tx_data[88] => in_pld_tx_data[88].IN1
in_pld_tx_data[89] => in_pld_tx_data[89].IN1
in_pld_tx_data[90] => in_pld_tx_data[90].IN1
in_pld_tx_data[91] => in_pld_tx_data[91].IN1
in_pld_tx_data[92] => in_pld_tx_data[92].IN1
in_pld_tx_data[93] => in_pld_tx_data[93].IN1
in_pld_tx_data[94] => in_pld_tx_data[94].IN1
in_pld_tx_data[95] => in_pld_tx_data[95].IN1
in_pld_tx_data[96] => in_pld_tx_data[96].IN1
in_pld_tx_data[97] => in_pld_tx_data[97].IN1
in_pld_tx_data[98] => in_pld_tx_data[98].IN1
in_pld_tx_data[99] => in_pld_tx_data[99].IN1
in_pld_tx_data[100] => in_pld_tx_data[100].IN1
in_pld_tx_data[101] => in_pld_tx_data[101].IN1
in_pld_tx_data[102] => in_pld_tx_data[102].IN1
in_pld_tx_data[103] => in_pld_tx_data[103].IN1
in_pld_tx_data[104] => in_pld_tx_data[104].IN1
in_pld_tx_data[105] => in_pld_tx_data[105].IN1
in_pld_tx_data[106] => in_pld_tx_data[106].IN1
in_pld_tx_data[107] => in_pld_tx_data[107].IN1
in_pld_tx_data[108] => in_pld_tx_data[108].IN1
in_pld_tx_data[109] => in_pld_tx_data[109].IN1
in_pld_tx_data[110] => in_pld_tx_data[110].IN1
in_pld_tx_data[111] => in_pld_tx_data[111].IN1
in_pld_tx_data[112] => in_pld_tx_data[112].IN1
in_pld_tx_data[113] => in_pld_tx_data[113].IN1
in_pld_tx_data[114] => in_pld_tx_data[114].IN1
in_pld_tx_data[115] => in_pld_tx_data[115].IN1
in_pld_tx_data[116] => in_pld_tx_data[116].IN1
in_pld_tx_data[117] => in_pld_tx_data[117].IN1
in_pld_tx_data[118] => in_pld_tx_data[118].IN1
in_pld_tx_data[119] => in_pld_tx_data[119].IN1
in_pld_tx_data[120] => in_pld_tx_data[120].IN1
in_pld_tx_data[121] => in_pld_tx_data[121].IN1
in_pld_tx_data[122] => in_pld_tx_data[122].IN1
in_pld_tx_data[123] => in_pld_tx_data[123].IN1
in_pld_tx_data[124] => in_pld_tx_data[124].IN1
in_pld_tx_data[125] => in_pld_tx_data[125].IN1
in_pld_tx_data[126] => in_pld_tx_data[126].IN1
in_pld_tx_data[127] => in_pld_tx_data[127].IN1
in_pld_txelecidle => in_pld_txelecidle.IN1
in_pld_uhsif_tx_clk => in_pld_uhsif_tx_clk.IN1
in_pma_hclk => in_pma_hclk.IN1
out_bond_pcs10g_out_bot[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs10g_out_bot
out_bond_pcs10g_out_bot[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs10g_out_bot
out_bond_pcs10g_out_bot[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs10g_out_bot
out_bond_pcs10g_out_bot[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs10g_out_bot
out_bond_pcs10g_out_bot[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs10g_out_bot
out_bond_pcs10g_out_top[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs10g_out_top
out_bond_pcs10g_out_top[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs10g_out_top
out_bond_pcs10g_out_top[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs10g_out_top
out_bond_pcs10g_out_top[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs10g_out_top
out_bond_pcs10g_out_top[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs10g_out_top
out_bond_pcs8g_out_bot[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[5] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[6] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[7] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[8] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[9] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[10] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[11] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[12] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_top[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[5] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[6] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[7] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[8] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[9] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[10] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[11] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[12] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pmaif_out_bot[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[5] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[6] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[7] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[8] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[9] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[10] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[11] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_top[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[5] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[6] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[7] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[8] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[9] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[10] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[11] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_top
out_hip_clk_out[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_clk_out
out_hip_clk_out[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_clk_out
out_hip_clk_out[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_clk_out
out_hip_ctrl_out[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_ctrl_out
out_hip_ctrl_out[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_ctrl_out
out_hip_ctrl_out[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_ctrl_out
out_hip_ctrl_out[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_ctrl_out
out_hip_ctrl_out[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_ctrl_out
out_hip_ctrl_out[5] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_ctrl_out
out_hip_ctrl_out[6] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_ctrl_out
out_hip_ctrl_out[7] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_ctrl_out
out_hip_npor <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_npor
out_hip_rx_data[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[5] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[6] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[7] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[8] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[9] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[10] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[11] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[12] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[13] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[14] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[15] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[16] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[17] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[18] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[19] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[20] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[21] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[22] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[23] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[24] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[25] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[26] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[27] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[28] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[29] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[30] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[31] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[32] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[33] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[34] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[35] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[36] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[37] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[38] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[39] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[40] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[41] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[42] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[43] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[44] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[45] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[46] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[47] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[48] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[49] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[50] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_pld_10g_krfec_rx_blk_lock <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_krfec_rx_blk_lock
out_pld_10g_krfec_rx_diag_data_status[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_krfec_rx_diag_data_status
out_pld_10g_krfec_rx_diag_data_status[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_krfec_rx_diag_data_status
out_pld_10g_krfec_rx_frame <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_krfec_rx_frame
out_pld_10g_krfec_tx_frame <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_krfec_tx_frame
out_pld_10g_rx_align_val <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_align_val
out_pld_10g_rx_crc32_err <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_crc32_err
out_pld_10g_rx_data_valid <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_data_valid
out_pld_10g_rx_empty <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_empty
out_pld_10g_rx_fifo_del <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_fifo_del
out_pld_10g_rx_fifo_insert <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_fifo_insert
out_pld_10g_rx_fifo_num[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_fifo_num
out_pld_10g_rx_fifo_num[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_fifo_num
out_pld_10g_rx_fifo_num[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_fifo_num
out_pld_10g_rx_fifo_num[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_fifo_num
out_pld_10g_rx_fifo_num[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_fifo_num
out_pld_10g_rx_frame_lock <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_frame_lock
out_pld_10g_rx_hi_ber <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_hi_ber
out_pld_10g_rx_oflw_err <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_oflw_err
out_pld_10g_rx_pempty <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_pempty
out_pld_10g_rx_pfull <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_pfull
out_pld_10g_tx_burst_en_exe <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_tx_burst_en_exe
out_pld_10g_tx_empty <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_tx_empty
out_pld_10g_tx_fifo_num[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_tx_fifo_num
out_pld_10g_tx_fifo_num[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_tx_fifo_num
out_pld_10g_tx_fifo_num[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_tx_fifo_num
out_pld_10g_tx_fifo_num[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_tx_fifo_num
out_pld_10g_tx_full <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_tx_full
out_pld_10g_tx_pempty <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_tx_pempty
out_pld_10g_tx_pfull <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_tx_pfull
out_pld_10g_tx_wordslip_exe <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_tx_wordslip_exe
out_pld_8g_a1a2_k1k2_flag[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_a1a2_k1k2_flag
out_pld_8g_a1a2_k1k2_flag[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_a1a2_k1k2_flag
out_pld_8g_a1a2_k1k2_flag[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_a1a2_k1k2_flag
out_pld_8g_a1a2_k1k2_flag[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_a1a2_k1k2_flag
out_pld_8g_empty_rmf <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_empty_rmf
out_pld_8g_empty_rx <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_empty_rx
out_pld_8g_empty_tx <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_empty_tx
out_pld_8g_full_rmf <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_full_rmf
out_pld_8g_full_rx <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_full_rx
out_pld_8g_full_tx <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_full_tx
out_pld_8g_rxelecidle <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_rxelecidle
out_pld_8g_signal_detect_out <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_signal_detect_out
out_pld_8g_wa_boundary[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_wa_boundary
out_pld_8g_wa_boundary[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_wa_boundary
out_pld_8g_wa_boundary[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_wa_boundary
out_pld_8g_wa_boundary[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_wa_boundary
out_pld_8g_wa_boundary[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_wa_boundary
out_pld_krfec_tx_alignment <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_krfec_tx_alignment
out_pld_pcs_rx_clk_out <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pcs_rx_clk_out
out_pld_pcs_tx_clk_out <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pcs_tx_clk_out
out_pld_pma_adapt_done <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_adapt_done
out_pld_pma_clkdiv_rx_user <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_clkdiv_rx_user
out_pld_pma_clkdiv_tx_user <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_clkdiv_tx_user
out_pld_pma_clklow <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_clklow
out_pld_pma_fref <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_fref
out_pld_pma_hclk <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_hclk
out_pld_pma_pcie_sw_done[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_pcie_sw_done
out_pld_pma_pcie_sw_done[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_pcie_sw_done
out_pld_pma_pfdmode_lock <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_pfdmode_lock
out_pld_pma_rx_clk_out <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_rx_clk_out
out_pld_pma_rx_detect_valid <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_rx_detect_valid
out_pld_pma_rx_found <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_rx_found
out_pld_pma_rxpll_lock <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_rxpll_lock
out_pld_pma_signal_ok <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_signal_ok
out_pld_pma_testbus[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_testbus
out_pld_pma_testbus[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_testbus
out_pld_pma_testbus[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_testbus
out_pld_pma_testbus[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_testbus
out_pld_pma_testbus[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_testbus
out_pld_pma_testbus[5] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_testbus
out_pld_pma_testbus[6] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_testbus
out_pld_pma_testbus[7] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_testbus
out_pld_pma_tx_clk_out <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_tx_clk_out
out_pld_pmaif_mask_tx_pll <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pmaif_mask_tx_pll
out_pld_reserved_out[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[5] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[6] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[7] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[8] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[9] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_reserved_out
out_pld_rx_control[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[5] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[6] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[7] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[8] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[9] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[10] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[11] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[12] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[13] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[14] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[15] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[16] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[17] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[18] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[19] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_data[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[5] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[6] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[7] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[8] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[9] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[10] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[11] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[12] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[13] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[14] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[15] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[16] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[17] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[18] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[19] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[20] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[21] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[22] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[23] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[24] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[25] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[26] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[27] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[28] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[29] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[30] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[31] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[32] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[33] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[34] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[35] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[36] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[37] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[38] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[39] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[40] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[41] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[42] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[43] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[44] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[45] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[46] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[47] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[48] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[49] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[50] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[51] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[52] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[53] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[54] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[55] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[56] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[57] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[58] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[59] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[60] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[61] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[62] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[63] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[64] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[65] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[66] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[67] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[68] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[69] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[70] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[71] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[72] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[73] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[74] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[75] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[76] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[77] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[78] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[79] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[80] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[81] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[82] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[83] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[84] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[85] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[86] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[87] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[88] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[89] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[90] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[91] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[92] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[93] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[94] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[95] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[96] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[97] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[98] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[99] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[100] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[101] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[102] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[103] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[104] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[105] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[106] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[107] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[108] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[109] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[110] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[111] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[112] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[113] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[114] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[115] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[116] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[117] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[118] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[119] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[120] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[121] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[122] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[123] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[124] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[125] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[126] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[127] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_prbs_done <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_prbs_done
out_pld_rx_prbs_err <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_prbs_err
out_pld_test_data[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[5] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[6] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[7] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[8] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[9] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[10] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[11] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[12] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[13] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[14] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[15] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[16] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[17] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[18] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[19] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_uhsif_lock <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_uhsif_lock
out_pld_uhsif_tx_clk_out <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_uhsif_tx_clk_out
avmm_clk[0] => avmm_clk[0].IN1
avmm_reset[0] => avmm_reset[0].IN1
avmm_writedata[0] => avmm_writedata[0].IN1
avmm_writedata[1] => avmm_writedata[1].IN1
avmm_writedata[2] => avmm_writedata[2].IN1
avmm_writedata[3] => avmm_writedata[3].IN1
avmm_writedata[4] => avmm_writedata[4].IN1
avmm_writedata[5] => avmm_writedata[5].IN1
avmm_writedata[6] => avmm_writedata[6].IN1
avmm_writedata[7] => avmm_writedata[7].IN1
avmm_address[0] => avmm_address[0].IN1
avmm_address[1] => avmm_address[1].IN1
avmm_address[2] => avmm_address[2].IN1
avmm_address[3] => avmm_address[3].IN1
avmm_address[4] => avmm_address[4].IN1
avmm_address[5] => avmm_address[5].IN1
avmm_address[6] => avmm_address[6].IN1
avmm_address[7] => avmm_address[7].IN1
avmm_address[8] => avmm_address[8].IN1
avmm_write[0] => avmm_write[0].IN1
avmm_read[0] => avmm_read[0].IN1
avmm_readdata[0] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_readdata
avmm_readdata[1] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_readdata
avmm_readdata[2] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_readdata
avmm_readdata[3] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_readdata
avmm_readdata[4] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_readdata
avmm_readdata[5] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_readdata
avmm_readdata[6] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_readdata
avmm_readdata[7] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_readdata
avmm_waitrequest[0] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_waitrequest
avmm_busy[0] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_busy
hip_cal_done[0] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.hip_cal_done
pld_cal_done[0] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.pld_cal_done


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pma_rev_20nm4:inst_twentynm_pma
in_adapt_start => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_ADAPT_START
in_avmmaddress[0] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMADDRESS
in_avmmaddress[1] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMADDRESS1
in_avmmaddress[2] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMADDRESS2
in_avmmaddress[3] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMADDRESS3
in_avmmaddress[4] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMADDRESS4
in_avmmaddress[5] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMADDRESS5
in_avmmaddress[6] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMADDRESS6
in_avmmaddress[7] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMADDRESS7
in_avmmaddress[8] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMADDRESS8
in_avmmclk => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMCLK
in_avmmread => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMREAD
in_avmmrstn => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMRSTN
in_avmmwrite => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMWRITE
in_avmmwritedata[0] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMWRITEDATA
in_avmmwritedata[1] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMWRITEDATA1
in_avmmwritedata[2] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMWRITEDATA2
in_avmmwritedata[3] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMWRITEDATA3
in_avmmwritedata[4] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMWRITEDATA4
in_avmmwritedata[5] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMWRITEDATA5
in_avmmwritedata[6] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMWRITEDATA6
in_avmmwritedata[7] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMWRITEDATA7
in_clk_cdr_b => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLK_CDR_B
in_clk_cdr_t => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLK_CDR_T
in_clk_fpll_b => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLK_FPLL_B
in_clk_fpll_t => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLK_FPLL_T
in_clk_lc_b => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLK_LC_B
in_clk_lc_hs => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLK_LC_HS
in_clk_lc_t => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLK_LC_T
in_clkb_cdr_b => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLKB_CDR_B
in_clkb_cdr_t => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLKB_CDR_T
in_clkb_fpll_b => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLKB_FPLL_B
in_clkb_fpll_t => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLKB_FPLL_T
in_clkb_lc_b => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLKB_LC_B
in_clkb_lc_hs => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLKB_LC_HS
in_clkb_lc_t => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLKB_LC_T
in_core_refclk_in => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCAN_CLK
in_core_refclk_in => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_CORE_REFCLK
in_cpulse_x6_dn_bus[0] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_X6_DN_BUS
in_cpulse_x6_dn_bus[1] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_X6_DN_BUS1
in_cpulse_x6_dn_bus[2] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_X6_DN_BUS2
in_cpulse_x6_dn_bus[3] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_X6_DN_BUS3
in_cpulse_x6_dn_bus[4] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_X6_DN_BUS4
in_cpulse_x6_dn_bus[5] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_X6_DN_BUS5
in_cpulse_x6_up_bus[0] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_X6_UP_BUS
in_cpulse_x6_up_bus[1] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_X6_UP_BUS1
in_cpulse_x6_up_bus[2] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_X6_UP_BUS2
in_cpulse_x6_up_bus[3] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_X6_UP_BUS3
in_cpulse_x6_up_bus[4] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_X6_UP_BUS4
in_cpulse_x6_up_bus[5] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_X6_UP_BUS5
in_cpulse_xn_dn_bus[0] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_XN_DN_BUS
in_cpulse_xn_dn_bus[1] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_XN_DN_BUS1
in_cpulse_xn_dn_bus[2] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_XN_DN_BUS2
in_cpulse_xn_dn_bus[3] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_XN_DN_BUS3
in_cpulse_xn_dn_bus[4] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_XN_DN_BUS4
in_cpulse_xn_dn_bus[5] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_XN_DN_BUS5
in_cpulse_xn_up_bus[0] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_XN_UP_BUS
in_cpulse_xn_up_bus[1] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_XN_UP_BUS1
in_cpulse_xn_up_bus[2] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_XN_UP_BUS2
in_cpulse_xn_up_bus[3] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_XN_UP_BUS3
in_cpulse_xn_up_bus[4] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_XN_UP_BUS4
in_cpulse_xn_up_bus[5] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_XN_UP_BUS5
in_early_eios => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.EARLY_EIOS
in_eye_monitor[0] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN
in_eye_monitor[0] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_ODI_SHIFT_CLK
in_eye_monitor[1] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN1
in_eye_monitor[1] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_ODI_LATCH_CLK
in_eye_monitor[2] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN2
in_eye_monitor[2] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_ODI_SHIFT_IN
in_eye_monitor[3] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN3
in_eye_monitor[3] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_ODI_DFT_CLR
in_eye_monitor[4] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN4
in_eye_monitor[5] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN5
in_fpll_ppm_clk_in[0] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_FPLL_TEST0
in_fpll_ppm_clk_in[1] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_FPLL_TEST1
in_i_coeff[0] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF
in_i_coeff[1] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF1
in_i_coeff[2] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF2
in_i_coeff[3] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF3
in_i_coeff[4] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF4
in_i_coeff[5] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF5
in_i_coeff[6] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF6
in_i_coeff[7] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF7
in_i_coeff[8] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF8
in_i_coeff[9] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF9
in_i_coeff[10] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF10
in_i_coeff[11] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF11
in_i_coeff[12] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF12
in_i_coeff[13] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF13
in_i_coeff[14] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF14
in_i_coeff[15] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF15
in_i_coeff[16] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF16
in_i_coeff[17] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF17
in_i_rxpreset[0] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_I_RXPRESET
in_i_rxpreset[1] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_I_RXPRESET1
in_i_rxpreset[2] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_I_RXPRESET2
in_iqtxrxclk[0] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_IQTXRXCLK
in_iqtxrxclk[0] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_IQTXRXCLK
in_iqtxrxclk[1] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_IQTXRXCLK1
in_iqtxrxclk[1] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_IQTXRXCLK1
in_iqtxrxclk[2] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_IQTXRXCLK2
in_iqtxrxclk[2] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_IQTXRXCLK2
in_iqtxrxclk[3] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_IQTXRXCLK3
in_iqtxrxclk[3] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_IQTXRXCLK3
in_iqtxrxclk[4] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_IQTXRXCLK4
in_iqtxrxclk[4] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_IQTXRXCLK4
in_iqtxrxclk[5] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_IQTXRXCLK5
in_iqtxrxclk[5] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_IQTXRXCLK5
in_ltd_b => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_LTD_B
in_ltr => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_LTR
in_pcie_sw[0] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_PCIE_SW
in_pcie_sw[0] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_PCIE_SW
in_pcie_sw[1] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_PCIE_SW1
in_pcie_sw[1] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_PCIE_SW1
in_pcie_sw_done_master_in[0] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_PCIE_SW_DONE_MASTER
in_pcie_sw_done_master_in[1] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_PCIE_SW_DONE_MASTER1
in_pma_atpg_los_en_n_in => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_GLOBAL_PIPE_SE
in_pma_reserved_out[0] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN6
in_pma_reserved_out[1] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN7
in_pma_reserved_out[2] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN8
in_pma_reserved_out[3] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN9
in_pma_reserved_out[4] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_ADAPT_RESET
in_ppm_lock => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_PPM_LOCK
in_ref_iqclk[0] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK
in_ref_iqclk[1] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK1
in_ref_iqclk[2] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK2
in_ref_iqclk[3] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK3
in_ref_iqclk[4] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK4
in_ref_iqclk[5] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK5
in_ref_iqclk[6] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK6
in_ref_iqclk[7] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK7
in_ref_iqclk[8] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK8
in_ref_iqclk[9] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK9
in_ref_iqclk[10] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK10
in_ref_iqclk[11] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK11
in_rs_lpbk_b => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_S_LPBK_B
in_rs_lpbk_b => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_S_LPBK_B
in_rs_lpbk_b => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_S_LPBK_B
in_rx50_buf_in[0] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RX_SEL_B50
in_rx50_buf_in[1] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RX_SEL_B501
in_rx50_buf_in[2] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RX_SEL_B502
in_rx50_buf_in[3] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RX_SEL_B503
in_rx50_buf_in[4] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RX_SEL_B504
in_rx50_buf_in[5] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RX_SEL_B505
in_rx_bitslip => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_BITSLIP
in_rx_n => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RXN
in_rx_n => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_RX_N_BIDIR_IN
in_rx_p => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_RXP
in_rx_p => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RXP
in_rx_p => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_RX_P_BIDIR_IN
in_rx_pma_rstb => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_RST_N
in_rx_pma_rstb => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RX_RSTN
in_rx_pma_rstb => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_RST_N
in_rx_pma_rstb => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_DFE_RSTN
in_rx_pma_rstb => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_RSTN_SD
in_rx_qpi_pulldn => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RX_QPI_PULLDN
in_scan_mode_n => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_TEST_MODE
in_scan_shift_n => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_TEST_SE
in_tx50_buf_in[0] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_TX50
in_tx50_buf_in[1] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_TX501
in_tx50_buf_in[2] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_TX502
in_tx50_buf_in[3] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_TX503
in_tx50_buf_in[4] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_TX504
in_tx50_buf_in[5] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_TX505
in_tx50_buf_in[6] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_TX506
in_tx50_buf_in[7] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_TX507
in_tx50_buf_in[8] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_TX508
in_tx_bitslip => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_TX_BITSLIP
in_tx_bonding_rstb => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_TX_BONDING_RSTB
in_tx_data[0] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA
in_tx_data[1] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA1
in_tx_data[2] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA2
in_tx_data[3] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA3
in_tx_data[4] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA4
in_tx_data[5] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA5
in_tx_data[6] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA6
in_tx_data[7] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA7
in_tx_data[8] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA8
in_tx_data[9] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA9
in_tx_data[10] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA10
in_tx_data[11] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA11
in_tx_data[12] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA12
in_tx_data[13] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA13
in_tx_data[14] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA14
in_tx_data[15] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA15
in_tx_data[16] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA16
in_tx_data[17] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA17
in_tx_data[18] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA18
in_tx_data[19] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA19
in_tx_data[20] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA20
in_tx_data[21] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA21
in_tx_data[22] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA22
in_tx_data[23] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA23
in_tx_data[24] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA24
in_tx_data[25] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA25
in_tx_data[26] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA26
in_tx_data[27] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA27
in_tx_data[28] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA28
in_tx_data[29] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA29
in_tx_data[30] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA30
in_tx_data[31] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA31
in_tx_data[32] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA32
in_tx_data[33] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA33
in_tx_data[34] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA34
in_tx_data[35] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA35
in_tx_data[36] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA36
in_tx_data[37] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA37
in_tx_data[38] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA38
in_tx_data[39] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA39
in_tx_data[40] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA40
in_tx_data[41] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA41
in_tx_data[42] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA42
in_tx_data[43] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA43
in_tx_data[44] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA44
in_tx_data[45] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA45
in_tx_data[46] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA46
in_tx_data[47] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA47
in_tx_data[48] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA48
in_tx_data[49] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA49
in_tx_data[50] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA50
in_tx_data[51] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA51
in_tx_data[52] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA52
in_tx_data[53] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA53
in_tx_data[54] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA54
in_tx_data[55] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA55
in_tx_data[56] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA56
in_tx_data[57] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA57
in_tx_data[58] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA58
in_tx_data[59] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA59
in_tx_data[60] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA60
in_tx_data[61] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA61
in_tx_data[62] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA62
in_tx_data[63] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA63
in_tx_det_rx => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.RXDETECTEN
in_tx_elec_idle => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_TX_ELEC_IDLE
in_tx_pma_rstb => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_TX_PMA_RSTB
in_tx_qpi_pulldn => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_TX_QPI_PULLDN
in_tx_qpi_pullup => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_TX_QPI_PULLUP
out_avmmreaddata_cdr_pll[0] <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_AVMMREADDATA
out_avmmreaddata_cdr_pll[1] <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_AVMMREADDATA1
out_avmmreaddata_cdr_pll[2] <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_AVMMREADDATA2
out_avmmreaddata_cdr_pll[3] <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_AVMMREADDATA3
out_avmmreaddata_cdr_pll[4] <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_AVMMREADDATA4
out_avmmreaddata_cdr_pll[5] <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_AVMMREADDATA5
out_avmmreaddata_cdr_pll[6] <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_AVMMREADDATA6
out_avmmreaddata_cdr_pll[7] <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_AVMMREADDATA7
out_avmmreaddata_pma_adapt[0] <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_AVMMREADDATA
out_avmmreaddata_pma_adapt[1] <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_AVMMREADDATA1
out_avmmreaddata_pma_adapt[2] <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_AVMMREADDATA2
out_avmmreaddata_pma_adapt[3] <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_AVMMREADDATA3
out_avmmreaddata_pma_adapt[4] <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_AVMMREADDATA4
out_avmmreaddata_pma_adapt[5] <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_AVMMREADDATA5
out_avmmreaddata_pma_adapt[6] <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_AVMMREADDATA6
out_avmmreaddata_pma_adapt[7] <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_AVMMREADDATA7
out_avmmreaddata_pma_cdr_refclk[0] <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_AVMMREADDATA
out_avmmreaddata_pma_cdr_refclk[1] <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_AVMMREADDATA1
out_avmmreaddata_pma_cdr_refclk[2] <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_AVMMREADDATA2
out_avmmreaddata_pma_cdr_refclk[3] <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_AVMMREADDATA3
out_avmmreaddata_pma_cdr_refclk[4] <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_AVMMREADDATA4
out_avmmreaddata_pma_cdr_refclk[5] <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_AVMMREADDATA5
out_avmmreaddata_pma_cdr_refclk[6] <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_AVMMREADDATA6
out_avmmreaddata_pma_cdr_refclk[7] <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_AVMMREADDATA7
out_avmmreaddata_pma_cgb[0] <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_AVMMREADDATA
out_avmmreaddata_pma_cgb[1] <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_AVMMREADDATA1
out_avmmreaddata_pma_cgb[2] <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_AVMMREADDATA2
out_avmmreaddata_pma_cgb[3] <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_AVMMREADDATA3
out_avmmreaddata_pma_cgb[4] <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_AVMMREADDATA4
out_avmmreaddata_pma_cgb[5] <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_AVMMREADDATA5
out_avmmreaddata_pma_cgb[6] <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_AVMMREADDATA6
out_avmmreaddata_pma_cgb[7] <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_AVMMREADDATA7
out_avmmreaddata_pma_rx_buf[0] <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_AVMMREADDATA
out_avmmreaddata_pma_rx_buf[1] <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_AVMMREADDATA1
out_avmmreaddata_pma_rx_buf[2] <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_AVMMREADDATA2
out_avmmreaddata_pma_rx_buf[3] <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_AVMMREADDATA3
out_avmmreaddata_pma_rx_buf[4] <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_AVMMREADDATA4
out_avmmreaddata_pma_rx_buf[5] <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_AVMMREADDATA5
out_avmmreaddata_pma_rx_buf[6] <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_AVMMREADDATA6
out_avmmreaddata_pma_rx_buf[7] <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_AVMMREADDATA7
out_avmmreaddata_pma_rx_deser[0] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_AVMMREADDATA
out_avmmreaddata_pma_rx_deser[1] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_AVMMREADDATA1
out_avmmreaddata_pma_rx_deser[2] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_AVMMREADDATA2
out_avmmreaddata_pma_rx_deser[3] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_AVMMREADDATA3
out_avmmreaddata_pma_rx_deser[4] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_AVMMREADDATA4
out_avmmreaddata_pma_rx_deser[5] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_AVMMREADDATA5
out_avmmreaddata_pma_rx_deser[6] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_AVMMREADDATA6
out_avmmreaddata_pma_rx_deser[7] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_AVMMREADDATA7
out_avmmreaddata_pma_rx_dfe[0] <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_AVMMREADDATA
out_avmmreaddata_pma_rx_dfe[1] <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_AVMMREADDATA1
out_avmmreaddata_pma_rx_dfe[2] <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_AVMMREADDATA2
out_avmmreaddata_pma_rx_dfe[3] <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_AVMMREADDATA3
out_avmmreaddata_pma_rx_dfe[4] <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_AVMMREADDATA4
out_avmmreaddata_pma_rx_dfe[5] <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_AVMMREADDATA5
out_avmmreaddata_pma_rx_dfe[6] <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_AVMMREADDATA6
out_avmmreaddata_pma_rx_dfe[7] <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_AVMMREADDATA7
out_avmmreaddata_pma_rx_odi[0] <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_AVMMREADDATA
out_avmmreaddata_pma_rx_odi[1] <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_AVMMREADDATA1
out_avmmreaddata_pma_rx_odi[2] <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_AVMMREADDATA2
out_avmmreaddata_pma_rx_odi[3] <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_AVMMREADDATA3
out_avmmreaddata_pma_rx_odi[4] <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_AVMMREADDATA4
out_avmmreaddata_pma_rx_odi[5] <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_AVMMREADDATA5
out_avmmreaddata_pma_rx_odi[6] <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_AVMMREADDATA6
out_avmmreaddata_pma_rx_odi[7] <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_AVMMREADDATA7
out_avmmreaddata_pma_rx_sd[0] <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_AVMMREADDATA
out_avmmreaddata_pma_rx_sd[1] <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_AVMMREADDATA1
out_avmmreaddata_pma_rx_sd[2] <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_AVMMREADDATA2
out_avmmreaddata_pma_rx_sd[3] <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_AVMMREADDATA3
out_avmmreaddata_pma_rx_sd[4] <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_AVMMREADDATA4
out_avmmreaddata_pma_rx_sd[5] <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_AVMMREADDATA5
out_avmmreaddata_pma_rx_sd[6] <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_AVMMREADDATA6
out_avmmreaddata_pma_rx_sd[7] <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_AVMMREADDATA7
out_avmmreaddata_pma_tx_buf[0] <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_AVMMREADDATA
out_avmmreaddata_pma_tx_buf[1] <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_AVMMREADDATA1
out_avmmreaddata_pma_tx_buf[2] <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_AVMMREADDATA2
out_avmmreaddata_pma_tx_buf[3] <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_AVMMREADDATA3
out_avmmreaddata_pma_tx_buf[4] <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_AVMMREADDATA4
out_avmmreaddata_pma_tx_buf[5] <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_AVMMREADDATA5
out_avmmreaddata_pma_tx_buf[6] <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_AVMMREADDATA6
out_avmmreaddata_pma_tx_buf[7] <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_AVMMREADDATA7
out_avmmreaddata_pma_tx_ser[0] <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_AVMMREADDATA
out_avmmreaddata_pma_tx_ser[1] <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_AVMMREADDATA1
out_avmmreaddata_pma_tx_ser[2] <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_AVMMREADDATA2
out_avmmreaddata_pma_tx_ser[3] <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_AVMMREADDATA3
out_avmmreaddata_pma_tx_ser[4] <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_AVMMREADDATA4
out_avmmreaddata_pma_tx_ser[5] <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_AVMMREADDATA5
out_avmmreaddata_pma_tx_ser[6] <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_AVMMREADDATA6
out_avmmreaddata_pma_tx_ser[7] <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_AVMMREADDATA7
out_blockselect_cdr_pll <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_BLOCKSELECT
out_blockselect_pma_adapt <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_BLOCKSELECT
out_blockselect_pma_cdr_refclk <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_BLOCKSELECT
out_blockselect_pma_cgb <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_BLOCKSELECT
out_blockselect_pma_rx_buf <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_BLOCKSELECT
out_blockselect_pma_rx_deser <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_BLOCKSELECT
out_blockselect_pma_rx_dfe <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_BLOCKSELECT
out_blockselect_pma_rx_odi <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_BLOCKSELECT
out_blockselect_pma_rx_sd <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_BLOCKSELECT
out_blockselect_pma_tx_buf <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_BLOCKSELECT
out_blockselect_pma_tx_ser <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_BLOCKSELECT
out_clk0_pfd <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_CLK0_PFD
out_clk180_pfd <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_CLK180_PFD
out_clk_divrx_iqtxrx <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_CLKDIV
out_clk_divtx_iqtxrx <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_CLK_DIVTX
out_clkdiv_rx <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_CLKDIV
out_clkdiv_rx_user <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_CLKDIV_USER
out_clkdiv_tx <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_CLK_DIVTX
out_clkdiv_tx_user <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_CLK_DIVTX_USER
out_clklow <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_CLKLOW
out_fref <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_FREF
out_iqtxrxclk_out0 <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_CLK_DIVTX
out_iqtxrxclk_out1 <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_CLK_DIVTX
out_jtaglpxn <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_VLPTXN
out_jtaglpxp <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_VLPTXP
out_pcie_sw_done[0] <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_PCIE_SW_DONE
out_pcie_sw_done[1] <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_PCIE_SW_DONE1
out_pcie_sw_master[0] <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_PCIE_SW_MASTER
out_pcie_sw_master[1] <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_PCIE_SW_MASTER1
out_pfdmode_lock <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_PFDMODE_LOCK
out_rx_detect_valid <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_RX_DETECT_VALID
out_rx_found <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_RX_FOUND
out_rxdata[0] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT
out_rxdata[1] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT1
out_rxdata[2] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT2
out_rxdata[3] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT3
out_rxdata[4] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT4
out_rxdata[5] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT5
out_rxdata[6] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT6
out_rxdata[7] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT7
out_rxdata[8] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT8
out_rxdata[9] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT9
out_rxdata[10] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT10
out_rxdata[11] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT11
out_rxdata[12] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT12
out_rxdata[13] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT13
out_rxdata[14] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT14
out_rxdata[15] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT15
out_rxdata[16] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT16
out_rxdata[17] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT17
out_rxdata[18] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT18
out_rxdata[19] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT19
out_rxdata[20] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT20
out_rxdata[21] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT21
out_rxdata[22] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT22
out_rxdata[23] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT23
out_rxdata[24] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT24
out_rxdata[25] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT25
out_rxdata[26] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT26
out_rxdata[27] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT27
out_rxdata[28] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT28
out_rxdata[29] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT29
out_rxdata[30] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT30
out_rxdata[31] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT31
out_rxdata[32] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT32
out_rxdata[33] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT33
out_rxdata[34] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT34
out_rxdata[35] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT35
out_rxdata[36] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT36
out_rxdata[37] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT37
out_rxdata[38] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT38
out_rxdata[39] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT39
out_rxdata[40] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT40
out_rxdata[41] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT41
out_rxdata[42] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT42
out_rxdata[43] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT43
out_rxdata[44] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT44
out_rxdata[45] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT45
out_rxdata[46] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT46
out_rxdata[47] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT47
out_rxdata[48] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT48
out_rxdata[49] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT49
out_rxdata[50] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT50
out_rxdata[51] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT51
out_rxdata[52] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT52
out_rxdata[53] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT53
out_rxdata[54] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT54
out_rxdata[55] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT55
out_rxdata[56] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT56
out_rxdata[57] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT57
out_rxdata[58] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT58
out_rxdata[59] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT59
out_rxdata[60] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT60
out_rxdata[61] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT61
out_rxdata[62] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT62
out_rxdata[63] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT63
out_rxpll_lock <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_RXPLL_LOCK
out_sd <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_SD
out_tx_n <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_VON
out_tx_p <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_VOP


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs
in_avmmaddress[0] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMADDRESS
in_avmmaddress[1] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMADDRESS1
in_avmmaddress[2] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMADDRESS2
in_avmmaddress[3] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMADDRESS3
in_avmmaddress[4] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMADDRESS4
in_avmmaddress[5] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMADDRESS5
in_avmmaddress[6] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMADDRESS6
in_avmmaddress[7] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMADDRESS7
in_avmmaddress[8] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMADDRESS8
in_avmmclk => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMCLK
in_avmmread => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMREAD
in_avmmrstn => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMRSTN
in_avmmwrite => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMWRITE
in_avmmwritedata[0] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMWRITEDATA
in_avmmwritedata[1] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMWRITEDATA1
in_avmmwritedata[2] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMWRITEDATA2
in_avmmwritedata[3] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMWRITEDATA3
in_avmmwritedata[4] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMWRITEDATA4
in_avmmwritedata[5] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMWRITEDATA5
in_avmmwritedata[6] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMWRITEDATA6
in_avmmwritedata[7] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMWRITEDATA7
in_bond_pcs10g_in_bot[0] => ~NO_FANOUT~
in_bond_pcs10g_in_bot[1] => ~NO_FANOUT~
in_bond_pcs10g_in_bot[2] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_DISTDWN_IN_DV
in_bond_pcs10g_in_bot[3] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_DISTDWN_IN_WREN
in_bond_pcs10g_in_bot[4] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_DISTDWN_IN_RDEN
in_bond_pcs10g_in_top[0] => ~NO_FANOUT~
in_bond_pcs10g_in_top[1] => ~NO_FANOUT~
in_bond_pcs10g_in_top[2] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_DISTUP_IN_DV
in_bond_pcs10g_in_top[3] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_DISTUP_IN_WREN
in_bond_pcs10g_in_top[4] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_DISTUP_IN_RDEN
in_bond_pcs8g_in_bot[0] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RX_DIV_SYNC_IN_CHNL_DOWN
in_bond_pcs8g_in_bot[1] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RX_DIV_SYNC_IN_CHNL_DOWN1
in_bond_pcs8g_in_bot[2] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_WR_ENABLE_IN_CHNL_DOWN
in_bond_pcs8g_in_bot[3] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RD_ENABLE_IN_CHNL_DOWN
in_bond_pcs8g_in_bot[4] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RX_WE_IN_CHNL_DOWN
in_bond_pcs8g_in_bot[5] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RX_WE_IN_CHNL_DOWN1
in_bond_pcs8g_in_bot[6] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_TX_DIV_SYNC_IN_CHNL_DOWN
in_bond_pcs8g_in_bot[7] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_TX_DIV_SYNC_IN_CHNL_DOWN1
in_bond_pcs8g_in_bot[8] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_WR_ENABLE_IN_CHNL_DOWN
in_bond_pcs8g_in_bot[9] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_RD_ENABLE_IN_CHNL_DOWN
in_bond_pcs8g_in_bot[10] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_FIFO_SELECT_IN_CHNL_DOWN
in_bond_pcs8g_in_bot[11] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_FIFO_SELECT_IN_CHNL_DOWN1
in_bond_pcs8g_in_bot[12] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RESET_PC_PTRS_IN_CHNL_DOWN
in_bond_pcs8g_in_top[0] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RX_DIV_SYNC_IN_CHNL_UP
in_bond_pcs8g_in_top[1] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RX_DIV_SYNC_IN_CHNL_UP1
in_bond_pcs8g_in_top[2] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_WR_ENABLE_IN_CHNL_UP
in_bond_pcs8g_in_top[3] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RD_ENABLE_IN_CHNL_UP
in_bond_pcs8g_in_top[4] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RX_WE_IN_CHNL_UP
in_bond_pcs8g_in_top[5] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RX_WE_IN_CHNL_UP1
in_bond_pcs8g_in_top[6] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_TX_DIV_SYNC_IN_CHNL_UP
in_bond_pcs8g_in_top[7] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_TX_DIV_SYNC_IN_CHNL_UP1
in_bond_pcs8g_in_top[8] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_WR_ENABLE_IN_CHNL_UP
in_bond_pcs8g_in_top[9] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_RD_ENABLE_IN_CHNL_UP
in_bond_pcs8g_in_top[10] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_FIFO_SELECT_IN_CHNL_UP
in_bond_pcs8g_in_top[11] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_FIFO_SELECT_IN_CHNL_UP1
in_bond_pcs8g_in_top[12] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RESET_PC_PTRS_IN_CHNL_UP
in_bond_pmaif_in_bot[0] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN
in_bond_pmaif_in_bot[1] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN1
in_bond_pmaif_in_bot[2] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN2
in_bond_pmaif_in_bot[3] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN3
in_bond_pmaif_in_bot[4] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN4
in_bond_pmaif_in_bot[5] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN5
in_bond_pmaif_in_bot[6] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN6
in_bond_pmaif_in_bot[7] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN7
in_bond_pmaif_in_bot[8] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN8
in_bond_pmaif_in_bot[9] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN9
in_bond_pmaif_in_bot[10] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN10
in_bond_pmaif_in_bot[11] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN11
in_bond_pmaif_in_top[0] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP
in_bond_pmaif_in_top[1] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP1
in_bond_pmaif_in_top[2] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP2
in_bond_pmaif_in_top[3] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP3
in_bond_pmaif_in_top[4] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP4
in_bond_pmaif_in_top[5] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP5
in_bond_pmaif_in_top[6] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP6
in_bond_pmaif_in_top[7] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP7
in_bond_pmaif_in_top[8] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP8
in_bond_pmaif_in_top[9] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP9
in_bond_pmaif_in_top[10] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP10
in_bond_pmaif_in_top[11] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP11
in_hip_tx_data[0] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA
in_hip_tx_data[1] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA1
in_hip_tx_data[2] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA2
in_hip_tx_data[3] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA3
in_hip_tx_data[4] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA4
in_hip_tx_data[5] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA5
in_hip_tx_data[6] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA6
in_hip_tx_data[7] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA7
in_hip_tx_data[8] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA8
in_hip_tx_data[9] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA9
in_hip_tx_data[10] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA10
in_hip_tx_data[11] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA11
in_hip_tx_data[12] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA12
in_hip_tx_data[13] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA13
in_hip_tx_data[14] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA14
in_hip_tx_data[15] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA15
in_hip_tx_data[16] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA16
in_hip_tx_data[17] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA17
in_hip_tx_data[18] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA18
in_hip_tx_data[19] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA19
in_hip_tx_data[20] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA20
in_hip_tx_data[21] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA21
in_hip_tx_data[22] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA22
in_hip_tx_data[23] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA23
in_hip_tx_data[24] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA24
in_hip_tx_data[25] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA25
in_hip_tx_data[26] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA26
in_hip_tx_data[27] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA27
in_hip_tx_data[28] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA28
in_hip_tx_data[29] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA29
in_hip_tx_data[30] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA30
in_hip_tx_data[31] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA31
in_hip_tx_data[32] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA32
in_hip_tx_data[33] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA33
in_hip_tx_data[34] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA34
in_hip_tx_data[35] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA35
in_hip_tx_data[36] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA36
in_hip_tx_data[37] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA37
in_hip_tx_data[38] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA38
in_hip_tx_data[39] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA39
in_hip_tx_data[40] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA40
in_hip_tx_data[41] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA41
in_hip_tx_data[42] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA42
in_hip_tx_data[43] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA43
in_hip_tx_data[44] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA44
in_hip_tx_data[45] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA45
in_hip_tx_data[46] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA46
in_hip_tx_data[47] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA47
in_hip_tx_data[48] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA48
in_hip_tx_data[49] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA49
in_hip_tx_data[50] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA50
in_hip_tx_data[51] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA51
in_hip_tx_data[52] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA52
in_hip_tx_data[53] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA53
in_hip_tx_data[54] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA54
in_hip_tx_data[55] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA55
in_hip_tx_data[56] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA56
in_hip_tx_data[57] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA57
in_hip_tx_data[58] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA58
in_hip_tx_data[59] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA59
in_hip_tx_data[60] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA60
in_hip_tx_data[61] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA61
in_hip_tx_data[62] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA62
in_hip_tx_data[63] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA63
in_iocsr_clk => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_CLK
in_iocsr_config[0] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_CONFIG
in_iocsr_config[1] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_CONFIG1
in_iocsr_config[2] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_CONFIG2
in_iocsr_config[3] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_CONFIG3
in_iocsr_config[4] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_CONFIG4
in_iocsr_config[5] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_CONFIG5
in_iocsr_rdy => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_RDY
in_iocsr_rdy_dly => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_RDY_DLY
in_pld_10g_krfec_rx_clr_errblk_cnt => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_10G_KRFEC_RX_CLR_ERRBLK_CNT
in_pld_10g_krfec_rx_pld_rst_n => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_10G_KRFEC_RX_PLD_RST_N
in_pld_10g_krfec_tx_pld_rst_n => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_KRFEC_TX_PLD_RST_N
in_pld_10g_rx_align_clr => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_10G_RX_ALIGN_CLR
in_pld_10g_rx_clr_ber_count => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_10G_RX_CLR_BER_COUNT
in_pld_10g_rx_rd_en => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_10G_RX_RD_EN
in_pld_10g_tx_bitslip[0] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_TX_BITSLIP
in_pld_10g_tx_bitslip[1] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_TX_BITSLIP1
in_pld_10g_tx_bitslip[2] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_TX_BITSLIP2
in_pld_10g_tx_bitslip[3] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_TX_BITSLIP3
in_pld_10g_tx_bitslip[4] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_TX_BITSLIP4
in_pld_10g_tx_bitslip[5] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_TX_BITSLIP5
in_pld_10g_tx_bitslip[6] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_TX_BITSLIP6
in_pld_10g_tx_burst_en => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_TX_BURST_EN
in_pld_10g_tx_data_valid => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_TX_DATA_VALID
in_pld_10g_tx_diag_status[0] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_TX_DIAG_STATUS
in_pld_10g_tx_diag_status[1] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_TX_DIAG_STATUS1
in_pld_10g_tx_wordslip => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_TX_WORDSLIP
in_pld_8g_a1a2_size => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_8G_A1A2_SIZE
in_pld_8g_bitloc_rev_en => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_8G_BITLOC_REV_EN
in_pld_8g_byte_rev_en => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_8G_BYTE_REV_EN
in_pld_8g_eidleinfersel[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_8G_EIDLEINFERSEL
in_pld_8g_eidleinfersel[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_8G_EIDLEINFERSEL1
in_pld_8g_eidleinfersel[2] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_8G_EIDLEINFERSEL2
in_pld_8g_encdt => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_8G_ENCDT
in_pld_8g_g3_rx_pld_rst_n => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_8G_G3_RX_PLD_RST_N
in_pld_8g_g3_tx_pld_rst_n => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_8G_G3_TX_PLD_RST_N
in_pld_8g_rddisable_tx => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_8G_RDDISABLE_TX
in_pld_8g_rdenable_rx => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_8G_RDENABLE_RX
in_pld_8g_refclk_dig2 => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_8G_REFCLK_DIG2
in_pld_8g_rxpolarity => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_8G_RXPOLARITY
in_pld_8g_tx_boundary_sel[0] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_8G_TX_BOUNDARY_SEL
in_pld_8g_tx_boundary_sel[1] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_8G_TX_BOUNDARY_SEL1
in_pld_8g_tx_boundary_sel[2] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_8G_TX_BOUNDARY_SEL2
in_pld_8g_tx_boundary_sel[3] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_8G_TX_BOUNDARY_SEL3
in_pld_8g_tx_boundary_sel[4] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_8G_TX_BOUNDARY_SEL4
in_pld_8g_wrdisable_rx => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_8G_WRDISABLE_RX
in_pld_8g_wrenable_tx => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_8G_WRENABLE_TX
in_pld_atpg_los_en_n => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_ATPG_LOS_EN_N
in_pld_bitslip => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_BITSLIP
in_pld_g3_current_coeff[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF
in_pld_g3_current_coeff[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF1
in_pld_g3_current_coeff[2] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF2
in_pld_g3_current_coeff[3] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF3
in_pld_g3_current_coeff[4] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF4
in_pld_g3_current_coeff[5] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF5
in_pld_g3_current_coeff[6] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF6
in_pld_g3_current_coeff[7] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF7
in_pld_g3_current_coeff[8] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF8
in_pld_g3_current_coeff[9] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF9
in_pld_g3_current_coeff[10] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF10
in_pld_g3_current_coeff[11] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF11
in_pld_g3_current_coeff[12] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF12
in_pld_g3_current_coeff[13] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF13
in_pld_g3_current_coeff[14] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF14
in_pld_g3_current_coeff[15] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF15
in_pld_g3_current_coeff[16] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF16
in_pld_g3_current_coeff[17] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF17
in_pld_g3_current_rxpreset[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_RXPRESET
in_pld_g3_current_rxpreset[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_RXPRESET1
in_pld_g3_current_rxpreset[2] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_RXPRESET2
in_pld_ltr => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_LTR
in_pld_mem_krfec_atpg_rst_n => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_MEM_KRFEC_ATPG_RST_N
in_pld_partial_reconfig => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PARTIAL_RECONFIG
in_pld_partial_reconfig => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_PARTIAL_RECONFIG
in_pld_partial_reconfig => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_PARTIAL_RECONFIG
in_pld_pcs_refclk_dig => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PCS_REFCLK_DIG
in_pld_pma_adapt_start => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_ADAPT_START
in_pld_pma_csr_test_dis => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_CSR_TEST_DIS
in_pld_pma_early_eios => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_EARLY_EIOS
in_pld_pma_eye_monitor[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_EYE_MONITOR
in_pld_pma_eye_monitor[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_EYE_MONITOR1
in_pld_pma_eye_monitor[2] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_EYE_MONITOR2
in_pld_pma_eye_monitor[3] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_EYE_MONITOR3
in_pld_pma_eye_monitor[4] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_EYE_MONITOR4
in_pld_pma_eye_monitor[5] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_EYE_MONITOR5
in_pld_pma_ltd_b => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_LTD_B
in_pld_pma_nrpi_freeze => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_NRPI_FREEZE
in_pld_pma_pcie_switch[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_PCIE_SWITCH
in_pld_pma_pcie_switch[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_PCIE_SWITCH1
in_pld_pma_ppm_lock => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_PPM_LOCK
in_pld_pma_reserved_out[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_RESERVED_OUT
in_pld_pma_reserved_out[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_RESERVED_OUT1
in_pld_pma_reserved_out[2] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_RESERVED_OUT2
in_pld_pma_reserved_out[3] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_RESERVED_OUT3
in_pld_pma_reserved_out[4] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_RESERVED_OUT4
in_pld_pma_rs_lpbk_b => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_RS_LPBK_B
in_pld_pma_rx_qpi_pullup => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_RX_QPI_PULLUP
in_pld_pma_rxpma_rstb => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_PMA_RXPMA_RSTB
in_pld_pma_tx_bitslip => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_TX_BITSLIP
in_pld_pma_tx_bonding_rstb => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_TX_BONDING_RSTB
in_pld_pma_tx_qpi_pulldn => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_TX_QPI_PULLDN
in_pld_pma_tx_qpi_pullup => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_TX_QPI_PULLUP
in_pld_pma_txdetectrx => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_TXDETECTRX
in_pld_pma_txpma_rstb => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_PMA_TXPMA_RSTB
in_pld_pmaif_rx_pld_rst_n => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_PMAIF_RX_PLD_RST_N
in_pld_pmaif_rxclkslip => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_PMAIF_RXCLKSLIP
in_pld_pmaif_tx_pld_rst_n => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_PMAIF_TX_PLD_RST_N
in_pld_polinv_rx => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_POLINV_RX
in_pld_polinv_tx => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_POLINV_TX
in_pld_rate[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RATE
in_pld_rate[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RATE1
in_pld_reserved_in[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN
in_pld_reserved_in[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN1
in_pld_reserved_in[2] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN2
in_pld_reserved_in[3] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN3
in_pld_reserved_in[4] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN4
in_pld_reserved_in[5] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN5
in_pld_reserved_in[6] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN6
in_pld_reserved_in[7] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN7
in_pld_reserved_in[8] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN8
in_pld_reserved_in[9] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN9
in_pld_rx_clk => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_RX_CLK
in_pld_rx_prbs_err_clr => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_RX_PRBS_ERR_CLR
in_pld_scan_mode_n => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_SCAN_MODE_N
in_pld_scan_shift_n => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_SCAN_SHIFT_N
in_pld_syncsm_en => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_SYNCSM_EN
in_pld_tx_clk => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CLK
in_pld_tx_control[0] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL
in_pld_tx_control[1] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL1
in_pld_tx_control[2] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL2
in_pld_tx_control[3] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL3
in_pld_tx_control[4] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL4
in_pld_tx_control[5] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL5
in_pld_tx_control[6] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL6
in_pld_tx_control[7] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL7
in_pld_tx_control[8] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL8
in_pld_tx_control[9] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL9
in_pld_tx_control[10] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL10
in_pld_tx_control[11] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL11
in_pld_tx_control[12] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL12
in_pld_tx_control[13] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL13
in_pld_tx_control[14] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL14
in_pld_tx_control[15] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL15
in_pld_tx_control[16] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL16
in_pld_tx_control[17] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL17
in_pld_tx_data[0] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA
in_pld_tx_data[1] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA1
in_pld_tx_data[2] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA2
in_pld_tx_data[3] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA3
in_pld_tx_data[4] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA4
in_pld_tx_data[5] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA5
in_pld_tx_data[6] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA6
in_pld_tx_data[7] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA7
in_pld_tx_data[8] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA8
in_pld_tx_data[9] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA9
in_pld_tx_data[10] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA10
in_pld_tx_data[11] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA11
in_pld_tx_data[12] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA12
in_pld_tx_data[13] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA13
in_pld_tx_data[14] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA14
in_pld_tx_data[15] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA15
in_pld_tx_data[16] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA16
in_pld_tx_data[17] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA17
in_pld_tx_data[18] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA18
in_pld_tx_data[19] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA19
in_pld_tx_data[20] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA20
in_pld_tx_data[21] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA21
in_pld_tx_data[22] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA22
in_pld_tx_data[23] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA23
in_pld_tx_data[24] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA24
in_pld_tx_data[25] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA25
in_pld_tx_data[26] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA26
in_pld_tx_data[27] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA27
in_pld_tx_data[28] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA28
in_pld_tx_data[29] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA29
in_pld_tx_data[30] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA30
in_pld_tx_data[31] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA31
in_pld_tx_data[32] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA32
in_pld_tx_data[33] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA33
in_pld_tx_data[34] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA34
in_pld_tx_data[35] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA35
in_pld_tx_data[36] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA36
in_pld_tx_data[37] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA37
in_pld_tx_data[38] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA38
in_pld_tx_data[39] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA39
in_pld_tx_data[40] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA40
in_pld_tx_data[41] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA41
in_pld_tx_data[42] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA42
in_pld_tx_data[43] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA43
in_pld_tx_data[44] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA44
in_pld_tx_data[45] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA45
in_pld_tx_data[46] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA46
in_pld_tx_data[47] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA47
in_pld_tx_data[48] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA48
in_pld_tx_data[49] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA49
in_pld_tx_data[50] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA50
in_pld_tx_data[51] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA51
in_pld_tx_data[52] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA52
in_pld_tx_data[53] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA53
in_pld_tx_data[54] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA54
in_pld_tx_data[55] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA55
in_pld_tx_data[56] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA56
in_pld_tx_data[57] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA57
in_pld_tx_data[58] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA58
in_pld_tx_data[59] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA59
in_pld_tx_data[60] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA60
in_pld_tx_data[61] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA61
in_pld_tx_data[62] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA62
in_pld_tx_data[63] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA63
in_pld_tx_data[64] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA64
in_pld_tx_data[65] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA65
in_pld_tx_data[66] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA66
in_pld_tx_data[67] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA67
in_pld_tx_data[68] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA68
in_pld_tx_data[69] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA69
in_pld_tx_data[70] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA70
in_pld_tx_data[71] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA71
in_pld_tx_data[72] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA72
in_pld_tx_data[73] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA73
in_pld_tx_data[74] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA74
in_pld_tx_data[75] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA75
in_pld_tx_data[76] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA76
in_pld_tx_data[77] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA77
in_pld_tx_data[78] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA78
in_pld_tx_data[79] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA79
in_pld_tx_data[80] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA80
in_pld_tx_data[81] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA81
in_pld_tx_data[82] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA82
in_pld_tx_data[83] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA83
in_pld_tx_data[84] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA84
in_pld_tx_data[85] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA85
in_pld_tx_data[86] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA86
in_pld_tx_data[87] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA87
in_pld_tx_data[88] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA88
in_pld_tx_data[89] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA89
in_pld_tx_data[90] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA90
in_pld_tx_data[91] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA91
in_pld_tx_data[92] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA92
in_pld_tx_data[93] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA93
in_pld_tx_data[94] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA94
in_pld_tx_data[95] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA95
in_pld_tx_data[96] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA96
in_pld_tx_data[97] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA97
in_pld_tx_data[98] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA98
in_pld_tx_data[99] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA99
in_pld_tx_data[100] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA100
in_pld_tx_data[101] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA101
in_pld_tx_data[102] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA102
in_pld_tx_data[103] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA103
in_pld_tx_data[104] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA104
in_pld_tx_data[105] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA105
in_pld_tx_data[106] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA106
in_pld_tx_data[107] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA107
in_pld_tx_data[108] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA108
in_pld_tx_data[109] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA109
in_pld_tx_data[110] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA110
in_pld_tx_data[111] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA111
in_pld_tx_data[112] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA112
in_pld_tx_data[113] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA113
in_pld_tx_data[114] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA114
in_pld_tx_data[115] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA115
in_pld_tx_data[116] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA116
in_pld_tx_data[117] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA117
in_pld_tx_data[118] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA118
in_pld_tx_data[119] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA119
in_pld_tx_data[120] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA120
in_pld_tx_data[121] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA121
in_pld_tx_data[122] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA122
in_pld_tx_data[123] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA123
in_pld_tx_data[124] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA124
in_pld_tx_data[125] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA125
in_pld_tx_data[126] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA126
in_pld_tx_data[127] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA127
in_pld_txelecidle => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TXELECIDLE
in_pld_uhsif_tx_clk => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_UHSIF_TX_CLK
in_pma_adapt_done => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_ADAPT_DONE
in_pma_clklow => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_CLKLOW
in_pma_fref => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_FREF
in_pma_hclk => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_HCLK
in_pma_pcie_sw_done[0] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_PCIE_SW_DONE
in_pma_pcie_sw_done[1] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_PCIE_SW_DONE1
in_pma_pfdmode_lock => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_PFDMODE_LOCK
in_pma_reserved_in[0] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_RESERVED_IN
in_pma_reserved_in[1] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_RESERVED_IN1
in_pma_reserved_in[2] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_RESERVED_IN2
in_pma_reserved_in[3] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_RESERVED_IN3
in_pma_reserved_in[4] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_RESERVED_IN4
in_pma_rx_clkdiv_user => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_CLKDIV_USER
in_pma_rx_detect_valid => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_DETECT_VALID
in_pma_rx_found => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_FOUND
in_pma_rx_pma_clk => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_CLK
in_pma_rx_pma_data[0] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA
in_pma_rx_pma_data[1] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA1
in_pma_rx_pma_data[2] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA2
in_pma_rx_pma_data[3] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA3
in_pma_rx_pma_data[4] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA4
in_pma_rx_pma_data[5] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA5
in_pma_rx_pma_data[6] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA6
in_pma_rx_pma_data[7] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA7
in_pma_rx_pma_data[8] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA8
in_pma_rx_pma_data[9] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA9
in_pma_rx_pma_data[10] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA10
in_pma_rx_pma_data[11] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA11
in_pma_rx_pma_data[12] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA12
in_pma_rx_pma_data[13] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA13
in_pma_rx_pma_data[14] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA14
in_pma_rx_pma_data[15] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA15
in_pma_rx_pma_data[16] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA16
in_pma_rx_pma_data[17] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA17
in_pma_rx_pma_data[18] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA18
in_pma_rx_pma_data[19] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA19
in_pma_rx_pma_data[20] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA20
in_pma_rx_pma_data[21] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA21
in_pma_rx_pma_data[22] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA22
in_pma_rx_pma_data[23] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA23
in_pma_rx_pma_data[24] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA24
in_pma_rx_pma_data[25] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA25
in_pma_rx_pma_data[26] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA26
in_pma_rx_pma_data[27] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA27
in_pma_rx_pma_data[28] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA28
in_pma_rx_pma_data[29] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA29
in_pma_rx_pma_data[30] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA30
in_pma_rx_pma_data[31] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA31
in_pma_rx_pma_data[32] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA32
in_pma_rx_pma_data[33] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA33
in_pma_rx_pma_data[34] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA34
in_pma_rx_pma_data[35] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA35
in_pma_rx_pma_data[36] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA36
in_pma_rx_pma_data[37] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA37
in_pma_rx_pma_data[38] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA38
in_pma_rx_pma_data[39] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA39
in_pma_rx_pma_data[40] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA40
in_pma_rx_pma_data[41] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA41
in_pma_rx_pma_data[42] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA42
in_pma_rx_pma_data[43] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA43
in_pma_rx_pma_data[44] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA44
in_pma_rx_pma_data[45] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA45
in_pma_rx_pma_data[46] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA46
in_pma_rx_pma_data[47] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA47
in_pma_rx_pma_data[48] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA48
in_pma_rx_pma_data[49] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA49
in_pma_rx_pma_data[50] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA50
in_pma_rx_pma_data[51] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA51
in_pma_rx_pma_data[52] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA52
in_pma_rx_pma_data[53] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA53
in_pma_rx_pma_data[54] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA54
in_pma_rx_pma_data[55] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA55
in_pma_rx_pma_data[56] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA56
in_pma_rx_pma_data[57] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA57
in_pma_rx_pma_data[58] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA58
in_pma_rx_pma_data[59] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA59
in_pma_rx_pma_data[60] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA60
in_pma_rx_pma_data[61] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA61
in_pma_rx_pma_data[62] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA62
in_pma_rx_pma_data[63] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA63
in_pma_rx_signal_ok => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_SIGNAL_OK
in_pma_rxpll_lock => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RXPLL_LOCK
in_pma_signal_det => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_SIGNAL_DET
in_pma_signal_det => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_SIGNAL_DET
in_pma_testbus[0] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_TESTBUS
in_pma_testbus[1] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_TESTBUS1
in_pma_testbus[2] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_TESTBUS2
in_pma_testbus[3] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_TESTBUS3
in_pma_testbus[4] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_TESTBUS4
in_pma_testbus[5] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_TESTBUS5
in_pma_testbus[6] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_TESTBUS6
in_pma_testbus[7] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_TESTBUS7
in_pma_tx_clkdiv_user => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_PMA_TX_CLKDIV_USER
in_pma_tx_pma_clk => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_TX_PMA_CLK
in_pma_tx_pma_clk => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_PMA_TX_PMA_CLK
out_avmmreaddata_hssi_10g_rx_pcs[0] <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_10g_rx_pcs[1] <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_10g_rx_pcs[2] <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_10g_rx_pcs[3] <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_10g_rx_pcs[4] <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_10g_rx_pcs[5] <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_10g_rx_pcs[6] <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_10g_rx_pcs[7] <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_10g_tx_pcs[0] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_10g_tx_pcs[1] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_10g_tx_pcs[2] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_10g_tx_pcs[3] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_10g_tx_pcs[4] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_10g_tx_pcs[5] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_10g_tx_pcs[6] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_10g_tx_pcs[7] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_8g_rx_pcs[0] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_8g_rx_pcs[1] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_8g_rx_pcs[2] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_8g_rx_pcs[3] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_8g_rx_pcs[4] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_8g_rx_pcs[5] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_8g_rx_pcs[6] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_8g_rx_pcs[7] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_8g_tx_pcs[0] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_8g_tx_pcs[1] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_8g_tx_pcs[2] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_8g_tx_pcs[3] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_8g_tx_pcs[4] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_8g_tx_pcs[5] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_8g_tx_pcs[6] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_8g_tx_pcs[7] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_common_pcs_pma_interface[0] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_AVMMREADDATA
out_avmmreaddata_hssi_common_pcs_pma_interface[1] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_AVMMREADDATA1
out_avmmreaddata_hssi_common_pcs_pma_interface[2] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_AVMMREADDATA2
out_avmmreaddata_hssi_common_pcs_pma_interface[3] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_AVMMREADDATA3
out_avmmreaddata_hssi_common_pcs_pma_interface[4] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_AVMMREADDATA4
out_avmmreaddata_hssi_common_pcs_pma_interface[5] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_AVMMREADDATA5
out_avmmreaddata_hssi_common_pcs_pma_interface[6] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_AVMMREADDATA6
out_avmmreaddata_hssi_common_pcs_pma_interface[7] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_AVMMREADDATA7
out_avmmreaddata_hssi_common_pld_pcs_interface[0] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_AVMMREADDATA
out_avmmreaddata_hssi_common_pld_pcs_interface[1] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_AVMMREADDATA1
out_avmmreaddata_hssi_common_pld_pcs_interface[2] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_AVMMREADDATA2
out_avmmreaddata_hssi_common_pld_pcs_interface[3] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_AVMMREADDATA3
out_avmmreaddata_hssi_common_pld_pcs_interface[4] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_AVMMREADDATA4
out_avmmreaddata_hssi_common_pld_pcs_interface[5] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_AVMMREADDATA5
out_avmmreaddata_hssi_common_pld_pcs_interface[6] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_AVMMREADDATA6
out_avmmreaddata_hssi_common_pld_pcs_interface[7] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_AVMMREADDATA7
out_avmmreaddata_hssi_fifo_rx_pcs[0] <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_fifo_rx_pcs[1] <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_fifo_rx_pcs[2] <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_fifo_rx_pcs[3] <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_fifo_rx_pcs[4] <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_fifo_rx_pcs[5] <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_fifo_rx_pcs[6] <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_fifo_rx_pcs[7] <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_fifo_tx_pcs[0] <= gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_fifo_tx_pcs[1] <= gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_fifo_tx_pcs[2] <= gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_fifo_tx_pcs[3] <= gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_fifo_tx_pcs[4] <= gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_fifo_tx_pcs[5] <= gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_fifo_tx_pcs[6] <= gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_fifo_tx_pcs[7] <= gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_gen3_rx_pcs[0] <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_gen3_rx_pcs[1] <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_gen3_rx_pcs[2] <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_gen3_rx_pcs[3] <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_gen3_rx_pcs[4] <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_gen3_rx_pcs[5] <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_gen3_rx_pcs[6] <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_gen3_rx_pcs[7] <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_gen3_tx_pcs[0] <= gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_gen3_tx_pcs[1] <= gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_gen3_tx_pcs[2] <= gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_gen3_tx_pcs[3] <= gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_gen3_tx_pcs[4] <= gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_gen3_tx_pcs[5] <= gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_gen3_tx_pcs[6] <= gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_gen3_tx_pcs[7] <= gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_krfec_rx_pcs[0] <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_krfec_rx_pcs[1] <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_krfec_rx_pcs[2] <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_krfec_rx_pcs[3] <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_krfec_rx_pcs[4] <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_krfec_rx_pcs[5] <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_krfec_rx_pcs[6] <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_krfec_rx_pcs[7] <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_krfec_tx_pcs[0] <= gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_krfec_tx_pcs[1] <= gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_krfec_tx_pcs[2] <= gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_krfec_tx_pcs[3] <= gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_krfec_tx_pcs[4] <= gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_krfec_tx_pcs[5] <= gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_krfec_tx_pcs[6] <= gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_krfec_tx_pcs[7] <= gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_pipe_gen1_2[0] <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_AVMMREADDATA
out_avmmreaddata_hssi_pipe_gen1_2[1] <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_AVMMREADDATA1
out_avmmreaddata_hssi_pipe_gen1_2[2] <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_AVMMREADDATA2
out_avmmreaddata_hssi_pipe_gen1_2[3] <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_AVMMREADDATA3
out_avmmreaddata_hssi_pipe_gen1_2[4] <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_AVMMREADDATA4
out_avmmreaddata_hssi_pipe_gen1_2[5] <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_AVMMREADDATA5
out_avmmreaddata_hssi_pipe_gen1_2[6] <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_AVMMREADDATA6
out_avmmreaddata_hssi_pipe_gen1_2[7] <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_AVMMREADDATA7
out_avmmreaddata_hssi_pipe_gen3[0] <= gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.O_AVMMREADDATA
out_avmmreaddata_hssi_pipe_gen3[1] <= gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.O_AVMMREADDATA1
out_avmmreaddata_hssi_pipe_gen3[2] <= gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.O_AVMMREADDATA2
out_avmmreaddata_hssi_pipe_gen3[3] <= gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.O_AVMMREADDATA3
out_avmmreaddata_hssi_pipe_gen3[4] <= gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.O_AVMMREADDATA4
out_avmmreaddata_hssi_pipe_gen3[5] <= gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.O_AVMMREADDATA5
out_avmmreaddata_hssi_pipe_gen3[6] <= gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.O_AVMMREADDATA6
out_avmmreaddata_hssi_pipe_gen3[7] <= gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.O_AVMMREADDATA7
out_avmmreaddata_hssi_rx_pcs_pma_interface[0] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_AVMMREADDATA
out_avmmreaddata_hssi_rx_pcs_pma_interface[1] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_AVMMREADDATA1
out_avmmreaddata_hssi_rx_pcs_pma_interface[2] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_AVMMREADDATA2
out_avmmreaddata_hssi_rx_pcs_pma_interface[3] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_AVMMREADDATA3
out_avmmreaddata_hssi_rx_pcs_pma_interface[4] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_AVMMREADDATA4
out_avmmreaddata_hssi_rx_pcs_pma_interface[5] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_AVMMREADDATA5
out_avmmreaddata_hssi_rx_pcs_pma_interface[6] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_AVMMREADDATA6
out_avmmreaddata_hssi_rx_pcs_pma_interface[7] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_AVMMREADDATA7
out_avmmreaddata_hssi_rx_pld_pcs_interface[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_AVMMREADDATA
out_avmmreaddata_hssi_rx_pld_pcs_interface[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_AVMMREADDATA1
out_avmmreaddata_hssi_rx_pld_pcs_interface[2] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_AVMMREADDATA2
out_avmmreaddata_hssi_rx_pld_pcs_interface[3] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_AVMMREADDATA3
out_avmmreaddata_hssi_rx_pld_pcs_interface[4] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_AVMMREADDATA4
out_avmmreaddata_hssi_rx_pld_pcs_interface[5] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_AVMMREADDATA5
out_avmmreaddata_hssi_rx_pld_pcs_interface[6] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_AVMMREADDATA6
out_avmmreaddata_hssi_rx_pld_pcs_interface[7] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_AVMMREADDATA7
out_avmmreaddata_hssi_tx_pcs_pma_interface[0] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_AVMMREADDATA
out_avmmreaddata_hssi_tx_pcs_pma_interface[1] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_AVMMREADDATA1
out_avmmreaddata_hssi_tx_pcs_pma_interface[2] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_AVMMREADDATA2
out_avmmreaddata_hssi_tx_pcs_pma_interface[3] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_AVMMREADDATA3
out_avmmreaddata_hssi_tx_pcs_pma_interface[4] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_AVMMREADDATA4
out_avmmreaddata_hssi_tx_pcs_pma_interface[5] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_AVMMREADDATA5
out_avmmreaddata_hssi_tx_pcs_pma_interface[6] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_AVMMREADDATA6
out_avmmreaddata_hssi_tx_pcs_pma_interface[7] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_AVMMREADDATA7
out_avmmreaddata_hssi_tx_pld_pcs_interface[0] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_AVMMREADDATA
out_avmmreaddata_hssi_tx_pld_pcs_interface[1] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_AVMMREADDATA1
out_avmmreaddata_hssi_tx_pld_pcs_interface[2] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_AVMMREADDATA2
out_avmmreaddata_hssi_tx_pld_pcs_interface[3] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_AVMMREADDATA3
out_avmmreaddata_hssi_tx_pld_pcs_interface[4] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_AVMMREADDATA4
out_avmmreaddata_hssi_tx_pld_pcs_interface[5] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_AVMMREADDATA5
out_avmmreaddata_hssi_tx_pld_pcs_interface[6] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_AVMMREADDATA6
out_avmmreaddata_hssi_tx_pld_pcs_interface[7] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_AVMMREADDATA7
out_blockselect_hssi_10g_rx_pcs <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_BLOCKSELECT
out_blockselect_hssi_10g_tx_pcs <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_BLOCKSELECT
out_blockselect_hssi_8g_rx_pcs <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_BLOCKSELECT
out_blockselect_hssi_8g_tx_pcs <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_BLOCKSELECT
out_blockselect_hssi_common_pcs_pma_interface <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_BLOCKSELECT
out_blockselect_hssi_common_pld_pcs_interface <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_BLOCKSELECT
out_blockselect_hssi_fifo_rx_pcs <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_BLOCKSELECT
out_blockselect_hssi_fifo_tx_pcs <= gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.O_BLOCKSELECT
out_blockselect_hssi_gen3_rx_pcs <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_BLOCKSELECT
out_blockselect_hssi_gen3_tx_pcs <= gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.O_BLOCKSELECT
out_blockselect_hssi_krfec_rx_pcs <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_BLOCKSELECT
out_blockselect_hssi_krfec_tx_pcs <= gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.O_BLOCKSELECT
out_blockselect_hssi_pipe_gen1_2 <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_BLOCKSELECT
out_blockselect_hssi_pipe_gen3 <= gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.O_BLOCKSELECT
out_blockselect_hssi_rx_pcs_pma_interface <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_BLOCKSELECT
out_blockselect_hssi_rx_pld_pcs_interface <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_BLOCKSELECT
out_blockselect_hssi_tx_pcs_pma_interface <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_BLOCKSELECT
out_blockselect_hssi_tx_pld_pcs_interface <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_BLOCKSELECT
out_bond_pcs10g_out_bot[0] <= <GND>
out_bond_pcs10g_out_bot[1] <= <GND>
out_bond_pcs10g_out_bot[2] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_DISTDWN_OUT_DV
out_bond_pcs10g_out_bot[3] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_DISTDWN_OUT_WREN
out_bond_pcs10g_out_bot[4] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_DISTDWN_OUT_RDEN
out_bond_pcs10g_out_top[0] <= <GND>
out_bond_pcs10g_out_top[1] <= <GND>
out_bond_pcs10g_out_top[2] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_DISTUP_OUT_DV
out_bond_pcs10g_out_top[3] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_DISTUP_OUT_WREN
out_bond_pcs10g_out_top[4] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_DISTUP_OUT_RDEN
out_bond_pcs8g_out_bot[0] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RX_DIV_SYNC_OUT_CHNL_DOWN
out_bond_pcs8g_out_bot[1] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RX_DIV_SYNC_OUT_CHNL_DOWN1
out_bond_pcs8g_out_bot[2] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_WR_ENABLE_OUT_CHNL_DOWN
out_bond_pcs8g_out_bot[3] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RD_ENABLE_OUT_CHNL_DOWN
out_bond_pcs8g_out_bot[4] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RX_WE_OUT_CHNL_DOWN
out_bond_pcs8g_out_bot[5] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RX_WE_OUT_CHNL_DOWN1
out_bond_pcs8g_out_bot[6] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_TX_DIV_SYNC_OUT_CHNL_DOWN
out_bond_pcs8g_out_bot[7] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_TX_DIV_SYNC_OUT_CHNL_DOWN1
out_bond_pcs8g_out_bot[8] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_WR_ENABLE_OUT_CHNL_DOWN
out_bond_pcs8g_out_bot[9] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_RD_ENABLE_OUT_CHNL_DOWN
out_bond_pcs8g_out_bot[10] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_FIFO_SELECT_OUT_CHNL_DOWN
out_bond_pcs8g_out_bot[11] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_FIFO_SELECT_OUT_CHNL_DOWN1
out_bond_pcs8g_out_bot[12] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RESET_PC_PTRS_OUT_CHNL_DOWN
out_bond_pcs8g_out_top[0] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RX_DIV_SYNC_OUT_CHNL_UP
out_bond_pcs8g_out_top[1] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RX_DIV_SYNC_OUT_CHNL_UP1
out_bond_pcs8g_out_top[2] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_WR_ENABLE_OUT_CHNL_UP
out_bond_pcs8g_out_top[3] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RD_ENABLE_OUT_CHNL_UP
out_bond_pcs8g_out_top[4] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RX_WE_OUT_CHNL_UP
out_bond_pcs8g_out_top[5] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RX_WE_OUT_CHNL_UP1
out_bond_pcs8g_out_top[6] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_TX_DIV_SYNC_OUT_CHNL_UP
out_bond_pcs8g_out_top[7] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_TX_DIV_SYNC_OUT_CHNL_UP1
out_bond_pcs8g_out_top[8] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_WR_ENABLE_OUT_CHNL_UP
out_bond_pcs8g_out_top[9] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_RD_ENABLE_OUT_CHNL_UP
out_bond_pcs8g_out_top[10] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_FIFO_SELECT_OUT_CHNL_UP
out_bond_pcs8g_out_top[11] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_FIFO_SELECT_OUT_CHNL_UP1
out_bond_pcs8g_out_top[12] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RESET_PC_PTRS_OUT_CHNL_UP
out_bond_pmaif_out_bot[0] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN
out_bond_pmaif_out_bot[1] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN1
out_bond_pmaif_out_bot[2] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN2
out_bond_pmaif_out_bot[3] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN3
out_bond_pmaif_out_bot[4] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN4
out_bond_pmaif_out_bot[5] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN5
out_bond_pmaif_out_bot[6] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN6
out_bond_pmaif_out_bot[7] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN7
out_bond_pmaif_out_bot[8] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN8
out_bond_pmaif_out_bot[9] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN9
out_bond_pmaif_out_bot[10] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN10
out_bond_pmaif_out_bot[11] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN11
out_bond_pmaif_out_top[0] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP
out_bond_pmaif_out_top[1] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP1
out_bond_pmaif_out_top[2] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP2
out_bond_pmaif_out_top[3] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP3
out_bond_pmaif_out_top[4] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP4
out_bond_pmaif_out_top[5] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP5
out_bond_pmaif_out_top[6] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP6
out_bond_pmaif_out_top[7] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP7
out_bond_pmaif_out_top[8] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP8
out_bond_pmaif_out_top[9] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP9
out_bond_pmaif_out_top[10] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP10
out_bond_pmaif_out_top[11] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP11
out_hip_clk_out[0] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_HIP_TX_CLK
out_hip_clk_out[1] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_CMN_CLK
out_hip_clk_out[2] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_CMN_CLK1
out_hip_ctrl_out[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_CTRL
out_hip_ctrl_out[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_CTRL1
out_hip_ctrl_out[2] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_CMN_CTRL
out_hip_ctrl_out[3] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_CMN_CTRL1
out_hip_ctrl_out[4] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_CMN_CTRL2
out_hip_ctrl_out[5] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_CMN_CTRL3
out_hip_ctrl_out[6] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_CMN_CTRL4
out_hip_ctrl_out[7] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_CMN_CTRL5
out_hip_iocsr_rdy <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_IOCSR_RDY
out_hip_iocsr_rdy_dly <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_IOCSR_RDY_DLY
out_hip_nfrzdrv <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_NFRZDRV
out_hip_npor <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_NPOR
out_hip_rx_data[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA
out_hip_rx_data[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA1
out_hip_rx_data[2] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA2
out_hip_rx_data[3] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA3
out_hip_rx_data[4] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA4
out_hip_rx_data[5] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA5
out_hip_rx_data[6] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA6
out_hip_rx_data[7] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA7
out_hip_rx_data[8] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA8
out_hip_rx_data[9] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA9
out_hip_rx_data[10] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA10
out_hip_rx_data[11] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA11
out_hip_rx_data[12] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA12
out_hip_rx_data[13] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA13
out_hip_rx_data[14] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA14
out_hip_rx_data[15] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA15
out_hip_rx_data[16] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA16
out_hip_rx_data[17] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA17
out_hip_rx_data[18] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA18
out_hip_rx_data[19] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA19
out_hip_rx_data[20] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA20
out_hip_rx_data[21] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA21
out_hip_rx_data[22] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA22
out_hip_rx_data[23] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA23
out_hip_rx_data[24] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA24
out_hip_rx_data[25] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA25
out_hip_rx_data[26] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA26
out_hip_rx_data[27] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA27
out_hip_rx_data[28] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA28
out_hip_rx_data[29] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA29
out_hip_rx_data[30] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA30
out_hip_rx_data[31] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA31
out_hip_rx_data[32] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA32
out_hip_rx_data[33] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA33
out_hip_rx_data[34] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA34
out_hip_rx_data[35] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA35
out_hip_rx_data[36] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA36
out_hip_rx_data[37] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA37
out_hip_rx_data[38] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA38
out_hip_rx_data[39] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA39
out_hip_rx_data[40] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA40
out_hip_rx_data[41] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA41
out_hip_rx_data[42] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA42
out_hip_rx_data[43] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA43
out_hip_rx_data[44] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA44
out_hip_rx_data[45] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA45
out_hip_rx_data[46] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA46
out_hip_rx_data[47] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA47
out_hip_rx_data[48] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA48
out_hip_rx_data[49] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA49
out_hip_rx_data[50] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA50
out_hip_usermode <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_USERMODE
out_pld_10g_krfec_rx_blk_lock <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_KRFEC_RX_BLK_LOCK
out_pld_10g_krfec_rx_diag_data_status[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_KRFEC_RX_DIAG_DATA_STATUS
out_pld_10g_krfec_rx_diag_data_status[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_KRFEC_RX_DIAG_DATA_STATUS1
out_pld_10g_krfec_rx_frame <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_KRFEC_RX_FRAME
out_pld_10g_krfec_tx_frame <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_10G_KRFEC_TX_FRAME
out_pld_10g_rx_align_val <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_ALIGN_VAL
out_pld_10g_rx_crc32_err <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_CRC32_ERR
out_pld_10g_rx_data_valid <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_DATA_VALID
out_pld_10g_rx_empty <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_EMPTY
out_pld_10g_rx_fifo_del <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_FIFO_DEL
out_pld_10g_rx_fifo_insert <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_FIFO_INSERT
out_pld_10g_rx_fifo_num[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_FIFO_NUM
out_pld_10g_rx_fifo_num[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_FIFO_NUM1
out_pld_10g_rx_fifo_num[2] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_FIFO_NUM2
out_pld_10g_rx_fifo_num[3] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_FIFO_NUM3
out_pld_10g_rx_fifo_num[4] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_FIFO_NUM4
out_pld_10g_rx_frame_lock <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_FRAME_LOCK
out_pld_10g_rx_hi_ber <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_HI_BER
out_pld_10g_rx_oflw_err <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_OFLW_ERR
out_pld_10g_rx_pempty <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_PEMPTY
out_pld_10g_rx_pfull <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_PFULL
out_pld_10g_tx_burst_en_exe <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_10G_TX_BURST_EN_EXE
out_pld_10g_tx_empty <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_10G_TX_EMPTY
out_pld_10g_tx_fifo_num[0] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_10G_TX_FIFO_NUM
out_pld_10g_tx_fifo_num[1] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_10G_TX_FIFO_NUM1
out_pld_10g_tx_fifo_num[2] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_10G_TX_FIFO_NUM2
out_pld_10g_tx_fifo_num[3] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_10G_TX_FIFO_NUM3
out_pld_10g_tx_full <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_10G_TX_FULL
out_pld_10g_tx_pempty <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_10G_TX_PEMPTY
out_pld_10g_tx_pfull <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_10G_TX_PFULL
out_pld_10g_tx_wordslip_exe <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_10G_TX_WORDSLIP_EXE
out_pld_8g_a1a2_k1k2_flag[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_A1A2_K1K2_FLAG
out_pld_8g_a1a2_k1k2_flag[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_A1A2_K1K2_FLAG1
out_pld_8g_a1a2_k1k2_flag[2] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_A1A2_K1K2_FLAG2
out_pld_8g_a1a2_k1k2_flag[3] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_A1A2_K1K2_FLAG3
out_pld_8g_empty_rmf <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_EMPTY_RMF
out_pld_8g_empty_rx <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_EMPTY_RX
out_pld_8g_empty_tx <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_8G_EMPTY_TX
out_pld_8g_full_rmf <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_FULL_RMF
out_pld_8g_full_rx <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_FULL_RX
out_pld_8g_full_tx <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_8G_FULL_TX
out_pld_8g_rxelecidle <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_RXELECIDLE
out_pld_8g_signal_detect_out <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_SIGNAL_DETECT_OUT
out_pld_8g_wa_boundary[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_WA_BOUNDARY
out_pld_8g_wa_boundary[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_WA_BOUNDARY1
out_pld_8g_wa_boundary[2] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_WA_BOUNDARY2
out_pld_8g_wa_boundary[3] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_WA_BOUNDARY3
out_pld_8g_wa_boundary[4] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_WA_BOUNDARY4
out_pld_krfec_tx_alignment <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_KRFEC_TX_ALIGNMENT
out_pld_pcs_rx_clk_out <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_PCS_RX_CLK_OUT
out_pld_pcs_tx_clk_out <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_PCS_TX_CLK_OUT
out_pld_pma_adapt_done <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_ADAPT_DONE
out_pld_pma_clkdiv_rx_user <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_PMA_CLKDIV_RX_USER
out_pld_pma_clkdiv_tx_user <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_PMA_CLKDIV_TX_USER
out_pld_pma_clklow <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_CLKLOW
out_pld_pma_fref <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_FREF
out_pld_pma_hclk <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_HCLK
out_pld_pma_pcie_sw_done[0] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_PCIE_SW_DONE
out_pld_pma_pcie_sw_done[1] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_PCIE_SW_DONE1
out_pld_pma_pfdmode_lock <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_PFDMODE_LOCK
out_pld_pma_reserved_in[0] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_RESERVED_IN
out_pld_pma_reserved_in[1] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_RESERVED_IN1
out_pld_pma_reserved_in[2] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_RESERVED_IN2
out_pld_pma_reserved_in[3] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_RESERVED_IN3
out_pld_pma_reserved_in[4] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_RESERVED_IN4
out_pld_pma_rx_clk_out <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_PMA_RX_CLK_OUT
out_pld_pma_rx_detect_valid <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_RX_DETECT_VALID
out_pld_pma_rx_found <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_RX_FOUND
out_pld_pma_rxpll_lock <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_RXPLL_LOCK
out_pld_pma_signal_ok <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_PMA_SIGNAL_OK
out_pld_pma_testbus[0] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_TESTBUS
out_pld_pma_testbus[1] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_TESTBUS1
out_pld_pma_testbus[2] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_TESTBUS2
out_pld_pma_testbus[3] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_TESTBUS3
out_pld_pma_testbus[4] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_TESTBUS4
out_pld_pma_testbus[5] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_TESTBUS5
out_pld_pma_testbus[6] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_TESTBUS6
out_pld_pma_testbus[7] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_TESTBUS7
out_pld_pma_tx_clk_out <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_PMA_TX_CLK_OUT
out_pld_pmaif_mask_tx_pll <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMAIF_MASK_TX_PLL
out_pld_reserved_out[0] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT
out_pld_reserved_out[1] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT1
out_pld_reserved_out[2] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT2
out_pld_reserved_out[3] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT3
out_pld_reserved_out[4] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT4
out_pld_reserved_out[5] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT5
out_pld_reserved_out[6] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT6
out_pld_reserved_out[7] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT7
out_pld_reserved_out[8] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT8
out_pld_reserved_out[9] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT9
out_pld_rx_control[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL
out_pld_rx_control[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL1
out_pld_rx_control[2] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL2
out_pld_rx_control[3] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL3
out_pld_rx_control[4] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL4
out_pld_rx_control[5] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL5
out_pld_rx_control[6] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL6
out_pld_rx_control[7] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL7
out_pld_rx_control[8] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL8
out_pld_rx_control[9] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL9
out_pld_rx_control[10] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL10
out_pld_rx_control[11] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL11
out_pld_rx_control[12] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL12
out_pld_rx_control[13] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL13
out_pld_rx_control[14] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL14
out_pld_rx_control[15] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL15
out_pld_rx_control[16] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL16
out_pld_rx_control[17] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL17
out_pld_rx_control[18] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL18
out_pld_rx_control[19] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL19
out_pld_rx_data[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA
out_pld_rx_data[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA1
out_pld_rx_data[2] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA2
out_pld_rx_data[3] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA3
out_pld_rx_data[4] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA4
out_pld_rx_data[5] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA5
out_pld_rx_data[6] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA6
out_pld_rx_data[7] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA7
out_pld_rx_data[8] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA8
out_pld_rx_data[9] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA9
out_pld_rx_data[10] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA10
out_pld_rx_data[11] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA11
out_pld_rx_data[12] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA12
out_pld_rx_data[13] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA13
out_pld_rx_data[14] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA14
out_pld_rx_data[15] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA15
out_pld_rx_data[16] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA16
out_pld_rx_data[17] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA17
out_pld_rx_data[18] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA18
out_pld_rx_data[19] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA19
out_pld_rx_data[20] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA20
out_pld_rx_data[21] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA21
out_pld_rx_data[22] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA22
out_pld_rx_data[23] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA23
out_pld_rx_data[24] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA24
out_pld_rx_data[25] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA25
out_pld_rx_data[26] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA26
out_pld_rx_data[27] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA27
out_pld_rx_data[28] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA28
out_pld_rx_data[29] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA29
out_pld_rx_data[30] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA30
out_pld_rx_data[31] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA31
out_pld_rx_data[32] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA32
out_pld_rx_data[33] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA33
out_pld_rx_data[34] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA34
out_pld_rx_data[35] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA35
out_pld_rx_data[36] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA36
out_pld_rx_data[37] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA37
out_pld_rx_data[38] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA38
out_pld_rx_data[39] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA39
out_pld_rx_data[40] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA40
out_pld_rx_data[41] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA41
out_pld_rx_data[42] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA42
out_pld_rx_data[43] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA43
out_pld_rx_data[44] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA44
out_pld_rx_data[45] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA45
out_pld_rx_data[46] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA46
out_pld_rx_data[47] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA47
out_pld_rx_data[48] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA48
out_pld_rx_data[49] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA49
out_pld_rx_data[50] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA50
out_pld_rx_data[51] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA51
out_pld_rx_data[52] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA52
out_pld_rx_data[53] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA53
out_pld_rx_data[54] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA54
out_pld_rx_data[55] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA55
out_pld_rx_data[56] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA56
out_pld_rx_data[57] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA57
out_pld_rx_data[58] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA58
out_pld_rx_data[59] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA59
out_pld_rx_data[60] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA60
out_pld_rx_data[61] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA61
out_pld_rx_data[62] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA62
out_pld_rx_data[63] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA63
out_pld_rx_data[64] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA64
out_pld_rx_data[65] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA65
out_pld_rx_data[66] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA66
out_pld_rx_data[67] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA67
out_pld_rx_data[68] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA68
out_pld_rx_data[69] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA69
out_pld_rx_data[70] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA70
out_pld_rx_data[71] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA71
out_pld_rx_data[72] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA72
out_pld_rx_data[73] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA73
out_pld_rx_data[74] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA74
out_pld_rx_data[75] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA75
out_pld_rx_data[76] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA76
out_pld_rx_data[77] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA77
out_pld_rx_data[78] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA78
out_pld_rx_data[79] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA79
out_pld_rx_data[80] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA80
out_pld_rx_data[81] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA81
out_pld_rx_data[82] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA82
out_pld_rx_data[83] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA83
out_pld_rx_data[84] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA84
out_pld_rx_data[85] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA85
out_pld_rx_data[86] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA86
out_pld_rx_data[87] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA87
out_pld_rx_data[88] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA88
out_pld_rx_data[89] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA89
out_pld_rx_data[90] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA90
out_pld_rx_data[91] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA91
out_pld_rx_data[92] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA92
out_pld_rx_data[93] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA93
out_pld_rx_data[94] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA94
out_pld_rx_data[95] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA95
out_pld_rx_data[96] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA96
out_pld_rx_data[97] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA97
out_pld_rx_data[98] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA98
out_pld_rx_data[99] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA99
out_pld_rx_data[100] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA100
out_pld_rx_data[101] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA101
out_pld_rx_data[102] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA102
out_pld_rx_data[103] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA103
out_pld_rx_data[104] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA104
out_pld_rx_data[105] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA105
out_pld_rx_data[106] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA106
out_pld_rx_data[107] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA107
out_pld_rx_data[108] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA108
out_pld_rx_data[109] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA109
out_pld_rx_data[110] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA110
out_pld_rx_data[111] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA111
out_pld_rx_data[112] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA112
out_pld_rx_data[113] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA113
out_pld_rx_data[114] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA114
out_pld_rx_data[115] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA115
out_pld_rx_data[116] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA116
out_pld_rx_data[117] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA117
out_pld_rx_data[118] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA118
out_pld_rx_data[119] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA119
out_pld_rx_data[120] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA120
out_pld_rx_data[121] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA121
out_pld_rx_data[122] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA122
out_pld_rx_data[123] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA123
out_pld_rx_data[124] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA124
out_pld_rx_data[125] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA125
out_pld_rx_data[126] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA126
out_pld_rx_data[127] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA127
out_pld_rx_prbs_done <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_PRBS_DONE
out_pld_rx_prbs_err <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_PRBS_ERR
out_pld_test_data[0] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA
out_pld_test_data[1] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA1
out_pld_test_data[2] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA2
out_pld_test_data[3] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA3
out_pld_test_data[4] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA4
out_pld_test_data[5] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA5
out_pld_test_data[6] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA6
out_pld_test_data[7] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA7
out_pld_test_data[8] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA8
out_pld_test_data[9] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA9
out_pld_test_data[10] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA10
out_pld_test_data[11] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA11
out_pld_test_data[12] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA12
out_pld_test_data[13] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA13
out_pld_test_data[14] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA14
out_pld_test_data[15] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA15
out_pld_test_data[16] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA16
out_pld_test_data[17] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA17
out_pld_test_data[18] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA18
out_pld_test_data[19] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA19
out_pld_uhsif_lock <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_UHSIF_LOCK
out_pld_uhsif_tx_clk_out <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_UHSIF_TX_CLK_OUT
out_pma_adapt_start <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_ADAPT_START
out_pma_atpg_los_en_n <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_ATPG_LOS_EN_N
out_pma_csr_test_dis <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CSR_TEST_DIS
out_pma_current_coeff[0] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF
out_pma_current_coeff[1] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF1
out_pma_current_coeff[2] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF2
out_pma_current_coeff[3] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF3
out_pma_current_coeff[4] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF4
out_pma_current_coeff[5] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF5
out_pma_current_coeff[6] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF6
out_pma_current_coeff[7] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF7
out_pma_current_coeff[8] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF8
out_pma_current_coeff[9] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF9
out_pma_current_coeff[10] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF10
out_pma_current_coeff[11] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF11
out_pma_current_coeff[12] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF12
out_pma_current_coeff[13] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF13
out_pma_current_coeff[14] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF14
out_pma_current_coeff[15] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF15
out_pma_current_coeff[16] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF16
out_pma_current_coeff[17] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF17
out_pma_current_rxpreset[0] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_RXPRESET
out_pma_current_rxpreset[1] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_RXPRESET1
out_pma_current_rxpreset[2] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_RXPRESET2
out_pma_early_eios <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_EARLY_EIOS
out_pma_eye_monitor[0] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_PMA_EYE_MONITOR
out_pma_eye_monitor[1] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_PMA_EYE_MONITOR1
out_pma_eye_monitor[2] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_PMA_EYE_MONITOR2
out_pma_eye_monitor[3] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_PMA_EYE_MONITOR3
out_pma_eye_monitor[4] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_PMA_EYE_MONITOR4
out_pma_eye_monitor[5] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_PMA_EYE_MONITOR5
out_pma_interface_select[0] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_INTERFACE_SELECT
out_pma_interface_select[1] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_INTERFACE_SELECT1
out_pma_ltd_b <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_LTD_B
out_pma_ltr <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_LTR
out_pma_nfrzdrv <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_NFRZDRV
out_pma_nrpi_freeze <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_NRPI_FREEZE
out_pma_pcie_switch[0] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_PCIE_SWITCH
out_pma_pcie_switch[1] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_PCIE_SWITCH1
out_pma_ppm_lock <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_PPM_LOCK
out_pma_reserved_out[0] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_RESERVED_OUT
out_pma_reserved_out[1] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_RESERVED_OUT1
out_pma_reserved_out[2] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_RESERVED_OUT2
out_pma_reserved_out[3] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_RESERVED_OUT3
out_pma_reserved_out[4] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_RESERVED_OUT4
out_pma_rs_lpbk_b <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_RS_LPBK_B
out_pma_rx_clkslip <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_PMA_RX_CLKSLIP
out_pma_rx_qpi_pullup <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_RX_QPI_PULLUP
out_pma_rxpma_rstb <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_PMA_RXPMA_RSTB
out_pma_scan_mode_n <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_SCAN_MODE_N
out_pma_scan_shift_n <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_SCAN_SHIFT_N
out_pma_tx_bitslip <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_TX_BITSLIP
out_pma_tx_bonding_rstb <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_TX_BONDING_RSTB
out_pma_tx_elec_idle <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_ELEC_IDLE
out_pma_tx_pma_data[0] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA
out_pma_tx_pma_data[1] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA1
out_pma_tx_pma_data[2] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA2
out_pma_tx_pma_data[3] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA3
out_pma_tx_pma_data[4] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA4
out_pma_tx_pma_data[5] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA5
out_pma_tx_pma_data[6] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA6
out_pma_tx_pma_data[7] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA7
out_pma_tx_pma_data[8] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA8
out_pma_tx_pma_data[9] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA9
out_pma_tx_pma_data[10] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA10
out_pma_tx_pma_data[11] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA11
out_pma_tx_pma_data[12] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA12
out_pma_tx_pma_data[13] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA13
out_pma_tx_pma_data[14] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA14
out_pma_tx_pma_data[15] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA15
out_pma_tx_pma_data[16] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA16
out_pma_tx_pma_data[17] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA17
out_pma_tx_pma_data[18] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA18
out_pma_tx_pma_data[19] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA19
out_pma_tx_pma_data[20] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA20
out_pma_tx_pma_data[21] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA21
out_pma_tx_pma_data[22] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA22
out_pma_tx_pma_data[23] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA23
out_pma_tx_pma_data[24] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA24
out_pma_tx_pma_data[25] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA25
out_pma_tx_pma_data[26] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA26
out_pma_tx_pma_data[27] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA27
out_pma_tx_pma_data[28] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA28
out_pma_tx_pma_data[29] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA29
out_pma_tx_pma_data[30] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA30
out_pma_tx_pma_data[31] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA31
out_pma_tx_pma_data[32] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA32
out_pma_tx_pma_data[33] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA33
out_pma_tx_pma_data[34] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA34
out_pma_tx_pma_data[35] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA35
out_pma_tx_pma_data[36] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA36
out_pma_tx_pma_data[37] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA37
out_pma_tx_pma_data[38] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA38
out_pma_tx_pma_data[39] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA39
out_pma_tx_pma_data[40] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA40
out_pma_tx_pma_data[41] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA41
out_pma_tx_pma_data[42] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA42
out_pma_tx_pma_data[43] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA43
out_pma_tx_pma_data[44] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA44
out_pma_tx_pma_data[45] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA45
out_pma_tx_pma_data[46] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA46
out_pma_tx_pma_data[47] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA47
out_pma_tx_pma_data[48] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA48
out_pma_tx_pma_data[49] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA49
out_pma_tx_pma_data[50] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA50
out_pma_tx_pma_data[51] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA51
out_pma_tx_pma_data[52] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA52
out_pma_tx_pma_data[53] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA53
out_pma_tx_pma_data[54] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA54
out_pma_tx_pma_data[55] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA55
out_pma_tx_pma_data[56] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA56
out_pma_tx_pma_data[57] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA57
out_pma_tx_pma_data[58] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA58
out_pma_tx_pma_data[59] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA59
out_pma_tx_pma_data[60] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA60
out_pma_tx_pma_data[61] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA61
out_pma_tx_pma_data[62] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA62
out_pma_tx_pma_data[63] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA63
out_pma_tx_qpi_pulldn <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_TX_QPI_PULLDN
out_pma_tx_qpi_pullup <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_TX_QPI_PULLUP
out_pma_tx_txdetectrx <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_TX_TXDETECTRX
out_pma_txpma_rstb <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TXPMA_RSTB


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm
avmm_clk[0] => avmm_clk[0].IN1
avmm_reset[0] => avmm_reset[0].IN1
avmm_writedata[0] => always3.IN1
avmm_writedata[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA
avmm_writedata[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA1
avmm_writedata[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA2
avmm_writedata[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA3
avmm_writedata[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA4
avmm_writedata[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA5
avmm_writedata[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA6
avmm_writedata[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA7
avmm_address[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS
avmm_address[0] => Equal2.IN8
avmm_address[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS1
avmm_address[1] => Equal2.IN7
avmm_address[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS2
avmm_address[2] => Equal2.IN6
avmm_address[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS3
avmm_address[3] => Equal2.IN5
avmm_address[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS4
avmm_address[4] => Equal2.IN4
avmm_address[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS5
avmm_address[5] => Equal2.IN3
avmm_address[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS6
avmm_address[6] => Equal2.IN2
avmm_address[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS7
avmm_address[7] => Equal2.IN1
avmm_address[8] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS8
avmm_address[8] => Equal2.IN0
avmm_write[0] => always3.IN1
avmm_write[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITE
avmm_read[0] => always2.IN1
avmm_read[0] => avmm_waitrequest_read.IN1
avmm_read[0] => avmm_read_r[0].DATAIN
avmm_read[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMREAD
avmm_readdata[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA
avmm_readdata[1] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA1
avmm_readdata[2] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA2
avmm_readdata[3] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA3
avmm_readdata[4] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA4
avmm_readdata[5] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA5
avmm_readdata[6] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA6
avmm_readdata[7] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA7
avmm_waitrequest[0] <= avmm_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
avmm_busy[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMBUSY
hip_cal_done[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_HIPCALDONE
pld_cal_done[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_PLDCALDONE
chnl_pll_avmm_clk[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_CLKCHNL
chnl_pll_avmm_rstn[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_RSTNCHNL
chnl_pll_avmm_writedata[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL
chnl_pll_avmm_writedata[1] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL1
chnl_pll_avmm_writedata[2] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL2
chnl_pll_avmm_writedata[3] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL3
chnl_pll_avmm_writedata[4] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL4
chnl_pll_avmm_writedata[5] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL5
chnl_pll_avmm_writedata[6] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL6
chnl_pll_avmm_writedata[7] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL7
chnl_pll_avmm_address[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL
chnl_pll_avmm_address[1] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL1
chnl_pll_avmm_address[2] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL2
chnl_pll_avmm_address[3] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL3
chnl_pll_avmm_address[4] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL4
chnl_pll_avmm_address[5] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL5
chnl_pll_avmm_address[6] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL6
chnl_pll_avmm_address[7] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL7
chnl_pll_avmm_address[8] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL8
chnl_pll_avmm_write[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITECHNL
chnl_pll_avmm_read[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_READCHNL
pma_avmmreaddata_tx_ser[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL
pma_avmmreaddata_tx_ser[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL1
pma_avmmreaddata_tx_ser[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL2
pma_avmmreaddata_tx_ser[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL3
pma_avmmreaddata_tx_ser[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL4
pma_avmmreaddata_tx_ser[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL5
pma_avmmreaddata_tx_ser[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL6
pma_avmmreaddata_tx_ser[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL7
pma_avmmreaddata_tx_cgb[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL8
pma_avmmreaddata_tx_cgb[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL9
pma_avmmreaddata_tx_cgb[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL10
pma_avmmreaddata_tx_cgb[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL11
pma_avmmreaddata_tx_cgb[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL12
pma_avmmreaddata_tx_cgb[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL13
pma_avmmreaddata_tx_cgb[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL14
pma_avmmreaddata_tx_cgb[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL15
pma_avmmreaddata_tx_buf[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL16
pma_avmmreaddata_tx_buf[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL17
pma_avmmreaddata_tx_buf[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL18
pma_avmmreaddata_tx_buf[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL19
pma_avmmreaddata_tx_buf[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL20
pma_avmmreaddata_tx_buf[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL21
pma_avmmreaddata_tx_buf[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL22
pma_avmmreaddata_tx_buf[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL23
pma_avmmreaddata_rx_deser[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL24
pma_avmmreaddata_rx_deser[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL25
pma_avmmreaddata_rx_deser[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL26
pma_avmmreaddata_rx_deser[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL27
pma_avmmreaddata_rx_deser[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL28
pma_avmmreaddata_rx_deser[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL29
pma_avmmreaddata_rx_deser[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL30
pma_avmmreaddata_rx_deser[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL31
pma_avmmreaddata_rx_buf[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL32
pma_avmmreaddata_rx_buf[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL33
pma_avmmreaddata_rx_buf[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL34
pma_avmmreaddata_rx_buf[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL35
pma_avmmreaddata_rx_buf[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL36
pma_avmmreaddata_rx_buf[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL37
pma_avmmreaddata_rx_buf[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL38
pma_avmmreaddata_rx_buf[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL39
pma_avmmreaddata_rx_sd[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL40
pma_avmmreaddata_rx_sd[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL41
pma_avmmreaddata_rx_sd[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL42
pma_avmmreaddata_rx_sd[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL43
pma_avmmreaddata_rx_sd[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL44
pma_avmmreaddata_rx_sd[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL45
pma_avmmreaddata_rx_sd[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL46
pma_avmmreaddata_rx_sd[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL47
pma_avmmreaddata_rx_odi[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL48
pma_avmmreaddata_rx_odi[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL49
pma_avmmreaddata_rx_odi[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL50
pma_avmmreaddata_rx_odi[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL51
pma_avmmreaddata_rx_odi[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL52
pma_avmmreaddata_rx_odi[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL53
pma_avmmreaddata_rx_odi[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL54
pma_avmmreaddata_rx_odi[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL55
pma_avmmreaddata_rx_dfe[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL56
pma_avmmreaddata_rx_dfe[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL57
pma_avmmreaddata_rx_dfe[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL58
pma_avmmreaddata_rx_dfe[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL59
pma_avmmreaddata_rx_dfe[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL60
pma_avmmreaddata_rx_dfe[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL61
pma_avmmreaddata_rx_dfe[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL62
pma_avmmreaddata_rx_dfe[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL63
pma_avmmreaddata_cdr_pll[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL64
pma_avmmreaddata_cdr_pll[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL65
pma_avmmreaddata_cdr_pll[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL66
pma_avmmreaddata_cdr_pll[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL67
pma_avmmreaddata_cdr_pll[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL68
pma_avmmreaddata_cdr_pll[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL69
pma_avmmreaddata_cdr_pll[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL70
pma_avmmreaddata_cdr_pll[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL71
pma_avmmreaddata_cdr_refclk_select[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL72
pma_avmmreaddata_cdr_refclk_select[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL73
pma_avmmreaddata_cdr_refclk_select[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL74
pma_avmmreaddata_cdr_refclk_select[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL75
pma_avmmreaddata_cdr_refclk_select[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL76
pma_avmmreaddata_cdr_refclk_select[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL77
pma_avmmreaddata_cdr_refclk_select[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL78
pma_avmmreaddata_cdr_refclk_select[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL79
pma_avmmreaddata_pma_adapt[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL80
pma_avmmreaddata_pma_adapt[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL81
pma_avmmreaddata_pma_adapt[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL82
pma_avmmreaddata_pma_adapt[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL83
pma_avmmreaddata_pma_adapt[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL84
pma_avmmreaddata_pma_adapt[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL85
pma_avmmreaddata_pma_adapt[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL86
pma_avmmreaddata_pma_adapt[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL87
pma_blockselect_tx_ser[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT
pma_blockselect_tx_cgb[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT1
pma_blockselect_tx_buf[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT2
pma_blockselect_rx_deser[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT3
pma_blockselect_rx_buf[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT4
pma_blockselect_rx_sd[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT5
pma_blockselect_rx_odi[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT6
pma_blockselect_rx_dfe[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT7
pma_blockselect_cdr_pll[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT8
pma_blockselect_cdr_refclk_select[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT9
pma_blockselect_pma_adapt[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT10
pcs_avmmreaddata_8g_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL160
pcs_avmmreaddata_8g_rx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL161
pcs_avmmreaddata_8g_rx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL162
pcs_avmmreaddata_8g_rx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL163
pcs_avmmreaddata_8g_rx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL164
pcs_avmmreaddata_8g_rx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL165
pcs_avmmreaddata_8g_rx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL166
pcs_avmmreaddata_8g_rx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL167
pcs_avmmreaddata_pipe_gen1_2[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL168
pcs_avmmreaddata_pipe_gen1_2[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL169
pcs_avmmreaddata_pipe_gen1_2[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL170
pcs_avmmreaddata_pipe_gen1_2[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL171
pcs_avmmreaddata_pipe_gen1_2[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL172
pcs_avmmreaddata_pipe_gen1_2[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL173
pcs_avmmreaddata_pipe_gen1_2[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL174
pcs_avmmreaddata_pipe_gen1_2[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL175
pcs_avmmreaddata_8g_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL176
pcs_avmmreaddata_8g_tx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL177
pcs_avmmreaddata_8g_tx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL178
pcs_avmmreaddata_8g_tx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL179
pcs_avmmreaddata_8g_tx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL180
pcs_avmmreaddata_8g_tx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL181
pcs_avmmreaddata_8g_tx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL182
pcs_avmmreaddata_8g_tx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL183
pcs_avmmreaddata_10g_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL184
pcs_avmmreaddata_10g_rx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL185
pcs_avmmreaddata_10g_rx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL186
pcs_avmmreaddata_10g_rx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL187
pcs_avmmreaddata_10g_rx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL188
pcs_avmmreaddata_10g_rx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL189
pcs_avmmreaddata_10g_rx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL190
pcs_avmmreaddata_10g_rx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL191
pcs_avmmreaddata_10g_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL192
pcs_avmmreaddata_10g_tx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL193
pcs_avmmreaddata_10g_tx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL194
pcs_avmmreaddata_10g_tx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL195
pcs_avmmreaddata_10g_tx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL196
pcs_avmmreaddata_10g_tx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL197
pcs_avmmreaddata_10g_tx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL198
pcs_avmmreaddata_10g_tx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL199
pcs_avmmreaddata_gen3_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL200
pcs_avmmreaddata_gen3_rx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL201
pcs_avmmreaddata_gen3_rx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL202
pcs_avmmreaddata_gen3_rx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL203
pcs_avmmreaddata_gen3_rx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL204
pcs_avmmreaddata_gen3_rx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL205
pcs_avmmreaddata_gen3_rx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL206
pcs_avmmreaddata_gen3_rx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL207
pcs_avmmreaddata_pipe_gen3[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL208
pcs_avmmreaddata_pipe_gen3[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL209
pcs_avmmreaddata_pipe_gen3[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL210
pcs_avmmreaddata_pipe_gen3[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL211
pcs_avmmreaddata_pipe_gen3[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL212
pcs_avmmreaddata_pipe_gen3[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL213
pcs_avmmreaddata_pipe_gen3[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL214
pcs_avmmreaddata_pipe_gen3[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL215
pcs_avmmreaddata_gen3_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL216
pcs_avmmreaddata_gen3_tx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL217
pcs_avmmreaddata_gen3_tx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL218
pcs_avmmreaddata_gen3_tx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL219
pcs_avmmreaddata_gen3_tx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL220
pcs_avmmreaddata_gen3_tx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL221
pcs_avmmreaddata_gen3_tx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL222
pcs_avmmreaddata_gen3_tx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL223
pcs_avmmreaddata_krfec_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL224
pcs_avmmreaddata_krfec_rx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL225
pcs_avmmreaddata_krfec_rx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL226
pcs_avmmreaddata_krfec_rx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL227
pcs_avmmreaddata_krfec_rx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL228
pcs_avmmreaddata_krfec_rx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL229
pcs_avmmreaddata_krfec_rx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL230
pcs_avmmreaddata_krfec_rx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL231
pcs_avmmreaddata_krfec_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL232
pcs_avmmreaddata_krfec_tx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL233
pcs_avmmreaddata_krfec_tx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL234
pcs_avmmreaddata_krfec_tx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL235
pcs_avmmreaddata_krfec_tx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL236
pcs_avmmreaddata_krfec_tx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL237
pcs_avmmreaddata_krfec_tx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL238
pcs_avmmreaddata_krfec_tx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL239
pcs_avmmreaddata_fifo_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL240
pcs_avmmreaddata_fifo_rx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL241
pcs_avmmreaddata_fifo_rx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL242
pcs_avmmreaddata_fifo_rx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL243
pcs_avmmreaddata_fifo_rx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL244
pcs_avmmreaddata_fifo_rx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL245
pcs_avmmreaddata_fifo_rx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL246
pcs_avmmreaddata_fifo_rx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL247
pcs_avmmreaddata_fifo_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL248
pcs_avmmreaddata_fifo_tx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL249
pcs_avmmreaddata_fifo_tx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL250
pcs_avmmreaddata_fifo_tx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL251
pcs_avmmreaddata_fifo_tx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL252
pcs_avmmreaddata_fifo_tx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL253
pcs_avmmreaddata_fifo_tx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL254
pcs_avmmreaddata_fifo_tx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL255
pcs_avmmreaddata_rx_pcs_pld_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL256
pcs_avmmreaddata_rx_pcs_pld_if[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL257
pcs_avmmreaddata_rx_pcs_pld_if[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL258
pcs_avmmreaddata_rx_pcs_pld_if[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL259
pcs_avmmreaddata_rx_pcs_pld_if[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL260
pcs_avmmreaddata_rx_pcs_pld_if[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL261
pcs_avmmreaddata_rx_pcs_pld_if[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL262
pcs_avmmreaddata_rx_pcs_pld_if[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL263
pcs_avmmreaddata_com_pcs_pld_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL264
pcs_avmmreaddata_com_pcs_pld_if[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL265
pcs_avmmreaddata_com_pcs_pld_if[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL266
pcs_avmmreaddata_com_pcs_pld_if[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL267
pcs_avmmreaddata_com_pcs_pld_if[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL268
pcs_avmmreaddata_com_pcs_pld_if[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL269
pcs_avmmreaddata_com_pcs_pld_if[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL270
pcs_avmmreaddata_com_pcs_pld_if[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL271
pcs_avmmreaddata_tx_pcs_pld_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL272
pcs_avmmreaddata_tx_pcs_pld_if[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL273
pcs_avmmreaddata_tx_pcs_pld_if[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL274
pcs_avmmreaddata_tx_pcs_pld_if[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL275
pcs_avmmreaddata_tx_pcs_pld_if[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL276
pcs_avmmreaddata_tx_pcs_pld_if[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL277
pcs_avmmreaddata_tx_pcs_pld_if[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL278
pcs_avmmreaddata_tx_pcs_pld_if[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL279
pcs_avmmreaddata_rx_pcs_pma_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL280
pcs_avmmreaddata_rx_pcs_pma_if[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL281
pcs_avmmreaddata_rx_pcs_pma_if[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL282
pcs_avmmreaddata_rx_pcs_pma_if[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL283
pcs_avmmreaddata_rx_pcs_pma_if[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL284
pcs_avmmreaddata_rx_pcs_pma_if[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL285
pcs_avmmreaddata_rx_pcs_pma_if[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL286
pcs_avmmreaddata_rx_pcs_pma_if[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL287
pcs_avmmreaddata_com_pcs_pma_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL288
pcs_avmmreaddata_com_pcs_pma_if[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL289
pcs_avmmreaddata_com_pcs_pma_if[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL290
pcs_avmmreaddata_com_pcs_pma_if[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL291
pcs_avmmreaddata_com_pcs_pma_if[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL292
pcs_avmmreaddata_com_pcs_pma_if[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL293
pcs_avmmreaddata_com_pcs_pma_if[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL294
pcs_avmmreaddata_com_pcs_pma_if[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL295
pcs_avmmreaddata_tx_pcs_pma_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL296
pcs_avmmreaddata_tx_pcs_pma_if[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL297
pcs_avmmreaddata_tx_pcs_pma_if[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL298
pcs_avmmreaddata_tx_pcs_pma_if[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL299
pcs_avmmreaddata_tx_pcs_pma_if[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL300
pcs_avmmreaddata_tx_pcs_pma_if[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL301
pcs_avmmreaddata_tx_pcs_pma_if[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL302
pcs_avmmreaddata_tx_pcs_pma_if[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL303
pcs_blockselect_8g_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT20
pcs_blockselect_pipe_gen1_2[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT21
pcs_blockselect_8g_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT22
pcs_blockselect_10g_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT23
pcs_blockselect_10g_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT24
pcs_blockselect_gen3_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT25
pcs_blockselect_pipe_gen3[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT26
pcs_blockselect_gen3_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT27
pcs_blockselect_krfec_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT28
pcs_blockselect_krfec_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT29
pcs_blockselect_fifo_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT30
pcs_blockselect_fifo_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT31
pcs_blockselect_rx_pcs_pld_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT32
pcs_blockselect_com_pcs_pld_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT33
pcs_blockselect_tx_pcs_pld_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT34
pcs_blockselect_rx_pcs_pma_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT35
pcs_blockselect_com_pcs_pma_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT36
pcs_blockselect_tx_pcs_pma_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT37
pll_avmmreaddata_lc_pll[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL400
pll_avmmreaddata_lc_pll[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL401
pll_avmmreaddata_lc_pll[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL402
pll_avmmreaddata_lc_pll[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL403
pll_avmmreaddata_lc_pll[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL404
pll_avmmreaddata_lc_pll[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL405
pll_avmmreaddata_lc_pll[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL406
pll_avmmreaddata_lc_pll[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL407
pll_avmmreaddata_lc_refclk_select[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL408
pll_avmmreaddata_lc_refclk_select[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL409
pll_avmmreaddata_lc_refclk_select[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL410
pll_avmmreaddata_lc_refclk_select[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL411
pll_avmmreaddata_lc_refclk_select[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL412
pll_avmmreaddata_lc_refclk_select[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL413
pll_avmmreaddata_lc_refclk_select[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL414
pll_avmmreaddata_lc_refclk_select[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL415
pll_avmmreaddata_cgb_master[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL416
pll_avmmreaddata_cgb_master[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL417
pll_avmmreaddata_cgb_master[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL418
pll_avmmreaddata_cgb_master[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL419
pll_avmmreaddata_cgb_master[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL420
pll_avmmreaddata_cgb_master[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL421
pll_avmmreaddata_cgb_master[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL422
pll_avmmreaddata_cgb_master[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL423
pll_avmmreaddata_cmu_fpll[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL424
pll_avmmreaddata_cmu_fpll[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL425
pll_avmmreaddata_cmu_fpll[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL426
pll_avmmreaddata_cmu_fpll[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL427
pll_avmmreaddata_cmu_fpll[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL428
pll_avmmreaddata_cmu_fpll[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL429
pll_avmmreaddata_cmu_fpll[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL430
pll_avmmreaddata_cmu_fpll[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL431
pll_avmmreaddata_cmu_fpll_refclk_select[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL432
pll_avmmreaddata_cmu_fpll_refclk_select[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL433
pll_avmmreaddata_cmu_fpll_refclk_select[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL434
pll_avmmreaddata_cmu_fpll_refclk_select[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL435
pll_avmmreaddata_cmu_fpll_refclk_select[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL436
pll_avmmreaddata_cmu_fpll_refclk_select[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL437
pll_avmmreaddata_cmu_fpll_refclk_select[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL438
pll_avmmreaddata_cmu_fpll_refclk_select[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL439
pll_blockselect_lc_pll[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT50
pll_blockselect_lc_refclk_select[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT51
pll_blockselect_cgb_master[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT52
pll_blockselect_cmu_fpll[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT53
pll_blockselect_cmu_fpll_refclk_select[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT54


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst
clk => resync_chains[0].sync_r[0].CLK
clk => resync_chains[0].sync_r[1].CLK
reset => resync_chains[0].sync_r[0].PRESET
reset => resync_chains[0].sync_r[1].PRESET
d[0] => resync_chains[0].sync_r[0].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|altera_transceiver_reset_endpoint:g_xcvr_native_insts[3].g_analog_resets_default.g_tre_tx_endpoint.reset_endpoint_tx
tre_reset_req => tre_reset_req.IN1
tre_reset_in <= altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst.tre_reset_in


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|altera_transceiver_reset_endpoint:g_xcvr_native_insts[3].g_analog_resets_default.g_tre_tx_endpoint.reset_endpoint_tx|altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst
tre_reset_req => altera_fabric_endpoint:ep.send[0]
tre_reset_in <= altera_fabric_endpoint:ep.receive[0]
clk_in => altera_fabric_endpoint:ep.send[1]


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|altera_transceiver_reset_endpoint:g_xcvr_native_insts[3].g_analog_resets_default.g_tre_tx_endpoint.reset_endpoint_tx|altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst|altera_fabric_endpoint:ep
send[0] => fabric_send[0].DATAIN
send[1] => fabric_send[1].DATAIN
receive[0] <= fabric_receive[0].DB_MAX_OUTPUT_PORT_TYPE
fabric_send[0] <= send[0].DB_MAX_OUTPUT_PORT_TYPE
fabric_send[1] <= send[1].DB_MAX_OUTPUT_PORT_TYPE
fabric_receive[0] => receive[0].DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|altera_transceiver_reset_endpoint:g_xcvr_native_insts[3].g_analog_resets_default.g_tre_rx_endpoint.reset_endpoint_rx
tre_reset_req => tre_reset_req.IN1
tre_reset_in <= altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst.tre_reset_in


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|altera_transceiver_reset_endpoint:g_xcvr_native_insts[3].g_analog_resets_default.g_tre_rx_endpoint.reset_endpoint_rx|altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst
tre_reset_req => altera_fabric_endpoint:ep.send[0]
tre_reset_in <= altera_fabric_endpoint:ep.receive[0]
clk_in => altera_fabric_endpoint:ep.send[1]


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|altera_transceiver_reset_endpoint:g_xcvr_native_insts[3].g_analog_resets_default.g_tre_rx_endpoint.reset_endpoint_rx|altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst|altera_fabric_endpoint:ep
send[0] => fabric_send[0].DATAIN
send[1] => fabric_send[1].DATAIN
receive[0] <= fabric_receive[0].DB_MAX_OUTPUT_PORT_TYPE
fabric_send[0] <= send[0].DB_MAX_OUTPUT_PORT_TYPE
fabric_send[1] <= send[1].DB_MAX_OUTPUT_PORT_TYPE
fabric_receive[0] => receive[0].DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst
in_adapt_start => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_adapt_start
in_clk_cdr_b => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clk_cdr_b
in_clk_cdr_t => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clk_cdr_t
in_clk_fpll_b => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clk_fpll_b
in_clk_fpll_t => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clk_fpll_t
in_clk_lc_b => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clk_lc_b
in_clk_lc_hs => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clk_lc_hs
in_clk_lc_t => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clk_lc_t
in_clkb_cdr_b => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clkb_cdr_b
in_clkb_cdr_t => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clkb_cdr_t
in_clkb_fpll_b => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clkb_fpll_b
in_clkb_fpll_t => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clkb_fpll_t
in_clkb_lc_b => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clkb_lc_b
in_clkb_lc_hs => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clkb_lc_hs
in_clkb_lc_t => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_clkb_lc_t
in_cpulse_x6_dn_bus[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_x6_dn_bus[0]
in_cpulse_x6_dn_bus[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_x6_dn_bus[1]
in_cpulse_x6_dn_bus[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_x6_dn_bus[2]
in_cpulse_x6_dn_bus[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_x6_dn_bus[3]
in_cpulse_x6_dn_bus[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_x6_dn_bus[4]
in_cpulse_x6_dn_bus[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_x6_dn_bus[5]
in_cpulse_x6_up_bus[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_x6_up_bus[0]
in_cpulse_x6_up_bus[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_x6_up_bus[1]
in_cpulse_x6_up_bus[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_x6_up_bus[2]
in_cpulse_x6_up_bus[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_x6_up_bus[3]
in_cpulse_x6_up_bus[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_x6_up_bus[4]
in_cpulse_x6_up_bus[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_x6_up_bus[5]
in_cpulse_xn_dn_bus[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_xn_dn_bus[0]
in_cpulse_xn_dn_bus[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_xn_dn_bus[1]
in_cpulse_xn_dn_bus[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_xn_dn_bus[2]
in_cpulse_xn_dn_bus[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_xn_dn_bus[3]
in_cpulse_xn_dn_bus[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_xn_dn_bus[4]
in_cpulse_xn_dn_bus[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_xn_dn_bus[5]
in_cpulse_xn_up_bus[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_xn_up_bus[0]
in_cpulse_xn_up_bus[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_xn_up_bus[1]
in_cpulse_xn_up_bus[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_xn_up_bus[2]
in_cpulse_xn_up_bus[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_xn_up_bus[3]
in_cpulse_xn_up_bus[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_xn_up_bus[4]
in_cpulse_xn_up_bus[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_cpulse_xn_up_bus[5]
in_i_rxpreset[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_i_rxpreset[0]
in_i_rxpreset[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_i_rxpreset[1]
in_i_rxpreset[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_i_rxpreset[2]
in_pcie_sw_done_master_in[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pcie_sw_done_master_in[0]
in_pcie_sw_done_master_in[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pcie_sw_done_master_in[1]
in_ref_iqclk[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_ref_iqclk[0]
in_ref_iqclk[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_ref_iqclk[1]
in_ref_iqclk[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_ref_iqclk[2]
in_ref_iqclk[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_ref_iqclk[3]
in_ref_iqclk[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_ref_iqclk[4]
in_ref_iqclk[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_ref_iqclk[5]
in_ref_iqclk[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_ref_iqclk[6]
in_ref_iqclk[7] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_ref_iqclk[7]
in_ref_iqclk[8] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_ref_iqclk[8]
in_ref_iqclk[9] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_ref_iqclk[9]
in_ref_iqclk[10] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_ref_iqclk[10]
in_ref_iqclk[11] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_ref_iqclk[11]
in_rx_n => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_rx_n
in_rx_p => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_rx_p
out_clk_divrx_iqtxrx <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_clk_divrx_iqtxrx
out_clk_divtx_iqtxrx <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_clk_divtx_iqtxrx
out_pcie_sw_master[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pcie_sw_master[0]
out_pcie_sw_master[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pcie_sw_master[1]
out_tx_n <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_tx_n
out_tx_p <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_tx_p
in_bond_pcs10g_in_bot[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs10g_in_bot[0]
in_bond_pcs10g_in_bot[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs10g_in_bot[1]
in_bond_pcs10g_in_bot[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs10g_in_bot[2]
in_bond_pcs10g_in_bot[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs10g_in_bot[3]
in_bond_pcs10g_in_bot[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs10g_in_bot[4]
in_bond_pcs10g_in_top[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs10g_in_top[0]
in_bond_pcs10g_in_top[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs10g_in_top[1]
in_bond_pcs10g_in_top[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs10g_in_top[2]
in_bond_pcs10g_in_top[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs10g_in_top[3]
in_bond_pcs10g_in_top[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs10g_in_top[4]
in_bond_pcs8g_in_bot[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[0]
in_bond_pcs8g_in_bot[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[1]
in_bond_pcs8g_in_bot[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[2]
in_bond_pcs8g_in_bot[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[3]
in_bond_pcs8g_in_bot[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[4]
in_bond_pcs8g_in_bot[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[5]
in_bond_pcs8g_in_bot[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[6]
in_bond_pcs8g_in_bot[7] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[7]
in_bond_pcs8g_in_bot[8] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[8]
in_bond_pcs8g_in_bot[9] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[9]
in_bond_pcs8g_in_bot[10] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[10]
in_bond_pcs8g_in_bot[11] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[11]
in_bond_pcs8g_in_bot[12] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_bot[12]
in_bond_pcs8g_in_top[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[0]
in_bond_pcs8g_in_top[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[1]
in_bond_pcs8g_in_top[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[2]
in_bond_pcs8g_in_top[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[3]
in_bond_pcs8g_in_top[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[4]
in_bond_pcs8g_in_top[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[5]
in_bond_pcs8g_in_top[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[6]
in_bond_pcs8g_in_top[7] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[7]
in_bond_pcs8g_in_top[8] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[8]
in_bond_pcs8g_in_top[9] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[9]
in_bond_pcs8g_in_top[10] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[10]
in_bond_pcs8g_in_top[11] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[11]
in_bond_pcs8g_in_top[12] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pcs8g_in_top[12]
in_bond_pmaif_in_bot[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[0]
in_bond_pmaif_in_bot[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[1]
in_bond_pmaif_in_bot[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[2]
in_bond_pmaif_in_bot[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[3]
in_bond_pmaif_in_bot[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[4]
in_bond_pmaif_in_bot[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[5]
in_bond_pmaif_in_bot[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[6]
in_bond_pmaif_in_bot[7] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[7]
in_bond_pmaif_in_bot[8] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[8]
in_bond_pmaif_in_bot[9] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[9]
in_bond_pmaif_in_bot[10] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[10]
in_bond_pmaif_in_bot[11] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_bot[11]
in_bond_pmaif_in_top[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[0]
in_bond_pmaif_in_top[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[1]
in_bond_pmaif_in_top[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[2]
in_bond_pmaif_in_top[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[3]
in_bond_pmaif_in_top[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[4]
in_bond_pmaif_in_top[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[5]
in_bond_pmaif_in_top[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[6]
in_bond_pmaif_in_top[7] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[7]
in_bond_pmaif_in_top[8] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[8]
in_bond_pmaif_in_top[9] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[9]
in_bond_pmaif_in_top[10] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[10]
in_bond_pmaif_in_top[11] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_bond_pmaif_in_top[11]
in_hip_tx_data[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[0]
in_hip_tx_data[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[1]
in_hip_tx_data[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[2]
in_hip_tx_data[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[3]
in_hip_tx_data[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[4]
in_hip_tx_data[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[5]
in_hip_tx_data[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[6]
in_hip_tx_data[7] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[7]
in_hip_tx_data[8] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[8]
in_hip_tx_data[9] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[9]
in_hip_tx_data[10] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[10]
in_hip_tx_data[11] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[11]
in_hip_tx_data[12] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[12]
in_hip_tx_data[13] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[13]
in_hip_tx_data[14] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[14]
in_hip_tx_data[15] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[15]
in_hip_tx_data[16] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[16]
in_hip_tx_data[17] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[17]
in_hip_tx_data[18] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[18]
in_hip_tx_data[19] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[19]
in_hip_tx_data[20] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[20]
in_hip_tx_data[21] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[21]
in_hip_tx_data[22] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[22]
in_hip_tx_data[23] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[23]
in_hip_tx_data[24] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[24]
in_hip_tx_data[25] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[25]
in_hip_tx_data[26] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[26]
in_hip_tx_data[27] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[27]
in_hip_tx_data[28] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[28]
in_hip_tx_data[29] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[29]
in_hip_tx_data[30] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[30]
in_hip_tx_data[31] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[31]
in_hip_tx_data[32] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[32]
in_hip_tx_data[33] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[33]
in_hip_tx_data[34] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[34]
in_hip_tx_data[35] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[35]
in_hip_tx_data[36] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[36]
in_hip_tx_data[37] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[37]
in_hip_tx_data[38] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[38]
in_hip_tx_data[39] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[39]
in_hip_tx_data[40] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[40]
in_hip_tx_data[41] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[41]
in_hip_tx_data[42] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[42]
in_hip_tx_data[43] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[43]
in_hip_tx_data[44] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[44]
in_hip_tx_data[45] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[45]
in_hip_tx_data[46] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[46]
in_hip_tx_data[47] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[47]
in_hip_tx_data[48] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[48]
in_hip_tx_data[49] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[49]
in_hip_tx_data[50] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[50]
in_hip_tx_data[51] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[51]
in_hip_tx_data[52] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[52]
in_hip_tx_data[53] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[53]
in_hip_tx_data[54] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[54]
in_hip_tx_data[55] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[55]
in_hip_tx_data[56] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[56]
in_hip_tx_data[57] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[57]
in_hip_tx_data[58] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[58]
in_hip_tx_data[59] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[59]
in_hip_tx_data[60] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[60]
in_hip_tx_data[61] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[61]
in_hip_tx_data[62] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[62]
in_hip_tx_data[63] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_hip_tx_data[63]
in_pld_10g_krfec_rx_clr_errblk_cnt => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_krfec_rx_clr_errblk_cnt
in_pld_10g_krfec_rx_pld_rst_n => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_krfec_rx_pld_rst_n
in_pld_10g_krfec_tx_pld_rst_n => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_krfec_tx_pld_rst_n
in_pld_10g_rx_align_clr => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_rx_align_clr
in_pld_10g_rx_clr_ber_count => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_rx_clr_ber_count
in_pld_10g_rx_rd_en => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_rx_rd_en
in_pld_10g_tx_bitslip[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_tx_bitslip[0]
in_pld_10g_tx_bitslip[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_tx_bitslip[1]
in_pld_10g_tx_bitslip[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_tx_bitslip[2]
in_pld_10g_tx_bitslip[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_tx_bitslip[3]
in_pld_10g_tx_bitslip[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_tx_bitslip[4]
in_pld_10g_tx_bitslip[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_tx_bitslip[5]
in_pld_10g_tx_bitslip[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_tx_bitslip[6]
in_pld_10g_tx_burst_en => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_tx_burst_en
in_pld_10g_tx_data_valid => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_tx_data_valid
in_pld_10g_tx_diag_status[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_tx_diag_status[0]
in_pld_10g_tx_diag_status[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_tx_diag_status[1]
in_pld_10g_tx_wordslip => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_10g_tx_wordslip
in_pld_8g_a1a2_size => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_a1a2_size
in_pld_8g_bitloc_rev_en => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_bitloc_rev_en
in_pld_8g_byte_rev_en => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_byte_rev_en
in_pld_8g_eidleinfersel[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_eidleinfersel[0]
in_pld_8g_eidleinfersel[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_eidleinfersel[1]
in_pld_8g_eidleinfersel[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_eidleinfersel[2]
in_pld_8g_encdt => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_encdt
in_pld_8g_g3_rx_pld_rst_n => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_g3_rx_pld_rst_n
in_pld_8g_g3_tx_pld_rst_n => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_g3_tx_pld_rst_n
in_pld_8g_rddisable_tx => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_rddisable_tx
in_pld_8g_rdenable_rx => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_rdenable_rx
in_pld_8g_refclk_dig2 => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_refclk_dig2
in_pld_8g_rxpolarity => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_rxpolarity
in_pld_8g_tx_boundary_sel[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_tx_boundary_sel[0]
in_pld_8g_tx_boundary_sel[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_tx_boundary_sel[1]
in_pld_8g_tx_boundary_sel[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_tx_boundary_sel[2]
in_pld_8g_tx_boundary_sel[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_tx_boundary_sel[3]
in_pld_8g_tx_boundary_sel[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_tx_boundary_sel[4]
in_pld_8g_wrdisable_rx => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_wrdisable_rx
in_pld_8g_wrenable_tx => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_8g_wrenable_tx
in_pld_atpg_los_en_n => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_atpg_los_en_n
in_pld_bitslip => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_bitslip
in_pld_g3_current_coeff[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[0]
in_pld_g3_current_coeff[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[1]
in_pld_g3_current_coeff[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[2]
in_pld_g3_current_coeff[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[3]
in_pld_g3_current_coeff[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[4]
in_pld_g3_current_coeff[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[5]
in_pld_g3_current_coeff[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[6]
in_pld_g3_current_coeff[7] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[7]
in_pld_g3_current_coeff[8] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[8]
in_pld_g3_current_coeff[9] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[9]
in_pld_g3_current_coeff[10] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[10]
in_pld_g3_current_coeff[11] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[11]
in_pld_g3_current_coeff[12] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[12]
in_pld_g3_current_coeff[13] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[13]
in_pld_g3_current_coeff[14] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[14]
in_pld_g3_current_coeff[15] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[15]
in_pld_g3_current_coeff[16] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[16]
in_pld_g3_current_coeff[17] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_coeff[17]
in_pld_g3_current_rxpreset[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_rxpreset[0]
in_pld_g3_current_rxpreset[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_rxpreset[1]
in_pld_g3_current_rxpreset[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_g3_current_rxpreset[2]
in_pld_ltr => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_ltr
in_pld_mem_krfec_atpg_rst_n => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_mem_krfec_atpg_rst_n
in_pld_partial_reconfig => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_partial_reconfig
in_pld_pcs_refclk_dig => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pcs_refclk_dig
in_pld_pma_adapt_start => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_adapt_start
in_pld_pma_early_eios => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_early_eios
in_pld_pma_eye_monitor[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_eye_monitor[0]
in_pld_pma_eye_monitor[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_eye_monitor[1]
in_pld_pma_eye_monitor[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_eye_monitor[2]
in_pld_pma_eye_monitor[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_eye_monitor[3]
in_pld_pma_eye_monitor[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_eye_monitor[4]
in_pld_pma_eye_monitor[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_eye_monitor[5]
in_pld_pma_ltd_b => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_ltd_b
in_pld_pma_pcie_switch[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_pcie_switch[0]
in_pld_pma_pcie_switch[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_pcie_switch[1]
in_pld_pma_ppm_lock => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_ppm_lock
in_pld_pma_reserved_out[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_reserved_out[0]
in_pld_pma_reserved_out[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_reserved_out[1]
in_pld_pma_reserved_out[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_reserved_out[2]
in_pld_pma_reserved_out[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_reserved_out[3]
in_pld_pma_reserved_out[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_reserved_out[4]
in_pld_pma_rs_lpbk_b => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_rs_lpbk_b
in_pld_pma_rx_qpi_pullup => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_rx_qpi_pullup
in_pld_pma_rxpma_rstb => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_rxpma_rstb
in_pld_pma_tx_bitslip => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_tx_bitslip
in_pld_pma_tx_bonding_rstb => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_tx_bonding_rstb
in_pld_pma_tx_qpi_pulldn => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_tx_qpi_pulldn
in_pld_pma_tx_qpi_pullup => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_tx_qpi_pullup
in_pld_pma_txdetectrx => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_txdetectrx
in_pld_pma_txpma_rstb => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pma_txpma_rstb
in_pld_pmaif_rx_pld_rst_n => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pmaif_rx_pld_rst_n
in_pld_pmaif_rxclkslip => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pmaif_rxclkslip
in_pld_pmaif_tx_pld_rst_n => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_pmaif_tx_pld_rst_n
in_pld_polinv_rx => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_polinv_rx
in_pld_polinv_tx => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_polinv_tx
in_pld_rate[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_rate[0]
in_pld_rate[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_rate[1]
in_pld_reserved_in[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_reserved_in[0]
in_pld_reserved_in[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_reserved_in[1]
in_pld_reserved_in[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_reserved_in[2]
in_pld_reserved_in[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_reserved_in[3]
in_pld_reserved_in[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_reserved_in[4]
in_pld_reserved_in[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_reserved_in[5]
in_pld_reserved_in[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_reserved_in[6]
in_pld_reserved_in[7] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_reserved_in[7]
in_pld_reserved_in[8] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_reserved_in[8]
in_pld_reserved_in[9] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_reserved_in[9]
in_pld_rx_clk => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_rx_clk
in_pld_rx_prbs_err_clr => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_rx_prbs_err_clr
in_pld_syncsm_en => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_syncsm_en
in_pld_tx_clk => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_clk
in_pld_tx_control[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[0]
in_pld_tx_control[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[1]
in_pld_tx_control[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[2]
in_pld_tx_control[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[3]
in_pld_tx_control[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[4]
in_pld_tx_control[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[5]
in_pld_tx_control[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[6]
in_pld_tx_control[7] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[7]
in_pld_tx_control[8] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[8]
in_pld_tx_control[9] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[9]
in_pld_tx_control[10] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[10]
in_pld_tx_control[11] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[11]
in_pld_tx_control[12] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[12]
in_pld_tx_control[13] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[13]
in_pld_tx_control[14] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[14]
in_pld_tx_control[15] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[15]
in_pld_tx_control[16] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[16]
in_pld_tx_control[17] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_control[17]
in_pld_tx_data[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[0]
in_pld_tx_data[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[1]
in_pld_tx_data[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[2]
in_pld_tx_data[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[3]
in_pld_tx_data[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[4]
in_pld_tx_data[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[5]
in_pld_tx_data[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[6]
in_pld_tx_data[7] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[7]
in_pld_tx_data[8] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[8]
in_pld_tx_data[9] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[9]
in_pld_tx_data[10] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[10]
in_pld_tx_data[11] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[11]
in_pld_tx_data[12] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[12]
in_pld_tx_data[13] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[13]
in_pld_tx_data[14] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[14]
in_pld_tx_data[15] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[15]
in_pld_tx_data[16] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[16]
in_pld_tx_data[17] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[17]
in_pld_tx_data[18] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[18]
in_pld_tx_data[19] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[19]
in_pld_tx_data[20] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[20]
in_pld_tx_data[21] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[21]
in_pld_tx_data[22] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[22]
in_pld_tx_data[23] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[23]
in_pld_tx_data[24] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[24]
in_pld_tx_data[25] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[25]
in_pld_tx_data[26] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[26]
in_pld_tx_data[27] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[27]
in_pld_tx_data[28] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[28]
in_pld_tx_data[29] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[29]
in_pld_tx_data[30] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[30]
in_pld_tx_data[31] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[31]
in_pld_tx_data[32] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[32]
in_pld_tx_data[33] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[33]
in_pld_tx_data[34] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[34]
in_pld_tx_data[35] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[35]
in_pld_tx_data[36] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[36]
in_pld_tx_data[37] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[37]
in_pld_tx_data[38] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[38]
in_pld_tx_data[39] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[39]
in_pld_tx_data[40] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[40]
in_pld_tx_data[41] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[41]
in_pld_tx_data[42] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[42]
in_pld_tx_data[43] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[43]
in_pld_tx_data[44] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[44]
in_pld_tx_data[45] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[45]
in_pld_tx_data[46] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[46]
in_pld_tx_data[47] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[47]
in_pld_tx_data[48] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[48]
in_pld_tx_data[49] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[49]
in_pld_tx_data[50] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[50]
in_pld_tx_data[51] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[51]
in_pld_tx_data[52] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[52]
in_pld_tx_data[53] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[53]
in_pld_tx_data[54] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[54]
in_pld_tx_data[55] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[55]
in_pld_tx_data[56] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[56]
in_pld_tx_data[57] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[57]
in_pld_tx_data[58] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[58]
in_pld_tx_data[59] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[59]
in_pld_tx_data[60] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[60]
in_pld_tx_data[61] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[61]
in_pld_tx_data[62] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[62]
in_pld_tx_data[63] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[63]
in_pld_tx_data[64] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[64]
in_pld_tx_data[65] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[65]
in_pld_tx_data[66] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[66]
in_pld_tx_data[67] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[67]
in_pld_tx_data[68] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[68]
in_pld_tx_data[69] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[69]
in_pld_tx_data[70] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[70]
in_pld_tx_data[71] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[71]
in_pld_tx_data[72] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[72]
in_pld_tx_data[73] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[73]
in_pld_tx_data[74] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[74]
in_pld_tx_data[75] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[75]
in_pld_tx_data[76] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[76]
in_pld_tx_data[77] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[77]
in_pld_tx_data[78] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[78]
in_pld_tx_data[79] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[79]
in_pld_tx_data[80] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[80]
in_pld_tx_data[81] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[81]
in_pld_tx_data[82] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[82]
in_pld_tx_data[83] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[83]
in_pld_tx_data[84] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[84]
in_pld_tx_data[85] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[85]
in_pld_tx_data[86] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[86]
in_pld_tx_data[87] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[87]
in_pld_tx_data[88] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[88]
in_pld_tx_data[89] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[89]
in_pld_tx_data[90] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[90]
in_pld_tx_data[91] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[91]
in_pld_tx_data[92] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[92]
in_pld_tx_data[93] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[93]
in_pld_tx_data[94] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[94]
in_pld_tx_data[95] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[95]
in_pld_tx_data[96] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[96]
in_pld_tx_data[97] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[97]
in_pld_tx_data[98] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[98]
in_pld_tx_data[99] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[99]
in_pld_tx_data[100] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[100]
in_pld_tx_data[101] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[101]
in_pld_tx_data[102] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[102]
in_pld_tx_data[103] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[103]
in_pld_tx_data[104] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[104]
in_pld_tx_data[105] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[105]
in_pld_tx_data[106] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[106]
in_pld_tx_data[107] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[107]
in_pld_tx_data[108] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[108]
in_pld_tx_data[109] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[109]
in_pld_tx_data[110] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[110]
in_pld_tx_data[111] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[111]
in_pld_tx_data[112] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[112]
in_pld_tx_data[113] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[113]
in_pld_tx_data[114] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[114]
in_pld_tx_data[115] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[115]
in_pld_tx_data[116] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[116]
in_pld_tx_data[117] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[117]
in_pld_tx_data[118] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[118]
in_pld_tx_data[119] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[119]
in_pld_tx_data[120] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[120]
in_pld_tx_data[121] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[121]
in_pld_tx_data[122] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[122]
in_pld_tx_data[123] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[123]
in_pld_tx_data[124] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[124]
in_pld_tx_data[125] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[125]
in_pld_tx_data[126] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[126]
in_pld_tx_data[127] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_tx_data[127]
in_pld_txelecidle => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_txelecidle
in_pld_uhsif_tx_clk => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pld_uhsif_tx_clk
in_pma_hclk => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.in_pma_hclk
out_bond_pcs10g_out_bot[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs10g_out_bot[0]
out_bond_pcs10g_out_bot[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs10g_out_bot[1]
out_bond_pcs10g_out_bot[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs10g_out_bot[2]
out_bond_pcs10g_out_bot[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs10g_out_bot[3]
out_bond_pcs10g_out_bot[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs10g_out_bot[4]
out_bond_pcs10g_out_top[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs10g_out_top[0]
out_bond_pcs10g_out_top[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs10g_out_top[1]
out_bond_pcs10g_out_top[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs10g_out_top[2]
out_bond_pcs10g_out_top[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs10g_out_top[3]
out_bond_pcs10g_out_top[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs10g_out_top[4]
out_bond_pcs8g_out_bot[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[0]
out_bond_pcs8g_out_bot[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[1]
out_bond_pcs8g_out_bot[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[2]
out_bond_pcs8g_out_bot[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[3]
out_bond_pcs8g_out_bot[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[4]
out_bond_pcs8g_out_bot[5] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[5]
out_bond_pcs8g_out_bot[6] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[6]
out_bond_pcs8g_out_bot[7] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[7]
out_bond_pcs8g_out_bot[8] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[8]
out_bond_pcs8g_out_bot[9] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[9]
out_bond_pcs8g_out_bot[10] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[10]
out_bond_pcs8g_out_bot[11] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[11]
out_bond_pcs8g_out_bot[12] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_bot[12]
out_bond_pcs8g_out_top[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[0]
out_bond_pcs8g_out_top[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[1]
out_bond_pcs8g_out_top[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[2]
out_bond_pcs8g_out_top[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[3]
out_bond_pcs8g_out_top[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[4]
out_bond_pcs8g_out_top[5] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[5]
out_bond_pcs8g_out_top[6] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[6]
out_bond_pcs8g_out_top[7] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[7]
out_bond_pcs8g_out_top[8] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[8]
out_bond_pcs8g_out_top[9] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[9]
out_bond_pcs8g_out_top[10] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[10]
out_bond_pcs8g_out_top[11] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[11]
out_bond_pcs8g_out_top[12] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pcs8g_out_top[12]
out_bond_pmaif_out_bot[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[0]
out_bond_pmaif_out_bot[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[1]
out_bond_pmaif_out_bot[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[2]
out_bond_pmaif_out_bot[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[3]
out_bond_pmaif_out_bot[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[4]
out_bond_pmaif_out_bot[5] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[5]
out_bond_pmaif_out_bot[6] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[6]
out_bond_pmaif_out_bot[7] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[7]
out_bond_pmaif_out_bot[8] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[8]
out_bond_pmaif_out_bot[9] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[9]
out_bond_pmaif_out_bot[10] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[10]
out_bond_pmaif_out_bot[11] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_bot[11]
out_bond_pmaif_out_top[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[0]
out_bond_pmaif_out_top[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[1]
out_bond_pmaif_out_top[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[2]
out_bond_pmaif_out_top[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[3]
out_bond_pmaif_out_top[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[4]
out_bond_pmaif_out_top[5] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[5]
out_bond_pmaif_out_top[6] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[6]
out_bond_pmaif_out_top[7] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[7]
out_bond_pmaif_out_top[8] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[8]
out_bond_pmaif_out_top[9] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[9]
out_bond_pmaif_out_top[10] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[10]
out_bond_pmaif_out_top[11] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_bond_pmaif_out_top[11]
out_hip_clk_out[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_clk_out[0]
out_hip_clk_out[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_clk_out[1]
out_hip_clk_out[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_clk_out[2]
out_hip_ctrl_out[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_ctrl_out[0]
out_hip_ctrl_out[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_ctrl_out[1]
out_hip_ctrl_out[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_ctrl_out[2]
out_hip_ctrl_out[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_ctrl_out[3]
out_hip_ctrl_out[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_ctrl_out[4]
out_hip_ctrl_out[5] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_ctrl_out[5]
out_hip_ctrl_out[6] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_ctrl_out[6]
out_hip_ctrl_out[7] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_ctrl_out[7]
out_hip_npor <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_npor
out_hip_rx_data[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[0]
out_hip_rx_data[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[1]
out_hip_rx_data[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[2]
out_hip_rx_data[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[3]
out_hip_rx_data[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[4]
out_hip_rx_data[5] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[5]
out_hip_rx_data[6] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[6]
out_hip_rx_data[7] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[7]
out_hip_rx_data[8] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[8]
out_hip_rx_data[9] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[9]
out_hip_rx_data[10] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[10]
out_hip_rx_data[11] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[11]
out_hip_rx_data[12] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[12]
out_hip_rx_data[13] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[13]
out_hip_rx_data[14] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[14]
out_hip_rx_data[15] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[15]
out_hip_rx_data[16] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[16]
out_hip_rx_data[17] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[17]
out_hip_rx_data[18] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[18]
out_hip_rx_data[19] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[19]
out_hip_rx_data[20] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[20]
out_hip_rx_data[21] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[21]
out_hip_rx_data[22] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[22]
out_hip_rx_data[23] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[23]
out_hip_rx_data[24] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[24]
out_hip_rx_data[25] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[25]
out_hip_rx_data[26] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[26]
out_hip_rx_data[27] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[27]
out_hip_rx_data[28] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[28]
out_hip_rx_data[29] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[29]
out_hip_rx_data[30] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[30]
out_hip_rx_data[31] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[31]
out_hip_rx_data[32] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[32]
out_hip_rx_data[33] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[33]
out_hip_rx_data[34] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[34]
out_hip_rx_data[35] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[35]
out_hip_rx_data[36] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[36]
out_hip_rx_data[37] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[37]
out_hip_rx_data[38] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[38]
out_hip_rx_data[39] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[39]
out_hip_rx_data[40] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[40]
out_hip_rx_data[41] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[41]
out_hip_rx_data[42] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[42]
out_hip_rx_data[43] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[43]
out_hip_rx_data[44] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[44]
out_hip_rx_data[45] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[45]
out_hip_rx_data[46] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[46]
out_hip_rx_data[47] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[47]
out_hip_rx_data[48] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[48]
out_hip_rx_data[49] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[49]
out_hip_rx_data[50] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_hip_rx_data[50]
out_pld_10g_krfec_rx_blk_lock <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_krfec_rx_blk_lock
out_pld_10g_krfec_rx_diag_data_status[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_krfec_rx_diag_data_status[0]
out_pld_10g_krfec_rx_diag_data_status[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_krfec_rx_diag_data_status[1]
out_pld_10g_krfec_rx_frame <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_krfec_rx_frame
out_pld_10g_krfec_tx_frame <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_krfec_tx_frame
out_pld_10g_rx_align_val <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_align_val
out_pld_10g_rx_crc32_err <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_crc32_err
out_pld_10g_rx_data_valid <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_data_valid
out_pld_10g_rx_empty <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_empty
out_pld_10g_rx_fifo_del <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_del
out_pld_10g_rx_fifo_insert <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_insert
out_pld_10g_rx_fifo_num[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num[0]
out_pld_10g_rx_fifo_num[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num[1]
out_pld_10g_rx_fifo_num[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num[2]
out_pld_10g_rx_fifo_num[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num[3]
out_pld_10g_rx_fifo_num[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_fifo_num[4]
out_pld_10g_rx_frame_lock <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_frame_lock
out_pld_10g_rx_hi_ber <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_hi_ber
out_pld_10g_rx_oflw_err <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_oflw_err
out_pld_10g_rx_pempty <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_pempty
out_pld_10g_rx_pfull <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_rx_pfull
out_pld_10g_tx_burst_en_exe <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_tx_burst_en_exe
out_pld_10g_tx_empty <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_tx_empty
out_pld_10g_tx_fifo_num[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_tx_fifo_num[0]
out_pld_10g_tx_fifo_num[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_tx_fifo_num[1]
out_pld_10g_tx_fifo_num[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_tx_fifo_num[2]
out_pld_10g_tx_fifo_num[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_tx_fifo_num[3]
out_pld_10g_tx_full <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_tx_full
out_pld_10g_tx_pempty <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_tx_pempty
out_pld_10g_tx_pfull <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_tx_pfull
out_pld_10g_tx_wordslip_exe <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_10g_tx_wordslip_exe
out_pld_8g_a1a2_k1k2_flag[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_a1a2_k1k2_flag[0]
out_pld_8g_a1a2_k1k2_flag[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_a1a2_k1k2_flag[1]
out_pld_8g_a1a2_k1k2_flag[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_a1a2_k1k2_flag[2]
out_pld_8g_a1a2_k1k2_flag[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_a1a2_k1k2_flag[3]
out_pld_8g_empty_rmf <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_empty_rmf
out_pld_8g_empty_rx <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_empty_rx
out_pld_8g_empty_tx <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_empty_tx
out_pld_8g_full_rmf <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_full_rmf
out_pld_8g_full_rx <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_full_rx
out_pld_8g_full_tx <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_full_tx
out_pld_8g_rxelecidle <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_rxelecidle
out_pld_8g_signal_detect_out <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_signal_detect_out
out_pld_8g_wa_boundary[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_wa_boundary[0]
out_pld_8g_wa_boundary[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_wa_boundary[1]
out_pld_8g_wa_boundary[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_wa_boundary[2]
out_pld_8g_wa_boundary[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_wa_boundary[3]
out_pld_8g_wa_boundary[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_8g_wa_boundary[4]
out_pld_krfec_tx_alignment <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_krfec_tx_alignment
out_pld_pcs_rx_clk_out <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pcs_rx_clk_out
out_pld_pcs_tx_clk_out <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pcs_tx_clk_out
out_pld_pma_adapt_done <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_adapt_done
out_pld_pma_clkdiv_rx_user <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_clkdiv_rx_user
out_pld_pma_clkdiv_tx_user <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_clkdiv_tx_user
out_pld_pma_clklow <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_clklow
out_pld_pma_fref <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_fref
out_pld_pma_hclk <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_hclk
out_pld_pma_pcie_sw_done[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_pcie_sw_done[0]
out_pld_pma_pcie_sw_done[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_pcie_sw_done[1]
out_pld_pma_pfdmode_lock <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_pfdmode_lock
out_pld_pma_rx_clk_out <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_rx_clk_out
out_pld_pma_rx_detect_valid <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_rx_detect_valid
out_pld_pma_rx_found <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_rx_found
out_pld_pma_rxpll_lock <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_rxpll_lock
out_pld_pma_signal_ok <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_signal_ok
out_pld_pma_testbus[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_testbus[0]
out_pld_pma_testbus[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_testbus[1]
out_pld_pma_testbus[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_testbus[2]
out_pld_pma_testbus[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_testbus[3]
out_pld_pma_testbus[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_testbus[4]
out_pld_pma_testbus[5] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_testbus[5]
out_pld_pma_testbus[6] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_testbus[6]
out_pld_pma_testbus[7] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_testbus[7]
out_pld_pma_tx_clk_out <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pma_tx_clk_out
out_pld_pmaif_mask_tx_pll <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_pmaif_mask_tx_pll
out_pld_reserved_out[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_reserved_out[0]
out_pld_reserved_out[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_reserved_out[1]
out_pld_reserved_out[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_reserved_out[2]
out_pld_reserved_out[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_reserved_out[3]
out_pld_reserved_out[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_reserved_out[4]
out_pld_reserved_out[5] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_reserved_out[5]
out_pld_reserved_out[6] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_reserved_out[6]
out_pld_reserved_out[7] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_reserved_out[7]
out_pld_reserved_out[8] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_reserved_out[8]
out_pld_reserved_out[9] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_reserved_out[9]
out_pld_rx_control[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[0]
out_pld_rx_control[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[1]
out_pld_rx_control[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[2]
out_pld_rx_control[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[3]
out_pld_rx_control[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[4]
out_pld_rx_control[5] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[5]
out_pld_rx_control[6] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[6]
out_pld_rx_control[7] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[7]
out_pld_rx_control[8] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[8]
out_pld_rx_control[9] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[9]
out_pld_rx_control[10] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[10]
out_pld_rx_control[11] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[11]
out_pld_rx_control[12] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[12]
out_pld_rx_control[13] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[13]
out_pld_rx_control[14] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[14]
out_pld_rx_control[15] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[15]
out_pld_rx_control[16] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[16]
out_pld_rx_control[17] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[17]
out_pld_rx_control[18] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[18]
out_pld_rx_control[19] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_control[19]
out_pld_rx_data[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[0]
out_pld_rx_data[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[1]
out_pld_rx_data[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[2]
out_pld_rx_data[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[3]
out_pld_rx_data[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[4]
out_pld_rx_data[5] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[5]
out_pld_rx_data[6] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[6]
out_pld_rx_data[7] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[7]
out_pld_rx_data[8] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[8]
out_pld_rx_data[9] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[9]
out_pld_rx_data[10] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[10]
out_pld_rx_data[11] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[11]
out_pld_rx_data[12] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[12]
out_pld_rx_data[13] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[13]
out_pld_rx_data[14] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[14]
out_pld_rx_data[15] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[15]
out_pld_rx_data[16] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[16]
out_pld_rx_data[17] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[17]
out_pld_rx_data[18] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[18]
out_pld_rx_data[19] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[19]
out_pld_rx_data[20] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[20]
out_pld_rx_data[21] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[21]
out_pld_rx_data[22] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[22]
out_pld_rx_data[23] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[23]
out_pld_rx_data[24] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[24]
out_pld_rx_data[25] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[25]
out_pld_rx_data[26] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[26]
out_pld_rx_data[27] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[27]
out_pld_rx_data[28] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[28]
out_pld_rx_data[29] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[29]
out_pld_rx_data[30] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[30]
out_pld_rx_data[31] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[31]
out_pld_rx_data[32] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[32]
out_pld_rx_data[33] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[33]
out_pld_rx_data[34] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[34]
out_pld_rx_data[35] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[35]
out_pld_rx_data[36] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[36]
out_pld_rx_data[37] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[37]
out_pld_rx_data[38] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[38]
out_pld_rx_data[39] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[39]
out_pld_rx_data[40] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[40]
out_pld_rx_data[41] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[41]
out_pld_rx_data[42] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[42]
out_pld_rx_data[43] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[43]
out_pld_rx_data[44] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[44]
out_pld_rx_data[45] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[45]
out_pld_rx_data[46] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[46]
out_pld_rx_data[47] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[47]
out_pld_rx_data[48] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[48]
out_pld_rx_data[49] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[49]
out_pld_rx_data[50] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[50]
out_pld_rx_data[51] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[51]
out_pld_rx_data[52] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[52]
out_pld_rx_data[53] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[53]
out_pld_rx_data[54] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[54]
out_pld_rx_data[55] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[55]
out_pld_rx_data[56] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[56]
out_pld_rx_data[57] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[57]
out_pld_rx_data[58] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[58]
out_pld_rx_data[59] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[59]
out_pld_rx_data[60] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[60]
out_pld_rx_data[61] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[61]
out_pld_rx_data[62] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[62]
out_pld_rx_data[63] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[63]
out_pld_rx_data[64] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[64]
out_pld_rx_data[65] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[65]
out_pld_rx_data[66] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[66]
out_pld_rx_data[67] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[67]
out_pld_rx_data[68] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[68]
out_pld_rx_data[69] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[69]
out_pld_rx_data[70] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[70]
out_pld_rx_data[71] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[71]
out_pld_rx_data[72] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[72]
out_pld_rx_data[73] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[73]
out_pld_rx_data[74] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[74]
out_pld_rx_data[75] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[75]
out_pld_rx_data[76] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[76]
out_pld_rx_data[77] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[77]
out_pld_rx_data[78] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[78]
out_pld_rx_data[79] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[79]
out_pld_rx_data[80] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[80]
out_pld_rx_data[81] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[81]
out_pld_rx_data[82] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[82]
out_pld_rx_data[83] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[83]
out_pld_rx_data[84] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[84]
out_pld_rx_data[85] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[85]
out_pld_rx_data[86] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[86]
out_pld_rx_data[87] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[87]
out_pld_rx_data[88] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[88]
out_pld_rx_data[89] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[89]
out_pld_rx_data[90] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[90]
out_pld_rx_data[91] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[91]
out_pld_rx_data[92] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[92]
out_pld_rx_data[93] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[93]
out_pld_rx_data[94] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[94]
out_pld_rx_data[95] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[95]
out_pld_rx_data[96] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[96]
out_pld_rx_data[97] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[97]
out_pld_rx_data[98] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[98]
out_pld_rx_data[99] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[99]
out_pld_rx_data[100] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[100]
out_pld_rx_data[101] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[101]
out_pld_rx_data[102] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[102]
out_pld_rx_data[103] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[103]
out_pld_rx_data[104] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[104]
out_pld_rx_data[105] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[105]
out_pld_rx_data[106] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[106]
out_pld_rx_data[107] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[107]
out_pld_rx_data[108] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[108]
out_pld_rx_data[109] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[109]
out_pld_rx_data[110] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[110]
out_pld_rx_data[111] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[111]
out_pld_rx_data[112] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[112]
out_pld_rx_data[113] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[113]
out_pld_rx_data[114] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[114]
out_pld_rx_data[115] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[115]
out_pld_rx_data[116] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[116]
out_pld_rx_data[117] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[117]
out_pld_rx_data[118] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[118]
out_pld_rx_data[119] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[119]
out_pld_rx_data[120] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[120]
out_pld_rx_data[121] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[121]
out_pld_rx_data[122] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[122]
out_pld_rx_data[123] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[123]
out_pld_rx_data[124] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[124]
out_pld_rx_data[125] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[125]
out_pld_rx_data[126] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[126]
out_pld_rx_data[127] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_data[127]
out_pld_rx_prbs_done <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_prbs_done
out_pld_rx_prbs_err <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_rx_prbs_err
out_pld_test_data[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[0]
out_pld_test_data[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[1]
out_pld_test_data[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[2]
out_pld_test_data[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[3]
out_pld_test_data[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[4]
out_pld_test_data[5] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[5]
out_pld_test_data[6] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[6]
out_pld_test_data[7] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[7]
out_pld_test_data[8] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[8]
out_pld_test_data[9] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[9]
out_pld_test_data[10] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[10]
out_pld_test_data[11] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[11]
out_pld_test_data[12] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[12]
out_pld_test_data[13] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[13]
out_pld_test_data[14] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[14]
out_pld_test_data[15] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[15]
out_pld_test_data[16] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[16]
out_pld_test_data[17] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[17]
out_pld_test_data[18] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[18]
out_pld_test_data[19] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_test_data[19]
out_pld_uhsif_lock <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_uhsif_lock
out_pld_uhsif_tx_clk_out <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.out_pld_uhsif_tx_clk_out
avmm_clk[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_clk[0]
avmm_reset[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_reset[0]
avmm_writedata[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_writedata[0]
avmm_writedata[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_writedata[1]
avmm_writedata[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_writedata[2]
avmm_writedata[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_writedata[3]
avmm_writedata[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_writedata[4]
avmm_writedata[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_writedata[5]
avmm_writedata[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_writedata[6]
avmm_writedata[7] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_writedata[7]
avmm_address[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_address[0]
avmm_address[1] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_address[1]
avmm_address[2] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_address[2]
avmm_address[3] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_address[3]
avmm_address[4] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_address[4]
avmm_address[5] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_address[5]
avmm_address[6] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_address[6]
avmm_address[7] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_address[7]
avmm_address[8] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_address[8]
avmm_write[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_write[0]
avmm_read[0] => twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_read[0]
avmm_readdata[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_readdata[0]
avmm_readdata[1] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_readdata[1]
avmm_readdata[2] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_readdata[2]
avmm_readdata[3] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_readdata[3]
avmm_readdata[4] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_readdata[4]
avmm_readdata[5] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_readdata[5]
avmm_readdata[6] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_readdata[6]
avmm_readdata[7] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_readdata[7]
avmm_waitrequest[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_waitrequest[0]
avmm_busy[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.avmm_busy[0]
hip_cal_done[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.hip_cal_done[0]
pld_cal_done[0] <= twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst.pld_cal_done[0]


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst
in_adapt_start => in_adapt_start.IN1
in_clk_cdr_b => in_clk_cdr_b.IN1
in_clk_cdr_t => in_clk_cdr_t.IN1
in_clk_fpll_b => in_clk_fpll_b.IN1
in_clk_fpll_t => in_clk_fpll_t.IN1
in_clk_lc_b => in_clk_lc_b.IN1
in_clk_lc_hs => in_clk_lc_hs.IN1
in_clk_lc_t => in_clk_lc_t.IN1
in_clkb_cdr_b => in_clkb_cdr_b.IN1
in_clkb_cdr_t => in_clkb_cdr_t.IN1
in_clkb_fpll_b => in_clkb_fpll_b.IN1
in_clkb_fpll_t => in_clkb_fpll_t.IN1
in_clkb_lc_b => in_clkb_lc_b.IN1
in_clkb_lc_hs => in_clkb_lc_hs.IN1
in_clkb_lc_t => in_clkb_lc_t.IN1
in_cpulse_x6_dn_bus[0] => in_cpulse_x6_dn_bus[0].IN1
in_cpulse_x6_dn_bus[1] => in_cpulse_x6_dn_bus[1].IN1
in_cpulse_x6_dn_bus[2] => in_cpulse_x6_dn_bus[2].IN1
in_cpulse_x6_dn_bus[3] => in_cpulse_x6_dn_bus[3].IN1
in_cpulse_x6_dn_bus[4] => in_cpulse_x6_dn_bus[4].IN1
in_cpulse_x6_dn_bus[5] => in_cpulse_x6_dn_bus[5].IN1
in_cpulse_x6_up_bus[0] => in_cpulse_x6_up_bus[0].IN1
in_cpulse_x6_up_bus[1] => in_cpulse_x6_up_bus[1].IN1
in_cpulse_x6_up_bus[2] => in_cpulse_x6_up_bus[2].IN1
in_cpulse_x6_up_bus[3] => in_cpulse_x6_up_bus[3].IN1
in_cpulse_x6_up_bus[4] => in_cpulse_x6_up_bus[4].IN1
in_cpulse_x6_up_bus[5] => in_cpulse_x6_up_bus[5].IN1
in_cpulse_xn_dn_bus[0] => in_cpulse_xn_dn_bus[0].IN1
in_cpulse_xn_dn_bus[1] => in_cpulse_xn_dn_bus[1].IN1
in_cpulse_xn_dn_bus[2] => in_cpulse_xn_dn_bus[2].IN1
in_cpulse_xn_dn_bus[3] => in_cpulse_xn_dn_bus[3].IN1
in_cpulse_xn_dn_bus[4] => in_cpulse_xn_dn_bus[4].IN1
in_cpulse_xn_dn_bus[5] => in_cpulse_xn_dn_bus[5].IN1
in_cpulse_xn_up_bus[0] => in_cpulse_xn_up_bus[0].IN1
in_cpulse_xn_up_bus[1] => in_cpulse_xn_up_bus[1].IN1
in_cpulse_xn_up_bus[2] => in_cpulse_xn_up_bus[2].IN1
in_cpulse_xn_up_bus[3] => in_cpulse_xn_up_bus[3].IN1
in_cpulse_xn_up_bus[4] => in_cpulse_xn_up_bus[4].IN1
in_cpulse_xn_up_bus[5] => in_cpulse_xn_up_bus[5].IN1
in_i_rxpreset[0] => in_i_rxpreset[0].IN1
in_i_rxpreset[1] => in_i_rxpreset[1].IN1
in_i_rxpreset[2] => in_i_rxpreset[2].IN1
in_pcie_sw_done_master_in[0] => in_pcie_sw_done_master_in[0].IN1
in_pcie_sw_done_master_in[1] => in_pcie_sw_done_master_in[1].IN1
in_ref_iqclk[0] => in_ref_iqclk[0].IN1
in_ref_iqclk[1] => in_ref_iqclk[1].IN1
in_ref_iqclk[2] => in_ref_iqclk[2].IN1
in_ref_iqclk[3] => in_ref_iqclk[3].IN1
in_ref_iqclk[4] => in_ref_iqclk[4].IN1
in_ref_iqclk[5] => in_ref_iqclk[5].IN1
in_ref_iqclk[6] => in_ref_iqclk[6].IN1
in_ref_iqclk[7] => in_ref_iqclk[7].IN1
in_ref_iqclk[8] => in_ref_iqclk[8].IN1
in_ref_iqclk[9] => in_ref_iqclk[9].IN1
in_ref_iqclk[10] => in_ref_iqclk[10].IN1
in_ref_iqclk[11] => in_ref_iqclk[11].IN1
in_rx_n => in_rx_n.IN1
in_rx_p => in_rx_p.IN1
out_clk_divrx_iqtxrx <= twentynm_pma_rev_20nm4:inst_twentynm_pma.out_clk_divrx_iqtxrx
out_clk_divtx_iqtxrx <= twentynm_pma_rev_20nm4:inst_twentynm_pma.out_clk_divtx_iqtxrx
out_pcie_sw_master[0] <= twentynm_pma_rev_20nm4:inst_twentynm_pma.out_pcie_sw_master
out_pcie_sw_master[1] <= twentynm_pma_rev_20nm4:inst_twentynm_pma.out_pcie_sw_master
out_tx_n <= twentynm_pma_rev_20nm4:inst_twentynm_pma.out_tx_n
out_tx_p <= twentynm_pma_rev_20nm4:inst_twentynm_pma.out_tx_p
in_bond_pcs10g_in_bot[0] => in_bond_pcs10g_in_bot[0].IN1
in_bond_pcs10g_in_bot[1] => in_bond_pcs10g_in_bot[1].IN1
in_bond_pcs10g_in_bot[2] => in_bond_pcs10g_in_bot[2].IN1
in_bond_pcs10g_in_bot[3] => in_bond_pcs10g_in_bot[3].IN1
in_bond_pcs10g_in_bot[4] => in_bond_pcs10g_in_bot[4].IN1
in_bond_pcs10g_in_top[0] => in_bond_pcs10g_in_top[0].IN1
in_bond_pcs10g_in_top[1] => in_bond_pcs10g_in_top[1].IN1
in_bond_pcs10g_in_top[2] => in_bond_pcs10g_in_top[2].IN1
in_bond_pcs10g_in_top[3] => in_bond_pcs10g_in_top[3].IN1
in_bond_pcs10g_in_top[4] => in_bond_pcs10g_in_top[4].IN1
in_bond_pcs8g_in_bot[0] => in_bond_pcs8g_in_bot[0].IN1
in_bond_pcs8g_in_bot[1] => in_bond_pcs8g_in_bot[1].IN1
in_bond_pcs8g_in_bot[2] => in_bond_pcs8g_in_bot[2].IN1
in_bond_pcs8g_in_bot[3] => in_bond_pcs8g_in_bot[3].IN1
in_bond_pcs8g_in_bot[4] => in_bond_pcs8g_in_bot[4].IN1
in_bond_pcs8g_in_bot[5] => in_bond_pcs8g_in_bot[5].IN1
in_bond_pcs8g_in_bot[6] => in_bond_pcs8g_in_bot[6].IN1
in_bond_pcs8g_in_bot[7] => in_bond_pcs8g_in_bot[7].IN1
in_bond_pcs8g_in_bot[8] => in_bond_pcs8g_in_bot[8].IN1
in_bond_pcs8g_in_bot[9] => in_bond_pcs8g_in_bot[9].IN1
in_bond_pcs8g_in_bot[10] => in_bond_pcs8g_in_bot[10].IN1
in_bond_pcs8g_in_bot[11] => in_bond_pcs8g_in_bot[11].IN1
in_bond_pcs8g_in_bot[12] => in_bond_pcs8g_in_bot[12].IN1
in_bond_pcs8g_in_top[0] => in_bond_pcs8g_in_top[0].IN1
in_bond_pcs8g_in_top[1] => in_bond_pcs8g_in_top[1].IN1
in_bond_pcs8g_in_top[2] => in_bond_pcs8g_in_top[2].IN1
in_bond_pcs8g_in_top[3] => in_bond_pcs8g_in_top[3].IN1
in_bond_pcs8g_in_top[4] => in_bond_pcs8g_in_top[4].IN1
in_bond_pcs8g_in_top[5] => in_bond_pcs8g_in_top[5].IN1
in_bond_pcs8g_in_top[6] => in_bond_pcs8g_in_top[6].IN1
in_bond_pcs8g_in_top[7] => in_bond_pcs8g_in_top[7].IN1
in_bond_pcs8g_in_top[8] => in_bond_pcs8g_in_top[8].IN1
in_bond_pcs8g_in_top[9] => in_bond_pcs8g_in_top[9].IN1
in_bond_pcs8g_in_top[10] => in_bond_pcs8g_in_top[10].IN1
in_bond_pcs8g_in_top[11] => in_bond_pcs8g_in_top[11].IN1
in_bond_pcs8g_in_top[12] => in_bond_pcs8g_in_top[12].IN1
in_bond_pmaif_in_bot[0] => in_bond_pmaif_in_bot[0].IN1
in_bond_pmaif_in_bot[1] => in_bond_pmaif_in_bot[1].IN1
in_bond_pmaif_in_bot[2] => in_bond_pmaif_in_bot[2].IN1
in_bond_pmaif_in_bot[3] => in_bond_pmaif_in_bot[3].IN1
in_bond_pmaif_in_bot[4] => in_bond_pmaif_in_bot[4].IN1
in_bond_pmaif_in_bot[5] => in_bond_pmaif_in_bot[5].IN1
in_bond_pmaif_in_bot[6] => in_bond_pmaif_in_bot[6].IN1
in_bond_pmaif_in_bot[7] => in_bond_pmaif_in_bot[7].IN1
in_bond_pmaif_in_bot[8] => in_bond_pmaif_in_bot[8].IN1
in_bond_pmaif_in_bot[9] => in_bond_pmaif_in_bot[9].IN1
in_bond_pmaif_in_bot[10] => in_bond_pmaif_in_bot[10].IN1
in_bond_pmaif_in_bot[11] => in_bond_pmaif_in_bot[11].IN1
in_bond_pmaif_in_top[0] => in_bond_pmaif_in_top[0].IN1
in_bond_pmaif_in_top[1] => in_bond_pmaif_in_top[1].IN1
in_bond_pmaif_in_top[2] => in_bond_pmaif_in_top[2].IN1
in_bond_pmaif_in_top[3] => in_bond_pmaif_in_top[3].IN1
in_bond_pmaif_in_top[4] => in_bond_pmaif_in_top[4].IN1
in_bond_pmaif_in_top[5] => in_bond_pmaif_in_top[5].IN1
in_bond_pmaif_in_top[6] => in_bond_pmaif_in_top[6].IN1
in_bond_pmaif_in_top[7] => in_bond_pmaif_in_top[7].IN1
in_bond_pmaif_in_top[8] => in_bond_pmaif_in_top[8].IN1
in_bond_pmaif_in_top[9] => in_bond_pmaif_in_top[9].IN1
in_bond_pmaif_in_top[10] => in_bond_pmaif_in_top[10].IN1
in_bond_pmaif_in_top[11] => in_bond_pmaif_in_top[11].IN1
in_hip_tx_data[0] => in_hip_tx_data[0].IN1
in_hip_tx_data[1] => in_hip_tx_data[1].IN1
in_hip_tx_data[2] => in_hip_tx_data[2].IN1
in_hip_tx_data[3] => in_hip_tx_data[3].IN1
in_hip_tx_data[4] => in_hip_tx_data[4].IN1
in_hip_tx_data[5] => in_hip_tx_data[5].IN1
in_hip_tx_data[6] => in_hip_tx_data[6].IN1
in_hip_tx_data[7] => in_hip_tx_data[7].IN1
in_hip_tx_data[8] => in_hip_tx_data[8].IN1
in_hip_tx_data[9] => in_hip_tx_data[9].IN1
in_hip_tx_data[10] => in_hip_tx_data[10].IN1
in_hip_tx_data[11] => in_hip_tx_data[11].IN1
in_hip_tx_data[12] => in_hip_tx_data[12].IN1
in_hip_tx_data[13] => in_hip_tx_data[13].IN1
in_hip_tx_data[14] => in_hip_tx_data[14].IN1
in_hip_tx_data[15] => in_hip_tx_data[15].IN1
in_hip_tx_data[16] => in_hip_tx_data[16].IN1
in_hip_tx_data[17] => in_hip_tx_data[17].IN1
in_hip_tx_data[18] => in_hip_tx_data[18].IN1
in_hip_tx_data[19] => in_hip_tx_data[19].IN1
in_hip_tx_data[20] => in_hip_tx_data[20].IN1
in_hip_tx_data[21] => in_hip_tx_data[21].IN1
in_hip_tx_data[22] => in_hip_tx_data[22].IN1
in_hip_tx_data[23] => in_hip_tx_data[23].IN1
in_hip_tx_data[24] => in_hip_tx_data[24].IN1
in_hip_tx_data[25] => in_hip_tx_data[25].IN1
in_hip_tx_data[26] => in_hip_tx_data[26].IN1
in_hip_tx_data[27] => in_hip_tx_data[27].IN1
in_hip_tx_data[28] => in_hip_tx_data[28].IN1
in_hip_tx_data[29] => in_hip_tx_data[29].IN1
in_hip_tx_data[30] => in_hip_tx_data[30].IN1
in_hip_tx_data[31] => in_hip_tx_data[31].IN1
in_hip_tx_data[32] => in_hip_tx_data[32].IN1
in_hip_tx_data[33] => in_hip_tx_data[33].IN1
in_hip_tx_data[34] => in_hip_tx_data[34].IN1
in_hip_tx_data[35] => in_hip_tx_data[35].IN1
in_hip_tx_data[36] => in_hip_tx_data[36].IN1
in_hip_tx_data[37] => in_hip_tx_data[37].IN1
in_hip_tx_data[38] => in_hip_tx_data[38].IN1
in_hip_tx_data[39] => in_hip_tx_data[39].IN1
in_hip_tx_data[40] => in_hip_tx_data[40].IN1
in_hip_tx_data[41] => in_hip_tx_data[41].IN1
in_hip_tx_data[42] => in_hip_tx_data[42].IN1
in_hip_tx_data[43] => in_hip_tx_data[43].IN1
in_hip_tx_data[44] => in_hip_tx_data[44].IN1
in_hip_tx_data[45] => in_hip_tx_data[45].IN1
in_hip_tx_data[46] => in_hip_tx_data[46].IN1
in_hip_tx_data[47] => in_hip_tx_data[47].IN1
in_hip_tx_data[48] => in_hip_tx_data[48].IN1
in_hip_tx_data[49] => in_hip_tx_data[49].IN1
in_hip_tx_data[50] => in_hip_tx_data[50].IN1
in_hip_tx_data[51] => in_hip_tx_data[51].IN1
in_hip_tx_data[52] => in_hip_tx_data[52].IN1
in_hip_tx_data[53] => in_hip_tx_data[53].IN1
in_hip_tx_data[54] => in_hip_tx_data[54].IN1
in_hip_tx_data[55] => in_hip_tx_data[55].IN1
in_hip_tx_data[56] => in_hip_tx_data[56].IN1
in_hip_tx_data[57] => in_hip_tx_data[57].IN1
in_hip_tx_data[58] => in_hip_tx_data[58].IN1
in_hip_tx_data[59] => in_hip_tx_data[59].IN1
in_hip_tx_data[60] => in_hip_tx_data[60].IN1
in_hip_tx_data[61] => in_hip_tx_data[61].IN1
in_hip_tx_data[62] => in_hip_tx_data[62].IN1
in_hip_tx_data[63] => in_hip_tx_data[63].IN1
in_pld_10g_krfec_rx_clr_errblk_cnt => in_pld_10g_krfec_rx_clr_errblk_cnt.IN1
in_pld_10g_krfec_rx_pld_rst_n => in_pld_10g_krfec_rx_pld_rst_n.IN1
in_pld_10g_krfec_tx_pld_rst_n => in_pld_10g_krfec_tx_pld_rst_n.IN1
in_pld_10g_rx_align_clr => in_pld_10g_rx_align_clr.IN1
in_pld_10g_rx_clr_ber_count => in_pld_10g_rx_clr_ber_count.IN1
in_pld_10g_rx_rd_en => in_pld_10g_rx_rd_en.IN1
in_pld_10g_tx_bitslip[0] => in_pld_10g_tx_bitslip[0].IN1
in_pld_10g_tx_bitslip[1] => in_pld_10g_tx_bitslip[1].IN1
in_pld_10g_tx_bitslip[2] => in_pld_10g_tx_bitslip[2].IN1
in_pld_10g_tx_bitslip[3] => in_pld_10g_tx_bitslip[3].IN1
in_pld_10g_tx_bitslip[4] => in_pld_10g_tx_bitslip[4].IN1
in_pld_10g_tx_bitslip[5] => in_pld_10g_tx_bitslip[5].IN1
in_pld_10g_tx_bitslip[6] => in_pld_10g_tx_bitslip[6].IN1
in_pld_10g_tx_burst_en => in_pld_10g_tx_burst_en.IN1
in_pld_10g_tx_data_valid => in_pld_10g_tx_data_valid.IN1
in_pld_10g_tx_diag_status[0] => in_pld_10g_tx_diag_status[0].IN1
in_pld_10g_tx_diag_status[1] => in_pld_10g_tx_diag_status[1].IN1
in_pld_10g_tx_wordslip => in_pld_10g_tx_wordslip.IN1
in_pld_8g_a1a2_size => in_pld_8g_a1a2_size.IN1
in_pld_8g_bitloc_rev_en => in_pld_8g_bitloc_rev_en.IN1
in_pld_8g_byte_rev_en => in_pld_8g_byte_rev_en.IN1
in_pld_8g_eidleinfersel[0] => in_pld_8g_eidleinfersel[0].IN1
in_pld_8g_eidleinfersel[1] => in_pld_8g_eidleinfersel[1].IN1
in_pld_8g_eidleinfersel[2] => in_pld_8g_eidleinfersel[2].IN1
in_pld_8g_encdt => in_pld_8g_encdt.IN1
in_pld_8g_g3_rx_pld_rst_n => in_pld_8g_g3_rx_pld_rst_n.IN1
in_pld_8g_g3_tx_pld_rst_n => in_pld_8g_g3_tx_pld_rst_n.IN1
in_pld_8g_rddisable_tx => in_pld_8g_rddisable_tx.IN1
in_pld_8g_rdenable_rx => in_pld_8g_rdenable_rx.IN1
in_pld_8g_refclk_dig2 => in_pld_8g_refclk_dig2.IN1
in_pld_8g_rxpolarity => in_pld_8g_rxpolarity.IN1
in_pld_8g_tx_boundary_sel[0] => in_pld_8g_tx_boundary_sel[0].IN1
in_pld_8g_tx_boundary_sel[1] => in_pld_8g_tx_boundary_sel[1].IN1
in_pld_8g_tx_boundary_sel[2] => in_pld_8g_tx_boundary_sel[2].IN1
in_pld_8g_tx_boundary_sel[3] => in_pld_8g_tx_boundary_sel[3].IN1
in_pld_8g_tx_boundary_sel[4] => in_pld_8g_tx_boundary_sel[4].IN1
in_pld_8g_wrdisable_rx => in_pld_8g_wrdisable_rx.IN1
in_pld_8g_wrenable_tx => in_pld_8g_wrenable_tx.IN1
in_pld_atpg_los_en_n => in_pld_atpg_los_en_n.IN1
in_pld_bitslip => in_pld_bitslip.IN1
in_pld_g3_current_coeff[0] => in_pld_g3_current_coeff[0].IN1
in_pld_g3_current_coeff[1] => in_pld_g3_current_coeff[1].IN1
in_pld_g3_current_coeff[2] => in_pld_g3_current_coeff[2].IN1
in_pld_g3_current_coeff[3] => in_pld_g3_current_coeff[3].IN1
in_pld_g3_current_coeff[4] => in_pld_g3_current_coeff[4].IN1
in_pld_g3_current_coeff[5] => in_pld_g3_current_coeff[5].IN1
in_pld_g3_current_coeff[6] => in_pld_g3_current_coeff[6].IN1
in_pld_g3_current_coeff[7] => in_pld_g3_current_coeff[7].IN1
in_pld_g3_current_coeff[8] => in_pld_g3_current_coeff[8].IN1
in_pld_g3_current_coeff[9] => in_pld_g3_current_coeff[9].IN1
in_pld_g3_current_coeff[10] => in_pld_g3_current_coeff[10].IN1
in_pld_g3_current_coeff[11] => in_pld_g3_current_coeff[11].IN1
in_pld_g3_current_coeff[12] => in_pld_g3_current_coeff[12].IN1
in_pld_g3_current_coeff[13] => in_pld_g3_current_coeff[13].IN1
in_pld_g3_current_coeff[14] => in_pld_g3_current_coeff[14].IN1
in_pld_g3_current_coeff[15] => in_pld_g3_current_coeff[15].IN1
in_pld_g3_current_coeff[16] => in_pld_g3_current_coeff[16].IN1
in_pld_g3_current_coeff[17] => in_pld_g3_current_coeff[17].IN1
in_pld_g3_current_rxpreset[0] => in_pld_g3_current_rxpreset[0].IN1
in_pld_g3_current_rxpreset[1] => in_pld_g3_current_rxpreset[1].IN1
in_pld_g3_current_rxpreset[2] => in_pld_g3_current_rxpreset[2].IN1
in_pld_ltr => in_pld_ltr.IN1
in_pld_mem_krfec_atpg_rst_n => in_pld_mem_krfec_atpg_rst_n.IN1
in_pld_partial_reconfig => in_pld_partial_reconfig.IN1
in_pld_pcs_refclk_dig => in_pld_pcs_refclk_dig.IN1
in_pld_pma_adapt_start => in_pld_pma_adapt_start.IN1
in_pld_pma_early_eios => in_pld_pma_early_eios.IN1
in_pld_pma_eye_monitor[0] => in_pld_pma_eye_monitor[0].IN1
in_pld_pma_eye_monitor[1] => in_pld_pma_eye_monitor[1].IN1
in_pld_pma_eye_monitor[2] => in_pld_pma_eye_monitor[2].IN1
in_pld_pma_eye_monitor[3] => in_pld_pma_eye_monitor[3].IN1
in_pld_pma_eye_monitor[4] => in_pld_pma_eye_monitor[4].IN1
in_pld_pma_eye_monitor[5] => in_pld_pma_eye_monitor[5].IN1
in_pld_pma_ltd_b => in_pld_pma_ltd_b.IN1
in_pld_pma_pcie_switch[0] => in_pld_pma_pcie_switch[0].IN1
in_pld_pma_pcie_switch[1] => in_pld_pma_pcie_switch[1].IN1
in_pld_pma_ppm_lock => in_pld_pma_ppm_lock.IN1
in_pld_pma_reserved_out[0] => in_pld_pma_reserved_out[0].IN1
in_pld_pma_reserved_out[1] => in_pld_pma_reserved_out[1].IN1
in_pld_pma_reserved_out[2] => in_pld_pma_reserved_out[2].IN1
in_pld_pma_reserved_out[3] => in_pld_pma_reserved_out[3].IN1
in_pld_pma_reserved_out[4] => in_pld_pma_reserved_out[4].IN1
in_pld_pma_rs_lpbk_b => in_pld_pma_rs_lpbk_b.IN1
in_pld_pma_rx_qpi_pullup => in_pld_pma_rx_qpi_pullup.IN1
in_pld_pma_rxpma_rstb => in_pld_pma_rxpma_rstb.IN1
in_pld_pma_tx_bitslip => in_pld_pma_tx_bitslip.IN1
in_pld_pma_tx_bonding_rstb => in_pld_pma_tx_bonding_rstb.IN1
in_pld_pma_tx_qpi_pulldn => in_pld_pma_tx_qpi_pulldn.IN1
in_pld_pma_tx_qpi_pullup => in_pld_pma_tx_qpi_pullup.IN1
in_pld_pma_txdetectrx => in_pld_pma_txdetectrx.IN1
in_pld_pma_txpma_rstb => in_pld_pma_txpma_rstb.IN1
in_pld_pmaif_rx_pld_rst_n => in_pld_pmaif_rx_pld_rst_n.IN1
in_pld_pmaif_rxclkslip => in_pld_pmaif_rxclkslip.IN1
in_pld_pmaif_tx_pld_rst_n => in_pld_pmaif_tx_pld_rst_n.IN1
in_pld_polinv_rx => in_pld_polinv_rx.IN1
in_pld_polinv_tx => in_pld_polinv_tx.IN1
in_pld_rate[0] => in_pld_rate[0].IN1
in_pld_rate[1] => in_pld_rate[1].IN1
in_pld_reserved_in[0] => in_pld_reserved_in[0].IN1
in_pld_reserved_in[1] => in_pld_reserved_in[1].IN1
in_pld_reserved_in[2] => in_pld_reserved_in[2].IN1
in_pld_reserved_in[3] => in_pld_reserved_in[3].IN1
in_pld_reserved_in[4] => in_pld_reserved_in[4].IN1
in_pld_reserved_in[5] => in_pld_reserved_in[5].IN1
in_pld_reserved_in[6] => in_pld_reserved_in[6].IN1
in_pld_reserved_in[7] => in_pld_reserved_in[7].IN1
in_pld_reserved_in[8] => in_pld_reserved_in[8].IN1
in_pld_reserved_in[9] => in_pld_reserved_in[9].IN1
in_pld_rx_clk => in_pld_rx_clk.IN1
in_pld_rx_prbs_err_clr => in_pld_rx_prbs_err_clr.IN1
in_pld_syncsm_en => in_pld_syncsm_en.IN1
in_pld_tx_clk => in_pld_tx_clk.IN1
in_pld_tx_control[0] => in_pld_tx_control[0].IN1
in_pld_tx_control[1] => in_pld_tx_control[1].IN1
in_pld_tx_control[2] => in_pld_tx_control[2].IN1
in_pld_tx_control[3] => in_pld_tx_control[3].IN1
in_pld_tx_control[4] => in_pld_tx_control[4].IN1
in_pld_tx_control[5] => in_pld_tx_control[5].IN1
in_pld_tx_control[6] => in_pld_tx_control[6].IN1
in_pld_tx_control[7] => in_pld_tx_control[7].IN1
in_pld_tx_control[8] => in_pld_tx_control[8].IN1
in_pld_tx_control[9] => in_pld_tx_control[9].IN1
in_pld_tx_control[10] => in_pld_tx_control[10].IN1
in_pld_tx_control[11] => in_pld_tx_control[11].IN1
in_pld_tx_control[12] => in_pld_tx_control[12].IN1
in_pld_tx_control[13] => in_pld_tx_control[13].IN1
in_pld_tx_control[14] => in_pld_tx_control[14].IN1
in_pld_tx_control[15] => in_pld_tx_control[15].IN1
in_pld_tx_control[16] => in_pld_tx_control[16].IN1
in_pld_tx_control[17] => in_pld_tx_control[17].IN1
in_pld_tx_data[0] => in_pld_tx_data[0].IN1
in_pld_tx_data[1] => in_pld_tx_data[1].IN1
in_pld_tx_data[2] => in_pld_tx_data[2].IN1
in_pld_tx_data[3] => in_pld_tx_data[3].IN1
in_pld_tx_data[4] => in_pld_tx_data[4].IN1
in_pld_tx_data[5] => in_pld_tx_data[5].IN1
in_pld_tx_data[6] => in_pld_tx_data[6].IN1
in_pld_tx_data[7] => in_pld_tx_data[7].IN1
in_pld_tx_data[8] => in_pld_tx_data[8].IN1
in_pld_tx_data[9] => in_pld_tx_data[9].IN1
in_pld_tx_data[10] => in_pld_tx_data[10].IN1
in_pld_tx_data[11] => in_pld_tx_data[11].IN1
in_pld_tx_data[12] => in_pld_tx_data[12].IN1
in_pld_tx_data[13] => in_pld_tx_data[13].IN1
in_pld_tx_data[14] => in_pld_tx_data[14].IN1
in_pld_tx_data[15] => in_pld_tx_data[15].IN1
in_pld_tx_data[16] => in_pld_tx_data[16].IN1
in_pld_tx_data[17] => in_pld_tx_data[17].IN1
in_pld_tx_data[18] => in_pld_tx_data[18].IN1
in_pld_tx_data[19] => in_pld_tx_data[19].IN1
in_pld_tx_data[20] => in_pld_tx_data[20].IN1
in_pld_tx_data[21] => in_pld_tx_data[21].IN1
in_pld_tx_data[22] => in_pld_tx_data[22].IN1
in_pld_tx_data[23] => in_pld_tx_data[23].IN1
in_pld_tx_data[24] => in_pld_tx_data[24].IN1
in_pld_tx_data[25] => in_pld_tx_data[25].IN1
in_pld_tx_data[26] => in_pld_tx_data[26].IN1
in_pld_tx_data[27] => in_pld_tx_data[27].IN1
in_pld_tx_data[28] => in_pld_tx_data[28].IN1
in_pld_tx_data[29] => in_pld_tx_data[29].IN1
in_pld_tx_data[30] => in_pld_tx_data[30].IN1
in_pld_tx_data[31] => in_pld_tx_data[31].IN1
in_pld_tx_data[32] => in_pld_tx_data[32].IN1
in_pld_tx_data[33] => in_pld_tx_data[33].IN1
in_pld_tx_data[34] => in_pld_tx_data[34].IN1
in_pld_tx_data[35] => in_pld_tx_data[35].IN1
in_pld_tx_data[36] => in_pld_tx_data[36].IN1
in_pld_tx_data[37] => in_pld_tx_data[37].IN1
in_pld_tx_data[38] => in_pld_tx_data[38].IN1
in_pld_tx_data[39] => in_pld_tx_data[39].IN1
in_pld_tx_data[40] => in_pld_tx_data[40].IN1
in_pld_tx_data[41] => in_pld_tx_data[41].IN1
in_pld_tx_data[42] => in_pld_tx_data[42].IN1
in_pld_tx_data[43] => in_pld_tx_data[43].IN1
in_pld_tx_data[44] => in_pld_tx_data[44].IN1
in_pld_tx_data[45] => in_pld_tx_data[45].IN1
in_pld_tx_data[46] => in_pld_tx_data[46].IN1
in_pld_tx_data[47] => in_pld_tx_data[47].IN1
in_pld_tx_data[48] => in_pld_tx_data[48].IN1
in_pld_tx_data[49] => in_pld_tx_data[49].IN1
in_pld_tx_data[50] => in_pld_tx_data[50].IN1
in_pld_tx_data[51] => in_pld_tx_data[51].IN1
in_pld_tx_data[52] => in_pld_tx_data[52].IN1
in_pld_tx_data[53] => in_pld_tx_data[53].IN1
in_pld_tx_data[54] => in_pld_tx_data[54].IN1
in_pld_tx_data[55] => in_pld_tx_data[55].IN1
in_pld_tx_data[56] => in_pld_tx_data[56].IN1
in_pld_tx_data[57] => in_pld_tx_data[57].IN1
in_pld_tx_data[58] => in_pld_tx_data[58].IN1
in_pld_tx_data[59] => in_pld_tx_data[59].IN1
in_pld_tx_data[60] => in_pld_tx_data[60].IN1
in_pld_tx_data[61] => in_pld_tx_data[61].IN1
in_pld_tx_data[62] => in_pld_tx_data[62].IN1
in_pld_tx_data[63] => in_pld_tx_data[63].IN1
in_pld_tx_data[64] => in_pld_tx_data[64].IN1
in_pld_tx_data[65] => in_pld_tx_data[65].IN1
in_pld_tx_data[66] => in_pld_tx_data[66].IN1
in_pld_tx_data[67] => in_pld_tx_data[67].IN1
in_pld_tx_data[68] => in_pld_tx_data[68].IN1
in_pld_tx_data[69] => in_pld_tx_data[69].IN1
in_pld_tx_data[70] => in_pld_tx_data[70].IN1
in_pld_tx_data[71] => in_pld_tx_data[71].IN1
in_pld_tx_data[72] => in_pld_tx_data[72].IN1
in_pld_tx_data[73] => in_pld_tx_data[73].IN1
in_pld_tx_data[74] => in_pld_tx_data[74].IN1
in_pld_tx_data[75] => in_pld_tx_data[75].IN1
in_pld_tx_data[76] => in_pld_tx_data[76].IN1
in_pld_tx_data[77] => in_pld_tx_data[77].IN1
in_pld_tx_data[78] => in_pld_tx_data[78].IN1
in_pld_tx_data[79] => in_pld_tx_data[79].IN1
in_pld_tx_data[80] => in_pld_tx_data[80].IN1
in_pld_tx_data[81] => in_pld_tx_data[81].IN1
in_pld_tx_data[82] => in_pld_tx_data[82].IN1
in_pld_tx_data[83] => in_pld_tx_data[83].IN1
in_pld_tx_data[84] => in_pld_tx_data[84].IN1
in_pld_tx_data[85] => in_pld_tx_data[85].IN1
in_pld_tx_data[86] => in_pld_tx_data[86].IN1
in_pld_tx_data[87] => in_pld_tx_data[87].IN1
in_pld_tx_data[88] => in_pld_tx_data[88].IN1
in_pld_tx_data[89] => in_pld_tx_data[89].IN1
in_pld_tx_data[90] => in_pld_tx_data[90].IN1
in_pld_tx_data[91] => in_pld_tx_data[91].IN1
in_pld_tx_data[92] => in_pld_tx_data[92].IN1
in_pld_tx_data[93] => in_pld_tx_data[93].IN1
in_pld_tx_data[94] => in_pld_tx_data[94].IN1
in_pld_tx_data[95] => in_pld_tx_data[95].IN1
in_pld_tx_data[96] => in_pld_tx_data[96].IN1
in_pld_tx_data[97] => in_pld_tx_data[97].IN1
in_pld_tx_data[98] => in_pld_tx_data[98].IN1
in_pld_tx_data[99] => in_pld_tx_data[99].IN1
in_pld_tx_data[100] => in_pld_tx_data[100].IN1
in_pld_tx_data[101] => in_pld_tx_data[101].IN1
in_pld_tx_data[102] => in_pld_tx_data[102].IN1
in_pld_tx_data[103] => in_pld_tx_data[103].IN1
in_pld_tx_data[104] => in_pld_tx_data[104].IN1
in_pld_tx_data[105] => in_pld_tx_data[105].IN1
in_pld_tx_data[106] => in_pld_tx_data[106].IN1
in_pld_tx_data[107] => in_pld_tx_data[107].IN1
in_pld_tx_data[108] => in_pld_tx_data[108].IN1
in_pld_tx_data[109] => in_pld_tx_data[109].IN1
in_pld_tx_data[110] => in_pld_tx_data[110].IN1
in_pld_tx_data[111] => in_pld_tx_data[111].IN1
in_pld_tx_data[112] => in_pld_tx_data[112].IN1
in_pld_tx_data[113] => in_pld_tx_data[113].IN1
in_pld_tx_data[114] => in_pld_tx_data[114].IN1
in_pld_tx_data[115] => in_pld_tx_data[115].IN1
in_pld_tx_data[116] => in_pld_tx_data[116].IN1
in_pld_tx_data[117] => in_pld_tx_data[117].IN1
in_pld_tx_data[118] => in_pld_tx_data[118].IN1
in_pld_tx_data[119] => in_pld_tx_data[119].IN1
in_pld_tx_data[120] => in_pld_tx_data[120].IN1
in_pld_tx_data[121] => in_pld_tx_data[121].IN1
in_pld_tx_data[122] => in_pld_tx_data[122].IN1
in_pld_tx_data[123] => in_pld_tx_data[123].IN1
in_pld_tx_data[124] => in_pld_tx_data[124].IN1
in_pld_tx_data[125] => in_pld_tx_data[125].IN1
in_pld_tx_data[126] => in_pld_tx_data[126].IN1
in_pld_tx_data[127] => in_pld_tx_data[127].IN1
in_pld_txelecidle => in_pld_txelecidle.IN1
in_pld_uhsif_tx_clk => in_pld_uhsif_tx_clk.IN1
in_pma_hclk => in_pma_hclk.IN1
out_bond_pcs10g_out_bot[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs10g_out_bot
out_bond_pcs10g_out_bot[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs10g_out_bot
out_bond_pcs10g_out_bot[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs10g_out_bot
out_bond_pcs10g_out_bot[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs10g_out_bot
out_bond_pcs10g_out_bot[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs10g_out_bot
out_bond_pcs10g_out_top[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs10g_out_top
out_bond_pcs10g_out_top[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs10g_out_top
out_bond_pcs10g_out_top[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs10g_out_top
out_bond_pcs10g_out_top[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs10g_out_top
out_bond_pcs10g_out_top[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs10g_out_top
out_bond_pcs8g_out_bot[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[5] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[6] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[7] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[8] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[9] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[10] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[11] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_bot[12] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_bot
out_bond_pcs8g_out_top[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[5] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[6] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[7] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[8] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[9] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[10] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[11] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pcs8g_out_top[12] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pcs8g_out_top
out_bond_pmaif_out_bot[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[5] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[6] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[7] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[8] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[9] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[10] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_bot[11] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_bot
out_bond_pmaif_out_top[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[5] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[6] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[7] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[8] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[9] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[10] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_top
out_bond_pmaif_out_top[11] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_bond_pmaif_out_top
out_hip_clk_out[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_clk_out
out_hip_clk_out[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_clk_out
out_hip_clk_out[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_clk_out
out_hip_ctrl_out[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_ctrl_out
out_hip_ctrl_out[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_ctrl_out
out_hip_ctrl_out[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_ctrl_out
out_hip_ctrl_out[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_ctrl_out
out_hip_ctrl_out[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_ctrl_out
out_hip_ctrl_out[5] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_ctrl_out
out_hip_ctrl_out[6] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_ctrl_out
out_hip_ctrl_out[7] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_ctrl_out
out_hip_npor <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_npor
out_hip_rx_data[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[5] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[6] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[7] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[8] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[9] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[10] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[11] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[12] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[13] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[14] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[15] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[16] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[17] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[18] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[19] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[20] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[21] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[22] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[23] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[24] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[25] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[26] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[27] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[28] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[29] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[30] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[31] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[32] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[33] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[34] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[35] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[36] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[37] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[38] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[39] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[40] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[41] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[42] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[43] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[44] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[45] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[46] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[47] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[48] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[49] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_hip_rx_data[50] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_hip_rx_data
out_pld_10g_krfec_rx_blk_lock <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_krfec_rx_blk_lock
out_pld_10g_krfec_rx_diag_data_status[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_krfec_rx_diag_data_status
out_pld_10g_krfec_rx_diag_data_status[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_krfec_rx_diag_data_status
out_pld_10g_krfec_rx_frame <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_krfec_rx_frame
out_pld_10g_krfec_tx_frame <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_krfec_tx_frame
out_pld_10g_rx_align_val <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_align_val
out_pld_10g_rx_crc32_err <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_crc32_err
out_pld_10g_rx_data_valid <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_data_valid
out_pld_10g_rx_empty <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_empty
out_pld_10g_rx_fifo_del <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_fifo_del
out_pld_10g_rx_fifo_insert <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_fifo_insert
out_pld_10g_rx_fifo_num[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_fifo_num
out_pld_10g_rx_fifo_num[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_fifo_num
out_pld_10g_rx_fifo_num[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_fifo_num
out_pld_10g_rx_fifo_num[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_fifo_num
out_pld_10g_rx_fifo_num[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_fifo_num
out_pld_10g_rx_frame_lock <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_frame_lock
out_pld_10g_rx_hi_ber <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_hi_ber
out_pld_10g_rx_oflw_err <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_oflw_err
out_pld_10g_rx_pempty <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_pempty
out_pld_10g_rx_pfull <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_rx_pfull
out_pld_10g_tx_burst_en_exe <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_tx_burst_en_exe
out_pld_10g_tx_empty <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_tx_empty
out_pld_10g_tx_fifo_num[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_tx_fifo_num
out_pld_10g_tx_fifo_num[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_tx_fifo_num
out_pld_10g_tx_fifo_num[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_tx_fifo_num
out_pld_10g_tx_fifo_num[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_tx_fifo_num
out_pld_10g_tx_full <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_tx_full
out_pld_10g_tx_pempty <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_tx_pempty
out_pld_10g_tx_pfull <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_tx_pfull
out_pld_10g_tx_wordslip_exe <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_10g_tx_wordslip_exe
out_pld_8g_a1a2_k1k2_flag[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_a1a2_k1k2_flag
out_pld_8g_a1a2_k1k2_flag[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_a1a2_k1k2_flag
out_pld_8g_a1a2_k1k2_flag[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_a1a2_k1k2_flag
out_pld_8g_a1a2_k1k2_flag[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_a1a2_k1k2_flag
out_pld_8g_empty_rmf <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_empty_rmf
out_pld_8g_empty_rx <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_empty_rx
out_pld_8g_empty_tx <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_empty_tx
out_pld_8g_full_rmf <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_full_rmf
out_pld_8g_full_rx <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_full_rx
out_pld_8g_full_tx <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_full_tx
out_pld_8g_rxelecidle <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_rxelecidle
out_pld_8g_signal_detect_out <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_signal_detect_out
out_pld_8g_wa_boundary[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_wa_boundary
out_pld_8g_wa_boundary[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_wa_boundary
out_pld_8g_wa_boundary[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_wa_boundary
out_pld_8g_wa_boundary[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_wa_boundary
out_pld_8g_wa_boundary[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_8g_wa_boundary
out_pld_krfec_tx_alignment <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_krfec_tx_alignment
out_pld_pcs_rx_clk_out <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pcs_rx_clk_out
out_pld_pcs_tx_clk_out <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pcs_tx_clk_out
out_pld_pma_adapt_done <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_adapt_done
out_pld_pma_clkdiv_rx_user <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_clkdiv_rx_user
out_pld_pma_clkdiv_tx_user <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_clkdiv_tx_user
out_pld_pma_clklow <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_clklow
out_pld_pma_fref <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_fref
out_pld_pma_hclk <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_hclk
out_pld_pma_pcie_sw_done[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_pcie_sw_done
out_pld_pma_pcie_sw_done[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_pcie_sw_done
out_pld_pma_pfdmode_lock <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_pfdmode_lock
out_pld_pma_rx_clk_out <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_rx_clk_out
out_pld_pma_rx_detect_valid <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_rx_detect_valid
out_pld_pma_rx_found <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_rx_found
out_pld_pma_rxpll_lock <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_rxpll_lock
out_pld_pma_signal_ok <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_signal_ok
out_pld_pma_testbus[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_testbus
out_pld_pma_testbus[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_testbus
out_pld_pma_testbus[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_testbus
out_pld_pma_testbus[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_testbus
out_pld_pma_testbus[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_testbus
out_pld_pma_testbus[5] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_testbus
out_pld_pma_testbus[6] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_testbus
out_pld_pma_testbus[7] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_testbus
out_pld_pma_tx_clk_out <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pma_tx_clk_out
out_pld_pmaif_mask_tx_pll <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_pmaif_mask_tx_pll
out_pld_reserved_out[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[5] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[6] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[7] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[8] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_reserved_out
out_pld_reserved_out[9] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_reserved_out
out_pld_rx_control[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[5] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[6] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[7] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[8] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[9] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[10] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[11] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[12] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[13] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[14] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[15] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[16] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[17] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[18] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_control[19] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_control
out_pld_rx_data[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[5] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[6] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[7] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[8] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[9] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[10] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[11] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[12] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[13] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[14] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[15] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[16] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[17] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[18] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[19] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[20] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[21] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[22] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[23] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[24] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[25] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[26] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[27] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[28] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[29] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[30] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[31] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[32] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[33] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[34] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[35] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[36] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[37] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[38] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[39] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[40] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[41] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[42] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[43] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[44] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[45] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[46] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[47] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[48] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[49] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[50] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[51] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[52] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[53] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[54] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[55] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[56] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[57] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[58] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[59] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[60] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[61] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[62] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[63] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[64] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[65] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[66] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[67] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[68] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[69] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[70] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[71] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[72] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[73] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[74] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[75] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[76] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[77] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[78] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[79] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[80] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[81] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[82] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[83] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[84] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[85] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[86] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[87] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[88] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[89] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[90] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[91] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[92] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[93] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[94] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[95] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[96] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[97] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[98] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[99] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[100] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[101] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[102] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[103] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[104] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[105] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[106] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[107] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[108] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[109] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[110] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[111] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[112] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[113] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[114] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[115] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[116] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[117] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[118] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[119] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[120] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[121] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[122] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[123] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[124] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[125] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[126] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_data[127] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_data
out_pld_rx_prbs_done <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_prbs_done
out_pld_rx_prbs_err <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_rx_prbs_err
out_pld_test_data[0] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[1] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[2] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[3] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[4] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[5] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[6] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[7] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[8] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[9] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[10] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[11] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[12] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[13] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[14] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[15] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[16] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[17] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[18] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_test_data[19] <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_test_data
out_pld_uhsif_lock <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_uhsif_lock
out_pld_uhsif_tx_clk_out <= twentynm_pcs_rev_20nm4:inst_twentynm_pcs.out_pld_uhsif_tx_clk_out
avmm_clk[0] => avmm_clk[0].IN1
avmm_reset[0] => avmm_reset[0].IN1
avmm_writedata[0] => avmm_writedata[0].IN1
avmm_writedata[1] => avmm_writedata[1].IN1
avmm_writedata[2] => avmm_writedata[2].IN1
avmm_writedata[3] => avmm_writedata[3].IN1
avmm_writedata[4] => avmm_writedata[4].IN1
avmm_writedata[5] => avmm_writedata[5].IN1
avmm_writedata[6] => avmm_writedata[6].IN1
avmm_writedata[7] => avmm_writedata[7].IN1
avmm_address[0] => avmm_address[0].IN1
avmm_address[1] => avmm_address[1].IN1
avmm_address[2] => avmm_address[2].IN1
avmm_address[3] => avmm_address[3].IN1
avmm_address[4] => avmm_address[4].IN1
avmm_address[5] => avmm_address[5].IN1
avmm_address[6] => avmm_address[6].IN1
avmm_address[7] => avmm_address[7].IN1
avmm_address[8] => avmm_address[8].IN1
avmm_write[0] => avmm_write[0].IN1
avmm_read[0] => avmm_read[0].IN1
avmm_readdata[0] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_readdata
avmm_readdata[1] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_readdata
avmm_readdata[2] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_readdata
avmm_readdata[3] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_readdata
avmm_readdata[4] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_readdata
avmm_readdata[5] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_readdata
avmm_readdata[6] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_readdata
avmm_readdata[7] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_readdata
avmm_waitrequest[0] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_waitrequest
avmm_busy[0] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.avmm_busy
hip_cal_done[0] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.hip_cal_done
pld_cal_done[0] <= twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm.pld_cal_done


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pma_rev_20nm4:inst_twentynm_pma
in_adapt_start => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_ADAPT_START
in_avmmaddress[0] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMADDRESS
in_avmmaddress[1] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMADDRESS1
in_avmmaddress[2] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMADDRESS2
in_avmmaddress[3] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMADDRESS3
in_avmmaddress[4] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMADDRESS4
in_avmmaddress[5] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMADDRESS5
in_avmmaddress[6] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMADDRESS6
in_avmmaddress[7] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMADDRESS7
in_avmmaddress[8] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMADDRESS8
in_avmmclk => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMCLK
in_avmmread => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMREAD
in_avmmrstn => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMRSTN
in_avmmwrite => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMWRITE
in_avmmwritedata[0] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMWRITEDATA
in_avmmwritedata[1] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMWRITEDATA1
in_avmmwritedata[2] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMWRITEDATA2
in_avmmwritedata[3] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMWRITEDATA3
in_avmmwritedata[4] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMWRITEDATA4
in_avmmwritedata[5] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMWRITEDATA5
in_avmmwritedata[6] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMWRITEDATA6
in_avmmwritedata[7] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.I_AVMMWRITEDATA7
in_clk_cdr_b => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLK_CDR_B
in_clk_cdr_t => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLK_CDR_T
in_clk_fpll_b => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLK_FPLL_B
in_clk_fpll_t => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLK_FPLL_T
in_clk_lc_b => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLK_LC_B
in_clk_lc_hs => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLK_LC_HS
in_clk_lc_t => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLK_LC_T
in_clkb_cdr_b => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLKB_CDR_B
in_clkb_cdr_t => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLKB_CDR_T
in_clkb_fpll_b => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLKB_FPLL_B
in_clkb_fpll_t => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLKB_FPLL_T
in_clkb_lc_b => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLKB_LC_B
in_clkb_lc_hs => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLKB_LC_HS
in_clkb_lc_t => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CLKB_LC_T
in_core_refclk_in => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCAN_CLK
in_core_refclk_in => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_CORE_REFCLK
in_cpulse_x6_dn_bus[0] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_X6_DN_BUS
in_cpulse_x6_dn_bus[1] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_X6_DN_BUS1
in_cpulse_x6_dn_bus[2] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_X6_DN_BUS2
in_cpulse_x6_dn_bus[3] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_X6_DN_BUS3
in_cpulse_x6_dn_bus[4] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_X6_DN_BUS4
in_cpulse_x6_dn_bus[5] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_X6_DN_BUS5
in_cpulse_x6_up_bus[0] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_X6_UP_BUS
in_cpulse_x6_up_bus[1] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_X6_UP_BUS1
in_cpulse_x6_up_bus[2] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_X6_UP_BUS2
in_cpulse_x6_up_bus[3] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_X6_UP_BUS3
in_cpulse_x6_up_bus[4] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_X6_UP_BUS4
in_cpulse_x6_up_bus[5] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_X6_UP_BUS5
in_cpulse_xn_dn_bus[0] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_XN_DN_BUS
in_cpulse_xn_dn_bus[1] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_XN_DN_BUS1
in_cpulse_xn_dn_bus[2] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_XN_DN_BUS2
in_cpulse_xn_dn_bus[3] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_XN_DN_BUS3
in_cpulse_xn_dn_bus[4] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_XN_DN_BUS4
in_cpulse_xn_dn_bus[5] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_XN_DN_BUS5
in_cpulse_xn_up_bus[0] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_XN_UP_BUS
in_cpulse_xn_up_bus[1] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_XN_UP_BUS1
in_cpulse_xn_up_bus[2] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_XN_UP_BUS2
in_cpulse_xn_up_bus[3] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_XN_UP_BUS3
in_cpulse_xn_up_bus[4] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_XN_UP_BUS4
in_cpulse_xn_up_bus[5] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_CPULSE_XN_UP_BUS5
in_early_eios => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.EARLY_EIOS
in_eye_monitor[0] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN
in_eye_monitor[0] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_ODI_SHIFT_CLK
in_eye_monitor[1] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN1
in_eye_monitor[1] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_ODI_LATCH_CLK
in_eye_monitor[2] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN2
in_eye_monitor[2] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_ODI_SHIFT_IN
in_eye_monitor[3] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN3
in_eye_monitor[3] => gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.I_ODI_DFT_CLR
in_eye_monitor[4] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN4
in_eye_monitor[5] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN5
in_fpll_ppm_clk_in[0] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_FPLL_TEST0
in_fpll_ppm_clk_in[1] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_FPLL_TEST1
in_i_coeff[0] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF
in_i_coeff[1] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF1
in_i_coeff[2] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF2
in_i_coeff[3] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF3
in_i_coeff[4] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF4
in_i_coeff[5] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF5
in_i_coeff[6] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF6
in_i_coeff[7] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF7
in_i_coeff[8] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF8
in_i_coeff[9] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF9
in_i_coeff[10] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF10
in_i_coeff[11] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF11
in_i_coeff[12] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF12
in_i_coeff[13] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF13
in_i_coeff[14] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF14
in_i_coeff[15] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF15
in_i_coeff[16] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF16
in_i_coeff[17] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_I_COEFF17
in_i_rxpreset[0] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_I_RXPRESET
in_i_rxpreset[1] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_I_RXPRESET1
in_i_rxpreset[2] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_I_RXPRESET2
in_iqtxrxclk[0] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_IQTXRXCLK
in_iqtxrxclk[0] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_IQTXRXCLK
in_iqtxrxclk[1] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_IQTXRXCLK1
in_iqtxrxclk[1] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_IQTXRXCLK1
in_iqtxrxclk[2] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_IQTXRXCLK2
in_iqtxrxclk[2] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_IQTXRXCLK2
in_iqtxrxclk[3] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_IQTXRXCLK3
in_iqtxrxclk[3] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_IQTXRXCLK3
in_iqtxrxclk[4] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_IQTXRXCLK4
in_iqtxrxclk[4] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_IQTXRXCLK4
in_iqtxrxclk[5] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_IQTXRXCLK5
in_iqtxrxclk[5] => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_IQTXRXCLK5
in_ltd_b => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_LTD_B
in_ltr => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_LTR
in_pcie_sw[0] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_PCIE_SW
in_pcie_sw[0] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_PCIE_SW
in_pcie_sw[1] => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_PCIE_SW1
in_pcie_sw[1] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_PCIE_SW1
in_pcie_sw_done_master_in[0] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_PCIE_SW_DONE_MASTER
in_pcie_sw_done_master_in[1] => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_PCIE_SW_DONE_MASTER1
in_pma_atpg_los_en_n_in => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_GLOBAL_PIPE_SE
in_pma_reserved_out[0] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN6
in_pma_reserved_out[1] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN7
in_pma_reserved_out[2] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN8
in_pma_reserved_out[3] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.SCANIN9
in_pma_reserved_out[4] => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_ADAPT_RESET
in_ppm_lock => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_PPM_LOCK
in_ref_iqclk[0] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK
in_ref_iqclk[1] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK1
in_ref_iqclk[2] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK2
in_ref_iqclk[3] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK3
in_ref_iqclk[4] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK4
in_ref_iqclk[5] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK5
in_ref_iqclk[6] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK6
in_ref_iqclk[7] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK7
in_ref_iqclk[8] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK8
in_ref_iqclk[9] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK9
in_ref_iqclk[10] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK10
in_ref_iqclk[11] => gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.I_REF_IQCLK11
in_rs_lpbk_b => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_S_LPBK_B
in_rs_lpbk_b => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_S_LPBK_B
in_rs_lpbk_b => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_S_LPBK_B
in_rx50_buf_in[0] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RX_SEL_B50
in_rx50_buf_in[1] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RX_SEL_B501
in_rx50_buf_in[2] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RX_SEL_B502
in_rx50_buf_in[3] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RX_SEL_B503
in_rx50_buf_in[4] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RX_SEL_B504
in_rx50_buf_in[5] => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RX_SEL_B505
in_rx_bitslip => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_BITSLIP
in_rx_n => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RXN
in_rx_n => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_RX_N_BIDIR_IN
in_rx_p => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_RXP
in_rx_p => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RXP
in_rx_p => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_RX_P_BIDIR_IN
in_rx_pma_rstb => gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.I_RST_N
in_rx_pma_rstb => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RX_RSTN
in_rx_pma_rstb => gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.I_RST_N
in_rx_pma_rstb => gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.I_DFE_RSTN
in_rx_pma_rstb => gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.I_RSTN_SD
in_rx_qpi_pulldn => gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.I_RX_QPI_PULLDN
in_scan_mode_n => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_TEST_MODE
in_scan_shift_n => gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.I_TEST_SE
in_tx50_buf_in[0] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_TX50
in_tx50_buf_in[1] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_TX501
in_tx50_buf_in[2] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_TX502
in_tx50_buf_in[3] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_TX503
in_tx50_buf_in[4] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_TX504
in_tx50_buf_in[5] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_TX505
in_tx50_buf_in[6] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_TX506
in_tx50_buf_in[7] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_TX507
in_tx50_buf_in[8] => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_TX508
in_tx_bitslip => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_TX_BITSLIP
in_tx_bonding_rstb => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_TX_BONDING_RSTB
in_tx_data[0] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA
in_tx_data[1] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA1
in_tx_data[2] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA2
in_tx_data[3] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA3
in_tx_data[4] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA4
in_tx_data[5] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA5
in_tx_data[6] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA6
in_tx_data[7] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA7
in_tx_data[8] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA8
in_tx_data[9] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA9
in_tx_data[10] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA10
in_tx_data[11] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA11
in_tx_data[12] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA12
in_tx_data[13] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA13
in_tx_data[14] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA14
in_tx_data[15] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA15
in_tx_data[16] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA16
in_tx_data[17] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA17
in_tx_data[18] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA18
in_tx_data[19] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA19
in_tx_data[20] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA20
in_tx_data[21] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA21
in_tx_data[22] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA22
in_tx_data[23] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA23
in_tx_data[24] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA24
in_tx_data[25] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA25
in_tx_data[26] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA26
in_tx_data[27] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA27
in_tx_data[28] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA28
in_tx_data[29] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA29
in_tx_data[30] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA30
in_tx_data[31] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA31
in_tx_data[32] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA32
in_tx_data[33] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA33
in_tx_data[34] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA34
in_tx_data[35] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA35
in_tx_data[36] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA36
in_tx_data[37] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA37
in_tx_data[38] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA38
in_tx_data[39] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA39
in_tx_data[40] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA40
in_tx_data[41] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA41
in_tx_data[42] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA42
in_tx_data[43] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA43
in_tx_data[44] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA44
in_tx_data[45] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA45
in_tx_data[46] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA46
in_tx_data[47] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA47
in_tx_data[48] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA48
in_tx_data[49] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA49
in_tx_data[50] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA50
in_tx_data[51] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA51
in_tx_data[52] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA52
in_tx_data[53] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA53
in_tx_data[54] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA54
in_tx_data[55] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA55
in_tx_data[56] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA56
in_tx_data[57] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA57
in_tx_data[58] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA58
in_tx_data[59] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA59
in_tx_data[60] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA60
in_tx_data[61] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA61
in_tx_data[62] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA62
in_tx_data[63] => gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.DATA63
in_tx_det_rx => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.RXDETECTEN
in_tx_elec_idle => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_TX_ELEC_IDLE
in_tx_pma_rstb => gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.I_TX_PMA_RSTB
in_tx_qpi_pulldn => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_TX_QPI_PULLDN
in_tx_qpi_pullup => gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.I_TX_QPI_PULLUP
out_avmmreaddata_cdr_pll[0] <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_AVMMREADDATA
out_avmmreaddata_cdr_pll[1] <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_AVMMREADDATA1
out_avmmreaddata_cdr_pll[2] <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_AVMMREADDATA2
out_avmmreaddata_cdr_pll[3] <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_AVMMREADDATA3
out_avmmreaddata_cdr_pll[4] <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_AVMMREADDATA4
out_avmmreaddata_cdr_pll[5] <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_AVMMREADDATA5
out_avmmreaddata_cdr_pll[6] <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_AVMMREADDATA6
out_avmmreaddata_cdr_pll[7] <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_AVMMREADDATA7
out_avmmreaddata_pma_adapt[0] <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_AVMMREADDATA
out_avmmreaddata_pma_adapt[1] <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_AVMMREADDATA1
out_avmmreaddata_pma_adapt[2] <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_AVMMREADDATA2
out_avmmreaddata_pma_adapt[3] <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_AVMMREADDATA3
out_avmmreaddata_pma_adapt[4] <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_AVMMREADDATA4
out_avmmreaddata_pma_adapt[5] <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_AVMMREADDATA5
out_avmmreaddata_pma_adapt[6] <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_AVMMREADDATA6
out_avmmreaddata_pma_adapt[7] <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_AVMMREADDATA7
out_avmmreaddata_pma_cdr_refclk[0] <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_AVMMREADDATA
out_avmmreaddata_pma_cdr_refclk[1] <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_AVMMREADDATA1
out_avmmreaddata_pma_cdr_refclk[2] <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_AVMMREADDATA2
out_avmmreaddata_pma_cdr_refclk[3] <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_AVMMREADDATA3
out_avmmreaddata_pma_cdr_refclk[4] <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_AVMMREADDATA4
out_avmmreaddata_pma_cdr_refclk[5] <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_AVMMREADDATA5
out_avmmreaddata_pma_cdr_refclk[6] <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_AVMMREADDATA6
out_avmmreaddata_pma_cdr_refclk[7] <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_AVMMREADDATA7
out_avmmreaddata_pma_cgb[0] <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_AVMMREADDATA
out_avmmreaddata_pma_cgb[1] <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_AVMMREADDATA1
out_avmmreaddata_pma_cgb[2] <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_AVMMREADDATA2
out_avmmreaddata_pma_cgb[3] <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_AVMMREADDATA3
out_avmmreaddata_pma_cgb[4] <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_AVMMREADDATA4
out_avmmreaddata_pma_cgb[5] <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_AVMMREADDATA5
out_avmmreaddata_pma_cgb[6] <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_AVMMREADDATA6
out_avmmreaddata_pma_cgb[7] <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_AVMMREADDATA7
out_avmmreaddata_pma_rx_buf[0] <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_AVMMREADDATA
out_avmmreaddata_pma_rx_buf[1] <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_AVMMREADDATA1
out_avmmreaddata_pma_rx_buf[2] <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_AVMMREADDATA2
out_avmmreaddata_pma_rx_buf[3] <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_AVMMREADDATA3
out_avmmreaddata_pma_rx_buf[4] <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_AVMMREADDATA4
out_avmmreaddata_pma_rx_buf[5] <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_AVMMREADDATA5
out_avmmreaddata_pma_rx_buf[6] <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_AVMMREADDATA6
out_avmmreaddata_pma_rx_buf[7] <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_AVMMREADDATA7
out_avmmreaddata_pma_rx_deser[0] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_AVMMREADDATA
out_avmmreaddata_pma_rx_deser[1] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_AVMMREADDATA1
out_avmmreaddata_pma_rx_deser[2] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_AVMMREADDATA2
out_avmmreaddata_pma_rx_deser[3] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_AVMMREADDATA3
out_avmmreaddata_pma_rx_deser[4] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_AVMMREADDATA4
out_avmmreaddata_pma_rx_deser[5] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_AVMMREADDATA5
out_avmmreaddata_pma_rx_deser[6] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_AVMMREADDATA6
out_avmmreaddata_pma_rx_deser[7] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_AVMMREADDATA7
out_avmmreaddata_pma_rx_dfe[0] <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_AVMMREADDATA
out_avmmreaddata_pma_rx_dfe[1] <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_AVMMREADDATA1
out_avmmreaddata_pma_rx_dfe[2] <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_AVMMREADDATA2
out_avmmreaddata_pma_rx_dfe[3] <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_AVMMREADDATA3
out_avmmreaddata_pma_rx_dfe[4] <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_AVMMREADDATA4
out_avmmreaddata_pma_rx_dfe[5] <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_AVMMREADDATA5
out_avmmreaddata_pma_rx_dfe[6] <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_AVMMREADDATA6
out_avmmreaddata_pma_rx_dfe[7] <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_AVMMREADDATA7
out_avmmreaddata_pma_rx_odi[0] <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_AVMMREADDATA
out_avmmreaddata_pma_rx_odi[1] <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_AVMMREADDATA1
out_avmmreaddata_pma_rx_odi[2] <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_AVMMREADDATA2
out_avmmreaddata_pma_rx_odi[3] <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_AVMMREADDATA3
out_avmmreaddata_pma_rx_odi[4] <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_AVMMREADDATA4
out_avmmreaddata_pma_rx_odi[5] <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_AVMMREADDATA5
out_avmmreaddata_pma_rx_odi[6] <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_AVMMREADDATA6
out_avmmreaddata_pma_rx_odi[7] <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_AVMMREADDATA7
out_avmmreaddata_pma_rx_sd[0] <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_AVMMREADDATA
out_avmmreaddata_pma_rx_sd[1] <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_AVMMREADDATA1
out_avmmreaddata_pma_rx_sd[2] <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_AVMMREADDATA2
out_avmmreaddata_pma_rx_sd[3] <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_AVMMREADDATA3
out_avmmreaddata_pma_rx_sd[4] <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_AVMMREADDATA4
out_avmmreaddata_pma_rx_sd[5] <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_AVMMREADDATA5
out_avmmreaddata_pma_rx_sd[6] <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_AVMMREADDATA6
out_avmmreaddata_pma_rx_sd[7] <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_AVMMREADDATA7
out_avmmreaddata_pma_tx_buf[0] <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_AVMMREADDATA
out_avmmreaddata_pma_tx_buf[1] <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_AVMMREADDATA1
out_avmmreaddata_pma_tx_buf[2] <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_AVMMREADDATA2
out_avmmreaddata_pma_tx_buf[3] <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_AVMMREADDATA3
out_avmmreaddata_pma_tx_buf[4] <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_AVMMREADDATA4
out_avmmreaddata_pma_tx_buf[5] <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_AVMMREADDATA5
out_avmmreaddata_pma_tx_buf[6] <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_AVMMREADDATA6
out_avmmreaddata_pma_tx_buf[7] <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_AVMMREADDATA7
out_avmmreaddata_pma_tx_ser[0] <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_AVMMREADDATA
out_avmmreaddata_pma_tx_ser[1] <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_AVMMREADDATA1
out_avmmreaddata_pma_tx_ser[2] <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_AVMMREADDATA2
out_avmmreaddata_pma_tx_ser[3] <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_AVMMREADDATA3
out_avmmreaddata_pma_tx_ser[4] <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_AVMMREADDATA4
out_avmmreaddata_pma_tx_ser[5] <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_AVMMREADDATA5
out_avmmreaddata_pma_tx_ser[6] <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_AVMMREADDATA6
out_avmmreaddata_pma_tx_ser[7] <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_AVMMREADDATA7
out_blockselect_cdr_pll <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_BLOCKSELECT
out_blockselect_pma_adapt <= gen_twentynm_hssi_pma_adaptation.inst_twentynm_hssi_pma_adaptation.O_BLOCKSELECT
out_blockselect_pma_cdr_refclk <= gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux.O_BLOCKSELECT
out_blockselect_pma_cgb <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_BLOCKSELECT
out_blockselect_pma_rx_buf <= gen_twentynm_hssi_pma_rx_buf.inst_twentynm_hssi_pma_rx_buf.O_BLOCKSELECT
out_blockselect_pma_rx_deser <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_BLOCKSELECT
out_blockselect_pma_rx_dfe <= gen_twentynm_hssi_pma_rx_dfe.inst_twentynm_hssi_pma_rx_dfe.O_BLOCKSELECT
out_blockselect_pma_rx_odi <= gen_twentynm_hssi_pma_rx_odi.inst_twentynm_hssi_pma_rx_odi.O_BLOCKSELECT
out_blockselect_pma_rx_sd <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_BLOCKSELECT
out_blockselect_pma_tx_buf <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_BLOCKSELECT
out_blockselect_pma_tx_ser <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_BLOCKSELECT
out_clk0_pfd <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_CLK0_PFD
out_clk180_pfd <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_CLK180_PFD
out_clk_divrx_iqtxrx <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_CLKDIV
out_clk_divtx_iqtxrx <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_CLK_DIVTX
out_clkdiv_rx <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_CLKDIV
out_clkdiv_rx_user <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_CLKDIV_USER
out_clkdiv_tx <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_CLK_DIVTX
out_clkdiv_tx_user <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_CLK_DIVTX_USER
out_clklow <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_CLKLOW
out_fref <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_FREF
out_iqtxrxclk_out0 <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_CLK_DIVTX
out_iqtxrxclk_out1 <= gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser.O_CLK_DIVTX
out_jtaglpxn <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_VLPTXN
out_jtaglpxp <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_VLPTXP
out_pcie_sw_done[0] <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_PCIE_SW_DONE
out_pcie_sw_done[1] <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_PCIE_SW_DONE1
out_pcie_sw_master[0] <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_PCIE_SW_MASTER
out_pcie_sw_master[1] <= gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb.O_PCIE_SW_MASTER1
out_pfdmode_lock <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_PFDMODE_LOCK
out_rx_detect_valid <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_RX_DETECT_VALID
out_rx_found <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_RX_FOUND
out_rxdata[0] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT
out_rxdata[1] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT1
out_rxdata[2] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT2
out_rxdata[3] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT3
out_rxdata[4] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT4
out_rxdata[5] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT5
out_rxdata[6] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT6
out_rxdata[7] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT7
out_rxdata[8] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT8
out_rxdata[9] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT9
out_rxdata[10] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT10
out_rxdata[11] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT11
out_rxdata[12] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT12
out_rxdata[13] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT13
out_rxdata[14] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT14
out_rxdata[15] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT15
out_rxdata[16] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT16
out_rxdata[17] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT17
out_rxdata[18] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT18
out_rxdata[19] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT19
out_rxdata[20] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT20
out_rxdata[21] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT21
out_rxdata[22] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT22
out_rxdata[23] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT23
out_rxdata[24] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT24
out_rxdata[25] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT25
out_rxdata[26] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT26
out_rxdata[27] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT27
out_rxdata[28] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT28
out_rxdata[29] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT29
out_rxdata[30] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT30
out_rxdata[31] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT31
out_rxdata[32] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT32
out_rxdata[33] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT33
out_rxdata[34] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT34
out_rxdata[35] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT35
out_rxdata[36] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT36
out_rxdata[37] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT37
out_rxdata[38] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT38
out_rxdata[39] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT39
out_rxdata[40] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT40
out_rxdata[41] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT41
out_rxdata[42] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT42
out_rxdata[43] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT43
out_rxdata[44] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT44
out_rxdata[45] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT45
out_rxdata[46] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT46
out_rxdata[47] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT47
out_rxdata[48] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT48
out_rxdata[49] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT49
out_rxdata[50] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT50
out_rxdata[51] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT51
out_rxdata[52] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT52
out_rxdata[53] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT53
out_rxdata[54] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT54
out_rxdata[55] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT55
out_rxdata[56] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT56
out_rxdata[57] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT57
out_rxdata[58] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT58
out_rxdata[59] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT59
out_rxdata[60] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT60
out_rxdata[61] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT61
out_rxdata[62] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT62
out_rxdata[63] <= gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser.O_DOUT63
out_rxpll_lock <= gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll.O_RXPLL_LOCK
out_sd <= gen_twentynm_hssi_pma_rx_sd.inst_twentynm_hssi_pma_rx_sd.O_SD
out_tx_n <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_VON
out_tx_p <= gen_twentynm_hssi_pma_tx_buf.inst_twentynm_hssi_pma_tx_buf.O_VOP


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs
in_avmmaddress[0] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMADDRESS
in_avmmaddress[0] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMADDRESS
in_avmmaddress[1] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMADDRESS1
in_avmmaddress[1] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMADDRESS1
in_avmmaddress[2] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMADDRESS2
in_avmmaddress[2] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMADDRESS2
in_avmmaddress[3] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMADDRESS3
in_avmmaddress[3] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMADDRESS3
in_avmmaddress[4] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMADDRESS4
in_avmmaddress[4] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMADDRESS4
in_avmmaddress[5] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMADDRESS5
in_avmmaddress[5] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMADDRESS5
in_avmmaddress[6] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMADDRESS6
in_avmmaddress[6] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMADDRESS6
in_avmmaddress[7] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMADDRESS7
in_avmmaddress[7] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMADDRESS7
in_avmmaddress[8] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMADDRESS8
in_avmmaddress[8] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMADDRESS8
in_avmmclk => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMCLK
in_avmmclk => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMCLK
in_avmmread => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMREAD
in_avmmread => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMREAD
in_avmmrstn => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMRSTN
in_avmmrstn => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMRSTN
in_avmmwrite => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMWRITE
in_avmmwrite => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMWRITE
in_avmmwritedata[0] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMWRITEDATA
in_avmmwritedata[0] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMWRITEDATA
in_avmmwritedata[1] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMWRITEDATA1
in_avmmwritedata[1] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMWRITEDATA1
in_avmmwritedata[2] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMWRITEDATA2
in_avmmwritedata[2] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMWRITEDATA2
in_avmmwritedata[3] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMWRITEDATA3
in_avmmwritedata[3] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMWRITEDATA3
in_avmmwritedata[4] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMWRITEDATA4
in_avmmwritedata[4] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMWRITEDATA4
in_avmmwritedata[5] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMWRITEDATA5
in_avmmwritedata[5] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMWRITEDATA5
in_avmmwritedata[6] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMWRITEDATA6
in_avmmwritedata[6] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMWRITEDATA6
in_avmmwritedata[7] => gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_AVMMWRITEDATA7
in_avmmwritedata[7] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_AVMMWRITEDATA7
in_bond_pcs10g_in_bot[0] => ~NO_FANOUT~
in_bond_pcs10g_in_bot[1] => ~NO_FANOUT~
in_bond_pcs10g_in_bot[2] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_DISTDWN_IN_DV
in_bond_pcs10g_in_bot[3] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_DISTDWN_IN_WREN
in_bond_pcs10g_in_bot[4] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_DISTDWN_IN_RDEN
in_bond_pcs10g_in_top[0] => ~NO_FANOUT~
in_bond_pcs10g_in_top[1] => ~NO_FANOUT~
in_bond_pcs10g_in_top[2] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_DISTUP_IN_DV
in_bond_pcs10g_in_top[3] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_DISTUP_IN_WREN
in_bond_pcs10g_in_top[4] => gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.I_DISTUP_IN_RDEN
in_bond_pcs8g_in_bot[0] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RX_DIV_SYNC_IN_CHNL_DOWN
in_bond_pcs8g_in_bot[1] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RX_DIV_SYNC_IN_CHNL_DOWN1
in_bond_pcs8g_in_bot[2] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_WR_ENABLE_IN_CHNL_DOWN
in_bond_pcs8g_in_bot[3] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RD_ENABLE_IN_CHNL_DOWN
in_bond_pcs8g_in_bot[4] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RX_WE_IN_CHNL_DOWN
in_bond_pcs8g_in_bot[5] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RX_WE_IN_CHNL_DOWN1
in_bond_pcs8g_in_bot[6] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_TX_DIV_SYNC_IN_CHNL_DOWN
in_bond_pcs8g_in_bot[7] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_TX_DIV_SYNC_IN_CHNL_DOWN1
in_bond_pcs8g_in_bot[8] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_WR_ENABLE_IN_CHNL_DOWN
in_bond_pcs8g_in_bot[9] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_RD_ENABLE_IN_CHNL_DOWN
in_bond_pcs8g_in_bot[10] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_FIFO_SELECT_IN_CHNL_DOWN
in_bond_pcs8g_in_bot[11] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_FIFO_SELECT_IN_CHNL_DOWN1
in_bond_pcs8g_in_bot[12] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RESET_PC_PTRS_IN_CHNL_DOWN
in_bond_pcs8g_in_top[0] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RX_DIV_SYNC_IN_CHNL_UP
in_bond_pcs8g_in_top[1] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RX_DIV_SYNC_IN_CHNL_UP1
in_bond_pcs8g_in_top[2] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_WR_ENABLE_IN_CHNL_UP
in_bond_pcs8g_in_top[3] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RD_ENABLE_IN_CHNL_UP
in_bond_pcs8g_in_top[4] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RX_WE_IN_CHNL_UP
in_bond_pcs8g_in_top[5] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RX_WE_IN_CHNL_UP1
in_bond_pcs8g_in_top[6] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_TX_DIV_SYNC_IN_CHNL_UP
in_bond_pcs8g_in_top[7] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_TX_DIV_SYNC_IN_CHNL_UP1
in_bond_pcs8g_in_top[8] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_WR_ENABLE_IN_CHNL_UP
in_bond_pcs8g_in_top[9] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_RD_ENABLE_IN_CHNL_UP
in_bond_pcs8g_in_top[10] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_FIFO_SELECT_IN_CHNL_UP
in_bond_pcs8g_in_top[11] => gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.I_FIFO_SELECT_IN_CHNL_UP1
in_bond_pcs8g_in_top[12] => gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.I_RESET_PC_PTRS_IN_CHNL_UP
in_bond_pmaif_in_bot[0] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN
in_bond_pmaif_in_bot[1] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN1
in_bond_pmaif_in_bot[2] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN2
in_bond_pmaif_in_bot[3] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN3
in_bond_pmaif_in_bot[4] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN4
in_bond_pmaif_in_bot[5] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN5
in_bond_pmaif_in_bot[6] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN6
in_bond_pmaif_in_bot[7] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN7
in_bond_pmaif_in_bot[8] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN8
in_bond_pmaif_in_bot[9] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN9
in_bond_pmaif_in_bot[10] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN10
in_bond_pmaif_in_bot[11] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_DOWN11
in_bond_pmaif_in_top[0] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP
in_bond_pmaif_in_top[1] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP1
in_bond_pmaif_in_top[2] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP2
in_bond_pmaif_in_top[3] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP3
in_bond_pmaif_in_top[4] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP4
in_bond_pmaif_in_top[5] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP5
in_bond_pmaif_in_top[6] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP6
in_bond_pmaif_in_top[7] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP7
in_bond_pmaif_in_top[8] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP8
in_bond_pmaif_in_top[9] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP9
in_bond_pmaif_in_top[10] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP10
in_bond_pmaif_in_top[11] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMAIF_BUNDLING_IN_UP11
in_hip_tx_data[0] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA
in_hip_tx_data[1] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA1
in_hip_tx_data[2] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA2
in_hip_tx_data[3] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA3
in_hip_tx_data[4] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA4
in_hip_tx_data[5] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA5
in_hip_tx_data[6] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA6
in_hip_tx_data[7] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA7
in_hip_tx_data[8] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA8
in_hip_tx_data[9] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA9
in_hip_tx_data[10] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA10
in_hip_tx_data[11] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA11
in_hip_tx_data[12] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA12
in_hip_tx_data[13] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA13
in_hip_tx_data[14] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA14
in_hip_tx_data[15] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA15
in_hip_tx_data[16] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA16
in_hip_tx_data[17] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA17
in_hip_tx_data[18] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA18
in_hip_tx_data[19] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA19
in_hip_tx_data[20] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA20
in_hip_tx_data[21] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA21
in_hip_tx_data[22] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA22
in_hip_tx_data[23] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA23
in_hip_tx_data[24] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA24
in_hip_tx_data[25] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA25
in_hip_tx_data[26] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA26
in_hip_tx_data[27] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA27
in_hip_tx_data[28] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA28
in_hip_tx_data[29] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA29
in_hip_tx_data[30] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA30
in_hip_tx_data[31] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA31
in_hip_tx_data[32] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA32
in_hip_tx_data[33] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA33
in_hip_tx_data[34] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA34
in_hip_tx_data[35] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA35
in_hip_tx_data[36] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA36
in_hip_tx_data[37] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA37
in_hip_tx_data[38] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA38
in_hip_tx_data[39] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA39
in_hip_tx_data[40] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA40
in_hip_tx_data[41] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA41
in_hip_tx_data[42] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA42
in_hip_tx_data[43] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA43
in_hip_tx_data[44] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA44
in_hip_tx_data[45] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA45
in_hip_tx_data[46] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA46
in_hip_tx_data[47] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA47
in_hip_tx_data[48] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA48
in_hip_tx_data[49] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA49
in_hip_tx_data[50] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA50
in_hip_tx_data[51] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA51
in_hip_tx_data[52] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA52
in_hip_tx_data[53] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA53
in_hip_tx_data[54] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA54
in_hip_tx_data[55] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA55
in_hip_tx_data[56] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA56
in_hip_tx_data[57] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA57
in_hip_tx_data[58] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA58
in_hip_tx_data[59] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA59
in_hip_tx_data[60] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA60
in_hip_tx_data[61] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA61
in_hip_tx_data[62] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA62
in_hip_tx_data[63] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_HIP_TX_DATA63
in_iocsr_clk => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_CLK
in_iocsr_config[0] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_CONFIG
in_iocsr_config[1] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_CONFIG1
in_iocsr_config[2] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_CONFIG2
in_iocsr_config[3] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_CONFIG3
in_iocsr_config[4] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_CONFIG4
in_iocsr_config[5] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_CONFIG5
in_iocsr_rdy => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_RDY
in_iocsr_rdy_dly => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_IOCSR_RDY_DLY
in_pld_10g_krfec_rx_clr_errblk_cnt => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_10G_KRFEC_RX_CLR_ERRBLK_CNT
in_pld_10g_krfec_rx_pld_rst_n => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_10G_KRFEC_RX_PLD_RST_N
in_pld_10g_krfec_tx_pld_rst_n => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_KRFEC_TX_PLD_RST_N
in_pld_10g_rx_align_clr => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_10G_RX_ALIGN_CLR
in_pld_10g_rx_clr_ber_count => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_10G_RX_CLR_BER_COUNT
in_pld_10g_rx_rd_en => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_10G_RX_RD_EN
in_pld_10g_tx_bitslip[0] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_TX_BITSLIP
in_pld_10g_tx_bitslip[1] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_TX_BITSLIP1
in_pld_10g_tx_bitslip[2] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_TX_BITSLIP2
in_pld_10g_tx_bitslip[3] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_TX_BITSLIP3
in_pld_10g_tx_bitslip[4] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_TX_BITSLIP4
in_pld_10g_tx_bitslip[5] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_TX_BITSLIP5
in_pld_10g_tx_bitslip[6] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_TX_BITSLIP6
in_pld_10g_tx_burst_en => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_TX_BURST_EN
in_pld_10g_tx_data_valid => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_TX_DATA_VALID
in_pld_10g_tx_diag_status[0] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_TX_DIAG_STATUS
in_pld_10g_tx_diag_status[1] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_TX_DIAG_STATUS1
in_pld_10g_tx_wordslip => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_10G_TX_WORDSLIP
in_pld_8g_a1a2_size => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_8G_A1A2_SIZE
in_pld_8g_bitloc_rev_en => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_8G_BITLOC_REV_EN
in_pld_8g_byte_rev_en => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_8G_BYTE_REV_EN
in_pld_8g_eidleinfersel[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_8G_EIDLEINFERSEL
in_pld_8g_eidleinfersel[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_8G_EIDLEINFERSEL1
in_pld_8g_eidleinfersel[2] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_8G_EIDLEINFERSEL2
in_pld_8g_encdt => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_8G_ENCDT
in_pld_8g_g3_rx_pld_rst_n => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_8G_G3_RX_PLD_RST_N
in_pld_8g_g3_tx_pld_rst_n => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_8G_G3_TX_PLD_RST_N
in_pld_8g_rddisable_tx => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_8G_RDDISABLE_TX
in_pld_8g_rdenable_rx => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_8G_RDENABLE_RX
in_pld_8g_refclk_dig2 => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_8G_REFCLK_DIG2
in_pld_8g_rxpolarity => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_8G_RXPOLARITY
in_pld_8g_tx_boundary_sel[0] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_8G_TX_BOUNDARY_SEL
in_pld_8g_tx_boundary_sel[1] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_8G_TX_BOUNDARY_SEL1
in_pld_8g_tx_boundary_sel[2] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_8G_TX_BOUNDARY_SEL2
in_pld_8g_tx_boundary_sel[3] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_8G_TX_BOUNDARY_SEL3
in_pld_8g_tx_boundary_sel[4] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_8G_TX_BOUNDARY_SEL4
in_pld_8g_wrdisable_rx => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_8G_WRDISABLE_RX
in_pld_8g_wrenable_tx => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_8G_WRENABLE_TX
in_pld_atpg_los_en_n => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_ATPG_LOS_EN_N
in_pld_bitslip => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_BITSLIP
in_pld_g3_current_coeff[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF
in_pld_g3_current_coeff[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF1
in_pld_g3_current_coeff[2] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF2
in_pld_g3_current_coeff[3] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF3
in_pld_g3_current_coeff[4] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF4
in_pld_g3_current_coeff[5] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF5
in_pld_g3_current_coeff[6] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF6
in_pld_g3_current_coeff[7] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF7
in_pld_g3_current_coeff[8] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF8
in_pld_g3_current_coeff[9] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF9
in_pld_g3_current_coeff[10] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF10
in_pld_g3_current_coeff[11] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF11
in_pld_g3_current_coeff[12] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF12
in_pld_g3_current_coeff[13] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF13
in_pld_g3_current_coeff[14] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF14
in_pld_g3_current_coeff[15] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF15
in_pld_g3_current_coeff[16] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF16
in_pld_g3_current_coeff[17] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_COEFF17
in_pld_g3_current_rxpreset[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_RXPRESET
in_pld_g3_current_rxpreset[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_RXPRESET1
in_pld_g3_current_rxpreset[2] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_G3_CURRENT_RXPRESET2
in_pld_ltr => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_LTR
in_pld_mem_krfec_atpg_rst_n => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_MEM_KRFEC_ATPG_RST_N
in_pld_partial_reconfig => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PARTIAL_RECONFIG
in_pld_partial_reconfig => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_PARTIAL_RECONFIG
in_pld_partial_reconfig => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_PARTIAL_RECONFIG
in_pld_pcs_refclk_dig => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PCS_REFCLK_DIG
in_pld_pma_adapt_start => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_ADAPT_START
in_pld_pma_csr_test_dis => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_CSR_TEST_DIS
in_pld_pma_early_eios => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_EARLY_EIOS
in_pld_pma_eye_monitor[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_EYE_MONITOR
in_pld_pma_eye_monitor[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_EYE_MONITOR1
in_pld_pma_eye_monitor[2] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_EYE_MONITOR2
in_pld_pma_eye_monitor[3] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_EYE_MONITOR3
in_pld_pma_eye_monitor[4] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_EYE_MONITOR4
in_pld_pma_eye_monitor[5] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_EYE_MONITOR5
in_pld_pma_ltd_b => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_LTD_B
in_pld_pma_nrpi_freeze => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_NRPI_FREEZE
in_pld_pma_pcie_switch[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_PCIE_SWITCH
in_pld_pma_pcie_switch[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_PCIE_SWITCH1
in_pld_pma_ppm_lock => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_PPM_LOCK
in_pld_pma_reserved_out[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_RESERVED_OUT
in_pld_pma_reserved_out[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_RESERVED_OUT1
in_pld_pma_reserved_out[2] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_RESERVED_OUT2
in_pld_pma_reserved_out[3] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_RESERVED_OUT3
in_pld_pma_reserved_out[4] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_RESERVED_OUT4
in_pld_pma_rs_lpbk_b => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_RS_LPBK_B
in_pld_pma_rx_qpi_pullup => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_RX_QPI_PULLUP
in_pld_pma_rxpma_rstb => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_PMA_RXPMA_RSTB
in_pld_pma_tx_bitslip => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_TX_BITSLIP
in_pld_pma_tx_bonding_rstb => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_TX_BONDING_RSTB
in_pld_pma_tx_qpi_pulldn => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_TX_QPI_PULLDN
in_pld_pma_tx_qpi_pullup => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_TX_QPI_PULLUP
in_pld_pma_txdetectrx => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_PMA_TXDETECTRX
in_pld_pma_txpma_rstb => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_PMA_TXPMA_RSTB
in_pld_pmaif_rx_pld_rst_n => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_PMAIF_RX_PLD_RST_N
in_pld_pmaif_rxclkslip => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_PMAIF_RXCLKSLIP
in_pld_pmaif_tx_pld_rst_n => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_PMAIF_TX_PLD_RST_N
in_pld_polinv_rx => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_POLINV_RX
in_pld_polinv_tx => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_POLINV_TX
in_pld_rate[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RATE
in_pld_rate[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RATE1
in_pld_reserved_in[0] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN
in_pld_reserved_in[1] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN1
in_pld_reserved_in[2] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN2
in_pld_reserved_in[3] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN3
in_pld_reserved_in[4] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN4
in_pld_reserved_in[5] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN5
in_pld_reserved_in[6] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN6
in_pld_reserved_in[7] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN7
in_pld_reserved_in[8] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN8
in_pld_reserved_in[9] => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_RESERVED_IN9
in_pld_rx_clk => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_RX_CLK
in_pld_rx_prbs_err_clr => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_RX_PRBS_ERR_CLR
in_pld_scan_mode_n => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_SCAN_MODE_N
in_pld_scan_shift_n => gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.I_PLD_SCAN_SHIFT_N
in_pld_syncsm_en => gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.I_PLD_SYNCSM_EN
in_pld_tx_clk => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CLK
in_pld_tx_control[0] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL
in_pld_tx_control[1] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL1
in_pld_tx_control[2] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL2
in_pld_tx_control[3] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL3
in_pld_tx_control[4] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL4
in_pld_tx_control[5] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL5
in_pld_tx_control[6] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL6
in_pld_tx_control[7] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL7
in_pld_tx_control[8] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL8
in_pld_tx_control[9] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL9
in_pld_tx_control[10] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL10
in_pld_tx_control[11] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL11
in_pld_tx_control[12] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL12
in_pld_tx_control[13] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL13
in_pld_tx_control[14] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL14
in_pld_tx_control[15] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL15
in_pld_tx_control[16] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL16
in_pld_tx_control[17] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_CONTROL17
in_pld_tx_data[0] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA
in_pld_tx_data[1] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA1
in_pld_tx_data[2] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA2
in_pld_tx_data[3] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA3
in_pld_tx_data[4] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA4
in_pld_tx_data[5] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA5
in_pld_tx_data[6] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA6
in_pld_tx_data[7] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA7
in_pld_tx_data[8] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA8
in_pld_tx_data[9] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA9
in_pld_tx_data[10] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA10
in_pld_tx_data[11] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA11
in_pld_tx_data[12] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA12
in_pld_tx_data[13] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA13
in_pld_tx_data[14] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA14
in_pld_tx_data[15] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA15
in_pld_tx_data[16] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA16
in_pld_tx_data[17] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA17
in_pld_tx_data[18] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA18
in_pld_tx_data[19] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA19
in_pld_tx_data[20] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA20
in_pld_tx_data[21] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA21
in_pld_tx_data[22] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA22
in_pld_tx_data[23] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA23
in_pld_tx_data[24] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA24
in_pld_tx_data[25] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA25
in_pld_tx_data[26] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA26
in_pld_tx_data[27] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA27
in_pld_tx_data[28] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA28
in_pld_tx_data[29] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA29
in_pld_tx_data[30] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA30
in_pld_tx_data[31] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA31
in_pld_tx_data[32] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA32
in_pld_tx_data[33] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA33
in_pld_tx_data[34] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA34
in_pld_tx_data[35] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA35
in_pld_tx_data[36] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA36
in_pld_tx_data[37] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA37
in_pld_tx_data[38] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA38
in_pld_tx_data[39] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA39
in_pld_tx_data[40] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA40
in_pld_tx_data[41] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA41
in_pld_tx_data[42] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA42
in_pld_tx_data[43] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA43
in_pld_tx_data[44] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA44
in_pld_tx_data[45] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA45
in_pld_tx_data[46] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA46
in_pld_tx_data[47] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA47
in_pld_tx_data[48] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA48
in_pld_tx_data[49] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA49
in_pld_tx_data[50] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA50
in_pld_tx_data[51] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA51
in_pld_tx_data[52] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA52
in_pld_tx_data[53] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA53
in_pld_tx_data[54] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA54
in_pld_tx_data[55] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA55
in_pld_tx_data[56] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA56
in_pld_tx_data[57] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA57
in_pld_tx_data[58] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA58
in_pld_tx_data[59] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA59
in_pld_tx_data[60] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA60
in_pld_tx_data[61] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA61
in_pld_tx_data[62] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA62
in_pld_tx_data[63] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA63
in_pld_tx_data[64] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA64
in_pld_tx_data[65] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA65
in_pld_tx_data[66] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA66
in_pld_tx_data[67] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA67
in_pld_tx_data[68] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA68
in_pld_tx_data[69] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA69
in_pld_tx_data[70] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA70
in_pld_tx_data[71] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA71
in_pld_tx_data[72] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA72
in_pld_tx_data[73] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA73
in_pld_tx_data[74] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA74
in_pld_tx_data[75] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA75
in_pld_tx_data[76] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA76
in_pld_tx_data[77] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA77
in_pld_tx_data[78] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA78
in_pld_tx_data[79] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA79
in_pld_tx_data[80] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA80
in_pld_tx_data[81] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA81
in_pld_tx_data[82] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA82
in_pld_tx_data[83] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA83
in_pld_tx_data[84] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA84
in_pld_tx_data[85] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA85
in_pld_tx_data[86] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA86
in_pld_tx_data[87] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA87
in_pld_tx_data[88] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA88
in_pld_tx_data[89] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA89
in_pld_tx_data[90] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA90
in_pld_tx_data[91] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA91
in_pld_tx_data[92] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA92
in_pld_tx_data[93] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA93
in_pld_tx_data[94] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA94
in_pld_tx_data[95] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA95
in_pld_tx_data[96] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA96
in_pld_tx_data[97] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA97
in_pld_tx_data[98] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA98
in_pld_tx_data[99] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA99
in_pld_tx_data[100] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA100
in_pld_tx_data[101] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA101
in_pld_tx_data[102] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA102
in_pld_tx_data[103] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA103
in_pld_tx_data[104] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA104
in_pld_tx_data[105] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA105
in_pld_tx_data[106] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA106
in_pld_tx_data[107] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA107
in_pld_tx_data[108] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA108
in_pld_tx_data[109] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA109
in_pld_tx_data[110] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA110
in_pld_tx_data[111] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA111
in_pld_tx_data[112] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA112
in_pld_tx_data[113] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA113
in_pld_tx_data[114] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA114
in_pld_tx_data[115] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA115
in_pld_tx_data[116] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA116
in_pld_tx_data[117] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA117
in_pld_tx_data[118] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA118
in_pld_tx_data[119] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA119
in_pld_tx_data[120] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA120
in_pld_tx_data[121] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA121
in_pld_tx_data[122] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA122
in_pld_tx_data[123] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA123
in_pld_tx_data[124] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA124
in_pld_tx_data[125] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA125
in_pld_tx_data[126] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA126
in_pld_tx_data[127] => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TX_DATA127
in_pld_txelecidle => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_TXELECIDLE
in_pld_uhsif_tx_clk => gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.I_PLD_UHSIF_TX_CLK
in_pma_adapt_done => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_ADAPT_DONE
in_pma_clklow => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_CLKLOW
in_pma_fref => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_FREF
in_pma_hclk => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_HCLK
in_pma_pcie_sw_done[0] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_PCIE_SW_DONE
in_pma_pcie_sw_done[1] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_PCIE_SW_DONE1
in_pma_pfdmode_lock => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_PFDMODE_LOCK
in_pma_reserved_in[0] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_RESERVED_IN
in_pma_reserved_in[1] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_RESERVED_IN1
in_pma_reserved_in[2] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_RESERVED_IN2
in_pma_reserved_in[3] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_RESERVED_IN3
in_pma_reserved_in[4] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_RESERVED_IN4
in_pma_rx_clkdiv_user => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_CLKDIV_USER
in_pma_rx_detect_valid => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_DETECT_VALID
in_pma_rx_found => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_FOUND
in_pma_rx_pma_clk => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_CLK
in_pma_rx_pma_data[0] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA
in_pma_rx_pma_data[1] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA1
in_pma_rx_pma_data[2] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA2
in_pma_rx_pma_data[3] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA3
in_pma_rx_pma_data[4] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA4
in_pma_rx_pma_data[5] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA5
in_pma_rx_pma_data[6] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA6
in_pma_rx_pma_data[7] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA7
in_pma_rx_pma_data[8] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA8
in_pma_rx_pma_data[9] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA9
in_pma_rx_pma_data[10] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA10
in_pma_rx_pma_data[11] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA11
in_pma_rx_pma_data[12] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA12
in_pma_rx_pma_data[13] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA13
in_pma_rx_pma_data[14] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA14
in_pma_rx_pma_data[15] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA15
in_pma_rx_pma_data[16] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA16
in_pma_rx_pma_data[17] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA17
in_pma_rx_pma_data[18] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA18
in_pma_rx_pma_data[19] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA19
in_pma_rx_pma_data[20] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA20
in_pma_rx_pma_data[21] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA21
in_pma_rx_pma_data[22] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA22
in_pma_rx_pma_data[23] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA23
in_pma_rx_pma_data[24] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA24
in_pma_rx_pma_data[25] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA25
in_pma_rx_pma_data[26] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA26
in_pma_rx_pma_data[27] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA27
in_pma_rx_pma_data[28] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA28
in_pma_rx_pma_data[29] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA29
in_pma_rx_pma_data[30] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA30
in_pma_rx_pma_data[31] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA31
in_pma_rx_pma_data[32] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA32
in_pma_rx_pma_data[33] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA33
in_pma_rx_pma_data[34] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA34
in_pma_rx_pma_data[35] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA35
in_pma_rx_pma_data[36] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA36
in_pma_rx_pma_data[37] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA37
in_pma_rx_pma_data[38] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA38
in_pma_rx_pma_data[39] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA39
in_pma_rx_pma_data[40] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA40
in_pma_rx_pma_data[41] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA41
in_pma_rx_pma_data[42] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA42
in_pma_rx_pma_data[43] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA43
in_pma_rx_pma_data[44] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA44
in_pma_rx_pma_data[45] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA45
in_pma_rx_pma_data[46] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA46
in_pma_rx_pma_data[47] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA47
in_pma_rx_pma_data[48] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA48
in_pma_rx_pma_data[49] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA49
in_pma_rx_pma_data[50] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA50
in_pma_rx_pma_data[51] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA51
in_pma_rx_pma_data[52] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA52
in_pma_rx_pma_data[53] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA53
in_pma_rx_pma_data[54] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA54
in_pma_rx_pma_data[55] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA55
in_pma_rx_pma_data[56] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA56
in_pma_rx_pma_data[57] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA57
in_pma_rx_pma_data[58] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA58
in_pma_rx_pma_data[59] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA59
in_pma_rx_pma_data[60] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA60
in_pma_rx_pma_data[61] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA61
in_pma_rx_pma_data[62] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA62
in_pma_rx_pma_data[63] => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_PMA_DATA63
in_pma_rx_signal_ok => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RX_SIGNAL_OK
in_pma_rxpll_lock => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_RXPLL_LOCK
in_pma_signal_det => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_SIGNAL_DET
in_pma_signal_det => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_SIGNAL_DET
in_pma_testbus[0] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_TESTBUS
in_pma_testbus[1] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_TESTBUS1
in_pma_testbus[2] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_TESTBUS2
in_pma_testbus[3] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_TESTBUS3
in_pma_testbus[4] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_TESTBUS4
in_pma_testbus[5] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_TESTBUS5
in_pma_testbus[6] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_TESTBUS6
in_pma_testbus[7] => gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.I_PMA_TESTBUS7
in_pma_tx_clkdiv_user => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_PMA_TX_CLKDIV_USER
in_pma_tx_pma_clk => gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.I_PMA_TX_PMA_CLK
in_pma_tx_pma_clk => gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.I_PMA_TX_PMA_CLK
out_avmmreaddata_hssi_10g_rx_pcs[0] <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_10g_rx_pcs[1] <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_10g_rx_pcs[2] <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_10g_rx_pcs[3] <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_10g_rx_pcs[4] <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_10g_rx_pcs[5] <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_10g_rx_pcs[6] <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_10g_rx_pcs[7] <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_10g_tx_pcs[0] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_10g_tx_pcs[1] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_10g_tx_pcs[2] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_10g_tx_pcs[3] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_10g_tx_pcs[4] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_10g_tx_pcs[5] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_10g_tx_pcs[6] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_10g_tx_pcs[7] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_8g_rx_pcs[0] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_8g_rx_pcs[1] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_8g_rx_pcs[2] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_8g_rx_pcs[3] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_8g_rx_pcs[4] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_8g_rx_pcs[5] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_8g_rx_pcs[6] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_8g_rx_pcs[7] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_8g_tx_pcs[0] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_8g_tx_pcs[1] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_8g_tx_pcs[2] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_8g_tx_pcs[3] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_8g_tx_pcs[4] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_8g_tx_pcs[5] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_8g_tx_pcs[6] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_8g_tx_pcs[7] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_common_pcs_pma_interface[0] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_AVMMREADDATA
out_avmmreaddata_hssi_common_pcs_pma_interface[1] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_AVMMREADDATA1
out_avmmreaddata_hssi_common_pcs_pma_interface[2] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_AVMMREADDATA2
out_avmmreaddata_hssi_common_pcs_pma_interface[3] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_AVMMREADDATA3
out_avmmreaddata_hssi_common_pcs_pma_interface[4] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_AVMMREADDATA4
out_avmmreaddata_hssi_common_pcs_pma_interface[5] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_AVMMREADDATA5
out_avmmreaddata_hssi_common_pcs_pma_interface[6] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_AVMMREADDATA6
out_avmmreaddata_hssi_common_pcs_pma_interface[7] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_AVMMREADDATA7
out_avmmreaddata_hssi_common_pld_pcs_interface[0] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_AVMMREADDATA
out_avmmreaddata_hssi_common_pld_pcs_interface[1] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_AVMMREADDATA1
out_avmmreaddata_hssi_common_pld_pcs_interface[2] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_AVMMREADDATA2
out_avmmreaddata_hssi_common_pld_pcs_interface[3] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_AVMMREADDATA3
out_avmmreaddata_hssi_common_pld_pcs_interface[4] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_AVMMREADDATA4
out_avmmreaddata_hssi_common_pld_pcs_interface[5] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_AVMMREADDATA5
out_avmmreaddata_hssi_common_pld_pcs_interface[6] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_AVMMREADDATA6
out_avmmreaddata_hssi_common_pld_pcs_interface[7] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_AVMMREADDATA7
out_avmmreaddata_hssi_fifo_rx_pcs[0] <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_fifo_rx_pcs[1] <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_fifo_rx_pcs[2] <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_fifo_rx_pcs[3] <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_fifo_rx_pcs[4] <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_fifo_rx_pcs[5] <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_fifo_rx_pcs[6] <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_fifo_rx_pcs[7] <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_fifo_tx_pcs[0] <= gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_fifo_tx_pcs[1] <= gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_fifo_tx_pcs[2] <= gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_fifo_tx_pcs[3] <= gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_fifo_tx_pcs[4] <= gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_fifo_tx_pcs[5] <= gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_fifo_tx_pcs[6] <= gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_fifo_tx_pcs[7] <= gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_gen3_rx_pcs[0] <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_gen3_rx_pcs[1] <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_gen3_rx_pcs[2] <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_gen3_rx_pcs[3] <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_gen3_rx_pcs[4] <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_gen3_rx_pcs[5] <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_gen3_rx_pcs[6] <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_gen3_rx_pcs[7] <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_gen3_tx_pcs[0] <= gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_gen3_tx_pcs[1] <= gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_gen3_tx_pcs[2] <= gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_gen3_tx_pcs[3] <= gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_gen3_tx_pcs[4] <= gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_gen3_tx_pcs[5] <= gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_gen3_tx_pcs[6] <= gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_gen3_tx_pcs[7] <= gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_krfec_rx_pcs[0] <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_krfec_rx_pcs[1] <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_krfec_rx_pcs[2] <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_krfec_rx_pcs[3] <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_krfec_rx_pcs[4] <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_krfec_rx_pcs[5] <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_krfec_rx_pcs[6] <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_krfec_rx_pcs[7] <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_krfec_tx_pcs[0] <= gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.O_AVMMREADDATA
out_avmmreaddata_hssi_krfec_tx_pcs[1] <= gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.O_AVMMREADDATA1
out_avmmreaddata_hssi_krfec_tx_pcs[2] <= gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.O_AVMMREADDATA2
out_avmmreaddata_hssi_krfec_tx_pcs[3] <= gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.O_AVMMREADDATA3
out_avmmreaddata_hssi_krfec_tx_pcs[4] <= gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.O_AVMMREADDATA4
out_avmmreaddata_hssi_krfec_tx_pcs[5] <= gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.O_AVMMREADDATA5
out_avmmreaddata_hssi_krfec_tx_pcs[6] <= gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.O_AVMMREADDATA6
out_avmmreaddata_hssi_krfec_tx_pcs[7] <= gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.O_AVMMREADDATA7
out_avmmreaddata_hssi_pipe_gen1_2[0] <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_AVMMREADDATA
out_avmmreaddata_hssi_pipe_gen1_2[1] <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_AVMMREADDATA1
out_avmmreaddata_hssi_pipe_gen1_2[2] <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_AVMMREADDATA2
out_avmmreaddata_hssi_pipe_gen1_2[3] <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_AVMMREADDATA3
out_avmmreaddata_hssi_pipe_gen1_2[4] <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_AVMMREADDATA4
out_avmmreaddata_hssi_pipe_gen1_2[5] <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_AVMMREADDATA5
out_avmmreaddata_hssi_pipe_gen1_2[6] <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_AVMMREADDATA6
out_avmmreaddata_hssi_pipe_gen1_2[7] <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_AVMMREADDATA7
out_avmmreaddata_hssi_pipe_gen3[0] <= gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.O_AVMMREADDATA
out_avmmreaddata_hssi_pipe_gen3[1] <= gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.O_AVMMREADDATA1
out_avmmreaddata_hssi_pipe_gen3[2] <= gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.O_AVMMREADDATA2
out_avmmreaddata_hssi_pipe_gen3[3] <= gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.O_AVMMREADDATA3
out_avmmreaddata_hssi_pipe_gen3[4] <= gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.O_AVMMREADDATA4
out_avmmreaddata_hssi_pipe_gen3[5] <= gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.O_AVMMREADDATA5
out_avmmreaddata_hssi_pipe_gen3[6] <= gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.O_AVMMREADDATA6
out_avmmreaddata_hssi_pipe_gen3[7] <= gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.O_AVMMREADDATA7
out_avmmreaddata_hssi_rx_pcs_pma_interface[0] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_AVMMREADDATA
out_avmmreaddata_hssi_rx_pcs_pma_interface[1] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_AVMMREADDATA1
out_avmmreaddata_hssi_rx_pcs_pma_interface[2] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_AVMMREADDATA2
out_avmmreaddata_hssi_rx_pcs_pma_interface[3] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_AVMMREADDATA3
out_avmmreaddata_hssi_rx_pcs_pma_interface[4] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_AVMMREADDATA4
out_avmmreaddata_hssi_rx_pcs_pma_interface[5] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_AVMMREADDATA5
out_avmmreaddata_hssi_rx_pcs_pma_interface[6] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_AVMMREADDATA6
out_avmmreaddata_hssi_rx_pcs_pma_interface[7] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_AVMMREADDATA7
out_avmmreaddata_hssi_rx_pld_pcs_interface[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_AVMMREADDATA
out_avmmreaddata_hssi_rx_pld_pcs_interface[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_AVMMREADDATA1
out_avmmreaddata_hssi_rx_pld_pcs_interface[2] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_AVMMREADDATA2
out_avmmreaddata_hssi_rx_pld_pcs_interface[3] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_AVMMREADDATA3
out_avmmreaddata_hssi_rx_pld_pcs_interface[4] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_AVMMREADDATA4
out_avmmreaddata_hssi_rx_pld_pcs_interface[5] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_AVMMREADDATA5
out_avmmreaddata_hssi_rx_pld_pcs_interface[6] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_AVMMREADDATA6
out_avmmreaddata_hssi_rx_pld_pcs_interface[7] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_AVMMREADDATA7
out_avmmreaddata_hssi_tx_pcs_pma_interface[0] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_AVMMREADDATA
out_avmmreaddata_hssi_tx_pcs_pma_interface[1] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_AVMMREADDATA1
out_avmmreaddata_hssi_tx_pcs_pma_interface[2] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_AVMMREADDATA2
out_avmmreaddata_hssi_tx_pcs_pma_interface[3] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_AVMMREADDATA3
out_avmmreaddata_hssi_tx_pcs_pma_interface[4] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_AVMMREADDATA4
out_avmmreaddata_hssi_tx_pcs_pma_interface[5] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_AVMMREADDATA5
out_avmmreaddata_hssi_tx_pcs_pma_interface[6] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_AVMMREADDATA6
out_avmmreaddata_hssi_tx_pcs_pma_interface[7] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_AVMMREADDATA7
out_avmmreaddata_hssi_tx_pld_pcs_interface[0] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_AVMMREADDATA
out_avmmreaddata_hssi_tx_pld_pcs_interface[1] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_AVMMREADDATA1
out_avmmreaddata_hssi_tx_pld_pcs_interface[2] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_AVMMREADDATA2
out_avmmreaddata_hssi_tx_pld_pcs_interface[3] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_AVMMREADDATA3
out_avmmreaddata_hssi_tx_pld_pcs_interface[4] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_AVMMREADDATA4
out_avmmreaddata_hssi_tx_pld_pcs_interface[5] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_AVMMREADDATA5
out_avmmreaddata_hssi_tx_pld_pcs_interface[6] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_AVMMREADDATA6
out_avmmreaddata_hssi_tx_pld_pcs_interface[7] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_AVMMREADDATA7
out_blockselect_hssi_10g_rx_pcs <= gen_twentynm_hssi_10g_rx_pcs.inst_twentynm_hssi_10g_rx_pcs.O_BLOCKSELECT
out_blockselect_hssi_10g_tx_pcs <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_BLOCKSELECT
out_blockselect_hssi_8g_rx_pcs <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_BLOCKSELECT
out_blockselect_hssi_8g_tx_pcs <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_BLOCKSELECT
out_blockselect_hssi_common_pcs_pma_interface <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_BLOCKSELECT
out_blockselect_hssi_common_pld_pcs_interface <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_BLOCKSELECT
out_blockselect_hssi_fifo_rx_pcs <= gen_twentynm_hssi_fifo_rx_pcs.inst_twentynm_hssi_fifo_rx_pcs.O_BLOCKSELECT
out_blockselect_hssi_fifo_tx_pcs <= gen_twentynm_hssi_fifo_tx_pcs.inst_twentynm_hssi_fifo_tx_pcs.O_BLOCKSELECT
out_blockselect_hssi_gen3_rx_pcs <= gen_twentynm_hssi_gen3_rx_pcs.inst_twentynm_hssi_gen3_rx_pcs.O_BLOCKSELECT
out_blockselect_hssi_gen3_tx_pcs <= gen_twentynm_hssi_gen3_tx_pcs.inst_twentynm_hssi_gen3_tx_pcs.O_BLOCKSELECT
out_blockselect_hssi_krfec_rx_pcs <= gen_twentynm_hssi_krfec_rx_pcs.inst_twentynm_hssi_krfec_rx_pcs.O_BLOCKSELECT
out_blockselect_hssi_krfec_tx_pcs <= gen_twentynm_hssi_krfec_tx_pcs.inst_twentynm_hssi_krfec_tx_pcs.O_BLOCKSELECT
out_blockselect_hssi_pipe_gen1_2 <= gen_twentynm_hssi_pipe_gen1_2.inst_twentynm_hssi_pipe_gen1_2.O_BLOCKSELECT
out_blockselect_hssi_pipe_gen3 <= gen_twentynm_hssi_pipe_gen3.inst_twentynm_hssi_pipe_gen3.O_BLOCKSELECT
out_blockselect_hssi_rx_pcs_pma_interface <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_BLOCKSELECT
out_blockselect_hssi_rx_pld_pcs_interface <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_BLOCKSELECT
out_blockselect_hssi_tx_pcs_pma_interface <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_BLOCKSELECT
out_blockselect_hssi_tx_pld_pcs_interface <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_BLOCKSELECT
out_bond_pcs10g_out_bot[0] <= <GND>
out_bond_pcs10g_out_bot[1] <= <GND>
out_bond_pcs10g_out_bot[2] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_DISTDWN_OUT_DV
out_bond_pcs10g_out_bot[3] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_DISTDWN_OUT_WREN
out_bond_pcs10g_out_bot[4] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_DISTDWN_OUT_RDEN
out_bond_pcs10g_out_top[0] <= <GND>
out_bond_pcs10g_out_top[1] <= <GND>
out_bond_pcs10g_out_top[2] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_DISTUP_OUT_DV
out_bond_pcs10g_out_top[3] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_DISTUP_OUT_WREN
out_bond_pcs10g_out_top[4] <= gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs.O_DISTUP_OUT_RDEN
out_bond_pcs8g_out_bot[0] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RX_DIV_SYNC_OUT_CHNL_DOWN
out_bond_pcs8g_out_bot[1] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RX_DIV_SYNC_OUT_CHNL_DOWN1
out_bond_pcs8g_out_bot[2] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_WR_ENABLE_OUT_CHNL_DOWN
out_bond_pcs8g_out_bot[3] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RD_ENABLE_OUT_CHNL_DOWN
out_bond_pcs8g_out_bot[4] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RX_WE_OUT_CHNL_DOWN
out_bond_pcs8g_out_bot[5] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RX_WE_OUT_CHNL_DOWN1
out_bond_pcs8g_out_bot[6] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_TX_DIV_SYNC_OUT_CHNL_DOWN
out_bond_pcs8g_out_bot[7] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_TX_DIV_SYNC_OUT_CHNL_DOWN1
out_bond_pcs8g_out_bot[8] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_WR_ENABLE_OUT_CHNL_DOWN
out_bond_pcs8g_out_bot[9] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_RD_ENABLE_OUT_CHNL_DOWN
out_bond_pcs8g_out_bot[10] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_FIFO_SELECT_OUT_CHNL_DOWN
out_bond_pcs8g_out_bot[11] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_FIFO_SELECT_OUT_CHNL_DOWN1
out_bond_pcs8g_out_bot[12] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RESET_PC_PTRS_OUT_CHNL_DOWN
out_bond_pcs8g_out_top[0] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RX_DIV_SYNC_OUT_CHNL_UP
out_bond_pcs8g_out_top[1] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RX_DIV_SYNC_OUT_CHNL_UP1
out_bond_pcs8g_out_top[2] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_WR_ENABLE_OUT_CHNL_UP
out_bond_pcs8g_out_top[3] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RD_ENABLE_OUT_CHNL_UP
out_bond_pcs8g_out_top[4] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RX_WE_OUT_CHNL_UP
out_bond_pcs8g_out_top[5] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RX_WE_OUT_CHNL_UP1
out_bond_pcs8g_out_top[6] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_TX_DIV_SYNC_OUT_CHNL_UP
out_bond_pcs8g_out_top[7] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_TX_DIV_SYNC_OUT_CHNL_UP1
out_bond_pcs8g_out_top[8] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_WR_ENABLE_OUT_CHNL_UP
out_bond_pcs8g_out_top[9] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_RD_ENABLE_OUT_CHNL_UP
out_bond_pcs8g_out_top[10] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_FIFO_SELECT_OUT_CHNL_UP
out_bond_pcs8g_out_top[11] <= gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs.O_FIFO_SELECT_OUT_CHNL_UP1
out_bond_pcs8g_out_top[12] <= gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs.O_RESET_PC_PTRS_OUT_CHNL_UP
out_bond_pmaif_out_bot[0] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN
out_bond_pmaif_out_bot[1] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN1
out_bond_pmaif_out_bot[2] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN2
out_bond_pmaif_out_bot[3] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN3
out_bond_pmaif_out_bot[4] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN4
out_bond_pmaif_out_bot[5] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN5
out_bond_pmaif_out_bot[6] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN6
out_bond_pmaif_out_bot[7] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN7
out_bond_pmaif_out_bot[8] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN8
out_bond_pmaif_out_bot[9] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN9
out_bond_pmaif_out_bot[10] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN10
out_bond_pmaif_out_bot[11] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_DOWN11
out_bond_pmaif_out_top[0] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP
out_bond_pmaif_out_top[1] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP1
out_bond_pmaif_out_top[2] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP2
out_bond_pmaif_out_top[3] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP3
out_bond_pmaif_out_top[4] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP4
out_bond_pmaif_out_top[5] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP5
out_bond_pmaif_out_top[6] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP6
out_bond_pmaif_out_top[7] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP7
out_bond_pmaif_out_top[8] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP8
out_bond_pmaif_out_top[9] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP9
out_bond_pmaif_out_top[10] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP10
out_bond_pmaif_out_top[11] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMAIF_BUNDLING_OUT_UP11
out_hip_clk_out[0] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_HIP_TX_CLK
out_hip_clk_out[1] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_CMN_CLK
out_hip_clk_out[2] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_CMN_CLK1
out_hip_ctrl_out[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_CTRL
out_hip_ctrl_out[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_CTRL1
out_hip_ctrl_out[2] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_CMN_CTRL
out_hip_ctrl_out[3] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_CMN_CTRL1
out_hip_ctrl_out[4] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_CMN_CTRL2
out_hip_ctrl_out[5] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_CMN_CTRL3
out_hip_ctrl_out[6] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_CMN_CTRL4
out_hip_ctrl_out[7] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_CMN_CTRL5
out_hip_iocsr_rdy <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_IOCSR_RDY
out_hip_iocsr_rdy_dly <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_IOCSR_RDY_DLY
out_hip_nfrzdrv <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_NFRZDRV
out_hip_npor <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_NPOR
out_hip_rx_data[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA
out_hip_rx_data[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA1
out_hip_rx_data[2] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA2
out_hip_rx_data[3] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA3
out_hip_rx_data[4] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA4
out_hip_rx_data[5] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA5
out_hip_rx_data[6] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA6
out_hip_rx_data[7] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA7
out_hip_rx_data[8] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA8
out_hip_rx_data[9] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA9
out_hip_rx_data[10] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA10
out_hip_rx_data[11] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA11
out_hip_rx_data[12] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA12
out_hip_rx_data[13] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA13
out_hip_rx_data[14] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA14
out_hip_rx_data[15] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA15
out_hip_rx_data[16] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA16
out_hip_rx_data[17] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA17
out_hip_rx_data[18] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA18
out_hip_rx_data[19] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA19
out_hip_rx_data[20] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA20
out_hip_rx_data[21] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA21
out_hip_rx_data[22] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA22
out_hip_rx_data[23] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA23
out_hip_rx_data[24] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA24
out_hip_rx_data[25] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA25
out_hip_rx_data[26] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA26
out_hip_rx_data[27] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA27
out_hip_rx_data[28] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA28
out_hip_rx_data[29] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA29
out_hip_rx_data[30] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA30
out_hip_rx_data[31] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA31
out_hip_rx_data[32] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA32
out_hip_rx_data[33] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA33
out_hip_rx_data[34] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA34
out_hip_rx_data[35] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA35
out_hip_rx_data[36] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA36
out_hip_rx_data[37] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA37
out_hip_rx_data[38] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA38
out_hip_rx_data[39] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA39
out_hip_rx_data[40] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA40
out_hip_rx_data[41] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA41
out_hip_rx_data[42] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA42
out_hip_rx_data[43] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA43
out_hip_rx_data[44] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA44
out_hip_rx_data[45] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA45
out_hip_rx_data[46] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA46
out_hip_rx_data[47] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA47
out_hip_rx_data[48] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA48
out_hip_rx_data[49] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA49
out_hip_rx_data[50] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_HIP_RX_DATA50
out_hip_usermode <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_HIP_USERMODE
out_pld_10g_krfec_rx_blk_lock <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_KRFEC_RX_BLK_LOCK
out_pld_10g_krfec_rx_diag_data_status[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_KRFEC_RX_DIAG_DATA_STATUS
out_pld_10g_krfec_rx_diag_data_status[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_KRFEC_RX_DIAG_DATA_STATUS1
out_pld_10g_krfec_rx_frame <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_KRFEC_RX_FRAME
out_pld_10g_krfec_tx_frame <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_10G_KRFEC_TX_FRAME
out_pld_10g_rx_align_val <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_ALIGN_VAL
out_pld_10g_rx_crc32_err <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_CRC32_ERR
out_pld_10g_rx_data_valid <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_DATA_VALID
out_pld_10g_rx_empty <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_EMPTY
out_pld_10g_rx_fifo_del <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_FIFO_DEL
out_pld_10g_rx_fifo_insert <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_FIFO_INSERT
out_pld_10g_rx_fifo_num[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_FIFO_NUM
out_pld_10g_rx_fifo_num[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_FIFO_NUM1
out_pld_10g_rx_fifo_num[2] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_FIFO_NUM2
out_pld_10g_rx_fifo_num[3] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_FIFO_NUM3
out_pld_10g_rx_fifo_num[4] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_FIFO_NUM4
out_pld_10g_rx_frame_lock <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_FRAME_LOCK
out_pld_10g_rx_hi_ber <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_HI_BER
out_pld_10g_rx_oflw_err <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_OFLW_ERR
out_pld_10g_rx_pempty <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_PEMPTY
out_pld_10g_rx_pfull <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_10G_RX_PFULL
out_pld_10g_tx_burst_en_exe <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_10G_TX_BURST_EN_EXE
out_pld_10g_tx_empty <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_10G_TX_EMPTY
out_pld_10g_tx_fifo_num[0] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_10G_TX_FIFO_NUM
out_pld_10g_tx_fifo_num[1] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_10G_TX_FIFO_NUM1
out_pld_10g_tx_fifo_num[2] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_10G_TX_FIFO_NUM2
out_pld_10g_tx_fifo_num[3] <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_10G_TX_FIFO_NUM3
out_pld_10g_tx_full <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_10G_TX_FULL
out_pld_10g_tx_pempty <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_10G_TX_PEMPTY
out_pld_10g_tx_pfull <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_10G_TX_PFULL
out_pld_10g_tx_wordslip_exe <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_10G_TX_WORDSLIP_EXE
out_pld_8g_a1a2_k1k2_flag[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_A1A2_K1K2_FLAG
out_pld_8g_a1a2_k1k2_flag[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_A1A2_K1K2_FLAG1
out_pld_8g_a1a2_k1k2_flag[2] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_A1A2_K1K2_FLAG2
out_pld_8g_a1a2_k1k2_flag[3] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_A1A2_K1K2_FLAG3
out_pld_8g_empty_rmf <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_EMPTY_RMF
out_pld_8g_empty_rx <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_EMPTY_RX
out_pld_8g_empty_tx <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_8G_EMPTY_TX
out_pld_8g_full_rmf <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_FULL_RMF
out_pld_8g_full_rx <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_FULL_RX
out_pld_8g_full_tx <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_8G_FULL_TX
out_pld_8g_rxelecidle <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_RXELECIDLE
out_pld_8g_signal_detect_out <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_SIGNAL_DETECT_OUT
out_pld_8g_wa_boundary[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_WA_BOUNDARY
out_pld_8g_wa_boundary[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_WA_BOUNDARY1
out_pld_8g_wa_boundary[2] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_WA_BOUNDARY2
out_pld_8g_wa_boundary[3] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_WA_BOUNDARY3
out_pld_8g_wa_boundary[4] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_8G_WA_BOUNDARY4
out_pld_krfec_tx_alignment <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_KRFEC_TX_ALIGNMENT
out_pld_pcs_rx_clk_out <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_PCS_RX_CLK_OUT
out_pld_pcs_tx_clk_out <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_PCS_TX_CLK_OUT
out_pld_pma_adapt_done <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_ADAPT_DONE
out_pld_pma_clkdiv_rx_user <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_PMA_CLKDIV_RX_USER
out_pld_pma_clkdiv_tx_user <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_PMA_CLKDIV_TX_USER
out_pld_pma_clklow <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_CLKLOW
out_pld_pma_fref <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_FREF
out_pld_pma_hclk <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_HCLK
out_pld_pma_pcie_sw_done[0] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_PCIE_SW_DONE
out_pld_pma_pcie_sw_done[1] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_PCIE_SW_DONE1
out_pld_pma_pfdmode_lock <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_PFDMODE_LOCK
out_pld_pma_reserved_in[0] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_RESERVED_IN
out_pld_pma_reserved_in[1] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_RESERVED_IN1
out_pld_pma_reserved_in[2] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_RESERVED_IN2
out_pld_pma_reserved_in[3] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_RESERVED_IN3
out_pld_pma_reserved_in[4] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_RESERVED_IN4
out_pld_pma_rx_clk_out <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_PMA_RX_CLK_OUT
out_pld_pma_rx_detect_valid <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_RX_DETECT_VALID
out_pld_pma_rx_found <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_RX_FOUND
out_pld_pma_rxpll_lock <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_RXPLL_LOCK
out_pld_pma_signal_ok <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_PMA_SIGNAL_OK
out_pld_pma_testbus[0] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_TESTBUS
out_pld_pma_testbus[1] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_TESTBUS1
out_pld_pma_testbus[2] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_TESTBUS2
out_pld_pma_testbus[3] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_TESTBUS3
out_pld_pma_testbus[4] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_TESTBUS4
out_pld_pma_testbus[5] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_TESTBUS5
out_pld_pma_testbus[6] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_TESTBUS6
out_pld_pma_testbus[7] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMA_TESTBUS7
out_pld_pma_tx_clk_out <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_PMA_TX_CLK_OUT
out_pld_pmaif_mask_tx_pll <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_PMAIF_MASK_TX_PLL
out_pld_reserved_out[0] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT
out_pld_reserved_out[1] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT1
out_pld_reserved_out[2] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT2
out_pld_reserved_out[3] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT3
out_pld_reserved_out[4] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT4
out_pld_reserved_out[5] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT5
out_pld_reserved_out[6] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT6
out_pld_reserved_out[7] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT7
out_pld_reserved_out[8] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT8
out_pld_reserved_out[9] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_RESERVED_OUT9
out_pld_rx_control[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL
out_pld_rx_control[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL1
out_pld_rx_control[2] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL2
out_pld_rx_control[3] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL3
out_pld_rx_control[4] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL4
out_pld_rx_control[5] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL5
out_pld_rx_control[6] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL6
out_pld_rx_control[7] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL7
out_pld_rx_control[8] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL8
out_pld_rx_control[9] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL9
out_pld_rx_control[10] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL10
out_pld_rx_control[11] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL11
out_pld_rx_control[12] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL12
out_pld_rx_control[13] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL13
out_pld_rx_control[14] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL14
out_pld_rx_control[15] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL15
out_pld_rx_control[16] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL16
out_pld_rx_control[17] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL17
out_pld_rx_control[18] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL18
out_pld_rx_control[19] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_CONTROL19
out_pld_rx_data[0] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA
out_pld_rx_data[1] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA1
out_pld_rx_data[2] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA2
out_pld_rx_data[3] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA3
out_pld_rx_data[4] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA4
out_pld_rx_data[5] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA5
out_pld_rx_data[6] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA6
out_pld_rx_data[7] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA7
out_pld_rx_data[8] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA8
out_pld_rx_data[9] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA9
out_pld_rx_data[10] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA10
out_pld_rx_data[11] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA11
out_pld_rx_data[12] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA12
out_pld_rx_data[13] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA13
out_pld_rx_data[14] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA14
out_pld_rx_data[15] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA15
out_pld_rx_data[16] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA16
out_pld_rx_data[17] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA17
out_pld_rx_data[18] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA18
out_pld_rx_data[19] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA19
out_pld_rx_data[20] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA20
out_pld_rx_data[21] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA21
out_pld_rx_data[22] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA22
out_pld_rx_data[23] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA23
out_pld_rx_data[24] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA24
out_pld_rx_data[25] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA25
out_pld_rx_data[26] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA26
out_pld_rx_data[27] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA27
out_pld_rx_data[28] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA28
out_pld_rx_data[29] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA29
out_pld_rx_data[30] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA30
out_pld_rx_data[31] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA31
out_pld_rx_data[32] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA32
out_pld_rx_data[33] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA33
out_pld_rx_data[34] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA34
out_pld_rx_data[35] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA35
out_pld_rx_data[36] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA36
out_pld_rx_data[37] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA37
out_pld_rx_data[38] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA38
out_pld_rx_data[39] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA39
out_pld_rx_data[40] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA40
out_pld_rx_data[41] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA41
out_pld_rx_data[42] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA42
out_pld_rx_data[43] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA43
out_pld_rx_data[44] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA44
out_pld_rx_data[45] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA45
out_pld_rx_data[46] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA46
out_pld_rx_data[47] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA47
out_pld_rx_data[48] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA48
out_pld_rx_data[49] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA49
out_pld_rx_data[50] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA50
out_pld_rx_data[51] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA51
out_pld_rx_data[52] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA52
out_pld_rx_data[53] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA53
out_pld_rx_data[54] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA54
out_pld_rx_data[55] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA55
out_pld_rx_data[56] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA56
out_pld_rx_data[57] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA57
out_pld_rx_data[58] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA58
out_pld_rx_data[59] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA59
out_pld_rx_data[60] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA60
out_pld_rx_data[61] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA61
out_pld_rx_data[62] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA62
out_pld_rx_data[63] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA63
out_pld_rx_data[64] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA64
out_pld_rx_data[65] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA65
out_pld_rx_data[66] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA66
out_pld_rx_data[67] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA67
out_pld_rx_data[68] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA68
out_pld_rx_data[69] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA69
out_pld_rx_data[70] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA70
out_pld_rx_data[71] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA71
out_pld_rx_data[72] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA72
out_pld_rx_data[73] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA73
out_pld_rx_data[74] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA74
out_pld_rx_data[75] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA75
out_pld_rx_data[76] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA76
out_pld_rx_data[77] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA77
out_pld_rx_data[78] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA78
out_pld_rx_data[79] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA79
out_pld_rx_data[80] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA80
out_pld_rx_data[81] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA81
out_pld_rx_data[82] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA82
out_pld_rx_data[83] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA83
out_pld_rx_data[84] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA84
out_pld_rx_data[85] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA85
out_pld_rx_data[86] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA86
out_pld_rx_data[87] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA87
out_pld_rx_data[88] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA88
out_pld_rx_data[89] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA89
out_pld_rx_data[90] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA90
out_pld_rx_data[91] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA91
out_pld_rx_data[92] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA92
out_pld_rx_data[93] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA93
out_pld_rx_data[94] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA94
out_pld_rx_data[95] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA95
out_pld_rx_data[96] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA96
out_pld_rx_data[97] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA97
out_pld_rx_data[98] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA98
out_pld_rx_data[99] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA99
out_pld_rx_data[100] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA100
out_pld_rx_data[101] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA101
out_pld_rx_data[102] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA102
out_pld_rx_data[103] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA103
out_pld_rx_data[104] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA104
out_pld_rx_data[105] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA105
out_pld_rx_data[106] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA106
out_pld_rx_data[107] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA107
out_pld_rx_data[108] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA108
out_pld_rx_data[109] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA109
out_pld_rx_data[110] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA110
out_pld_rx_data[111] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA111
out_pld_rx_data[112] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA112
out_pld_rx_data[113] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA113
out_pld_rx_data[114] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA114
out_pld_rx_data[115] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA115
out_pld_rx_data[116] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA116
out_pld_rx_data[117] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA117
out_pld_rx_data[118] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA118
out_pld_rx_data[119] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA119
out_pld_rx_data[120] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA120
out_pld_rx_data[121] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA121
out_pld_rx_data[122] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA122
out_pld_rx_data[123] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA123
out_pld_rx_data[124] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA124
out_pld_rx_data[125] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA125
out_pld_rx_data[126] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA126
out_pld_rx_data[127] <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_DATA127
out_pld_rx_prbs_done <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_PRBS_DONE
out_pld_rx_prbs_err <= gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface.O_PLD_RX_PRBS_ERR
out_pld_test_data[0] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA
out_pld_test_data[1] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA1
out_pld_test_data[2] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA2
out_pld_test_data[3] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA3
out_pld_test_data[4] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA4
out_pld_test_data[5] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA5
out_pld_test_data[6] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA6
out_pld_test_data[7] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA7
out_pld_test_data[8] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA8
out_pld_test_data[9] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA9
out_pld_test_data[10] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA10
out_pld_test_data[11] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA11
out_pld_test_data[12] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA12
out_pld_test_data[13] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA13
out_pld_test_data[14] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA14
out_pld_test_data[15] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA15
out_pld_test_data[16] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA16
out_pld_test_data[17] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA17
out_pld_test_data[18] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA18
out_pld_test_data[19] <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_TEST_DATA19
out_pld_uhsif_lock <= gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface.O_PLD_UHSIF_LOCK
out_pld_uhsif_tx_clk_out <= gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface.O_PLD_UHSIF_TX_CLK_OUT
out_pma_adapt_start <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_ADAPT_START
out_pma_atpg_los_en_n <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_ATPG_LOS_EN_N
out_pma_csr_test_dis <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CSR_TEST_DIS
out_pma_current_coeff[0] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF
out_pma_current_coeff[1] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF1
out_pma_current_coeff[2] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF2
out_pma_current_coeff[3] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF3
out_pma_current_coeff[4] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF4
out_pma_current_coeff[5] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF5
out_pma_current_coeff[6] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF6
out_pma_current_coeff[7] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF7
out_pma_current_coeff[8] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF8
out_pma_current_coeff[9] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF9
out_pma_current_coeff[10] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF10
out_pma_current_coeff[11] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF11
out_pma_current_coeff[12] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF12
out_pma_current_coeff[13] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF13
out_pma_current_coeff[14] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF14
out_pma_current_coeff[15] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF15
out_pma_current_coeff[16] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF16
out_pma_current_coeff[17] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_COEFF17
out_pma_current_rxpreset[0] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_RXPRESET
out_pma_current_rxpreset[1] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_RXPRESET1
out_pma_current_rxpreset[2] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_CURRENT_RXPRESET2
out_pma_early_eios <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_EARLY_EIOS
out_pma_eye_monitor[0] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_PMA_EYE_MONITOR
out_pma_eye_monitor[1] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_PMA_EYE_MONITOR1
out_pma_eye_monitor[2] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_PMA_EYE_MONITOR2
out_pma_eye_monitor[3] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_PMA_EYE_MONITOR3
out_pma_eye_monitor[4] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_PMA_EYE_MONITOR4
out_pma_eye_monitor[5] <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_PMA_EYE_MONITOR5
out_pma_interface_select[0] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_INTERFACE_SELECT
out_pma_interface_select[1] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_INTERFACE_SELECT1
out_pma_ltd_b <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_LTD_B
out_pma_ltr <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_LTR
out_pma_nfrzdrv <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_NFRZDRV
out_pma_nrpi_freeze <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_NRPI_FREEZE
out_pma_pcie_switch[0] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_PCIE_SWITCH
out_pma_pcie_switch[1] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_PCIE_SWITCH1
out_pma_ppm_lock <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_PPM_LOCK
out_pma_reserved_out[0] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_RESERVED_OUT
out_pma_reserved_out[1] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_RESERVED_OUT1
out_pma_reserved_out[2] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_RESERVED_OUT2
out_pma_reserved_out[3] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_RESERVED_OUT3
out_pma_reserved_out[4] <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_RESERVED_OUT4
out_pma_rs_lpbk_b <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_RS_LPBK_B
out_pma_rx_clkslip <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_PMA_RX_CLKSLIP
out_pma_rx_qpi_pullup <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_RX_QPI_PULLUP
out_pma_rxpma_rstb <= gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface.O_PMA_RXPMA_RSTB
out_pma_scan_mode_n <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_SCAN_MODE_N
out_pma_scan_shift_n <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_SCAN_SHIFT_N
out_pma_tx_bitslip <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_TX_BITSLIP
out_pma_tx_bonding_rstb <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_TX_BONDING_RSTB
out_pma_tx_elec_idle <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_ELEC_IDLE
out_pma_tx_pma_data[0] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA
out_pma_tx_pma_data[1] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA1
out_pma_tx_pma_data[2] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA2
out_pma_tx_pma_data[3] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA3
out_pma_tx_pma_data[4] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA4
out_pma_tx_pma_data[5] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA5
out_pma_tx_pma_data[6] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA6
out_pma_tx_pma_data[7] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA7
out_pma_tx_pma_data[8] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA8
out_pma_tx_pma_data[9] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA9
out_pma_tx_pma_data[10] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA10
out_pma_tx_pma_data[11] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA11
out_pma_tx_pma_data[12] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA12
out_pma_tx_pma_data[13] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA13
out_pma_tx_pma_data[14] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA14
out_pma_tx_pma_data[15] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA15
out_pma_tx_pma_data[16] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA16
out_pma_tx_pma_data[17] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA17
out_pma_tx_pma_data[18] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA18
out_pma_tx_pma_data[19] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA19
out_pma_tx_pma_data[20] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA20
out_pma_tx_pma_data[21] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA21
out_pma_tx_pma_data[22] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA22
out_pma_tx_pma_data[23] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA23
out_pma_tx_pma_data[24] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA24
out_pma_tx_pma_data[25] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA25
out_pma_tx_pma_data[26] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA26
out_pma_tx_pma_data[27] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA27
out_pma_tx_pma_data[28] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA28
out_pma_tx_pma_data[29] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA29
out_pma_tx_pma_data[30] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA30
out_pma_tx_pma_data[31] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA31
out_pma_tx_pma_data[32] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA32
out_pma_tx_pma_data[33] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA33
out_pma_tx_pma_data[34] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA34
out_pma_tx_pma_data[35] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA35
out_pma_tx_pma_data[36] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA36
out_pma_tx_pma_data[37] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA37
out_pma_tx_pma_data[38] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA38
out_pma_tx_pma_data[39] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA39
out_pma_tx_pma_data[40] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA40
out_pma_tx_pma_data[41] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA41
out_pma_tx_pma_data[42] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA42
out_pma_tx_pma_data[43] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA43
out_pma_tx_pma_data[44] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA44
out_pma_tx_pma_data[45] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA45
out_pma_tx_pma_data[46] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA46
out_pma_tx_pma_data[47] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA47
out_pma_tx_pma_data[48] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA48
out_pma_tx_pma_data[49] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA49
out_pma_tx_pma_data[50] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA50
out_pma_tx_pma_data[51] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA51
out_pma_tx_pma_data[52] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA52
out_pma_tx_pma_data[53] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA53
out_pma_tx_pma_data[54] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA54
out_pma_tx_pma_data[55] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA55
out_pma_tx_pma_data[56] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA56
out_pma_tx_pma_data[57] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA57
out_pma_tx_pma_data[58] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA58
out_pma_tx_pma_data[59] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA59
out_pma_tx_pma_data[60] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA60
out_pma_tx_pma_data[61] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA61
out_pma_tx_pma_data[62] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA62
out_pma_tx_pma_data[63] <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TX_PMA_DATA63
out_pma_tx_qpi_pulldn <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_TX_QPI_PULLDN
out_pma_tx_qpi_pullup <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_TX_QPI_PULLUP
out_pma_tx_txdetectrx <= gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface.O_PMA_TX_TXDETECTRX
out_pma_txpma_rstb <= gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface.O_PMA_TXPMA_RSTB


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm
avmm_clk[0] => avmm_clk[0].IN1
avmm_reset[0] => avmm_reset[0].IN1
avmm_writedata[0] => always3.IN1
avmm_writedata[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA
avmm_writedata[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA1
avmm_writedata[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA2
avmm_writedata[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA3
avmm_writedata[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA4
avmm_writedata[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA5
avmm_writedata[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA6
avmm_writedata[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITEDATA7
avmm_address[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS
avmm_address[0] => Equal2.IN8
avmm_address[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS1
avmm_address[1] => Equal2.IN7
avmm_address[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS2
avmm_address[2] => Equal2.IN6
avmm_address[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS3
avmm_address[3] => Equal2.IN5
avmm_address[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS4
avmm_address[4] => Equal2.IN4
avmm_address[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS5
avmm_address[5] => Equal2.IN3
avmm_address[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS6
avmm_address[6] => Equal2.IN2
avmm_address[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS7
avmm_address[7] => Equal2.IN1
avmm_address[8] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMADDRESS8
avmm_address[8] => Equal2.IN0
avmm_write[0] => always3.IN1
avmm_write[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMWRITE
avmm_read[0] => always2.IN1
avmm_read[0] => avmm_waitrequest_read.IN1
avmm_read[0] => avmm_read_r[0].DATAIN
avmm_read[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_AVMMREAD
avmm_readdata[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA
avmm_readdata[1] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA1
avmm_readdata[2] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA2
avmm_readdata[3] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA3
avmm_readdata[4] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA4
avmm_readdata[5] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA5
avmm_readdata[6] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA6
avmm_readdata[7] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMREADDATA7
avmm_waitrequest[0] <= avmm_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
avmm_busy[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_AVMMBUSY
hip_cal_done[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_HIPCALDONE
pld_cal_done[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_PLDCALDONE
chnl_pll_avmm_clk[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_CLKCHNL
chnl_pll_avmm_rstn[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_RSTNCHNL
chnl_pll_avmm_writedata[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL
chnl_pll_avmm_writedata[1] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL1
chnl_pll_avmm_writedata[2] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL2
chnl_pll_avmm_writedata[3] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL3
chnl_pll_avmm_writedata[4] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL4
chnl_pll_avmm_writedata[5] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL5
chnl_pll_avmm_writedata[6] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL6
chnl_pll_avmm_writedata[7] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITEDATACHNL7
chnl_pll_avmm_address[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL
chnl_pll_avmm_address[1] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL1
chnl_pll_avmm_address[2] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL2
chnl_pll_avmm_address[3] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL3
chnl_pll_avmm_address[4] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL4
chnl_pll_avmm_address[5] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL5
chnl_pll_avmm_address[6] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL6
chnl_pll_avmm_address[7] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL7
chnl_pll_avmm_address[8] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_REGADDRCHNL8
chnl_pll_avmm_write[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_WRITECHNL
chnl_pll_avmm_read[0] <= avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.O_READCHNL
pma_avmmreaddata_tx_ser[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL
pma_avmmreaddata_tx_ser[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL1
pma_avmmreaddata_tx_ser[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL2
pma_avmmreaddata_tx_ser[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL3
pma_avmmreaddata_tx_ser[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL4
pma_avmmreaddata_tx_ser[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL5
pma_avmmreaddata_tx_ser[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL6
pma_avmmreaddata_tx_ser[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL7
pma_avmmreaddata_tx_cgb[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL8
pma_avmmreaddata_tx_cgb[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL9
pma_avmmreaddata_tx_cgb[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL10
pma_avmmreaddata_tx_cgb[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL11
pma_avmmreaddata_tx_cgb[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL12
pma_avmmreaddata_tx_cgb[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL13
pma_avmmreaddata_tx_cgb[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL14
pma_avmmreaddata_tx_cgb[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL15
pma_avmmreaddata_tx_buf[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL16
pma_avmmreaddata_tx_buf[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL17
pma_avmmreaddata_tx_buf[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL18
pma_avmmreaddata_tx_buf[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL19
pma_avmmreaddata_tx_buf[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL20
pma_avmmreaddata_tx_buf[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL21
pma_avmmreaddata_tx_buf[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL22
pma_avmmreaddata_tx_buf[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL23
pma_avmmreaddata_rx_deser[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL24
pma_avmmreaddata_rx_deser[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL25
pma_avmmreaddata_rx_deser[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL26
pma_avmmreaddata_rx_deser[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL27
pma_avmmreaddata_rx_deser[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL28
pma_avmmreaddata_rx_deser[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL29
pma_avmmreaddata_rx_deser[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL30
pma_avmmreaddata_rx_deser[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL31
pma_avmmreaddata_rx_buf[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL32
pma_avmmreaddata_rx_buf[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL33
pma_avmmreaddata_rx_buf[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL34
pma_avmmreaddata_rx_buf[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL35
pma_avmmreaddata_rx_buf[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL36
pma_avmmreaddata_rx_buf[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL37
pma_avmmreaddata_rx_buf[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL38
pma_avmmreaddata_rx_buf[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL39
pma_avmmreaddata_rx_sd[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL40
pma_avmmreaddata_rx_sd[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL41
pma_avmmreaddata_rx_sd[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL42
pma_avmmreaddata_rx_sd[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL43
pma_avmmreaddata_rx_sd[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL44
pma_avmmreaddata_rx_sd[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL45
pma_avmmreaddata_rx_sd[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL46
pma_avmmreaddata_rx_sd[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL47
pma_avmmreaddata_rx_odi[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL48
pma_avmmreaddata_rx_odi[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL49
pma_avmmreaddata_rx_odi[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL50
pma_avmmreaddata_rx_odi[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL51
pma_avmmreaddata_rx_odi[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL52
pma_avmmreaddata_rx_odi[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL53
pma_avmmreaddata_rx_odi[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL54
pma_avmmreaddata_rx_odi[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL55
pma_avmmreaddata_rx_dfe[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL56
pma_avmmreaddata_rx_dfe[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL57
pma_avmmreaddata_rx_dfe[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL58
pma_avmmreaddata_rx_dfe[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL59
pma_avmmreaddata_rx_dfe[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL60
pma_avmmreaddata_rx_dfe[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL61
pma_avmmreaddata_rx_dfe[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL62
pma_avmmreaddata_rx_dfe[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL63
pma_avmmreaddata_cdr_pll[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL64
pma_avmmreaddata_cdr_pll[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL65
pma_avmmreaddata_cdr_pll[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL66
pma_avmmreaddata_cdr_pll[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL67
pma_avmmreaddata_cdr_pll[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL68
pma_avmmreaddata_cdr_pll[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL69
pma_avmmreaddata_cdr_pll[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL70
pma_avmmreaddata_cdr_pll[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL71
pma_avmmreaddata_cdr_refclk_select[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL72
pma_avmmreaddata_cdr_refclk_select[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL73
pma_avmmreaddata_cdr_refclk_select[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL74
pma_avmmreaddata_cdr_refclk_select[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL75
pma_avmmreaddata_cdr_refclk_select[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL76
pma_avmmreaddata_cdr_refclk_select[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL77
pma_avmmreaddata_cdr_refclk_select[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL78
pma_avmmreaddata_cdr_refclk_select[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL79
pma_avmmreaddata_pma_adapt[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL80
pma_avmmreaddata_pma_adapt[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL81
pma_avmmreaddata_pma_adapt[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL82
pma_avmmreaddata_pma_adapt[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL83
pma_avmmreaddata_pma_adapt[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL84
pma_avmmreaddata_pma_adapt[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL85
pma_avmmreaddata_pma_adapt[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL86
pma_avmmreaddata_pma_adapt[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL87
pma_blockselect_tx_ser[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT
pma_blockselect_tx_cgb[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT1
pma_blockselect_tx_buf[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT2
pma_blockselect_rx_deser[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT3
pma_blockselect_rx_buf[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT4
pma_blockselect_rx_sd[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT5
pma_blockselect_rx_odi[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT6
pma_blockselect_rx_dfe[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT7
pma_blockselect_cdr_pll[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT8
pma_blockselect_cdr_refclk_select[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT9
pma_blockselect_pma_adapt[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT10
pcs_avmmreaddata_8g_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL160
pcs_avmmreaddata_8g_rx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL161
pcs_avmmreaddata_8g_rx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL162
pcs_avmmreaddata_8g_rx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL163
pcs_avmmreaddata_8g_rx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL164
pcs_avmmreaddata_8g_rx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL165
pcs_avmmreaddata_8g_rx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL166
pcs_avmmreaddata_8g_rx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL167
pcs_avmmreaddata_pipe_gen1_2[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL168
pcs_avmmreaddata_pipe_gen1_2[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL169
pcs_avmmreaddata_pipe_gen1_2[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL170
pcs_avmmreaddata_pipe_gen1_2[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL171
pcs_avmmreaddata_pipe_gen1_2[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL172
pcs_avmmreaddata_pipe_gen1_2[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL173
pcs_avmmreaddata_pipe_gen1_2[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL174
pcs_avmmreaddata_pipe_gen1_2[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL175
pcs_avmmreaddata_8g_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL176
pcs_avmmreaddata_8g_tx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL177
pcs_avmmreaddata_8g_tx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL178
pcs_avmmreaddata_8g_tx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL179
pcs_avmmreaddata_8g_tx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL180
pcs_avmmreaddata_8g_tx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL181
pcs_avmmreaddata_8g_tx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL182
pcs_avmmreaddata_8g_tx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL183
pcs_avmmreaddata_10g_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL184
pcs_avmmreaddata_10g_rx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL185
pcs_avmmreaddata_10g_rx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL186
pcs_avmmreaddata_10g_rx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL187
pcs_avmmreaddata_10g_rx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL188
pcs_avmmreaddata_10g_rx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL189
pcs_avmmreaddata_10g_rx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL190
pcs_avmmreaddata_10g_rx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL191
pcs_avmmreaddata_10g_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL192
pcs_avmmreaddata_10g_tx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL193
pcs_avmmreaddata_10g_tx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL194
pcs_avmmreaddata_10g_tx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL195
pcs_avmmreaddata_10g_tx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL196
pcs_avmmreaddata_10g_tx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL197
pcs_avmmreaddata_10g_tx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL198
pcs_avmmreaddata_10g_tx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL199
pcs_avmmreaddata_gen3_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL200
pcs_avmmreaddata_gen3_rx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL201
pcs_avmmreaddata_gen3_rx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL202
pcs_avmmreaddata_gen3_rx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL203
pcs_avmmreaddata_gen3_rx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL204
pcs_avmmreaddata_gen3_rx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL205
pcs_avmmreaddata_gen3_rx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL206
pcs_avmmreaddata_gen3_rx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL207
pcs_avmmreaddata_pipe_gen3[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL208
pcs_avmmreaddata_pipe_gen3[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL209
pcs_avmmreaddata_pipe_gen3[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL210
pcs_avmmreaddata_pipe_gen3[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL211
pcs_avmmreaddata_pipe_gen3[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL212
pcs_avmmreaddata_pipe_gen3[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL213
pcs_avmmreaddata_pipe_gen3[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL214
pcs_avmmreaddata_pipe_gen3[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL215
pcs_avmmreaddata_gen3_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL216
pcs_avmmreaddata_gen3_tx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL217
pcs_avmmreaddata_gen3_tx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL218
pcs_avmmreaddata_gen3_tx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL219
pcs_avmmreaddata_gen3_tx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL220
pcs_avmmreaddata_gen3_tx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL221
pcs_avmmreaddata_gen3_tx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL222
pcs_avmmreaddata_gen3_tx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL223
pcs_avmmreaddata_krfec_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL224
pcs_avmmreaddata_krfec_rx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL225
pcs_avmmreaddata_krfec_rx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL226
pcs_avmmreaddata_krfec_rx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL227
pcs_avmmreaddata_krfec_rx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL228
pcs_avmmreaddata_krfec_rx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL229
pcs_avmmreaddata_krfec_rx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL230
pcs_avmmreaddata_krfec_rx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL231
pcs_avmmreaddata_krfec_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL232
pcs_avmmreaddata_krfec_tx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL233
pcs_avmmreaddata_krfec_tx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL234
pcs_avmmreaddata_krfec_tx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL235
pcs_avmmreaddata_krfec_tx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL236
pcs_avmmreaddata_krfec_tx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL237
pcs_avmmreaddata_krfec_tx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL238
pcs_avmmreaddata_krfec_tx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL239
pcs_avmmreaddata_fifo_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL240
pcs_avmmreaddata_fifo_rx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL241
pcs_avmmreaddata_fifo_rx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL242
pcs_avmmreaddata_fifo_rx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL243
pcs_avmmreaddata_fifo_rx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL244
pcs_avmmreaddata_fifo_rx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL245
pcs_avmmreaddata_fifo_rx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL246
pcs_avmmreaddata_fifo_rx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL247
pcs_avmmreaddata_fifo_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL248
pcs_avmmreaddata_fifo_tx_pcs[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL249
pcs_avmmreaddata_fifo_tx_pcs[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL250
pcs_avmmreaddata_fifo_tx_pcs[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL251
pcs_avmmreaddata_fifo_tx_pcs[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL252
pcs_avmmreaddata_fifo_tx_pcs[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL253
pcs_avmmreaddata_fifo_tx_pcs[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL254
pcs_avmmreaddata_fifo_tx_pcs[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL255
pcs_avmmreaddata_rx_pcs_pld_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL256
pcs_avmmreaddata_rx_pcs_pld_if[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL257
pcs_avmmreaddata_rx_pcs_pld_if[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL258
pcs_avmmreaddata_rx_pcs_pld_if[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL259
pcs_avmmreaddata_rx_pcs_pld_if[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL260
pcs_avmmreaddata_rx_pcs_pld_if[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL261
pcs_avmmreaddata_rx_pcs_pld_if[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL262
pcs_avmmreaddata_rx_pcs_pld_if[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL263
pcs_avmmreaddata_com_pcs_pld_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL264
pcs_avmmreaddata_com_pcs_pld_if[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL265
pcs_avmmreaddata_com_pcs_pld_if[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL266
pcs_avmmreaddata_com_pcs_pld_if[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL267
pcs_avmmreaddata_com_pcs_pld_if[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL268
pcs_avmmreaddata_com_pcs_pld_if[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL269
pcs_avmmreaddata_com_pcs_pld_if[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL270
pcs_avmmreaddata_com_pcs_pld_if[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL271
pcs_avmmreaddata_tx_pcs_pld_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL272
pcs_avmmreaddata_tx_pcs_pld_if[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL273
pcs_avmmreaddata_tx_pcs_pld_if[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL274
pcs_avmmreaddata_tx_pcs_pld_if[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL275
pcs_avmmreaddata_tx_pcs_pld_if[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL276
pcs_avmmreaddata_tx_pcs_pld_if[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL277
pcs_avmmreaddata_tx_pcs_pld_if[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL278
pcs_avmmreaddata_tx_pcs_pld_if[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL279
pcs_avmmreaddata_rx_pcs_pma_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL280
pcs_avmmreaddata_rx_pcs_pma_if[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL281
pcs_avmmreaddata_rx_pcs_pma_if[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL282
pcs_avmmreaddata_rx_pcs_pma_if[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL283
pcs_avmmreaddata_rx_pcs_pma_if[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL284
pcs_avmmreaddata_rx_pcs_pma_if[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL285
pcs_avmmreaddata_rx_pcs_pma_if[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL286
pcs_avmmreaddata_rx_pcs_pma_if[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL287
pcs_avmmreaddata_com_pcs_pma_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL288
pcs_avmmreaddata_com_pcs_pma_if[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL289
pcs_avmmreaddata_com_pcs_pma_if[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL290
pcs_avmmreaddata_com_pcs_pma_if[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL291
pcs_avmmreaddata_com_pcs_pma_if[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL292
pcs_avmmreaddata_com_pcs_pma_if[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL293
pcs_avmmreaddata_com_pcs_pma_if[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL294
pcs_avmmreaddata_com_pcs_pma_if[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL295
pcs_avmmreaddata_tx_pcs_pma_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL296
pcs_avmmreaddata_tx_pcs_pma_if[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL297
pcs_avmmreaddata_tx_pcs_pma_if[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL298
pcs_avmmreaddata_tx_pcs_pma_if[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL299
pcs_avmmreaddata_tx_pcs_pma_if[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL300
pcs_avmmreaddata_tx_pcs_pma_if[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL301
pcs_avmmreaddata_tx_pcs_pma_if[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL302
pcs_avmmreaddata_tx_pcs_pma_if[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL303
pcs_blockselect_8g_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT20
pcs_blockselect_pipe_gen1_2[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT21
pcs_blockselect_8g_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT22
pcs_blockselect_10g_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT23
pcs_blockselect_10g_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT24
pcs_blockselect_gen3_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT25
pcs_blockselect_pipe_gen3[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT26
pcs_blockselect_gen3_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT27
pcs_blockselect_krfec_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT28
pcs_blockselect_krfec_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT29
pcs_blockselect_fifo_rx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT30
pcs_blockselect_fifo_tx_pcs[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT31
pcs_blockselect_rx_pcs_pld_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT32
pcs_blockselect_com_pcs_pld_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT33
pcs_blockselect_tx_pcs_pld_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT34
pcs_blockselect_rx_pcs_pma_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT35
pcs_blockselect_com_pcs_pma_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT36
pcs_blockselect_tx_pcs_pma_if[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT37
pll_avmmreaddata_lc_pll[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL400
pll_avmmreaddata_lc_pll[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL401
pll_avmmreaddata_lc_pll[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL402
pll_avmmreaddata_lc_pll[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL403
pll_avmmreaddata_lc_pll[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL404
pll_avmmreaddata_lc_pll[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL405
pll_avmmreaddata_lc_pll[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL406
pll_avmmreaddata_lc_pll[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL407
pll_avmmreaddata_lc_refclk_select[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL408
pll_avmmreaddata_lc_refclk_select[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL409
pll_avmmreaddata_lc_refclk_select[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL410
pll_avmmreaddata_lc_refclk_select[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL411
pll_avmmreaddata_lc_refclk_select[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL412
pll_avmmreaddata_lc_refclk_select[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL413
pll_avmmreaddata_lc_refclk_select[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL414
pll_avmmreaddata_lc_refclk_select[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL415
pll_avmmreaddata_cgb_master[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL416
pll_avmmreaddata_cgb_master[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL417
pll_avmmreaddata_cgb_master[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL418
pll_avmmreaddata_cgb_master[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL419
pll_avmmreaddata_cgb_master[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL420
pll_avmmreaddata_cgb_master[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL421
pll_avmmreaddata_cgb_master[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL422
pll_avmmreaddata_cgb_master[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL423
pll_avmmreaddata_cmu_fpll[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL424
pll_avmmreaddata_cmu_fpll[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL425
pll_avmmreaddata_cmu_fpll[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL426
pll_avmmreaddata_cmu_fpll[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL427
pll_avmmreaddata_cmu_fpll[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL428
pll_avmmreaddata_cmu_fpll[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL429
pll_avmmreaddata_cmu_fpll[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL430
pll_avmmreaddata_cmu_fpll[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL431
pll_avmmreaddata_cmu_fpll_refclk_select[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL432
pll_avmmreaddata_cmu_fpll_refclk_select[1] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL433
pll_avmmreaddata_cmu_fpll_refclk_select[2] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL434
pll_avmmreaddata_cmu_fpll_refclk_select[3] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL435
pll_avmmreaddata_cmu_fpll_refclk_select[4] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL436
pll_avmmreaddata_cmu_fpll_refclk_select[5] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL437
pll_avmmreaddata_cmu_fpll_refclk_select[6] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL438
pll_avmmreaddata_cmu_fpll_refclk_select[7] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_READDATACHNL439
pll_blockselect_lc_pll[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT50
pll_blockselect_lc_refclk_select[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT51
pll_blockselect_cgb_master[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT52
pll_blockselect_cmu_fpll[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT53
pll_blockselect_cmu_fpll_refclk_select[0] => avmm_atom_insts[0].twentynm_hssi_avmm_if_inst.I_BLOCKSELECT54


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony:xcvr_native_a10_0|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst
clk => resync_chains[0].sync_r[0].CLK
clk => resync_chains[0].sync_r[1].CLK
reset => resync_chains[0].sync_r[0].PRESET
reset => resync_chains[0].sync_r[1].PRESET
d[0] => resync_chains[0].sync_r[0].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|altera_xcvr_reset_control:xcvr_reset_control_0
clock => clock.IN10
reset => g_pll.reset_pll.IN2
pll_powerdown[0] <= alt_xcvr_reset_counter:g_pll.counter_pll_powerdown.reset
tx_analogreset[0] <= alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_analogreset.reset
tx_analogreset[1] <= alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_analogreset.reset
tx_analogreset[2] <= alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_analogreset.reset
tx_analogreset[3] <= alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_analogreset.reset
tx_digitalreset[0] <= alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset.reset
tx_digitalreset[1] <= alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset.reset
tx_digitalreset[2] <= alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset.reset
tx_digitalreset[3] <= alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset.reset
rx_analogreset[0] <= alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_analogreset.reset
rx_analogreset[1] <= alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_analogreset.reset
rx_analogreset[2] <= alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_analogreset.reset
rx_analogreset[3] <= alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_analogreset.reset
rx_digitalreset[0] <= alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_digitalreset.reset
rx_digitalreset[1] <= alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_digitalreset.reset
rx_digitalreset[2] <= alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_digitalreset.reset
rx_digitalreset[3] <= alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_digitalreset.reset
tx_ready[0] <= alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_ready.reset_n
tx_ready[1] <= alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_ready.reset_n
tx_ready[2] <= alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_ready.reset_n
tx_ready[3] <= alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_ready.reset_n
rx_ready[0] <= alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_ready.reset_n
rx_ready[1] <= alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_ready.reset_n
rx_ready[2] <= alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_ready.reset_n
rx_ready[3] <= alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_ready.reset_n
tx_digitalreset_or[0] => WideOr2.IN0
tx_digitalreset_or[1] => WideOr2.IN1
tx_digitalreset_or[2] => WideOr2.IN2
tx_digitalreset_or[3] => WideOr2.IN3
rx_digitalreset_or[0] => WideOr5.IN0
rx_digitalreset_or[1] => WideOr5.IN1
rx_digitalreset_or[2] => WideOr5.IN2
rx_digitalreset_or[3] => WideOr5.IN3
pll_locked[0] => g_tx.g_tx[0].g_tx.lcl_pll_locked.IN1
pll_select[0] => ~NO_FANOUT~
tx_cal_busy[0] => WideOr0.IN0
tx_cal_busy[1] => WideOr0.IN1
tx_cal_busy[2] => WideOr0.IN2
tx_cal_busy[3] => WideOr0.IN3
pll_cal_busy[0] => g_tx.g_tx[0].g_tx.lcl_pll_cal_busy.IN1
tx_manual[0] => WideOr1.IN0
tx_manual[1] => WideOr1.IN1
tx_manual[2] => WideOr1.IN2
tx_manual[3] => WideOr1.IN3
rx_is_lockedtodata[0] => WideAnd0.IN0
rx_is_lockedtodata[1] => WideAnd0.IN1
rx_is_lockedtodata[2] => WideAnd0.IN2
rx_is_lockedtodata[3] => WideAnd0.IN3
rx_cal_busy[0] => WideOr4.IN0
rx_cal_busy[1] => WideOr4.IN1
rx_cal_busy[2] => WideOr4.IN2
rx_cal_busy[3] => WideOr4.IN3
rx_manual[0] => WideOr3.IN0
rx_manual[1] => WideOr3.IN1
rx_manual[2] => WideOr3.IN2
rx_manual[3] => WideOr3.IN3


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|altera_xcvr_reset_control:xcvr_reset_control_0|alt_xcvr_resync:g_reset_sync.alt_xcvr_resync_reset
clk => resync_chains[0].sync_r[0].CLK
clk => resync_chains[0].sync_r[1].CLK
reset => resync_chains[0].sync_r[0].PRESET
reset => resync_chains[0].sync_r[1].PRESET
d[0] => resync_chains[0].sync_r[0].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|altera_xcvr_reset_control:xcvr_reset_control_0|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown
clk => r_reset_stat.CLK
clk => r_reset.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
async_req => r_reset_stat.PRESET
async_req => r_reset.ACLR
async_req => count[0].ACLR
async_req => count[1].ACLR
async_req => count[2].ACLR
async_req => count[3].ACLR
async_req => count[4].ACLR
async_req => count[5].ACLR
async_req => count[6].ACLR
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => reset_cond.IN1
reset_or => reset_cond.IN1
reset <= r_reset.DB_MAX_OUTPUT_PORT_TYPE
reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
reset_stat <= r_reset_stat.DB_MAX_OUTPUT_PORT_TYPE


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|altera_xcvr_reset_control:xcvr_reset_control_0|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy
clk => resync_chains[3].sync_r[0].CLK
clk => resync_chains[3].sync_r[1].CLK
clk => resync_chains[2].sync_r[0].CLK
clk => resync_chains[2].sync_r[1].CLK
clk => resync_chains[1].sync_r[0].CLK
clk => resync_chains[1].sync_r[1].CLK
clk => resync_chains[0].sync_r[0].CLK
clk => resync_chains[0].sync_r[1].CLK
reset => resync_chains[3].sync_r[0].ACLR
reset => resync_chains[3].sync_r[1].ACLR
reset => resync_chains[2].sync_r[0].ACLR
reset => resync_chains[2].sync_r[1].ACLR
reset => resync_chains[1].sync_r[0].ACLR
reset => resync_chains[1].sync_r[1].ACLR
reset => resync_chains[0].sync_r[0].ACLR
reset => resync_chains[0].sync_r[1].ACLR
d[0] => resync_chains[0].sync_r[0].DATAIN
d[1] => resync_chains[1].sync_r[0].DATAIN
d[2] => resync_chains[2].sync_r[0].DATAIN
d[3] => resync_chains[3].sync_r[0].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|altera_xcvr_reset_control:xcvr_reset_control_0|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_analogreset
clk => r_reset_stat.CLK
clk => r_reset.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
async_req => r_reset_stat.PRESET
async_req => r_reset.PRESET
async_req => count[0].ACLR
async_req => count[1].ACLR
async_req => count[2].ACLR
async_req => count[3].ACLR
async_req => count[4].ACLR
async_req => count[5].ACLR
async_req => count[6].ACLR
async_req => count[7].ACLR
async_req => count[8].ACLR
async_req => count[9].ACLR
async_req => count[10].ACLR
async_req => count[11].ACLR
async_req => count[12].ACLR
async_req => count[13].ACLR
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => reset_cond.IN1
reset_or => reset_cond.IN1
reset <= reset.DB_MAX_OUTPUT_PORT_TYPE
reset_n <= r_reset.DB_MAX_OUTPUT_PORT_TYPE
reset_stat <= r_reset_stat.DB_MAX_OUTPUT_PORT_TYPE


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|altera_xcvr_reset_control:xcvr_reset_control_0|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset
clk => r_reset_stat.CLK
clk => r_reset.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
async_req => r_reset_stat.PRESET
async_req => r_reset.PRESET
async_req => count[0].ACLR
async_req => count[1].ACLR
async_req => count[2].ACLR
async_req => count[3].ACLR
async_req => count[4].ACLR
async_req => count[5].ACLR
async_req => count[6].ACLR
async_req => count[7].ACLR
async_req => count[8].ACLR
async_req => count[9].ACLR
async_req => count[10].ACLR
async_req => count[11].ACLR
async_req => count[12].ACLR
async_req => count[13].ACLR
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => reset_cond.IN1
reset_or => reset_cond.IN1
reset <= reset.DB_MAX_OUTPUT_PORT_TYPE
reset_n <= r_reset.DB_MAX_OUTPUT_PORT_TYPE
reset_stat <= r_reset_stat.DB_MAX_OUTPUT_PORT_TYPE


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|altera_xcvr_reset_control:xcvr_reset_control_0|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_ready
clk => r_reset_stat.CLK
clk => r_reset.CLK
clk => count[0].CLK
clk => count[1].CLK
async_req => r_reset_stat.PRESET
async_req => r_reset.PRESET
async_req => count[0].ACLR
async_req => count[1].ACLR
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => reset_cond.IN1
reset_or => reset_cond.IN1
reset <= reset.DB_MAX_OUTPUT_PORT_TYPE
reset_n <= r_reset.DB_MAX_OUTPUT_PORT_TYPE
reset_stat <= r_reset_stat.DB_MAX_OUTPUT_PORT_TYPE


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|altera_xcvr_reset_control:xcvr_reset_control_0|alt_xcvr_resync:g_rx.g_rx[0].g_rx.resync_rx_cal_busy
clk => resync_chains[2].sync_r[0].CLK
clk => resync_chains[2].sync_r[1].CLK
clk => resync_chains[1].sync_r[0].CLK
clk => resync_chains[1].sync_r[1].CLK
clk => resync_chains[0].sync_r[0].CLK
clk => resync_chains[0].sync_r[1].CLK
reset => resync_chains[2].sync_r[0].ACLR
reset => resync_chains[2].sync_r[1].ACLR
reset => resync_chains[1].sync_r[0].ACLR
reset => resync_chains[1].sync_r[1].ACLR
reset => resync_chains[0].sync_r[0].ACLR
reset => resync_chains[0].sync_r[1].ACLR
d[0] => resync_chains[0].sync_r[0].DATAIN
d[1] => resync_chains[1].sync_r[0].DATAIN
d[2] => resync_chains[2].sync_r[0].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|altera_xcvr_reset_control:xcvr_reset_control_0|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_analogreset
clk => r_reset_stat.CLK
clk => r_reset.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
async_req => r_reset_stat.PRESET
async_req => r_reset.PRESET
async_req => count[0].ACLR
async_req => count[1].ACLR
async_req => count[2].ACLR
async_req => count[3].ACLR
async_req => count[4].ACLR
async_req => count[5].ACLR
async_req => count[6].ACLR
async_req => count[7].ACLR
async_req => count[8].ACLR
async_req => count[9].ACLR
async_req => count[10].ACLR
async_req => count[11].ACLR
async_req => count[12].ACLR
async_req => count[13].ACLR
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => reset_cond.IN1
reset_or => reset_cond.IN1
reset <= reset.DB_MAX_OUTPUT_PORT_TYPE
reset_n <= r_reset.DB_MAX_OUTPUT_PORT_TYPE
reset_stat <= r_reset_stat.DB_MAX_OUTPUT_PORT_TYPE


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|altera_xcvr_reset_control:xcvr_reset_control_0|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_digitalreset
clk => r_reset_stat.CLK
clk => r_reset.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
async_req => r_reset_stat.PRESET
async_req => r_reset.PRESET
async_req => count[0].ACLR
async_req => count[1].ACLR
async_req => count[2].ACLR
async_req => count[3].ACLR
async_req => count[4].ACLR
async_req => count[5].ACLR
async_req => count[6].ACLR
async_req => count[7].ACLR
async_req => count[8].ACLR
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => reset_cond.IN1
reset_or => reset_cond.IN1
reset <= reset.DB_MAX_OUTPUT_PORT_TYPE
reset_n <= r_reset.DB_MAX_OUTPUT_PORT_TYPE
reset_stat <= r_reset_stat.DB_MAX_OUTPUT_PORT_TYPE


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|xcvr_8B10B:XCVR|altera_xcvr_reset_control:xcvr_reset_control_0|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_ready
clk => r_reset_stat.CLK
clk => r_reset.CLK
clk => count[0].CLK
clk => count[1].CLK
async_req => r_reset_stat.PRESET
async_req => r_reset.PRESET
async_req => count[0].ACLR
async_req => count[1].ACLR
sync_req => count.OUTPUTSELECT
sync_req => count.OUTPUTSELECT
sync_req => reset_cond.IN1
reset_or => reset_cond.IN1
reset <= reset.DB_MAX_OUTPUT_PORT_TYPE
reset_n <= r_reset.DB_MAX_OUTPUT_PORT_TYPE
reset_stat <= r_reset_stat.DB_MAX_OUTPUT_PORT_TYPE


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|FRAME_GEN:\Data_gen_loop:0:judg_if_data_is_internal:Data_gen
TX_D[0] <= tx_d_r[0].DB_MAX_OUTPUT_PORT_TYPE
TX_D[1] <= tx_d_r[1].DB_MAX_OUTPUT_PORT_TYPE
TX_D[2] <= tx_d_r[2].DB_MAX_OUTPUT_PORT_TYPE
TX_D[3] <= tx_d_r[3].DB_MAX_OUTPUT_PORT_TYPE
TX_D[4] <= tx_d_r[4].DB_MAX_OUTPUT_PORT_TYPE
TX_D[5] <= tx_d_r[5].DB_MAX_OUTPUT_PORT_TYPE
TX_D[6] <= tx_d_r[6].DB_MAX_OUTPUT_PORT_TYPE
TX_D[7] <= tx_d_r[7].DB_MAX_OUTPUT_PORT_TYPE
TX_D[8] <= tx_d_r[8].DB_MAX_OUTPUT_PORT_TYPE
TX_D[9] <= tx_d_r[9].DB_MAX_OUTPUT_PORT_TYPE
TX_D[10] <= tx_d_r[10].DB_MAX_OUTPUT_PORT_TYPE
TX_D[11] <= tx_d_r[11].DB_MAX_OUTPUT_PORT_TYPE
TX_D[12] <= tx_d_r[12].DB_MAX_OUTPUT_PORT_TYPE
TX_D[13] <= tx_d_r[13].DB_MAX_OUTPUT_PORT_TYPE
TX_D[14] <= tx_d_r[14].DB_MAX_OUTPUT_PORT_TYPE
TX_D[15] <= tx_d_r[15].DB_MAX_OUTPUT_PORT_TYPE
TX_traffic_ready => TxData_cnt.IN0
USER_CLK => tx_d_r[0].CLK
USER_CLK => tx_d_r[1].CLK
USER_CLK => tx_d_r[2].CLK
USER_CLK => tx_d_r[3].CLK
USER_CLK => tx_d_r[4].CLK
USER_CLK => tx_d_r[5].CLK
USER_CLK => tx_d_r[6].CLK
USER_CLK => tx_d_r[7].CLK
USER_CLK => tx_d_r[8].CLK
USER_CLK => tx_d_r[9].CLK
USER_CLK => tx_d_r[10].CLK
USER_CLK => tx_d_r[11].CLK
USER_CLK => tx_d_r[12].CLK
USER_CLK => tx_d_r[13].CLK
USER_CLK => tx_d_r[14].CLK
USER_CLK => tx_d_r[15].CLK
SYSTEM_RESET_N => TxData_cnt.IN1


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|FRAME_GEN:\Data_gen_loop:1:judg_if_data_is_internal:Data_gen
TX_D[0] <= tx_d_r[0].DB_MAX_OUTPUT_PORT_TYPE
TX_D[1] <= tx_d_r[1].DB_MAX_OUTPUT_PORT_TYPE
TX_D[2] <= tx_d_r[2].DB_MAX_OUTPUT_PORT_TYPE
TX_D[3] <= tx_d_r[3].DB_MAX_OUTPUT_PORT_TYPE
TX_D[4] <= tx_d_r[4].DB_MAX_OUTPUT_PORT_TYPE
TX_D[5] <= tx_d_r[5].DB_MAX_OUTPUT_PORT_TYPE
TX_D[6] <= tx_d_r[6].DB_MAX_OUTPUT_PORT_TYPE
TX_D[7] <= tx_d_r[7].DB_MAX_OUTPUT_PORT_TYPE
TX_D[8] <= tx_d_r[8].DB_MAX_OUTPUT_PORT_TYPE
TX_D[9] <= tx_d_r[9].DB_MAX_OUTPUT_PORT_TYPE
TX_D[10] <= tx_d_r[10].DB_MAX_OUTPUT_PORT_TYPE
TX_D[11] <= tx_d_r[11].DB_MAX_OUTPUT_PORT_TYPE
TX_D[12] <= tx_d_r[12].DB_MAX_OUTPUT_PORT_TYPE
TX_D[13] <= tx_d_r[13].DB_MAX_OUTPUT_PORT_TYPE
TX_D[14] <= tx_d_r[14].DB_MAX_OUTPUT_PORT_TYPE
TX_D[15] <= tx_d_r[15].DB_MAX_OUTPUT_PORT_TYPE
TX_traffic_ready => TxData_cnt.IN0
USER_CLK => tx_d_r[0].CLK
USER_CLK => tx_d_r[1].CLK
USER_CLK => tx_d_r[2].CLK
USER_CLK => tx_d_r[3].CLK
USER_CLK => tx_d_r[4].CLK
USER_CLK => tx_d_r[5].CLK
USER_CLK => tx_d_r[6].CLK
USER_CLK => tx_d_r[7].CLK
USER_CLK => tx_d_r[8].CLK
USER_CLK => tx_d_r[9].CLK
USER_CLK => tx_d_r[10].CLK
USER_CLK => tx_d_r[11].CLK
USER_CLK => tx_d_r[12].CLK
USER_CLK => tx_d_r[13].CLK
USER_CLK => tx_d_r[14].CLK
USER_CLK => tx_d_r[15].CLK
SYSTEM_RESET_N => TxData_cnt.IN1


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|FRAME_GEN:\Data_gen_loop:2:judg_if_data_is_internal:Data_gen
TX_D[0] <= tx_d_r[0].DB_MAX_OUTPUT_PORT_TYPE
TX_D[1] <= tx_d_r[1].DB_MAX_OUTPUT_PORT_TYPE
TX_D[2] <= tx_d_r[2].DB_MAX_OUTPUT_PORT_TYPE
TX_D[3] <= tx_d_r[3].DB_MAX_OUTPUT_PORT_TYPE
TX_D[4] <= tx_d_r[4].DB_MAX_OUTPUT_PORT_TYPE
TX_D[5] <= tx_d_r[5].DB_MAX_OUTPUT_PORT_TYPE
TX_D[6] <= tx_d_r[6].DB_MAX_OUTPUT_PORT_TYPE
TX_D[7] <= tx_d_r[7].DB_MAX_OUTPUT_PORT_TYPE
TX_D[8] <= tx_d_r[8].DB_MAX_OUTPUT_PORT_TYPE
TX_D[9] <= tx_d_r[9].DB_MAX_OUTPUT_PORT_TYPE
TX_D[10] <= tx_d_r[10].DB_MAX_OUTPUT_PORT_TYPE
TX_D[11] <= tx_d_r[11].DB_MAX_OUTPUT_PORT_TYPE
TX_D[12] <= tx_d_r[12].DB_MAX_OUTPUT_PORT_TYPE
TX_D[13] <= tx_d_r[13].DB_MAX_OUTPUT_PORT_TYPE
TX_D[14] <= tx_d_r[14].DB_MAX_OUTPUT_PORT_TYPE
TX_D[15] <= tx_d_r[15].DB_MAX_OUTPUT_PORT_TYPE
TX_traffic_ready => TxData_cnt.IN0
USER_CLK => tx_d_r[0].CLK
USER_CLK => tx_d_r[1].CLK
USER_CLK => tx_d_r[2].CLK
USER_CLK => tx_d_r[3].CLK
USER_CLK => tx_d_r[4].CLK
USER_CLK => tx_d_r[5].CLK
USER_CLK => tx_d_r[6].CLK
USER_CLK => tx_d_r[7].CLK
USER_CLK => tx_d_r[8].CLK
USER_CLK => tx_d_r[9].CLK
USER_CLK => tx_d_r[10].CLK
USER_CLK => tx_d_r[11].CLK
USER_CLK => tx_d_r[12].CLK
USER_CLK => tx_d_r[13].CLK
USER_CLK => tx_d_r[14].CLK
USER_CLK => tx_d_r[15].CLK
SYSTEM_RESET_N => TxData_cnt.IN1


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|FRAME_GEN:\Data_gen_loop:3:judg_if_data_is_internal:Data_gen
TX_D[0] <= tx_d_r[0].DB_MAX_OUTPUT_PORT_TYPE
TX_D[1] <= tx_d_r[1].DB_MAX_OUTPUT_PORT_TYPE
TX_D[2] <= tx_d_r[2].DB_MAX_OUTPUT_PORT_TYPE
TX_D[3] <= tx_d_r[3].DB_MAX_OUTPUT_PORT_TYPE
TX_D[4] <= tx_d_r[4].DB_MAX_OUTPUT_PORT_TYPE
TX_D[5] <= tx_d_r[5].DB_MAX_OUTPUT_PORT_TYPE
TX_D[6] <= tx_d_r[6].DB_MAX_OUTPUT_PORT_TYPE
TX_D[7] <= tx_d_r[7].DB_MAX_OUTPUT_PORT_TYPE
TX_D[8] <= tx_d_r[8].DB_MAX_OUTPUT_PORT_TYPE
TX_D[9] <= tx_d_r[9].DB_MAX_OUTPUT_PORT_TYPE
TX_D[10] <= tx_d_r[10].DB_MAX_OUTPUT_PORT_TYPE
TX_D[11] <= tx_d_r[11].DB_MAX_OUTPUT_PORT_TYPE
TX_D[12] <= tx_d_r[12].DB_MAX_OUTPUT_PORT_TYPE
TX_D[13] <= tx_d_r[13].DB_MAX_OUTPUT_PORT_TYPE
TX_D[14] <= tx_d_r[14].DB_MAX_OUTPUT_PORT_TYPE
TX_D[15] <= tx_d_r[15].DB_MAX_OUTPUT_PORT_TYPE
TX_traffic_ready => TxData_cnt.IN0
USER_CLK => tx_d_r[0].CLK
USER_CLK => tx_d_r[1].CLK
USER_CLK => tx_d_r[2].CLK
USER_CLK => tx_d_r[3].CLK
USER_CLK => tx_d_r[4].CLK
USER_CLK => tx_d_r[5].CLK
USER_CLK => tx_d_r[6].CLK
USER_CLK => tx_d_r[7].CLK
USER_CLK => tx_d_r[8].CLK
USER_CLK => tx_d_r[9].CLK
USER_CLK => tx_d_r[10].CLK
USER_CLK => tx_d_r[11].CLK
USER_CLK => tx_d_r[12].CLK
USER_CLK => tx_d_r[13].CLK
USER_CLK => tx_d_r[14].CLK
USER_CLK => tx_d_r[15].CLK
SYSTEM_RESET_N => TxData_cnt.IN1


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|FRAME_CHECK:\Data_check_loop:0:judg_if_data_is_internal:Data_check
RX_D[0] => ~NO_FANOUT~
RX_D[1] => ~NO_FANOUT~
RX_D[2] => ~NO_FANOUT~
RX_D[3] => ~NO_FANOUT~
RX_D[4] => ~NO_FANOUT~
RX_D[5] => ~NO_FANOUT~
RX_D[6] => ~NO_FANOUT~
RX_D[7] => ~NO_FANOUT~
RX_D[8] => ~NO_FANOUT~
RX_D[9] => ~NO_FANOUT~
RX_D[10] => ~NO_FANOUT~
RX_D[11] => ~NO_FANOUT~
RX_D[12] => ~NO_FANOUT~
RX_D[13] => ~NO_FANOUT~
RX_D[14] => ~NO_FANOUT~
RX_D[15] => ~NO_FANOUT~
RX_errdetect[0] => Equal0.IN3
RX_errdetect[1] => Equal0.IN2
RX_disperr[0] => Equal1.IN3
RX_disperr[1] => Equal1.IN2
rx_freq_locked => error_cnt.IN1
RX_traffic_ready => err_count_r[3].ENA
RX_traffic_ready => err_count_r[2].ENA
RX_traffic_ready => err_count_r[1].ENA
RX_traffic_ready => err_count_r[0].ENA
RX_traffic_ready => err_count_r[4].ENA
RX_traffic_ready => err_count_r[5].ENA
RX_traffic_ready => err_count_r[6].ENA
RX_traffic_ready => err_count_r[7].ENA
RX_traffic_ready => err_count_r[8].ENA
RX_traffic_ready => err_count_r[9].ENA
RX_traffic_ready => err_count_r[10].ENA
RX_traffic_ready => err_count_r[11].ENA
RX_traffic_ready => err_count_r[12].ENA
RX_traffic_ready => err_count_r[13].ENA
RX_traffic_ready => err_count_r[14].ENA
RX_traffic_ready => err_count_r[15].ENA
ERROR_COUNT[0] <= err_count_r[0].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[1] <= err_count_r[1].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[2] <= err_count_r[2].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[3] <= err_count_r[3].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[4] <= err_count_r[4].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[5] <= err_count_r[5].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[6] <= err_count_r[6].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[7] <= err_count_r[7].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[8] <= err_count_r[8].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[9] <= err_count_r[9].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[10] <= err_count_r[10].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[11] <= err_count_r[11].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[12] <= err_count_r[12].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[13] <= err_count_r[13].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[14] <= err_count_r[14].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[15] <= err_count_r[15].DB_MAX_OUTPUT_PORT_TYPE
USER_CLK => err_count_r[0].CLK
USER_CLK => err_count_r[1].CLK
USER_CLK => err_count_r[2].CLK
USER_CLK => err_count_r[3].CLK
USER_CLK => err_count_r[4].CLK
USER_CLK => err_count_r[5].CLK
USER_CLK => err_count_r[6].CLK
USER_CLK => err_count_r[7].CLK
USER_CLK => err_count_r[8].CLK
USER_CLK => err_count_r[9].CLK
USER_CLK => err_count_r[10].CLK
USER_CLK => err_count_r[11].CLK
USER_CLK => err_count_r[12].CLK
USER_CLK => err_count_r[13].CLK
USER_CLK => err_count_r[14].CLK
USER_CLK => err_count_r[15].CLK
SYSTEM_RESET_N => err_count_r[0].ACLR
SYSTEM_RESET_N => err_count_r[1].ACLR
SYSTEM_RESET_N => err_count_r[2].ACLR
SYSTEM_RESET_N => err_count_r[3].ACLR
SYSTEM_RESET_N => err_count_r[4].ACLR
SYSTEM_RESET_N => err_count_r[5].ACLR
SYSTEM_RESET_N => err_count_r[6].ACLR
SYSTEM_RESET_N => err_count_r[7].ACLR
SYSTEM_RESET_N => err_count_r[8].ACLR
SYSTEM_RESET_N => err_count_r[9].ACLR
SYSTEM_RESET_N => err_count_r[10].ACLR
SYSTEM_RESET_N => err_count_r[11].ACLR
SYSTEM_RESET_N => err_count_r[12].ACLR
SYSTEM_RESET_N => err_count_r[13].ACLR
SYSTEM_RESET_N => err_count_r[14].ACLR
SYSTEM_RESET_N => err_count_r[15].ACLR


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|FRAME_CHECK:\Data_check_loop:1:judg_if_data_is_internal:Data_check
RX_D[0] => ~NO_FANOUT~
RX_D[1] => ~NO_FANOUT~
RX_D[2] => ~NO_FANOUT~
RX_D[3] => ~NO_FANOUT~
RX_D[4] => ~NO_FANOUT~
RX_D[5] => ~NO_FANOUT~
RX_D[6] => ~NO_FANOUT~
RX_D[7] => ~NO_FANOUT~
RX_D[8] => ~NO_FANOUT~
RX_D[9] => ~NO_FANOUT~
RX_D[10] => ~NO_FANOUT~
RX_D[11] => ~NO_FANOUT~
RX_D[12] => ~NO_FANOUT~
RX_D[13] => ~NO_FANOUT~
RX_D[14] => ~NO_FANOUT~
RX_D[15] => ~NO_FANOUT~
RX_errdetect[0] => Equal0.IN3
RX_errdetect[1] => Equal0.IN2
RX_disperr[0] => Equal1.IN3
RX_disperr[1] => Equal1.IN2
rx_freq_locked => error_cnt.IN1
RX_traffic_ready => err_count_r[3].ENA
RX_traffic_ready => err_count_r[2].ENA
RX_traffic_ready => err_count_r[1].ENA
RX_traffic_ready => err_count_r[0].ENA
RX_traffic_ready => err_count_r[4].ENA
RX_traffic_ready => err_count_r[5].ENA
RX_traffic_ready => err_count_r[6].ENA
RX_traffic_ready => err_count_r[7].ENA
RX_traffic_ready => err_count_r[8].ENA
RX_traffic_ready => err_count_r[9].ENA
RX_traffic_ready => err_count_r[10].ENA
RX_traffic_ready => err_count_r[11].ENA
RX_traffic_ready => err_count_r[12].ENA
RX_traffic_ready => err_count_r[13].ENA
RX_traffic_ready => err_count_r[14].ENA
RX_traffic_ready => err_count_r[15].ENA
ERROR_COUNT[0] <= err_count_r[0].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[1] <= err_count_r[1].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[2] <= err_count_r[2].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[3] <= err_count_r[3].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[4] <= err_count_r[4].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[5] <= err_count_r[5].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[6] <= err_count_r[6].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[7] <= err_count_r[7].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[8] <= err_count_r[8].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[9] <= err_count_r[9].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[10] <= err_count_r[10].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[11] <= err_count_r[11].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[12] <= err_count_r[12].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[13] <= err_count_r[13].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[14] <= err_count_r[14].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[15] <= err_count_r[15].DB_MAX_OUTPUT_PORT_TYPE
USER_CLK => err_count_r[0].CLK
USER_CLK => err_count_r[1].CLK
USER_CLK => err_count_r[2].CLK
USER_CLK => err_count_r[3].CLK
USER_CLK => err_count_r[4].CLK
USER_CLK => err_count_r[5].CLK
USER_CLK => err_count_r[6].CLK
USER_CLK => err_count_r[7].CLK
USER_CLK => err_count_r[8].CLK
USER_CLK => err_count_r[9].CLK
USER_CLK => err_count_r[10].CLK
USER_CLK => err_count_r[11].CLK
USER_CLK => err_count_r[12].CLK
USER_CLK => err_count_r[13].CLK
USER_CLK => err_count_r[14].CLK
USER_CLK => err_count_r[15].CLK
SYSTEM_RESET_N => err_count_r[0].ACLR
SYSTEM_RESET_N => err_count_r[1].ACLR
SYSTEM_RESET_N => err_count_r[2].ACLR
SYSTEM_RESET_N => err_count_r[3].ACLR
SYSTEM_RESET_N => err_count_r[4].ACLR
SYSTEM_RESET_N => err_count_r[5].ACLR
SYSTEM_RESET_N => err_count_r[6].ACLR
SYSTEM_RESET_N => err_count_r[7].ACLR
SYSTEM_RESET_N => err_count_r[8].ACLR
SYSTEM_RESET_N => err_count_r[9].ACLR
SYSTEM_RESET_N => err_count_r[10].ACLR
SYSTEM_RESET_N => err_count_r[11].ACLR
SYSTEM_RESET_N => err_count_r[12].ACLR
SYSTEM_RESET_N => err_count_r[13].ACLR
SYSTEM_RESET_N => err_count_r[14].ACLR
SYSTEM_RESET_N => err_count_r[15].ACLR


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|FRAME_CHECK:\Data_check_loop:2:judg_if_data_is_internal:Data_check
RX_D[0] => ~NO_FANOUT~
RX_D[1] => ~NO_FANOUT~
RX_D[2] => ~NO_FANOUT~
RX_D[3] => ~NO_FANOUT~
RX_D[4] => ~NO_FANOUT~
RX_D[5] => ~NO_FANOUT~
RX_D[6] => ~NO_FANOUT~
RX_D[7] => ~NO_FANOUT~
RX_D[8] => ~NO_FANOUT~
RX_D[9] => ~NO_FANOUT~
RX_D[10] => ~NO_FANOUT~
RX_D[11] => ~NO_FANOUT~
RX_D[12] => ~NO_FANOUT~
RX_D[13] => ~NO_FANOUT~
RX_D[14] => ~NO_FANOUT~
RX_D[15] => ~NO_FANOUT~
RX_errdetect[0] => Equal0.IN3
RX_errdetect[1] => Equal0.IN2
RX_disperr[0] => Equal1.IN3
RX_disperr[1] => Equal1.IN2
rx_freq_locked => error_cnt.IN1
RX_traffic_ready => err_count_r[3].ENA
RX_traffic_ready => err_count_r[2].ENA
RX_traffic_ready => err_count_r[1].ENA
RX_traffic_ready => err_count_r[0].ENA
RX_traffic_ready => err_count_r[4].ENA
RX_traffic_ready => err_count_r[5].ENA
RX_traffic_ready => err_count_r[6].ENA
RX_traffic_ready => err_count_r[7].ENA
RX_traffic_ready => err_count_r[8].ENA
RX_traffic_ready => err_count_r[9].ENA
RX_traffic_ready => err_count_r[10].ENA
RX_traffic_ready => err_count_r[11].ENA
RX_traffic_ready => err_count_r[12].ENA
RX_traffic_ready => err_count_r[13].ENA
RX_traffic_ready => err_count_r[14].ENA
RX_traffic_ready => err_count_r[15].ENA
ERROR_COUNT[0] <= err_count_r[0].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[1] <= err_count_r[1].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[2] <= err_count_r[2].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[3] <= err_count_r[3].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[4] <= err_count_r[4].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[5] <= err_count_r[5].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[6] <= err_count_r[6].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[7] <= err_count_r[7].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[8] <= err_count_r[8].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[9] <= err_count_r[9].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[10] <= err_count_r[10].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[11] <= err_count_r[11].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[12] <= err_count_r[12].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[13] <= err_count_r[13].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[14] <= err_count_r[14].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[15] <= err_count_r[15].DB_MAX_OUTPUT_PORT_TYPE
USER_CLK => err_count_r[0].CLK
USER_CLK => err_count_r[1].CLK
USER_CLK => err_count_r[2].CLK
USER_CLK => err_count_r[3].CLK
USER_CLK => err_count_r[4].CLK
USER_CLK => err_count_r[5].CLK
USER_CLK => err_count_r[6].CLK
USER_CLK => err_count_r[7].CLK
USER_CLK => err_count_r[8].CLK
USER_CLK => err_count_r[9].CLK
USER_CLK => err_count_r[10].CLK
USER_CLK => err_count_r[11].CLK
USER_CLK => err_count_r[12].CLK
USER_CLK => err_count_r[13].CLK
USER_CLK => err_count_r[14].CLK
USER_CLK => err_count_r[15].CLK
SYSTEM_RESET_N => err_count_r[0].ACLR
SYSTEM_RESET_N => err_count_r[1].ACLR
SYSTEM_RESET_N => err_count_r[2].ACLR
SYSTEM_RESET_N => err_count_r[3].ACLR
SYSTEM_RESET_N => err_count_r[4].ACLR
SYSTEM_RESET_N => err_count_r[5].ACLR
SYSTEM_RESET_N => err_count_r[6].ACLR
SYSTEM_RESET_N => err_count_r[7].ACLR
SYSTEM_RESET_N => err_count_r[8].ACLR
SYSTEM_RESET_N => err_count_r[9].ACLR
SYSTEM_RESET_N => err_count_r[10].ACLR
SYSTEM_RESET_N => err_count_r[11].ACLR
SYSTEM_RESET_N => err_count_r[12].ACLR
SYSTEM_RESET_N => err_count_r[13].ACLR
SYSTEM_RESET_N => err_count_r[14].ACLR
SYSTEM_RESET_N => err_count_r[15].ACLR


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|FRAME_CHECK:\Data_check_loop:3:judg_if_data_is_internal:Data_check
RX_D[0] => ~NO_FANOUT~
RX_D[1] => ~NO_FANOUT~
RX_D[2] => ~NO_FANOUT~
RX_D[3] => ~NO_FANOUT~
RX_D[4] => ~NO_FANOUT~
RX_D[5] => ~NO_FANOUT~
RX_D[6] => ~NO_FANOUT~
RX_D[7] => ~NO_FANOUT~
RX_D[8] => ~NO_FANOUT~
RX_D[9] => ~NO_FANOUT~
RX_D[10] => ~NO_FANOUT~
RX_D[11] => ~NO_FANOUT~
RX_D[12] => ~NO_FANOUT~
RX_D[13] => ~NO_FANOUT~
RX_D[14] => ~NO_FANOUT~
RX_D[15] => ~NO_FANOUT~
RX_errdetect[0] => Equal0.IN3
RX_errdetect[1] => Equal0.IN2
RX_disperr[0] => Equal1.IN3
RX_disperr[1] => Equal1.IN2
rx_freq_locked => error_cnt.IN1
RX_traffic_ready => err_count_r[3].ENA
RX_traffic_ready => err_count_r[2].ENA
RX_traffic_ready => err_count_r[1].ENA
RX_traffic_ready => err_count_r[0].ENA
RX_traffic_ready => err_count_r[4].ENA
RX_traffic_ready => err_count_r[5].ENA
RX_traffic_ready => err_count_r[6].ENA
RX_traffic_ready => err_count_r[7].ENA
RX_traffic_ready => err_count_r[8].ENA
RX_traffic_ready => err_count_r[9].ENA
RX_traffic_ready => err_count_r[10].ENA
RX_traffic_ready => err_count_r[11].ENA
RX_traffic_ready => err_count_r[12].ENA
RX_traffic_ready => err_count_r[13].ENA
RX_traffic_ready => err_count_r[14].ENA
RX_traffic_ready => err_count_r[15].ENA
ERROR_COUNT[0] <= err_count_r[0].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[1] <= err_count_r[1].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[2] <= err_count_r[2].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[3] <= err_count_r[3].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[4] <= err_count_r[4].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[5] <= err_count_r[5].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[6] <= err_count_r[6].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[7] <= err_count_r[7].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[8] <= err_count_r[8].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[9] <= err_count_r[9].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[10] <= err_count_r[10].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[11] <= err_count_r[11].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[12] <= err_count_r[12].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[13] <= err_count_r[13].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[14] <= err_count_r[14].DB_MAX_OUTPUT_PORT_TYPE
ERROR_COUNT[15] <= err_count_r[15].DB_MAX_OUTPUT_PORT_TYPE
USER_CLK => err_count_r[0].CLK
USER_CLK => err_count_r[1].CLK
USER_CLK => err_count_r[2].CLK
USER_CLK => err_count_r[3].CLK
USER_CLK => err_count_r[4].CLK
USER_CLK => err_count_r[5].CLK
USER_CLK => err_count_r[6].CLK
USER_CLK => err_count_r[7].CLK
USER_CLK => err_count_r[8].CLK
USER_CLK => err_count_r[9].CLK
USER_CLK => err_count_r[10].CLK
USER_CLK => err_count_r[11].CLK
USER_CLK => err_count_r[12].CLK
USER_CLK => err_count_r[13].CLK
USER_CLK => err_count_r[14].CLK
USER_CLK => err_count_r[15].CLK
SYSTEM_RESET_N => err_count_r[0].ACLR
SYSTEM_RESET_N => err_count_r[1].ACLR
SYSTEM_RESET_N => err_count_r[2].ACLR
SYSTEM_RESET_N => err_count_r[3].ACLR
SYSTEM_RESET_N => err_count_r[4].ACLR
SYSTEM_RESET_N => err_count_r[5].ACLR
SYSTEM_RESET_N => err_count_r[6].ACLR
SYSTEM_RESET_N => err_count_r[7].ACLR
SYSTEM_RESET_N => err_count_r[8].ACLR
SYSTEM_RESET_N => err_count_r[9].ACLR
SYSTEM_RESET_N => err_count_r[10].ACLR
SYSTEM_RESET_N => err_count_r[11].ACLR
SYSTEM_RESET_N => err_count_r[12].ACLR
SYSTEM_RESET_N => err_count_r[13].ACLR
SYSTEM_RESET_N => err_count_r[14].ACLR
SYSTEM_RESET_N => err_count_r[15].ACLR


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:0:traffic
Reset_n => Tx_procedure.IN0
tx_traffic_ready <= tx_traffic_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_traffic_ready <= rx_traffic_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_elastic_buf_sync_done => tx_status.OUTPUTSELECT
rx_elastic_buf_sync_done => tx_status.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => Selector16.IN3
rx_elastic_buf_sync_done => rx_status.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_status.OUTPUTSELECT
rx_elastic_buf_sync_done => Selector40.IN3
gp_sync_can_start <= gp_sync_can_start~reg0.DB_MAX_OUTPUT_PORT_TYPE
lane_up => Tx_procedure.IN1
lane_up => lane_up_r_tx.DATAIN
lane_up => lane_up_r_rx.DATAIN
TX_K[0] <= TX_K[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TX_K[1] <= TX_K[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_K[0] => Rx_K_i[0].DATAIN
RX_K[1] => Rx_K_i[1].DATAIN
Tx_DATA_Xcvr[0] <= Tx_DATA_Xcvr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[1] <= Tx_DATA_Xcvr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[2] <= Tx_DATA_Xcvr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[3] <= Tx_DATA_Xcvr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[4] <= Tx_DATA_Xcvr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[5] <= Tx_DATA_Xcvr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[6] <= Tx_DATA_Xcvr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[7] <= Tx_DATA_Xcvr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[8] <= Tx_DATA_Xcvr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[9] <= Tx_DATA_Xcvr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[10] <= Tx_DATA_Xcvr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[11] <= Tx_DATA_Xcvr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[12] <= Tx_DATA_Xcvr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[13] <= Tx_DATA_Xcvr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[14] <= Tx_DATA_Xcvr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[15] <= Tx_DATA_Xcvr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_Xcvr[0] => Rx_DATA_Xcvr_i[0].DATAIN
Rx_DATA_Xcvr[1] => Rx_DATA_Xcvr_i[1].DATAIN
Rx_DATA_Xcvr[2] => Rx_DATA_Xcvr_i[2].DATAIN
Rx_DATA_Xcvr[3] => Rx_DATA_Xcvr_i[3].DATAIN
Rx_DATA_Xcvr[4] => Rx_DATA_Xcvr_i[4].DATAIN
Rx_DATA_Xcvr[5] => Rx_DATA_Xcvr_i[5].DATAIN
Rx_DATA_Xcvr[6] => Rx_DATA_Xcvr_i[6].DATAIN
Rx_DATA_Xcvr[7] => Rx_DATA_Xcvr_i[7].DATAIN
Rx_DATA_Xcvr[8] => Rx_DATA_Xcvr_i[8].DATAIN
Rx_DATA_Xcvr[9] => Rx_DATA_Xcvr_i[9].DATAIN
Rx_DATA_Xcvr[10] => Rx_DATA_Xcvr_i[10].DATAIN
Rx_DATA_Xcvr[11] => Rx_DATA_Xcvr_i[11].DATAIN
Rx_DATA_Xcvr[12] => Rx_DATA_Xcvr_i[12].DATAIN
Rx_DATA_Xcvr[13] => Rx_DATA_Xcvr_i[13].DATAIN
Rx_DATA_Xcvr[14] => Rx_DATA_Xcvr_i[14].DATAIN
Rx_DATA_Xcvr[15] => Rx_DATA_Xcvr_i[15].DATAIN
Tx_DATA_client[0] => Tx_DATA_client_r[0].DATAIN
Tx_DATA_client[1] => Tx_DATA_client_r[1].DATAIN
Tx_DATA_client[2] => Tx_DATA_client_r[2].DATAIN
Tx_DATA_client[3] => Tx_DATA_client_r[3].DATAIN
Tx_DATA_client[4] => Tx_DATA_client_r[4].DATAIN
Tx_DATA_client[5] => Tx_DATA_client_r[5].DATAIN
Tx_DATA_client[6] => Tx_DATA_client_r[6].DATAIN
Tx_DATA_client[7] => Tx_DATA_client_r[7].DATAIN
Tx_DATA_client[8] => Tx_DATA_client_r[8].DATAIN
Tx_DATA_client[9] => Tx_DATA_client_r[9].DATAIN
Tx_DATA_client[10] => Tx_DATA_client_r[10].DATAIN
Tx_DATA_client[11] => Tx_DATA_client_r[11].DATAIN
Tx_DATA_client[12] => Tx_DATA_client_r[12].DATAIN
Tx_DATA_client[13] => Tx_DATA_client_r[13].DATAIN
Tx_DATA_client[14] => Tx_DATA_client_r[14].DATAIN
Tx_DATA_client[15] => Tx_DATA_client_r[15].DATAIN
Rx_DATA_client[0] <= Rx_DATA_client[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[1] <= Rx_DATA_client[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[2] <= Rx_DATA_client[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[3] <= Rx_DATA_client[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[4] <= Rx_DATA_client[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[5] <= Rx_DATA_client[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[6] <= Rx_DATA_client[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[7] <= Rx_DATA_client[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[8] <= Rx_DATA_client[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[9] <= Rx_DATA_client[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[10] <= Rx_DATA_client[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[11] <= Rx_DATA_client[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[12] <= Rx_DATA_client[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[13] <= Rx_DATA_client[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[14] <= Rx_DATA_client[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[15] <= Rx_DATA_client[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_Clk => Tx_DATA_Xcvr_r[0].CLK
Tx_Clk => Tx_DATA_Xcvr_r[1].CLK
Tx_Clk => Tx_DATA_Xcvr_r[2].CLK
Tx_Clk => Tx_DATA_Xcvr_r[3].CLK
Tx_Clk => Tx_DATA_Xcvr_r[4].CLK
Tx_Clk => Tx_DATA_Xcvr_r[5].CLK
Tx_Clk => Tx_DATA_Xcvr_r[6].CLK
Tx_Clk => Tx_DATA_Xcvr_r[7].CLK
Tx_Clk => Tx_DATA_Xcvr_r[8].CLK
Tx_Clk => Tx_DATA_Xcvr_r[9].CLK
Tx_Clk => Tx_DATA_Xcvr_r[10].CLK
Tx_Clk => Tx_DATA_Xcvr_r[11].CLK
Tx_Clk => Tx_DATA_Xcvr_r[12].CLK
Tx_Clk => Tx_DATA_Xcvr_r[13].CLK
Tx_Clk => Tx_DATA_Xcvr_r[14].CLK
Tx_Clk => Tx_DATA_Xcvr_r[15].CLK
Tx_Clk => lane_up_r_tx.CLK
Tx_Clk => TX_K[0]~reg0.CLK
Tx_Clk => TX_K[1]~reg0.CLK
Tx_Clk => Tx_DATA_client_r[0].CLK
Tx_Clk => Tx_DATA_client_r[1].CLK
Tx_Clk => Tx_DATA_client_r[2].CLK
Tx_Clk => Tx_DATA_client_r[3].CLK
Tx_Clk => Tx_DATA_client_r[4].CLK
Tx_Clk => Tx_DATA_client_r[5].CLK
Tx_Clk => Tx_DATA_client_r[6].CLK
Tx_Clk => Tx_DATA_client_r[7].CLK
Tx_Clk => Tx_DATA_client_r[8].CLK
Tx_Clk => Tx_DATA_client_r[9].CLK
Tx_Clk => Tx_DATA_client_r[10].CLK
Tx_Clk => Tx_DATA_client_r[11].CLK
Tx_Clk => Tx_DATA_client_r[12].CLK
Tx_Clk => Tx_DATA_client_r[13].CLK
Tx_Clk => Tx_DATA_client_r[14].CLK
Tx_Clk => Tx_DATA_client_r[15].CLK
Tx_Clk => tx_traffic_ready_r.CLK
Tx_Clk => tx_traffic_ready~reg0.CLK
Tx_Clk => Tx_K_r[0].CLK
Tx_Clk => Tx_K_r[1].CLK
Tx_Clk => Tx_DATA_Xcvr[0]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[1]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[2]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[3]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[4]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[5]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[6]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[7]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[8]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[9]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[10]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[11]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[12]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[13]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[14]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[15]~reg0.CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[0].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[1].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[2].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[3].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[4].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[5].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[6].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[7].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[8].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[9].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[10].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[11].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[12].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[13].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[14].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[15].CLK
Tx_Clk => tx_status~1.DATAIN
Rx_Clk => flag_swap_r.CLK
Rx_Clk => Rx_DATA_client_r[0].CLK
Rx_Clk => Rx_DATA_client_r[1].CLK
Rx_Clk => Rx_DATA_client_r[2].CLK
Rx_Clk => Rx_DATA_client_r[3].CLK
Rx_Clk => Rx_DATA_client_r[4].CLK
Rx_Clk => Rx_DATA_client_r[5].CLK
Rx_Clk => Rx_DATA_client_r[6].CLK
Rx_Clk => Rx_DATA_client_r[7].CLK
Rx_Clk => Rx_DATA_client_r[8].CLK
Rx_Clk => Rx_DATA_client_r[9].CLK
Rx_Clk => Rx_DATA_client_r[10].CLK
Rx_Clk => Rx_DATA_client_r[11].CLK
Rx_Clk => Rx_DATA_client_r[12].CLK
Rx_Clk => Rx_DATA_client_r[13].CLK
Rx_Clk => Rx_DATA_client_r[14].CLK
Rx_Clk => Rx_DATA_client_r[15].CLK
Rx_Clk => flag_swap.CLK
Rx_Clk => lane_up_r_rx.CLK
Rx_Clk => Rx_K_i[0].CLK
Rx_Clk => Rx_K_i[1].CLK
Rx_Clk => Rx_DATA_Xcvr_i[0].CLK
Rx_Clk => Rx_DATA_Xcvr_i[1].CLK
Rx_Clk => Rx_DATA_Xcvr_i[2].CLK
Rx_Clk => Rx_DATA_Xcvr_i[3].CLK
Rx_Clk => Rx_DATA_Xcvr_i[4].CLK
Rx_Clk => Rx_DATA_Xcvr_i[5].CLK
Rx_Clk => Rx_DATA_Xcvr_i[6].CLK
Rx_Clk => Rx_DATA_Xcvr_i[7].CLK
Rx_Clk => Rx_DATA_Xcvr_i[8].CLK
Rx_Clk => Rx_DATA_Xcvr_i[9].CLK
Rx_Clk => Rx_DATA_Xcvr_i[10].CLK
Rx_Clk => Rx_DATA_Xcvr_i[11].CLK
Rx_Clk => Rx_DATA_Xcvr_i[12].CLK
Rx_Clk => Rx_DATA_Xcvr_i[13].CLK
Rx_Clk => Rx_DATA_Xcvr_i[14].CLK
Rx_Clk => Rx_DATA_Xcvr_i[15].CLK
Rx_Clk => gp_sync_can_start_r.CLK
Rx_Clk => gp_sync_can_start~reg0.CLK
Rx_Clk => rx_traffic_ready_r.CLK
Rx_Clk => rx_traffic_ready~reg0.CLK
Rx_Clk => Rx_DATA_client[0]~reg0.CLK
Rx_Clk => Rx_DATA_client[1]~reg0.CLK
Rx_Clk => Rx_DATA_client[2]~reg0.CLK
Rx_Clk => Rx_DATA_client[3]~reg0.CLK
Rx_Clk => Rx_DATA_client[4]~reg0.CLK
Rx_Clk => Rx_DATA_client[5]~reg0.CLK
Rx_Clk => Rx_DATA_client[6]~reg0.CLK
Rx_Clk => Rx_DATA_client[7]~reg0.CLK
Rx_Clk => Rx_DATA_client[8]~reg0.CLK
Rx_Clk => Rx_DATA_client[9]~reg0.CLK
Rx_Clk => Rx_DATA_client[10]~reg0.CLK
Rx_Clk => Rx_DATA_client[11]~reg0.CLK
Rx_Clk => Rx_DATA_client[12]~reg0.CLK
Rx_Clk => Rx_DATA_client[13]~reg0.CLK
Rx_Clk => Rx_DATA_client[14]~reg0.CLK
Rx_Clk => Rx_DATA_client[15]~reg0.CLK
Rx_Clk => rx_status~1.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:1:traffic
Reset_n => Tx_procedure.IN0
tx_traffic_ready <= tx_traffic_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_traffic_ready <= rx_traffic_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_elastic_buf_sync_done => tx_status.OUTPUTSELECT
rx_elastic_buf_sync_done => tx_status.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => Selector16.IN3
rx_elastic_buf_sync_done => rx_status.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_status.OUTPUTSELECT
rx_elastic_buf_sync_done => Selector40.IN3
gp_sync_can_start <= gp_sync_can_start~reg0.DB_MAX_OUTPUT_PORT_TYPE
lane_up => Tx_procedure.IN1
lane_up => lane_up_r_tx.DATAIN
lane_up => lane_up_r_rx.DATAIN
TX_K[0] <= TX_K[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TX_K[1] <= TX_K[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_K[0] => Rx_K_i[0].DATAIN
RX_K[1] => Rx_K_i[1].DATAIN
Tx_DATA_Xcvr[0] <= Tx_DATA_Xcvr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[1] <= Tx_DATA_Xcvr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[2] <= Tx_DATA_Xcvr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[3] <= Tx_DATA_Xcvr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[4] <= Tx_DATA_Xcvr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[5] <= Tx_DATA_Xcvr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[6] <= Tx_DATA_Xcvr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[7] <= Tx_DATA_Xcvr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[8] <= Tx_DATA_Xcvr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[9] <= Tx_DATA_Xcvr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[10] <= Tx_DATA_Xcvr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[11] <= Tx_DATA_Xcvr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[12] <= Tx_DATA_Xcvr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[13] <= Tx_DATA_Xcvr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[14] <= Tx_DATA_Xcvr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[15] <= Tx_DATA_Xcvr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_Xcvr[0] => Rx_DATA_Xcvr_i[0].DATAIN
Rx_DATA_Xcvr[1] => Rx_DATA_Xcvr_i[1].DATAIN
Rx_DATA_Xcvr[2] => Rx_DATA_Xcvr_i[2].DATAIN
Rx_DATA_Xcvr[3] => Rx_DATA_Xcvr_i[3].DATAIN
Rx_DATA_Xcvr[4] => Rx_DATA_Xcvr_i[4].DATAIN
Rx_DATA_Xcvr[5] => Rx_DATA_Xcvr_i[5].DATAIN
Rx_DATA_Xcvr[6] => Rx_DATA_Xcvr_i[6].DATAIN
Rx_DATA_Xcvr[7] => Rx_DATA_Xcvr_i[7].DATAIN
Rx_DATA_Xcvr[8] => Rx_DATA_Xcvr_i[8].DATAIN
Rx_DATA_Xcvr[9] => Rx_DATA_Xcvr_i[9].DATAIN
Rx_DATA_Xcvr[10] => Rx_DATA_Xcvr_i[10].DATAIN
Rx_DATA_Xcvr[11] => Rx_DATA_Xcvr_i[11].DATAIN
Rx_DATA_Xcvr[12] => Rx_DATA_Xcvr_i[12].DATAIN
Rx_DATA_Xcvr[13] => Rx_DATA_Xcvr_i[13].DATAIN
Rx_DATA_Xcvr[14] => Rx_DATA_Xcvr_i[14].DATAIN
Rx_DATA_Xcvr[15] => Rx_DATA_Xcvr_i[15].DATAIN
Tx_DATA_client[0] => Tx_DATA_client_r[0].DATAIN
Tx_DATA_client[1] => Tx_DATA_client_r[1].DATAIN
Tx_DATA_client[2] => Tx_DATA_client_r[2].DATAIN
Tx_DATA_client[3] => Tx_DATA_client_r[3].DATAIN
Tx_DATA_client[4] => Tx_DATA_client_r[4].DATAIN
Tx_DATA_client[5] => Tx_DATA_client_r[5].DATAIN
Tx_DATA_client[6] => Tx_DATA_client_r[6].DATAIN
Tx_DATA_client[7] => Tx_DATA_client_r[7].DATAIN
Tx_DATA_client[8] => Tx_DATA_client_r[8].DATAIN
Tx_DATA_client[9] => Tx_DATA_client_r[9].DATAIN
Tx_DATA_client[10] => Tx_DATA_client_r[10].DATAIN
Tx_DATA_client[11] => Tx_DATA_client_r[11].DATAIN
Tx_DATA_client[12] => Tx_DATA_client_r[12].DATAIN
Tx_DATA_client[13] => Tx_DATA_client_r[13].DATAIN
Tx_DATA_client[14] => Tx_DATA_client_r[14].DATAIN
Tx_DATA_client[15] => Tx_DATA_client_r[15].DATAIN
Rx_DATA_client[0] <= Rx_DATA_client[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[1] <= Rx_DATA_client[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[2] <= Rx_DATA_client[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[3] <= Rx_DATA_client[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[4] <= Rx_DATA_client[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[5] <= Rx_DATA_client[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[6] <= Rx_DATA_client[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[7] <= Rx_DATA_client[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[8] <= Rx_DATA_client[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[9] <= Rx_DATA_client[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[10] <= Rx_DATA_client[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[11] <= Rx_DATA_client[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[12] <= Rx_DATA_client[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[13] <= Rx_DATA_client[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[14] <= Rx_DATA_client[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[15] <= Rx_DATA_client[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_Clk => Tx_DATA_Xcvr_r[0].CLK
Tx_Clk => Tx_DATA_Xcvr_r[1].CLK
Tx_Clk => Tx_DATA_Xcvr_r[2].CLK
Tx_Clk => Tx_DATA_Xcvr_r[3].CLK
Tx_Clk => Tx_DATA_Xcvr_r[4].CLK
Tx_Clk => Tx_DATA_Xcvr_r[5].CLK
Tx_Clk => Tx_DATA_Xcvr_r[6].CLK
Tx_Clk => Tx_DATA_Xcvr_r[7].CLK
Tx_Clk => Tx_DATA_Xcvr_r[8].CLK
Tx_Clk => Tx_DATA_Xcvr_r[9].CLK
Tx_Clk => Tx_DATA_Xcvr_r[10].CLK
Tx_Clk => Tx_DATA_Xcvr_r[11].CLK
Tx_Clk => Tx_DATA_Xcvr_r[12].CLK
Tx_Clk => Tx_DATA_Xcvr_r[13].CLK
Tx_Clk => Tx_DATA_Xcvr_r[14].CLK
Tx_Clk => Tx_DATA_Xcvr_r[15].CLK
Tx_Clk => lane_up_r_tx.CLK
Tx_Clk => TX_K[0]~reg0.CLK
Tx_Clk => TX_K[1]~reg0.CLK
Tx_Clk => Tx_DATA_client_r[0].CLK
Tx_Clk => Tx_DATA_client_r[1].CLK
Tx_Clk => Tx_DATA_client_r[2].CLK
Tx_Clk => Tx_DATA_client_r[3].CLK
Tx_Clk => Tx_DATA_client_r[4].CLK
Tx_Clk => Tx_DATA_client_r[5].CLK
Tx_Clk => Tx_DATA_client_r[6].CLK
Tx_Clk => Tx_DATA_client_r[7].CLK
Tx_Clk => Tx_DATA_client_r[8].CLK
Tx_Clk => Tx_DATA_client_r[9].CLK
Tx_Clk => Tx_DATA_client_r[10].CLK
Tx_Clk => Tx_DATA_client_r[11].CLK
Tx_Clk => Tx_DATA_client_r[12].CLK
Tx_Clk => Tx_DATA_client_r[13].CLK
Tx_Clk => Tx_DATA_client_r[14].CLK
Tx_Clk => Tx_DATA_client_r[15].CLK
Tx_Clk => tx_traffic_ready_r.CLK
Tx_Clk => tx_traffic_ready~reg0.CLK
Tx_Clk => Tx_K_r[0].CLK
Tx_Clk => Tx_K_r[1].CLK
Tx_Clk => Tx_DATA_Xcvr[0]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[1]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[2]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[3]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[4]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[5]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[6]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[7]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[8]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[9]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[10]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[11]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[12]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[13]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[14]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[15]~reg0.CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[0].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[1].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[2].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[3].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[4].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[5].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[6].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[7].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[8].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[9].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[10].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[11].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[12].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[13].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[14].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[15].CLK
Tx_Clk => tx_status~1.DATAIN
Rx_Clk => flag_swap_r.CLK
Rx_Clk => Rx_DATA_client_r[0].CLK
Rx_Clk => Rx_DATA_client_r[1].CLK
Rx_Clk => Rx_DATA_client_r[2].CLK
Rx_Clk => Rx_DATA_client_r[3].CLK
Rx_Clk => Rx_DATA_client_r[4].CLK
Rx_Clk => Rx_DATA_client_r[5].CLK
Rx_Clk => Rx_DATA_client_r[6].CLK
Rx_Clk => Rx_DATA_client_r[7].CLK
Rx_Clk => Rx_DATA_client_r[8].CLK
Rx_Clk => Rx_DATA_client_r[9].CLK
Rx_Clk => Rx_DATA_client_r[10].CLK
Rx_Clk => Rx_DATA_client_r[11].CLK
Rx_Clk => Rx_DATA_client_r[12].CLK
Rx_Clk => Rx_DATA_client_r[13].CLK
Rx_Clk => Rx_DATA_client_r[14].CLK
Rx_Clk => Rx_DATA_client_r[15].CLK
Rx_Clk => flag_swap.CLK
Rx_Clk => lane_up_r_rx.CLK
Rx_Clk => Rx_K_i[0].CLK
Rx_Clk => Rx_K_i[1].CLK
Rx_Clk => Rx_DATA_Xcvr_i[0].CLK
Rx_Clk => Rx_DATA_Xcvr_i[1].CLK
Rx_Clk => Rx_DATA_Xcvr_i[2].CLK
Rx_Clk => Rx_DATA_Xcvr_i[3].CLK
Rx_Clk => Rx_DATA_Xcvr_i[4].CLK
Rx_Clk => Rx_DATA_Xcvr_i[5].CLK
Rx_Clk => Rx_DATA_Xcvr_i[6].CLK
Rx_Clk => Rx_DATA_Xcvr_i[7].CLK
Rx_Clk => Rx_DATA_Xcvr_i[8].CLK
Rx_Clk => Rx_DATA_Xcvr_i[9].CLK
Rx_Clk => Rx_DATA_Xcvr_i[10].CLK
Rx_Clk => Rx_DATA_Xcvr_i[11].CLK
Rx_Clk => Rx_DATA_Xcvr_i[12].CLK
Rx_Clk => Rx_DATA_Xcvr_i[13].CLK
Rx_Clk => Rx_DATA_Xcvr_i[14].CLK
Rx_Clk => Rx_DATA_Xcvr_i[15].CLK
Rx_Clk => gp_sync_can_start_r.CLK
Rx_Clk => gp_sync_can_start~reg0.CLK
Rx_Clk => rx_traffic_ready_r.CLK
Rx_Clk => rx_traffic_ready~reg0.CLK
Rx_Clk => Rx_DATA_client[0]~reg0.CLK
Rx_Clk => Rx_DATA_client[1]~reg0.CLK
Rx_Clk => Rx_DATA_client[2]~reg0.CLK
Rx_Clk => Rx_DATA_client[3]~reg0.CLK
Rx_Clk => Rx_DATA_client[4]~reg0.CLK
Rx_Clk => Rx_DATA_client[5]~reg0.CLK
Rx_Clk => Rx_DATA_client[6]~reg0.CLK
Rx_Clk => Rx_DATA_client[7]~reg0.CLK
Rx_Clk => Rx_DATA_client[8]~reg0.CLK
Rx_Clk => Rx_DATA_client[9]~reg0.CLK
Rx_Clk => Rx_DATA_client[10]~reg0.CLK
Rx_Clk => Rx_DATA_client[11]~reg0.CLK
Rx_Clk => Rx_DATA_client[12]~reg0.CLK
Rx_Clk => Rx_DATA_client[13]~reg0.CLK
Rx_Clk => Rx_DATA_client[14]~reg0.CLK
Rx_Clk => Rx_DATA_client[15]~reg0.CLK
Rx_Clk => rx_status~1.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:2:traffic
Reset_n => Tx_procedure.IN0
tx_traffic_ready <= tx_traffic_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_traffic_ready <= rx_traffic_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_elastic_buf_sync_done => tx_status.OUTPUTSELECT
rx_elastic_buf_sync_done => tx_status.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => Selector16.IN3
rx_elastic_buf_sync_done => rx_status.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_status.OUTPUTSELECT
rx_elastic_buf_sync_done => Selector40.IN3
gp_sync_can_start <= gp_sync_can_start~reg0.DB_MAX_OUTPUT_PORT_TYPE
lane_up => Tx_procedure.IN1
lane_up => lane_up_r_tx.DATAIN
lane_up => lane_up_r_rx.DATAIN
TX_K[0] <= TX_K[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TX_K[1] <= TX_K[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_K[0] => Rx_K_i[0].DATAIN
RX_K[1] => Rx_K_i[1].DATAIN
Tx_DATA_Xcvr[0] <= Tx_DATA_Xcvr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[1] <= Tx_DATA_Xcvr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[2] <= Tx_DATA_Xcvr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[3] <= Tx_DATA_Xcvr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[4] <= Tx_DATA_Xcvr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[5] <= Tx_DATA_Xcvr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[6] <= Tx_DATA_Xcvr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[7] <= Tx_DATA_Xcvr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[8] <= Tx_DATA_Xcvr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[9] <= Tx_DATA_Xcvr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[10] <= Tx_DATA_Xcvr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[11] <= Tx_DATA_Xcvr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[12] <= Tx_DATA_Xcvr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[13] <= Tx_DATA_Xcvr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[14] <= Tx_DATA_Xcvr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[15] <= Tx_DATA_Xcvr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_Xcvr[0] => Rx_DATA_Xcvr_i[0].DATAIN
Rx_DATA_Xcvr[1] => Rx_DATA_Xcvr_i[1].DATAIN
Rx_DATA_Xcvr[2] => Rx_DATA_Xcvr_i[2].DATAIN
Rx_DATA_Xcvr[3] => Rx_DATA_Xcvr_i[3].DATAIN
Rx_DATA_Xcvr[4] => Rx_DATA_Xcvr_i[4].DATAIN
Rx_DATA_Xcvr[5] => Rx_DATA_Xcvr_i[5].DATAIN
Rx_DATA_Xcvr[6] => Rx_DATA_Xcvr_i[6].DATAIN
Rx_DATA_Xcvr[7] => Rx_DATA_Xcvr_i[7].DATAIN
Rx_DATA_Xcvr[8] => Rx_DATA_Xcvr_i[8].DATAIN
Rx_DATA_Xcvr[9] => Rx_DATA_Xcvr_i[9].DATAIN
Rx_DATA_Xcvr[10] => Rx_DATA_Xcvr_i[10].DATAIN
Rx_DATA_Xcvr[11] => Rx_DATA_Xcvr_i[11].DATAIN
Rx_DATA_Xcvr[12] => Rx_DATA_Xcvr_i[12].DATAIN
Rx_DATA_Xcvr[13] => Rx_DATA_Xcvr_i[13].DATAIN
Rx_DATA_Xcvr[14] => Rx_DATA_Xcvr_i[14].DATAIN
Rx_DATA_Xcvr[15] => Rx_DATA_Xcvr_i[15].DATAIN
Tx_DATA_client[0] => Tx_DATA_client_r[0].DATAIN
Tx_DATA_client[1] => Tx_DATA_client_r[1].DATAIN
Tx_DATA_client[2] => Tx_DATA_client_r[2].DATAIN
Tx_DATA_client[3] => Tx_DATA_client_r[3].DATAIN
Tx_DATA_client[4] => Tx_DATA_client_r[4].DATAIN
Tx_DATA_client[5] => Tx_DATA_client_r[5].DATAIN
Tx_DATA_client[6] => Tx_DATA_client_r[6].DATAIN
Tx_DATA_client[7] => Tx_DATA_client_r[7].DATAIN
Tx_DATA_client[8] => Tx_DATA_client_r[8].DATAIN
Tx_DATA_client[9] => Tx_DATA_client_r[9].DATAIN
Tx_DATA_client[10] => Tx_DATA_client_r[10].DATAIN
Tx_DATA_client[11] => Tx_DATA_client_r[11].DATAIN
Tx_DATA_client[12] => Tx_DATA_client_r[12].DATAIN
Tx_DATA_client[13] => Tx_DATA_client_r[13].DATAIN
Tx_DATA_client[14] => Tx_DATA_client_r[14].DATAIN
Tx_DATA_client[15] => Tx_DATA_client_r[15].DATAIN
Rx_DATA_client[0] <= Rx_DATA_client[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[1] <= Rx_DATA_client[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[2] <= Rx_DATA_client[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[3] <= Rx_DATA_client[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[4] <= Rx_DATA_client[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[5] <= Rx_DATA_client[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[6] <= Rx_DATA_client[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[7] <= Rx_DATA_client[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[8] <= Rx_DATA_client[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[9] <= Rx_DATA_client[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[10] <= Rx_DATA_client[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[11] <= Rx_DATA_client[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[12] <= Rx_DATA_client[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[13] <= Rx_DATA_client[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[14] <= Rx_DATA_client[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[15] <= Rx_DATA_client[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_Clk => Tx_DATA_Xcvr_r[0].CLK
Tx_Clk => Tx_DATA_Xcvr_r[1].CLK
Tx_Clk => Tx_DATA_Xcvr_r[2].CLK
Tx_Clk => Tx_DATA_Xcvr_r[3].CLK
Tx_Clk => Tx_DATA_Xcvr_r[4].CLK
Tx_Clk => Tx_DATA_Xcvr_r[5].CLK
Tx_Clk => Tx_DATA_Xcvr_r[6].CLK
Tx_Clk => Tx_DATA_Xcvr_r[7].CLK
Tx_Clk => Tx_DATA_Xcvr_r[8].CLK
Tx_Clk => Tx_DATA_Xcvr_r[9].CLK
Tx_Clk => Tx_DATA_Xcvr_r[10].CLK
Tx_Clk => Tx_DATA_Xcvr_r[11].CLK
Tx_Clk => Tx_DATA_Xcvr_r[12].CLK
Tx_Clk => Tx_DATA_Xcvr_r[13].CLK
Tx_Clk => Tx_DATA_Xcvr_r[14].CLK
Tx_Clk => Tx_DATA_Xcvr_r[15].CLK
Tx_Clk => lane_up_r_tx.CLK
Tx_Clk => TX_K[0]~reg0.CLK
Tx_Clk => TX_K[1]~reg0.CLK
Tx_Clk => Tx_DATA_client_r[0].CLK
Tx_Clk => Tx_DATA_client_r[1].CLK
Tx_Clk => Tx_DATA_client_r[2].CLK
Tx_Clk => Tx_DATA_client_r[3].CLK
Tx_Clk => Tx_DATA_client_r[4].CLK
Tx_Clk => Tx_DATA_client_r[5].CLK
Tx_Clk => Tx_DATA_client_r[6].CLK
Tx_Clk => Tx_DATA_client_r[7].CLK
Tx_Clk => Tx_DATA_client_r[8].CLK
Tx_Clk => Tx_DATA_client_r[9].CLK
Tx_Clk => Tx_DATA_client_r[10].CLK
Tx_Clk => Tx_DATA_client_r[11].CLK
Tx_Clk => Tx_DATA_client_r[12].CLK
Tx_Clk => Tx_DATA_client_r[13].CLK
Tx_Clk => Tx_DATA_client_r[14].CLK
Tx_Clk => Tx_DATA_client_r[15].CLK
Tx_Clk => tx_traffic_ready_r.CLK
Tx_Clk => tx_traffic_ready~reg0.CLK
Tx_Clk => Tx_K_r[0].CLK
Tx_Clk => Tx_K_r[1].CLK
Tx_Clk => Tx_DATA_Xcvr[0]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[1]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[2]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[3]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[4]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[5]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[6]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[7]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[8]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[9]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[10]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[11]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[12]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[13]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[14]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[15]~reg0.CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[0].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[1].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[2].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[3].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[4].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[5].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[6].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[7].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[8].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[9].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[10].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[11].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[12].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[13].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[14].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[15].CLK
Tx_Clk => tx_status~1.DATAIN
Rx_Clk => flag_swap_r.CLK
Rx_Clk => Rx_DATA_client_r[0].CLK
Rx_Clk => Rx_DATA_client_r[1].CLK
Rx_Clk => Rx_DATA_client_r[2].CLK
Rx_Clk => Rx_DATA_client_r[3].CLK
Rx_Clk => Rx_DATA_client_r[4].CLK
Rx_Clk => Rx_DATA_client_r[5].CLK
Rx_Clk => Rx_DATA_client_r[6].CLK
Rx_Clk => Rx_DATA_client_r[7].CLK
Rx_Clk => Rx_DATA_client_r[8].CLK
Rx_Clk => Rx_DATA_client_r[9].CLK
Rx_Clk => Rx_DATA_client_r[10].CLK
Rx_Clk => Rx_DATA_client_r[11].CLK
Rx_Clk => Rx_DATA_client_r[12].CLK
Rx_Clk => Rx_DATA_client_r[13].CLK
Rx_Clk => Rx_DATA_client_r[14].CLK
Rx_Clk => Rx_DATA_client_r[15].CLK
Rx_Clk => flag_swap.CLK
Rx_Clk => lane_up_r_rx.CLK
Rx_Clk => Rx_K_i[0].CLK
Rx_Clk => Rx_K_i[1].CLK
Rx_Clk => Rx_DATA_Xcvr_i[0].CLK
Rx_Clk => Rx_DATA_Xcvr_i[1].CLK
Rx_Clk => Rx_DATA_Xcvr_i[2].CLK
Rx_Clk => Rx_DATA_Xcvr_i[3].CLK
Rx_Clk => Rx_DATA_Xcvr_i[4].CLK
Rx_Clk => Rx_DATA_Xcvr_i[5].CLK
Rx_Clk => Rx_DATA_Xcvr_i[6].CLK
Rx_Clk => Rx_DATA_Xcvr_i[7].CLK
Rx_Clk => Rx_DATA_Xcvr_i[8].CLK
Rx_Clk => Rx_DATA_Xcvr_i[9].CLK
Rx_Clk => Rx_DATA_Xcvr_i[10].CLK
Rx_Clk => Rx_DATA_Xcvr_i[11].CLK
Rx_Clk => Rx_DATA_Xcvr_i[12].CLK
Rx_Clk => Rx_DATA_Xcvr_i[13].CLK
Rx_Clk => Rx_DATA_Xcvr_i[14].CLK
Rx_Clk => Rx_DATA_Xcvr_i[15].CLK
Rx_Clk => gp_sync_can_start_r.CLK
Rx_Clk => gp_sync_can_start~reg0.CLK
Rx_Clk => rx_traffic_ready_r.CLK
Rx_Clk => rx_traffic_ready~reg0.CLK
Rx_Clk => Rx_DATA_client[0]~reg0.CLK
Rx_Clk => Rx_DATA_client[1]~reg0.CLK
Rx_Clk => Rx_DATA_client[2]~reg0.CLK
Rx_Clk => Rx_DATA_client[3]~reg0.CLK
Rx_Clk => Rx_DATA_client[4]~reg0.CLK
Rx_Clk => Rx_DATA_client[5]~reg0.CLK
Rx_Clk => Rx_DATA_client[6]~reg0.CLK
Rx_Clk => Rx_DATA_client[7]~reg0.CLK
Rx_Clk => Rx_DATA_client[8]~reg0.CLK
Rx_Clk => Rx_DATA_client[9]~reg0.CLK
Rx_Clk => Rx_DATA_client[10]~reg0.CLK
Rx_Clk => Rx_DATA_client[11]~reg0.CLK
Rx_Clk => Rx_DATA_client[12]~reg0.CLK
Rx_Clk => Rx_DATA_client[13]~reg0.CLK
Rx_Clk => Rx_DATA_client[14]~reg0.CLK
Rx_Clk => Rx_DATA_client[15]~reg0.CLK
Rx_Clk => rx_status~1.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|traffic:\generate_traffic_loop:3:traffic
Reset_n => Tx_procedure.IN0
tx_traffic_ready <= tx_traffic_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_traffic_ready <= rx_traffic_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_elastic_buf_sync_done => tx_status.OUTPUTSELECT
rx_elastic_buf_sync_done => tx_status.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_wait_cnt.OUTPUTSELECT
rx_elastic_buf_sync_done => Selector16.IN3
rx_elastic_buf_sync_done => rx_status.OUTPUTSELECT
rx_elastic_buf_sync_done => rx_status.OUTPUTSELECT
rx_elastic_buf_sync_done => Selector40.IN3
gp_sync_can_start <= gp_sync_can_start~reg0.DB_MAX_OUTPUT_PORT_TYPE
lane_up => Tx_procedure.IN1
lane_up => lane_up_r_tx.DATAIN
lane_up => lane_up_r_rx.DATAIN
TX_K[0] <= TX_K[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TX_K[1] <= TX_K[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_K[0] => Rx_K_i[0].DATAIN
RX_K[1] => Rx_K_i[1].DATAIN
Tx_DATA_Xcvr[0] <= Tx_DATA_Xcvr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[1] <= Tx_DATA_Xcvr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[2] <= Tx_DATA_Xcvr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[3] <= Tx_DATA_Xcvr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[4] <= Tx_DATA_Xcvr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[5] <= Tx_DATA_Xcvr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[6] <= Tx_DATA_Xcvr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[7] <= Tx_DATA_Xcvr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[8] <= Tx_DATA_Xcvr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[9] <= Tx_DATA_Xcvr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[10] <= Tx_DATA_Xcvr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[11] <= Tx_DATA_Xcvr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[12] <= Tx_DATA_Xcvr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[13] <= Tx_DATA_Xcvr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[14] <= Tx_DATA_Xcvr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA_Xcvr[15] <= Tx_DATA_Xcvr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_Xcvr[0] => Rx_DATA_Xcvr_i[0].DATAIN
Rx_DATA_Xcvr[1] => Rx_DATA_Xcvr_i[1].DATAIN
Rx_DATA_Xcvr[2] => Rx_DATA_Xcvr_i[2].DATAIN
Rx_DATA_Xcvr[3] => Rx_DATA_Xcvr_i[3].DATAIN
Rx_DATA_Xcvr[4] => Rx_DATA_Xcvr_i[4].DATAIN
Rx_DATA_Xcvr[5] => Rx_DATA_Xcvr_i[5].DATAIN
Rx_DATA_Xcvr[6] => Rx_DATA_Xcvr_i[6].DATAIN
Rx_DATA_Xcvr[7] => Rx_DATA_Xcvr_i[7].DATAIN
Rx_DATA_Xcvr[8] => Rx_DATA_Xcvr_i[8].DATAIN
Rx_DATA_Xcvr[9] => Rx_DATA_Xcvr_i[9].DATAIN
Rx_DATA_Xcvr[10] => Rx_DATA_Xcvr_i[10].DATAIN
Rx_DATA_Xcvr[11] => Rx_DATA_Xcvr_i[11].DATAIN
Rx_DATA_Xcvr[12] => Rx_DATA_Xcvr_i[12].DATAIN
Rx_DATA_Xcvr[13] => Rx_DATA_Xcvr_i[13].DATAIN
Rx_DATA_Xcvr[14] => Rx_DATA_Xcvr_i[14].DATAIN
Rx_DATA_Xcvr[15] => Rx_DATA_Xcvr_i[15].DATAIN
Tx_DATA_client[0] => Tx_DATA_client_r[0].DATAIN
Tx_DATA_client[1] => Tx_DATA_client_r[1].DATAIN
Tx_DATA_client[2] => Tx_DATA_client_r[2].DATAIN
Tx_DATA_client[3] => Tx_DATA_client_r[3].DATAIN
Tx_DATA_client[4] => Tx_DATA_client_r[4].DATAIN
Tx_DATA_client[5] => Tx_DATA_client_r[5].DATAIN
Tx_DATA_client[6] => Tx_DATA_client_r[6].DATAIN
Tx_DATA_client[7] => Tx_DATA_client_r[7].DATAIN
Tx_DATA_client[8] => Tx_DATA_client_r[8].DATAIN
Tx_DATA_client[9] => Tx_DATA_client_r[9].DATAIN
Tx_DATA_client[10] => Tx_DATA_client_r[10].DATAIN
Tx_DATA_client[11] => Tx_DATA_client_r[11].DATAIN
Tx_DATA_client[12] => Tx_DATA_client_r[12].DATAIN
Tx_DATA_client[13] => Tx_DATA_client_r[13].DATAIN
Tx_DATA_client[14] => Tx_DATA_client_r[14].DATAIN
Tx_DATA_client[15] => Tx_DATA_client_r[15].DATAIN
Rx_DATA_client[0] <= Rx_DATA_client[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[1] <= Rx_DATA_client[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[2] <= Rx_DATA_client[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[3] <= Rx_DATA_client[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[4] <= Rx_DATA_client[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[5] <= Rx_DATA_client[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[6] <= Rx_DATA_client[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[7] <= Rx_DATA_client[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[8] <= Rx_DATA_client[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[9] <= Rx_DATA_client[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[10] <= Rx_DATA_client[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[11] <= Rx_DATA_client[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[12] <= Rx_DATA_client[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[13] <= Rx_DATA_client[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[14] <= Rx_DATA_client[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA_client[15] <= Rx_DATA_client[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_Clk => Tx_DATA_Xcvr_r[0].CLK
Tx_Clk => Tx_DATA_Xcvr_r[1].CLK
Tx_Clk => Tx_DATA_Xcvr_r[2].CLK
Tx_Clk => Tx_DATA_Xcvr_r[3].CLK
Tx_Clk => Tx_DATA_Xcvr_r[4].CLK
Tx_Clk => Tx_DATA_Xcvr_r[5].CLK
Tx_Clk => Tx_DATA_Xcvr_r[6].CLK
Tx_Clk => Tx_DATA_Xcvr_r[7].CLK
Tx_Clk => Tx_DATA_Xcvr_r[8].CLK
Tx_Clk => Tx_DATA_Xcvr_r[9].CLK
Tx_Clk => Tx_DATA_Xcvr_r[10].CLK
Tx_Clk => Tx_DATA_Xcvr_r[11].CLK
Tx_Clk => Tx_DATA_Xcvr_r[12].CLK
Tx_Clk => Tx_DATA_Xcvr_r[13].CLK
Tx_Clk => Tx_DATA_Xcvr_r[14].CLK
Tx_Clk => Tx_DATA_Xcvr_r[15].CLK
Tx_Clk => lane_up_r_tx.CLK
Tx_Clk => TX_K[0]~reg0.CLK
Tx_Clk => TX_K[1]~reg0.CLK
Tx_Clk => Tx_DATA_client_r[0].CLK
Tx_Clk => Tx_DATA_client_r[1].CLK
Tx_Clk => Tx_DATA_client_r[2].CLK
Tx_Clk => Tx_DATA_client_r[3].CLK
Tx_Clk => Tx_DATA_client_r[4].CLK
Tx_Clk => Tx_DATA_client_r[5].CLK
Tx_Clk => Tx_DATA_client_r[6].CLK
Tx_Clk => Tx_DATA_client_r[7].CLK
Tx_Clk => Tx_DATA_client_r[8].CLK
Tx_Clk => Tx_DATA_client_r[9].CLK
Tx_Clk => Tx_DATA_client_r[10].CLK
Tx_Clk => Tx_DATA_client_r[11].CLK
Tx_Clk => Tx_DATA_client_r[12].CLK
Tx_Clk => Tx_DATA_client_r[13].CLK
Tx_Clk => Tx_DATA_client_r[14].CLK
Tx_Clk => Tx_DATA_client_r[15].CLK
Tx_Clk => tx_traffic_ready_r.CLK
Tx_Clk => tx_traffic_ready~reg0.CLK
Tx_Clk => Tx_K_r[0].CLK
Tx_Clk => Tx_K_r[1].CLK
Tx_Clk => Tx_DATA_Xcvr[0]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[1]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[2]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[3]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[4]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[5]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[6]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[7]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[8]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[9]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[10]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[11]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[12]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[13]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[14]~reg0.CLK
Tx_Clk => Tx_DATA_Xcvr[15]~reg0.CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[0].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[1].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[2].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[3].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[4].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[5].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[6].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[7].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[8].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[9].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[10].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[11].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[12].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[13].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[14].CLK
Tx_Clk => \Tx_procedure:rx_wait_cnt[15].CLK
Tx_Clk => tx_status~1.DATAIN
Rx_Clk => flag_swap_r.CLK
Rx_Clk => Rx_DATA_client_r[0].CLK
Rx_Clk => Rx_DATA_client_r[1].CLK
Rx_Clk => Rx_DATA_client_r[2].CLK
Rx_Clk => Rx_DATA_client_r[3].CLK
Rx_Clk => Rx_DATA_client_r[4].CLK
Rx_Clk => Rx_DATA_client_r[5].CLK
Rx_Clk => Rx_DATA_client_r[6].CLK
Rx_Clk => Rx_DATA_client_r[7].CLK
Rx_Clk => Rx_DATA_client_r[8].CLK
Rx_Clk => Rx_DATA_client_r[9].CLK
Rx_Clk => Rx_DATA_client_r[10].CLK
Rx_Clk => Rx_DATA_client_r[11].CLK
Rx_Clk => Rx_DATA_client_r[12].CLK
Rx_Clk => Rx_DATA_client_r[13].CLK
Rx_Clk => Rx_DATA_client_r[14].CLK
Rx_Clk => Rx_DATA_client_r[15].CLK
Rx_Clk => flag_swap.CLK
Rx_Clk => lane_up_r_rx.CLK
Rx_Clk => Rx_K_i[0].CLK
Rx_Clk => Rx_K_i[1].CLK
Rx_Clk => Rx_DATA_Xcvr_i[0].CLK
Rx_Clk => Rx_DATA_Xcvr_i[1].CLK
Rx_Clk => Rx_DATA_Xcvr_i[2].CLK
Rx_Clk => Rx_DATA_Xcvr_i[3].CLK
Rx_Clk => Rx_DATA_Xcvr_i[4].CLK
Rx_Clk => Rx_DATA_Xcvr_i[5].CLK
Rx_Clk => Rx_DATA_Xcvr_i[6].CLK
Rx_Clk => Rx_DATA_Xcvr_i[7].CLK
Rx_Clk => Rx_DATA_Xcvr_i[8].CLK
Rx_Clk => Rx_DATA_Xcvr_i[9].CLK
Rx_Clk => Rx_DATA_Xcvr_i[10].CLK
Rx_Clk => Rx_DATA_Xcvr_i[11].CLK
Rx_Clk => Rx_DATA_Xcvr_i[12].CLK
Rx_Clk => Rx_DATA_Xcvr_i[13].CLK
Rx_Clk => Rx_DATA_Xcvr_i[14].CLK
Rx_Clk => Rx_DATA_Xcvr_i[15].CLK
Rx_Clk => gp_sync_can_start_r.CLK
Rx_Clk => gp_sync_can_start~reg0.CLK
Rx_Clk => rx_traffic_ready_r.CLK
Rx_Clk => rx_traffic_ready~reg0.CLK
Rx_Clk => Rx_DATA_client[0]~reg0.CLK
Rx_Clk => Rx_DATA_client[1]~reg0.CLK
Rx_Clk => Rx_DATA_client[2]~reg0.CLK
Rx_Clk => Rx_DATA_client[3]~reg0.CLK
Rx_Clk => Rx_DATA_client[4]~reg0.CLK
Rx_Clk => Rx_DATA_client[5]~reg0.CLK
Rx_Clk => Rx_DATA_client[6]~reg0.CLK
Rx_Clk => Rx_DATA_client[7]~reg0.CLK
Rx_Clk => Rx_DATA_client[8]~reg0.CLK
Rx_Clk => Rx_DATA_client[9]~reg0.CLK
Rx_Clk => Rx_DATA_client[10]~reg0.CLK
Rx_Clk => Rx_DATA_client[11]~reg0.CLK
Rx_Clk => Rx_DATA_client[12]~reg0.CLK
Rx_Clk => Rx_DATA_client[13]~reg0.CLK
Rx_Clk => Rx_DATA_client[14]~reg0.CLK
Rx_Clk => Rx_DATA_client[15]~reg0.CLK
Rx_Clk => rx_status~1.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_01
ch_sync_buffer_data_In_ch0[0] => Equal1.IN31
ch_sync_buffer_data_In_ch0[0] => ch_sync_buffer_data_Out_ch0.DATAB
ch_sync_buffer_data_In_ch0[0] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:0:shift_reg.D[0]
ch_sync_buffer_data_In_ch0[0] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:0:Out_Mux.Data_In[0][0]
ch_sync_buffer_data_In_ch0[1] => Equal1.IN30
ch_sync_buffer_data_In_ch0[1] => ch_sync_buffer_data_Out_ch0.DATAB
ch_sync_buffer_data_In_ch0[1] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:0:shift_reg.D[1]
ch_sync_buffer_data_In_ch0[1] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:0:Out_Mux.Data_In[0][1]
ch_sync_buffer_data_In_ch0[2] => Equal1.IN29
ch_sync_buffer_data_In_ch0[2] => ch_sync_buffer_data_Out_ch0.DATAB
ch_sync_buffer_data_In_ch0[2] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:0:shift_reg.D[2]
ch_sync_buffer_data_In_ch0[2] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:0:Out_Mux.Data_In[0][2]
ch_sync_buffer_data_In_ch0[3] => Equal1.IN28
ch_sync_buffer_data_In_ch0[3] => ch_sync_buffer_data_Out_ch0.DATAB
ch_sync_buffer_data_In_ch0[3] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:0:shift_reg.D[3]
ch_sync_buffer_data_In_ch0[3] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:0:Out_Mux.Data_In[0][3]
ch_sync_buffer_data_In_ch0[4] => Equal1.IN27
ch_sync_buffer_data_In_ch0[4] => ch_sync_buffer_data_Out_ch0.DATAB
ch_sync_buffer_data_In_ch0[4] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:0:shift_reg.D[4]
ch_sync_buffer_data_In_ch0[4] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:0:Out_Mux.Data_In[0][4]
ch_sync_buffer_data_In_ch0[5] => Equal1.IN26
ch_sync_buffer_data_In_ch0[5] => ch_sync_buffer_data_Out_ch0.DATAB
ch_sync_buffer_data_In_ch0[5] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:0:shift_reg.D[5]
ch_sync_buffer_data_In_ch0[5] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:0:Out_Mux.Data_In[0][5]
ch_sync_buffer_data_In_ch0[6] => Equal1.IN25
ch_sync_buffer_data_In_ch0[6] => ch_sync_buffer_data_Out_ch0.DATAB
ch_sync_buffer_data_In_ch0[6] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:0:shift_reg.D[6]
ch_sync_buffer_data_In_ch0[6] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:0:Out_Mux.Data_In[0][6]
ch_sync_buffer_data_In_ch0[7] => Equal1.IN24
ch_sync_buffer_data_In_ch0[7] => ch_sync_buffer_data_Out_ch0.DATAB
ch_sync_buffer_data_In_ch0[7] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:0:shift_reg.D[7]
ch_sync_buffer_data_In_ch0[7] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:0:Out_Mux.Data_In[0][7]
ch_sync_buffer_data_In_ch0[8] => Equal1.IN23
ch_sync_buffer_data_In_ch0[8] => ch_sync_buffer_data_Out_ch0.DATAB
ch_sync_buffer_data_In_ch0[8] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:0:shift_reg.D[8]
ch_sync_buffer_data_In_ch0[8] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:0:Out_Mux.Data_In[0][8]
ch_sync_buffer_data_In_ch0[9] => Equal1.IN22
ch_sync_buffer_data_In_ch0[9] => ch_sync_buffer_data_Out_ch0.DATAB
ch_sync_buffer_data_In_ch0[9] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:0:shift_reg.D[9]
ch_sync_buffer_data_In_ch0[9] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:0:Out_Mux.Data_In[0][9]
ch_sync_buffer_data_In_ch0[10] => Equal1.IN21
ch_sync_buffer_data_In_ch0[10] => ch_sync_buffer_data_Out_ch0.DATAB
ch_sync_buffer_data_In_ch0[10] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:0:shift_reg.D[10]
ch_sync_buffer_data_In_ch0[10] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:0:Out_Mux.Data_In[0][10]
ch_sync_buffer_data_In_ch0[11] => Equal1.IN20
ch_sync_buffer_data_In_ch0[11] => ch_sync_buffer_data_Out_ch0.DATAB
ch_sync_buffer_data_In_ch0[11] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:0:shift_reg.D[11]
ch_sync_buffer_data_In_ch0[11] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:0:Out_Mux.Data_In[0][11]
ch_sync_buffer_data_In_ch0[12] => Equal1.IN19
ch_sync_buffer_data_In_ch0[12] => ch_sync_buffer_data_Out_ch0.DATAB
ch_sync_buffer_data_In_ch0[12] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:0:shift_reg.D[12]
ch_sync_buffer_data_In_ch0[12] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:0:Out_Mux.Data_In[0][12]
ch_sync_buffer_data_In_ch0[13] => Equal1.IN18
ch_sync_buffer_data_In_ch0[13] => ch_sync_buffer_data_Out_ch0.DATAB
ch_sync_buffer_data_In_ch0[13] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:0:shift_reg.D[13]
ch_sync_buffer_data_In_ch0[13] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:0:Out_Mux.Data_In[0][13]
ch_sync_buffer_data_In_ch0[14] => Equal1.IN17
ch_sync_buffer_data_In_ch0[14] => ch_sync_buffer_data_Out_ch0.DATAB
ch_sync_buffer_data_In_ch0[14] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:0:shift_reg.D[14]
ch_sync_buffer_data_In_ch0[14] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:0:Out_Mux.Data_In[0][14]
ch_sync_buffer_data_In_ch0[15] => Equal1.IN16
ch_sync_buffer_data_In_ch0[15] => ch_sync_buffer_data_Out_ch0.DATAB
ch_sync_buffer_data_In_ch0[15] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:0:shift_reg.D[15]
ch_sync_buffer_data_In_ch0[15] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:0:Out_Mux.Data_In[0][15]
ch_sync_buffer_data_In_ch1[0] => Equal4.IN31
ch_sync_buffer_data_In_ch1[0] => ch_sync_buffer_data_Out_ch1.DATAB
ch_sync_buffer_data_In_ch1[0] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:1:shift_reg.D[0]
ch_sync_buffer_data_In_ch1[0] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:1:Out_Mux.Data_In[0][0]
ch_sync_buffer_data_In_ch1[1] => Equal4.IN30
ch_sync_buffer_data_In_ch1[1] => ch_sync_buffer_data_Out_ch1.DATAB
ch_sync_buffer_data_In_ch1[1] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:1:shift_reg.D[1]
ch_sync_buffer_data_In_ch1[1] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:1:Out_Mux.Data_In[0][1]
ch_sync_buffer_data_In_ch1[2] => Equal4.IN29
ch_sync_buffer_data_In_ch1[2] => ch_sync_buffer_data_Out_ch1.DATAB
ch_sync_buffer_data_In_ch1[2] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:1:shift_reg.D[2]
ch_sync_buffer_data_In_ch1[2] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:1:Out_Mux.Data_In[0][2]
ch_sync_buffer_data_In_ch1[3] => Equal4.IN28
ch_sync_buffer_data_In_ch1[3] => ch_sync_buffer_data_Out_ch1.DATAB
ch_sync_buffer_data_In_ch1[3] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:1:shift_reg.D[3]
ch_sync_buffer_data_In_ch1[3] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:1:Out_Mux.Data_In[0][3]
ch_sync_buffer_data_In_ch1[4] => Equal4.IN27
ch_sync_buffer_data_In_ch1[4] => ch_sync_buffer_data_Out_ch1.DATAB
ch_sync_buffer_data_In_ch1[4] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:1:shift_reg.D[4]
ch_sync_buffer_data_In_ch1[4] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:1:Out_Mux.Data_In[0][4]
ch_sync_buffer_data_In_ch1[5] => Equal4.IN26
ch_sync_buffer_data_In_ch1[5] => ch_sync_buffer_data_Out_ch1.DATAB
ch_sync_buffer_data_In_ch1[5] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:1:shift_reg.D[5]
ch_sync_buffer_data_In_ch1[5] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:1:Out_Mux.Data_In[0][5]
ch_sync_buffer_data_In_ch1[6] => Equal4.IN25
ch_sync_buffer_data_In_ch1[6] => ch_sync_buffer_data_Out_ch1.DATAB
ch_sync_buffer_data_In_ch1[6] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:1:shift_reg.D[6]
ch_sync_buffer_data_In_ch1[6] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:1:Out_Mux.Data_In[0][6]
ch_sync_buffer_data_In_ch1[7] => Equal4.IN24
ch_sync_buffer_data_In_ch1[7] => ch_sync_buffer_data_Out_ch1.DATAB
ch_sync_buffer_data_In_ch1[7] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:1:shift_reg.D[7]
ch_sync_buffer_data_In_ch1[7] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:1:Out_Mux.Data_In[0][7]
ch_sync_buffer_data_In_ch1[8] => Equal4.IN23
ch_sync_buffer_data_In_ch1[8] => ch_sync_buffer_data_Out_ch1.DATAB
ch_sync_buffer_data_In_ch1[8] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:1:shift_reg.D[8]
ch_sync_buffer_data_In_ch1[8] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:1:Out_Mux.Data_In[0][8]
ch_sync_buffer_data_In_ch1[9] => Equal4.IN22
ch_sync_buffer_data_In_ch1[9] => ch_sync_buffer_data_Out_ch1.DATAB
ch_sync_buffer_data_In_ch1[9] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:1:shift_reg.D[9]
ch_sync_buffer_data_In_ch1[9] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:1:Out_Mux.Data_In[0][9]
ch_sync_buffer_data_In_ch1[10] => Equal4.IN21
ch_sync_buffer_data_In_ch1[10] => ch_sync_buffer_data_Out_ch1.DATAB
ch_sync_buffer_data_In_ch1[10] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:1:shift_reg.D[10]
ch_sync_buffer_data_In_ch1[10] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:1:Out_Mux.Data_In[0][10]
ch_sync_buffer_data_In_ch1[11] => Equal4.IN20
ch_sync_buffer_data_In_ch1[11] => ch_sync_buffer_data_Out_ch1.DATAB
ch_sync_buffer_data_In_ch1[11] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:1:shift_reg.D[11]
ch_sync_buffer_data_In_ch1[11] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:1:Out_Mux.Data_In[0][11]
ch_sync_buffer_data_In_ch1[12] => Equal4.IN19
ch_sync_buffer_data_In_ch1[12] => ch_sync_buffer_data_Out_ch1.DATAB
ch_sync_buffer_data_In_ch1[12] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:1:shift_reg.D[12]
ch_sync_buffer_data_In_ch1[12] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:1:Out_Mux.Data_In[0][12]
ch_sync_buffer_data_In_ch1[13] => Equal4.IN18
ch_sync_buffer_data_In_ch1[13] => ch_sync_buffer_data_Out_ch1.DATAB
ch_sync_buffer_data_In_ch1[13] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:1:shift_reg.D[13]
ch_sync_buffer_data_In_ch1[13] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:1:Out_Mux.Data_In[0][13]
ch_sync_buffer_data_In_ch1[14] => Equal4.IN17
ch_sync_buffer_data_In_ch1[14] => ch_sync_buffer_data_Out_ch1.DATAB
ch_sync_buffer_data_In_ch1[14] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:1:shift_reg.D[14]
ch_sync_buffer_data_In_ch1[14] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:1:Out_Mux.Data_In[0][14]
ch_sync_buffer_data_In_ch1[15] => Equal4.IN16
ch_sync_buffer_data_In_ch1[15] => ch_sync_buffer_data_Out_ch1.DATAB
ch_sync_buffer_data_In_ch1[15] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:1:shift_reg.D[15]
ch_sync_buffer_data_In_ch1[15] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:1:Out_Mux.Data_In[0][15]
ch_sync_buffer_data_Out_ch0[0] <= ch_sync_buffer_data_Out_ch0.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch0[1] <= ch_sync_buffer_data_Out_ch0.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch0[2] <= ch_sync_buffer_data_Out_ch0.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch0[3] <= ch_sync_buffer_data_Out_ch0.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch0[4] <= ch_sync_buffer_data_Out_ch0.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch0[5] <= ch_sync_buffer_data_Out_ch0.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch0[6] <= ch_sync_buffer_data_Out_ch0.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch0[7] <= ch_sync_buffer_data_Out_ch0.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch0[8] <= ch_sync_buffer_data_Out_ch0.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch0[9] <= ch_sync_buffer_data_Out_ch0.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch0[10] <= ch_sync_buffer_data_Out_ch0.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch0[11] <= ch_sync_buffer_data_Out_ch0.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch0[12] <= ch_sync_buffer_data_Out_ch0.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch0[13] <= ch_sync_buffer_data_Out_ch0.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch0[14] <= ch_sync_buffer_data_Out_ch0.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch0[15] <= ch_sync_buffer_data_Out_ch0.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch1[0] <= ch_sync_buffer_data_Out_ch1.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch1[1] <= ch_sync_buffer_data_Out_ch1.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch1[2] <= ch_sync_buffer_data_Out_ch1.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch1[3] <= ch_sync_buffer_data_Out_ch1.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch1[4] <= ch_sync_buffer_data_Out_ch1.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch1[5] <= ch_sync_buffer_data_Out_ch1.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch1[6] <= ch_sync_buffer_data_Out_ch1.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch1[7] <= ch_sync_buffer_data_Out_ch1.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch1[8] <= ch_sync_buffer_data_Out_ch1.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch1[9] <= ch_sync_buffer_data_Out_ch1.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch1[10] <= ch_sync_buffer_data_Out_ch1.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch1[11] <= ch_sync_buffer_data_Out_ch1.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch1[12] <= ch_sync_buffer_data_Out_ch1.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch1[13] <= ch_sync_buffer_data_Out_ch1.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch1[14] <= ch_sync_buffer_data_Out_ch1.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch1[15] <= ch_sync_buffer_data_Out_ch1.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_sync_done <= ch_sync_buffer_sync_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_overflow <= ch_sync_buffer_overflow~reg0.DB_MAX_OUTPUT_PORT_TYPE
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => sync_process.IN0
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch0.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch0.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch0.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch0.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch0.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch0.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch0.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch0.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch0.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch0.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch0.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch0.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch0.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch0.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch0.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch0.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch1.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch1.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch1.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch1.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch1.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch1.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch1.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch1.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch1.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch1.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch1.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch1.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch1.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch1.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch1.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch1.OUTPUTSELECT
CLK => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:0:shift_reg.Clk
CLK => ch_sync_buffer_overflow~reg0.CLK
CLK => ch_sync_buffer_sync_done~reg0.CLK
CLK => ch_sync_buffer_overflow_r.CLK
CLK => ch_sync_buffer_sync_done_r.CLK
CLK => out_mux_sel_ch[0][0].CLK
CLK => out_mux_sel_ch[0][1].CLK
CLK => out_mux_sel_ch[0][2].CLK
CLK => out_mux_sel_ch[0][3].CLK
CLK => out_mux_sel_ch[1][0].CLK
CLK => out_mux_sel_ch[1][1].CLK
CLK => out_mux_sel_ch[1][2].CLK
CLK => out_mux_sel_ch[1][3].CLK
CLK => sync_status.CLK
CLK => cnt_ch[0][0].CLK
CLK => cnt_ch[0][1].CLK
CLK => cnt_ch[0][2].CLK
CLK => cnt_ch[0][3].CLK
CLK => cnt_ch[1][0].CLK
CLK => cnt_ch[1][1].CLK
CLK => cnt_ch[1][2].CLK
CLK => cnt_ch[1][3].CLK
CLK => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:1:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:1:ch_loop:0:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:1:ch_loop:1:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:2:ch_loop:0:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:2:ch_loop:1:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:3:ch_loop:0:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:3:ch_loop:1:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:4:ch_loop:0:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:4:ch_loop:1:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:5:ch_loop:0:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:5:ch_loop:1:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:6:ch_loop:0:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:6:ch_loop:1:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:7:ch_loop:0:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:7:ch_loop:1:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:8:ch_loop:0:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:8:ch_loop:1:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:9:ch_loop:0:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:9:ch_loop:1:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:10:ch_loop:0:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:10:ch_loop:1:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:11:ch_loop:0:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:11:ch_loop:1:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:12:ch_loop:0:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:12:ch_loop:1:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:13:ch_loop:0:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:13:ch_loop:1:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:14:ch_loop:0:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:14:ch_loop:1:shift_reg.Clk
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => sync_process.IN1


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_01|D_FF_sync_buf:\shift_reg_gen_loop:0:ch_loop:0:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_01|D_FF_sync_buf:\shift_reg_gen_loop:0:ch_loop:1:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_01|D_FF_sync_buf:\shift_reg_gen_loop:1:ch_loop:0:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_01|D_FF_sync_buf:\shift_reg_gen_loop:1:ch_loop:1:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_01|D_FF_sync_buf:\shift_reg_gen_loop:2:ch_loop:0:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_01|D_FF_sync_buf:\shift_reg_gen_loop:2:ch_loop:1:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_01|D_FF_sync_buf:\shift_reg_gen_loop:3:ch_loop:0:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_01|D_FF_sync_buf:\shift_reg_gen_loop:3:ch_loop:1:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_01|D_FF_sync_buf:\shift_reg_gen_loop:4:ch_loop:0:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_01|D_FF_sync_buf:\shift_reg_gen_loop:4:ch_loop:1:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_01|D_FF_sync_buf:\shift_reg_gen_loop:5:ch_loop:0:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_01|D_FF_sync_buf:\shift_reg_gen_loop:5:ch_loop:1:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_01|D_FF_sync_buf:\shift_reg_gen_loop:6:ch_loop:0:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_01|D_FF_sync_buf:\shift_reg_gen_loop:6:ch_loop:1:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_01|D_FF_sync_buf:\shift_reg_gen_loop:7:ch_loop:0:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_01|D_FF_sync_buf:\shift_reg_gen_loop:7:ch_loop:1:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_01|D_FF_sync_buf:\shift_reg_gen_loop:8:ch_loop:0:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_01|D_FF_sync_buf:\shift_reg_gen_loop:8:ch_loop:1:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_01|D_FF_sync_buf:\shift_reg_gen_loop:9:ch_loop:0:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_01|D_FF_sync_buf:\shift_reg_gen_loop:9:ch_loop:1:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_01|D_FF_sync_buf:\shift_reg_gen_loop:10:ch_loop:0:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_01|D_FF_sync_buf:\shift_reg_gen_loop:10:ch_loop:1:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_01|D_FF_sync_buf:\shift_reg_gen_loop:11:ch_loop:0:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_01|D_FF_sync_buf:\shift_reg_gen_loop:11:ch_loop:1:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_01|D_FF_sync_buf:\shift_reg_gen_loop:12:ch_loop:0:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_01|D_FF_sync_buf:\shift_reg_gen_loop:12:ch_loop:1:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_01|D_FF_sync_buf:\shift_reg_gen_loop:13:ch_loop:0:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_01|D_FF_sync_buf:\shift_reg_gen_loop:13:ch_loop:1:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_01|D_FF_sync_buf:\shift_reg_gen_loop:14:ch_loop:0:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_01|D_FF_sync_buf:\shift_reg_gen_loop:14:ch_loop:1:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_01|ch_sync_buf_out_mux:\Out_mux_ch_gen_loop:0:Out_Mux
Data_Out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => Mux0.IN3
sel[0] => Mux1.IN3
sel[0] => Mux2.IN3
sel[0] => Mux3.IN3
sel[0] => Mux4.IN3
sel[0] => Mux5.IN3
sel[0] => Mux6.IN3
sel[0] => Mux7.IN3
sel[0] => Mux8.IN3
sel[0] => Mux9.IN3
sel[0] => Mux10.IN3
sel[0] => Mux11.IN3
sel[0] => Mux12.IN3
sel[0] => Mux13.IN3
sel[0] => Mux14.IN3
sel[0] => Mux15.IN3
sel[1] => Mux0.IN2
sel[1] => Mux1.IN2
sel[1] => Mux2.IN2
sel[1] => Mux3.IN2
sel[1] => Mux4.IN2
sel[1] => Mux5.IN2
sel[1] => Mux6.IN2
sel[1] => Mux7.IN2
sel[1] => Mux8.IN2
sel[1] => Mux9.IN2
sel[1] => Mux10.IN2
sel[1] => Mux11.IN2
sel[1] => Mux12.IN2
sel[1] => Mux13.IN2
sel[1] => Mux14.IN2
sel[1] => Mux15.IN2
sel[2] => Mux0.IN1
sel[2] => Mux1.IN1
sel[2] => Mux2.IN1
sel[2] => Mux3.IN1
sel[2] => Mux4.IN1
sel[2] => Mux5.IN1
sel[2] => Mux6.IN1
sel[2] => Mux7.IN1
sel[2] => Mux8.IN1
sel[2] => Mux9.IN1
sel[2] => Mux10.IN1
sel[2] => Mux11.IN1
sel[2] => Mux12.IN1
sel[2] => Mux13.IN1
sel[2] => Mux14.IN1
sel[2] => Mux15.IN1
sel[3] => Mux0.IN0
sel[3] => Mux1.IN0
sel[3] => Mux2.IN0
sel[3] => Mux3.IN0
sel[3] => Mux4.IN0
sel[3] => Mux5.IN0
sel[3] => Mux6.IN0
sel[3] => Mux7.IN0
sel[3] => Mux8.IN0
sel[3] => Mux9.IN0
sel[3] => Mux10.IN0
sel[3] => Mux11.IN0
sel[3] => Mux12.IN0
sel[3] => Mux13.IN0
sel[3] => Mux14.IN0
sel[3] => Mux15.IN0
Data_In[0][0] => Mux15.IN19
Data_In[0][1] => Mux14.IN19
Data_In[0][2] => Mux13.IN19
Data_In[0][3] => Mux12.IN19
Data_In[0][4] => Mux11.IN19
Data_In[0][5] => Mux10.IN19
Data_In[0][6] => Mux9.IN19
Data_In[0][7] => Mux8.IN19
Data_In[0][8] => Mux7.IN19
Data_In[0][9] => Mux6.IN19
Data_In[0][10] => Mux5.IN19
Data_In[0][11] => Mux4.IN19
Data_In[0][12] => Mux3.IN19
Data_In[0][13] => Mux2.IN19
Data_In[0][14] => Mux1.IN19
Data_In[0][15] => Mux0.IN19
Data_In[1][0] => Mux15.IN18
Data_In[1][1] => Mux14.IN18
Data_In[1][2] => Mux13.IN18
Data_In[1][3] => Mux12.IN18
Data_In[1][4] => Mux11.IN18
Data_In[1][5] => Mux10.IN18
Data_In[1][6] => Mux9.IN18
Data_In[1][7] => Mux8.IN18
Data_In[1][8] => Mux7.IN18
Data_In[1][9] => Mux6.IN18
Data_In[1][10] => Mux5.IN18
Data_In[1][11] => Mux4.IN18
Data_In[1][12] => Mux3.IN18
Data_In[1][13] => Mux2.IN18
Data_In[1][14] => Mux1.IN18
Data_In[1][15] => Mux0.IN18
Data_In[2][0] => Mux15.IN17
Data_In[2][1] => Mux14.IN17
Data_In[2][2] => Mux13.IN17
Data_In[2][3] => Mux12.IN17
Data_In[2][4] => Mux11.IN17
Data_In[2][5] => Mux10.IN17
Data_In[2][6] => Mux9.IN17
Data_In[2][7] => Mux8.IN17
Data_In[2][8] => Mux7.IN17
Data_In[2][9] => Mux6.IN17
Data_In[2][10] => Mux5.IN17
Data_In[2][11] => Mux4.IN17
Data_In[2][12] => Mux3.IN17
Data_In[2][13] => Mux2.IN17
Data_In[2][14] => Mux1.IN17
Data_In[2][15] => Mux0.IN17
Data_In[3][0] => Mux15.IN16
Data_In[3][1] => Mux14.IN16
Data_In[3][2] => Mux13.IN16
Data_In[3][3] => Mux12.IN16
Data_In[3][4] => Mux11.IN16
Data_In[3][5] => Mux10.IN16
Data_In[3][6] => Mux9.IN16
Data_In[3][7] => Mux8.IN16
Data_In[3][8] => Mux7.IN16
Data_In[3][9] => Mux6.IN16
Data_In[3][10] => Mux5.IN16
Data_In[3][11] => Mux4.IN16
Data_In[3][12] => Mux3.IN16
Data_In[3][13] => Mux2.IN16
Data_In[3][14] => Mux1.IN16
Data_In[3][15] => Mux0.IN16
Data_In[4][0] => Mux15.IN15
Data_In[4][1] => Mux14.IN15
Data_In[4][2] => Mux13.IN15
Data_In[4][3] => Mux12.IN15
Data_In[4][4] => Mux11.IN15
Data_In[4][5] => Mux10.IN15
Data_In[4][6] => Mux9.IN15
Data_In[4][7] => Mux8.IN15
Data_In[4][8] => Mux7.IN15
Data_In[4][9] => Mux6.IN15
Data_In[4][10] => Mux5.IN15
Data_In[4][11] => Mux4.IN15
Data_In[4][12] => Mux3.IN15
Data_In[4][13] => Mux2.IN15
Data_In[4][14] => Mux1.IN15
Data_In[4][15] => Mux0.IN15
Data_In[5][0] => Mux15.IN14
Data_In[5][1] => Mux14.IN14
Data_In[5][2] => Mux13.IN14
Data_In[5][3] => Mux12.IN14
Data_In[5][4] => Mux11.IN14
Data_In[5][5] => Mux10.IN14
Data_In[5][6] => Mux9.IN14
Data_In[5][7] => Mux8.IN14
Data_In[5][8] => Mux7.IN14
Data_In[5][9] => Mux6.IN14
Data_In[5][10] => Mux5.IN14
Data_In[5][11] => Mux4.IN14
Data_In[5][12] => Mux3.IN14
Data_In[5][13] => Mux2.IN14
Data_In[5][14] => Mux1.IN14
Data_In[5][15] => Mux0.IN14
Data_In[6][0] => Mux15.IN13
Data_In[6][1] => Mux14.IN13
Data_In[6][2] => Mux13.IN13
Data_In[6][3] => Mux12.IN13
Data_In[6][4] => Mux11.IN13
Data_In[6][5] => Mux10.IN13
Data_In[6][6] => Mux9.IN13
Data_In[6][7] => Mux8.IN13
Data_In[6][8] => Mux7.IN13
Data_In[6][9] => Mux6.IN13
Data_In[6][10] => Mux5.IN13
Data_In[6][11] => Mux4.IN13
Data_In[6][12] => Mux3.IN13
Data_In[6][13] => Mux2.IN13
Data_In[6][14] => Mux1.IN13
Data_In[6][15] => Mux0.IN13
Data_In[7][0] => Mux15.IN12
Data_In[7][1] => Mux14.IN12
Data_In[7][2] => Mux13.IN12
Data_In[7][3] => Mux12.IN12
Data_In[7][4] => Mux11.IN12
Data_In[7][5] => Mux10.IN12
Data_In[7][6] => Mux9.IN12
Data_In[7][7] => Mux8.IN12
Data_In[7][8] => Mux7.IN12
Data_In[7][9] => Mux6.IN12
Data_In[7][10] => Mux5.IN12
Data_In[7][11] => Mux4.IN12
Data_In[7][12] => Mux3.IN12
Data_In[7][13] => Mux2.IN12
Data_In[7][14] => Mux1.IN12
Data_In[7][15] => Mux0.IN12
Data_In[8][0] => Mux15.IN11
Data_In[8][1] => Mux14.IN11
Data_In[8][2] => Mux13.IN11
Data_In[8][3] => Mux12.IN11
Data_In[8][4] => Mux11.IN11
Data_In[8][5] => Mux10.IN11
Data_In[8][6] => Mux9.IN11
Data_In[8][7] => Mux8.IN11
Data_In[8][8] => Mux7.IN11
Data_In[8][9] => Mux6.IN11
Data_In[8][10] => Mux5.IN11
Data_In[8][11] => Mux4.IN11
Data_In[8][12] => Mux3.IN11
Data_In[8][13] => Mux2.IN11
Data_In[8][14] => Mux1.IN11
Data_In[8][15] => Mux0.IN11
Data_In[9][0] => Mux15.IN10
Data_In[9][1] => Mux14.IN10
Data_In[9][2] => Mux13.IN10
Data_In[9][3] => Mux12.IN10
Data_In[9][4] => Mux11.IN10
Data_In[9][5] => Mux10.IN10
Data_In[9][6] => Mux9.IN10
Data_In[9][7] => Mux8.IN10
Data_In[9][8] => Mux7.IN10
Data_In[9][9] => Mux6.IN10
Data_In[9][10] => Mux5.IN10
Data_In[9][11] => Mux4.IN10
Data_In[9][12] => Mux3.IN10
Data_In[9][13] => Mux2.IN10
Data_In[9][14] => Mux1.IN10
Data_In[9][15] => Mux0.IN10
Data_In[10][0] => Mux15.IN9
Data_In[10][1] => Mux14.IN9
Data_In[10][2] => Mux13.IN9
Data_In[10][3] => Mux12.IN9
Data_In[10][4] => Mux11.IN9
Data_In[10][5] => Mux10.IN9
Data_In[10][6] => Mux9.IN9
Data_In[10][7] => Mux8.IN9
Data_In[10][8] => Mux7.IN9
Data_In[10][9] => Mux6.IN9
Data_In[10][10] => Mux5.IN9
Data_In[10][11] => Mux4.IN9
Data_In[10][12] => Mux3.IN9
Data_In[10][13] => Mux2.IN9
Data_In[10][14] => Mux1.IN9
Data_In[10][15] => Mux0.IN9
Data_In[11][0] => Mux15.IN8
Data_In[11][1] => Mux14.IN8
Data_In[11][2] => Mux13.IN8
Data_In[11][3] => Mux12.IN8
Data_In[11][4] => Mux11.IN8
Data_In[11][5] => Mux10.IN8
Data_In[11][6] => Mux9.IN8
Data_In[11][7] => Mux8.IN8
Data_In[11][8] => Mux7.IN8
Data_In[11][9] => Mux6.IN8
Data_In[11][10] => Mux5.IN8
Data_In[11][11] => Mux4.IN8
Data_In[11][12] => Mux3.IN8
Data_In[11][13] => Mux2.IN8
Data_In[11][14] => Mux1.IN8
Data_In[11][15] => Mux0.IN8
Data_In[12][0] => Mux15.IN7
Data_In[12][1] => Mux14.IN7
Data_In[12][2] => Mux13.IN7
Data_In[12][3] => Mux12.IN7
Data_In[12][4] => Mux11.IN7
Data_In[12][5] => Mux10.IN7
Data_In[12][6] => Mux9.IN7
Data_In[12][7] => Mux8.IN7
Data_In[12][8] => Mux7.IN7
Data_In[12][9] => Mux6.IN7
Data_In[12][10] => Mux5.IN7
Data_In[12][11] => Mux4.IN7
Data_In[12][12] => Mux3.IN7
Data_In[12][13] => Mux2.IN7
Data_In[12][14] => Mux1.IN7
Data_In[12][15] => Mux0.IN7
Data_In[13][0] => Mux15.IN6
Data_In[13][1] => Mux14.IN6
Data_In[13][2] => Mux13.IN6
Data_In[13][3] => Mux12.IN6
Data_In[13][4] => Mux11.IN6
Data_In[13][5] => Mux10.IN6
Data_In[13][6] => Mux9.IN6
Data_In[13][7] => Mux8.IN6
Data_In[13][8] => Mux7.IN6
Data_In[13][9] => Mux6.IN6
Data_In[13][10] => Mux5.IN6
Data_In[13][11] => Mux4.IN6
Data_In[13][12] => Mux3.IN6
Data_In[13][13] => Mux2.IN6
Data_In[13][14] => Mux1.IN6
Data_In[13][15] => Mux0.IN6
Data_In[14][0] => Mux15.IN5
Data_In[14][1] => Mux14.IN5
Data_In[14][2] => Mux13.IN5
Data_In[14][3] => Mux12.IN5
Data_In[14][4] => Mux11.IN5
Data_In[14][5] => Mux10.IN5
Data_In[14][6] => Mux9.IN5
Data_In[14][7] => Mux8.IN5
Data_In[14][8] => Mux7.IN5
Data_In[14][9] => Mux6.IN5
Data_In[14][10] => Mux5.IN5
Data_In[14][11] => Mux4.IN5
Data_In[14][12] => Mux3.IN5
Data_In[14][13] => Mux2.IN5
Data_In[14][14] => Mux1.IN5
Data_In[14][15] => Mux0.IN5
Data_In[15][0] => Mux15.IN4
Data_In[15][1] => Mux14.IN4
Data_In[15][2] => Mux13.IN4
Data_In[15][3] => Mux12.IN4
Data_In[15][4] => Mux11.IN4
Data_In[15][5] => Mux10.IN4
Data_In[15][6] => Mux9.IN4
Data_In[15][7] => Mux8.IN4
Data_In[15][8] => Mux7.IN4
Data_In[15][9] => Mux6.IN4
Data_In[15][10] => Mux5.IN4
Data_In[15][11] => Mux4.IN4
Data_In[15][12] => Mux3.IN4
Data_In[15][13] => Mux2.IN4
Data_In[15][14] => Mux1.IN4
Data_In[15][15] => Mux0.IN4


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_01|ch_sync_buf_out_mux:\Out_mux_ch_gen_loop:1:Out_Mux
Data_Out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => Mux0.IN3
sel[0] => Mux1.IN3
sel[0] => Mux2.IN3
sel[0] => Mux3.IN3
sel[0] => Mux4.IN3
sel[0] => Mux5.IN3
sel[0] => Mux6.IN3
sel[0] => Mux7.IN3
sel[0] => Mux8.IN3
sel[0] => Mux9.IN3
sel[0] => Mux10.IN3
sel[0] => Mux11.IN3
sel[0] => Mux12.IN3
sel[0] => Mux13.IN3
sel[0] => Mux14.IN3
sel[0] => Mux15.IN3
sel[1] => Mux0.IN2
sel[1] => Mux1.IN2
sel[1] => Mux2.IN2
sel[1] => Mux3.IN2
sel[1] => Mux4.IN2
sel[1] => Mux5.IN2
sel[1] => Mux6.IN2
sel[1] => Mux7.IN2
sel[1] => Mux8.IN2
sel[1] => Mux9.IN2
sel[1] => Mux10.IN2
sel[1] => Mux11.IN2
sel[1] => Mux12.IN2
sel[1] => Mux13.IN2
sel[1] => Mux14.IN2
sel[1] => Mux15.IN2
sel[2] => Mux0.IN1
sel[2] => Mux1.IN1
sel[2] => Mux2.IN1
sel[2] => Mux3.IN1
sel[2] => Mux4.IN1
sel[2] => Mux5.IN1
sel[2] => Mux6.IN1
sel[2] => Mux7.IN1
sel[2] => Mux8.IN1
sel[2] => Mux9.IN1
sel[2] => Mux10.IN1
sel[2] => Mux11.IN1
sel[2] => Mux12.IN1
sel[2] => Mux13.IN1
sel[2] => Mux14.IN1
sel[2] => Mux15.IN1
sel[3] => Mux0.IN0
sel[3] => Mux1.IN0
sel[3] => Mux2.IN0
sel[3] => Mux3.IN0
sel[3] => Mux4.IN0
sel[3] => Mux5.IN0
sel[3] => Mux6.IN0
sel[3] => Mux7.IN0
sel[3] => Mux8.IN0
sel[3] => Mux9.IN0
sel[3] => Mux10.IN0
sel[3] => Mux11.IN0
sel[3] => Mux12.IN0
sel[3] => Mux13.IN0
sel[3] => Mux14.IN0
sel[3] => Mux15.IN0
Data_In[0][0] => Mux15.IN19
Data_In[0][1] => Mux14.IN19
Data_In[0][2] => Mux13.IN19
Data_In[0][3] => Mux12.IN19
Data_In[0][4] => Mux11.IN19
Data_In[0][5] => Mux10.IN19
Data_In[0][6] => Mux9.IN19
Data_In[0][7] => Mux8.IN19
Data_In[0][8] => Mux7.IN19
Data_In[0][9] => Mux6.IN19
Data_In[0][10] => Mux5.IN19
Data_In[0][11] => Mux4.IN19
Data_In[0][12] => Mux3.IN19
Data_In[0][13] => Mux2.IN19
Data_In[0][14] => Mux1.IN19
Data_In[0][15] => Mux0.IN19
Data_In[1][0] => Mux15.IN18
Data_In[1][1] => Mux14.IN18
Data_In[1][2] => Mux13.IN18
Data_In[1][3] => Mux12.IN18
Data_In[1][4] => Mux11.IN18
Data_In[1][5] => Mux10.IN18
Data_In[1][6] => Mux9.IN18
Data_In[1][7] => Mux8.IN18
Data_In[1][8] => Mux7.IN18
Data_In[1][9] => Mux6.IN18
Data_In[1][10] => Mux5.IN18
Data_In[1][11] => Mux4.IN18
Data_In[1][12] => Mux3.IN18
Data_In[1][13] => Mux2.IN18
Data_In[1][14] => Mux1.IN18
Data_In[1][15] => Mux0.IN18
Data_In[2][0] => Mux15.IN17
Data_In[2][1] => Mux14.IN17
Data_In[2][2] => Mux13.IN17
Data_In[2][3] => Mux12.IN17
Data_In[2][4] => Mux11.IN17
Data_In[2][5] => Mux10.IN17
Data_In[2][6] => Mux9.IN17
Data_In[2][7] => Mux8.IN17
Data_In[2][8] => Mux7.IN17
Data_In[2][9] => Mux6.IN17
Data_In[2][10] => Mux5.IN17
Data_In[2][11] => Mux4.IN17
Data_In[2][12] => Mux3.IN17
Data_In[2][13] => Mux2.IN17
Data_In[2][14] => Mux1.IN17
Data_In[2][15] => Mux0.IN17
Data_In[3][0] => Mux15.IN16
Data_In[3][1] => Mux14.IN16
Data_In[3][2] => Mux13.IN16
Data_In[3][3] => Mux12.IN16
Data_In[3][4] => Mux11.IN16
Data_In[3][5] => Mux10.IN16
Data_In[3][6] => Mux9.IN16
Data_In[3][7] => Mux8.IN16
Data_In[3][8] => Mux7.IN16
Data_In[3][9] => Mux6.IN16
Data_In[3][10] => Mux5.IN16
Data_In[3][11] => Mux4.IN16
Data_In[3][12] => Mux3.IN16
Data_In[3][13] => Mux2.IN16
Data_In[3][14] => Mux1.IN16
Data_In[3][15] => Mux0.IN16
Data_In[4][0] => Mux15.IN15
Data_In[4][1] => Mux14.IN15
Data_In[4][2] => Mux13.IN15
Data_In[4][3] => Mux12.IN15
Data_In[4][4] => Mux11.IN15
Data_In[4][5] => Mux10.IN15
Data_In[4][6] => Mux9.IN15
Data_In[4][7] => Mux8.IN15
Data_In[4][8] => Mux7.IN15
Data_In[4][9] => Mux6.IN15
Data_In[4][10] => Mux5.IN15
Data_In[4][11] => Mux4.IN15
Data_In[4][12] => Mux3.IN15
Data_In[4][13] => Mux2.IN15
Data_In[4][14] => Mux1.IN15
Data_In[4][15] => Mux0.IN15
Data_In[5][0] => Mux15.IN14
Data_In[5][1] => Mux14.IN14
Data_In[5][2] => Mux13.IN14
Data_In[5][3] => Mux12.IN14
Data_In[5][4] => Mux11.IN14
Data_In[5][5] => Mux10.IN14
Data_In[5][6] => Mux9.IN14
Data_In[5][7] => Mux8.IN14
Data_In[5][8] => Mux7.IN14
Data_In[5][9] => Mux6.IN14
Data_In[5][10] => Mux5.IN14
Data_In[5][11] => Mux4.IN14
Data_In[5][12] => Mux3.IN14
Data_In[5][13] => Mux2.IN14
Data_In[5][14] => Mux1.IN14
Data_In[5][15] => Mux0.IN14
Data_In[6][0] => Mux15.IN13
Data_In[6][1] => Mux14.IN13
Data_In[6][2] => Mux13.IN13
Data_In[6][3] => Mux12.IN13
Data_In[6][4] => Mux11.IN13
Data_In[6][5] => Mux10.IN13
Data_In[6][6] => Mux9.IN13
Data_In[6][7] => Mux8.IN13
Data_In[6][8] => Mux7.IN13
Data_In[6][9] => Mux6.IN13
Data_In[6][10] => Mux5.IN13
Data_In[6][11] => Mux4.IN13
Data_In[6][12] => Mux3.IN13
Data_In[6][13] => Mux2.IN13
Data_In[6][14] => Mux1.IN13
Data_In[6][15] => Mux0.IN13
Data_In[7][0] => Mux15.IN12
Data_In[7][1] => Mux14.IN12
Data_In[7][2] => Mux13.IN12
Data_In[7][3] => Mux12.IN12
Data_In[7][4] => Mux11.IN12
Data_In[7][5] => Mux10.IN12
Data_In[7][6] => Mux9.IN12
Data_In[7][7] => Mux8.IN12
Data_In[7][8] => Mux7.IN12
Data_In[7][9] => Mux6.IN12
Data_In[7][10] => Mux5.IN12
Data_In[7][11] => Mux4.IN12
Data_In[7][12] => Mux3.IN12
Data_In[7][13] => Mux2.IN12
Data_In[7][14] => Mux1.IN12
Data_In[7][15] => Mux0.IN12
Data_In[8][0] => Mux15.IN11
Data_In[8][1] => Mux14.IN11
Data_In[8][2] => Mux13.IN11
Data_In[8][3] => Mux12.IN11
Data_In[8][4] => Mux11.IN11
Data_In[8][5] => Mux10.IN11
Data_In[8][6] => Mux9.IN11
Data_In[8][7] => Mux8.IN11
Data_In[8][8] => Mux7.IN11
Data_In[8][9] => Mux6.IN11
Data_In[8][10] => Mux5.IN11
Data_In[8][11] => Mux4.IN11
Data_In[8][12] => Mux3.IN11
Data_In[8][13] => Mux2.IN11
Data_In[8][14] => Mux1.IN11
Data_In[8][15] => Mux0.IN11
Data_In[9][0] => Mux15.IN10
Data_In[9][1] => Mux14.IN10
Data_In[9][2] => Mux13.IN10
Data_In[9][3] => Mux12.IN10
Data_In[9][4] => Mux11.IN10
Data_In[9][5] => Mux10.IN10
Data_In[9][6] => Mux9.IN10
Data_In[9][7] => Mux8.IN10
Data_In[9][8] => Mux7.IN10
Data_In[9][9] => Mux6.IN10
Data_In[9][10] => Mux5.IN10
Data_In[9][11] => Mux4.IN10
Data_In[9][12] => Mux3.IN10
Data_In[9][13] => Mux2.IN10
Data_In[9][14] => Mux1.IN10
Data_In[9][15] => Mux0.IN10
Data_In[10][0] => Mux15.IN9
Data_In[10][1] => Mux14.IN9
Data_In[10][2] => Mux13.IN9
Data_In[10][3] => Mux12.IN9
Data_In[10][4] => Mux11.IN9
Data_In[10][5] => Mux10.IN9
Data_In[10][6] => Mux9.IN9
Data_In[10][7] => Mux8.IN9
Data_In[10][8] => Mux7.IN9
Data_In[10][9] => Mux6.IN9
Data_In[10][10] => Mux5.IN9
Data_In[10][11] => Mux4.IN9
Data_In[10][12] => Mux3.IN9
Data_In[10][13] => Mux2.IN9
Data_In[10][14] => Mux1.IN9
Data_In[10][15] => Mux0.IN9
Data_In[11][0] => Mux15.IN8
Data_In[11][1] => Mux14.IN8
Data_In[11][2] => Mux13.IN8
Data_In[11][3] => Mux12.IN8
Data_In[11][4] => Mux11.IN8
Data_In[11][5] => Mux10.IN8
Data_In[11][6] => Mux9.IN8
Data_In[11][7] => Mux8.IN8
Data_In[11][8] => Mux7.IN8
Data_In[11][9] => Mux6.IN8
Data_In[11][10] => Mux5.IN8
Data_In[11][11] => Mux4.IN8
Data_In[11][12] => Mux3.IN8
Data_In[11][13] => Mux2.IN8
Data_In[11][14] => Mux1.IN8
Data_In[11][15] => Mux0.IN8
Data_In[12][0] => Mux15.IN7
Data_In[12][1] => Mux14.IN7
Data_In[12][2] => Mux13.IN7
Data_In[12][3] => Mux12.IN7
Data_In[12][4] => Mux11.IN7
Data_In[12][5] => Mux10.IN7
Data_In[12][6] => Mux9.IN7
Data_In[12][7] => Mux8.IN7
Data_In[12][8] => Mux7.IN7
Data_In[12][9] => Mux6.IN7
Data_In[12][10] => Mux5.IN7
Data_In[12][11] => Mux4.IN7
Data_In[12][12] => Mux3.IN7
Data_In[12][13] => Mux2.IN7
Data_In[12][14] => Mux1.IN7
Data_In[12][15] => Mux0.IN7
Data_In[13][0] => Mux15.IN6
Data_In[13][1] => Mux14.IN6
Data_In[13][2] => Mux13.IN6
Data_In[13][3] => Mux12.IN6
Data_In[13][4] => Mux11.IN6
Data_In[13][5] => Mux10.IN6
Data_In[13][6] => Mux9.IN6
Data_In[13][7] => Mux8.IN6
Data_In[13][8] => Mux7.IN6
Data_In[13][9] => Mux6.IN6
Data_In[13][10] => Mux5.IN6
Data_In[13][11] => Mux4.IN6
Data_In[13][12] => Mux3.IN6
Data_In[13][13] => Mux2.IN6
Data_In[13][14] => Mux1.IN6
Data_In[13][15] => Mux0.IN6
Data_In[14][0] => Mux15.IN5
Data_In[14][1] => Mux14.IN5
Data_In[14][2] => Mux13.IN5
Data_In[14][3] => Mux12.IN5
Data_In[14][4] => Mux11.IN5
Data_In[14][5] => Mux10.IN5
Data_In[14][6] => Mux9.IN5
Data_In[14][7] => Mux8.IN5
Data_In[14][8] => Mux7.IN5
Data_In[14][9] => Mux6.IN5
Data_In[14][10] => Mux5.IN5
Data_In[14][11] => Mux4.IN5
Data_In[14][12] => Mux3.IN5
Data_In[14][13] => Mux2.IN5
Data_In[14][14] => Mux1.IN5
Data_In[14][15] => Mux0.IN5
Data_In[15][0] => Mux15.IN4
Data_In[15][1] => Mux14.IN4
Data_In[15][2] => Mux13.IN4
Data_In[15][3] => Mux12.IN4
Data_In[15][4] => Mux11.IN4
Data_In[15][5] => Mux10.IN4
Data_In[15][6] => Mux9.IN4
Data_In[15][7] => Mux8.IN4
Data_In[15][8] => Mux7.IN4
Data_In[15][9] => Mux6.IN4
Data_In[15][10] => Mux5.IN4
Data_In[15][11] => Mux4.IN4
Data_In[15][12] => Mux3.IN4
Data_In[15][13] => Mux2.IN4
Data_In[15][14] => Mux1.IN4
Data_In[15][15] => Mux0.IN4


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_23
ch_sync_buffer_data_In_ch0[0] => Equal1.IN31
ch_sync_buffer_data_In_ch0[0] => ch_sync_buffer_data_Out_ch0.DATAB
ch_sync_buffer_data_In_ch0[0] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:0:shift_reg.D[0]
ch_sync_buffer_data_In_ch0[0] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:0:Out_Mux.Data_In[0][0]
ch_sync_buffer_data_In_ch0[1] => Equal1.IN30
ch_sync_buffer_data_In_ch0[1] => ch_sync_buffer_data_Out_ch0.DATAB
ch_sync_buffer_data_In_ch0[1] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:0:shift_reg.D[1]
ch_sync_buffer_data_In_ch0[1] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:0:Out_Mux.Data_In[0][1]
ch_sync_buffer_data_In_ch0[2] => Equal1.IN29
ch_sync_buffer_data_In_ch0[2] => ch_sync_buffer_data_Out_ch0.DATAB
ch_sync_buffer_data_In_ch0[2] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:0:shift_reg.D[2]
ch_sync_buffer_data_In_ch0[2] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:0:Out_Mux.Data_In[0][2]
ch_sync_buffer_data_In_ch0[3] => Equal1.IN28
ch_sync_buffer_data_In_ch0[3] => ch_sync_buffer_data_Out_ch0.DATAB
ch_sync_buffer_data_In_ch0[3] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:0:shift_reg.D[3]
ch_sync_buffer_data_In_ch0[3] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:0:Out_Mux.Data_In[0][3]
ch_sync_buffer_data_In_ch0[4] => Equal1.IN27
ch_sync_buffer_data_In_ch0[4] => ch_sync_buffer_data_Out_ch0.DATAB
ch_sync_buffer_data_In_ch0[4] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:0:shift_reg.D[4]
ch_sync_buffer_data_In_ch0[4] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:0:Out_Mux.Data_In[0][4]
ch_sync_buffer_data_In_ch0[5] => Equal1.IN26
ch_sync_buffer_data_In_ch0[5] => ch_sync_buffer_data_Out_ch0.DATAB
ch_sync_buffer_data_In_ch0[5] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:0:shift_reg.D[5]
ch_sync_buffer_data_In_ch0[5] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:0:Out_Mux.Data_In[0][5]
ch_sync_buffer_data_In_ch0[6] => Equal1.IN25
ch_sync_buffer_data_In_ch0[6] => ch_sync_buffer_data_Out_ch0.DATAB
ch_sync_buffer_data_In_ch0[6] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:0:shift_reg.D[6]
ch_sync_buffer_data_In_ch0[6] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:0:Out_Mux.Data_In[0][6]
ch_sync_buffer_data_In_ch0[7] => Equal1.IN24
ch_sync_buffer_data_In_ch0[7] => ch_sync_buffer_data_Out_ch0.DATAB
ch_sync_buffer_data_In_ch0[7] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:0:shift_reg.D[7]
ch_sync_buffer_data_In_ch0[7] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:0:Out_Mux.Data_In[0][7]
ch_sync_buffer_data_In_ch0[8] => Equal1.IN23
ch_sync_buffer_data_In_ch0[8] => ch_sync_buffer_data_Out_ch0.DATAB
ch_sync_buffer_data_In_ch0[8] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:0:shift_reg.D[8]
ch_sync_buffer_data_In_ch0[8] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:0:Out_Mux.Data_In[0][8]
ch_sync_buffer_data_In_ch0[9] => Equal1.IN22
ch_sync_buffer_data_In_ch0[9] => ch_sync_buffer_data_Out_ch0.DATAB
ch_sync_buffer_data_In_ch0[9] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:0:shift_reg.D[9]
ch_sync_buffer_data_In_ch0[9] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:0:Out_Mux.Data_In[0][9]
ch_sync_buffer_data_In_ch0[10] => Equal1.IN21
ch_sync_buffer_data_In_ch0[10] => ch_sync_buffer_data_Out_ch0.DATAB
ch_sync_buffer_data_In_ch0[10] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:0:shift_reg.D[10]
ch_sync_buffer_data_In_ch0[10] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:0:Out_Mux.Data_In[0][10]
ch_sync_buffer_data_In_ch0[11] => Equal1.IN20
ch_sync_buffer_data_In_ch0[11] => ch_sync_buffer_data_Out_ch0.DATAB
ch_sync_buffer_data_In_ch0[11] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:0:shift_reg.D[11]
ch_sync_buffer_data_In_ch0[11] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:0:Out_Mux.Data_In[0][11]
ch_sync_buffer_data_In_ch0[12] => Equal1.IN19
ch_sync_buffer_data_In_ch0[12] => ch_sync_buffer_data_Out_ch0.DATAB
ch_sync_buffer_data_In_ch0[12] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:0:shift_reg.D[12]
ch_sync_buffer_data_In_ch0[12] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:0:Out_Mux.Data_In[0][12]
ch_sync_buffer_data_In_ch0[13] => Equal1.IN18
ch_sync_buffer_data_In_ch0[13] => ch_sync_buffer_data_Out_ch0.DATAB
ch_sync_buffer_data_In_ch0[13] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:0:shift_reg.D[13]
ch_sync_buffer_data_In_ch0[13] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:0:Out_Mux.Data_In[0][13]
ch_sync_buffer_data_In_ch0[14] => Equal1.IN17
ch_sync_buffer_data_In_ch0[14] => ch_sync_buffer_data_Out_ch0.DATAB
ch_sync_buffer_data_In_ch0[14] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:0:shift_reg.D[14]
ch_sync_buffer_data_In_ch0[14] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:0:Out_Mux.Data_In[0][14]
ch_sync_buffer_data_In_ch0[15] => Equal1.IN16
ch_sync_buffer_data_In_ch0[15] => ch_sync_buffer_data_Out_ch0.DATAB
ch_sync_buffer_data_In_ch0[15] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:0:shift_reg.D[15]
ch_sync_buffer_data_In_ch0[15] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:0:Out_Mux.Data_In[0][15]
ch_sync_buffer_data_In_ch1[0] => Equal4.IN31
ch_sync_buffer_data_In_ch1[0] => ch_sync_buffer_data_Out_ch1.DATAB
ch_sync_buffer_data_In_ch1[0] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:1:shift_reg.D[0]
ch_sync_buffer_data_In_ch1[0] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:1:Out_Mux.Data_In[0][0]
ch_sync_buffer_data_In_ch1[1] => Equal4.IN30
ch_sync_buffer_data_In_ch1[1] => ch_sync_buffer_data_Out_ch1.DATAB
ch_sync_buffer_data_In_ch1[1] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:1:shift_reg.D[1]
ch_sync_buffer_data_In_ch1[1] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:1:Out_Mux.Data_In[0][1]
ch_sync_buffer_data_In_ch1[2] => Equal4.IN29
ch_sync_buffer_data_In_ch1[2] => ch_sync_buffer_data_Out_ch1.DATAB
ch_sync_buffer_data_In_ch1[2] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:1:shift_reg.D[2]
ch_sync_buffer_data_In_ch1[2] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:1:Out_Mux.Data_In[0][2]
ch_sync_buffer_data_In_ch1[3] => Equal4.IN28
ch_sync_buffer_data_In_ch1[3] => ch_sync_buffer_data_Out_ch1.DATAB
ch_sync_buffer_data_In_ch1[3] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:1:shift_reg.D[3]
ch_sync_buffer_data_In_ch1[3] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:1:Out_Mux.Data_In[0][3]
ch_sync_buffer_data_In_ch1[4] => Equal4.IN27
ch_sync_buffer_data_In_ch1[4] => ch_sync_buffer_data_Out_ch1.DATAB
ch_sync_buffer_data_In_ch1[4] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:1:shift_reg.D[4]
ch_sync_buffer_data_In_ch1[4] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:1:Out_Mux.Data_In[0][4]
ch_sync_buffer_data_In_ch1[5] => Equal4.IN26
ch_sync_buffer_data_In_ch1[5] => ch_sync_buffer_data_Out_ch1.DATAB
ch_sync_buffer_data_In_ch1[5] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:1:shift_reg.D[5]
ch_sync_buffer_data_In_ch1[5] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:1:Out_Mux.Data_In[0][5]
ch_sync_buffer_data_In_ch1[6] => Equal4.IN25
ch_sync_buffer_data_In_ch1[6] => ch_sync_buffer_data_Out_ch1.DATAB
ch_sync_buffer_data_In_ch1[6] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:1:shift_reg.D[6]
ch_sync_buffer_data_In_ch1[6] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:1:Out_Mux.Data_In[0][6]
ch_sync_buffer_data_In_ch1[7] => Equal4.IN24
ch_sync_buffer_data_In_ch1[7] => ch_sync_buffer_data_Out_ch1.DATAB
ch_sync_buffer_data_In_ch1[7] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:1:shift_reg.D[7]
ch_sync_buffer_data_In_ch1[7] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:1:Out_Mux.Data_In[0][7]
ch_sync_buffer_data_In_ch1[8] => Equal4.IN23
ch_sync_buffer_data_In_ch1[8] => ch_sync_buffer_data_Out_ch1.DATAB
ch_sync_buffer_data_In_ch1[8] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:1:shift_reg.D[8]
ch_sync_buffer_data_In_ch1[8] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:1:Out_Mux.Data_In[0][8]
ch_sync_buffer_data_In_ch1[9] => Equal4.IN22
ch_sync_buffer_data_In_ch1[9] => ch_sync_buffer_data_Out_ch1.DATAB
ch_sync_buffer_data_In_ch1[9] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:1:shift_reg.D[9]
ch_sync_buffer_data_In_ch1[9] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:1:Out_Mux.Data_In[0][9]
ch_sync_buffer_data_In_ch1[10] => Equal4.IN21
ch_sync_buffer_data_In_ch1[10] => ch_sync_buffer_data_Out_ch1.DATAB
ch_sync_buffer_data_In_ch1[10] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:1:shift_reg.D[10]
ch_sync_buffer_data_In_ch1[10] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:1:Out_Mux.Data_In[0][10]
ch_sync_buffer_data_In_ch1[11] => Equal4.IN20
ch_sync_buffer_data_In_ch1[11] => ch_sync_buffer_data_Out_ch1.DATAB
ch_sync_buffer_data_In_ch1[11] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:1:shift_reg.D[11]
ch_sync_buffer_data_In_ch1[11] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:1:Out_Mux.Data_In[0][11]
ch_sync_buffer_data_In_ch1[12] => Equal4.IN19
ch_sync_buffer_data_In_ch1[12] => ch_sync_buffer_data_Out_ch1.DATAB
ch_sync_buffer_data_In_ch1[12] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:1:shift_reg.D[12]
ch_sync_buffer_data_In_ch1[12] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:1:Out_Mux.Data_In[0][12]
ch_sync_buffer_data_In_ch1[13] => Equal4.IN18
ch_sync_buffer_data_In_ch1[13] => ch_sync_buffer_data_Out_ch1.DATAB
ch_sync_buffer_data_In_ch1[13] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:1:shift_reg.D[13]
ch_sync_buffer_data_In_ch1[13] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:1:Out_Mux.Data_In[0][13]
ch_sync_buffer_data_In_ch1[14] => Equal4.IN17
ch_sync_buffer_data_In_ch1[14] => ch_sync_buffer_data_Out_ch1.DATAB
ch_sync_buffer_data_In_ch1[14] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:1:shift_reg.D[14]
ch_sync_buffer_data_In_ch1[14] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:1:Out_Mux.Data_In[0][14]
ch_sync_buffer_data_In_ch1[15] => Equal4.IN16
ch_sync_buffer_data_In_ch1[15] => ch_sync_buffer_data_Out_ch1.DATAB
ch_sync_buffer_data_In_ch1[15] => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:1:shift_reg.D[15]
ch_sync_buffer_data_In_ch1[15] => ch_sync_buf_out_mux:Out_mux_ch_gen_loop:1:Out_Mux.Data_In[0][15]
ch_sync_buffer_data_Out_ch0[0] <= ch_sync_buffer_data_Out_ch0.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch0[1] <= ch_sync_buffer_data_Out_ch0.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch0[2] <= ch_sync_buffer_data_Out_ch0.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch0[3] <= ch_sync_buffer_data_Out_ch0.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch0[4] <= ch_sync_buffer_data_Out_ch0.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch0[5] <= ch_sync_buffer_data_Out_ch0.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch0[6] <= ch_sync_buffer_data_Out_ch0.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch0[7] <= ch_sync_buffer_data_Out_ch0.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch0[8] <= ch_sync_buffer_data_Out_ch0.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch0[9] <= ch_sync_buffer_data_Out_ch0.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch0[10] <= ch_sync_buffer_data_Out_ch0.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch0[11] <= ch_sync_buffer_data_Out_ch0.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch0[12] <= ch_sync_buffer_data_Out_ch0.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch0[13] <= ch_sync_buffer_data_Out_ch0.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch0[14] <= ch_sync_buffer_data_Out_ch0.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch0[15] <= ch_sync_buffer_data_Out_ch0.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch1[0] <= ch_sync_buffer_data_Out_ch1.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch1[1] <= ch_sync_buffer_data_Out_ch1.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch1[2] <= ch_sync_buffer_data_Out_ch1.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch1[3] <= ch_sync_buffer_data_Out_ch1.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch1[4] <= ch_sync_buffer_data_Out_ch1.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch1[5] <= ch_sync_buffer_data_Out_ch1.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch1[6] <= ch_sync_buffer_data_Out_ch1.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch1[7] <= ch_sync_buffer_data_Out_ch1.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch1[8] <= ch_sync_buffer_data_Out_ch1.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch1[9] <= ch_sync_buffer_data_Out_ch1.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch1[10] <= ch_sync_buffer_data_Out_ch1.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch1[11] <= ch_sync_buffer_data_Out_ch1.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch1[12] <= ch_sync_buffer_data_Out_ch1.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch1[13] <= ch_sync_buffer_data_Out_ch1.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch1[14] <= ch_sync_buffer_data_Out_ch1.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_data_Out_ch1[15] <= ch_sync_buffer_data_Out_ch1.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_sync_done <= ch_sync_buffer_sync_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch_sync_buffer_overflow <= ch_sync_buffer_overflow~reg0.DB_MAX_OUTPUT_PORT_TYPE
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => ch_loop.IN0
sync_en => sync_process.IN0
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch0.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch0.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch0.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch0.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch0.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch0.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch0.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch0.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch0.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch0.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch0.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch0.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch0.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch0.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch0.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch0.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch1.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch1.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch1.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch1.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch1.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch1.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch1.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch1.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch1.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch1.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch1.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch1.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch1.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch1.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch1.OUTPUTSELECT
ch_sync_buffer_directly_pass => ch_sync_buffer_data_Out_ch1.OUTPUTSELECT
CLK => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:0:shift_reg.Clk
CLK => ch_sync_buffer_overflow~reg0.CLK
CLK => ch_sync_buffer_sync_done~reg0.CLK
CLK => ch_sync_buffer_overflow_r.CLK
CLK => ch_sync_buffer_sync_done_r.CLK
CLK => out_mux_sel_ch[0][0].CLK
CLK => out_mux_sel_ch[0][1].CLK
CLK => out_mux_sel_ch[0][2].CLK
CLK => out_mux_sel_ch[0][3].CLK
CLK => out_mux_sel_ch[1][0].CLK
CLK => out_mux_sel_ch[1][1].CLK
CLK => out_mux_sel_ch[1][2].CLK
CLK => out_mux_sel_ch[1][3].CLK
CLK => sync_status.CLK
CLK => cnt_ch[0][0].CLK
CLK => cnt_ch[0][1].CLK
CLK => cnt_ch[0][2].CLK
CLK => cnt_ch[0][3].CLK
CLK => cnt_ch[1][0].CLK
CLK => cnt_ch[1][1].CLK
CLK => cnt_ch[1][2].CLK
CLK => cnt_ch[1][3].CLK
CLK => d_ff_sync_buf:shift_reg_gen_loop:0:ch_loop:1:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:1:ch_loop:0:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:1:ch_loop:1:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:2:ch_loop:0:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:2:ch_loop:1:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:3:ch_loop:0:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:3:ch_loop:1:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:4:ch_loop:0:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:4:ch_loop:1:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:5:ch_loop:0:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:5:ch_loop:1:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:6:ch_loop:0:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:6:ch_loop:1:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:7:ch_loop:0:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:7:ch_loop:1:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:8:ch_loop:0:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:8:ch_loop:1:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:9:ch_loop:0:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:9:ch_loop:1:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:10:ch_loop:0:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:10:ch_loop:1:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:11:ch_loop:0:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:11:ch_loop:1:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:12:ch_loop:0:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:12:ch_loop:1:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:13:ch_loop:0:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:13:ch_loop:1:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:14:ch_loop:0:shift_reg.Clk
CLK => d_ff_sync_buf:shift_reg_gen_loop:14:ch_loop:1:shift_reg.Clk
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => ch_loop.IN1
Reset_n => sync_process.IN1


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_23|D_FF_sync_buf:\shift_reg_gen_loop:0:ch_loop:0:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_23|D_FF_sync_buf:\shift_reg_gen_loop:0:ch_loop:1:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_23|D_FF_sync_buf:\shift_reg_gen_loop:1:ch_loop:0:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_23|D_FF_sync_buf:\shift_reg_gen_loop:1:ch_loop:1:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_23|D_FF_sync_buf:\shift_reg_gen_loop:2:ch_loop:0:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_23|D_FF_sync_buf:\shift_reg_gen_loop:2:ch_loop:1:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_23|D_FF_sync_buf:\shift_reg_gen_loop:3:ch_loop:0:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_23|D_FF_sync_buf:\shift_reg_gen_loop:3:ch_loop:1:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_23|D_FF_sync_buf:\shift_reg_gen_loop:4:ch_loop:0:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_23|D_FF_sync_buf:\shift_reg_gen_loop:4:ch_loop:1:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_23|D_FF_sync_buf:\shift_reg_gen_loop:5:ch_loop:0:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_23|D_FF_sync_buf:\shift_reg_gen_loop:5:ch_loop:1:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_23|D_FF_sync_buf:\shift_reg_gen_loop:6:ch_loop:0:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_23|D_FF_sync_buf:\shift_reg_gen_loop:6:ch_loop:1:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_23|D_FF_sync_buf:\shift_reg_gen_loop:7:ch_loop:0:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_23|D_FF_sync_buf:\shift_reg_gen_loop:7:ch_loop:1:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_23|D_FF_sync_buf:\shift_reg_gen_loop:8:ch_loop:0:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_23|D_FF_sync_buf:\shift_reg_gen_loop:8:ch_loop:1:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_23|D_FF_sync_buf:\shift_reg_gen_loop:9:ch_loop:0:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_23|D_FF_sync_buf:\shift_reg_gen_loop:9:ch_loop:1:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_23|D_FF_sync_buf:\shift_reg_gen_loop:10:ch_loop:0:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_23|D_FF_sync_buf:\shift_reg_gen_loop:10:ch_loop:1:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_23|D_FF_sync_buf:\shift_reg_gen_loop:11:ch_loop:0:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_23|D_FF_sync_buf:\shift_reg_gen_loop:11:ch_loop:1:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_23|D_FF_sync_buf:\shift_reg_gen_loop:12:ch_loop:0:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_23|D_FF_sync_buf:\shift_reg_gen_loop:12:ch_loop:1:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_23|D_FF_sync_buf:\shift_reg_gen_loop:13:ch_loop:0:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_23|D_FF_sync_buf:\shift_reg_gen_loop:13:ch_loop:1:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_23|D_FF_sync_buf:\shift_reg_gen_loop:14:ch_loop:0:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_23|D_FF_sync_buf:\shift_reg_gen_loop:14:ch_loop:1:shift_reg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Clk => Q[8]~reg0.CLK
Clk => Q[9]~reg0.CLK
Clk => Q[10]~reg0.CLK
Clk => Q[11]~reg0.CLK
Clk => Q[12]~reg0.CLK
Clk => Q[13]~reg0.CLK
Clk => Q[14]~reg0.CLK
Clk => Q[15]~reg0.CLK
RST_N => Q[0]~reg0.ACLR
RST_N => Q[1]~reg0.ACLR
RST_N => Q[2]~reg0.ACLR
RST_N => Q[3]~reg0.ACLR
RST_N => Q[4]~reg0.ACLR
RST_N => Q[5]~reg0.ACLR
RST_N => Q[6]~reg0.ACLR
RST_N => Q[7]~reg0.ACLR
RST_N => Q[8]~reg0.ACLR
RST_N => Q[9]~reg0.ACLR
RST_N => Q[10]~reg0.ACLR
RST_N => Q[11]~reg0.ACLR
RST_N => Q[12]~reg0.ACLR
RST_N => Q[13]~reg0.ACLR
RST_N => Q[14]~reg0.ACLR
RST_N => Q[15]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_23|ch_sync_buf_out_mux:\Out_mux_ch_gen_loop:0:Out_Mux
Data_Out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => Mux0.IN3
sel[0] => Mux1.IN3
sel[0] => Mux2.IN3
sel[0] => Mux3.IN3
sel[0] => Mux4.IN3
sel[0] => Mux5.IN3
sel[0] => Mux6.IN3
sel[0] => Mux7.IN3
sel[0] => Mux8.IN3
sel[0] => Mux9.IN3
sel[0] => Mux10.IN3
sel[0] => Mux11.IN3
sel[0] => Mux12.IN3
sel[0] => Mux13.IN3
sel[0] => Mux14.IN3
sel[0] => Mux15.IN3
sel[1] => Mux0.IN2
sel[1] => Mux1.IN2
sel[1] => Mux2.IN2
sel[1] => Mux3.IN2
sel[1] => Mux4.IN2
sel[1] => Mux5.IN2
sel[1] => Mux6.IN2
sel[1] => Mux7.IN2
sel[1] => Mux8.IN2
sel[1] => Mux9.IN2
sel[1] => Mux10.IN2
sel[1] => Mux11.IN2
sel[1] => Mux12.IN2
sel[1] => Mux13.IN2
sel[1] => Mux14.IN2
sel[1] => Mux15.IN2
sel[2] => Mux0.IN1
sel[2] => Mux1.IN1
sel[2] => Mux2.IN1
sel[2] => Mux3.IN1
sel[2] => Mux4.IN1
sel[2] => Mux5.IN1
sel[2] => Mux6.IN1
sel[2] => Mux7.IN1
sel[2] => Mux8.IN1
sel[2] => Mux9.IN1
sel[2] => Mux10.IN1
sel[2] => Mux11.IN1
sel[2] => Mux12.IN1
sel[2] => Mux13.IN1
sel[2] => Mux14.IN1
sel[2] => Mux15.IN1
sel[3] => Mux0.IN0
sel[3] => Mux1.IN0
sel[3] => Mux2.IN0
sel[3] => Mux3.IN0
sel[3] => Mux4.IN0
sel[3] => Mux5.IN0
sel[3] => Mux6.IN0
sel[3] => Mux7.IN0
sel[3] => Mux8.IN0
sel[3] => Mux9.IN0
sel[3] => Mux10.IN0
sel[3] => Mux11.IN0
sel[3] => Mux12.IN0
sel[3] => Mux13.IN0
sel[3] => Mux14.IN0
sel[3] => Mux15.IN0
Data_In[0][0] => Mux15.IN19
Data_In[0][1] => Mux14.IN19
Data_In[0][2] => Mux13.IN19
Data_In[0][3] => Mux12.IN19
Data_In[0][4] => Mux11.IN19
Data_In[0][5] => Mux10.IN19
Data_In[0][6] => Mux9.IN19
Data_In[0][7] => Mux8.IN19
Data_In[0][8] => Mux7.IN19
Data_In[0][9] => Mux6.IN19
Data_In[0][10] => Mux5.IN19
Data_In[0][11] => Mux4.IN19
Data_In[0][12] => Mux3.IN19
Data_In[0][13] => Mux2.IN19
Data_In[0][14] => Mux1.IN19
Data_In[0][15] => Mux0.IN19
Data_In[1][0] => Mux15.IN18
Data_In[1][1] => Mux14.IN18
Data_In[1][2] => Mux13.IN18
Data_In[1][3] => Mux12.IN18
Data_In[1][4] => Mux11.IN18
Data_In[1][5] => Mux10.IN18
Data_In[1][6] => Mux9.IN18
Data_In[1][7] => Mux8.IN18
Data_In[1][8] => Mux7.IN18
Data_In[1][9] => Mux6.IN18
Data_In[1][10] => Mux5.IN18
Data_In[1][11] => Mux4.IN18
Data_In[1][12] => Mux3.IN18
Data_In[1][13] => Mux2.IN18
Data_In[1][14] => Mux1.IN18
Data_In[1][15] => Mux0.IN18
Data_In[2][0] => Mux15.IN17
Data_In[2][1] => Mux14.IN17
Data_In[2][2] => Mux13.IN17
Data_In[2][3] => Mux12.IN17
Data_In[2][4] => Mux11.IN17
Data_In[2][5] => Mux10.IN17
Data_In[2][6] => Mux9.IN17
Data_In[2][7] => Mux8.IN17
Data_In[2][8] => Mux7.IN17
Data_In[2][9] => Mux6.IN17
Data_In[2][10] => Mux5.IN17
Data_In[2][11] => Mux4.IN17
Data_In[2][12] => Mux3.IN17
Data_In[2][13] => Mux2.IN17
Data_In[2][14] => Mux1.IN17
Data_In[2][15] => Mux0.IN17
Data_In[3][0] => Mux15.IN16
Data_In[3][1] => Mux14.IN16
Data_In[3][2] => Mux13.IN16
Data_In[3][3] => Mux12.IN16
Data_In[3][4] => Mux11.IN16
Data_In[3][5] => Mux10.IN16
Data_In[3][6] => Mux9.IN16
Data_In[3][7] => Mux8.IN16
Data_In[3][8] => Mux7.IN16
Data_In[3][9] => Mux6.IN16
Data_In[3][10] => Mux5.IN16
Data_In[3][11] => Mux4.IN16
Data_In[3][12] => Mux3.IN16
Data_In[3][13] => Mux2.IN16
Data_In[3][14] => Mux1.IN16
Data_In[3][15] => Mux0.IN16
Data_In[4][0] => Mux15.IN15
Data_In[4][1] => Mux14.IN15
Data_In[4][2] => Mux13.IN15
Data_In[4][3] => Mux12.IN15
Data_In[4][4] => Mux11.IN15
Data_In[4][5] => Mux10.IN15
Data_In[4][6] => Mux9.IN15
Data_In[4][7] => Mux8.IN15
Data_In[4][8] => Mux7.IN15
Data_In[4][9] => Mux6.IN15
Data_In[4][10] => Mux5.IN15
Data_In[4][11] => Mux4.IN15
Data_In[4][12] => Mux3.IN15
Data_In[4][13] => Mux2.IN15
Data_In[4][14] => Mux1.IN15
Data_In[4][15] => Mux0.IN15
Data_In[5][0] => Mux15.IN14
Data_In[5][1] => Mux14.IN14
Data_In[5][2] => Mux13.IN14
Data_In[5][3] => Mux12.IN14
Data_In[5][4] => Mux11.IN14
Data_In[5][5] => Mux10.IN14
Data_In[5][6] => Mux9.IN14
Data_In[5][7] => Mux8.IN14
Data_In[5][8] => Mux7.IN14
Data_In[5][9] => Mux6.IN14
Data_In[5][10] => Mux5.IN14
Data_In[5][11] => Mux4.IN14
Data_In[5][12] => Mux3.IN14
Data_In[5][13] => Mux2.IN14
Data_In[5][14] => Mux1.IN14
Data_In[5][15] => Mux0.IN14
Data_In[6][0] => Mux15.IN13
Data_In[6][1] => Mux14.IN13
Data_In[6][2] => Mux13.IN13
Data_In[6][3] => Mux12.IN13
Data_In[6][4] => Mux11.IN13
Data_In[6][5] => Mux10.IN13
Data_In[6][6] => Mux9.IN13
Data_In[6][7] => Mux8.IN13
Data_In[6][8] => Mux7.IN13
Data_In[6][9] => Mux6.IN13
Data_In[6][10] => Mux5.IN13
Data_In[6][11] => Mux4.IN13
Data_In[6][12] => Mux3.IN13
Data_In[6][13] => Mux2.IN13
Data_In[6][14] => Mux1.IN13
Data_In[6][15] => Mux0.IN13
Data_In[7][0] => Mux15.IN12
Data_In[7][1] => Mux14.IN12
Data_In[7][2] => Mux13.IN12
Data_In[7][3] => Mux12.IN12
Data_In[7][4] => Mux11.IN12
Data_In[7][5] => Mux10.IN12
Data_In[7][6] => Mux9.IN12
Data_In[7][7] => Mux8.IN12
Data_In[7][8] => Mux7.IN12
Data_In[7][9] => Mux6.IN12
Data_In[7][10] => Mux5.IN12
Data_In[7][11] => Mux4.IN12
Data_In[7][12] => Mux3.IN12
Data_In[7][13] => Mux2.IN12
Data_In[7][14] => Mux1.IN12
Data_In[7][15] => Mux0.IN12
Data_In[8][0] => Mux15.IN11
Data_In[8][1] => Mux14.IN11
Data_In[8][2] => Mux13.IN11
Data_In[8][3] => Mux12.IN11
Data_In[8][4] => Mux11.IN11
Data_In[8][5] => Mux10.IN11
Data_In[8][6] => Mux9.IN11
Data_In[8][7] => Mux8.IN11
Data_In[8][8] => Mux7.IN11
Data_In[8][9] => Mux6.IN11
Data_In[8][10] => Mux5.IN11
Data_In[8][11] => Mux4.IN11
Data_In[8][12] => Mux3.IN11
Data_In[8][13] => Mux2.IN11
Data_In[8][14] => Mux1.IN11
Data_In[8][15] => Mux0.IN11
Data_In[9][0] => Mux15.IN10
Data_In[9][1] => Mux14.IN10
Data_In[9][2] => Mux13.IN10
Data_In[9][3] => Mux12.IN10
Data_In[9][4] => Mux11.IN10
Data_In[9][5] => Mux10.IN10
Data_In[9][6] => Mux9.IN10
Data_In[9][7] => Mux8.IN10
Data_In[9][8] => Mux7.IN10
Data_In[9][9] => Mux6.IN10
Data_In[9][10] => Mux5.IN10
Data_In[9][11] => Mux4.IN10
Data_In[9][12] => Mux3.IN10
Data_In[9][13] => Mux2.IN10
Data_In[9][14] => Mux1.IN10
Data_In[9][15] => Mux0.IN10
Data_In[10][0] => Mux15.IN9
Data_In[10][1] => Mux14.IN9
Data_In[10][2] => Mux13.IN9
Data_In[10][3] => Mux12.IN9
Data_In[10][4] => Mux11.IN9
Data_In[10][5] => Mux10.IN9
Data_In[10][6] => Mux9.IN9
Data_In[10][7] => Mux8.IN9
Data_In[10][8] => Mux7.IN9
Data_In[10][9] => Mux6.IN9
Data_In[10][10] => Mux5.IN9
Data_In[10][11] => Mux4.IN9
Data_In[10][12] => Mux3.IN9
Data_In[10][13] => Mux2.IN9
Data_In[10][14] => Mux1.IN9
Data_In[10][15] => Mux0.IN9
Data_In[11][0] => Mux15.IN8
Data_In[11][1] => Mux14.IN8
Data_In[11][2] => Mux13.IN8
Data_In[11][3] => Mux12.IN8
Data_In[11][4] => Mux11.IN8
Data_In[11][5] => Mux10.IN8
Data_In[11][6] => Mux9.IN8
Data_In[11][7] => Mux8.IN8
Data_In[11][8] => Mux7.IN8
Data_In[11][9] => Mux6.IN8
Data_In[11][10] => Mux5.IN8
Data_In[11][11] => Mux4.IN8
Data_In[11][12] => Mux3.IN8
Data_In[11][13] => Mux2.IN8
Data_In[11][14] => Mux1.IN8
Data_In[11][15] => Mux0.IN8
Data_In[12][0] => Mux15.IN7
Data_In[12][1] => Mux14.IN7
Data_In[12][2] => Mux13.IN7
Data_In[12][3] => Mux12.IN7
Data_In[12][4] => Mux11.IN7
Data_In[12][5] => Mux10.IN7
Data_In[12][6] => Mux9.IN7
Data_In[12][7] => Mux8.IN7
Data_In[12][8] => Mux7.IN7
Data_In[12][9] => Mux6.IN7
Data_In[12][10] => Mux5.IN7
Data_In[12][11] => Mux4.IN7
Data_In[12][12] => Mux3.IN7
Data_In[12][13] => Mux2.IN7
Data_In[12][14] => Mux1.IN7
Data_In[12][15] => Mux0.IN7
Data_In[13][0] => Mux15.IN6
Data_In[13][1] => Mux14.IN6
Data_In[13][2] => Mux13.IN6
Data_In[13][3] => Mux12.IN6
Data_In[13][4] => Mux11.IN6
Data_In[13][5] => Mux10.IN6
Data_In[13][6] => Mux9.IN6
Data_In[13][7] => Mux8.IN6
Data_In[13][8] => Mux7.IN6
Data_In[13][9] => Mux6.IN6
Data_In[13][10] => Mux5.IN6
Data_In[13][11] => Mux4.IN6
Data_In[13][12] => Mux3.IN6
Data_In[13][13] => Mux2.IN6
Data_In[13][14] => Mux1.IN6
Data_In[13][15] => Mux0.IN6
Data_In[14][0] => Mux15.IN5
Data_In[14][1] => Mux14.IN5
Data_In[14][2] => Mux13.IN5
Data_In[14][3] => Mux12.IN5
Data_In[14][4] => Mux11.IN5
Data_In[14][5] => Mux10.IN5
Data_In[14][6] => Mux9.IN5
Data_In[14][7] => Mux8.IN5
Data_In[14][8] => Mux7.IN5
Data_In[14][9] => Mux6.IN5
Data_In[14][10] => Mux5.IN5
Data_In[14][11] => Mux4.IN5
Data_In[14][12] => Mux3.IN5
Data_In[14][13] => Mux2.IN5
Data_In[14][14] => Mux1.IN5
Data_In[14][15] => Mux0.IN5
Data_In[15][0] => Mux15.IN4
Data_In[15][1] => Mux14.IN4
Data_In[15][2] => Mux13.IN4
Data_In[15][3] => Mux12.IN4
Data_In[15][4] => Mux11.IN4
Data_In[15][5] => Mux10.IN4
Data_In[15][6] => Mux9.IN4
Data_In[15][7] => Mux8.IN4
Data_In[15][8] => Mux7.IN4
Data_In[15][9] => Mux6.IN4
Data_In[15][10] => Mux5.IN4
Data_In[15][11] => Mux4.IN4
Data_In[15][12] => Mux3.IN4
Data_In[15][13] => Mux2.IN4
Data_In[15][14] => Mux1.IN4
Data_In[15][15] => Mux0.IN4


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|ch_sync_buffer_2ch:ch_sync_buf_2ch_23|ch_sync_buf_out_mux:\Out_mux_ch_gen_loop:1:Out_Mux
Data_Out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => Mux0.IN3
sel[0] => Mux1.IN3
sel[0] => Mux2.IN3
sel[0] => Mux3.IN3
sel[0] => Mux4.IN3
sel[0] => Mux5.IN3
sel[0] => Mux6.IN3
sel[0] => Mux7.IN3
sel[0] => Mux8.IN3
sel[0] => Mux9.IN3
sel[0] => Mux10.IN3
sel[0] => Mux11.IN3
sel[0] => Mux12.IN3
sel[0] => Mux13.IN3
sel[0] => Mux14.IN3
sel[0] => Mux15.IN3
sel[1] => Mux0.IN2
sel[1] => Mux1.IN2
sel[1] => Mux2.IN2
sel[1] => Mux3.IN2
sel[1] => Mux4.IN2
sel[1] => Mux5.IN2
sel[1] => Mux6.IN2
sel[1] => Mux7.IN2
sel[1] => Mux8.IN2
sel[1] => Mux9.IN2
sel[1] => Mux10.IN2
sel[1] => Mux11.IN2
sel[1] => Mux12.IN2
sel[1] => Mux13.IN2
sel[1] => Mux14.IN2
sel[1] => Mux15.IN2
sel[2] => Mux0.IN1
sel[2] => Mux1.IN1
sel[2] => Mux2.IN1
sel[2] => Mux3.IN1
sel[2] => Mux4.IN1
sel[2] => Mux5.IN1
sel[2] => Mux6.IN1
sel[2] => Mux7.IN1
sel[2] => Mux8.IN1
sel[2] => Mux9.IN1
sel[2] => Mux10.IN1
sel[2] => Mux11.IN1
sel[2] => Mux12.IN1
sel[2] => Mux13.IN1
sel[2] => Mux14.IN1
sel[2] => Mux15.IN1
sel[3] => Mux0.IN0
sel[3] => Mux1.IN0
sel[3] => Mux2.IN0
sel[3] => Mux3.IN0
sel[3] => Mux4.IN0
sel[3] => Mux5.IN0
sel[3] => Mux6.IN0
sel[3] => Mux7.IN0
sel[3] => Mux8.IN0
sel[3] => Mux9.IN0
sel[3] => Mux10.IN0
sel[3] => Mux11.IN0
sel[3] => Mux12.IN0
sel[3] => Mux13.IN0
sel[3] => Mux14.IN0
sel[3] => Mux15.IN0
Data_In[0][0] => Mux15.IN19
Data_In[0][1] => Mux14.IN19
Data_In[0][2] => Mux13.IN19
Data_In[0][3] => Mux12.IN19
Data_In[0][4] => Mux11.IN19
Data_In[0][5] => Mux10.IN19
Data_In[0][6] => Mux9.IN19
Data_In[0][7] => Mux8.IN19
Data_In[0][8] => Mux7.IN19
Data_In[0][9] => Mux6.IN19
Data_In[0][10] => Mux5.IN19
Data_In[0][11] => Mux4.IN19
Data_In[0][12] => Mux3.IN19
Data_In[0][13] => Mux2.IN19
Data_In[0][14] => Mux1.IN19
Data_In[0][15] => Mux0.IN19
Data_In[1][0] => Mux15.IN18
Data_In[1][1] => Mux14.IN18
Data_In[1][2] => Mux13.IN18
Data_In[1][3] => Mux12.IN18
Data_In[1][4] => Mux11.IN18
Data_In[1][5] => Mux10.IN18
Data_In[1][6] => Mux9.IN18
Data_In[1][7] => Mux8.IN18
Data_In[1][8] => Mux7.IN18
Data_In[1][9] => Mux6.IN18
Data_In[1][10] => Mux5.IN18
Data_In[1][11] => Mux4.IN18
Data_In[1][12] => Mux3.IN18
Data_In[1][13] => Mux2.IN18
Data_In[1][14] => Mux1.IN18
Data_In[1][15] => Mux0.IN18
Data_In[2][0] => Mux15.IN17
Data_In[2][1] => Mux14.IN17
Data_In[2][2] => Mux13.IN17
Data_In[2][3] => Mux12.IN17
Data_In[2][4] => Mux11.IN17
Data_In[2][5] => Mux10.IN17
Data_In[2][6] => Mux9.IN17
Data_In[2][7] => Mux8.IN17
Data_In[2][8] => Mux7.IN17
Data_In[2][9] => Mux6.IN17
Data_In[2][10] => Mux5.IN17
Data_In[2][11] => Mux4.IN17
Data_In[2][12] => Mux3.IN17
Data_In[2][13] => Mux2.IN17
Data_In[2][14] => Mux1.IN17
Data_In[2][15] => Mux0.IN17
Data_In[3][0] => Mux15.IN16
Data_In[3][1] => Mux14.IN16
Data_In[3][2] => Mux13.IN16
Data_In[3][3] => Mux12.IN16
Data_In[3][4] => Mux11.IN16
Data_In[3][5] => Mux10.IN16
Data_In[3][6] => Mux9.IN16
Data_In[3][7] => Mux8.IN16
Data_In[3][8] => Mux7.IN16
Data_In[3][9] => Mux6.IN16
Data_In[3][10] => Mux5.IN16
Data_In[3][11] => Mux4.IN16
Data_In[3][12] => Mux3.IN16
Data_In[3][13] => Mux2.IN16
Data_In[3][14] => Mux1.IN16
Data_In[3][15] => Mux0.IN16
Data_In[4][0] => Mux15.IN15
Data_In[4][1] => Mux14.IN15
Data_In[4][2] => Mux13.IN15
Data_In[4][3] => Mux12.IN15
Data_In[4][4] => Mux11.IN15
Data_In[4][5] => Mux10.IN15
Data_In[4][6] => Mux9.IN15
Data_In[4][7] => Mux8.IN15
Data_In[4][8] => Mux7.IN15
Data_In[4][9] => Mux6.IN15
Data_In[4][10] => Mux5.IN15
Data_In[4][11] => Mux4.IN15
Data_In[4][12] => Mux3.IN15
Data_In[4][13] => Mux2.IN15
Data_In[4][14] => Mux1.IN15
Data_In[4][15] => Mux0.IN15
Data_In[5][0] => Mux15.IN14
Data_In[5][1] => Mux14.IN14
Data_In[5][2] => Mux13.IN14
Data_In[5][3] => Mux12.IN14
Data_In[5][4] => Mux11.IN14
Data_In[5][5] => Mux10.IN14
Data_In[5][6] => Mux9.IN14
Data_In[5][7] => Mux8.IN14
Data_In[5][8] => Mux7.IN14
Data_In[5][9] => Mux6.IN14
Data_In[5][10] => Mux5.IN14
Data_In[5][11] => Mux4.IN14
Data_In[5][12] => Mux3.IN14
Data_In[5][13] => Mux2.IN14
Data_In[5][14] => Mux1.IN14
Data_In[5][15] => Mux0.IN14
Data_In[6][0] => Mux15.IN13
Data_In[6][1] => Mux14.IN13
Data_In[6][2] => Mux13.IN13
Data_In[6][3] => Mux12.IN13
Data_In[6][4] => Mux11.IN13
Data_In[6][5] => Mux10.IN13
Data_In[6][6] => Mux9.IN13
Data_In[6][7] => Mux8.IN13
Data_In[6][8] => Mux7.IN13
Data_In[6][9] => Mux6.IN13
Data_In[6][10] => Mux5.IN13
Data_In[6][11] => Mux4.IN13
Data_In[6][12] => Mux3.IN13
Data_In[6][13] => Mux2.IN13
Data_In[6][14] => Mux1.IN13
Data_In[6][15] => Mux0.IN13
Data_In[7][0] => Mux15.IN12
Data_In[7][1] => Mux14.IN12
Data_In[7][2] => Mux13.IN12
Data_In[7][3] => Mux12.IN12
Data_In[7][4] => Mux11.IN12
Data_In[7][5] => Mux10.IN12
Data_In[7][6] => Mux9.IN12
Data_In[7][7] => Mux8.IN12
Data_In[7][8] => Mux7.IN12
Data_In[7][9] => Mux6.IN12
Data_In[7][10] => Mux5.IN12
Data_In[7][11] => Mux4.IN12
Data_In[7][12] => Mux3.IN12
Data_In[7][13] => Mux2.IN12
Data_In[7][14] => Mux1.IN12
Data_In[7][15] => Mux0.IN12
Data_In[8][0] => Mux15.IN11
Data_In[8][1] => Mux14.IN11
Data_In[8][2] => Mux13.IN11
Data_In[8][3] => Mux12.IN11
Data_In[8][4] => Mux11.IN11
Data_In[8][5] => Mux10.IN11
Data_In[8][6] => Mux9.IN11
Data_In[8][7] => Mux8.IN11
Data_In[8][8] => Mux7.IN11
Data_In[8][9] => Mux6.IN11
Data_In[8][10] => Mux5.IN11
Data_In[8][11] => Mux4.IN11
Data_In[8][12] => Mux3.IN11
Data_In[8][13] => Mux2.IN11
Data_In[8][14] => Mux1.IN11
Data_In[8][15] => Mux0.IN11
Data_In[9][0] => Mux15.IN10
Data_In[9][1] => Mux14.IN10
Data_In[9][2] => Mux13.IN10
Data_In[9][3] => Mux12.IN10
Data_In[9][4] => Mux11.IN10
Data_In[9][5] => Mux10.IN10
Data_In[9][6] => Mux9.IN10
Data_In[9][7] => Mux8.IN10
Data_In[9][8] => Mux7.IN10
Data_In[9][9] => Mux6.IN10
Data_In[9][10] => Mux5.IN10
Data_In[9][11] => Mux4.IN10
Data_In[9][12] => Mux3.IN10
Data_In[9][13] => Mux2.IN10
Data_In[9][14] => Mux1.IN10
Data_In[9][15] => Mux0.IN10
Data_In[10][0] => Mux15.IN9
Data_In[10][1] => Mux14.IN9
Data_In[10][2] => Mux13.IN9
Data_In[10][3] => Mux12.IN9
Data_In[10][4] => Mux11.IN9
Data_In[10][5] => Mux10.IN9
Data_In[10][6] => Mux9.IN9
Data_In[10][7] => Mux8.IN9
Data_In[10][8] => Mux7.IN9
Data_In[10][9] => Mux6.IN9
Data_In[10][10] => Mux5.IN9
Data_In[10][11] => Mux4.IN9
Data_In[10][12] => Mux3.IN9
Data_In[10][13] => Mux2.IN9
Data_In[10][14] => Mux1.IN9
Data_In[10][15] => Mux0.IN9
Data_In[11][0] => Mux15.IN8
Data_In[11][1] => Mux14.IN8
Data_In[11][2] => Mux13.IN8
Data_In[11][3] => Mux12.IN8
Data_In[11][4] => Mux11.IN8
Data_In[11][5] => Mux10.IN8
Data_In[11][6] => Mux9.IN8
Data_In[11][7] => Mux8.IN8
Data_In[11][8] => Mux7.IN8
Data_In[11][9] => Mux6.IN8
Data_In[11][10] => Mux5.IN8
Data_In[11][11] => Mux4.IN8
Data_In[11][12] => Mux3.IN8
Data_In[11][13] => Mux2.IN8
Data_In[11][14] => Mux1.IN8
Data_In[11][15] => Mux0.IN8
Data_In[12][0] => Mux15.IN7
Data_In[12][1] => Mux14.IN7
Data_In[12][2] => Mux13.IN7
Data_In[12][3] => Mux12.IN7
Data_In[12][4] => Mux11.IN7
Data_In[12][5] => Mux10.IN7
Data_In[12][6] => Mux9.IN7
Data_In[12][7] => Mux8.IN7
Data_In[12][8] => Mux7.IN7
Data_In[12][9] => Mux6.IN7
Data_In[12][10] => Mux5.IN7
Data_In[12][11] => Mux4.IN7
Data_In[12][12] => Mux3.IN7
Data_In[12][13] => Mux2.IN7
Data_In[12][14] => Mux1.IN7
Data_In[12][15] => Mux0.IN7
Data_In[13][0] => Mux15.IN6
Data_In[13][1] => Mux14.IN6
Data_In[13][2] => Mux13.IN6
Data_In[13][3] => Mux12.IN6
Data_In[13][4] => Mux11.IN6
Data_In[13][5] => Mux10.IN6
Data_In[13][6] => Mux9.IN6
Data_In[13][7] => Mux8.IN6
Data_In[13][8] => Mux7.IN6
Data_In[13][9] => Mux6.IN6
Data_In[13][10] => Mux5.IN6
Data_In[13][11] => Mux4.IN6
Data_In[13][12] => Mux3.IN6
Data_In[13][13] => Mux2.IN6
Data_In[13][14] => Mux1.IN6
Data_In[13][15] => Mux0.IN6
Data_In[14][0] => Mux15.IN5
Data_In[14][1] => Mux14.IN5
Data_In[14][2] => Mux13.IN5
Data_In[14][3] => Mux12.IN5
Data_In[14][4] => Mux11.IN5
Data_In[14][5] => Mux10.IN5
Data_In[14][6] => Mux9.IN5
Data_In[14][7] => Mux8.IN5
Data_In[14][8] => Mux7.IN5
Data_In[14][9] => Mux6.IN5
Data_In[14][10] => Mux5.IN5
Data_In[14][11] => Mux4.IN5
Data_In[14][12] => Mux3.IN5
Data_In[14][13] => Mux2.IN5
Data_In[14][14] => Mux1.IN5
Data_In[14][15] => Mux0.IN5
Data_In[15][0] => Mux15.IN4
Data_In[15][1] => Mux14.IN4
Data_In[15][2] => Mux13.IN4
Data_In[15][3] => Mux12.IN4
Data_In[15][4] => Mux11.IN4
Data_In[15][5] => Mux10.IN4
Data_In[15][6] => Mux9.IN4
Data_In[15][7] => Mux8.IN4
Data_In[15][8] => Mux7.IN4
Data_In[15][9] => Mux6.IN4
Data_In[15][10] => Mux5.IN4
Data_In[15][11] => Mux4.IN4
Data_In[15][12] => Mux3.IN4
Data_In[15][13] => Mux2.IN4
Data_In[15][14] => Mux1.IN4
Data_In[15][15] => Mux0.IN4


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|encoder_16b20b:\generate_16B20B_enc_loop:0:enc
RESET_N => data_out[0]~reg0.ACLR
RESET_N => data_out[1]~reg0.ACLR
RESET_N => data_out[2]~reg0.ACLR
RESET_N => data_out[3]~reg0.ACLR
RESET_N => data_out[4]~reg0.ACLR
RESET_N => data_out[5]~reg0.ACLR
RESET_N => data_out[6]~reg0.ACLR
RESET_N => data_out[7]~reg0.ACLR
RESET_N => data_out[8]~reg0.ACLR
RESET_N => data_out[9]~reg0.ACLR
RESET_N => data_out[10]~reg0.ACLR
RESET_N => data_out[11]~reg0.ACLR
RESET_N => data_out[12]~reg0.ACLR
RESET_N => data_out[13]~reg0.ACLR
RESET_N => data_out[14]~reg0.ACLR
RESET_N => data_out[15]~reg0.ACLR
RESET_N => data_out[16]~reg0.ACLR
RESET_N => data_out[17]~reg0.ACLR
RESET_N => data_out[18]~reg0.ACLR
RESET_N => data_out[19]~reg0.ACLR
RESET_N => data_in_buf_0[8].ENA
RESET_N => data_in_buf_0[7].ENA
RESET_N => data_in_buf_0[6].ENA
RESET_N => data_in_buf_0[5].ENA
RESET_N => data_in_buf_0[4].ENA
RESET_N => data_in_buf_0[3].ENA
RESET_N => data_in_buf_0[2].ENA
RESET_N => data_in_buf_0[1].ENA
RESET_N => data_in_buf_0[0].ENA
RESET_N => data_in_buf_1[8].ENA
RESET_N => data_in_buf_1[7].ENA
RESET_N => data_in_buf_1[6].ENA
RESET_N => data_in_buf_1[5].ENA
RESET_N => data_in_buf_1[4].ENA
RESET_N => data_in_buf_1[3].ENA
RESET_N => data_in_buf_1[2].ENA
RESET_N => data_in_buf_1[1].ENA
RESET_N => data_in_buf_1[0].ENA
CLK => data_in_buf_1[0].CLK
CLK => data_in_buf_1[1].CLK
CLK => data_in_buf_1[2].CLK
CLK => data_in_buf_1[3].CLK
CLK => data_in_buf_1[4].CLK
CLK => data_in_buf_1[5].CLK
CLK => data_in_buf_1[6].CLK
CLK => data_in_buf_1[7].CLK
CLK => data_in_buf_1[8].CLK
CLK => data_in_buf_0[0].CLK
CLK => data_in_buf_0[1].CLK
CLK => data_in_buf_0[2].CLK
CLK => data_in_buf_0[3].CLK
CLK => data_in_buf_0[4].CLK
CLK => data_in_buf_0[5].CLK
CLK => data_in_buf_0[6].CLK
CLK => data_in_buf_0[7].CLK
CLK => data_in_buf_0[8].CLK
CLK => data_out[0]~reg0.CLK
CLK => data_out[1]~reg0.CLK
CLK => data_out[2]~reg0.CLK
CLK => data_out[3]~reg0.CLK
CLK => data_out[4]~reg0.CLK
CLK => data_out[5]~reg0.CLK
CLK => data_out[6]~reg0.CLK
CLK => data_out[7]~reg0.CLK
CLK => data_out[8]~reg0.CLK
CLK => data_out[9]~reg0.CLK
CLK => data_out[10]~reg0.CLK
CLK => data_out[11]~reg0.CLK
CLK => data_out[12]~reg0.CLK
CLK => data_out[13]~reg0.CLK
CLK => data_out[14]~reg0.CLK
CLK => data_out[15]~reg0.CLK
CLK => data_out[16]~reg0.CLK
CLK => data_out[17]~reg0.CLK
CLK => data_out[18]~reg0.CLK
CLK => data_out[19]~reg0.CLK
data_in[0] => data_in_buf_0[0].DATAIN
data_in[1] => data_in_buf_0[1].DATAIN
data_in[2] => data_in_buf_0[2].DATAIN
data_in[3] => data_in_buf_0[3].DATAIN
data_in[4] => data_in_buf_0[4].DATAIN
data_in[5] => data_in_buf_0[5].DATAIN
data_in[6] => data_in_buf_0[6].DATAIN
data_in[7] => data_in_buf_0[7].DATAIN
data_in[8] => data_in_buf_1[0].DATAIN
data_in[9] => data_in_buf_1[1].DATAIN
data_in[10] => data_in_buf_1[2].DATAIN
data_in[11] => data_in_buf_1[3].DATAIN
data_in[12] => data_in_buf_1[4].DATAIN
data_in[13] => data_in_buf_1[5].DATAIN
data_in[14] => data_in_buf_1[6].DATAIN
data_in[15] => data_in_buf_1[7].DATAIN
disp_in[0] => data_in_buf_0[8].DATAIN
disp_in[1] => data_in_buf_1[8].DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|encoder_16b20b:\generate_16B20B_enc_loop:0:enc|encode_v:encoder_0
datain[0] => comb.IN0
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => dataout.IN1
datain[0] => comb.IN1
datain[0] => comb.IN0
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[2] => comb.IN0
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN0
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[3] => comb.IN1
datain[3] => l40.IN1
datain[3] => comb.IN1
datain[3] => Do.IN1
datain[3] => comb.IN1
datain[3] => comb.IN0
datain[3] => comb.IN0
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN0
datain[3] => comb.IN0
datain[3] => l04.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN0
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[5] => fo.IN1
datain[5] => comb.IN0
datain[5] => nd1s4.IN0
datain[5] => comb.IN0
datain[5] => comb.IN0
datain[5] => ndos4.IN0
datain[6] => go.IN1
datain[6] => comb.IN1
datain[6] => nd1s4.IN1
datain[6] => comb.IN1
datain[6] => comb.IN1
datain[6] => ndos4.IN1
datain[7] => pdos4.IN1
datain[7] => dataout.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[8] => comb.IN1
datain[8] => pdos6.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
dispin => comb.OUTPUTSELECT
dispin => comb.IN1
dispin => disp6.IN1
dispin => comb.IN1
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dispout <= dispout.DB_MAX_OUTPUT_PORT_TYPE


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|encoder_16b20b:\generate_16B20B_enc_loop:0:enc|encode_v:encoder_1
datain[0] => comb.IN0
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => dataout.IN1
datain[0] => comb.IN1
datain[0] => comb.IN0
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[2] => comb.IN0
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN0
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[3] => comb.IN1
datain[3] => l40.IN1
datain[3] => comb.IN1
datain[3] => Do.IN1
datain[3] => comb.IN1
datain[3] => comb.IN0
datain[3] => comb.IN0
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN0
datain[3] => comb.IN0
datain[3] => l04.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN0
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[5] => fo.IN1
datain[5] => comb.IN0
datain[5] => nd1s4.IN0
datain[5] => comb.IN0
datain[5] => comb.IN0
datain[5] => ndos4.IN0
datain[6] => go.IN1
datain[6] => comb.IN1
datain[6] => nd1s4.IN1
datain[6] => comb.IN1
datain[6] => comb.IN1
datain[6] => ndos4.IN1
datain[7] => pdos4.IN1
datain[7] => dataout.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[8] => comb.IN1
datain[8] => pdos6.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
dispin => comb.OUTPUTSELECT
dispin => comb.IN1
dispin => disp6.IN1
dispin => comb.IN1
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dispout <= dispout.DB_MAX_OUTPUT_PORT_TYPE


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|encoder_16b20b:\generate_16B20B_enc_loop:1:enc
RESET_N => data_out[0]~reg0.ACLR
RESET_N => data_out[1]~reg0.ACLR
RESET_N => data_out[2]~reg0.ACLR
RESET_N => data_out[3]~reg0.ACLR
RESET_N => data_out[4]~reg0.ACLR
RESET_N => data_out[5]~reg0.ACLR
RESET_N => data_out[6]~reg0.ACLR
RESET_N => data_out[7]~reg0.ACLR
RESET_N => data_out[8]~reg0.ACLR
RESET_N => data_out[9]~reg0.ACLR
RESET_N => data_out[10]~reg0.ACLR
RESET_N => data_out[11]~reg0.ACLR
RESET_N => data_out[12]~reg0.ACLR
RESET_N => data_out[13]~reg0.ACLR
RESET_N => data_out[14]~reg0.ACLR
RESET_N => data_out[15]~reg0.ACLR
RESET_N => data_out[16]~reg0.ACLR
RESET_N => data_out[17]~reg0.ACLR
RESET_N => data_out[18]~reg0.ACLR
RESET_N => data_out[19]~reg0.ACLR
RESET_N => data_in_buf_0[8].ENA
RESET_N => data_in_buf_0[7].ENA
RESET_N => data_in_buf_0[6].ENA
RESET_N => data_in_buf_0[5].ENA
RESET_N => data_in_buf_0[4].ENA
RESET_N => data_in_buf_0[3].ENA
RESET_N => data_in_buf_0[2].ENA
RESET_N => data_in_buf_0[1].ENA
RESET_N => data_in_buf_0[0].ENA
RESET_N => data_in_buf_1[8].ENA
RESET_N => data_in_buf_1[7].ENA
RESET_N => data_in_buf_1[6].ENA
RESET_N => data_in_buf_1[5].ENA
RESET_N => data_in_buf_1[4].ENA
RESET_N => data_in_buf_1[3].ENA
RESET_N => data_in_buf_1[2].ENA
RESET_N => data_in_buf_1[1].ENA
RESET_N => data_in_buf_1[0].ENA
CLK => data_in_buf_1[0].CLK
CLK => data_in_buf_1[1].CLK
CLK => data_in_buf_1[2].CLK
CLK => data_in_buf_1[3].CLK
CLK => data_in_buf_1[4].CLK
CLK => data_in_buf_1[5].CLK
CLK => data_in_buf_1[6].CLK
CLK => data_in_buf_1[7].CLK
CLK => data_in_buf_1[8].CLK
CLK => data_in_buf_0[0].CLK
CLK => data_in_buf_0[1].CLK
CLK => data_in_buf_0[2].CLK
CLK => data_in_buf_0[3].CLK
CLK => data_in_buf_0[4].CLK
CLK => data_in_buf_0[5].CLK
CLK => data_in_buf_0[6].CLK
CLK => data_in_buf_0[7].CLK
CLK => data_in_buf_0[8].CLK
CLK => data_out[0]~reg0.CLK
CLK => data_out[1]~reg0.CLK
CLK => data_out[2]~reg0.CLK
CLK => data_out[3]~reg0.CLK
CLK => data_out[4]~reg0.CLK
CLK => data_out[5]~reg0.CLK
CLK => data_out[6]~reg0.CLK
CLK => data_out[7]~reg0.CLK
CLK => data_out[8]~reg0.CLK
CLK => data_out[9]~reg0.CLK
CLK => data_out[10]~reg0.CLK
CLK => data_out[11]~reg0.CLK
CLK => data_out[12]~reg0.CLK
CLK => data_out[13]~reg0.CLK
CLK => data_out[14]~reg0.CLK
CLK => data_out[15]~reg0.CLK
CLK => data_out[16]~reg0.CLK
CLK => data_out[17]~reg0.CLK
CLK => data_out[18]~reg0.CLK
CLK => data_out[19]~reg0.CLK
data_in[0] => data_in_buf_0[0].DATAIN
data_in[1] => data_in_buf_0[1].DATAIN
data_in[2] => data_in_buf_0[2].DATAIN
data_in[3] => data_in_buf_0[3].DATAIN
data_in[4] => data_in_buf_0[4].DATAIN
data_in[5] => data_in_buf_0[5].DATAIN
data_in[6] => data_in_buf_0[6].DATAIN
data_in[7] => data_in_buf_0[7].DATAIN
data_in[8] => data_in_buf_1[0].DATAIN
data_in[9] => data_in_buf_1[1].DATAIN
data_in[10] => data_in_buf_1[2].DATAIN
data_in[11] => data_in_buf_1[3].DATAIN
data_in[12] => data_in_buf_1[4].DATAIN
data_in[13] => data_in_buf_1[5].DATAIN
data_in[14] => data_in_buf_1[6].DATAIN
data_in[15] => data_in_buf_1[7].DATAIN
disp_in[0] => data_in_buf_0[8].DATAIN
disp_in[1] => data_in_buf_1[8].DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|encoder_16b20b:\generate_16B20B_enc_loop:1:enc|encode_v:encoder_0
datain[0] => comb.IN0
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => dataout.IN1
datain[0] => comb.IN1
datain[0] => comb.IN0
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[2] => comb.IN0
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN0
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[3] => comb.IN1
datain[3] => l40.IN1
datain[3] => comb.IN1
datain[3] => Do.IN1
datain[3] => comb.IN1
datain[3] => comb.IN0
datain[3] => comb.IN0
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN0
datain[3] => comb.IN0
datain[3] => l04.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN0
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[5] => fo.IN1
datain[5] => comb.IN0
datain[5] => nd1s4.IN0
datain[5] => comb.IN0
datain[5] => comb.IN0
datain[5] => ndos4.IN0
datain[6] => go.IN1
datain[6] => comb.IN1
datain[6] => nd1s4.IN1
datain[6] => comb.IN1
datain[6] => comb.IN1
datain[6] => ndos4.IN1
datain[7] => pdos4.IN1
datain[7] => dataout.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[8] => comb.IN1
datain[8] => pdos6.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
dispin => comb.OUTPUTSELECT
dispin => comb.IN1
dispin => disp6.IN1
dispin => comb.IN1
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dispout <= dispout.DB_MAX_OUTPUT_PORT_TYPE


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|encoder_16b20b:\generate_16B20B_enc_loop:1:enc|encode_v:encoder_1
datain[0] => comb.IN0
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => dataout.IN1
datain[0] => comb.IN1
datain[0] => comb.IN0
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[2] => comb.IN0
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN0
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[3] => comb.IN1
datain[3] => l40.IN1
datain[3] => comb.IN1
datain[3] => Do.IN1
datain[3] => comb.IN1
datain[3] => comb.IN0
datain[3] => comb.IN0
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN0
datain[3] => comb.IN0
datain[3] => l04.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN0
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[5] => fo.IN1
datain[5] => comb.IN0
datain[5] => nd1s4.IN0
datain[5] => comb.IN0
datain[5] => comb.IN0
datain[5] => ndos4.IN0
datain[6] => go.IN1
datain[6] => comb.IN1
datain[6] => nd1s4.IN1
datain[6] => comb.IN1
datain[6] => comb.IN1
datain[6] => ndos4.IN1
datain[7] => pdos4.IN1
datain[7] => dataout.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[8] => comb.IN1
datain[8] => pdos6.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
dispin => comb.OUTPUTSELECT
dispin => comb.IN1
dispin => disp6.IN1
dispin => comb.IN1
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dispout <= dispout.DB_MAX_OUTPUT_PORT_TYPE


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|encoder_16b20b:\generate_16B20B_enc_loop:2:enc
RESET_N => data_out[0]~reg0.ACLR
RESET_N => data_out[1]~reg0.ACLR
RESET_N => data_out[2]~reg0.ACLR
RESET_N => data_out[3]~reg0.ACLR
RESET_N => data_out[4]~reg0.ACLR
RESET_N => data_out[5]~reg0.ACLR
RESET_N => data_out[6]~reg0.ACLR
RESET_N => data_out[7]~reg0.ACLR
RESET_N => data_out[8]~reg0.ACLR
RESET_N => data_out[9]~reg0.ACLR
RESET_N => data_out[10]~reg0.ACLR
RESET_N => data_out[11]~reg0.ACLR
RESET_N => data_out[12]~reg0.ACLR
RESET_N => data_out[13]~reg0.ACLR
RESET_N => data_out[14]~reg0.ACLR
RESET_N => data_out[15]~reg0.ACLR
RESET_N => data_out[16]~reg0.ACLR
RESET_N => data_out[17]~reg0.ACLR
RESET_N => data_out[18]~reg0.ACLR
RESET_N => data_out[19]~reg0.ACLR
RESET_N => data_in_buf_0[8].ENA
RESET_N => data_in_buf_0[7].ENA
RESET_N => data_in_buf_0[6].ENA
RESET_N => data_in_buf_0[5].ENA
RESET_N => data_in_buf_0[4].ENA
RESET_N => data_in_buf_0[3].ENA
RESET_N => data_in_buf_0[2].ENA
RESET_N => data_in_buf_0[1].ENA
RESET_N => data_in_buf_0[0].ENA
RESET_N => data_in_buf_1[8].ENA
RESET_N => data_in_buf_1[7].ENA
RESET_N => data_in_buf_1[6].ENA
RESET_N => data_in_buf_1[5].ENA
RESET_N => data_in_buf_1[4].ENA
RESET_N => data_in_buf_1[3].ENA
RESET_N => data_in_buf_1[2].ENA
RESET_N => data_in_buf_1[1].ENA
RESET_N => data_in_buf_1[0].ENA
CLK => data_in_buf_1[0].CLK
CLK => data_in_buf_1[1].CLK
CLK => data_in_buf_1[2].CLK
CLK => data_in_buf_1[3].CLK
CLK => data_in_buf_1[4].CLK
CLK => data_in_buf_1[5].CLK
CLK => data_in_buf_1[6].CLK
CLK => data_in_buf_1[7].CLK
CLK => data_in_buf_1[8].CLK
CLK => data_in_buf_0[0].CLK
CLK => data_in_buf_0[1].CLK
CLK => data_in_buf_0[2].CLK
CLK => data_in_buf_0[3].CLK
CLK => data_in_buf_0[4].CLK
CLK => data_in_buf_0[5].CLK
CLK => data_in_buf_0[6].CLK
CLK => data_in_buf_0[7].CLK
CLK => data_in_buf_0[8].CLK
CLK => data_out[0]~reg0.CLK
CLK => data_out[1]~reg0.CLK
CLK => data_out[2]~reg0.CLK
CLK => data_out[3]~reg0.CLK
CLK => data_out[4]~reg0.CLK
CLK => data_out[5]~reg0.CLK
CLK => data_out[6]~reg0.CLK
CLK => data_out[7]~reg0.CLK
CLK => data_out[8]~reg0.CLK
CLK => data_out[9]~reg0.CLK
CLK => data_out[10]~reg0.CLK
CLK => data_out[11]~reg0.CLK
CLK => data_out[12]~reg0.CLK
CLK => data_out[13]~reg0.CLK
CLK => data_out[14]~reg0.CLK
CLK => data_out[15]~reg0.CLK
CLK => data_out[16]~reg0.CLK
CLK => data_out[17]~reg0.CLK
CLK => data_out[18]~reg0.CLK
CLK => data_out[19]~reg0.CLK
data_in[0] => data_in_buf_0[0].DATAIN
data_in[1] => data_in_buf_0[1].DATAIN
data_in[2] => data_in_buf_0[2].DATAIN
data_in[3] => data_in_buf_0[3].DATAIN
data_in[4] => data_in_buf_0[4].DATAIN
data_in[5] => data_in_buf_0[5].DATAIN
data_in[6] => data_in_buf_0[6].DATAIN
data_in[7] => data_in_buf_0[7].DATAIN
data_in[8] => data_in_buf_1[0].DATAIN
data_in[9] => data_in_buf_1[1].DATAIN
data_in[10] => data_in_buf_1[2].DATAIN
data_in[11] => data_in_buf_1[3].DATAIN
data_in[12] => data_in_buf_1[4].DATAIN
data_in[13] => data_in_buf_1[5].DATAIN
data_in[14] => data_in_buf_1[6].DATAIN
data_in[15] => data_in_buf_1[7].DATAIN
disp_in[0] => data_in_buf_0[8].DATAIN
disp_in[1] => data_in_buf_1[8].DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|encoder_16b20b:\generate_16B20B_enc_loop:2:enc|encode_v:encoder_0
datain[0] => comb.IN0
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => dataout.IN1
datain[0] => comb.IN1
datain[0] => comb.IN0
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[2] => comb.IN0
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN0
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[3] => comb.IN1
datain[3] => l40.IN1
datain[3] => comb.IN1
datain[3] => Do.IN1
datain[3] => comb.IN1
datain[3] => comb.IN0
datain[3] => comb.IN0
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN0
datain[3] => comb.IN0
datain[3] => l04.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN0
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[5] => fo.IN1
datain[5] => comb.IN0
datain[5] => nd1s4.IN0
datain[5] => comb.IN0
datain[5] => comb.IN0
datain[5] => ndos4.IN0
datain[6] => go.IN1
datain[6] => comb.IN1
datain[6] => nd1s4.IN1
datain[6] => comb.IN1
datain[6] => comb.IN1
datain[6] => ndos4.IN1
datain[7] => pdos4.IN1
datain[7] => dataout.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[8] => comb.IN1
datain[8] => pdos6.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
dispin => comb.OUTPUTSELECT
dispin => comb.IN1
dispin => disp6.IN1
dispin => comb.IN1
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dispout <= dispout.DB_MAX_OUTPUT_PORT_TYPE


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|encoder_16b20b:\generate_16B20B_enc_loop:2:enc|encode_v:encoder_1
datain[0] => comb.IN0
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => dataout.IN1
datain[0] => comb.IN1
datain[0] => comb.IN0
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[2] => comb.IN0
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN0
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[3] => comb.IN1
datain[3] => l40.IN1
datain[3] => comb.IN1
datain[3] => Do.IN1
datain[3] => comb.IN1
datain[3] => comb.IN0
datain[3] => comb.IN0
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN0
datain[3] => comb.IN0
datain[3] => l04.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN0
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[5] => fo.IN1
datain[5] => comb.IN0
datain[5] => nd1s4.IN0
datain[5] => comb.IN0
datain[5] => comb.IN0
datain[5] => ndos4.IN0
datain[6] => go.IN1
datain[6] => comb.IN1
datain[6] => nd1s4.IN1
datain[6] => comb.IN1
datain[6] => comb.IN1
datain[6] => ndos4.IN1
datain[7] => pdos4.IN1
datain[7] => dataout.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[8] => comb.IN1
datain[8] => pdos6.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
dispin => comb.OUTPUTSELECT
dispin => comb.IN1
dispin => disp6.IN1
dispin => comb.IN1
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dispout <= dispout.DB_MAX_OUTPUT_PORT_TYPE


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|encoder_16b20b:\generate_16B20B_enc_loop:3:enc
RESET_N => data_out[0]~reg0.ACLR
RESET_N => data_out[1]~reg0.ACLR
RESET_N => data_out[2]~reg0.ACLR
RESET_N => data_out[3]~reg0.ACLR
RESET_N => data_out[4]~reg0.ACLR
RESET_N => data_out[5]~reg0.ACLR
RESET_N => data_out[6]~reg0.ACLR
RESET_N => data_out[7]~reg0.ACLR
RESET_N => data_out[8]~reg0.ACLR
RESET_N => data_out[9]~reg0.ACLR
RESET_N => data_out[10]~reg0.ACLR
RESET_N => data_out[11]~reg0.ACLR
RESET_N => data_out[12]~reg0.ACLR
RESET_N => data_out[13]~reg0.ACLR
RESET_N => data_out[14]~reg0.ACLR
RESET_N => data_out[15]~reg0.ACLR
RESET_N => data_out[16]~reg0.ACLR
RESET_N => data_out[17]~reg0.ACLR
RESET_N => data_out[18]~reg0.ACLR
RESET_N => data_out[19]~reg0.ACLR
RESET_N => data_in_buf_0[8].ENA
RESET_N => data_in_buf_0[7].ENA
RESET_N => data_in_buf_0[6].ENA
RESET_N => data_in_buf_0[5].ENA
RESET_N => data_in_buf_0[4].ENA
RESET_N => data_in_buf_0[3].ENA
RESET_N => data_in_buf_0[2].ENA
RESET_N => data_in_buf_0[1].ENA
RESET_N => data_in_buf_0[0].ENA
RESET_N => data_in_buf_1[8].ENA
RESET_N => data_in_buf_1[7].ENA
RESET_N => data_in_buf_1[6].ENA
RESET_N => data_in_buf_1[5].ENA
RESET_N => data_in_buf_1[4].ENA
RESET_N => data_in_buf_1[3].ENA
RESET_N => data_in_buf_1[2].ENA
RESET_N => data_in_buf_1[1].ENA
RESET_N => data_in_buf_1[0].ENA
CLK => data_in_buf_1[0].CLK
CLK => data_in_buf_1[1].CLK
CLK => data_in_buf_1[2].CLK
CLK => data_in_buf_1[3].CLK
CLK => data_in_buf_1[4].CLK
CLK => data_in_buf_1[5].CLK
CLK => data_in_buf_1[6].CLK
CLK => data_in_buf_1[7].CLK
CLK => data_in_buf_1[8].CLK
CLK => data_in_buf_0[0].CLK
CLK => data_in_buf_0[1].CLK
CLK => data_in_buf_0[2].CLK
CLK => data_in_buf_0[3].CLK
CLK => data_in_buf_0[4].CLK
CLK => data_in_buf_0[5].CLK
CLK => data_in_buf_0[6].CLK
CLK => data_in_buf_0[7].CLK
CLK => data_in_buf_0[8].CLK
CLK => data_out[0]~reg0.CLK
CLK => data_out[1]~reg0.CLK
CLK => data_out[2]~reg0.CLK
CLK => data_out[3]~reg0.CLK
CLK => data_out[4]~reg0.CLK
CLK => data_out[5]~reg0.CLK
CLK => data_out[6]~reg0.CLK
CLK => data_out[7]~reg0.CLK
CLK => data_out[8]~reg0.CLK
CLK => data_out[9]~reg0.CLK
CLK => data_out[10]~reg0.CLK
CLK => data_out[11]~reg0.CLK
CLK => data_out[12]~reg0.CLK
CLK => data_out[13]~reg0.CLK
CLK => data_out[14]~reg0.CLK
CLK => data_out[15]~reg0.CLK
CLK => data_out[16]~reg0.CLK
CLK => data_out[17]~reg0.CLK
CLK => data_out[18]~reg0.CLK
CLK => data_out[19]~reg0.CLK
data_in[0] => data_in_buf_0[0].DATAIN
data_in[1] => data_in_buf_0[1].DATAIN
data_in[2] => data_in_buf_0[2].DATAIN
data_in[3] => data_in_buf_0[3].DATAIN
data_in[4] => data_in_buf_0[4].DATAIN
data_in[5] => data_in_buf_0[5].DATAIN
data_in[6] => data_in_buf_0[6].DATAIN
data_in[7] => data_in_buf_0[7].DATAIN
data_in[8] => data_in_buf_1[0].DATAIN
data_in[9] => data_in_buf_1[1].DATAIN
data_in[10] => data_in_buf_1[2].DATAIN
data_in[11] => data_in_buf_1[3].DATAIN
data_in[12] => data_in_buf_1[4].DATAIN
data_in[13] => data_in_buf_1[5].DATAIN
data_in[14] => data_in_buf_1[6].DATAIN
data_in[15] => data_in_buf_1[7].DATAIN
disp_in[0] => data_in_buf_0[8].DATAIN
disp_in[1] => data_in_buf_1[8].DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|encoder_16b20b:\generate_16B20B_enc_loop:3:enc|encode_v:encoder_0
datain[0] => comb.IN0
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => dataout.IN1
datain[0] => comb.IN1
datain[0] => comb.IN0
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[2] => comb.IN0
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN0
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[3] => comb.IN1
datain[3] => l40.IN1
datain[3] => comb.IN1
datain[3] => Do.IN1
datain[3] => comb.IN1
datain[3] => comb.IN0
datain[3] => comb.IN0
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN0
datain[3] => comb.IN0
datain[3] => l04.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN0
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[5] => fo.IN1
datain[5] => comb.IN0
datain[5] => nd1s4.IN0
datain[5] => comb.IN0
datain[5] => comb.IN0
datain[5] => ndos4.IN0
datain[6] => go.IN1
datain[6] => comb.IN1
datain[6] => nd1s4.IN1
datain[6] => comb.IN1
datain[6] => comb.IN1
datain[6] => ndos4.IN1
datain[7] => pdos4.IN1
datain[7] => dataout.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[8] => comb.IN1
datain[8] => pdos6.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
dispin => comb.OUTPUTSELECT
dispin => comb.IN1
dispin => disp6.IN1
dispin => comb.IN1
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dispout <= dispout.DB_MAX_OUTPUT_PORT_TYPE


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|encoder_16b20b:\generate_16B20B_enc_loop:3:enc|encode_v:encoder_1
datain[0] => comb.IN0
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => dataout.IN1
datain[0] => comb.IN1
datain[0] => comb.IN0
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[2] => comb.IN0
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN0
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[3] => comb.IN1
datain[3] => l40.IN1
datain[3] => comb.IN1
datain[3] => Do.IN1
datain[3] => comb.IN1
datain[3] => comb.IN0
datain[3] => comb.IN0
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN0
datain[3] => comb.IN0
datain[3] => l04.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN0
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[5] => fo.IN1
datain[5] => comb.IN0
datain[5] => nd1s4.IN0
datain[5] => comb.IN0
datain[5] => comb.IN0
datain[5] => ndos4.IN0
datain[6] => go.IN1
datain[6] => comb.IN1
datain[6] => nd1s4.IN1
datain[6] => comb.IN1
datain[6] => comb.IN1
datain[6] => ndos4.IN1
datain[7] => pdos4.IN1
datain[7] => dataout.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[8] => comb.IN1
datain[8] => pdos6.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
dispin => comb.OUTPUTSELECT
dispin => comb.IN1
dispin => disp6.IN1
dispin => comb.IN1
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dispout <= dispout.DB_MAX_OUTPUT_PORT_TYPE


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec
RESET_N => data_out[0]~reg0.ACLR
RESET_N => data_out[1]~reg0.ACLR
RESET_N => data_out[2]~reg0.ACLR
RESET_N => data_out[3]~reg0.ACLR
RESET_N => data_out[4]~reg0.ACLR
RESET_N => data_out[5]~reg0.ACLR
RESET_N => data_out[6]~reg0.ACLR
RESET_N => data_out[7]~reg0.ACLR
RESET_N => data_out[8]~reg0.ACLR
RESET_N => data_out[9]~reg0.ACLR
RESET_N => data_out[10]~reg0.ACLR
RESET_N => data_out[11]~reg0.ACLR
RESET_N => data_out[12]~reg0.ACLR
RESET_N => data_out[13]~reg0.ACLR
RESET_N => data_out[14]~reg0.ACLR
RESET_N => data_out[15]~reg0.ACLR
RESET_N => data_in_buf_0[9].ENA
RESET_N => data_in_buf_0[8].ENA
RESET_N => data_in_buf_0[7].ENA
RESET_N => data_in_buf_0[6].ENA
RESET_N => data_in_buf_0[5].ENA
RESET_N => data_in_buf_0[4].ENA
RESET_N => data_in_buf_0[3].ENA
RESET_N => data_in_buf_0[2].ENA
RESET_N => data_in_buf_0[1].ENA
RESET_N => data_in_buf_0[0].ENA
RESET_N => data_in_buf_1[9].ENA
RESET_N => data_in_buf_1[8].ENA
RESET_N => data_in_buf_1[7].ENA
RESET_N => data_in_buf_1[6].ENA
RESET_N => data_in_buf_1[5].ENA
RESET_N => data_in_buf_1[4].ENA
RESET_N => data_in_buf_1[3].ENA
RESET_N => data_in_buf_1[2].ENA
RESET_N => data_in_buf_1[1].ENA
RESET_N => data_in_buf_1[0].ENA
RESET_N => disp_out[1]~reg0.ENA
RESET_N => disp_out[0]~reg0.ENA
CLK => disp_out[0]~reg0.CLK
CLK => disp_out[1]~reg0.CLK
CLK => data_in_buf_1[0].CLK
CLK => data_in_buf_1[1].CLK
CLK => data_in_buf_1[2].CLK
CLK => data_in_buf_1[3].CLK
CLK => data_in_buf_1[4].CLK
CLK => data_in_buf_1[5].CLK
CLK => data_in_buf_1[6].CLK
CLK => data_in_buf_1[7].CLK
CLK => data_in_buf_1[8].CLK
CLK => data_in_buf_1[9].CLK
CLK => data_in_buf_0[0].CLK
CLK => data_in_buf_0[1].CLK
CLK => data_in_buf_0[2].CLK
CLK => data_in_buf_0[3].CLK
CLK => data_in_buf_0[4].CLK
CLK => data_in_buf_0[5].CLK
CLK => data_in_buf_0[6].CLK
CLK => data_in_buf_0[7].CLK
CLK => data_in_buf_0[8].CLK
CLK => data_in_buf_0[9].CLK
CLK => data_out[0]~reg0.CLK
CLK => data_out[1]~reg0.CLK
CLK => data_out[2]~reg0.CLK
CLK => data_out[3]~reg0.CLK
CLK => data_out[4]~reg0.CLK
CLK => data_out[5]~reg0.CLK
CLK => data_out[6]~reg0.CLK
CLK => data_out[7]~reg0.CLK
CLK => data_out[8]~reg0.CLK
CLK => data_out[9]~reg0.CLK
CLK => data_out[10]~reg0.CLK
CLK => data_out[11]~reg0.CLK
CLK => data_out[12]~reg0.CLK
CLK => data_out[13]~reg0.CLK
CLK => data_out[14]~reg0.CLK
CLK => data_out[15]~reg0.CLK
data_in[0] => data_in_buf_0[0].DATAIN
data_in[1] => data_in_buf_0[1].DATAIN
data_in[2] => data_in_buf_0[2].DATAIN
data_in[3] => data_in_buf_0[3].DATAIN
data_in[4] => data_in_buf_0[4].DATAIN
data_in[5] => data_in_buf_0[5].DATAIN
data_in[6] => data_in_buf_0[6].DATAIN
data_in[7] => data_in_buf_0[7].DATAIN
data_in[8] => data_in_buf_0[8].DATAIN
data_in[9] => data_in_buf_0[9].DATAIN
data_in[10] => data_in_buf_1[0].DATAIN
data_in[11] => data_in_buf_1[1].DATAIN
data_in[12] => data_in_buf_1[2].DATAIN
data_in[13] => data_in_buf_1[3].DATAIN
data_in[14] => data_in_buf_1[4].DATAIN
data_in[15] => data_in_buf_1[5].DATAIN
data_in[16] => data_in_buf_1[6].DATAIN
data_in[17] => data_in_buf_1[7].DATAIN
data_in[18] => data_in_buf_1[8].DATAIN
data_in[19] => data_in_buf_1[9].DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_out[0] <= disp_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_out[1] <= disp_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
code_err[0] <= decode_v:decoder_0.code_err
code_err[1] <= decode_v:decoder_1.code_err
disp_err[0] <= decode_v:decoder_0.disp_err
disp_err[1] <= decode_v:decoder_1.disp_err


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|decode_v:decoder_0
datain[0] => comb.IN0
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN0
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[2] => comb.IN0
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN0
datain[2] => comb.IN0
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[4] => comb.IN0
datain[4] => comb.IN0
datain[4] => comb.IN1
datain[4] => comb.IN0
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => p13en.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[5] => comb.IN1
datain[5] => comb.IN1
datain[5] => p31i.IN1
datain[5] => p13dei.IN1
datain[5] => comb.IN1
datain[5] => abei.IN1
datain[5] => comb.IN1
datain[5] => comb.IN1
datain[5] => comb.IN1
datain[5] => comb.IN1
datain[5] => cndnenin.IN1
datain[5] => anbnenin.IN1
datain[5] => p13in.IN1
datain[6] => comb.IN0
datain[6] => comb.IN1
datain[6] => comb.IN0
datain[6] => comb.IN0
datain[6] => comb.IN0
datain[6] => comb.IN0
datain[6] => comb.IN0
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN0
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN0
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[8] => comb.IN0
datain[8] => comb.IN0
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN0
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN0
datain[8] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
dispin => comb.IN1
dispin => disp6a2.IN1
dispin => disp6a0.IN1
dataout[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dispout <= comb.DB_MAX_OUTPUT_PORT_TYPE
code_err <= <GND>
disp_err <= <GND>


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|decode_v:decoder_1
datain[0] => comb.IN0
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN0
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[2] => comb.IN0
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN0
datain[2] => comb.IN0
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[4] => comb.IN0
datain[4] => comb.IN0
datain[4] => comb.IN1
datain[4] => comb.IN0
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => p13en.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[5] => comb.IN1
datain[5] => comb.IN1
datain[5] => p31i.IN1
datain[5] => p13dei.IN1
datain[5] => comb.IN1
datain[5] => abei.IN1
datain[5] => comb.IN1
datain[5] => comb.IN1
datain[5] => comb.IN1
datain[5] => comb.IN1
datain[5] => cndnenin.IN1
datain[5] => anbnenin.IN1
datain[5] => p13in.IN1
datain[6] => comb.IN0
datain[6] => comb.IN1
datain[6] => comb.IN0
datain[6] => comb.IN0
datain[6] => comb.IN0
datain[6] => comb.IN0
datain[6] => comb.IN0
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN0
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN0
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[8] => comb.IN0
datain[8] => comb.IN0
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN0
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN0
datain[8] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
dispin => comb.IN1
dispin => disp6a2.IN1
dispin => disp6a0.IN1
dataout[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dispout <= comb.DB_MAX_OUTPUT_PORT_TYPE
code_err <= <GND>
disp_err <= <GND>


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:1:dec
RESET_N => data_out[0]~reg0.ACLR
RESET_N => data_out[1]~reg0.ACLR
RESET_N => data_out[2]~reg0.ACLR
RESET_N => data_out[3]~reg0.ACLR
RESET_N => data_out[4]~reg0.ACLR
RESET_N => data_out[5]~reg0.ACLR
RESET_N => data_out[6]~reg0.ACLR
RESET_N => data_out[7]~reg0.ACLR
RESET_N => data_out[8]~reg0.ACLR
RESET_N => data_out[9]~reg0.ACLR
RESET_N => data_out[10]~reg0.ACLR
RESET_N => data_out[11]~reg0.ACLR
RESET_N => data_out[12]~reg0.ACLR
RESET_N => data_out[13]~reg0.ACLR
RESET_N => data_out[14]~reg0.ACLR
RESET_N => data_out[15]~reg0.ACLR
RESET_N => data_in_buf_0[9].ENA
RESET_N => data_in_buf_0[8].ENA
RESET_N => data_in_buf_0[7].ENA
RESET_N => data_in_buf_0[6].ENA
RESET_N => data_in_buf_0[5].ENA
RESET_N => data_in_buf_0[4].ENA
RESET_N => data_in_buf_0[3].ENA
RESET_N => data_in_buf_0[2].ENA
RESET_N => data_in_buf_0[1].ENA
RESET_N => data_in_buf_0[0].ENA
RESET_N => data_in_buf_1[9].ENA
RESET_N => data_in_buf_1[8].ENA
RESET_N => data_in_buf_1[7].ENA
RESET_N => data_in_buf_1[6].ENA
RESET_N => data_in_buf_1[5].ENA
RESET_N => data_in_buf_1[4].ENA
RESET_N => data_in_buf_1[3].ENA
RESET_N => data_in_buf_1[2].ENA
RESET_N => data_in_buf_1[1].ENA
RESET_N => data_in_buf_1[0].ENA
RESET_N => disp_out[1]~reg0.ENA
RESET_N => disp_out[0]~reg0.ENA
CLK => disp_out[0]~reg0.CLK
CLK => disp_out[1]~reg0.CLK
CLK => data_in_buf_1[0].CLK
CLK => data_in_buf_1[1].CLK
CLK => data_in_buf_1[2].CLK
CLK => data_in_buf_1[3].CLK
CLK => data_in_buf_1[4].CLK
CLK => data_in_buf_1[5].CLK
CLK => data_in_buf_1[6].CLK
CLK => data_in_buf_1[7].CLK
CLK => data_in_buf_1[8].CLK
CLK => data_in_buf_1[9].CLK
CLK => data_in_buf_0[0].CLK
CLK => data_in_buf_0[1].CLK
CLK => data_in_buf_0[2].CLK
CLK => data_in_buf_0[3].CLK
CLK => data_in_buf_0[4].CLK
CLK => data_in_buf_0[5].CLK
CLK => data_in_buf_0[6].CLK
CLK => data_in_buf_0[7].CLK
CLK => data_in_buf_0[8].CLK
CLK => data_in_buf_0[9].CLK
CLK => data_out[0]~reg0.CLK
CLK => data_out[1]~reg0.CLK
CLK => data_out[2]~reg0.CLK
CLK => data_out[3]~reg0.CLK
CLK => data_out[4]~reg0.CLK
CLK => data_out[5]~reg0.CLK
CLK => data_out[6]~reg0.CLK
CLK => data_out[7]~reg0.CLK
CLK => data_out[8]~reg0.CLK
CLK => data_out[9]~reg0.CLK
CLK => data_out[10]~reg0.CLK
CLK => data_out[11]~reg0.CLK
CLK => data_out[12]~reg0.CLK
CLK => data_out[13]~reg0.CLK
CLK => data_out[14]~reg0.CLK
CLK => data_out[15]~reg0.CLK
data_in[0] => data_in_buf_0[0].DATAIN
data_in[1] => data_in_buf_0[1].DATAIN
data_in[2] => data_in_buf_0[2].DATAIN
data_in[3] => data_in_buf_0[3].DATAIN
data_in[4] => data_in_buf_0[4].DATAIN
data_in[5] => data_in_buf_0[5].DATAIN
data_in[6] => data_in_buf_0[6].DATAIN
data_in[7] => data_in_buf_0[7].DATAIN
data_in[8] => data_in_buf_0[8].DATAIN
data_in[9] => data_in_buf_0[9].DATAIN
data_in[10] => data_in_buf_1[0].DATAIN
data_in[11] => data_in_buf_1[1].DATAIN
data_in[12] => data_in_buf_1[2].DATAIN
data_in[13] => data_in_buf_1[3].DATAIN
data_in[14] => data_in_buf_1[4].DATAIN
data_in[15] => data_in_buf_1[5].DATAIN
data_in[16] => data_in_buf_1[6].DATAIN
data_in[17] => data_in_buf_1[7].DATAIN
data_in[18] => data_in_buf_1[8].DATAIN
data_in[19] => data_in_buf_1[9].DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_out[0] <= disp_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_out[1] <= disp_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
code_err[0] <= decode_v:decoder_0.code_err
code_err[1] <= decode_v:decoder_1.code_err
disp_err[0] <= decode_v:decoder_0.disp_err
disp_err[1] <= decode_v:decoder_1.disp_err


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:1:dec|decode_v:decoder_0
datain[0] => comb.IN0
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN0
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[2] => comb.IN0
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN0
datain[2] => comb.IN0
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[4] => comb.IN0
datain[4] => comb.IN0
datain[4] => comb.IN1
datain[4] => comb.IN0
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => p13en.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[5] => comb.IN1
datain[5] => comb.IN1
datain[5] => p31i.IN1
datain[5] => p13dei.IN1
datain[5] => comb.IN1
datain[5] => abei.IN1
datain[5] => comb.IN1
datain[5] => comb.IN1
datain[5] => comb.IN1
datain[5] => comb.IN1
datain[5] => cndnenin.IN1
datain[5] => anbnenin.IN1
datain[5] => p13in.IN1
datain[6] => comb.IN0
datain[6] => comb.IN1
datain[6] => comb.IN0
datain[6] => comb.IN0
datain[6] => comb.IN0
datain[6] => comb.IN0
datain[6] => comb.IN0
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN0
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN0
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[8] => comb.IN0
datain[8] => comb.IN0
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN0
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN0
datain[8] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
dispin => comb.IN1
dispin => disp6a2.IN1
dispin => disp6a0.IN1
dataout[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dispout <= comb.DB_MAX_OUTPUT_PORT_TYPE
code_err <= <GND>
disp_err <= <GND>


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:1:dec|decode_v:decoder_1
datain[0] => comb.IN0
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN0
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[2] => comb.IN0
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN0
datain[2] => comb.IN0
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[4] => comb.IN0
datain[4] => comb.IN0
datain[4] => comb.IN1
datain[4] => comb.IN0
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => p13en.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[5] => comb.IN1
datain[5] => comb.IN1
datain[5] => p31i.IN1
datain[5] => p13dei.IN1
datain[5] => comb.IN1
datain[5] => abei.IN1
datain[5] => comb.IN1
datain[5] => comb.IN1
datain[5] => comb.IN1
datain[5] => comb.IN1
datain[5] => cndnenin.IN1
datain[5] => anbnenin.IN1
datain[5] => p13in.IN1
datain[6] => comb.IN0
datain[6] => comb.IN1
datain[6] => comb.IN0
datain[6] => comb.IN0
datain[6] => comb.IN0
datain[6] => comb.IN0
datain[6] => comb.IN0
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN0
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN0
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[8] => comb.IN0
datain[8] => comb.IN0
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN0
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN0
datain[8] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
dispin => comb.IN1
dispin => disp6a2.IN1
dispin => disp6a0.IN1
dataout[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dispout <= comb.DB_MAX_OUTPUT_PORT_TYPE
code_err <= <GND>
disp_err <= <GND>


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:2:dec
RESET_N => data_out[0]~reg0.ACLR
RESET_N => data_out[1]~reg0.ACLR
RESET_N => data_out[2]~reg0.ACLR
RESET_N => data_out[3]~reg0.ACLR
RESET_N => data_out[4]~reg0.ACLR
RESET_N => data_out[5]~reg0.ACLR
RESET_N => data_out[6]~reg0.ACLR
RESET_N => data_out[7]~reg0.ACLR
RESET_N => data_out[8]~reg0.ACLR
RESET_N => data_out[9]~reg0.ACLR
RESET_N => data_out[10]~reg0.ACLR
RESET_N => data_out[11]~reg0.ACLR
RESET_N => data_out[12]~reg0.ACLR
RESET_N => data_out[13]~reg0.ACLR
RESET_N => data_out[14]~reg0.ACLR
RESET_N => data_out[15]~reg0.ACLR
RESET_N => data_in_buf_0[9].ENA
RESET_N => data_in_buf_0[8].ENA
RESET_N => data_in_buf_0[7].ENA
RESET_N => data_in_buf_0[6].ENA
RESET_N => data_in_buf_0[5].ENA
RESET_N => data_in_buf_0[4].ENA
RESET_N => data_in_buf_0[3].ENA
RESET_N => data_in_buf_0[2].ENA
RESET_N => data_in_buf_0[1].ENA
RESET_N => data_in_buf_0[0].ENA
RESET_N => data_in_buf_1[9].ENA
RESET_N => data_in_buf_1[8].ENA
RESET_N => data_in_buf_1[7].ENA
RESET_N => data_in_buf_1[6].ENA
RESET_N => data_in_buf_1[5].ENA
RESET_N => data_in_buf_1[4].ENA
RESET_N => data_in_buf_1[3].ENA
RESET_N => data_in_buf_1[2].ENA
RESET_N => data_in_buf_1[1].ENA
RESET_N => data_in_buf_1[0].ENA
RESET_N => disp_out[1]~reg0.ENA
RESET_N => disp_out[0]~reg0.ENA
CLK => disp_out[0]~reg0.CLK
CLK => disp_out[1]~reg0.CLK
CLK => data_in_buf_1[0].CLK
CLK => data_in_buf_1[1].CLK
CLK => data_in_buf_1[2].CLK
CLK => data_in_buf_1[3].CLK
CLK => data_in_buf_1[4].CLK
CLK => data_in_buf_1[5].CLK
CLK => data_in_buf_1[6].CLK
CLK => data_in_buf_1[7].CLK
CLK => data_in_buf_1[8].CLK
CLK => data_in_buf_1[9].CLK
CLK => data_in_buf_0[0].CLK
CLK => data_in_buf_0[1].CLK
CLK => data_in_buf_0[2].CLK
CLK => data_in_buf_0[3].CLK
CLK => data_in_buf_0[4].CLK
CLK => data_in_buf_0[5].CLK
CLK => data_in_buf_0[6].CLK
CLK => data_in_buf_0[7].CLK
CLK => data_in_buf_0[8].CLK
CLK => data_in_buf_0[9].CLK
CLK => data_out[0]~reg0.CLK
CLK => data_out[1]~reg0.CLK
CLK => data_out[2]~reg0.CLK
CLK => data_out[3]~reg0.CLK
CLK => data_out[4]~reg0.CLK
CLK => data_out[5]~reg0.CLK
CLK => data_out[6]~reg0.CLK
CLK => data_out[7]~reg0.CLK
CLK => data_out[8]~reg0.CLK
CLK => data_out[9]~reg0.CLK
CLK => data_out[10]~reg0.CLK
CLK => data_out[11]~reg0.CLK
CLK => data_out[12]~reg0.CLK
CLK => data_out[13]~reg0.CLK
CLK => data_out[14]~reg0.CLK
CLK => data_out[15]~reg0.CLK
data_in[0] => data_in_buf_0[0].DATAIN
data_in[1] => data_in_buf_0[1].DATAIN
data_in[2] => data_in_buf_0[2].DATAIN
data_in[3] => data_in_buf_0[3].DATAIN
data_in[4] => data_in_buf_0[4].DATAIN
data_in[5] => data_in_buf_0[5].DATAIN
data_in[6] => data_in_buf_0[6].DATAIN
data_in[7] => data_in_buf_0[7].DATAIN
data_in[8] => data_in_buf_0[8].DATAIN
data_in[9] => data_in_buf_0[9].DATAIN
data_in[10] => data_in_buf_1[0].DATAIN
data_in[11] => data_in_buf_1[1].DATAIN
data_in[12] => data_in_buf_1[2].DATAIN
data_in[13] => data_in_buf_1[3].DATAIN
data_in[14] => data_in_buf_1[4].DATAIN
data_in[15] => data_in_buf_1[5].DATAIN
data_in[16] => data_in_buf_1[6].DATAIN
data_in[17] => data_in_buf_1[7].DATAIN
data_in[18] => data_in_buf_1[8].DATAIN
data_in[19] => data_in_buf_1[9].DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_out[0] <= disp_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_out[1] <= disp_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
code_err[0] <= decode_v:decoder_0.code_err
code_err[1] <= decode_v:decoder_1.code_err
disp_err[0] <= decode_v:decoder_0.disp_err
disp_err[1] <= decode_v:decoder_1.disp_err


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:2:dec|decode_v:decoder_0
datain[0] => comb.IN0
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN0
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[2] => comb.IN0
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN0
datain[2] => comb.IN0
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[4] => comb.IN0
datain[4] => comb.IN0
datain[4] => comb.IN1
datain[4] => comb.IN0
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => p13en.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[5] => comb.IN1
datain[5] => comb.IN1
datain[5] => p31i.IN1
datain[5] => p13dei.IN1
datain[5] => comb.IN1
datain[5] => abei.IN1
datain[5] => comb.IN1
datain[5] => comb.IN1
datain[5] => comb.IN1
datain[5] => comb.IN1
datain[5] => cndnenin.IN1
datain[5] => anbnenin.IN1
datain[5] => p13in.IN1
datain[6] => comb.IN0
datain[6] => comb.IN1
datain[6] => comb.IN0
datain[6] => comb.IN0
datain[6] => comb.IN0
datain[6] => comb.IN0
datain[6] => comb.IN0
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN0
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN0
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[8] => comb.IN0
datain[8] => comb.IN0
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN0
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN0
datain[8] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
dispin => comb.IN1
dispin => disp6a2.IN1
dispin => disp6a0.IN1
dataout[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dispout <= comb.DB_MAX_OUTPUT_PORT_TYPE
code_err <= <GND>
disp_err <= <GND>


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:2:dec|decode_v:decoder_1
datain[0] => comb.IN0
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN0
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[2] => comb.IN0
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN0
datain[2] => comb.IN0
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[4] => comb.IN0
datain[4] => comb.IN0
datain[4] => comb.IN1
datain[4] => comb.IN0
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => p13en.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[5] => comb.IN1
datain[5] => comb.IN1
datain[5] => p31i.IN1
datain[5] => p13dei.IN1
datain[5] => comb.IN1
datain[5] => abei.IN1
datain[5] => comb.IN1
datain[5] => comb.IN1
datain[5] => comb.IN1
datain[5] => comb.IN1
datain[5] => cndnenin.IN1
datain[5] => anbnenin.IN1
datain[5] => p13in.IN1
datain[6] => comb.IN0
datain[6] => comb.IN1
datain[6] => comb.IN0
datain[6] => comb.IN0
datain[6] => comb.IN0
datain[6] => comb.IN0
datain[6] => comb.IN0
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN0
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN0
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[8] => comb.IN0
datain[8] => comb.IN0
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN0
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN0
datain[8] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
dispin => comb.IN1
dispin => disp6a2.IN1
dispin => disp6a0.IN1
dataout[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dispout <= comb.DB_MAX_OUTPUT_PORT_TYPE
code_err <= <GND>
disp_err <= <GND>


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:3:dec
RESET_N => data_out[0]~reg0.ACLR
RESET_N => data_out[1]~reg0.ACLR
RESET_N => data_out[2]~reg0.ACLR
RESET_N => data_out[3]~reg0.ACLR
RESET_N => data_out[4]~reg0.ACLR
RESET_N => data_out[5]~reg0.ACLR
RESET_N => data_out[6]~reg0.ACLR
RESET_N => data_out[7]~reg0.ACLR
RESET_N => data_out[8]~reg0.ACLR
RESET_N => data_out[9]~reg0.ACLR
RESET_N => data_out[10]~reg0.ACLR
RESET_N => data_out[11]~reg0.ACLR
RESET_N => data_out[12]~reg0.ACLR
RESET_N => data_out[13]~reg0.ACLR
RESET_N => data_out[14]~reg0.ACLR
RESET_N => data_out[15]~reg0.ACLR
RESET_N => data_in_buf_0[9].ENA
RESET_N => data_in_buf_0[8].ENA
RESET_N => data_in_buf_0[7].ENA
RESET_N => data_in_buf_0[6].ENA
RESET_N => data_in_buf_0[5].ENA
RESET_N => data_in_buf_0[4].ENA
RESET_N => data_in_buf_0[3].ENA
RESET_N => data_in_buf_0[2].ENA
RESET_N => data_in_buf_0[1].ENA
RESET_N => data_in_buf_0[0].ENA
RESET_N => data_in_buf_1[9].ENA
RESET_N => data_in_buf_1[8].ENA
RESET_N => data_in_buf_1[7].ENA
RESET_N => data_in_buf_1[6].ENA
RESET_N => data_in_buf_1[5].ENA
RESET_N => data_in_buf_1[4].ENA
RESET_N => data_in_buf_1[3].ENA
RESET_N => data_in_buf_1[2].ENA
RESET_N => data_in_buf_1[1].ENA
RESET_N => data_in_buf_1[0].ENA
RESET_N => disp_out[1]~reg0.ENA
RESET_N => disp_out[0]~reg0.ENA
CLK => disp_out[0]~reg0.CLK
CLK => disp_out[1]~reg0.CLK
CLK => data_in_buf_1[0].CLK
CLK => data_in_buf_1[1].CLK
CLK => data_in_buf_1[2].CLK
CLK => data_in_buf_1[3].CLK
CLK => data_in_buf_1[4].CLK
CLK => data_in_buf_1[5].CLK
CLK => data_in_buf_1[6].CLK
CLK => data_in_buf_1[7].CLK
CLK => data_in_buf_1[8].CLK
CLK => data_in_buf_1[9].CLK
CLK => data_in_buf_0[0].CLK
CLK => data_in_buf_0[1].CLK
CLK => data_in_buf_0[2].CLK
CLK => data_in_buf_0[3].CLK
CLK => data_in_buf_0[4].CLK
CLK => data_in_buf_0[5].CLK
CLK => data_in_buf_0[6].CLK
CLK => data_in_buf_0[7].CLK
CLK => data_in_buf_0[8].CLK
CLK => data_in_buf_0[9].CLK
CLK => data_out[0]~reg0.CLK
CLK => data_out[1]~reg0.CLK
CLK => data_out[2]~reg0.CLK
CLK => data_out[3]~reg0.CLK
CLK => data_out[4]~reg0.CLK
CLK => data_out[5]~reg0.CLK
CLK => data_out[6]~reg0.CLK
CLK => data_out[7]~reg0.CLK
CLK => data_out[8]~reg0.CLK
CLK => data_out[9]~reg0.CLK
CLK => data_out[10]~reg0.CLK
CLK => data_out[11]~reg0.CLK
CLK => data_out[12]~reg0.CLK
CLK => data_out[13]~reg0.CLK
CLK => data_out[14]~reg0.CLK
CLK => data_out[15]~reg0.CLK
data_in[0] => data_in_buf_0[0].DATAIN
data_in[1] => data_in_buf_0[1].DATAIN
data_in[2] => data_in_buf_0[2].DATAIN
data_in[3] => data_in_buf_0[3].DATAIN
data_in[4] => data_in_buf_0[4].DATAIN
data_in[5] => data_in_buf_0[5].DATAIN
data_in[6] => data_in_buf_0[6].DATAIN
data_in[7] => data_in_buf_0[7].DATAIN
data_in[8] => data_in_buf_0[8].DATAIN
data_in[9] => data_in_buf_0[9].DATAIN
data_in[10] => data_in_buf_1[0].DATAIN
data_in[11] => data_in_buf_1[1].DATAIN
data_in[12] => data_in_buf_1[2].DATAIN
data_in[13] => data_in_buf_1[3].DATAIN
data_in[14] => data_in_buf_1[4].DATAIN
data_in[15] => data_in_buf_1[5].DATAIN
data_in[16] => data_in_buf_1[6].DATAIN
data_in[17] => data_in_buf_1[7].DATAIN
data_in[18] => data_in_buf_1[8].DATAIN
data_in[19] => data_in_buf_1[9].DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_out[0] <= disp_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_out[1] <= disp_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
code_err[0] <= decode_v:decoder_0.code_err
code_err[1] <= decode_v:decoder_1.code_err
disp_err[0] <= decode_v:decoder_0.disp_err
disp_err[1] <= decode_v:decoder_1.disp_err


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:3:dec|decode_v:decoder_0
datain[0] => comb.IN0
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN0
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[2] => comb.IN0
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN0
datain[2] => comb.IN0
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[4] => comb.IN0
datain[4] => comb.IN0
datain[4] => comb.IN1
datain[4] => comb.IN0
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => p13en.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[5] => comb.IN1
datain[5] => comb.IN1
datain[5] => p31i.IN1
datain[5] => p13dei.IN1
datain[5] => comb.IN1
datain[5] => abei.IN1
datain[5] => comb.IN1
datain[5] => comb.IN1
datain[5] => comb.IN1
datain[5] => comb.IN1
datain[5] => cndnenin.IN1
datain[5] => anbnenin.IN1
datain[5] => p13in.IN1
datain[6] => comb.IN0
datain[6] => comb.IN1
datain[6] => comb.IN0
datain[6] => comb.IN0
datain[6] => comb.IN0
datain[6] => comb.IN0
datain[6] => comb.IN0
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN0
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN0
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[8] => comb.IN0
datain[8] => comb.IN0
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN0
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN0
datain[8] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
dispin => comb.IN1
dispin => disp6a2.IN1
dispin => disp6a0.IN1
dataout[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dispout <= comb.DB_MAX_OUTPUT_PORT_TYPE
code_err <= <GND>
disp_err <= <GND>


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:3:dec|decode_v:decoder_1
datain[0] => comb.IN0
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN0
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[0] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[1] => comb.IN1
datain[2] => comb.IN0
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN0
datain[2] => comb.IN0
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[2] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[3] => comb.IN1
datain[4] => comb.IN0
datain[4] => comb.IN0
datain[4] => comb.IN1
datain[4] => comb.IN0
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[4] => p13en.IN1
datain[4] => comb.IN1
datain[4] => comb.IN1
datain[5] => comb.IN1
datain[5] => comb.IN1
datain[5] => p31i.IN1
datain[5] => p13dei.IN1
datain[5] => comb.IN1
datain[5] => abei.IN1
datain[5] => comb.IN1
datain[5] => comb.IN1
datain[5] => comb.IN1
datain[5] => comb.IN1
datain[5] => cndnenin.IN1
datain[5] => anbnenin.IN1
datain[5] => p13in.IN1
datain[6] => comb.IN0
datain[6] => comb.IN1
datain[6] => comb.IN0
datain[6] => comb.IN0
datain[6] => comb.IN0
datain[6] => comb.IN0
datain[6] => comb.IN0
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN0
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[7] => comb.IN0
datain[7] => comb.IN1
datain[7] => comb.IN1
datain[8] => comb.IN0
datain[8] => comb.IN0
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN0
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN1
datain[8] => comb.IN0
datain[8] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
datain[9] => comb.IN1
dispin => comb.IN1
dispin => disp6a2.IN1
dispin => disp6a0.IN1
dataout[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dispout <= comb.DB_MAX_OUTPUT_PORT_TYPE
code_err <= <GND>
disp_err <= <GND>


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|reset_ctrl:rst_ctrl
Reset_n => align_en_r.ACLR
Reset_n => XCVR_rst_out_r.PRESET
Reset_n => lane_up_r.ACLR
Reset_n => align_en~reg0.ACLR
Reset_n => XCVR_rst_out~reg0.PRESET
Reset_n => lane_up~reg0.ACLR
Reset_n => \lane_up_FSM:comma_align_cnt[0].ACLR
Reset_n => \lane_up_FSM:comma_align_cnt[1].ACLR
Reset_n => \lane_up_FSM:comma_align_cnt[2].ACLR
Reset_n => \lane_up_FSM:comma_align_cnt[3].ACLR
Reset_n => \lane_up_FSM:comma_align_cnt[4].ACLR
Reset_n => \lane_up_FSM:comma_align_cnt[5].ACLR
Reset_n => \lane_up_FSM:comma_align_cnt[6].ACLR
Reset_n => \lane_up_FSM:comma_align_cnt[7].ACLR
Reset_n => \lane_up_FSM:locked_cnt[0].ACLR
Reset_n => \lane_up_FSM:locked_cnt[1].ACLR
Reset_n => \lane_up_FSM:locked_cnt[2].ACLR
Reset_n => \lane_up_FSM:locked_cnt[3].ACLR
Reset_n => \lane_up_FSM:locked_cnt[4].ACLR
Reset_n => \lane_up_FSM:locked_cnt[5].ACLR
Reset_n => \lane_up_FSM:locked_cnt[6].ACLR
Reset_n => \lane_up_FSM:locked_cnt[7].ACLR
Reset_n => \lane_up_FSM:locked_cnt[8].ACLR
Reset_n => \lane_up_FSM:locked_cnt[9].ACLR
Reset_n => \lane_up_FSM:locked_cnt[10].ACLR
Reset_n => \lane_up_FSM:locked_cnt[11].ACLR
Reset_n => \lane_up_FSM:locked_cnt[12].ACLR
Reset_n => \lane_up_FSM:locked_cnt[13].ACLR
Reset_n => \lane_up_FSM:locked_cnt[14].ACLR
Reset_n => \lane_up_FSM:locked_cnt[15].ACLR
Reset_n => \lane_up_FSM:power_on_cnt[0].ACLR
Reset_n => \lane_up_FSM:power_on_cnt[1].ACLR
Reset_n => \lane_up_FSM:power_on_cnt[2].ACLR
Reset_n => \lane_up_FSM:power_on_cnt[3].ACLR
Reset_n => \lane_up_FSM:power_on_cnt[4].ACLR
Reset_n => \lane_up_FSM:power_on_cnt[5].ACLR
Reset_n => \lane_up_FSM:power_on_cnt[6].ACLR
Reset_n => \lane_up_FSM:power_on_cnt[7].ACLR
Reset_n => \lane_up_FSM:power_on_cnt[8].ACLR
Reset_n => \lane_up_FSM:power_on_cnt[9].ACLR
Reset_n => \lane_up_FSM:power_on_cnt[10].ACLR
Reset_n => \lane_up_FSM:power_on_cnt[11].ACLR
Reset_n => \lane_up_FSM:power_on_cnt[12].ACLR
Reset_n => \lane_up_FSM:power_on_cnt[13].ACLR
Reset_n => \lane_up_FSM:power_on_cnt[14].ACLR
Reset_n => \lane_up_FSM:power_on_cnt[15].ACLR
Reset_n => lane_up_status~3.DATAIN
Reset_n => rst_ip_done.ENA
Reset_n => \lane_up_FSM:pre_lane_up_cnt[7].ENA
Reset_n => \lane_up_FSM:pre_lane_up_cnt[6].ENA
Reset_n => \lane_up_FSM:pre_lane_up_cnt[5].ENA
Reset_n => \lane_up_FSM:pre_lane_up_cnt[4].ENA
Reset_n => \lane_up_FSM:pre_lane_up_cnt[3].ENA
Reset_n => \lane_up_FSM:pre_lane_up_cnt[2].ENA
Reset_n => \lane_up_FSM:pre_lane_up_cnt[1].ENA
Reset_n => \lane_up_FSM:pre_lane_up_cnt[0].ENA
INIT_CLK => rst_ip_done.CLK
INIT_CLK => align_en_r.CLK
INIT_CLK => XCVR_rst_out_r.CLK
INIT_CLK => lane_up_r.CLK
INIT_CLK => align_en~reg0.CLK
INIT_CLK => XCVR_rst_out~reg0.CLK
INIT_CLK => lane_up~reg0.CLK
INIT_CLK => \lane_up_FSM:pre_lane_up_cnt[0].CLK
INIT_CLK => \lane_up_FSM:pre_lane_up_cnt[1].CLK
INIT_CLK => \lane_up_FSM:pre_lane_up_cnt[2].CLK
INIT_CLK => \lane_up_FSM:pre_lane_up_cnt[3].CLK
INIT_CLK => \lane_up_FSM:pre_lane_up_cnt[4].CLK
INIT_CLK => \lane_up_FSM:pre_lane_up_cnt[5].CLK
INIT_CLK => \lane_up_FSM:pre_lane_up_cnt[6].CLK
INIT_CLK => \lane_up_FSM:pre_lane_up_cnt[7].CLK
INIT_CLK => \lane_up_FSM:comma_align_cnt[0].CLK
INIT_CLK => \lane_up_FSM:comma_align_cnt[1].CLK
INIT_CLK => \lane_up_FSM:comma_align_cnt[2].CLK
INIT_CLK => \lane_up_FSM:comma_align_cnt[3].CLK
INIT_CLK => \lane_up_FSM:comma_align_cnt[4].CLK
INIT_CLK => \lane_up_FSM:comma_align_cnt[5].CLK
INIT_CLK => \lane_up_FSM:comma_align_cnt[6].CLK
INIT_CLK => \lane_up_FSM:comma_align_cnt[7].CLK
INIT_CLK => \lane_up_FSM:locked_cnt[0].CLK
INIT_CLK => \lane_up_FSM:locked_cnt[1].CLK
INIT_CLK => \lane_up_FSM:locked_cnt[2].CLK
INIT_CLK => \lane_up_FSM:locked_cnt[3].CLK
INIT_CLK => \lane_up_FSM:locked_cnt[4].CLK
INIT_CLK => \lane_up_FSM:locked_cnt[5].CLK
INIT_CLK => \lane_up_FSM:locked_cnt[6].CLK
INIT_CLK => \lane_up_FSM:locked_cnt[7].CLK
INIT_CLK => \lane_up_FSM:locked_cnt[8].CLK
INIT_CLK => \lane_up_FSM:locked_cnt[9].CLK
INIT_CLK => \lane_up_FSM:locked_cnt[10].CLK
INIT_CLK => \lane_up_FSM:locked_cnt[11].CLK
INIT_CLK => \lane_up_FSM:locked_cnt[12].CLK
INIT_CLK => \lane_up_FSM:locked_cnt[13].CLK
INIT_CLK => \lane_up_FSM:locked_cnt[14].CLK
INIT_CLK => \lane_up_FSM:locked_cnt[15].CLK
INIT_CLK => \lane_up_FSM:power_on_cnt[0].CLK
INIT_CLK => \lane_up_FSM:power_on_cnt[1].CLK
INIT_CLK => \lane_up_FSM:power_on_cnt[2].CLK
INIT_CLK => \lane_up_FSM:power_on_cnt[3].CLK
INIT_CLK => \lane_up_FSM:power_on_cnt[4].CLK
INIT_CLK => \lane_up_FSM:power_on_cnt[5].CLK
INIT_CLK => \lane_up_FSM:power_on_cnt[6].CLK
INIT_CLK => \lane_up_FSM:power_on_cnt[7].CLK
INIT_CLK => \lane_up_FSM:power_on_cnt[8].CLK
INIT_CLK => \lane_up_FSM:power_on_cnt[9].CLK
INIT_CLK => \lane_up_FSM:power_on_cnt[10].CLK
INIT_CLK => \lane_up_FSM:power_on_cnt[11].CLK
INIT_CLK => \lane_up_FSM:power_on_cnt[12].CLK
INIT_CLK => \lane_up_FSM:power_on_cnt[13].CLK
INIT_CLK => \lane_up_FSM:power_on_cnt[14].CLK
INIT_CLK => \lane_up_FSM:power_on_cnt[15].CLK
INIT_CLK => lane_up_status~1.DATAIN
XCVR_rst_out <= XCVR_rst_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
align_en <= align_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
lane_up <= lane_up~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_xcvrRstIp_is_Ready[0] => WideAnd1.IN0
Tx_xcvrRstIp_is_Ready[1] => WideAnd1.IN1
Tx_xcvrRstIp_is_Ready[2] => WideAnd1.IN2
Tx_xcvrRstIp_is_Ready[3] => WideAnd1.IN3
Rx_xcvrRstIp_is_Ready[0] => WideAnd0.IN0
Rx_xcvrRstIp_is_Ready[1] => WideAnd0.IN1
Rx_xcvrRstIp_is_Ready[2] => WideAnd0.IN2
Rx_xcvrRstIp_is_Ready[3] => WideAnd0.IN3
RX_elastic_buf_overflow => error_happen.IN1
rx_sync_status[0][0] => ~NO_FANOUT~
rx_sync_status[0][1] => ~NO_FANOUT~
rx_sync_status[1][0] => ~NO_FANOUT~
rx_sync_status[1][1] => ~NO_FANOUT~
rx_sync_status[2][0] => ~NO_FANOUT~
rx_sync_status[2][1] => ~NO_FANOUT~
rx_sync_status[3][0] => ~NO_FANOUT~
rx_sync_status[3][1] => ~NO_FANOUT~
rx_pattern_detected[0][0] => ~NO_FANOUT~
rx_pattern_detected[0][1] => ~NO_FANOUT~
rx_pattern_detected[1][0] => ~NO_FANOUT~
rx_pattern_detected[1][1] => ~NO_FANOUT~
rx_pattern_detected[2][0] => ~NO_FANOUT~
rx_pattern_detected[2][1] => ~NO_FANOUT~
rx_pattern_detected[3][0] => ~NO_FANOUT~
rx_pattern_detected[3][1] => ~NO_FANOUT~
RX_errdetect[0][0] => WideOr0.IN0
RX_errdetect[0][1] => WideOr0.IN1
RX_errdetect[1][0] => WideOr2.IN0
RX_errdetect[1][1] => WideOr2.IN1
RX_errdetect[2][0] => WideOr4.IN0
RX_errdetect[2][1] => WideOr4.IN1
RX_errdetect[3][0] => WideOr6.IN0
RX_errdetect[3][1] => WideOr6.IN1
RX_disperr[0][0] => WideOr1.IN0
RX_disperr[0][1] => WideOr1.IN1
RX_disperr[1][0] => WideOr3.IN0
RX_disperr[1][1] => WideOr3.IN1
RX_disperr[2][0] => WideOr5.IN0
RX_disperr[2][1] => WideOr5.IN1
RX_disperr[3][0] => WideOr7.IN0
RX_disperr[3][1] => WideOr7.IN1


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG
inclk => clk_buffer_altclkctrl_181_4ev4gqi:altclkctrl_0.inclk
outclk <= clk_buffer_altclkctrl_181_4ev4gqi:altclkctrl_0.outclk


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG|clk_buffer_altclkctrl_181_4ev4gqi:altclkctrl_0
inclk => sub_wire3[0].IN1
outclk <= clk_buffer_altclkctrl_181_4ev4gqi_sub:clk_buffer_altclkctrl_181_4ev4gqi_sub_component.outclk


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG|clk_buffer_altclkctrl_181_4ev4gqi:altclkctrl_0|clk_buffer_altclkctrl_181_4ev4gqi_sub:clk_buffer_altclkctrl_181_4ev4gqi_sub_component
ena => sd1.ENA
inclk[0] => sd1.INCLK
inclk[1] => ~NO_FANOUT~
inclk[2] => ~NO_FANOUT~
inclk[3] => ~NO_FANOUT~
outclk <= sd1.CLK


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_TX_BUFG_loop:1:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG
inclk => clk_buffer_altclkctrl_181_4ev4gqi:altclkctrl_0.inclk
outclk <= clk_buffer_altclkctrl_181_4ev4gqi:altclkctrl_0.outclk


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_TX_BUFG_loop:1:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG|clk_buffer_altclkctrl_181_4ev4gqi:altclkctrl_0
inclk => sub_wire3[0].IN1
outclk <= clk_buffer_altclkctrl_181_4ev4gqi_sub:clk_buffer_altclkctrl_181_4ev4gqi_sub_component.outclk


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_TX_BUFG_loop:1:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG|clk_buffer_altclkctrl_181_4ev4gqi:altclkctrl_0|clk_buffer_altclkctrl_181_4ev4gqi_sub:clk_buffer_altclkctrl_181_4ev4gqi_sub_component
ena => sd1.ENA
inclk[0] => sd1.INCLK
inclk[1] => ~NO_FANOUT~
inclk[2] => ~NO_FANOUT~
inclk[3] => ~NO_FANOUT~
outclk <= sd1.CLK


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_TX_BUFG_loop:2:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG
inclk => clk_buffer_altclkctrl_181_4ev4gqi:altclkctrl_0.inclk
outclk <= clk_buffer_altclkctrl_181_4ev4gqi:altclkctrl_0.outclk


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_TX_BUFG_loop:2:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG|clk_buffer_altclkctrl_181_4ev4gqi:altclkctrl_0
inclk => sub_wire3[0].IN1
outclk <= clk_buffer_altclkctrl_181_4ev4gqi_sub:clk_buffer_altclkctrl_181_4ev4gqi_sub_component.outclk


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_TX_BUFG_loop:2:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG|clk_buffer_altclkctrl_181_4ev4gqi:altclkctrl_0|clk_buffer_altclkctrl_181_4ev4gqi_sub:clk_buffer_altclkctrl_181_4ev4gqi_sub_component
ena => sd1.ENA
inclk[0] => sd1.INCLK
inclk[1] => ~NO_FANOUT~
inclk[2] => ~NO_FANOUT~
inclk[3] => ~NO_FANOUT~
outclk <= sd1.CLK


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_TX_BUFG_loop:3:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG
inclk => clk_buffer_altclkctrl_181_4ev4gqi:altclkctrl_0.inclk
outclk <= clk_buffer_altclkctrl_181_4ev4gqi:altclkctrl_0.outclk


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_TX_BUFG_loop:3:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG|clk_buffer_altclkctrl_181_4ev4gqi:altclkctrl_0
inclk => sub_wire3[0].IN1
outclk <= clk_buffer_altclkctrl_181_4ev4gqi_sub:clk_buffer_altclkctrl_181_4ev4gqi_sub_component.outclk


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_TX_BUFG_loop:3:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG|clk_buffer_altclkctrl_181_4ev4gqi:altclkctrl_0|clk_buffer_altclkctrl_181_4ev4gqi_sub:clk_buffer_altclkctrl_181_4ev4gqi_sub_component
ena => sd1.ENA
inclk[0] => sd1.INCLK
inclk[1] => ~NO_FANOUT~
inclk[2] => ~NO_FANOUT~
inclk[3] => ~NO_FANOUT~
outclk <= sd1.CLK


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG
inclk => clk_buffer_altclkctrl_181_4ev4gqi:altclkctrl_0.inclk
outclk <= clk_buffer_altclkctrl_181_4ev4gqi:altclkctrl_0.outclk


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG|clk_buffer_altclkctrl_181_4ev4gqi:altclkctrl_0
inclk => sub_wire3[0].IN1
outclk <= clk_buffer_altclkctrl_181_4ev4gqi_sub:clk_buffer_altclkctrl_181_4ev4gqi_sub_component.outclk


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_RX_BUFG_loop:0:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG|clk_buffer_altclkctrl_181_4ev4gqi:altclkctrl_0|clk_buffer_altclkctrl_181_4ev4gqi_sub:clk_buffer_altclkctrl_181_4ev4gqi_sub_component
ena => sd1.ENA
inclk[0] => sd1.INCLK
inclk[1] => ~NO_FANOUT~
inclk[2] => ~NO_FANOUT~
inclk[3] => ~NO_FANOUT~
outclk <= sd1.CLK


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_RX_BUFG_loop:1:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG
inclk => clk_buffer_altclkctrl_181_4ev4gqi:altclkctrl_0.inclk
outclk <= clk_buffer_altclkctrl_181_4ev4gqi:altclkctrl_0.outclk


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_RX_BUFG_loop:1:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG|clk_buffer_altclkctrl_181_4ev4gqi:altclkctrl_0
inclk => sub_wire3[0].IN1
outclk <= clk_buffer_altclkctrl_181_4ev4gqi_sub:clk_buffer_altclkctrl_181_4ev4gqi_sub_component.outclk


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_RX_BUFG_loop:1:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG|clk_buffer_altclkctrl_181_4ev4gqi:altclkctrl_0|clk_buffer_altclkctrl_181_4ev4gqi_sub:clk_buffer_altclkctrl_181_4ev4gqi_sub_component
ena => sd1.ENA
inclk[0] => sd1.INCLK
inclk[1] => ~NO_FANOUT~
inclk[2] => ~NO_FANOUT~
inclk[3] => ~NO_FANOUT~
outclk <= sd1.CLK


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_RX_BUFG_loop:2:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG
inclk => clk_buffer_altclkctrl_181_4ev4gqi:altclkctrl_0.inclk
outclk <= clk_buffer_altclkctrl_181_4ev4gqi:altclkctrl_0.outclk


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_RX_BUFG_loop:2:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG|clk_buffer_altclkctrl_181_4ev4gqi:altclkctrl_0
inclk => sub_wire3[0].IN1
outclk <= clk_buffer_altclkctrl_181_4ev4gqi_sub:clk_buffer_altclkctrl_181_4ev4gqi_sub_component.outclk


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_RX_BUFG_loop:2:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG|clk_buffer_altclkctrl_181_4ev4gqi:altclkctrl_0|clk_buffer_altclkctrl_181_4ev4gqi_sub:clk_buffer_altclkctrl_181_4ev4gqi_sub_component
ena => sd1.ENA
inclk[0] => sd1.INCLK
inclk[1] => ~NO_FANOUT~
inclk[2] => ~NO_FANOUT~
inclk[3] => ~NO_FANOUT~
outclk <= sd1.CLK


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_RX_BUFG_loop:3:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG
inclk => clk_buffer_altclkctrl_181_4ev4gqi:altclkctrl_0.inclk
outclk <= clk_buffer_altclkctrl_181_4ev4gqi:altclkctrl_0.outclk


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_RX_BUFG_loop:3:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG|clk_buffer_altclkctrl_181_4ev4gqi:altclkctrl_0
inclk => sub_wire3[0].IN1
outclk <= clk_buffer_altclkctrl_181_4ev4gqi_sub:clk_buffer_altclkctrl_181_4ev4gqi_sub_component.outclk


|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_RX_BUFG_loop:3:xcvr_rx_data_clk_buf_used_assert:gen_RX_BUFG|clk_buffer_altclkctrl_181_4ev4gqi:altclkctrl_0|clk_buffer_altclkctrl_181_4ev4gqi_sub:clk_buffer_altclkctrl_181_4ev4gqi_sub_component
ena => sd1.ENA
inclk[0] => sd1.INCLK
inclk[1] => ~NO_FANOUT~
inclk[2] => ~NO_FANOUT~
inclk[3] => ~NO_FANOUT~
outclk <= sd1.CLK


