

================================================================
== Vitis HLS Report for 'dense_resource_rf_leq_nin_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s'
================================================================
* Date:           Mon Apr 28 17:29:45 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  11.821 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                  Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                    Type                   |
    +---------+---------+----------+----------+-----+-----+-------------------------------------------+
    |       25|       26|  0.750 us|  0.780 us|   25|   25|  loop rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |       25|       25|         2|          1|          1|    25|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 4 [1/1] (1.61ns)   --->   "%br_ln46 = br void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 4 'br' 'br_ln46' <Predicate = true> <Delay = 1.61>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %entry, i1 0, void %MultLoop.split.i, i1 1, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 5 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%w_index3 = phi i5 0, void %entry, i5 %w_index, void %MultLoop.split.i, i5 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 6 'phi' 'w_index3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %w2, i64 666, i64 38, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_91 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9"   --->   Operation 8 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_91' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_92 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8"   --->   Operation 9 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_92' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_93 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7"   --->   Operation 10 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_93' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_94 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6"   --->   Operation 11 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_94' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_95 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5"   --->   Operation 12 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_95' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_96 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4"   --->   Operation 13 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_96' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_97 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3"   --->   Operation 14 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_97' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_98 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2"   --->   Operation 15 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_98' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_99 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1"   --->   Operation 16 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_99' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_100 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig"   --->   Operation 17 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_100' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_42 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14"   --->   Operation 18 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_42' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_43 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13"   --->   Operation 19 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_43' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_44 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12"   --->   Operation 20 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_44' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_45 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11"   --->   Operation 21 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_45' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_46 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10"   --->   Operation 22 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_46' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_47 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9"   --->   Operation 23 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_47' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_48 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8"   --->   Operation 24 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_48' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_49 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7"   --->   Operation 25 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_49' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_50 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6"   --->   Operation 26 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_50' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_51 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5"   --->   Operation 27 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_51' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_52 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4"   --->   Operation 28 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_52' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_53 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3"   --->   Operation 29 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_53' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_54 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2"   --->   Operation 30 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_54' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_55 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1"   --->   Operation 31 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_55' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_56 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed"   --->   Operation 32 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_56' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.61ns)   --->   "%br_ln46 = br void %MultLoop.split.i" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 33 'br' 'br_ln46' <Predicate = (do_init)> <Delay = 1.61>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i5 %w_index3" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 34 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%w2_addr = getelementptr i11 %w2, i64 0, i64 %zext_ln46" [firmware/nnet_utils/nnet_dense_resource.h:59]   --->   Operation 35 'getelementptr' 'w2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (3.25ns)   --->   "%w2_load = load i5 %w2_addr" [firmware/nnet_utils/nnet_dense_resource.h:59]   --->   Operation 36 'load' 'w2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_nP_BRAM">   --->   Core 102 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 25> <ROM>
ST_2 : Operation 37 [1/1] (1.86ns)   --->   "%w_index = add i5 %w_index3, i5 1" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 37 'add' 'w_index' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.86ns)   --->   "%icmp_ln46 = icmp_eq  i5 %w_index3, i5 24" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 38 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %rewind_header, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 39 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %rewind_header"   --->   Operation 40 'br' 'br_ln0' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 11.8>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_57 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 41 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_58 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 42 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_59 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 43 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_60 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 44 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_61 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 45 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_62 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 46 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_63 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 47 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_64 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 48 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_65 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 49 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_66 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 50 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_67 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 51 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_68 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 52 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_69 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 53 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_70 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 54 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_71 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 55 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_101 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 56 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_102 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 57 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_103 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 58 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_104 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 59 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_105 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 60 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_106 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 61 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_107 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 62 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_108 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 63 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_109 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 64 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_110 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90, void %MultLoop.split.i, i8 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit"   --->   Operation 65 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%conv_i_i198_i5 = phi i19 0, void %entry, i19 %add_ln58, void %MultLoop.split.i, i19 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit" [firmware/nnet_utils/nnet_dense_resource.h:58]   --->   Operation 66 'phi' 'conv_i_i198_i5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%conv_i_i19_19_i4 = phi i18 0, void %entry, i18 %add_ln58_1, void %MultLoop.split.i, i18 0, void %dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.exit" [firmware/nnet_utils/nnet_dense_resource.h:58]   --->   Operation 67 'phi' 'conv_i_i19_19_i4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.61ns)   --->   "%br_ln0 = br i1 %do_init, void %MultLoop.split.i, void %rewind_init"   --->   Operation 68 'br' 'br_ln0' <Predicate = true> <Delay = 1.61>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_56, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_57, void %rewind_header"   --->   Operation 69 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_55, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_58, void %rewind_header"   --->   Operation 70 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_54, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_59, void %rewind_header"   --->   Operation 71 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_53, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_60, void %rewind_header"   --->   Operation 72 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_52, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_61, void %rewind_header"   --->   Operation 73 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_51, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_62, void %rewind_header"   --->   Operation 74 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_50, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_63, void %rewind_header"   --->   Operation 75 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_49, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_64, void %rewind_header"   --->   Operation 76 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_48, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_65, void %rewind_header"   --->   Operation 77 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_47, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_66, void %rewind_header"   --->   Operation 78 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_46, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_67, void %rewind_header"   --->   Operation 79 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_45, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_68, void %rewind_header"   --->   Operation 80 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_44, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_69, void %rewind_header"   --->   Operation 81 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_43, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_70, void %rewind_header"   --->   Operation 82 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_42, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_71, void %rewind_header"   --->   Operation 83 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_100, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_101, void %rewind_header"   --->   Operation 84 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_99, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_102, void %rewind_header"   --->   Operation 85 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_98, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_103, void %rewind_header"   --->   Operation 86 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_97, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_104, void %rewind_header"   --->   Operation 87 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_96, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_105, void %rewind_header"   --->   Operation 88 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_95, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_106, void %rewind_header"   --->   Operation 89 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_94, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_107, void %rewind_header"   --->   Operation 90 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_93, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_108, void %rewind_header"   --->   Operation 91 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_92, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_109, void %rewind_header"   --->   Operation 92 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_91, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_110, void %rewind_header"   --->   Operation 93 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%specpipeline_ln47 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 1, void @empty_0" [firmware/nnet_utils/nnet_dense_resource.h:47]   --->   Operation 94 'specpipeline' 'specpipeline_ln47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%speclooptripcount_ln49 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25" [firmware/nnet_utils/nnet_dense_resource.h:49]   --->   Operation 95 'speclooptripcount' 'speclooptripcount_ln49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 96 'specloopname' 'specloopname_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (3.03ns)   --->   "%a = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.25i8.i8.i5, i5 0, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90, i5 1, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89, i5 2, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88, i5 3, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87, i5 4, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86, i5 5, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85, i5 6, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84, i5 7, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83, i5 8, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82, i5 9, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81, i5 10, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41, i5 11, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40, i5 12, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39, i5 13, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38, i5 14, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37, i5 15, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36, i5 16, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35, i5 17, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34, i5 18, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33, i5 19, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32, i5 20, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31, i5 21, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30, i5 22, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29, i5 23, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28, i5 24, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27, i8 0, i5 %w_index3" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 97 'sparsemux' 'a' <Predicate = true> <Delay = 3.03> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.03> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/2] ( I:3.25ns O:3.25ns )   --->   "%w2_load = load i5 %w2_addr" [firmware/nnet_utils/nnet_dense_resource.h:59]   --->   Operation 98 'load' 'w2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_nP_BRAM">   --->   Core 102 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 25> <ROM>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%w = trunc i11 %w2_load" [firmware/nnet_utils/nnet_dense_resource.h:59]   --->   Operation 99 'trunc' 'w' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i8 %a" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:59]   --->   Operation 100 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i8 %a" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:59]   --->   Operation 101 'zext' 'zext_ln73_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i6 %w" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:59]   --->   Operation 102 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (3.36ns) (grouped into DSP with root node add_ln58)   --->   "%mul_ln73 = mul i14 %zext_ln73, i14 %sext_ln73" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:59]   --->   Operation 103 'mul' 'mul_ln73' <Predicate = true> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into DSP with root node add_ln58)   --->   "%sext_ln58 = sext i14 %mul_ln73" [firmware/nnet_utils/nnet_dense_resource.h:58]   --->   Operation 104 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (3.82ns) (root node of the DSP)   --->   "%add_ln58 = add i19 %sext_ln58, i19 %conv_i_i198_i5" [firmware/nnet_utils/nnet_dense_resource.h:58]   --->   Operation 105 'add' 'add_ln58' <Predicate = true> <Delay = 3.82> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%tmp = partselect i5 @_ssdm_op_PartSelect.i5.i11.i32.i32, i11 %w2_load, i32 6, i32 10" [firmware/nnet_utils/nnet_dense_resource.h:59]   --->   Operation 106 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln73_1 = sext i5 %tmp" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:59]   --->   Operation 107 'sext' 'sext_ln73_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (3.36ns) (grouped into DSP with root node add_ln58_1)   --->   "%mul_ln73_1 = mul i13 %zext_ln73_1, i13 %sext_ln73_1" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:59]   --->   Operation 108 'mul' 'mul_ln73_1' <Predicate = true> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 109 [1/1] (0.00ns) (grouped into DSP with root node add_ln58_1)   --->   "%sext_ln58_1 = sext i13 %mul_ln73_1" [firmware/nnet_utils/nnet_dense_resource.h:58]   --->   Operation 109 'sext' 'sext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (3.82ns) (root node of the DSP)   --->   "%add_ln58_1 = add i18 %sext_ln58_1, i18 %conv_i_i19_19_i4" [firmware/nnet_utils/nnet_dense_resource.h:58]   --->   Operation 110 'add' 'add_ln58_1' <Predicate = true> <Delay = 3.82> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i19 %add_ln58" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 111 'sext' 'sext_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln46_1 = sext i18 %add_ln58_1" [firmware/nnet_utils/nnet_dense_resource.h:46]   --->   Operation 112 'sext' 'sext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%mrv_i = insertvalue i40 <undef>, i20 %sext_ln46" [firmware/nnet_utils/nnet_dense_resource.h:84]   --->   Operation 113 'insertvalue' 'mrv_i' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%mrv_1_i = insertvalue i40 %mrv_i, i20 %sext_ln46_1" [firmware/nnet_utils/nnet_dense_resource.h:84]   --->   Operation 114 'insertvalue' 'mrv_1_i' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%return_ln84 = return void @_ssdm_op_Return, i40 %mrv_1_i" [firmware/nnet_utils/nnet_dense_resource.h:84]   --->   Operation 115 'return' 'return_ln84' <Predicate = (icmp_ln46)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30.000ns, clock uncertainty: 8.100ns.

 <State 1>: 1.610ns
The critical path consists of the following:
	multiplexor before 'phi' operation 1 bit ('do_init') [29]  (1.610 ns)

 <State 2>: 3.257ns
The critical path consists of the following:
	'phi' operation 5 bit ('w_index') with incoming values : ('w_index', firmware/nnet_utils/nnet_dense_resource.h:46) [57]  (0.000 ns)
	'getelementptr' operation 5 bit ('w2_addr', firmware/nnet_utils/nnet_dense_resource.h:59) [118]  (0.000 ns)
	'load' operation 11 bit ('w2_load', firmware/nnet_utils/nnet_dense_resource.h:59) on array 'w2' [119]  (3.257 ns)

 <State 3>: 11.821ns
The critical path consists of the following:
	'phi' operation 8 bit ('p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_57') with incoming values : ('p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_56') [30]  (0.000 ns)
	multiplexor before 'phi' operation 8 bit ('p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27') with incoming values : ('p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_56') [88]  (1.610 ns)
	'phi' operation 8 bit ('p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27') with incoming values : ('p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_56') [88]  (0.000 ns)
	'sparsemux' operation 8 bit ('a', firmware/nnet_utils/nnet_dense_resource.h:46) [117]  (3.031 ns)
	'mul' operation 14 bit of DSP[126] ('mul_ln73', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:59) [124]  (3.360 ns)
	'add' operation 19 bit of DSP[126] ('add_ln58', firmware/nnet_utils/nnet_dense_resource.h:58) [126]  (3.820 ns)
	'insertvalue' operation 40 bit ('mrv_i', firmware/nnet_utils/nnet_dense_resource.h:84) [138]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
