Steps to run the Simulation:

1. The current directory should contain the hdl folder, hvl folder, memory_model folder, README.txt and Makefile.
2. Type make all to compile and run the simulation and emulation on the veloce. 
   You will get a statistics of HDL advancement vs Total number of TBX clocks
3. Type make MODE=puresim to compile and simulate and run the design.
4. Type make MODE=veloce to compile and emulate.
5. Type make all to compile, simulate, run all and emulate.
7. Type make clean to remove the work directory and delete the transcript.
