###############################################################################
#
# IAR C/C++ Compiler V7.21.1.1000/W32 for MSP430          02/Apr/2022  17:06:04
# Copyright 1996-2021 IAR Systems AB.
# PC-locked license - IAR Embedded Workbench for MSP430, 8K KickStart Edition 7.21
#
#    __rt_version  =  3
#    __double_size =  32
#    __reg_r4      =  free
#    __reg_r5      =  free
#    __pic         =  no
#    __core        =  430X
#    __data_model  =  small
#    __code_model  =  large
#    Source file   =  C:\Users\saad\Documents\ece-306\Project 09\timers.c
#    Command line  =  
#        -f C:\Users\saad\AppData\Local\Temp\EW28AE.tmp
#        ("C:\Users\saad\Documents\ece-306\Project 09\timers.c" -lC
#        "C:\Users\saad\Documents\ece-306\Project 09\Debug\List" -o
#        "C:\Users\saad\Documents\ece-306\Project 09\Debug\Obj" --no_cse
#        --no_unroll --no_inline --no_code_motion --no_tbaa --debug
#        -D__MSP430FR2355__ -e --double=32 --dlib_config "C:\Program Files\IAR
#        Systems\Embedded Workbench 8.5\430\lib\dlib\dl430xlsfn.h" -I ./
#        --core=430X --data_model=small -On --multiplier=32
#        --hw_workaround=CPU40 --code_model=large)
#    Locale        =  English_USA.1252
#    List file     =  
#        C:\Users\saad\Documents\ece-306\Project 09\Debug\List\timers.lst
#    Object file   =  
#        C:\Users\saad\Documents\ece-306\Project 09\Debug\Obj\timers.r43
#
###############################################################################

C:\Users\saad\Documents\ece-306\Project 09\timers.c
      1          #include "msp430.h"

   \                                 In  segment DATA16_AN, at 0x700
   \   union <unnamed> _A_ADCCTL0_L
   \                     _A_ADCCTL0_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x21a
   \   union <unnamed> _A_PAIE_L
   \                     _A_PAIE_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x222
   \   union <unnamed> _A_PBOUT_L
   \                     _A_PBOUT_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x23a
   \   union <unnamed> _A_PBIE_L
   \                     _A_PBIE_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x380
   \   union <unnamed> _A_TB0CTL_L
   \                     _A_TB0CTL_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x382
   \   union <unnamed> _A_TB0CCTL0_L
   \                     _A_TB0CCTL0_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x384
   \   union <unnamed> _A_TB0CCTL1_L
   \                     _A_TB0CCTL1_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x386
   \   union <unnamed> _A_TB0CCTL2_L
   \                     _A_TB0CCTL2_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x392
   \   union <unnamed> _A_TB0CCR0_L
   \                     _A_TB0CCR0_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x394
   \   union <unnamed> _A_TB0CCR1_L
   \                     _A_TB0CCR1_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x396
   \   union <unnamed> _A_TB0CCR2_L
   \                     _A_TB0CCR2_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x3a0
   \   union <unnamed> _A_TB0EX0_L
   \                     _A_TB0EX0_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x3ae
   \   union <unnamed> _A_TB0IV_L
   \                     _A_TB0IV_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x3c0
   \   union <unnamed> _A_TB1CTL_L
   \                     _A_TB1CTL_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x3c2
   \   union <unnamed> _A_TB1CCTL0_L
   \                     _A_TB1CCTL0_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x3c4
   \   union <unnamed> _A_TB1CCTL1_L
   \                     _A_TB1CCTL1_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x3c6
   \   union <unnamed> _A_TB1CCTL2_L
   \                     _A_TB1CCTL2_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x3d2
   \   union <unnamed> _A_TB1CCR0_L
   \                     _A_TB1CCR0_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x3e0
   \   union <unnamed> _A_TB1EX0_L
   \                     _A_TB1EX0_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x3ee
   \   union <unnamed> _A_TB1IV_L
   \                     _A_TB1IV_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x440
   \   union <unnamed> _A_TB3CTL_L
   \                     _A_TB3CTL_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x444
   \   union <unnamed> _A_TB3CCTL1_L
   \                     _A_TB3CCTL1_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x446
   \   union <unnamed> _A_TB3CCTL2_L
   \                     _A_TB3CCTL2_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x448
   \   union <unnamed> _A_TB3CCTL3_L
   \                     _A_TB3CCTL3_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x44a
   \   union <unnamed> _A_TB3CCTL4_L
   \                     _A_TB3CCTL4_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x452
   \   union <unnamed> _A_TB3CCR0_L
   \                     _A_TB3CCR0_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x454
   \   union <unnamed> _A_TB3CCR1_L
   \                     _A_TB3CCR1_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x456
   \   union <unnamed> _A_TB3CCR2_L
   \                     _A_TB3CCR2_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x458
   \   union <unnamed> _A_TB3CCR3_L
   \                     _A_TB3CCR3_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x45a
   \   union <unnamed> _A_TB3CCR4_L
   \                     _A_TB3CCR4_L:
   \   000000                DS8 2
      2          #include "timers.h"
      3          #include "ports.h"
      4          #include "macros.h"
      5          #include "wheels.h"
      6          #include "sm.h"
      7          

   \                                 In  segment DATA16_Z, align 2, align-sorted
   \   000000                REQUIRE ?cstart_init_zero
      8          volatile unsigned int Time_Sequence;
   \                     Time_Sequence:
   \   000000                DS8 2
      9          extern volatile unsigned char update_display;

   \                                 In  segment DATA16_Z, align 2, align-sorted
   \   000000                REQUIRE ?cstart_init_zero
     10          volatile unsigned long timer0Counter;
   \                     timer0Counter:
   \   000000                DS8 4

   \                                 In  segment DATA16_Z, align 2, align-sorted
   \   000000                REQUIRE ?cstart_init_zero
     11          volatile unsigned int backliteCounter;
   \                     backliteCounter:
   \   000000                DS8 2

   \                                 In  segment DATA16_Z, align 2, align-sorted
   \   000000                REQUIRE ?cstart_init_zero
     12          unsigned int debounce_count1, debounce_count2;
   \                     debounce_count1:
   \   000000                DS8 2

   \                                 In  segment DATA16_Z, align 2, align-sorted
   \   000000                REQUIRE ?cstart_init_zero
   \                     debounce_count2:
   \   000000                DS8 2

   \                                 In  segment DATA16_Z, align 2, align-sorted
   \   000000                REQUIRE ?cstart_init_zero
     13          volatile unsigned int debouncing1, debouncing2;
   \                     debouncing1:
   \   000000                DS8 2

   \                                 In  segment DATA16_Z, align 2, align-sorted
   \   000000                REQUIRE ?cstart_init_zero
   \                     debouncing2:
   \   000000                DS8 2

   \                                 In  segment DATA16_I, align 2, align-sorted
   \   000000                REQUIRE ?cstart_init_copy
     14          volatile unsigned int debounce_thresh1 = 10, debounce_thresh2 = 10;
   \                     debounce_thresh1:
   \   000000                DS8 2
   \   000002                REQUIRE `?<Initializer for debounce_thresh1>`

   \                                 In  segment DATA16_I, align 2, align-sorted
   \   000000                REQUIRE ?cstart_init_copy
   \                     debounce_thresh2:
   \   000000                DS8 2
   \   000002                REQUIRE `?<Initializer for debounce_thresh2>`

   \                                 In  segment DATA16_Z, align 2, align-sorted
   \   000000                REQUIRE ?cstart_init_zero
     15          volatile unsigned int checkAdc;
   \                     checkAdc:
   \   000000                DS8 2
     16          extern volatile char state;
     17          extern volatile unsigned int rightSwitchable, leftSwitchable;

   \                                 In  segment DATA16_Z, align 2, align-sorted
   \   000000                REQUIRE ?cstart_init_zero
     18          float timeElapsed;
   \                     timeElapsed:
   \   000000                DS8 4

   \                                 In  segment DATA16_Z, align 2, align-sorted
   \   000000                REQUIRE ?cstart_init_zero
     19          volatile unsigned int stopwatchUpdated;
   \                     stopwatchUpdated:
   \   000000                DS8 2
     20          extern char receievedFromPC;
     21          

   \                                 In  segment CODE, align 2
     22          void Init_Timers(void) {
   \                     Init_Timers:
     23              Init_Timer_B0();
   \   000000   ........     CALLA   #Init_Timer_B0
     24              Init_Timer_B1();
   \   000004   ........     CALLA   #Init_Timer_B1
     25              Init_Timer_B3();
   \   000008   ........     CALLA   #Init_Timer_B3
     26          }
   \   00000C   1001         RETA
     27          

   \                                 In  segment CODE, align 2
     28          void Init_Timer_B0(void) {
   \                     Init_Timer_B0:
     29              TB0CTL = TBSSEL__SMCLK; // SMCLK source
   \   000000   B24000028003 MOV.W   #0x200, &0x380
     30              TB0CTL |= TBCLR; // Resets TB0R, clock divider, count direction
   \   000006   A2D28003     BIS.W   #0x4, &0x380
     31              TB0CTL |= MC__CONTINOUS; // Continuous up
   \   00000A   B2D020008003 BIS.W   #0x20, &0x380
     32              TB0CTL |= ID__2; // Divide clock by 2
   \   000010   B2D040008003 BIS.W   #0x40, &0x380
     33              TB0EX0 = TBIDEX__8; // Divide clock by an additional 8
   \   000016   B2400700A003 MOV.W   #0x7, &0x3a0
     34              TB0CCR0 = TB0CCR0_INTERVAL; // CCR0
   \   00001C   B240D0079203 MOV.W   #0x7d0, &0x392
     35              TB0CCTL0 |= CCIE; // CCR0 enable interrupt
   \   000022   B2D010008203 BIS.W   #0x10, &0x382
     36              TB0CCR1 = TB0CCR1_INTERVAL; // CCR1
   \   000028   B24050C39403 MOV.W   #0xc350, &0x394
     37              //TB0CCTL1 |= CCIE; // CCR1 enable interrupt
     38              TB0CCR2 = TB0CCR2_INTERVAL; // CCR2
   \   00002E   B24050C39603 MOV.W   #0xc350, &0x396
     39              //TB0CCTL2 |= CCIE; // CCR2 enable interrupt
     40              TB0CTL &= ~TBIE; // Disable Overflow Interrupt
   \   000034   A2C38003     BIC.W   #0x2, &0x380
     41              TB0CTL &= ~TBIFG; // Clear Overflow Interrupt flag
   \   000038   92C38003     BIC.W   #0x1, &0x380
     42          }
   \   00003C   1001         RETA
   \   00003E                REQUIRE _A_TB0CTL_L
   \   00003E                REQUIRE _A_TB0EX0_L
   \   00003E                REQUIRE _A_TB0CCR0_L
   \   00003E                REQUIRE _A_TB0CCTL0_L
   \   00003E                REQUIRE _A_TB0CCR1_L
   \   00003E                REQUIRE _A_TB0CCR2_L
     43          

   \                                 In  segment CODE, align 2
     44          void Init_Timer_B1(void) {
   \                     Init_Timer_B1:
     45              TB1CTL = TBSSEL__SMCLK; // SMCLK source
   \   000000   B2400002C003 MOV.W   #0x200, &0x3c0
     46              TB1CTL |= TBCLR; // Resets TB0R, clock divider, count direction
   \   000006   A2D2C003     BIS.W   #0x4, &0x3c0
     47              TB1CTL |= MC__CONTINOUS; // Continuous up
   \   00000A   B2D02000C003 BIS.W   #0x20, &0x3c0
     48              TB1CTL |= ID__4; // Divide clock by 4
   \   000010   B2D08000C003 BIS.W   #0x80, &0x3c0
     49              TB1EX0 = TBIDEX__8; // Divide clock by an additional 8
   \   000016   B2400700E003 MOV.W   #0x7, &0x3e0
     50              TB1CCR0 = TB1CCR0_INTERVAL; // CCR0
   \   00001C   B240A861D203 MOV.W   #0x61a8, &0x3d2
     51              TB1CCTL0 |= CCIE; // CCR0 enable interrupt
   \   000022   B2D01000C203 BIS.W   #0x10, &0x3c2
     52              //TB1CCR1 = TB1CCR1_INTERVAL; // CCR1
     53              //TB1CCTL1 |= CCIE; // CCR1 enable interrupt
     54              //TB1CCR2 = TB1CCR2_INTERVAL; // CCR2
     55              //TB1CCTL2 |= CCIE; // CCR2 enable interrupt
     56              TB1CTL &= ~TBIE; // Disable Overflow Interrupt
   \   000028   A2C3C003     BIC.W   #0x2, &0x3c0
     57              TB1CTL &= ~TBIFG; // Clear Overflow Interrupt flag
   \   00002C   92C3C003     BIC.W   #0x1, &0x3c0
     58          }
   \   000030   1001         RETA
   \   000032                REQUIRE _A_TB1CTL_L
   \   000032                REQUIRE _A_TB1EX0_L
   \   000032                REQUIRE _A_TB1CCR0_L
   \   000032                REQUIRE _A_TB1CCTL0_L
     59          

   \                                 In  segment CODE, align 2
     60          void Init_Timer_B3(void) {
   \                     Init_Timer_B3:
     61              TB3CTL = TBSSEL__SMCLK;
   \   000000   B24000024004 MOV.W   #0x200, &0x440
     62              TB3CTL |= MC__UP;
   \   000006   B2D010004004 BIS.W   #0x10, &0x440
     63              TB3CTL |= TBCLR;
   \   00000C   A2D24004     BIS.W   #0x4, &0x440
     64          
     65              TB3CCR0 = WHEEL_PERIOD;
   \   000010   B240204E5204 MOV.W   #0x4e20, &0x452
     66          
     67              TB3CCTL1 = OUTMOD_7;
   \   000016   B240E0004404 MOV.W   #0xe0, &0x444
     68              RIGHT_FORWARD_SPEED = WHEEL_OFF;
   \   00001C   82435404     MOV.W   #0x0, &0x454
     69          
     70              TB3CCTL2 = OUTMOD_7;
   \   000020   B240E0004604 MOV.W   #0xe0, &0x446
     71              LEFT_FORWARD_SPEED = WHEEL_OFF;
   \   000026   82435604     MOV.W   #0x0, &0x456
     72          
     73              TB3CCTL3 = OUTMOD_7;
   \   00002A   B240E0004804 MOV.W   #0xe0, &0x448
     74              RIGHT_REVERSE_SPEED = WHEEL_OFF;
   \   000030   82435804     MOV.W   #0x0, &0x458
     75          
     76              TB3CCTL4 = OUTMOD_7;
   \   000034   B240E0004A04 MOV.W   #0xe0, &0x44a
     77              LEFT_REVERSE_SPEED = WHEEL_OFF;
   \   00003A   82435A04     MOV.W   #0x0, &0x45a
     78          }
   \   00003E   1001         RETA
   \   000040                REQUIRE _A_TB3CTL_L
   \   000040                REQUIRE _A_TB3CCR0_L
   \   000040                REQUIRE _A_TB3CCTL1_L
   \   000040                REQUIRE _A_TB3CCR1_L
   \   000040                REQUIRE _A_TB3CCTL2_L
   \   000040                REQUIRE _A_TB3CCR2_L
   \   000040                REQUIRE _A_TB3CCTL3_L
   \   000040                REQUIRE _A_TB3CCR3_L
   \   000040                REQUIRE _A_TB3CCTL4_L
   \   000040                REQUIRE _A_TB3CCR4_L
     79          
     80          
     81          //===========================================================================
     82          // Function name: Timer0_B0_ISR
     83          //
     84          // Description: Increments Time_Sequence and update_display
     85          //
     86          // Passed : no variables passed
     87          // Locals: no variables declared
     88          // Returned: no values returned
     89          // Globals: no global values
     90          //
     91          // Author: Ibrahim Moghul
     92          // Date: Feb 2022
     93          // Compiler: Built with IAR Embedded Workbench Version: (7.21.1)
     94          //===========================================================================
     95          #pragma vector = TIMER0_B0_VECTOR

   \                                 In  segment ISR_CODE, align 2
     96          __interrupt void Timer0_B0_ISR(void) {
   \                     Timer0_B0_ISR:
   \   000000   3F15         PUSHM.W #0x4, R15
     97              //------------------------------------------------------------------------------
     98              // TimerB0 0 Interrupt handler
     99              //----------------------------------------------------------------------------
    100              if(++timer0Counter == (unsigned long)((UPDATE_DISPLAY_TIMER_COUNT * CHECK_ADC_TIMER_COUNT * TIME_SEQUENCE_TIMER_COUNT) + 1)) timer0Counter = 1;
   \   000002   1E42....     MOV.W   &timer0Counter, R14
   \   000006   1F42....     MOV.W   &timer0Counter + 2, R15
   \   00000A   1E53         ADD.W   #0x1, R14
   \   00000C   0F63         ADDC.W  #0x0, R15
   \   00000E   824E....     MOV.W   R14, &timer0Counter
   \   000012   824F....     MOV.W   R15, &timer0Counter + 2
   \   000016   0F93         CMP.W   #0x0, R15
   \   000018   0720         JNE     ??Timer0_B0_ISR_0
   \   00001A   3E90BD02     CMP.W   #0x2bd, R14
   \   00001E   0420         JNE     ??Timer0_B0_ISR_0
   \   000020   9243....     MOV.W   #0x1, &timer0Counter
   \   000024   8243....     MOV.W   #0x0, &timer0Counter + 2
    101          
    102              if(timer0Counter % TIME_SEQUENCE_TIMER_COUNT == 0) // 4ms
   \                     ??Timer0_B0_ISR_0:
   \   000028   1E42....     MOV.W   &timer0Counter, R14
   \   00002C   1F42....     MOV.W   &timer0Counter + 2, R15
    103                  if(Time_Sequence++ == TIME_SEQUENCE_MAX) Time_Sequence = 0;
   \   000030   1D42....     MOV.W   &Time_Sequence, R13
   \   000034   0C4D         MOV.W   R13, R12
   \   000036   1C53         ADD.W   #0x1, R12
   \   000038   824C....     MOV.W   R12, &Time_Sequence
   \   00003C   3D90FA00     CMP.W   #0xfa, R13
   \   000040   0220         JNE     ??Timer0_B0_ISR_1
   \   000042   8243....     MOV.W   #0x0, &Time_Sequence
    104          
    105              if(timer0Counter % UPDATE_DISPLAY_TIMER_COUNT == 0) { // 200 ms
   \                     ??Timer0_B0_ISR_1:
   \   000046   1C42....     MOV.W   &timer0Counter, R12
   \   00004A   1D42....     MOV.W   &timer0Counter + 2, R13
   \   00004E   3E403200     MOV.W   #0x32, R14
   \   000052   0F43         MOV.W   #0x0, R15
   \   000054   ........     CALLA   #?DivMod32u
   \   000058   0D4E         MOV.W   R14, R13
   \   00005A   ED0F         ADDA    R15, R13
   \   00005C   1620         JNE     ??Timer0_B0_ISR_2
    106                  if(state != END) {
   \   00005E   F2904500.... CMP.B   #0x45, &state
   \   000064   1024         JEQ     ??Timer0_B0_ISR_3
    107                      stopwatchUpdated = 1;
   \   000066   9243....     MOV.W   #0x1, &stopwatchUpdated
    108                      timeElapsed += .2;
   \   00006A   1C42....     MOV.W   &timeElapsed, R12
   \   00006E   1D42....     MOV.W   &timeElapsed + 2, R13
   \   000072   3E40CDCC     MOV.W   #0xcccd, R14
   \   000076   3F404C3E     MOV.W   #0x3e4c, R15
   \   00007A   ........     CALLA   #_Add32f
   \   00007E   824C....     MOV.W   R12, &timeElapsed
   \   000082   824D....     MOV.W   R13, &timeElapsed + 2
    109                  }
    110                  update_display = 1;
   \                     ??Timer0_B0_ISR_3:
   \   000086   D243....     MOV.B   #0x1, &update_display
    111              }
    112          
    113              if(timer0Counter % CHECK_ADC_TIMER_COUNT == 0) { // 56 ms
   \                     ??Timer0_B0_ISR_2:
   \   00008A   1C42....     MOV.W   &timer0Counter, R12
   \   00008E   1D42....     MOV.W   &timer0Counter + 2, R13
   \   000092   3E400E00     MOV.W   #0xe, R14
   \   000096   0F43         MOV.W   #0x0, R15
   \   000098   ........     CALLA   #?DivMod32u
   \   00009C   0D4E         MOV.W   R14, R13
   \   00009E   ED0F         ADDA    R15, R13
   \   0000A0   0220         JNE     ??Timer0_B0_ISR_4
    114                  ADCCTL0 |= ADCSC;
   \   0000A2   92D30007     BIS.W   #0x1, &0x700
    115              }
    116          
    117              TB0CCR0 += TB0CCR0_INTERVAL; // Add Offset to TBCCR0
   \                     ??Timer0_B0_ISR_4:
   \   0000A6   B250D0079203 ADD.W   #0x7d0, &0x392
    118              //----------------------------------------------------------------------------
    119          }
   \   0000AC   3C17         POPM.W  #0x4, R15
   \   0000AE   0013         RETI
   \   0000B0                REQUIRE _A_ADCCTL0_L
   \   0000B0                REQUIRE _A_TB0CCR0_L
    120          
    121          
    122          //===========================================================================
    123          // Function name: TIMER0_B1_ISR
    124          //
    125          // Description: Timer 1 handles switch debounce, and Timer 2 handles
    126          // LCD blinking
    127          //
    128          // Passed : no variables passed
    129          // Locals: no variables declared
    130          // Returned: no values returned
    131          // Globals: no global values
    132          //
    133          // Author: Ibrahim Moghul
    134          // Date: Feb 2022
    135          // Compiler: Built with IAR Embedded Workbench Version: (7.21.1)
    136          //===========================================================================
    137          #pragma vector=TIMER0_B1_VECTOR

   \                                 In  segment ISR_CODE, align 2
    138          __interrupt void TIMER0_B1_ISR(void) {
   \                     TIMER0_B1_ISR:
   \   000000   0F12         PUSH.W  R15
    139              //----------------------------------------------------------------------------
    140              // TimerB0 1-2, Overflow Interrupt Vector (TBIV) handler
    141              //----------------------------------------------------------------------------
    142              switch(__even_in_range(TB0IV, 14)) {
   \   000002   1F42AE03     MOV.W   &0x3ae, R15
   \   000006   E00F         ADDA    R15, PC
   \                     `?<Jumptable for TIMER0_B1_ISR>_0`:
   \   000008   323C         JMP     ??TIMER0_B1_ISR_1
   \   00000A   063C         JMP     ??TIMER0_B1_ISR_6
   \   00000C   1B3C         JMP     ??TIMER0_B1_ISR_7
   \   00000E   2F3C         JMP     ??TIMER0_B1_ISR_1
   \   000010   2E3C         JMP     ??TIMER0_B1_ISR_1
   \   000012   2D3C         JMP     ??TIMER0_B1_ISR_1
   \   000014   2C3C         JMP     ??TIMER0_B1_ISR_1
   \   000016   2B3C         JMP     ??TIMER0_B1_ISR_1
    143                  case 0:
    144                      break; // No interrupt
    145          
    146                  case 2: // CCR1 not used
    147                      if(debouncing1 == TRUE) debounce_count1++;
   \                     ??TIMER0_B1_ISR_6:
   \   000018   9293....     CMP.W   #0x1, &debouncing1
   \   00001C   0220         JNE     ??TIMER0_B1_ISR_2
   \   00001E   9253....     ADD.W   #0x1, &debounce_count1
    148          
    149                      if (debounce_count1 > debounce_thresh1) {
   \                     ??TIMER0_B1_ISR_2:
   \   000022   9292........ CMP.W   &debounce_count1, &debounce_thresh1
   \   000028   092C         JC      ??TIMER0_B1_ISR_3
    150                          debounce_count1 = 0;
   \   00002A   8243....     MOV.W   #0x0, &debounce_count1
    151                          debouncing1 = FALSE;
   \   00002E   8243....     MOV.W   #0x0, &debouncing1
    152                          P4IE |= SW1;
   \   000032   E2D33B02     BIS.B   #0x2, &0x23b
    153                          TB0CCTL1 &= ~CCIE;
   \   000036   B2C010008403 BIC.W   #0x10, &0x384
    154                      }
    155          
    156                      TB0CCR1 += TB0CCR1_INTERVAL; // Add Offset to TBCCR1
   \                     ??TIMER0_B1_ISR_3:
   \   00003C   B25050C39403 ADD.W   #0xc350, &0x394
    157          
    158                      break;
   \   000042   153C         JMP     ??TIMER0_B1_ISR_1
    159          
    160                  case 4: // CCR2 not used
    161                      if(debouncing2 == TRUE) debounce_count2++;
   \                     ??TIMER0_B1_ISR_7:
   \   000044   9293....     CMP.W   #0x1, &debouncing2
   \   000048   0220         JNE     ??TIMER0_B1_ISR_4
   \   00004A   9253....     ADD.W   #0x1, &debounce_count2
    162          
    163                      if (debounce_count2 > debounce_thresh2) {
   \                     ??TIMER0_B1_ISR_4:
   \   00004E   9292........ CMP.W   &debounce_count2, &debounce_thresh2
   \   000054   092C         JC      ??TIMER0_B1_ISR_5
    164                          debounce_count2 = 0;
   \   000056   8243....     MOV.W   #0x0, &debounce_count2
    165                          debouncing2 = FALSE;
   \   00005A   8243....     MOV.W   #0x0, &debouncing2
    166                          P2IE |= SW2;
   \   00005E   F2D21B02     BIS.B   #0x8, &0x21b
    167                          TB0CCTL2 &= ~CCIE;
   \   000062   B2C010008603 BIC.W   #0x10, &0x386
    168                      }
    169          
    170                      TB0CCR2 += TB0CCR2_INTERVAL; // Add Offset to TBCCR2
   \                     ??TIMER0_B1_ISR_5:
   \   000068   B25050C39603 ADD.W   #0xc350, &0x396
    171          
    172                      break;
    173          
    174                  case 14: // overflow
    175          
    176                      break;
    177          
    178                  default:
    179                      break;
    180              }
    181          
    182              //----------------------------------------------------------------------------
    183          }
   \                     ??TIMER0_B1_ISR_1:
   \   00006E   3F41         POP.W   R15
   \   000070   0013         RETI
   \   000072                REQUIRE _A_PBIE_L
   \   000072                REQUIRE _A_TB0CCTL1_L
   \   000072                REQUIRE _A_TB0CCR1_L
   \   000072                REQUIRE _A_PAIE_L
   \   000072                REQUIRE _A_TB0CCTL2_L
   \   000072                REQUIRE _A_TB0CCR2_L
   \   000072                REQUIRE _A_TB0IV_L
    184          
    185          #pragma vector = TIMER1_B0_VECTOR

   \                                 In  segment ISR_CODE, align 2
    186          __interrupt void Timer1_B0_ISR(void) {
   \                     Timer1_B0_ISR:
    187              //------------------------------------------------------------------------------
    188              // TimerB0 0 Interrupt handler
    189              //----------------------------------------------------------------------------
    190              P3OUT |= IOT_EN_CPU;
   \   000000   F2D080002202 BIS.B   #0x80, &0x222
    191              TB1CCTL0 &= ~CCIE;
   \   000006   B2C01000C203 BIC.W   #0x10, &0x3c2
    192              //----------------------------------------------------------------------------
    193          }
   \   00000C   0013         RETI
   \   00000E                REQUIRE _A_PBOUT_L
   \   00000E                REQUIRE _A_TB1CCTL0_L
    194          
    195          #pragma vector=TIMER1_B1_VECTOR

   \                                 In  segment ISR_CODE, align 2
    196          __interrupt void TIMER1_B1_ISR(void) {
   \                     TIMER1_B1_ISR:
   \   000000   0F12         PUSH.W  R15
    197              //----------------------------------------------------------------------------
    198              // TimerB0 1-2, Overflow Interrupt Vector (TBIV) handler
    199              //----------------------------------------------------------------------------
    200              switch(__even_in_range(TB1IV, 14)) {
   \   000002   1F42EE03     MOV.W   &0x3ee, R15
   \   000006   E00F         ADDA    R15, PC
   \                     `?<Jumptable for TIMER1_B1_ISR>_0`:
   \   000008   123C         JMP     ??TIMER1_B1_ISR_1
   \   00000A   063C         JMP     ??TIMER1_B1_ISR_2
   \   00000C   0B3C         JMP     ??TIMER1_B1_ISR_3
   \   00000E   0F3C         JMP     ??TIMER1_B1_ISR_1
   \   000010   0E3C         JMP     ??TIMER1_B1_ISR_1
   \   000012   0D3C         JMP     ??TIMER1_B1_ISR_1
   \   000014   0C3C         JMP     ??TIMER1_B1_ISR_1
   \   000016   0B3C         JMP     ??TIMER1_B1_ISR_1
    201                  case 0:
    202                      break; // No interrupt
    203          
    204                  case 2: // Right Motor
    205                      rightSwitchable = 1;
   \                     ??TIMER1_B1_ISR_2:
   \   000018   9243....     MOV.W   #0x1, &rightSwitchable
    206                      TB1CCTL1 &= ~CCIE;
   \   00001C   B2C01000C403 BIC.W   #0x10, &0x3c4
    207          
    208                      break;
   \   000022   053C         JMP     ??TIMER1_B1_ISR_1
    209          
    210                  case 4: // Left Motor
    211          
    212                      leftSwitchable = 1;
   \                     ??TIMER1_B1_ISR_3:
   \   000024   9243....     MOV.W   #0x1, &leftSwitchable
    213                      TB1CCTL2 &= ~CCIE;
   \   000028   B2C01000C603 BIC.W   #0x10, &0x3c6
    214          
    215                      break;
    216          
    217                  case 14: // overflow
    218          
    219                      break;
    220          
    221                  default:
    222                      break;
    223              }
    224          
    225              //----------------------------------------------------------------------------
    226          }
   \                     ??TIMER1_B1_ISR_1:
   \   00002E   3F41         POP.W   R15
   \   000030   0013         RETI
   \   000032                REQUIRE _A_TB1CCTL1_L
   \   000032                REQUIRE _A_TB1CCTL2_L
   \   000032                REQUIRE _A_TB1IV_L

   \                                 In  segment INTVEC, offset 0x50, root
   \                     `??TIMER1_B1_ISR::??INTVEC 80`:
   \   000050   ....         DC16    TIMER1_B1_ISR

   \                                 In  segment INTVEC, offset 0x52, root
   \                     `??Timer1_B0_ISR::??INTVEC 82`:
   \   000052   ....         DC16    Timer1_B0_ISR

   \                                 In  segment INTVEC, offset 0x54, root
   \                     `??TIMER0_B1_ISR::??INTVEC 84`:
   \   000054   ....         DC16    TIMER0_B1_ISR

   \                                 In  segment INTVEC, offset 0x56, root
   \                     `??Timer0_B0_ISR::??INTVEC 86`:
   \   000056   ....         DC16    Timer0_B0_ISR

   \                                 In  segment DATA16_ID, align 2, align-sorted
   \                     `?<Initializer for debounce_thresh1>`:
   \   000000   0A00         DC16 10

   \                                 In  segment DATA16_ID, align 2, align-sorted
   \                     `?<Initializer for debounce_thresh2>`:
   \   000000   0A00         DC16 10

   Maximum stack usage in bytes:

   CSTACK Function
   ------ --------
      4   Init_Timer_B0
      4   Init_Timer_B1
      4   Init_Timer_B3
      4   Init_Timers
        4   -> Init_Timer_B0
        4   -> Init_Timer_B1
        4   -> Init_Timer_B3
      6   TIMER0_B1_ISR
      6   TIMER1_B1_ISR
     12   Timer0_B0_ISR
       12 ?DivMod32u
       12 _Add32f
      4   Timer1_B0_ISR


   Segment part sizes:

   Bytes  Function/Label
   -----  --------------
       2  ?<Initializer for debounce_thresh1>
       2  ?<Initializer for debounce_thresh2>
      62  Init_Timer_B0
      50  Init_Timer_B1
      64  Init_Timer_B3
      14  Init_Timers
     114  TIMER0_B1_ISR
       2  TIMER0_B1_ISR::??INTVEC 84
      50  TIMER1_B1_ISR
       2  TIMER1_B1_ISR::??INTVEC 80
       2  Time_Sequence
     176  Timer0_B0_ISR
       2  Timer0_B0_ISR::??INTVEC 86
      14  Timer1_B0_ISR
       2  Timer1_B0_ISR::??INTVEC 82
       2  _A_ADCCTL0_L
       2  _A_PAIE_L
       2  _A_PBIE_L
       2  _A_PBOUT_L
       2  _A_TB0CCR0_L
       2  _A_TB0CCR1_L
       2  _A_TB0CCR2_L
       2  _A_TB0CCTL0_L
       2  _A_TB0CCTL1_L
       2  _A_TB0CCTL2_L
       2  _A_TB0CTL_L
       2  _A_TB0EX0_L
       2  _A_TB0IV_L
       2  _A_TB1CCR0_L
       2  _A_TB1CCTL0_L
       2  _A_TB1CCTL1_L
       2  _A_TB1CCTL2_L
       2  _A_TB1CTL_L
       2  _A_TB1EX0_L
       2  _A_TB1IV_L
       2  _A_TB3CCR0_L
       2  _A_TB3CCR1_L
       2  _A_TB3CCR2_L
       2  _A_TB3CCR3_L
       2  _A_TB3CCR4_L
       2  _A_TB3CCTL1_L
       2  _A_TB3CCTL2_L
       2  _A_TB3CCTL3_L
       2  _A_TB3CCTL4_L
       2  _A_TB3CTL_L
       2  backliteCounter
       2  checkAdc
       2  debounce_count1
       2  debounce_count2
       2  debounce_thresh1
       2  debounce_thresh2
       2  debouncing1
       2  debouncing2
       2  stopwatchUpdated
       4  timeElapsed
       4  timer0Counter

 
 190 bytes in segment CODE
  60 bytes in segment DATA16_AN
   4 bytes in segment DATA16_I
   4 bytes in segment DATA16_ID
  24 bytes in segment DATA16_Z
   8 bytes in segment INTVEC
 354 bytes in segment ISR_CODE
 
 544 bytes of CODE  memory
   4 bytes of CONST memory (+  8 bytes shared)
  28 bytes of DATA  memory (+ 60 bytes shared)

Errors: none
Warnings: none
