# Up Counter H/B to SSD

### Design daigram
![UCH diagram](/imgs/design_diagrams/uch_ucb_ssd.png)

**This one is straight up just lab 3**
### Empty shell to use in top file
```verilog
   
```