

================================================================
== Vivado HLS Report for 'LSTM_Top'
================================================================
* Date:           Fri Mar 28 13:00:18 2025

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lstm_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.514|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  16983|  16983|  16983|  16983|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+-------+-------+-------+-------+----------+
        |                       |            |    Latency    |    Interval   | Pipeline |
        |        Instance       |   Module   |  min  |  max  |  min  |  max  |   Type   |
        +-----------------------+------------+-------+-------+-------+-------+----------+
        |grp_mnist_lstm_fu_456  |mnist_lstm  |  16980|  16980|  16739|  16739| dataflow |
        +-----------------------+------------+-------+-------+-------+-------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    176|
|FIFO             |        -|      -|       -|      -|
|Instance         |      192|    177|   33569|  38536|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    426|
|Register         |        -|      -|     239|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      192|    177|   33808|  39138|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       68|     80|      31|     73|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------+------------+---------+-------+-------+-------+
    |        Instance       |   Module   | BRAM_18K| DSP48E|   FF  |  LUT  |
    +-----------------------+------------+---------+-------+-------+-------+
    |grp_mnist_lstm_fu_456  |mnist_lstm  |      192|    177|  33569|  38536|
    +-----------------------+------------+---------+-------+-------+-------+
    |Total                  |            |      192|    177|  33569|  38536|
    +-----------------------+------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |              Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |in_data_V_0_load_A                      |    and   |      0|  0|   2|           1|           1|
    |in_data_V_0_load_B                      |    and   |      0|  0|   2|           1|           1|
    |in_dest_V_0_load_A                      |    and   |      0|  0|   2|           1|           1|
    |in_dest_V_0_load_B                      |    and   |      0|  0|   2|           1|           1|
    |in_id_V_0_load_A                        |    and   |      0|  0|   2|           1|           1|
    |in_id_V_0_load_B                        |    and   |      0|  0|   2|           1|           1|
    |in_keep_V_0_load_A                      |    and   |      0|  0|   2|           1|           1|
    |in_keep_V_0_load_B                      |    and   |      0|  0|   2|           1|           1|
    |in_last_V_0_load_A                      |    and   |      0|  0|   2|           1|           1|
    |in_last_V_0_load_B                      |    and   |      0|  0|   2|           1|           1|
    |in_strb_V_0_load_A                      |    and   |      0|  0|   2|           1|           1|
    |in_strb_V_0_load_B                      |    and   |      0|  0|   2|           1|           1|
    |in_user_V_0_load_A                      |    and   |      0|  0|   2|           1|           1|
    |in_user_V_0_load_B                      |    and   |      0|  0|   2|           1|           1|
    |out_data_V_1_load_A                     |    and   |      0|  0|   2|           1|           1|
    |out_data_V_1_load_B                     |    and   |      0|  0|   2|           1|           1|
    |out_dest_V_1_load_A                     |    and   |      0|  0|   2|           1|           1|
    |out_dest_V_1_load_B                     |    and   |      0|  0|   2|           1|           1|
    |out_id_V_1_load_A                       |    and   |      0|  0|   2|           1|           1|
    |out_id_V_1_load_B                       |    and   |      0|  0|   2|           1|           1|
    |out_keep_V_1_load_A                     |    and   |      0|  0|   2|           1|           1|
    |out_keep_V_1_load_B                     |    and   |      0|  0|   2|           1|           1|
    |out_last_V_1_load_A                     |    and   |      0|  0|   2|           1|           1|
    |out_last_V_1_load_B                     |    and   |      0|  0|   2|           1|           1|
    |out_strb_V_1_load_A                     |    and   |      0|  0|   2|           1|           1|
    |out_strb_V_1_load_B                     |    and   |      0|  0|   2|           1|           1|
    |out_user_V_1_load_A                     |    and   |      0|  0|   2|           1|           1|
    |out_user_V_1_load_B                     |    and   |      0|  0|   2|           1|           1|
    |in_data_V_0_state_cmp_full              |   icmp   |      0|  0|   8|           2|           1|
    |in_dest_V_0_state_cmp_full              |   icmp   |      0|  0|   8|           2|           1|
    |in_id_V_0_state_cmp_full                |   icmp   |      0|  0|   8|           2|           1|
    |in_keep_V_0_state_cmp_full              |   icmp   |      0|  0|   8|           2|           1|
    |in_last_V_0_state_cmp_full              |   icmp   |      0|  0|   8|           2|           1|
    |in_strb_V_0_state_cmp_full              |   icmp   |      0|  0|   8|           2|           1|
    |in_user_V_0_state_cmp_full              |   icmp   |      0|  0|   8|           2|           1|
    |out_data_V_1_state_cmp_full             |   icmp   |      0|  0|   8|           2|           1|
    |out_dest_V_1_state_cmp_full             |   icmp   |      0|  0|   8|           2|           1|
    |out_id_V_1_state_cmp_full               |   icmp   |      0|  0|   8|           2|           1|
    |out_keep_V_1_state_cmp_full             |   icmp   |      0|  0|   8|           2|           1|
    |out_last_V_1_state_cmp_full             |   icmp   |      0|  0|   8|           2|           1|
    |out_strb_V_1_state_cmp_full             |   icmp   |      0|  0|   8|           2|           1|
    |out_user_V_1_state_cmp_full             |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state4                         |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_mnist_lstm_fu_456_ap_done   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_mnist_lstm_fu_456_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |grp_mnist_lstm_fu_456_out_r_TREADY      |    or    |      0|  0|   2|           1|           1|
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                   |          |      0|  0| 176|          60|          46|
    +----------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  27|          5|    1|          5|
    |in_data_V_0_ack_out    |   9|          2|    1|          2|
    |in_data_V_0_data_out   |   9|          2|   32|         64|
    |in_data_V_0_state      |  15|          3|    2|          6|
    |in_dest_V_0_ack_out    |   9|          2|    1|          2|
    |in_dest_V_0_data_out   |   9|          2|    1|          2|
    |in_dest_V_0_state      |  15|          3|    2|          6|
    |in_id_V_0_ack_out      |   9|          2|    1|          2|
    |in_id_V_0_data_out     |   9|          2|    1|          2|
    |in_id_V_0_state        |  15|          3|    2|          6|
    |in_keep_V_0_ack_out    |   9|          2|    1|          2|
    |in_keep_V_0_data_out   |   9|          2|    4|          8|
    |in_keep_V_0_state      |  15|          3|    2|          6|
    |in_last_V_0_ack_out    |   9|          2|    1|          2|
    |in_last_V_0_data_out   |   9|          2|    1|          2|
    |in_last_V_0_state      |  15|          3|    2|          6|
    |in_strb_V_0_ack_out    |   9|          2|    1|          2|
    |in_strb_V_0_data_out   |   9|          2|    4|          8|
    |in_strb_V_0_state      |  15|          3|    2|          6|
    |in_user_V_0_ack_out    |   9|          2|    1|          2|
    |in_user_V_0_data_out   |   9|          2|    1|          2|
    |in_user_V_0_state      |  15|          3|    2|          6|
    |out_data_V_1_data_out  |   9|          2|   32|         64|
    |out_data_V_1_state     |  15|          3|    2|          6|
    |out_dest_V_1_data_out  |   9|          2|    1|          2|
    |out_dest_V_1_state     |  15|          3|    2|          6|
    |out_id_V_1_data_out    |   9|          2|    1|          2|
    |out_id_V_1_state       |  15|          3|    2|          6|
    |out_keep_V_1_data_out  |   9|          2|    4|          8|
    |out_keep_V_1_state     |  15|          3|    2|          6|
    |out_last_V_1_data_out  |   9|          2|    1|          2|
    |out_last_V_1_state     |  15|          3|    2|          6|
    |out_strb_V_1_data_out  |   9|          2|    4|          8|
    |out_strb_V_1_state     |  15|          3|    2|          6|
    |out_user_V_1_data_out  |   9|          2|    1|          2|
    |out_user_V_1_state     |  15|          3|    2|          6|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 426|         89|  124|        279|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   4|   0|    4|          0|
    |ap_sync_reg_grp_mnist_lstm_fu_456_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_mnist_lstm_fu_456_ap_ready  |   1|   0|    1|          0|
    |grp_mnist_lstm_fu_456_ap_start_reg          |   1|   0|    1|          0|
    |in_data_V_0_payload_A                       |  32|   0|   32|          0|
    |in_data_V_0_payload_B                       |  32|   0|   32|          0|
    |in_data_V_0_sel_rd                          |   1|   0|    1|          0|
    |in_data_V_0_sel_wr                          |   1|   0|    1|          0|
    |in_data_V_0_state                           |   2|   0|    2|          0|
    |in_dest_V_0_payload_A                       |   1|   0|    1|          0|
    |in_dest_V_0_payload_B                       |   1|   0|    1|          0|
    |in_dest_V_0_sel_rd                          |   1|   0|    1|          0|
    |in_dest_V_0_sel_wr                          |   1|   0|    1|          0|
    |in_dest_V_0_state                           |   2|   0|    2|          0|
    |in_id_V_0_payload_A                         |   1|   0|    1|          0|
    |in_id_V_0_payload_B                         |   1|   0|    1|          0|
    |in_id_V_0_sel_rd                            |   1|   0|    1|          0|
    |in_id_V_0_sel_wr                            |   1|   0|    1|          0|
    |in_id_V_0_state                             |   2|   0|    2|          0|
    |in_keep_V_0_payload_A                       |   4|   0|    4|          0|
    |in_keep_V_0_payload_B                       |   4|   0|    4|          0|
    |in_keep_V_0_sel_rd                          |   1|   0|    1|          0|
    |in_keep_V_0_sel_wr                          |   1|   0|    1|          0|
    |in_keep_V_0_state                           |   2|   0|    2|          0|
    |in_last_V_0_payload_A                       |   1|   0|    1|          0|
    |in_last_V_0_payload_B                       |   1|   0|    1|          0|
    |in_last_V_0_sel_rd                          |   1|   0|    1|          0|
    |in_last_V_0_sel_wr                          |   1|   0|    1|          0|
    |in_last_V_0_state                           |   2|   0|    2|          0|
    |in_strb_V_0_payload_A                       |   4|   0|    4|          0|
    |in_strb_V_0_payload_B                       |   4|   0|    4|          0|
    |in_strb_V_0_sel_rd                          |   1|   0|    1|          0|
    |in_strb_V_0_sel_wr                          |   1|   0|    1|          0|
    |in_strb_V_0_state                           |   2|   0|    2|          0|
    |in_user_V_0_payload_A                       |   1|   0|    1|          0|
    |in_user_V_0_payload_B                       |   1|   0|    1|          0|
    |in_user_V_0_sel_rd                          |   1|   0|    1|          0|
    |in_user_V_0_sel_wr                          |   1|   0|    1|          0|
    |in_user_V_0_state                           |   2|   0|    2|          0|
    |out_data_V_1_payload_A                      |  32|   0|   32|          0|
    |out_data_V_1_payload_B                      |  32|   0|   32|          0|
    |out_data_V_1_sel_rd                         |   1|   0|    1|          0|
    |out_data_V_1_sel_wr                         |   1|   0|    1|          0|
    |out_data_V_1_state                          |   2|   0|    2|          0|
    |out_dest_V_1_payload_A                      |   1|   0|    1|          0|
    |out_dest_V_1_payload_B                      |   1|   0|    1|          0|
    |out_dest_V_1_sel_rd                         |   1|   0|    1|          0|
    |out_dest_V_1_sel_wr                         |   1|   0|    1|          0|
    |out_dest_V_1_state                          |   2|   0|    2|          0|
    |out_id_V_1_payload_A                        |   1|   0|    1|          0|
    |out_id_V_1_payload_B                        |   1|   0|    1|          0|
    |out_id_V_1_sel_rd                           |   1|   0|    1|          0|
    |out_id_V_1_sel_wr                           |   1|   0|    1|          0|
    |out_id_V_1_state                            |   2|   0|    2|          0|
    |out_keep_V_1_payload_A                      |   4|   0|    4|          0|
    |out_keep_V_1_payload_B                      |   4|   0|    4|          0|
    |out_keep_V_1_sel_rd                         |   1|   0|    1|          0|
    |out_keep_V_1_sel_wr                         |   1|   0|    1|          0|
    |out_keep_V_1_state                          |   2|   0|    2|          0|
    |out_last_V_1_payload_A                      |   1|   0|    1|          0|
    |out_last_V_1_payload_B                      |   1|   0|    1|          0|
    |out_last_V_1_sel_rd                         |   1|   0|    1|          0|
    |out_last_V_1_sel_wr                         |   1|   0|    1|          0|
    |out_last_V_1_state                          |   2|   0|    2|          0|
    |out_strb_V_1_payload_A                      |   4|   0|    4|          0|
    |out_strb_V_1_payload_B                      |   4|   0|    4|          0|
    |out_strb_V_1_sel_rd                         |   1|   0|    1|          0|
    |out_strb_V_1_sel_wr                         |   1|   0|    1|          0|
    |out_strb_V_1_state                          |   2|   0|    2|          0|
    |out_user_V_1_payload_A                      |   1|   0|    1|          0|
    |out_user_V_1_payload_B                      |   1|   0|    1|          0|
    |out_user_V_1_sel_rd                         |   1|   0|    1|          0|
    |out_user_V_1_sel_wr                         |   1|   0|    1|          0|
    |out_user_V_1_state                          |   2|   0|    2|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 239|   0|  239|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   | Source Object|    C Type    |
+--------------+-----+-----+--------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_none |   LSTM_Top   | return value |
|ap_rst_n      |  in |    1| ap_ctrl_none |   LSTM_Top   | return value |
|in_r_TDATA    |  in |   32|     axis     |   in_data_V  |    pointer   |
|in_r_TVALID   |  in |    1|     axis     |   in_dest_V  |    pointer   |
|in_r_TREADY   | out |    1|     axis     |   in_dest_V  |    pointer   |
|in_r_TDEST    |  in |    1|     axis     |   in_dest_V  |    pointer   |
|in_r_TKEEP    |  in |    4|     axis     |   in_keep_V  |    pointer   |
|in_r_TSTRB    |  in |    4|     axis     |   in_strb_V  |    pointer   |
|in_r_TUSER    |  in |    1|     axis     |   in_user_V  |    pointer   |
|in_r_TLAST    |  in |    1|     axis     |   in_last_V  |    pointer   |
|in_r_TID      |  in |    1|     axis     |    in_id_V   |    pointer   |
|out_r_TDATA   | out |   32|     axis     |  out_data_V  |    pointer   |
|out_r_TVALID  | out |    1|     axis     |  out_dest_V  |    pointer   |
|out_r_TREADY  |  in |    1|     axis     |  out_dest_V  |    pointer   |
|out_r_TDEST   | out |    1|     axis     |  out_dest_V  |    pointer   |
|out_r_TKEEP   | out |    4|     axis     |  out_keep_V  |    pointer   |
|out_r_TSTRB   | out |    4|     axis     |  out_strb_V  |    pointer   |
|out_r_TUSER   | out |    1|     axis     |  out_user_V  |    pointer   |
|out_r_TLAST   | out |    1|     axis     |  out_last_V  |    pointer   |
|out_r_TID     | out |    1|     axis     |   out_id_V   |    pointer   |
+--------------+-----+-----+--------------+--------------+--------------+

