# Multiplier by Repeated Addition (Verilog)

##  Project Overview
This project implements a **Multiplier using Repeated Addition** in **Verilog HDL** based on a **Datapath and Controller (FSM)** architecture.

The multiplication is performed by:
- Loading multiplicand into register **A**
- Loading multiplier into counter **B**
- Repeatedly adding **A** to product register **P**
- Decrementing **B** until it becomes zero
- Generating a **done** signal when multiplication is complete

This project was fully **designed, simulated, debugged, and verified** by me.

---

##  Architecture
- Datapath + Controller separation
- Finite State Machine (FSM) based controller
- Fully synchronous design

### Datapath Blocks
- **PIPO_A** â€“ Register for multiplicand (A)
- **B_CNTR** â€“ Counter for multiplier (B)
- **PIPO_P** â€“ Product register (P)
- **ADD** â€“ Combinational adder
- **EQZ** â€“ Zero comparator for B

### Controller
- FSM controlling datapath signals:
  - `ldA`, `ldB`, `ldP`
  - `clrP`, `decB`
  - `done`

---

## ğŸ“ Folder Structure
Multiplier-by-Repeated-Addition-Verilog
â”œâ”€â”€ rtl/
â”‚ â”œâ”€â”€ Mul.v # Datapath
â”‚ â”œâ”€â”€ Mul_Contr.v # Controller (FSM)
â”‚ â””â”€â”€ submodules.v # Registers, counter, adder, comparator
â”‚
â”œâ”€â”€ tb/
â”‚ â””â”€â”€ Mul_test.v # Testbench
â”‚
â”œâ”€â”€ waveform/
â”‚ â””â”€â”€ Mul_waveform.png # GTKWave simulation result
â”‚
â”œâ”€â”€ output/
â”‚ â””â”€â”€ terminal_output.png # Terminal simulation output
â”‚
â””â”€â”€ README.md

---

## Simulation Details
- **Simulator:** Icarus Verilog
- **Waveform Viewer:** GTKWave
- **Language:** Verilog HDL

### Compile & Run
- iverilog -g 2012 -o mul_out Datapath.v Controller.v Testbench.v
- **vvp mul_out**
- **gtkwave waveform/Mul.vcd**

---

### Example Result
- Input:
A = 5
B = 4

- Output:
  Product (P) = 20

- done = 1

- The result is verified using:

- Terminal output

- GTKWave waveform

---

### Key Learnings

- Datapath and Controller based design

- FSM implementation in Verilog

- Control signal timing and synchronization

- Debugging using waveforms

- Writing effective testbenches

---

### Future Enhancements

- Signed multiplication

- Parameterized bit-width

- Optimized multiplier

- FPGA synthesis

---

### Author

**Suzal Jangid**  
Electronics & Communication Engineering  
**Interest:** RTL Design, Digital Systems, VLSI


â­ If you found this project useful, feel free to star the repository!

