// Seed: 4115864950
module module_0 (
    output supply1 id_0,
    output supply0 id_1,
    input supply1 id_2,
    input tri0 id_3
);
  logic id_5, id_6;
endmodule
module module_1 #(
    parameter id_0 = 32'd29,
    parameter id_4 = 32'd82,
    parameter id_7 = 32'd30
) (
    output supply1 _id_0,
    input tri id_1,
    output wire id_2,
    output tri id_3,
    input wire _id_4,
    output supply1 id_5,
    output tri1 id_6,
    output tri _id_7,
    input wand id_8,
    input supply0 id_9,
    input wand id_10,
    input wor id_11,
    output wire id_12,
    input wire id_13,
    output tri1 id_14,
    input supply0 id_15,
    input uwire id_16
);
  logic [ id_0 : id_7] id_18;
  wire  [id_4 : 1 'd0] id_19;
  assign id_18 = id_1;
  specify
    (id_20 => id_21) = 1;
    specparam id_22 = id_11;
  endspecify
  module_0 modCall_1 (
      id_2,
      id_2,
      id_13,
      id_9
  );
  assign modCall_1.id_3 = 0;
endmodule
