Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Sep 17 10:30:40 2024
| Host         : cenglab08 running 64-bit Ubuntu 24.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file adder_6bit_timing_summary_routed.rpt -pb adder_6bit_timing_summary_routed.pb -rpx adder_6bit_timing_summary_routed.rpx -warn_on_violation
| Design       : adder_6bit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            carry_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.995ns  (logic 6.275ns (48.286%)  route 6.720ns (51.714%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  b_IBUF[2]_inst/O
                         net (fo=1, routed)           3.292     4.759    b_IBUF[2]
    SLICE_X0Y85          LUT3 (Prop_lut3_I1_O)        0.124     4.883 r  r_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     4.883    r_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.281 r  r_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.281    r_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.438 r  r_OBUF[4]_inst_i_1/CO[1]
                         net (fo=3, routed)           1.710     7.148    p_0_in
    SLICE_X0Y63          LUT4 (Prop_lut4_I3_O)        0.357     7.505 r  carry_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.718     9.223    carry_out_OBUF
    V12                  OBUF (Prop_obuf_I_O)         3.772    12.995 r  carry_out_OBUF_inst/O
                         net (fo=0)                   0.000    12.995    carry_out
    V12                                                               r  carry_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            overflow
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.755ns  (logic 6.044ns (47.382%)  route 6.711ns (52.618%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  b_IBUF[2]_inst/O
                         net (fo=1, routed)           3.292     4.759    b_IBUF[2]
    SLICE_X0Y85          LUT3 (Prop_lut3_I1_O)        0.124     4.883 r  r_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     4.883    r_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.281 r  r_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.281    r_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.438 r  r_OBUF[4]_inst_i_1/CO[1]
                         net (fo=3, routed)           1.703     7.140    p_0_in
    SLICE_X0Y63          LUT4 (Prop_lut4_I0_O)        0.329     7.469 r  overflow_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.717     9.186    overflow_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.569    12.755 r  overflow_OBUF_inst/O
                         net (fo=0)                   0.000    12.755    overflow
    V11                                                               r  overflow (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            r[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.557ns  (logic 6.026ns (47.992%)  route 6.531ns (52.008%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  b_IBUF[2]_inst/O
                         net (fo=1, routed)           3.292     4.759    b_IBUF[2]
    SLICE_X0Y85          LUT3 (Prop_lut3_I1_O)        0.124     4.883 r  r_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     4.883    r_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.281 r  r_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.281    r_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.438 r  r_OBUF[4]_inst_i_1/CO[1]
                         net (fo=3, routed)           1.710     7.148    p_0_in
    SLICE_X0Y63          LUT4 (Prop_lut4_I0_O)        0.329     7.477 r  r_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.529     9.005    r_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552    12.557 r  r_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.557    r[5]
    V17                                                               r  r[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            r[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.302ns  (logic 5.569ns (49.277%)  route 5.733ns (50.723%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  b_IBUF[2]_inst/O
                         net (fo=1, routed)           3.292     4.759    b_IBUF[2]
    SLICE_X0Y85          LUT3 (Prop_lut3_I1_O)        0.124     4.883 r  r_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     4.883    r_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     5.131 r  r_OBUF[3]_inst_i_1/O[2]
                         net (fo=1, routed)           2.441     7.571    r_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.731    11.302 r  r_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.302    r[2]
    J13                                                               r  r[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            r[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.900ns  (logic 5.937ns (54.469%)  route 4.963ns (45.531%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  b_IBUF[2]_inst/O
                         net (fo=1, routed)           3.292     4.759    b_IBUF[2]
    SLICE_X0Y85          LUT3 (Prop_lut3_I1_O)        0.124     4.883 r  r_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     4.883    r_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.281 r  r_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.281    r_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.503 r  r_OBUF[4]_inst_i_1/O[0]
                         net (fo=1, routed)           1.671     7.174    r_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.727    10.900 r  r_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.900    r[4]
    R18                                                               r  r[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            r[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.661ns  (logic 5.675ns (53.230%)  route 4.986ns (46.770%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  b_IBUF[2]_inst/O
                         net (fo=1, routed)           3.292     4.759    b_IBUF[2]
    SLICE_X0Y85          LUT3 (Prop_lut3_I1_O)        0.124     4.883 r  r_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     4.883    r_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     5.235 r  r_OBUF[3]_inst_i_1/O[3]
                         net (fo=1, routed)           1.694     6.929    r_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.733    10.661 r  r_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.661    r[3]
    N14                                                               r  r[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            r[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.033ns  (logic 5.544ns (55.257%)  route 4.489ns (44.743%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  a_IBUF[0]_inst/O
                         net (fo=2, routed)           1.966     3.443    a_IBUF[0]
    SLICE_X0Y85          LUT3 (Prop_lut3_I0_O)        0.124     3.567 r  r_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.567    r_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     3.814 r  r_OBUF[3]_inst_i_1/O[0]
                         net (fo=1, routed)           2.523     6.338    r_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.695    10.033 r  r_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.033    r[0]
    H17                                                               r  r[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            r[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.976ns  (logic 5.567ns (55.807%)  route 4.409ns (44.193%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  b_IBUF[1]_inst/O
                         net (fo=1, routed)           2.142     3.644    b_IBUF[1]
    SLICE_X0Y85          LUT3 (Prop_lut3_I1_O)        0.124     3.768 r  r_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     3.768    r_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.995 r  r_OBUF[3]_inst_i_1/O[1]
                         net (fo=1, routed)           2.267     6.262    r_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.714     9.976 r  r_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.976    r[1]
    K15                                                               r  r[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[5]
                            (input port)
  Destination:            r[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.364ns  (logic 1.589ns (67.229%)  route 0.775ns (32.771%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  b[5] (IN)
                         net (fo=0)                   0.000     0.000    b[5]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  b_IBUF[5]_inst/O
                         net (fo=3, routed)           0.493     0.784    b_IBUF[5]
    SLICE_X0Y63          LUT4 (Prop_lut4_I2_O)        0.045     0.829 r  r_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.282     1.111    r_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     2.364 r  r_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.364    r[5]
    V17                                                               r  r[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            r[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.450ns  (logic 1.696ns (69.240%)  route 0.754ns (30.760%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  a_IBUF[2]_inst/O
                         net (fo=2, routed)           0.405     0.658    a_IBUF[2]
    SLICE_X0Y85          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.785 r  r_OBUF[3]_inst_i_1/O[3]
                         net (fo=1, routed)           0.348     1.133    r_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.316     2.450 r  r_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.450    r[3]
    N14                                                               r  r[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[5]
                            (input port)
  Destination:            overflow
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.452ns  (logic 1.606ns (65.507%)  route 0.846ns (34.493%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  b[5] (IN)
                         net (fo=0)                   0.000     0.000    b[5]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  b_IBUF[5]_inst/O
                         net (fo=3, routed)           0.482     0.773    b_IBUF[5]
    SLICE_X0Y63          LUT4 (Prop_lut4_I3_O)        0.045     0.818 r  overflow_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.364     1.182    overflow_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.269     2.452 r  overflow_OBUF_inst/O
                         net (fo=0)                   0.000     2.452    overflow
    V11                                                               r  overflow (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            r[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.480ns  (logic 1.738ns (70.107%)  route 0.741ns (29.893%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  a_IBUF[2]_inst/O
                         net (fo=2, routed)           0.405     0.658    a_IBUF[2]
    SLICE_X0Y85          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     0.775 r  r_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.775    r_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.829 r  r_OBUF[4]_inst_i_1/O[0]
                         net (fo=1, routed)           0.336     1.165    r_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.314     2.480 r  r_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.480    r[4]
    R18                                                               r  r[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[5]
                            (input port)
  Destination:            carry_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.518ns  (logic 1.666ns (66.186%)  route 0.851ns (33.814%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  b[5] (IN)
                         net (fo=0)                   0.000     0.000    b[5]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  b_IBUF[5]_inst/O
                         net (fo=3, routed)           0.493     0.784    b_IBUF[5]
    SLICE_X0Y63          LUT4 (Prop_lut4_I0_O)        0.042     0.826 r  carry_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.358     1.185    carry_out_OBUF
    V12                  OBUF (Prop_obuf_I_O)         1.333     2.518 r  carry_out_OBUF_inst/O
                         net (fo=0)                   0.000     2.518    carry_out
    V12                                                               r  carry_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_sub
                            (input port)
  Destination:            r[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.724ns  (logic 1.684ns (61.809%)  route 1.040ns (38.191%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  add_sub (IN)
                         net (fo=0)                   0.000     0.000    add_sub
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  add_sub_IBUF_inst/O
                         net (fo=9, routed)           0.450     0.726    add_sub_IBUF
    SLICE_X0Y85          LUT3 (Prop_lut3_I2_O)        0.045     0.771 r  r_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     0.771    r_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.836 r  r_OBUF[3]_inst_i_1/O[1]
                         net (fo=1, routed)           0.590     1.426    r_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.298     2.724 r  r_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.724    r[1]
    K15                                                               r  r[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            r[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.773ns  (logic 1.680ns (60.600%)  route 1.092ns (39.400%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  a_IBUF[2]_inst/O
                         net (fo=2, routed)           0.450     0.703    a_IBUF[2]
    SLICE_X0Y85          LUT3 (Prop_lut3_I0_O)        0.045     0.748 r  r_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.748    r_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.814 r  r_OBUF[3]_inst_i_1/O[2]
                         net (fo=1, routed)           0.643     1.456    r_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.316     2.773 r  r_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.773    r[2]
    J13                                                               r  r[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_sub
                            (input port)
  Destination:            r[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.916ns  (logic 1.674ns (57.401%)  route 1.242ns (42.599%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  add_sub (IN)
                         net (fo=0)                   0.000     0.000    add_sub
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  add_sub_IBUF_inst/O
                         net (fo=9, routed)           0.539     0.814    add_sub_IBUF
    SLICE_X0Y85          LUT3 (Prop_lut3_I2_O)        0.045     0.859 r  r_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     0.859    r_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.929 r  r_OBUF[3]_inst_i_1/O[0]
                         net (fo=1, routed)           0.703     1.633    r_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.283     2.916 r  r_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.916    r[0]
    H17                                                               r  r[0] (OUT)
  -------------------------------------------------------------------    -------------------





