set_property PACKAGE_PIN F21 [get_ports {CLKSOIN_P[3]}]
set_property PACKAGE_PIN AA13 [get_ports {CLKSOIN_P[0]}]

set_property PACKAGE_PIN AA18 [get_ports {BX_SYNC_TRG_P[0]}]
set_property PACKAGE_PIN AB19 [get_ports {BX_SYNX_TRG_N[0]}]

set_property PACKAGE_PIN T22 [get_ports {HRSTB_P[2]}]

set_property PACKAGE_PIN J21 [get_ports {TRG_P[2]}]
set_property PACKAGE_PIN T20 [get_ports {TRG_P[1]}]
set_property PACKAGE_PIN V21 [get_ports {HRSTB_P[3]}]
set_property PACKAGE_PIN V22 [get_ports {HRSTB_P[1]}]

connect_debug_port u_ila_0/probe3 [get_nets [list {top_block_i/fakernet/reg_switch_0/inst/state_sw__0[0]} {top_block_i/fakernet/reg_switch_0/inst/state_sw__0[1]}]]





connect_debug_port u_ila_0/probe11 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/SAMPA_PON_v1_0_M00_AXI_inst/m00_axi_rdata[0]}]]
connect_debug_port u_ila_0/probe16 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/inst/reads_done_reg]]


create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list top_block_i/clk_wiz_0/inst/clk_out5]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 28 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[0]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[1]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[2]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[3]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[4]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[5]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[6]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[7]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[8]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[9]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[10]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[11]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[12]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[13]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[14]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[15]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[16]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[17]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[18]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[19]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[20]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[21]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[22]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[23]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[24]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[25]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[26]} {top_block_i/SAMPA_PON_v1_0_0/inst/cnt_reg[27]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[0]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[1]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[2]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[3]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[4]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[5]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[6]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[7]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[8]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[9]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[10]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[11]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[12]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[13]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[14]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[15]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[16]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[17]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[18]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[19]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[20]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[21]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[22]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[23]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[24]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[25]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[26]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[27]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[28]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[29]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[30]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/SAMPA_PON_v1_0_M00_AXI_inst/M_AXI_RDATA[0]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[0]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[1]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[2]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[3]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[4]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[5]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[6]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[7]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[8]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[9]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[10]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[11]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[12]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[13]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[14]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[15]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[16]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[17]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[18]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[19]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[20]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[21]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[22]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[23]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[24]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[25]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[26]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[27]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[28]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[29]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[30]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 3 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/SAMPA_PON_v1_0_M00_AXI_inst/p_1_in[0]} {top_block_i/SAMPA_PON_v1_0_0/inst/SAMPA_PON_v1_0_M00_AXI_inst/p_1_in[1]} {top_block_i/SAMPA_PON_v1_0_0/inst/SAMPA_PON_v1_0_M00_AXI_inst/p_1_in[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[0]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[1]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[2]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[3]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[4]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[5]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[6]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[7]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[8]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[9]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[10]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[11]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[12]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[13]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[14]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[15]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[16]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[17]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[18]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[19]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[20]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[21]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[22]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[23]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[24]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[25]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[26]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[27]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[28]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[29]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[30]} {top_block_i/SAMPA_PON_v1_0_0/m00_axi_rdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[0]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[1]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[2]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[3]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[4]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[5]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[6]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[7]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[8]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[9]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[10]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[11]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[12]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[13]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[14]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[15]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[16]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[17]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[18]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[19]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[20]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[21]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[22]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[23]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[24]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[25]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[26]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[27]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[28]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[29]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[30]} {top_block_i/fakernet/reg_switch_0/inst/sampa_rdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 3 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {top_block_i/fakernet/reg_switch_0/inst/state_sw[0]} {top_block_i/fakernet/reg_switch_0/inst/state_sw[1]} {top_block_i/fakernet/reg_switch_0/inst/state_sw[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[0]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[1]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[2]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[3]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[4]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[5]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[6]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[7]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[8]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[9]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[10]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[11]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[12]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[13]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[14]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[15]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[16]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[17]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[18]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[19]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[20]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[21]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[22]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[23]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[24]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[25]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[26]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[27]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[28]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[29]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[30]} {top_block_i/fakernet/reg_switch_0/inst/i2c_waddr_o[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[0]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[1]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[2]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[3]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[4]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[5]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[6]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[7]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[8]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[9]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[10]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[11]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[12]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[13]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[14]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[15]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[16]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[17]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[18]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[19]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[20]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[21]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[22]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[23]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[24]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[25]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[26]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[27]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[28]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[29]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[30]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_o[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[0]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[1]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[2]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[3]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[4]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[5]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[6]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[7]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[8]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[9]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[10]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[11]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[12]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[13]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[14]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[15]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[16]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[17]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[18]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[19]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[20]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[21]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[22]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[23]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[24]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[25]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[26]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[27]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[28]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[29]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[30]} {top_block_i/fakernet/reg_switch_0/regacc_data_rd_i[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 32 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[0]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[1]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[2]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[3]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[4]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[5]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[6]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[7]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[8]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[9]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[10]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[11]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[12]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[13]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[14]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[15]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[16]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[17]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[18]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[19]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[20]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[21]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[22]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[23]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[24]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[25]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[26]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[27]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[28]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[29]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[30]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_i[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 25 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_addr_i[0]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[1]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[2]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[3]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[4]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[5]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[6]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[7]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[8]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[9]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[10]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[11]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[12]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[13]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[14]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[15]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[16]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[17]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[18]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[19]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[20]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[21]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[22]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[23]} {top_block_i/fakernet/reg_switch_0/regacc_addr_i[24]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 32 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[0]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[1]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[2]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[3]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[4]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[5]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[6]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[7]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[8]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[9]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[10]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[11]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[12]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[13]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[14]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[15]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[16]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[17]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[18]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[19]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[20]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[21]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[22]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[23]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[24]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[25]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[26]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[27]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[28]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[29]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[30]} {top_block_i/fakernet/reg_switch_0/regacc_data_wr_o[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 25 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {top_block_i/fakernet/reg_switch_0/regacc_addr_o[0]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[1]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[2]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[3]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[4]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[5]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[6]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[7]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[8]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[9]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[10]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[11]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[12]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[13]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[14]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[15]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[16]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[17]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[18]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[19]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[20]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[21]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[22]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[23]} {top_block_i/fakernet/reg_switch_0/regacc_addr_o[24]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 32 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[0]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[1]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[2]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[3]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[4]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[5]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[6]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[7]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[8]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[9]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[10]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[11]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[12]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[13]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[14]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[15]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[16]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[17]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[18]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[19]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[20]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[21]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[22]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[23]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[24]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[25]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[26]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[27]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[28]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[29]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[30]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 32 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[0]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[1]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[2]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[3]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[4]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[5]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[6]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[7]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[8]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[9]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[10]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[11]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[12]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[13]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[14]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[15]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[16]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[17]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[18]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[19]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[20]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[21]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[22]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[23]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[24]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[25]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[26]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[27]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[28]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[29]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[30]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/m00_axi_araddr[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 32 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[0]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[1]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[2]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[3]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[4]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[5]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[6]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[7]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[8]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[9]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[10]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[11]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[12]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[13]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[14]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[15]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[16]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[17]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[18]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[19]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[20]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[21]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[22]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[23]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[24]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[25]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[26]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[27]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[28]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[29]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[30]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 32 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[0]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[1]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[2]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[3]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[4]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[5]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[6]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[7]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[8]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[9]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[10]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[11]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[12]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[13]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[14]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[15]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[16]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[17]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[18]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[19]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[20]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[21]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[22]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[23]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[24]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[25]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[26]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[27]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[28]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[29]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[30]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/m00_axi_araddr[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list top_block_i/fakernet/reg_switch_0/axi_aresetn]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list top_block_i/fakernet/reg_switch_0/inst/i2c_addr]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/m00_axi_arready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/m00_axi_arvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/m00_axi_bready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/m00_axi_bvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/m00_axi_rready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/m00_axi_rvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/m00_axi_txn_done]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/inst/SAMPA_PON_v1_0_M00_AXI_inst/PON]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_done_i]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_done_o]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_read_i]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_read_o]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_write_i]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list top_block_i/fakernet/reg_switch_0/regacc_write_o]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/sampa_power_on]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/inst/sampa_power_on]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/inst/txn]]
create_debug_core u_ila_1 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list top_block_i/clk_wiz_0/inst/clk_out1]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
set_property port_width 32 [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[0]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[1]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[2]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[3]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[4]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[5]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[6]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[7]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[8]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[9]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[10]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[11]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[12]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[13]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[14]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[15]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[16]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[17]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[18]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[19]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[20]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[21]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[22]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[23]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[24]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[25]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[26]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[27]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[28]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[29]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[30]} {top_block_i/fakernet/reg_switch_0/inst/i2c_rdata_i[31]}]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk]
