// Seed: 3190538546
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  assign module_1.id_0 = 0;
  input wire id_1;
endmodule
module module_1 (
    input tri id_0,
    output wor id_1,
    output tri id_2,
    input wor id_3,
    output uwire id_4,
    input supply0 id_5,
    input tri id_6,
    input wand id_7,
    input wand id_8,
    input supply1 id_9,
    input supply0 id_10,
    input wand id_11
);
  assign id_2 = 1;
  logic id_13;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13
  );
  assign id_1 = -1'b0;
  assign id_2 = id_13 < 'b0;
  assign id_4 = -1;
  wire [1 'h0 : 1] id_14;
endmodule
