
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.048016                       # Number of seconds simulated
sim_ticks                                 48015804000                       # Number of ticks simulated
final_tick                                48015804000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1303975                       # Simulator instruction rate (inst/s)
host_op_rate                                  2502282                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             4682108922                       # Simulator tick rate (ticks/s)
host_mem_usage                                 705444                       # Number of bytes of host memory used
host_seconds                                    10.26                       # Real time elapsed on the host
sim_insts                                    13372438                       # Number of instructions simulated
sim_ops                                      25661278                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  48015804000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst           133376                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data          3261248                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             3394624                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst       133376                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         133376                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::writebacks      1372864                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total          1372864                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::cpu.inst              2084                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data             50957                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                53041                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::writebacks          21451                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total               21451                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst             2777752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data            67920304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               70698056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst        2777752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           2777752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::writebacks         28591919                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              28591919                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::writebacks         28591919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst            2777752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data           67920304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              99289975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                        53041                       # Number of read requests accepted
system.mem_ctrl.writeReqs                       21451                       # Number of write requests accepted
system.mem_ctrl.readBursts                      53041                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                     21451                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                 3384320                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                    10304                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                  1371584                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  3394624                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys               1372864                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                     161                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               3265                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               3113                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               3146                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               3170                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               3124                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               2820                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               3079                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               3170                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               3860                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               3469                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              3640                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              3283                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              3826                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              3643                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              3085                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              3187                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0               1316                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1               1281                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2               1279                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3               1221                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4               1223                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5               1098                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6               1278                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7               1364                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8               1539                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9               1345                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10              1451                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11              1443                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12              1621                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13              1483                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14              1264                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15              1225                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    48015699000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  53041                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                 21451                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    52878                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                    1032                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                    1041                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                    1211                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                    1211                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                    1211                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                    1210                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                    1210                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                    1210                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                    1210                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                    1210                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                    1210                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                    1210                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                    1210                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                    1210                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                    1210                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                    1210                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                    1210                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                    1210                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples        27457                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     173.133554                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    109.727892                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    222.171016                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127         17127     62.38%     62.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         4798     17.47%     79.85% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383         2027      7.38%     87.23% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          889      3.24%     90.47% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          447      1.63%     92.10% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767          930      3.39%     95.49% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          276      1.01%     96.49% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          163      0.59%     97.09% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          800      2.91%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         27457                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples         1210                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       43.693388                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      30.939616                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     108.903450                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-127           1160     95.87%     95.87% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-255           37      3.06%     98.93% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            8      0.66%     99.59% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::384-511            1      0.08%     99.67% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-639            2      0.17%     99.83% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::640-767            1      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3328-3455            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total           1210                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples         1210                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.711570                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.697061                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.697590                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16               170     14.05%     14.05% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                 9      0.74%     14.79% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18              1031     85.21%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total           1210                       # Writes before turning the bus around for reads
system.mem_ctrl.totQLat                    1199646250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat               2191146250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                   264400000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      22686.20                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 41436.20                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         70.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                         28.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      70.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      28.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.77                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.55                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.22                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       24.26                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                     28406                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                    18438                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  53.72                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 85.95                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      644575.24                       # Average gap between requests
system.mem_ctrl.pageHitRate                     63.02                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                  93534000                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                  49687935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                177693180                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                52513200                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          3062751120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy            1420165830                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy             103859520                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy      11492412960                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy       3162990720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        2837029680                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy             22453285815                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             467.622813                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           44628286250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE     102732250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF     1297308000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   11189867000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN   8236134500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT     1987420250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN  25202342000                       # Time in different power states
system.mem_ctrl_1.actEnergy                 102580380                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                  54511380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                199870020                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                59356620                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          3141425040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy            1547507820                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy             102119040                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy      12260828820                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy       2854086720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        2547523590                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy             22870630020                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             476.314610                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           44354017000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE      94222750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF     1330408000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   10034081750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN   7432068500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT     2237156250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN  26887866750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  48015804000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  48015804000                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  48015804000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  48015804000                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                    74                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     48015804000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         48015804                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    13372438                       # Number of instructions committed
system.cpu.committedOps                      25661278                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              25548638                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                  55171                       # Number of float alu accesses
system.cpu.num_func_calls                       89914                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      3007948                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     25548638                       # number of integer instructions
system.cpu.num_fp_insts                         55171                       # number of float instructions
system.cpu.num_int_register_reads            47496634                       # number of times the integer registers were read
system.cpu.num_int_register_writes           21292101                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                88473                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               45428                       # number of times the floating registers were written
system.cpu.num_cc_register_reads             18100963                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            11117107                       # number of times the CC registers were written
system.cpu.num_mem_refs                       3594272                       # number of memory refs
system.cpu.num_load_insts                     2527713                       # Number of load instructions
system.cpu.num_store_insts                    1066559                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                   48015804                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           3384690                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 60750      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  21810379     84.99%     85.23% # Class of executed instruction
system.cpu.op_class::IntMult                   120800      0.47%     85.70% # Class of executed instruction
system.cpu.op_class::IntDiv                     38910      0.15%     85.85% # Class of executed instruction
system.cpu.op_class::FloatAdd                   36167      0.14%     85.99% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::MemRead                  2511963      9.79%     95.78% # Class of executed instruction
system.cpu.op_class::MemWrite                 1063685      4.15%     99.93% # Class of executed instruction
system.cpu.op_class::FloatMemRead               15750      0.06%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               2874      0.01%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   25661278                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  48015804000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             80142                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1018.950229                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3513152                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             81166                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             43.283542                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         799938000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1018.950229                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.995069                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995069                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          392                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          594                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7269802                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7269802                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  48015804000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      2470343                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2470343                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1042809                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1042809                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       3513152                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3513152                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      3513152                       # number of overall hits
system.cpu.dcache.overall_hits::total         3513152                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        57411                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         57411                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        23755                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        23755                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        81166                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          81166                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        81166                       # number of overall misses
system.cpu.dcache.overall_misses::total         81166                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   4373672000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4373672000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   2416777000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2416777000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   6790449000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6790449000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   6790449000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6790449000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      2527754                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2527754                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1066564                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1066564                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      3594318                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3594318                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      3594318                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3594318                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.022712                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.022712                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.022272                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022272                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.022582                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022582                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.022582                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022582                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 76181.777011                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76181.777011                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 101737.613134                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 101737.613134                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 83661.249784                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 83661.249784                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 83661.249784                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83661.249784                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        48383                       # number of writebacks
system.cpu.dcache.writebacks::total             48383                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        57411                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        57411                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        23755                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        23755                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        81166                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        81166                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        81166                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        81166                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   4258850000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4258850000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2369267000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2369267000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   6628117000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6628117000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   6628117000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6628117000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.022712                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022712                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.022272                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022272                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.022582                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022582                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.022582                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022582                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 74181.777011                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74181.777011                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 99737.613134                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 99737.613134                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 81661.249784                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81661.249784                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 81661.249784                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81661.249784                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  48015804000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              1148                       # number of replacements
system.cpu.icache.tags.tagsinuse           881.258168                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            16980774                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2128                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7979.687030                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   881.258168                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.860604                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.860604                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          980                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          248                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          592                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          33967932                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         33967932                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  48015804000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     16980774                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16980774                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      16980774                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16980774                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     16980774                       # number of overall hits
system.cpu.icache.overall_hits::total        16980774                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         2128                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2128                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         2128                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2128                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         2128                       # number of overall misses
system.cpu.icache.overall_misses::total          2128                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    237788000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    237788000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    237788000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    237788000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    237788000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    237788000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     16982902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     16982902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     16982902                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     16982902                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     16982902                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     16982902                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000125                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000125                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000125                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000125                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000125                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000125                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 111742.481203                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 111742.481203                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 111742.481203                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 111742.481203                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 111742.481203                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 111742.481203                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         2128                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2128                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         2128                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2128                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         2128                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2128                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    233532000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    233532000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    233532000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    233532000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    233532000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    233532000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000125                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000125                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000125                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000125                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000125                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000125                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 109742.481203                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 109742.481203                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 109742.481203                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 109742.481203                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 109742.481203                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 109742.481203                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests         164584                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        81290                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops             1609                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops         1609                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  48015804000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               59539                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         69834                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             60483                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              23755                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             23755                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          59539                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         5404                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       242474                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  247878                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       136192                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      8291136                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  8427328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             49027                       # Total snoops (count)
system.l2bus.snoopTraffic                     1372864                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             132321                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.012175                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.109667                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                   130710     98.78%     98.78% # Request fanout histogram
system.l2bus.snoop_fanout::1                     1611      1.22%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total               132321                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy            261350000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             6384000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy           243498000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.5                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  48015804000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                49027                       # number of replacements
system.l2cache.tags.tagsinuse             4031.855485                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 110556                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                53123                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.081132                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle           7478986000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks     7.312586                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst    95.736093                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data  3928.806807                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.001785                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.023373                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.959181                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.984340                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          210                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          611                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         3208                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1369779                       # Number of tag accesses
system.l2cache.tags.data_accesses             1369779                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  48015804000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks        48383                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        48383                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data          4137                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             4137                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst           44                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        26072                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        26116                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst               44                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data            30209                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               30253                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst              44                       # number of overall hits
system.l2cache.overall_hits::cpu.data           30209                       # number of overall hits
system.l2cache.overall_hits::total              30253                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data        19618                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          19618                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst         2084                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data        31339                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        33423                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst           2084                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data          50957                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             53041                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst          2084                       # number of overall misses
system.l2cache.overall_misses::cpu.data         50957                       # number of overall misses
system.l2cache.overall_misses::total            53041                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data   2211125000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   2211125000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst    226215000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data   3539103000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   3765318000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst    226215000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data   5750228000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   5976443000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst    226215000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data   5750228000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   5976443000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks        48383                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        48383                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data        23755                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        23755                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst         2128                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        57411                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        59539                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst         2128                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        81166                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           83294                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst         2128                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        81166                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          83294                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.825847                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.825847                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.979323                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.545871                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.561363                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.979323                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.627812                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.636793                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.979323                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.627812                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.636793                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 112708.991742                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 112708.991742                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 108548.464491                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 112929.672293                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 112656.494031                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 108548.464491                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 112844.712208                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 112675.911088                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 108548.464491                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 112844.712208                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 112675.911088                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks           21451                       # number of writebacks
system.l2cache.writebacks::total                21451                       # number of writebacks
system.l2cache.CleanEvict_mshr_misses::writebacks          903                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          903                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data        19618                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        19618                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst         2084                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data        31339                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        33423                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst         2084                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data        50957                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        53041                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst         2084                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data        50957                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        53041                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data   1818765000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   1818765000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst    184535000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data   2912323000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   3096858000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst    184535000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data   4731088000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   4915623000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst    184535000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data   4731088000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   4915623000                       # number of overall MSHR miss cycles
system.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.825847                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.825847                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.979323                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.545871                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.561363                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.979323                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.627812                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.636793                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.979323                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.627812                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.636793                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 92708.991742                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 92708.991742                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 88548.464491                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 92929.672293                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 92656.494031                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 88548.464491                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 92844.712208                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 92675.911088                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 88548.464491                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 92844.712208                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 92675.911088                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        101361                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        48321                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  48015804000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              33423                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        21451                       # Transaction distribution
system.membus.trans_dist::CleanEvict            26869                       # Transaction distribution
system.membus.trans_dist::ReadExReq             19618                       # Transaction distribution
system.membus.trans_dist::ReadExResp            19618                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         33423                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port       154402                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total       154402                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 154402                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      4767488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      4767488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4767488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             53041                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   53041    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               53041                       # Request fanout histogram
system.membus.reqLayer2.occupancy           187165000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy          286197750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
