{ "Warning" "WACF_MISSING_TCL_FILE" "RAM.qip " "Tcl Script File RAM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE RAM.qip " "set_global_assignment -name QIP_FILE RAM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1702862846203 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Design Software" 0 -1 1702862846203 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702862846222 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702862846222 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 17 22:27:25 2023 " "Processing started: Sun Dec 17 22:27:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702862846222 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1702862846222 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Processador -c Processador " "Command: quartus_sta Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1702862846224 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1702862846372 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1702862846706 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1702862846706 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702862846748 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702862846748 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "133 " "The Timing Analyzer is analyzing 133 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1702862847064 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processador.sdc " "Synopsys Design Constraints File file not found: 'Processador.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1702862847094 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1702862847095 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPUControl:inst4\|stack_clk CPUControl:inst4\|stack_clk " "create_clock -period 1.000 -name CPUControl:inst4\|stack_clk CPUControl:inst4\|stack_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702862847099 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPUControl:inst4\|state.00000 CPUControl:inst4\|state.00000 " "create_clock -period 1.000 -name CPUControl:inst4\|state.00000 CPUControl:inst4\|state.00000" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702862847099 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702862847099 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPUControl:inst4\|inst_ram_clk CPUControl:inst4\|inst_ram_clk " "create_clock -period 1.000 -name CPUControl:inst4\|inst_ram_clk CPUControl:inst4\|inst_ram_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702862847099 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPUControl:inst4\|push CPUControl:inst4\|push " "create_clock -period 1.000 -name CPUControl:inst4\|push CPUControl:inst4\|push" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702862847099 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPUControl:inst4\|state.00010 CPUControl:inst4\|state.00010 " "create_clock -period 1.000 -name CPUControl:inst4\|state.00010 CPUControl:inst4\|state.00010" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702862847099 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPUControl:inst4\|values_ram_clk CPUControl:inst4\|values_ram_clk " "create_clock -period 1.000 -name CPUControl:inst4\|values_ram_clk CPUControl:inst4\|values_ram_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702862847099 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPUControl:inst4\|ir\[0\] CPUControl:inst4\|ir\[0\] " "create_clock -period 1.000 -name CPUControl:inst4\|ir\[0\] CPUControl:inst4\|ir\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702862847099 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPUControl:inst4\|alu_selector\[0\] CPUControl:inst4\|alu_selector\[0\] " "create_clock -period 1.000 -name CPUControl:inst4\|alu_selector\[0\] CPUControl:inst4\|alu_selector\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702862847099 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702862847099 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|Selector28~1  from: dataa  to: combout " "Cell: inst4\|Selector28~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|Selector28~5  from: dataa  to: combout " "Cell: inst4\|Selector28~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|Selector28~5  from: datad  to: combout " "Cell: inst4\|Selector28~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux0~1  from: datab  to: combout " "Cell: inst5\|alu\|Mux0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux0~2  from: datad  to: combout " "Cell: inst5\|alu\|Mux0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux0~5  from: datab  to: combout " "Cell: inst5\|alu\|Mux0~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux0~8  from: datac  to: combout " "Cell: inst5\|alu\|Mux0~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux0~9  from: datad  to: combout " "Cell: inst5\|alu\|Mux0~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux1~0  from: datab  to: combout " "Cell: inst5\|alu\|Mux1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux1~1  from: datad  to: combout " "Cell: inst5\|alu\|Mux1~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux1~3  from: datab  to: combout " "Cell: inst5\|alu\|Mux1~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux1~4  from: datac  to: combout " "Cell: inst5\|alu\|Mux1~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux1~5  from: datad  to: combout " "Cell: inst5\|alu\|Mux1~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux2~0  from: datab  to: combout " "Cell: inst5\|alu\|Mux2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux2~1  from: datad  to: combout " "Cell: inst5\|alu\|Mux2~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux2~3  from: datac  to: combout " "Cell: inst5\|alu\|Mux2~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux2~4  from: datac  to: combout " "Cell: inst5\|alu\|Mux2~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux2~5  from: datad  to: combout " "Cell: inst5\|alu\|Mux2~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux3~0  from: dataa  to: combout " "Cell: inst5\|alu\|Mux3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux3~1  from: datad  to: combout " "Cell: inst5\|alu\|Mux3~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux3~3  from: datab  to: combout " "Cell: inst5\|alu\|Mux3~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux3~4  from: dataa  to: combout " "Cell: inst5\|alu\|Mux3~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux3~5  from: datad  to: combout " "Cell: inst5\|alu\|Mux3~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux4~0  from: datab  to: combout " "Cell: inst5\|alu\|Mux4~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux4~1  from: datad  to: combout " "Cell: inst5\|alu\|Mux4~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux4~3  from: dataa  to: combout " "Cell: inst5\|alu\|Mux4~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux4~4  from: datab  to: combout " "Cell: inst5\|alu\|Mux4~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux4~5  from: datad  to: combout " "Cell: inst5\|alu\|Mux4~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux5~0  from: datab  to: combout " "Cell: inst5\|alu\|Mux5~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux5~1  from: datad  to: combout " "Cell: inst5\|alu\|Mux5~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux5~3  from: datab  to: combout " "Cell: inst5\|alu\|Mux5~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux5~4  from: datac  to: combout " "Cell: inst5\|alu\|Mux5~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux5~5  from: datad  to: combout " "Cell: inst5\|alu\|Mux5~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux6~0  from: datad  to: combout " "Cell: inst5\|alu\|Mux6~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux6~1  from: datac  to: combout " "Cell: inst5\|alu\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux6~3  from: datab  to: combout " "Cell: inst5\|alu\|Mux6~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux6~4  from: datad  to: combout " "Cell: inst5\|alu\|Mux6~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux6~5  from: datad  to: combout " "Cell: inst5\|alu\|Mux6~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux7~3  from: datad  to: combout " "Cell: inst5\|alu\|Mux7~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux7~6  from: datac  to: combout " "Cell: inst5\|alu\|Mux7~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux7~7  from: datac  to: combout " "Cell: inst5\|alu\|Mux7~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847102 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1702862847102 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1702862847104 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702862847107 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1702862847108 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1702862847117 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702862847175 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702862847175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -26.745 " "Worst-case setup slack is -26.745" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -26.745            -135.239 clk  " "  -26.745            -135.239 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -25.564            -458.777 CPUControl:inst4\|state.00000  " "  -25.564            -458.777 CPUControl:inst4\|state.00000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.655            -259.388 CPUControl:inst4\|ir\[0\]  " "  -15.655            -259.388 CPUControl:inst4\|ir\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.460            -112.907 CPUControl:inst4\|alu_selector\[0\]  " "  -13.460            -112.907 CPUControl:inst4\|alu_selector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.700             -19.481 CPUControl:inst4\|inst_ram_clk  " "  -10.700             -19.481 CPUControl:inst4\|inst_ram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.664            -138.956 CPUControl:inst4\|push  " "   -7.664            -138.956 CPUControl:inst4\|push " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.277             -90.296 CPUControl:inst4\|state.00010  " "   -5.277             -90.296 CPUControl:inst4\|state.00010 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.372             -38.934 CPUControl:inst4\|stack_clk  " "   -4.372             -38.934 CPUControl:inst4\|stack_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.057              -5.853 CPUControl:inst4\|values_ram_clk  " "   -2.057              -5.853 CPUControl:inst4\|values_ram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847177 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702862847177 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.062 " "Worst-case hold slack is -0.062" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.062              -0.122 CPUControl:inst4\|state.00010  " "   -0.062              -0.122 CPUControl:inst4\|state.00010 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.026              -0.026 CPUControl:inst4\|state.00000  " "   -0.026              -0.026 CPUControl:inst4\|state.00000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.037               0.000 CPUControl:inst4\|push  " "    0.037               0.000 CPUControl:inst4\|push " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 clk  " "    0.347               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 CPUControl:inst4\|inst_ram_clk  " "    0.382               0.000 CPUControl:inst4\|inst_ram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 CPUControl:inst4\|alu_selector\[0\]  " "    0.466               0.000 CPUControl:inst4\|alu_selector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.606               0.000 CPUControl:inst4\|stack_clk  " "    0.606               0.000 CPUControl:inst4\|stack_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.682               0.000 CPUControl:inst4\|ir\[0\]  " "    0.682               0.000 CPUControl:inst4\|ir\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.285               0.000 CPUControl:inst4\|values_ram_clk  " "    1.285               0.000 CPUControl:inst4\|values_ram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702862847188 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702862847190 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702862847193 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.405 clk  " "   -3.000             -45.405 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693              -8.079 CPUControl:inst4\|values_ram_clk  " "   -2.693              -8.079 CPUControl:inst4\|values_ram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693              -5.386 CPUControl:inst4\|inst_ram_clk  " "   -2.693              -5.386 CPUControl:inst4\|inst_ram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.408            -280.919 CPUControl:inst4\|alu_selector\[0\]  " "   -2.408            -280.919 CPUControl:inst4\|alu_selector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -20.560 CPUControl:inst4\|stack_clk  " "   -1.285             -20.560 CPUControl:inst4\|stack_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.019               0.000 CPUControl:inst4\|ir\[0\]  " "    0.019               0.000 CPUControl:inst4\|ir\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 CPUControl:inst4\|state.00000  " "    0.354               0.000 CPUControl:inst4\|state.00000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374               0.000 CPUControl:inst4\|state.00010  " "    0.374               0.000 CPUControl:inst4\|state.00010 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 CPUControl:inst4\|push  " "    0.382               0.000 CPUControl:inst4\|push " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847196 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702862847196 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702862847421 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702862847444 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702862847703 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|Selector28~1  from: dataa  to: combout " "Cell: inst4\|Selector28~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|Selector28~5  from: dataa  to: combout " "Cell: inst4\|Selector28~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|Selector28~5  from: datad  to: combout " "Cell: inst4\|Selector28~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux0~1  from: datab  to: combout " "Cell: inst5\|alu\|Mux0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux0~2  from: datad  to: combout " "Cell: inst5\|alu\|Mux0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux0~5  from: datab  to: combout " "Cell: inst5\|alu\|Mux0~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux0~8  from: datac  to: combout " "Cell: inst5\|alu\|Mux0~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux0~9  from: datad  to: combout " "Cell: inst5\|alu\|Mux0~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux1~0  from: datab  to: combout " "Cell: inst5\|alu\|Mux1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux1~1  from: datad  to: combout " "Cell: inst5\|alu\|Mux1~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux1~3  from: datab  to: combout " "Cell: inst5\|alu\|Mux1~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux1~4  from: datac  to: combout " "Cell: inst5\|alu\|Mux1~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux1~5  from: datad  to: combout " "Cell: inst5\|alu\|Mux1~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux2~0  from: datab  to: combout " "Cell: inst5\|alu\|Mux2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux2~1  from: datad  to: combout " "Cell: inst5\|alu\|Mux2~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux2~3  from: datac  to: combout " "Cell: inst5\|alu\|Mux2~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux2~4  from: datac  to: combout " "Cell: inst5\|alu\|Mux2~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux2~5  from: datad  to: combout " "Cell: inst5\|alu\|Mux2~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux3~0  from: dataa  to: combout " "Cell: inst5\|alu\|Mux3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux3~1  from: datad  to: combout " "Cell: inst5\|alu\|Mux3~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux3~3  from: datab  to: combout " "Cell: inst5\|alu\|Mux3~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux3~4  from: dataa  to: combout " "Cell: inst5\|alu\|Mux3~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux3~5  from: datad  to: combout " "Cell: inst5\|alu\|Mux3~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux4~0  from: datab  to: combout " "Cell: inst5\|alu\|Mux4~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux4~1  from: datad  to: combout " "Cell: inst5\|alu\|Mux4~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux4~3  from: dataa  to: combout " "Cell: inst5\|alu\|Mux4~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux4~4  from: datab  to: combout " "Cell: inst5\|alu\|Mux4~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux4~5  from: datad  to: combout " "Cell: inst5\|alu\|Mux4~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux5~0  from: datab  to: combout " "Cell: inst5\|alu\|Mux5~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux5~1  from: datad  to: combout " "Cell: inst5\|alu\|Mux5~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux5~3  from: datab  to: combout " "Cell: inst5\|alu\|Mux5~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux5~4  from: datac  to: combout " "Cell: inst5\|alu\|Mux5~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux5~5  from: datad  to: combout " "Cell: inst5\|alu\|Mux5~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux6~0  from: datad  to: combout " "Cell: inst5\|alu\|Mux6~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux6~1  from: datac  to: combout " "Cell: inst5\|alu\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux6~3  from: datab  to: combout " "Cell: inst5\|alu\|Mux6~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux6~4  from: datad  to: combout " "Cell: inst5\|alu\|Mux6~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux6~5  from: datad  to: combout " "Cell: inst5\|alu\|Mux6~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux7~3  from: datad  to: combout " "Cell: inst5\|alu\|Mux7~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux7~6  from: datac  to: combout " "Cell: inst5\|alu\|Mux7~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux7~7  from: datac  to: combout " "Cell: inst5\|alu\|Mux7~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862847749 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1702862847749 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702862847753 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702862847771 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702862847771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -24.290 " "Worst-case setup slack is -24.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.290            -119.390 clk  " "  -24.290            -119.390 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.261            -417.403 CPUControl:inst4\|state.00000  " "  -23.261            -417.403 CPUControl:inst4\|state.00000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.338            -237.727 CPUControl:inst4\|ir\[0\]  " "  -14.338            -237.727 CPUControl:inst4\|ir\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.304            -103.157 CPUControl:inst4\|alu_selector\[0\]  " "  -12.304            -103.157 CPUControl:inst4\|alu_selector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.648             -17.553 CPUControl:inst4\|inst_ram_clk  " "   -9.648             -17.553 CPUControl:inst4\|inst_ram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.961            -133.159 CPUControl:inst4\|push  " "   -6.961            -133.159 CPUControl:inst4\|push " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.762             -82.860 CPUControl:inst4\|state.00010  " "   -4.762             -82.860 CPUControl:inst4\|state.00010 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.829             -34.289 CPUControl:inst4\|stack_clk  " "   -3.829             -34.289 CPUControl:inst4\|stack_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.735              -5.049 CPUControl:inst4\|values_ram_clk  " "   -1.735              -5.049 CPUControl:inst4\|values_ram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702862847777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.042 " "Worst-case hold slack is -0.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.042              -0.079 CPUControl:inst4\|state.00010  " "   -0.042              -0.079 CPUControl:inst4\|state.00010 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.038              -0.038 CPUControl:inst4\|state.00000  " "   -0.038              -0.038 CPUControl:inst4\|state.00000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 CPUControl:inst4\|push  " "    0.212               0.000 CPUControl:inst4\|push " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 CPUControl:inst4\|inst_ram_clk  " "    0.239               0.000 CPUControl:inst4\|inst_ram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 clk  " "    0.306               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.550               0.000 CPUControl:inst4\|stack_clk  " "    0.550               0.000 CPUControl:inst4\|stack_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.597               0.000 CPUControl:inst4\|alu_selector\[0\]  " "    0.597               0.000 CPUControl:inst4\|alu_selector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.608               0.000 CPUControl:inst4\|ir\[0\]  " "    0.608               0.000 CPUControl:inst4\|ir\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.091               0.000 CPUControl:inst4\|values_ram_clk  " "    1.091               0.000 CPUControl:inst4\|values_ram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702862847790 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702862847797 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702862847802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.405 clk  " "   -3.000             -45.405 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649              -7.947 CPUControl:inst4\|values_ram_clk  " "   -2.649              -7.947 CPUControl:inst4\|values_ram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649              -5.298 CPUControl:inst4\|inst_ram_clk  " "   -2.649              -5.298 CPUControl:inst4\|inst_ram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.160            -244.260 CPUControl:inst4\|alu_selector\[0\]  " "   -2.160            -244.260 CPUControl:inst4\|alu_selector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -20.560 CPUControl:inst4\|stack_clk  " "   -1.285             -20.560 CPUControl:inst4\|stack_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.045               0.000 CPUControl:inst4\|ir\[0\]  " "    0.045               0.000 CPUControl:inst4\|ir\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.240               0.000 CPUControl:inst4\|push  " "    0.240               0.000 CPUControl:inst4\|push " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 CPUControl:inst4\|state.00000  " "    0.328               0.000 CPUControl:inst4\|state.00000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 CPUControl:inst4\|state.00010  " "    0.370               0.000 CPUControl:inst4\|state.00010 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862847809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702862847809 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702862848086 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|Selector28~1  from: dataa  to: combout " "Cell: inst4\|Selector28~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862848152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|Selector28~5  from: dataa  to: combout " "Cell: inst4\|Selector28~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862848152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|Selector28~5  from: datad  to: combout " "Cell: inst4\|Selector28~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862848152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux0~1  from: datab  to: combout " "Cell: inst5\|alu\|Mux0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862848152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux0~2  from: datad  to: combout " "Cell: inst5\|alu\|Mux0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862848152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux0~5  from: datab  to: combout " "Cell: inst5\|alu\|Mux0~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862848152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux0~8  from: datac  to: combout " "Cell: inst5\|alu\|Mux0~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862848152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux0~9  from: datad  to: combout " "Cell: inst5\|alu\|Mux0~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862848152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux1~0  from: datab  to: combout " "Cell: inst5\|alu\|Mux1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862848152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux1~1  from: datad  to: combout " "Cell: inst5\|alu\|Mux1~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862848152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux1~3  from: datab  to: combout " "Cell: inst5\|alu\|Mux1~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862848152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux1~4  from: datac  to: combout " "Cell: inst5\|alu\|Mux1~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862848152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux1~5  from: datad  to: combout " "Cell: inst5\|alu\|Mux1~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862848152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux2~0  from: datab  to: combout " "Cell: inst5\|alu\|Mux2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862848152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux2~1  from: datad  to: combout " "Cell: inst5\|alu\|Mux2~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862848152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux2~3  from: datac  to: combout " "Cell: inst5\|alu\|Mux2~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862848152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux2~4  from: datac  to: combout " "Cell: inst5\|alu\|Mux2~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862848152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux2~5  from: datad  to: combout " "Cell: inst5\|alu\|Mux2~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862848152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux3~0  from: dataa  to: combout " "Cell: inst5\|alu\|Mux3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862848152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux3~1  from: datad  to: combout " "Cell: inst5\|alu\|Mux3~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862848152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux3~3  from: datab  to: combout " "Cell: inst5\|alu\|Mux3~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862848152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux3~4  from: dataa  to: combout " "Cell: inst5\|alu\|Mux3~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862848152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux3~5  from: datad  to: combout " "Cell: inst5\|alu\|Mux3~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862848152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux4~0  from: datab  to: combout " "Cell: inst5\|alu\|Mux4~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862848152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux4~1  from: datad  to: combout " "Cell: inst5\|alu\|Mux4~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862848152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux4~3  from: dataa  to: combout " "Cell: inst5\|alu\|Mux4~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862848152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux4~4  from: datab  to: combout " "Cell: inst5\|alu\|Mux4~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862848152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux4~5  from: datad  to: combout " "Cell: inst5\|alu\|Mux4~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862848152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux5~0  from: datab  to: combout " "Cell: inst5\|alu\|Mux5~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862848152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux5~1  from: datad  to: combout " "Cell: inst5\|alu\|Mux5~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862848152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux5~3  from: datab  to: combout " "Cell: inst5\|alu\|Mux5~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862848152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux5~4  from: datac  to: combout " "Cell: inst5\|alu\|Mux5~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862848152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux5~5  from: datad  to: combout " "Cell: inst5\|alu\|Mux5~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862848152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux6~0  from: datad  to: combout " "Cell: inst5\|alu\|Mux6~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862848152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux6~1  from: datac  to: combout " "Cell: inst5\|alu\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862848152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux6~3  from: datab  to: combout " "Cell: inst5\|alu\|Mux6~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862848152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux6~4  from: datad  to: combout " "Cell: inst5\|alu\|Mux6~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862848152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux6~5  from: datad  to: combout " "Cell: inst5\|alu\|Mux6~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862848152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux7~3  from: datad  to: combout " "Cell: inst5\|alu\|Mux7~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862848152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux7~6  from: datac  to: combout " "Cell: inst5\|alu\|Mux7~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862848152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|alu\|Mux7~7  from: datac  to: combout " "Cell: inst5\|alu\|Mux7~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702862848152 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1702862848152 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702862848155 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702862848164 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702862848164 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.632 " "Worst-case setup slack is -12.632" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862848172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862848172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.632             -53.693 clk  " "  -12.632             -53.693 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862848172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.095            -207.441 CPUControl:inst4\|state.00000  " "  -12.095            -207.441 CPUControl:inst4\|state.00000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862848172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.837            -120.038 CPUControl:inst4\|ir\[0\]  " "   -7.837            -120.038 CPUControl:inst4\|ir\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862848172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.856             -56.857 CPUControl:inst4\|alu_selector\[0\]  " "   -6.856             -56.857 CPUControl:inst4\|alu_selector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862848172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.234              -9.518 CPUControl:inst4\|inst_ram_clk  " "   -5.234              -9.518 CPUControl:inst4\|inst_ram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862848172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.769             -39.989 CPUControl:inst4\|push  " "   -3.769             -39.989 CPUControl:inst4\|push " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862848172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.338             -18.379 CPUControl:inst4\|stack_clk  " "   -2.338             -18.379 CPUControl:inst4\|stack_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862848172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.159             -37.260 CPUControl:inst4\|state.00010  " "   -2.159             -37.260 CPUControl:inst4\|state.00010 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862848172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.822              -2.237 CPUControl:inst4\|values_ram_clk  " "   -0.822              -2.237 CPUControl:inst4\|values_ram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862848172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702862848172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.133 " "Worst-case hold slack is -0.133" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862848189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862848189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.133              -0.381 CPUControl:inst4\|state.00010  " "   -0.133              -0.381 CPUControl:inst4\|state.00010 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862848189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.018              -0.018 CPUControl:inst4\|state.00000  " "   -0.018              -0.018 CPUControl:inst4\|state.00000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862848189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.013              -0.013 CPUControl:inst4\|alu_selector\[0\]  " "   -0.013              -0.013 CPUControl:inst4\|alu_selector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862848189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 CPUControl:inst4\|push  " "    0.000               0.000 CPUControl:inst4\|push " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862848189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.070               0.000 clk  " "    0.070               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862848189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 CPUControl:inst4\|inst_ram_clk  " "    0.267               0.000 CPUControl:inst4\|inst_ram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862848189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284               0.000 CPUControl:inst4\|stack_clk  " "    0.284               0.000 CPUControl:inst4\|stack_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862848189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 CPUControl:inst4\|ir\[0\]  " "    0.368               0.000 CPUControl:inst4\|ir\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862848189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.581               0.000 CPUControl:inst4\|values_ram_clk  " "    0.581               0.000 CPUControl:inst4\|values_ram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862848189 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702862848189 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702862848196 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702862848205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862848213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862848213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.126 clk  " "   -3.000             -36.126 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862848213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.129             -88.492 CPUControl:inst4\|alu_selector\[0\]  " "   -1.129             -88.492 CPUControl:inst4\|alu_selector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862848213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -16.000 CPUControl:inst4\|stack_clk  " "   -1.000             -16.000 CPUControl:inst4\|stack_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862848213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 CPUControl:inst4\|values_ram_clk  " "   -1.000              -3.000 CPUControl:inst4\|values_ram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862848213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 CPUControl:inst4\|inst_ram_clk  " "   -1.000              -2.000 CPUControl:inst4\|inst_ram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862848213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 CPUControl:inst4\|ir\[0\]  " "    0.131               0.000 CPUControl:inst4\|ir\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862848213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 CPUControl:inst4\|push  " "    0.192               0.000 CPUControl:inst4\|push " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862848213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224               0.000 CPUControl:inst4\|state.00010  " "    0.224               0.000 CPUControl:inst4\|state.00010 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862848213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.235               0.000 CPUControl:inst4\|state.00000  " "    0.235               0.000 CPUControl:inst4\|state.00000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702862848213 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702862848213 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702862848857 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702862848859 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4950 " "Peak virtual memory: 4950 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702862848975 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 17 22:27:28 2023 " "Processing ended: Sun Dec 17 22:27:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702862848975 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702862848975 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702862848975 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1702862848975 ""}
