<stg><name>fft_streaming_Loop_1</name>


<trans_list>

<trans id="55" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:0  br label %0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:0  %input_assign = phi i11 [ 0, %newFuncRoot ], [ %i_1, %._crit_edge.i.i ]

]]></Node>
<StgValue><ssdm name="input_assign"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="11">
<![CDATA[
:1  %zext_ln120 = zext i11 %input_assign to i32

]]></Node>
<StgValue><ssdm name="zext_ln120"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="10" op_0_bw="11">
<![CDATA[
:2  %trunc_ln120 = trunc i11 %input_assign to i10

]]></Node>
<StgValue><ssdm name="trunc_ln120"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %icmp_ln137 = icmp eq i11 %input_assign, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln137"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %i_1 = add i11 1, %input_assign

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln137, label %bit_reverse.exit.0.exitStub, label %.preheader.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader:0  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0">
<![CDATA[
bit_reverse.exit.0.exitStub:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="16" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader.i:0  %reversed = phi i32 [ %rev, %1 ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="reversed"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader.i:1  %i_0_i_i_i = phi i4 [ %i, %1 ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i_i_i"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader.i:2  %p_0_i_i_i = phi i10 [ %zext_ln125, %1 ], [ %trunc_ln120, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="p_0_i_i_i"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.i:3  %icmp_ln123 = icmp eq i4 %i_0_i_i_i, -6

]]></Node>
<StgValue><ssdm name="icmp_ln123"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:4  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.i:5  %i = add i4 %i_0_i_i_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:6  br i1 %icmp_ln123, label %reverse_bits.exit.i.i, label %1

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="31" op_0_bw="32">
<![CDATA[
:0  %trunc_ln124 = trunc i32 %reversed to i31

]]></Node>
<StgValue><ssdm name="trunc_ln124"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="10">
<![CDATA[
:1  %trunc_ln123 = trunc i10 %p_0_i_i_i to i1

]]></Node>
<StgValue><ssdm name="trunc_ln123"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
:2  %rev = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %trunc_ln124, i1 %trunc_ln123)

]]></Node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %input_assign_1 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %p_0_i_i_i, i32 1, i32 9)

]]></Node>
<StgValue><ssdm name="input_assign_1"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="9">
<![CDATA[
:4  %zext_ln125 = zext i9 %input_assign_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln125"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
reverse_bits.exit.i.i:0  %icmp_ln139 = icmp ugt i32 %zext_ln120, %reversed

]]></Node>
<StgValue><ssdm name="icmp_ln139"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
reverse_bits.exit.i.i:1  br i1 %icmp_ln139, label %._crit_edge.i.i, label %2

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln142 = zext i32 %reversed to i64

]]></Node>
<StgValue><ssdm name="zext_ln142"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %X_R_addr_1 = getelementptr [1024 x float]* %X_R, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="X_R_addr_1"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="10">
<![CDATA[
:5  %X_R_load = load float* %X_R_addr_1, align 4

]]></Node>
<StgValue><ssdm name="X_R_load"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %X_I_addr_1 = getelementptr [1024 x float]* %X_I, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="X_I_addr_1"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="10">
<![CDATA[
:13  %X_I_load = load float* %X_I_addr_1, align 4

]]></Node>
<StgValue><ssdm name="X_I_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="11">
<![CDATA[
:0  %zext_ln141 = zext i11 %input_assign to i64

]]></Node>
<StgValue><ssdm name="zext_ln141"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %X_R_addr = getelementptr [1024 x float]* %X_R, i64 0, i64 %zext_ln141

]]></Node>
<StgValue><ssdm name="X_R_addr"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="10">
<![CDATA[
:2  %temp = load float* %X_R_addr, align 4

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="10">
<![CDATA[
:5  %X_R_load = load float* %X_R_addr_1, align 4

]]></Node>
<StgValue><ssdm name="X_R_load"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %Stage_R_0_addr = getelementptr [1024 x float]* %Stage_R_0, i64 0, i64 %zext_ln141

]]></Node>
<StgValue><ssdm name="Stage_R_0_addr"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:7  store float %X_R_load, float* %Stage_R_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %X_I_addr = getelementptr [1024 x float]* %X_I, i64 0, i64 %zext_ln141

]]></Node>
<StgValue><ssdm name="X_I_addr"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="10">
<![CDATA[
:11  %temp_1 = load float* %X_I_addr, align 4

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="10">
<![CDATA[
:13  %X_I_load = load float* %X_I_addr_1, align 4

]]></Node>
<StgValue><ssdm name="X_I_load"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %Stage_I_0_addr = getelementptr [1024 x float]* %Stage_I_0, i64 0, i64 %zext_ln141

]]></Node>
<StgValue><ssdm name="Stage_I_0_addr"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:15  store float %X_I_load, float* %Stage_I_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="47" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="10">
<![CDATA[
:2  %temp = load float* %X_R_addr, align 4

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %Stage_R_0_addr_1 = getelementptr [1024 x float]* %Stage_R_0, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="Stage_R_0_addr_1"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
:9  store float %temp, float* %Stage_R_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="10">
<![CDATA[
:11  %temp_1 = load float* %X_I_addr, align 4

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %Stage_I_0_addr_1 = getelementptr [1024 x float]* %Stage_I_0, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="Stage_I_0_addr_1"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
:17  store float %temp_1, float* %Stage_I_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %._crit_edge.i.i

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i:0  br label %0

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
