--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: new_clk/dcm_sp_inst/CLKIN
  Logical resource: new_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: new_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: new_clk/dcm_sp_inst/CLKIN
  Logical resource: new_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: new_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.625ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: new_clk/dcm_sp_inst/CLKFX
  Logical resource: new_clk/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: new_clk/clkfx
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: new_clk/dcm_sp_inst/CLKIN
  Logical resource: new_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: new_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKOUT)
  Physical resource: new_clk/dcm_sp_inst/CLK0
  Logical resource: new_clk/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: new_clk/clk0
--------------------------------------------------------------------------------
Slack: 180.000ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKIN)
  Physical resource: new_clk/dcm_sp_inst/CLKIN
  Logical resource: new_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: new_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 180.000ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKOUT)
  Physical resource: new_clk/dcm_sp_inst/CLK0
  Logical resource: new_clk/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: new_clk/clk0
--------------------------------------------------------------------------------
Slack: 184.375ns (max period limit - period)
  Period: 15.625ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: new_clk/dcm_sp_inst/CLKFX
  Logical resource: new_clk/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: new_clk/clkfx
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_new_clk_clkfx = PERIOD TIMEGRP "new_clk_clkfx" TS_clk * 
1.28 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 57438 paths analyzed, 5128 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.510ns.
--------------------------------------------------------------------------------
Slack:                  6.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f1_CH_C_q_15 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.218ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f1_CH_C_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOA0     Trcko_DOA             2.100   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X10Y29.A2      net (fanout=1)        2.259   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta
    SLICE_X10Y29.A       Tilo                  0.235   mems_rom/f2_CH_A_q[4]
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux101
    SLICE_X2Y22.D1       net (fanout=8)        1.998   mems_rom/ROM_DOUT[3]
    SLICE_X2Y22.COUT     Topcyd                0.290   mems_rom/Mmux_f1_CH_C_d_rs_cy[3]
                                                       mems_rom/Mmux_f1_CH_C_d_rs_lut<3>
                                                       mems_rom/Mmux_f1_CH_C_d_rs_cy<3>
    SLICE_X2Y23.CIN      net (fanout=1)        0.003   mems_rom/Mmux_f1_CH_C_d_rs_cy[3]
    SLICE_X2Y23.COUT     Tbyp                  0.091   mems_rom/Mmux_f1_CH_C_d_rs_cy[7]
                                                       mems_rom/Mmux_f1_CH_C_d_rs_cy<7>
    SLICE_X2Y24.CIN      net (fanout=1)        0.082   mems_rom/Mmux_f1_CH_C_d_rs_cy[7]
    SLICE_X2Y24.COUT     Tbyp                  0.091   mems_rom/Mmux_f1_CH_C_d_rs_cy[11]
                                                       mems_rom/Mmux_f1_CH_C_d_rs_cy<11>
    SLICE_X2Y25.CIN      net (fanout=1)        0.003   mems_rom/Mmux_f1_CH_C_d_rs_cy[11]
    SLICE_X2Y25.DMUX     Tcind                 0.289   mems_rom/f1_CH_C_d[15]
                                                       mems_rom/Mmux_f1_CH_C_d_rs_xor<15>
    SLICE_X5Y23.A2       net (fanout=1)        1.404   mems_rom/f1_CH_C_d[15]
    SLICE_X5Y23.CLK      Tas                   0.373   mems_rom/f1_CH_C_q[15]
                                                       mems_rom/f1_CH_C_q_15_dpot
                                                       mems_rom/f1_CH_C_q_15
    -------------------------------------------------  ---------------------------
    Total                                      9.218ns (3.469ns logic, 5.749ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  6.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f2_CH_D_q_11 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.991ns (Levels of Logic = 5)
  Clock Path Skew:      -0.108ns (0.714 - 0.822)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f2_CH_D_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOA0     Trcko_DOA             2.100   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X6Y28.C1       net (fanout=1)        2.404   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta
    SLICE_X6Y28.C        Tilo                  0.235   mems_rom/f2_CH_A_q[2]
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux91
    SLICE_X8Y39.C2       net (fanout=8)        2.454   mems_rom/ROM_DOUT[2]
    SLICE_X8Y39.COUT     Topcyc                0.328   mems_rom/Mmux_f2_CH_D_d_rs_cy[3]
                                                       mems_rom/Mmux_f2_CH_D_d_rs_lut<2>
                                                       mems_rom/Mmux_f2_CH_D_d_rs_cy<3>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   mems_rom/Mmux_f2_CH_D_d_rs_cy[3]
    SLICE_X8Y40.COUT     Tbyp                  0.093   mems_rom/Mmux_f2_CH_D_d_rs_cy[7]
                                                       mems_rom/Mmux_f2_CH_D_d_rs_cy<7>
    SLICE_X8Y41.CIN      net (fanout=1)        0.003   mems_rom/Mmux_f2_CH_D_d_rs_cy[7]
    SLICE_X8Y41.DMUX     Tcind                 0.320   mems_rom/Mmux_f2_CH_D_d_rs_cy[11]
                                                       mems_rom/Mmux_f2_CH_D_d_rs_cy<11>
    SLICE_X8Y44.B5       net (fanout=1)        0.633   mems_rom/f2_CH_D_d[11]
    SLICE_X8Y44.CLK      Tas                   0.339   mems_rom/f2_CH_D_q[13]
                                                       mems_rom/f2_CH_D_q_11_dpot
                                                       mems_rom/f2_CH_D_q_11
    -------------------------------------------------  ---------------------------
    Total                                      8.991ns (3.415ns logic, 5.576ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  6.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f2_CH_C_q_14 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.995ns (Levels of Logic = 5)
  Clock Path Skew:      -0.091ns (0.725 - 0.816)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f2_CH_C_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOA0     Trcko_DOA             2.100   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X7Y24.D4       net (fanout=1)        2.601   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta
    SLICE_X7Y24.D        Tilo                  0.259   mems_rom/f1_CH_A_q[7]
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux141
    SLICE_X2Y35.D2       net (fanout=8)        2.229   mems_rom/ROM_DOUT[7]
    SLICE_X2Y35.COUT     Topcyd                0.290   mems_rom/Mmux_f2_CH_C_d_rs_cy[7]
                                                       mems_rom/Mmux_f2_CH_C_d_rs_lut<7>
                                                       mems_rom/Mmux_f2_CH_C_d_rs_cy<7>
    SLICE_X2Y36.CIN      net (fanout=1)        0.003   mems_rom/Mmux_f2_CH_C_d_rs_cy[7]
    SLICE_X2Y36.COUT     Tbyp                  0.091   mems_rom/Mmux_f2_CH_C_d_rs_cy[11]
                                                       mems_rom/Mmux_f2_CH_C_d_rs_cy<11>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   mems_rom/Mmux_f2_CH_C_d_rs_cy[11]
    SLICE_X2Y37.CMUX     Tcinc                 0.289   mems_rom/f2_CH_C_d[15]
                                                       mems_rom/Mmux_f2_CH_C_d_rs_xor<15>
    SLICE_X3Y37.D2       net (fanout=1)        0.757   mems_rom/f2_CH_C_d[14]
    SLICE_X3Y37.CLK      Tas                   0.373   mems_rom/f2_CH_C_q[14]
                                                       mems_rom/f2_CH_C_q_14_dpot
                                                       mems_rom/f2_CH_C_q_14
    -------------------------------------------------  ---------------------------
    Total                                      8.995ns (3.402ns logic, 5.593ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  6.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f1_CH_C_q_15 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.978ns (Levels of Logic = 6)
  Clock Path Skew:      -0.104ns (0.625 - 0.729)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f1_CH_C_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOA0     Trcko_DOA             2.100   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X6Y28.C1       net (fanout=1)        2.404   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta
    SLICE_X6Y28.C        Tilo                  0.235   mems_rom/f2_CH_A_q[2]
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux91
    SLICE_X2Y22.C2       net (fanout=8)        1.578   mems_rom/ROM_DOUT[2]
    SLICE_X2Y22.COUT     Topcyc                0.325   mems_rom/Mmux_f1_CH_C_d_rs_cy[3]
                                                       mems_rom/Mmux_f1_CH_C_d_rs_lut<2>
                                                       mems_rom/Mmux_f1_CH_C_d_rs_cy<3>
    SLICE_X2Y23.CIN      net (fanout=1)        0.003   mems_rom/Mmux_f1_CH_C_d_rs_cy[3]
    SLICE_X2Y23.COUT     Tbyp                  0.091   mems_rom/Mmux_f1_CH_C_d_rs_cy[7]
                                                       mems_rom/Mmux_f1_CH_C_d_rs_cy<7>
    SLICE_X2Y24.CIN      net (fanout=1)        0.082   mems_rom/Mmux_f1_CH_C_d_rs_cy[7]
    SLICE_X2Y24.COUT     Tbyp                  0.091   mems_rom/Mmux_f1_CH_C_d_rs_cy[11]
                                                       mems_rom/Mmux_f1_CH_C_d_rs_cy<11>
    SLICE_X2Y25.CIN      net (fanout=1)        0.003   mems_rom/Mmux_f1_CH_C_d_rs_cy[11]
    SLICE_X2Y25.DMUX     Tcind                 0.289   mems_rom/f1_CH_C_d[15]
                                                       mems_rom/Mmux_f1_CH_C_d_rs_xor<15>
    SLICE_X5Y23.A2       net (fanout=1)        1.404   mems_rom/f1_CH_C_d[15]
    SLICE_X5Y23.CLK      Tas                   0.373   mems_rom/f1_CH_C_q[15]
                                                       mems_rom/f1_CH_C_q_15_dpot
                                                       mems_rom/f1_CH_C_q_15
    -------------------------------------------------  ---------------------------
    Total                                      8.978ns (3.504ns logic, 5.474ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  6.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f1_CH_C_q_15 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.972ns (Levels of Logic = 5)
  Clock Path Skew:      -0.098ns (0.625 - 0.723)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f1_CH_C_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOA0     Trcko_DOA             2.100   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X7Y24.D4       net (fanout=1)        2.601   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta
    SLICE_X7Y24.D        Tilo                  0.259   mems_rom/f1_CH_A_q[7]
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux141
    SLICE_X2Y23.D2       net (fanout=8)        1.480   mems_rom/ROM_DOUT[7]
    SLICE_X2Y23.COUT     Topcyd                0.290   mems_rom/Mmux_f1_CH_C_d_rs_cy[7]
                                                       mems_rom/Mmux_f1_CH_C_d_rs_lut<7>
                                                       mems_rom/Mmux_f1_CH_C_d_rs_cy<7>
    SLICE_X2Y24.CIN      net (fanout=1)        0.082   mems_rom/Mmux_f1_CH_C_d_rs_cy[7]
    SLICE_X2Y24.COUT     Tbyp                  0.091   mems_rom/Mmux_f1_CH_C_d_rs_cy[11]
                                                       mems_rom/Mmux_f1_CH_C_d_rs_cy<11>
    SLICE_X2Y25.CIN      net (fanout=1)        0.003   mems_rom/Mmux_f1_CH_C_d_rs_cy[11]
    SLICE_X2Y25.DMUX     Tcind                 0.289   mems_rom/f1_CH_C_d[15]
                                                       mems_rom/Mmux_f1_CH_C_d_rs_xor<15>
    SLICE_X5Y23.A2       net (fanout=1)        1.404   mems_rom/f1_CH_C_d[15]
    SLICE_X5Y23.CLK      Tas                   0.373   mems_rom/f1_CH_C_q[15]
                                                       mems_rom/f1_CH_C_q_15_dpot
                                                       mems_rom/f1_CH_C_q_15
    -------------------------------------------------  ---------------------------
    Total                                      8.972ns (3.402ns logic, 5.570ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  6.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f2_CH_C_q_10 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.975ns (Levels of Logic = 4)
  Clock Path Skew:      -0.095ns (0.721 - 0.816)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f2_CH_C_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOA0     Trcko_DOA             2.100   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X7Y24.D4       net (fanout=1)        2.601   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta
    SLICE_X7Y24.D        Tilo                  0.259   mems_rom/f1_CH_A_q[7]
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux141
    SLICE_X2Y35.D2       net (fanout=8)        2.229   mems_rom/ROM_DOUT[7]
    SLICE_X2Y35.COUT     Topcyd                0.290   mems_rom/Mmux_f2_CH_C_d_rs_cy[7]
                                                       mems_rom/Mmux_f2_CH_C_d_rs_lut<7>
                                                       mems_rom/Mmux_f2_CH_C_d_rs_cy<7>
    SLICE_X2Y36.CIN      net (fanout=1)        0.003   mems_rom/Mmux_f2_CH_C_d_rs_cy[7]
    SLICE_X2Y36.CMUX     Tcinc                 0.289   mems_rom/Mmux_f2_CH_C_d_rs_cy[11]
                                                       mems_rom/Mmux_f2_CH_C_d_rs_cy<11>
    SLICE_X5Y36.D3       net (fanout=1)        0.831   mems_rom/f2_CH_C_d[10]
    SLICE_X5Y36.CLK      Tas                   0.373   mems_rom/f2_CH_C_q[10]
                                                       mems_rom/f2_CH_C_q_10_dpot
                                                       mems_rom/f2_CH_C_q_10
    -------------------------------------------------  ---------------------------
    Total                                      8.975ns (3.311ns logic, 5.664ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  6.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f2_CH_D_q_10 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.926ns (Levels of Logic = 5)
  Clock Path Skew:      -0.116ns (0.706 - 0.822)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f2_CH_D_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOA0     Trcko_DOA             2.100   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X6Y28.C1       net (fanout=1)        2.404   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta
    SLICE_X6Y28.C        Tilo                  0.235   mems_rom/f2_CH_A_q[2]
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux91
    SLICE_X8Y39.C2       net (fanout=8)        2.454   mems_rom/ROM_DOUT[2]
    SLICE_X8Y39.COUT     Topcyc                0.328   mems_rom/Mmux_f2_CH_D_d_rs_cy[3]
                                                       mems_rom/Mmux_f2_CH_D_d_rs_lut<2>
                                                       mems_rom/Mmux_f2_CH_D_d_rs_cy<3>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   mems_rom/Mmux_f2_CH_D_d_rs_cy[3]
    SLICE_X8Y40.COUT     Tbyp                  0.093   mems_rom/Mmux_f2_CH_D_d_rs_cy[7]
                                                       mems_rom/Mmux_f2_CH_D_d_rs_cy<7>
    SLICE_X8Y41.CIN      net (fanout=1)        0.003   mems_rom/Mmux_f2_CH_D_d_rs_cy[7]
    SLICE_X8Y41.CMUX     Tcinc                 0.279   mems_rom/Mmux_f2_CH_D_d_rs_cy[11]
                                                       mems_rom/Mmux_f2_CH_D_d_rs_cy<11>
    SLICE_X10Y41.C4      net (fanout=1)        0.599   mems_rom/f2_CH_D_d[10]
    SLICE_X10Y41.CLK     Tas                   0.349   mems_rom/f2_CH_D_q[10]
                                                       mems_rom/f2_CH_D_q_10_dpot
                                                       mems_rom/f2_CH_D_q_10
    -------------------------------------------------  ---------------------------
    Total                                      8.926ns (3.384ns logic, 5.542ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  6.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f2_CH_C_q_9 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.942ns (Levels of Logic = 4)
  Clock Path Skew:      -0.095ns (0.721 - 0.816)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f2_CH_C_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOA0     Trcko_DOA             2.100   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X7Y24.D4       net (fanout=1)        2.601   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta
    SLICE_X7Y24.D        Tilo                  0.259   mems_rom/f1_CH_A_q[7]
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux141
    SLICE_X2Y35.D2       net (fanout=8)        2.229   mems_rom/ROM_DOUT[7]
    SLICE_X2Y35.COUT     Topcyd                0.290   mems_rom/Mmux_f2_CH_C_d_rs_cy[7]
                                                       mems_rom/Mmux_f2_CH_C_d_rs_lut<7>
                                                       mems_rom/Mmux_f2_CH_C_d_rs_cy<7>
    SLICE_X2Y36.CIN      net (fanout=1)        0.003   mems_rom/Mmux_f2_CH_C_d_rs_cy[7]
    SLICE_X2Y36.BMUX     Tcinb                 0.277   mems_rom/Mmux_f2_CH_C_d_rs_cy[11]
                                                       mems_rom/Mmux_f2_CH_C_d_rs_cy<11>
    SLICE_X5Y36.B3       net (fanout=1)        0.810   mems_rom/f2_CH_C_d[9]
    SLICE_X5Y36.CLK      Tas                   0.373   mems_rom/f2_CH_C_q[10]
                                                       mems_rom/f2_CH_C_q_9_dpot
                                                       mems_rom/f2_CH_C_q_9
    -------------------------------------------------  ---------------------------
    Total                                      8.942ns (3.299ns logic, 5.643ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  6.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f2_CH_D_q_15 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.873ns (Levels of Logic = 6)
  Clock Path Skew:      -0.110ns (0.712 - 0.822)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f2_CH_D_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOA0     Trcko_DOA             2.100   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X6Y28.C1       net (fanout=1)        2.404   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta
    SLICE_X6Y28.C        Tilo                  0.235   mems_rom/f2_CH_A_q[2]
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux91
    SLICE_X8Y39.C2       net (fanout=8)        2.454   mems_rom/ROM_DOUT[2]
    SLICE_X8Y39.COUT     Topcyc                0.328   mems_rom/Mmux_f2_CH_D_d_rs_cy[3]
                                                       mems_rom/Mmux_f2_CH_D_d_rs_lut<2>
                                                       mems_rom/Mmux_f2_CH_D_d_rs_cy<3>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   mems_rom/Mmux_f2_CH_D_d_rs_cy[3]
    SLICE_X8Y40.COUT     Tbyp                  0.093   mems_rom/Mmux_f2_CH_D_d_rs_cy[7]
                                                       mems_rom/Mmux_f2_CH_D_d_rs_cy<7>
    SLICE_X8Y41.CIN      net (fanout=1)        0.003   mems_rom/Mmux_f2_CH_D_d_rs_cy[7]
    SLICE_X8Y41.COUT     Tbyp                  0.093   mems_rom/Mmux_f2_CH_D_d_rs_cy[11]
                                                       mems_rom/Mmux_f2_CH_D_d_rs_cy<11>
    SLICE_X8Y42.CIN      net (fanout=1)        0.003   mems_rom/Mmux_f2_CH_D_d_rs_cy[11]
    SLICE_X8Y42.DMUX     Tcind                 0.320   mems_rom/f2_CH_D_d[15]
                                                       mems_rom/Mmux_f2_CH_D_d_rs_xor<15>
    SLICE_X8Y43.B5       net (fanout=1)        0.419   mems_rom/f2_CH_D_d[15]
    SLICE_X8Y43.CLK      Tas                   0.339   mems_rom/f2_CH_D_q[15]
                                                       mems_rom/f2_CH_D_q_15_dpot
                                                       mems_rom/f2_CH_D_q_15
    -------------------------------------------------  ---------------------------
    Total                                      8.873ns (3.508ns logic, 5.365ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  6.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f2_CH_C_q_12 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.888ns (Levels of Logic = 5)
  Clock Path Skew:      -0.091ns (0.725 - 0.816)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f2_CH_C_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOA0     Trcko_DOA             2.100   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X7Y24.D4       net (fanout=1)        2.601   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta
    SLICE_X7Y24.D        Tilo                  0.259   mems_rom/f1_CH_A_q[7]
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux141
    SLICE_X2Y35.D2       net (fanout=8)        2.229   mems_rom/ROM_DOUT[7]
    SLICE_X2Y35.COUT     Topcyd                0.290   mems_rom/Mmux_f2_CH_C_d_rs_cy[7]
                                                       mems_rom/Mmux_f2_CH_C_d_rs_lut<7>
                                                       mems_rom/Mmux_f2_CH_C_d_rs_cy<7>
    SLICE_X2Y36.CIN      net (fanout=1)        0.003   mems_rom/Mmux_f2_CH_C_d_rs_cy[7]
    SLICE_X2Y36.COUT     Tbyp                  0.091   mems_rom/Mmux_f2_CH_C_d_rs_cy[11]
                                                       mems_rom/Mmux_f2_CH_C_d_rs_cy<11>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   mems_rom/Mmux_f2_CH_C_d_rs_cy[11]
    SLICE_X2Y37.AMUX     Tcina                 0.210   mems_rom/f2_CH_C_d[15]
                                                       mems_rom/Mmux_f2_CH_C_d_rs_xor<15>
    SLICE_X3Y37.B1       net (fanout=1)        0.729   mems_rom/f2_CH_C_d[12]
    SLICE_X3Y37.CLK      Tas                   0.373   mems_rom/f2_CH_C_q[14]
                                                       mems_rom/f2_CH_C_q_12_dpot
                                                       mems_rom/f2_CH_C_q_12
    -------------------------------------------------  ---------------------------
    Total                                      8.888ns (3.323ns logic, 5.565ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  6.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f2_CH_D_q_8 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.846ns (Levels of Logic = 5)
  Clock Path Skew:      -0.116ns (0.706 - 0.822)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f2_CH_D_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOA0     Trcko_DOA             2.100   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X6Y28.C1       net (fanout=1)        2.404   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta
    SLICE_X6Y28.C        Tilo                  0.235   mems_rom/f2_CH_A_q[2]
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux91
    SLICE_X8Y39.C2       net (fanout=8)        2.454   mems_rom/ROM_DOUT[2]
    SLICE_X8Y39.COUT     Topcyc                0.328   mems_rom/Mmux_f2_CH_D_d_rs_cy[3]
                                                       mems_rom/Mmux_f2_CH_D_d_rs_lut<2>
                                                       mems_rom/Mmux_f2_CH_D_d_rs_cy<3>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   mems_rom/Mmux_f2_CH_D_d_rs_cy[3]
    SLICE_X8Y40.COUT     Tbyp                  0.093   mems_rom/Mmux_f2_CH_D_d_rs_cy[7]
                                                       mems_rom/Mmux_f2_CH_D_d_rs_cy<7>
    SLICE_X8Y41.CIN      net (fanout=1)        0.003   mems_rom/Mmux_f2_CH_D_d_rs_cy[7]
    SLICE_X8Y41.AMUX     Tcina                 0.220   mems_rom/Mmux_f2_CH_D_d_rs_cy[11]
                                                       mems_rom/Mmux_f2_CH_D_d_rs_cy<11>
    SLICE_X10Y41.A3      net (fanout=1)        0.578   mems_rom/f2_CH_D_d[8]
    SLICE_X10Y41.CLK     Tas                   0.349   mems_rom/f2_CH_D_q[10]
                                                       mems_rom/f2_CH_D_q_8_dpot
                                                       mems_rom/f2_CH_D_q_8
    -------------------------------------------------  ---------------------------
    Total                                      8.846ns (3.325ns logic, 5.521ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  6.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f2_CH_D_q_13 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.826ns (Levels of Logic = 6)
  Clock Path Skew:      -0.108ns (0.714 - 0.822)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f2_CH_D_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOA0     Trcko_DOA             2.100   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X6Y28.C1       net (fanout=1)        2.404   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta
    SLICE_X6Y28.C        Tilo                  0.235   mems_rom/f2_CH_A_q[2]
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux91
    SLICE_X8Y39.C2       net (fanout=8)        2.454   mems_rom/ROM_DOUT[2]
    SLICE_X8Y39.COUT     Topcyc                0.328   mems_rom/Mmux_f2_CH_D_d_rs_cy[3]
                                                       mems_rom/Mmux_f2_CH_D_d_rs_lut<2>
                                                       mems_rom/Mmux_f2_CH_D_d_rs_cy<3>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   mems_rom/Mmux_f2_CH_D_d_rs_cy[3]
    SLICE_X8Y40.COUT     Tbyp                  0.093   mems_rom/Mmux_f2_CH_D_d_rs_cy[7]
                                                       mems_rom/Mmux_f2_CH_D_d_rs_cy<7>
    SLICE_X8Y41.CIN      net (fanout=1)        0.003   mems_rom/Mmux_f2_CH_D_d_rs_cy[7]
    SLICE_X8Y41.COUT     Tbyp                  0.093   mems_rom/Mmux_f2_CH_D_d_rs_cy[11]
                                                       mems_rom/Mmux_f2_CH_D_d_rs_cy<11>
    SLICE_X8Y42.CIN      net (fanout=1)        0.003   mems_rom/Mmux_f2_CH_D_d_rs_cy[11]
    SLICE_X8Y42.BMUX     Tcinb                 0.310   mems_rom/f2_CH_D_d[15]
                                                       mems_rom/Mmux_f2_CH_D_d_rs_xor<15>
    SLICE_X8Y44.D6       net (fanout=1)        0.382   mems_rom/f2_CH_D_d[13]
    SLICE_X8Y44.CLK      Tas                   0.339   mems_rom/f2_CH_D_q[13]
                                                       mems_rom/f2_CH_D_q_13_dpot
                                                       mems_rom/f2_CH_D_q_13
    -------------------------------------------------  ---------------------------
    Total                                      8.826ns (3.498ns logic, 5.328ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  6.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f1_CH_C_q_15 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.897ns (Levels of Logic = 5)
  Clock Path Skew:      -0.034ns (0.320 - 0.354)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f1_CH_C_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y14.DOA5    Trcko_DOA             2.100   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X13Y33.A5      net (fanout=1)        1.662   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta[5]
    SLICE_X13Y33.A       Tilo                  0.259   mems_rom/f2_CH_B_q[5]
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux121
    SLICE_X2Y23.B1       net (fanout=8)        2.186   mems_rom/ROM_DOUT[5]
    SLICE_X2Y23.COUT     Topcyb                0.448   mems_rom/Mmux_f1_CH_C_d_rs_cy[7]
                                                       mems_rom/Mmux_f1_CH_C_d_rs_lut<5>
                                                       mems_rom/Mmux_f1_CH_C_d_rs_cy<7>
    SLICE_X2Y24.CIN      net (fanout=1)        0.082   mems_rom/Mmux_f1_CH_C_d_rs_cy[7]
    SLICE_X2Y24.COUT     Tbyp                  0.091   mems_rom/Mmux_f1_CH_C_d_rs_cy[11]
                                                       mems_rom/Mmux_f1_CH_C_d_rs_cy<11>
    SLICE_X2Y25.CIN      net (fanout=1)        0.003   mems_rom/Mmux_f1_CH_C_d_rs_cy[11]
    SLICE_X2Y25.DMUX     Tcind                 0.289   mems_rom/f1_CH_C_d[15]
                                                       mems_rom/Mmux_f1_CH_C_d_rs_xor<15>
    SLICE_X5Y23.A2       net (fanout=1)        1.404   mems_rom/f1_CH_C_d[15]
    SLICE_X5Y23.CLK      Tas                   0.373   mems_rom/f1_CH_C_q[15]
                                                       mems_rom/f1_CH_C_q_15_dpot
                                                       mems_rom/f1_CH_C_q_15
    -------------------------------------------------  ---------------------------
    Total                                      8.897ns (3.560ns logic, 5.337ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  6.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f2_CH_D_q_12 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.806ns (Levels of Logic = 6)
  Clock Path Skew:      -0.108ns (0.714 - 0.822)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f2_CH_D_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOA0     Trcko_DOA             2.100   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X6Y28.C1       net (fanout=1)        2.404   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta
    SLICE_X6Y28.C        Tilo                  0.235   mems_rom/f2_CH_A_q[2]
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux91
    SLICE_X8Y39.C2       net (fanout=8)        2.454   mems_rom/ROM_DOUT[2]
    SLICE_X8Y39.COUT     Topcyc                0.328   mems_rom/Mmux_f2_CH_D_d_rs_cy[3]
                                                       mems_rom/Mmux_f2_CH_D_d_rs_lut<2>
                                                       mems_rom/Mmux_f2_CH_D_d_rs_cy<3>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   mems_rom/Mmux_f2_CH_D_d_rs_cy[3]
    SLICE_X8Y40.COUT     Tbyp                  0.093   mems_rom/Mmux_f2_CH_D_d_rs_cy[7]
                                                       mems_rom/Mmux_f2_CH_D_d_rs_cy<7>
    SLICE_X8Y41.CIN      net (fanout=1)        0.003   mems_rom/Mmux_f2_CH_D_d_rs_cy[7]
    SLICE_X8Y41.COUT     Tbyp                  0.093   mems_rom/Mmux_f2_CH_D_d_rs_cy[11]
                                                       mems_rom/Mmux_f2_CH_D_d_rs_cy<11>
    SLICE_X8Y42.CIN      net (fanout=1)        0.003   mems_rom/Mmux_f2_CH_D_d_rs_cy[11]
    SLICE_X8Y42.AMUX     Tcina                 0.220   mems_rom/f2_CH_D_d[15]
                                                       mems_rom/Mmux_f2_CH_D_d_rs_xor<15>
    SLICE_X8Y44.C5       net (fanout=1)        0.452   mems_rom/f2_CH_D_d[12]
    SLICE_X8Y44.CLK      Tas                   0.339   mems_rom/f2_CH_D_q[13]
                                                       mems_rom/f2_CH_D_q_12_dpot
                                                       mems_rom/f2_CH_D_q_12
    -------------------------------------------------  ---------------------------
    Total                                      8.806ns (3.408ns logic, 5.398ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack:                  6.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f2_CH_C_q_8 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.803ns (Levels of Logic = 4)
  Clock Path Skew:      -0.095ns (0.721 - 0.816)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f2_CH_C_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOA0     Trcko_DOA             2.100   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X7Y24.D4       net (fanout=1)        2.601   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta
    SLICE_X7Y24.D        Tilo                  0.259   mems_rom/f1_CH_A_q[7]
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux141
    SLICE_X2Y35.D2       net (fanout=8)        2.229   mems_rom/ROM_DOUT[7]
    SLICE_X2Y35.COUT     Topcyd                0.290   mems_rom/Mmux_f2_CH_C_d_rs_cy[7]
                                                       mems_rom/Mmux_f2_CH_C_d_rs_lut<7>
                                                       mems_rom/Mmux_f2_CH_C_d_rs_cy<7>
    SLICE_X2Y36.CIN      net (fanout=1)        0.003   mems_rom/Mmux_f2_CH_C_d_rs_cy[7]
    SLICE_X2Y36.AMUX     Tcina                 0.210   mems_rom/Mmux_f2_CH_C_d_rs_cy[11]
                                                       mems_rom/Mmux_f2_CH_C_d_rs_cy<11>
    SLICE_X5Y36.A4       net (fanout=1)        0.738   mems_rom/f2_CH_C_d[8]
    SLICE_X5Y36.CLK      Tas                   0.373   mems_rom/f2_CH_C_q[10]
                                                       mems_rom/f2_CH_C_q_8_dpot
                                                       mems_rom/f2_CH_C_q_8
    -------------------------------------------------  ---------------------------
    Total                                      8.803ns (3.232ns logic, 5.571ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  6.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f1_CH_C_q_15 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.845ns (Levels of Logic = 5)
  Clock Path Skew:      -0.034ns (0.320 - 0.354)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f1_CH_C_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y14.DOA6    Trcko_DOA             2.100   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X9Y35.D4       net (fanout=1)        1.549   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta[6]
    SLICE_X9Y35.D        Tilo                  0.259   mems_rom/f2_CH_B_q[7]
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux131
    SLICE_X2Y23.C1       net (fanout=8)        2.370   mems_rom/ROM_DOUT[6]
    SLICE_X2Y23.COUT     Topcyc                0.325   mems_rom/Mmux_f1_CH_C_d_rs_cy[7]
                                                       mems_rom/Mmux_f1_CH_C_d_rs_lut<6>
                                                       mems_rom/Mmux_f1_CH_C_d_rs_cy<7>
    SLICE_X2Y24.CIN      net (fanout=1)        0.082   mems_rom/Mmux_f1_CH_C_d_rs_cy[7]
    SLICE_X2Y24.COUT     Tbyp                  0.091   mems_rom/Mmux_f1_CH_C_d_rs_cy[11]
                                                       mems_rom/Mmux_f1_CH_C_d_rs_cy<11>
    SLICE_X2Y25.CIN      net (fanout=1)        0.003   mems_rom/Mmux_f1_CH_C_d_rs_cy[11]
    SLICE_X2Y25.DMUX     Tcind                 0.289   mems_rom/f1_CH_C_d[15]
                                                       mems_rom/Mmux_f1_CH_C_d_rs_xor<15>
    SLICE_X5Y23.A2       net (fanout=1)        1.404   mems_rom/f1_CH_C_d[15]
    SLICE_X5Y23.CLK      Tas                   0.373   mems_rom/f1_CH_C_q[15]
                                                       mems_rom/f1_CH_C_q_15_dpot
                                                       mems_rom/f1_CH_C_q_15
    -------------------------------------------------  ---------------------------
    Total                                      8.845ns (3.437ns logic, 5.408ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  6.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f1_CH_C_q_15 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.876ns (Levels of Logic = 5)
  Clock Path Skew:      0.002ns (0.713 - 0.711)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f1_CH_C_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA0    Trcko_DOA             2.100   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X9Y35.D1       net (fanout=1)        1.580   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta
    SLICE_X9Y35.D        Tilo                  0.259   mems_rom/f2_CH_B_q[7]
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux131
    SLICE_X2Y23.C1       net (fanout=8)        2.370   mems_rom/ROM_DOUT[6]
    SLICE_X2Y23.COUT     Topcyc                0.325   mems_rom/Mmux_f1_CH_C_d_rs_cy[7]
                                                       mems_rom/Mmux_f1_CH_C_d_rs_lut<6>
                                                       mems_rom/Mmux_f1_CH_C_d_rs_cy<7>
    SLICE_X2Y24.CIN      net (fanout=1)        0.082   mems_rom/Mmux_f1_CH_C_d_rs_cy[7]
    SLICE_X2Y24.COUT     Tbyp                  0.091   mems_rom/Mmux_f1_CH_C_d_rs_cy[11]
                                                       mems_rom/Mmux_f1_CH_C_d_rs_cy<11>
    SLICE_X2Y25.CIN      net (fanout=1)        0.003   mems_rom/Mmux_f1_CH_C_d_rs_cy[11]
    SLICE_X2Y25.DMUX     Tcind                 0.289   mems_rom/f1_CH_C_d[15]
                                                       mems_rom/Mmux_f1_CH_C_d_rs_xor<15>
    SLICE_X5Y23.A2       net (fanout=1)        1.404   mems_rom/f1_CH_C_d[15]
    SLICE_X5Y23.CLK      Tas                   0.373   mems_rom/f1_CH_C_q[15]
                                                       mems_rom/f1_CH_C_q_15_dpot
                                                       mems_rom/f1_CH_C_q_15
    -------------------------------------------------  ---------------------------
    Total                                      8.876ns (3.437ns logic, 5.439ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack:                  6.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f2_CH_D_q_14 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.764ns (Levels of Logic = 6)
  Clock Path Skew:      -0.110ns (0.712 - 0.822)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f2_CH_D_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOA0     Trcko_DOA             2.100   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X6Y28.C1       net (fanout=1)        2.404   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta
    SLICE_X6Y28.C        Tilo                  0.235   mems_rom/f2_CH_A_q[2]
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux91
    SLICE_X8Y39.C2       net (fanout=8)        2.454   mems_rom/ROM_DOUT[2]
    SLICE_X8Y39.COUT     Topcyc                0.328   mems_rom/Mmux_f2_CH_D_d_rs_cy[3]
                                                       mems_rom/Mmux_f2_CH_D_d_rs_lut<2>
                                                       mems_rom/Mmux_f2_CH_D_d_rs_cy<3>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   mems_rom/Mmux_f2_CH_D_d_rs_cy[3]
    SLICE_X8Y40.COUT     Tbyp                  0.093   mems_rom/Mmux_f2_CH_D_d_rs_cy[7]
                                                       mems_rom/Mmux_f2_CH_D_d_rs_cy<7>
    SLICE_X8Y41.CIN      net (fanout=1)        0.003   mems_rom/Mmux_f2_CH_D_d_rs_cy[7]
    SLICE_X8Y41.COUT     Tbyp                  0.093   mems_rom/Mmux_f2_CH_D_d_rs_cy[11]
                                                       mems_rom/Mmux_f2_CH_D_d_rs_cy<11>
    SLICE_X8Y42.CIN      net (fanout=1)        0.003   mems_rom/Mmux_f2_CH_D_d_rs_cy[11]
    SLICE_X8Y42.CMUX     Tcinc                 0.279   mems_rom/f2_CH_D_d[15]
                                                       mems_rom/Mmux_f2_CH_D_d_rs_xor<15>
    SLICE_X8Y43.A6       net (fanout=1)        0.351   mems_rom/f2_CH_D_d[14]
    SLICE_X8Y43.CLK      Tas                   0.339   mems_rom/f2_CH_D_q[15]
                                                       mems_rom/f2_CH_D_q_14_dpot
                                                       mems_rom/f2_CH_D_q_14
    -------------------------------------------------  ---------------------------
    Total                                      8.764ns (3.467ns logic, 5.297ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  6.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f2_CH_C_q_13 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.770ns (Levels of Logic = 5)
  Clock Path Skew:      -0.091ns (0.725 - 0.816)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f2_CH_C_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOA0     Trcko_DOA             2.100   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X7Y24.D4       net (fanout=1)        2.601   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta
    SLICE_X7Y24.D        Tilo                  0.259   mems_rom/f1_CH_A_q[7]
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux141
    SLICE_X2Y35.D2       net (fanout=8)        2.229   mems_rom/ROM_DOUT[7]
    SLICE_X2Y35.COUT     Topcyd                0.290   mems_rom/Mmux_f2_CH_C_d_rs_cy[7]
                                                       mems_rom/Mmux_f2_CH_C_d_rs_lut<7>
                                                       mems_rom/Mmux_f2_CH_C_d_rs_cy<7>
    SLICE_X2Y36.CIN      net (fanout=1)        0.003   mems_rom/Mmux_f2_CH_C_d_rs_cy[7]
    SLICE_X2Y36.COUT     Tbyp                  0.091   mems_rom/Mmux_f2_CH_C_d_rs_cy[11]
                                                       mems_rom/Mmux_f2_CH_C_d_rs_cy<11>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   mems_rom/Mmux_f2_CH_C_d_rs_cy[11]
    SLICE_X2Y37.BMUX     Tcinb                 0.277   mems_rom/f2_CH_C_d[15]
                                                       mems_rom/Mmux_f2_CH_C_d_rs_xor<15>
    SLICE_X3Y37.C1       net (fanout=1)        0.544   mems_rom/f2_CH_C_d[13]
    SLICE_X3Y37.CLK      Tas                   0.373   mems_rom/f2_CH_C_q[14]
                                                       mems_rom/f2_CH_C_q_13_dpot
                                                       mems_rom/f2_CH_C_q_13
    -------------------------------------------------  ---------------------------
    Total                                      8.770ns (3.390ns logic, 5.380ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack:                  6.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f2_CH_D_q_9 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.729ns (Levels of Logic = 5)
  Clock Path Skew:      -0.116ns (0.706 - 0.822)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f2_CH_D_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOA0     Trcko_DOA             2.100   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X6Y28.C1       net (fanout=1)        2.404   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta
    SLICE_X6Y28.C        Tilo                  0.235   mems_rom/f2_CH_A_q[2]
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux91
    SLICE_X8Y39.C2       net (fanout=8)        2.454   mems_rom/ROM_DOUT[2]
    SLICE_X8Y39.COUT     Topcyc                0.328   mems_rom/Mmux_f2_CH_D_d_rs_cy[3]
                                                       mems_rom/Mmux_f2_CH_D_d_rs_lut<2>
                                                       mems_rom/Mmux_f2_CH_D_d_rs_cy<3>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   mems_rom/Mmux_f2_CH_D_d_rs_cy[3]
    SLICE_X8Y40.COUT     Tbyp                  0.093   mems_rom/Mmux_f2_CH_D_d_rs_cy[7]
                                                       mems_rom/Mmux_f2_CH_D_d_rs_cy<7>
    SLICE_X8Y41.CIN      net (fanout=1)        0.003   mems_rom/Mmux_f2_CH_D_d_rs_cy[7]
    SLICE_X8Y41.BMUX     Tcinb                 0.310   mems_rom/Mmux_f2_CH_D_d_rs_cy[11]
                                                       mems_rom/Mmux_f2_CH_D_d_rs_cy<11>
    SLICE_X10Y41.B6      net (fanout=1)        0.371   mems_rom/f2_CH_D_d[9]
    SLICE_X10Y41.CLK     Tas                   0.349   mems_rom/f2_CH_D_q[10]
                                                       mems_rom/f2_CH_D_q_9_dpot
                                                       mems_rom/f2_CH_D_q_9
    -------------------------------------------------  ---------------------------
    Total                                      8.729ns (3.415ns logic, 5.314ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  6.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f1_CH_C_q_15 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.828ns (Levels of Logic = 5)
  Clock Path Skew:      0.007ns (0.625 - 0.618)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f1_CH_C_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOA0    Trcko_DOA             2.100   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X10Y29.D4      net (fanout=1)        1.842   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta
    SLICE_X10Y29.D       Tilo                  0.235   mems_rom/f2_CH_A_q[4]
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux111
    SLICE_X2Y23.A2       net (fanout=8)        1.937   mems_rom/ROM_DOUT[4]
    SLICE_X2Y23.COUT     Topcya                0.472   mems_rom/Mmux_f1_CH_C_d_rs_cy[7]
                                                       mems_rom/Mmux_f1_CH_C_d_rs_lut<4>
                                                       mems_rom/Mmux_f1_CH_C_d_rs_cy<7>
    SLICE_X2Y24.CIN      net (fanout=1)        0.082   mems_rom/Mmux_f1_CH_C_d_rs_cy[7]
    SLICE_X2Y24.COUT     Tbyp                  0.091   mems_rom/Mmux_f1_CH_C_d_rs_cy[11]
                                                       mems_rom/Mmux_f1_CH_C_d_rs_cy<11>
    SLICE_X2Y25.CIN      net (fanout=1)        0.003   mems_rom/Mmux_f1_CH_C_d_rs_cy[11]
    SLICE_X2Y25.DMUX     Tcind                 0.289   mems_rom/f1_CH_C_d[15]
                                                       mems_rom/Mmux_f1_CH_C_d_rs_xor<15>
    SLICE_X5Y23.A2       net (fanout=1)        1.404   mems_rom/f1_CH_C_d[15]
    SLICE_X5Y23.CLK      Tas                   0.373   mems_rom/f1_CH_C_q[15]
                                                       mems_rom/f1_CH_C_q_15_dpot
                                                       mems_rom/f1_CH_C_q_15
    -------------------------------------------------  ---------------------------
    Total                                      8.828ns (3.560ns logic, 5.268ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  6.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f2_CH_D_q_5 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.680ns (Levels of Logic = 4)
  Clock Path Skew:      -0.117ns (0.705 - 0.822)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f2_CH_D_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOA0     Trcko_DOA             2.100   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X6Y28.C1       net (fanout=1)        2.404   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta
    SLICE_X6Y28.C        Tilo                  0.235   mems_rom/f2_CH_A_q[2]
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux91
    SLICE_X8Y39.C2       net (fanout=8)        2.454   mems_rom/ROM_DOUT[2]
    SLICE_X8Y39.COUT     Topcyc                0.328   mems_rom/Mmux_f2_CH_D_d_rs_cy[3]
                                                       mems_rom/Mmux_f2_CH_D_d_rs_lut<2>
                                                       mems_rom/Mmux_f2_CH_D_d_rs_cy<3>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   mems_rom/Mmux_f2_CH_D_d_rs_cy[3]
    SLICE_X8Y40.BMUX     Tcinb                 0.310   mems_rom/Mmux_f2_CH_D_d_rs_cy[7]
                                                       mems_rom/Mmux_f2_CH_D_d_rs_cy<7>
    SLICE_X9Y40.B3       net (fanout=1)        0.394   mems_rom/f2_CH_D_d[5]
    SLICE_X9Y40.CLK      Tas                   0.373   mems_rom/f2_CH_D_q[7]
                                                       mems_rom/f2_CH_D_q_5_dpot
                                                       mems_rom/f2_CH_D_q_5
    -------------------------------------------------  ---------------------------
    Total                                      8.680ns (3.346ns logic, 5.334ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  6.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f2_CH_C_q_15 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.707ns (Levels of Logic = 5)
  Clock Path Skew:      -0.086ns (0.730 - 0.816)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f2_CH_C_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOA0     Trcko_DOA             2.100   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X7Y24.D4       net (fanout=1)        2.601   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta
    SLICE_X7Y24.D        Tilo                  0.259   mems_rom/f1_CH_A_q[7]
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux141
    SLICE_X2Y35.D2       net (fanout=8)        2.229   mems_rom/ROM_DOUT[7]
    SLICE_X2Y35.COUT     Topcyd                0.290   mems_rom/Mmux_f2_CH_C_d_rs_cy[7]
                                                       mems_rom/Mmux_f2_CH_C_d_rs_lut<7>
                                                       mems_rom/Mmux_f2_CH_C_d_rs_cy<7>
    SLICE_X2Y36.CIN      net (fanout=1)        0.003   mems_rom/Mmux_f2_CH_C_d_rs_cy[7]
    SLICE_X2Y36.COUT     Tbyp                  0.091   mems_rom/Mmux_f2_CH_C_d_rs_cy[11]
                                                       mems_rom/Mmux_f2_CH_C_d_rs_cy<11>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   mems_rom/Mmux_f2_CH_C_d_rs_cy[11]
    SLICE_X2Y37.DMUX     Tcind                 0.289   mems_rom/f2_CH_C_d[15]
                                                       mems_rom/Mmux_f2_CH_C_d_rs_xor<15>
    SLICE_X3Y35.A5       net (fanout=1)        0.469   mems_rom/f2_CH_C_d[15]
    SLICE_X3Y35.CLK      Tas                   0.373   mems_rom/f2_CH_C_q[15]
                                                       mems_rom/f2_CH_C_q_15_dpot
                                                       mems_rom/f2_CH_C_q_15
    -------------------------------------------------  ---------------------------
    Total                                      8.707ns (3.402ns logic, 5.305ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  6.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f2_CH_C_q_7 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.688ns (Levels of Logic = 3)
  Clock Path Skew:      -0.093ns (0.723 - 0.816)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f2_CH_C_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOA0     Trcko_DOA             2.100   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X7Y24.D4       net (fanout=1)        2.601   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta
    SLICE_X7Y24.D        Tilo                  0.259   mems_rom/f1_CH_A_q[7]
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux141
    SLICE_X2Y35.D2       net (fanout=8)        2.229   mems_rom/ROM_DOUT[7]
    SLICE_X2Y35.DMUX     Topdd                 0.446   mems_rom/Mmux_f2_CH_C_d_rs_cy[7]
                                                       mems_rom/Mmux_f2_CH_C_d_rs_lut<7>
                                                       mems_rom/Mmux_f2_CH_C_d_rs_cy<7>
    SLICE_X2Y38.D4       net (fanout=1)        0.704   mems_rom/f2_CH_C_d[7]
    SLICE_X2Y38.CLK      Tas                   0.349   mems_rom/f2_CH_C_q[7]
                                                       mems_rom/f2_CH_C_q_7_dpot
                                                       mems_rom/f2_CH_C_q_7
    -------------------------------------------------  ---------------------------
    Total                                      8.688ns (3.154ns logic, 5.534ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  6.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f2_CH_D_q_6 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.637ns (Levels of Logic = 4)
  Clock Path Skew:      -0.117ns (0.705 - 0.822)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f2_CH_D_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOA0     Trcko_DOA             2.100   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X6Y28.C1       net (fanout=1)        2.404   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta
    SLICE_X6Y28.C        Tilo                  0.235   mems_rom/f2_CH_A_q[2]
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux91
    SLICE_X8Y39.C2       net (fanout=8)        2.454   mems_rom/ROM_DOUT[2]
    SLICE_X8Y39.COUT     Topcyc                0.328   mems_rom/Mmux_f2_CH_D_d_rs_cy[3]
                                                       mems_rom/Mmux_f2_CH_D_d_rs_lut<2>
                                                       mems_rom/Mmux_f2_CH_D_d_rs_cy<3>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   mems_rom/Mmux_f2_CH_D_d_rs_cy[3]
    SLICE_X8Y40.CMUX     Tcinc                 0.279   mems_rom/Mmux_f2_CH_D_d_rs_cy[7]
                                                       mems_rom/Mmux_f2_CH_D_d_rs_cy<7>
    SLICE_X9Y40.C3       net (fanout=1)        0.382   mems_rom/f2_CH_D_d[6]
    SLICE_X9Y40.CLK      Tas                   0.373   mems_rom/f2_CH_D_q[7]
                                                       mems_rom/f2_CH_D_q_6_dpot
                                                       mems_rom/f2_CH_D_q_6
    -------------------------------------------------  ---------------------------
    Total                                      8.637ns (3.315ns logic, 5.322ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  6.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f1_CH_C_q_9 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.734ns (Levels of Logic = 5)
  Clock Path Skew:      0.003ns (0.628 - 0.625)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f1_CH_C_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOA0     Trcko_DOA             2.100   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X10Y29.A2      net (fanout=1)        2.259   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta
    SLICE_X10Y29.A       Tilo                  0.235   mems_rom/f2_CH_A_q[4]
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux101
    SLICE_X2Y22.D1       net (fanout=8)        1.998   mems_rom/ROM_DOUT[3]
    SLICE_X2Y22.COUT     Topcyd                0.290   mems_rom/Mmux_f1_CH_C_d_rs_cy[3]
                                                       mems_rom/Mmux_f1_CH_C_d_rs_lut<3>
                                                       mems_rom/Mmux_f1_CH_C_d_rs_cy<3>
    SLICE_X2Y23.CIN      net (fanout=1)        0.003   mems_rom/Mmux_f1_CH_C_d_rs_cy[3]
    SLICE_X2Y23.COUT     Tbyp                  0.091   mems_rom/Mmux_f1_CH_C_d_rs_cy[7]
                                                       mems_rom/Mmux_f1_CH_C_d_rs_cy<7>
    SLICE_X2Y24.CIN      net (fanout=1)        0.082   mems_rom/Mmux_f1_CH_C_d_rs_cy[7]
    SLICE_X2Y24.BMUX     Tcinb                 0.277   mems_rom/Mmux_f1_CH_C_d_rs_cy[11]
                                                       mems_rom/Mmux_f1_CH_C_d_rs_cy<11>
    SLICE_X5Y25.B3       net (fanout=1)        1.026   mems_rom/f1_CH_C_d[9]
    SLICE_X5Y25.CLK      Tas                   0.373   mems_rom/f1_CH_C_q[10]
                                                       mems_rom/f1_CH_C_q_9_dpot
                                                       mems_rom/f1_CH_C_q_9
    -------------------------------------------------  ---------------------------
    Total                                      8.734ns (3.366ns logic, 5.368ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  6.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f2_CH_D_q_7 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.610ns (Levels of Logic = 4)
  Clock Path Skew:      -0.117ns (0.705 - 0.822)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f2_CH_D_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOA0     Trcko_DOA             2.100   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X6Y28.C1       net (fanout=1)        2.404   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta
    SLICE_X6Y28.C        Tilo                  0.235   mems_rom/f2_CH_A_q[2]
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux91
    SLICE_X8Y39.C2       net (fanout=8)        2.454   mems_rom/ROM_DOUT[2]
    SLICE_X8Y39.COUT     Topcyc                0.328   mems_rom/Mmux_f2_CH_D_d_rs_cy[3]
                                                       mems_rom/Mmux_f2_CH_D_d_rs_lut<2>
                                                       mems_rom/Mmux_f2_CH_D_d_rs_cy<3>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   mems_rom/Mmux_f2_CH_D_d_rs_cy[3]
    SLICE_X8Y40.DMUX     Tcind                 0.320   mems_rom/Mmux_f2_CH_D_d_rs_cy[7]
                                                       mems_rom/Mmux_f2_CH_D_d_rs_cy<7>
    SLICE_X9Y40.D4       net (fanout=1)        0.314   mems_rom/f2_CH_D_d[7]
    SLICE_X9Y40.CLK      Tas                   0.373   mems_rom/f2_CH_D_q[7]
                                                       mems_rom/f2_CH_D_q_7_dpot
                                                       mems_rom/f2_CH_D_q_7
    -------------------------------------------------  ---------------------------
    Total                                      8.610ns (3.356ns logic, 5.254ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  6.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f1_CH_C_q_15 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.596ns (Levels of Logic = 6)
  Clock Path Skew:      -0.095ns (0.625 - 0.720)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f1_CH_C_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOA0     Trcko_DOA             2.100   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X6Y28.A3       net (fanout=1)        2.197   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta
    SLICE_X6Y28.A        Tilo                  0.235   mems_rom/f2_CH_A_q[2]
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81
    SLICE_X2Y22.B3       net (fanout=8)        1.280   mems_rom/ROM_DOUT[1]
    SLICE_X2Y22.COUT     Topcyb                0.448   mems_rom/Mmux_f1_CH_C_d_rs_cy[3]
                                                       mems_rom/Mmux_f1_CH_C_d_rs_lut<1>
                                                       mems_rom/Mmux_f1_CH_C_d_rs_cy<3>
    SLICE_X2Y23.CIN      net (fanout=1)        0.003   mems_rom/Mmux_f1_CH_C_d_rs_cy[3]
    SLICE_X2Y23.COUT     Tbyp                  0.091   mems_rom/Mmux_f1_CH_C_d_rs_cy[7]
                                                       mems_rom/Mmux_f1_CH_C_d_rs_cy<7>
    SLICE_X2Y24.CIN      net (fanout=1)        0.082   mems_rom/Mmux_f1_CH_C_d_rs_cy[7]
    SLICE_X2Y24.COUT     Tbyp                  0.091   mems_rom/Mmux_f1_CH_C_d_rs_cy[11]
                                                       mems_rom/Mmux_f1_CH_C_d_rs_cy<11>
    SLICE_X2Y25.CIN      net (fanout=1)        0.003   mems_rom/Mmux_f1_CH_C_d_rs_cy[11]
    SLICE_X2Y25.DMUX     Tcind                 0.289   mems_rom/f1_CH_C_d[15]
                                                       mems_rom/Mmux_f1_CH_C_d_rs_xor<15>
    SLICE_X5Y23.A2       net (fanout=1)        1.404   mems_rom/f1_CH_C_d[15]
    SLICE_X5Y23.CLK      Tas                   0.373   mems_rom/f1_CH_C_q[15]
                                                       mems_rom/f1_CH_C_q_15_dpot
                                                       mems_rom/f1_CH_C_q_15
    -------------------------------------------------  ---------------------------
    Total                                      8.596ns (3.627ns logic, 4.969ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack:                  6.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f2_CH_D_q_4 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.518ns (Levels of Logic = 4)
  Clock Path Skew:      -0.117ns (0.705 - 0.822)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f2_CH_D_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOA0     Trcko_DOA             2.100   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X6Y28.C1       net (fanout=1)        2.404   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta
    SLICE_X6Y28.C        Tilo                  0.235   mems_rom/f2_CH_A_q[2]
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux91
    SLICE_X8Y39.C2       net (fanout=8)        2.454   mems_rom/ROM_DOUT[2]
    SLICE_X8Y39.COUT     Topcyc                0.328   mems_rom/Mmux_f2_CH_D_d_rs_cy[3]
                                                       mems_rom/Mmux_f2_CH_D_d_rs_lut<2>
                                                       mems_rom/Mmux_f2_CH_D_d_rs_cy<3>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   mems_rom/Mmux_f2_CH_D_d_rs_cy[3]
    SLICE_X8Y40.AMUX     Tcina                 0.220   mems_rom/Mmux_f2_CH_D_d_rs_cy[7]
                                                       mems_rom/Mmux_f2_CH_D_d_rs_cy<7>
    SLICE_X9Y40.A4       net (fanout=1)        0.322   mems_rom/f2_CH_D_d[4]
    SLICE_X9Y40.CLK      Tas                   0.373   mems_rom/f2_CH_D_q[7]
                                                       mems_rom/f2_CH_D_q_4_dpot
                                                       mems_rom/f2_CH_D_q_4
    -------------------------------------------------  ---------------------------
    Total                                      8.518ns (3.256ns logic, 5.262ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  6.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f1_CH_C_q_8 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.612ns (Levels of Logic = 5)
  Clock Path Skew:      0.003ns (0.628 - 0.625)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f1_CH_C_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOA0     Trcko_DOA             2.100   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X10Y29.A2      net (fanout=1)        2.259   mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta
    SLICE_X10Y29.A       Tilo                  0.235   mems_rom/f2_CH_A_q[4]
                                                       mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux101
    SLICE_X2Y22.D1       net (fanout=8)        1.998   mems_rom/ROM_DOUT[3]
    SLICE_X2Y22.COUT     Topcyd                0.290   mems_rom/Mmux_f1_CH_C_d_rs_cy[3]
                                                       mems_rom/Mmux_f1_CH_C_d_rs_lut<3>
                                                       mems_rom/Mmux_f1_CH_C_d_rs_cy<3>
    SLICE_X2Y23.CIN      net (fanout=1)        0.003   mems_rom/Mmux_f1_CH_C_d_rs_cy[3]
    SLICE_X2Y23.COUT     Tbyp                  0.091   mems_rom/Mmux_f1_CH_C_d_rs_cy[7]
                                                       mems_rom/Mmux_f1_CH_C_d_rs_cy<7>
    SLICE_X2Y24.CIN      net (fanout=1)        0.082   mems_rom/Mmux_f1_CH_C_d_rs_cy[7]
    SLICE_X2Y24.AMUX     Tcina                 0.210   mems_rom/Mmux_f1_CH_C_d_rs_cy[11]
                                                       mems_rom/Mmux_f1_CH_C_d_rs_cy<11>
    SLICE_X5Y25.A3       net (fanout=1)        0.971   mems_rom/f1_CH_C_d[8]
    SLICE_X5Y25.CLK      Tas                   0.373   mems_rom/f1_CH_C_q[10]
                                                       mems_rom/f1_CH_C_q_8_dpot
                                                       mems_rom/f1_CH_C_q_8
    -------------------------------------------------  ---------------------------
    Total                                      8.612ns (3.299ns logic, 5.313ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_new_clk_clkfx = PERIOD TIMEGRP "new_clk_clkfx" TS_clk * 1.28 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y14.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y8.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y10.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y20.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y18.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y16.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y22.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y2.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y10.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y6.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: mems_rom/ROM_39x240_70Vx110V_N20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y12.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.959ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: new_clk/clkout1_buf/I0
  Logical resource: new_clk/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: new_clk/clkfx
--------------------------------------------------------------------------------
Slack: 13.376ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_1/CLK0
  Logical resource: f1_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X11Y3.CLK0
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 13.376ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_2/CLK0
  Logical resource: f2_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X12Y31.CLK0
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 13.376ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: tx_q/CLK0
  Logical resource: fifo_manager/serial_tx_TDC/tx_q/CK0
  Location pin: OLOGIC_X6Y1.CLK0
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 13.759ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: main_control/serial_rx2/rx_q/CLK0
  Logical resource: main_control/serial_rx2/rx_q/CLK0
  Location pin: ILOGIC_X6Y0.CLK0
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[17]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem17/DP/CLK
  Location pin: SLICE_X4Y12.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[17]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem18/DP/CLK
  Location pin: SLICE_X4Y12.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[17]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem17/SP/CLK
  Location pin: SLICE_X4Y12.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[17]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem18/SP/CLK
  Location pin: SLICE_X4Y12.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[35]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem34/DP/CLK
  Location pin: SLICE_X4Y13.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[35]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem36/DP/CLK
  Location pin: SLICE_X4Y13.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[35]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem34/SP/CLK
  Location pin: SLICE_X4Y13.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[35]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem36/SP/CLK
  Location pin: SLICE_X4Y13.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     20.000ns|      8.000ns|     12.173ns|            0|            0|            0|        57438|
| TS_new_clk_clkfx              |     15.625ns|      9.510ns|          N/A|            0|            0|        57438|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.510|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 57438 paths, 0 nets, and 7739 connections

Design statistics:
   Minimum period:   9.510ns{1}   (Maximum frequency: 105.152MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Mar  5 13:34:07 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 420 MB



