You can download the files *except the videos* through the session made by log-on process with your *KAU office365 account*. The video files are not downloadable; they can be played only via web.
***
* [Overview](https://kau365-my.sharepoint.com/:p:/g/personal/taehwan_kim_kau_ac_kr/EfM0W-sjraBMmejZTL53R-MBl8uE4tNO_WkSyD__87WDzA?e=yh4GQj)
* [Course Material](https://kau365-my.sharepoint.com/:b:/g/personal/taehwan_kim_kau_ac_kr/EZFqcjlJY6lBiuDX9BX7kwMBP0kVKxJpcF3wx-xiIvpaaQ?e=rdGxOl)
* [Source Code in Course Material](https://kau365-my.sharepoint.com/:u:/g/personal/taehwan_kim_kau_ac_kr/EeJrchH6vuNApNwLGLFmmZkB0Lddl95733JtKHe78r804A?e=0P3jpD)

| Week | Pre-Class: Lecture                    | Pre-Class: Lab                        | In-Class Date | In-Class                      |
|------|---------------------------------------|---------------------------------------|---------------|-------------------------------|
|  1   | -                                     | -                                     | 08 28         | Course Overview, Q&A          |
|  2   | Cell-Based Design & Verilog HDL[ğŸï¸]()      | Setup of Design Tools[ğŸï¸]()                   | 09 04         | Q&A, LabğŸ’»                      |
|  3   | Verilog HDL for Circuit Synthesis 1[ğŸï¸]()       | -                                     | 09 11         | Q&A                      |
|  4   | Verilog HDL for Circuit Synthesis 2[ğŸï¸]()       | -                                     | 09 11        | Q&A                      |
|  5   | -                                      | -                                     | 09 18 @ ê°•108          | Quiz 1                      |
|  6   | Verilog HDL for Circuit Synthesis 3[ğŸï¸]()       | -                                     | 09 18 (6PM~) @ ì „325         | Q&A                      |
|  7   | Verilog HDL for Circuit Simulation [ğŸï¸]()       | Combinational and Sequential Logic [ğŸï¸]()                                    | 09 25         | Q&A, LabğŸ’»                      |
|  8   | HDL Description of FSMs [ğŸï¸]()       | Simple FPGA Design Examples [ğŸï¸]()                                     | 10 16         | Q&A, LabğŸ’»ğŸ“Ÿ                      |
|  9   | Coding Guidelines for Synthesis [ğŸï¸]()       | Basics of FPGA and FSM [ğŸï¸]()                                     | 10 23         | Q&A, LabğŸ’»ğŸ“Ÿ                      |
|  10   | Adv. Topics in Verilog HDL [ğŸï¸]()       | Adders, Subtractors, and Multipliers [ğŸï¸]()                                     | 10 30         | Q&A, LabğŸ’»ğŸ“Ÿ                      |
|  11   | Design under Timing Constratins [ğŸï¸]()       | Timers and Real-Time Clock [ğŸï¸]()                                     | 11 09         | Q&A, LabğŸ’»ğŸ“Ÿ                      |
|  12   | -                                    | -                                     | 11 13 (tentative)         | Quiz 2                      |
|  13   | -                                    | -                                     | 11 20         | Project (To be Announced), ProjectğŸ’»ğŸ“Ÿ                      |
|  14   | -                                    | -                                     | 11 27         | Q&A, ProjectğŸ’»ğŸ“Ÿ                      |
|  15   | -                                    | -                                     | 12 04         | Q&A, ProjectğŸ’»ğŸ“Ÿ                      |
