Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/CE_IUST/Term_4/Computer_Architecture/Final_Project/Full_TLB_isim_beh.exe -prj D:/CE_IUST/Term_4/Computer_Architecture/Final_Project/Full_TLB_beh.prj work.Full_TLB 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "D:/CE_IUST/Term_4/Computer_Architecture/Final_Project/packages.vhd" into library work
Parsing VHDL file "D:/CE_IUST/Term_4/Computer_Architecture/Final_Project/TLB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package my_package
Compiling architecture behavioral of entity full_tlb
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable D:/CE_IUST/Term_4/Computer_Architecture/Final_Project/Full_TLB_isim_beh.exe
Fuse Memory Usage: 36848 KB
Fuse CPU Usage: 342 ms
