# Makefile

[https://makefiletutorial.com/#getting-started](https://makefiletutorial.com/#getting-started)

[https://www.gnu.org/software/make/manual/make.pdf](https://www.gnu.org/software/make/manual/make.pdf)

```c
Makefile
hello:
echo "Hello, World"
```

```c
콘솔창
$ make
echo "Hello, World"
Hello, World

@echo "---MAKEFILE CONTENTS---" 이렇게 하면 콘솔창에 안뜸!
```

```c
targets: prerequisites
	command
	command
	command

command 는 탭키 이용해야함
```

```c
blah:
	cc blah.c -o blah
이러면 여러번 컴파일시에 컴파일이 안됨(수정된거 컴파일 안됨) 그래서

blah: blah.c
	cc blah.c -o blah
이렇게 전제조건에 blah.c 를 달아줘서 수정하면 컴파일 되게끔 해줌
```

```c
blah: blah.o
	cc blah.o -o blah # Runs third

blah.o: blah.c
	cc -c blah.c -o blah.o # Runs second

# Typically blah.c would already exist, but I want to limit any additional required files
blah.c:
	echo "int main() { return 0; }" > blah.c # Runs first
```

```c
clean:
rm -f some_file
```

```c
변수 보통 := 사용하긴 한데 = 도 사용하기도 함(차이점 존재함...)
files := file1 file2
some_file: $(files)
	echo "Look at this variable: " $(files)
	touch some_file
```

```c
a := one two # a is assigned to the string "one two"
b := 'one two' # Not recommended. b is assigned to the string "'one two'"
all:
	printf '$a'
	printf $b
```

```c
x := dude

all:
	echo $(x)
	echo ${x}

	# Bad practice, but works
	echo $x
```

암시적 규칙에서 사용하는 중요한 변수는 다음과 같습니다.

- `CCcc`
    
    : C 프로그램을 컴파일하기 위한 프로그램; 기본
    
- `CXXg++`
    
    : C++ 프로그램을 컴파일하기 위한 프로그램; 기본
    
- `CFLAGS`
    
    : C 컴파일러에 제공할 추가 플래그
    
- `CXXFLAGS`
    
    : C++ 컴파일러에 제공할 추가 플래그
    
- `CPPFLAGS`
    
    : C 전처리기에 제공할 추가 플래그
    
- `LDFLAGS`
    
    : 컴파일러가 링커를 호출해야 할 때 컴파일러에 제공할 추가 플래그
    

```c
CC = gcc # Flag for implicit rules
CFLAGS = -g # Flag for implicit rules. Turn on debug info
```

```c
objects = foo.o bar.o all.o
all: $(objects)

# These files compile via implicit rules
foo.o: foo.c
bar.o: bar.c
all.o: all.c

all.c:
	echo "int main() { return 0; }" > all.c

%.c:
	touch $@

clean:
	rm -f *.c *.o all
```

```c
objects = foo.o bar.o all.o
all: $(objects)

# These files compile via implicit rules
# Syntax - targets ...: target-pattern: prereq-patterns ...
# In the case of the first target, foo.o, the target-pattern matches foo.o and sets the "stem" to be "foo".
# It then replaces the '%' in prereq-patterns with that stem
$(objects): %.o: %.c

all.c:
	echo "int main() { return 0; }" > all.c

%.c:
	touch $@

clean:
	rm -f *.c *.o all
```

```c
hey: one two
	# Outputs "hey", since this is the target name
	echo $@

	# Outputs all prerequisites newer than the target
	echo $?

	# Outputs all prerequisites
	echo $^
```

```c
if문
foo = ok

all:
ifeq ($(foo), ok)
	echo "foo equals ok"
else
	echo "nope"
endif
```

```c
# Thanks to Job Vranish (https://spin.atomicobject.com/2016/08/26/makefile-c-projects/)
TARGET_EXEC := final_program

BUILD_DIR := ./build
SRC_DIRS := ./src

# Find all the C and C++ files we want to compile
# Note the single quotes around the * expressions. Make will incorrectly expand these otherwise.
SRCS := $(shell find $(SRC_DIRS) -name '*.cpp' -or -name '*.c' -or -name '*.s')

# String substitution for every C/C++ file.
# As an example, hello.cpp turns into ./build/hello.cpp.o
OBJS := $(SRCS:%=$(BUILD_DIR)/%.o)

# String substitution (suffix version without %).
# As an example, ./build/hello.cpp.o turns into ./build/hello.cpp.d
DEPS := $(OBJS:.o=.d)

# Every folder in ./src will need to be passed to GCC so that it can find header files
INC_DIRS := $(shell find $(SRC_DIRS) -type d)
# Add a prefix to INC_DIRS. So moduleA would become -ImoduleA. GCC understands this -I flag
INC_FLAGS := $(addprefix -I,$(INC_DIRS))

# The -MMD and -MP flags together generate Makefiles for us!
# These files will have .d instead of .o as the output.
CPPFLAGS := $(INC_FLAGS) -MMD -MP

# The final build step.
$(BUILD_DIR)/$(TARGET_EXEC): $(OBJS)
	$(CXX) $(OBJS) -o $@ $(LDFLAGS)

# Build step for C source
$(BUILD_DIR)/%.c.o: %.c
	mkdir -p $(dir $@)
	$(CC) $(CPPFLAGS) $(CFLAGS) -c $< -o $@

# Build step for C++ source
$(BUILD_DIR)/%.cpp.o: %.cpp
	mkdir -p $(dir $@)
	$(CXX) $(CPPFLAGS) $(CXXFLAGS) -c $< -o $@

.PHONY: clean
clean:
	rm -r $(BUILD_DIR)

# Include the .d makefiles. The - at the front suppresses the errors of missing
# Makefiles. Initially, all the .d files will be missing, and we don't want those
# errors to show up.
-include $(DEPS)
```

```c
objects = main.o kbd.o command.o display.o \
insert.o search.o files.o utils.o
edit : $(objects)
cc -o edit $(objects)
main.o : defs.h
kbd.o : defs.h command.h
command.o : defs.h command.h
display.o : defs.h buffer.h
insert.o : defs.h buffer.h
search.o : defs.h buffer.h
files.o : defs.h buffer.h command.h
utils.o : defs.h
.PHONY : clean
clean :
rm edit $(objects)
```

[udemy 강의](Makefile%20a70b3d5ed286462fbd3827588a586293/udemy%20%E1%84%80%E1%85%A1%E1%86%BC%E1%84%8B%E1%85%B4%202332b1c4682949a3ab061c055af1561c.md)