
cubemx_mouse.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006778  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000390  08006960  08006960  00016960  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08006cf0  08006cf0  00016cf0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08006cf4  08006cf4  00016cf4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001f0  20000000  08006cf8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000268  200001f0  08006ee8  000201f0  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000458  08006ee8  00020458  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001f4c7  00000000  00000000  00020219  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000392f  00000000  00000000  0003f6e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00008642  00000000  00000000  0004300f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000e58  00000000  00000000  0004b658  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000d60  00000000  00000000  0004c4b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macro  00019f49  00000000  00000000  0004d210  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000d1e8  00000000  00000000  00067159  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000835c5  00000000  00000000  00074341  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  000f7906  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003334  00000000  00000000  000f7984  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200001f0 	.word	0x200001f0
 8000204:	00000000 	.word	0x00000000
 8000208:	08006948 	.word	0x08006948

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200001f4 	.word	0x200001f4
 8000224:	08006948 	.word	0x08006948

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000376:	f1a4 0401 	sub.w	r4, r4, #1
 800037a:	d1e9      	bne.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f092 0f00 	teq	r2, #0
 8000522:	bf14      	ite	ne
 8000524:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e720      	b.n	800037c <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aedc 	beq.w	800032a <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6c1      	b.n	800032a <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_frsub>:
 8000b58:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b5c:	e002      	b.n	8000b64 <__addsf3>
 8000b5e:	bf00      	nop

08000b60 <__aeabi_fsub>:
 8000b60:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b64 <__addsf3>:
 8000b64:	0042      	lsls	r2, r0, #1
 8000b66:	bf1f      	itttt	ne
 8000b68:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b6c:	ea92 0f03 	teqne	r2, r3
 8000b70:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b74:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b78:	d06a      	beq.n	8000c50 <__addsf3+0xec>
 8000b7a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b7e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b82:	bfc1      	itttt	gt
 8000b84:	18d2      	addgt	r2, r2, r3
 8000b86:	4041      	eorgt	r1, r0
 8000b88:	4048      	eorgt	r0, r1
 8000b8a:	4041      	eorgt	r1, r0
 8000b8c:	bfb8      	it	lt
 8000b8e:	425b      	neglt	r3, r3
 8000b90:	2b19      	cmp	r3, #25
 8000b92:	bf88      	it	hi
 8000b94:	4770      	bxhi	lr
 8000b96:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b9e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000baa:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bae:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4249      	negne	r1, r1
 8000bb6:	ea92 0f03 	teq	r2, r3
 8000bba:	d03f      	beq.n	8000c3c <__addsf3+0xd8>
 8000bbc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bc0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bc4:	eb10 000c 	adds.w	r0, r0, ip
 8000bc8:	f1c3 0320 	rsb	r3, r3, #32
 8000bcc:	fa01 f103 	lsl.w	r1, r1, r3
 8000bd0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bd4:	d502      	bpl.n	8000bdc <__addsf3+0x78>
 8000bd6:	4249      	negs	r1, r1
 8000bd8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bdc:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000be0:	d313      	bcc.n	8000c0a <__addsf3+0xa6>
 8000be2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000be6:	d306      	bcc.n	8000bf6 <__addsf3+0x92>
 8000be8:	0840      	lsrs	r0, r0, #1
 8000bea:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bee:	f102 0201 	add.w	r2, r2, #1
 8000bf2:	2afe      	cmp	r2, #254	; 0xfe
 8000bf4:	d251      	bcs.n	8000c9a <__addsf3+0x136>
 8000bf6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bfa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bfe:	bf08      	it	eq
 8000c00:	f020 0001 	biceq.w	r0, r0, #1
 8000c04:	ea40 0003 	orr.w	r0, r0, r3
 8000c08:	4770      	bx	lr
 8000c0a:	0049      	lsls	r1, r1, #1
 8000c0c:	eb40 0000 	adc.w	r0, r0, r0
 8000c10:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000c14:	f1a2 0201 	sub.w	r2, r2, #1
 8000c18:	d1ed      	bne.n	8000bf6 <__addsf3+0x92>
 8000c1a:	fab0 fc80 	clz	ip, r0
 8000c1e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c22:	ebb2 020c 	subs.w	r2, r2, ip
 8000c26:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c2a:	bfaa      	itet	ge
 8000c2c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c30:	4252      	neglt	r2, r2
 8000c32:	4318      	orrge	r0, r3
 8000c34:	bfbc      	itt	lt
 8000c36:	40d0      	lsrlt	r0, r2
 8000c38:	4318      	orrlt	r0, r3
 8000c3a:	4770      	bx	lr
 8000c3c:	f092 0f00 	teq	r2, #0
 8000c40:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c44:	bf06      	itte	eq
 8000c46:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c4a:	3201      	addeq	r2, #1
 8000c4c:	3b01      	subne	r3, #1
 8000c4e:	e7b5      	b.n	8000bbc <__addsf3+0x58>
 8000c50:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c54:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c58:	bf18      	it	ne
 8000c5a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c5e:	d021      	beq.n	8000ca4 <__addsf3+0x140>
 8000c60:	ea92 0f03 	teq	r2, r3
 8000c64:	d004      	beq.n	8000c70 <__addsf3+0x10c>
 8000c66:	f092 0f00 	teq	r2, #0
 8000c6a:	bf08      	it	eq
 8000c6c:	4608      	moveq	r0, r1
 8000c6e:	4770      	bx	lr
 8000c70:	ea90 0f01 	teq	r0, r1
 8000c74:	bf1c      	itt	ne
 8000c76:	2000      	movne	r0, #0
 8000c78:	4770      	bxne	lr
 8000c7a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c7e:	d104      	bne.n	8000c8a <__addsf3+0x126>
 8000c80:	0040      	lsls	r0, r0, #1
 8000c82:	bf28      	it	cs
 8000c84:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c88:	4770      	bx	lr
 8000c8a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c8e:	bf3c      	itt	cc
 8000c90:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bxcc	lr
 8000c96:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c9a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c9e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca2:	4770      	bx	lr
 8000ca4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ca8:	bf16      	itet	ne
 8000caa:	4608      	movne	r0, r1
 8000cac:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cb0:	4601      	movne	r1, r0
 8000cb2:	0242      	lsls	r2, r0, #9
 8000cb4:	bf06      	itte	eq
 8000cb6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cba:	ea90 0f01 	teqeq	r0, r1
 8000cbe:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cc2:	4770      	bx	lr

08000cc4 <__aeabi_ui2f>:
 8000cc4:	f04f 0300 	mov.w	r3, #0
 8000cc8:	e004      	b.n	8000cd4 <__aeabi_i2f+0x8>
 8000cca:	bf00      	nop

08000ccc <__aeabi_i2f>:
 8000ccc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000cd0:	bf48      	it	mi
 8000cd2:	4240      	negmi	r0, r0
 8000cd4:	ea5f 0c00 	movs.w	ip, r0
 8000cd8:	bf08      	it	eq
 8000cda:	4770      	bxeq	lr
 8000cdc:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000ce0:	4601      	mov	r1, r0
 8000ce2:	f04f 0000 	mov.w	r0, #0
 8000ce6:	e01c      	b.n	8000d22 <__aeabi_l2f+0x2a>

08000ce8 <__aeabi_ul2f>:
 8000ce8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cec:	bf08      	it	eq
 8000cee:	4770      	bxeq	lr
 8000cf0:	f04f 0300 	mov.w	r3, #0
 8000cf4:	e00a      	b.n	8000d0c <__aeabi_l2f+0x14>
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_l2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d04:	d502      	bpl.n	8000d0c <__aeabi_l2f+0x14>
 8000d06:	4240      	negs	r0, r0
 8000d08:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d0c:	ea5f 0c01 	movs.w	ip, r1
 8000d10:	bf02      	ittt	eq
 8000d12:	4684      	moveq	ip, r0
 8000d14:	4601      	moveq	r1, r0
 8000d16:	2000      	moveq	r0, #0
 8000d18:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d1c:	bf08      	it	eq
 8000d1e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d22:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d26:	fabc f28c 	clz	r2, ip
 8000d2a:	3a08      	subs	r2, #8
 8000d2c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d30:	db10      	blt.n	8000d54 <__aeabi_l2f+0x5c>
 8000d32:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d36:	4463      	add	r3, ip
 8000d38:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d3c:	f1c2 0220 	rsb	r2, r2, #32
 8000d40:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d44:	fa20 f202 	lsr.w	r2, r0, r2
 8000d48:	eb43 0002 	adc.w	r0, r3, r2
 8000d4c:	bf08      	it	eq
 8000d4e:	f020 0001 	biceq.w	r0, r0, #1
 8000d52:	4770      	bx	lr
 8000d54:	f102 0220 	add.w	r2, r2, #32
 8000d58:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d5c:	f1c2 0220 	rsb	r2, r2, #32
 8000d60:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d64:	fa21 f202 	lsr.w	r2, r1, r2
 8000d68:	eb43 0002 	adc.w	r0, r3, r2
 8000d6c:	bf08      	it	eq
 8000d6e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d72:	4770      	bx	lr

08000d74 <__aeabi_fmul>:
 8000d74:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d78:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d7c:	bf1e      	ittt	ne
 8000d7e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d82:	ea92 0f0c 	teqne	r2, ip
 8000d86:	ea93 0f0c 	teqne	r3, ip
 8000d8a:	d06f      	beq.n	8000e6c <__aeabi_fmul+0xf8>
 8000d8c:	441a      	add	r2, r3
 8000d8e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d92:	0240      	lsls	r0, r0, #9
 8000d94:	bf18      	it	ne
 8000d96:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d9a:	d01e      	beq.n	8000dda <__aeabi_fmul+0x66>
 8000d9c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000da0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000da4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000da8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dac:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000db0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000db4:	bf3e      	ittt	cc
 8000db6:	0049      	lslcc	r1, r1, #1
 8000db8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dbc:	005b      	lslcc	r3, r3, #1
 8000dbe:	ea40 0001 	orr.w	r0, r0, r1
 8000dc2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dc6:	2afd      	cmp	r2, #253	; 0xfd
 8000dc8:	d81d      	bhi.n	8000e06 <__aeabi_fmul+0x92>
 8000dca:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dce:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000dd2:	bf08      	it	eq
 8000dd4:	f020 0001 	biceq.w	r0, r0, #1
 8000dd8:	4770      	bx	lr
 8000dda:	f090 0f00 	teq	r0, #0
 8000dde:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000de2:	bf08      	it	eq
 8000de4:	0249      	lsleq	r1, r1, #9
 8000de6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dea:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dee:	3a7f      	subs	r2, #127	; 0x7f
 8000df0:	bfc2      	ittt	gt
 8000df2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000df6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dfa:	4770      	bxgt	lr
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e00:	f04f 0300 	mov.w	r3, #0
 8000e04:	3a01      	subs	r2, #1
 8000e06:	dc5d      	bgt.n	8000ec4 <__aeabi_fmul+0x150>
 8000e08:	f112 0f19 	cmn.w	r2, #25
 8000e0c:	bfdc      	itt	le
 8000e0e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e12:	4770      	bxle	lr
 8000e14:	f1c2 0200 	rsb	r2, r2, #0
 8000e18:	0041      	lsls	r1, r0, #1
 8000e1a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e1e:	f1c2 0220 	rsb	r2, r2, #32
 8000e22:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e26:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e2a:	f140 0000 	adc.w	r0, r0, #0
 8000e2e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e32:	bf08      	it	eq
 8000e34:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e38:	4770      	bx	lr
 8000e3a:	f092 0f00 	teq	r2, #0
 8000e3e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e42:	bf02      	ittt	eq
 8000e44:	0040      	lsleq	r0, r0, #1
 8000e46:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e4a:	3a01      	subeq	r2, #1
 8000e4c:	d0f9      	beq.n	8000e42 <__aeabi_fmul+0xce>
 8000e4e:	ea40 000c 	orr.w	r0, r0, ip
 8000e52:	f093 0f00 	teq	r3, #0
 8000e56:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e5a:	bf02      	ittt	eq
 8000e5c:	0049      	lsleq	r1, r1, #1
 8000e5e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e62:	3b01      	subeq	r3, #1
 8000e64:	d0f9      	beq.n	8000e5a <__aeabi_fmul+0xe6>
 8000e66:	ea41 010c 	orr.w	r1, r1, ip
 8000e6a:	e78f      	b.n	8000d8c <__aeabi_fmul+0x18>
 8000e6c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e70:	ea92 0f0c 	teq	r2, ip
 8000e74:	bf18      	it	ne
 8000e76:	ea93 0f0c 	teqne	r3, ip
 8000e7a:	d00a      	beq.n	8000e92 <__aeabi_fmul+0x11e>
 8000e7c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e80:	bf18      	it	ne
 8000e82:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e86:	d1d8      	bne.n	8000e3a <__aeabi_fmul+0xc6>
 8000e88:	ea80 0001 	eor.w	r0, r0, r1
 8000e8c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e90:	4770      	bx	lr
 8000e92:	f090 0f00 	teq	r0, #0
 8000e96:	bf17      	itett	ne
 8000e98:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e9c:	4608      	moveq	r0, r1
 8000e9e:	f091 0f00 	teqne	r1, #0
 8000ea2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000ea6:	d014      	beq.n	8000ed2 <__aeabi_fmul+0x15e>
 8000ea8:	ea92 0f0c 	teq	r2, ip
 8000eac:	d101      	bne.n	8000eb2 <__aeabi_fmul+0x13e>
 8000eae:	0242      	lsls	r2, r0, #9
 8000eb0:	d10f      	bne.n	8000ed2 <__aeabi_fmul+0x15e>
 8000eb2:	ea93 0f0c 	teq	r3, ip
 8000eb6:	d103      	bne.n	8000ec0 <__aeabi_fmul+0x14c>
 8000eb8:	024b      	lsls	r3, r1, #9
 8000eba:	bf18      	it	ne
 8000ebc:	4608      	movne	r0, r1
 8000ebe:	d108      	bne.n	8000ed2 <__aeabi_fmul+0x15e>
 8000ec0:	ea80 0001 	eor.w	r0, r0, r1
 8000ec4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ec8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ecc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ed0:	4770      	bx	lr
 8000ed2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ed6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eda:	4770      	bx	lr

08000edc <__aeabi_fdiv>:
 8000edc:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ee0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ee4:	bf1e      	ittt	ne
 8000ee6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eea:	ea92 0f0c 	teqne	r2, ip
 8000eee:	ea93 0f0c 	teqne	r3, ip
 8000ef2:	d069      	beq.n	8000fc8 <__aeabi_fdiv+0xec>
 8000ef4:	eba2 0203 	sub.w	r2, r2, r3
 8000ef8:	ea80 0c01 	eor.w	ip, r0, r1
 8000efc:	0249      	lsls	r1, r1, #9
 8000efe:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f02:	d037      	beq.n	8000f74 <__aeabi_fdiv+0x98>
 8000f04:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f08:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f0c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f10:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f14:	428b      	cmp	r3, r1
 8000f16:	bf38      	it	cc
 8000f18:	005b      	lslcc	r3, r3, #1
 8000f1a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f1e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f22:	428b      	cmp	r3, r1
 8000f24:	bf24      	itt	cs
 8000f26:	1a5b      	subcs	r3, r3, r1
 8000f28:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f2c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f30:	bf24      	itt	cs
 8000f32:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f36:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f3a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f3e:	bf24      	itt	cs
 8000f40:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f44:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f48:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f4c:	bf24      	itt	cs
 8000f4e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f52:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f56:	011b      	lsls	r3, r3, #4
 8000f58:	bf18      	it	ne
 8000f5a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f5e:	d1e0      	bne.n	8000f22 <__aeabi_fdiv+0x46>
 8000f60:	2afd      	cmp	r2, #253	; 0xfd
 8000f62:	f63f af50 	bhi.w	8000e06 <__aeabi_fmul+0x92>
 8000f66:	428b      	cmp	r3, r1
 8000f68:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f6c:	bf08      	it	eq
 8000f6e:	f020 0001 	biceq.w	r0, r0, #1
 8000f72:	4770      	bx	lr
 8000f74:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f78:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f7c:	327f      	adds	r2, #127	; 0x7f
 8000f7e:	bfc2      	ittt	gt
 8000f80:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f84:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f88:	4770      	bxgt	lr
 8000f8a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f8e:	f04f 0300 	mov.w	r3, #0
 8000f92:	3a01      	subs	r2, #1
 8000f94:	e737      	b.n	8000e06 <__aeabi_fmul+0x92>
 8000f96:	f092 0f00 	teq	r2, #0
 8000f9a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f9e:	bf02      	ittt	eq
 8000fa0:	0040      	lsleq	r0, r0, #1
 8000fa2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fa6:	3a01      	subeq	r2, #1
 8000fa8:	d0f9      	beq.n	8000f9e <__aeabi_fdiv+0xc2>
 8000faa:	ea40 000c 	orr.w	r0, r0, ip
 8000fae:	f093 0f00 	teq	r3, #0
 8000fb2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fb6:	bf02      	ittt	eq
 8000fb8:	0049      	lsleq	r1, r1, #1
 8000fba:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fbe:	3b01      	subeq	r3, #1
 8000fc0:	d0f9      	beq.n	8000fb6 <__aeabi_fdiv+0xda>
 8000fc2:	ea41 010c 	orr.w	r1, r1, ip
 8000fc6:	e795      	b.n	8000ef4 <__aeabi_fdiv+0x18>
 8000fc8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fcc:	ea92 0f0c 	teq	r2, ip
 8000fd0:	d108      	bne.n	8000fe4 <__aeabi_fdiv+0x108>
 8000fd2:	0242      	lsls	r2, r0, #9
 8000fd4:	f47f af7d 	bne.w	8000ed2 <__aeabi_fmul+0x15e>
 8000fd8:	ea93 0f0c 	teq	r3, ip
 8000fdc:	f47f af70 	bne.w	8000ec0 <__aeabi_fmul+0x14c>
 8000fe0:	4608      	mov	r0, r1
 8000fe2:	e776      	b.n	8000ed2 <__aeabi_fmul+0x15e>
 8000fe4:	ea93 0f0c 	teq	r3, ip
 8000fe8:	d104      	bne.n	8000ff4 <__aeabi_fdiv+0x118>
 8000fea:	024b      	lsls	r3, r1, #9
 8000fec:	f43f af4c 	beq.w	8000e88 <__aeabi_fmul+0x114>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e76e      	b.n	8000ed2 <__aeabi_fmul+0x15e>
 8000ff4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ff8:	bf18      	it	ne
 8000ffa:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000ffe:	d1ca      	bne.n	8000f96 <__aeabi_fdiv+0xba>
 8001000:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001004:	f47f af5c 	bne.w	8000ec0 <__aeabi_fmul+0x14c>
 8001008:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800100c:	f47f af3c 	bne.w	8000e88 <__aeabi_fmul+0x114>
 8001010:	e75f      	b.n	8000ed2 <__aeabi_fmul+0x15e>
 8001012:	bf00      	nop

08001014 <__aeabi_f2uiz>:
 8001014:	0042      	lsls	r2, r0, #1
 8001016:	d20e      	bcs.n	8001036 <__aeabi_f2uiz+0x22>
 8001018:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800101c:	d30b      	bcc.n	8001036 <__aeabi_f2uiz+0x22>
 800101e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001022:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001026:	d409      	bmi.n	800103c <__aeabi_f2uiz+0x28>
 8001028:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800102c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001030:	fa23 f002 	lsr.w	r0, r3, r2
 8001034:	4770      	bx	lr
 8001036:	f04f 0000 	mov.w	r0, #0
 800103a:	4770      	bx	lr
 800103c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001040:	d101      	bne.n	8001046 <__aeabi_f2uiz+0x32>
 8001042:	0242      	lsls	r2, r0, #9
 8001044:	d102      	bne.n	800104c <__aeabi_f2uiz+0x38>
 8001046:	f04f 30ff 	mov.w	r0, #4294967295
 800104a:	4770      	bx	lr
 800104c:	f04f 0000 	mov.w	r0, #0
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001054:	b510      	push	{r4, lr}
 8001056:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001058:	4b0e      	ldr	r3, [pc, #56]	; (8001094 <HAL_InitTick+0x40>)
 800105a:	7818      	ldrb	r0, [r3, #0]
 800105c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001060:	fbb3 f3f0 	udiv	r3, r3, r0
 8001064:	4a0c      	ldr	r2, [pc, #48]	; (8001098 <HAL_InitTick+0x44>)
 8001066:	6810      	ldr	r0, [r2, #0]
 8001068:	fbb0 f0f3 	udiv	r0, r0, r3
 800106c:	f000 fbfc 	bl	8001868 <HAL_SYSTICK_Config>
 8001070:	b968      	cbnz	r0, 800108e <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001072:	2c0f      	cmp	r4, #15
 8001074:	d901      	bls.n	800107a <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8001076:	2001      	movs	r0, #1
  }

  /* Return function status */
  return HAL_OK;
}
 8001078:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800107a:	2200      	movs	r2, #0
 800107c:	4621      	mov	r1, r4
 800107e:	f04f 30ff 	mov.w	r0, #4294967295
 8001082:	f000 fbb3 	bl	80017ec <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001086:	4b03      	ldr	r3, [pc, #12]	; (8001094 <HAL_InitTick+0x40>)
 8001088:	605c      	str	r4, [r3, #4]
  return HAL_OK;
 800108a:	2000      	movs	r0, #0
 800108c:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800108e:	2001      	movs	r0, #1
 8001090:	bd10      	pop	{r4, pc}
 8001092:	bf00      	nop
 8001094:	20000000 	.word	0x20000000
 8001098:	2000001c 	.word	0x2000001c

0800109c <HAL_Init>:
{
 800109c:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800109e:	4a07      	ldr	r2, [pc, #28]	; (80010bc <HAL_Init+0x20>)
 80010a0:	6813      	ldr	r3, [r2, #0]
 80010a2:	f043 0310 	orr.w	r3, r3, #16
 80010a6:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010a8:	2003      	movs	r0, #3
 80010aa:	f000 fb8d 	bl	80017c8 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80010ae:	2000      	movs	r0, #0
 80010b0:	f7ff ffd0 	bl	8001054 <HAL_InitTick>
  HAL_MspInit();
 80010b4:	f002 fd04 	bl	8003ac0 <HAL_MspInit>
}
 80010b8:	2000      	movs	r0, #0
 80010ba:	bd08      	pop	{r3, pc}
 80010bc:	40022000 	.word	0x40022000

080010c0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80010c0:	4a03      	ldr	r2, [pc, #12]	; (80010d0 <HAL_IncTick+0x10>)
 80010c2:	6811      	ldr	r1, [r2, #0]
 80010c4:	4b03      	ldr	r3, [pc, #12]	; (80010d4 <HAL_IncTick+0x14>)
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	440b      	add	r3, r1
 80010ca:	6013      	str	r3, [r2, #0]
 80010cc:	4770      	bx	lr
 80010ce:	bf00      	nop
 80010d0:	20000294 	.word	0x20000294
 80010d4:	20000000 	.word	0x20000000

080010d8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80010d8:	4b01      	ldr	r3, [pc, #4]	; (80010e0 <HAL_GetTick+0x8>)
 80010da:	6818      	ldr	r0, [r3, #0]
}
 80010dc:	4770      	bx	lr
 80010de:	bf00      	nop
 80010e0:	20000294 	.word	0x20000294

080010e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010e4:	b538      	push	{r3, r4, r5, lr}
 80010e6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80010e8:	f7ff fff6 	bl	80010d8 <HAL_GetTick>
 80010ec:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010ee:	f1b4 3fff 	cmp.w	r4, #4294967295
 80010f2:	d002      	beq.n	80010fa <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 80010f4:	4b04      	ldr	r3, [pc, #16]	; (8001108 <HAL_Delay+0x24>)
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80010fa:	f7ff ffed 	bl	80010d8 <HAL_GetTick>
 80010fe:	1b40      	subs	r0, r0, r5
 8001100:	4284      	cmp	r4, r0
 8001102:	d8fa      	bhi.n	80010fa <HAL_Delay+0x16>
  {
  }
}
 8001104:	bd38      	pop	{r3, r4, r5, pc}
 8001106:	bf00      	nop
 8001108:	20000000 	.word	0x20000000

0800110c <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800110c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800110e:	b083      	sub	sp, #12
 8001110:	4605      	mov	r5, r0
 8001112:	460c      	mov	r4, r1
  uint32_t tickstart = 0U;
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8001114:	2300      	movs	r3, #0
 8001116:	9301      	str	r3, [sp, #4]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8001118:	f7ff ffde 	bl	80010d8 <HAL_GetTick>
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 800111c:	682b      	ldr	r3, [r5, #0]
 800111e:	689a      	ldr	r2, [r3, #8]
 8001120:	f412 7f80 	tst.w	r2, #256	; 0x100
 8001124:	d123      	bne.n	800116e <HAL_ADC_PollForConversion+0x62>
 8001126:	4606      	mov	r6, r0
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001128:	685a      	ldr	r2, [r3, #4]
 800112a:	f412 7f80 	tst.w	r2, #256	; 0x100
 800112e:	d103      	bne.n	8001138 <HAL_ADC_PollForConversion+0x2c>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8001130:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001132:	f413 0f70 	tst.w	r3, #15728640	; 0xf00000
 8001136:	d024      	beq.n	8001182 <HAL_ADC_PollForConversion+0x76>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001138:	4b4b      	ldr	r3, [pc, #300]	; (8001268 <HAL_ADC_PollForConversion+0x15c>)
 800113a:	681f      	ldr	r7, [r3, #0]
 800113c:	2002      	movs	r0, #2
 800113e:	f001 f873 	bl	8002228 <HAL_RCCEx_GetPeriphCLKFreq>
 8001142:	fbb7 f7f0 	udiv	r7, r7, r0
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8001146:	682b      	ldr	r3, [r5, #0]
 8001148:	6919      	ldr	r1, [r3, #16]
 800114a:	4a48      	ldr	r2, [pc, #288]	; (800126c <HAL_ADC_PollForConversion+0x160>)
 800114c:	4211      	tst	r1, r2
 800114e:	d12f      	bne.n	80011b0 <HAL_ADC_PollForConversion+0xa4>
 8001150:	68d9      	ldr	r1, [r3, #12]
 8001152:	f102 425c 	add.w	r2, r2, #3690987520	; 0xdc000000
 8001156:	4211      	tst	r1, r2
 8001158:	d12a      	bne.n	80011b0 <HAL_ADC_PollForConversion+0xa4>
 800115a:	6919      	ldr	r1, [r3, #16]
 800115c:	4a44      	ldr	r2, [pc, #272]	; (8001270 <HAL_ADC_PollForConversion+0x164>)
 800115e:	4211      	tst	r1, r2
 8001160:	d139      	bne.n	80011d6 <HAL_ADC_PollForConversion+0xca>
 8001162:	68da      	ldr	r2, [r3, #12]
 8001164:	4b43      	ldr	r3, [pc, #268]	; (8001274 <HAL_ADC_PollForConversion+0x168>)
 8001166:	421a      	tst	r2, r3
 8001168:	d037      	beq.n	80011da <HAL_ADC_PollForConversion+0xce>
 800116a:	2029      	movs	r0, #41	; 0x29
 800116c:	e03a      	b.n	80011e4 <HAL_ADC_PollForConversion+0xd8>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800116e:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8001170:	f043 0320 	orr.w	r3, r3, #32
 8001174:	62ab      	str	r3, [r5, #40]	; 0x28
    __HAL_UNLOCK(hadc);
 8001176:	2300      	movs	r3, #0
 8001178:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
    return HAL_ERROR;
 800117c:	2001      	movs	r0, #1
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
}
 800117e:	b003      	add	sp, #12
 8001180:	bdf0      	pop	{r4, r5, r6, r7, pc}
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001182:	682b      	ldr	r3, [r5, #0]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	f013 0f02 	tst.w	r3, #2
 800118a:	d148      	bne.n	800121e <HAL_ADC_PollForConversion+0x112>
      if(Timeout != HAL_MAX_DELAY)
 800118c:	f1b4 3fff 	cmp.w	r4, #4294967295
 8001190:	d0f7      	beq.n	8001182 <HAL_ADC_PollForConversion+0x76>
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001192:	b124      	cbz	r4, 800119e <HAL_ADC_PollForConversion+0x92>
 8001194:	f7ff ffa0 	bl	80010d8 <HAL_GetTick>
 8001198:	1b80      	subs	r0, r0, r6
 800119a:	4284      	cmp	r4, r0
 800119c:	d2f1      	bcs.n	8001182 <HAL_ADC_PollForConversion+0x76>
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800119e:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80011a0:	f043 0304 	orr.w	r3, r3, #4
 80011a4:	62ab      	str	r3, [r5, #40]	; 0x28
          __HAL_UNLOCK(hadc);
 80011a6:	2300      	movs	r3, #0
 80011a8:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
          return HAL_TIMEOUT;
 80011ac:	2003      	movs	r0, #3
 80011ae:	e7e6      	b.n	800117e <HAL_ADC_PollForConversion+0x72>
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80011b0:	6919      	ldr	r1, [r3, #16]
 80011b2:	4a2f      	ldr	r2, [pc, #188]	; (8001270 <HAL_ADC_PollForConversion+0x164>)
 80011b4:	4211      	tst	r1, r2
 80011b6:	d104      	bne.n	80011c2 <HAL_ADC_PollForConversion+0xb6>
 80011b8:	68d9      	ldr	r1, [r3, #12]
 80011ba:	f102 426e 	add.w	r2, r2, #3992977408	; 0xee000000
 80011be:	4211      	tst	r1, r2
 80011c0:	d00d      	beq.n	80011de <HAL_ADC_PollForConversion+0xd2>
 80011c2:	6919      	ldr	r1, [r3, #16]
 80011c4:	4a2c      	ldr	r2, [pc, #176]	; (8001278 <HAL_ADC_PollForConversion+0x16c>)
 80011c6:	400a      	ands	r2, r1
 80011c8:	b95a      	cbnz	r2, 80011e2 <HAL_ADC_PollForConversion+0xd6>
 80011ca:	68da      	ldr	r2, [r3, #12]
 80011cc:	4b2a      	ldr	r3, [pc, #168]	; (8001278 <HAL_ADC_PollForConversion+0x16c>)
 80011ce:	4013      	ands	r3, r2
 80011d0:	b15b      	cbz	r3, 80011ea <HAL_ADC_PollForConversion+0xde>
 80011d2:	20fc      	movs	r0, #252	; 0xfc
 80011d4:	e006      	b.n	80011e4 <HAL_ADC_PollForConversion+0xd8>
 80011d6:	2029      	movs	r0, #41	; 0x29
 80011d8:	e004      	b.n	80011e4 <HAL_ADC_PollForConversion+0xd8>
 80011da:	2014      	movs	r0, #20
 80011dc:	e002      	b.n	80011e4 <HAL_ADC_PollForConversion+0xd8>
 80011de:	2054      	movs	r0, #84	; 0x54
 80011e0:	e000      	b.n	80011e4 <HAL_ADC_PollForConversion+0xd8>
 80011e2:	20fc      	movs	r0, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80011e4:	fb07 f700 	mul.w	r7, r7, r0
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80011e8:	e004      	b.n	80011f4 <HAL_ADC_PollForConversion+0xe8>
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80011ea:	2054      	movs	r0, #84	; 0x54
 80011ec:	e7fa      	b.n	80011e4 <HAL_ADC_PollForConversion+0xd8>
      Conversion_Timeout_CPU_cycles ++;
 80011ee:	9b01      	ldr	r3, [sp, #4]
 80011f0:	3301      	adds	r3, #1
 80011f2:	9301      	str	r3, [sp, #4]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80011f4:	9b01      	ldr	r3, [sp, #4]
 80011f6:	429f      	cmp	r7, r3
 80011f8:	d911      	bls.n	800121e <HAL_ADC_PollForConversion+0x112>
      if(Timeout != HAL_MAX_DELAY)
 80011fa:	f1b4 3fff 	cmp.w	r4, #4294967295
 80011fe:	d0f6      	beq.n	80011ee <HAL_ADC_PollForConversion+0xe2>
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001200:	b124      	cbz	r4, 800120c <HAL_ADC_PollForConversion+0x100>
 8001202:	f7ff ff69 	bl	80010d8 <HAL_GetTick>
 8001206:	1b80      	subs	r0, r0, r6
 8001208:	4284      	cmp	r4, r0
 800120a:	d2f0      	bcs.n	80011ee <HAL_ADC_PollForConversion+0xe2>
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800120c:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800120e:	f043 0304 	orr.w	r3, r3, #4
 8001212:	62ab      	str	r3, [r5, #40]	; 0x28
          __HAL_UNLOCK(hadc);
 8001214:	2300      	movs	r3, #0
 8001216:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
          return HAL_TIMEOUT;
 800121a:	2003      	movs	r0, #3
 800121c:	e7af      	b.n	800117e <HAL_ADC_PollForConversion+0x72>
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800121e:	682b      	ldr	r3, [r5, #0]
 8001220:	f06f 0212 	mvn.w	r2, #18
 8001224:	601a      	str	r2, [r3, #0]
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001226:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8001228:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800122c:	62ab      	str	r3, [r5, #40]	; 0x28
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800122e:	682b      	ldr	r3, [r5, #0]
 8001230:	689b      	ldr	r3, [r3, #8]
 8001232:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001236:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800123a:	d001      	beq.n	8001240 <HAL_ADC_PollForConversion+0x134>
  return HAL_OK;
 800123c:	2000      	movs	r0, #0
 800123e:	e79e      	b.n	800117e <HAL_ADC_PollForConversion+0x72>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001240:	68eb      	ldr	r3, [r5, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001242:	b96b      	cbnz	r3, 8001260 <HAL_ADC_PollForConversion+0x154>
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001244:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8001246:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800124a:	62ab      	str	r3, [r5, #40]	; 0x28
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800124c:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800124e:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8001252:	d107      	bne.n	8001264 <HAL_ADC_PollForConversion+0x158>
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001254:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8001256:	f043 0301 	orr.w	r3, r3, #1
 800125a:	62ab      	str	r3, [r5, #40]	; 0x28
  return HAL_OK;
 800125c:	2000      	movs	r0, #0
 800125e:	e78e      	b.n	800117e <HAL_ADC_PollForConversion+0x72>
 8001260:	2000      	movs	r0, #0
 8001262:	e78c      	b.n	800117e <HAL_ADC_PollForConversion+0x72>
 8001264:	2000      	movs	r0, #0
 8001266:	e78a      	b.n	800117e <HAL_ADC_PollForConversion+0x72>
 8001268:	2000001c 	.word	0x2000001c
 800126c:	24924924 	.word	0x24924924
 8001270:	12492492 	.word	0x12492492
 8001274:	00492492 	.word	0x00492492
 8001278:	00249249 	.word	0x00249249

0800127c <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 800127c:	6803      	ldr	r3, [r0, #0]
 800127e:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 8001280:	4770      	bx	lr
	...

08001284 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001284:	b430      	push	{r4, r5}
 8001286:	b082      	sub	sp, #8
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0U;
 8001288:	2300      	movs	r3, #0
 800128a:	9301      	str	r3, [sp, #4]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800128c:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8001290:	2b01      	cmp	r3, #1
 8001292:	f000 808b 	beq.w	80013ac <HAL_ADC_ConfigChannel+0x128>
 8001296:	4602      	mov	r2, r0
 8001298:	2301      	movs	r3, #1
 800129a:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800129e:	684b      	ldr	r3, [r1, #4]
 80012a0:	2b06      	cmp	r3, #6
 80012a2:	d829      	bhi.n	80012f8 <HAL_ADC_ConfigChannel+0x74>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80012a4:	6805      	ldr	r5, [r0, #0]
 80012a6:	6b68      	ldr	r0, [r5, #52]	; 0x34
 80012a8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80012ac:	3b05      	subs	r3, #5
 80012ae:	241f      	movs	r4, #31
 80012b0:	409c      	lsls	r4, r3
 80012b2:	ea20 0004 	bic.w	r0, r0, r4
 80012b6:	680c      	ldr	r4, [r1, #0]
 80012b8:	fa04 f303 	lsl.w	r3, r4, r3
 80012bc:	4303      	orrs	r3, r0
 80012be:	636b      	str	r3, [r5, #52]	; 0x34
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80012c0:	680b      	ldr	r3, [r1, #0]
 80012c2:	2b09      	cmp	r3, #9
 80012c4:	d938      	bls.n	8001338 <HAL_ADC_ConfigChannel+0xb4>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80012c6:	6815      	ldr	r5, [r2, #0]
 80012c8:	68e8      	ldr	r0, [r5, #12]
 80012ca:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80012ce:	3b1e      	subs	r3, #30
 80012d0:	2407      	movs	r4, #7
 80012d2:	409c      	lsls	r4, r3
 80012d4:	ea20 0004 	bic.w	r0, r0, r4
 80012d8:	688c      	ldr	r4, [r1, #8]
 80012da:	fa04 f303 	lsl.w	r3, r4, r3
 80012de:	4303      	orrs	r3, r0
 80012e0:	60eb      	str	r3, [r5, #12]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80012e2:	680b      	ldr	r3, [r1, #0]
 80012e4:	3b10      	subs	r3, #16
 80012e6:	2b01      	cmp	r3, #1
 80012e8:	d934      	bls.n	8001354 <HAL_ADC_ConfigChannel+0xd0>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80012ea:	2000      	movs	r0, #0
      tmp_hal_status = HAL_ERROR;
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80012ec:	2300      	movs	r3, #0
 80012ee:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
}
 80012f2:	b002      	add	sp, #8
 80012f4:	bc30      	pop	{r4, r5}
 80012f6:	4770      	bx	lr
  else if (sConfig->Rank < 13U)
 80012f8:	2b0c      	cmp	r3, #12
 80012fa:	d80e      	bhi.n	800131a <HAL_ADC_ConfigChannel+0x96>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80012fc:	6805      	ldr	r5, [r0, #0]
 80012fe:	6b28      	ldr	r0, [r5, #48]	; 0x30
 8001300:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001304:	3b23      	subs	r3, #35	; 0x23
 8001306:	241f      	movs	r4, #31
 8001308:	409c      	lsls	r4, r3
 800130a:	ea20 0004 	bic.w	r0, r0, r4
 800130e:	680c      	ldr	r4, [r1, #0]
 8001310:	fa04 f303 	lsl.w	r3, r4, r3
 8001314:	4303      	orrs	r3, r0
 8001316:	632b      	str	r3, [r5, #48]	; 0x30
 8001318:	e7d2      	b.n	80012c0 <HAL_ADC_ConfigChannel+0x3c>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800131a:	6805      	ldr	r5, [r0, #0]
 800131c:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 800131e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001322:	3b41      	subs	r3, #65	; 0x41
 8001324:	241f      	movs	r4, #31
 8001326:	409c      	lsls	r4, r3
 8001328:	ea20 0004 	bic.w	r0, r0, r4
 800132c:	680c      	ldr	r4, [r1, #0]
 800132e:	fa04 f303 	lsl.w	r3, r4, r3
 8001332:	4303      	orrs	r3, r0
 8001334:	62eb      	str	r3, [r5, #44]	; 0x2c
 8001336:	e7c3      	b.n	80012c0 <HAL_ADC_ConfigChannel+0x3c>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001338:	6815      	ldr	r5, [r2, #0]
 800133a:	6928      	ldr	r0, [r5, #16]
 800133c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001340:	2407      	movs	r4, #7
 8001342:	409c      	lsls	r4, r3
 8001344:	ea20 0004 	bic.w	r0, r0, r4
 8001348:	688c      	ldr	r4, [r1, #8]
 800134a:	fa04 f303 	lsl.w	r3, r4, r3
 800134e:	4303      	orrs	r3, r0
 8001350:	612b      	str	r3, [r5, #16]
 8001352:	e7c6      	b.n	80012e2 <HAL_ADC_ConfigChannel+0x5e>
    if (hadc->Instance == ADC1)
 8001354:	6813      	ldr	r3, [r2, #0]
 8001356:	4816      	ldr	r0, [pc, #88]	; (80013b0 <HAL_ADC_ConfigChannel+0x12c>)
 8001358:	4283      	cmp	r3, r0
 800135a:	d005      	beq.n	8001368 <HAL_ADC_ConfigChannel+0xe4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800135c:	6a93      	ldr	r3, [r2, #40]	; 0x28
 800135e:	f043 0320 	orr.w	r3, r3, #32
 8001362:	6293      	str	r3, [r2, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 8001364:	2001      	movs	r0, #1
 8001366:	e7c1      	b.n	80012ec <HAL_ADC_ConfigChannel+0x68>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001368:	6898      	ldr	r0, [r3, #8]
 800136a:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 800136e:	d11b      	bne.n	80013a8 <HAL_ADC_ConfigChannel+0x124>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001370:	6898      	ldr	r0, [r3, #8]
 8001372:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8001376:	6098      	str	r0, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001378:	680b      	ldr	r3, [r1, #0]
 800137a:	2b10      	cmp	r3, #16
 800137c:	d001      	beq.n	8001382 <HAL_ADC_ConfigChannel+0xfe>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800137e:	2000      	movs	r0, #0
 8001380:	e7b4      	b.n	80012ec <HAL_ADC_ConfigChannel+0x68>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001382:	4b0c      	ldr	r3, [pc, #48]	; (80013b4 <HAL_ADC_ConfigChannel+0x130>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	490c      	ldr	r1, [pc, #48]	; (80013b8 <HAL_ADC_ConfigChannel+0x134>)
 8001388:	fba1 1303 	umull	r1, r3, r1, r3
 800138c:	0c9b      	lsrs	r3, r3, #18
 800138e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001392:	0059      	lsls	r1, r3, #1
 8001394:	9101      	str	r1, [sp, #4]
          while(wait_loop_index != 0U)
 8001396:	e002      	b.n	800139e <HAL_ADC_ConfigChannel+0x11a>
            wait_loop_index--;
 8001398:	9b01      	ldr	r3, [sp, #4]
 800139a:	3b01      	subs	r3, #1
 800139c:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 800139e:	9b01      	ldr	r3, [sp, #4]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d1f9      	bne.n	8001398 <HAL_ADC_ConfigChannel+0x114>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80013a4:	2000      	movs	r0, #0
 80013a6:	e7a1      	b.n	80012ec <HAL_ADC_ConfigChannel+0x68>
 80013a8:	2000      	movs	r0, #0
 80013aa:	e79f      	b.n	80012ec <HAL_ADC_ConfigChannel+0x68>
  __HAL_LOCK(hadc);
 80013ac:	2002      	movs	r0, #2
 80013ae:	e7a0      	b.n	80012f2 <HAL_ADC_ConfigChannel+0x6e>
 80013b0:	40012400 	.word	0x40012400
 80013b4:	2000001c 	.word	0x2000001c
 80013b8:	431bde83 	.word	0x431bde83

080013bc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80013bc:	b530      	push	{r4, r5, lr}
 80013be:	b083      	sub	sp, #12
  uint32_t tickstart = 0U;
  __IO uint32_t wait_loop_index = 0U;
 80013c0:	2300      	movs	r3, #0
 80013c2:	9301      	str	r3, [sp, #4]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80013c4:	6803      	ldr	r3, [r0, #0]
 80013c6:	689a      	ldr	r2, [r3, #8]
 80013c8:	f012 0f01 	tst.w	r2, #1
 80013cc:	d12e      	bne.n	800142c <ADC_Enable+0x70>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80013ce:	689a      	ldr	r2, [r3, #8]
 80013d0:	f042 0201 	orr.w	r2, r2, #1
 80013d4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80013d6:	4b17      	ldr	r3, [pc, #92]	; (8001434 <ADC_Enable+0x78>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	4a17      	ldr	r2, [pc, #92]	; (8001438 <ADC_Enable+0x7c>)
 80013dc:	fba2 2303 	umull	r2, r3, r2, r3
 80013e0:	0c9b      	lsrs	r3, r3, #18
 80013e2:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 80013e4:	e002      	b.n	80013ec <ADC_Enable+0x30>
    {
      wait_loop_index--;
 80013e6:	9b01      	ldr	r3, [sp, #4]
 80013e8:	3b01      	subs	r3, #1
 80013ea:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 80013ec:	9b01      	ldr	r3, [sp, #4]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d1f9      	bne.n	80013e6 <ADC_Enable+0x2a>
 80013f2:	4604      	mov	r4, r0
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80013f4:	f7ff fe70 	bl	80010d8 <HAL_GetTick>
 80013f8:	4605      	mov	r5, r0

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80013fa:	6823      	ldr	r3, [r4, #0]
 80013fc:	689b      	ldr	r3, [r3, #8]
 80013fe:	f013 0f01 	tst.w	r3, #1
 8001402:	d111      	bne.n	8001428 <ADC_Enable+0x6c>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001404:	f7ff fe68 	bl	80010d8 <HAL_GetTick>
 8001408:	1b40      	subs	r0, r0, r5
 800140a:	2802      	cmp	r0, #2
 800140c:	d9f5      	bls.n	80013fa <ADC_Enable+0x3e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800140e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001410:	f043 0310 	orr.w	r3, r3, #16
 8001414:	62a3      	str	r3, [r4, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001416:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001418:	f043 0301 	orr.w	r3, r3, #1
 800141c:	62e3      	str	r3, [r4, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800141e:	2300      	movs	r3, #0
 8001420:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      
        return HAL_ERROR;
 8001424:	2001      	movs	r0, #1
 8001426:	e002      	b.n	800142e <ADC_Enable+0x72>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001428:	2000      	movs	r0, #0
 800142a:	e000      	b.n	800142e <ADC_Enable+0x72>
 800142c:	2000      	movs	r0, #0
}
 800142e:	b003      	add	sp, #12
 8001430:	bd30      	pop	{r4, r5, pc}
 8001432:	bf00      	nop
 8001434:	2000001c 	.word	0x2000001c
 8001438:	431bde83 	.word	0x431bde83

0800143c <HAL_ADC_Start>:
  __HAL_LOCK(hadc);
 800143c:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8001440:	2b01      	cmp	r3, #1
 8001442:	d102      	bne.n	800144a <HAL_ADC_Start+0xe>
 8001444:	2302      	movs	r3, #2
}
 8001446:	4618      	mov	r0, r3
 8001448:	4770      	bx	lr
{
 800144a:	b510      	push	{r4, lr}
 800144c:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 800144e:	2301      	movs	r3, #1
 8001450:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  tmp_hal_status = ADC_Enable(hadc);
 8001454:	f7ff ffb2 	bl	80013bc <ADC_Enable>
  if (tmp_hal_status == HAL_OK)
 8001458:	4603      	mov	r3, r0
 800145a:	2800      	cmp	r0, #0
 800145c:	d15b      	bne.n	8001516 <HAL_ADC_Start+0xda>
    ADC_STATE_CLR_SET(hadc->State,
 800145e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001460:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001464:	f022 0201 	bic.w	r2, r2, #1
 8001468:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800146c:	62a2      	str	r2, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800146e:	6822      	ldr	r2, [r4, #0]
 8001470:	492b      	ldr	r1, [pc, #172]	; (8001520 <HAL_ADC_Start+0xe4>)
 8001472:	428a      	cmp	r2, r1
 8001474:	d027      	beq.n	80014c6 <HAL_ADC_Start+0x8a>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001476:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8001478:	f421 1180 	bic.w	r1, r1, #1048576	; 0x100000
 800147c:	62a1      	str	r1, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800147e:	6851      	ldr	r1, [r2, #4]
 8001480:	f411 6f80 	tst.w	r1, #1024	; 0x400
 8001484:	d005      	beq.n	8001492 <HAL_ADC_Start+0x56>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001486:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8001488:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 800148c:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 8001490:	62a1      	str	r1, [r4, #40]	; 0x28
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001492:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8001494:	f411 5f80 	tst.w	r1, #4096	; 0x1000
 8001498:	d02b      	beq.n	80014f2 <HAL_ADC_Start+0xb6>
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800149a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800149c:	f021 0106 	bic.w	r1, r1, #6
 80014a0:	62e1      	str	r1, [r4, #44]	; 0x2c
    __HAL_UNLOCK(hadc);
 80014a2:	2100      	movs	r1, #0
 80014a4:	f884 1024 	strb.w	r1, [r4, #36]	; 0x24
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80014a8:	f06f 0102 	mvn.w	r1, #2
 80014ac:	6011      	str	r1, [r2, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80014ae:	6822      	ldr	r2, [r4, #0]
 80014b0:	6891      	ldr	r1, [r2, #8]
 80014b2:	f401 2160 	and.w	r1, r1, #917504	; 0xe0000
 80014b6:	f5b1 2f60 	cmp.w	r1, #917504	; 0xe0000
 80014ba:	d01d      	beq.n	80014f8 <HAL_ADC_Start+0xbc>
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80014bc:	6891      	ldr	r1, [r2, #8]
 80014be:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80014c2:	6091      	str	r1, [r2, #8]
 80014c4:	e02a      	b.n	800151c <HAL_ADC_Start+0xe0>
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80014c6:	f5a1 6180 	sub.w	r1, r1, #1024	; 0x400
 80014ca:	6849      	ldr	r1, [r1, #4]
 80014cc:	f411 2f70 	tst.w	r1, #983040	; 0xf0000
 80014d0:	d0d1      	beq.n	8001476 <HAL_ADC_Start+0x3a>
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80014d2:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80014d4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80014d8:	62a1      	str	r1, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80014da:	4912      	ldr	r1, [pc, #72]	; (8001524 <HAL_ADC_Start+0xe8>)
 80014dc:	6849      	ldr	r1, [r1, #4]
 80014de:	f411 6f80 	tst.w	r1, #1024	; 0x400
 80014e2:	d0d6      	beq.n	8001492 <HAL_ADC_Start+0x56>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80014e4:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80014e6:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 80014ea:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 80014ee:	62a1      	str	r1, [r4, #40]	; 0x28
 80014f0:	e7cf      	b.n	8001492 <HAL_ADC_Start+0x56>
      ADC_CLEAR_ERRORCODE(hadc);
 80014f2:	2100      	movs	r1, #0
 80014f4:	62e1      	str	r1, [r4, #44]	; 0x2c
 80014f6:	e7d4      	b.n	80014a2 <HAL_ADC_Start+0x66>
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80014f8:	4909      	ldr	r1, [pc, #36]	; (8001520 <HAL_ADC_Start+0xe4>)
 80014fa:	428a      	cmp	r2, r1
 80014fc:	d004      	beq.n	8001508 <HAL_ADC_Start+0xcc>
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80014fe:	6891      	ldr	r1, [r2, #8]
 8001500:	f441 01a0 	orr.w	r1, r1, #5242880	; 0x500000
 8001504:	6091      	str	r1, [r2, #8]
 8001506:	e009      	b.n	800151c <HAL_ADC_Start+0xe0>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001508:	f5a1 6180 	sub.w	r1, r1, #1024	; 0x400
 800150c:	6849      	ldr	r1, [r1, #4]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800150e:	f411 2f70 	tst.w	r1, #983040	; 0xf0000
 8001512:	d1d3      	bne.n	80014bc <HAL_ADC_Start+0x80>
 8001514:	e7f3      	b.n	80014fe <HAL_ADC_Start+0xc2>
    __HAL_UNLOCK(hadc);
 8001516:	2200      	movs	r2, #0
 8001518:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
}
 800151c:	4618      	mov	r0, r3
 800151e:	bd10      	pop	{r4, pc}
 8001520:	40012800 	.word	0x40012800
 8001524:	40012400 	.word	0x40012400

08001528 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001528:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800152a:	6803      	ldr	r3, [r0, #0]
 800152c:	689a      	ldr	r2, [r3, #8]
 800152e:	f012 0f01 	tst.w	r2, #1
 8001532:	d101      	bne.n	8001538 <ADC_ConversionStop_Disable+0x10>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001534:	2000      	movs	r0, #0
}
 8001536:	bd38      	pop	{r3, r4, r5, pc}
 8001538:	4604      	mov	r4, r0
    __HAL_ADC_DISABLE(hadc);
 800153a:	689a      	ldr	r2, [r3, #8]
 800153c:	f022 0201 	bic.w	r2, r2, #1
 8001540:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8001542:	f7ff fdc9 	bl	80010d8 <HAL_GetTick>
 8001546:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001548:	6823      	ldr	r3, [r4, #0]
 800154a:	689b      	ldr	r3, [r3, #8]
 800154c:	f013 0f01 	tst.w	r3, #1
 8001550:	d00e      	beq.n	8001570 <ADC_ConversionStop_Disable+0x48>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001552:	f7ff fdc1 	bl	80010d8 <HAL_GetTick>
 8001556:	1b40      	subs	r0, r0, r5
 8001558:	2802      	cmp	r0, #2
 800155a:	d9f5      	bls.n	8001548 <ADC_ConversionStop_Disable+0x20>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800155c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800155e:	f043 0310 	orr.w	r3, r3, #16
 8001562:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001564:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001566:	f043 0301 	orr.w	r3, r3, #1
 800156a:	62e3      	str	r3, [r4, #44]	; 0x2c
        return HAL_ERROR;
 800156c:	2001      	movs	r0, #1
 800156e:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 8001570:	2000      	movs	r0, #0
 8001572:	bd38      	pop	{r3, r4, r5, pc}

08001574 <HAL_ADC_Init>:
  if(hadc == NULL)
 8001574:	2800      	cmp	r0, #0
 8001576:	f000 808a 	beq.w	800168e <HAL_ADC_Init+0x11a>
{
 800157a:	b570      	push	{r4, r5, r6, lr}
 800157c:	4604      	mov	r4, r0
  if (hadc->State == HAL_ADC_STATE_RESET)
 800157e:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001580:	2b00      	cmp	r3, #0
 8001582:	d04d      	beq.n	8001620 <HAL_ADC_Init+0xac>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001584:	4620      	mov	r0, r4
 8001586:	f7ff ffcf 	bl	8001528 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800158a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800158c:	f013 0310 	ands.w	r3, r3, #16
 8001590:	d177      	bne.n	8001682 <HAL_ADC_Init+0x10e>
 8001592:	2800      	cmp	r0, #0
 8001594:	d175      	bne.n	8001682 <HAL_ADC_Init+0x10e>
    ADC_STATE_CLR_SET(hadc->State,
 8001596:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001598:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 800159c:	f022 0202 	bic.w	r2, r2, #2
 80015a0:	f042 0202 	orr.w	r2, r2, #2
 80015a4:	62a2      	str	r2, [r4, #40]	; 0x28
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80015a6:	6865      	ldr	r5, [r4, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 80015a8:	6821      	ldr	r1, [r4, #0]
 80015aa:	4a3a      	ldr	r2, [pc, #232]	; (8001694 <HAL_ADC_Init+0x120>)
 80015ac:	4291      	cmp	r1, r2
 80015ae:	d03d      	beq.n	800162c <HAL_ADC_Init+0xb8>
 80015b0:	69e2      	ldr	r2, [r4, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80015b2:	432a      	orrs	r2, r5
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 80015b4:	68e6      	ldr	r6, [r4, #12]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 80015b6:	ea42 0246 	orr.w	r2, r2, r6, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80015ba:	68a5      	ldr	r5, [r4, #8]
 80015bc:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 80015c0:	d03e      	beq.n	8001640 <HAL_ADC_Init+0xcc>
 80015c2:	2d01      	cmp	r5, #1
 80015c4:	d039      	beq.n	800163a <HAL_ADC_Init+0xc6>
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80015c6:	6965      	ldr	r5, [r4, #20]
 80015c8:	2d01      	cmp	r5, #1
 80015ca:	d03c      	beq.n	8001646 <HAL_ADC_Init+0xd2>
      MODIFY_REG(hadc->Instance->CR1,
 80015cc:	684d      	ldr	r5, [r1, #4]
 80015ce:	f425 4569 	bic.w	r5, r5, #59648	; 0xe900
 80015d2:	432b      	orrs	r3, r5
 80015d4:	604b      	str	r3, [r1, #4]
      MODIFY_REG(hadc->Instance->CR2,
 80015d6:	6821      	ldr	r1, [r4, #0]
 80015d8:	688d      	ldr	r5, [r1, #8]
 80015da:	4b2f      	ldr	r3, [pc, #188]	; (8001698 <HAL_ADC_Init+0x124>)
 80015dc:	402b      	ands	r3, r5
 80015de:	4313      	orrs	r3, r2
 80015e0:	608b      	str	r3, [r1, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80015e2:	68a3      	ldr	r3, [r4, #8]
 80015e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80015e8:	d03e      	beq.n	8001668 <HAL_ADC_Init+0xf4>
 80015ea:	2b01      	cmp	r3, #1
 80015ec:	d03c      	beq.n	8001668 <HAL_ADC_Init+0xf4>
  uint32_t tmp_sqr1 = 0U;
 80015ee:	2300      	movs	r3, #0
    MODIFY_REG(hadc->Instance->SQR1,
 80015f0:	6825      	ldr	r5, [r4, #0]
 80015f2:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 80015f4:	f421 0170 	bic.w	r1, r1, #15728640	; 0xf00000
 80015f8:	430b      	orrs	r3, r1
 80015fa:	62eb      	str	r3, [r5, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80015fc:	6823      	ldr	r3, [r4, #0]
 80015fe:	6899      	ldr	r1, [r3, #8]
 8001600:	4b26      	ldr	r3, [pc, #152]	; (800169c <HAL_ADC_Init+0x128>)
 8001602:	400b      	ands	r3, r1
 8001604:	429a      	cmp	r2, r3
 8001606:	d033      	beq.n	8001670 <HAL_ADC_Init+0xfc>
      ADC_STATE_CLR_SET(hadc->State,
 8001608:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800160a:	f023 0312 	bic.w	r3, r3, #18
 800160e:	f043 0310 	orr.w	r3, r3, #16
 8001612:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001614:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001616:	f043 0301 	orr.w	r3, r3, #1
 800161a:	62e3      	str	r3, [r4, #44]	; 0x2c
      tmp_hal_status = HAL_ERROR;
 800161c:	2001      	movs	r0, #1
 800161e:	bd70      	pop	{r4, r5, r6, pc}
    ADC_CLEAR_ERRORCODE(hadc);
 8001620:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 8001622:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 8001626:	f001 fc73 	bl	8002f10 <HAL_ADC_MspInit>
 800162a:	e7ab      	b.n	8001584 <HAL_ADC_Init+0x10>
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 800162c:	69e2      	ldr	r2, [r4, #28]
 800162e:	f5b2 2f40 	cmp.w	r2, #786432	; 0xc0000
 8001632:	d1be      	bne.n	80015b2 <HAL_ADC_Init+0x3e>
 8001634:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001638:	e7bb      	b.n	80015b2 <HAL_ADC_Init+0x3e>
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800163a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800163e:	e7c2      	b.n	80015c6 <HAL_ADC_Init+0x52>
 8001640:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001644:	e7bf      	b.n	80015c6 <HAL_ADC_Init+0x52>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001646:	b936      	cbnz	r6, 8001656 <HAL_ADC_Init+0xe2>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001648:	69a5      	ldr	r5, [r4, #24]
 800164a:	3d01      	subs	r5, #1
 800164c:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
 8001650:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001654:	e7ba      	b.n	80015cc <HAL_ADC_Init+0x58>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001656:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8001658:	f045 0520 	orr.w	r5, r5, #32
 800165c:	62a5      	str	r5, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800165e:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 8001660:	f045 0501 	orr.w	r5, r5, #1
 8001664:	62e5      	str	r5, [r4, #44]	; 0x2c
 8001666:	e7b1      	b.n	80015cc <HAL_ADC_Init+0x58>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001668:	6923      	ldr	r3, [r4, #16]
 800166a:	3b01      	subs	r3, #1
 800166c:	051b      	lsls	r3, r3, #20
 800166e:	e7bf      	b.n	80015f0 <HAL_ADC_Init+0x7c>
      ADC_CLEAR_ERRORCODE(hadc);
 8001670:	2300      	movs	r3, #0
 8001672:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 8001674:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001676:	f023 0303 	bic.w	r3, r3, #3
 800167a:	f043 0301 	orr.w	r3, r3, #1
 800167e:	62a3      	str	r3, [r4, #40]	; 0x28
 8001680:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001682:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001684:	f043 0310 	orr.w	r3, r3, #16
 8001688:	62a3      	str	r3, [r4, #40]	; 0x28
    tmp_hal_status = HAL_ERROR;
 800168a:	2001      	movs	r0, #1
 800168c:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800168e:	2001      	movs	r0, #1
 8001690:	4770      	bx	lr
 8001692:	bf00      	nop
 8001694:	40013c00 	.word	0x40013c00
 8001698:	ffe1f7fd 	.word	0xffe1f7fd
 800169c:	ff1f0efe 	.word	0xff1f0efe

080016a0 <HAL_ADC_Stop>:
  __HAL_LOCK(hadc);
 80016a0:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 80016a4:	2b01      	cmp	r3, #1
 80016a6:	d102      	bne.n	80016ae <HAL_ADC_Stop+0xe>
 80016a8:	2302      	movs	r3, #2
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	4770      	bx	lr
{
 80016ae:	b510      	push	{r4, lr}
 80016b0:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 80016b2:	2301      	movs	r3, #1
 80016b4:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80016b8:	f7ff ff36 	bl	8001528 <ADC_ConversionStop_Disable>
  if (tmp_hal_status == HAL_OK)
 80016bc:	4603      	mov	r3, r0
 80016be:	b938      	cbnz	r0, 80016d0 <HAL_ADC_Stop+0x30>
    ADC_STATE_CLR_SET(hadc->State,
 80016c0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80016c2:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 80016c6:	f022 0201 	bic.w	r2, r2, #1
 80016ca:	f042 0201 	orr.w	r2, r2, #1
 80016ce:	62a2      	str	r2, [r4, #40]	; 0x28
  __HAL_UNLOCK(hadc);
 80016d0:	2200      	movs	r2, #0
 80016d2:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	bd10      	pop	{r4, pc}
	...

080016dc <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 80016dc:	b570      	push	{r4, r5, r6, lr}
 80016de:	b082      	sub	sp, #8
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 80016e0:	2300      	movs	r3, #0
 80016e2:	9301      	str	r3, [sp, #4]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80016e4:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 80016e8:	2b01      	cmp	r3, #1
 80016ea:	d103      	bne.n	80016f4 <HAL_ADCEx_Calibration_Start+0x18>
 80016ec:	2502      	movs	r5, #2
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
  /* Return function status */
  return tmp_hal_status;
}
 80016ee:	4628      	mov	r0, r5
 80016f0:	b002      	add	sp, #8
 80016f2:	bd70      	pop	{r4, r5, r6, pc}
 80016f4:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 80016f6:	2301      	movs	r3, #1
 80016f8:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80016fc:	f7ff ff14 	bl	8001528 <ADC_ConversionStop_Disable>
  if (tmp_hal_status == HAL_OK)
 8001700:	4605      	mov	r5, r0
 8001702:	b118      	cbz	r0, 800170c <HAL_ADCEx_Calibration_Start+0x30>
  __HAL_UNLOCK(hadc);
 8001704:	2300      	movs	r3, #0
 8001706:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
  return tmp_hal_status;
 800170a:	e7f0      	b.n	80016ee <HAL_ADCEx_Calibration_Start+0x12>
    ADC_STATE_CLR_SET(hadc->State,
 800170c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800170e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001712:	f023 0302 	bic.w	r3, r3, #2
 8001716:	f043 0302 	orr.w	r3, r3, #2
 800171a:	62a3      	str	r3, [r4, #40]	; 0x28
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800171c:	4b29      	ldr	r3, [pc, #164]	; (80017c4 <HAL_ADCEx_Calibration_Start+0xe8>)
 800171e:	681e      	ldr	r6, [r3, #0]
 8001720:	2002      	movs	r0, #2
 8001722:	f000 fd81 	bl	8002228 <HAL_RCCEx_GetPeriphCLKFreq>
 8001726:	fbb6 f0f0 	udiv	r0, r6, r0
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 800172a:	0040      	lsls	r0, r0, #1
    wait_loop_index = ((SystemCoreClock
 800172c:	9001      	str	r0, [sp, #4]
    while(wait_loop_index != 0U)
 800172e:	e002      	b.n	8001736 <HAL_ADCEx_Calibration_Start+0x5a>
      wait_loop_index--;
 8001730:	9b01      	ldr	r3, [sp, #4]
 8001732:	3b01      	subs	r3, #1
 8001734:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8001736:	9b01      	ldr	r3, [sp, #4]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d1f9      	bne.n	8001730 <HAL_ADCEx_Calibration_Start+0x54>
    ADC_Enable(hadc);
 800173c:	4620      	mov	r0, r4
 800173e:	f7ff fe3d 	bl	80013bc <ADC_Enable>
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8001742:	6822      	ldr	r2, [r4, #0]
 8001744:	6893      	ldr	r3, [r2, #8]
 8001746:	f043 0308 	orr.w	r3, r3, #8
 800174a:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();  
 800174c:	f7ff fcc4 	bl	80010d8 <HAL_GetTick>
 8001750:	4606      	mov	r6, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001752:	6823      	ldr	r3, [r4, #0]
 8001754:	689a      	ldr	r2, [r3, #8]
 8001756:	f012 0f08 	tst.w	r2, #8
 800175a:	d00f      	beq.n	800177c <HAL_ADCEx_Calibration_Start+0xa0>
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800175c:	f7ff fcbc 	bl	80010d8 <HAL_GetTick>
 8001760:	1b80      	subs	r0, r0, r6
 8001762:	280a      	cmp	r0, #10
 8001764:	d9f5      	bls.n	8001752 <HAL_ADCEx_Calibration_Start+0x76>
        ADC_STATE_CLR_SET(hadc->State,
 8001766:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001768:	f023 0312 	bic.w	r3, r3, #18
 800176c:	f043 0310 	orr.w	r3, r3, #16
 8001770:	62a3      	str	r3, [r4, #40]	; 0x28
        __HAL_UNLOCK(hadc);
 8001772:	2300      	movs	r3, #0
 8001774:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
        return HAL_ERROR;
 8001778:	2501      	movs	r5, #1
 800177a:	e7b8      	b.n	80016ee <HAL_ADCEx_Calibration_Start+0x12>
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 800177c:	689a      	ldr	r2, [r3, #8]
 800177e:	f042 0204 	orr.w	r2, r2, #4
 8001782:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();  
 8001784:	f7ff fca8 	bl	80010d8 <HAL_GetTick>
 8001788:	4606      	mov	r6, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800178a:	6823      	ldr	r3, [r4, #0]
 800178c:	689b      	ldr	r3, [r3, #8]
 800178e:	f013 0f04 	tst.w	r3, #4
 8001792:	d00f      	beq.n	80017b4 <HAL_ADCEx_Calibration_Start+0xd8>
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001794:	f7ff fca0 	bl	80010d8 <HAL_GetTick>
 8001798:	1b80      	subs	r0, r0, r6
 800179a:	280a      	cmp	r0, #10
 800179c:	d9f5      	bls.n	800178a <HAL_ADCEx_Calibration_Start+0xae>
        ADC_STATE_CLR_SET(hadc->State,
 800179e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80017a0:	f023 0312 	bic.w	r3, r3, #18
 80017a4:	f043 0310 	orr.w	r3, r3, #16
 80017a8:	62a3      	str	r3, [r4, #40]	; 0x28
        __HAL_UNLOCK(hadc);
 80017aa:	2300      	movs	r3, #0
 80017ac:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
        return HAL_ERROR;
 80017b0:	2501      	movs	r5, #1
 80017b2:	e79c      	b.n	80016ee <HAL_ADCEx_Calibration_Start+0x12>
    ADC_STATE_CLR_SET(hadc->State,
 80017b4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80017b6:	f023 0303 	bic.w	r3, r3, #3
 80017ba:	f043 0301 	orr.w	r3, r3, #1
 80017be:	62a3      	str	r3, [r4, #40]	; 0x28
 80017c0:	e7a0      	b.n	8001704 <HAL_ADCEx_Calibration_Start+0x28>
 80017c2:	bf00      	nop
 80017c4:	2000001c 	.word	0x2000001c

080017c8 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017c8:	4a07      	ldr	r2, [pc, #28]	; (80017e8 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80017ca:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017cc:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80017d0:	041b      	lsls	r3, r3, #16
 80017d2:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80017d4:	0200      	lsls	r0, r0, #8
 80017d6:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017da:	4318      	orrs	r0, r3
  reg_value  =  (reg_value                                   |
 80017dc:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 80017e0:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 80017e4:	60d0      	str	r0, [r2, #12]
 80017e6:	4770      	bx	lr
 80017e8:	e000ed00 	.word	0xe000ed00

080017ec <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017ec:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017ee:	4b16      	ldr	r3, [pc, #88]	; (8001848 <HAL_NVIC_SetPriority+0x5c>)
 80017f0:	68db      	ldr	r3, [r3, #12]
 80017f2:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017f6:	f1c3 0407 	rsb	r4, r3, #7
 80017fa:	2c04      	cmp	r4, #4
 80017fc:	bf28      	it	cs
 80017fe:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001800:	1d1d      	adds	r5, r3, #4
 8001802:	2d06      	cmp	r5, #6
 8001804:	d917      	bls.n	8001836 <HAL_NVIC_SetPriority+0x4a>
 8001806:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001808:	2501      	movs	r5, #1
 800180a:	fa05 f404 	lsl.w	r4, r5, r4
 800180e:	3c01      	subs	r4, #1
 8001810:	4021      	ands	r1, r4
 8001812:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001814:	fa05 f303 	lsl.w	r3, r5, r3
 8001818:	3b01      	subs	r3, #1
 800181a:	4013      	ands	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800181c:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) < 0)
 800181e:	2800      	cmp	r0, #0
 8001820:	db0b      	blt.n	800183a <HAL_NVIC_SetPriority+0x4e>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001822:	0109      	lsls	r1, r1, #4
 8001824:	b2c9      	uxtb	r1, r1
 8001826:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 800182a:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 800182e:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001832:	bc30      	pop	{r4, r5}
 8001834:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001836:	2300      	movs	r3, #0
 8001838:	e7e6      	b.n	8001808 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800183a:	f000 000f 	and.w	r0, r0, #15
 800183e:	0109      	lsls	r1, r1, #4
 8001840:	b2c9      	uxtb	r1, r1
 8001842:	4b02      	ldr	r3, [pc, #8]	; (800184c <HAL_NVIC_SetPriority+0x60>)
 8001844:	5419      	strb	r1, [r3, r0]
 8001846:	e7f4      	b.n	8001832 <HAL_NVIC_SetPriority+0x46>
 8001848:	e000ed00 	.word	0xe000ed00
 800184c:	e000ed14 	.word	0xe000ed14

08001850 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001850:	0942      	lsrs	r2, r0, #5
 8001852:	f000 001f 	and.w	r0, r0, #31
 8001856:	2301      	movs	r3, #1
 8001858:	fa03 f000 	lsl.w	r0, r3, r0
 800185c:	4b01      	ldr	r3, [pc, #4]	; (8001864 <HAL_NVIC_EnableIRQ+0x14>)
 800185e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8001862:	4770      	bx	lr
 8001864:	e000e100 	.word	0xe000e100

08001868 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001868:	3801      	subs	r0, #1
 800186a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800186e:	d20a      	bcs.n	8001886 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001870:	4b06      	ldr	r3, [pc, #24]	; (800188c <HAL_SYSTICK_Config+0x24>)
 8001872:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001874:	21f0      	movs	r1, #240	; 0xf0
 8001876:	4a06      	ldr	r2, [pc, #24]	; (8001890 <HAL_SYSTICK_Config+0x28>)
 8001878:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800187c:	2000      	movs	r0, #0
 800187e:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001880:	2207      	movs	r2, #7
 8001882:	601a      	str	r2, [r3, #0]
 8001884:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001886:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001888:	4770      	bx	lr
 800188a:	bf00      	nop
 800188c:	e000e010 	.word	0xe000e010
 8001890:	e000ed00 	.word	0xe000ed00

08001894 <HAL_SYSTICK_CLKSourceConfig>:
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001894:	2804      	cmp	r0, #4
 8001896:	d005      	beq.n	80018a4 <HAL_SYSTICK_CLKSourceConfig+0x10>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001898:	4a05      	ldr	r2, [pc, #20]	; (80018b0 <HAL_SYSTICK_CLKSourceConfig+0x1c>)
 800189a:	6813      	ldr	r3, [r2, #0]
 800189c:	f023 0304 	bic.w	r3, r3, #4
 80018a0:	6013      	str	r3, [r2, #0]
 80018a2:	4770      	bx	lr
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80018a4:	4a02      	ldr	r2, [pc, #8]	; (80018b0 <HAL_SYSTICK_CLKSourceConfig+0x1c>)
 80018a6:	6813      	ldr	r3, [r2, #0]
 80018a8:	f043 0304 	orr.w	r3, r3, #4
 80018ac:	6013      	str	r3, [r2, #0]
 80018ae:	4770      	bx	lr
 80018b0:	e000e010 	.word	0xe000e010

080018b4 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80018b4:	4770      	bx	lr

080018b6 <HAL_SYSTICK_IRQHandler>:
{
 80018b6:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 80018b8:	f7ff fffc 	bl	80018b4 <HAL_SYSTICK_Callback>
 80018bc:	bd08      	pop	{r3, pc}
	...

080018c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018c2:	b083      	sub	sp, #12
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 80018c4:	2600      	movs	r6, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 80018c6:	4634      	mov	r4, r6
 80018c8:	e079      	b.n	80019be <HAL_GPIO_Init+0xfe>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80018ca:	2d00      	cmp	r5, #0
 80018cc:	f000 80a9 	beq.w	8001a22 <HAL_GPIO_Init+0x162>
 80018d0:	2d01      	cmp	r5, #1
 80018d2:	d100      	bne.n	80018d6 <HAL_GPIO_Init+0x16>
      {
        /* If we are configuring the pin in OUTPUT push-pull mode */
        case GPIO_MODE_OUTPUT_PP:
          /* Check the GPIO speed parameter */
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80018d4:	68ce      	ldr	r6, [r1, #12]
          break;
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80018d6:	2bff      	cmp	r3, #255	; 0xff
 80018d8:	f200 80b7 	bhi.w	8001a4a <HAL_GPIO_Init+0x18a>
 80018dc:	4686      	mov	lr, r0
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 80018de:	2bff      	cmp	r3, #255	; 0xff
 80018e0:	f200 80b6 	bhi.w	8001a50 <HAL_GPIO_Init+0x190>
 80018e4:	00a5      	lsls	r5, r4, #2

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80018e6:	f8de 2000 	ldr.w	r2, [lr]
 80018ea:	270f      	movs	r7, #15
 80018ec:	40af      	lsls	r7, r5
 80018ee:	ea22 0207 	bic.w	r2, r2, r7
 80018f2:	fa06 f505 	lsl.w	r5, r6, r5
 80018f6:	432a      	orrs	r2, r5
 80018f8:	f8ce 2000 	str.w	r2, [lr]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80018fc:	684a      	ldr	r2, [r1, #4]
 80018fe:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 8001902:	d05b      	beq.n	80019bc <HAL_GPIO_Init+0xfc>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001904:	4a67      	ldr	r2, [pc, #412]	; (8001aa4 <HAL_GPIO_Init+0x1e4>)
 8001906:	6995      	ldr	r5, [r2, #24]
 8001908:	f045 0501 	orr.w	r5, r5, #1
 800190c:	6195      	str	r5, [r2, #24]
 800190e:	6992      	ldr	r2, [r2, #24]
 8001910:	f002 0201 	and.w	r2, r2, #1
 8001914:	9201      	str	r2, [sp, #4]
 8001916:	9a01      	ldr	r2, [sp, #4]
        temp = AFIO->EXTICR[position >> 2U];
 8001918:	08a2      	lsrs	r2, r4, #2
 800191a:	1c97      	adds	r7, r2, #2
 800191c:	4d62      	ldr	r5, [pc, #392]	; (8001aa8 <HAL_GPIO_Init+0x1e8>)
 800191e:	f855 5027 	ldr.w	r5, [r5, r7, lsl #2]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001922:	f004 0703 	and.w	r7, r4, #3
 8001926:	ea4f 0e87 	mov.w	lr, r7, lsl #2
 800192a:	270f      	movs	r7, #15
 800192c:	fa07 f70e 	lsl.w	r7, r7, lr
 8001930:	ea25 0507 	bic.w	r5, r5, r7
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001934:	4f5d      	ldr	r7, [pc, #372]	; (8001aac <HAL_GPIO_Init+0x1ec>)
 8001936:	42b8      	cmp	r0, r7
 8001938:	f000 8090 	beq.w	8001a5c <HAL_GPIO_Init+0x19c>
 800193c:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8001940:	42b8      	cmp	r0, r7
 8001942:	f000 808d 	beq.w	8001a60 <HAL_GPIO_Init+0x1a0>
 8001946:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 800194a:	42b8      	cmp	r0, r7
 800194c:	f000 808a 	beq.w	8001a64 <HAL_GPIO_Init+0x1a4>
 8001950:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8001954:	42b8      	cmp	r0, r7
 8001956:	f000 8087 	beq.w	8001a68 <HAL_GPIO_Init+0x1a8>
 800195a:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 800195e:	42b8      	cmp	r0, r7
 8001960:	f000 8084 	beq.w	8001a6c <HAL_GPIO_Init+0x1ac>
 8001964:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8001968:	42b8      	cmp	r0, r7
 800196a:	d075      	beq.n	8001a58 <HAL_GPIO_Init+0x198>
 800196c:	2706      	movs	r7, #6
 800196e:	fa07 f70e 	lsl.w	r7, r7, lr
 8001972:	433d      	orrs	r5, r7
        AFIO->EXTICR[position >> 2U] = temp;
 8001974:	3202      	adds	r2, #2
 8001976:	4f4c      	ldr	r7, [pc, #304]	; (8001aa8 <HAL_GPIO_Init+0x1e8>)
 8001978:	f847 5022 	str.w	r5, [r7, r2, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800197c:	684a      	ldr	r2, [r1, #4]
 800197e:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 8001982:	d075      	beq.n	8001a70 <HAL_GPIO_Init+0x1b0>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001984:	4d4a      	ldr	r5, [pc, #296]	; (8001ab0 <HAL_GPIO_Init+0x1f0>)
 8001986:	682a      	ldr	r2, [r5, #0]
 8001988:	431a      	orrs	r2, r3
 800198a:	602a      	str	r2, [r5, #0]
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800198c:	684a      	ldr	r2, [r1, #4]
 800198e:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8001992:	d073      	beq.n	8001a7c <HAL_GPIO_Init+0x1bc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001994:	4d46      	ldr	r5, [pc, #280]	; (8001ab0 <HAL_GPIO_Init+0x1f0>)
 8001996:	686a      	ldr	r2, [r5, #4]
 8001998:	431a      	orrs	r2, r3
 800199a:	606a      	str	r2, [r5, #4]
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800199c:	684a      	ldr	r2, [r1, #4]
 800199e:	f412 1f80 	tst.w	r2, #1048576	; 0x100000
 80019a2:	d071      	beq.n	8001a88 <HAL_GPIO_Init+0x1c8>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80019a4:	4d42      	ldr	r5, [pc, #264]	; (8001ab0 <HAL_GPIO_Init+0x1f0>)
 80019a6:	68aa      	ldr	r2, [r5, #8]
 80019a8:	431a      	orrs	r2, r3
 80019aa:	60aa      	str	r2, [r5, #8]
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80019ac:	684a      	ldr	r2, [r1, #4]
 80019ae:	f412 1f00 	tst.w	r2, #2097152	; 0x200000
 80019b2:	d06f      	beq.n	8001a94 <HAL_GPIO_Init+0x1d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80019b4:	4d3e      	ldr	r5, [pc, #248]	; (8001ab0 <HAL_GPIO_Init+0x1f0>)
 80019b6:	68ea      	ldr	r2, [r5, #12]
 80019b8:	4313      	orrs	r3, r2
 80019ba:	60eb      	str	r3, [r5, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 80019bc:	3401      	adds	r4, #1
 80019be:	2c0f      	cmp	r4, #15
 80019c0:	d86e      	bhi.n	8001aa0 <HAL_GPIO_Init+0x1e0>
    ioposition = (0x01U << position);
 80019c2:	2201      	movs	r2, #1
 80019c4:	40a2      	lsls	r2, r4
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019c6:	680b      	ldr	r3, [r1, #0]
 80019c8:	4013      	ands	r3, r2
    if (iocurrent == ioposition)
 80019ca:	429a      	cmp	r2, r3
 80019cc:	d1f6      	bne.n	80019bc <HAL_GPIO_Init+0xfc>
      switch (GPIO_Init->Mode)
 80019ce:	684d      	ldr	r5, [r1, #4]
 80019d0:	2d12      	cmp	r5, #18
 80019d2:	d030      	beq.n	8001a36 <HAL_GPIO_Init+0x176>
 80019d4:	d80b      	bhi.n	80019ee <HAL_GPIO_Init+0x12e>
 80019d6:	2d02      	cmp	r5, #2
 80019d8:	d02a      	beq.n	8001a30 <HAL_GPIO_Init+0x170>
 80019da:	f67f af76 	bls.w	80018ca <HAL_GPIO_Init+0xa>
 80019de:	2d03      	cmp	r5, #3
 80019e0:	d02f      	beq.n	8001a42 <HAL_GPIO_Init+0x182>
 80019e2:	2d11      	cmp	r5, #17
 80019e4:	f47f af77 	bne.w	80018d6 <HAL_GPIO_Init+0x16>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80019e8:	68ce      	ldr	r6, [r1, #12]
 80019ea:	3604      	adds	r6, #4
          break;
 80019ec:	e773      	b.n	80018d6 <HAL_GPIO_Init+0x16>
      switch (GPIO_Init->Mode)
 80019ee:	4f31      	ldr	r7, [pc, #196]	; (8001ab4 <HAL_GPIO_Init+0x1f4>)
 80019f0:	42bd      	cmp	r5, r7
 80019f2:	d016      	beq.n	8001a22 <HAL_GPIO_Init+0x162>
 80019f4:	d90c      	bls.n	8001a10 <HAL_GPIO_Init+0x150>
 80019f6:	4f30      	ldr	r7, [pc, #192]	; (8001ab8 <HAL_GPIO_Init+0x1f8>)
 80019f8:	42bd      	cmp	r5, r7
 80019fa:	d012      	beq.n	8001a22 <HAL_GPIO_Init+0x162>
 80019fc:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 8001a00:	42bd      	cmp	r5, r7
 8001a02:	d00e      	beq.n	8001a22 <HAL_GPIO_Init+0x162>
 8001a04:	f5a7 1780 	sub.w	r7, r7, #1048576	; 0x100000
 8001a08:	42bd      	cmp	r5, r7
 8001a0a:	f47f af64 	bne.w	80018d6 <HAL_GPIO_Init+0x16>
 8001a0e:	e008      	b.n	8001a22 <HAL_GPIO_Init+0x162>
 8001a10:	f5a7 1780 	sub.w	r7, r7, #1048576	; 0x100000
 8001a14:	42bd      	cmp	r5, r7
 8001a16:	d004      	beq.n	8001a22 <HAL_GPIO_Init+0x162>
 8001a18:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 8001a1c:	42bd      	cmp	r5, r7
 8001a1e:	f47f af5a 	bne.w	80018d6 <HAL_GPIO_Init+0x16>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001a22:	688d      	ldr	r5, [r1, #8]
 8001a24:	b17d      	cbz	r5, 8001a46 <HAL_GPIO_Init+0x186>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001a26:	2d01      	cmp	r5, #1
 8001a28:	d008      	beq.n	8001a3c <HAL_GPIO_Init+0x17c>
            GPIOx->BRR = ioposition;
 8001a2a:	6142      	str	r2, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a2c:	2608      	movs	r6, #8
 8001a2e:	e752      	b.n	80018d6 <HAL_GPIO_Init+0x16>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001a30:	68ce      	ldr	r6, [r1, #12]
 8001a32:	3608      	adds	r6, #8
          break;
 8001a34:	e74f      	b.n	80018d6 <HAL_GPIO_Init+0x16>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001a36:	68ce      	ldr	r6, [r1, #12]
 8001a38:	360c      	adds	r6, #12
          break;
 8001a3a:	e74c      	b.n	80018d6 <HAL_GPIO_Init+0x16>
            GPIOx->BSRR = ioposition;
 8001a3c:	6102      	str	r2, [r0, #16]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a3e:	2608      	movs	r6, #8
 8001a40:	e749      	b.n	80018d6 <HAL_GPIO_Init+0x16>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001a42:	2600      	movs	r6, #0
 8001a44:	e747      	b.n	80018d6 <HAL_GPIO_Init+0x16>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001a46:	2604      	movs	r6, #4
 8001a48:	e745      	b.n	80018d6 <HAL_GPIO_Init+0x16>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001a4a:	f100 0e04 	add.w	lr, r0, #4
 8001a4e:	e746      	b.n	80018de <HAL_GPIO_Init+0x1e>
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 8001a50:	f1a4 0508 	sub.w	r5, r4, #8
 8001a54:	00ad      	lsls	r5, r5, #2
 8001a56:	e746      	b.n	80018e6 <HAL_GPIO_Init+0x26>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001a58:	2705      	movs	r7, #5
 8001a5a:	e788      	b.n	800196e <HAL_GPIO_Init+0xae>
 8001a5c:	2700      	movs	r7, #0
 8001a5e:	e786      	b.n	800196e <HAL_GPIO_Init+0xae>
 8001a60:	2701      	movs	r7, #1
 8001a62:	e784      	b.n	800196e <HAL_GPIO_Init+0xae>
 8001a64:	2702      	movs	r7, #2
 8001a66:	e782      	b.n	800196e <HAL_GPIO_Init+0xae>
 8001a68:	2703      	movs	r7, #3
 8001a6a:	e780      	b.n	800196e <HAL_GPIO_Init+0xae>
 8001a6c:	2704      	movs	r7, #4
 8001a6e:	e77e      	b.n	800196e <HAL_GPIO_Init+0xae>
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001a70:	4d0f      	ldr	r5, [pc, #60]	; (8001ab0 <HAL_GPIO_Init+0x1f0>)
 8001a72:	682a      	ldr	r2, [r5, #0]
 8001a74:	ea22 0203 	bic.w	r2, r2, r3
 8001a78:	602a      	str	r2, [r5, #0]
 8001a7a:	e787      	b.n	800198c <HAL_GPIO_Init+0xcc>
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001a7c:	4d0c      	ldr	r5, [pc, #48]	; (8001ab0 <HAL_GPIO_Init+0x1f0>)
 8001a7e:	686a      	ldr	r2, [r5, #4]
 8001a80:	ea22 0203 	bic.w	r2, r2, r3
 8001a84:	606a      	str	r2, [r5, #4]
 8001a86:	e789      	b.n	800199c <HAL_GPIO_Init+0xdc>
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001a88:	4d09      	ldr	r5, [pc, #36]	; (8001ab0 <HAL_GPIO_Init+0x1f0>)
 8001a8a:	68aa      	ldr	r2, [r5, #8]
 8001a8c:	ea22 0203 	bic.w	r2, r2, r3
 8001a90:	60aa      	str	r2, [r5, #8]
 8001a92:	e78b      	b.n	80019ac <HAL_GPIO_Init+0xec>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001a94:	4d06      	ldr	r5, [pc, #24]	; (8001ab0 <HAL_GPIO_Init+0x1f0>)
 8001a96:	68ea      	ldr	r2, [r5, #12]
 8001a98:	ea22 0303 	bic.w	r3, r2, r3
 8001a9c:	60eb      	str	r3, [r5, #12]
 8001a9e:	e78d      	b.n	80019bc <HAL_GPIO_Init+0xfc>
        }
      }
    }
  }
}
 8001aa0:	b003      	add	sp, #12
 8001aa2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001aa4:	40021000 	.word	0x40021000
 8001aa8:	40010000 	.word	0x40010000
 8001aac:	40010800 	.word	0x40010800
 8001ab0:	40010400 	.word	0x40010400
 8001ab4:	10210000 	.word	0x10210000
 8001ab8:	10310000 	.word	0x10310000

08001abc <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001abc:	6883      	ldr	r3, [r0, #8]
 8001abe:	4219      	tst	r1, r3
 8001ac0:	d101      	bne.n	8001ac6 <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001ac2:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 8001ac4:	4770      	bx	lr
    bitstatus = GPIO_PIN_SET;
 8001ac6:	2001      	movs	r0, #1
 8001ac8:	4770      	bx	lr

08001aca <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001aca:	b912      	cbnz	r2, 8001ad2 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001acc:	0409      	lsls	r1, r1, #16
 8001ace:	6101      	str	r1, [r0, #16]
 8001ad0:	4770      	bx	lr
    GPIOx->BSRR = GPIO_Pin;
 8001ad2:	6101      	str	r1, [r0, #16]
 8001ad4:	4770      	bx	lr
	...

08001ad8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001ad8:	b082      	sub	sp, #8
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001ada:	4b08      	ldr	r3, [pc, #32]	; (8001afc <RCC_Delay+0x24>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4a08      	ldr	r2, [pc, #32]	; (8001b00 <RCC_Delay+0x28>)
 8001ae0:	fba2 2303 	umull	r2, r3, r2, r3
 8001ae4:	0a5b      	lsrs	r3, r3, #9
 8001ae6:	fb00 f003 	mul.w	r0, r0, r3
 8001aea:	9001      	str	r0, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8001aec:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8001aee:	9b01      	ldr	r3, [sp, #4]
 8001af0:	1e5a      	subs	r2, r3, #1
 8001af2:	9201      	str	r2, [sp, #4]
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d1f9      	bne.n	8001aec <RCC_Delay+0x14>
}
 8001af8:	b002      	add	sp, #8
 8001afa:	4770      	bx	lr
 8001afc:	2000001c 	.word	0x2000001c
 8001b00:	10624dd3 	.word	0x10624dd3

08001b04 <HAL_RCC_OscConfig>:
{
 8001b04:	b570      	push	{r4, r5, r6, lr}
 8001b06:	b082      	sub	sp, #8
 8001b08:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b0a:	6803      	ldr	r3, [r0, #0]
 8001b0c:	f013 0f01 	tst.w	r3, #1
 8001b10:	d03d      	beq.n	8001b8e <HAL_RCC_OscConfig+0x8a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001b12:	4bac      	ldr	r3, [pc, #688]	; (8001dc4 <HAL_RCC_OscConfig+0x2c0>)
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	f003 030c 	and.w	r3, r3, #12
 8001b1a:	2b04      	cmp	r3, #4
 8001b1c:	d02e      	beq.n	8001b7c <HAL_RCC_OscConfig+0x78>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b1e:	4ba9      	ldr	r3, [pc, #676]	; (8001dc4 <HAL_RCC_OscConfig+0x2c0>)
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	f003 030c 	and.w	r3, r3, #12
 8001b26:	2b08      	cmp	r3, #8
 8001b28:	d023      	beq.n	8001b72 <HAL_RCC_OscConfig+0x6e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b2a:	6863      	ldr	r3, [r4, #4]
 8001b2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b30:	d051      	beq.n	8001bd6 <HAL_RCC_OscConfig+0xd2>
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d155      	bne.n	8001be2 <HAL_RCC_OscConfig+0xde>
 8001b36:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001b3a:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8001b3e:	681a      	ldr	r2, [r3, #0]
 8001b40:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001b44:	601a      	str	r2, [r3, #0]
 8001b46:	681a      	ldr	r2, [r3, #0]
 8001b48:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001b4c:	601a      	str	r2, [r3, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b4e:	6863      	ldr	r3, [r4, #4]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d060      	beq.n	8001c16 <HAL_RCC_OscConfig+0x112>
        tickstart = HAL_GetTick();
 8001b54:	f7ff fac0 	bl	80010d8 <HAL_GetTick>
 8001b58:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b5a:	4b9a      	ldr	r3, [pc, #616]	; (8001dc4 <HAL_RCC_OscConfig+0x2c0>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001b62:	d114      	bne.n	8001b8e <HAL_RCC_OscConfig+0x8a>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b64:	f7ff fab8 	bl	80010d8 <HAL_GetTick>
 8001b68:	1b40      	subs	r0, r0, r5
 8001b6a:	2864      	cmp	r0, #100	; 0x64
 8001b6c:	d9f5      	bls.n	8001b5a <HAL_RCC_OscConfig+0x56>
            return HAL_TIMEOUT;
 8001b6e:	2003      	movs	r0, #3
 8001b70:	e1af      	b.n	8001ed2 <HAL_RCC_OscConfig+0x3ce>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b72:	4b94      	ldr	r3, [pc, #592]	; (8001dc4 <HAL_RCC_OscConfig+0x2c0>)
 8001b74:	685b      	ldr	r3, [r3, #4]
 8001b76:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8001b7a:	d0d6      	beq.n	8001b2a <HAL_RCC_OscConfig+0x26>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b7c:	4b91      	ldr	r3, [pc, #580]	; (8001dc4 <HAL_RCC_OscConfig+0x2c0>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001b84:	d003      	beq.n	8001b8e <HAL_RCC_OscConfig+0x8a>
 8001b86:	6863      	ldr	r3, [r4, #4]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	f000 819f 	beq.w	8001ecc <HAL_RCC_OscConfig+0x3c8>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b8e:	6823      	ldr	r3, [r4, #0]
 8001b90:	f013 0f02 	tst.w	r3, #2
 8001b94:	d065      	beq.n	8001c62 <HAL_RCC_OscConfig+0x15e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001b96:	4b8b      	ldr	r3, [pc, #556]	; (8001dc4 <HAL_RCC_OscConfig+0x2c0>)
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	f013 0f0c 	tst.w	r3, #12
 8001b9e:	d04e      	beq.n	8001c3e <HAL_RCC_OscConfig+0x13a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001ba0:	4b88      	ldr	r3, [pc, #544]	; (8001dc4 <HAL_RCC_OscConfig+0x2c0>)
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	f003 030c 	and.w	r3, r3, #12
 8001ba8:	2b08      	cmp	r3, #8
 8001baa:	d043      	beq.n	8001c34 <HAL_RCC_OscConfig+0x130>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001bac:	6923      	ldr	r3, [r4, #16]
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d079      	beq.n	8001ca6 <HAL_RCC_OscConfig+0x1a2>
        __HAL_RCC_HSI_ENABLE();
 8001bb2:	2201      	movs	r2, #1
 8001bb4:	4b84      	ldr	r3, [pc, #528]	; (8001dc8 <HAL_RCC_OscConfig+0x2c4>)
 8001bb6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001bb8:	f7ff fa8e 	bl	80010d8 <HAL_GetTick>
 8001bbc:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bbe:	4b81      	ldr	r3, [pc, #516]	; (8001dc4 <HAL_RCC_OscConfig+0x2c0>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f013 0f02 	tst.w	r3, #2
 8001bc6:	d165      	bne.n	8001c94 <HAL_RCC_OscConfig+0x190>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001bc8:	f7ff fa86 	bl	80010d8 <HAL_GetTick>
 8001bcc:	1b40      	subs	r0, r0, r5
 8001bce:	2802      	cmp	r0, #2
 8001bd0:	d9f5      	bls.n	8001bbe <HAL_RCC_OscConfig+0xba>
            return HAL_TIMEOUT;
 8001bd2:	2003      	movs	r0, #3
 8001bd4:	e17d      	b.n	8001ed2 <HAL_RCC_OscConfig+0x3ce>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bd6:	4a7b      	ldr	r2, [pc, #492]	; (8001dc4 <HAL_RCC_OscConfig+0x2c0>)
 8001bd8:	6813      	ldr	r3, [r2, #0]
 8001bda:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bde:	6013      	str	r3, [r2, #0]
 8001be0:	e7b5      	b.n	8001b4e <HAL_RCC_OscConfig+0x4a>
 8001be2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001be6:	d009      	beq.n	8001bfc <HAL_RCC_OscConfig+0xf8>
 8001be8:	4b76      	ldr	r3, [pc, #472]	; (8001dc4 <HAL_RCC_OscConfig+0x2c0>)
 8001bea:	681a      	ldr	r2, [r3, #0]
 8001bec:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001bf0:	601a      	str	r2, [r3, #0]
 8001bf2:	681a      	ldr	r2, [r3, #0]
 8001bf4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001bf8:	601a      	str	r2, [r3, #0]
 8001bfa:	e7a8      	b.n	8001b4e <HAL_RCC_OscConfig+0x4a>
 8001bfc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001c00:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8001c04:	681a      	ldr	r2, [r3, #0]
 8001c06:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001c0a:	601a      	str	r2, [r3, #0]
 8001c0c:	681a      	ldr	r2, [r3, #0]
 8001c0e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001c12:	601a      	str	r2, [r3, #0]
 8001c14:	e79b      	b.n	8001b4e <HAL_RCC_OscConfig+0x4a>
        tickstart = HAL_GetTick();
 8001c16:	f7ff fa5f 	bl	80010d8 <HAL_GetTick>
 8001c1a:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c1c:	4b69      	ldr	r3, [pc, #420]	; (8001dc4 <HAL_RCC_OscConfig+0x2c0>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001c24:	d0b3      	beq.n	8001b8e <HAL_RCC_OscConfig+0x8a>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c26:	f7ff fa57 	bl	80010d8 <HAL_GetTick>
 8001c2a:	1b40      	subs	r0, r0, r5
 8001c2c:	2864      	cmp	r0, #100	; 0x64
 8001c2e:	d9f5      	bls.n	8001c1c <HAL_RCC_OscConfig+0x118>
            return HAL_TIMEOUT;
 8001c30:	2003      	movs	r0, #3
 8001c32:	e14e      	b.n	8001ed2 <HAL_RCC_OscConfig+0x3ce>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001c34:	4b63      	ldr	r3, [pc, #396]	; (8001dc4 <HAL_RCC_OscConfig+0x2c0>)
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8001c3c:	d1b6      	bne.n	8001bac <HAL_RCC_OscConfig+0xa8>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c3e:	4b61      	ldr	r3, [pc, #388]	; (8001dc4 <HAL_RCC_OscConfig+0x2c0>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f013 0f02 	tst.w	r3, #2
 8001c46:	d004      	beq.n	8001c52 <HAL_RCC_OscConfig+0x14e>
 8001c48:	6923      	ldr	r3, [r4, #16]
 8001c4a:	2b01      	cmp	r3, #1
 8001c4c:	d001      	beq.n	8001c52 <HAL_RCC_OscConfig+0x14e>
        return HAL_ERROR;
 8001c4e:	2001      	movs	r0, #1
 8001c50:	e13f      	b.n	8001ed2 <HAL_RCC_OscConfig+0x3ce>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c52:	4a5c      	ldr	r2, [pc, #368]	; (8001dc4 <HAL_RCC_OscConfig+0x2c0>)
 8001c54:	6813      	ldr	r3, [r2, #0]
 8001c56:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001c5a:	6961      	ldr	r1, [r4, #20]
 8001c5c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001c60:	6013      	str	r3, [r2, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c62:	6823      	ldr	r3, [r4, #0]
 8001c64:	f013 0f08 	tst.w	r3, #8
 8001c68:	d032      	beq.n	8001cd0 <HAL_RCC_OscConfig+0x1cc>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c6a:	69a3      	ldr	r3, [r4, #24]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d06e      	beq.n	8001d4e <HAL_RCC_OscConfig+0x24a>
      __HAL_RCC_LSI_ENABLE();
 8001c70:	2201      	movs	r2, #1
 8001c72:	4b56      	ldr	r3, [pc, #344]	; (8001dcc <HAL_RCC_OscConfig+0x2c8>)
 8001c74:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001c76:	f7ff fa2f 	bl	80010d8 <HAL_GetTick>
 8001c7a:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c7c:	4b51      	ldr	r3, [pc, #324]	; (8001dc4 <HAL_RCC_OscConfig+0x2c0>)
 8001c7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c80:	f013 0f02 	tst.w	r3, #2
 8001c84:	d121      	bne.n	8001cca <HAL_RCC_OscConfig+0x1c6>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c86:	f7ff fa27 	bl	80010d8 <HAL_GetTick>
 8001c8a:	1b40      	subs	r0, r0, r5
 8001c8c:	2802      	cmp	r0, #2
 8001c8e:	d9f5      	bls.n	8001c7c <HAL_RCC_OscConfig+0x178>
          return HAL_TIMEOUT;
 8001c90:	2003      	movs	r0, #3
 8001c92:	e11e      	b.n	8001ed2 <HAL_RCC_OscConfig+0x3ce>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c94:	4a4b      	ldr	r2, [pc, #300]	; (8001dc4 <HAL_RCC_OscConfig+0x2c0>)
 8001c96:	6813      	ldr	r3, [r2, #0]
 8001c98:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001c9c:	6961      	ldr	r1, [r4, #20]
 8001c9e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001ca2:	6013      	str	r3, [r2, #0]
 8001ca4:	e7dd      	b.n	8001c62 <HAL_RCC_OscConfig+0x15e>
        __HAL_RCC_HSI_DISABLE();
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	4b47      	ldr	r3, [pc, #284]	; (8001dc8 <HAL_RCC_OscConfig+0x2c4>)
 8001caa:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001cac:	f7ff fa14 	bl	80010d8 <HAL_GetTick>
 8001cb0:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cb2:	4b44      	ldr	r3, [pc, #272]	; (8001dc4 <HAL_RCC_OscConfig+0x2c0>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f013 0f02 	tst.w	r3, #2
 8001cba:	d0d2      	beq.n	8001c62 <HAL_RCC_OscConfig+0x15e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001cbc:	f7ff fa0c 	bl	80010d8 <HAL_GetTick>
 8001cc0:	1b40      	subs	r0, r0, r5
 8001cc2:	2802      	cmp	r0, #2
 8001cc4:	d9f5      	bls.n	8001cb2 <HAL_RCC_OscConfig+0x1ae>
            return HAL_TIMEOUT;
 8001cc6:	2003      	movs	r0, #3
 8001cc8:	e103      	b.n	8001ed2 <HAL_RCC_OscConfig+0x3ce>
      RCC_Delay(1);
 8001cca:	2001      	movs	r0, #1
 8001ccc:	f7ff ff04 	bl	8001ad8 <RCC_Delay>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001cd0:	6823      	ldr	r3, [r4, #0]
 8001cd2:	f013 0f04 	tst.w	r3, #4
 8001cd6:	f000 8099 	beq.w	8001e0c <HAL_RCC_OscConfig+0x308>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001cda:	4b3a      	ldr	r3, [pc, #232]	; (8001dc4 <HAL_RCC_OscConfig+0x2c0>)
 8001cdc:	69db      	ldr	r3, [r3, #28]
 8001cde:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8001ce2:	d146      	bne.n	8001d72 <HAL_RCC_OscConfig+0x26e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ce4:	4b37      	ldr	r3, [pc, #220]	; (8001dc4 <HAL_RCC_OscConfig+0x2c0>)
 8001ce6:	69da      	ldr	r2, [r3, #28]
 8001ce8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001cec:	61da      	str	r2, [r3, #28]
 8001cee:	69db      	ldr	r3, [r3, #28]
 8001cf0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cf4:	9301      	str	r3, [sp, #4]
 8001cf6:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001cf8:	2501      	movs	r5, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cfa:	4b35      	ldr	r3, [pc, #212]	; (8001dd0 <HAL_RCC_OscConfig+0x2cc>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001d02:	d038      	beq.n	8001d76 <HAL_RCC_OscConfig+0x272>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d04:	68e3      	ldr	r3, [r4, #12]
 8001d06:	2b01      	cmp	r3, #1
 8001d08:	d049      	beq.n	8001d9e <HAL_RCC_OscConfig+0x29a>
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d14d      	bne.n	8001daa <HAL_RCC_OscConfig+0x2a6>
 8001d0e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001d12:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8001d16:	6a1a      	ldr	r2, [r3, #32]
 8001d18:	f022 0201 	bic.w	r2, r2, #1
 8001d1c:	621a      	str	r2, [r3, #32]
 8001d1e:	6a1a      	ldr	r2, [r3, #32]
 8001d20:	f022 0204 	bic.w	r2, r2, #4
 8001d24:	621a      	str	r2, [r3, #32]
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d26:	68e3      	ldr	r3, [r4, #12]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d05d      	beq.n	8001de8 <HAL_RCC_OscConfig+0x2e4>
      tickstart = HAL_GetTick();
 8001d2c:	f7ff f9d4 	bl	80010d8 <HAL_GetTick>
 8001d30:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d32:	4b24      	ldr	r3, [pc, #144]	; (8001dc4 <HAL_RCC_OscConfig+0x2c0>)
 8001d34:	6a1b      	ldr	r3, [r3, #32]
 8001d36:	f013 0f02 	tst.w	r3, #2
 8001d3a:	d166      	bne.n	8001e0a <HAL_RCC_OscConfig+0x306>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d3c:	f7ff f9cc 	bl	80010d8 <HAL_GetTick>
 8001d40:	1b80      	subs	r0, r0, r6
 8001d42:	f241 3388 	movw	r3, #5000	; 0x1388
 8001d46:	4298      	cmp	r0, r3
 8001d48:	d9f3      	bls.n	8001d32 <HAL_RCC_OscConfig+0x22e>
          return HAL_TIMEOUT;
 8001d4a:	2003      	movs	r0, #3
 8001d4c:	e0c1      	b.n	8001ed2 <HAL_RCC_OscConfig+0x3ce>
      __HAL_RCC_LSI_DISABLE();
 8001d4e:	2200      	movs	r2, #0
 8001d50:	4b1e      	ldr	r3, [pc, #120]	; (8001dcc <HAL_RCC_OscConfig+0x2c8>)
 8001d52:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001d54:	f7ff f9c0 	bl	80010d8 <HAL_GetTick>
 8001d58:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d5a:	4b1a      	ldr	r3, [pc, #104]	; (8001dc4 <HAL_RCC_OscConfig+0x2c0>)
 8001d5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d5e:	f013 0f02 	tst.w	r3, #2
 8001d62:	d0b5      	beq.n	8001cd0 <HAL_RCC_OscConfig+0x1cc>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d64:	f7ff f9b8 	bl	80010d8 <HAL_GetTick>
 8001d68:	1b40      	subs	r0, r0, r5
 8001d6a:	2802      	cmp	r0, #2
 8001d6c:	d9f5      	bls.n	8001d5a <HAL_RCC_OscConfig+0x256>
          return HAL_TIMEOUT;
 8001d6e:	2003      	movs	r0, #3
 8001d70:	e0af      	b.n	8001ed2 <HAL_RCC_OscConfig+0x3ce>
    FlagStatus       pwrclkchanged = RESET;
 8001d72:	2500      	movs	r5, #0
 8001d74:	e7c1      	b.n	8001cfa <HAL_RCC_OscConfig+0x1f6>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d76:	4a16      	ldr	r2, [pc, #88]	; (8001dd0 <HAL_RCC_OscConfig+0x2cc>)
 8001d78:	6813      	ldr	r3, [r2, #0]
 8001d7a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d7e:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8001d80:	f7ff f9aa 	bl	80010d8 <HAL_GetTick>
 8001d84:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d86:	4b12      	ldr	r3, [pc, #72]	; (8001dd0 <HAL_RCC_OscConfig+0x2cc>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001d8e:	d1b9      	bne.n	8001d04 <HAL_RCC_OscConfig+0x200>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d90:	f7ff f9a2 	bl	80010d8 <HAL_GetTick>
 8001d94:	1b80      	subs	r0, r0, r6
 8001d96:	2864      	cmp	r0, #100	; 0x64
 8001d98:	d9f5      	bls.n	8001d86 <HAL_RCC_OscConfig+0x282>
          return HAL_TIMEOUT;
 8001d9a:	2003      	movs	r0, #3
 8001d9c:	e099      	b.n	8001ed2 <HAL_RCC_OscConfig+0x3ce>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d9e:	4a09      	ldr	r2, [pc, #36]	; (8001dc4 <HAL_RCC_OscConfig+0x2c0>)
 8001da0:	6a13      	ldr	r3, [r2, #32]
 8001da2:	f043 0301 	orr.w	r3, r3, #1
 8001da6:	6213      	str	r3, [r2, #32]
 8001da8:	e7bd      	b.n	8001d26 <HAL_RCC_OscConfig+0x222>
 8001daa:	2b05      	cmp	r3, #5
 8001dac:	d012      	beq.n	8001dd4 <HAL_RCC_OscConfig+0x2d0>
 8001dae:	4b05      	ldr	r3, [pc, #20]	; (8001dc4 <HAL_RCC_OscConfig+0x2c0>)
 8001db0:	6a1a      	ldr	r2, [r3, #32]
 8001db2:	f022 0201 	bic.w	r2, r2, #1
 8001db6:	621a      	str	r2, [r3, #32]
 8001db8:	6a1a      	ldr	r2, [r3, #32]
 8001dba:	f022 0204 	bic.w	r2, r2, #4
 8001dbe:	621a      	str	r2, [r3, #32]
 8001dc0:	e7b1      	b.n	8001d26 <HAL_RCC_OscConfig+0x222>
 8001dc2:	bf00      	nop
 8001dc4:	40021000 	.word	0x40021000
 8001dc8:	42420000 	.word	0x42420000
 8001dcc:	42420480 	.word	0x42420480
 8001dd0:	40007000 	.word	0x40007000
 8001dd4:	4b41      	ldr	r3, [pc, #260]	; (8001edc <HAL_RCC_OscConfig+0x3d8>)
 8001dd6:	6a1a      	ldr	r2, [r3, #32]
 8001dd8:	f042 0204 	orr.w	r2, r2, #4
 8001ddc:	621a      	str	r2, [r3, #32]
 8001dde:	6a1a      	ldr	r2, [r3, #32]
 8001de0:	f042 0201 	orr.w	r2, r2, #1
 8001de4:	621a      	str	r2, [r3, #32]
 8001de6:	e79e      	b.n	8001d26 <HAL_RCC_OscConfig+0x222>
      tickstart = HAL_GetTick();
 8001de8:	f7ff f976 	bl	80010d8 <HAL_GetTick>
 8001dec:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001dee:	4b3b      	ldr	r3, [pc, #236]	; (8001edc <HAL_RCC_OscConfig+0x3d8>)
 8001df0:	6a1b      	ldr	r3, [r3, #32]
 8001df2:	f013 0f02 	tst.w	r3, #2
 8001df6:	d008      	beq.n	8001e0a <HAL_RCC_OscConfig+0x306>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001df8:	f7ff f96e 	bl	80010d8 <HAL_GetTick>
 8001dfc:	1b80      	subs	r0, r0, r6
 8001dfe:	f241 3388 	movw	r3, #5000	; 0x1388
 8001e02:	4298      	cmp	r0, r3
 8001e04:	d9f3      	bls.n	8001dee <HAL_RCC_OscConfig+0x2ea>
          return HAL_TIMEOUT;
 8001e06:	2003      	movs	r0, #3
 8001e08:	e063      	b.n	8001ed2 <HAL_RCC_OscConfig+0x3ce>
    if(pwrclkchanged == SET)
 8001e0a:	b9e5      	cbnz	r5, 8001e46 <HAL_RCC_OscConfig+0x342>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e0c:	69e3      	ldr	r3, [r4, #28]
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d05e      	beq.n	8001ed0 <HAL_RCC_OscConfig+0x3cc>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e12:	4a32      	ldr	r2, [pc, #200]	; (8001edc <HAL_RCC_OscConfig+0x3d8>)
 8001e14:	6852      	ldr	r2, [r2, #4]
 8001e16:	f002 020c 	and.w	r2, r2, #12
 8001e1a:	2a08      	cmp	r2, #8
 8001e1c:	d05b      	beq.n	8001ed6 <HAL_RCC_OscConfig+0x3d2>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e1e:	2b02      	cmp	r3, #2
 8001e20:	d017      	beq.n	8001e52 <HAL_RCC_OscConfig+0x34e>
        __HAL_RCC_PLL_DISABLE();
 8001e22:	2200      	movs	r2, #0
 8001e24:	4b2e      	ldr	r3, [pc, #184]	; (8001ee0 <HAL_RCC_OscConfig+0x3dc>)
 8001e26:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001e28:	f7ff f956 	bl	80010d8 <HAL_GetTick>
 8001e2c:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e2e:	4b2b      	ldr	r3, [pc, #172]	; (8001edc <HAL_RCC_OscConfig+0x3d8>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001e36:	d047      	beq.n	8001ec8 <HAL_RCC_OscConfig+0x3c4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e38:	f7ff f94e 	bl	80010d8 <HAL_GetTick>
 8001e3c:	1b00      	subs	r0, r0, r4
 8001e3e:	2802      	cmp	r0, #2
 8001e40:	d9f5      	bls.n	8001e2e <HAL_RCC_OscConfig+0x32a>
            return HAL_TIMEOUT;
 8001e42:	2003      	movs	r0, #3
 8001e44:	e045      	b.n	8001ed2 <HAL_RCC_OscConfig+0x3ce>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e46:	4a25      	ldr	r2, [pc, #148]	; (8001edc <HAL_RCC_OscConfig+0x3d8>)
 8001e48:	69d3      	ldr	r3, [r2, #28]
 8001e4a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e4e:	61d3      	str	r3, [r2, #28]
 8001e50:	e7dc      	b.n	8001e0c <HAL_RCC_OscConfig+0x308>
        __HAL_RCC_PLL_DISABLE();
 8001e52:	2200      	movs	r2, #0
 8001e54:	4b22      	ldr	r3, [pc, #136]	; (8001ee0 <HAL_RCC_OscConfig+0x3dc>)
 8001e56:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001e58:	f7ff f93e 	bl	80010d8 <HAL_GetTick>
 8001e5c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e5e:	4b1f      	ldr	r3, [pc, #124]	; (8001edc <HAL_RCC_OscConfig+0x3d8>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001e66:	d006      	beq.n	8001e76 <HAL_RCC_OscConfig+0x372>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e68:	f7ff f936 	bl	80010d8 <HAL_GetTick>
 8001e6c:	1b40      	subs	r0, r0, r5
 8001e6e:	2802      	cmp	r0, #2
 8001e70:	d9f5      	bls.n	8001e5e <HAL_RCC_OscConfig+0x35a>
            return HAL_TIMEOUT;
 8001e72:	2003      	movs	r0, #3
 8001e74:	e02d      	b.n	8001ed2 <HAL_RCC_OscConfig+0x3ce>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001e76:	6a23      	ldr	r3, [r4, #32]
 8001e78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e7c:	d01a      	beq.n	8001eb4 <HAL_RCC_OscConfig+0x3b0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e7e:	4917      	ldr	r1, [pc, #92]	; (8001edc <HAL_RCC_OscConfig+0x3d8>)
 8001e80:	684b      	ldr	r3, [r1, #4]
 8001e82:	f423 1374 	bic.w	r3, r3, #3997696	; 0x3d0000
 8001e86:	6a22      	ldr	r2, [r4, #32]
 8001e88:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8001e8a:	4302      	orrs	r2, r0
 8001e8c:	4313      	orrs	r3, r2
 8001e8e:	604b      	str	r3, [r1, #4]
        __HAL_RCC_PLL_ENABLE();
 8001e90:	2201      	movs	r2, #1
 8001e92:	4b13      	ldr	r3, [pc, #76]	; (8001ee0 <HAL_RCC_OscConfig+0x3dc>)
 8001e94:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001e96:	f7ff f91f 	bl	80010d8 <HAL_GetTick>
 8001e9a:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e9c:	4b0f      	ldr	r3, [pc, #60]	; (8001edc <HAL_RCC_OscConfig+0x3d8>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001ea4:	d10e      	bne.n	8001ec4 <HAL_RCC_OscConfig+0x3c0>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ea6:	f7ff f917 	bl	80010d8 <HAL_GetTick>
 8001eaa:	1b00      	subs	r0, r0, r4
 8001eac:	2802      	cmp	r0, #2
 8001eae:	d9f5      	bls.n	8001e9c <HAL_RCC_OscConfig+0x398>
            return HAL_TIMEOUT;
 8001eb0:	2003      	movs	r0, #3
 8001eb2:	e00e      	b.n	8001ed2 <HAL_RCC_OscConfig+0x3ce>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001eb4:	4a09      	ldr	r2, [pc, #36]	; (8001edc <HAL_RCC_OscConfig+0x3d8>)
 8001eb6:	6853      	ldr	r3, [r2, #4]
 8001eb8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8001ebc:	68a1      	ldr	r1, [r4, #8]
 8001ebe:	430b      	orrs	r3, r1
 8001ec0:	6053      	str	r3, [r2, #4]
 8001ec2:	e7dc      	b.n	8001e7e <HAL_RCC_OscConfig+0x37a>
  return HAL_OK;
 8001ec4:	2000      	movs	r0, #0
 8001ec6:	e004      	b.n	8001ed2 <HAL_RCC_OscConfig+0x3ce>
 8001ec8:	2000      	movs	r0, #0
 8001eca:	e002      	b.n	8001ed2 <HAL_RCC_OscConfig+0x3ce>
        return HAL_ERROR;
 8001ecc:	2001      	movs	r0, #1
 8001ece:	e000      	b.n	8001ed2 <HAL_RCC_OscConfig+0x3ce>
  return HAL_OK;
 8001ed0:	2000      	movs	r0, #0
}
 8001ed2:	b002      	add	sp, #8
 8001ed4:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8001ed6:	2001      	movs	r0, #1
 8001ed8:	e7fb      	b.n	8001ed2 <HAL_RCC_OscConfig+0x3ce>
 8001eda:	bf00      	nop
 8001edc:	40021000 	.word	0x40021000
 8001ee0:	42420060 	.word	0x42420060

08001ee4 <HAL_RCC_GetSysClockFreq>:
{
 8001ee4:	b510      	push	{r4, lr}
 8001ee6:	b086      	sub	sp, #24
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001ee8:	4c15      	ldr	r4, [pc, #84]	; (8001f40 <HAL_RCC_GetSysClockFreq+0x5c>)
 8001eea:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001eee:	f10d 0e18 	add.w	lr, sp, #24
 8001ef2:	e90e 000f 	stmdb	lr, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001ef6:	8a23      	ldrh	r3, [r4, #16]
 8001ef8:	f8ad 3004 	strh.w	r3, [sp, #4]
  tmpreg = RCC->CFGR;
 8001efc:	4b11      	ldr	r3, [pc, #68]	; (8001f44 <HAL_RCC_GetSysClockFreq+0x60>)
 8001efe:	685b      	ldr	r3, [r3, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8001f00:	f003 020c 	and.w	r2, r3, #12
 8001f04:	2a08      	cmp	r2, #8
 8001f06:	d118      	bne.n	8001f3a <HAL_RCC_GetSysClockFreq+0x56>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001f08:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8001f0c:	4472      	add	r2, lr
 8001f0e:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001f12:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8001f16:	d103      	bne.n	8001f20 <HAL_RCC_GetSysClockFreq+0x3c>
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001f18:	480b      	ldr	r0, [pc, #44]	; (8001f48 <HAL_RCC_GetSysClockFreq+0x64>)
 8001f1a:	fb00 f002 	mul.w	r0, r0, r2
 8001f1e:	e00d      	b.n	8001f3c <HAL_RCC_GetSysClockFreq+0x58>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001f20:	4b08      	ldr	r3, [pc, #32]	; (8001f44 <HAL_RCC_GetSysClockFreq+0x60>)
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	f3c3 4340 	ubfx	r3, r3, #17, #1
 8001f28:	4473      	add	r3, lr
 8001f2a:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001f2e:	4807      	ldr	r0, [pc, #28]	; (8001f4c <HAL_RCC_GetSysClockFreq+0x68>)
 8001f30:	fb00 f002 	mul.w	r0, r0, r2
 8001f34:	fbb0 f0f3 	udiv	r0, r0, r3
 8001f38:	e000      	b.n	8001f3c <HAL_RCC_GetSysClockFreq+0x58>
      sysclockfreq = HSE_VALUE;
 8001f3a:	4804      	ldr	r0, [pc, #16]	; (8001f4c <HAL_RCC_GetSysClockFreq+0x68>)
}
 8001f3c:	b006      	add	sp, #24
 8001f3e:	bd10      	pop	{r4, pc}
 8001f40:	08006960 	.word	0x08006960
 8001f44:	40021000 	.word	0x40021000
 8001f48:	003d0900 	.word	0x003d0900
 8001f4c:	007a1200 	.word	0x007a1200

08001f50 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001f50:	4b59      	ldr	r3, [pc, #356]	; (80020b8 <HAL_RCC_ClockConfig+0x168>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f003 0307 	and.w	r3, r3, #7
 8001f58:	428b      	cmp	r3, r1
 8001f5a:	d20c      	bcs.n	8001f76 <HAL_RCC_ClockConfig+0x26>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f5c:	4a56      	ldr	r2, [pc, #344]	; (80020b8 <HAL_RCC_ClockConfig+0x168>)
 8001f5e:	6813      	ldr	r3, [r2, #0]
 8001f60:	f023 0307 	bic.w	r3, r3, #7
 8001f64:	430b      	orrs	r3, r1
 8001f66:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001f68:	6813      	ldr	r3, [r2, #0]
 8001f6a:	f003 0307 	and.w	r3, r3, #7
 8001f6e:	4299      	cmp	r1, r3
 8001f70:	d001      	beq.n	8001f76 <HAL_RCC_ClockConfig+0x26>
      return HAL_ERROR;
 8001f72:	2001      	movs	r0, #1
 8001f74:	4770      	bx	lr
{
 8001f76:	b570      	push	{r4, r5, r6, lr}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f78:	6803      	ldr	r3, [r0, #0]
 8001f7a:	f013 0f02 	tst.w	r3, #2
 8001f7e:	d006      	beq.n	8001f8e <HAL_RCC_ClockConfig+0x3e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f80:	4a4e      	ldr	r2, [pc, #312]	; (80020bc <HAL_RCC_ClockConfig+0x16c>)
 8001f82:	6853      	ldr	r3, [r2, #4]
 8001f84:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001f88:	6884      	ldr	r4, [r0, #8]
 8001f8a:	4323      	orrs	r3, r4
 8001f8c:	6053      	str	r3, [r2, #4]
 8001f8e:	460d      	mov	r5, r1
 8001f90:	4604      	mov	r4, r0
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f92:	6803      	ldr	r3, [r0, #0]
 8001f94:	f013 0f01 	tst.w	r3, #1
 8001f98:	d052      	beq.n	8002040 <HAL_RCC_ClockConfig+0xf0>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f9a:	6843      	ldr	r3, [r0, #4]
 8001f9c:	2b01      	cmp	r3, #1
 8001f9e:	d023      	beq.n	8001fe8 <HAL_RCC_ClockConfig+0x98>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001fa0:	2b02      	cmp	r3, #2
 8001fa2:	d028      	beq.n	8001ff6 <HAL_RCC_ClockConfig+0xa6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fa4:	4a45      	ldr	r2, [pc, #276]	; (80020bc <HAL_RCC_ClockConfig+0x16c>)
 8001fa6:	6812      	ldr	r2, [r2, #0]
 8001fa8:	f012 0f02 	tst.w	r2, #2
 8001fac:	f000 8082 	beq.w	80020b4 <HAL_RCC_ClockConfig+0x164>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001fb0:	4942      	ldr	r1, [pc, #264]	; (80020bc <HAL_RCC_ClockConfig+0x16c>)
 8001fb2:	684a      	ldr	r2, [r1, #4]
 8001fb4:	f022 0203 	bic.w	r2, r2, #3
 8001fb8:	4313      	orrs	r3, r2
 8001fba:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 8001fbc:	f7ff f88c 	bl	80010d8 <HAL_GetTick>
 8001fc0:	4606      	mov	r6, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fc2:	6863      	ldr	r3, [r4, #4]
 8001fc4:	2b01      	cmp	r3, #1
 8001fc6:	d01d      	beq.n	8002004 <HAL_RCC_ClockConfig+0xb4>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001fc8:	2b02      	cmp	r3, #2
 8001fca:	d02a      	beq.n	8002022 <HAL_RCC_ClockConfig+0xd2>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001fcc:	4b3b      	ldr	r3, [pc, #236]	; (80020bc <HAL_RCC_ClockConfig+0x16c>)
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	f013 0f0c 	tst.w	r3, #12
 8001fd4:	d034      	beq.n	8002040 <HAL_RCC_ClockConfig+0xf0>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fd6:	f7ff f87f 	bl	80010d8 <HAL_GetTick>
 8001fda:	1b80      	subs	r0, r0, r6
 8001fdc:	f241 3388 	movw	r3, #5000	; 0x1388
 8001fe0:	4298      	cmp	r0, r3
 8001fe2:	d9f3      	bls.n	8001fcc <HAL_RCC_ClockConfig+0x7c>
          return HAL_TIMEOUT;
 8001fe4:	2003      	movs	r0, #3
 8001fe6:	bd70      	pop	{r4, r5, r6, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fe8:	4a34      	ldr	r2, [pc, #208]	; (80020bc <HAL_RCC_ClockConfig+0x16c>)
 8001fea:	6812      	ldr	r2, [r2, #0]
 8001fec:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8001ff0:	d1de      	bne.n	8001fb0 <HAL_RCC_ClockConfig+0x60>
        return HAL_ERROR;
 8001ff2:	2001      	movs	r0, #1
 8001ff4:	bd70      	pop	{r4, r5, r6, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ff6:	4a31      	ldr	r2, [pc, #196]	; (80020bc <HAL_RCC_ClockConfig+0x16c>)
 8001ff8:	6812      	ldr	r2, [r2, #0]
 8001ffa:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8001ffe:	d1d7      	bne.n	8001fb0 <HAL_RCC_ClockConfig+0x60>
        return HAL_ERROR;
 8002000:	2001      	movs	r0, #1
 8002002:	bd70      	pop	{r4, r5, r6, pc}
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002004:	4b2d      	ldr	r3, [pc, #180]	; (80020bc <HAL_RCC_ClockConfig+0x16c>)
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	f003 030c 	and.w	r3, r3, #12
 800200c:	2b04      	cmp	r3, #4
 800200e:	d017      	beq.n	8002040 <HAL_RCC_ClockConfig+0xf0>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002010:	f7ff f862 	bl	80010d8 <HAL_GetTick>
 8002014:	1b80      	subs	r0, r0, r6
 8002016:	f241 3388 	movw	r3, #5000	; 0x1388
 800201a:	4298      	cmp	r0, r3
 800201c:	d9f2      	bls.n	8002004 <HAL_RCC_ClockConfig+0xb4>
          return HAL_TIMEOUT;
 800201e:	2003      	movs	r0, #3
 8002020:	bd70      	pop	{r4, r5, r6, pc}
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002022:	4b26      	ldr	r3, [pc, #152]	; (80020bc <HAL_RCC_ClockConfig+0x16c>)
 8002024:	685b      	ldr	r3, [r3, #4]
 8002026:	f003 030c 	and.w	r3, r3, #12
 800202a:	2b08      	cmp	r3, #8
 800202c:	d008      	beq.n	8002040 <HAL_RCC_ClockConfig+0xf0>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800202e:	f7ff f853 	bl	80010d8 <HAL_GetTick>
 8002032:	1b80      	subs	r0, r0, r6
 8002034:	f241 3388 	movw	r3, #5000	; 0x1388
 8002038:	4298      	cmp	r0, r3
 800203a:	d9f2      	bls.n	8002022 <HAL_RCC_ClockConfig+0xd2>
          return HAL_TIMEOUT;
 800203c:	2003      	movs	r0, #3
 800203e:	bd70      	pop	{r4, r5, r6, pc}
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8002040:	4b1d      	ldr	r3, [pc, #116]	; (80020b8 <HAL_RCC_ClockConfig+0x168>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f003 0307 	and.w	r3, r3, #7
 8002048:	429d      	cmp	r5, r3
 800204a:	d20c      	bcs.n	8002066 <HAL_RCC_ClockConfig+0x116>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800204c:	4a1a      	ldr	r2, [pc, #104]	; (80020b8 <HAL_RCC_ClockConfig+0x168>)
 800204e:	6813      	ldr	r3, [r2, #0]
 8002050:	f023 0307 	bic.w	r3, r3, #7
 8002054:	432b      	orrs	r3, r5
 8002056:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002058:	6813      	ldr	r3, [r2, #0]
 800205a:	f003 0307 	and.w	r3, r3, #7
 800205e:	429d      	cmp	r5, r3
 8002060:	d001      	beq.n	8002066 <HAL_RCC_ClockConfig+0x116>
      return HAL_ERROR;
 8002062:	2001      	movs	r0, #1
}
 8002064:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002066:	6823      	ldr	r3, [r4, #0]
 8002068:	f013 0f04 	tst.w	r3, #4
 800206c:	d006      	beq.n	800207c <HAL_RCC_ClockConfig+0x12c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800206e:	4a13      	ldr	r2, [pc, #76]	; (80020bc <HAL_RCC_ClockConfig+0x16c>)
 8002070:	6853      	ldr	r3, [r2, #4]
 8002072:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002076:	68e1      	ldr	r1, [r4, #12]
 8002078:	430b      	orrs	r3, r1
 800207a:	6053      	str	r3, [r2, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800207c:	6823      	ldr	r3, [r4, #0]
 800207e:	f013 0f08 	tst.w	r3, #8
 8002082:	d007      	beq.n	8002094 <HAL_RCC_ClockConfig+0x144>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002084:	4a0d      	ldr	r2, [pc, #52]	; (80020bc <HAL_RCC_ClockConfig+0x16c>)
 8002086:	6853      	ldr	r3, [r2, #4]
 8002088:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800208c:	6921      	ldr	r1, [r4, #16]
 800208e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002092:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002094:	f7ff ff26 	bl	8001ee4 <HAL_RCC_GetSysClockFreq>
 8002098:	4b08      	ldr	r3, [pc, #32]	; (80020bc <HAL_RCC_ClockConfig+0x16c>)
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80020a0:	4a07      	ldr	r2, [pc, #28]	; (80020c0 <HAL_RCC_ClockConfig+0x170>)
 80020a2:	5cd3      	ldrb	r3, [r2, r3]
 80020a4:	40d8      	lsrs	r0, r3
 80020a6:	4b07      	ldr	r3, [pc, #28]	; (80020c4 <HAL_RCC_ClockConfig+0x174>)
 80020a8:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80020aa:	2000      	movs	r0, #0
 80020ac:	f7fe ffd2 	bl	8001054 <HAL_InitTick>
  return HAL_OK;
 80020b0:	2000      	movs	r0, #0
 80020b2:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 80020b4:	2001      	movs	r0, #1
 80020b6:	bd70      	pop	{r4, r5, r6, pc}
 80020b8:	40022000 	.word	0x40022000
 80020bc:	40021000 	.word	0x40021000
 80020c0:	08006988 	.word	0x08006988
 80020c4:	2000001c 	.word	0x2000001c

080020c8 <HAL_RCC_GetHCLKFreq>:
}
 80020c8:	4b01      	ldr	r3, [pc, #4]	; (80020d0 <HAL_RCC_GetHCLKFreq+0x8>)
 80020ca:	6818      	ldr	r0, [r3, #0]
 80020cc:	4770      	bx	lr
 80020ce:	bf00      	nop
 80020d0:	2000001c 	.word	0x2000001c

080020d4 <HAL_RCC_GetPCLK1Freq>:
{
 80020d4:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80020d6:	f7ff fff7 	bl	80020c8 <HAL_RCC_GetHCLKFreq>
 80020da:	4b04      	ldr	r3, [pc, #16]	; (80020ec <HAL_RCC_GetPCLK1Freq+0x18>)
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80020e2:	4a03      	ldr	r2, [pc, #12]	; (80020f0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80020e4:	5cd3      	ldrb	r3, [r2, r3]
}    
 80020e6:	40d8      	lsrs	r0, r3
 80020e8:	bd08      	pop	{r3, pc}
 80020ea:	bf00      	nop
 80020ec:	40021000 	.word	0x40021000
 80020f0:	08006998 	.word	0x08006998

080020f4 <HAL_RCC_GetPCLK2Freq>:
{
 80020f4:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80020f6:	f7ff ffe7 	bl	80020c8 <HAL_RCC_GetHCLKFreq>
 80020fa:	4b04      	ldr	r3, [pc, #16]	; (800210c <HAL_RCC_GetPCLK2Freq+0x18>)
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8002102:	4a03      	ldr	r2, [pc, #12]	; (8002110 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002104:	5cd3      	ldrb	r3, [r2, r3]
} 
 8002106:	40d8      	lsrs	r0, r3
 8002108:	bd08      	pop	{r3, pc}
 800210a:	bf00      	nop
 800210c:	40021000 	.word	0x40021000
 8002110:	08006998 	.word	0x08006998

08002114 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002114:	b570      	push	{r4, r5, r6, lr}
 8002116:	b082      	sub	sp, #8
 8002118:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800211a:	6803      	ldr	r3, [r0, #0]
 800211c:	f013 0f01 	tst.w	r3, #1
 8002120:	d034      	beq.n	800218c <HAL_RCCEx_PeriphCLKConfig+0x78>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002122:	4b3e      	ldr	r3, [pc, #248]	; (800221c <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8002124:	69db      	ldr	r3, [r3, #28]
 8002126:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 800212a:	d148      	bne.n	80021be <HAL_RCCEx_PeriphCLKConfig+0xaa>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800212c:	4b3b      	ldr	r3, [pc, #236]	; (800221c <HAL_RCCEx_PeriphCLKConfig+0x108>)
 800212e:	69da      	ldr	r2, [r3, #28]
 8002130:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002134:	61da      	str	r2, [r3, #28]
 8002136:	69db      	ldr	r3, [r3, #28]
 8002138:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800213c:	9301      	str	r3, [sp, #4]
 800213e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002140:	2501      	movs	r5, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002142:	4b37      	ldr	r3, [pc, #220]	; (8002220 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f413 7f80 	tst.w	r3, #256	; 0x100
 800214a:	d03a      	beq.n	80021c2 <HAL_RCCEx_PeriphCLKConfig+0xae>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800214c:	4b33      	ldr	r3, [pc, #204]	; (800221c <HAL_RCCEx_PeriphCLKConfig+0x108>)
 800214e:	6a1b      	ldr	r3, [r3, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002150:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8002154:	d011      	beq.n	800217a <HAL_RCCEx_PeriphCLKConfig+0x66>
 8002156:	6862      	ldr	r2, [r4, #4]
 8002158:	f402 7240 	and.w	r2, r2, #768	; 0x300
 800215c:	4293      	cmp	r3, r2
 800215e:	d00c      	beq.n	800217a <HAL_RCCEx_PeriphCLKConfig+0x66>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002160:	4a2e      	ldr	r2, [pc, #184]	; (800221c <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8002162:	6a13      	ldr	r3, [r2, #32]
 8002164:	f423 7040 	bic.w	r0, r3, #768	; 0x300
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002168:	492e      	ldr	r1, [pc, #184]	; (8002224 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 800216a:	2601      	movs	r6, #1
 800216c:	600e      	str	r6, [r1, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800216e:	2600      	movs	r6, #0
 8002170:	600e      	str	r6, [r1, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002172:	6210      	str	r0, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002174:	f013 0f01 	tst.w	r3, #1
 8002178:	d137      	bne.n	80021ea <HAL_RCCEx_PeriphCLKConfig+0xd6>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800217a:	4a28      	ldr	r2, [pc, #160]	; (800221c <HAL_RCCEx_PeriphCLKConfig+0x108>)
 800217c:	6a13      	ldr	r3, [r2, #32]
 800217e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002182:	6861      	ldr	r1, [r4, #4]
 8002184:	430b      	orrs	r3, r1
 8002186:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002188:	2d00      	cmp	r5, #0
 800218a:	d13f      	bne.n	800220c <HAL_RCCEx_PeriphCLKConfig+0xf8>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800218c:	6823      	ldr	r3, [r4, #0]
 800218e:	f013 0f02 	tst.w	r3, #2
 8002192:	d006      	beq.n	80021a2 <HAL_RCCEx_PeriphCLKConfig+0x8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002194:	4a21      	ldr	r2, [pc, #132]	; (800221c <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8002196:	6853      	ldr	r3, [r2, #4]
 8002198:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800219c:	68a1      	ldr	r1, [r4, #8]
 800219e:	430b      	orrs	r3, r1
 80021a0:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80021a2:	6823      	ldr	r3, [r4, #0]
 80021a4:	f013 0f10 	tst.w	r3, #16
 80021a8:	d035      	beq.n	8002216 <HAL_RCCEx_PeriphCLKConfig+0x102>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80021aa:	4a1c      	ldr	r2, [pc, #112]	; (800221c <HAL_RCCEx_PeriphCLKConfig+0x108>)
 80021ac:	6853      	ldr	r3, [r2, #4]
 80021ae:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80021b2:	6961      	ldr	r1, [r4, #20]
 80021b4:	430b      	orrs	r3, r1
 80021b6:	6053      	str	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80021b8:	2000      	movs	r0, #0
}
 80021ba:	b002      	add	sp, #8
 80021bc:	bd70      	pop	{r4, r5, r6, pc}
    FlagStatus       pwrclkchanged = RESET;
 80021be:	2500      	movs	r5, #0
 80021c0:	e7bf      	b.n	8002142 <HAL_RCCEx_PeriphCLKConfig+0x2e>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80021c2:	4a17      	ldr	r2, [pc, #92]	; (8002220 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 80021c4:	6813      	ldr	r3, [r2, #0]
 80021c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021ca:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80021cc:	f7fe ff84 	bl	80010d8 <HAL_GetTick>
 80021d0:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021d2:	4b13      	ldr	r3, [pc, #76]	; (8002220 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f413 7f80 	tst.w	r3, #256	; 0x100
 80021da:	d1b7      	bne.n	800214c <HAL_RCCEx_PeriphCLKConfig+0x38>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021dc:	f7fe ff7c 	bl	80010d8 <HAL_GetTick>
 80021e0:	1b80      	subs	r0, r0, r6
 80021e2:	2864      	cmp	r0, #100	; 0x64
 80021e4:	d9f5      	bls.n	80021d2 <HAL_RCCEx_PeriphCLKConfig+0xbe>
          return HAL_TIMEOUT;
 80021e6:	2003      	movs	r0, #3
 80021e8:	e7e7      	b.n	80021ba <HAL_RCCEx_PeriphCLKConfig+0xa6>
        tickstart = HAL_GetTick();
 80021ea:	f7fe ff75 	bl	80010d8 <HAL_GetTick>
 80021ee:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021f0:	4b0a      	ldr	r3, [pc, #40]	; (800221c <HAL_RCCEx_PeriphCLKConfig+0x108>)
 80021f2:	6a1b      	ldr	r3, [r3, #32]
 80021f4:	f013 0f02 	tst.w	r3, #2
 80021f8:	d1bf      	bne.n	800217a <HAL_RCCEx_PeriphCLKConfig+0x66>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021fa:	f7fe ff6d 	bl	80010d8 <HAL_GetTick>
 80021fe:	1b80      	subs	r0, r0, r6
 8002200:	f241 3388 	movw	r3, #5000	; 0x1388
 8002204:	4298      	cmp	r0, r3
 8002206:	d9f3      	bls.n	80021f0 <HAL_RCCEx_PeriphCLKConfig+0xdc>
            return HAL_TIMEOUT;
 8002208:	2003      	movs	r0, #3
 800220a:	e7d6      	b.n	80021ba <HAL_RCCEx_PeriphCLKConfig+0xa6>
      __HAL_RCC_PWR_CLK_DISABLE();
 800220c:	69d3      	ldr	r3, [r2, #28]
 800220e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002212:	61d3      	str	r3, [r2, #28]
 8002214:	e7ba      	b.n	800218c <HAL_RCCEx_PeriphCLKConfig+0x78>
  return HAL_OK;
 8002216:	2000      	movs	r0, #0
 8002218:	e7cf      	b.n	80021ba <HAL_RCCEx_PeriphCLKConfig+0xa6>
 800221a:	bf00      	nop
 800221c:	40021000 	.word	0x40021000
 8002220:	40007000 	.word	0x40007000
 8002224:	42420440 	.word	0x42420440

08002228 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002228:	b530      	push	{r4, r5, lr}
 800222a:	b087      	sub	sp, #28
 800222c:	4605      	mov	r5, r0
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800222e:	4c3f      	ldr	r4, [pc, #252]	; (800232c <HAL_RCCEx_GetPeriphCLKFreq+0x104>)
 8002230:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002234:	f10d 0e18 	add.w	lr, sp, #24
 8002238:	e90e 000f 	stmdb	lr, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800223c:	8a23      	ldrh	r3, [r4, #16]
 800223e:	f8ad 3004 	strh.w	r3, [sp, #4]
  uint32_t temp_reg = 0U, frequency = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
  
  switch (PeriphClk)
 8002242:	1e68      	subs	r0, r5, #1
 8002244:	280f      	cmp	r0, #15
 8002246:	d869      	bhi.n	800231c <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 8002248:	e8df f000 	tbb	[pc, r0]
 800224c:	32685d39 	.word	0x32685d39
 8002250:	36686868 	.word	0x36686868
 8002254:	68686868 	.word	0x68686868
 8002258:	08686868 	.word	0x08686868
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  case RCC_PERIPHCLK_USB:  
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 800225c:	4b34      	ldr	r3, [pc, #208]	; (8002330 <HAL_RCCEx_GetPeriphCLKFreq+0x108>)
 800225e:	685a      	ldr	r2, [r3, #4]
  
      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLLON))
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8002266:	d05b      	beq.n	8002320 <HAL_RCCEx_GetPeriphCLKFreq+0xf8>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002268:	f3c2 4383 	ubfx	r3, r2, #18, #4
 800226c:	a906      	add	r1, sp, #24
 800226e:	440b      	add	r3, r1
 8002270:	f813 0c10 	ldrb.w	r0, [r3, #-16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002274:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 8002278:	d016      	beq.n	80022a8 <HAL_RCCEx_GetPeriphCLKFreq+0x80>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800227a:	4b2d      	ldr	r3, [pc, #180]	; (8002330 <HAL_RCCEx_GetPeriphCLKFreq+0x108>)
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	f3c3 4340 	ubfx	r3, r3, #17, #1
 8002282:	440b      	add	r3, r1
 8002284:	f813 2c14 	ldrb.w	r2, [r3, #-20]
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8002288:	4b2a      	ldr	r3, [pc, #168]	; (8002334 <HAL_RCCEx_GetPeriphCLKFreq+0x10c>)
 800228a:	fbb3 f3f2 	udiv	r3, r3, r2
 800228e:	fb03 f000 	mul.w	r0, r3, r0
          /* Prescaler of 3 selected for USB */ 
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8002292:	4b27      	ldr	r3, [pc, #156]	; (8002330 <HAL_RCCEx_GetPeriphCLKFreq+0x108>)
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 800229a:	d10b      	bne.n	80022b4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
          frequency = pllclk;
        }
        else
        {
          /* Prescaler of 1.5 selected for USB */ 
          frequency = (pllclk * 2) / 3;
 800229c:	0040      	lsls	r0, r0, #1
 800229e:	4b26      	ldr	r3, [pc, #152]	; (8002338 <HAL_RCCEx_GetPeriphCLKFreq+0x110>)
 80022a0:	fba3 3000 	umull	r3, r0, r3, r0
 80022a4:	0840      	lsrs	r0, r0, #1
 80022a6:	e005      	b.n	80022b4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80022a8:	4b24      	ldr	r3, [pc, #144]	; (800233c <HAL_RCCEx_GetPeriphCLKFreq+0x114>)
 80022aa:	fb03 f000 	mul.w	r0, r3, r0
 80022ae:	e7f0      	b.n	8002292 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
  case RCC_PERIPHCLK_I2S2:  
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 80022b0:	f7ff fe18 	bl	8001ee4 <HAL_RCC_GetSysClockFreq>
    {
      break;
    }
  }
  return(frequency);
}
 80022b4:	b007      	add	sp, #28
 80022b6:	bd30      	pop	{r4, r5, pc}
      frequency = HAL_RCC_GetSysClockFreq();
 80022b8:	f7ff fe14 	bl	8001ee4 <HAL_RCC_GetSysClockFreq>
      break;
 80022bc:	e7fa      	b.n	80022b4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
      temp_reg = RCC->BDCR;
 80022be:	4b1c      	ldr	r3, [pc, #112]	; (8002330 <HAL_RCCEx_GetPeriphCLKFreq+0x108>)
 80022c0:	6a1b      	ldr	r3, [r3, #32]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80022c2:	f240 3202 	movw	r2, #770	; 0x302
 80022c6:	401a      	ands	r2, r3
 80022c8:	f5b2 7f81 	cmp.w	r2, #258	; 0x102
 80022cc:	d02a      	beq.n	8002324 <HAL_RCCEx_GetPeriphCLKFreq+0xfc>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80022ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80022d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80022d6:	d004      	beq.n	80022e2 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80022d8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80022dc:	d009      	beq.n	80022f2 <HAL_RCCEx_GetPeriphCLKFreq+0xca>
        frequency = 0U;
 80022de:	2000      	movs	r0, #0
 80022e0:	e7e8      	b.n	80022b4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80022e2:	4a13      	ldr	r2, [pc, #76]	; (8002330 <HAL_RCCEx_GetPeriphCLKFreq+0x108>)
 80022e4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80022e6:	f012 0f02 	tst.w	r2, #2
 80022ea:	d0f5      	beq.n	80022d8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>
        frequency = LSI_VALUE;
 80022ec:	f649 4040 	movw	r0, #40000	; 0x9c40
 80022f0:	e7e0      	b.n	80022b4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80022f2:	4b0f      	ldr	r3, [pc, #60]	; (8002330 <HAL_RCCEx_GetPeriphCLKFreq+0x108>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80022fa:	d002      	beq.n	8002302 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
        frequency = HSE_VALUE / 128U;
 80022fc:	f24f 4024 	movw	r0, #62500	; 0xf424
  return(frequency);
 8002300:	e7d8      	b.n	80022b4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        frequency = 0U;
 8002302:	2000      	movs	r0, #0
 8002304:	e7d6      	b.n	80022b4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8002306:	f7ff fef5 	bl	80020f4 <HAL_RCC_GetPCLK2Freq>
 800230a:	4b09      	ldr	r3, [pc, #36]	; (8002330 <HAL_RCCEx_GetPeriphCLKFreq+0x108>)
 800230c:	685b      	ldr	r3, [r3, #4]
 800230e:	f3c3 3381 	ubfx	r3, r3, #14, #2
 8002312:	3301      	adds	r3, #1
 8002314:	005b      	lsls	r3, r3, #1
 8002316:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 800231a:	e7cb      	b.n	80022b4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
  uint32_t temp_reg = 0U, frequency = 0U;
 800231c:	2000      	movs	r0, #0
 800231e:	e7c9      	b.n	80022b4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
 8002320:	2000      	movs	r0, #0
 8002322:	e7c7      	b.n	80022b4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        frequency = LSE_VALUE;
 8002324:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002328:	e7c4      	b.n	80022b4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
 800232a:	bf00      	nop
 800232c:	08006974 	.word	0x08006974
 8002330:	40021000 	.word	0x40021000
 8002334:	007a1200 	.word	0x007a1200
 8002338:	aaaaaaab 	.word	0xaaaaaaab
 800233c:	003d0900 	.word	0x003d0900

08002340 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002340:	b430      	push	{r4, r5}
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002342:	6a03      	ldr	r3, [r0, #32]
 8002344:	f023 0301 	bic.w	r3, r3, #1
 8002348:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800234a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800234c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800234e:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002350:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002354:	680d      	ldr	r5, [r1, #0]
 8002356:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002358:	f023 0302 	bic.w	r3, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800235c:	688d      	ldr	r5, [r1, #8]
 800235e:	432b      	orrs	r3, r5

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002360:	4d11      	ldr	r5, [pc, #68]	; (80023a8 <TIM_OC1_SetConfig+0x68>)
 8002362:	42a8      	cmp	r0, r5
 8002364:	d011      	beq.n	800238a <TIM_OC1_SetConfig+0x4a>
 8002366:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800236a:	42a8      	cmp	r0, r5
 800236c:	d00d      	beq.n	800238a <TIM_OC1_SetConfig+0x4a>
    tmpccer |= OC_Config->OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800236e:	4d0e      	ldr	r5, [pc, #56]	; (80023a8 <TIM_OC1_SetConfig+0x68>)
 8002370:	42a8      	cmp	r0, r5
 8002372:	d011      	beq.n	8002398 <TIM_OC1_SetConfig+0x58>
 8002374:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8002378:	42a8      	cmp	r0, r5
 800237a:	d00d      	beq.n	8002398 <TIM_OC1_SetConfig+0x58>
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800237c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800237e:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002380:	684a      	ldr	r2, [r1, #4]
 8002382:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002384:	6203      	str	r3, [r0, #32]
}
 8002386:	bc30      	pop	{r4, r5}
 8002388:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC1NP;
 800238a:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 800238e:	68cd      	ldr	r5, [r1, #12]
 8002390:	432b      	orrs	r3, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8002392:	f023 0304 	bic.w	r3, r3, #4
 8002396:	e7ea      	b.n	800236e <TIM_OC1_SetConfig+0x2e>
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002398:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCIdleState;
 800239c:	694d      	ldr	r5, [r1, #20]
 800239e:	432c      	orrs	r4, r5
    tmpcr2 |= OC_Config->OCNIdleState;
 80023a0:	698d      	ldr	r5, [r1, #24]
 80023a2:	432c      	orrs	r4, r5
 80023a4:	e7ea      	b.n	800237c <TIM_OC1_SetConfig+0x3c>
 80023a6:	bf00      	nop
 80023a8:	40012c00 	.word	0x40012c00

080023ac <TIM_OC3_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80023ac:	b430      	push	{r4, r5}
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80023ae:	6a03      	ldr	r3, [r0, #32]
 80023b0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80023b4:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80023b6:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80023b8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80023ba:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80023bc:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80023c0:	680d      	ldr	r5, [r1, #0]
 80023c2:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80023c4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80023c8:	688d      	ldr	r5, [r1, #8]
 80023ca:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80023ce:	4d13      	ldr	r5, [pc, #76]	; (800241c <TIM_OC3_SetConfig+0x70>)
 80023d0:	42a8      	cmp	r0, r5
 80023d2:	d011      	beq.n	80023f8 <TIM_OC3_SetConfig+0x4c>
 80023d4:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80023d8:	42a8      	cmp	r0, r5
 80023da:	d00d      	beq.n	80023f8 <TIM_OC3_SetConfig+0x4c>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80023dc:	4d0f      	ldr	r5, [pc, #60]	; (800241c <TIM_OC3_SetConfig+0x70>)
 80023de:	42a8      	cmp	r0, r5
 80023e0:	d012      	beq.n	8002408 <TIM_OC3_SetConfig+0x5c>
 80023e2:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80023e6:	42a8      	cmp	r0, r5
 80023e8:	d00e      	beq.n	8002408 <TIM_OC3_SetConfig+0x5c>
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80023ea:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80023ec:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80023ee:	684a      	ldr	r2, [r1, #4]
 80023f0:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80023f2:	6203      	str	r3, [r0, #32]
}
 80023f4:	bc30      	pop	{r4, r5}
 80023f6:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC3NP;
 80023f8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80023fc:	68cd      	ldr	r5, [r1, #12]
 80023fe:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8002402:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002406:	e7e9      	b.n	80023dc <TIM_OC3_SetConfig+0x30>
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002408:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800240c:	694d      	ldr	r5, [r1, #20]
 800240e:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002412:	698d      	ldr	r5, [r1, #24]
 8002414:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
 8002418:	e7e7      	b.n	80023ea <TIM_OC3_SetConfig+0x3e>
 800241a:	bf00      	nop
 800241c:	40012c00 	.word	0x40012c00

08002420 <TIM_OC4_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002420:	b430      	push	{r4, r5}
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002422:	6a03      	ldr	r3, [r0, #32]
 8002424:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002428:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800242a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800242c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800242e:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002430:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002434:	680d      	ldr	r5, [r1, #0]
 8002436:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800243a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800243e:	688d      	ldr	r5, [r1, #8]
 8002440:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002444:	4d09      	ldr	r5, [pc, #36]	; (800246c <TIM_OC4_SetConfig+0x4c>)
 8002446:	42a8      	cmp	r0, r5
 8002448:	d00a      	beq.n	8002460 <TIM_OC4_SetConfig+0x40>
 800244a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800244e:	42a8      	cmp	r0, r5
 8002450:	d006      	beq.n	8002460 <TIM_OC4_SetConfig+0x40>
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002452:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002454:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002456:	684a      	ldr	r2, [r1, #4]
 8002458:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800245a:	6203      	str	r3, [r0, #32]
}
 800245c:	bc30      	pop	{r4, r5}
 800245e:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002460:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8002464:	694d      	ldr	r5, [r1, #20]
 8002466:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 800246a:	e7f2      	b.n	8002452 <TIM_OC4_SetConfig+0x32>
 800246c:	40012c00 	.word	0x40012c00

08002470 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002470:	b410      	push	{r4}
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002472:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002474:	6a04      	ldr	r4, [r0, #32]
 8002476:	f024 0401 	bic.w	r4, r4, #1
 800247a:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800247c:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800247e:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002482:	ea44 1202 	orr.w	r2, r4, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002486:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 800248a:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800248c:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800248e:	6203      	str	r3, [r0, #32]
}
 8002490:	bc10      	pop	{r4}
 8002492:	4770      	bx	lr

08002494 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002494:	b410      	push	{r4}
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002496:	6a03      	ldr	r3, [r0, #32]
 8002498:	f023 0310 	bic.w	r3, r3, #16
 800249c:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800249e:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 80024a0:	6a03      	ldr	r3, [r0, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80024a2:	f424 4470 	bic.w	r4, r4, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80024a6:	ea44 3202 	orr.w	r2, r4, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80024aa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80024ae:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80024b2:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80024b4:	6203      	str	r3, [r0, #32]
}
 80024b6:	bc10      	pop	{r4}
 80024b8:	4770      	bx	lr

080024ba <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0U;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80024ba:	6883      	ldr	r3, [r0, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80024bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80024c0:	f041 0107 	orr.w	r1, r1, #7
 80024c4:	430b      	orrs	r3, r1
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 80024c6:	6083      	str	r3, [r0, #8]
 80024c8:	4770      	bx	lr

080024ca <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80024ca:	b410      	push	{r4}
  uint32_t tmpsmcr = 0U;

  tmpsmcr = TIMx->SMCR;
 80024cc:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80024ce:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80024d2:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 80024d6:	4319      	orrs	r1, r3
 80024d8:	430c      	orrs	r4, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80024da:	6084      	str	r4, [r0, #8]
}
 80024dc:	bc10      	pop	{r4}
 80024de:	4770      	bx	lr

080024e0 <HAL_TIM_Base_Start_IT>:
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80024e0:	6802      	ldr	r2, [r0, #0]
 80024e2:	68d3      	ldr	r3, [r2, #12]
 80024e4:	f043 0301 	orr.w	r3, r3, #1
 80024e8:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_ENABLE(htim);
 80024ea:	6802      	ldr	r2, [r0, #0]
 80024ec:	6813      	ldr	r3, [r2, #0]
 80024ee:	f043 0301 	orr.w	r3, r3, #1
 80024f2:	6013      	str	r3, [r2, #0]
}
 80024f4:	2000      	movs	r0, #0
 80024f6:	4770      	bx	lr

080024f8 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80024f8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80024fc:	2b01      	cmp	r3, #1
 80024fe:	d07d      	beq.n	80025fc <HAL_TIM_ConfigClockSource+0x104>
{
 8002500:	b510      	push	{r4, lr}
 8002502:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8002504:	2301      	movs	r3, #1
 8002506:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800250a:	2302      	movs	r3, #2
 800250c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8002510:	6802      	ldr	r2, [r0, #0]
 8002512:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002514:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002518:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 800251c:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 800251e:	680b      	ldr	r3, [r1, #0]
 8002520:	2b40      	cmp	r3, #64	; 0x40
 8002522:	d057      	beq.n	80025d4 <HAL_TIM_ConfigClockSource+0xdc>
 8002524:	d910      	bls.n	8002548 <HAL_TIM_ConfigClockSource+0x50>
 8002526:	2b70      	cmp	r3, #112	; 0x70
 8002528:	d03e      	beq.n	80025a8 <HAL_TIM_ConfigClockSource+0xb0>
 800252a:	d81f      	bhi.n	800256c <HAL_TIM_ConfigClockSource+0x74>
 800252c:	2b50      	cmp	r3, #80	; 0x50
 800252e:	d047      	beq.n	80025c0 <HAL_TIM_ConfigClockSource+0xc8>
 8002530:	2b60      	cmp	r3, #96	; 0x60
 8002532:	d132      	bne.n	800259a <HAL_TIM_ConfigClockSource+0xa2>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002534:	68ca      	ldr	r2, [r1, #12]
 8002536:	6849      	ldr	r1, [r1, #4]
 8002538:	6800      	ldr	r0, [r0, #0]
 800253a:	f7ff ffab 	bl	8002494 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800253e:	2160      	movs	r1, #96	; 0x60
 8002540:	6820      	ldr	r0, [r4, #0]
 8002542:	f7ff ffba 	bl	80024ba <TIM_ITRx_SetConfig>
    break;
 8002546:	e028      	b.n	800259a <HAL_TIM_ConfigClockSource+0xa2>
  switch (sClockSourceConfig->ClockSource)
 8002548:	2b10      	cmp	r3, #16
 800254a:	d04d      	beq.n	80025e8 <HAL_TIM_ConfigClockSource+0xf0>
 800254c:	d908      	bls.n	8002560 <HAL_TIM_ConfigClockSource+0x68>
 800254e:	2b20      	cmp	r3, #32
 8002550:	d04f      	beq.n	80025f2 <HAL_TIM_ConfigClockSource+0xfa>
 8002552:	2b30      	cmp	r3, #48	; 0x30
 8002554:	d121      	bne.n	800259a <HAL_TIM_ConfigClockSource+0xa2>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 8002556:	2130      	movs	r1, #48	; 0x30
 8002558:	6800      	ldr	r0, [r0, #0]
 800255a:	f7ff ffae 	bl	80024ba <TIM_ITRx_SetConfig>
    break;
 800255e:	e01c      	b.n	800259a <HAL_TIM_ConfigClockSource+0xa2>
  switch (sClockSourceConfig->ClockSource)
 8002560:	b9db      	cbnz	r3, 800259a <HAL_TIM_ConfigClockSource+0xa2>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 8002562:	2100      	movs	r1, #0
 8002564:	6800      	ldr	r0, [r0, #0]
 8002566:	f7ff ffa8 	bl	80024ba <TIM_ITRx_SetConfig>
    break;
 800256a:	e016      	b.n	800259a <HAL_TIM_ConfigClockSource+0xa2>
  switch (sClockSourceConfig->ClockSource)
 800256c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002570:	d00e      	beq.n	8002590 <HAL_TIM_ConfigClockSource+0x98>
 8002572:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002576:	d110      	bne.n	800259a <HAL_TIM_ConfigClockSource+0xa2>
      TIM_ETR_SetConfig(htim->Instance,
 8002578:	68cb      	ldr	r3, [r1, #12]
 800257a:	684a      	ldr	r2, [r1, #4]
 800257c:	6889      	ldr	r1, [r1, #8]
 800257e:	6800      	ldr	r0, [r0, #0]
 8002580:	f7ff ffa3 	bl	80024ca <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002584:	6822      	ldr	r2, [r4, #0]
 8002586:	6893      	ldr	r3, [r2, #8]
 8002588:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800258c:	6093      	str	r3, [r2, #8]
    break;
 800258e:	e004      	b.n	800259a <HAL_TIM_ConfigClockSource+0xa2>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8002590:	6802      	ldr	r2, [r0, #0]
 8002592:	6893      	ldr	r3, [r2, #8]
 8002594:	f023 0307 	bic.w	r3, r3, #7
 8002598:	6093      	str	r3, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 800259a:	2301      	movs	r3, #1
 800259c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80025a0:	2000      	movs	r0, #0
 80025a2:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 80025a6:	bd10      	pop	{r4, pc}
      TIM_ETR_SetConfig(htim->Instance,
 80025a8:	68cb      	ldr	r3, [r1, #12]
 80025aa:	684a      	ldr	r2, [r1, #4]
 80025ac:	6889      	ldr	r1, [r1, #8]
 80025ae:	6800      	ldr	r0, [r0, #0]
 80025b0:	f7ff ff8b 	bl	80024ca <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80025b4:	6822      	ldr	r2, [r4, #0]
 80025b6:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80025b8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 80025bc:	6093      	str	r3, [r2, #8]
    break;
 80025be:	e7ec      	b.n	800259a <HAL_TIM_ConfigClockSource+0xa2>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80025c0:	68ca      	ldr	r2, [r1, #12]
 80025c2:	6849      	ldr	r1, [r1, #4]
 80025c4:	6800      	ldr	r0, [r0, #0]
 80025c6:	f7ff ff53 	bl	8002470 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80025ca:	2150      	movs	r1, #80	; 0x50
 80025cc:	6820      	ldr	r0, [r4, #0]
 80025ce:	f7ff ff74 	bl	80024ba <TIM_ITRx_SetConfig>
    break;
 80025d2:	e7e2      	b.n	800259a <HAL_TIM_ConfigClockSource+0xa2>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80025d4:	68ca      	ldr	r2, [r1, #12]
 80025d6:	6849      	ldr	r1, [r1, #4]
 80025d8:	6800      	ldr	r0, [r0, #0]
 80025da:	f7ff ff49 	bl	8002470 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80025de:	2140      	movs	r1, #64	; 0x40
 80025e0:	6820      	ldr	r0, [r4, #0]
 80025e2:	f7ff ff6a 	bl	80024ba <TIM_ITRx_SetConfig>
    break;
 80025e6:	e7d8      	b.n	800259a <HAL_TIM_ConfigClockSource+0xa2>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 80025e8:	2110      	movs	r1, #16
 80025ea:	6800      	ldr	r0, [r0, #0]
 80025ec:	f7ff ff65 	bl	80024ba <TIM_ITRx_SetConfig>
    break;
 80025f0:	e7d3      	b.n	800259a <HAL_TIM_ConfigClockSource+0xa2>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 80025f2:	2120      	movs	r1, #32
 80025f4:	6800      	ldr	r0, [r0, #0]
 80025f6:	f7ff ff60 	bl	80024ba <TIM_ITRx_SetConfig>
    break;
 80025fa:	e7ce      	b.n	800259a <HAL_TIM_ConfigClockSource+0xa2>
  __HAL_LOCK(htim);
 80025fc:	2002      	movs	r0, #2
 80025fe:	4770      	bx	lr

08002600 <HAL_TIM_PeriodElapsedCallback>:
{
 8002600:	4770      	bx	lr

08002602 <HAL_TIM_OC_DelayElapsedCallback>:
{
 8002602:	4770      	bx	lr

08002604 <HAL_TIM_IC_CaptureCallback>:
{
 8002604:	4770      	bx	lr

08002606 <HAL_TIM_PWM_PulseFinishedCallback>:
{
 8002606:	4770      	bx	lr

08002608 <HAL_TIM_TriggerCallback>:
{
 8002608:	4770      	bx	lr

0800260a <HAL_TIM_IRQHandler>:
{
 800260a:	b510      	push	{r4, lr}
 800260c:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800260e:	6803      	ldr	r3, [r0, #0]
 8002610:	691a      	ldr	r2, [r3, #16]
 8002612:	f012 0f02 	tst.w	r2, #2
 8002616:	d011      	beq.n	800263c <HAL_TIM_IRQHandler+0x32>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8002618:	68da      	ldr	r2, [r3, #12]
 800261a:	f012 0f02 	tst.w	r2, #2
 800261e:	d00d      	beq.n	800263c <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002620:	f06f 0202 	mvn.w	r2, #2
 8002624:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002626:	2301      	movs	r3, #1
 8002628:	7703      	strb	r3, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800262a:	6803      	ldr	r3, [r0, #0]
 800262c:	699b      	ldr	r3, [r3, #24]
 800262e:	f013 0f03 	tst.w	r3, #3
 8002632:	d070      	beq.n	8002716 <HAL_TIM_IRQHandler+0x10c>
          HAL_TIM_IC_CaptureCallback(htim);
 8002634:	f7ff ffe6 	bl	8002604 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002638:	2300      	movs	r3, #0
 800263a:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800263c:	6823      	ldr	r3, [r4, #0]
 800263e:	691a      	ldr	r2, [r3, #16]
 8002640:	f012 0f04 	tst.w	r2, #4
 8002644:	d012      	beq.n	800266c <HAL_TIM_IRQHandler+0x62>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8002646:	68da      	ldr	r2, [r3, #12]
 8002648:	f012 0f04 	tst.w	r2, #4
 800264c:	d00e      	beq.n	800266c <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800264e:	f06f 0204 	mvn.w	r2, #4
 8002652:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002654:	2302      	movs	r3, #2
 8002656:	7723      	strb	r3, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002658:	6823      	ldr	r3, [r4, #0]
 800265a:	699b      	ldr	r3, [r3, #24]
 800265c:	f413 7f40 	tst.w	r3, #768	; 0x300
 8002660:	d05f      	beq.n	8002722 <HAL_TIM_IRQHandler+0x118>
        HAL_TIM_IC_CaptureCallback(htim);
 8002662:	4620      	mov	r0, r4
 8002664:	f7ff ffce 	bl	8002604 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002668:	2300      	movs	r3, #0
 800266a:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800266c:	6823      	ldr	r3, [r4, #0]
 800266e:	691a      	ldr	r2, [r3, #16]
 8002670:	f012 0f08 	tst.w	r2, #8
 8002674:	d012      	beq.n	800269c <HAL_TIM_IRQHandler+0x92>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8002676:	68da      	ldr	r2, [r3, #12]
 8002678:	f012 0f08 	tst.w	r2, #8
 800267c:	d00e      	beq.n	800269c <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800267e:	f06f 0208 	mvn.w	r2, #8
 8002682:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002684:	2304      	movs	r3, #4
 8002686:	7723      	strb	r3, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002688:	6823      	ldr	r3, [r4, #0]
 800268a:	69db      	ldr	r3, [r3, #28]
 800268c:	f013 0f03 	tst.w	r3, #3
 8002690:	d04e      	beq.n	8002730 <HAL_TIM_IRQHandler+0x126>
        HAL_TIM_IC_CaptureCallback(htim);
 8002692:	4620      	mov	r0, r4
 8002694:	f7ff ffb6 	bl	8002604 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002698:	2300      	movs	r3, #0
 800269a:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800269c:	6823      	ldr	r3, [r4, #0]
 800269e:	691a      	ldr	r2, [r3, #16]
 80026a0:	f012 0f10 	tst.w	r2, #16
 80026a4:	d012      	beq.n	80026cc <HAL_TIM_IRQHandler+0xc2>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80026a6:	68da      	ldr	r2, [r3, #12]
 80026a8:	f012 0f10 	tst.w	r2, #16
 80026ac:	d00e      	beq.n	80026cc <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80026ae:	f06f 0210 	mvn.w	r2, #16
 80026b2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80026b4:	2308      	movs	r3, #8
 80026b6:	7723      	strb	r3, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80026b8:	6823      	ldr	r3, [r4, #0]
 80026ba:	69db      	ldr	r3, [r3, #28]
 80026bc:	f413 7f40 	tst.w	r3, #768	; 0x300
 80026c0:	d03d      	beq.n	800273e <HAL_TIM_IRQHandler+0x134>
        HAL_TIM_IC_CaptureCallback(htim);
 80026c2:	4620      	mov	r0, r4
 80026c4:	f7ff ff9e 	bl	8002604 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026c8:	2300      	movs	r3, #0
 80026ca:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80026cc:	6823      	ldr	r3, [r4, #0]
 80026ce:	691a      	ldr	r2, [r3, #16]
 80026d0:	f012 0f01 	tst.w	r2, #1
 80026d4:	d003      	beq.n	80026de <HAL_TIM_IRQHandler+0xd4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80026d6:	68da      	ldr	r2, [r3, #12]
 80026d8:	f012 0f01 	tst.w	r2, #1
 80026dc:	d136      	bne.n	800274c <HAL_TIM_IRQHandler+0x142>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80026de:	6823      	ldr	r3, [r4, #0]
 80026e0:	691a      	ldr	r2, [r3, #16]
 80026e2:	f012 0f80 	tst.w	r2, #128	; 0x80
 80026e6:	d003      	beq.n	80026f0 <HAL_TIM_IRQHandler+0xe6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80026e8:	68da      	ldr	r2, [r3, #12]
 80026ea:	f012 0f80 	tst.w	r2, #128	; 0x80
 80026ee:	d134      	bne.n	800275a <HAL_TIM_IRQHandler+0x150>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80026f0:	6823      	ldr	r3, [r4, #0]
 80026f2:	691a      	ldr	r2, [r3, #16]
 80026f4:	f012 0f40 	tst.w	r2, #64	; 0x40
 80026f8:	d003      	beq.n	8002702 <HAL_TIM_IRQHandler+0xf8>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80026fa:	68da      	ldr	r2, [r3, #12]
 80026fc:	f012 0f40 	tst.w	r2, #64	; 0x40
 8002700:	d132      	bne.n	8002768 <HAL_TIM_IRQHandler+0x15e>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002702:	6823      	ldr	r3, [r4, #0]
 8002704:	691a      	ldr	r2, [r3, #16]
 8002706:	f012 0f20 	tst.w	r2, #32
 800270a:	d003      	beq.n	8002714 <HAL_TIM_IRQHandler+0x10a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 800270c:	68da      	ldr	r2, [r3, #12]
 800270e:	f012 0f20 	tst.w	r2, #32
 8002712:	d130      	bne.n	8002776 <HAL_TIM_IRQHandler+0x16c>
 8002714:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002716:	f7ff ff74 	bl	8002602 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800271a:	4620      	mov	r0, r4
 800271c:	f7ff ff73 	bl	8002606 <HAL_TIM_PWM_PulseFinishedCallback>
 8002720:	e78a      	b.n	8002638 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002722:	4620      	mov	r0, r4
 8002724:	f7ff ff6d 	bl	8002602 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002728:	4620      	mov	r0, r4
 800272a:	f7ff ff6c 	bl	8002606 <HAL_TIM_PWM_PulseFinishedCallback>
 800272e:	e79b      	b.n	8002668 <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002730:	4620      	mov	r0, r4
 8002732:	f7ff ff66 	bl	8002602 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002736:	4620      	mov	r0, r4
 8002738:	f7ff ff65 	bl	8002606 <HAL_TIM_PWM_PulseFinishedCallback>
 800273c:	e7ac      	b.n	8002698 <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800273e:	4620      	mov	r0, r4
 8002740:	f7ff ff5f 	bl	8002602 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002744:	4620      	mov	r0, r4
 8002746:	f7ff ff5e 	bl	8002606 <HAL_TIM_PWM_PulseFinishedCallback>
 800274a:	e7bd      	b.n	80026c8 <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800274c:	f06f 0201 	mvn.w	r2, #1
 8002750:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002752:	4620      	mov	r0, r4
 8002754:	f7ff ff54 	bl	8002600 <HAL_TIM_PeriodElapsedCallback>
 8002758:	e7c1      	b.n	80026de <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800275a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800275e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002760:	4620      	mov	r0, r4
 8002762:	f000 f9c9 	bl	8002af8 <HAL_TIMEx_BreakCallback>
 8002766:	e7c3      	b.n	80026f0 <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002768:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800276c:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800276e:	4620      	mov	r0, r4
 8002770:	f7ff ff4a 	bl	8002608 <HAL_TIM_TriggerCallback>
 8002774:	e7c5      	b.n	8002702 <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002776:	f06f 0220 	mvn.w	r2, #32
 800277a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 800277c:	4620      	mov	r0, r4
 800277e:	f000 f9ba 	bl	8002af6 <HAL_TIMEx_CommutationCallback>
}
 8002782:	e7c7      	b.n	8002714 <HAL_TIM_IRQHandler+0x10a>

08002784 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8002784:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002786:	4a25      	ldr	r2, [pc, #148]	; (800281c <TIM_Base_SetConfig+0x98>)
 8002788:	4290      	cmp	r0, r2
 800278a:	d012      	beq.n	80027b2 <TIM_Base_SetConfig+0x2e>
 800278c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002790:	4290      	cmp	r0, r2
 8002792:	d00e      	beq.n	80027b2 <TIM_Base_SetConfig+0x2e>
 8002794:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002798:	d00b      	beq.n	80027b2 <TIM_Base_SetConfig+0x2e>
 800279a:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 800279e:	4290      	cmp	r0, r2
 80027a0:	d007      	beq.n	80027b2 <TIM_Base_SetConfig+0x2e>
 80027a2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80027a6:	4290      	cmp	r0, r2
 80027a8:	d003      	beq.n	80027b2 <TIM_Base_SetConfig+0x2e>
 80027aa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80027ae:	4290      	cmp	r0, r2
 80027b0:	d103      	bne.n	80027ba <TIM_Base_SetConfig+0x36>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80027b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80027b6:	684a      	ldr	r2, [r1, #4]
 80027b8:	4313      	orrs	r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80027ba:	4a18      	ldr	r2, [pc, #96]	; (800281c <TIM_Base_SetConfig+0x98>)
 80027bc:	4290      	cmp	r0, r2
 80027be:	d012      	beq.n	80027e6 <TIM_Base_SetConfig+0x62>
 80027c0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80027c4:	4290      	cmp	r0, r2
 80027c6:	d00e      	beq.n	80027e6 <TIM_Base_SetConfig+0x62>
 80027c8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80027cc:	d00b      	beq.n	80027e6 <TIM_Base_SetConfig+0x62>
 80027ce:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 80027d2:	4290      	cmp	r0, r2
 80027d4:	d007      	beq.n	80027e6 <TIM_Base_SetConfig+0x62>
 80027d6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80027da:	4290      	cmp	r0, r2
 80027dc:	d003      	beq.n	80027e6 <TIM_Base_SetConfig+0x62>
 80027de:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80027e2:	4290      	cmp	r0, r2
 80027e4:	d103      	bne.n	80027ee <TIM_Base_SetConfig+0x6a>
    tmpcr1 &= ~TIM_CR1_CKD;
 80027e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80027ea:	68ca      	ldr	r2, [r1, #12]
 80027ec:	4313      	orrs	r3, r2
  tmpcr1 &= ~TIM_CR1_ARPE;
 80027ee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 80027f2:	694a      	ldr	r2, [r1, #20]
 80027f4:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80027f6:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80027f8:	688b      	ldr	r3, [r1, #8]
 80027fa:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80027fc:	680b      	ldr	r3, [r1, #0]
 80027fe:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002800:	4b06      	ldr	r3, [pc, #24]	; (800281c <TIM_Base_SetConfig+0x98>)
 8002802:	4298      	cmp	r0, r3
 8002804:	d006      	beq.n	8002814 <TIM_Base_SetConfig+0x90>
 8002806:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800280a:	4298      	cmp	r0, r3
 800280c:	d002      	beq.n	8002814 <TIM_Base_SetConfig+0x90>
  TIMx->EGR = TIM_EGR_UG;
 800280e:	2301      	movs	r3, #1
 8002810:	6143      	str	r3, [r0, #20]
 8002812:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 8002814:	690b      	ldr	r3, [r1, #16]
 8002816:	6303      	str	r3, [r0, #48]	; 0x30
 8002818:	e7f9      	b.n	800280e <TIM_Base_SetConfig+0x8a>
 800281a:	bf00      	nop
 800281c:	40012c00 	.word	0x40012c00

08002820 <HAL_TIM_Base_Init>:
  if(htim == NULL)
 8002820:	b1a8      	cbz	r0, 800284e <HAL_TIM_Base_Init+0x2e>
{
 8002822:	b510      	push	{r4, lr}
 8002824:	4604      	mov	r4, r0
  if(htim->State == HAL_TIM_STATE_RESET)
 8002826:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800282a:	b15b      	cbz	r3, 8002844 <HAL_TIM_Base_Init+0x24>
  htim->State= HAL_TIM_STATE_BUSY;
 800282c:	2302      	movs	r3, #2
 800282e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002832:	1d21      	adds	r1, r4, #4
 8002834:	6820      	ldr	r0, [r4, #0]
 8002836:	f7ff ffa5 	bl	8002784 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 800283a:	2301      	movs	r3, #1
 800283c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002840:	2000      	movs	r0, #0
 8002842:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8002844:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002848:	f001 fabc 	bl	8003dc4 <HAL_TIM_Base_MspInit>
 800284c:	e7ee      	b.n	800282c <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 800284e:	2001      	movs	r0, #1
 8002850:	4770      	bx	lr

08002852 <HAL_TIM_PWM_Init>:
  if(htim == NULL)
 8002852:	b1a8      	cbz	r0, 8002880 <HAL_TIM_PWM_Init+0x2e>
{
 8002854:	b510      	push	{r4, lr}
 8002856:	4604      	mov	r4, r0
  if(htim->State == HAL_TIM_STATE_RESET)
 8002858:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800285c:	b15b      	cbz	r3, 8002876 <HAL_TIM_PWM_Init+0x24>
  htim->State= HAL_TIM_STATE_BUSY;
 800285e:	2302      	movs	r3, #2
 8002860:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002864:	1d21      	adds	r1, r4, #4
 8002866:	6820      	ldr	r0, [r4, #0]
 8002868:	f7ff ff8c 	bl	8002784 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 800286c:	2301      	movs	r3, #1
 800286e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002872:	2000      	movs	r0, #0
 8002874:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8002876:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 800287a:	f001 fa6d 	bl	8003d58 <HAL_TIM_PWM_MspInit>
 800287e:	e7ee      	b.n	800285e <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 8002880:	2001      	movs	r0, #1
 8002882:	4770      	bx	lr

08002884 <TIM_OC2_SetConfig>:
{
 8002884:	b430      	push	{r4, r5}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002886:	6a03      	ldr	r3, [r0, #32]
 8002888:	f023 0310 	bic.w	r3, r3, #16
 800288c:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 800288e:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8002890:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8002892:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002894:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002898:	680d      	ldr	r5, [r1, #0]
 800289a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 800289e:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80028a2:	688d      	ldr	r5, [r1, #8]
 80028a4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80028a8:	4d12      	ldr	r5, [pc, #72]	; (80028f4 <TIM_OC2_SetConfig+0x70>)
 80028aa:	42a8      	cmp	r0, r5
 80028ac:	d011      	beq.n	80028d2 <TIM_OC2_SetConfig+0x4e>
 80028ae:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80028b2:	42a8      	cmp	r0, r5
 80028b4:	d00d      	beq.n	80028d2 <TIM_OC2_SetConfig+0x4e>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80028b6:	4d0f      	ldr	r5, [pc, #60]	; (80028f4 <TIM_OC2_SetConfig+0x70>)
 80028b8:	42a8      	cmp	r0, r5
 80028ba:	d012      	beq.n	80028e2 <TIM_OC2_SetConfig+0x5e>
 80028bc:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80028c0:	42a8      	cmp	r0, r5
 80028c2:	d00e      	beq.n	80028e2 <TIM_OC2_SetConfig+0x5e>
  TIMx->CR2 = tmpcr2;
 80028c4:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80028c6:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80028c8:	684a      	ldr	r2, [r1, #4]
 80028ca:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 80028cc:	6203      	str	r3, [r0, #32]
}
 80028ce:	bc30      	pop	{r4, r5}
 80028d0:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC2NP;
 80028d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80028d6:	68cd      	ldr	r5, [r1, #12]
 80028d8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 80028dc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80028e0:	e7e9      	b.n	80028b6 <TIM_OC2_SetConfig+0x32>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80028e2:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 80028e6:	694d      	ldr	r5, [r1, #20]
 80028e8:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 80028ec:	698d      	ldr	r5, [r1, #24]
 80028ee:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
 80028f2:	e7e7      	b.n	80028c4 <TIM_OC2_SetConfig+0x40>
 80028f4:	40012c00 	.word	0x40012c00

080028f8 <HAL_TIM_PWM_ConfigChannel>:
{
 80028f8:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 80028fa:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80028fe:	2b01      	cmp	r3, #1
 8002900:	d066      	beq.n	80029d0 <HAL_TIM_PWM_ConfigChannel+0xd8>
 8002902:	460d      	mov	r5, r1
 8002904:	4604      	mov	r4, r0
 8002906:	2301      	movs	r3, #1
 8002908:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800290c:	2302      	movs	r3, #2
 800290e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  switch (Channel)
 8002912:	2a0c      	cmp	r2, #12
 8002914:	d81a      	bhi.n	800294c <HAL_TIM_PWM_ConfigChannel+0x54>
 8002916:	e8df f002 	tbb	[pc, r2]
 800291a:	1907      	.short	0x1907
 800291c:	19201919 	.word	0x19201919
 8002920:	19341919 	.word	0x19341919
 8002924:	1919      	.short	0x1919
 8002926:	47          	.byte	0x47
 8002927:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002928:	6800      	ldr	r0, [r0, #0]
 800292a:	f7ff fd09 	bl	8002340 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800292e:	6822      	ldr	r2, [r4, #0]
 8002930:	6993      	ldr	r3, [r2, #24]
 8002932:	f043 0308 	orr.w	r3, r3, #8
 8002936:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002938:	6822      	ldr	r2, [r4, #0]
 800293a:	6993      	ldr	r3, [r2, #24]
 800293c:	f023 0304 	bic.w	r3, r3, #4
 8002940:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002942:	6822      	ldr	r2, [r4, #0]
 8002944:	6993      	ldr	r3, [r2, #24]
 8002946:	6929      	ldr	r1, [r5, #16]
 8002948:	430b      	orrs	r3, r1
 800294a:	6193      	str	r3, [r2, #24]
  htim->State = HAL_TIM_STATE_READY;
 800294c:	2301      	movs	r3, #1
 800294e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002952:	2000      	movs	r0, #0
 8002954:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 8002958:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800295a:	6800      	ldr	r0, [r0, #0]
 800295c:	f7ff ff92 	bl	8002884 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002960:	6822      	ldr	r2, [r4, #0]
 8002962:	6993      	ldr	r3, [r2, #24]
 8002964:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002968:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800296a:	6822      	ldr	r2, [r4, #0]
 800296c:	6993      	ldr	r3, [r2, #24]
 800296e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002972:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8002974:	6822      	ldr	r2, [r4, #0]
 8002976:	6993      	ldr	r3, [r2, #24]
 8002978:	6929      	ldr	r1, [r5, #16]
 800297a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800297e:	6193      	str	r3, [r2, #24]
    break;
 8002980:	e7e4      	b.n	800294c <HAL_TIM_PWM_ConfigChannel+0x54>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002982:	6800      	ldr	r0, [r0, #0]
 8002984:	f7ff fd12 	bl	80023ac <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002988:	6822      	ldr	r2, [r4, #0]
 800298a:	69d3      	ldr	r3, [r2, #28]
 800298c:	f043 0308 	orr.w	r3, r3, #8
 8002990:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002992:	6822      	ldr	r2, [r4, #0]
 8002994:	69d3      	ldr	r3, [r2, #28]
 8002996:	f023 0304 	bic.w	r3, r3, #4
 800299a:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800299c:	6822      	ldr	r2, [r4, #0]
 800299e:	69d3      	ldr	r3, [r2, #28]
 80029a0:	6929      	ldr	r1, [r5, #16]
 80029a2:	430b      	orrs	r3, r1
 80029a4:	61d3      	str	r3, [r2, #28]
    break;
 80029a6:	e7d1      	b.n	800294c <HAL_TIM_PWM_ConfigChannel+0x54>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80029a8:	6800      	ldr	r0, [r0, #0]
 80029aa:	f7ff fd39 	bl	8002420 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80029ae:	6822      	ldr	r2, [r4, #0]
 80029b0:	69d3      	ldr	r3, [r2, #28]
 80029b2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80029b6:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80029b8:	6822      	ldr	r2, [r4, #0]
 80029ba:	69d3      	ldr	r3, [r2, #28]
 80029bc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80029c0:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 80029c2:	6822      	ldr	r2, [r4, #0]
 80029c4:	69d3      	ldr	r3, [r2, #28]
 80029c6:	6929      	ldr	r1, [r5, #16]
 80029c8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80029cc:	61d3      	str	r3, [r2, #28]
    break;
 80029ce:	e7bd      	b.n	800294c <HAL_TIM_PWM_ConfigChannel+0x54>
  __HAL_LOCK(htim);
 80029d0:	2002      	movs	r0, #2
}
 80029d2:	bd38      	pop	{r3, r4, r5, pc}

080029d4 <TIM_CCxChannelCmd>:
  * @param  ChannelState : specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80029d4:	b410      	push	{r4}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 80029d6:	2301      	movs	r3, #1
 80029d8:	fa03 f401 	lsl.w	r4, r3, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80029dc:	6a03      	ldr	r3, [r0, #32]
 80029de:	ea23 0304 	bic.w	r3, r3, r4
 80029e2:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 80029e4:	6a03      	ldr	r3, [r0, #32]
 80029e6:	408a      	lsls	r2, r1
 80029e8:	4313      	orrs	r3, r2
 80029ea:	6203      	str	r3, [r0, #32]
}
 80029ec:	bc10      	pop	{r4}
 80029ee:	4770      	bx	lr

080029f0 <HAL_TIM_PWM_Start>:
{
 80029f0:	b510      	push	{r4, lr}
 80029f2:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80029f4:	2201      	movs	r2, #1
 80029f6:	6800      	ldr	r0, [r0, #0]
 80029f8:	f7ff ffec 	bl	80029d4 <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80029fc:	6823      	ldr	r3, [r4, #0]
 80029fe:	4a0c      	ldr	r2, [pc, #48]	; (8002a30 <HAL_TIM_PWM_Start+0x40>)
 8002a00:	4293      	cmp	r3, r2
 8002a02:	d012      	beq.n	8002a2a <HAL_TIM_PWM_Start+0x3a>
 8002a04:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d00c      	beq.n	8002a26 <HAL_TIM_PWM_Start+0x36>
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	b11a      	cbz	r2, 8002a18 <HAL_TIM_PWM_Start+0x28>
    __HAL_TIM_MOE_ENABLE(htim);
 8002a10:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002a12:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002a16:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8002a18:	6822      	ldr	r2, [r4, #0]
 8002a1a:	6813      	ldr	r3, [r2, #0]
 8002a1c:	f043 0301 	orr.w	r3, r3, #1
 8002a20:	6013      	str	r3, [r2, #0]
}
 8002a22:	2000      	movs	r0, #0
 8002a24:	bd10      	pop	{r4, pc}
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002a26:	2201      	movs	r2, #1
 8002a28:	e7f1      	b.n	8002a0e <HAL_TIM_PWM_Start+0x1e>
 8002a2a:	2201      	movs	r2, #1
 8002a2c:	e7ef      	b.n	8002a0e <HAL_TIM_PWM_Start+0x1e>
 8002a2e:	bf00      	nop
 8002a30:	40012c00 	.word	0x40012c00

08002a34 <HAL_TIM_PWM_Stop>:
{
 8002a34:	b510      	push	{r4, lr}
 8002a36:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8002a38:	2200      	movs	r2, #0
 8002a3a:	6800      	ldr	r0, [r0, #0]
 8002a3c:	f7ff ffca 	bl	80029d4 <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002a40:	6823      	ldr	r3, [r4, #0]
 8002a42:	4a17      	ldr	r2, [pc, #92]	; (8002aa0 <HAL_TIM_PWM_Stop+0x6c>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d029      	beq.n	8002a9c <HAL_TIM_PWM_Stop+0x68>
 8002a48:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d023      	beq.n	8002a98 <HAL_TIM_PWM_Stop+0x64>
 8002a50:	2200      	movs	r2, #0
 8002a52:	b16a      	cbz	r2, 8002a70 <HAL_TIM_PWM_Stop+0x3c>
    __HAL_TIM_MOE_DISABLE(htim);
 8002a54:	6a19      	ldr	r1, [r3, #32]
 8002a56:	f241 1211 	movw	r2, #4369	; 0x1111
 8002a5a:	4211      	tst	r1, r2
 8002a5c:	d108      	bne.n	8002a70 <HAL_TIM_PWM_Stop+0x3c>
 8002a5e:	6a19      	ldr	r1, [r3, #32]
 8002a60:	f240 4244 	movw	r2, #1092	; 0x444
 8002a64:	4211      	tst	r1, r2
 8002a66:	d103      	bne.n	8002a70 <HAL_TIM_PWM_Stop+0x3c>
 8002a68:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002a6a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002a6e:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 8002a70:	6823      	ldr	r3, [r4, #0]
 8002a72:	6a19      	ldr	r1, [r3, #32]
 8002a74:	f241 1211 	movw	r2, #4369	; 0x1111
 8002a78:	4211      	tst	r1, r2
 8002a7a:	d108      	bne.n	8002a8e <HAL_TIM_PWM_Stop+0x5a>
 8002a7c:	6a19      	ldr	r1, [r3, #32]
 8002a7e:	f240 4244 	movw	r2, #1092	; 0x444
 8002a82:	4211      	tst	r1, r2
 8002a84:	d103      	bne.n	8002a8e <HAL_TIM_PWM_Stop+0x5a>
 8002a86:	681a      	ldr	r2, [r3, #0]
 8002a88:	f022 0201 	bic.w	r2, r2, #1
 8002a8c:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8002a94:	2000      	movs	r0, #0
 8002a96:	bd10      	pop	{r4, pc}
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002a98:	2201      	movs	r2, #1
 8002a9a:	e7da      	b.n	8002a52 <HAL_TIM_PWM_Stop+0x1e>
 8002a9c:	2201      	movs	r2, #1
 8002a9e:	e7d8      	b.n	8002a52 <HAL_TIM_PWM_Stop+0x1e>
 8002aa0:	40012c00 	.word	0x40012c00

08002aa4 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8002aa4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002aa8:	2b01      	cmp	r3, #1
 8002aaa:	d022      	beq.n	8002af2 <HAL_TIMEx_MasterConfigSynchronization+0x4e>
{
 8002aac:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 8002aae:	2201      	movs	r2, #1
 8002ab0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002ab4:	2302      	movs	r3, #2
 8002ab6:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002aba:	6804      	ldr	r4, [r0, #0]
 8002abc:	6863      	ldr	r3, [r4, #4]
 8002abe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ac2:	6063      	str	r3, [r4, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8002ac4:	6804      	ldr	r4, [r0, #0]
 8002ac6:	6863      	ldr	r3, [r4, #4]
 8002ac8:	680d      	ldr	r5, [r1, #0]
 8002aca:	432b      	orrs	r3, r5
 8002acc:	6063      	str	r3, [r4, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8002ace:	6804      	ldr	r4, [r0, #0]
 8002ad0:	68a3      	ldr	r3, [r4, #8]
 8002ad2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002ad6:	60a3      	str	r3, [r4, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8002ad8:	6804      	ldr	r4, [r0, #0]
 8002ada:	68a3      	ldr	r3, [r4, #8]
 8002adc:	6849      	ldr	r1, [r1, #4]
 8002ade:	430b      	orrs	r3, r1
 8002ae0:	60a3      	str	r3, [r4, #8]

  htim->State = HAL_TIM_STATE_READY;
 8002ae2:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8002aec:	4618      	mov	r0, r3
}
 8002aee:	bc30      	pop	{r4, r5}
 8002af0:	4770      	bx	lr
  __HAL_LOCK(htim);
 8002af2:	2002      	movs	r0, #2
 8002af4:	4770      	bx	lr

08002af6 <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8002af6:	4770      	bx	lr

08002af8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002af8:	4770      	bx	lr
	...

08002afc <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002afc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002b00:	4605      	mov	r5, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002b02:	6802      	ldr	r2, [r0, #0]
 8002b04:	6913      	ldr	r3, [r2, #16]
 8002b06:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002b0a:	68c1      	ldr	r1, [r0, #12]
 8002b0c:	430b      	orrs	r3, r1
 8002b0e:	6113      	str	r3, [r2, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002b10:	6883      	ldr	r3, [r0, #8]
 8002b12:	6902      	ldr	r2, [r0, #16]
 8002b14:	4313      	orrs	r3, r2
 8002b16:	6942      	ldr	r2, [r0, #20]
 8002b18:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, 
 8002b1a:	6801      	ldr	r1, [r0, #0]
 8002b1c:	68ca      	ldr	r2, [r1, #12]
 8002b1e:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 8002b22:	f022 020c 	bic.w	r2, r2, #12
 8002b26:	4313      	orrs	r3, r2
 8002b28:	60cb      	str	r3, [r1, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002b2a:	6802      	ldr	r2, [r0, #0]
 8002b2c:	6953      	ldr	r3, [r2, #20]
 8002b2e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b32:	6981      	ldr	r1, [r0, #24]
 8002b34:	430b      	orrs	r3, r1
 8002b36:	6153      	str	r3, [r2, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8002b38:	f8d0 8000 	ldr.w	r8, [r0]
 8002b3c:	4b59      	ldr	r3, [pc, #356]	; (8002ca4 <UART_SetConfig+0x1a8>)
 8002b3e:	4598      	cmp	r8, r3
 8002b40:	d057      	beq.n	8002bf2 <UART_SetConfig+0xf6>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002b42:	f7ff fac7 	bl	80020d4 <HAL_RCC_GetPCLK1Freq>
 8002b46:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002b4a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002b4e:	686c      	ldr	r4, [r5, #4]
 8002b50:	00a4      	lsls	r4, r4, #2
 8002b52:	fbb0 f4f4 	udiv	r4, r0, r4
 8002b56:	4f54      	ldr	r7, [pc, #336]	; (8002ca8 <UART_SetConfig+0x1ac>)
 8002b58:	fba7 3404 	umull	r3, r4, r7, r4
 8002b5c:	0964      	lsrs	r4, r4, #5
 8002b5e:	0126      	lsls	r6, r4, #4
 8002b60:	f7ff fab8 	bl	80020d4 <HAL_RCC_GetPCLK1Freq>
 8002b64:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002b68:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002b6c:	686c      	ldr	r4, [r5, #4]
 8002b6e:	00a4      	lsls	r4, r4, #2
 8002b70:	fbb0 faf4 	udiv	sl, r0, r4
 8002b74:	f7ff faae 	bl	80020d4 <HAL_RCC_GetPCLK1Freq>
 8002b78:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002b7c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002b80:	686c      	ldr	r4, [r5, #4]
 8002b82:	00a4      	lsls	r4, r4, #2
 8002b84:	fbb0 f4f4 	udiv	r4, r0, r4
 8002b88:	fba7 3404 	umull	r3, r4, r7, r4
 8002b8c:	0964      	lsrs	r4, r4, #5
 8002b8e:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002b92:	fb09 a414 	mls	r4, r9, r4, sl
 8002b96:	0124      	lsls	r4, r4, #4
 8002b98:	3432      	adds	r4, #50	; 0x32
 8002b9a:	fba7 3404 	umull	r3, r4, r7, r4
 8002b9e:	0964      	lsrs	r4, r4, #5
 8002ba0:	f004 04f0 	and.w	r4, r4, #240	; 0xf0
 8002ba4:	4434      	add	r4, r6
 8002ba6:	f7ff fa95 	bl	80020d4 <HAL_RCC_GetPCLK1Freq>
 8002baa:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002bae:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002bb2:	686e      	ldr	r6, [r5, #4]
 8002bb4:	00b6      	lsls	r6, r6, #2
 8002bb6:	fbb0 f6f6 	udiv	r6, r0, r6
 8002bba:	f7ff fa8b 	bl	80020d4 <HAL_RCC_GetPCLK1Freq>
 8002bbe:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002bc2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002bc6:	686b      	ldr	r3, [r5, #4]
 8002bc8:	009b      	lsls	r3, r3, #2
 8002bca:	fbb0 f0f3 	udiv	r0, r0, r3
 8002bce:	fba7 3000 	umull	r3, r0, r7, r0
 8002bd2:	0940      	lsrs	r0, r0, #5
 8002bd4:	fb09 6910 	mls	r9, r9, r0, r6
 8002bd8:	ea4f 1909 	mov.w	r9, r9, lsl #4
 8002bdc:	f109 0932 	add.w	r9, r9, #50	; 0x32
 8002be0:	fba7 3709 	umull	r3, r7, r7, r9
 8002be4:	f3c7 1743 	ubfx	r7, r7, #5, #4
 8002be8:	4427      	add	r7, r4
 8002bea:	f8c8 7008 	str.w	r7, [r8, #8]
 8002bee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002bf2:	f7ff fa7f 	bl	80020f4 <HAL_RCC_GetPCLK2Freq>
 8002bf6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002bfa:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002bfe:	686c      	ldr	r4, [r5, #4]
 8002c00:	00a4      	lsls	r4, r4, #2
 8002c02:	fbb0 f4f4 	udiv	r4, r0, r4
 8002c06:	4f28      	ldr	r7, [pc, #160]	; (8002ca8 <UART_SetConfig+0x1ac>)
 8002c08:	fba7 3404 	umull	r3, r4, r7, r4
 8002c0c:	0964      	lsrs	r4, r4, #5
 8002c0e:	0126      	lsls	r6, r4, #4
 8002c10:	f7ff fa70 	bl	80020f4 <HAL_RCC_GetPCLK2Freq>
 8002c14:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002c18:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002c1c:	686c      	ldr	r4, [r5, #4]
 8002c1e:	00a4      	lsls	r4, r4, #2
 8002c20:	fbb0 faf4 	udiv	sl, r0, r4
 8002c24:	f7ff fa66 	bl	80020f4 <HAL_RCC_GetPCLK2Freq>
 8002c28:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002c2c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002c30:	686c      	ldr	r4, [r5, #4]
 8002c32:	00a4      	lsls	r4, r4, #2
 8002c34:	fbb0 f4f4 	udiv	r4, r0, r4
 8002c38:	fba7 3404 	umull	r3, r4, r7, r4
 8002c3c:	0964      	lsrs	r4, r4, #5
 8002c3e:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002c42:	fb09 a414 	mls	r4, r9, r4, sl
 8002c46:	0124      	lsls	r4, r4, #4
 8002c48:	3432      	adds	r4, #50	; 0x32
 8002c4a:	fba7 3404 	umull	r3, r4, r7, r4
 8002c4e:	0964      	lsrs	r4, r4, #5
 8002c50:	f004 04f0 	and.w	r4, r4, #240	; 0xf0
 8002c54:	4434      	add	r4, r6
 8002c56:	f7ff fa4d 	bl	80020f4 <HAL_RCC_GetPCLK2Freq>
 8002c5a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002c5e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002c62:	686e      	ldr	r6, [r5, #4]
 8002c64:	00b6      	lsls	r6, r6, #2
 8002c66:	fbb0 f6f6 	udiv	r6, r0, r6
 8002c6a:	f7ff fa43 	bl	80020f4 <HAL_RCC_GetPCLK2Freq>
 8002c6e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002c72:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002c76:	686b      	ldr	r3, [r5, #4]
 8002c78:	009b      	lsls	r3, r3, #2
 8002c7a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c7e:	fba7 2303 	umull	r2, r3, r7, r3
 8002c82:	095b      	lsrs	r3, r3, #5
 8002c84:	fb09 6913 	mls	r9, r9, r3, r6
 8002c88:	ea4f 1909 	mov.w	r9, r9, lsl #4
 8002c8c:	f109 0932 	add.w	r9, r9, #50	; 0x32
 8002c90:	fba7 3709 	umull	r3, r7, r7, r9
 8002c94:	f3c7 1743 	ubfx	r7, r7, #5, #4
 8002c98:	4427      	add	r7, r4
 8002c9a:	f8c8 7008 	str.w	r7, [r8, #8]
 8002c9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ca2:	bf00      	nop
 8002ca4:	40013800 	.word	0x40013800
 8002ca8:	51eb851f 	.word	0x51eb851f

08002cac <UART_WaitOnFlagUntilTimeout>:
{
 8002cac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002cb0:	4605      	mov	r5, r0
 8002cb2:	460f      	mov	r7, r1
 8002cb4:	4616      	mov	r6, r2
 8002cb6:	4698      	mov	r8, r3
 8002cb8:	9c06      	ldr	r4, [sp, #24]
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8002cba:	682b      	ldr	r3, [r5, #0]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	ea37 0303 	bics.w	r3, r7, r3
 8002cc2:	bf0c      	ite	eq
 8002cc4:	2301      	moveq	r3, #1
 8002cc6:	2300      	movne	r3, #0
 8002cc8:	42b3      	cmp	r3, r6
 8002cca:	d11e      	bne.n	8002d0a <UART_WaitOnFlagUntilTimeout+0x5e>
    if(Timeout != HAL_MAX_DELAY)
 8002ccc:	f1b4 3fff 	cmp.w	r4, #4294967295
 8002cd0:	d0f3      	beq.n	8002cba <UART_WaitOnFlagUntilTimeout+0xe>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8002cd2:	b12c      	cbz	r4, 8002ce0 <UART_WaitOnFlagUntilTimeout+0x34>
 8002cd4:	f7fe fa00 	bl	80010d8 <HAL_GetTick>
 8002cd8:	eba0 0008 	sub.w	r0, r0, r8
 8002cdc:	4284      	cmp	r4, r0
 8002cde:	d2ec      	bcs.n	8002cba <UART_WaitOnFlagUntilTimeout+0xe>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002ce0:	682a      	ldr	r2, [r5, #0]
 8002ce2:	68d3      	ldr	r3, [r2, #12]
 8002ce4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002ce8:	60d3      	str	r3, [r2, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002cea:	682a      	ldr	r2, [r5, #0]
 8002cec:	6953      	ldr	r3, [r2, #20]
 8002cee:	f023 0301 	bic.w	r3, r3, #1
 8002cf2:	6153      	str	r3, [r2, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8002cf4:	2320      	movs	r3, #32
 8002cf6:	f885 3039 	strb.w	r3, [r5, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002cfa:	f885 303a 	strb.w	r3, [r5, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8002cfe:	2300      	movs	r3, #0
 8002d00:	f885 3038 	strb.w	r3, [r5, #56]	; 0x38
        return HAL_TIMEOUT;
 8002d04:	2003      	movs	r0, #3
 8002d06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return HAL_OK;
 8002d0a:	2000      	movs	r0, #0
}
 8002d0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002d10 <HAL_UART_Init>:
  if(huart == NULL)
 8002d10:	b358      	cbz	r0, 8002d6a <HAL_UART_Init+0x5a>
{
 8002d12:	b510      	push	{r4, lr}
 8002d14:	4604      	mov	r4, r0
  if(huart->gState == HAL_UART_STATE_RESET)
 8002d16:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002d1a:	b30b      	cbz	r3, 8002d60 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8002d1c:	2324      	movs	r3, #36	; 0x24
 8002d1e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8002d22:	6822      	ldr	r2, [r4, #0]
 8002d24:	68d3      	ldr	r3, [r2, #12]
 8002d26:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002d2a:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8002d2c:	4620      	mov	r0, r4
 8002d2e:	f7ff fee5 	bl	8002afc <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d32:	6822      	ldr	r2, [r4, #0]
 8002d34:	6913      	ldr	r3, [r2, #16]
 8002d36:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8002d3a:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002d3c:	6822      	ldr	r2, [r4, #0]
 8002d3e:	6953      	ldr	r3, [r2, #20]
 8002d40:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8002d44:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 8002d46:	6822      	ldr	r2, [r4, #0]
 8002d48:	68d3      	ldr	r3, [r2, #12]
 8002d4a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002d4e:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d50:	2000      	movs	r0, #0
 8002d52:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8002d54:	2320      	movs	r3, #32
 8002d56:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8002d5a:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8002d5e:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8002d60:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8002d64:	f001 f96c 	bl	8004040 <HAL_UART_MspInit>
 8002d68:	e7d8      	b.n	8002d1c <HAL_UART_Init+0xc>
    return HAL_ERROR;
 8002d6a:	2001      	movs	r0, #1
 8002d6c:	4770      	bx	lr

08002d6e <HAL_UART_Transmit>:
{
 8002d6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002d72:	b082      	sub	sp, #8
 8002d74:	461e      	mov	r6, r3
  if(huart->gState == HAL_UART_STATE_READY)
 8002d76:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002d7a:	b2db      	uxtb	r3, r3
 8002d7c:	2b20      	cmp	r3, #32
 8002d7e:	d004      	beq.n	8002d8a <HAL_UART_Transmit+0x1c>
    return HAL_BUSY;
 8002d80:	2302      	movs	r3, #2
}
 8002d82:	4618      	mov	r0, r3
 8002d84:	b002      	add	sp, #8
 8002d86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002d8a:	4604      	mov	r4, r0
 8002d8c:	460d      	mov	r5, r1
 8002d8e:	4690      	mov	r8, r2
    if((pData == NULL) || (Size == 0U))
 8002d90:	2900      	cmp	r1, #0
 8002d92:	d055      	beq.n	8002e40 <HAL_UART_Transmit+0xd2>
 8002d94:	2a00      	cmp	r2, #0
 8002d96:	d055      	beq.n	8002e44 <HAL_UART_Transmit+0xd6>
    __HAL_LOCK(huart);
 8002d98:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002d9c:	2b01      	cmp	r3, #1
 8002d9e:	d101      	bne.n	8002da4 <HAL_UART_Transmit+0x36>
 8002da0:	2302      	movs	r3, #2
 8002da2:	e7ee      	b.n	8002d82 <HAL_UART_Transmit+0x14>
 8002da4:	2301      	movs	r3, #1
 8002da6:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002daa:	2300      	movs	r3, #0
 8002dac:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002dae:	2321      	movs	r3, #33	; 0x21
 8002db0:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8002db4:	f7fe f990 	bl	80010d8 <HAL_GetTick>
 8002db8:	4607      	mov	r7, r0
    huart->TxXferSize = Size;
 8002dba:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 8002dbe:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8002dc2:	e010      	b.n	8002de6 <HAL_UART_Transmit+0x78>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002dc4:	9600      	str	r6, [sp, #0]
 8002dc6:	463b      	mov	r3, r7
 8002dc8:	2200      	movs	r2, #0
 8002dca:	2180      	movs	r1, #128	; 0x80
 8002dcc:	4620      	mov	r0, r4
 8002dce:	f7ff ff6d 	bl	8002cac <UART_WaitOnFlagUntilTimeout>
 8002dd2:	2800      	cmp	r0, #0
 8002dd4:	d138      	bne.n	8002e48 <HAL_UART_Transmit+0xda>
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8002dd6:	6822      	ldr	r2, [r4, #0]
 8002dd8:	882b      	ldrh	r3, [r5, #0]
 8002dda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002dde:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8002de0:	6923      	ldr	r3, [r4, #16]
 8002de2:	b9cb      	cbnz	r3, 8002e18 <HAL_UART_Transmit+0xaa>
          pData +=2U;
 8002de4:	3502      	adds	r5, #2
    while(huart->TxXferCount > 0U)
 8002de6:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8002de8:	b29b      	uxth	r3, r3
 8002dea:	b1bb      	cbz	r3, 8002e1c <HAL_UART_Transmit+0xae>
      huart->TxXferCount--;
 8002dec:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8002dee:	b29b      	uxth	r3, r3
 8002df0:	3b01      	subs	r3, #1
 8002df2:	b29b      	uxth	r3, r3
 8002df4:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002df6:	68a3      	ldr	r3, [r4, #8]
 8002df8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002dfc:	d0e2      	beq.n	8002dc4 <HAL_UART_Transmit+0x56>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002dfe:	9600      	str	r6, [sp, #0]
 8002e00:	463b      	mov	r3, r7
 8002e02:	2200      	movs	r2, #0
 8002e04:	2180      	movs	r1, #128	; 0x80
 8002e06:	4620      	mov	r0, r4
 8002e08:	f7ff ff50 	bl	8002cac <UART_WaitOnFlagUntilTimeout>
 8002e0c:	b9f0      	cbnz	r0, 8002e4c <HAL_UART_Transmit+0xde>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002e0e:	6823      	ldr	r3, [r4, #0]
 8002e10:	782a      	ldrb	r2, [r5, #0]
 8002e12:	605a      	str	r2, [r3, #4]
 8002e14:	3501      	adds	r5, #1
 8002e16:	e7e6      	b.n	8002de6 <HAL_UART_Transmit+0x78>
          pData +=1U;
 8002e18:	3501      	adds	r5, #1
 8002e1a:	e7e4      	b.n	8002de6 <HAL_UART_Transmit+0x78>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002e1c:	9600      	str	r6, [sp, #0]
 8002e1e:	463b      	mov	r3, r7
 8002e20:	2200      	movs	r2, #0
 8002e22:	2140      	movs	r1, #64	; 0x40
 8002e24:	4620      	mov	r0, r4
 8002e26:	f7ff ff41 	bl	8002cac <UART_WaitOnFlagUntilTimeout>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	b108      	cbz	r0, 8002e32 <HAL_UART_Transmit+0xc4>
      return HAL_TIMEOUT;
 8002e2e:	2303      	movs	r3, #3
 8002e30:	e7a7      	b.n	8002d82 <HAL_UART_Transmit+0x14>
    huart->gState = HAL_UART_STATE_READY;
 8002e32:	2220      	movs	r2, #32
 8002e34:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 8002e38:	2200      	movs	r2, #0
 8002e3a:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
    return HAL_OK;
 8002e3e:	e7a0      	b.n	8002d82 <HAL_UART_Transmit+0x14>
      return  HAL_ERROR;
 8002e40:	2301      	movs	r3, #1
 8002e42:	e79e      	b.n	8002d82 <HAL_UART_Transmit+0x14>
 8002e44:	2301      	movs	r3, #1
 8002e46:	e79c      	b.n	8002d82 <HAL_UART_Transmit+0x14>
          return HAL_TIMEOUT;
 8002e48:	2303      	movs	r3, #3
 8002e4a:	e79a      	b.n	8002d82 <HAL_UART_Transmit+0x14>
          return HAL_TIMEOUT;
 8002e4c:	2303      	movs	r3, #3
 8002e4e:	e798      	b.n	8002d82 <HAL_UART_Transmit+0x14>

08002e50 <MX_ADC1_Init>:
uint16_t sr_value = 0;
uint16_t fr_value = 0;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8002e50:	b500      	push	{lr}
 8002e52:	b085      	sub	sp, #20
  ADC_ChannelConfTypeDef sConfig;

    /**Common config 
    */
  hadc1.Instance = ADC1;
 8002e54:	4813      	ldr	r0, [pc, #76]	; (8002ea4 <MX_ADC1_Init+0x54>)
 8002e56:	4b14      	ldr	r3, [pc, #80]	; (8002ea8 <MX_ADC1_Init+0x58>)
 8002e58:	6003      	str	r3, [r0, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	6083      	str	r3, [r0, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002e5e:	60c3      	str	r3, [r0, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002e60:	6143      	str	r3, [r0, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002e62:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8002e66:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002e68:	6043      	str	r3, [r0, #4]
  hadc1.Init.NbrOfConversion = 1;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	6103      	str	r3, [r0, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002e6e:	f7fe fb81 	bl	8001574 <HAL_ADC_Init>
 8002e72:	b968      	cbnz	r0, 8002e90 <MX_ADC1_Init+0x40>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_10;
 8002e74:	230a      	movs	r3, #10
 8002e76:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002e78:	2301      	movs	r3, #1
 8002e7a:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 8002e7c:	2306      	movs	r3, #6
 8002e7e:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002e80:	a901      	add	r1, sp, #4
 8002e82:	4808      	ldr	r0, [pc, #32]	; (8002ea4 <MX_ADC1_Init+0x54>)
 8002e84:	f7fe f9fe 	bl	8001284 <HAL_ADC_ConfigChannel>
 8002e88:	b938      	cbnz	r0, 8002e9a <MX_ADC1_Init+0x4a>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

}
 8002e8a:	b005      	add	sp, #20
 8002e8c:	f85d fb04 	ldr.w	pc, [sp], #4
    _Error_Handler(__FILE__, __LINE__);
 8002e90:	214d      	movs	r1, #77	; 0x4d
 8002e92:	4806      	ldr	r0, [pc, #24]	; (8002eac <MX_ADC1_Init+0x5c>)
 8002e94:	f000 fb46 	bl	8003524 <_Error_Handler>
 8002e98:	e7ec      	b.n	8002e74 <MX_ADC1_Init+0x24>
    _Error_Handler(__FILE__, __LINE__);
 8002e9a:	2157      	movs	r1, #87	; 0x57
 8002e9c:	4803      	ldr	r0, [pc, #12]	; (8002eac <MX_ADC1_Init+0x5c>)
 8002e9e:	f000 fb41 	bl	8003524 <_Error_Handler>
}
 8002ea2:	e7f2      	b.n	8002e8a <MX_ADC1_Init+0x3a>
 8002ea4:	200002c8 	.word	0x200002c8
 8002ea8:	40012400 	.word	0x40012400
 8002eac:	080069a0 	.word	0x080069a0

08002eb0 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8002eb0:	b500      	push	{lr}
 8002eb2:	b085      	sub	sp, #20
  ADC_ChannelConfTypeDef sConfig;

    /**Common config 
    */
  hadc2.Instance = ADC2;
 8002eb4:	4813      	ldr	r0, [pc, #76]	; (8002f04 <MX_ADC2_Init+0x54>)
 8002eb6:	4b14      	ldr	r3, [pc, #80]	; (8002f08 <MX_ADC2_Init+0x58>)
 8002eb8:	6003      	str	r3, [r0, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	6083      	str	r3, [r0, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8002ebe:	60c3      	str	r3, [r0, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8002ec0:	6143      	str	r3, [r0, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002ec2:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8002ec6:	61c2      	str	r2, [r0, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002ec8:	6043      	str	r3, [r0, #4]
  hadc2.Init.NbrOfConversion = 1;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	6103      	str	r3, [r0, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8002ece:	f7fe fb51 	bl	8001574 <HAL_ADC_Init>
 8002ed2:	b968      	cbnz	r0, 8002ef0 <MX_ADC2_Init+0x40>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_4;
 8002ed4:	2304      	movs	r3, #4
 8002ed6:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8002edc:	2300      	movs	r3, #0
 8002ede:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002ee0:	a901      	add	r1, sp, #4
 8002ee2:	4808      	ldr	r0, [pc, #32]	; (8002f04 <MX_ADC2_Init+0x54>)
 8002ee4:	f7fe f9ce 	bl	8001284 <HAL_ADC_ConfigChannel>
 8002ee8:	b938      	cbnz	r0, 8002efa <MX_ADC2_Init+0x4a>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

}
 8002eea:	b005      	add	sp, #20
 8002eec:	f85d fb04 	ldr.w	pc, [sp], #4
    _Error_Handler(__FILE__, __LINE__);
 8002ef0:	216b      	movs	r1, #107	; 0x6b
 8002ef2:	4806      	ldr	r0, [pc, #24]	; (8002f0c <MX_ADC2_Init+0x5c>)
 8002ef4:	f000 fb16 	bl	8003524 <_Error_Handler>
 8002ef8:	e7ec      	b.n	8002ed4 <MX_ADC2_Init+0x24>
    _Error_Handler(__FILE__, __LINE__);
 8002efa:	2175      	movs	r1, #117	; 0x75
 8002efc:	4803      	ldr	r0, [pc, #12]	; (8002f0c <MX_ADC2_Init+0x5c>)
 8002efe:	f000 fb11 	bl	8003524 <_Error_Handler>
}
 8002f02:	e7f2      	b.n	8002eea <MX_ADC2_Init+0x3a>
 8002f04:	20000298 	.word	0x20000298
 8002f08:	40012800 	.word	0x40012800
 8002f0c:	080069a0 	.word	0x080069a0

08002f10 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8002f10:	b500      	push	{lr}
 8002f12:	b087      	sub	sp, #28

  GPIO_InitTypeDef GPIO_InitStruct;
  if(adcHandle->Instance==ADC1)
 8002f14:	6803      	ldr	r3, [r0, #0]
 8002f16:	4a17      	ldr	r2, [pc, #92]	; (8002f74 <HAL_ADC_MspInit+0x64>)
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d005      	beq.n	8002f28 <HAL_ADC_MspInit+0x18>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(adcHandle->Instance==ADC2)
 8002f1c:	4a16      	ldr	r2, [pc, #88]	; (8002f78 <HAL_ADC_MspInit+0x68>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d015      	beq.n	8002f4e <HAL_ADC_MspInit+0x3e>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8002f22:	b007      	add	sp, #28
 8002f24:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002f28:	4b14      	ldr	r3, [pc, #80]	; (8002f7c <HAL_ADC_MspInit+0x6c>)
 8002f2a:	699a      	ldr	r2, [r3, #24]
 8002f2c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f30:	619a      	str	r2, [r3, #24]
 8002f32:	699b      	ldr	r3, [r3, #24]
 8002f34:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002f38:	9300      	str	r3, [sp, #0]
 8002f3a:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = ADC1_Pin|ADC2_Pin|ADC3_Pin|ADC4_Pin;
 8002f3c:	230f      	movs	r3, #15
 8002f3e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002f40:	2303      	movs	r3, #3
 8002f42:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f44:	a902      	add	r1, sp, #8
 8002f46:	480e      	ldr	r0, [pc, #56]	; (8002f80 <HAL_ADC_MspInit+0x70>)
 8002f48:	f7fe fcba 	bl	80018c0 <HAL_GPIO_Init>
 8002f4c:	e7e9      	b.n	8002f22 <HAL_ADC_MspInit+0x12>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8002f4e:	4b0b      	ldr	r3, [pc, #44]	; (8002f7c <HAL_ADC_MspInit+0x6c>)
 8002f50:	699a      	ldr	r2, [r3, #24]
 8002f52:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002f56:	619a      	str	r2, [r3, #24]
 8002f58:	699b      	ldr	r3, [r3, #24]
 8002f5a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f5e:	9301      	str	r3, [sp, #4]
 8002f60:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = BATTERY_Pin;
 8002f62:	2310      	movs	r3, #16
 8002f64:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002f66:	2303      	movs	r3, #3
 8002f68:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(BATTERY_GPIO_Port, &GPIO_InitStruct);
 8002f6a:	a902      	add	r1, sp, #8
 8002f6c:	4805      	ldr	r0, [pc, #20]	; (8002f84 <HAL_ADC_MspInit+0x74>)
 8002f6e:	f7fe fca7 	bl	80018c0 <HAL_GPIO_Init>
}
 8002f72:	e7d6      	b.n	8002f22 <HAL_ADC_MspInit+0x12>
 8002f74:	40012400 	.word	0x40012400
 8002f78:	40012800 	.word	0x40012800
 8002f7c:	40021000 	.word	0x40021000
 8002f80:	40011000 	.word	0x40011000
 8002f84:	40010800 	.word	0x40010800

08002f88 <ADC_FL>:
} 

/* USER CODE BEGIN 1 */

uint16_t ADC_FL(void)
{
 8002f88:	b530      	push	{r4, r5, lr}
 8002f8a:	b085      	sub	sp, #20
	ADC_ChannelConfTypeDef sConfig;

	HAL_GPIO_WritePin(SENSOR4_GPIO_Port,SENSOR4_Pin,GPIO_PIN_SET);
 8002f8c:	2201      	movs	r2, #1
 8002f8e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002f92:	4817      	ldr	r0, [pc, #92]	; (8002ff0 <ADC_FL+0x68>)
 8002f94:	f7fe fd99 	bl	8001aca <HAL_GPIO_WritePin>
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8002f98:	2301      	movs	r3, #1
 8002f9a:	9302      	str	r3, [sp, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 8002f9c:	2306      	movs	r3, #6
 8002f9e:	9303      	str	r3, [sp, #12]
	sConfig.Channel = ADC_CHANNEL_13;
 8002fa0:	a904      	add	r1, sp, #16
 8002fa2:	230d      	movs	r3, #13
 8002fa4:	f841 3d0c 	str.w	r3, [r1, #-12]!
	HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8002fa8:	4c12      	ldr	r4, [pc, #72]	; (8002ff4 <ADC_FL+0x6c>)
 8002faa:	4620      	mov	r0, r4
 8002fac:	f7fe f96a 	bl	8001284 <HAL_ADC_ConfigChannel>
	HAL_ADCEx_Calibration_Start(&hadc1);
 8002fb0:	4620      	mov	r0, r4
 8002fb2:	f7fe fb93 	bl	80016dc <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start(&hadc1);
 8002fb6:	4620      	mov	r0, r4
 8002fb8:	f7fe fa40 	bl	800143c <HAL_ADC_Start>
	while( HAL_ADC_PollForConversion(&hadc1,1000) != HAL_OK );
 8002fbc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002fc0:	480c      	ldr	r0, [pc, #48]	; (8002ff4 <ADC_FL+0x6c>)
 8002fc2:	f7fe f8a3 	bl	800110c <HAL_ADC_PollForConversion>
 8002fc6:	2800      	cmp	r0, #0
 8002fc8:	d1f8      	bne.n	8002fbc <ADC_FL+0x34>
	fl_value = HAL_ADC_GetValue(&hadc1);
 8002fca:	4d0a      	ldr	r5, [pc, #40]	; (8002ff4 <ADC_FL+0x6c>)
 8002fcc:	4628      	mov	r0, r5
 8002fce:	f7fe f955 	bl	800127c <HAL_ADC_GetValue>
 8002fd2:	4c09      	ldr	r4, [pc, #36]	; (8002ff8 <ADC_FL+0x70>)
 8002fd4:	8020      	strh	r0, [r4, #0]
	HAL_ADC_Stop(&hadc1);
 8002fd6:	4628      	mov	r0, r5
 8002fd8:	f7fe fb62 	bl	80016a0 <HAL_ADC_Stop>
	HAL_GPIO_WritePin(SENSOR4_GPIO_Port,SENSOR4_Pin,GPIO_PIN_RESET);
 8002fdc:	2200      	movs	r2, #0
 8002fde:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002fe2:	4803      	ldr	r0, [pc, #12]	; (8002ff0 <ADC_FL+0x68>)
 8002fe4:	f7fe fd71 	bl	8001aca <HAL_GPIO_WritePin>

	return fl_value;
}
 8002fe8:	8820      	ldrh	r0, [r4, #0]
 8002fea:	b005      	add	sp, #20
 8002fec:	bd30      	pop	{r4, r5, pc}
 8002fee:	bf00      	nop
 8002ff0:	40010c00 	.word	0x40010c00
 8002ff4:	200002c8 	.word	0x200002c8
 8002ff8:	2000020c 	.word	0x2000020c

08002ffc <ADC_SL>:

uint16_t ADC_SL(void)
{
 8002ffc:	b530      	push	{r4, r5, lr}
 8002ffe:	b085      	sub	sp, #20
	ADC_ChannelConfTypeDef sConfig;

	HAL_GPIO_WritePin(SENSOR3_GPIO_Port,SENSOR3_Pin,GPIO_PIN_SET);
 8003000:	2201      	movs	r2, #1
 8003002:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003006:	4817      	ldr	r0, [pc, #92]	; (8003064 <ADC_SL+0x68>)
 8003008:	f7fe fd5f 	bl	8001aca <HAL_GPIO_WritePin>
	sConfig.Rank = ADC_REGULAR_RANK_1;
 800300c:	2301      	movs	r3, #1
 800300e:	9302      	str	r3, [sp, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 8003010:	2306      	movs	r3, #6
 8003012:	9303      	str	r3, [sp, #12]
	sConfig.Channel = ADC_CHANNEL_12;
 8003014:	a904      	add	r1, sp, #16
 8003016:	230c      	movs	r3, #12
 8003018:	f841 3d0c 	str.w	r3, [r1, #-12]!
	HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 800301c:	4c12      	ldr	r4, [pc, #72]	; (8003068 <ADC_SL+0x6c>)
 800301e:	4620      	mov	r0, r4
 8003020:	f7fe f930 	bl	8001284 <HAL_ADC_ConfigChannel>
	HAL_ADCEx_Calibration_Start(&hadc1);
 8003024:	4620      	mov	r0, r4
 8003026:	f7fe fb59 	bl	80016dc <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start(&hadc1);
 800302a:	4620      	mov	r0, r4
 800302c:	f7fe fa06 	bl	800143c <HAL_ADC_Start>
	while( HAL_ADC_PollForConversion(&hadc1,1000) != HAL_OK );
 8003030:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003034:	480c      	ldr	r0, [pc, #48]	; (8003068 <ADC_SL+0x6c>)
 8003036:	f7fe f869 	bl	800110c <HAL_ADC_PollForConversion>
 800303a:	2800      	cmp	r0, #0
 800303c:	d1f8      	bne.n	8003030 <ADC_SL+0x34>
	sl_value = HAL_ADC_GetValue(&hadc1);
 800303e:	4d0a      	ldr	r5, [pc, #40]	; (8003068 <ADC_SL+0x6c>)
 8003040:	4628      	mov	r0, r5
 8003042:	f7fe f91b 	bl	800127c <HAL_ADC_GetValue>
 8003046:	4c09      	ldr	r4, [pc, #36]	; (800306c <ADC_SL+0x70>)
 8003048:	8060      	strh	r0, [r4, #2]
	HAL_ADC_Stop(&hadc1);
 800304a:	4628      	mov	r0, r5
 800304c:	f7fe fb28 	bl	80016a0 <HAL_ADC_Stop>
	HAL_GPIO_WritePin(SENSOR3_GPIO_Port,SENSOR3_Pin,GPIO_PIN_RESET);
 8003050:	2200      	movs	r2, #0
 8003052:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003056:	4803      	ldr	r0, [pc, #12]	; (8003064 <ADC_SL+0x68>)
 8003058:	f7fe fd37 	bl	8001aca <HAL_GPIO_WritePin>

	return sl_value;
}
 800305c:	8860      	ldrh	r0, [r4, #2]
 800305e:	b005      	add	sp, #20
 8003060:	bd30      	pop	{r4, r5, pc}
 8003062:	bf00      	nop
 8003064:	40010c00 	.word	0x40010c00
 8003068:	200002c8 	.word	0x200002c8
 800306c:	2000020c 	.word	0x2000020c

08003070 <ADC_SR>:

uint16_t ADC_SR(void)
{
 8003070:	b530      	push	{r4, r5, lr}
 8003072:	b085      	sub	sp, #20
	ADC_ChannelConfTypeDef sConfig;

	HAL_GPIO_WritePin(SENSOR2_GPIO_Port,SENSOR2_Pin,GPIO_PIN_SET);
 8003074:	2201      	movs	r2, #1
 8003076:	2180      	movs	r1, #128	; 0x80
 8003078:	4816      	ldr	r0, [pc, #88]	; (80030d4 <ADC_SR+0x64>)
 800307a:	f7fe fd26 	bl	8001aca <HAL_GPIO_WritePin>
	sConfig.Rank = ADC_REGULAR_RANK_1;
 800307e:	2301      	movs	r3, #1
 8003080:	9302      	str	r3, [sp, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 8003082:	2306      	movs	r3, #6
 8003084:	9303      	str	r3, [sp, #12]
	sConfig.Channel = ADC_CHANNEL_11;
 8003086:	a904      	add	r1, sp, #16
 8003088:	230b      	movs	r3, #11
 800308a:	f841 3d0c 	str.w	r3, [r1, #-12]!
	HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 800308e:	4c12      	ldr	r4, [pc, #72]	; (80030d8 <ADC_SR+0x68>)
 8003090:	4620      	mov	r0, r4
 8003092:	f7fe f8f7 	bl	8001284 <HAL_ADC_ConfigChannel>
	HAL_ADCEx_Calibration_Start(&hadc1);
 8003096:	4620      	mov	r0, r4
 8003098:	f7fe fb20 	bl	80016dc <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start(&hadc1);
 800309c:	4620      	mov	r0, r4
 800309e:	f7fe f9cd 	bl	800143c <HAL_ADC_Start>
	while( HAL_ADC_PollForConversion(&hadc1,1000) != HAL_OK );
 80030a2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80030a6:	480c      	ldr	r0, [pc, #48]	; (80030d8 <ADC_SR+0x68>)
 80030a8:	f7fe f830 	bl	800110c <HAL_ADC_PollForConversion>
 80030ac:	2800      	cmp	r0, #0
 80030ae:	d1f8      	bne.n	80030a2 <ADC_SR+0x32>
	sr_value = HAL_ADC_GetValue(&hadc1);
 80030b0:	4d09      	ldr	r5, [pc, #36]	; (80030d8 <ADC_SR+0x68>)
 80030b2:	4628      	mov	r0, r5
 80030b4:	f7fe f8e2 	bl	800127c <HAL_ADC_GetValue>
 80030b8:	4c08      	ldr	r4, [pc, #32]	; (80030dc <ADC_SR+0x6c>)
 80030ba:	80a0      	strh	r0, [r4, #4]
	HAL_ADC_Stop(&hadc1);
 80030bc:	4628      	mov	r0, r5
 80030be:	f7fe faef 	bl	80016a0 <HAL_ADC_Stop>
	HAL_GPIO_WritePin(SENSOR2_GPIO_Port,SENSOR2_Pin,GPIO_PIN_RESET);
 80030c2:	2200      	movs	r2, #0
 80030c4:	2180      	movs	r1, #128	; 0x80
 80030c6:	4803      	ldr	r0, [pc, #12]	; (80030d4 <ADC_SR+0x64>)
 80030c8:	f7fe fcff 	bl	8001aca <HAL_GPIO_WritePin>

	return sr_value;
}
 80030cc:	88a0      	ldrh	r0, [r4, #4]
 80030ce:	b005      	add	sp, #20
 80030d0:	bd30      	pop	{r4, r5, pc}
 80030d2:	bf00      	nop
 80030d4:	40010c00 	.word	0x40010c00
 80030d8:	200002c8 	.word	0x200002c8
 80030dc:	2000020c 	.word	0x2000020c

080030e0 <ADC_FR>:

uint16_t ADC_FR(void)
{
 80030e0:	b530      	push	{r4, r5, lr}
 80030e2:	b085      	sub	sp, #20
	ADC_ChannelConfTypeDef sConfig;

	HAL_GPIO_WritePin(SENSOR1_GPIO_Port,SENSOR1_Pin,GPIO_PIN_SET);
 80030e4:	2201      	movs	r2, #1
 80030e6:	2140      	movs	r1, #64	; 0x40
 80030e8:	4816      	ldr	r0, [pc, #88]	; (8003144 <ADC_FR+0x64>)
 80030ea:	f7fe fcee 	bl	8001aca <HAL_GPIO_WritePin>
	sConfig.Rank = ADC_REGULAR_RANK_1;
 80030ee:	2301      	movs	r3, #1
 80030f0:	9302      	str	r3, [sp, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 80030f2:	2306      	movs	r3, #6
 80030f4:	9303      	str	r3, [sp, #12]
	sConfig.Channel = ADC_CHANNEL_10;
 80030f6:	a904      	add	r1, sp, #16
 80030f8:	230a      	movs	r3, #10
 80030fa:	f841 3d0c 	str.w	r3, [r1, #-12]!
	HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 80030fe:	4c12      	ldr	r4, [pc, #72]	; (8003148 <ADC_FR+0x68>)
 8003100:	4620      	mov	r0, r4
 8003102:	f7fe f8bf 	bl	8001284 <HAL_ADC_ConfigChannel>
	HAL_ADCEx_Calibration_Start(&hadc1);
 8003106:	4620      	mov	r0, r4
 8003108:	f7fe fae8 	bl	80016dc <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start(&hadc1);
 800310c:	4620      	mov	r0, r4
 800310e:	f7fe f995 	bl	800143c <HAL_ADC_Start>
	while( HAL_ADC_PollForConversion(&hadc1,1000) != HAL_OK );
 8003112:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003116:	480c      	ldr	r0, [pc, #48]	; (8003148 <ADC_FR+0x68>)
 8003118:	f7fd fff8 	bl	800110c <HAL_ADC_PollForConversion>
 800311c:	2800      	cmp	r0, #0
 800311e:	d1f8      	bne.n	8003112 <ADC_FR+0x32>
	fr_value = HAL_ADC_GetValue(&hadc1);
 8003120:	4d09      	ldr	r5, [pc, #36]	; (8003148 <ADC_FR+0x68>)
 8003122:	4628      	mov	r0, r5
 8003124:	f7fe f8aa 	bl	800127c <HAL_ADC_GetValue>
 8003128:	4c08      	ldr	r4, [pc, #32]	; (800314c <ADC_FR+0x6c>)
 800312a:	80e0      	strh	r0, [r4, #6]
	HAL_ADC_Stop(&hadc1);
 800312c:	4628      	mov	r0, r5
 800312e:	f7fe fab7 	bl	80016a0 <HAL_ADC_Stop>
	HAL_GPIO_WritePin(SENSOR1_GPIO_Port,SENSOR1_Pin,GPIO_PIN_RESET);
 8003132:	2200      	movs	r2, #0
 8003134:	2140      	movs	r1, #64	; 0x40
 8003136:	4803      	ldr	r0, [pc, #12]	; (8003144 <ADC_FR+0x64>)
 8003138:	f7fe fcc7 	bl	8001aca <HAL_GPIO_WritePin>

	return fr_value;
}
 800313c:	88e0      	ldrh	r0, [r4, #6]
 800313e:	b005      	add	sp, #20
 8003140:	bd30      	pop	{r4, r5, pc}
 8003142:	bf00      	nop
 8003144:	40010c00 	.word	0x40010c00
 8003148:	200002c8 	.word	0x200002c8
 800314c:	2000020c 	.word	0x2000020c

08003150 <ADC_UPDATE>:
void ADC_UPDATE(void)
{
 8003150:	b538      	push	{r3, r4, r5, lr}
	sen_fl.p_value = sen_fl.value;
 8003152:	4c2d      	ldr	r4, [pc, #180]	; (8003208 <ADC_UPDATE+0xb8>)
 8003154:	8823      	ldrh	r3, [r4, #0]
 8003156:	8063      	strh	r3, [r4, #2]
	sen_fl.value = ADC_FL();
 8003158:	f7ff ff16 	bl	8002f88 <ADC_FL>
 800315c:	8020      	strh	r0, [r4, #0]
	sen_fl.diff_value = ABS(sen_fl.value - sen_fl.p_value);
 800315e:	8863      	ldrh	r3, [r4, #2]
 8003160:	1ac0      	subs	r0, r0, r3
 8003162:	2800      	cmp	r0, #0
 8003164:	bfb8      	it	lt
 8003166:	4240      	neglt	r0, r0
 8003168:	80a0      	strh	r0, [r4, #4]

	sen_fr.p_value = sen_fr.value;
 800316a:	4d28      	ldr	r5, [pc, #160]	; (800320c <ADC_UPDATE+0xbc>)
 800316c:	882b      	ldrh	r3, [r5, #0]
 800316e:	806b      	strh	r3, [r5, #2]
	sen_fr.value = ADC_FR();
 8003170:	f7ff ffb6 	bl	80030e0 <ADC_FR>
 8003174:	8028      	strh	r0, [r5, #0]
	sen_fr.diff_value = ABS(sen_fr.value - sen_fr.p_value);
 8003176:	886b      	ldrh	r3, [r5, #2]
 8003178:	1ac3      	subs	r3, r0, r3
 800317a:	2b00      	cmp	r3, #0
 800317c:	bfb8      	it	lt
 800317e:	425b      	neglt	r3, r3
 8003180:	80ab      	strh	r3, [r5, #4]

	if(sen_fl.value + sen_fr.value >= sen_def.fl_th + sen_def.fr_th) sen_front.is_wall = true;
 8003182:	8823      	ldrh	r3, [r4, #0]
 8003184:	4418      	add	r0, r3
 8003186:	4a22      	ldr	r2, [pc, #136]	; (8003210 <ADC_UPDATE+0xc0>)
 8003188:	8813      	ldrh	r3, [r2, #0]
 800318a:	88d2      	ldrh	r2, [r2, #6]
 800318c:	4413      	add	r3, r2
 800318e:	4298      	cmp	r0, r3
 8003190:	db2a      	blt.n	80031e8 <ADC_UPDATE+0x98>
 8003192:	2201      	movs	r2, #1
 8003194:	4b1f      	ldr	r3, [pc, #124]	; (8003214 <ADC_UPDATE+0xc4>)
 8003196:	731a      	strb	r2, [r3, #12]
	else sen_front.is_wall = false;
	if(sen_fl.value + sen_fr.value >= sen_def.fl_center + sen_def.fl_center) sen_front.is_turn = true;
 8003198:	4b1d      	ldr	r3, [pc, #116]	; (8003210 <ADC_UPDATE+0xc0>)
 800319a:	891b      	ldrh	r3, [r3, #8]
 800319c:	ebb0 0f43 	cmp.w	r0, r3, lsl #1
 80031a0:	db26      	blt.n	80031f0 <ADC_UPDATE+0xa0>
 80031a2:	2201      	movs	r2, #1
 80031a4:	4b1b      	ldr	r3, [pc, #108]	; (8003214 <ADC_UPDATE+0xc4>)
 80031a6:	735a      	strb	r2, [r3, #13]
	else sen_fl.is_turn = false;


	sen_sl.p_value = sen_sl.value;
 80031a8:	4c1b      	ldr	r4, [pc, #108]	; (8003218 <ADC_UPDATE+0xc8>)
 80031aa:	8823      	ldrh	r3, [r4, #0]
 80031ac:	8063      	strh	r3, [r4, #2]
	sen_sl.value = ADC_SL();
 80031ae:	f7ff ff25 	bl	8002ffc <ADC_SL>
 80031b2:	8020      	strh	r0, [r4, #0]
	sen_sl.diff_value = sen_sl.value - sen_sl.p_value;
 80031b4:	8863      	ldrh	r3, [r4, #2]
 80031b6:	1ac3      	subs	r3, r0, r3
 80031b8:	80a3      	strh	r3, [r4, #4]
	if(sen_sl.value >= sen_def.sl_th) sen_sl.is_wall = true;
 80031ba:	4b15      	ldr	r3, [pc, #84]	; (8003210 <ADC_UPDATE+0xc0>)
 80031bc:	885b      	ldrh	r3, [r3, #2]
 80031be:	4298      	cmp	r0, r3
 80031c0:	d31a      	bcc.n	80031f8 <ADC_UPDATE+0xa8>
 80031c2:	2201      	movs	r2, #1
 80031c4:	7322      	strb	r2, [r4, #12]
	else sen_sl.is_wall = false;

	sen_sr.p_value = sen_sr.value;
 80031c6:	4c15      	ldr	r4, [pc, #84]	; (800321c <ADC_UPDATE+0xcc>)
 80031c8:	8823      	ldrh	r3, [r4, #0]
 80031ca:	8063      	strh	r3, [r4, #2]
	sen_sr.value = ADC_SR();
 80031cc:	f7ff ff50 	bl	8003070 <ADC_SR>
 80031d0:	8020      	strh	r0, [r4, #0]
	sen_sr.diff_value = sen_sr.value - sen_sr.p_value;
 80031d2:	8863      	ldrh	r3, [r4, #2]
 80031d4:	1ac3      	subs	r3, r0, r3
 80031d6:	80a3      	strh	r3, [r4, #4]
	if(sen_sr.value >= sen_def.sr_th) sen_sr.is_wall = true;
 80031d8:	4b0d      	ldr	r3, [pc, #52]	; (8003210 <ADC_UPDATE+0xc0>)
 80031da:	889b      	ldrh	r3, [r3, #4]
 80031dc:	4298      	cmp	r0, r3
 80031de:	d20f      	bcs.n	8003200 <ADC_UPDATE+0xb0>
	else sen_sr.is_wall = false;
 80031e0:	2200      	movs	r2, #0
 80031e2:	4b0e      	ldr	r3, [pc, #56]	; (800321c <ADC_UPDATE+0xcc>)
 80031e4:	731a      	strb	r2, [r3, #12]
 80031e6:	bd38      	pop	{r3, r4, r5, pc}
	else sen_front.is_wall = false;
 80031e8:	2200      	movs	r2, #0
 80031ea:	4b0a      	ldr	r3, [pc, #40]	; (8003214 <ADC_UPDATE+0xc4>)
 80031ec:	731a      	strb	r2, [r3, #12]
 80031ee:	e7d3      	b.n	8003198 <ADC_UPDATE+0x48>
	else sen_fl.is_turn = false;
 80031f0:	2200      	movs	r2, #0
 80031f2:	4b05      	ldr	r3, [pc, #20]	; (8003208 <ADC_UPDATE+0xb8>)
 80031f4:	735a      	strb	r2, [r3, #13]
 80031f6:	e7d7      	b.n	80031a8 <ADC_UPDATE+0x58>
	else sen_sl.is_wall = false;
 80031f8:	2200      	movs	r2, #0
 80031fa:	4b07      	ldr	r3, [pc, #28]	; (8003218 <ADC_UPDATE+0xc8>)
 80031fc:	731a      	strb	r2, [r3, #12]
 80031fe:	e7e2      	b.n	80031c6 <ADC_UPDATE+0x76>
	if(sen_sr.value >= sen_def.sr_th) sen_sr.is_wall = true;
 8003200:	2201      	movs	r2, #1
 8003202:	7322      	strb	r2, [r4, #12]
 8003204:	bd38      	pop	{r3, r4, r5, pc}
 8003206:	bf00      	nop
 8003208:	20000264 	.word	0x20000264
 800320c:	20000234 	.word	0x20000234
 8003210:	20000008 	.word	0x20000008
 8003214:	20000224 	.word	0x20000224
 8003218:	20000254 	.word	0x20000254
 800321c:	20000244 	.word	0x20000244

08003220 <CONTROL_P_CACL>:

    return (p + i + d);
}

void CONTROL_P_CACL(void)
{
 8003220:	b538      	push	{r3, r4, r5, lr}
	if(control.enable == true)
 8003222:	4b42      	ldr	r3, [pc, #264]	; (800332c <CONTROL_P_CACL+0x10c>)
 8003224:	7a1b      	ldrb	r3, [r3, #8]
 8003226:	2b01      	cmp	r3, #1
 8003228:	d000      	beq.n	800322c <CONTROL_P_CACL+0xc>
 800322a:	bd38      	pop	{r3, r4, r5, pc}
	{
		if( ABS(sen_sl.diff_value) >= sen_def.diff_th ) sen_def.sl_th = sen_def.sl_ori_th + 10;
 800322c:	4b40      	ldr	r3, [pc, #256]	; (8003330 <CONTROL_P_CACL+0x110>)
 800322e:	8898      	ldrh	r0, [r3, #4]
 8003230:	4b40      	ldr	r3, [pc, #256]	; (8003334 <CONTROL_P_CACL+0x114>)
 8003232:	899a      	ldrh	r2, [r3, #12]
 8003234:	4290      	cmp	r0, r2
 8003236:	db1d      	blt.n	8003274 <CONTROL_P_CACL+0x54>
 8003238:	4619      	mov	r1, r3
 800323a:	89db      	ldrh	r3, [r3, #14]
 800323c:	330a      	adds	r3, #10
 800323e:	804b      	strh	r3, [r1, #2]
		else sen_def.sl_th = sen_def.sl_ori_th;
		if( ABS(sen_sr.diff_value) >= sen_def.diff_th ) sen_def.sr_th = sen_def.sr_ori_th + 10;
 8003240:	4b3d      	ldr	r3, [pc, #244]	; (8003338 <CONTROL_P_CACL+0x118>)
 8003242:	889b      	ldrh	r3, [r3, #4]
 8003244:	429a      	cmp	r2, r3
 8003246:	dc19      	bgt.n	800327c <CONTROL_P_CACL+0x5c>
 8003248:	493a      	ldr	r1, [pc, #232]	; (8003334 <CONTROL_P_CACL+0x114>)
 800324a:	8a0a      	ldrh	r2, [r1, #16]
 800324c:	320a      	adds	r2, #10
 800324e:	808a      	strh	r2, [r1, #4]
		else sen_def.sr_th = sen_def.sr_ori_th;

		if( (sen_sl.value >= sen_def.sl_th) && (sen_sr.value >= sen_def.sr_th) )
 8003250:	4a37      	ldr	r2, [pc, #220]	; (8003330 <CONTROL_P_CACL+0x110>)
 8003252:	8811      	ldrh	r1, [r2, #0]
 8003254:	4a37      	ldr	r2, [pc, #220]	; (8003334 <CONTROL_P_CACL+0x114>)
 8003256:	8852      	ldrh	r2, [r2, #2]
 8003258:	4291      	cmp	r1, r2
 800325a:	d313      	bcc.n	8003284 <CONTROL_P_CACL+0x64>
 800325c:	4c36      	ldr	r4, [pc, #216]	; (8003338 <CONTROL_P_CACL+0x118>)
 800325e:	8825      	ldrh	r5, [r4, #0]
 8003260:	4c34      	ldr	r4, [pc, #208]	; (8003334 <CONTROL_P_CACL+0x114>)
 8003262:	88a4      	ldrh	r4, [r4, #4]
 8003264:	42a5      	cmp	r5, r4
 8003266:	d30d      	bcc.n	8003284 <CONTROL_P_CACL+0x64>
		{
			control.error = sen_sl.diff_value - sen_sr.diff_value;
 8003268:	1ac0      	subs	r0, r0, r3
 800326a:	f7fd fd2f 	bl	8000ccc <__aeabi_i2f>
 800326e:	4b2f      	ldr	r3, [pc, #188]	; (800332c <CONTROL_P_CACL+0x10c>)
 8003270:	6058      	str	r0, [r3, #4]
 8003272:	e020      	b.n	80032b6 <CONTROL_P_CACL+0x96>
		else sen_def.sl_th = sen_def.sl_ori_th;
 8003274:	4b2f      	ldr	r3, [pc, #188]	; (8003334 <CONTROL_P_CACL+0x114>)
 8003276:	89d9      	ldrh	r1, [r3, #14]
 8003278:	8059      	strh	r1, [r3, #2]
 800327a:	e7e1      	b.n	8003240 <CONTROL_P_CACL+0x20>
		else sen_def.sr_th = sen_def.sr_ori_th;
 800327c:	4a2d      	ldr	r2, [pc, #180]	; (8003334 <CONTROL_P_CACL+0x114>)
 800327e:	8a11      	ldrh	r1, [r2, #16]
 8003280:	8091      	strh	r1, [r2, #4]
 8003282:	e7e5      	b.n	8003250 <CONTROL_P_CACL+0x30>
		}
		else if( (sen_sl.value <= sen_def.sl_th) && (sen_sr.value <= sen_def.sr_th) )
 8003284:	4291      	cmp	r1, r2
 8003286:	d809      	bhi.n	800329c <CONTROL_P_CACL+0x7c>
 8003288:	4a2b      	ldr	r2, [pc, #172]	; (8003338 <CONTROL_P_CACL+0x118>)
 800328a:	8811      	ldrh	r1, [r2, #0]
 800328c:	4a29      	ldr	r2, [pc, #164]	; (8003334 <CONTROL_P_CACL+0x114>)
 800328e:	8892      	ldrh	r2, [r2, #4]
 8003290:	4291      	cmp	r1, r2
 8003292:	d803      	bhi.n	800329c <CONTROL_P_CACL+0x7c>
		{
			control.error = 0;
 8003294:	2200      	movs	r2, #0
 8003296:	4b25      	ldr	r3, [pc, #148]	; (800332c <CONTROL_P_CACL+0x10c>)
 8003298:	605a      	str	r2, [r3, #4]
 800329a:	e00c      	b.n	80032b6 <CONTROL_P_CACL+0x96>
		}
		else if( sen_sr.value >= sen_def.sr_th )
 800329c:	4a26      	ldr	r2, [pc, #152]	; (8003338 <CONTROL_P_CACL+0x118>)
 800329e:	8811      	ldrh	r1, [r2, #0]
 80032a0:	4a24      	ldr	r2, [pc, #144]	; (8003334 <CONTROL_P_CACL+0x114>)
 80032a2:	8892      	ldrh	r2, [r2, #4]
 80032a4:	4291      	cmp	r1, r2
 80032a6:	d335      	bcc.n	8003314 <CONTROL_P_CACL+0xf4>
		{
			control.error = -2 * sen_sr.diff_value;
 80032a8:	ebc3 73c3 	rsb	r3, r3, r3, lsl #31
 80032ac:	0058      	lsls	r0, r3, #1
 80032ae:	f7fd fd0d 	bl	8000ccc <__aeabi_i2f>
 80032b2:	4b1e      	ldr	r3, [pc, #120]	; (800332c <CONTROL_P_CACL+0x10c>)
 80032b4:	6058      	str	r0, [r3, #4]
		else
		{
			control.error = 2 * sen_sl.diff_value;
		}

		control.final = KP * control.error;
 80032b6:	4d1d      	ldr	r5, [pc, #116]	; (800332c <CONTROL_P_CACL+0x10c>)
 80032b8:	4920      	ldr	r1, [pc, #128]	; (800333c <CONTROL_P_CACL+0x11c>)
 80032ba:	6868      	ldr	r0, [r5, #4]
 80032bc:	f7fd fd5a 	bl	8000d74 <__aeabi_fmul>
 80032c0:	4604      	mov	r4, r0
 80032c2:	6028      	str	r0, [r5, #0]

		htim2.Init.Prescaler = prescaler.left - control.final;
 80032c4:	4b1e      	ldr	r3, [pc, #120]	; (8003340 <CONTROL_P_CACL+0x120>)
 80032c6:	f9b3 0000 	ldrsh.w	r0, [r3]
 80032ca:	f7fd fcff 	bl	8000ccc <__aeabi_i2f>
 80032ce:	4621      	mov	r1, r4
 80032d0:	f7fd fc46 	bl	8000b60 <__aeabi_fsub>
 80032d4:	4c1b      	ldr	r4, [pc, #108]	; (8003344 <CONTROL_P_CACL+0x124>)
 80032d6:	f7fd fe9d 	bl	8001014 <__aeabi_f2uiz>
 80032da:	6060      	str	r0, [r4, #4]
		if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80032dc:	4620      	mov	r0, r4
 80032de:	f7ff fab8 	bl	8002852 <HAL_TIM_PWM_Init>
 80032e2:	b9e8      	cbnz	r0, 8003320 <CONTROL_P_CACL+0x100>
		{
			_Error_Handler(__FILE__, __LINE__);
		}
		htim3.Init.Prescaler = prescaler.right + control.final;
 80032e4:	4b11      	ldr	r3, [pc, #68]	; (800332c <CONTROL_P_CACL+0x10c>)
 80032e6:	681c      	ldr	r4, [r3, #0]
 80032e8:	4b15      	ldr	r3, [pc, #84]	; (8003340 <CONTROL_P_CACL+0x120>)
 80032ea:	f9b3 0002 	ldrsh.w	r0, [r3, #2]
 80032ee:	f7fd fced 	bl	8000ccc <__aeabi_i2f>
 80032f2:	4621      	mov	r1, r4
 80032f4:	f7fd fc36 	bl	8000b64 <__addsf3>
 80032f8:	4c13      	ldr	r4, [pc, #76]	; (8003348 <CONTROL_P_CACL+0x128>)
 80032fa:	f7fd fe8b 	bl	8001014 <__aeabi_f2uiz>
 80032fe:	6060      	str	r0, [r4, #4]
		if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003300:	4620      	mov	r0, r4
 8003302:	f7ff faa6 	bl	8002852 <HAL_TIM_PWM_Init>
 8003306:	2800      	cmp	r0, #0
 8003308:	d08f      	beq.n	800322a <CONTROL_P_CACL+0xa>
		{
			_Error_Handler(__FILE__, __LINE__);
 800330a:	2146      	movs	r1, #70	; 0x46
 800330c:	480f      	ldr	r0, [pc, #60]	; (800334c <CONTROL_P_CACL+0x12c>)
 800330e:	f000 f909 	bl	8003524 <_Error_Handler>
		}
	}
}
 8003312:	e78a      	b.n	800322a <CONTROL_P_CACL+0xa>
			control.error = 2 * sen_sl.diff_value;
 8003314:	0040      	lsls	r0, r0, #1
 8003316:	f7fd fcd9 	bl	8000ccc <__aeabi_i2f>
 800331a:	4b04      	ldr	r3, [pc, #16]	; (800332c <CONTROL_P_CACL+0x10c>)
 800331c:	6058      	str	r0, [r3, #4]
 800331e:	e7ca      	b.n	80032b6 <CONTROL_P_CACL+0x96>
			_Error_Handler(__FILE__, __LINE__);
 8003320:	2141      	movs	r1, #65	; 0x41
 8003322:	480a      	ldr	r0, [pc, #40]	; (800334c <CONTROL_P_CACL+0x12c>)
 8003324:	f000 f8fe 	bl	8003524 <_Error_Handler>
 8003328:	e7dc      	b.n	80032e4 <CONTROL_P_CACL+0xc4>
 800332a:	bf00      	nop
 800332c:	20000218 	.word	0x20000218
 8003330:	20000254 	.word	0x20000254
 8003334:	20000008 	.word	0x20000008
 8003338:	20000244 	.word	0x20000244
 800333c:	3ba3d70a 	.word	0x3ba3d70a
 8003340:	20000214 	.word	0x20000214
 8003344:	200003d4 	.word	0x200003d4
 8003348:	20000394 	.word	0x20000394
 800334c:	080069b0 	.word	0x080069b0

08003350 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003350:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003354:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003356:	4b33      	ldr	r3, [pc, #204]	; (8003424 <MX_GPIO_Init+0xd4>)
 8003358:	699a      	ldr	r2, [r3, #24]
 800335a:	f042 0210 	orr.w	r2, r2, #16
 800335e:	619a      	str	r2, [r3, #24]
 8003360:	699a      	ldr	r2, [r3, #24]
 8003362:	f002 0210 	and.w	r2, r2, #16
 8003366:	9201      	str	r2, [sp, #4]
 8003368:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800336a:	699a      	ldr	r2, [r3, #24]
 800336c:	f042 0204 	orr.w	r2, r2, #4
 8003370:	619a      	str	r2, [r3, #24]
 8003372:	699a      	ldr	r2, [r3, #24]
 8003374:	f002 0204 	and.w	r2, r2, #4
 8003378:	9202      	str	r2, [sp, #8]
 800337a:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800337c:	699a      	ldr	r2, [r3, #24]
 800337e:	f042 0208 	orr.w	r2, r2, #8
 8003382:	619a      	str	r2, [r3, #24]
 8003384:	699b      	ldr	r3, [r3, #24]
 8003386:	f003 0308 	and.w	r3, r3, #8
 800338a:	9303      	str	r3, [sp, #12]
 800338c:	9b03      	ldr	r3, [sp, #12]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED1_Pin|LED2_Pin|MOTER_EN_Pin|L_CW_CCW_Pin 
 800338e:	f8df 809c 	ldr.w	r8, [pc, #156]	; 800342c <MX_GPIO_Init+0xdc>
 8003392:	2200      	movs	r2, #0
 8003394:	f246 11c0 	movw	r1, #25024	; 0x61c0
 8003398:	4640      	mov	r0, r8
 800339a:	f7fe fb96 	bl	8001aca <HAL_GPIO_WritePin>
                          |R_CW_CCW_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED3_Pin|LED4_Pin, GPIO_PIN_RESET);
 800339e:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8003430 <MX_GPIO_Init+0xe0>
 80033a2:	2200      	movs	r2, #0
 80033a4:	2103      	movs	r1, #3
 80033a6:	4648      	mov	r0, r9
 80033a8:	f7fe fb8f 	bl	8001aca <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SENSOR1_Pin|SENSOR2_Pin|SENSOR3_Pin|SENSOR4_Pin, GPIO_PIN_RESET);
 80033ac:	4d1e      	ldr	r5, [pc, #120]	; (8003428 <MX_GPIO_Init+0xd8>)
 80033ae:	2200      	movs	r2, #0
 80033b0:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 80033b4:	4628      	mov	r0, r5
 80033b6:	f7fe fb88 	bl	8001aca <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin 
                           PCPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|MOTER_EN_Pin|L_CW_CCW_Pin 
 80033ba:	f246 13c0 	movw	r3, #25024	; 0x61c0
 80033be:	9304      	str	r3, [sp, #16]
                          |R_CW_CCW_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80033c0:	2701      	movs	r7, #1
 80033c2:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033c4:	2400      	movs	r4, #0
 80033c6:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033c8:	2602      	movs	r6, #2
 80033ca:	9607      	str	r6, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80033cc:	a904      	add	r1, sp, #16
 80033ce:	4640      	mov	r0, r8
 80033d0:	f7fe fa76 	bl	80018c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LED3_Pin|LED4_Pin;
 80033d4:	2303      	movs	r3, #3
 80033d6:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80033d8:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033da:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033dc:	9607      	str	r6, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033de:	a904      	add	r1, sp, #16
 80033e0:	4648      	mov	r0, r9
 80033e2:	f7fe fa6d 	bl	80018c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = SW3_Pin|SW2_Pin;
 80033e6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80033ea:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80033ec:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033ee:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80033f0:	a904      	add	r1, sp, #16
 80033f2:	4640      	mov	r0, r8
 80033f4:	f7fe fa64 	bl	80018c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOTO_SW1_Pin;
 80033f8:	2320      	movs	r3, #32
 80033fa:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80033fc:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033fe:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(BOOTO_SW1_GPIO_Port, &GPIO_InitStruct);
 8003400:	a904      	add	r1, sp, #16
 8003402:	4628      	mov	r0, r5
 8003404:	f7fe fa5c 	bl	80018c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = SENSOR1_Pin|SENSOR2_Pin|SENSOR3_Pin|SENSOR4_Pin;
 8003408:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800340c:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800340e:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003410:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003412:	9607      	str	r6, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003414:	a904      	add	r1, sp, #16
 8003416:	4628      	mov	r0, r5
 8003418:	f7fe fa52 	bl	80018c0 <HAL_GPIO_Init>

}
 800341c:	b009      	add	sp, #36	; 0x24
 800341e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003422:	bf00      	nop
 8003424:	40021000 	.word	0x40021000
 8003428:	40010c00 	.word	0x40010c00
 800342c:	40011000 	.word	0x40011000
 8003430:	40010800 	.word	0x40010800

08003434 <LED_ALL_OFF>:
	HAL_GPIO_WritePin( LED3_GPIO_Port , LED3_Pin , GPIO_PIN_SET );
	HAL_GPIO_WritePin( LED4_GPIO_Port , LED4_Pin , GPIO_PIN_SET );
}

void LED_ALL_OFF(void)
{
 8003434:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin( LED1_GPIO_Port , LED1_Pin , GPIO_PIN_RESET );
 8003436:	4c0d      	ldr	r4, [pc, #52]	; (800346c <LED_ALL_OFF+0x38>)
 8003438:	2200      	movs	r2, #0
 800343a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800343e:	4620      	mov	r0, r4
 8003440:	f7fe fb43 	bl	8001aca <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin( LED2_GPIO_Port , LED2_Pin , GPIO_PIN_RESET );
 8003444:	2200      	movs	r2, #0
 8003446:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800344a:	4620      	mov	r0, r4
 800344c:	f7fe fb3d 	bl	8001aca <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin( LED3_GPIO_Port , LED3_Pin , GPIO_PIN_RESET );
 8003450:	f5a4 6400 	sub.w	r4, r4, #2048	; 0x800
 8003454:	2200      	movs	r2, #0
 8003456:	2101      	movs	r1, #1
 8003458:	4620      	mov	r0, r4
 800345a:	f7fe fb36 	bl	8001aca <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin( LED4_GPIO_Port , LED4_Pin , GPIO_PIN_RESET );
 800345e:	2200      	movs	r2, #0
 8003460:	2102      	movs	r1, #2
 8003462:	4620      	mov	r0, r4
 8003464:	f7fe fb31 	bl	8001aca <HAL_GPIO_WritePin>
 8003468:	bd10      	pop	{r4, pc}
 800346a:	bf00      	nop
 800346c:	40011000 	.word	0x40011000

08003470 <LED_CONTROL>:
}

void LED_CONTROL(unsigned char pattern)
{
 8003470:	b510      	push	{r4, lr}
	if( pattern == 0 )
 8003472:	4604      	mov	r4, r0
 8003474:	b310      	cbz	r0, 80034bc <LED_CONTROL+0x4c>
		LED_ALL_OFF();
	if( ( pattern & 0b0001 ) == 0b0001 )
 8003476:	f014 0f01 	tst.w	r4, #1
 800347a:	d022      	beq.n	80034c2 <LED_CONTROL+0x52>
		HAL_GPIO_WritePin( LED1_GPIO_Port , LED1_Pin , GPIO_PIN_SET );
 800347c:	2201      	movs	r2, #1
 800347e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003482:	481d      	ldr	r0, [pc, #116]	; (80034f8 <LED_CONTROL+0x88>)
 8003484:	f7fe fb21 	bl	8001aca <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin( LED1_GPIO_Port , LED1_Pin , GPIO_PIN_RESET );
	if( ( pattern & 0b0010 ) == 0b0010 )
 8003488:	f014 0f02 	tst.w	r4, #2
 800348c:	d020      	beq.n	80034d0 <LED_CONTROL+0x60>
		HAL_GPIO_WritePin( LED2_GPIO_Port , LED2_Pin , GPIO_PIN_SET );
 800348e:	2201      	movs	r2, #1
 8003490:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003494:	4818      	ldr	r0, [pc, #96]	; (80034f8 <LED_CONTROL+0x88>)
 8003496:	f7fe fb18 	bl	8001aca <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin( LED2_GPIO_Port , LED2_Pin , GPIO_PIN_RESET );
	if( ( pattern & 0b0100 ) == 0b0100 )
 800349a:	f014 0f04 	tst.w	r4, #4
 800349e:	d01e      	beq.n	80034de <LED_CONTROL+0x6e>
		HAL_GPIO_WritePin( LED3_GPIO_Port , LED3_Pin , GPIO_PIN_SET );
 80034a0:	2201      	movs	r2, #1
 80034a2:	4611      	mov	r1, r2
 80034a4:	4815      	ldr	r0, [pc, #84]	; (80034fc <LED_CONTROL+0x8c>)
 80034a6:	f7fe fb10 	bl	8001aca <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin( LED3_GPIO_Port , LED3_Pin , GPIO_PIN_RESET );
	if( ( pattern & 0b1000 ) == 0b1000 )
 80034aa:	f014 0f08 	tst.w	r4, #8
 80034ae:	d11c      	bne.n	80034ea <LED_CONTROL+0x7a>
		HAL_GPIO_WritePin( LED4_GPIO_Port , LED4_Pin , GPIO_PIN_SET );
	else
		HAL_GPIO_WritePin( LED4_GPIO_Port , LED4_Pin , GPIO_PIN_RESET );
 80034b0:	2200      	movs	r2, #0
 80034b2:	2102      	movs	r1, #2
 80034b4:	4811      	ldr	r0, [pc, #68]	; (80034fc <LED_CONTROL+0x8c>)
 80034b6:	f7fe fb08 	bl	8001aca <HAL_GPIO_WritePin>
 80034ba:	bd10      	pop	{r4, pc}
		LED_ALL_OFF();
 80034bc:	f7ff ffba 	bl	8003434 <LED_ALL_OFF>
 80034c0:	e7d9      	b.n	8003476 <LED_CONTROL+0x6>
		HAL_GPIO_WritePin( LED1_GPIO_Port , LED1_Pin , GPIO_PIN_RESET );
 80034c2:	2200      	movs	r2, #0
 80034c4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80034c8:	480b      	ldr	r0, [pc, #44]	; (80034f8 <LED_CONTROL+0x88>)
 80034ca:	f7fe fafe 	bl	8001aca <HAL_GPIO_WritePin>
 80034ce:	e7db      	b.n	8003488 <LED_CONTROL+0x18>
		HAL_GPIO_WritePin( LED2_GPIO_Port , LED2_Pin , GPIO_PIN_RESET );
 80034d0:	2200      	movs	r2, #0
 80034d2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80034d6:	4808      	ldr	r0, [pc, #32]	; (80034f8 <LED_CONTROL+0x88>)
 80034d8:	f7fe faf7 	bl	8001aca <HAL_GPIO_WritePin>
 80034dc:	e7dd      	b.n	800349a <LED_CONTROL+0x2a>
		HAL_GPIO_WritePin( LED3_GPIO_Port , LED3_Pin , GPIO_PIN_RESET );
 80034de:	2200      	movs	r2, #0
 80034e0:	2101      	movs	r1, #1
 80034e2:	4806      	ldr	r0, [pc, #24]	; (80034fc <LED_CONTROL+0x8c>)
 80034e4:	f7fe faf1 	bl	8001aca <HAL_GPIO_WritePin>
 80034e8:	e7df      	b.n	80034aa <LED_CONTROL+0x3a>
		HAL_GPIO_WritePin( LED4_GPIO_Port , LED4_Pin , GPIO_PIN_SET );
 80034ea:	2201      	movs	r2, #1
 80034ec:	2102      	movs	r1, #2
 80034ee:	4803      	ldr	r0, [pc, #12]	; (80034fc <LED_CONTROL+0x8c>)
 80034f0:	f7fe faeb 	bl	8001aca <HAL_GPIO_WritePin>
 80034f4:	bd10      	pop	{r4, pc}
 80034f6:	bf00      	nop
 80034f8:	40011000 	.word	0x40011000
 80034fc:	40010800 	.word	0x40010800

08003500 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8003500:	b508      	push	{r3, lr}
  /* TIM2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003502:	2200      	movs	r2, #0
 8003504:	4611      	mov	r1, r2
 8003506:	201c      	movs	r0, #28
 8003508:	f7fe f970 	bl	80017ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800350c:	201c      	movs	r0, #28
 800350e:	f7fe f99f 	bl	8001850 <HAL_NVIC_EnableIRQ>
  /* TIM3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003512:	2200      	movs	r2, #0
 8003514:	4611      	mov	r1, r2
 8003516:	201d      	movs	r0, #29
 8003518:	f7fe f968 	bl	80017ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800351c:	201d      	movs	r0, #29
 800351e:	f7fe f997 	bl	8001850 <HAL_NVIC_EnableIRQ>
 8003522:	bd08      	pop	{r3, pc}

08003524 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 8003524:	e7fe      	b.n	8003524 <_Error_Handler>
	...

08003528 <SystemClock_Config>:
{
 8003528:	b500      	push	{lr}
 800352a:	b097      	sub	sp, #92	; 0x5c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800352c:	2302      	movs	r3, #2
 800352e:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003530:	2201      	movs	r2, #1
 8003532:	9210      	str	r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8003534:	2210      	movs	r2, #16
 8003536:	9211      	str	r2, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003538:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800353a:	2300      	movs	r3, #0
 800353c:	9314      	str	r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800353e:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8003542:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003544:	a80c      	add	r0, sp, #48	; 0x30
 8003546:	f7fe fadd 	bl	8001b04 <HAL_RCC_OscConfig>
 800354a:	bb50      	cbnz	r0, 80035a2 <SystemClock_Config+0x7a>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800354c:	230f      	movs	r3, #15
 800354e:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003550:	2102      	movs	r1, #2
 8003552:	9108      	str	r1, [sp, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003554:	2300      	movs	r3, #0
 8003556:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003558:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800355c:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800355e:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003560:	a807      	add	r0, sp, #28
 8003562:	f7fe fcf5 	bl	8001f50 <HAL_RCC_ClockConfig>
 8003566:	bb00      	cbnz	r0, 80035aa <SystemClock_Config+0x82>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8003568:	2302      	movs	r3, #2
 800356a:	9301      	str	r3, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 800356c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8003570:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003572:	a801      	add	r0, sp, #4
 8003574:	f7fe fdce 	bl	8002114 <HAL_RCCEx_PeriphCLKConfig>
 8003578:	b9d8      	cbnz	r0, 80035b2 <SystemClock_Config+0x8a>
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800357a:	f7fe fda5 	bl	80020c8 <HAL_RCC_GetHCLKFreq>
 800357e:	4b0f      	ldr	r3, [pc, #60]	; (80035bc <SystemClock_Config+0x94>)
 8003580:	fba3 3000 	umull	r3, r0, r3, r0
 8003584:	0980      	lsrs	r0, r0, #6
 8003586:	f7fe f96f 	bl	8001868 <HAL_SYSTICK_Config>
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800358a:	2004      	movs	r0, #4
 800358c:	f7fe f982 	bl	8001894 <HAL_SYSTICK_CLKSourceConfig>
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8003590:	2200      	movs	r2, #0
 8003592:	4611      	mov	r1, r2
 8003594:	f04f 30ff 	mov.w	r0, #4294967295
 8003598:	f7fe f928 	bl	80017ec <HAL_NVIC_SetPriority>
}
 800359c:	b017      	add	sp, #92	; 0x5c
 800359e:	f85d fb04 	ldr.w	pc, [sp], #4
    _Error_Handler(__FILE__, __LINE__);
 80035a2:	21ac      	movs	r1, #172	; 0xac
 80035a4:	4806      	ldr	r0, [pc, #24]	; (80035c0 <SystemClock_Config+0x98>)
 80035a6:	f7ff ffbd 	bl	8003524 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 80035aa:	21ba      	movs	r1, #186	; 0xba
 80035ac:	4804      	ldr	r0, [pc, #16]	; (80035c0 <SystemClock_Config+0x98>)
 80035ae:	f7ff ffb9 	bl	8003524 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 80035b2:	21c1      	movs	r1, #193	; 0xc1
 80035b4:	4802      	ldr	r0, [pc, #8]	; (80035c0 <SystemClock_Config+0x98>)
 80035b6:	f7ff ffb5 	bl	8003524 <_Error_Handler>
 80035ba:	bf00      	nop
 80035bc:	10624dd3 	.word	0x10624dd3
 80035c0:	080069c4 	.word	0x080069c4

080035c4 <main>:
{
 80035c4:	b508      	push	{r3, lr}
  HAL_Init();
 80035c6:	f7fd fd69 	bl	800109c <HAL_Init>
  SystemClock_Config();
 80035ca:	f7ff ffad 	bl	8003528 <SystemClock_Config>
  MX_GPIO_Init();
 80035ce:	f7ff febf 	bl	8003350 <MX_GPIO_Init>
  MX_ADC1_Init();
 80035d2:	f7ff fc3d 	bl	8002e50 <MX_ADC1_Init>
  MX_TIM2_Init();
 80035d6:	f000 fc57 	bl	8003e88 <MX_TIM2_Init>
  MX_TIM4_Init();
 80035da:	f000 fb85 	bl	8003ce8 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 80035de:	f000 fd11 	bl	8004004 <MX_USART1_UART_Init>
  MX_TIM5_Init();
 80035e2:	f000 fcd1 	bl	8003f88 <MX_TIM5_Init>
  MX_ADC2_Init();
 80035e6:	f7ff fc63 	bl	8002eb0 <MX_ADC2_Init>
  MX_TIM3_Init();
 80035ea:	f000 fc8d 	bl	8003f08 <MX_TIM3_Init>
  MX_NVIC_Init();
 80035ee:	f7ff ff87 	bl	8003500 <MX_NVIC_Init>
  HAL_TIM_Base_Start_IT(&htim2);
 80035f2:	4808      	ldr	r0, [pc, #32]	; (8003614 <main+0x50>)
 80035f4:	f7fe ff74 	bl	80024e0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 80035f8:	4807      	ldr	r0, [pc, #28]	; (8003618 <main+0x54>)
 80035fa:	f7fe ff71 	bl	80024e0 <HAL_TIM_Base_Start_IT>
  setbuf(stdout, NULL);
 80035fe:	4b07      	ldr	r3, [pc, #28]	; (800361c <main+0x58>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	2100      	movs	r1, #0
 8003604:	6898      	ldr	r0, [r3, #8]
 8003606:	f001 fa0d 	bl	8004a24 <setbuf>
	 MODE_RUN( MODE_SELECT() );
 800360a:	f000 f809 	bl	8003620 <MODE_SELECT>
 800360e:	f000 f859 	bl	80036c4 <MODE_RUN>
 8003612:	e7fa      	b.n	800360a <main+0x46>
 8003614:	200003d4 	.word	0x200003d4
 8003618:	20000394 	.word	0x20000394
 800361c:	20000020 	.word	0x20000020

08003620 <MODE_SELECT>:
#include "motion.h"
#include "mode.h"
#include "global.h"

int8_t MODE_SELECT(void)
{
 8003620:	b510      	push	{r4, lr}
	int mode = 0;
	int mode_max = 4;
	LED_CONTROL(mode);
 8003622:	2000      	movs	r0, #0
 8003624:	f7ff ff24 	bl	8003470 <LED_CONTROL>
	HAL_Delay(1000);
 8003628:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800362c:	f7fd fd5a 	bl	80010e4 <HAL_Delay>
	int mode = 0;
 8003630:	2400      	movs	r4, #0
 8003632:	e017      	b.n	8003664 <MODE_SELECT+0x44>
	{
		LED_CONTROL(mode);

		while( (HAL_GPIO_ReadPin(BOOTO_SW1_GPIO_Port,BOOTO_SW1_Pin) == GPIO_PIN_RESET) && (HAL_GPIO_ReadPin(SW2_GPIO_Port,SW2_Pin) == GPIO_PIN_RESET) && (HAL_GPIO_ReadPin(SW3_GPIO_Port,SW3_Pin) == GPIO_PIN_RESET) );

		if(HAL_GPIO_ReadPin(BOOTO_SW1_GPIO_Port,BOOTO_SW1_Pin) == GPIO_PIN_SET)
 8003634:	2120      	movs	r1, #32
 8003636:	4821      	ldr	r0, [pc, #132]	; (80036bc <MODE_SELECT+0x9c>)
 8003638:	f7fe fa40 	bl	8001abc <HAL_GPIO_ReadPin>
 800363c:	2801      	cmp	r0, #1
 800363e:	d02f      	beq.n	80036a0 <MODE_SELECT+0x80>
			/*else
			{
				mode = 0;
			}*/
		}
		if(HAL_GPIO_ReadPin(SW2_GPIO_Port,SW2_Pin) == GPIO_PIN_SET)
 8003640:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003644:	481e      	ldr	r0, [pc, #120]	; (80036c0 <MODE_SELECT+0xa0>)
 8003646:	f7fe fa39 	bl	8001abc <HAL_GPIO_ReadPin>
 800364a:	2801      	cmp	r0, #1
 800364c:	d02c      	beq.n	80036a8 <MODE_SELECT+0x88>
			/*else
			{
				mode = mode_max;
			}*/
		}
		if(HAL_GPIO_ReadPin(SW3_GPIO_Port,SW3_Pin) == GPIO_PIN_SET) break;
 800364e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003652:	481b      	ldr	r0, [pc, #108]	; (80036c0 <MODE_SELECT+0xa0>)
 8003654:	f7fe fa32 	bl	8001abc <HAL_GPIO_ReadPin>
 8003658:	2801      	cmp	r0, #1
 800365a:	d029      	beq.n	80036b0 <MODE_SELECT+0x90>

		HAL_Delay(500);
 800365c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003660:	f7fd fd40 	bl	80010e4 <HAL_Delay>
		LED_CONTROL(mode);
 8003664:	b2e0      	uxtb	r0, r4
 8003666:	f7ff ff03 	bl	8003470 <LED_CONTROL>
		while( (HAL_GPIO_ReadPin(BOOTO_SW1_GPIO_Port,BOOTO_SW1_Pin) == GPIO_PIN_RESET) && (HAL_GPIO_ReadPin(SW2_GPIO_Port,SW2_Pin) == GPIO_PIN_RESET) && (HAL_GPIO_ReadPin(SW3_GPIO_Port,SW3_Pin) == GPIO_PIN_RESET) );
 800366a:	2120      	movs	r1, #32
 800366c:	4813      	ldr	r0, [pc, #76]	; (80036bc <MODE_SELECT+0x9c>)
 800366e:	f7fe fa25 	bl	8001abc <HAL_GPIO_ReadPin>
 8003672:	2800      	cmp	r0, #0
 8003674:	d1de      	bne.n	8003634 <MODE_SELECT+0x14>
 8003676:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800367a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800367e:	f500 3088 	add.w	r0, r0, #69632	; 0x11000
 8003682:	f7fe fa1b 	bl	8001abc <HAL_GPIO_ReadPin>
 8003686:	2800      	cmp	r0, #0
 8003688:	d1d4      	bne.n	8003634 <MODE_SELECT+0x14>
 800368a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800368e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8003692:	f500 3088 	add.w	r0, r0, #69632	; 0x11000
 8003696:	f7fe fa11 	bl	8001abc <HAL_GPIO_ReadPin>
 800369a:	2800      	cmp	r0, #0
 800369c:	d0e5      	beq.n	800366a <MODE_SELECT+0x4a>
 800369e:	e7c9      	b.n	8003634 <MODE_SELECT+0x14>
			if(mode <= mode_max)
 80036a0:	2c04      	cmp	r4, #4
 80036a2:	dccd      	bgt.n	8003640 <MODE_SELECT+0x20>
				mode ++;
 80036a4:	3401      	adds	r4, #1
 80036a6:	e7cb      	b.n	8003640 <MODE_SELECT+0x20>
			if(mode >= 0)
 80036a8:	2c00      	cmp	r4, #0
 80036aa:	dbd0      	blt.n	800364e <MODE_SELECT+0x2e>
				mode --;
 80036ac:	3c01      	subs	r4, #1
 80036ae:	e7ce      	b.n	800364e <MODE_SELECT+0x2e>
	}

	HAL_Delay(500);
 80036b0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80036b4:	f7fd fd16 	bl	80010e4 <HAL_Delay>
	return mode;
}
 80036b8:	b260      	sxtb	r0, r4
 80036ba:	bd10      	pop	{r4, pc}
 80036bc:	40010c00 	.word	0x40010c00
 80036c0:	40011000 	.word	0x40011000

080036c4 <MODE_RUN>:

void MODE_RUN(int8_t mode)
{
 80036c4:	b510      	push	{r4, lr}
 80036c6:	b082      	sub	sp, #8
	switch(mode)
 80036c8:	2804      	cmp	r0, #4
 80036ca:	d825      	bhi.n	8003718 <MODE_RUN+0x54>
 80036cc:	e8df f000 	tbb	[pc, r0]
 80036d0:	4e3a2603 	.word	0x4e3a2603
 80036d4:	62          	.byte	0x62
 80036d5:	00          	.byte	0x00
	{
	//Oi
	case 0:
		HAL_Delay(1000);
 80036d6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80036da:	f7fd fd03 	bl	80010e4 <HAL_Delay>
		MOTION_ENABLE();
 80036de:	f000 f87b 	bl	80037d8 <MOTION_ENABLE>
		control.enable = true;
 80036e2:	2201      	movs	r2, #1
 80036e4:	4b35      	ldr	r3, [pc, #212]	; (80037bc <MODE_RUN+0xf8>)
 80036e6:	721a      	strb	r2, [r3, #8]
		for(int i = 0;i < 5;i ++)
 80036e8:	2400      	movs	r4, #0
 80036ea:	e005      	b.n	80036f8 <MODE_RUN+0x34>
		{
			MOTION_STRAIGHT( 6400 , 6400 );
 80036ec:	f44f 51c8 	mov.w	r1, #6400	; 0x1900
 80036f0:	4608      	mov	r0, r1
 80036f2:	f000 f91f 	bl	8003934 <MOTION_STRAIGHT>
		for(int i = 0;i < 5;i ++)
 80036f6:	3401      	adds	r4, #1
 80036f8:	2c04      	cmp	r4, #4
 80036fa:	ddf7      	ble.n	80036ec <MODE_RUN+0x28>
		}
		control.enable = false;
 80036fc:	2400      	movs	r4, #0
 80036fe:	4b2f      	ldr	r3, [pc, #188]	; (80037bc <MODE_RUN+0xf8>)
 8003700:	721c      	strb	r4, [r3, #8]
		MOTION_DISABLE();
 8003702:	f000 f8b3 	bl	800386c <MOTION_DISABLE>
		HAL_Delay(1000);
 8003706:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800370a:	f7fd fceb 	bl	80010e4 <HAL_Delay>
		HAL_GPIO_WritePin(MOTER_EN_GPIO_Port,MOTER_EN_Pin,GPIO_PIN_RESET);
 800370e:	4622      	mov	r2, r4
 8003710:	2140      	movs	r1, #64	; 0x40
 8003712:	482b      	ldr	r0, [pc, #172]	; (80037c0 <MODE_RUN+0xfc>)
 8003714:	f7fe f9d9 	bl	8001aca <HAL_GPIO_WritePin>
		}
		break;
	default:
		break;
	}
}
 8003718:	b002      	add	sp, #8
 800371a:	bd10      	pop	{r4, pc}
		HAL_Delay(1000);
 800371c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003720:	f7fd fce0 	bl	80010e4 <HAL_Delay>
		MOTION_ENABLE();
 8003724:	f000 f858 	bl	80037d8 <MOTION_ENABLE>
		MOTION_TURN_RIGHT();
 8003728:	f000 f956 	bl	80039d8 <MOTION_TURN_RIGHT>
		MOTION_DISABLE();
 800372c:	f000 f89e 	bl	800386c <MOTION_DISABLE>
		HAL_Delay(1000);
 8003730:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003734:	f7fd fcd6 	bl	80010e4 <HAL_Delay>
		HAL_GPIO_WritePin(MOTER_EN_GPIO_Port,MOTER_EN_Pin,GPIO_PIN_RESET);
 8003738:	2200      	movs	r2, #0
 800373a:	2140      	movs	r1, #64	; 0x40
 800373c:	4820      	ldr	r0, [pc, #128]	; (80037c0 <MODE_RUN+0xfc>)
 800373e:	f7fe f9c4 	bl	8001aca <HAL_GPIO_WritePin>
		break;
 8003742:	e7e9      	b.n	8003718 <MODE_RUN+0x54>
		HAL_Delay(1000);
 8003744:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003748:	f7fd fccc 	bl	80010e4 <HAL_Delay>
		MOTION_ENABLE();
 800374c:	f000 f844 	bl	80037d8 <MOTION_ENABLE>
		MOTION_TURN_LEFT();
 8003750:	f000 f97c 	bl	8003a4c <MOTION_TURN_LEFT>
		MOTION_DISABLE();
 8003754:	f000 f88a 	bl	800386c <MOTION_DISABLE>
		HAL_Delay(1000);
 8003758:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800375c:	f7fd fcc2 	bl	80010e4 <HAL_Delay>
		HAL_GPIO_WritePin(MOTER_EN_GPIO_Port,MOTER_EN_Pin,GPIO_PIN_RESET);
 8003760:	2200      	movs	r2, #0
 8003762:	2140      	movs	r1, #64	; 0x40
 8003764:	4816      	ldr	r0, [pc, #88]	; (80037c0 <MODE_RUN+0xfc>)
 8003766:	f7fe f9b0 	bl	8001aca <HAL_GPIO_WritePin>
		break;
 800376a:	e7d5      	b.n	8003718 <MODE_RUN+0x54>
		HAL_Delay(1000);
 800376c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003770:	f7fd fcb8 	bl	80010e4 <HAL_Delay>
		MOTION_ENABLE();
 8003774:	f000 f830 	bl	80037d8 <MOTION_ENABLE>
		MOTION_TURN_LEFT();
 8003778:	f000 f968 	bl	8003a4c <MOTION_TURN_LEFT>
		MOTION_DISABLE();
 800377c:	f000 f876 	bl	800386c <MOTION_DISABLE>
		HAL_Delay(1000);
 8003780:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003784:	f7fd fcae 	bl	80010e4 <HAL_Delay>
		HAL_GPIO_WritePin(MOTER_EN_GPIO_Port,MOTER_EN_Pin,GPIO_PIN_RESET);
 8003788:	2200      	movs	r2, #0
 800378a:	2140      	movs	r1, #64	; 0x40
 800378c:	480c      	ldr	r0, [pc, #48]	; (80037c0 <MODE_RUN+0xfc>)
 800378e:	f7fe f99c 	bl	8001aca <HAL_GPIO_WritePin>
		break;
 8003792:	e7c1      	b.n	8003718 <MODE_RUN+0x54>
			if(HAL_GPIO_ReadPin(SW3_GPIO_Port,SW3_Pin) == GPIO_PIN_SET) break;
 8003794:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003798:	4809      	ldr	r0, [pc, #36]	; (80037c0 <MODE_RUN+0xfc>)
 800379a:	f7fe f98f 	bl	8001abc <HAL_GPIO_ReadPin>
 800379e:	2801      	cmp	r0, #1
 80037a0:	d0ba      	beq.n	8003718 <MODE_RUN+0x54>
			else printf(" fl_%d , sl_%d , sr_%d , fr_%d     \r",sen_fl.value,sen_sl.value,sen_sr.value,sen_fr.value);
 80037a2:	4b08      	ldr	r3, [pc, #32]	; (80037c4 <MODE_RUN+0x100>)
 80037a4:	8819      	ldrh	r1, [r3, #0]
 80037a6:	4b08      	ldr	r3, [pc, #32]	; (80037c8 <MODE_RUN+0x104>)
 80037a8:	881a      	ldrh	r2, [r3, #0]
 80037aa:	4b08      	ldr	r3, [pc, #32]	; (80037cc <MODE_RUN+0x108>)
 80037ac:	881b      	ldrh	r3, [r3, #0]
 80037ae:	4808      	ldr	r0, [pc, #32]	; (80037d0 <MODE_RUN+0x10c>)
 80037b0:	8800      	ldrh	r0, [r0, #0]
 80037b2:	9000      	str	r0, [sp, #0]
 80037b4:	4807      	ldr	r0, [pc, #28]	; (80037d4 <MODE_RUN+0x110>)
 80037b6:	f001 f91d 	bl	80049f4 <iprintf>
			if(HAL_GPIO_ReadPin(SW3_GPIO_Port,SW3_Pin) == GPIO_PIN_SET) break;
 80037ba:	e7eb      	b.n	8003794 <MODE_RUN+0xd0>
 80037bc:	20000218 	.word	0x20000218
 80037c0:	40011000 	.word	0x40011000
 80037c4:	20000264 	.word	0x20000264
 80037c8:	20000254 	.word	0x20000254
 80037cc:	20000244 	.word	0x20000244
 80037d0:	20000234 	.word	0x20000234
 80037d4:	080069d4 	.word	0x080069d4

080037d8 <MOTION_ENABLE>:
#include "global.h"

TIM_OC_InitTypeDef sConfigOC;

void MOTION_ENABLE(void)
{
 80037d8:	b508      	push	{r3, lr}
	  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80037da:	491f      	ldr	r1, [pc, #124]	; (8003858 <MOTION_ENABLE+0x80>)
 80037dc:	2360      	movs	r3, #96	; 0x60
 80037de:	600b      	str	r3, [r1, #0]
	  sConfigOC.Pulse = 1;
 80037e0:	2301      	movs	r3, #1
 80037e2:	604b      	str	r3, [r1, #4]
	  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80037e4:	2300      	movs	r3, #0
 80037e6:	608b      	str	r3, [r1, #8]
	  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80037e8:	610b      	str	r3, [r1, #16]
	  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80037ea:	2208      	movs	r2, #8
 80037ec:	481b      	ldr	r0, [pc, #108]	; (800385c <MOTION_ENABLE+0x84>)
 80037ee:	f7ff f883 	bl	80028f8 <HAL_TIM_PWM_ConfigChannel>
 80037f2:	b9e0      	cbnz	r0, 800382e <MOTION_ENABLE+0x56>
	  {
	    _Error_Handler(__FILE__, __LINE__);
	  }

	  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80037f4:	4918      	ldr	r1, [pc, #96]	; (8003858 <MOTION_ENABLE+0x80>)
 80037f6:	2360      	movs	r3, #96	; 0x60
 80037f8:	600b      	str	r3, [r1, #0]
	  sConfigOC.Pulse = 1;
 80037fa:	2301      	movs	r3, #1
 80037fc:	604b      	str	r3, [r1, #4]
	  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80037fe:	2300      	movs	r3, #0
 8003800:	608b      	str	r3, [r1, #8]
	  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003802:	610b      	str	r3, [r1, #16]
	  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003804:	220c      	movs	r2, #12
 8003806:	4816      	ldr	r0, [pc, #88]	; (8003860 <MOTION_ENABLE+0x88>)
 8003808:	f7ff f876 	bl	80028f8 <HAL_TIM_PWM_ConfigChannel>
 800380c:	b9a0      	cbnz	r0, 8003838 <MOTION_ENABLE+0x60>
	  {
	    _Error_Handler(__FILE__, __LINE__);
	  }

	  if( HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_3) != HAL_OK)
 800380e:	2108      	movs	r1, #8
 8003810:	4812      	ldr	r0, [pc, #72]	; (800385c <MOTION_ENABLE+0x84>)
 8003812:	f7ff f8ed 	bl	80029f0 <HAL_TIM_PWM_Start>
 8003816:	b9a0      	cbnz	r0, 8003842 <MOTION_ENABLE+0x6a>
	  {
	    _Error_Handler(__FILE__, __LINE__);
	  }
	  if( HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_4) != HAL_OK)
 8003818:	210c      	movs	r1, #12
 800381a:	4811      	ldr	r0, [pc, #68]	; (8003860 <MOTION_ENABLE+0x88>)
 800381c:	f7ff f8e8 	bl	80029f0 <HAL_TIM_PWM_Start>
 8003820:	b9a0      	cbnz	r0, 800384c <MOTION_ENABLE+0x74>
	  {
	    _Error_Handler(__FILE__, __LINE__);
	  }

	  HAL_GPIO_WritePin(MOTER_EN_GPIO_Port,MOTER_EN_Pin,GPIO_PIN_SET);
 8003822:	2201      	movs	r2, #1
 8003824:	2140      	movs	r1, #64	; 0x40
 8003826:	480f      	ldr	r0, [pc, #60]	; (8003864 <MOTION_ENABLE+0x8c>)
 8003828:	f7fe f94f 	bl	8001aca <HAL_GPIO_WritePin>
 800382c:	bd08      	pop	{r3, pc}
	    _Error_Handler(__FILE__, __LINE__);
 800382e:	211d      	movs	r1, #29
 8003830:	480d      	ldr	r0, [pc, #52]	; (8003868 <MOTION_ENABLE+0x90>)
 8003832:	f7ff fe77 	bl	8003524 <_Error_Handler>
 8003836:	e7dd      	b.n	80037f4 <MOTION_ENABLE+0x1c>
	    _Error_Handler(__FILE__, __LINE__);
 8003838:	2126      	movs	r1, #38	; 0x26
 800383a:	480b      	ldr	r0, [pc, #44]	; (8003868 <MOTION_ENABLE+0x90>)
 800383c:	f7ff fe72 	bl	8003524 <_Error_Handler>
 8003840:	e7e5      	b.n	800380e <MOTION_ENABLE+0x36>
	    _Error_Handler(__FILE__, __LINE__);
 8003842:	212b      	movs	r1, #43	; 0x2b
 8003844:	4808      	ldr	r0, [pc, #32]	; (8003868 <MOTION_ENABLE+0x90>)
 8003846:	f7ff fe6d 	bl	8003524 <_Error_Handler>
 800384a:	e7e5      	b.n	8003818 <MOTION_ENABLE+0x40>
	    _Error_Handler(__FILE__, __LINE__);
 800384c:	212f      	movs	r1, #47	; 0x2f
 800384e:	4806      	ldr	r0, [pc, #24]	; (8003868 <MOTION_ENABLE+0x90>)
 8003850:	f7ff fe68 	bl	8003524 <_Error_Handler>
 8003854:	e7e5      	b.n	8003822 <MOTION_ENABLE+0x4a>
 8003856:	bf00      	nop
 8003858:	200002f8 	.word	0x200002f8
 800385c:	200003d4 	.word	0x200003d4
 8003860:	20000394 	.word	0x20000394
 8003864:	40011000 	.word	0x40011000
 8003868:	080069fc 	.word	0x080069fc

0800386c <MOTION_DISABLE>:
}

void MOTION_DISABLE(void)
{
 800386c:	b510      	push	{r4, lr}
	  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800386e:	492c      	ldr	r1, [pc, #176]	; (8003920 <MOTION_DISABLE+0xb4>)
 8003870:	2360      	movs	r3, #96	; 0x60
 8003872:	600b      	str	r3, [r1, #0]
	  sConfigOC.Pulse = 0;
 8003874:	2300      	movs	r3, #0
 8003876:	604b      	str	r3, [r1, #4]
	  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003878:	608b      	str	r3, [r1, #8]
	  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800387a:	610b      	str	r3, [r1, #16]
	  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800387c:	2208      	movs	r2, #8
 800387e:	4829      	ldr	r0, [pc, #164]	; (8003924 <MOTION_DISABLE+0xb8>)
 8003880:	f7ff f83a 	bl	80028f8 <HAL_TIM_PWM_ConfigChannel>
 8003884:	bb70      	cbnz	r0, 80038e4 <MOTION_DISABLE+0x78>
	  {
	    _Error_Handler(__FILE__, __LINE__);
	  }

	  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003886:	4926      	ldr	r1, [pc, #152]	; (8003920 <MOTION_DISABLE+0xb4>)
 8003888:	2360      	movs	r3, #96	; 0x60
 800388a:	600b      	str	r3, [r1, #0]
	  sConfigOC.Pulse = 0;
 800388c:	2300      	movs	r3, #0
 800388e:	604b      	str	r3, [r1, #4]
	  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003890:	608b      	str	r3, [r1, #8]
	  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003892:	610b      	str	r3, [r1, #16]
	  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003894:	220c      	movs	r2, #12
 8003896:	4824      	ldr	r0, [pc, #144]	; (8003928 <MOTION_DISABLE+0xbc>)
 8003898:	f7ff f82e 	bl	80028f8 <HAL_TIM_PWM_ConfigChannel>
 800389c:	bb38      	cbnz	r0, 80038ee <MOTION_DISABLE+0x82>
	  {
	    _Error_Handler(__FILE__, __LINE__);
	  }

	  if( HAL_TIM_PWM_Stop(&htim2,TIM_CHANNEL_3) != HAL_OK)
 800389e:	2108      	movs	r1, #8
 80038a0:	4820      	ldr	r0, [pc, #128]	; (8003924 <MOTION_DISABLE+0xb8>)
 80038a2:	f7ff f8c7 	bl	8002a34 <HAL_TIM_PWM_Stop>
 80038a6:	bb38      	cbnz	r0, 80038f8 <MOTION_DISABLE+0x8c>
	  {
	    _Error_Handler(__FILE__, __LINE__);
	  }
	  if( HAL_TIM_PWM_Stop(&htim3,TIM_CHANNEL_4) != HAL_OK)
 80038a8:	210c      	movs	r1, #12
 80038aa:	481f      	ldr	r0, [pc, #124]	; (8003928 <MOTION_DISABLE+0xbc>)
 80038ac:	f7ff f8c2 	bl	8002a34 <HAL_TIM_PWM_Stop>
 80038b0:	bb38      	cbnz	r0, 8003902 <MOTION_DISABLE+0x96>
	  {
	    _Error_Handler(__FILE__, __LINE__);
	  }

	  htim2.Init.Prescaler = 0;
 80038b2:	481c      	ldr	r0, [pc, #112]	; (8003924 <MOTION_DISABLE+0xb8>)
 80038b4:	2300      	movs	r3, #0
 80038b6:	6043      	str	r3, [r0, #4]
	  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80038b8:	f7fe ffcb 	bl	8002852 <HAL_TIM_PWM_Init>
 80038bc:	bb30      	cbnz	r0, 800390c <MOTION_DISABLE+0xa0>
	  {
		    _Error_Handler(__FILE__, __LINE__);
	  }

	  htim3.Init.Prescaler = 0;
 80038be:	481a      	ldr	r0, [pc, #104]	; (8003928 <MOTION_DISABLE+0xbc>)
 80038c0:	2300      	movs	r3, #0
 80038c2:	6043      	str	r3, [r0, #4]
	  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80038c4:	f7fe ffc5 	bl	8002852 <HAL_TIM_PWM_Init>
 80038c8:	bb28      	cbnz	r0, 8003916 <MOTION_DISABLE+0xaa>
	  {
		  _Error_Handler(__FILE__, __LINE__);
	  }

	  HAL_GPIO_WritePin(L_CW_CCW_GPIO_Port,L_CW_CCW_Pin,GPIO_PIN_RESET);
 80038ca:	4c18      	ldr	r4, [pc, #96]	; (800392c <MOTION_DISABLE+0xc0>)
 80038cc:	2200      	movs	r2, #0
 80038ce:	2180      	movs	r1, #128	; 0x80
 80038d0:	4620      	mov	r0, r4
 80038d2:	f7fe f8fa 	bl	8001aca <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(R_CW_CCW_GPIO_Port,R_CW_CCW_Pin,GPIO_PIN_RESET);
 80038d6:	2200      	movs	r2, #0
 80038d8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80038dc:	4620      	mov	r0, r4
 80038de:	f7fe f8f4 	bl	8001aca <HAL_GPIO_WritePin>
 80038e2:	bd10      	pop	{r4, pc}
	    _Error_Handler(__FILE__, __LINE__);
 80038e4:	213d      	movs	r1, #61	; 0x3d
 80038e6:	4812      	ldr	r0, [pc, #72]	; (8003930 <MOTION_DISABLE+0xc4>)
 80038e8:	f7ff fe1c 	bl	8003524 <_Error_Handler>
 80038ec:	e7cb      	b.n	8003886 <MOTION_DISABLE+0x1a>
	    _Error_Handler(__FILE__, __LINE__);
 80038ee:	2146      	movs	r1, #70	; 0x46
 80038f0:	480f      	ldr	r0, [pc, #60]	; (8003930 <MOTION_DISABLE+0xc4>)
 80038f2:	f7ff fe17 	bl	8003524 <_Error_Handler>
 80038f6:	e7d2      	b.n	800389e <MOTION_DISABLE+0x32>
	    _Error_Handler(__FILE__, __LINE__);
 80038f8:	214b      	movs	r1, #75	; 0x4b
 80038fa:	480d      	ldr	r0, [pc, #52]	; (8003930 <MOTION_DISABLE+0xc4>)
 80038fc:	f7ff fe12 	bl	8003524 <_Error_Handler>
 8003900:	e7d2      	b.n	80038a8 <MOTION_DISABLE+0x3c>
	    _Error_Handler(__FILE__, __LINE__);
 8003902:	214f      	movs	r1, #79	; 0x4f
 8003904:	480a      	ldr	r0, [pc, #40]	; (8003930 <MOTION_DISABLE+0xc4>)
 8003906:	f7ff fe0d 	bl	8003524 <_Error_Handler>
 800390a:	e7d2      	b.n	80038b2 <MOTION_DISABLE+0x46>
		    _Error_Handler(__FILE__, __LINE__);
 800390c:	2155      	movs	r1, #85	; 0x55
 800390e:	4808      	ldr	r0, [pc, #32]	; (8003930 <MOTION_DISABLE+0xc4>)
 8003910:	f7ff fe08 	bl	8003524 <_Error_Handler>
 8003914:	e7d3      	b.n	80038be <MOTION_DISABLE+0x52>
		  _Error_Handler(__FILE__, __LINE__);
 8003916:	215b      	movs	r1, #91	; 0x5b
 8003918:	4805      	ldr	r0, [pc, #20]	; (8003930 <MOTION_DISABLE+0xc4>)
 800391a:	f7ff fe03 	bl	8003524 <_Error_Handler>
 800391e:	e7d4      	b.n	80038ca <MOTION_DISABLE+0x5e>
 8003920:	200002f8 	.word	0x200002f8
 8003924:	200003d4 	.word	0x200003d4
 8003928:	20000394 	.word	0x20000394
 800392c:	40011000 	.word	0x40011000
 8003930:	080069fc 	.word	0x080069fc

08003934 <MOTION_STRAIGHT>:
}

void MOTION_STRAIGHT(int left,int right)
{
 8003934:	b510      	push	{r4, lr}
 8003936:	460c      	mov	r4, r1
	prescaler.left = left;
 8003938:	4b21      	ldr	r3, [pc, #132]	; (80039c0 <MOTION_STRAIGHT+0x8c>)
 800393a:	8018      	strh	r0, [r3, #0]
	prescaler.right = right;
 800393c:	8059      	strh	r1, [r3, #2]

	if(left > 0)
 800393e:	2800      	cmp	r0, #0
 8003940:	dd27      	ble.n	8003992 <MOTION_STRAIGHT+0x5e>
	{
		HAL_GPIO_WritePin(L_CW_CCW_GPIO_Port,L_CW_CCW_Pin,GPIO_PIN_SET);
 8003942:	2201      	movs	r2, #1
 8003944:	2180      	movs	r1, #128	; 0x80
 8003946:	481f      	ldr	r0, [pc, #124]	; (80039c4 <MOTION_STRAIGHT+0x90>)
 8003948:	f7fe f8bf 	bl	8001aca <HAL_GPIO_WritePin>
	else
	{
		HAL_GPIO_WritePin(L_CW_CCW_GPIO_Port,L_CW_CCW_Pin,GPIO_PIN_RESET);
		left = -1*left;
	}
	if(right > 0)
 800394c:	2c00      	cmp	r4, #0
 800394e:	dd26      	ble.n	800399e <MOTION_STRAIGHT+0x6a>
	{
		HAL_GPIO_WritePin(R_CW_CCW_GPIO_Port,R_CW_CCW_Pin,GPIO_PIN_RESET);
 8003950:	2200      	movs	r2, #0
 8003952:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003956:	481b      	ldr	r0, [pc, #108]	; (80039c4 <MOTION_STRAIGHT+0x90>)
 8003958:	f7fe f8b7 	bl	8001aca <HAL_GPIO_WritePin>
	{
		HAL_GPIO_WritePin(R_CW_CCW_GPIO_Port,R_CW_CCW_Pin,GPIO_PIN_SET);
		right = -1*right;
	}

	htim2.Init.Prescaler = prescaler.left;
 800395c:	4b18      	ldr	r3, [pc, #96]	; (80039c0 <MOTION_STRAIGHT+0x8c>)
 800395e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003962:	4819      	ldr	r0, [pc, #100]	; (80039c8 <MOTION_STRAIGHT+0x94>)
 8003964:	6043      	str	r3, [r0, #4]
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003966:	f7fe ff74 	bl	8002852 <HAL_TIM_PWM_Init>
 800396a:	b9f8      	cbnz	r0, 80039ac <MOTION_STRAIGHT+0x78>
	{
		_Error_Handler(__FILE__, __LINE__);
	}

	htim3.Init.Prescaler = prescaler.right;
 800396c:	4b14      	ldr	r3, [pc, #80]	; (80039c0 <MOTION_STRAIGHT+0x8c>)
 800396e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003972:	4816      	ldr	r0, [pc, #88]	; (80039cc <MOTION_STRAIGHT+0x98>)
 8003974:	6043      	str	r3, [r0, #4]
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003976:	f7fe ff6c 	bl	8002852 <HAL_TIM_PWM_Init>
 800397a:	b9e0      	cbnz	r0, 80039b6 <MOTION_STRAIGHT+0x82>
	{
		_Error_Handler(__FILE__, __LINE__);
	}

	moter.step_l = moter.step_r = 0;
 800397c:	4b14      	ldr	r3, [pc, #80]	; (80039d0 <MOTION_STRAIGHT+0x9c>)
 800397e:	2200      	movs	r2, #0
 8003980:	605a      	str	r2, [r3, #4]
 8003982:	601a      	str	r2, [r3, #0]
	while( moter.step_l + moter.step_r < 224 );
 8003984:	4a12      	ldr	r2, [pc, #72]	; (80039d0 <MOTION_STRAIGHT+0x9c>)
 8003986:	6813      	ldr	r3, [r2, #0]
 8003988:	6852      	ldr	r2, [r2, #4]
 800398a:	4413      	add	r3, r2
 800398c:	2bdf      	cmp	r3, #223	; 0xdf
 800398e:	ddf9      	ble.n	8003984 <MOTION_STRAIGHT+0x50>
}
 8003990:	bd10      	pop	{r4, pc}
		HAL_GPIO_WritePin(L_CW_CCW_GPIO_Port,L_CW_CCW_Pin,GPIO_PIN_RESET);
 8003992:	2200      	movs	r2, #0
 8003994:	2180      	movs	r1, #128	; 0x80
 8003996:	480b      	ldr	r0, [pc, #44]	; (80039c4 <MOTION_STRAIGHT+0x90>)
 8003998:	f7fe f897 	bl	8001aca <HAL_GPIO_WritePin>
 800399c:	e7d6      	b.n	800394c <MOTION_STRAIGHT+0x18>
		HAL_GPIO_WritePin(R_CW_CCW_GPIO_Port,R_CW_CCW_Pin,GPIO_PIN_SET);
 800399e:	2201      	movs	r2, #1
 80039a0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80039a4:	4807      	ldr	r0, [pc, #28]	; (80039c4 <MOTION_STRAIGHT+0x90>)
 80039a6:	f7fe f890 	bl	8001aca <HAL_GPIO_WritePin>
 80039aa:	e7d7      	b.n	800395c <MOTION_STRAIGHT+0x28>
		_Error_Handler(__FILE__, __LINE__);
 80039ac:	217d      	movs	r1, #125	; 0x7d
 80039ae:	4809      	ldr	r0, [pc, #36]	; (80039d4 <MOTION_STRAIGHT+0xa0>)
 80039b0:	f7ff fdb8 	bl	8003524 <_Error_Handler>
 80039b4:	e7da      	b.n	800396c <MOTION_STRAIGHT+0x38>
		_Error_Handler(__FILE__, __LINE__);
 80039b6:	2183      	movs	r1, #131	; 0x83
 80039b8:	4806      	ldr	r0, [pc, #24]	; (80039d4 <MOTION_STRAIGHT+0xa0>)
 80039ba:	f7ff fdb3 	bl	8003524 <_Error_Handler>
 80039be:	e7dd      	b.n	800397c <MOTION_STRAIGHT+0x48>
 80039c0:	20000214 	.word	0x20000214
 80039c4:	40011000 	.word	0x40011000
 80039c8:	200003d4 	.word	0x200003d4
 80039cc:	20000394 	.word	0x20000394
 80039d0:	20000274 	.word	0x20000274
 80039d4:	080069fc 	.word	0x080069fc

080039d8 <MOTION_TURN_RIGHT>:

void MOTION_TURN_RIGHT(void)
{
 80039d8:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(L_CW_CCW_GPIO_Port,L_CW_CCW_Pin,GPIO_PIN_SET);
 80039da:	4c17      	ldr	r4, [pc, #92]	; (8003a38 <MOTION_TURN_RIGHT+0x60>)
 80039dc:	2201      	movs	r2, #1
 80039de:	2180      	movs	r1, #128	; 0x80
 80039e0:	4620      	mov	r0, r4
 80039e2:	f7fe f872 	bl	8001aca <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R_CW_CCW_GPIO_Port,R_CW_CCW_Pin,GPIO_PIN_SET);
 80039e6:	2201      	movs	r2, #1
 80039e8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80039ec:	4620      	mov	r0, r4
 80039ee:	f7fe f86c 	bl	8001aca <HAL_GPIO_WritePin>

	htim2.Init.Prescaler = 8000;
 80039f2:	4812      	ldr	r0, [pc, #72]	; (8003a3c <MOTION_TURN_RIGHT+0x64>)
 80039f4:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 80039f8:	6043      	str	r3, [r0, #4]
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80039fa:	f7fe ff2a 	bl	8002852 <HAL_TIM_PWM_Init>
 80039fe:	b988      	cbnz	r0, 8003a24 <MOTION_TURN_RIGHT+0x4c>
	{
		_Error_Handler(__FILE__, __LINE__);
	}

	htim3.Init.Prescaler = 8000;
 8003a00:	480f      	ldr	r0, [pc, #60]	; (8003a40 <MOTION_TURN_RIGHT+0x68>)
 8003a02:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8003a06:	6043      	str	r3, [r0, #4]
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003a08:	f7fe ff23 	bl	8002852 <HAL_TIM_PWM_Init>
 8003a0c:	b978      	cbnz	r0, 8003a2e <MOTION_TURN_RIGHT+0x56>
	{
		_Error_Handler(__FILE__, __LINE__);
	}

	moter.step_l = moter.step_r = 0;
 8003a0e:	4b0d      	ldr	r3, [pc, #52]	; (8003a44 <MOTION_TURN_RIGHT+0x6c>)
 8003a10:	2200      	movs	r2, #0
 8003a12:	605a      	str	r2, [r3, #4]
 8003a14:	601a      	str	r2, [r3, #0]
	while( moter.step_l + moter.step_r < 112 );
 8003a16:	4a0b      	ldr	r2, [pc, #44]	; (8003a44 <MOTION_TURN_RIGHT+0x6c>)
 8003a18:	6813      	ldr	r3, [r2, #0]
 8003a1a:	6852      	ldr	r2, [r2, #4]
 8003a1c:	4413      	add	r3, r2
 8003a1e:	2b6f      	cmp	r3, #111	; 0x6f
 8003a20:	ddf9      	ble.n	8003a16 <MOTION_TURN_RIGHT+0x3e>
}
 8003a22:	bd10      	pop	{r4, pc}
		_Error_Handler(__FILE__, __LINE__);
 8003a24:	2192      	movs	r1, #146	; 0x92
 8003a26:	4808      	ldr	r0, [pc, #32]	; (8003a48 <MOTION_TURN_RIGHT+0x70>)
 8003a28:	f7ff fd7c 	bl	8003524 <_Error_Handler>
 8003a2c:	e7e8      	b.n	8003a00 <MOTION_TURN_RIGHT+0x28>
		_Error_Handler(__FILE__, __LINE__);
 8003a2e:	2198      	movs	r1, #152	; 0x98
 8003a30:	4805      	ldr	r0, [pc, #20]	; (8003a48 <MOTION_TURN_RIGHT+0x70>)
 8003a32:	f7ff fd77 	bl	8003524 <_Error_Handler>
 8003a36:	e7ea      	b.n	8003a0e <MOTION_TURN_RIGHT+0x36>
 8003a38:	40011000 	.word	0x40011000
 8003a3c:	200003d4 	.word	0x200003d4
 8003a40:	20000394 	.word	0x20000394
 8003a44:	20000274 	.word	0x20000274
 8003a48:	080069fc 	.word	0x080069fc

08003a4c <MOTION_TURN_LEFT>:

void MOTION_TURN_LEFT(void)
{
 8003a4c:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(L_CW_CCW_GPIO_Port,L_CW_CCW_Pin,GPIO_PIN_RESET);
 8003a4e:	4c17      	ldr	r4, [pc, #92]	; (8003aac <MOTION_TURN_LEFT+0x60>)
 8003a50:	2200      	movs	r2, #0
 8003a52:	2180      	movs	r1, #128	; 0x80
 8003a54:	4620      	mov	r0, r4
 8003a56:	f7fe f838 	bl	8001aca <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R_CW_CCW_GPIO_Port,R_CW_CCW_Pin,GPIO_PIN_RESET);
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003a60:	4620      	mov	r0, r4
 8003a62:	f7fe f832 	bl	8001aca <HAL_GPIO_WritePin>

	htim2.Init.Prescaler = 8000;
 8003a66:	4812      	ldr	r0, [pc, #72]	; (8003ab0 <MOTION_TURN_LEFT+0x64>)
 8003a68:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8003a6c:	6043      	str	r3, [r0, #4]
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003a6e:	f7fe fef0 	bl	8002852 <HAL_TIM_PWM_Init>
 8003a72:	b988      	cbnz	r0, 8003a98 <MOTION_TURN_LEFT+0x4c>
	{
		_Error_Handler(__FILE__, __LINE__);
	}

	htim3.Init.Prescaler = 8000;
 8003a74:	480f      	ldr	r0, [pc, #60]	; (8003ab4 <MOTION_TURN_LEFT+0x68>)
 8003a76:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8003a7a:	6043      	str	r3, [r0, #4]
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003a7c:	f7fe fee9 	bl	8002852 <HAL_TIM_PWM_Init>
 8003a80:	b978      	cbnz	r0, 8003aa2 <MOTION_TURN_LEFT+0x56>
	{
		_Error_Handler(__FILE__, __LINE__);
	}

	moter.step_l = moter.step_r = 0;
 8003a82:	4b0d      	ldr	r3, [pc, #52]	; (8003ab8 <MOTION_TURN_LEFT+0x6c>)
 8003a84:	2200      	movs	r2, #0
 8003a86:	605a      	str	r2, [r3, #4]
 8003a88:	601a      	str	r2, [r3, #0]
	while( moter.step_l + moter.step_r < 112 );
 8003a8a:	4a0b      	ldr	r2, [pc, #44]	; (8003ab8 <MOTION_TURN_LEFT+0x6c>)
 8003a8c:	6813      	ldr	r3, [r2, #0]
 8003a8e:	6852      	ldr	r2, [r2, #4]
 8003a90:	4413      	add	r3, r2
 8003a92:	2b6f      	cmp	r3, #111	; 0x6f
 8003a94:	ddf9      	ble.n	8003a8a <MOTION_TURN_LEFT+0x3e>
}
 8003a96:	bd10      	pop	{r4, pc}
		_Error_Handler(__FILE__, __LINE__);
 8003a98:	21a7      	movs	r1, #167	; 0xa7
 8003a9a:	4808      	ldr	r0, [pc, #32]	; (8003abc <MOTION_TURN_LEFT+0x70>)
 8003a9c:	f7ff fd42 	bl	8003524 <_Error_Handler>
 8003aa0:	e7e8      	b.n	8003a74 <MOTION_TURN_LEFT+0x28>
		_Error_Handler(__FILE__, __LINE__);
 8003aa2:	21ad      	movs	r1, #173	; 0xad
 8003aa4:	4805      	ldr	r0, [pc, #20]	; (8003abc <MOTION_TURN_LEFT+0x70>)
 8003aa6:	f7ff fd3d 	bl	8003524 <_Error_Handler>
 8003aaa:	e7ea      	b.n	8003a82 <MOTION_TURN_LEFT+0x36>
 8003aac:	40011000 	.word	0x40011000
 8003ab0:	200003d4 	.word	0x200003d4
 8003ab4:	20000394 	.word	0x20000394
 8003ab8:	20000274 	.word	0x20000274
 8003abc:	080069fc 	.word	0x080069fc

08003ac0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003ac0:	b500      	push	{lr}
 8003ac2:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003ac4:	4b24      	ldr	r3, [pc, #144]	; (8003b58 <HAL_MspInit+0x98>)
 8003ac6:	699a      	ldr	r2, [r3, #24]
 8003ac8:	f042 0201 	orr.w	r2, r2, #1
 8003acc:	619a      	str	r2, [r3, #24]
 8003ace:	699a      	ldr	r2, [r3, #24]
 8003ad0:	f002 0201 	and.w	r2, r2, #1
 8003ad4:	9200      	str	r2, [sp, #0]
 8003ad6:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003ad8:	69da      	ldr	r2, [r3, #28]
 8003ada:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003ade:	61da      	str	r2, [r3, #28]
 8003ae0:	69db      	ldr	r3, [r3, #28]
 8003ae2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ae6:	9301      	str	r3, [sp, #4]
 8003ae8:	9b01      	ldr	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003aea:	2003      	movs	r0, #3
 8003aec:	f7fd fe6c 	bl	80017c8 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8003af0:	2200      	movs	r2, #0
 8003af2:	4611      	mov	r1, r2
 8003af4:	f06f 000b 	mvn.w	r0, #11
 8003af8:	f7fd fe78 	bl	80017ec <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8003afc:	2200      	movs	r2, #0
 8003afe:	4611      	mov	r1, r2
 8003b00:	f06f 000a 	mvn.w	r0, #10
 8003b04:	f7fd fe72 	bl	80017ec <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8003b08:	2200      	movs	r2, #0
 8003b0a:	4611      	mov	r1, r2
 8003b0c:	f06f 0009 	mvn.w	r0, #9
 8003b10:	f7fd fe6c 	bl	80017ec <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8003b14:	2200      	movs	r2, #0
 8003b16:	4611      	mov	r1, r2
 8003b18:	f06f 0004 	mvn.w	r0, #4
 8003b1c:	f7fd fe66 	bl	80017ec <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8003b20:	2200      	movs	r2, #0
 8003b22:	4611      	mov	r1, r2
 8003b24:	f06f 0003 	mvn.w	r0, #3
 8003b28:	f7fd fe60 	bl	80017ec <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	4611      	mov	r1, r2
 8003b30:	f06f 0001 	mvn.w	r0, #1
 8003b34:	f7fd fe5a 	bl	80017ec <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8003b38:	2200      	movs	r2, #0
 8003b3a:	4611      	mov	r1, r2
 8003b3c:	f04f 30ff 	mov.w	r0, #4294967295
 8003b40:	f7fd fe54 	bl	80017ec <HAL_NVIC_SetPriority>

    /**DISABLE: JTAG-DP Disabled and SW-DP Disabled 
    */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8003b44:	4a05      	ldr	r2, [pc, #20]	; (8003b5c <HAL_MspInit+0x9c>)
 8003b46:	6853      	ldr	r3, [r2, #4]
 8003b48:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003b4c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003b50:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003b52:	b003      	add	sp, #12
 8003b54:	f85d fb04 	ldr.w	pc, [sp], #4
 8003b58:	40021000 	.word	0x40021000
 8003b5c:	40010000 	.word	0x40010000

08003b60 <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 8003b60:	4770      	bx	lr

08003b62 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8003b62:	e7fe      	b.n	8003b62 <HardFault_Handler>

08003b64 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8003b64:	e7fe      	b.n	8003b64 <MemManage_Handler>

08003b66 <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8003b66:	e7fe      	b.n	8003b66 <BusFault_Handler>

08003b68 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8003b68:	e7fe      	b.n	8003b68 <UsageFault_Handler>

08003b6a <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 8003b6a:	4770      	bx	lr

08003b6c <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 8003b6c:	4770      	bx	lr

08003b6e <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8003b6e:	4770      	bx	lr

08003b70 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8003b70:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003b72:	f7fd faa5 	bl	80010c0 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8003b76:	f7fd fe9e 	bl	80018b6 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  ADC_UPDATE();
 8003b7a:	f7ff fae9 	bl	8003150 <ADC_UPDATE>
  CONTROL_P_CACL();
 8003b7e:	f7ff fb4f 	bl	8003220 <CONTROL_P_CACL>
 8003b82:	bd08      	pop	{r3, pc}

08003b84 <TIM2_IRQHandler>:

/**
* @brief This function handles TIM2 global interrupt.
*/
void TIM2_IRQHandler(void)
{
 8003b84:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003b86:	4809      	ldr	r0, [pc, #36]	; (8003bac <TIM2_IRQHandler+0x28>)
 8003b88:	f7fe fd3f 	bl	800260a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  if( L_Flag == 0 )
 8003b8c:	4b08      	ldr	r3, [pc, #32]	; (8003bb0 <TIM2_IRQHandler+0x2c>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	b11b      	cbz	r3, 8003b9a <TIM2_IRQHandler+0x16>
	  //HAL_GPIO_WritePin(L_CW_CCW_GPIO_Port,L_CW_CCW_Pin,GPIO_PIN_SET);
	  moter.step_l ++;
  }
  else
  {
	  L_Flag = 0;
 8003b92:	2200      	movs	r2, #0
 8003b94:	4b06      	ldr	r3, [pc, #24]	; (8003bb0 <TIM2_IRQHandler+0x2c>)
 8003b96:	601a      	str	r2, [r3, #0]
 8003b98:	bd08      	pop	{r3, pc}
	  L_Flag = 1;
 8003b9a:	2201      	movs	r2, #1
 8003b9c:	4b04      	ldr	r3, [pc, #16]	; (8003bb0 <TIM2_IRQHandler+0x2c>)
 8003b9e:	601a      	str	r2, [r3, #0]
	  moter.step_l ++;
 8003ba0:	4a04      	ldr	r2, [pc, #16]	; (8003bb4 <TIM2_IRQHandler+0x30>)
 8003ba2:	6813      	ldr	r3, [r2, #0]
 8003ba4:	3301      	adds	r3, #1
 8003ba6:	6013      	str	r3, [r2, #0]
 8003ba8:	bd08      	pop	{r3, pc}
 8003baa:	bf00      	nop
 8003bac:	200003d4 	.word	0x200003d4
 8003bb0:	2000027c 	.word	0x2000027c
 8003bb4:	20000274 	.word	0x20000274

08003bb8 <TIM3_IRQHandler>:

/**
* @brief This function handles TIM3 global interrupt.
*/
void TIM3_IRQHandler(void)
{
 8003bb8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003bba:	4809      	ldr	r0, [pc, #36]	; (8003be0 <TIM3_IRQHandler+0x28>)
 8003bbc:	f7fe fd25 	bl	800260a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  if( R_Flag == 0 )
 8003bc0:	4b08      	ldr	r3, [pc, #32]	; (8003be4 <TIM3_IRQHandler+0x2c>)
 8003bc2:	685b      	ldr	r3, [r3, #4]
 8003bc4:	b11b      	cbz	r3, 8003bce <TIM3_IRQHandler+0x16>
	  //HAL_GPIO_WritePin(R_CW_CCW_GPIO_Port,R_CW_CCW_Pin,GPIO_PIN_SET);
	  moter.step_l ++;
  }
  else
  {
	  R_Flag = 0;
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	4b06      	ldr	r3, [pc, #24]	; (8003be4 <TIM3_IRQHandler+0x2c>)
 8003bca:	605a      	str	r2, [r3, #4]
 8003bcc:	bd08      	pop	{r3, pc}
	  R_Flag = 1;
 8003bce:	2201      	movs	r2, #1
 8003bd0:	4b04      	ldr	r3, [pc, #16]	; (8003be4 <TIM3_IRQHandler+0x2c>)
 8003bd2:	605a      	str	r2, [r3, #4]
	  moter.step_l ++;
 8003bd4:	4a04      	ldr	r2, [pc, #16]	; (8003be8 <TIM3_IRQHandler+0x30>)
 8003bd6:	6813      	ldr	r3, [r2, #0]
 8003bd8:	3301      	adds	r3, #1
 8003bda:	6013      	str	r3, [r2, #0]
 8003bdc:	bd08      	pop	{r3, pc}
 8003bde:	bf00      	nop
 8003be0:	20000394 	.word	0x20000394
 8003be4:	2000027c 	.word	0x2000027c
 8003be8:	20000274 	.word	0x20000274

08003bec <__io_putchar>:
extern int32_t errno;

uint8_t *__env[1] = { 0 };
uint8_t **environ = __env;

void __io_putchar(uint8_t ch){
 8003bec:	b500      	push	{lr}
 8003bee:	b083      	sub	sp, #12
 8003bf0:	a902      	add	r1, sp, #8
 8003bf2:	f801 0d01 	strb.w	r0, [r1, #-1]!
	HAL_UART_Transmit(&huart1, &ch, 1, 1);
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	461a      	mov	r2, r3
 8003bfa:	4803      	ldr	r0, [pc, #12]	; (8003c08 <__io_putchar+0x1c>)
 8003bfc:	f7ff f8b7 	bl	8002d6e <HAL_UART_Transmit>
}
 8003c00:	b003      	add	sp, #12
 8003c02:	f85d fb04 	ldr.w	pc, [sp], #4
 8003c06:	bf00      	nop
 8003c08:	20000414 	.word	0x20000414

08003c0c <_write>:
{
	while (1) {}		/* Make sure we hang here */
}

int _write(int32_t file, uint8_t *ptr, int32_t len)
{
 8003c0c:	b570      	push	{r4, r5, r6, lr}
 8003c0e:	4616      	mov	r6, r2
	/* Implement your write code here, this is used by puts and printf for example */
	/* return len; */
	

	int DataIdx;
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c10:	2400      	movs	r4, #0
 8003c12:	e005      	b.n	8003c20 <_write+0x14>
	{
	   __io_putchar(*ptr++);
 8003c14:	1c4d      	adds	r5, r1, #1
 8003c16:	7808      	ldrb	r0, [r1, #0]
 8003c18:	f7ff ffe8 	bl	8003bec <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c1c:	3401      	adds	r4, #1
	   __io_putchar(*ptr++);
 8003c1e:	4629      	mov	r1, r5
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c20:	42b4      	cmp	r4, r6
 8003c22:	dbf7      	blt.n	8003c14 <_write+0x8>
	}
	return len;

	//errno = ENOSYS;
	//return -1;
}
 8003c24:	4630      	mov	r0, r6
 8003c26:	bd70      	pop	{r4, r5, r6, pc}

08003c28 <_sbrk>:

void * _sbrk(int32_t incr)
{
 8003c28:	4603      	mov	r3, r0
	extern char   end; /* Set by linker.  */
	static char * heap_end;
	char *        prev_heap_end;

	if (heap_end == 0) {
 8003c2a:	4a06      	ldr	r2, [pc, #24]	; (8003c44 <_sbrk+0x1c>)
 8003c2c:	6812      	ldr	r2, [r2, #0]
 8003c2e:	b122      	cbz	r2, 8003c3a <_sbrk+0x12>
		heap_end = & end;
	}

	prev_heap_end = heap_end;
 8003c30:	4a04      	ldr	r2, [pc, #16]	; (8003c44 <_sbrk+0x1c>)
 8003c32:	6810      	ldr	r0, [r2, #0]
	heap_end += incr;
 8003c34:	4403      	add	r3, r0
 8003c36:	6013      	str	r3, [r2, #0]

	return (void *) prev_heap_end;
}
 8003c38:	4770      	bx	lr
		heap_end = & end;
 8003c3a:	4903      	ldr	r1, [pc, #12]	; (8003c48 <_sbrk+0x20>)
 8003c3c:	4a01      	ldr	r2, [pc, #4]	; (8003c44 <_sbrk+0x1c>)
 8003c3e:	6011      	str	r1, [r2, #0]
 8003c40:	e7f6      	b.n	8003c30 <_sbrk+0x8>
 8003c42:	bf00      	nop
 8003c44:	20000284 	.word	0x20000284
 8003c48:	20000458 	.word	0x20000458

08003c4c <_close>:

int _close(int32_t file)
{
	errno = ENOSYS;
 8003c4c:	2258      	movs	r2, #88	; 0x58
 8003c4e:	4b02      	ldr	r3, [pc, #8]	; (8003c58 <_close+0xc>)
 8003c50:	601a      	str	r2, [r3, #0]
	return -1;
}
 8003c52:	f04f 30ff 	mov.w	r0, #4294967295
 8003c56:	4770      	bx	lr
 8003c58:	20000454 	.word	0x20000454

08003c5c <_fstat>:


int _fstat(int32_t file, struct stat *st)
{
	errno = ENOSYS;
 8003c5c:	2258      	movs	r2, #88	; 0x58
 8003c5e:	4b02      	ldr	r3, [pc, #8]	; (8003c68 <_fstat+0xc>)
 8003c60:	601a      	str	r2, [r3, #0]
	return -1;
}
 8003c62:	f04f 30ff 	mov.w	r0, #4294967295
 8003c66:	4770      	bx	lr
 8003c68:	20000454 	.word	0x20000454

08003c6c <_isatty>:

int _isatty(int32_t file)
{
	errno = ENOSYS;
 8003c6c:	2258      	movs	r2, #88	; 0x58
 8003c6e:	4b02      	ldr	r3, [pc, #8]	; (8003c78 <_isatty+0xc>)
 8003c70:	601a      	str	r2, [r3, #0]
	return 0;
}
 8003c72:	2000      	movs	r0, #0
 8003c74:	4770      	bx	lr
 8003c76:	bf00      	nop
 8003c78:	20000454 	.word	0x20000454

08003c7c <_lseek>:

int _lseek(int32_t file, int32_t ptr, int32_t dir)
{
	errno = ENOSYS;
 8003c7c:	2258      	movs	r2, #88	; 0x58
 8003c7e:	4b02      	ldr	r3, [pc, #8]	; (8003c88 <_lseek+0xc>)
 8003c80:	601a      	str	r2, [r3, #0]
	return -1;
}
 8003c82:	f04f 30ff 	mov.w	r0, #4294967295
 8003c86:	4770      	bx	lr
 8003c88:	20000454 	.word	0x20000454

08003c8c <_read>:

int _read(int32_t file, uint8_t *ptr, int32_t len)
{
	errno = ENOSYS;
 8003c8c:	2258      	movs	r2, #88	; 0x58
 8003c8e:	4b02      	ldr	r3, [pc, #8]	; (8003c98 <_read+0xc>)
 8003c90:	601a      	str	r2, [r3, #0]
	return -1;
}
 8003c92:	f04f 30ff 	mov.w	r0, #4294967295
 8003c96:	4770      	bx	lr
 8003c98:	20000454 	.word	0x20000454

08003c9c <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8003c9c:	4b0f      	ldr	r3, [pc, #60]	; (8003cdc <SystemInit+0x40>)
 8003c9e:	681a      	ldr	r2, [r3, #0]
 8003ca0:	f042 0201 	orr.w	r2, r2, #1
 8003ca4:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8003ca6:	6859      	ldr	r1, [r3, #4]
 8003ca8:	4a0d      	ldr	r2, [pc, #52]	; (8003ce0 <SystemInit+0x44>)
 8003caa:	400a      	ands	r2, r1
 8003cac:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8003cae:	681a      	ldr	r2, [r3, #0]
 8003cb0:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8003cb4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003cb8:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003cba:	681a      	ldr	r2, [r3, #0]
 8003cbc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003cc0:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8003cc2:	685a      	ldr	r2, [r3, #4]
 8003cc4:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8003cc8:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8003cca:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8003cce:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8003cd0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003cd4:	4b03      	ldr	r3, [pc, #12]	; (8003ce4 <SystemInit+0x48>)
 8003cd6:	609a      	str	r2, [r3, #8]
 8003cd8:	4770      	bx	lr
 8003cda:	bf00      	nop
 8003cdc:	40021000 	.word	0x40021000
 8003ce0:	f8ff0000 	.word	0xf8ff0000
 8003ce4:	e000ed00 	.word	0xe000ed00

08003ce8 <MX_TIM4_Init>:
  HAL_TIM_MspPostInit(&htim3);

}
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8003ce8:	b500      	push	{lr}
 8003cea:	b087      	sub	sp, #28
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim4.Instance = TIM4;
 8003cec:	4817      	ldr	r0, [pc, #92]	; (8003d4c <MX_TIM4_Init+0x64>)
 8003cee:	4b18      	ldr	r3, [pc, #96]	; (8003d50 <MX_TIM4_Init+0x68>)
 8003cf0:	6003      	str	r3, [r0, #0]
  htim4.Init.Prescaler = 0;
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	6043      	str	r3, [r0, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003cf6:	6083      	str	r3, [r0, #8]
  htim4.Init.Period = 0;
 8003cf8:	60c3      	str	r3, [r0, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003cfa:	6103      	str	r3, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003cfc:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8003cfe:	f7fe fd8f 	bl	8002820 <HAL_TIM_Base_Init>
 8003d02:	b998      	cbnz	r0, 8003d2c <MX_TIM4_Init+0x44>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003d04:	a906      	add	r1, sp, #24
 8003d06:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003d0a:	f841 3d10 	str.w	r3, [r1, #-16]!
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8003d0e:	480f      	ldr	r0, [pc, #60]	; (8003d4c <MX_TIM4_Init+0x64>)
 8003d10:	f7fe fbf2 	bl	80024f8 <HAL_TIM_ConfigClockSource>
 8003d14:	b978      	cbnz	r0, 8003d36 <MX_TIM4_Init+0x4e>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003d16:	2300      	movs	r3, #0
 8003d18:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003d1a:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003d1c:	4669      	mov	r1, sp
 8003d1e:	480b      	ldr	r0, [pc, #44]	; (8003d4c <MX_TIM4_Init+0x64>)
 8003d20:	f7fe fec0 	bl	8002aa4 <HAL_TIMEx_MasterConfigSynchronization>
 8003d24:	b960      	cbnz	r0, 8003d40 <MX_TIM4_Init+0x58>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

}
 8003d26:	b007      	add	sp, #28
 8003d28:	f85d fb04 	ldr.w	pc, [sp], #4
    _Error_Handler(__FILE__, __LINE__);
 8003d2c:	218a      	movs	r1, #138	; 0x8a
 8003d2e:	4809      	ldr	r0, [pc, #36]	; (8003d54 <MX_TIM4_Init+0x6c>)
 8003d30:	f7ff fbf8 	bl	8003524 <_Error_Handler>
 8003d34:	e7e6      	b.n	8003d04 <MX_TIM4_Init+0x1c>
    _Error_Handler(__FILE__, __LINE__);
 8003d36:	2190      	movs	r1, #144	; 0x90
 8003d38:	4806      	ldr	r0, [pc, #24]	; (8003d54 <MX_TIM4_Init+0x6c>)
 8003d3a:	f7ff fbf3 	bl	8003524 <_Error_Handler>
 8003d3e:	e7ea      	b.n	8003d16 <MX_TIM4_Init+0x2e>
    _Error_Handler(__FILE__, __LINE__);
 8003d40:	2197      	movs	r1, #151	; 0x97
 8003d42:	4804      	ldr	r0, [pc, #16]	; (8003d54 <MX_TIM4_Init+0x6c>)
 8003d44:	f7ff fbee 	bl	8003524 <_Error_Handler>
}
 8003d48:	e7ed      	b.n	8003d26 <MX_TIM4_Init+0x3e>
 8003d4a:	bf00      	nop
 8003d4c:	20000314 	.word	0x20000314
 8003d50:	40000800 	.word	0x40000800
 8003d54:	08006a0c 	.word	0x08006a0c

08003d58 <HAL_TIM_PWM_MspInit>:
  HAL_TIM_MspPostInit(&htim5);

}

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8003d58:	b084      	sub	sp, #16

  if(tim_pwmHandle->Instance==TIM2)
 8003d5a:	6803      	ldr	r3, [r0, #0]
 8003d5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d60:	d007      	beq.n	8003d72 <HAL_TIM_PWM_MspInit+0x1a>
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(tim_pwmHandle->Instance==TIM3)
 8003d62:	4a15      	ldr	r2, [pc, #84]	; (8003db8 <HAL_TIM_PWM_MspInit+0x60>)
 8003d64:	4293      	cmp	r3, r2
 8003d66:	d010      	beq.n	8003d8a <HAL_TIM_PWM_MspInit+0x32>
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  else if(tim_pwmHandle->Instance==TIM5)
 8003d68:	4a14      	ldr	r2, [pc, #80]	; (8003dbc <HAL_TIM_PWM_MspInit+0x64>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d018      	beq.n	8003da0 <HAL_TIM_PWM_MspInit+0x48>
    __HAL_RCC_TIM5_CLK_ENABLE();
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8003d6e:	b004      	add	sp, #16
 8003d70:	4770      	bx	lr
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003d72:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8003d76:	69da      	ldr	r2, [r3, #28]
 8003d78:	f042 0201 	orr.w	r2, r2, #1
 8003d7c:	61da      	str	r2, [r3, #28]
 8003d7e:	69db      	ldr	r3, [r3, #28]
 8003d80:	f003 0301 	and.w	r3, r3, #1
 8003d84:	9301      	str	r3, [sp, #4]
 8003d86:	9b01      	ldr	r3, [sp, #4]
 8003d88:	e7f1      	b.n	8003d6e <HAL_TIM_PWM_MspInit+0x16>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003d8a:	4b0d      	ldr	r3, [pc, #52]	; (8003dc0 <HAL_TIM_PWM_MspInit+0x68>)
 8003d8c:	69da      	ldr	r2, [r3, #28]
 8003d8e:	f042 0202 	orr.w	r2, r2, #2
 8003d92:	61da      	str	r2, [r3, #28]
 8003d94:	69db      	ldr	r3, [r3, #28]
 8003d96:	f003 0302 	and.w	r3, r3, #2
 8003d9a:	9302      	str	r3, [sp, #8]
 8003d9c:	9b02      	ldr	r3, [sp, #8]
 8003d9e:	e7e6      	b.n	8003d6e <HAL_TIM_PWM_MspInit+0x16>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003da0:	4b07      	ldr	r3, [pc, #28]	; (8003dc0 <HAL_TIM_PWM_MspInit+0x68>)
 8003da2:	69da      	ldr	r2, [r3, #28]
 8003da4:	f042 0208 	orr.w	r2, r2, #8
 8003da8:	61da      	str	r2, [r3, #28]
 8003daa:	69db      	ldr	r3, [r3, #28]
 8003dac:	f003 0308 	and.w	r3, r3, #8
 8003db0:	9303      	str	r3, [sp, #12]
 8003db2:	9b03      	ldr	r3, [sp, #12]
}
 8003db4:	e7db      	b.n	8003d6e <HAL_TIM_PWM_MspInit+0x16>
 8003db6:	bf00      	nop
 8003db8:	40000400 	.word	0x40000400
 8003dbc:	40000c00 	.word	0x40000c00
 8003dc0:	40021000 	.word	0x40021000

08003dc4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM4)
 8003dc4:	6802      	ldr	r2, [r0, #0]
 8003dc6:	4b09      	ldr	r3, [pc, #36]	; (8003dec <HAL_TIM_Base_MspInit+0x28>)
 8003dc8:	429a      	cmp	r2, r3
 8003dca:	d000      	beq.n	8003dce <HAL_TIM_Base_MspInit+0xa>
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8003dcc:	4770      	bx	lr
{
 8003dce:	b082      	sub	sp, #8
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003dd0:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8003dd4:	69da      	ldr	r2, [r3, #28]
 8003dd6:	f042 0204 	orr.w	r2, r2, #4
 8003dda:	61da      	str	r2, [r3, #28]
 8003ddc:	69db      	ldr	r3, [r3, #28]
 8003dde:	f003 0304 	and.w	r3, r3, #4
 8003de2:	9301      	str	r3, [sp, #4]
 8003de4:	9b01      	ldr	r3, [sp, #4]
}
 8003de6:	b002      	add	sp, #8
 8003de8:	e7f0      	b.n	8003dcc <HAL_TIM_Base_MspInit+0x8>
 8003dea:	bf00      	nop
 8003dec:	40000800 	.word	0x40000800

08003df0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003df0:	b500      	push	{lr}
 8003df2:	b085      	sub	sp, #20

  GPIO_InitTypeDef GPIO_InitStruct;
  if(timHandle->Instance==TIM2)
 8003df4:	6803      	ldr	r3, [r0, #0]
 8003df6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003dfa:	d008      	beq.n	8003e0e <HAL_TIM_MspPostInit+0x1e>

  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM3)
 8003dfc:	4a1c      	ldr	r2, [pc, #112]	; (8003e70 <HAL_TIM_MspPostInit+0x80>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d019      	beq.n	8003e36 <HAL_TIM_MspPostInit+0x46>

  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM5)
 8003e02:	4a1c      	ldr	r2, [pc, #112]	; (8003e74 <HAL_TIM_MspPostInit+0x84>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d028      	beq.n	8003e5a <HAL_TIM_MspPostInit+0x6a>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8003e08:	b005      	add	sp, #20
 8003e0a:	f85d fb04 	ldr.w	pc, [sp], #4
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003e0e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003e12:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e14:	2302      	movs	r3, #2
 8003e16:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e18:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e1a:	4669      	mov	r1, sp
 8003e1c:	4816      	ldr	r0, [pc, #88]	; (8003e78 <HAL_TIM_MspPostInit+0x88>)
 8003e1e:	f7fd fd4f 	bl	80018c0 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 8003e22:	4a16      	ldr	r2, [pc, #88]	; (8003e7c <HAL_TIM_MspPostInit+0x8c>)
 8003e24:	6853      	ldr	r3, [r2, #4]
 8003e26:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e2a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003e2e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003e32:	6053      	str	r3, [r2, #4]
 8003e34:	e7e8      	b.n	8003e08 <HAL_TIM_MspPostInit+0x18>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003e36:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003e3a:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e3c:	2302      	movs	r3, #2
 8003e3e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e40:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003e42:	4669      	mov	r1, sp
 8003e44:	480e      	ldr	r0, [pc, #56]	; (8003e80 <HAL_TIM_MspPostInit+0x90>)
 8003e46:	f7fd fd3b 	bl	80018c0 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM3_ENABLE();
 8003e4a:	4a0c      	ldr	r2, [pc, #48]	; (8003e7c <HAL_TIM_MspPostInit+0x8c>)
 8003e4c:	6853      	ldr	r3, [r2, #4]
 8003e4e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003e52:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 8003e56:	6053      	str	r3, [r2, #4]
 8003e58:	e7d6      	b.n	8003e08 <HAL_TIM_MspPostInit+0x18>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003e5a:	2308      	movs	r3, #8
 8003e5c:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e5e:	2302      	movs	r3, #2
 8003e60:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e62:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e64:	4669      	mov	r1, sp
 8003e66:	4807      	ldr	r0, [pc, #28]	; (8003e84 <HAL_TIM_MspPostInit+0x94>)
 8003e68:	f7fd fd2a 	bl	80018c0 <HAL_GPIO_Init>
}
 8003e6c:	e7cc      	b.n	8003e08 <HAL_TIM_MspPostInit+0x18>
 8003e6e:	bf00      	nop
 8003e70:	40000400 	.word	0x40000400
 8003e74:	40000c00 	.word	0x40000c00
 8003e78:	40010c00 	.word	0x40010c00
 8003e7c:	40010000 	.word	0x40010000
 8003e80:	40011000 	.word	0x40011000
 8003e84:	40010800 	.word	0x40010800

08003e88 <MX_TIM2_Init>:
{
 8003e88:	b500      	push	{lr}
 8003e8a:	b08b      	sub	sp, #44	; 0x2c
  htim2.Instance = TIM2;
 8003e8c:	481c      	ldr	r0, [pc, #112]	; (8003f00 <MX_TIM2_Init+0x78>)
 8003e8e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003e92:	6003      	str	r3, [r0, #0]
  htim2.Init.Prescaler = 6399;
 8003e94:	f641 03ff 	movw	r3, #6399	; 0x18ff
 8003e98:	6043      	str	r3, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 9;
 8003e9e:	2209      	movs	r2, #9
 8003ea0:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003ea2:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003ea4:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003ea6:	f7fe fcd4 	bl	8002852 <HAL_TIM_PWM_Init>
 8003eaa:	b9c8      	cbnz	r0, 8003ee0 <MX_TIM2_Init+0x58>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003eac:	2300      	movs	r3, #0
 8003eae:	9308      	str	r3, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003eb0:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003eb2:	a908      	add	r1, sp, #32
 8003eb4:	4812      	ldr	r0, [pc, #72]	; (8003f00 <MX_TIM2_Init+0x78>)
 8003eb6:	f7fe fdf5 	bl	8002aa4 <HAL_TIMEx_MasterConfigSynchronization>
 8003eba:	b9b0      	cbnz	r0, 8003eea <MX_TIM2_Init+0x62>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003ebc:	2360      	movs	r3, #96	; 0x60
 8003ebe:	9301      	str	r3, [sp, #4]
  sConfigOC.Pulse = 0;
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	9302      	str	r3, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003ec4:	9303      	str	r3, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003ec6:	9305      	str	r3, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003ec8:	2208      	movs	r2, #8
 8003eca:	a901      	add	r1, sp, #4
 8003ecc:	480c      	ldr	r0, [pc, #48]	; (8003f00 <MX_TIM2_Init+0x78>)
 8003ece:	f7fe fd13 	bl	80028f8 <HAL_TIM_PWM_ConfigChannel>
 8003ed2:	b978      	cbnz	r0, 8003ef4 <MX_TIM2_Init+0x6c>
  HAL_TIM_MspPostInit(&htim2);
 8003ed4:	480a      	ldr	r0, [pc, #40]	; (8003f00 <MX_TIM2_Init+0x78>)
 8003ed6:	f7ff ff8b 	bl	8003df0 <HAL_TIM_MspPostInit>
}
 8003eda:	b00b      	add	sp, #44	; 0x2c
 8003edc:	f85d fb04 	ldr.w	pc, [sp], #4
    _Error_Handler(__FILE__, __LINE__);
 8003ee0:	2142      	movs	r1, #66	; 0x42
 8003ee2:	4808      	ldr	r0, [pc, #32]	; (8003f04 <MX_TIM2_Init+0x7c>)
 8003ee4:	f7ff fb1e 	bl	8003524 <_Error_Handler>
 8003ee8:	e7e0      	b.n	8003eac <MX_TIM2_Init+0x24>
    _Error_Handler(__FILE__, __LINE__);
 8003eea:	2149      	movs	r1, #73	; 0x49
 8003eec:	4805      	ldr	r0, [pc, #20]	; (8003f04 <MX_TIM2_Init+0x7c>)
 8003eee:	f7ff fb19 	bl	8003524 <_Error_Handler>
 8003ef2:	e7e3      	b.n	8003ebc <MX_TIM2_Init+0x34>
    _Error_Handler(__FILE__, __LINE__);
 8003ef4:	2152      	movs	r1, #82	; 0x52
 8003ef6:	4803      	ldr	r0, [pc, #12]	; (8003f04 <MX_TIM2_Init+0x7c>)
 8003ef8:	f7ff fb14 	bl	8003524 <_Error_Handler>
 8003efc:	e7ea      	b.n	8003ed4 <MX_TIM2_Init+0x4c>
 8003efe:	bf00      	nop
 8003f00:	200003d4 	.word	0x200003d4
 8003f04:	08006a0c 	.word	0x08006a0c

08003f08 <MX_TIM3_Init>:
{
 8003f08:	b500      	push	{lr}
 8003f0a:	b08b      	sub	sp, #44	; 0x2c
  htim3.Instance = TIM3;
 8003f0c:	481b      	ldr	r0, [pc, #108]	; (8003f7c <MX_TIM3_Init+0x74>)
 8003f0e:	4b1c      	ldr	r3, [pc, #112]	; (8003f80 <MX_TIM3_Init+0x78>)
 8003f10:	6003      	str	r3, [r0, #0]
  htim3.Init.Prescaler = 6399;
 8003f12:	f641 03ff 	movw	r3, #6399	; 0x18ff
 8003f16:	6043      	str	r3, [r0, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003f18:	2300      	movs	r3, #0
 8003f1a:	6083      	str	r3, [r0, #8]
  htim3.Init.Period = 9;
 8003f1c:	2209      	movs	r2, #9
 8003f1e:	60c2      	str	r2, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003f20:	6103      	str	r3, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003f22:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003f24:	f7fe fc95 	bl	8002852 <HAL_TIM_PWM_Init>
 8003f28:	b9c8      	cbnz	r0, 8003f5e <MX_TIM3_Init+0x56>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	9308      	str	r3, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003f2e:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003f30:	a908      	add	r1, sp, #32
 8003f32:	4812      	ldr	r0, [pc, #72]	; (8003f7c <MX_TIM3_Init+0x74>)
 8003f34:	f7fe fdb6 	bl	8002aa4 <HAL_TIMEx_MasterConfigSynchronization>
 8003f38:	b9b0      	cbnz	r0, 8003f68 <MX_TIM3_Init+0x60>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003f3a:	2360      	movs	r3, #96	; 0x60
 8003f3c:	9301      	str	r3, [sp, #4]
  sConfigOC.Pulse = 0;
 8003f3e:	2300      	movs	r3, #0
 8003f40:	9302      	str	r3, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003f42:	9303      	str	r3, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003f44:	9305      	str	r3, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003f46:	220c      	movs	r2, #12
 8003f48:	a901      	add	r1, sp, #4
 8003f4a:	480c      	ldr	r0, [pc, #48]	; (8003f7c <MX_TIM3_Init+0x74>)
 8003f4c:	f7fe fcd4 	bl	80028f8 <HAL_TIM_PWM_ConfigChannel>
 8003f50:	b978      	cbnz	r0, 8003f72 <MX_TIM3_Init+0x6a>
  HAL_TIM_MspPostInit(&htim3);
 8003f52:	480a      	ldr	r0, [pc, #40]	; (8003f7c <MX_TIM3_Init+0x74>)
 8003f54:	f7ff ff4c 	bl	8003df0 <HAL_TIM_MspPostInit>
}
 8003f58:	b00b      	add	sp, #44	; 0x2c
 8003f5a:	f85d fb04 	ldr.w	pc, [sp], #4
    _Error_Handler(__FILE__, __LINE__);
 8003f5e:	2166      	movs	r1, #102	; 0x66
 8003f60:	4808      	ldr	r0, [pc, #32]	; (8003f84 <MX_TIM3_Init+0x7c>)
 8003f62:	f7ff fadf 	bl	8003524 <_Error_Handler>
 8003f66:	e7e0      	b.n	8003f2a <MX_TIM3_Init+0x22>
    _Error_Handler(__FILE__, __LINE__);
 8003f68:	216d      	movs	r1, #109	; 0x6d
 8003f6a:	4806      	ldr	r0, [pc, #24]	; (8003f84 <MX_TIM3_Init+0x7c>)
 8003f6c:	f7ff fada 	bl	8003524 <_Error_Handler>
 8003f70:	e7e3      	b.n	8003f3a <MX_TIM3_Init+0x32>
    _Error_Handler(__FILE__, __LINE__);
 8003f72:	2176      	movs	r1, #118	; 0x76
 8003f74:	4803      	ldr	r0, [pc, #12]	; (8003f84 <MX_TIM3_Init+0x7c>)
 8003f76:	f7ff fad5 	bl	8003524 <_Error_Handler>
 8003f7a:	e7ea      	b.n	8003f52 <MX_TIM3_Init+0x4a>
 8003f7c:	20000394 	.word	0x20000394
 8003f80:	40000400 	.word	0x40000400
 8003f84:	08006a0c 	.word	0x08006a0c

08003f88 <MX_TIM5_Init>:
{
 8003f88:	b500      	push	{lr}
 8003f8a:	b08b      	sub	sp, #44	; 0x2c
  htim5.Instance = TIM5;
 8003f8c:	481a      	ldr	r0, [pc, #104]	; (8003ff8 <MX_TIM5_Init+0x70>)
 8003f8e:	4b1b      	ldr	r3, [pc, #108]	; (8003ffc <MX_TIM5_Init+0x74>)
 8003f90:	6003      	str	r3, [r0, #0]
  htim5.Init.Prescaler = 0;
 8003f92:	2300      	movs	r3, #0
 8003f94:	6043      	str	r3, [r0, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003f96:	6083      	str	r3, [r0, #8]
  htim5.Init.Period = 0;
 8003f98:	60c3      	str	r3, [r0, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003f9a:	6103      	str	r3, [r0, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003f9c:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8003f9e:	f7fe fc58 	bl	8002852 <HAL_TIM_PWM_Init>
 8003fa2:	b9c8      	cbnz	r0, 8003fd8 <MX_TIM5_Init+0x50>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	9308      	str	r3, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003fa8:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003faa:	a908      	add	r1, sp, #32
 8003fac:	4812      	ldr	r0, [pc, #72]	; (8003ff8 <MX_TIM5_Init+0x70>)
 8003fae:	f7fe fd79 	bl	8002aa4 <HAL_TIMEx_MasterConfigSynchronization>
 8003fb2:	b9b0      	cbnz	r0, 8003fe2 <MX_TIM5_Init+0x5a>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003fb4:	2360      	movs	r3, #96	; 0x60
 8003fb6:	9301      	str	r3, [sp, #4]
  sConfigOC.Pulse = 0;
 8003fb8:	2300      	movs	r3, #0
 8003fba:	9302      	str	r3, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003fbc:	9303      	str	r3, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003fbe:	9305      	str	r3, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003fc0:	220c      	movs	r2, #12
 8003fc2:	a901      	add	r1, sp, #4
 8003fc4:	480c      	ldr	r0, [pc, #48]	; (8003ff8 <MX_TIM5_Init+0x70>)
 8003fc6:	f7fe fc97 	bl	80028f8 <HAL_TIM_PWM_ConfigChannel>
 8003fca:	b978      	cbnz	r0, 8003fec <MX_TIM5_Init+0x64>
  HAL_TIM_MspPostInit(&htim5);
 8003fcc:	480a      	ldr	r0, [pc, #40]	; (8003ff8 <MX_TIM5_Init+0x70>)
 8003fce:	f7ff ff0f 	bl	8003df0 <HAL_TIM_MspPostInit>
}
 8003fd2:	b00b      	add	sp, #44	; 0x2c
 8003fd4:	f85d fb04 	ldr.w	pc, [sp], #4
    _Error_Handler(__FILE__, __LINE__);
 8003fd8:	21a9      	movs	r1, #169	; 0xa9
 8003fda:	4809      	ldr	r0, [pc, #36]	; (8004000 <MX_TIM5_Init+0x78>)
 8003fdc:	f7ff faa2 	bl	8003524 <_Error_Handler>
 8003fe0:	e7e0      	b.n	8003fa4 <MX_TIM5_Init+0x1c>
    _Error_Handler(__FILE__, __LINE__);
 8003fe2:	21b0      	movs	r1, #176	; 0xb0
 8003fe4:	4806      	ldr	r0, [pc, #24]	; (8004000 <MX_TIM5_Init+0x78>)
 8003fe6:	f7ff fa9d 	bl	8003524 <_Error_Handler>
 8003fea:	e7e3      	b.n	8003fb4 <MX_TIM5_Init+0x2c>
    _Error_Handler(__FILE__, __LINE__);
 8003fec:	21b9      	movs	r1, #185	; 0xb9
 8003fee:	4804      	ldr	r0, [pc, #16]	; (8004000 <MX_TIM5_Init+0x78>)
 8003ff0:	f7ff fa98 	bl	8003524 <_Error_Handler>
 8003ff4:	e7ea      	b.n	8003fcc <MX_TIM5_Init+0x44>
 8003ff6:	bf00      	nop
 8003ff8:	20000354 	.word	0x20000354
 8003ffc:	40000c00 	.word	0x40000c00
 8004000:	08006a0c 	.word	0x08006a0c

08004004 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004004:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
 8004006:	480b      	ldr	r0, [pc, #44]	; (8004034 <MX_USART1_UART_Init+0x30>)
 8004008:	4b0b      	ldr	r3, [pc, #44]	; (8004038 <MX_USART1_UART_Init+0x34>)
 800400a:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 9600;
 800400c:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8004010:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004012:	2300      	movs	r3, #0
 8004014:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004016:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004018:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800401a:	220c      	movs	r2, #12
 800401c:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800401e:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004020:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004022:	f7fe fe75 	bl	8002d10 <HAL_UART_Init>
 8004026:	b900      	cbnz	r0, 800402a <MX_USART1_UART_Init+0x26>
 8004028:	bd08      	pop	{r3, pc}
  {
    _Error_Handler(__FILE__, __LINE__);
 800402a:	2142      	movs	r1, #66	; 0x42
 800402c:	4803      	ldr	r0, [pc, #12]	; (800403c <MX_USART1_UART_Init+0x38>)
 800402e:	f7ff fa79 	bl	8003524 <_Error_Handler>
  }

}
 8004032:	e7f9      	b.n	8004028 <MX_USART1_UART_Init+0x24>
 8004034:	20000414 	.word	0x20000414
 8004038:	40013800 	.word	0x40013800
 800403c:	08006a1c 	.word	0x08006a1c

08004040 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==USART1)
 8004040:	6802      	ldr	r2, [r0, #0]
 8004042:	4b14      	ldr	r3, [pc, #80]	; (8004094 <HAL_UART_MspInit+0x54>)
 8004044:	429a      	cmp	r2, r3
 8004046:	d000      	beq.n	800404a <HAL_UART_MspInit+0xa>
 8004048:	4770      	bx	lr
{
 800404a:	b510      	push	{r4, lr}
 800404c:	b086      	sub	sp, #24
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800404e:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8004052:	699a      	ldr	r2, [r3, #24]
 8004054:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004058:	619a      	str	r2, [r3, #24]
 800405a:	699b      	ldr	r3, [r3, #24]
 800405c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004060:	9301      	str	r3, [sp, #4]
 8004062:	9b01      	ldr	r3, [sp, #4]
  
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004064:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004068:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800406a:	2302      	movs	r3, #2
 800406c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800406e:	2303      	movs	r3, #3
 8004070:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004072:	4c09      	ldr	r4, [pc, #36]	; (8004098 <HAL_UART_MspInit+0x58>)
 8004074:	a902      	add	r1, sp, #8
 8004076:	4620      	mov	r0, r4
 8004078:	f7fd fc22 	bl	80018c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800407c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004080:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004082:	2300      	movs	r3, #0
 8004084:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004086:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004088:	a902      	add	r1, sp, #8
 800408a:	4620      	mov	r0, r4
 800408c:	f7fd fc18 	bl	80018c0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8004090:	b006      	add	sp, #24
 8004092:	bd10      	pop	{r4, pc}
 8004094:	40013800 	.word	0x40013800
 8004098:	40010800 	.word	0x40010800

0800409c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800409c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800409e:	e003      	b.n	80040a8 <LoopCopyDataInit>

080040a0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80040a0:	4b0b      	ldr	r3, [pc, #44]	; (80040d0 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80040a2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80040a4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80040a6:	3104      	adds	r1, #4

080040a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80040a8:	480a      	ldr	r0, [pc, #40]	; (80040d4 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80040aa:	4b0b      	ldr	r3, [pc, #44]	; (80040d8 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80040ac:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80040ae:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80040b0:	d3f6      	bcc.n	80040a0 <CopyDataInit>
  ldr r2, =_sbss
 80040b2:	4a0a      	ldr	r2, [pc, #40]	; (80040dc <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80040b4:	e002      	b.n	80040bc <LoopFillZerobss>

080040b6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80040b6:	2300      	movs	r3, #0
  str r3, [r2], #4
 80040b8:	f842 3b04 	str.w	r3, [r2], #4

080040bc <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80040bc:	4b08      	ldr	r3, [pc, #32]	; (80040e0 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80040be:	429a      	cmp	r2, r3
  bcc FillZerobss
 80040c0:	d3f9      	bcc.n	80040b6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80040c2:	f7ff fdeb 	bl	8003c9c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80040c6:	f000 f80f 	bl	80040e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80040ca:	f7ff fa7b 	bl	80035c4 <main>
  bx lr
 80040ce:	4770      	bx	lr
  ldr r3, =_sidata
 80040d0:	08006cf8 	.word	0x08006cf8
  ldr r0, =_sdata
 80040d4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80040d8:	200001f0 	.word	0x200001f0
  ldr r2, =_sbss
 80040dc:	200001f0 	.word	0x200001f0
  ldr r3, = _ebss
 80040e0:	20000458 	.word	0x20000458

080040e4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80040e4:	e7fe      	b.n	80040e4 <ADC1_2_IRQHandler>
	...

080040e8 <__libc_init_array>:
 80040e8:	b570      	push	{r4, r5, r6, lr}
 80040ea:	2500      	movs	r5, #0
 80040ec:	4e0c      	ldr	r6, [pc, #48]	; (8004120 <__libc_init_array+0x38>)
 80040ee:	4c0d      	ldr	r4, [pc, #52]	; (8004124 <__libc_init_array+0x3c>)
 80040f0:	1ba4      	subs	r4, r4, r6
 80040f2:	10a4      	asrs	r4, r4, #2
 80040f4:	42a5      	cmp	r5, r4
 80040f6:	d109      	bne.n	800410c <__libc_init_array+0x24>
 80040f8:	f002 fc26 	bl	8006948 <_init>
 80040fc:	2500      	movs	r5, #0
 80040fe:	4e0a      	ldr	r6, [pc, #40]	; (8004128 <__libc_init_array+0x40>)
 8004100:	4c0a      	ldr	r4, [pc, #40]	; (800412c <__libc_init_array+0x44>)
 8004102:	1ba4      	subs	r4, r4, r6
 8004104:	10a4      	asrs	r4, r4, #2
 8004106:	42a5      	cmp	r5, r4
 8004108:	d105      	bne.n	8004116 <__libc_init_array+0x2e>
 800410a:	bd70      	pop	{r4, r5, r6, pc}
 800410c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004110:	4798      	blx	r3
 8004112:	3501      	adds	r5, #1
 8004114:	e7ee      	b.n	80040f4 <__libc_init_array+0xc>
 8004116:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800411a:	4798      	blx	r3
 800411c:	3501      	adds	r5, #1
 800411e:	e7f2      	b.n	8004106 <__libc_init_array+0x1e>
 8004120:	08006cf0 	.word	0x08006cf0
 8004124:	08006cf0 	.word	0x08006cf0
 8004128:	08006cf0 	.word	0x08006cf0
 800412c:	08006cf4 	.word	0x08006cf4

08004130 <__cvt>:
 8004130:	2b00      	cmp	r3, #0
 8004132:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004136:	461e      	mov	r6, r3
 8004138:	bfbb      	ittet	lt
 800413a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800413e:	461e      	movlt	r6, r3
 8004140:	2300      	movge	r3, #0
 8004142:	232d      	movlt	r3, #45	; 0x2d
 8004144:	b088      	sub	sp, #32
 8004146:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8004148:	9912      	ldr	r1, [sp, #72]	; 0x48
 800414a:	f027 0720 	bic.w	r7, r7, #32
 800414e:	2f46      	cmp	r7, #70	; 0x46
 8004150:	4614      	mov	r4, r2
 8004152:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8004154:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8004158:	700b      	strb	r3, [r1, #0]
 800415a:	d004      	beq.n	8004166 <__cvt+0x36>
 800415c:	2f45      	cmp	r7, #69	; 0x45
 800415e:	d100      	bne.n	8004162 <__cvt+0x32>
 8004160:	3501      	adds	r5, #1
 8004162:	2302      	movs	r3, #2
 8004164:	e000      	b.n	8004168 <__cvt+0x38>
 8004166:	2303      	movs	r3, #3
 8004168:	aa07      	add	r2, sp, #28
 800416a:	9204      	str	r2, [sp, #16]
 800416c:	aa06      	add	r2, sp, #24
 800416e:	9203      	str	r2, [sp, #12]
 8004170:	e88d 0428 	stmia.w	sp, {r3, r5, sl}
 8004174:	4622      	mov	r2, r4
 8004176:	4633      	mov	r3, r6
 8004178:	f000 fd96 	bl	8004ca8 <_dtoa_r>
 800417c:	2f47      	cmp	r7, #71	; 0x47
 800417e:	4680      	mov	r8, r0
 8004180:	d102      	bne.n	8004188 <__cvt+0x58>
 8004182:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004184:	07db      	lsls	r3, r3, #31
 8004186:	d526      	bpl.n	80041d6 <__cvt+0xa6>
 8004188:	2f46      	cmp	r7, #70	; 0x46
 800418a:	eb08 0905 	add.w	r9, r8, r5
 800418e:	d111      	bne.n	80041b4 <__cvt+0x84>
 8004190:	f898 3000 	ldrb.w	r3, [r8]
 8004194:	2b30      	cmp	r3, #48	; 0x30
 8004196:	d10a      	bne.n	80041ae <__cvt+0x7e>
 8004198:	2200      	movs	r2, #0
 800419a:	2300      	movs	r3, #0
 800419c:	4620      	mov	r0, r4
 800419e:	4631      	mov	r1, r6
 80041a0:	f7fc fc6a 	bl	8000a78 <__aeabi_dcmpeq>
 80041a4:	b918      	cbnz	r0, 80041ae <__cvt+0x7e>
 80041a6:	f1c5 0501 	rsb	r5, r5, #1
 80041aa:	f8ca 5000 	str.w	r5, [sl]
 80041ae:	f8da 3000 	ldr.w	r3, [sl]
 80041b2:	4499      	add	r9, r3
 80041b4:	2200      	movs	r2, #0
 80041b6:	2300      	movs	r3, #0
 80041b8:	4620      	mov	r0, r4
 80041ba:	4631      	mov	r1, r6
 80041bc:	f7fc fc5c 	bl	8000a78 <__aeabi_dcmpeq>
 80041c0:	b938      	cbnz	r0, 80041d2 <__cvt+0xa2>
 80041c2:	2230      	movs	r2, #48	; 0x30
 80041c4:	9b07      	ldr	r3, [sp, #28]
 80041c6:	4599      	cmp	r9, r3
 80041c8:	d905      	bls.n	80041d6 <__cvt+0xa6>
 80041ca:	1c59      	adds	r1, r3, #1
 80041cc:	9107      	str	r1, [sp, #28]
 80041ce:	701a      	strb	r2, [r3, #0]
 80041d0:	e7f8      	b.n	80041c4 <__cvt+0x94>
 80041d2:	f8cd 901c 	str.w	r9, [sp, #28]
 80041d6:	4640      	mov	r0, r8
 80041d8:	9b07      	ldr	r3, [sp, #28]
 80041da:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80041dc:	eba3 0308 	sub.w	r3, r3, r8
 80041e0:	6013      	str	r3, [r2, #0]
 80041e2:	b008      	add	sp, #32
 80041e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080041e8 <__exponent>:
 80041e8:	4603      	mov	r3, r0
 80041ea:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80041ec:	2900      	cmp	r1, #0
 80041ee:	f803 2b02 	strb.w	r2, [r3], #2
 80041f2:	bfb6      	itet	lt
 80041f4:	222d      	movlt	r2, #45	; 0x2d
 80041f6:	222b      	movge	r2, #43	; 0x2b
 80041f8:	4249      	neglt	r1, r1
 80041fa:	2909      	cmp	r1, #9
 80041fc:	7042      	strb	r2, [r0, #1]
 80041fe:	dd21      	ble.n	8004244 <__exponent+0x5c>
 8004200:	f10d 0207 	add.w	r2, sp, #7
 8004204:	4617      	mov	r7, r2
 8004206:	260a      	movs	r6, #10
 8004208:	fb91 f5f6 	sdiv	r5, r1, r6
 800420c:	fb06 1115 	mls	r1, r6, r5, r1
 8004210:	2d09      	cmp	r5, #9
 8004212:	f101 0130 	add.w	r1, r1, #48	; 0x30
 8004216:	f802 1c01 	strb.w	r1, [r2, #-1]
 800421a:	f102 34ff 	add.w	r4, r2, #4294967295
 800421e:	4629      	mov	r1, r5
 8004220:	dc09      	bgt.n	8004236 <__exponent+0x4e>
 8004222:	3130      	adds	r1, #48	; 0x30
 8004224:	3a02      	subs	r2, #2
 8004226:	f804 1c01 	strb.w	r1, [r4, #-1]
 800422a:	42ba      	cmp	r2, r7
 800422c:	461c      	mov	r4, r3
 800422e:	d304      	bcc.n	800423a <__exponent+0x52>
 8004230:	1a20      	subs	r0, r4, r0
 8004232:	b003      	add	sp, #12
 8004234:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004236:	4622      	mov	r2, r4
 8004238:	e7e6      	b.n	8004208 <__exponent+0x20>
 800423a:	f812 1b01 	ldrb.w	r1, [r2], #1
 800423e:	f803 1b01 	strb.w	r1, [r3], #1
 8004242:	e7f2      	b.n	800422a <__exponent+0x42>
 8004244:	2230      	movs	r2, #48	; 0x30
 8004246:	461c      	mov	r4, r3
 8004248:	4411      	add	r1, r2
 800424a:	f804 2b02 	strb.w	r2, [r4], #2
 800424e:	7059      	strb	r1, [r3, #1]
 8004250:	e7ee      	b.n	8004230 <__exponent+0x48>
	...

08004254 <_printf_float>:
 8004254:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004258:	b091      	sub	sp, #68	; 0x44
 800425a:	460c      	mov	r4, r1
 800425c:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 800425e:	4693      	mov	fp, r2
 8004260:	461e      	mov	r6, r3
 8004262:	4605      	mov	r5, r0
 8004264:	f001 fc70 	bl	8005b48 <_localeconv_r>
 8004268:	6803      	ldr	r3, [r0, #0]
 800426a:	4618      	mov	r0, r3
 800426c:	9309      	str	r3, [sp, #36]	; 0x24
 800426e:	f7fb ffdb 	bl	8000228 <strlen>
 8004272:	2300      	movs	r3, #0
 8004274:	930e      	str	r3, [sp, #56]	; 0x38
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	900a      	str	r0, [sp, #40]	; 0x28
 800427a:	3307      	adds	r3, #7
 800427c:	f023 0307 	bic.w	r3, r3, #7
 8004280:	f103 0208 	add.w	r2, r3, #8
 8004284:	f894 8018 	ldrb.w	r8, [r4, #24]
 8004288:	f8d4 a000 	ldr.w	sl, [r4]
 800428c:	603a      	str	r2, [r7, #0]
 800428e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004292:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004296:	f8d4 904c 	ldr.w	r9, [r4, #76]	; 0x4c
 800429a:	6ca7      	ldr	r7, [r4, #72]	; 0x48
 800429c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80042a0:	930b      	str	r3, [sp, #44]	; 0x2c
 80042a2:	f04f 32ff 	mov.w	r2, #4294967295
 80042a6:	4ba6      	ldr	r3, [pc, #664]	; (8004540 <_printf_float+0x2ec>)
 80042a8:	4638      	mov	r0, r7
 80042aa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80042ac:	f7fc fc16 	bl	8000adc <__aeabi_dcmpun>
 80042b0:	2800      	cmp	r0, #0
 80042b2:	f040 81f7 	bne.w	80046a4 <_printf_float+0x450>
 80042b6:	f04f 32ff 	mov.w	r2, #4294967295
 80042ba:	4ba1      	ldr	r3, [pc, #644]	; (8004540 <_printf_float+0x2ec>)
 80042bc:	4638      	mov	r0, r7
 80042be:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80042c0:	f7fc fbee 	bl	8000aa0 <__aeabi_dcmple>
 80042c4:	2800      	cmp	r0, #0
 80042c6:	f040 81ed 	bne.w	80046a4 <_printf_float+0x450>
 80042ca:	2200      	movs	r2, #0
 80042cc:	2300      	movs	r3, #0
 80042ce:	4638      	mov	r0, r7
 80042d0:	4649      	mov	r1, r9
 80042d2:	f7fc fbdb 	bl	8000a8c <__aeabi_dcmplt>
 80042d6:	b110      	cbz	r0, 80042de <_printf_float+0x8a>
 80042d8:	232d      	movs	r3, #45	; 0x2d
 80042da:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80042de:	4b99      	ldr	r3, [pc, #612]	; (8004544 <_printf_float+0x2f0>)
 80042e0:	4f99      	ldr	r7, [pc, #612]	; (8004548 <_printf_float+0x2f4>)
 80042e2:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80042e6:	bf98      	it	ls
 80042e8:	461f      	movls	r7, r3
 80042ea:	2303      	movs	r3, #3
 80042ec:	f04f 0900 	mov.w	r9, #0
 80042f0:	6123      	str	r3, [r4, #16]
 80042f2:	f02a 0304 	bic.w	r3, sl, #4
 80042f6:	6023      	str	r3, [r4, #0]
 80042f8:	9600      	str	r6, [sp, #0]
 80042fa:	465b      	mov	r3, fp
 80042fc:	aa0f      	add	r2, sp, #60	; 0x3c
 80042fe:	4621      	mov	r1, r4
 8004300:	4628      	mov	r0, r5
 8004302:	f000 f9df 	bl	80046c4 <_printf_common>
 8004306:	3001      	adds	r0, #1
 8004308:	f040 809a 	bne.w	8004440 <_printf_float+0x1ec>
 800430c:	f04f 30ff 	mov.w	r0, #4294967295
 8004310:	b011      	add	sp, #68	; 0x44
 8004312:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004316:	6862      	ldr	r2, [r4, #4]
 8004318:	a80e      	add	r0, sp, #56	; 0x38
 800431a:	1c53      	adds	r3, r2, #1
 800431c:	f10d 0e34 	add.w	lr, sp, #52	; 0x34
 8004320:	f44a 6380 	orr.w	r3, sl, #1024	; 0x400
 8004324:	d141      	bne.n	80043aa <_printf_float+0x156>
 8004326:	2206      	movs	r2, #6
 8004328:	6062      	str	r2, [r4, #4]
 800432a:	2100      	movs	r1, #0
 800432c:	6023      	str	r3, [r4, #0]
 800432e:	9301      	str	r3, [sp, #4]
 8004330:	6863      	ldr	r3, [r4, #4]
 8004332:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8004336:	9005      	str	r0, [sp, #20]
 8004338:	9202      	str	r2, [sp, #8]
 800433a:	9300      	str	r3, [sp, #0]
 800433c:	463a      	mov	r2, r7
 800433e:	464b      	mov	r3, r9
 8004340:	9106      	str	r1, [sp, #24]
 8004342:	f8cd 8010 	str.w	r8, [sp, #16]
 8004346:	f8cd e00c 	str.w	lr, [sp, #12]
 800434a:	4628      	mov	r0, r5
 800434c:	f7ff fef0 	bl	8004130 <__cvt>
 8004350:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 8004354:	2b47      	cmp	r3, #71	; 0x47
 8004356:	4607      	mov	r7, r0
 8004358:	d109      	bne.n	800436e <_printf_float+0x11a>
 800435a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800435c:	1cd8      	adds	r0, r3, #3
 800435e:	db02      	blt.n	8004366 <_printf_float+0x112>
 8004360:	6862      	ldr	r2, [r4, #4]
 8004362:	4293      	cmp	r3, r2
 8004364:	dd59      	ble.n	800441a <_printf_float+0x1c6>
 8004366:	f1a8 0802 	sub.w	r8, r8, #2
 800436a:	fa5f f888 	uxtb.w	r8, r8
 800436e:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8004372:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004374:	d836      	bhi.n	80043e4 <_printf_float+0x190>
 8004376:	3901      	subs	r1, #1
 8004378:	4642      	mov	r2, r8
 800437a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800437e:	910d      	str	r1, [sp, #52]	; 0x34
 8004380:	f7ff ff32 	bl	80041e8 <__exponent>
 8004384:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004386:	4681      	mov	r9, r0
 8004388:	1883      	adds	r3, r0, r2
 800438a:	2a01      	cmp	r2, #1
 800438c:	6123      	str	r3, [r4, #16]
 800438e:	dc02      	bgt.n	8004396 <_printf_float+0x142>
 8004390:	6822      	ldr	r2, [r4, #0]
 8004392:	07d1      	lsls	r1, r2, #31
 8004394:	d501      	bpl.n	800439a <_printf_float+0x146>
 8004396:	3301      	adds	r3, #1
 8004398:	6123      	str	r3, [r4, #16]
 800439a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d0aa      	beq.n	80042f8 <_printf_float+0xa4>
 80043a2:	232d      	movs	r3, #45	; 0x2d
 80043a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80043a8:	e7a6      	b.n	80042f8 <_printf_float+0xa4>
 80043aa:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 80043ae:	d002      	beq.n	80043b6 <_printf_float+0x162>
 80043b0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80043b4:	d1b9      	bne.n	800432a <_printf_float+0xd6>
 80043b6:	b19a      	cbz	r2, 80043e0 <_printf_float+0x18c>
 80043b8:	2100      	movs	r1, #0
 80043ba:	9106      	str	r1, [sp, #24]
 80043bc:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 80043c0:	e88d 000c 	stmia.w	sp, {r2, r3}
 80043c4:	6023      	str	r3, [r4, #0]
 80043c6:	9005      	str	r0, [sp, #20]
 80043c8:	463a      	mov	r2, r7
 80043ca:	f8cd 8010 	str.w	r8, [sp, #16]
 80043ce:	f8cd e00c 	str.w	lr, [sp, #12]
 80043d2:	9102      	str	r1, [sp, #8]
 80043d4:	464b      	mov	r3, r9
 80043d6:	4628      	mov	r0, r5
 80043d8:	f7ff feaa 	bl	8004130 <__cvt>
 80043dc:	4607      	mov	r7, r0
 80043de:	e7bc      	b.n	800435a <_printf_float+0x106>
 80043e0:	2201      	movs	r2, #1
 80043e2:	e7a1      	b.n	8004328 <_printf_float+0xd4>
 80043e4:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 80043e8:	d119      	bne.n	800441e <_printf_float+0x1ca>
 80043ea:	2900      	cmp	r1, #0
 80043ec:	6863      	ldr	r3, [r4, #4]
 80043ee:	dd0c      	ble.n	800440a <_printf_float+0x1b6>
 80043f0:	6121      	str	r1, [r4, #16]
 80043f2:	b913      	cbnz	r3, 80043fa <_printf_float+0x1a6>
 80043f4:	6822      	ldr	r2, [r4, #0]
 80043f6:	07d2      	lsls	r2, r2, #31
 80043f8:	d502      	bpl.n	8004400 <_printf_float+0x1ac>
 80043fa:	3301      	adds	r3, #1
 80043fc:	440b      	add	r3, r1
 80043fe:	6123      	str	r3, [r4, #16]
 8004400:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004402:	f04f 0900 	mov.w	r9, #0
 8004406:	65a3      	str	r3, [r4, #88]	; 0x58
 8004408:	e7c7      	b.n	800439a <_printf_float+0x146>
 800440a:	b913      	cbnz	r3, 8004412 <_printf_float+0x1be>
 800440c:	6822      	ldr	r2, [r4, #0]
 800440e:	07d0      	lsls	r0, r2, #31
 8004410:	d501      	bpl.n	8004416 <_printf_float+0x1c2>
 8004412:	3302      	adds	r3, #2
 8004414:	e7f3      	b.n	80043fe <_printf_float+0x1aa>
 8004416:	2301      	movs	r3, #1
 8004418:	e7f1      	b.n	80043fe <_printf_float+0x1aa>
 800441a:	f04f 0867 	mov.w	r8, #103	; 0x67
 800441e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004420:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004422:	4293      	cmp	r3, r2
 8004424:	db05      	blt.n	8004432 <_printf_float+0x1de>
 8004426:	6822      	ldr	r2, [r4, #0]
 8004428:	6123      	str	r3, [r4, #16]
 800442a:	07d1      	lsls	r1, r2, #31
 800442c:	d5e8      	bpl.n	8004400 <_printf_float+0x1ac>
 800442e:	3301      	adds	r3, #1
 8004430:	e7e5      	b.n	80043fe <_printf_float+0x1aa>
 8004432:	2b00      	cmp	r3, #0
 8004434:	bfcc      	ite	gt
 8004436:	2301      	movgt	r3, #1
 8004438:	f1c3 0302 	rsble	r3, r3, #2
 800443c:	4413      	add	r3, r2
 800443e:	e7de      	b.n	80043fe <_printf_float+0x1aa>
 8004440:	6823      	ldr	r3, [r4, #0]
 8004442:	055a      	lsls	r2, r3, #21
 8004444:	d407      	bmi.n	8004456 <_printf_float+0x202>
 8004446:	6923      	ldr	r3, [r4, #16]
 8004448:	463a      	mov	r2, r7
 800444a:	4659      	mov	r1, fp
 800444c:	4628      	mov	r0, r5
 800444e:	47b0      	blx	r6
 8004450:	3001      	adds	r0, #1
 8004452:	d12a      	bne.n	80044aa <_printf_float+0x256>
 8004454:	e75a      	b.n	800430c <_printf_float+0xb8>
 8004456:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 800445a:	f240 80dc 	bls.w	8004616 <_printf_float+0x3c2>
 800445e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004462:	2200      	movs	r2, #0
 8004464:	2300      	movs	r3, #0
 8004466:	f7fc fb07 	bl	8000a78 <__aeabi_dcmpeq>
 800446a:	2800      	cmp	r0, #0
 800446c:	d039      	beq.n	80044e2 <_printf_float+0x28e>
 800446e:	2301      	movs	r3, #1
 8004470:	4a36      	ldr	r2, [pc, #216]	; (800454c <_printf_float+0x2f8>)
 8004472:	4659      	mov	r1, fp
 8004474:	4628      	mov	r0, r5
 8004476:	47b0      	blx	r6
 8004478:	3001      	adds	r0, #1
 800447a:	f43f af47 	beq.w	800430c <_printf_float+0xb8>
 800447e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004480:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004482:	429a      	cmp	r2, r3
 8004484:	db02      	blt.n	800448c <_printf_float+0x238>
 8004486:	6823      	ldr	r3, [r4, #0]
 8004488:	07d8      	lsls	r0, r3, #31
 800448a:	d50e      	bpl.n	80044aa <_printf_float+0x256>
 800448c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800448e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004490:	4659      	mov	r1, fp
 8004492:	4628      	mov	r0, r5
 8004494:	47b0      	blx	r6
 8004496:	3001      	adds	r0, #1
 8004498:	f43f af38 	beq.w	800430c <_printf_float+0xb8>
 800449c:	2700      	movs	r7, #0
 800449e:	f104 081a 	add.w	r8, r4, #26
 80044a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80044a4:	3b01      	subs	r3, #1
 80044a6:	429f      	cmp	r7, r3
 80044a8:	db11      	blt.n	80044ce <_printf_float+0x27a>
 80044aa:	6823      	ldr	r3, [r4, #0]
 80044ac:	079f      	lsls	r7, r3, #30
 80044ae:	d508      	bpl.n	80044c2 <_printf_float+0x26e>
 80044b0:	2700      	movs	r7, #0
 80044b2:	f104 0819 	add.w	r8, r4, #25
 80044b6:	68e3      	ldr	r3, [r4, #12]
 80044b8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80044ba:	1a9b      	subs	r3, r3, r2
 80044bc:	429f      	cmp	r7, r3
 80044be:	f2c0 80e7 	blt.w	8004690 <_printf_float+0x43c>
 80044c2:	68e0      	ldr	r0, [r4, #12]
 80044c4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80044c6:	4298      	cmp	r0, r3
 80044c8:	bfb8      	it	lt
 80044ca:	4618      	movlt	r0, r3
 80044cc:	e720      	b.n	8004310 <_printf_float+0xbc>
 80044ce:	2301      	movs	r3, #1
 80044d0:	4642      	mov	r2, r8
 80044d2:	4659      	mov	r1, fp
 80044d4:	4628      	mov	r0, r5
 80044d6:	47b0      	blx	r6
 80044d8:	3001      	adds	r0, #1
 80044da:	f43f af17 	beq.w	800430c <_printf_float+0xb8>
 80044de:	3701      	adds	r7, #1
 80044e0:	e7df      	b.n	80044a2 <_printf_float+0x24e>
 80044e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	dc33      	bgt.n	8004550 <_printf_float+0x2fc>
 80044e8:	2301      	movs	r3, #1
 80044ea:	4a18      	ldr	r2, [pc, #96]	; (800454c <_printf_float+0x2f8>)
 80044ec:	4659      	mov	r1, fp
 80044ee:	4628      	mov	r0, r5
 80044f0:	47b0      	blx	r6
 80044f2:	3001      	adds	r0, #1
 80044f4:	f43f af0a 	beq.w	800430c <_printf_float+0xb8>
 80044f8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80044fa:	b923      	cbnz	r3, 8004506 <_printf_float+0x2b2>
 80044fc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80044fe:	b913      	cbnz	r3, 8004506 <_printf_float+0x2b2>
 8004500:	6823      	ldr	r3, [r4, #0]
 8004502:	07d9      	lsls	r1, r3, #31
 8004504:	d5d1      	bpl.n	80044aa <_printf_float+0x256>
 8004506:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004508:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800450a:	4659      	mov	r1, fp
 800450c:	4628      	mov	r0, r5
 800450e:	47b0      	blx	r6
 8004510:	3001      	adds	r0, #1
 8004512:	f43f aefb 	beq.w	800430c <_printf_float+0xb8>
 8004516:	f04f 0800 	mov.w	r8, #0
 800451a:	f104 091a 	add.w	r9, r4, #26
 800451e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004520:	425b      	negs	r3, r3
 8004522:	4598      	cmp	r8, r3
 8004524:	db01      	blt.n	800452a <_printf_float+0x2d6>
 8004526:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004528:	e78e      	b.n	8004448 <_printf_float+0x1f4>
 800452a:	2301      	movs	r3, #1
 800452c:	464a      	mov	r2, r9
 800452e:	4659      	mov	r1, fp
 8004530:	4628      	mov	r0, r5
 8004532:	47b0      	blx	r6
 8004534:	3001      	adds	r0, #1
 8004536:	f43f aee9 	beq.w	800430c <_printf_float+0xb8>
 800453a:	f108 0801 	add.w	r8, r8, #1
 800453e:	e7ee      	b.n	800451e <_printf_float+0x2ca>
 8004540:	7fefffff 	.word	0x7fefffff
 8004544:	08006a30 	.word	0x08006a30
 8004548:	08006a34 	.word	0x08006a34
 800454c:	08006a40 	.word	0x08006a40
 8004550:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004552:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004554:	429a      	cmp	r2, r3
 8004556:	bfa8      	it	ge
 8004558:	461a      	movge	r2, r3
 800455a:	2a00      	cmp	r2, #0
 800455c:	4690      	mov	r8, r2
 800455e:	dc36      	bgt.n	80045ce <_printf_float+0x37a>
 8004560:	f04f 0a00 	mov.w	sl, #0
 8004564:	f104 031a 	add.w	r3, r4, #26
 8004568:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 800456c:	930b      	str	r3, [sp, #44]	; 0x2c
 800456e:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8004572:	eba9 0308 	sub.w	r3, r9, r8
 8004576:	459a      	cmp	sl, r3
 8004578:	db31      	blt.n	80045de <_printf_float+0x38a>
 800457a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800457c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800457e:	429a      	cmp	r2, r3
 8004580:	db38      	blt.n	80045f4 <_printf_float+0x3a0>
 8004582:	6823      	ldr	r3, [r4, #0]
 8004584:	07da      	lsls	r2, r3, #31
 8004586:	d435      	bmi.n	80045f4 <_printf_float+0x3a0>
 8004588:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800458a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800458c:	eba3 0209 	sub.w	r2, r3, r9
 8004590:	eba3 0801 	sub.w	r8, r3, r1
 8004594:	4590      	cmp	r8, r2
 8004596:	bfa8      	it	ge
 8004598:	4690      	movge	r8, r2
 800459a:	f1b8 0f00 	cmp.w	r8, #0
 800459e:	dc31      	bgt.n	8004604 <_printf_float+0x3b0>
 80045a0:	2700      	movs	r7, #0
 80045a2:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 80045a6:	f104 091a 	add.w	r9, r4, #26
 80045aa:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80045ac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80045ae:	1a9b      	subs	r3, r3, r2
 80045b0:	eba3 0308 	sub.w	r3, r3, r8
 80045b4:	429f      	cmp	r7, r3
 80045b6:	f6bf af78 	bge.w	80044aa <_printf_float+0x256>
 80045ba:	2301      	movs	r3, #1
 80045bc:	464a      	mov	r2, r9
 80045be:	4659      	mov	r1, fp
 80045c0:	4628      	mov	r0, r5
 80045c2:	47b0      	blx	r6
 80045c4:	3001      	adds	r0, #1
 80045c6:	f43f aea1 	beq.w	800430c <_printf_float+0xb8>
 80045ca:	3701      	adds	r7, #1
 80045cc:	e7ed      	b.n	80045aa <_printf_float+0x356>
 80045ce:	4613      	mov	r3, r2
 80045d0:	4659      	mov	r1, fp
 80045d2:	463a      	mov	r2, r7
 80045d4:	4628      	mov	r0, r5
 80045d6:	47b0      	blx	r6
 80045d8:	3001      	adds	r0, #1
 80045da:	d1c1      	bne.n	8004560 <_printf_float+0x30c>
 80045dc:	e696      	b.n	800430c <_printf_float+0xb8>
 80045de:	2301      	movs	r3, #1
 80045e0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80045e2:	4659      	mov	r1, fp
 80045e4:	4628      	mov	r0, r5
 80045e6:	47b0      	blx	r6
 80045e8:	3001      	adds	r0, #1
 80045ea:	f43f ae8f 	beq.w	800430c <_printf_float+0xb8>
 80045ee:	f10a 0a01 	add.w	sl, sl, #1
 80045f2:	e7bc      	b.n	800456e <_printf_float+0x31a>
 80045f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80045f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80045f8:	4659      	mov	r1, fp
 80045fa:	4628      	mov	r0, r5
 80045fc:	47b0      	blx	r6
 80045fe:	3001      	adds	r0, #1
 8004600:	d1c2      	bne.n	8004588 <_printf_float+0x334>
 8004602:	e683      	b.n	800430c <_printf_float+0xb8>
 8004604:	4643      	mov	r3, r8
 8004606:	eb07 0209 	add.w	r2, r7, r9
 800460a:	4659      	mov	r1, fp
 800460c:	4628      	mov	r0, r5
 800460e:	47b0      	blx	r6
 8004610:	3001      	adds	r0, #1
 8004612:	d1c5      	bne.n	80045a0 <_printf_float+0x34c>
 8004614:	e67a      	b.n	800430c <_printf_float+0xb8>
 8004616:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004618:	2a01      	cmp	r2, #1
 800461a:	dc01      	bgt.n	8004620 <_printf_float+0x3cc>
 800461c:	07db      	lsls	r3, r3, #31
 800461e:	d534      	bpl.n	800468a <_printf_float+0x436>
 8004620:	2301      	movs	r3, #1
 8004622:	463a      	mov	r2, r7
 8004624:	4659      	mov	r1, fp
 8004626:	4628      	mov	r0, r5
 8004628:	47b0      	blx	r6
 800462a:	3001      	adds	r0, #1
 800462c:	f43f ae6e 	beq.w	800430c <_printf_float+0xb8>
 8004630:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004632:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004634:	4659      	mov	r1, fp
 8004636:	4628      	mov	r0, r5
 8004638:	47b0      	blx	r6
 800463a:	3001      	adds	r0, #1
 800463c:	f43f ae66 	beq.w	800430c <_printf_float+0xb8>
 8004640:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004644:	2200      	movs	r2, #0
 8004646:	2300      	movs	r3, #0
 8004648:	f7fc fa16 	bl	8000a78 <__aeabi_dcmpeq>
 800464c:	b150      	cbz	r0, 8004664 <_printf_float+0x410>
 800464e:	2700      	movs	r7, #0
 8004650:	f104 081a 	add.w	r8, r4, #26
 8004654:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004656:	3b01      	subs	r3, #1
 8004658:	429f      	cmp	r7, r3
 800465a:	db0c      	blt.n	8004676 <_printf_float+0x422>
 800465c:	464b      	mov	r3, r9
 800465e:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004662:	e6f2      	b.n	800444a <_printf_float+0x1f6>
 8004664:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004666:	1c7a      	adds	r2, r7, #1
 8004668:	3b01      	subs	r3, #1
 800466a:	4659      	mov	r1, fp
 800466c:	4628      	mov	r0, r5
 800466e:	47b0      	blx	r6
 8004670:	3001      	adds	r0, #1
 8004672:	d1f3      	bne.n	800465c <_printf_float+0x408>
 8004674:	e64a      	b.n	800430c <_printf_float+0xb8>
 8004676:	2301      	movs	r3, #1
 8004678:	4642      	mov	r2, r8
 800467a:	4659      	mov	r1, fp
 800467c:	4628      	mov	r0, r5
 800467e:	47b0      	blx	r6
 8004680:	3001      	adds	r0, #1
 8004682:	f43f ae43 	beq.w	800430c <_printf_float+0xb8>
 8004686:	3701      	adds	r7, #1
 8004688:	e7e4      	b.n	8004654 <_printf_float+0x400>
 800468a:	2301      	movs	r3, #1
 800468c:	463a      	mov	r2, r7
 800468e:	e7ec      	b.n	800466a <_printf_float+0x416>
 8004690:	2301      	movs	r3, #1
 8004692:	4642      	mov	r2, r8
 8004694:	4659      	mov	r1, fp
 8004696:	4628      	mov	r0, r5
 8004698:	47b0      	blx	r6
 800469a:	3001      	adds	r0, #1
 800469c:	f43f ae36 	beq.w	800430c <_printf_float+0xb8>
 80046a0:	3701      	adds	r7, #1
 80046a2:	e708      	b.n	80044b6 <_printf_float+0x262>
 80046a4:	463a      	mov	r2, r7
 80046a6:	464b      	mov	r3, r9
 80046a8:	4638      	mov	r0, r7
 80046aa:	4649      	mov	r1, r9
 80046ac:	f7fc fa16 	bl	8000adc <__aeabi_dcmpun>
 80046b0:	2800      	cmp	r0, #0
 80046b2:	f43f ae30 	beq.w	8004316 <_printf_float+0xc2>
 80046b6:	4b01      	ldr	r3, [pc, #4]	; (80046bc <_printf_float+0x468>)
 80046b8:	4f01      	ldr	r7, [pc, #4]	; (80046c0 <_printf_float+0x46c>)
 80046ba:	e612      	b.n	80042e2 <_printf_float+0x8e>
 80046bc:	08006a38 	.word	0x08006a38
 80046c0:	08006a3c 	.word	0x08006a3c

080046c4 <_printf_common>:
 80046c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80046c8:	4691      	mov	r9, r2
 80046ca:	461f      	mov	r7, r3
 80046cc:	688a      	ldr	r2, [r1, #8]
 80046ce:	690b      	ldr	r3, [r1, #16]
 80046d0:	4606      	mov	r6, r0
 80046d2:	4293      	cmp	r3, r2
 80046d4:	bfb8      	it	lt
 80046d6:	4613      	movlt	r3, r2
 80046d8:	f8c9 3000 	str.w	r3, [r9]
 80046dc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80046e0:	460c      	mov	r4, r1
 80046e2:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80046e6:	b112      	cbz	r2, 80046ee <_printf_common+0x2a>
 80046e8:	3301      	adds	r3, #1
 80046ea:	f8c9 3000 	str.w	r3, [r9]
 80046ee:	6823      	ldr	r3, [r4, #0]
 80046f0:	0699      	lsls	r1, r3, #26
 80046f2:	bf42      	ittt	mi
 80046f4:	f8d9 3000 	ldrmi.w	r3, [r9]
 80046f8:	3302      	addmi	r3, #2
 80046fa:	f8c9 3000 	strmi.w	r3, [r9]
 80046fe:	6825      	ldr	r5, [r4, #0]
 8004700:	f015 0506 	ands.w	r5, r5, #6
 8004704:	d107      	bne.n	8004716 <_printf_common+0x52>
 8004706:	f104 0a19 	add.w	sl, r4, #25
 800470a:	68e3      	ldr	r3, [r4, #12]
 800470c:	f8d9 2000 	ldr.w	r2, [r9]
 8004710:	1a9b      	subs	r3, r3, r2
 8004712:	429d      	cmp	r5, r3
 8004714:	db2a      	blt.n	800476c <_printf_common+0xa8>
 8004716:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800471a:	6822      	ldr	r2, [r4, #0]
 800471c:	3300      	adds	r3, #0
 800471e:	bf18      	it	ne
 8004720:	2301      	movne	r3, #1
 8004722:	0692      	lsls	r2, r2, #26
 8004724:	d42f      	bmi.n	8004786 <_printf_common+0xc2>
 8004726:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800472a:	4639      	mov	r1, r7
 800472c:	4630      	mov	r0, r6
 800472e:	47c0      	blx	r8
 8004730:	3001      	adds	r0, #1
 8004732:	d022      	beq.n	800477a <_printf_common+0xb6>
 8004734:	6823      	ldr	r3, [r4, #0]
 8004736:	68e5      	ldr	r5, [r4, #12]
 8004738:	f003 0306 	and.w	r3, r3, #6
 800473c:	2b04      	cmp	r3, #4
 800473e:	bf18      	it	ne
 8004740:	2500      	movne	r5, #0
 8004742:	f8d9 2000 	ldr.w	r2, [r9]
 8004746:	f04f 0900 	mov.w	r9, #0
 800474a:	bf08      	it	eq
 800474c:	1aad      	subeq	r5, r5, r2
 800474e:	68a3      	ldr	r3, [r4, #8]
 8004750:	6922      	ldr	r2, [r4, #16]
 8004752:	bf08      	it	eq
 8004754:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004758:	4293      	cmp	r3, r2
 800475a:	bfc4      	itt	gt
 800475c:	1a9b      	subgt	r3, r3, r2
 800475e:	18ed      	addgt	r5, r5, r3
 8004760:	341a      	adds	r4, #26
 8004762:	454d      	cmp	r5, r9
 8004764:	d11b      	bne.n	800479e <_printf_common+0xda>
 8004766:	2000      	movs	r0, #0
 8004768:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800476c:	2301      	movs	r3, #1
 800476e:	4652      	mov	r2, sl
 8004770:	4639      	mov	r1, r7
 8004772:	4630      	mov	r0, r6
 8004774:	47c0      	blx	r8
 8004776:	3001      	adds	r0, #1
 8004778:	d103      	bne.n	8004782 <_printf_common+0xbe>
 800477a:	f04f 30ff 	mov.w	r0, #4294967295
 800477e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004782:	3501      	adds	r5, #1
 8004784:	e7c1      	b.n	800470a <_printf_common+0x46>
 8004786:	2030      	movs	r0, #48	; 0x30
 8004788:	18e1      	adds	r1, r4, r3
 800478a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800478e:	1c5a      	adds	r2, r3, #1
 8004790:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004794:	4422      	add	r2, r4
 8004796:	3302      	adds	r3, #2
 8004798:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800479c:	e7c3      	b.n	8004726 <_printf_common+0x62>
 800479e:	2301      	movs	r3, #1
 80047a0:	4622      	mov	r2, r4
 80047a2:	4639      	mov	r1, r7
 80047a4:	4630      	mov	r0, r6
 80047a6:	47c0      	blx	r8
 80047a8:	3001      	adds	r0, #1
 80047aa:	d0e6      	beq.n	800477a <_printf_common+0xb6>
 80047ac:	f109 0901 	add.w	r9, r9, #1
 80047b0:	e7d7      	b.n	8004762 <_printf_common+0x9e>
	...

080047b4 <_printf_i>:
 80047b4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80047b8:	4617      	mov	r7, r2
 80047ba:	7e0a      	ldrb	r2, [r1, #24]
 80047bc:	b085      	sub	sp, #20
 80047be:	2a6e      	cmp	r2, #110	; 0x6e
 80047c0:	4698      	mov	r8, r3
 80047c2:	4606      	mov	r6, r0
 80047c4:	460c      	mov	r4, r1
 80047c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80047c8:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 80047cc:	f000 80bc 	beq.w	8004948 <_printf_i+0x194>
 80047d0:	d81a      	bhi.n	8004808 <_printf_i+0x54>
 80047d2:	2a63      	cmp	r2, #99	; 0x63
 80047d4:	d02e      	beq.n	8004834 <_printf_i+0x80>
 80047d6:	d80a      	bhi.n	80047ee <_printf_i+0x3a>
 80047d8:	2a00      	cmp	r2, #0
 80047da:	f000 80c8 	beq.w	800496e <_printf_i+0x1ba>
 80047de:	2a58      	cmp	r2, #88	; 0x58
 80047e0:	f000 808a 	beq.w	80048f8 <_printf_i+0x144>
 80047e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80047e8:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 80047ec:	e02a      	b.n	8004844 <_printf_i+0x90>
 80047ee:	2a64      	cmp	r2, #100	; 0x64
 80047f0:	d001      	beq.n	80047f6 <_printf_i+0x42>
 80047f2:	2a69      	cmp	r2, #105	; 0x69
 80047f4:	d1f6      	bne.n	80047e4 <_printf_i+0x30>
 80047f6:	6821      	ldr	r1, [r4, #0]
 80047f8:	681a      	ldr	r2, [r3, #0]
 80047fa:	f011 0f80 	tst.w	r1, #128	; 0x80
 80047fe:	d023      	beq.n	8004848 <_printf_i+0x94>
 8004800:	1d11      	adds	r1, r2, #4
 8004802:	6019      	str	r1, [r3, #0]
 8004804:	6813      	ldr	r3, [r2, #0]
 8004806:	e027      	b.n	8004858 <_printf_i+0xa4>
 8004808:	2a73      	cmp	r2, #115	; 0x73
 800480a:	f000 80b4 	beq.w	8004976 <_printf_i+0x1c2>
 800480e:	d808      	bhi.n	8004822 <_printf_i+0x6e>
 8004810:	2a6f      	cmp	r2, #111	; 0x6f
 8004812:	d02a      	beq.n	800486a <_printf_i+0xb6>
 8004814:	2a70      	cmp	r2, #112	; 0x70
 8004816:	d1e5      	bne.n	80047e4 <_printf_i+0x30>
 8004818:	680a      	ldr	r2, [r1, #0]
 800481a:	f042 0220 	orr.w	r2, r2, #32
 800481e:	600a      	str	r2, [r1, #0]
 8004820:	e003      	b.n	800482a <_printf_i+0x76>
 8004822:	2a75      	cmp	r2, #117	; 0x75
 8004824:	d021      	beq.n	800486a <_printf_i+0xb6>
 8004826:	2a78      	cmp	r2, #120	; 0x78
 8004828:	d1dc      	bne.n	80047e4 <_printf_i+0x30>
 800482a:	2278      	movs	r2, #120	; 0x78
 800482c:	496f      	ldr	r1, [pc, #444]	; (80049ec <_printf_i+0x238>)
 800482e:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8004832:	e064      	b.n	80048fe <_printf_i+0x14a>
 8004834:	681a      	ldr	r2, [r3, #0]
 8004836:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800483a:	1d11      	adds	r1, r2, #4
 800483c:	6019      	str	r1, [r3, #0]
 800483e:	6813      	ldr	r3, [r2, #0]
 8004840:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004844:	2301      	movs	r3, #1
 8004846:	e0a3      	b.n	8004990 <_printf_i+0x1dc>
 8004848:	f011 0f40 	tst.w	r1, #64	; 0x40
 800484c:	f102 0104 	add.w	r1, r2, #4
 8004850:	6019      	str	r1, [r3, #0]
 8004852:	d0d7      	beq.n	8004804 <_printf_i+0x50>
 8004854:	f9b2 3000 	ldrsh.w	r3, [r2]
 8004858:	2b00      	cmp	r3, #0
 800485a:	da03      	bge.n	8004864 <_printf_i+0xb0>
 800485c:	222d      	movs	r2, #45	; 0x2d
 800485e:	425b      	negs	r3, r3
 8004860:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004864:	4962      	ldr	r1, [pc, #392]	; (80049f0 <_printf_i+0x23c>)
 8004866:	220a      	movs	r2, #10
 8004868:	e017      	b.n	800489a <_printf_i+0xe6>
 800486a:	6820      	ldr	r0, [r4, #0]
 800486c:	6819      	ldr	r1, [r3, #0]
 800486e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8004872:	d003      	beq.n	800487c <_printf_i+0xc8>
 8004874:	1d08      	adds	r0, r1, #4
 8004876:	6018      	str	r0, [r3, #0]
 8004878:	680b      	ldr	r3, [r1, #0]
 800487a:	e006      	b.n	800488a <_printf_i+0xd6>
 800487c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004880:	f101 0004 	add.w	r0, r1, #4
 8004884:	6018      	str	r0, [r3, #0]
 8004886:	d0f7      	beq.n	8004878 <_printf_i+0xc4>
 8004888:	880b      	ldrh	r3, [r1, #0]
 800488a:	2a6f      	cmp	r2, #111	; 0x6f
 800488c:	bf14      	ite	ne
 800488e:	220a      	movne	r2, #10
 8004890:	2208      	moveq	r2, #8
 8004892:	4957      	ldr	r1, [pc, #348]	; (80049f0 <_printf_i+0x23c>)
 8004894:	2000      	movs	r0, #0
 8004896:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800489a:	6865      	ldr	r5, [r4, #4]
 800489c:	2d00      	cmp	r5, #0
 800489e:	60a5      	str	r5, [r4, #8]
 80048a0:	f2c0 809c 	blt.w	80049dc <_printf_i+0x228>
 80048a4:	6820      	ldr	r0, [r4, #0]
 80048a6:	f020 0004 	bic.w	r0, r0, #4
 80048aa:	6020      	str	r0, [r4, #0]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d13f      	bne.n	8004930 <_printf_i+0x17c>
 80048b0:	2d00      	cmp	r5, #0
 80048b2:	f040 8095 	bne.w	80049e0 <_printf_i+0x22c>
 80048b6:	4675      	mov	r5, lr
 80048b8:	2a08      	cmp	r2, #8
 80048ba:	d10b      	bne.n	80048d4 <_printf_i+0x120>
 80048bc:	6823      	ldr	r3, [r4, #0]
 80048be:	07da      	lsls	r2, r3, #31
 80048c0:	d508      	bpl.n	80048d4 <_printf_i+0x120>
 80048c2:	6923      	ldr	r3, [r4, #16]
 80048c4:	6862      	ldr	r2, [r4, #4]
 80048c6:	429a      	cmp	r2, r3
 80048c8:	bfde      	ittt	le
 80048ca:	2330      	movle	r3, #48	; 0x30
 80048cc:	f805 3c01 	strble.w	r3, [r5, #-1]
 80048d0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80048d4:	ebae 0305 	sub.w	r3, lr, r5
 80048d8:	6123      	str	r3, [r4, #16]
 80048da:	f8cd 8000 	str.w	r8, [sp]
 80048de:	463b      	mov	r3, r7
 80048e0:	aa03      	add	r2, sp, #12
 80048e2:	4621      	mov	r1, r4
 80048e4:	4630      	mov	r0, r6
 80048e6:	f7ff feed 	bl	80046c4 <_printf_common>
 80048ea:	3001      	adds	r0, #1
 80048ec:	d155      	bne.n	800499a <_printf_i+0x1e6>
 80048ee:	f04f 30ff 	mov.w	r0, #4294967295
 80048f2:	b005      	add	sp, #20
 80048f4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80048f8:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 80048fc:	493c      	ldr	r1, [pc, #240]	; (80049f0 <_printf_i+0x23c>)
 80048fe:	6822      	ldr	r2, [r4, #0]
 8004900:	6818      	ldr	r0, [r3, #0]
 8004902:	f012 0f80 	tst.w	r2, #128	; 0x80
 8004906:	f100 0504 	add.w	r5, r0, #4
 800490a:	601d      	str	r5, [r3, #0]
 800490c:	d001      	beq.n	8004912 <_printf_i+0x15e>
 800490e:	6803      	ldr	r3, [r0, #0]
 8004910:	e002      	b.n	8004918 <_printf_i+0x164>
 8004912:	0655      	lsls	r5, r2, #25
 8004914:	d5fb      	bpl.n	800490e <_printf_i+0x15a>
 8004916:	8803      	ldrh	r3, [r0, #0]
 8004918:	07d0      	lsls	r0, r2, #31
 800491a:	bf44      	itt	mi
 800491c:	f042 0220 	orrmi.w	r2, r2, #32
 8004920:	6022      	strmi	r2, [r4, #0]
 8004922:	b91b      	cbnz	r3, 800492c <_printf_i+0x178>
 8004924:	6822      	ldr	r2, [r4, #0]
 8004926:	f022 0220 	bic.w	r2, r2, #32
 800492a:	6022      	str	r2, [r4, #0]
 800492c:	2210      	movs	r2, #16
 800492e:	e7b1      	b.n	8004894 <_printf_i+0xe0>
 8004930:	4675      	mov	r5, lr
 8004932:	fbb3 f0f2 	udiv	r0, r3, r2
 8004936:	fb02 3310 	mls	r3, r2, r0, r3
 800493a:	5ccb      	ldrb	r3, [r1, r3]
 800493c:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004940:	4603      	mov	r3, r0
 8004942:	2800      	cmp	r0, #0
 8004944:	d1f5      	bne.n	8004932 <_printf_i+0x17e>
 8004946:	e7b7      	b.n	80048b8 <_printf_i+0x104>
 8004948:	6808      	ldr	r0, [r1, #0]
 800494a:	681a      	ldr	r2, [r3, #0]
 800494c:	f010 0f80 	tst.w	r0, #128	; 0x80
 8004950:	6949      	ldr	r1, [r1, #20]
 8004952:	d004      	beq.n	800495e <_printf_i+0x1aa>
 8004954:	1d10      	adds	r0, r2, #4
 8004956:	6018      	str	r0, [r3, #0]
 8004958:	6813      	ldr	r3, [r2, #0]
 800495a:	6019      	str	r1, [r3, #0]
 800495c:	e007      	b.n	800496e <_printf_i+0x1ba>
 800495e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004962:	f102 0004 	add.w	r0, r2, #4
 8004966:	6018      	str	r0, [r3, #0]
 8004968:	6813      	ldr	r3, [r2, #0]
 800496a:	d0f6      	beq.n	800495a <_printf_i+0x1a6>
 800496c:	8019      	strh	r1, [r3, #0]
 800496e:	2300      	movs	r3, #0
 8004970:	4675      	mov	r5, lr
 8004972:	6123      	str	r3, [r4, #16]
 8004974:	e7b1      	b.n	80048da <_printf_i+0x126>
 8004976:	681a      	ldr	r2, [r3, #0]
 8004978:	1d11      	adds	r1, r2, #4
 800497a:	6019      	str	r1, [r3, #0]
 800497c:	6815      	ldr	r5, [r2, #0]
 800497e:	2100      	movs	r1, #0
 8004980:	6862      	ldr	r2, [r4, #4]
 8004982:	4628      	mov	r0, r5
 8004984:	f001 f95a 	bl	8005c3c <memchr>
 8004988:	b108      	cbz	r0, 800498e <_printf_i+0x1da>
 800498a:	1b40      	subs	r0, r0, r5
 800498c:	6060      	str	r0, [r4, #4]
 800498e:	6863      	ldr	r3, [r4, #4]
 8004990:	6123      	str	r3, [r4, #16]
 8004992:	2300      	movs	r3, #0
 8004994:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004998:	e79f      	b.n	80048da <_printf_i+0x126>
 800499a:	6923      	ldr	r3, [r4, #16]
 800499c:	462a      	mov	r2, r5
 800499e:	4639      	mov	r1, r7
 80049a0:	4630      	mov	r0, r6
 80049a2:	47c0      	blx	r8
 80049a4:	3001      	adds	r0, #1
 80049a6:	d0a2      	beq.n	80048ee <_printf_i+0x13a>
 80049a8:	6823      	ldr	r3, [r4, #0]
 80049aa:	079b      	lsls	r3, r3, #30
 80049ac:	d507      	bpl.n	80049be <_printf_i+0x20a>
 80049ae:	2500      	movs	r5, #0
 80049b0:	f104 0919 	add.w	r9, r4, #25
 80049b4:	68e3      	ldr	r3, [r4, #12]
 80049b6:	9a03      	ldr	r2, [sp, #12]
 80049b8:	1a9b      	subs	r3, r3, r2
 80049ba:	429d      	cmp	r5, r3
 80049bc:	db05      	blt.n	80049ca <_printf_i+0x216>
 80049be:	68e0      	ldr	r0, [r4, #12]
 80049c0:	9b03      	ldr	r3, [sp, #12]
 80049c2:	4298      	cmp	r0, r3
 80049c4:	bfb8      	it	lt
 80049c6:	4618      	movlt	r0, r3
 80049c8:	e793      	b.n	80048f2 <_printf_i+0x13e>
 80049ca:	2301      	movs	r3, #1
 80049cc:	464a      	mov	r2, r9
 80049ce:	4639      	mov	r1, r7
 80049d0:	4630      	mov	r0, r6
 80049d2:	47c0      	blx	r8
 80049d4:	3001      	adds	r0, #1
 80049d6:	d08a      	beq.n	80048ee <_printf_i+0x13a>
 80049d8:	3501      	adds	r5, #1
 80049da:	e7eb      	b.n	80049b4 <_printf_i+0x200>
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d1a7      	bne.n	8004930 <_printf_i+0x17c>
 80049e0:	780b      	ldrb	r3, [r1, #0]
 80049e2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80049e6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80049ea:	e765      	b.n	80048b8 <_printf_i+0x104>
 80049ec:	08006a53 	.word	0x08006a53
 80049f0:	08006a42 	.word	0x08006a42

080049f4 <iprintf>:
 80049f4:	b40f      	push	{r0, r1, r2, r3}
 80049f6:	4b0a      	ldr	r3, [pc, #40]	; (8004a20 <iprintf+0x2c>)
 80049f8:	b513      	push	{r0, r1, r4, lr}
 80049fa:	681c      	ldr	r4, [r3, #0]
 80049fc:	b124      	cbz	r4, 8004a08 <iprintf+0x14>
 80049fe:	69a3      	ldr	r3, [r4, #24]
 8004a00:	b913      	cbnz	r3, 8004a08 <iprintf+0x14>
 8004a02:	4620      	mov	r0, r4
 8004a04:	f001 f816 	bl	8005a34 <__sinit>
 8004a08:	ab05      	add	r3, sp, #20
 8004a0a:	9a04      	ldr	r2, [sp, #16]
 8004a0c:	68a1      	ldr	r1, [r4, #8]
 8004a0e:	4620      	mov	r0, r4
 8004a10:	9301      	str	r3, [sp, #4]
 8004a12:	f001 fce5 	bl	80063e0 <_vfiprintf_r>
 8004a16:	b002      	add	sp, #8
 8004a18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004a1c:	b004      	add	sp, #16
 8004a1e:	4770      	bx	lr
 8004a20:	20000020 	.word	0x20000020

08004a24 <setbuf>:
 8004a24:	2900      	cmp	r1, #0
 8004a26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004a2a:	bf0c      	ite	eq
 8004a2c:	2202      	moveq	r2, #2
 8004a2e:	2200      	movne	r2, #0
 8004a30:	f000 b800 	b.w	8004a34 <setvbuf>

08004a34 <setvbuf>:
 8004a34:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004a38:	461d      	mov	r5, r3
 8004a3a:	4b51      	ldr	r3, [pc, #324]	; (8004b80 <setvbuf+0x14c>)
 8004a3c:	4604      	mov	r4, r0
 8004a3e:	681e      	ldr	r6, [r3, #0]
 8004a40:	460f      	mov	r7, r1
 8004a42:	4690      	mov	r8, r2
 8004a44:	b126      	cbz	r6, 8004a50 <setvbuf+0x1c>
 8004a46:	69b3      	ldr	r3, [r6, #24]
 8004a48:	b913      	cbnz	r3, 8004a50 <setvbuf+0x1c>
 8004a4a:	4630      	mov	r0, r6
 8004a4c:	f000 fff2 	bl	8005a34 <__sinit>
 8004a50:	4b4c      	ldr	r3, [pc, #304]	; (8004b84 <setvbuf+0x150>)
 8004a52:	429c      	cmp	r4, r3
 8004a54:	d152      	bne.n	8004afc <setvbuf+0xc8>
 8004a56:	6874      	ldr	r4, [r6, #4]
 8004a58:	f1b8 0f02 	cmp.w	r8, #2
 8004a5c:	d006      	beq.n	8004a6c <setvbuf+0x38>
 8004a5e:	f1b8 0f01 	cmp.w	r8, #1
 8004a62:	f200 8089 	bhi.w	8004b78 <setvbuf+0x144>
 8004a66:	2d00      	cmp	r5, #0
 8004a68:	f2c0 8086 	blt.w	8004b78 <setvbuf+0x144>
 8004a6c:	4621      	mov	r1, r4
 8004a6e:	4630      	mov	r0, r6
 8004a70:	f000 ff76 	bl	8005960 <_fflush_r>
 8004a74:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004a76:	b141      	cbz	r1, 8004a8a <setvbuf+0x56>
 8004a78:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004a7c:	4299      	cmp	r1, r3
 8004a7e:	d002      	beq.n	8004a86 <setvbuf+0x52>
 8004a80:	4630      	mov	r0, r6
 8004a82:	f001 fbdb 	bl	800623c <_free_r>
 8004a86:	2300      	movs	r3, #0
 8004a88:	6363      	str	r3, [r4, #52]	; 0x34
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	61a3      	str	r3, [r4, #24]
 8004a8e:	6063      	str	r3, [r4, #4]
 8004a90:	89a3      	ldrh	r3, [r4, #12]
 8004a92:	061b      	lsls	r3, r3, #24
 8004a94:	d503      	bpl.n	8004a9e <setvbuf+0x6a>
 8004a96:	6921      	ldr	r1, [r4, #16]
 8004a98:	4630      	mov	r0, r6
 8004a9a:	f001 fbcf 	bl	800623c <_free_r>
 8004a9e:	89a3      	ldrh	r3, [r4, #12]
 8004aa0:	f1b8 0f02 	cmp.w	r8, #2
 8004aa4:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8004aa8:	f023 0303 	bic.w	r3, r3, #3
 8004aac:	81a3      	strh	r3, [r4, #12]
 8004aae:	d05d      	beq.n	8004b6c <setvbuf+0x138>
 8004ab0:	ab01      	add	r3, sp, #4
 8004ab2:	466a      	mov	r2, sp
 8004ab4:	4621      	mov	r1, r4
 8004ab6:	4630      	mov	r0, r6
 8004ab8:	f001 f854 	bl	8005b64 <__swhatbuf_r>
 8004abc:	89a3      	ldrh	r3, [r4, #12]
 8004abe:	4318      	orrs	r0, r3
 8004ac0:	81a0      	strh	r0, [r4, #12]
 8004ac2:	bb2d      	cbnz	r5, 8004b10 <setvbuf+0xdc>
 8004ac4:	9d00      	ldr	r5, [sp, #0]
 8004ac6:	4628      	mov	r0, r5
 8004ac8:	f001 f8b0 	bl	8005c2c <malloc>
 8004acc:	4607      	mov	r7, r0
 8004ace:	2800      	cmp	r0, #0
 8004ad0:	d14e      	bne.n	8004b70 <setvbuf+0x13c>
 8004ad2:	f8dd 9000 	ldr.w	r9, [sp]
 8004ad6:	45a9      	cmp	r9, r5
 8004ad8:	d13c      	bne.n	8004b54 <setvbuf+0x120>
 8004ada:	f04f 30ff 	mov.w	r0, #4294967295
 8004ade:	89a3      	ldrh	r3, [r4, #12]
 8004ae0:	f043 0302 	orr.w	r3, r3, #2
 8004ae4:	81a3      	strh	r3, [r4, #12]
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	60a3      	str	r3, [r4, #8]
 8004aea:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004aee:	6023      	str	r3, [r4, #0]
 8004af0:	6123      	str	r3, [r4, #16]
 8004af2:	2301      	movs	r3, #1
 8004af4:	6163      	str	r3, [r4, #20]
 8004af6:	b003      	add	sp, #12
 8004af8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004afc:	4b22      	ldr	r3, [pc, #136]	; (8004b88 <setvbuf+0x154>)
 8004afe:	429c      	cmp	r4, r3
 8004b00:	d101      	bne.n	8004b06 <setvbuf+0xd2>
 8004b02:	68b4      	ldr	r4, [r6, #8]
 8004b04:	e7a8      	b.n	8004a58 <setvbuf+0x24>
 8004b06:	4b21      	ldr	r3, [pc, #132]	; (8004b8c <setvbuf+0x158>)
 8004b08:	429c      	cmp	r4, r3
 8004b0a:	bf08      	it	eq
 8004b0c:	68f4      	ldreq	r4, [r6, #12]
 8004b0e:	e7a3      	b.n	8004a58 <setvbuf+0x24>
 8004b10:	2f00      	cmp	r7, #0
 8004b12:	d0d8      	beq.n	8004ac6 <setvbuf+0x92>
 8004b14:	69b3      	ldr	r3, [r6, #24]
 8004b16:	b913      	cbnz	r3, 8004b1e <setvbuf+0xea>
 8004b18:	4630      	mov	r0, r6
 8004b1a:	f000 ff8b 	bl	8005a34 <__sinit>
 8004b1e:	f1b8 0f01 	cmp.w	r8, #1
 8004b22:	bf08      	it	eq
 8004b24:	89a3      	ldrheq	r3, [r4, #12]
 8004b26:	6027      	str	r7, [r4, #0]
 8004b28:	bf04      	itt	eq
 8004b2a:	f043 0301 	orreq.w	r3, r3, #1
 8004b2e:	81a3      	strheq	r3, [r4, #12]
 8004b30:	89a3      	ldrh	r3, [r4, #12]
 8004b32:	6127      	str	r7, [r4, #16]
 8004b34:	f013 0008 	ands.w	r0, r3, #8
 8004b38:	6165      	str	r5, [r4, #20]
 8004b3a:	d01b      	beq.n	8004b74 <setvbuf+0x140>
 8004b3c:	f013 0001 	ands.w	r0, r3, #1
 8004b40:	f04f 0300 	mov.w	r3, #0
 8004b44:	bf1f      	itttt	ne
 8004b46:	426d      	negne	r5, r5
 8004b48:	60a3      	strne	r3, [r4, #8]
 8004b4a:	61a5      	strne	r5, [r4, #24]
 8004b4c:	4618      	movne	r0, r3
 8004b4e:	bf08      	it	eq
 8004b50:	60a5      	streq	r5, [r4, #8]
 8004b52:	e7d0      	b.n	8004af6 <setvbuf+0xc2>
 8004b54:	4648      	mov	r0, r9
 8004b56:	f001 f869 	bl	8005c2c <malloc>
 8004b5a:	4607      	mov	r7, r0
 8004b5c:	2800      	cmp	r0, #0
 8004b5e:	d0bc      	beq.n	8004ada <setvbuf+0xa6>
 8004b60:	89a3      	ldrh	r3, [r4, #12]
 8004b62:	464d      	mov	r5, r9
 8004b64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004b68:	81a3      	strh	r3, [r4, #12]
 8004b6a:	e7d3      	b.n	8004b14 <setvbuf+0xe0>
 8004b6c:	2000      	movs	r0, #0
 8004b6e:	e7b6      	b.n	8004ade <setvbuf+0xaa>
 8004b70:	46a9      	mov	r9, r5
 8004b72:	e7f5      	b.n	8004b60 <setvbuf+0x12c>
 8004b74:	60a0      	str	r0, [r4, #8]
 8004b76:	e7be      	b.n	8004af6 <setvbuf+0xc2>
 8004b78:	f04f 30ff 	mov.w	r0, #4294967295
 8004b7c:	e7bb      	b.n	8004af6 <setvbuf+0xc2>
 8004b7e:	bf00      	nop
 8004b80:	20000020 	.word	0x20000020
 8004b84:	08006a94 	.word	0x08006a94
 8004b88:	08006ab4 	.word	0x08006ab4
 8004b8c:	08006a74 	.word	0x08006a74

08004b90 <quorem>:
 8004b90:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b94:	6903      	ldr	r3, [r0, #16]
 8004b96:	690c      	ldr	r4, [r1, #16]
 8004b98:	4680      	mov	r8, r0
 8004b9a:	429c      	cmp	r4, r3
 8004b9c:	f300 8082 	bgt.w	8004ca4 <quorem+0x114>
 8004ba0:	3c01      	subs	r4, #1
 8004ba2:	f101 0714 	add.w	r7, r1, #20
 8004ba6:	f100 0614 	add.w	r6, r0, #20
 8004baa:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8004bae:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8004bb2:	3501      	adds	r5, #1
 8004bb4:	fbb0 f5f5 	udiv	r5, r0, r5
 8004bb8:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8004bbc:	eb06 030e 	add.w	r3, r6, lr
 8004bc0:	eb07 090e 	add.w	r9, r7, lr
 8004bc4:	9301      	str	r3, [sp, #4]
 8004bc6:	b38d      	cbz	r5, 8004c2c <quorem+0x9c>
 8004bc8:	f04f 0a00 	mov.w	sl, #0
 8004bcc:	4638      	mov	r0, r7
 8004bce:	46b4      	mov	ip, r6
 8004bd0:	46d3      	mov	fp, sl
 8004bd2:	f850 2b04 	ldr.w	r2, [r0], #4
 8004bd6:	b293      	uxth	r3, r2
 8004bd8:	fb05 a303 	mla	r3, r5, r3, sl
 8004bdc:	0c12      	lsrs	r2, r2, #16
 8004bde:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004be2:	fb05 a202 	mla	r2, r5, r2, sl
 8004be6:	b29b      	uxth	r3, r3
 8004be8:	ebab 0303 	sub.w	r3, fp, r3
 8004bec:	f8bc b000 	ldrh.w	fp, [ip]
 8004bf0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8004bf4:	445b      	add	r3, fp
 8004bf6:	fa1f fb82 	uxth.w	fp, r2
 8004bfa:	f8dc 2000 	ldr.w	r2, [ip]
 8004bfe:	4581      	cmp	r9, r0
 8004c00:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8004c04:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004c08:	b29b      	uxth	r3, r3
 8004c0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004c0e:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8004c12:	f84c 3b04 	str.w	r3, [ip], #4
 8004c16:	d2dc      	bcs.n	8004bd2 <quorem+0x42>
 8004c18:	f856 300e 	ldr.w	r3, [r6, lr]
 8004c1c:	b933      	cbnz	r3, 8004c2c <quorem+0x9c>
 8004c1e:	9b01      	ldr	r3, [sp, #4]
 8004c20:	3b04      	subs	r3, #4
 8004c22:	429e      	cmp	r6, r3
 8004c24:	461a      	mov	r2, r3
 8004c26:	d331      	bcc.n	8004c8c <quorem+0xfc>
 8004c28:	f8c8 4010 	str.w	r4, [r8, #16]
 8004c2c:	4640      	mov	r0, r8
 8004c2e:	f001 fa2e 	bl	800608e <__mcmp>
 8004c32:	2800      	cmp	r0, #0
 8004c34:	db26      	blt.n	8004c84 <quorem+0xf4>
 8004c36:	4630      	mov	r0, r6
 8004c38:	f04f 0e00 	mov.w	lr, #0
 8004c3c:	3501      	adds	r5, #1
 8004c3e:	f857 1b04 	ldr.w	r1, [r7], #4
 8004c42:	f8d0 c000 	ldr.w	ip, [r0]
 8004c46:	b28b      	uxth	r3, r1
 8004c48:	ebae 0303 	sub.w	r3, lr, r3
 8004c4c:	fa1f f28c 	uxth.w	r2, ip
 8004c50:	4413      	add	r3, r2
 8004c52:	0c0a      	lsrs	r2, r1, #16
 8004c54:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8004c58:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004c5c:	b29b      	uxth	r3, r3
 8004c5e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004c62:	45b9      	cmp	r9, r7
 8004c64:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8004c68:	f840 3b04 	str.w	r3, [r0], #4
 8004c6c:	d2e7      	bcs.n	8004c3e <quorem+0xae>
 8004c6e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8004c72:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8004c76:	b92a      	cbnz	r2, 8004c84 <quorem+0xf4>
 8004c78:	3b04      	subs	r3, #4
 8004c7a:	429e      	cmp	r6, r3
 8004c7c:	461a      	mov	r2, r3
 8004c7e:	d30b      	bcc.n	8004c98 <quorem+0x108>
 8004c80:	f8c8 4010 	str.w	r4, [r8, #16]
 8004c84:	4628      	mov	r0, r5
 8004c86:	b003      	add	sp, #12
 8004c88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c8c:	6812      	ldr	r2, [r2, #0]
 8004c8e:	3b04      	subs	r3, #4
 8004c90:	2a00      	cmp	r2, #0
 8004c92:	d1c9      	bne.n	8004c28 <quorem+0x98>
 8004c94:	3c01      	subs	r4, #1
 8004c96:	e7c4      	b.n	8004c22 <quorem+0x92>
 8004c98:	6812      	ldr	r2, [r2, #0]
 8004c9a:	3b04      	subs	r3, #4
 8004c9c:	2a00      	cmp	r2, #0
 8004c9e:	d1ef      	bne.n	8004c80 <quorem+0xf0>
 8004ca0:	3c01      	subs	r4, #1
 8004ca2:	e7ea      	b.n	8004c7a <quorem+0xea>
 8004ca4:	2000      	movs	r0, #0
 8004ca6:	e7ee      	b.n	8004c86 <quorem+0xf6>

08004ca8 <_dtoa_r>:
 8004ca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cac:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004cae:	b095      	sub	sp, #84	; 0x54
 8004cb0:	4604      	mov	r4, r0
 8004cb2:	9d21      	ldr	r5, [sp, #132]	; 0x84
 8004cb4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004cb8:	b93e      	cbnz	r6, 8004cca <_dtoa_r+0x22>
 8004cba:	2010      	movs	r0, #16
 8004cbc:	f000 ffb6 	bl	8005c2c <malloc>
 8004cc0:	6260      	str	r0, [r4, #36]	; 0x24
 8004cc2:	6046      	str	r6, [r0, #4]
 8004cc4:	6086      	str	r6, [r0, #8]
 8004cc6:	6006      	str	r6, [r0, #0]
 8004cc8:	60c6      	str	r6, [r0, #12]
 8004cca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004ccc:	6819      	ldr	r1, [r3, #0]
 8004cce:	b151      	cbz	r1, 8004ce6 <_dtoa_r+0x3e>
 8004cd0:	685a      	ldr	r2, [r3, #4]
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	4093      	lsls	r3, r2
 8004cd6:	604a      	str	r2, [r1, #4]
 8004cd8:	608b      	str	r3, [r1, #8]
 8004cda:	4620      	mov	r0, r4
 8004cdc:	f001 f803 	bl	8005ce6 <_Bfree>
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004ce4:	601a      	str	r2, [r3, #0]
 8004ce6:	9b03      	ldr	r3, [sp, #12]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	bfb7      	itett	lt
 8004cec:	2301      	movlt	r3, #1
 8004cee:	2300      	movge	r3, #0
 8004cf0:	602b      	strlt	r3, [r5, #0]
 8004cf2:	9b03      	ldrlt	r3, [sp, #12]
 8004cf4:	bfae      	itee	ge
 8004cf6:	602b      	strge	r3, [r5, #0]
 8004cf8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004cfc:	9303      	strlt	r3, [sp, #12]
 8004cfe:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8004d02:	4bab      	ldr	r3, [pc, #684]	; (8004fb0 <_dtoa_r+0x308>)
 8004d04:	ea33 0309 	bics.w	r3, r3, r9
 8004d08:	d11b      	bne.n	8004d42 <_dtoa_r+0x9a>
 8004d0a:	f242 730f 	movw	r3, #9999	; 0x270f
 8004d0e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004d10:	6013      	str	r3, [r2, #0]
 8004d12:	9b02      	ldr	r3, [sp, #8]
 8004d14:	b923      	cbnz	r3, 8004d20 <_dtoa_r+0x78>
 8004d16:	f3c9 0013 	ubfx	r0, r9, #0, #20
 8004d1a:	2800      	cmp	r0, #0
 8004d1c:	f000 8583 	beq.w	8005826 <_dtoa_r+0xb7e>
 8004d20:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004d22:	b953      	cbnz	r3, 8004d3a <_dtoa_r+0x92>
 8004d24:	4ba3      	ldr	r3, [pc, #652]	; (8004fb4 <_dtoa_r+0x30c>)
 8004d26:	e021      	b.n	8004d6c <_dtoa_r+0xc4>
 8004d28:	4ba3      	ldr	r3, [pc, #652]	; (8004fb8 <_dtoa_r+0x310>)
 8004d2a:	9306      	str	r3, [sp, #24]
 8004d2c:	3308      	adds	r3, #8
 8004d2e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004d30:	6013      	str	r3, [r2, #0]
 8004d32:	9806      	ldr	r0, [sp, #24]
 8004d34:	b015      	add	sp, #84	; 0x54
 8004d36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d3a:	4b9e      	ldr	r3, [pc, #632]	; (8004fb4 <_dtoa_r+0x30c>)
 8004d3c:	9306      	str	r3, [sp, #24]
 8004d3e:	3303      	adds	r3, #3
 8004d40:	e7f5      	b.n	8004d2e <_dtoa_r+0x86>
 8004d42:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8004d46:	2200      	movs	r2, #0
 8004d48:	2300      	movs	r3, #0
 8004d4a:	4630      	mov	r0, r6
 8004d4c:	4639      	mov	r1, r7
 8004d4e:	f7fb fe93 	bl	8000a78 <__aeabi_dcmpeq>
 8004d52:	4680      	mov	r8, r0
 8004d54:	b160      	cbz	r0, 8004d70 <_dtoa_r+0xc8>
 8004d56:	2301      	movs	r3, #1
 8004d58:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004d5a:	6013      	str	r3, [r2, #0]
 8004d5c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	f000 855e 	beq.w	8005820 <_dtoa_r+0xb78>
 8004d64:	4b95      	ldr	r3, [pc, #596]	; (8004fbc <_dtoa_r+0x314>)
 8004d66:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004d68:	6013      	str	r3, [r2, #0]
 8004d6a:	3b01      	subs	r3, #1
 8004d6c:	9306      	str	r3, [sp, #24]
 8004d6e:	e7e0      	b.n	8004d32 <_dtoa_r+0x8a>
 8004d70:	ab12      	add	r3, sp, #72	; 0x48
 8004d72:	9301      	str	r3, [sp, #4]
 8004d74:	ab13      	add	r3, sp, #76	; 0x4c
 8004d76:	9300      	str	r3, [sp, #0]
 8004d78:	4632      	mov	r2, r6
 8004d7a:	463b      	mov	r3, r7
 8004d7c:	4620      	mov	r0, r4
 8004d7e:	f001 f9ff 	bl	8006180 <__d2b>
 8004d82:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8004d86:	4682      	mov	sl, r0
 8004d88:	2d00      	cmp	r5, #0
 8004d8a:	d07d      	beq.n	8004e88 <_dtoa_r+0x1e0>
 8004d8c:	4630      	mov	r0, r6
 8004d8e:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004d92:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8004d96:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8004d9a:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8004d9e:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8004da2:	2200      	movs	r2, #0
 8004da4:	4b86      	ldr	r3, [pc, #536]	; (8004fc0 <_dtoa_r+0x318>)
 8004da6:	f7fb fa4b 	bl	8000240 <__aeabi_dsub>
 8004daa:	a37b      	add	r3, pc, #492	; (adr r3, 8004f98 <_dtoa_r+0x2f0>)
 8004dac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004db0:	f7fb fbfa 	bl	80005a8 <__aeabi_dmul>
 8004db4:	a37a      	add	r3, pc, #488	; (adr r3, 8004fa0 <_dtoa_r+0x2f8>)
 8004db6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dba:	f7fb fa43 	bl	8000244 <__adddf3>
 8004dbe:	4606      	mov	r6, r0
 8004dc0:	4628      	mov	r0, r5
 8004dc2:	460f      	mov	r7, r1
 8004dc4:	f7fb fb8a 	bl	80004dc <__aeabi_i2d>
 8004dc8:	a377      	add	r3, pc, #476	; (adr r3, 8004fa8 <_dtoa_r+0x300>)
 8004dca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dce:	f7fb fbeb 	bl	80005a8 <__aeabi_dmul>
 8004dd2:	4602      	mov	r2, r0
 8004dd4:	460b      	mov	r3, r1
 8004dd6:	4630      	mov	r0, r6
 8004dd8:	4639      	mov	r1, r7
 8004dda:	f7fb fa33 	bl	8000244 <__adddf3>
 8004dde:	4606      	mov	r6, r0
 8004de0:	460f      	mov	r7, r1
 8004de2:	f7fb fe91 	bl	8000b08 <__aeabi_d2iz>
 8004de6:	2200      	movs	r2, #0
 8004de8:	4683      	mov	fp, r0
 8004dea:	2300      	movs	r3, #0
 8004dec:	4630      	mov	r0, r6
 8004dee:	4639      	mov	r1, r7
 8004df0:	f7fb fe4c 	bl	8000a8c <__aeabi_dcmplt>
 8004df4:	b158      	cbz	r0, 8004e0e <_dtoa_r+0x166>
 8004df6:	4658      	mov	r0, fp
 8004df8:	f7fb fb70 	bl	80004dc <__aeabi_i2d>
 8004dfc:	4602      	mov	r2, r0
 8004dfe:	460b      	mov	r3, r1
 8004e00:	4630      	mov	r0, r6
 8004e02:	4639      	mov	r1, r7
 8004e04:	f7fb fe38 	bl	8000a78 <__aeabi_dcmpeq>
 8004e08:	b908      	cbnz	r0, 8004e0e <_dtoa_r+0x166>
 8004e0a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004e0e:	f1bb 0f16 	cmp.w	fp, #22
 8004e12:	d858      	bhi.n	8004ec6 <_dtoa_r+0x21e>
 8004e14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004e18:	496a      	ldr	r1, [pc, #424]	; (8004fc4 <_dtoa_r+0x31c>)
 8004e1a:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8004e1e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004e22:	f7fb fe51 	bl	8000ac8 <__aeabi_dcmpgt>
 8004e26:	2800      	cmp	r0, #0
 8004e28:	d04f      	beq.n	8004eca <_dtoa_r+0x222>
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004e30:	930d      	str	r3, [sp, #52]	; 0x34
 8004e32:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004e34:	1b5d      	subs	r5, r3, r5
 8004e36:	1e6b      	subs	r3, r5, #1
 8004e38:	9307      	str	r3, [sp, #28]
 8004e3a:	bf43      	ittte	mi
 8004e3c:	2300      	movmi	r3, #0
 8004e3e:	f1c5 0801 	rsbmi	r8, r5, #1
 8004e42:	9307      	strmi	r3, [sp, #28]
 8004e44:	f04f 0800 	movpl.w	r8, #0
 8004e48:	f1bb 0f00 	cmp.w	fp, #0
 8004e4c:	db3f      	blt.n	8004ece <_dtoa_r+0x226>
 8004e4e:	9b07      	ldr	r3, [sp, #28]
 8004e50:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 8004e54:	445b      	add	r3, fp
 8004e56:	9307      	str	r3, [sp, #28]
 8004e58:	2300      	movs	r3, #0
 8004e5a:	9308      	str	r3, [sp, #32]
 8004e5c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004e5e:	2b09      	cmp	r3, #9
 8004e60:	f200 80b4 	bhi.w	8004fcc <_dtoa_r+0x324>
 8004e64:	2b05      	cmp	r3, #5
 8004e66:	bfc4      	itt	gt
 8004e68:	3b04      	subgt	r3, #4
 8004e6a:	931e      	strgt	r3, [sp, #120]	; 0x78
 8004e6c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004e6e:	bfc8      	it	gt
 8004e70:	2600      	movgt	r6, #0
 8004e72:	f1a3 0302 	sub.w	r3, r3, #2
 8004e76:	bfd8      	it	le
 8004e78:	2601      	movle	r6, #1
 8004e7a:	2b03      	cmp	r3, #3
 8004e7c:	f200 80b2 	bhi.w	8004fe4 <_dtoa_r+0x33c>
 8004e80:	e8df f003 	tbb	[pc, r3]
 8004e84:	782d8684 	.word	0x782d8684
 8004e88:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004e8a:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8004e8c:	441d      	add	r5, r3
 8004e8e:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8004e92:	2b20      	cmp	r3, #32
 8004e94:	dd11      	ble.n	8004eba <_dtoa_r+0x212>
 8004e96:	9a02      	ldr	r2, [sp, #8]
 8004e98:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8004e9c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8004ea0:	fa22 f000 	lsr.w	r0, r2, r0
 8004ea4:	fa09 f303 	lsl.w	r3, r9, r3
 8004ea8:	4318      	orrs	r0, r3
 8004eaa:	f7fb fb07 	bl	80004bc <__aeabi_ui2d>
 8004eae:	2301      	movs	r3, #1
 8004eb0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8004eb4:	3d01      	subs	r5, #1
 8004eb6:	9310      	str	r3, [sp, #64]	; 0x40
 8004eb8:	e773      	b.n	8004da2 <_dtoa_r+0xfa>
 8004eba:	f1c3 0020 	rsb	r0, r3, #32
 8004ebe:	9b02      	ldr	r3, [sp, #8]
 8004ec0:	fa03 f000 	lsl.w	r0, r3, r0
 8004ec4:	e7f1      	b.n	8004eaa <_dtoa_r+0x202>
 8004ec6:	2301      	movs	r3, #1
 8004ec8:	e7b2      	b.n	8004e30 <_dtoa_r+0x188>
 8004eca:	900d      	str	r0, [sp, #52]	; 0x34
 8004ecc:	e7b1      	b.n	8004e32 <_dtoa_r+0x18a>
 8004ece:	f1cb 0300 	rsb	r3, fp, #0
 8004ed2:	9308      	str	r3, [sp, #32]
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	eba8 080b 	sub.w	r8, r8, fp
 8004eda:	930c      	str	r3, [sp, #48]	; 0x30
 8004edc:	e7be      	b.n	8004e5c <_dtoa_r+0x1b4>
 8004ede:	2301      	movs	r3, #1
 8004ee0:	9309      	str	r3, [sp, #36]	; 0x24
 8004ee2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	f340 8080 	ble.w	8004fea <_dtoa_r+0x342>
 8004eea:	4699      	mov	r9, r3
 8004eec:	9304      	str	r3, [sp, #16]
 8004eee:	2200      	movs	r2, #0
 8004ef0:	2104      	movs	r1, #4
 8004ef2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8004ef4:	606a      	str	r2, [r5, #4]
 8004ef6:	f101 0214 	add.w	r2, r1, #20
 8004efa:	429a      	cmp	r2, r3
 8004efc:	d97a      	bls.n	8004ff4 <_dtoa_r+0x34c>
 8004efe:	6869      	ldr	r1, [r5, #4]
 8004f00:	4620      	mov	r0, r4
 8004f02:	f000 febc 	bl	8005c7e <_Balloc>
 8004f06:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004f08:	6028      	str	r0, [r5, #0]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f1b9 0f0e 	cmp.w	r9, #14
 8004f10:	9306      	str	r3, [sp, #24]
 8004f12:	f200 80f0 	bhi.w	80050f6 <_dtoa_r+0x44e>
 8004f16:	2e00      	cmp	r6, #0
 8004f18:	f000 80ed 	beq.w	80050f6 <_dtoa_r+0x44e>
 8004f1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004f20:	f1bb 0f00 	cmp.w	fp, #0
 8004f24:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8004f28:	dd79      	ble.n	800501e <_dtoa_r+0x376>
 8004f2a:	4a26      	ldr	r2, [pc, #152]	; (8004fc4 <_dtoa_r+0x31c>)
 8004f2c:	f00b 030f 	and.w	r3, fp, #15
 8004f30:	ea4f 162b 	mov.w	r6, fp, asr #4
 8004f34:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004f38:	06f0      	lsls	r0, r6, #27
 8004f3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f3e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8004f42:	d55c      	bpl.n	8004ffe <_dtoa_r+0x356>
 8004f44:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8004f48:	4b1f      	ldr	r3, [pc, #124]	; (8004fc8 <_dtoa_r+0x320>)
 8004f4a:	2503      	movs	r5, #3
 8004f4c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004f50:	f7fb fc54 	bl	80007fc <__aeabi_ddiv>
 8004f54:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004f58:	f006 060f 	and.w	r6, r6, #15
 8004f5c:	4f1a      	ldr	r7, [pc, #104]	; (8004fc8 <_dtoa_r+0x320>)
 8004f5e:	2e00      	cmp	r6, #0
 8004f60:	d14f      	bne.n	8005002 <_dtoa_r+0x35a>
 8004f62:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004f66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004f6a:	f7fb fc47 	bl	80007fc <__aeabi_ddiv>
 8004f6e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004f72:	e06e      	b.n	8005052 <_dtoa_r+0x3aa>
 8004f74:	2301      	movs	r3, #1
 8004f76:	9309      	str	r3, [sp, #36]	; 0x24
 8004f78:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004f7a:	445b      	add	r3, fp
 8004f7c:	f103 0901 	add.w	r9, r3, #1
 8004f80:	9304      	str	r3, [sp, #16]
 8004f82:	464b      	mov	r3, r9
 8004f84:	2b01      	cmp	r3, #1
 8004f86:	bfb8      	it	lt
 8004f88:	2301      	movlt	r3, #1
 8004f8a:	e7b0      	b.n	8004eee <_dtoa_r+0x246>
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	e7a7      	b.n	8004ee0 <_dtoa_r+0x238>
 8004f90:	2300      	movs	r3, #0
 8004f92:	e7f0      	b.n	8004f76 <_dtoa_r+0x2ce>
 8004f94:	f3af 8000 	nop.w
 8004f98:	636f4361 	.word	0x636f4361
 8004f9c:	3fd287a7 	.word	0x3fd287a7
 8004fa0:	8b60c8b3 	.word	0x8b60c8b3
 8004fa4:	3fc68a28 	.word	0x3fc68a28
 8004fa8:	509f79fb 	.word	0x509f79fb
 8004fac:	3fd34413 	.word	0x3fd34413
 8004fb0:	7ff00000 	.word	0x7ff00000
 8004fb4:	08006a6d 	.word	0x08006a6d
 8004fb8:	08006a64 	.word	0x08006a64
 8004fbc:	08006a41 	.word	0x08006a41
 8004fc0:	3ff80000 	.word	0x3ff80000
 8004fc4:	08006b00 	.word	0x08006b00
 8004fc8:	08006ad8 	.word	0x08006ad8
 8004fcc:	2601      	movs	r6, #1
 8004fce:	2300      	movs	r3, #0
 8004fd0:	9609      	str	r6, [sp, #36]	; 0x24
 8004fd2:	931e      	str	r3, [sp, #120]	; 0x78
 8004fd4:	f04f 33ff 	mov.w	r3, #4294967295
 8004fd8:	2200      	movs	r2, #0
 8004fda:	9304      	str	r3, [sp, #16]
 8004fdc:	4699      	mov	r9, r3
 8004fde:	2312      	movs	r3, #18
 8004fe0:	921f      	str	r2, [sp, #124]	; 0x7c
 8004fe2:	e784      	b.n	8004eee <_dtoa_r+0x246>
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	9309      	str	r3, [sp, #36]	; 0x24
 8004fe8:	e7f4      	b.n	8004fd4 <_dtoa_r+0x32c>
 8004fea:	2301      	movs	r3, #1
 8004fec:	9304      	str	r3, [sp, #16]
 8004fee:	4699      	mov	r9, r3
 8004ff0:	461a      	mov	r2, r3
 8004ff2:	e7f5      	b.n	8004fe0 <_dtoa_r+0x338>
 8004ff4:	686a      	ldr	r2, [r5, #4]
 8004ff6:	0049      	lsls	r1, r1, #1
 8004ff8:	3201      	adds	r2, #1
 8004ffa:	606a      	str	r2, [r5, #4]
 8004ffc:	e77b      	b.n	8004ef6 <_dtoa_r+0x24e>
 8004ffe:	2502      	movs	r5, #2
 8005000:	e7ac      	b.n	8004f5c <_dtoa_r+0x2b4>
 8005002:	07f1      	lsls	r1, r6, #31
 8005004:	d508      	bpl.n	8005018 <_dtoa_r+0x370>
 8005006:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800500a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800500e:	f7fb facb 	bl	80005a8 <__aeabi_dmul>
 8005012:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005016:	3501      	adds	r5, #1
 8005018:	1076      	asrs	r6, r6, #1
 800501a:	3708      	adds	r7, #8
 800501c:	e79f      	b.n	8004f5e <_dtoa_r+0x2b6>
 800501e:	f000 80a5 	beq.w	800516c <_dtoa_r+0x4c4>
 8005022:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8005026:	f1cb 0600 	rsb	r6, fp, #0
 800502a:	4ba2      	ldr	r3, [pc, #648]	; (80052b4 <_dtoa_r+0x60c>)
 800502c:	f006 020f 	and.w	r2, r6, #15
 8005030:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005034:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005038:	f7fb fab6 	bl	80005a8 <__aeabi_dmul>
 800503c:	2502      	movs	r5, #2
 800503e:	2300      	movs	r3, #0
 8005040:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005044:	4f9c      	ldr	r7, [pc, #624]	; (80052b8 <_dtoa_r+0x610>)
 8005046:	1136      	asrs	r6, r6, #4
 8005048:	2e00      	cmp	r6, #0
 800504a:	f040 8084 	bne.w	8005156 <_dtoa_r+0x4ae>
 800504e:	2b00      	cmp	r3, #0
 8005050:	d18d      	bne.n	8004f6e <_dtoa_r+0x2c6>
 8005052:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005054:	2b00      	cmp	r3, #0
 8005056:	f000 808b 	beq.w	8005170 <_dtoa_r+0x4c8>
 800505a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800505e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8005062:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005066:	2200      	movs	r2, #0
 8005068:	4b94      	ldr	r3, [pc, #592]	; (80052bc <_dtoa_r+0x614>)
 800506a:	f7fb fd0f 	bl	8000a8c <__aeabi_dcmplt>
 800506e:	2800      	cmp	r0, #0
 8005070:	d07e      	beq.n	8005170 <_dtoa_r+0x4c8>
 8005072:	f1b9 0f00 	cmp.w	r9, #0
 8005076:	d07b      	beq.n	8005170 <_dtoa_r+0x4c8>
 8005078:	9b04      	ldr	r3, [sp, #16]
 800507a:	2b00      	cmp	r3, #0
 800507c:	dd37      	ble.n	80050ee <_dtoa_r+0x446>
 800507e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005082:	2200      	movs	r2, #0
 8005084:	4b8e      	ldr	r3, [pc, #568]	; (80052c0 <_dtoa_r+0x618>)
 8005086:	f7fb fa8f 	bl	80005a8 <__aeabi_dmul>
 800508a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800508e:	9e04      	ldr	r6, [sp, #16]
 8005090:	f10b 37ff 	add.w	r7, fp, #4294967295
 8005094:	3501      	adds	r5, #1
 8005096:	4628      	mov	r0, r5
 8005098:	f7fb fa20 	bl	80004dc <__aeabi_i2d>
 800509c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80050a0:	f7fb fa82 	bl	80005a8 <__aeabi_dmul>
 80050a4:	4b87      	ldr	r3, [pc, #540]	; (80052c4 <_dtoa_r+0x61c>)
 80050a6:	2200      	movs	r2, #0
 80050a8:	f7fb f8cc 	bl	8000244 <__adddf3>
 80050ac:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80050b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80050b2:	f1a3 7550 	sub.w	r5, r3, #54525952	; 0x3400000
 80050b6:	950b      	str	r5, [sp, #44]	; 0x2c
 80050b8:	2e00      	cmp	r6, #0
 80050ba:	d15c      	bne.n	8005176 <_dtoa_r+0x4ce>
 80050bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80050c0:	2200      	movs	r2, #0
 80050c2:	4b81      	ldr	r3, [pc, #516]	; (80052c8 <_dtoa_r+0x620>)
 80050c4:	f7fb f8bc 	bl	8000240 <__aeabi_dsub>
 80050c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80050ca:	462b      	mov	r3, r5
 80050cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80050d0:	f7fb fcfa 	bl	8000ac8 <__aeabi_dcmpgt>
 80050d4:	2800      	cmp	r0, #0
 80050d6:	f040 82f7 	bne.w	80056c8 <_dtoa_r+0xa20>
 80050da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80050de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80050e0:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 80050e4:	f7fb fcd2 	bl	8000a8c <__aeabi_dcmplt>
 80050e8:	2800      	cmp	r0, #0
 80050ea:	f040 82eb 	bne.w	80056c4 <_dtoa_r+0xa1c>
 80050ee:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80050f2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80050f6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	f2c0 8150 	blt.w	800539e <_dtoa_r+0x6f6>
 80050fe:	f1bb 0f0e 	cmp.w	fp, #14
 8005102:	f300 814c 	bgt.w	800539e <_dtoa_r+0x6f6>
 8005106:	4b6b      	ldr	r3, [pc, #428]	; (80052b4 <_dtoa_r+0x60c>)
 8005108:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800510c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005110:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005114:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005116:	2b00      	cmp	r3, #0
 8005118:	f280 80da 	bge.w	80052d0 <_dtoa_r+0x628>
 800511c:	f1b9 0f00 	cmp.w	r9, #0
 8005120:	f300 80d6 	bgt.w	80052d0 <_dtoa_r+0x628>
 8005124:	f040 82cd 	bne.w	80056c2 <_dtoa_r+0xa1a>
 8005128:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800512c:	2200      	movs	r2, #0
 800512e:	4b66      	ldr	r3, [pc, #408]	; (80052c8 <_dtoa_r+0x620>)
 8005130:	f7fb fa3a 	bl	80005a8 <__aeabi_dmul>
 8005134:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005138:	f7fb fcbc 	bl	8000ab4 <__aeabi_dcmpge>
 800513c:	464e      	mov	r6, r9
 800513e:	464f      	mov	r7, r9
 8005140:	2800      	cmp	r0, #0
 8005142:	f040 82a4 	bne.w	800568e <_dtoa_r+0x9e6>
 8005146:	9b06      	ldr	r3, [sp, #24]
 8005148:	9a06      	ldr	r2, [sp, #24]
 800514a:	1c5d      	adds	r5, r3, #1
 800514c:	2331      	movs	r3, #49	; 0x31
 800514e:	f10b 0b01 	add.w	fp, fp, #1
 8005152:	7013      	strb	r3, [r2, #0]
 8005154:	e29f      	b.n	8005696 <_dtoa_r+0x9ee>
 8005156:	07f2      	lsls	r2, r6, #31
 8005158:	d505      	bpl.n	8005166 <_dtoa_r+0x4be>
 800515a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800515e:	f7fb fa23 	bl	80005a8 <__aeabi_dmul>
 8005162:	2301      	movs	r3, #1
 8005164:	3501      	adds	r5, #1
 8005166:	1076      	asrs	r6, r6, #1
 8005168:	3708      	adds	r7, #8
 800516a:	e76d      	b.n	8005048 <_dtoa_r+0x3a0>
 800516c:	2502      	movs	r5, #2
 800516e:	e770      	b.n	8005052 <_dtoa_r+0x3aa>
 8005170:	465f      	mov	r7, fp
 8005172:	464e      	mov	r6, r9
 8005174:	e78f      	b.n	8005096 <_dtoa_r+0x3ee>
 8005176:	9a06      	ldr	r2, [sp, #24]
 8005178:	4b4e      	ldr	r3, [pc, #312]	; (80052b4 <_dtoa_r+0x60c>)
 800517a:	4432      	add	r2, r6
 800517c:	9211      	str	r2, [sp, #68]	; 0x44
 800517e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005180:	1e71      	subs	r1, r6, #1
 8005182:	2a00      	cmp	r2, #0
 8005184:	d048      	beq.n	8005218 <_dtoa_r+0x570>
 8005186:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800518a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800518e:	2000      	movs	r0, #0
 8005190:	494e      	ldr	r1, [pc, #312]	; (80052cc <_dtoa_r+0x624>)
 8005192:	f7fb fb33 	bl	80007fc <__aeabi_ddiv>
 8005196:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800519a:	f7fb f851 	bl	8000240 <__aeabi_dsub>
 800519e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80051a2:	9d06      	ldr	r5, [sp, #24]
 80051a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80051a8:	f7fb fcae 	bl	8000b08 <__aeabi_d2iz>
 80051ac:	4606      	mov	r6, r0
 80051ae:	f7fb f995 	bl	80004dc <__aeabi_i2d>
 80051b2:	4602      	mov	r2, r0
 80051b4:	460b      	mov	r3, r1
 80051b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80051ba:	f7fb f841 	bl	8000240 <__aeabi_dsub>
 80051be:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80051c2:	3630      	adds	r6, #48	; 0x30
 80051c4:	f805 6b01 	strb.w	r6, [r5], #1
 80051c8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80051cc:	f7fb fc5e 	bl	8000a8c <__aeabi_dcmplt>
 80051d0:	2800      	cmp	r0, #0
 80051d2:	d164      	bne.n	800529e <_dtoa_r+0x5f6>
 80051d4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80051d8:	2000      	movs	r0, #0
 80051da:	4938      	ldr	r1, [pc, #224]	; (80052bc <_dtoa_r+0x614>)
 80051dc:	f7fb f830 	bl	8000240 <__aeabi_dsub>
 80051e0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80051e4:	f7fb fc52 	bl	8000a8c <__aeabi_dcmplt>
 80051e8:	2800      	cmp	r0, #0
 80051ea:	f040 80b9 	bne.w	8005360 <_dtoa_r+0x6b8>
 80051ee:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80051f0:	429d      	cmp	r5, r3
 80051f2:	f43f af7c 	beq.w	80050ee <_dtoa_r+0x446>
 80051f6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80051fa:	2200      	movs	r2, #0
 80051fc:	4b30      	ldr	r3, [pc, #192]	; (80052c0 <_dtoa_r+0x618>)
 80051fe:	f7fb f9d3 	bl	80005a8 <__aeabi_dmul>
 8005202:	2200      	movs	r2, #0
 8005204:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005208:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800520c:	4b2c      	ldr	r3, [pc, #176]	; (80052c0 <_dtoa_r+0x618>)
 800520e:	f7fb f9cb 	bl	80005a8 <__aeabi_dmul>
 8005212:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005216:	e7c5      	b.n	80051a4 <_dtoa_r+0x4fc>
 8005218:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800521c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005220:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005224:	f7fb f9c0 	bl	80005a8 <__aeabi_dmul>
 8005228:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800522c:	9d06      	ldr	r5, [sp, #24]
 800522e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005232:	f7fb fc69 	bl	8000b08 <__aeabi_d2iz>
 8005236:	4606      	mov	r6, r0
 8005238:	f7fb f950 	bl	80004dc <__aeabi_i2d>
 800523c:	4602      	mov	r2, r0
 800523e:	460b      	mov	r3, r1
 8005240:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005244:	f7fa fffc 	bl	8000240 <__aeabi_dsub>
 8005248:	3630      	adds	r6, #48	; 0x30
 800524a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800524c:	f805 6b01 	strb.w	r6, [r5], #1
 8005250:	42ab      	cmp	r3, r5
 8005252:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005256:	f04f 0200 	mov.w	r2, #0
 800525a:	d124      	bne.n	80052a6 <_dtoa_r+0x5fe>
 800525c:	4b1b      	ldr	r3, [pc, #108]	; (80052cc <_dtoa_r+0x624>)
 800525e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005262:	f7fa ffef 	bl	8000244 <__adddf3>
 8005266:	4602      	mov	r2, r0
 8005268:	460b      	mov	r3, r1
 800526a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800526e:	f7fb fc2b 	bl	8000ac8 <__aeabi_dcmpgt>
 8005272:	2800      	cmp	r0, #0
 8005274:	d174      	bne.n	8005360 <_dtoa_r+0x6b8>
 8005276:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800527a:	2000      	movs	r0, #0
 800527c:	4913      	ldr	r1, [pc, #76]	; (80052cc <_dtoa_r+0x624>)
 800527e:	f7fa ffdf 	bl	8000240 <__aeabi_dsub>
 8005282:	4602      	mov	r2, r0
 8005284:	460b      	mov	r3, r1
 8005286:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800528a:	f7fb fbff 	bl	8000a8c <__aeabi_dcmplt>
 800528e:	2800      	cmp	r0, #0
 8005290:	f43f af2d 	beq.w	80050ee <_dtoa_r+0x446>
 8005294:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005298:	1e6a      	subs	r2, r5, #1
 800529a:	2b30      	cmp	r3, #48	; 0x30
 800529c:	d001      	beq.n	80052a2 <_dtoa_r+0x5fa>
 800529e:	46bb      	mov	fp, r7
 80052a0:	e04d      	b.n	800533e <_dtoa_r+0x696>
 80052a2:	4615      	mov	r5, r2
 80052a4:	e7f6      	b.n	8005294 <_dtoa_r+0x5ec>
 80052a6:	4b06      	ldr	r3, [pc, #24]	; (80052c0 <_dtoa_r+0x618>)
 80052a8:	f7fb f97e 	bl	80005a8 <__aeabi_dmul>
 80052ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80052b0:	e7bd      	b.n	800522e <_dtoa_r+0x586>
 80052b2:	bf00      	nop
 80052b4:	08006b00 	.word	0x08006b00
 80052b8:	08006ad8 	.word	0x08006ad8
 80052bc:	3ff00000 	.word	0x3ff00000
 80052c0:	40240000 	.word	0x40240000
 80052c4:	401c0000 	.word	0x401c0000
 80052c8:	40140000 	.word	0x40140000
 80052cc:	3fe00000 	.word	0x3fe00000
 80052d0:	9d06      	ldr	r5, [sp, #24]
 80052d2:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80052d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80052da:	4630      	mov	r0, r6
 80052dc:	4639      	mov	r1, r7
 80052de:	f7fb fa8d 	bl	80007fc <__aeabi_ddiv>
 80052e2:	f7fb fc11 	bl	8000b08 <__aeabi_d2iz>
 80052e6:	4680      	mov	r8, r0
 80052e8:	f7fb f8f8 	bl	80004dc <__aeabi_i2d>
 80052ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80052f0:	f7fb f95a 	bl	80005a8 <__aeabi_dmul>
 80052f4:	4602      	mov	r2, r0
 80052f6:	460b      	mov	r3, r1
 80052f8:	4630      	mov	r0, r6
 80052fa:	4639      	mov	r1, r7
 80052fc:	f7fa ffa0 	bl	8000240 <__aeabi_dsub>
 8005300:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8005304:	f805 6b01 	strb.w	r6, [r5], #1
 8005308:	9e06      	ldr	r6, [sp, #24]
 800530a:	4602      	mov	r2, r0
 800530c:	1bae      	subs	r6, r5, r6
 800530e:	45b1      	cmp	r9, r6
 8005310:	460b      	mov	r3, r1
 8005312:	d137      	bne.n	8005384 <_dtoa_r+0x6dc>
 8005314:	f7fa ff96 	bl	8000244 <__adddf3>
 8005318:	4606      	mov	r6, r0
 800531a:	460f      	mov	r7, r1
 800531c:	4602      	mov	r2, r0
 800531e:	460b      	mov	r3, r1
 8005320:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005324:	f7fb fbb2 	bl	8000a8c <__aeabi_dcmplt>
 8005328:	b9c8      	cbnz	r0, 800535e <_dtoa_r+0x6b6>
 800532a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800532e:	4632      	mov	r2, r6
 8005330:	463b      	mov	r3, r7
 8005332:	f7fb fba1 	bl	8000a78 <__aeabi_dcmpeq>
 8005336:	b110      	cbz	r0, 800533e <_dtoa_r+0x696>
 8005338:	f018 0f01 	tst.w	r8, #1
 800533c:	d10f      	bne.n	800535e <_dtoa_r+0x6b6>
 800533e:	4651      	mov	r1, sl
 8005340:	4620      	mov	r0, r4
 8005342:	f000 fcd0 	bl	8005ce6 <_Bfree>
 8005346:	2300      	movs	r3, #0
 8005348:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800534a:	702b      	strb	r3, [r5, #0]
 800534c:	f10b 0301 	add.w	r3, fp, #1
 8005350:	6013      	str	r3, [r2, #0]
 8005352:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005354:	2b00      	cmp	r3, #0
 8005356:	f43f acec 	beq.w	8004d32 <_dtoa_r+0x8a>
 800535a:	601d      	str	r5, [r3, #0]
 800535c:	e4e9      	b.n	8004d32 <_dtoa_r+0x8a>
 800535e:	465f      	mov	r7, fp
 8005360:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005364:	1e6b      	subs	r3, r5, #1
 8005366:	2a39      	cmp	r2, #57	; 0x39
 8005368:	d106      	bne.n	8005378 <_dtoa_r+0x6d0>
 800536a:	9a06      	ldr	r2, [sp, #24]
 800536c:	429a      	cmp	r2, r3
 800536e:	d107      	bne.n	8005380 <_dtoa_r+0x6d8>
 8005370:	2330      	movs	r3, #48	; 0x30
 8005372:	7013      	strb	r3, [r2, #0]
 8005374:	4613      	mov	r3, r2
 8005376:	3701      	adds	r7, #1
 8005378:	781a      	ldrb	r2, [r3, #0]
 800537a:	3201      	adds	r2, #1
 800537c:	701a      	strb	r2, [r3, #0]
 800537e:	e78e      	b.n	800529e <_dtoa_r+0x5f6>
 8005380:	461d      	mov	r5, r3
 8005382:	e7ed      	b.n	8005360 <_dtoa_r+0x6b8>
 8005384:	2200      	movs	r2, #0
 8005386:	4bb5      	ldr	r3, [pc, #724]	; (800565c <_dtoa_r+0x9b4>)
 8005388:	f7fb f90e 	bl	80005a8 <__aeabi_dmul>
 800538c:	2200      	movs	r2, #0
 800538e:	2300      	movs	r3, #0
 8005390:	4606      	mov	r6, r0
 8005392:	460f      	mov	r7, r1
 8005394:	f7fb fb70 	bl	8000a78 <__aeabi_dcmpeq>
 8005398:	2800      	cmp	r0, #0
 800539a:	d09c      	beq.n	80052d6 <_dtoa_r+0x62e>
 800539c:	e7cf      	b.n	800533e <_dtoa_r+0x696>
 800539e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80053a0:	2a00      	cmp	r2, #0
 80053a2:	f000 8129 	beq.w	80055f8 <_dtoa_r+0x950>
 80053a6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80053a8:	2a01      	cmp	r2, #1
 80053aa:	f300 810e 	bgt.w	80055ca <_dtoa_r+0x922>
 80053ae:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80053b0:	2a00      	cmp	r2, #0
 80053b2:	f000 8106 	beq.w	80055c2 <_dtoa_r+0x91a>
 80053b6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80053ba:	4645      	mov	r5, r8
 80053bc:	9e08      	ldr	r6, [sp, #32]
 80053be:	9a07      	ldr	r2, [sp, #28]
 80053c0:	2101      	movs	r1, #1
 80053c2:	441a      	add	r2, r3
 80053c4:	4620      	mov	r0, r4
 80053c6:	4498      	add	r8, r3
 80053c8:	9207      	str	r2, [sp, #28]
 80053ca:	f000 fd2c 	bl	8005e26 <__i2b>
 80053ce:	4607      	mov	r7, r0
 80053d0:	2d00      	cmp	r5, #0
 80053d2:	dd0b      	ble.n	80053ec <_dtoa_r+0x744>
 80053d4:	9b07      	ldr	r3, [sp, #28]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	dd08      	ble.n	80053ec <_dtoa_r+0x744>
 80053da:	42ab      	cmp	r3, r5
 80053dc:	bfa8      	it	ge
 80053de:	462b      	movge	r3, r5
 80053e0:	9a07      	ldr	r2, [sp, #28]
 80053e2:	eba8 0803 	sub.w	r8, r8, r3
 80053e6:	1aed      	subs	r5, r5, r3
 80053e8:	1ad3      	subs	r3, r2, r3
 80053ea:	9307      	str	r3, [sp, #28]
 80053ec:	9b08      	ldr	r3, [sp, #32]
 80053ee:	b1fb      	cbz	r3, 8005430 <_dtoa_r+0x788>
 80053f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	f000 8104 	beq.w	8005600 <_dtoa_r+0x958>
 80053f8:	2e00      	cmp	r6, #0
 80053fa:	dd11      	ble.n	8005420 <_dtoa_r+0x778>
 80053fc:	4639      	mov	r1, r7
 80053fe:	4632      	mov	r2, r6
 8005400:	4620      	mov	r0, r4
 8005402:	f000 fda5 	bl	8005f50 <__pow5mult>
 8005406:	4652      	mov	r2, sl
 8005408:	4601      	mov	r1, r0
 800540a:	4607      	mov	r7, r0
 800540c:	4620      	mov	r0, r4
 800540e:	f000 fd13 	bl	8005e38 <__multiply>
 8005412:	4651      	mov	r1, sl
 8005414:	900a      	str	r0, [sp, #40]	; 0x28
 8005416:	4620      	mov	r0, r4
 8005418:	f000 fc65 	bl	8005ce6 <_Bfree>
 800541c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800541e:	469a      	mov	sl, r3
 8005420:	9b08      	ldr	r3, [sp, #32]
 8005422:	1b9a      	subs	r2, r3, r6
 8005424:	d004      	beq.n	8005430 <_dtoa_r+0x788>
 8005426:	4651      	mov	r1, sl
 8005428:	4620      	mov	r0, r4
 800542a:	f000 fd91 	bl	8005f50 <__pow5mult>
 800542e:	4682      	mov	sl, r0
 8005430:	2101      	movs	r1, #1
 8005432:	4620      	mov	r0, r4
 8005434:	f000 fcf7 	bl	8005e26 <__i2b>
 8005438:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800543a:	4606      	mov	r6, r0
 800543c:	2b00      	cmp	r3, #0
 800543e:	f340 80e1 	ble.w	8005604 <_dtoa_r+0x95c>
 8005442:	461a      	mov	r2, r3
 8005444:	4601      	mov	r1, r0
 8005446:	4620      	mov	r0, r4
 8005448:	f000 fd82 	bl	8005f50 <__pow5mult>
 800544c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800544e:	4606      	mov	r6, r0
 8005450:	2b01      	cmp	r3, #1
 8005452:	f340 80da 	ble.w	800560a <_dtoa_r+0x962>
 8005456:	2300      	movs	r3, #0
 8005458:	9308      	str	r3, [sp, #32]
 800545a:	6933      	ldr	r3, [r6, #16]
 800545c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005460:	6918      	ldr	r0, [r3, #16]
 8005462:	f000 fc92 	bl	8005d8a <__hi0bits>
 8005466:	f1c0 0020 	rsb	r0, r0, #32
 800546a:	9b07      	ldr	r3, [sp, #28]
 800546c:	4418      	add	r0, r3
 800546e:	f010 001f 	ands.w	r0, r0, #31
 8005472:	f000 80f0 	beq.w	8005656 <_dtoa_r+0x9ae>
 8005476:	f1c0 0320 	rsb	r3, r0, #32
 800547a:	2b04      	cmp	r3, #4
 800547c:	f340 80e2 	ble.w	8005644 <_dtoa_r+0x99c>
 8005480:	9b07      	ldr	r3, [sp, #28]
 8005482:	f1c0 001c 	rsb	r0, r0, #28
 8005486:	4480      	add	r8, r0
 8005488:	4405      	add	r5, r0
 800548a:	4403      	add	r3, r0
 800548c:	9307      	str	r3, [sp, #28]
 800548e:	f1b8 0f00 	cmp.w	r8, #0
 8005492:	dd05      	ble.n	80054a0 <_dtoa_r+0x7f8>
 8005494:	4651      	mov	r1, sl
 8005496:	4642      	mov	r2, r8
 8005498:	4620      	mov	r0, r4
 800549a:	f000 fda7 	bl	8005fec <__lshift>
 800549e:	4682      	mov	sl, r0
 80054a0:	9b07      	ldr	r3, [sp, #28]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	dd05      	ble.n	80054b2 <_dtoa_r+0x80a>
 80054a6:	4631      	mov	r1, r6
 80054a8:	461a      	mov	r2, r3
 80054aa:	4620      	mov	r0, r4
 80054ac:	f000 fd9e 	bl	8005fec <__lshift>
 80054b0:	4606      	mov	r6, r0
 80054b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	f000 80d3 	beq.w	8005660 <_dtoa_r+0x9b8>
 80054ba:	4631      	mov	r1, r6
 80054bc:	4650      	mov	r0, sl
 80054be:	f000 fde6 	bl	800608e <__mcmp>
 80054c2:	2800      	cmp	r0, #0
 80054c4:	f280 80cc 	bge.w	8005660 <_dtoa_r+0x9b8>
 80054c8:	2300      	movs	r3, #0
 80054ca:	4651      	mov	r1, sl
 80054cc:	220a      	movs	r2, #10
 80054ce:	4620      	mov	r0, r4
 80054d0:	f000 fc20 	bl	8005d14 <__multadd>
 80054d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054d6:	f10b 3bff 	add.w	fp, fp, #4294967295
 80054da:	4682      	mov	sl, r0
 80054dc:	2b00      	cmp	r3, #0
 80054de:	f000 81a9 	beq.w	8005834 <_dtoa_r+0xb8c>
 80054e2:	2300      	movs	r3, #0
 80054e4:	4639      	mov	r1, r7
 80054e6:	220a      	movs	r2, #10
 80054e8:	4620      	mov	r0, r4
 80054ea:	f000 fc13 	bl	8005d14 <__multadd>
 80054ee:	9b04      	ldr	r3, [sp, #16]
 80054f0:	4607      	mov	r7, r0
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	dc03      	bgt.n	80054fe <_dtoa_r+0x856>
 80054f6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80054f8:	2b02      	cmp	r3, #2
 80054fa:	f300 80b9 	bgt.w	8005670 <_dtoa_r+0x9c8>
 80054fe:	2d00      	cmp	r5, #0
 8005500:	dd05      	ble.n	800550e <_dtoa_r+0x866>
 8005502:	4639      	mov	r1, r7
 8005504:	462a      	mov	r2, r5
 8005506:	4620      	mov	r0, r4
 8005508:	f000 fd70 	bl	8005fec <__lshift>
 800550c:	4607      	mov	r7, r0
 800550e:	9b08      	ldr	r3, [sp, #32]
 8005510:	2b00      	cmp	r3, #0
 8005512:	f000 8110 	beq.w	8005736 <_dtoa_r+0xa8e>
 8005516:	6879      	ldr	r1, [r7, #4]
 8005518:	4620      	mov	r0, r4
 800551a:	f000 fbb0 	bl	8005c7e <_Balloc>
 800551e:	4605      	mov	r5, r0
 8005520:	693a      	ldr	r2, [r7, #16]
 8005522:	f107 010c 	add.w	r1, r7, #12
 8005526:	3202      	adds	r2, #2
 8005528:	0092      	lsls	r2, r2, #2
 800552a:	300c      	adds	r0, #12
 800552c:	f000 fb94 	bl	8005c58 <memcpy>
 8005530:	2201      	movs	r2, #1
 8005532:	4629      	mov	r1, r5
 8005534:	4620      	mov	r0, r4
 8005536:	f000 fd59 	bl	8005fec <__lshift>
 800553a:	9707      	str	r7, [sp, #28]
 800553c:	4607      	mov	r7, r0
 800553e:	9b02      	ldr	r3, [sp, #8]
 8005540:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8005544:	f003 0301 	and.w	r3, r3, #1
 8005548:	9308      	str	r3, [sp, #32]
 800554a:	4631      	mov	r1, r6
 800554c:	4650      	mov	r0, sl
 800554e:	f7ff fb1f 	bl	8004b90 <quorem>
 8005552:	9907      	ldr	r1, [sp, #28]
 8005554:	4605      	mov	r5, r0
 8005556:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800555a:	4650      	mov	r0, sl
 800555c:	f000 fd97 	bl	800608e <__mcmp>
 8005560:	463a      	mov	r2, r7
 8005562:	9002      	str	r0, [sp, #8]
 8005564:	4631      	mov	r1, r6
 8005566:	4620      	mov	r0, r4
 8005568:	f000 fdab 	bl	80060c2 <__mdiff>
 800556c:	68c3      	ldr	r3, [r0, #12]
 800556e:	4602      	mov	r2, r0
 8005570:	2b00      	cmp	r3, #0
 8005572:	f040 80e2 	bne.w	800573a <_dtoa_r+0xa92>
 8005576:	4601      	mov	r1, r0
 8005578:	9009      	str	r0, [sp, #36]	; 0x24
 800557a:	4650      	mov	r0, sl
 800557c:	f000 fd87 	bl	800608e <__mcmp>
 8005580:	4603      	mov	r3, r0
 8005582:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005584:	4611      	mov	r1, r2
 8005586:	4620      	mov	r0, r4
 8005588:	9309      	str	r3, [sp, #36]	; 0x24
 800558a:	f000 fbac 	bl	8005ce6 <_Bfree>
 800558e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005590:	2b00      	cmp	r3, #0
 8005592:	f040 80d4 	bne.w	800573e <_dtoa_r+0xa96>
 8005596:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005598:	2a00      	cmp	r2, #0
 800559a:	f040 80d0 	bne.w	800573e <_dtoa_r+0xa96>
 800559e:	9a08      	ldr	r2, [sp, #32]
 80055a0:	2a00      	cmp	r2, #0
 80055a2:	f040 80cc 	bne.w	800573e <_dtoa_r+0xa96>
 80055a6:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80055aa:	f000 80e8 	beq.w	800577e <_dtoa_r+0xad6>
 80055ae:	9b02      	ldr	r3, [sp, #8]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	dd01      	ble.n	80055b8 <_dtoa_r+0x910>
 80055b4:	f105 0931 	add.w	r9, r5, #49	; 0x31
 80055b8:	f108 0501 	add.w	r5, r8, #1
 80055bc:	f888 9000 	strb.w	r9, [r8]
 80055c0:	e06b      	b.n	800569a <_dtoa_r+0x9f2>
 80055c2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80055c4:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80055c8:	e6f7      	b.n	80053ba <_dtoa_r+0x712>
 80055ca:	9b08      	ldr	r3, [sp, #32]
 80055cc:	f109 36ff 	add.w	r6, r9, #4294967295
 80055d0:	42b3      	cmp	r3, r6
 80055d2:	bfb7      	itett	lt
 80055d4:	9b08      	ldrlt	r3, [sp, #32]
 80055d6:	1b9e      	subge	r6, r3, r6
 80055d8:	1af2      	sublt	r2, r6, r3
 80055da:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 80055dc:	bfbf      	itttt	lt
 80055de:	9608      	strlt	r6, [sp, #32]
 80055e0:	189b      	addlt	r3, r3, r2
 80055e2:	930c      	strlt	r3, [sp, #48]	; 0x30
 80055e4:	2600      	movlt	r6, #0
 80055e6:	f1b9 0f00 	cmp.w	r9, #0
 80055ea:	bfb9      	ittee	lt
 80055ec:	eba8 0509 	sublt.w	r5, r8, r9
 80055f0:	2300      	movlt	r3, #0
 80055f2:	4645      	movge	r5, r8
 80055f4:	464b      	movge	r3, r9
 80055f6:	e6e2      	b.n	80053be <_dtoa_r+0x716>
 80055f8:	9e08      	ldr	r6, [sp, #32]
 80055fa:	4645      	mov	r5, r8
 80055fc:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80055fe:	e6e7      	b.n	80053d0 <_dtoa_r+0x728>
 8005600:	9a08      	ldr	r2, [sp, #32]
 8005602:	e710      	b.n	8005426 <_dtoa_r+0x77e>
 8005604:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005606:	2b01      	cmp	r3, #1
 8005608:	dc18      	bgt.n	800563c <_dtoa_r+0x994>
 800560a:	9b02      	ldr	r3, [sp, #8]
 800560c:	b9b3      	cbnz	r3, 800563c <_dtoa_r+0x994>
 800560e:	9b03      	ldr	r3, [sp, #12]
 8005610:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005614:	b9a3      	cbnz	r3, 8005640 <_dtoa_r+0x998>
 8005616:	9b03      	ldr	r3, [sp, #12]
 8005618:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800561c:	0d1b      	lsrs	r3, r3, #20
 800561e:	051b      	lsls	r3, r3, #20
 8005620:	b12b      	cbz	r3, 800562e <_dtoa_r+0x986>
 8005622:	9b07      	ldr	r3, [sp, #28]
 8005624:	f108 0801 	add.w	r8, r8, #1
 8005628:	3301      	adds	r3, #1
 800562a:	9307      	str	r3, [sp, #28]
 800562c:	2301      	movs	r3, #1
 800562e:	9308      	str	r3, [sp, #32]
 8005630:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005632:	2b00      	cmp	r3, #0
 8005634:	f47f af11 	bne.w	800545a <_dtoa_r+0x7b2>
 8005638:	2001      	movs	r0, #1
 800563a:	e716      	b.n	800546a <_dtoa_r+0x7c2>
 800563c:	2300      	movs	r3, #0
 800563e:	e7f6      	b.n	800562e <_dtoa_r+0x986>
 8005640:	9b02      	ldr	r3, [sp, #8]
 8005642:	e7f4      	b.n	800562e <_dtoa_r+0x986>
 8005644:	f43f af23 	beq.w	800548e <_dtoa_r+0x7e6>
 8005648:	9a07      	ldr	r2, [sp, #28]
 800564a:	331c      	adds	r3, #28
 800564c:	441a      	add	r2, r3
 800564e:	4498      	add	r8, r3
 8005650:	441d      	add	r5, r3
 8005652:	4613      	mov	r3, r2
 8005654:	e71a      	b.n	800548c <_dtoa_r+0x7e4>
 8005656:	4603      	mov	r3, r0
 8005658:	e7f6      	b.n	8005648 <_dtoa_r+0x9a0>
 800565a:	bf00      	nop
 800565c:	40240000 	.word	0x40240000
 8005660:	f1b9 0f00 	cmp.w	r9, #0
 8005664:	dc33      	bgt.n	80056ce <_dtoa_r+0xa26>
 8005666:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005668:	2b02      	cmp	r3, #2
 800566a:	dd30      	ble.n	80056ce <_dtoa_r+0xa26>
 800566c:	f8cd 9010 	str.w	r9, [sp, #16]
 8005670:	9b04      	ldr	r3, [sp, #16]
 8005672:	b963      	cbnz	r3, 800568e <_dtoa_r+0x9e6>
 8005674:	4631      	mov	r1, r6
 8005676:	2205      	movs	r2, #5
 8005678:	4620      	mov	r0, r4
 800567a:	f000 fb4b 	bl	8005d14 <__multadd>
 800567e:	4601      	mov	r1, r0
 8005680:	4606      	mov	r6, r0
 8005682:	4650      	mov	r0, sl
 8005684:	f000 fd03 	bl	800608e <__mcmp>
 8005688:	2800      	cmp	r0, #0
 800568a:	f73f ad5c 	bgt.w	8005146 <_dtoa_r+0x49e>
 800568e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005690:	9d06      	ldr	r5, [sp, #24]
 8005692:	ea6f 0b03 	mvn.w	fp, r3
 8005696:	2300      	movs	r3, #0
 8005698:	9307      	str	r3, [sp, #28]
 800569a:	4631      	mov	r1, r6
 800569c:	4620      	mov	r0, r4
 800569e:	f000 fb22 	bl	8005ce6 <_Bfree>
 80056a2:	2f00      	cmp	r7, #0
 80056a4:	f43f ae4b 	beq.w	800533e <_dtoa_r+0x696>
 80056a8:	9b07      	ldr	r3, [sp, #28]
 80056aa:	b12b      	cbz	r3, 80056b8 <_dtoa_r+0xa10>
 80056ac:	42bb      	cmp	r3, r7
 80056ae:	d003      	beq.n	80056b8 <_dtoa_r+0xa10>
 80056b0:	4619      	mov	r1, r3
 80056b2:	4620      	mov	r0, r4
 80056b4:	f000 fb17 	bl	8005ce6 <_Bfree>
 80056b8:	4639      	mov	r1, r7
 80056ba:	4620      	mov	r0, r4
 80056bc:	f000 fb13 	bl	8005ce6 <_Bfree>
 80056c0:	e63d      	b.n	800533e <_dtoa_r+0x696>
 80056c2:	2600      	movs	r6, #0
 80056c4:	4637      	mov	r7, r6
 80056c6:	e7e2      	b.n	800568e <_dtoa_r+0x9e6>
 80056c8:	46bb      	mov	fp, r7
 80056ca:	4637      	mov	r7, r6
 80056cc:	e53b      	b.n	8005146 <_dtoa_r+0x49e>
 80056ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80056d0:	f8cd 9010 	str.w	r9, [sp, #16]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	f47f af12 	bne.w	80054fe <_dtoa_r+0x856>
 80056da:	9d06      	ldr	r5, [sp, #24]
 80056dc:	4631      	mov	r1, r6
 80056de:	4650      	mov	r0, sl
 80056e0:	f7ff fa56 	bl	8004b90 <quorem>
 80056e4:	9b06      	ldr	r3, [sp, #24]
 80056e6:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80056ea:	f805 9b01 	strb.w	r9, [r5], #1
 80056ee:	9a04      	ldr	r2, [sp, #16]
 80056f0:	1aeb      	subs	r3, r5, r3
 80056f2:	429a      	cmp	r2, r3
 80056f4:	f300 8081 	bgt.w	80057fa <_dtoa_r+0xb52>
 80056f8:	9b06      	ldr	r3, [sp, #24]
 80056fa:	2a01      	cmp	r2, #1
 80056fc:	bfac      	ite	ge
 80056fe:	189b      	addge	r3, r3, r2
 8005700:	3301      	addlt	r3, #1
 8005702:	4698      	mov	r8, r3
 8005704:	2300      	movs	r3, #0
 8005706:	9307      	str	r3, [sp, #28]
 8005708:	4651      	mov	r1, sl
 800570a:	2201      	movs	r2, #1
 800570c:	4620      	mov	r0, r4
 800570e:	f000 fc6d 	bl	8005fec <__lshift>
 8005712:	4631      	mov	r1, r6
 8005714:	4682      	mov	sl, r0
 8005716:	f000 fcba 	bl	800608e <__mcmp>
 800571a:	2800      	cmp	r0, #0
 800571c:	dc34      	bgt.n	8005788 <_dtoa_r+0xae0>
 800571e:	d102      	bne.n	8005726 <_dtoa_r+0xa7e>
 8005720:	f019 0f01 	tst.w	r9, #1
 8005724:	d130      	bne.n	8005788 <_dtoa_r+0xae0>
 8005726:	4645      	mov	r5, r8
 8005728:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800572c:	1e6a      	subs	r2, r5, #1
 800572e:	2b30      	cmp	r3, #48	; 0x30
 8005730:	d1b3      	bne.n	800569a <_dtoa_r+0x9f2>
 8005732:	4615      	mov	r5, r2
 8005734:	e7f8      	b.n	8005728 <_dtoa_r+0xa80>
 8005736:	4638      	mov	r0, r7
 8005738:	e6ff      	b.n	800553a <_dtoa_r+0x892>
 800573a:	2301      	movs	r3, #1
 800573c:	e722      	b.n	8005584 <_dtoa_r+0x8dc>
 800573e:	9a02      	ldr	r2, [sp, #8]
 8005740:	2a00      	cmp	r2, #0
 8005742:	db04      	blt.n	800574e <_dtoa_r+0xaa6>
 8005744:	d128      	bne.n	8005798 <_dtoa_r+0xaf0>
 8005746:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005748:	bb32      	cbnz	r2, 8005798 <_dtoa_r+0xaf0>
 800574a:	9a08      	ldr	r2, [sp, #32]
 800574c:	bb22      	cbnz	r2, 8005798 <_dtoa_r+0xaf0>
 800574e:	2b00      	cmp	r3, #0
 8005750:	f77f af32 	ble.w	80055b8 <_dtoa_r+0x910>
 8005754:	4651      	mov	r1, sl
 8005756:	2201      	movs	r2, #1
 8005758:	4620      	mov	r0, r4
 800575a:	f000 fc47 	bl	8005fec <__lshift>
 800575e:	4631      	mov	r1, r6
 8005760:	4682      	mov	sl, r0
 8005762:	f000 fc94 	bl	800608e <__mcmp>
 8005766:	2800      	cmp	r0, #0
 8005768:	dc05      	bgt.n	8005776 <_dtoa_r+0xace>
 800576a:	f47f af25 	bne.w	80055b8 <_dtoa_r+0x910>
 800576e:	f019 0f01 	tst.w	r9, #1
 8005772:	f43f af21 	beq.w	80055b8 <_dtoa_r+0x910>
 8005776:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800577a:	f47f af1b 	bne.w	80055b4 <_dtoa_r+0x90c>
 800577e:	2339      	movs	r3, #57	; 0x39
 8005780:	f108 0801 	add.w	r8, r8, #1
 8005784:	f808 3c01 	strb.w	r3, [r8, #-1]
 8005788:	4645      	mov	r5, r8
 800578a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800578e:	1e6a      	subs	r2, r5, #1
 8005790:	2b39      	cmp	r3, #57	; 0x39
 8005792:	d03a      	beq.n	800580a <_dtoa_r+0xb62>
 8005794:	3301      	adds	r3, #1
 8005796:	e03f      	b.n	8005818 <_dtoa_r+0xb70>
 8005798:	2b00      	cmp	r3, #0
 800579a:	f108 0501 	add.w	r5, r8, #1
 800579e:	dd05      	ble.n	80057ac <_dtoa_r+0xb04>
 80057a0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80057a4:	d0eb      	beq.n	800577e <_dtoa_r+0xad6>
 80057a6:	f109 0901 	add.w	r9, r9, #1
 80057aa:	e707      	b.n	80055bc <_dtoa_r+0x914>
 80057ac:	9b06      	ldr	r3, [sp, #24]
 80057ae:	9a04      	ldr	r2, [sp, #16]
 80057b0:	1aeb      	subs	r3, r5, r3
 80057b2:	4293      	cmp	r3, r2
 80057b4:	46a8      	mov	r8, r5
 80057b6:	f805 9c01 	strb.w	r9, [r5, #-1]
 80057ba:	d0a5      	beq.n	8005708 <_dtoa_r+0xa60>
 80057bc:	4651      	mov	r1, sl
 80057be:	2300      	movs	r3, #0
 80057c0:	220a      	movs	r2, #10
 80057c2:	4620      	mov	r0, r4
 80057c4:	f000 faa6 	bl	8005d14 <__multadd>
 80057c8:	9b07      	ldr	r3, [sp, #28]
 80057ca:	4682      	mov	sl, r0
 80057cc:	42bb      	cmp	r3, r7
 80057ce:	f04f 020a 	mov.w	r2, #10
 80057d2:	f04f 0300 	mov.w	r3, #0
 80057d6:	9907      	ldr	r1, [sp, #28]
 80057d8:	4620      	mov	r0, r4
 80057da:	d104      	bne.n	80057e6 <_dtoa_r+0xb3e>
 80057dc:	f000 fa9a 	bl	8005d14 <__multadd>
 80057e0:	9007      	str	r0, [sp, #28]
 80057e2:	4607      	mov	r7, r0
 80057e4:	e6b1      	b.n	800554a <_dtoa_r+0x8a2>
 80057e6:	f000 fa95 	bl	8005d14 <__multadd>
 80057ea:	2300      	movs	r3, #0
 80057ec:	9007      	str	r0, [sp, #28]
 80057ee:	220a      	movs	r2, #10
 80057f0:	4639      	mov	r1, r7
 80057f2:	4620      	mov	r0, r4
 80057f4:	f000 fa8e 	bl	8005d14 <__multadd>
 80057f8:	e7f3      	b.n	80057e2 <_dtoa_r+0xb3a>
 80057fa:	4651      	mov	r1, sl
 80057fc:	2300      	movs	r3, #0
 80057fe:	220a      	movs	r2, #10
 8005800:	4620      	mov	r0, r4
 8005802:	f000 fa87 	bl	8005d14 <__multadd>
 8005806:	4682      	mov	sl, r0
 8005808:	e768      	b.n	80056dc <_dtoa_r+0xa34>
 800580a:	9b06      	ldr	r3, [sp, #24]
 800580c:	4293      	cmp	r3, r2
 800580e:	d105      	bne.n	800581c <_dtoa_r+0xb74>
 8005810:	2331      	movs	r3, #49	; 0x31
 8005812:	9a06      	ldr	r2, [sp, #24]
 8005814:	f10b 0b01 	add.w	fp, fp, #1
 8005818:	7013      	strb	r3, [r2, #0]
 800581a:	e73e      	b.n	800569a <_dtoa_r+0x9f2>
 800581c:	4615      	mov	r5, r2
 800581e:	e7b4      	b.n	800578a <_dtoa_r+0xae2>
 8005820:	4b09      	ldr	r3, [pc, #36]	; (8005848 <_dtoa_r+0xba0>)
 8005822:	f7ff baa3 	b.w	8004d6c <_dtoa_r+0xc4>
 8005826:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005828:	2b00      	cmp	r3, #0
 800582a:	f47f aa7d 	bne.w	8004d28 <_dtoa_r+0x80>
 800582e:	4b07      	ldr	r3, [pc, #28]	; (800584c <_dtoa_r+0xba4>)
 8005830:	f7ff ba9c 	b.w	8004d6c <_dtoa_r+0xc4>
 8005834:	9b04      	ldr	r3, [sp, #16]
 8005836:	2b00      	cmp	r3, #0
 8005838:	f73f af4f 	bgt.w	80056da <_dtoa_r+0xa32>
 800583c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800583e:	2b02      	cmp	r3, #2
 8005840:	f77f af4b 	ble.w	80056da <_dtoa_r+0xa32>
 8005844:	e714      	b.n	8005670 <_dtoa_r+0x9c8>
 8005846:	bf00      	nop
 8005848:	08006a40 	.word	0x08006a40
 800584c:	08006a64 	.word	0x08006a64

08005850 <__sflush_r>:
 8005850:	898a      	ldrh	r2, [r1, #12]
 8005852:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005856:	4605      	mov	r5, r0
 8005858:	0710      	lsls	r0, r2, #28
 800585a:	460c      	mov	r4, r1
 800585c:	d45a      	bmi.n	8005914 <__sflush_r+0xc4>
 800585e:	684b      	ldr	r3, [r1, #4]
 8005860:	2b00      	cmp	r3, #0
 8005862:	dc05      	bgt.n	8005870 <__sflush_r+0x20>
 8005864:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005866:	2b00      	cmp	r3, #0
 8005868:	dc02      	bgt.n	8005870 <__sflush_r+0x20>
 800586a:	2000      	movs	r0, #0
 800586c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005870:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005872:	2e00      	cmp	r6, #0
 8005874:	d0f9      	beq.n	800586a <__sflush_r+0x1a>
 8005876:	2300      	movs	r3, #0
 8005878:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800587c:	682f      	ldr	r7, [r5, #0]
 800587e:	602b      	str	r3, [r5, #0]
 8005880:	d033      	beq.n	80058ea <__sflush_r+0x9a>
 8005882:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005884:	89a3      	ldrh	r3, [r4, #12]
 8005886:	075a      	lsls	r2, r3, #29
 8005888:	d505      	bpl.n	8005896 <__sflush_r+0x46>
 800588a:	6863      	ldr	r3, [r4, #4]
 800588c:	1ac0      	subs	r0, r0, r3
 800588e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005890:	b10b      	cbz	r3, 8005896 <__sflush_r+0x46>
 8005892:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005894:	1ac0      	subs	r0, r0, r3
 8005896:	2300      	movs	r3, #0
 8005898:	4602      	mov	r2, r0
 800589a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800589c:	6a21      	ldr	r1, [r4, #32]
 800589e:	4628      	mov	r0, r5
 80058a0:	47b0      	blx	r6
 80058a2:	1c43      	adds	r3, r0, #1
 80058a4:	89a3      	ldrh	r3, [r4, #12]
 80058a6:	d106      	bne.n	80058b6 <__sflush_r+0x66>
 80058a8:	6829      	ldr	r1, [r5, #0]
 80058aa:	291d      	cmp	r1, #29
 80058ac:	d84b      	bhi.n	8005946 <__sflush_r+0xf6>
 80058ae:	4a2b      	ldr	r2, [pc, #172]	; (800595c <__sflush_r+0x10c>)
 80058b0:	40ca      	lsrs	r2, r1
 80058b2:	07d6      	lsls	r6, r2, #31
 80058b4:	d547      	bpl.n	8005946 <__sflush_r+0xf6>
 80058b6:	2200      	movs	r2, #0
 80058b8:	6062      	str	r2, [r4, #4]
 80058ba:	6922      	ldr	r2, [r4, #16]
 80058bc:	04d9      	lsls	r1, r3, #19
 80058be:	6022      	str	r2, [r4, #0]
 80058c0:	d504      	bpl.n	80058cc <__sflush_r+0x7c>
 80058c2:	1c42      	adds	r2, r0, #1
 80058c4:	d101      	bne.n	80058ca <__sflush_r+0x7a>
 80058c6:	682b      	ldr	r3, [r5, #0]
 80058c8:	b903      	cbnz	r3, 80058cc <__sflush_r+0x7c>
 80058ca:	6560      	str	r0, [r4, #84]	; 0x54
 80058cc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80058ce:	602f      	str	r7, [r5, #0]
 80058d0:	2900      	cmp	r1, #0
 80058d2:	d0ca      	beq.n	800586a <__sflush_r+0x1a>
 80058d4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80058d8:	4299      	cmp	r1, r3
 80058da:	d002      	beq.n	80058e2 <__sflush_r+0x92>
 80058dc:	4628      	mov	r0, r5
 80058de:	f000 fcad 	bl	800623c <_free_r>
 80058e2:	2000      	movs	r0, #0
 80058e4:	6360      	str	r0, [r4, #52]	; 0x34
 80058e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80058ea:	6a21      	ldr	r1, [r4, #32]
 80058ec:	2301      	movs	r3, #1
 80058ee:	4628      	mov	r0, r5
 80058f0:	47b0      	blx	r6
 80058f2:	1c41      	adds	r1, r0, #1
 80058f4:	d1c6      	bne.n	8005884 <__sflush_r+0x34>
 80058f6:	682b      	ldr	r3, [r5, #0]
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d0c3      	beq.n	8005884 <__sflush_r+0x34>
 80058fc:	2b1d      	cmp	r3, #29
 80058fe:	d001      	beq.n	8005904 <__sflush_r+0xb4>
 8005900:	2b16      	cmp	r3, #22
 8005902:	d101      	bne.n	8005908 <__sflush_r+0xb8>
 8005904:	602f      	str	r7, [r5, #0]
 8005906:	e7b0      	b.n	800586a <__sflush_r+0x1a>
 8005908:	89a3      	ldrh	r3, [r4, #12]
 800590a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800590e:	81a3      	strh	r3, [r4, #12]
 8005910:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005914:	690f      	ldr	r7, [r1, #16]
 8005916:	2f00      	cmp	r7, #0
 8005918:	d0a7      	beq.n	800586a <__sflush_r+0x1a>
 800591a:	0793      	lsls	r3, r2, #30
 800591c:	bf18      	it	ne
 800591e:	2300      	movne	r3, #0
 8005920:	680e      	ldr	r6, [r1, #0]
 8005922:	bf08      	it	eq
 8005924:	694b      	ldreq	r3, [r1, #20]
 8005926:	eba6 0807 	sub.w	r8, r6, r7
 800592a:	600f      	str	r7, [r1, #0]
 800592c:	608b      	str	r3, [r1, #8]
 800592e:	f1b8 0f00 	cmp.w	r8, #0
 8005932:	dd9a      	ble.n	800586a <__sflush_r+0x1a>
 8005934:	4643      	mov	r3, r8
 8005936:	463a      	mov	r2, r7
 8005938:	6a21      	ldr	r1, [r4, #32]
 800593a:	4628      	mov	r0, r5
 800593c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800593e:	47b0      	blx	r6
 8005940:	2800      	cmp	r0, #0
 8005942:	dc07      	bgt.n	8005954 <__sflush_r+0x104>
 8005944:	89a3      	ldrh	r3, [r4, #12]
 8005946:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800594a:	81a3      	strh	r3, [r4, #12]
 800594c:	f04f 30ff 	mov.w	r0, #4294967295
 8005950:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005954:	4407      	add	r7, r0
 8005956:	eba8 0800 	sub.w	r8, r8, r0
 800595a:	e7e8      	b.n	800592e <__sflush_r+0xde>
 800595c:	20400001 	.word	0x20400001

08005960 <_fflush_r>:
 8005960:	b538      	push	{r3, r4, r5, lr}
 8005962:	690b      	ldr	r3, [r1, #16]
 8005964:	4605      	mov	r5, r0
 8005966:	460c      	mov	r4, r1
 8005968:	b1db      	cbz	r3, 80059a2 <_fflush_r+0x42>
 800596a:	b118      	cbz	r0, 8005974 <_fflush_r+0x14>
 800596c:	6983      	ldr	r3, [r0, #24]
 800596e:	b90b      	cbnz	r3, 8005974 <_fflush_r+0x14>
 8005970:	f000 f860 	bl	8005a34 <__sinit>
 8005974:	4b0c      	ldr	r3, [pc, #48]	; (80059a8 <_fflush_r+0x48>)
 8005976:	429c      	cmp	r4, r3
 8005978:	d109      	bne.n	800598e <_fflush_r+0x2e>
 800597a:	686c      	ldr	r4, [r5, #4]
 800597c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005980:	b17b      	cbz	r3, 80059a2 <_fflush_r+0x42>
 8005982:	4621      	mov	r1, r4
 8005984:	4628      	mov	r0, r5
 8005986:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800598a:	f7ff bf61 	b.w	8005850 <__sflush_r>
 800598e:	4b07      	ldr	r3, [pc, #28]	; (80059ac <_fflush_r+0x4c>)
 8005990:	429c      	cmp	r4, r3
 8005992:	d101      	bne.n	8005998 <_fflush_r+0x38>
 8005994:	68ac      	ldr	r4, [r5, #8]
 8005996:	e7f1      	b.n	800597c <_fflush_r+0x1c>
 8005998:	4b05      	ldr	r3, [pc, #20]	; (80059b0 <_fflush_r+0x50>)
 800599a:	429c      	cmp	r4, r3
 800599c:	bf08      	it	eq
 800599e:	68ec      	ldreq	r4, [r5, #12]
 80059a0:	e7ec      	b.n	800597c <_fflush_r+0x1c>
 80059a2:	2000      	movs	r0, #0
 80059a4:	bd38      	pop	{r3, r4, r5, pc}
 80059a6:	bf00      	nop
 80059a8:	08006a94 	.word	0x08006a94
 80059ac:	08006ab4 	.word	0x08006ab4
 80059b0:	08006a74 	.word	0x08006a74

080059b4 <_cleanup_r>:
 80059b4:	4901      	ldr	r1, [pc, #4]	; (80059bc <_cleanup_r+0x8>)
 80059b6:	f000 b8a9 	b.w	8005b0c <_fwalk_reent>
 80059ba:	bf00      	nop
 80059bc:	08005961 	.word	0x08005961

080059c0 <std.isra.0>:
 80059c0:	2300      	movs	r3, #0
 80059c2:	b510      	push	{r4, lr}
 80059c4:	4604      	mov	r4, r0
 80059c6:	6003      	str	r3, [r0, #0]
 80059c8:	6043      	str	r3, [r0, #4]
 80059ca:	6083      	str	r3, [r0, #8]
 80059cc:	8181      	strh	r1, [r0, #12]
 80059ce:	6643      	str	r3, [r0, #100]	; 0x64
 80059d0:	81c2      	strh	r2, [r0, #14]
 80059d2:	6103      	str	r3, [r0, #16]
 80059d4:	6143      	str	r3, [r0, #20]
 80059d6:	6183      	str	r3, [r0, #24]
 80059d8:	4619      	mov	r1, r3
 80059da:	2208      	movs	r2, #8
 80059dc:	305c      	adds	r0, #92	; 0x5c
 80059de:	f000 f946 	bl	8005c6e <memset>
 80059e2:	4b05      	ldr	r3, [pc, #20]	; (80059f8 <std.isra.0+0x38>)
 80059e4:	6224      	str	r4, [r4, #32]
 80059e6:	6263      	str	r3, [r4, #36]	; 0x24
 80059e8:	4b04      	ldr	r3, [pc, #16]	; (80059fc <std.isra.0+0x3c>)
 80059ea:	62a3      	str	r3, [r4, #40]	; 0x28
 80059ec:	4b04      	ldr	r3, [pc, #16]	; (8005a00 <std.isra.0+0x40>)
 80059ee:	62e3      	str	r3, [r4, #44]	; 0x2c
 80059f0:	4b04      	ldr	r3, [pc, #16]	; (8005a04 <std.isra.0+0x44>)
 80059f2:	6323      	str	r3, [r4, #48]	; 0x30
 80059f4:	bd10      	pop	{r4, pc}
 80059f6:	bf00      	nop
 80059f8:	0800662d 	.word	0x0800662d
 80059fc:	0800664f 	.word	0x0800664f
 8005a00:	08006687 	.word	0x08006687
 8005a04:	080066ab 	.word	0x080066ab

08005a08 <__sfmoreglue>:
 8005a08:	b570      	push	{r4, r5, r6, lr}
 8005a0a:	2568      	movs	r5, #104	; 0x68
 8005a0c:	1e4a      	subs	r2, r1, #1
 8005a0e:	4355      	muls	r5, r2
 8005a10:	460e      	mov	r6, r1
 8005a12:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005a16:	f000 fc5d 	bl	80062d4 <_malloc_r>
 8005a1a:	4604      	mov	r4, r0
 8005a1c:	b140      	cbz	r0, 8005a30 <__sfmoreglue+0x28>
 8005a1e:	2100      	movs	r1, #0
 8005a20:	e880 0042 	stmia.w	r0, {r1, r6}
 8005a24:	300c      	adds	r0, #12
 8005a26:	60a0      	str	r0, [r4, #8]
 8005a28:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005a2c:	f000 f91f 	bl	8005c6e <memset>
 8005a30:	4620      	mov	r0, r4
 8005a32:	bd70      	pop	{r4, r5, r6, pc}

08005a34 <__sinit>:
 8005a34:	6983      	ldr	r3, [r0, #24]
 8005a36:	b510      	push	{r4, lr}
 8005a38:	4604      	mov	r4, r0
 8005a3a:	bb33      	cbnz	r3, 8005a8a <__sinit+0x56>
 8005a3c:	6483      	str	r3, [r0, #72]	; 0x48
 8005a3e:	64c3      	str	r3, [r0, #76]	; 0x4c
 8005a40:	6503      	str	r3, [r0, #80]	; 0x50
 8005a42:	4b12      	ldr	r3, [pc, #72]	; (8005a8c <__sinit+0x58>)
 8005a44:	4a12      	ldr	r2, [pc, #72]	; (8005a90 <__sinit+0x5c>)
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	6282      	str	r2, [r0, #40]	; 0x28
 8005a4a:	4298      	cmp	r0, r3
 8005a4c:	bf04      	itt	eq
 8005a4e:	2301      	moveq	r3, #1
 8005a50:	6183      	streq	r3, [r0, #24]
 8005a52:	f000 f81f 	bl	8005a94 <__sfp>
 8005a56:	6060      	str	r0, [r4, #4]
 8005a58:	4620      	mov	r0, r4
 8005a5a:	f000 f81b 	bl	8005a94 <__sfp>
 8005a5e:	60a0      	str	r0, [r4, #8]
 8005a60:	4620      	mov	r0, r4
 8005a62:	f000 f817 	bl	8005a94 <__sfp>
 8005a66:	2200      	movs	r2, #0
 8005a68:	60e0      	str	r0, [r4, #12]
 8005a6a:	2104      	movs	r1, #4
 8005a6c:	6860      	ldr	r0, [r4, #4]
 8005a6e:	f7ff ffa7 	bl	80059c0 <std.isra.0>
 8005a72:	2201      	movs	r2, #1
 8005a74:	2109      	movs	r1, #9
 8005a76:	68a0      	ldr	r0, [r4, #8]
 8005a78:	f7ff ffa2 	bl	80059c0 <std.isra.0>
 8005a7c:	2202      	movs	r2, #2
 8005a7e:	2112      	movs	r1, #18
 8005a80:	68e0      	ldr	r0, [r4, #12]
 8005a82:	f7ff ff9d 	bl	80059c0 <std.isra.0>
 8005a86:	2301      	movs	r3, #1
 8005a88:	61a3      	str	r3, [r4, #24]
 8005a8a:	bd10      	pop	{r4, pc}
 8005a8c:	08006a2c 	.word	0x08006a2c
 8005a90:	080059b5 	.word	0x080059b5

08005a94 <__sfp>:
 8005a94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a96:	4b1c      	ldr	r3, [pc, #112]	; (8005b08 <__sfp+0x74>)
 8005a98:	4607      	mov	r7, r0
 8005a9a:	681e      	ldr	r6, [r3, #0]
 8005a9c:	69b3      	ldr	r3, [r6, #24]
 8005a9e:	b913      	cbnz	r3, 8005aa6 <__sfp+0x12>
 8005aa0:	4630      	mov	r0, r6
 8005aa2:	f7ff ffc7 	bl	8005a34 <__sinit>
 8005aa6:	3648      	adds	r6, #72	; 0x48
 8005aa8:	68b4      	ldr	r4, [r6, #8]
 8005aaa:	6873      	ldr	r3, [r6, #4]
 8005aac:	3b01      	subs	r3, #1
 8005aae:	d503      	bpl.n	8005ab8 <__sfp+0x24>
 8005ab0:	6833      	ldr	r3, [r6, #0]
 8005ab2:	b133      	cbz	r3, 8005ac2 <__sfp+0x2e>
 8005ab4:	6836      	ldr	r6, [r6, #0]
 8005ab6:	e7f7      	b.n	8005aa8 <__sfp+0x14>
 8005ab8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005abc:	b16d      	cbz	r5, 8005ada <__sfp+0x46>
 8005abe:	3468      	adds	r4, #104	; 0x68
 8005ac0:	e7f4      	b.n	8005aac <__sfp+0x18>
 8005ac2:	2104      	movs	r1, #4
 8005ac4:	4638      	mov	r0, r7
 8005ac6:	f7ff ff9f 	bl	8005a08 <__sfmoreglue>
 8005aca:	6030      	str	r0, [r6, #0]
 8005acc:	2800      	cmp	r0, #0
 8005ace:	d1f1      	bne.n	8005ab4 <__sfp+0x20>
 8005ad0:	230c      	movs	r3, #12
 8005ad2:	4604      	mov	r4, r0
 8005ad4:	603b      	str	r3, [r7, #0]
 8005ad6:	4620      	mov	r0, r4
 8005ad8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ada:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005ade:	81e3      	strh	r3, [r4, #14]
 8005ae0:	2301      	movs	r3, #1
 8005ae2:	6665      	str	r5, [r4, #100]	; 0x64
 8005ae4:	81a3      	strh	r3, [r4, #12]
 8005ae6:	6025      	str	r5, [r4, #0]
 8005ae8:	60a5      	str	r5, [r4, #8]
 8005aea:	6065      	str	r5, [r4, #4]
 8005aec:	6125      	str	r5, [r4, #16]
 8005aee:	6165      	str	r5, [r4, #20]
 8005af0:	61a5      	str	r5, [r4, #24]
 8005af2:	2208      	movs	r2, #8
 8005af4:	4629      	mov	r1, r5
 8005af6:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005afa:	f000 f8b8 	bl	8005c6e <memset>
 8005afe:	6365      	str	r5, [r4, #52]	; 0x34
 8005b00:	63a5      	str	r5, [r4, #56]	; 0x38
 8005b02:	64a5      	str	r5, [r4, #72]	; 0x48
 8005b04:	64e5      	str	r5, [r4, #76]	; 0x4c
 8005b06:	e7e6      	b.n	8005ad6 <__sfp+0x42>
 8005b08:	08006a2c 	.word	0x08006a2c

08005b0c <_fwalk_reent>:
 8005b0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b10:	4680      	mov	r8, r0
 8005b12:	4689      	mov	r9, r1
 8005b14:	2600      	movs	r6, #0
 8005b16:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005b1a:	b914      	cbnz	r4, 8005b22 <_fwalk_reent+0x16>
 8005b1c:	4630      	mov	r0, r6
 8005b1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b22:	68a5      	ldr	r5, [r4, #8]
 8005b24:	6867      	ldr	r7, [r4, #4]
 8005b26:	3f01      	subs	r7, #1
 8005b28:	d501      	bpl.n	8005b2e <_fwalk_reent+0x22>
 8005b2a:	6824      	ldr	r4, [r4, #0]
 8005b2c:	e7f5      	b.n	8005b1a <_fwalk_reent+0xe>
 8005b2e:	89ab      	ldrh	r3, [r5, #12]
 8005b30:	2b01      	cmp	r3, #1
 8005b32:	d907      	bls.n	8005b44 <_fwalk_reent+0x38>
 8005b34:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005b38:	3301      	adds	r3, #1
 8005b3a:	d003      	beq.n	8005b44 <_fwalk_reent+0x38>
 8005b3c:	4629      	mov	r1, r5
 8005b3e:	4640      	mov	r0, r8
 8005b40:	47c8      	blx	r9
 8005b42:	4306      	orrs	r6, r0
 8005b44:	3568      	adds	r5, #104	; 0x68
 8005b46:	e7ee      	b.n	8005b26 <_fwalk_reent+0x1a>

08005b48 <_localeconv_r>:
 8005b48:	4b04      	ldr	r3, [pc, #16]	; (8005b5c <_localeconv_r+0x14>)
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	6a18      	ldr	r0, [r3, #32]
 8005b4e:	4b04      	ldr	r3, [pc, #16]	; (8005b60 <_localeconv_r+0x18>)
 8005b50:	2800      	cmp	r0, #0
 8005b52:	bf08      	it	eq
 8005b54:	4618      	moveq	r0, r3
 8005b56:	30f0      	adds	r0, #240	; 0xf0
 8005b58:	4770      	bx	lr
 8005b5a:	bf00      	nop
 8005b5c:	20000020 	.word	0x20000020
 8005b60:	20000084 	.word	0x20000084

08005b64 <__swhatbuf_r>:
 8005b64:	b570      	push	{r4, r5, r6, lr}
 8005b66:	460e      	mov	r6, r1
 8005b68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b6c:	b090      	sub	sp, #64	; 0x40
 8005b6e:	2900      	cmp	r1, #0
 8005b70:	4614      	mov	r4, r2
 8005b72:	461d      	mov	r5, r3
 8005b74:	da07      	bge.n	8005b86 <__swhatbuf_r+0x22>
 8005b76:	2300      	movs	r3, #0
 8005b78:	602b      	str	r3, [r5, #0]
 8005b7a:	89b3      	ldrh	r3, [r6, #12]
 8005b7c:	061a      	lsls	r2, r3, #24
 8005b7e:	d410      	bmi.n	8005ba2 <__swhatbuf_r+0x3e>
 8005b80:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005b84:	e00e      	b.n	8005ba4 <__swhatbuf_r+0x40>
 8005b86:	aa01      	add	r2, sp, #4
 8005b88:	f000 fe76 	bl	8006878 <_fstat_r>
 8005b8c:	2800      	cmp	r0, #0
 8005b8e:	dbf2      	blt.n	8005b76 <__swhatbuf_r+0x12>
 8005b90:	9a02      	ldr	r2, [sp, #8]
 8005b92:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005b96:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005b9a:	425a      	negs	r2, r3
 8005b9c:	415a      	adcs	r2, r3
 8005b9e:	602a      	str	r2, [r5, #0]
 8005ba0:	e7ee      	b.n	8005b80 <__swhatbuf_r+0x1c>
 8005ba2:	2340      	movs	r3, #64	; 0x40
 8005ba4:	2000      	movs	r0, #0
 8005ba6:	6023      	str	r3, [r4, #0]
 8005ba8:	b010      	add	sp, #64	; 0x40
 8005baa:	bd70      	pop	{r4, r5, r6, pc}

08005bac <__smakebuf_r>:
 8005bac:	898b      	ldrh	r3, [r1, #12]
 8005bae:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005bb0:	079d      	lsls	r5, r3, #30
 8005bb2:	4606      	mov	r6, r0
 8005bb4:	460c      	mov	r4, r1
 8005bb6:	d507      	bpl.n	8005bc8 <__smakebuf_r+0x1c>
 8005bb8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005bbc:	6023      	str	r3, [r4, #0]
 8005bbe:	6123      	str	r3, [r4, #16]
 8005bc0:	2301      	movs	r3, #1
 8005bc2:	6163      	str	r3, [r4, #20]
 8005bc4:	b002      	add	sp, #8
 8005bc6:	bd70      	pop	{r4, r5, r6, pc}
 8005bc8:	ab01      	add	r3, sp, #4
 8005bca:	466a      	mov	r2, sp
 8005bcc:	f7ff ffca 	bl	8005b64 <__swhatbuf_r>
 8005bd0:	9900      	ldr	r1, [sp, #0]
 8005bd2:	4605      	mov	r5, r0
 8005bd4:	4630      	mov	r0, r6
 8005bd6:	f000 fb7d 	bl	80062d4 <_malloc_r>
 8005bda:	b948      	cbnz	r0, 8005bf0 <__smakebuf_r+0x44>
 8005bdc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005be0:	059a      	lsls	r2, r3, #22
 8005be2:	d4ef      	bmi.n	8005bc4 <__smakebuf_r+0x18>
 8005be4:	f023 0303 	bic.w	r3, r3, #3
 8005be8:	f043 0302 	orr.w	r3, r3, #2
 8005bec:	81a3      	strh	r3, [r4, #12]
 8005bee:	e7e3      	b.n	8005bb8 <__smakebuf_r+0xc>
 8005bf0:	4b0d      	ldr	r3, [pc, #52]	; (8005c28 <__smakebuf_r+0x7c>)
 8005bf2:	62b3      	str	r3, [r6, #40]	; 0x28
 8005bf4:	89a3      	ldrh	r3, [r4, #12]
 8005bf6:	6020      	str	r0, [r4, #0]
 8005bf8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005bfc:	81a3      	strh	r3, [r4, #12]
 8005bfe:	9b00      	ldr	r3, [sp, #0]
 8005c00:	6120      	str	r0, [r4, #16]
 8005c02:	6163      	str	r3, [r4, #20]
 8005c04:	9b01      	ldr	r3, [sp, #4]
 8005c06:	b15b      	cbz	r3, 8005c20 <__smakebuf_r+0x74>
 8005c08:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005c0c:	4630      	mov	r0, r6
 8005c0e:	f000 fe45 	bl	800689c <_isatty_r>
 8005c12:	b128      	cbz	r0, 8005c20 <__smakebuf_r+0x74>
 8005c14:	89a3      	ldrh	r3, [r4, #12]
 8005c16:	f023 0303 	bic.w	r3, r3, #3
 8005c1a:	f043 0301 	orr.w	r3, r3, #1
 8005c1e:	81a3      	strh	r3, [r4, #12]
 8005c20:	89a3      	ldrh	r3, [r4, #12]
 8005c22:	431d      	orrs	r5, r3
 8005c24:	81a5      	strh	r5, [r4, #12]
 8005c26:	e7cd      	b.n	8005bc4 <__smakebuf_r+0x18>
 8005c28:	080059b5 	.word	0x080059b5

08005c2c <malloc>:
 8005c2c:	4b02      	ldr	r3, [pc, #8]	; (8005c38 <malloc+0xc>)
 8005c2e:	4601      	mov	r1, r0
 8005c30:	6818      	ldr	r0, [r3, #0]
 8005c32:	f000 bb4f 	b.w	80062d4 <_malloc_r>
 8005c36:	bf00      	nop
 8005c38:	20000020 	.word	0x20000020

08005c3c <memchr>:
 8005c3c:	b510      	push	{r4, lr}
 8005c3e:	b2c9      	uxtb	r1, r1
 8005c40:	4402      	add	r2, r0
 8005c42:	4290      	cmp	r0, r2
 8005c44:	4603      	mov	r3, r0
 8005c46:	d101      	bne.n	8005c4c <memchr+0x10>
 8005c48:	2000      	movs	r0, #0
 8005c4a:	bd10      	pop	{r4, pc}
 8005c4c:	781c      	ldrb	r4, [r3, #0]
 8005c4e:	3001      	adds	r0, #1
 8005c50:	428c      	cmp	r4, r1
 8005c52:	d1f6      	bne.n	8005c42 <memchr+0x6>
 8005c54:	4618      	mov	r0, r3
 8005c56:	bd10      	pop	{r4, pc}

08005c58 <memcpy>:
 8005c58:	b510      	push	{r4, lr}
 8005c5a:	1e43      	subs	r3, r0, #1
 8005c5c:	440a      	add	r2, r1
 8005c5e:	4291      	cmp	r1, r2
 8005c60:	d100      	bne.n	8005c64 <memcpy+0xc>
 8005c62:	bd10      	pop	{r4, pc}
 8005c64:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005c68:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005c6c:	e7f7      	b.n	8005c5e <memcpy+0x6>

08005c6e <memset>:
 8005c6e:	4603      	mov	r3, r0
 8005c70:	4402      	add	r2, r0
 8005c72:	4293      	cmp	r3, r2
 8005c74:	d100      	bne.n	8005c78 <memset+0xa>
 8005c76:	4770      	bx	lr
 8005c78:	f803 1b01 	strb.w	r1, [r3], #1
 8005c7c:	e7f9      	b.n	8005c72 <memset+0x4>

08005c7e <_Balloc>:
 8005c7e:	b570      	push	{r4, r5, r6, lr}
 8005c80:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005c82:	4604      	mov	r4, r0
 8005c84:	460e      	mov	r6, r1
 8005c86:	b93d      	cbnz	r5, 8005c98 <_Balloc+0x1a>
 8005c88:	2010      	movs	r0, #16
 8005c8a:	f7ff ffcf 	bl	8005c2c <malloc>
 8005c8e:	6260      	str	r0, [r4, #36]	; 0x24
 8005c90:	6045      	str	r5, [r0, #4]
 8005c92:	6085      	str	r5, [r0, #8]
 8005c94:	6005      	str	r5, [r0, #0]
 8005c96:	60c5      	str	r5, [r0, #12]
 8005c98:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8005c9a:	68eb      	ldr	r3, [r5, #12]
 8005c9c:	b183      	cbz	r3, 8005cc0 <_Balloc+0x42>
 8005c9e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005ca0:	68db      	ldr	r3, [r3, #12]
 8005ca2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8005ca6:	b9b8      	cbnz	r0, 8005cd8 <_Balloc+0x5a>
 8005ca8:	2101      	movs	r1, #1
 8005caa:	fa01 f506 	lsl.w	r5, r1, r6
 8005cae:	1d6a      	adds	r2, r5, #5
 8005cb0:	0092      	lsls	r2, r2, #2
 8005cb2:	4620      	mov	r0, r4
 8005cb4:	f000 fab3 	bl	800621e <_calloc_r>
 8005cb8:	b160      	cbz	r0, 8005cd4 <_Balloc+0x56>
 8005cba:	6046      	str	r6, [r0, #4]
 8005cbc:	6085      	str	r5, [r0, #8]
 8005cbe:	e00e      	b.n	8005cde <_Balloc+0x60>
 8005cc0:	2221      	movs	r2, #33	; 0x21
 8005cc2:	2104      	movs	r1, #4
 8005cc4:	4620      	mov	r0, r4
 8005cc6:	f000 faaa 	bl	800621e <_calloc_r>
 8005cca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005ccc:	60e8      	str	r0, [r5, #12]
 8005cce:	68db      	ldr	r3, [r3, #12]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d1e4      	bne.n	8005c9e <_Balloc+0x20>
 8005cd4:	2000      	movs	r0, #0
 8005cd6:	bd70      	pop	{r4, r5, r6, pc}
 8005cd8:	6802      	ldr	r2, [r0, #0]
 8005cda:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8005cde:	2300      	movs	r3, #0
 8005ce0:	6103      	str	r3, [r0, #16]
 8005ce2:	60c3      	str	r3, [r0, #12]
 8005ce4:	bd70      	pop	{r4, r5, r6, pc}

08005ce6 <_Bfree>:
 8005ce6:	b570      	push	{r4, r5, r6, lr}
 8005ce8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8005cea:	4606      	mov	r6, r0
 8005cec:	460d      	mov	r5, r1
 8005cee:	b93c      	cbnz	r4, 8005d00 <_Bfree+0x1a>
 8005cf0:	2010      	movs	r0, #16
 8005cf2:	f7ff ff9b 	bl	8005c2c <malloc>
 8005cf6:	6270      	str	r0, [r6, #36]	; 0x24
 8005cf8:	6044      	str	r4, [r0, #4]
 8005cfa:	6084      	str	r4, [r0, #8]
 8005cfc:	6004      	str	r4, [r0, #0]
 8005cfe:	60c4      	str	r4, [r0, #12]
 8005d00:	b13d      	cbz	r5, 8005d12 <_Bfree+0x2c>
 8005d02:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8005d04:	686a      	ldr	r2, [r5, #4]
 8005d06:	68db      	ldr	r3, [r3, #12]
 8005d08:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005d0c:	6029      	str	r1, [r5, #0]
 8005d0e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8005d12:	bd70      	pop	{r4, r5, r6, pc}

08005d14 <__multadd>:
 8005d14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d18:	461f      	mov	r7, r3
 8005d1a:	4606      	mov	r6, r0
 8005d1c:	460c      	mov	r4, r1
 8005d1e:	2300      	movs	r3, #0
 8005d20:	690d      	ldr	r5, [r1, #16]
 8005d22:	f101 0e14 	add.w	lr, r1, #20
 8005d26:	f8de 0000 	ldr.w	r0, [lr]
 8005d2a:	3301      	adds	r3, #1
 8005d2c:	b281      	uxth	r1, r0
 8005d2e:	fb02 7101 	mla	r1, r2, r1, r7
 8005d32:	0c00      	lsrs	r0, r0, #16
 8005d34:	0c0f      	lsrs	r7, r1, #16
 8005d36:	fb02 7000 	mla	r0, r2, r0, r7
 8005d3a:	b289      	uxth	r1, r1
 8005d3c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8005d40:	429d      	cmp	r5, r3
 8005d42:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8005d46:	f84e 1b04 	str.w	r1, [lr], #4
 8005d4a:	dcec      	bgt.n	8005d26 <__multadd+0x12>
 8005d4c:	b1d7      	cbz	r7, 8005d84 <__multadd+0x70>
 8005d4e:	68a3      	ldr	r3, [r4, #8]
 8005d50:	429d      	cmp	r5, r3
 8005d52:	db12      	blt.n	8005d7a <__multadd+0x66>
 8005d54:	6861      	ldr	r1, [r4, #4]
 8005d56:	4630      	mov	r0, r6
 8005d58:	3101      	adds	r1, #1
 8005d5a:	f7ff ff90 	bl	8005c7e <_Balloc>
 8005d5e:	4680      	mov	r8, r0
 8005d60:	6922      	ldr	r2, [r4, #16]
 8005d62:	f104 010c 	add.w	r1, r4, #12
 8005d66:	3202      	adds	r2, #2
 8005d68:	0092      	lsls	r2, r2, #2
 8005d6a:	300c      	adds	r0, #12
 8005d6c:	f7ff ff74 	bl	8005c58 <memcpy>
 8005d70:	4621      	mov	r1, r4
 8005d72:	4630      	mov	r0, r6
 8005d74:	f7ff ffb7 	bl	8005ce6 <_Bfree>
 8005d78:	4644      	mov	r4, r8
 8005d7a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005d7e:	3501      	adds	r5, #1
 8005d80:	615f      	str	r7, [r3, #20]
 8005d82:	6125      	str	r5, [r4, #16]
 8005d84:	4620      	mov	r0, r4
 8005d86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005d8a <__hi0bits>:
 8005d8a:	0c02      	lsrs	r2, r0, #16
 8005d8c:	0412      	lsls	r2, r2, #16
 8005d8e:	4603      	mov	r3, r0
 8005d90:	b9b2      	cbnz	r2, 8005dc0 <__hi0bits+0x36>
 8005d92:	0403      	lsls	r3, r0, #16
 8005d94:	2010      	movs	r0, #16
 8005d96:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8005d9a:	bf04      	itt	eq
 8005d9c:	021b      	lsleq	r3, r3, #8
 8005d9e:	3008      	addeq	r0, #8
 8005da0:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005da4:	bf04      	itt	eq
 8005da6:	011b      	lsleq	r3, r3, #4
 8005da8:	3004      	addeq	r0, #4
 8005daa:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005dae:	bf04      	itt	eq
 8005db0:	009b      	lsleq	r3, r3, #2
 8005db2:	3002      	addeq	r0, #2
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	db06      	blt.n	8005dc6 <__hi0bits+0x3c>
 8005db8:	005b      	lsls	r3, r3, #1
 8005dba:	d503      	bpl.n	8005dc4 <__hi0bits+0x3a>
 8005dbc:	3001      	adds	r0, #1
 8005dbe:	4770      	bx	lr
 8005dc0:	2000      	movs	r0, #0
 8005dc2:	e7e8      	b.n	8005d96 <__hi0bits+0xc>
 8005dc4:	2020      	movs	r0, #32
 8005dc6:	4770      	bx	lr

08005dc8 <__lo0bits>:
 8005dc8:	6803      	ldr	r3, [r0, #0]
 8005dca:	4601      	mov	r1, r0
 8005dcc:	f013 0207 	ands.w	r2, r3, #7
 8005dd0:	d00b      	beq.n	8005dea <__lo0bits+0x22>
 8005dd2:	07da      	lsls	r2, r3, #31
 8005dd4:	d423      	bmi.n	8005e1e <__lo0bits+0x56>
 8005dd6:	0798      	lsls	r0, r3, #30
 8005dd8:	bf49      	itett	mi
 8005dda:	085b      	lsrmi	r3, r3, #1
 8005ddc:	089b      	lsrpl	r3, r3, #2
 8005dde:	2001      	movmi	r0, #1
 8005de0:	600b      	strmi	r3, [r1, #0]
 8005de2:	bf5c      	itt	pl
 8005de4:	600b      	strpl	r3, [r1, #0]
 8005de6:	2002      	movpl	r0, #2
 8005de8:	4770      	bx	lr
 8005dea:	b298      	uxth	r0, r3
 8005dec:	b9a8      	cbnz	r0, 8005e1a <__lo0bits+0x52>
 8005dee:	2010      	movs	r0, #16
 8005df0:	0c1b      	lsrs	r3, r3, #16
 8005df2:	f013 0fff 	tst.w	r3, #255	; 0xff
 8005df6:	bf04      	itt	eq
 8005df8:	0a1b      	lsreq	r3, r3, #8
 8005dfa:	3008      	addeq	r0, #8
 8005dfc:	071a      	lsls	r2, r3, #28
 8005dfe:	bf04      	itt	eq
 8005e00:	091b      	lsreq	r3, r3, #4
 8005e02:	3004      	addeq	r0, #4
 8005e04:	079a      	lsls	r2, r3, #30
 8005e06:	bf04      	itt	eq
 8005e08:	089b      	lsreq	r3, r3, #2
 8005e0a:	3002      	addeq	r0, #2
 8005e0c:	07da      	lsls	r2, r3, #31
 8005e0e:	d402      	bmi.n	8005e16 <__lo0bits+0x4e>
 8005e10:	085b      	lsrs	r3, r3, #1
 8005e12:	d006      	beq.n	8005e22 <__lo0bits+0x5a>
 8005e14:	3001      	adds	r0, #1
 8005e16:	600b      	str	r3, [r1, #0]
 8005e18:	4770      	bx	lr
 8005e1a:	4610      	mov	r0, r2
 8005e1c:	e7e9      	b.n	8005df2 <__lo0bits+0x2a>
 8005e1e:	2000      	movs	r0, #0
 8005e20:	4770      	bx	lr
 8005e22:	2020      	movs	r0, #32
 8005e24:	4770      	bx	lr

08005e26 <__i2b>:
 8005e26:	b510      	push	{r4, lr}
 8005e28:	460c      	mov	r4, r1
 8005e2a:	2101      	movs	r1, #1
 8005e2c:	f7ff ff27 	bl	8005c7e <_Balloc>
 8005e30:	2201      	movs	r2, #1
 8005e32:	6144      	str	r4, [r0, #20]
 8005e34:	6102      	str	r2, [r0, #16]
 8005e36:	bd10      	pop	{r4, pc}

08005e38 <__multiply>:
 8005e38:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e3c:	4614      	mov	r4, r2
 8005e3e:	690a      	ldr	r2, [r1, #16]
 8005e40:	6923      	ldr	r3, [r4, #16]
 8005e42:	4689      	mov	r9, r1
 8005e44:	429a      	cmp	r2, r3
 8005e46:	bfbe      	ittt	lt
 8005e48:	460b      	movlt	r3, r1
 8005e4a:	46a1      	movlt	r9, r4
 8005e4c:	461c      	movlt	r4, r3
 8005e4e:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8005e52:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8005e56:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8005e5a:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005e5e:	eb07 060a 	add.w	r6, r7, sl
 8005e62:	429e      	cmp	r6, r3
 8005e64:	bfc8      	it	gt
 8005e66:	3101      	addgt	r1, #1
 8005e68:	f7ff ff09 	bl	8005c7e <_Balloc>
 8005e6c:	f100 0514 	add.w	r5, r0, #20
 8005e70:	462b      	mov	r3, r5
 8005e72:	2200      	movs	r2, #0
 8005e74:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005e78:	4543      	cmp	r3, r8
 8005e7a:	d316      	bcc.n	8005eaa <__multiply+0x72>
 8005e7c:	f104 0214 	add.w	r2, r4, #20
 8005e80:	f109 0114 	add.w	r1, r9, #20
 8005e84:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8005e88:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8005e8c:	9301      	str	r3, [sp, #4]
 8005e8e:	9c01      	ldr	r4, [sp, #4]
 8005e90:	4613      	mov	r3, r2
 8005e92:	4294      	cmp	r4, r2
 8005e94:	d80c      	bhi.n	8005eb0 <__multiply+0x78>
 8005e96:	2e00      	cmp	r6, #0
 8005e98:	dd03      	ble.n	8005ea2 <__multiply+0x6a>
 8005e9a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d054      	beq.n	8005f4c <__multiply+0x114>
 8005ea2:	6106      	str	r6, [r0, #16]
 8005ea4:	b003      	add	sp, #12
 8005ea6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005eaa:	f843 2b04 	str.w	r2, [r3], #4
 8005eae:	e7e3      	b.n	8005e78 <__multiply+0x40>
 8005eb0:	f8b3 a000 	ldrh.w	sl, [r3]
 8005eb4:	3204      	adds	r2, #4
 8005eb6:	f1ba 0f00 	cmp.w	sl, #0
 8005eba:	d020      	beq.n	8005efe <__multiply+0xc6>
 8005ebc:	46ae      	mov	lr, r5
 8005ebe:	4689      	mov	r9, r1
 8005ec0:	f04f 0c00 	mov.w	ip, #0
 8005ec4:	f859 4b04 	ldr.w	r4, [r9], #4
 8005ec8:	f8be b000 	ldrh.w	fp, [lr]
 8005ecc:	b2a3      	uxth	r3, r4
 8005ece:	fb0a b303 	mla	r3, sl, r3, fp
 8005ed2:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 8005ed6:	f8de 4000 	ldr.w	r4, [lr]
 8005eda:	4463      	add	r3, ip
 8005edc:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8005ee0:	fb0a c40b 	mla	r4, sl, fp, ip
 8005ee4:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8005ee8:	b29b      	uxth	r3, r3
 8005eea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8005eee:	454f      	cmp	r7, r9
 8005ef0:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8005ef4:	f84e 3b04 	str.w	r3, [lr], #4
 8005ef8:	d8e4      	bhi.n	8005ec4 <__multiply+0x8c>
 8005efa:	f8ce c000 	str.w	ip, [lr]
 8005efe:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 8005f02:	f1b9 0f00 	cmp.w	r9, #0
 8005f06:	d01f      	beq.n	8005f48 <__multiply+0x110>
 8005f08:	46ae      	mov	lr, r5
 8005f0a:	468c      	mov	ip, r1
 8005f0c:	f04f 0a00 	mov.w	sl, #0
 8005f10:	682b      	ldr	r3, [r5, #0]
 8005f12:	f8bc 4000 	ldrh.w	r4, [ip]
 8005f16:	f8be b002 	ldrh.w	fp, [lr, #2]
 8005f1a:	b29b      	uxth	r3, r3
 8005f1c:	fb09 b404 	mla	r4, r9, r4, fp
 8005f20:	44a2      	add	sl, r4
 8005f22:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8005f26:	f84e 3b04 	str.w	r3, [lr], #4
 8005f2a:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005f2e:	f8be 4000 	ldrh.w	r4, [lr]
 8005f32:	0c1b      	lsrs	r3, r3, #16
 8005f34:	fb09 4303 	mla	r3, r9, r3, r4
 8005f38:	4567      	cmp	r7, ip
 8005f3a:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8005f3e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005f42:	d8e6      	bhi.n	8005f12 <__multiply+0xda>
 8005f44:	f8ce 3000 	str.w	r3, [lr]
 8005f48:	3504      	adds	r5, #4
 8005f4a:	e7a0      	b.n	8005e8e <__multiply+0x56>
 8005f4c:	3e01      	subs	r6, #1
 8005f4e:	e7a2      	b.n	8005e96 <__multiply+0x5e>

08005f50 <__pow5mult>:
 8005f50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f54:	4615      	mov	r5, r2
 8005f56:	f012 0203 	ands.w	r2, r2, #3
 8005f5a:	4606      	mov	r6, r0
 8005f5c:	460f      	mov	r7, r1
 8005f5e:	d007      	beq.n	8005f70 <__pow5mult+0x20>
 8005f60:	4c21      	ldr	r4, [pc, #132]	; (8005fe8 <__pow5mult+0x98>)
 8005f62:	3a01      	subs	r2, #1
 8005f64:	2300      	movs	r3, #0
 8005f66:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005f6a:	f7ff fed3 	bl	8005d14 <__multadd>
 8005f6e:	4607      	mov	r7, r0
 8005f70:	10ad      	asrs	r5, r5, #2
 8005f72:	d035      	beq.n	8005fe0 <__pow5mult+0x90>
 8005f74:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005f76:	b93c      	cbnz	r4, 8005f88 <__pow5mult+0x38>
 8005f78:	2010      	movs	r0, #16
 8005f7a:	f7ff fe57 	bl	8005c2c <malloc>
 8005f7e:	6270      	str	r0, [r6, #36]	; 0x24
 8005f80:	6044      	str	r4, [r0, #4]
 8005f82:	6084      	str	r4, [r0, #8]
 8005f84:	6004      	str	r4, [r0, #0]
 8005f86:	60c4      	str	r4, [r0, #12]
 8005f88:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005f8c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005f90:	b94c      	cbnz	r4, 8005fa6 <__pow5mult+0x56>
 8005f92:	f240 2171 	movw	r1, #625	; 0x271
 8005f96:	4630      	mov	r0, r6
 8005f98:	f7ff ff45 	bl	8005e26 <__i2b>
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	4604      	mov	r4, r0
 8005fa0:	f8c8 0008 	str.w	r0, [r8, #8]
 8005fa4:	6003      	str	r3, [r0, #0]
 8005fa6:	f04f 0800 	mov.w	r8, #0
 8005faa:	07eb      	lsls	r3, r5, #31
 8005fac:	d50a      	bpl.n	8005fc4 <__pow5mult+0x74>
 8005fae:	4639      	mov	r1, r7
 8005fb0:	4622      	mov	r2, r4
 8005fb2:	4630      	mov	r0, r6
 8005fb4:	f7ff ff40 	bl	8005e38 <__multiply>
 8005fb8:	4681      	mov	r9, r0
 8005fba:	4639      	mov	r1, r7
 8005fbc:	4630      	mov	r0, r6
 8005fbe:	f7ff fe92 	bl	8005ce6 <_Bfree>
 8005fc2:	464f      	mov	r7, r9
 8005fc4:	106d      	asrs	r5, r5, #1
 8005fc6:	d00b      	beq.n	8005fe0 <__pow5mult+0x90>
 8005fc8:	6820      	ldr	r0, [r4, #0]
 8005fca:	b938      	cbnz	r0, 8005fdc <__pow5mult+0x8c>
 8005fcc:	4622      	mov	r2, r4
 8005fce:	4621      	mov	r1, r4
 8005fd0:	4630      	mov	r0, r6
 8005fd2:	f7ff ff31 	bl	8005e38 <__multiply>
 8005fd6:	6020      	str	r0, [r4, #0]
 8005fd8:	f8c0 8000 	str.w	r8, [r0]
 8005fdc:	4604      	mov	r4, r0
 8005fde:	e7e4      	b.n	8005faa <__pow5mult+0x5a>
 8005fe0:	4638      	mov	r0, r7
 8005fe2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005fe6:	bf00      	nop
 8005fe8:	08006bc8 	.word	0x08006bc8

08005fec <__lshift>:
 8005fec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ff0:	460c      	mov	r4, r1
 8005ff2:	4607      	mov	r7, r0
 8005ff4:	4616      	mov	r6, r2
 8005ff6:	6923      	ldr	r3, [r4, #16]
 8005ff8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005ffc:	eb0a 0903 	add.w	r9, sl, r3
 8006000:	6849      	ldr	r1, [r1, #4]
 8006002:	68a3      	ldr	r3, [r4, #8]
 8006004:	f109 0501 	add.w	r5, r9, #1
 8006008:	42ab      	cmp	r3, r5
 800600a:	db31      	blt.n	8006070 <__lshift+0x84>
 800600c:	4638      	mov	r0, r7
 800600e:	f7ff fe36 	bl	8005c7e <_Balloc>
 8006012:	2200      	movs	r2, #0
 8006014:	4680      	mov	r8, r0
 8006016:	4611      	mov	r1, r2
 8006018:	f100 0314 	add.w	r3, r0, #20
 800601c:	4552      	cmp	r2, sl
 800601e:	db2a      	blt.n	8006076 <__lshift+0x8a>
 8006020:	6920      	ldr	r0, [r4, #16]
 8006022:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006026:	f104 0114 	add.w	r1, r4, #20
 800602a:	f016 021f 	ands.w	r2, r6, #31
 800602e:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8006032:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8006036:	d022      	beq.n	800607e <__lshift+0x92>
 8006038:	2000      	movs	r0, #0
 800603a:	f1c2 0c20 	rsb	ip, r2, #32
 800603e:	680e      	ldr	r6, [r1, #0]
 8006040:	4096      	lsls	r6, r2
 8006042:	4330      	orrs	r0, r6
 8006044:	f843 0b04 	str.w	r0, [r3], #4
 8006048:	f851 0b04 	ldr.w	r0, [r1], #4
 800604c:	458e      	cmp	lr, r1
 800604e:	fa20 f00c 	lsr.w	r0, r0, ip
 8006052:	d8f4      	bhi.n	800603e <__lshift+0x52>
 8006054:	6018      	str	r0, [r3, #0]
 8006056:	b108      	cbz	r0, 800605c <__lshift+0x70>
 8006058:	f109 0502 	add.w	r5, r9, #2
 800605c:	3d01      	subs	r5, #1
 800605e:	4638      	mov	r0, r7
 8006060:	f8c8 5010 	str.w	r5, [r8, #16]
 8006064:	4621      	mov	r1, r4
 8006066:	f7ff fe3e 	bl	8005ce6 <_Bfree>
 800606a:	4640      	mov	r0, r8
 800606c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006070:	3101      	adds	r1, #1
 8006072:	005b      	lsls	r3, r3, #1
 8006074:	e7c8      	b.n	8006008 <__lshift+0x1c>
 8006076:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800607a:	3201      	adds	r2, #1
 800607c:	e7ce      	b.n	800601c <__lshift+0x30>
 800607e:	3b04      	subs	r3, #4
 8006080:	f851 2b04 	ldr.w	r2, [r1], #4
 8006084:	458e      	cmp	lr, r1
 8006086:	f843 2f04 	str.w	r2, [r3, #4]!
 800608a:	d8f9      	bhi.n	8006080 <__lshift+0x94>
 800608c:	e7e6      	b.n	800605c <__lshift+0x70>

0800608e <__mcmp>:
 800608e:	6903      	ldr	r3, [r0, #16]
 8006090:	690a      	ldr	r2, [r1, #16]
 8006092:	b530      	push	{r4, r5, lr}
 8006094:	1a9b      	subs	r3, r3, r2
 8006096:	d10c      	bne.n	80060b2 <__mcmp+0x24>
 8006098:	0092      	lsls	r2, r2, #2
 800609a:	3014      	adds	r0, #20
 800609c:	3114      	adds	r1, #20
 800609e:	1884      	adds	r4, r0, r2
 80060a0:	4411      	add	r1, r2
 80060a2:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80060a6:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80060aa:	4295      	cmp	r5, r2
 80060ac:	d003      	beq.n	80060b6 <__mcmp+0x28>
 80060ae:	d305      	bcc.n	80060bc <__mcmp+0x2e>
 80060b0:	2301      	movs	r3, #1
 80060b2:	4618      	mov	r0, r3
 80060b4:	bd30      	pop	{r4, r5, pc}
 80060b6:	42a0      	cmp	r0, r4
 80060b8:	d3f3      	bcc.n	80060a2 <__mcmp+0x14>
 80060ba:	e7fa      	b.n	80060b2 <__mcmp+0x24>
 80060bc:	f04f 33ff 	mov.w	r3, #4294967295
 80060c0:	e7f7      	b.n	80060b2 <__mcmp+0x24>

080060c2 <__mdiff>:
 80060c2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80060c6:	460d      	mov	r5, r1
 80060c8:	4607      	mov	r7, r0
 80060ca:	4611      	mov	r1, r2
 80060cc:	4628      	mov	r0, r5
 80060ce:	4614      	mov	r4, r2
 80060d0:	f7ff ffdd 	bl	800608e <__mcmp>
 80060d4:	1e06      	subs	r6, r0, #0
 80060d6:	d108      	bne.n	80060ea <__mdiff+0x28>
 80060d8:	4631      	mov	r1, r6
 80060da:	4638      	mov	r0, r7
 80060dc:	f7ff fdcf 	bl	8005c7e <_Balloc>
 80060e0:	2301      	movs	r3, #1
 80060e2:	6146      	str	r6, [r0, #20]
 80060e4:	6103      	str	r3, [r0, #16]
 80060e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060ea:	bfa4      	itt	ge
 80060ec:	4623      	movge	r3, r4
 80060ee:	462c      	movge	r4, r5
 80060f0:	4638      	mov	r0, r7
 80060f2:	6861      	ldr	r1, [r4, #4]
 80060f4:	bfa6      	itte	ge
 80060f6:	461d      	movge	r5, r3
 80060f8:	2600      	movge	r6, #0
 80060fa:	2601      	movlt	r6, #1
 80060fc:	f7ff fdbf 	bl	8005c7e <_Balloc>
 8006100:	f04f 0c00 	mov.w	ip, #0
 8006104:	60c6      	str	r6, [r0, #12]
 8006106:	692b      	ldr	r3, [r5, #16]
 8006108:	6926      	ldr	r6, [r4, #16]
 800610a:	f104 0214 	add.w	r2, r4, #20
 800610e:	f105 0914 	add.w	r9, r5, #20
 8006112:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8006116:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800611a:	f100 0114 	add.w	r1, r0, #20
 800611e:	f852 ab04 	ldr.w	sl, [r2], #4
 8006122:	f859 5b04 	ldr.w	r5, [r9], #4
 8006126:	fa1f f38a 	uxth.w	r3, sl
 800612a:	4463      	add	r3, ip
 800612c:	b2ac      	uxth	r4, r5
 800612e:	1b1b      	subs	r3, r3, r4
 8006130:	0c2c      	lsrs	r4, r5, #16
 8006132:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8006136:	eb04 4423 	add.w	r4, r4, r3, asr #16
 800613a:	b29b      	uxth	r3, r3
 800613c:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8006140:	45c8      	cmp	r8, r9
 8006142:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8006146:	4696      	mov	lr, r2
 8006148:	f841 4b04 	str.w	r4, [r1], #4
 800614c:	d8e7      	bhi.n	800611e <__mdiff+0x5c>
 800614e:	45be      	cmp	lr, r7
 8006150:	d305      	bcc.n	800615e <__mdiff+0x9c>
 8006152:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8006156:	b18b      	cbz	r3, 800617c <__mdiff+0xba>
 8006158:	6106      	str	r6, [r0, #16]
 800615a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800615e:	f85e 4b04 	ldr.w	r4, [lr], #4
 8006162:	b2a2      	uxth	r2, r4
 8006164:	4462      	add	r2, ip
 8006166:	1413      	asrs	r3, r2, #16
 8006168:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800616c:	b292      	uxth	r2, r2
 800616e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006172:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8006176:	f841 2b04 	str.w	r2, [r1], #4
 800617a:	e7e8      	b.n	800614e <__mdiff+0x8c>
 800617c:	3e01      	subs	r6, #1
 800617e:	e7e8      	b.n	8006152 <__mdiff+0x90>

08006180 <__d2b>:
 8006180:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8006184:	461c      	mov	r4, r3
 8006186:	2101      	movs	r1, #1
 8006188:	4690      	mov	r8, r2
 800618a:	9e08      	ldr	r6, [sp, #32]
 800618c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800618e:	f7ff fd76 	bl	8005c7e <_Balloc>
 8006192:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8006196:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800619a:	4607      	mov	r7, r0
 800619c:	bb34      	cbnz	r4, 80061ec <__d2b+0x6c>
 800619e:	9201      	str	r2, [sp, #4]
 80061a0:	f1b8 0f00 	cmp.w	r8, #0
 80061a4:	d027      	beq.n	80061f6 <__d2b+0x76>
 80061a6:	a802      	add	r0, sp, #8
 80061a8:	f840 8d08 	str.w	r8, [r0, #-8]!
 80061ac:	f7ff fe0c 	bl	8005dc8 <__lo0bits>
 80061b0:	9900      	ldr	r1, [sp, #0]
 80061b2:	b1f0      	cbz	r0, 80061f2 <__d2b+0x72>
 80061b4:	9a01      	ldr	r2, [sp, #4]
 80061b6:	f1c0 0320 	rsb	r3, r0, #32
 80061ba:	fa02 f303 	lsl.w	r3, r2, r3
 80061be:	430b      	orrs	r3, r1
 80061c0:	40c2      	lsrs	r2, r0
 80061c2:	617b      	str	r3, [r7, #20]
 80061c4:	9201      	str	r2, [sp, #4]
 80061c6:	9b01      	ldr	r3, [sp, #4]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	bf14      	ite	ne
 80061cc:	2102      	movne	r1, #2
 80061ce:	2101      	moveq	r1, #1
 80061d0:	61bb      	str	r3, [r7, #24]
 80061d2:	6139      	str	r1, [r7, #16]
 80061d4:	b1c4      	cbz	r4, 8006208 <__d2b+0x88>
 80061d6:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80061da:	4404      	add	r4, r0
 80061dc:	6034      	str	r4, [r6, #0]
 80061de:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80061e2:	6028      	str	r0, [r5, #0]
 80061e4:	4638      	mov	r0, r7
 80061e6:	b002      	add	sp, #8
 80061e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80061ec:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80061f0:	e7d5      	b.n	800619e <__d2b+0x1e>
 80061f2:	6179      	str	r1, [r7, #20]
 80061f4:	e7e7      	b.n	80061c6 <__d2b+0x46>
 80061f6:	a801      	add	r0, sp, #4
 80061f8:	f7ff fde6 	bl	8005dc8 <__lo0bits>
 80061fc:	2101      	movs	r1, #1
 80061fe:	9b01      	ldr	r3, [sp, #4]
 8006200:	6139      	str	r1, [r7, #16]
 8006202:	617b      	str	r3, [r7, #20]
 8006204:	3020      	adds	r0, #32
 8006206:	e7e5      	b.n	80061d4 <__d2b+0x54>
 8006208:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800620c:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8006210:	6030      	str	r0, [r6, #0]
 8006212:	6918      	ldr	r0, [r3, #16]
 8006214:	f7ff fdb9 	bl	8005d8a <__hi0bits>
 8006218:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800621c:	e7e1      	b.n	80061e2 <__d2b+0x62>

0800621e <_calloc_r>:
 800621e:	b538      	push	{r3, r4, r5, lr}
 8006220:	fb02 f401 	mul.w	r4, r2, r1
 8006224:	4621      	mov	r1, r4
 8006226:	f000 f855 	bl	80062d4 <_malloc_r>
 800622a:	4605      	mov	r5, r0
 800622c:	b118      	cbz	r0, 8006236 <_calloc_r+0x18>
 800622e:	4622      	mov	r2, r4
 8006230:	2100      	movs	r1, #0
 8006232:	f7ff fd1c 	bl	8005c6e <memset>
 8006236:	4628      	mov	r0, r5
 8006238:	bd38      	pop	{r3, r4, r5, pc}
	...

0800623c <_free_r>:
 800623c:	b538      	push	{r3, r4, r5, lr}
 800623e:	4605      	mov	r5, r0
 8006240:	2900      	cmp	r1, #0
 8006242:	d043      	beq.n	80062cc <_free_r+0x90>
 8006244:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006248:	1f0c      	subs	r4, r1, #4
 800624a:	2b00      	cmp	r3, #0
 800624c:	bfb8      	it	lt
 800624e:	18e4      	addlt	r4, r4, r3
 8006250:	f000 fb58 	bl	8006904 <__malloc_lock>
 8006254:	4a1e      	ldr	r2, [pc, #120]	; (80062d0 <_free_r+0x94>)
 8006256:	6813      	ldr	r3, [r2, #0]
 8006258:	4610      	mov	r0, r2
 800625a:	b933      	cbnz	r3, 800626a <_free_r+0x2e>
 800625c:	6063      	str	r3, [r4, #4]
 800625e:	6014      	str	r4, [r2, #0]
 8006260:	4628      	mov	r0, r5
 8006262:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006266:	f000 bb4e 	b.w	8006906 <__malloc_unlock>
 800626a:	42a3      	cmp	r3, r4
 800626c:	d90b      	bls.n	8006286 <_free_r+0x4a>
 800626e:	6821      	ldr	r1, [r4, #0]
 8006270:	1862      	adds	r2, r4, r1
 8006272:	4293      	cmp	r3, r2
 8006274:	bf01      	itttt	eq
 8006276:	681a      	ldreq	r2, [r3, #0]
 8006278:	685b      	ldreq	r3, [r3, #4]
 800627a:	1852      	addeq	r2, r2, r1
 800627c:	6022      	streq	r2, [r4, #0]
 800627e:	6063      	str	r3, [r4, #4]
 8006280:	6004      	str	r4, [r0, #0]
 8006282:	e7ed      	b.n	8006260 <_free_r+0x24>
 8006284:	4613      	mov	r3, r2
 8006286:	685a      	ldr	r2, [r3, #4]
 8006288:	b10a      	cbz	r2, 800628e <_free_r+0x52>
 800628a:	42a2      	cmp	r2, r4
 800628c:	d9fa      	bls.n	8006284 <_free_r+0x48>
 800628e:	6819      	ldr	r1, [r3, #0]
 8006290:	1858      	adds	r0, r3, r1
 8006292:	42a0      	cmp	r0, r4
 8006294:	d10b      	bne.n	80062ae <_free_r+0x72>
 8006296:	6820      	ldr	r0, [r4, #0]
 8006298:	4401      	add	r1, r0
 800629a:	1858      	adds	r0, r3, r1
 800629c:	4282      	cmp	r2, r0
 800629e:	6019      	str	r1, [r3, #0]
 80062a0:	d1de      	bne.n	8006260 <_free_r+0x24>
 80062a2:	6810      	ldr	r0, [r2, #0]
 80062a4:	6852      	ldr	r2, [r2, #4]
 80062a6:	4401      	add	r1, r0
 80062a8:	6019      	str	r1, [r3, #0]
 80062aa:	605a      	str	r2, [r3, #4]
 80062ac:	e7d8      	b.n	8006260 <_free_r+0x24>
 80062ae:	d902      	bls.n	80062b6 <_free_r+0x7a>
 80062b0:	230c      	movs	r3, #12
 80062b2:	602b      	str	r3, [r5, #0]
 80062b4:	e7d4      	b.n	8006260 <_free_r+0x24>
 80062b6:	6820      	ldr	r0, [r4, #0]
 80062b8:	1821      	adds	r1, r4, r0
 80062ba:	428a      	cmp	r2, r1
 80062bc:	bf01      	itttt	eq
 80062be:	6811      	ldreq	r1, [r2, #0]
 80062c0:	6852      	ldreq	r2, [r2, #4]
 80062c2:	1809      	addeq	r1, r1, r0
 80062c4:	6021      	streq	r1, [r4, #0]
 80062c6:	6062      	str	r2, [r4, #4]
 80062c8:	605c      	str	r4, [r3, #4]
 80062ca:	e7c9      	b.n	8006260 <_free_r+0x24>
 80062cc:	bd38      	pop	{r3, r4, r5, pc}
 80062ce:	bf00      	nop
 80062d0:	2000028c 	.word	0x2000028c

080062d4 <_malloc_r>:
 80062d4:	b570      	push	{r4, r5, r6, lr}
 80062d6:	1ccd      	adds	r5, r1, #3
 80062d8:	f025 0503 	bic.w	r5, r5, #3
 80062dc:	3508      	adds	r5, #8
 80062de:	2d0c      	cmp	r5, #12
 80062e0:	bf38      	it	cc
 80062e2:	250c      	movcc	r5, #12
 80062e4:	2d00      	cmp	r5, #0
 80062e6:	4606      	mov	r6, r0
 80062e8:	db01      	blt.n	80062ee <_malloc_r+0x1a>
 80062ea:	42a9      	cmp	r1, r5
 80062ec:	d903      	bls.n	80062f6 <_malloc_r+0x22>
 80062ee:	230c      	movs	r3, #12
 80062f0:	6033      	str	r3, [r6, #0]
 80062f2:	2000      	movs	r0, #0
 80062f4:	bd70      	pop	{r4, r5, r6, pc}
 80062f6:	f000 fb05 	bl	8006904 <__malloc_lock>
 80062fa:	4a23      	ldr	r2, [pc, #140]	; (8006388 <_malloc_r+0xb4>)
 80062fc:	6814      	ldr	r4, [r2, #0]
 80062fe:	4621      	mov	r1, r4
 8006300:	b991      	cbnz	r1, 8006328 <_malloc_r+0x54>
 8006302:	4c22      	ldr	r4, [pc, #136]	; (800638c <_malloc_r+0xb8>)
 8006304:	6823      	ldr	r3, [r4, #0]
 8006306:	b91b      	cbnz	r3, 8006310 <_malloc_r+0x3c>
 8006308:	4630      	mov	r0, r6
 800630a:	f000 f97f 	bl	800660c <_sbrk_r>
 800630e:	6020      	str	r0, [r4, #0]
 8006310:	4629      	mov	r1, r5
 8006312:	4630      	mov	r0, r6
 8006314:	f000 f97a 	bl	800660c <_sbrk_r>
 8006318:	1c43      	adds	r3, r0, #1
 800631a:	d126      	bne.n	800636a <_malloc_r+0x96>
 800631c:	230c      	movs	r3, #12
 800631e:	4630      	mov	r0, r6
 8006320:	6033      	str	r3, [r6, #0]
 8006322:	f000 faf0 	bl	8006906 <__malloc_unlock>
 8006326:	e7e4      	b.n	80062f2 <_malloc_r+0x1e>
 8006328:	680b      	ldr	r3, [r1, #0]
 800632a:	1b5b      	subs	r3, r3, r5
 800632c:	d41a      	bmi.n	8006364 <_malloc_r+0x90>
 800632e:	2b0b      	cmp	r3, #11
 8006330:	d90f      	bls.n	8006352 <_malloc_r+0x7e>
 8006332:	600b      	str	r3, [r1, #0]
 8006334:	18cc      	adds	r4, r1, r3
 8006336:	50cd      	str	r5, [r1, r3]
 8006338:	4630      	mov	r0, r6
 800633a:	f000 fae4 	bl	8006906 <__malloc_unlock>
 800633e:	f104 000b 	add.w	r0, r4, #11
 8006342:	1d23      	adds	r3, r4, #4
 8006344:	f020 0007 	bic.w	r0, r0, #7
 8006348:	1ac3      	subs	r3, r0, r3
 800634a:	d01b      	beq.n	8006384 <_malloc_r+0xb0>
 800634c:	425a      	negs	r2, r3
 800634e:	50e2      	str	r2, [r4, r3]
 8006350:	bd70      	pop	{r4, r5, r6, pc}
 8006352:	428c      	cmp	r4, r1
 8006354:	bf0b      	itete	eq
 8006356:	6863      	ldreq	r3, [r4, #4]
 8006358:	684b      	ldrne	r3, [r1, #4]
 800635a:	6013      	streq	r3, [r2, #0]
 800635c:	6063      	strne	r3, [r4, #4]
 800635e:	bf18      	it	ne
 8006360:	460c      	movne	r4, r1
 8006362:	e7e9      	b.n	8006338 <_malloc_r+0x64>
 8006364:	460c      	mov	r4, r1
 8006366:	6849      	ldr	r1, [r1, #4]
 8006368:	e7ca      	b.n	8006300 <_malloc_r+0x2c>
 800636a:	1cc4      	adds	r4, r0, #3
 800636c:	f024 0403 	bic.w	r4, r4, #3
 8006370:	42a0      	cmp	r0, r4
 8006372:	d005      	beq.n	8006380 <_malloc_r+0xac>
 8006374:	1a21      	subs	r1, r4, r0
 8006376:	4630      	mov	r0, r6
 8006378:	f000 f948 	bl	800660c <_sbrk_r>
 800637c:	3001      	adds	r0, #1
 800637e:	d0cd      	beq.n	800631c <_malloc_r+0x48>
 8006380:	6025      	str	r5, [r4, #0]
 8006382:	e7d9      	b.n	8006338 <_malloc_r+0x64>
 8006384:	bd70      	pop	{r4, r5, r6, pc}
 8006386:	bf00      	nop
 8006388:	2000028c 	.word	0x2000028c
 800638c:	20000290 	.word	0x20000290

08006390 <__sfputc_r>:
 8006390:	6893      	ldr	r3, [r2, #8]
 8006392:	b410      	push	{r4}
 8006394:	3b01      	subs	r3, #1
 8006396:	2b00      	cmp	r3, #0
 8006398:	6093      	str	r3, [r2, #8]
 800639a:	da08      	bge.n	80063ae <__sfputc_r+0x1e>
 800639c:	6994      	ldr	r4, [r2, #24]
 800639e:	42a3      	cmp	r3, r4
 80063a0:	db02      	blt.n	80063a8 <__sfputc_r+0x18>
 80063a2:	b2cb      	uxtb	r3, r1
 80063a4:	2b0a      	cmp	r3, #10
 80063a6:	d102      	bne.n	80063ae <__sfputc_r+0x1e>
 80063a8:	bc10      	pop	{r4}
 80063aa:	f000 b983 	b.w	80066b4 <__swbuf_r>
 80063ae:	6813      	ldr	r3, [r2, #0]
 80063b0:	1c58      	adds	r0, r3, #1
 80063b2:	6010      	str	r0, [r2, #0]
 80063b4:	7019      	strb	r1, [r3, #0]
 80063b6:	b2c8      	uxtb	r0, r1
 80063b8:	bc10      	pop	{r4}
 80063ba:	4770      	bx	lr

080063bc <__sfputs_r>:
 80063bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063be:	4606      	mov	r6, r0
 80063c0:	460f      	mov	r7, r1
 80063c2:	4614      	mov	r4, r2
 80063c4:	18d5      	adds	r5, r2, r3
 80063c6:	42ac      	cmp	r4, r5
 80063c8:	d101      	bne.n	80063ce <__sfputs_r+0x12>
 80063ca:	2000      	movs	r0, #0
 80063cc:	e007      	b.n	80063de <__sfputs_r+0x22>
 80063ce:	463a      	mov	r2, r7
 80063d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80063d4:	4630      	mov	r0, r6
 80063d6:	f7ff ffdb 	bl	8006390 <__sfputc_r>
 80063da:	1c43      	adds	r3, r0, #1
 80063dc:	d1f3      	bne.n	80063c6 <__sfputs_r+0xa>
 80063de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080063e0 <_vfiprintf_r>:
 80063e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063e4:	b09d      	sub	sp, #116	; 0x74
 80063e6:	460c      	mov	r4, r1
 80063e8:	4617      	mov	r7, r2
 80063ea:	9303      	str	r3, [sp, #12]
 80063ec:	4606      	mov	r6, r0
 80063ee:	b118      	cbz	r0, 80063f8 <_vfiprintf_r+0x18>
 80063f0:	6983      	ldr	r3, [r0, #24]
 80063f2:	b90b      	cbnz	r3, 80063f8 <_vfiprintf_r+0x18>
 80063f4:	f7ff fb1e 	bl	8005a34 <__sinit>
 80063f8:	4b7c      	ldr	r3, [pc, #496]	; (80065ec <_vfiprintf_r+0x20c>)
 80063fa:	429c      	cmp	r4, r3
 80063fc:	d157      	bne.n	80064ae <_vfiprintf_r+0xce>
 80063fe:	6874      	ldr	r4, [r6, #4]
 8006400:	89a3      	ldrh	r3, [r4, #12]
 8006402:	0718      	lsls	r0, r3, #28
 8006404:	d55d      	bpl.n	80064c2 <_vfiprintf_r+0xe2>
 8006406:	6923      	ldr	r3, [r4, #16]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d05a      	beq.n	80064c2 <_vfiprintf_r+0xe2>
 800640c:	2300      	movs	r3, #0
 800640e:	9309      	str	r3, [sp, #36]	; 0x24
 8006410:	2320      	movs	r3, #32
 8006412:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006416:	2330      	movs	r3, #48	; 0x30
 8006418:	f04f 0b01 	mov.w	fp, #1
 800641c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006420:	46b8      	mov	r8, r7
 8006422:	4645      	mov	r5, r8
 8006424:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006428:	2b00      	cmp	r3, #0
 800642a:	d155      	bne.n	80064d8 <_vfiprintf_r+0xf8>
 800642c:	ebb8 0a07 	subs.w	sl, r8, r7
 8006430:	d00b      	beq.n	800644a <_vfiprintf_r+0x6a>
 8006432:	4653      	mov	r3, sl
 8006434:	463a      	mov	r2, r7
 8006436:	4621      	mov	r1, r4
 8006438:	4630      	mov	r0, r6
 800643a:	f7ff ffbf 	bl	80063bc <__sfputs_r>
 800643e:	3001      	adds	r0, #1
 8006440:	f000 80c4 	beq.w	80065cc <_vfiprintf_r+0x1ec>
 8006444:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006446:	4453      	add	r3, sl
 8006448:	9309      	str	r3, [sp, #36]	; 0x24
 800644a:	f898 3000 	ldrb.w	r3, [r8]
 800644e:	2b00      	cmp	r3, #0
 8006450:	f000 80bc 	beq.w	80065cc <_vfiprintf_r+0x1ec>
 8006454:	2300      	movs	r3, #0
 8006456:	f04f 32ff 	mov.w	r2, #4294967295
 800645a:	9304      	str	r3, [sp, #16]
 800645c:	9307      	str	r3, [sp, #28]
 800645e:	9205      	str	r2, [sp, #20]
 8006460:	9306      	str	r3, [sp, #24]
 8006462:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006466:	931a      	str	r3, [sp, #104]	; 0x68
 8006468:	2205      	movs	r2, #5
 800646a:	7829      	ldrb	r1, [r5, #0]
 800646c:	4860      	ldr	r0, [pc, #384]	; (80065f0 <_vfiprintf_r+0x210>)
 800646e:	f7ff fbe5 	bl	8005c3c <memchr>
 8006472:	f105 0801 	add.w	r8, r5, #1
 8006476:	9b04      	ldr	r3, [sp, #16]
 8006478:	2800      	cmp	r0, #0
 800647a:	d131      	bne.n	80064e0 <_vfiprintf_r+0x100>
 800647c:	06d9      	lsls	r1, r3, #27
 800647e:	bf44      	itt	mi
 8006480:	2220      	movmi	r2, #32
 8006482:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006486:	071a      	lsls	r2, r3, #28
 8006488:	bf44      	itt	mi
 800648a:	222b      	movmi	r2, #43	; 0x2b
 800648c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006490:	782a      	ldrb	r2, [r5, #0]
 8006492:	2a2a      	cmp	r2, #42	; 0x2a
 8006494:	d02c      	beq.n	80064f0 <_vfiprintf_r+0x110>
 8006496:	2100      	movs	r1, #0
 8006498:	200a      	movs	r0, #10
 800649a:	9a07      	ldr	r2, [sp, #28]
 800649c:	46a8      	mov	r8, r5
 800649e:	f898 3000 	ldrb.w	r3, [r8]
 80064a2:	3501      	adds	r5, #1
 80064a4:	3b30      	subs	r3, #48	; 0x30
 80064a6:	2b09      	cmp	r3, #9
 80064a8:	d96d      	bls.n	8006586 <_vfiprintf_r+0x1a6>
 80064aa:	b371      	cbz	r1, 800650a <_vfiprintf_r+0x12a>
 80064ac:	e026      	b.n	80064fc <_vfiprintf_r+0x11c>
 80064ae:	4b51      	ldr	r3, [pc, #324]	; (80065f4 <_vfiprintf_r+0x214>)
 80064b0:	429c      	cmp	r4, r3
 80064b2:	d101      	bne.n	80064b8 <_vfiprintf_r+0xd8>
 80064b4:	68b4      	ldr	r4, [r6, #8]
 80064b6:	e7a3      	b.n	8006400 <_vfiprintf_r+0x20>
 80064b8:	4b4f      	ldr	r3, [pc, #316]	; (80065f8 <_vfiprintf_r+0x218>)
 80064ba:	429c      	cmp	r4, r3
 80064bc:	bf08      	it	eq
 80064be:	68f4      	ldreq	r4, [r6, #12]
 80064c0:	e79e      	b.n	8006400 <_vfiprintf_r+0x20>
 80064c2:	4621      	mov	r1, r4
 80064c4:	4630      	mov	r0, r6
 80064c6:	f000 f959 	bl	800677c <__swsetup_r>
 80064ca:	2800      	cmp	r0, #0
 80064cc:	d09e      	beq.n	800640c <_vfiprintf_r+0x2c>
 80064ce:	f04f 30ff 	mov.w	r0, #4294967295
 80064d2:	b01d      	add	sp, #116	; 0x74
 80064d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064d8:	2b25      	cmp	r3, #37	; 0x25
 80064da:	d0a7      	beq.n	800642c <_vfiprintf_r+0x4c>
 80064dc:	46a8      	mov	r8, r5
 80064de:	e7a0      	b.n	8006422 <_vfiprintf_r+0x42>
 80064e0:	4a43      	ldr	r2, [pc, #268]	; (80065f0 <_vfiprintf_r+0x210>)
 80064e2:	4645      	mov	r5, r8
 80064e4:	1a80      	subs	r0, r0, r2
 80064e6:	fa0b f000 	lsl.w	r0, fp, r0
 80064ea:	4318      	orrs	r0, r3
 80064ec:	9004      	str	r0, [sp, #16]
 80064ee:	e7bb      	b.n	8006468 <_vfiprintf_r+0x88>
 80064f0:	9a03      	ldr	r2, [sp, #12]
 80064f2:	1d11      	adds	r1, r2, #4
 80064f4:	6812      	ldr	r2, [r2, #0]
 80064f6:	9103      	str	r1, [sp, #12]
 80064f8:	2a00      	cmp	r2, #0
 80064fa:	db01      	blt.n	8006500 <_vfiprintf_r+0x120>
 80064fc:	9207      	str	r2, [sp, #28]
 80064fe:	e004      	b.n	800650a <_vfiprintf_r+0x12a>
 8006500:	4252      	negs	r2, r2
 8006502:	f043 0302 	orr.w	r3, r3, #2
 8006506:	9207      	str	r2, [sp, #28]
 8006508:	9304      	str	r3, [sp, #16]
 800650a:	f898 3000 	ldrb.w	r3, [r8]
 800650e:	2b2e      	cmp	r3, #46	; 0x2e
 8006510:	d110      	bne.n	8006534 <_vfiprintf_r+0x154>
 8006512:	f898 3001 	ldrb.w	r3, [r8, #1]
 8006516:	f108 0101 	add.w	r1, r8, #1
 800651a:	2b2a      	cmp	r3, #42	; 0x2a
 800651c:	d137      	bne.n	800658e <_vfiprintf_r+0x1ae>
 800651e:	9b03      	ldr	r3, [sp, #12]
 8006520:	f108 0802 	add.w	r8, r8, #2
 8006524:	1d1a      	adds	r2, r3, #4
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	9203      	str	r2, [sp, #12]
 800652a:	2b00      	cmp	r3, #0
 800652c:	bfb8      	it	lt
 800652e:	f04f 33ff 	movlt.w	r3, #4294967295
 8006532:	9305      	str	r3, [sp, #20]
 8006534:	4d31      	ldr	r5, [pc, #196]	; (80065fc <_vfiprintf_r+0x21c>)
 8006536:	2203      	movs	r2, #3
 8006538:	f898 1000 	ldrb.w	r1, [r8]
 800653c:	4628      	mov	r0, r5
 800653e:	f7ff fb7d 	bl	8005c3c <memchr>
 8006542:	b140      	cbz	r0, 8006556 <_vfiprintf_r+0x176>
 8006544:	2340      	movs	r3, #64	; 0x40
 8006546:	1b40      	subs	r0, r0, r5
 8006548:	fa03 f000 	lsl.w	r0, r3, r0
 800654c:	9b04      	ldr	r3, [sp, #16]
 800654e:	f108 0801 	add.w	r8, r8, #1
 8006552:	4303      	orrs	r3, r0
 8006554:	9304      	str	r3, [sp, #16]
 8006556:	f898 1000 	ldrb.w	r1, [r8]
 800655a:	2206      	movs	r2, #6
 800655c:	4828      	ldr	r0, [pc, #160]	; (8006600 <_vfiprintf_r+0x220>)
 800655e:	f108 0701 	add.w	r7, r8, #1
 8006562:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006566:	f7ff fb69 	bl	8005c3c <memchr>
 800656a:	2800      	cmp	r0, #0
 800656c:	d034      	beq.n	80065d8 <_vfiprintf_r+0x1f8>
 800656e:	4b25      	ldr	r3, [pc, #148]	; (8006604 <_vfiprintf_r+0x224>)
 8006570:	bb03      	cbnz	r3, 80065b4 <_vfiprintf_r+0x1d4>
 8006572:	9b03      	ldr	r3, [sp, #12]
 8006574:	3307      	adds	r3, #7
 8006576:	f023 0307 	bic.w	r3, r3, #7
 800657a:	3308      	adds	r3, #8
 800657c:	9303      	str	r3, [sp, #12]
 800657e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006580:	444b      	add	r3, r9
 8006582:	9309      	str	r3, [sp, #36]	; 0x24
 8006584:	e74c      	b.n	8006420 <_vfiprintf_r+0x40>
 8006586:	fb00 3202 	mla	r2, r0, r2, r3
 800658a:	2101      	movs	r1, #1
 800658c:	e786      	b.n	800649c <_vfiprintf_r+0xbc>
 800658e:	2300      	movs	r3, #0
 8006590:	250a      	movs	r5, #10
 8006592:	4618      	mov	r0, r3
 8006594:	9305      	str	r3, [sp, #20]
 8006596:	4688      	mov	r8, r1
 8006598:	f898 2000 	ldrb.w	r2, [r8]
 800659c:	3101      	adds	r1, #1
 800659e:	3a30      	subs	r2, #48	; 0x30
 80065a0:	2a09      	cmp	r2, #9
 80065a2:	d903      	bls.n	80065ac <_vfiprintf_r+0x1cc>
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d0c5      	beq.n	8006534 <_vfiprintf_r+0x154>
 80065a8:	9005      	str	r0, [sp, #20]
 80065aa:	e7c3      	b.n	8006534 <_vfiprintf_r+0x154>
 80065ac:	fb05 2000 	mla	r0, r5, r0, r2
 80065b0:	2301      	movs	r3, #1
 80065b2:	e7f0      	b.n	8006596 <_vfiprintf_r+0x1b6>
 80065b4:	ab03      	add	r3, sp, #12
 80065b6:	9300      	str	r3, [sp, #0]
 80065b8:	4622      	mov	r2, r4
 80065ba:	4b13      	ldr	r3, [pc, #76]	; (8006608 <_vfiprintf_r+0x228>)
 80065bc:	a904      	add	r1, sp, #16
 80065be:	4630      	mov	r0, r6
 80065c0:	f7fd fe48 	bl	8004254 <_printf_float>
 80065c4:	f1b0 3fff 	cmp.w	r0, #4294967295
 80065c8:	4681      	mov	r9, r0
 80065ca:	d1d8      	bne.n	800657e <_vfiprintf_r+0x19e>
 80065cc:	89a3      	ldrh	r3, [r4, #12]
 80065ce:	065b      	lsls	r3, r3, #25
 80065d0:	f53f af7d 	bmi.w	80064ce <_vfiprintf_r+0xee>
 80065d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80065d6:	e77c      	b.n	80064d2 <_vfiprintf_r+0xf2>
 80065d8:	ab03      	add	r3, sp, #12
 80065da:	9300      	str	r3, [sp, #0]
 80065dc:	4622      	mov	r2, r4
 80065de:	4b0a      	ldr	r3, [pc, #40]	; (8006608 <_vfiprintf_r+0x228>)
 80065e0:	a904      	add	r1, sp, #16
 80065e2:	4630      	mov	r0, r6
 80065e4:	f7fe f8e6 	bl	80047b4 <_printf_i>
 80065e8:	e7ec      	b.n	80065c4 <_vfiprintf_r+0x1e4>
 80065ea:	bf00      	nop
 80065ec:	08006a94 	.word	0x08006a94
 80065f0:	08006bd4 	.word	0x08006bd4
 80065f4:	08006ab4 	.word	0x08006ab4
 80065f8:	08006a74 	.word	0x08006a74
 80065fc:	08006bda 	.word	0x08006bda
 8006600:	08006bde 	.word	0x08006bde
 8006604:	08004255 	.word	0x08004255
 8006608:	080063bd 	.word	0x080063bd

0800660c <_sbrk_r>:
 800660c:	b538      	push	{r3, r4, r5, lr}
 800660e:	2300      	movs	r3, #0
 8006610:	4c05      	ldr	r4, [pc, #20]	; (8006628 <_sbrk_r+0x1c>)
 8006612:	4605      	mov	r5, r0
 8006614:	4608      	mov	r0, r1
 8006616:	6023      	str	r3, [r4, #0]
 8006618:	f7fd fb06 	bl	8003c28 <_sbrk>
 800661c:	1c43      	adds	r3, r0, #1
 800661e:	d102      	bne.n	8006626 <_sbrk_r+0x1a>
 8006620:	6823      	ldr	r3, [r4, #0]
 8006622:	b103      	cbz	r3, 8006626 <_sbrk_r+0x1a>
 8006624:	602b      	str	r3, [r5, #0]
 8006626:	bd38      	pop	{r3, r4, r5, pc}
 8006628:	20000454 	.word	0x20000454

0800662c <__sread>:
 800662c:	b510      	push	{r4, lr}
 800662e:	460c      	mov	r4, r1
 8006630:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006634:	f000 f968 	bl	8006908 <_read_r>
 8006638:	2800      	cmp	r0, #0
 800663a:	bfab      	itete	ge
 800663c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800663e:	89a3      	ldrhlt	r3, [r4, #12]
 8006640:	181b      	addge	r3, r3, r0
 8006642:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006646:	bfac      	ite	ge
 8006648:	6563      	strge	r3, [r4, #84]	; 0x54
 800664a:	81a3      	strhlt	r3, [r4, #12]
 800664c:	bd10      	pop	{r4, pc}

0800664e <__swrite>:
 800664e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006652:	461f      	mov	r7, r3
 8006654:	898b      	ldrh	r3, [r1, #12]
 8006656:	4605      	mov	r5, r0
 8006658:	05db      	lsls	r3, r3, #23
 800665a:	460c      	mov	r4, r1
 800665c:	4616      	mov	r6, r2
 800665e:	d505      	bpl.n	800666c <__swrite+0x1e>
 8006660:	2302      	movs	r3, #2
 8006662:	2200      	movs	r2, #0
 8006664:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006668:	f000 f928 	bl	80068bc <_lseek_r>
 800666c:	89a3      	ldrh	r3, [r4, #12]
 800666e:	4632      	mov	r2, r6
 8006670:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006674:	81a3      	strh	r3, [r4, #12]
 8006676:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800667a:	463b      	mov	r3, r7
 800667c:	4628      	mov	r0, r5
 800667e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006682:	f000 b869 	b.w	8006758 <_write_r>

08006686 <__sseek>:
 8006686:	b510      	push	{r4, lr}
 8006688:	460c      	mov	r4, r1
 800668a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800668e:	f000 f915 	bl	80068bc <_lseek_r>
 8006692:	1c43      	adds	r3, r0, #1
 8006694:	89a3      	ldrh	r3, [r4, #12]
 8006696:	bf15      	itete	ne
 8006698:	6560      	strne	r0, [r4, #84]	; 0x54
 800669a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800669e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80066a2:	81a3      	strheq	r3, [r4, #12]
 80066a4:	bf18      	it	ne
 80066a6:	81a3      	strhne	r3, [r4, #12]
 80066a8:	bd10      	pop	{r4, pc}

080066aa <__sclose>:
 80066aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066ae:	f000 b8d3 	b.w	8006858 <_close_r>
	...

080066b4 <__swbuf_r>:
 80066b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066b6:	460e      	mov	r6, r1
 80066b8:	4614      	mov	r4, r2
 80066ba:	4605      	mov	r5, r0
 80066bc:	b118      	cbz	r0, 80066c6 <__swbuf_r+0x12>
 80066be:	6983      	ldr	r3, [r0, #24]
 80066c0:	b90b      	cbnz	r3, 80066c6 <__swbuf_r+0x12>
 80066c2:	f7ff f9b7 	bl	8005a34 <__sinit>
 80066c6:	4b21      	ldr	r3, [pc, #132]	; (800674c <__swbuf_r+0x98>)
 80066c8:	429c      	cmp	r4, r3
 80066ca:	d12a      	bne.n	8006722 <__swbuf_r+0x6e>
 80066cc:	686c      	ldr	r4, [r5, #4]
 80066ce:	69a3      	ldr	r3, [r4, #24]
 80066d0:	60a3      	str	r3, [r4, #8]
 80066d2:	89a3      	ldrh	r3, [r4, #12]
 80066d4:	071a      	lsls	r2, r3, #28
 80066d6:	d52e      	bpl.n	8006736 <__swbuf_r+0x82>
 80066d8:	6923      	ldr	r3, [r4, #16]
 80066da:	b363      	cbz	r3, 8006736 <__swbuf_r+0x82>
 80066dc:	6923      	ldr	r3, [r4, #16]
 80066de:	6820      	ldr	r0, [r4, #0]
 80066e0:	b2f6      	uxtb	r6, r6
 80066e2:	1ac0      	subs	r0, r0, r3
 80066e4:	6963      	ldr	r3, [r4, #20]
 80066e6:	4637      	mov	r7, r6
 80066e8:	4298      	cmp	r0, r3
 80066ea:	db04      	blt.n	80066f6 <__swbuf_r+0x42>
 80066ec:	4621      	mov	r1, r4
 80066ee:	4628      	mov	r0, r5
 80066f0:	f7ff f936 	bl	8005960 <_fflush_r>
 80066f4:	bb28      	cbnz	r0, 8006742 <__swbuf_r+0x8e>
 80066f6:	68a3      	ldr	r3, [r4, #8]
 80066f8:	3001      	adds	r0, #1
 80066fa:	3b01      	subs	r3, #1
 80066fc:	60a3      	str	r3, [r4, #8]
 80066fe:	6823      	ldr	r3, [r4, #0]
 8006700:	1c5a      	adds	r2, r3, #1
 8006702:	6022      	str	r2, [r4, #0]
 8006704:	701e      	strb	r6, [r3, #0]
 8006706:	6963      	ldr	r3, [r4, #20]
 8006708:	4298      	cmp	r0, r3
 800670a:	d004      	beq.n	8006716 <__swbuf_r+0x62>
 800670c:	89a3      	ldrh	r3, [r4, #12]
 800670e:	07db      	lsls	r3, r3, #31
 8006710:	d519      	bpl.n	8006746 <__swbuf_r+0x92>
 8006712:	2e0a      	cmp	r6, #10
 8006714:	d117      	bne.n	8006746 <__swbuf_r+0x92>
 8006716:	4621      	mov	r1, r4
 8006718:	4628      	mov	r0, r5
 800671a:	f7ff f921 	bl	8005960 <_fflush_r>
 800671e:	b190      	cbz	r0, 8006746 <__swbuf_r+0x92>
 8006720:	e00f      	b.n	8006742 <__swbuf_r+0x8e>
 8006722:	4b0b      	ldr	r3, [pc, #44]	; (8006750 <__swbuf_r+0x9c>)
 8006724:	429c      	cmp	r4, r3
 8006726:	d101      	bne.n	800672c <__swbuf_r+0x78>
 8006728:	68ac      	ldr	r4, [r5, #8]
 800672a:	e7d0      	b.n	80066ce <__swbuf_r+0x1a>
 800672c:	4b09      	ldr	r3, [pc, #36]	; (8006754 <__swbuf_r+0xa0>)
 800672e:	429c      	cmp	r4, r3
 8006730:	bf08      	it	eq
 8006732:	68ec      	ldreq	r4, [r5, #12]
 8006734:	e7cb      	b.n	80066ce <__swbuf_r+0x1a>
 8006736:	4621      	mov	r1, r4
 8006738:	4628      	mov	r0, r5
 800673a:	f000 f81f 	bl	800677c <__swsetup_r>
 800673e:	2800      	cmp	r0, #0
 8006740:	d0cc      	beq.n	80066dc <__swbuf_r+0x28>
 8006742:	f04f 37ff 	mov.w	r7, #4294967295
 8006746:	4638      	mov	r0, r7
 8006748:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800674a:	bf00      	nop
 800674c:	08006a94 	.word	0x08006a94
 8006750:	08006ab4 	.word	0x08006ab4
 8006754:	08006a74 	.word	0x08006a74

08006758 <_write_r>:
 8006758:	b538      	push	{r3, r4, r5, lr}
 800675a:	4605      	mov	r5, r0
 800675c:	4608      	mov	r0, r1
 800675e:	4611      	mov	r1, r2
 8006760:	2200      	movs	r2, #0
 8006762:	4c05      	ldr	r4, [pc, #20]	; (8006778 <_write_r+0x20>)
 8006764:	6022      	str	r2, [r4, #0]
 8006766:	461a      	mov	r2, r3
 8006768:	f7fd fa50 	bl	8003c0c <_write>
 800676c:	1c43      	adds	r3, r0, #1
 800676e:	d102      	bne.n	8006776 <_write_r+0x1e>
 8006770:	6823      	ldr	r3, [r4, #0]
 8006772:	b103      	cbz	r3, 8006776 <_write_r+0x1e>
 8006774:	602b      	str	r3, [r5, #0]
 8006776:	bd38      	pop	{r3, r4, r5, pc}
 8006778:	20000454 	.word	0x20000454

0800677c <__swsetup_r>:
 800677c:	4b32      	ldr	r3, [pc, #200]	; (8006848 <__swsetup_r+0xcc>)
 800677e:	b570      	push	{r4, r5, r6, lr}
 8006780:	681d      	ldr	r5, [r3, #0]
 8006782:	4606      	mov	r6, r0
 8006784:	460c      	mov	r4, r1
 8006786:	b125      	cbz	r5, 8006792 <__swsetup_r+0x16>
 8006788:	69ab      	ldr	r3, [r5, #24]
 800678a:	b913      	cbnz	r3, 8006792 <__swsetup_r+0x16>
 800678c:	4628      	mov	r0, r5
 800678e:	f7ff f951 	bl	8005a34 <__sinit>
 8006792:	4b2e      	ldr	r3, [pc, #184]	; (800684c <__swsetup_r+0xd0>)
 8006794:	429c      	cmp	r4, r3
 8006796:	d10f      	bne.n	80067b8 <__swsetup_r+0x3c>
 8006798:	686c      	ldr	r4, [r5, #4]
 800679a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800679e:	b29a      	uxth	r2, r3
 80067a0:	0715      	lsls	r5, r2, #28
 80067a2:	d42c      	bmi.n	80067fe <__swsetup_r+0x82>
 80067a4:	06d0      	lsls	r0, r2, #27
 80067a6:	d411      	bmi.n	80067cc <__swsetup_r+0x50>
 80067a8:	2209      	movs	r2, #9
 80067aa:	6032      	str	r2, [r6, #0]
 80067ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80067b0:	81a3      	strh	r3, [r4, #12]
 80067b2:	f04f 30ff 	mov.w	r0, #4294967295
 80067b6:	bd70      	pop	{r4, r5, r6, pc}
 80067b8:	4b25      	ldr	r3, [pc, #148]	; (8006850 <__swsetup_r+0xd4>)
 80067ba:	429c      	cmp	r4, r3
 80067bc:	d101      	bne.n	80067c2 <__swsetup_r+0x46>
 80067be:	68ac      	ldr	r4, [r5, #8]
 80067c0:	e7eb      	b.n	800679a <__swsetup_r+0x1e>
 80067c2:	4b24      	ldr	r3, [pc, #144]	; (8006854 <__swsetup_r+0xd8>)
 80067c4:	429c      	cmp	r4, r3
 80067c6:	bf08      	it	eq
 80067c8:	68ec      	ldreq	r4, [r5, #12]
 80067ca:	e7e6      	b.n	800679a <__swsetup_r+0x1e>
 80067cc:	0751      	lsls	r1, r2, #29
 80067ce:	d512      	bpl.n	80067f6 <__swsetup_r+0x7a>
 80067d0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80067d2:	b141      	cbz	r1, 80067e6 <__swsetup_r+0x6a>
 80067d4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80067d8:	4299      	cmp	r1, r3
 80067da:	d002      	beq.n	80067e2 <__swsetup_r+0x66>
 80067dc:	4630      	mov	r0, r6
 80067de:	f7ff fd2d 	bl	800623c <_free_r>
 80067e2:	2300      	movs	r3, #0
 80067e4:	6363      	str	r3, [r4, #52]	; 0x34
 80067e6:	89a3      	ldrh	r3, [r4, #12]
 80067e8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80067ec:	81a3      	strh	r3, [r4, #12]
 80067ee:	2300      	movs	r3, #0
 80067f0:	6063      	str	r3, [r4, #4]
 80067f2:	6923      	ldr	r3, [r4, #16]
 80067f4:	6023      	str	r3, [r4, #0]
 80067f6:	89a3      	ldrh	r3, [r4, #12]
 80067f8:	f043 0308 	orr.w	r3, r3, #8
 80067fc:	81a3      	strh	r3, [r4, #12]
 80067fe:	6923      	ldr	r3, [r4, #16]
 8006800:	b94b      	cbnz	r3, 8006816 <__swsetup_r+0x9a>
 8006802:	89a3      	ldrh	r3, [r4, #12]
 8006804:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006808:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800680c:	d003      	beq.n	8006816 <__swsetup_r+0x9a>
 800680e:	4621      	mov	r1, r4
 8006810:	4630      	mov	r0, r6
 8006812:	f7ff f9cb 	bl	8005bac <__smakebuf_r>
 8006816:	89a2      	ldrh	r2, [r4, #12]
 8006818:	f012 0301 	ands.w	r3, r2, #1
 800681c:	d00c      	beq.n	8006838 <__swsetup_r+0xbc>
 800681e:	2300      	movs	r3, #0
 8006820:	60a3      	str	r3, [r4, #8]
 8006822:	6963      	ldr	r3, [r4, #20]
 8006824:	425b      	negs	r3, r3
 8006826:	61a3      	str	r3, [r4, #24]
 8006828:	6923      	ldr	r3, [r4, #16]
 800682a:	b953      	cbnz	r3, 8006842 <__swsetup_r+0xc6>
 800682c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006830:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8006834:	d1ba      	bne.n	80067ac <__swsetup_r+0x30>
 8006836:	bd70      	pop	{r4, r5, r6, pc}
 8006838:	0792      	lsls	r2, r2, #30
 800683a:	bf58      	it	pl
 800683c:	6963      	ldrpl	r3, [r4, #20]
 800683e:	60a3      	str	r3, [r4, #8]
 8006840:	e7f2      	b.n	8006828 <__swsetup_r+0xac>
 8006842:	2000      	movs	r0, #0
 8006844:	e7f7      	b.n	8006836 <__swsetup_r+0xba>
 8006846:	bf00      	nop
 8006848:	20000020 	.word	0x20000020
 800684c:	08006a94 	.word	0x08006a94
 8006850:	08006ab4 	.word	0x08006ab4
 8006854:	08006a74 	.word	0x08006a74

08006858 <_close_r>:
 8006858:	b538      	push	{r3, r4, r5, lr}
 800685a:	2300      	movs	r3, #0
 800685c:	4c05      	ldr	r4, [pc, #20]	; (8006874 <_close_r+0x1c>)
 800685e:	4605      	mov	r5, r0
 8006860:	4608      	mov	r0, r1
 8006862:	6023      	str	r3, [r4, #0]
 8006864:	f7fd f9f2 	bl	8003c4c <_close>
 8006868:	1c43      	adds	r3, r0, #1
 800686a:	d102      	bne.n	8006872 <_close_r+0x1a>
 800686c:	6823      	ldr	r3, [r4, #0]
 800686e:	b103      	cbz	r3, 8006872 <_close_r+0x1a>
 8006870:	602b      	str	r3, [r5, #0]
 8006872:	bd38      	pop	{r3, r4, r5, pc}
 8006874:	20000454 	.word	0x20000454

08006878 <_fstat_r>:
 8006878:	b538      	push	{r3, r4, r5, lr}
 800687a:	2300      	movs	r3, #0
 800687c:	4c06      	ldr	r4, [pc, #24]	; (8006898 <_fstat_r+0x20>)
 800687e:	4605      	mov	r5, r0
 8006880:	4608      	mov	r0, r1
 8006882:	4611      	mov	r1, r2
 8006884:	6023      	str	r3, [r4, #0]
 8006886:	f7fd f9e9 	bl	8003c5c <_fstat>
 800688a:	1c43      	adds	r3, r0, #1
 800688c:	d102      	bne.n	8006894 <_fstat_r+0x1c>
 800688e:	6823      	ldr	r3, [r4, #0]
 8006890:	b103      	cbz	r3, 8006894 <_fstat_r+0x1c>
 8006892:	602b      	str	r3, [r5, #0]
 8006894:	bd38      	pop	{r3, r4, r5, pc}
 8006896:	bf00      	nop
 8006898:	20000454 	.word	0x20000454

0800689c <_isatty_r>:
 800689c:	b538      	push	{r3, r4, r5, lr}
 800689e:	2300      	movs	r3, #0
 80068a0:	4c05      	ldr	r4, [pc, #20]	; (80068b8 <_isatty_r+0x1c>)
 80068a2:	4605      	mov	r5, r0
 80068a4:	4608      	mov	r0, r1
 80068a6:	6023      	str	r3, [r4, #0]
 80068a8:	f7fd f9e0 	bl	8003c6c <_isatty>
 80068ac:	1c43      	adds	r3, r0, #1
 80068ae:	d102      	bne.n	80068b6 <_isatty_r+0x1a>
 80068b0:	6823      	ldr	r3, [r4, #0]
 80068b2:	b103      	cbz	r3, 80068b6 <_isatty_r+0x1a>
 80068b4:	602b      	str	r3, [r5, #0]
 80068b6:	bd38      	pop	{r3, r4, r5, pc}
 80068b8:	20000454 	.word	0x20000454

080068bc <_lseek_r>:
 80068bc:	b538      	push	{r3, r4, r5, lr}
 80068be:	4605      	mov	r5, r0
 80068c0:	4608      	mov	r0, r1
 80068c2:	4611      	mov	r1, r2
 80068c4:	2200      	movs	r2, #0
 80068c6:	4c05      	ldr	r4, [pc, #20]	; (80068dc <_lseek_r+0x20>)
 80068c8:	6022      	str	r2, [r4, #0]
 80068ca:	461a      	mov	r2, r3
 80068cc:	f7fd f9d6 	bl	8003c7c <_lseek>
 80068d0:	1c43      	adds	r3, r0, #1
 80068d2:	d102      	bne.n	80068da <_lseek_r+0x1e>
 80068d4:	6823      	ldr	r3, [r4, #0]
 80068d6:	b103      	cbz	r3, 80068da <_lseek_r+0x1e>
 80068d8:	602b      	str	r3, [r5, #0]
 80068da:	bd38      	pop	{r3, r4, r5, pc}
 80068dc:	20000454 	.word	0x20000454

080068e0 <__ascii_mbtowc>:
 80068e0:	b082      	sub	sp, #8
 80068e2:	b901      	cbnz	r1, 80068e6 <__ascii_mbtowc+0x6>
 80068e4:	a901      	add	r1, sp, #4
 80068e6:	b142      	cbz	r2, 80068fa <__ascii_mbtowc+0x1a>
 80068e8:	b14b      	cbz	r3, 80068fe <__ascii_mbtowc+0x1e>
 80068ea:	7813      	ldrb	r3, [r2, #0]
 80068ec:	600b      	str	r3, [r1, #0]
 80068ee:	7812      	ldrb	r2, [r2, #0]
 80068f0:	1c10      	adds	r0, r2, #0
 80068f2:	bf18      	it	ne
 80068f4:	2001      	movne	r0, #1
 80068f6:	b002      	add	sp, #8
 80068f8:	4770      	bx	lr
 80068fa:	4610      	mov	r0, r2
 80068fc:	e7fb      	b.n	80068f6 <__ascii_mbtowc+0x16>
 80068fe:	f06f 0001 	mvn.w	r0, #1
 8006902:	e7f8      	b.n	80068f6 <__ascii_mbtowc+0x16>

08006904 <__malloc_lock>:
 8006904:	4770      	bx	lr

08006906 <__malloc_unlock>:
 8006906:	4770      	bx	lr

08006908 <_read_r>:
 8006908:	b538      	push	{r3, r4, r5, lr}
 800690a:	4605      	mov	r5, r0
 800690c:	4608      	mov	r0, r1
 800690e:	4611      	mov	r1, r2
 8006910:	2200      	movs	r2, #0
 8006912:	4c05      	ldr	r4, [pc, #20]	; (8006928 <_read_r+0x20>)
 8006914:	6022      	str	r2, [r4, #0]
 8006916:	461a      	mov	r2, r3
 8006918:	f7fd f9b8 	bl	8003c8c <_read>
 800691c:	1c43      	adds	r3, r0, #1
 800691e:	d102      	bne.n	8006926 <_read_r+0x1e>
 8006920:	6823      	ldr	r3, [r4, #0]
 8006922:	b103      	cbz	r3, 8006926 <_read_r+0x1e>
 8006924:	602b      	str	r3, [r5, #0]
 8006926:	bd38      	pop	{r3, r4, r5, pc}
 8006928:	20000454 	.word	0x20000454

0800692c <__ascii_wctomb>:
 800692c:	b149      	cbz	r1, 8006942 <__ascii_wctomb+0x16>
 800692e:	2aff      	cmp	r2, #255	; 0xff
 8006930:	bf8b      	itete	hi
 8006932:	238a      	movhi	r3, #138	; 0x8a
 8006934:	700a      	strbls	r2, [r1, #0]
 8006936:	6003      	strhi	r3, [r0, #0]
 8006938:	2001      	movls	r0, #1
 800693a:	bf88      	it	hi
 800693c:	f04f 30ff 	movhi.w	r0, #4294967295
 8006940:	4770      	bx	lr
 8006942:	4608      	mov	r0, r1
 8006944:	4770      	bx	lr
	...

08006948 <_init>:
 8006948:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800694a:	bf00      	nop
 800694c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800694e:	bc08      	pop	{r3}
 8006950:	469e      	mov	lr, r3
 8006952:	4770      	bx	lr

08006954 <_fini>:
 8006954:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006956:	bf00      	nop
 8006958:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800695a:	bc08      	pop	{r3}
 800695c:	469e      	mov	lr, r3
 800695e:	4770      	bx	lr
