# Synopsys Constraint Checker, version maplat, Build 1612R, built Dec  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Thu Mar 20 20:30:55 2025


##### DESIGN INFO #######################################################

Top View:                "U409_TOP"
Constraint File(s):      "D:\AmigaPCI\U409\U409_TOP.sdc"




##### SUMMARY ############################################################

Found 0 issues in 0 out of 3 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                             Ending                               |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                                 CLK6                                 |     166.667          |     No paths         |     No paths         |     No paths                         
CLK28_IN                             CLK28_IN                             |     34.916           |     No paths         |     No paths         |     No paths                         
CLK28_IN                             U409_TOP|CLK80_OUT_derived_clock     |     No paths         |     No paths         |     0.521            |     No paths                         
U409_TOP|CLK80_OUT_derived_clock     U409_TOP|CLK80_OUT_derived_clock     |     No paths         |     12.500           |     No paths         |     No paths                         
=====================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


@W|Paths from clock (CLK28_IN:r) to clock (U409_TOP|CLK80_OUT_derived_clock:f) are overconstrained because the required time of 0.52 ns is too small.  


Unconstrained Start/End Points
******************************

p:A[1]
p:A[2]
p:A[3]
p:A[4]
p:A[5]
p:A[6]
p:A[7]
p:A[8]
p:A[9]
p:A[10]
p:A[11]
p:A[12]
p:A[13]
p:A[14]
p:A[15]
p:A[16]
p:A[17]
p:A[18]
p:A[19]
p:A[20]
p:A[21]
p:A[22]
p:A[23]
p:A[24]
p:A[25]
p:A[26]
p:A[27]
p:A[28]
p:A[29]
p:A[30]
p:A[31]
p:BUFENn
p:CIACS0n
p:CIACS1n
p:CLK_CIA
p:OVL
p:PORTSIZE
p:RAMSPACEn
p:REGSPACEn
p:RESETn
p:ROMENn
p:TACKn (bidir end point)
p:TACKn (bidir start point)
p:TICK50
p:TICK60
p:TM[0]
p:TM[1]
p:TSn
p:TT[0]
p:TT[1]


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
