// Seed: 1476246021
module module_0 (
    output wire id_0,
    output tri  id_1,
    input  wire id_2,
    output tri0 id_3
);
  always_latch @(-1 & id_2 or negedge -1);
endmodule
module module_1 (
    input uwire id_0,
    output tri id_1,
    input supply1 id_2,
    input uwire id_3,
    input wor id_4,
    input uwire id_5,
    input wor id_6,
    input tri id_7,
    input tri id_8,
    input tri1 id_9,
    inout tri id_10
);
  wire id_12 = 1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
