; ModuleID = 'C:/Users/caos1/Desktop/AgustinSilva/Tesis/Definitivo/VQFTAXIBUS/solution1/.autopilot/db/a.o.2.bc'
target datalayout = "e-p:32:32:32-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-f80:128:128-v64:64:64-v128:128:128-a0:0:64-f80:32:32-n8:16:32-S32"
target triple = "i686-pc-mingw32"

@llvm_global_ctors_1 = appending global [1 x void ()*] [void ()* @_GLOBAL__I_a]
@llvm_global_ctors_0 = appending global [1 x i32] [i32 65535]
@VQFTAXIBUS_str = internal unnamed_addr constant [11 x i8] c"VQFTAXIBUS\00"
@p_str1808 = private unnamed_addr constant [5 x i8] c"bram\00", align 1
@p_str1807 = private unnamed_addr constant [12 x i8] c"RAM_1P_BRAM\00", align 1
@p_str1806 = private unnamed_addr constant [9 x i8] c"CRTL_BUS\00", align 1
@p_str1805 = private unnamed_addr constant [1 x i8] zeroinitializer, align 1
@p_str1804 = private unnamed_addr constant [10 x i8] c"s_axilite\00", align 1

declare void @llvm.dbg.value(metadata, i64, metadata) nounwind readnone

define weak void @_ssdm_op_SpecTopModule(...) {
entry:
  ret void
}

define weak void @_ssdm_op_SpecMemCore(...) {
entry:
  ret void
}

define weak void @_ssdm_op_SpecInterface(...) nounwind {
entry:
  ret void
}

define weak void @_ssdm_op_SpecBitsMap(...) {
entry:
  ret void
}

declare void @_GLOBAL__I_a() nounwind

define void @VQFTAXIBUS([32 x float]* %E, [32 x float]* %S) nounwind {
  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %E) nounwind, !map !374
  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %S) nounwind, !map !380
  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @VQFTAXIBUS_str) nounwind
  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1804, i32 0, i32 0, [1 x i8]* @p_str1805, i32 0, i32 0, [9 x i8]* @p_str1806, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805) nounwind
  call void (...)* @_ssdm_op_SpecMemCore([32 x float]* %E, [1 x i8]* @p_str1805, [12 x i8]* @p_str1807, [1 x i8]* @p_str1805, i32 -1, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805) nounwind
  call void (...)* @_ssdm_op_SpecInterface([32 x float]* %E, [5 x i8]* @p_str1808, i32 0, i32 0, [1 x i8]* @p_str1805, i32 0, i32 0, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805) nounwind
  call void (...)* @_ssdm_op_SpecMemCore([32 x float]* %S, [1 x i8]* @p_str1805, [12 x i8]* @p_str1807, [1 x i8]* @p_str1805, i32 -1, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805) nounwind
  call void (...)* @_ssdm_op_SpecInterface([32 x float]* %S, [5 x i8]* @p_str1808, i32 0, i32 0, [1 x i8]* @p_str1805, i32 0, i32 0, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805) nounwind
  %S_addr = getelementptr [32 x float]* %S, i32 0, i32 0
  %S_addr_1 = getelementptr [32 x float]* %S, i32 0, i32 16
  %E_addr = getelementptr [32 x float]* %E, i32 0, i32 0
  %E_load = load float* %E_addr, align 4
  %tmp_s = fmul float %E_load, 2.500000e-01
  %tmp_1 = fadd float %tmp_s, 0.000000e+00
  %E_addr_1 = getelementptr [32 x float]* %E, i32 0, i32 16
  %E_load_1 = load float* %E_addr_1, align 4
  %tmp_2 = fmul float %E_load_1, 0.000000e+00
  %tmp_3 = fsub float %tmp_1, %tmp_2
  %tmp_4 = fmul float %E_load_1, 2.500000e-01
  %tmp_5 = fadd float %tmp_4, 0.000000e+00
  %tmp_6 = fmul float %E_load, 0.000000e+00
  %tmp_7 = fadd float %tmp_5, %tmp_6
  %E_addr_2 = getelementptr [32 x float]* %E, i32 0, i32 1
  %E_load_2 = load float* %E_addr_2, align 4
  %tmp_93_0_1 = fmul float %E_load_2, 2.500000e-01
  %tmp_94_0_1 = fadd float %tmp_3, %tmp_93_0_1
  %E_addr_3 = getelementptr [32 x float]* %E, i32 0, i32 17
  %E_load_3 = load float* %E_addr_3, align 4
  %tmp_96_0_1 = fmul float %E_load_3, 0.000000e+00
  %tmp_97_0_1 = fsub float %tmp_94_0_1, %tmp_96_0_1
  %tmp_98_0_1 = fmul float %E_load_3, 2.500000e-01
  %tmp_99_0_1 = fadd float %tmp_7, %tmp_98_0_1
  %tmp_100_0_1 = fmul float %E_load_2, 0.000000e+00
  %tmp_101_0_1 = fadd float %tmp_99_0_1, %tmp_100_0_1
  %E_addr_4 = getelementptr [32 x float]* %E, i32 0, i32 2
  %E_load_4 = load float* %E_addr_4, align 4
  %tmp_93_0_2 = fmul float %E_load_4, 2.500000e-01
  %tmp_94_0_2 = fadd float %tmp_97_0_1, %tmp_93_0_2
  %E_addr_5 = getelementptr [32 x float]* %E, i32 0, i32 18
  %E_load_5 = load float* %E_addr_5, align 4
  %tmp_96_0_2 = fmul float %E_load_5, 0.000000e+00
  %tmp_97_0_2 = fsub float %tmp_94_0_2, %tmp_96_0_2
  %tmp_98_0_2 = fmul float %E_load_5, 2.500000e-01
  %tmp_99_0_2 = fadd float %tmp_101_0_1, %tmp_98_0_2
  %tmp_100_0_2 = fmul float %E_load_4, 0.000000e+00
  %tmp_101_0_2 = fadd float %tmp_99_0_2, %tmp_100_0_2
  %E_addr_6 = getelementptr [32 x float]* %E, i32 0, i32 3
  %E_load_6 = load float* %E_addr_6, align 4
  %tmp_93_0_3 = fmul float %E_load_6, 2.500000e-01
  %tmp_94_0_3 = fadd float %tmp_97_0_2, %tmp_93_0_3
  %E_addr_7 = getelementptr [32 x float]* %E, i32 0, i32 19
  %E_load_7 = load float* %E_addr_7, align 4
  %tmp_96_0_3 = fmul float %E_load_7, 0.000000e+00
  %tmp_97_0_3 = fsub float %tmp_94_0_3, %tmp_96_0_3
  %tmp_98_0_3 = fmul float %E_load_7, 2.500000e-01
  %tmp_99_0_3 = fadd float %tmp_101_0_2, %tmp_98_0_3
  %tmp_100_0_3 = fmul float %E_load_6, 0.000000e+00
  %tmp_101_0_3 = fadd float %tmp_99_0_3, %tmp_100_0_3
  %E_addr_8 = getelementptr [32 x float]* %E, i32 0, i32 4
  %E_load_8 = load float* %E_addr_8, align 4
  %tmp_93_0_4 = fmul float %E_load_8, 2.500000e-01
  %tmp_94_0_4 = fadd float %tmp_97_0_3, %tmp_93_0_4
  %E_addr_9 = getelementptr [32 x float]* %E, i32 0, i32 20
  %E_load_9 = load float* %E_addr_9, align 4
  %tmp_96_0_4 = fmul float %E_load_9, 0.000000e+00
  %tmp_97_0_4 = fsub float %tmp_94_0_4, %tmp_96_0_4
  %tmp_98_0_4 = fmul float %E_load_9, 2.500000e-01
  %tmp_99_0_4 = fadd float %tmp_101_0_3, %tmp_98_0_4
  %tmp_100_0_4 = fmul float %E_load_8, 0.000000e+00
  %tmp_101_0_4 = fadd float %tmp_99_0_4, %tmp_100_0_4
  %E_addr_10 = getelementptr [32 x float]* %E, i32 0, i32 5
  %E_load_10 = load float* %E_addr_10, align 4
  %tmp_93_0_5 = fmul float %E_load_10, 2.500000e-01
  %tmp_94_0_5 = fadd float %tmp_97_0_4, %tmp_93_0_5
  %E_addr_11 = getelementptr [32 x float]* %E, i32 0, i32 21
  %E_load_11 = load float* %E_addr_11, align 4
  %tmp_96_0_5 = fmul float %E_load_11, 0.000000e+00
  %tmp_97_0_5 = fsub float %tmp_94_0_5, %tmp_96_0_5
  %tmp_98_0_5 = fmul float %E_load_11, 2.500000e-01
  %tmp_99_0_5 = fadd float %tmp_101_0_4, %tmp_98_0_5
  %tmp_100_0_5 = fmul float %E_load_10, 0.000000e+00
  %tmp_101_0_5 = fadd float %tmp_99_0_5, %tmp_100_0_5
  %E_addr_12 = getelementptr [32 x float]* %E, i32 0, i32 6
  %E_load_12 = load float* %E_addr_12, align 4
  %tmp_93_0_6 = fmul float %E_load_12, 2.500000e-01
  %tmp_94_0_6 = fadd float %tmp_97_0_5, %tmp_93_0_6
  %E_addr_13 = getelementptr [32 x float]* %E, i32 0, i32 22
  %E_load_13 = load float* %E_addr_13, align 4
  %tmp_96_0_6 = fmul float %E_load_13, 0.000000e+00
  %tmp_97_0_6 = fsub float %tmp_94_0_6, %tmp_96_0_6
  %tmp_98_0_6 = fmul float %E_load_13, 2.500000e-01
  %tmp_99_0_6 = fadd float %tmp_101_0_5, %tmp_98_0_6
  %tmp_100_0_6 = fmul float %E_load_12, 0.000000e+00
  %tmp_101_0_6 = fadd float %tmp_99_0_6, %tmp_100_0_6
  %E_addr_14 = getelementptr [32 x float]* %E, i32 0, i32 7
  %E_load_14 = load float* %E_addr_14, align 4
  %tmp_93_0_7 = fmul float %E_load_14, 2.500000e-01
  %tmp_94_0_7 = fadd float %tmp_97_0_6, %tmp_93_0_7
  %E_addr_15 = getelementptr [32 x float]* %E, i32 0, i32 23
  %E_load_15 = load float* %E_addr_15, align 4
  %tmp_96_0_7 = fmul float %E_load_15, 0.000000e+00
  %tmp_97_0_7 = fsub float %tmp_94_0_7, %tmp_96_0_7
  %tmp_98_0_7 = fmul float %E_load_15, 2.500000e-01
  %tmp_99_0_7 = fadd float %tmp_101_0_6, %tmp_98_0_7
  %tmp_100_0_7 = fmul float %E_load_14, 0.000000e+00
  %tmp_101_0_7 = fadd float %tmp_99_0_7, %tmp_100_0_7
  %E_addr_16 = getelementptr [32 x float]* %E, i32 0, i32 8
  %E_load_16 = load float* %E_addr_16, align 4
  %tmp_93_0_8 = fmul float %E_load_16, 2.500000e-01
  %tmp_94_0_8 = fadd float %tmp_97_0_7, %tmp_93_0_8
  %E_addr_17 = getelementptr [32 x float]* %E, i32 0, i32 24
  %E_load_17 = load float* %E_addr_17, align 4
  %tmp_96_0_8 = fmul float %E_load_17, 0.000000e+00
  %tmp_97_0_8 = fsub float %tmp_94_0_8, %tmp_96_0_8
  %tmp_98_0_8 = fmul float %E_load_17, 2.500000e-01
  %tmp_99_0_8 = fadd float %tmp_101_0_7, %tmp_98_0_8
  %tmp_100_0_8 = fmul float %E_load_16, 0.000000e+00
  %tmp_101_0_8 = fadd float %tmp_99_0_8, %tmp_100_0_8
  %E_addr_18 = getelementptr [32 x float]* %E, i32 0, i32 9
  %E_load_18 = load float* %E_addr_18, align 4
  %tmp_93_0_9 = fmul float %E_load_18, 2.500000e-01
  %tmp_94_0_9 = fadd float %tmp_97_0_8, %tmp_93_0_9
  %E_addr_19 = getelementptr [32 x float]* %E, i32 0, i32 25
  %E_load_19 = load float* %E_addr_19, align 4
  %tmp_96_0_9 = fmul float %E_load_19, 0.000000e+00
  %tmp_97_0_9 = fsub float %tmp_94_0_9, %tmp_96_0_9
  %tmp_98_0_9 = fmul float %E_load_19, 2.500000e-01
  %tmp_99_0_9 = fadd float %tmp_101_0_8, %tmp_98_0_9
  %tmp_100_0_9 = fmul float %E_load_18, 0.000000e+00
  %tmp_101_0_9 = fadd float %tmp_99_0_9, %tmp_100_0_9
  %E_addr_20 = getelementptr [32 x float]* %E, i32 0, i32 10
  %E_load_20 = load float* %E_addr_20, align 4
  %tmp_93_0_s = fmul float %E_load_20, 2.500000e-01
  %tmp_94_0_s = fadd float %tmp_97_0_9, %tmp_93_0_s
  %E_addr_21 = getelementptr [32 x float]* %E, i32 0, i32 26
  %E_load_21 = load float* %E_addr_21, align 4
  %tmp_96_0_s = fmul float %E_load_21, 0.000000e+00
  %tmp_97_0_s = fsub float %tmp_94_0_s, %tmp_96_0_s
  %tmp_98_0_s = fmul float %E_load_21, 2.500000e-01
  %tmp_99_0_s = fadd float %tmp_101_0_9, %tmp_98_0_s
  %tmp_100_0_s = fmul float %E_load_20, 0.000000e+00
  %tmp_101_0_s = fadd float %tmp_99_0_s, %tmp_100_0_s
  %E_addr_22 = getelementptr [32 x float]* %E, i32 0, i32 11
  %E_load_22 = load float* %E_addr_22, align 4
  %tmp_93_0_10 = fmul float %E_load_22, 2.500000e-01
  %tmp_94_0_10 = fadd float %tmp_97_0_s, %tmp_93_0_10
  %E_addr_23 = getelementptr [32 x float]* %E, i32 0, i32 27
  %E_load_23 = load float* %E_addr_23, align 4
  %tmp_96_0_10 = fmul float %E_load_23, 0.000000e+00
  %tmp_97_0_10 = fsub float %tmp_94_0_10, %tmp_96_0_10
  %tmp_98_0_10 = fmul float %E_load_23, 2.500000e-01
  %tmp_99_0_10 = fadd float %tmp_101_0_s, %tmp_98_0_10
  %tmp_100_0_10 = fmul float %E_load_22, 0.000000e+00
  %tmp_101_0_10 = fadd float %tmp_99_0_10, %tmp_100_0_10
  %E_addr_24 = getelementptr [32 x float]* %E, i32 0, i32 12
  %E_load_24 = load float* %E_addr_24, align 4
  %tmp_93_0_11 = fmul float %E_load_24, 2.500000e-01
  %tmp_94_0_11 = fadd float %tmp_97_0_10, %tmp_93_0_11
  %E_addr_25 = getelementptr [32 x float]* %E, i32 0, i32 28
  %E_load_25 = load float* %E_addr_25, align 4
  %tmp_96_0_11 = fmul float %E_load_25, 0.000000e+00
  %tmp_97_0_11 = fsub float %tmp_94_0_11, %tmp_96_0_11
  %tmp_98_0_11 = fmul float %E_load_25, 2.500000e-01
  %tmp_99_0_11 = fadd float %tmp_101_0_10, %tmp_98_0_11
  %tmp_100_0_11 = fmul float %E_load_24, 0.000000e+00
  %tmp_101_0_11 = fadd float %tmp_99_0_11, %tmp_100_0_11
  %E_addr_26 = getelementptr [32 x float]* %E, i32 0, i32 13
  %E_load_26 = load float* %E_addr_26, align 4
  %tmp_93_0_12 = fmul float %E_load_26, 2.500000e-01
  %tmp_94_0_12 = fadd float %tmp_97_0_11, %tmp_93_0_12
  %E_addr_27 = getelementptr [32 x float]* %E, i32 0, i32 29
  %E_load_27 = load float* %E_addr_27, align 4
  %tmp_96_0_12 = fmul float %E_load_27, 0.000000e+00
  %tmp_97_0_12 = fsub float %tmp_94_0_12, %tmp_96_0_12
  %tmp_98_0_12 = fmul float %E_load_27, 2.500000e-01
  %tmp_99_0_12 = fadd float %tmp_101_0_11, %tmp_98_0_12
  %tmp_100_0_12 = fmul float %E_load_26, 0.000000e+00
  %tmp_101_0_12 = fadd float %tmp_99_0_12, %tmp_100_0_12
  %E_addr_28 = getelementptr [32 x float]* %E, i32 0, i32 14
  %E_load_28 = load float* %E_addr_28, align 4
  %tmp_93_0_13 = fmul float %E_load_28, 2.500000e-01
  %tmp_94_0_13 = fadd float %tmp_97_0_12, %tmp_93_0_13
  %E_addr_29 = getelementptr [32 x float]* %E, i32 0, i32 30
  %E_load_29 = load float* %E_addr_29, align 4
  %tmp_96_0_13 = fmul float %E_load_29, 0.000000e+00
  %tmp_97_0_13 = fsub float %tmp_94_0_13, %tmp_96_0_13
  %tmp_98_0_13 = fmul float %E_load_29, 2.500000e-01
  %tmp_99_0_13 = fadd float %tmp_101_0_12, %tmp_98_0_13
  %tmp_100_0_13 = fmul float %E_load_28, 0.000000e+00
  %tmp_101_0_13 = fadd float %tmp_99_0_13, %tmp_100_0_13
  %E_addr_30 = getelementptr [32 x float]* %E, i32 0, i32 15
  %E_load_30 = load float* %E_addr_30, align 4
  %tmp_93_0_14 = fmul float %E_load_30, 2.500000e-01
  %tmp_94_0_14 = fadd float %tmp_97_0_13, %tmp_93_0_14
  %E_addr_31 = getelementptr [32 x float]* %E, i32 0, i32 31
  %E_load_31 = load float* %E_addr_31, align 4
  %tmp_96_0_14 = fmul float %E_load_31, 0.000000e+00
  %tmp_97_0_14 = fsub float %tmp_94_0_14, %tmp_96_0_14
  store float %tmp_97_0_14, float* %S_addr, align 4
  %tmp_98_0_14 = fmul float %E_load_31, 2.500000e-01
  %tmp_99_0_14 = fadd float %tmp_101_0_13, %tmp_98_0_14
  %tmp_100_0_14 = fmul float %E_load_30, 0.000000e+00
  %tmp_101_0_14 = fadd float %tmp_99_0_14, %tmp_100_0_14
  store float %tmp_101_0_14, float* %S_addr_1, align 4
  %S_addr_2 = getelementptr [32 x float]* %S, i32 0, i32 1
  %S_addr_3 = getelementptr [32 x float]* %S, i32 0, i32 17
  %tmp_93_1_1 = fmul float %E_load_2, 0x3FCD907720000000
  %tmp_94_1_1 = fadd float %tmp_3, %tmp_93_1_1
  %tmp_96_1_1 = fmul float %E_load_3, 0x3FB87DABE0000000
  %tmp_97_1_1 = fsub float %tmp_94_1_1, %tmp_96_1_1
  %tmp_98_1_1 = fmul float %E_load_3, 0x3FCD907720000000
  %tmp_99_1_1 = fadd float %tmp_7, %tmp_98_1_1
  %tmp_100_1_1 = fmul float %E_load_2, 0x3FB87DABE0000000
  %tmp_101_1_1 = fadd float %tmp_99_1_1, %tmp_100_1_1
  %tmp_93_1_2 = fmul float %E_load_4, 0x3FC6A0C860000000
  %tmp_94_1_2 = fadd float %tmp_97_1_1, %tmp_93_1_2
  %tmp_96_1_2 = fmul float %E_load_5, 0x3FC6A07480000000
  %tmp_97_1_2 = fsub float %tmp_94_1_2, %tmp_96_1_2
  %tmp_98_1_2 = fmul float %E_load_5, 0x3FC6A0C860000000
  %tmp_99_1_2 = fadd float %tmp_101_1_1, %tmp_98_1_2
  %tmp_100_1_2 = fmul float %E_load_4, 0x3FC6A07480000000
  %tmp_101_1_2 = fadd float %tmp_99_1_2, %tmp_100_1_2
  %tmp_93_1_3 = fmul float %E_load_6, 0x3FB87E8720000000
  %tmp_94_1_3 = fadd float %tmp_97_1_2, %tmp_93_1_3
  %tmp_96_1_3 = fmul float %E_load_7, 0x3FCD9049C0000000
  %tmp_97_1_3 = fsub float %tmp_94_1_3, %tmp_96_1_3
  %tmp_98_1_3 = fmul float %E_load_7, 0x3FB87E8720000000
  %tmp_99_1_3 = fadd float %tmp_101_1_2, %tmp_98_1_3
  %tmp_100_1_3 = fmul float %E_load_6, 0x3FCD9049C0000000
  %tmp_101_1_3 = fadd float %tmp_99_1_3, %tmp_100_1_3
  %tmp_93_1_4 = fmul float %E_load_8, 0x3EEDAA2220000000
  %tmp_94_1_4 = fadd float %tmp_97_1_3, %tmp_93_1_4
  %tmp_97_1_4 = fsub float %tmp_94_1_4, %tmp_98_0_4
  %tmp_98_1_4 = fmul float %E_load_9, 0x3EEDAA2220000000
  %tmp_99_1_4 = fadd float %tmp_101_1_3, %tmp_98_1_4
  %tmp_101_1_4 = fadd float %tmp_99_1_4, %tmp_93_0_4
  %tmp_93_1_5 = fmul float %E_load_10, 0xBFB87CD0A0000000
  %tmp_94_1_5 = fadd float %tmp_97_1_4, %tmp_93_1_5
  %tmp_96_1_5 = fmul float %E_load_11, 0x3FCD90A4A0000000
  %tmp_97_1_5 = fsub float %tmp_94_1_5, %tmp_96_1_5
  %tmp_98_1_5 = fmul float %E_load_11, 0xBFB87CD0A0000000
  %tmp_99_1_5 = fadd float %tmp_101_1_4, %tmp_98_1_5
  %tmp_100_1_5 = fmul float %E_load_10, 0x3FCD90A4A0000000
  %tmp_101_1_5 = fadd float %tmp_99_1_5, %tmp_100_1_5
  %tmp_93_1_6 = fmul float %E_load_12, 0xBFC6A02080000000
  %tmp_94_1_6 = fadd float %tmp_97_1_5, %tmp_93_1_6
  %tmp_96_1_6 = fmul float %E_load_13, 0x3FC6A11C40000000
  %tmp_97_1_6 = fsub float %tmp_94_1_6, %tmp_96_1_6
  %tmp_98_1_6 = fmul float %E_load_13, 0xBFC6A02080000000
  %tmp_99_1_6 = fadd float %tmp_101_1_5, %tmp_98_1_6
  %tmp_100_1_6 = fmul float %E_load_12, 0x3FC6A11C40000000
  %tmp_101_1_6 = fadd float %tmp_99_1_6, %tmp_100_1_6
  %tmp_93_1_7 = fmul float %E_load_14, 0xBFCD901C60000000
  %tmp_94_1_7 = fadd float %tmp_97_1_6, %tmp_93_1_7
  %tmp_96_1_7 = fmul float %E_load_15, 0x3FB87F6260000000
  %tmp_97_1_7 = fsub float %tmp_94_1_7, %tmp_96_1_7
  %tmp_98_1_7 = fmul float %E_load_15, 0xBFCD901C60000000
  %tmp_99_1_7 = fadd float %tmp_101_1_6, %tmp_98_1_7
  %tmp_100_1_7 = fmul float %E_load_14, 0x3FB87F6260000000
  %tmp_101_1_7 = fadd float %tmp_99_1_7, %tmp_100_1_7
  %tmp_93_1_8 = fmul float %E_load_16, -2.500000e-01
  %tmp_94_1_8 = fadd float %tmp_97_1_7, %tmp_93_1_8
  %tmp_96_1_8 = fmul float %E_load_17, 0x3EFDAA2220000000
  %tmp_97_1_8 = fsub float %tmp_94_1_8, %tmp_96_1_8
  %tmp_98_1_8 = fmul float %E_load_17, -2.500000e-01
  %tmp_99_1_8 = fadd float %tmp_101_1_7, %tmp_98_1_8
  %tmp_100_1_8 = fmul float %E_load_16, 0x3EFDAA2220000000
  %tmp_101_1_8 = fadd float %tmp_99_1_8, %tmp_100_1_8
  %tmp_93_1_9 = fmul float %E_load_18, 0xBFCD90D200000000
  %tmp_94_1_9 = fadd float %tmp_97_1_8, %tmp_93_1_9
  %tmp_96_1_9 = fmul float %E_load_19, 0xBFB87BF560000000
  %tmp_97_1_9 = fsub float %tmp_94_1_9, %tmp_96_1_9
  %tmp_98_1_9 = fmul float %E_load_19, 0xBFCD90D200000000
  %tmp_99_1_9 = fadd float %tmp_101_1_8, %tmp_98_1_9
  %tmp_100_1_9 = fmul float %E_load_18, 0xBFB87BF560000000
  %tmp_101_1_9 = fadd float %tmp_99_1_9, %tmp_100_1_9
  %tmp_93_1_s = fmul float %E_load_20, 0xBFC6A17020000000
  %tmp_94_1_s = fadd float %tmp_97_1_9, %tmp_93_1_s
  %tmp_96_1_s = fmul float %E_load_21, 0xBFC69FCCA0000000
  %tmp_97_1_s = fsub float %tmp_94_1_s, %tmp_96_1_s
  %tmp_98_1_s = fmul float %E_load_21, 0xBFC6A17020000000
  %tmp_99_1_s = fadd float %tmp_101_1_9, %tmp_98_1_s
  %tmp_100_1_s = fmul float %E_load_20, 0xBFC69FCCA0000000
  %tmp_101_1_s = fadd float %tmp_99_1_s, %tmp_100_1_s
  %tmp_93_1_10 = fmul float %E_load_22, 0xBFB8803DA0000000
  %tmp_94_1_10 = fadd float %tmp_97_1_s, %tmp_93_1_10
  %tmp_96_1_4 = fmul float %E_load_23, 0xBFCD8FEEE0000000
  %tmp_97_1_10 = fsub float %tmp_94_1_10, %tmp_96_1_4
  %tmp_98_1_10 = fmul float %E_load_23, 0xBFB8803DA0000000
  %tmp_99_1_10 = fadd float %tmp_101_1_s, %tmp_98_1_10
  %tmp_100_1_4 = fmul float %E_load_22, 0xBFCD8FEEE0000000
  %tmp_101_1_10 = fadd float %tmp_99_1_10, %tmp_100_1_4
  %tmp_93_1_11 = fmul float %E_load_24, 0xBF063F9980000000
  %tmp_94_1_11 = fadd float %tmp_97_1_10, %tmp_93_1_11
  %tmp_96_1_10 = fmul float %E_load_25, -2.500000e-01
  %tmp_97_1_11 = fsub float %tmp_94_1_11, %tmp_96_1_10
  %tmp_98_1_11 = fmul float %E_load_25, 0xBF063F9980000000
  %tmp_99_1_11 = fadd float %tmp_101_1_10, %tmp_98_1_11
  %tmp_100_1_10 = fmul float %E_load_24, -2.500000e-01
  %tmp_101_1_11 = fadd float %tmp_99_1_11, %tmp_100_1_10
  %tmp_93_1_12 = fmul float %E_load_26, 0x3FB87B1A00000000
  %tmp_94_1_12 = fadd float %tmp_97_1_11, %tmp_93_1_12
  %tmp_96_1_11 = fmul float %E_load_27, 0xBFCD90FF60000000
  %tmp_97_1_12 = fsub float %tmp_94_1_12, %tmp_96_1_11
  %tmp_98_1_12 = fmul float %E_load_27, 0x3FB87B1A00000000
  %tmp_99_1_12 = fadd float %tmp_101_1_11, %tmp_98_1_12
  %tmp_100_1_11 = fmul float %E_load_26, 0xBFCD90FF60000000
  %tmp_101_1_12 = fadd float %tmp_99_1_12, %tmp_100_1_11
  %tmp_93_1_13 = fmul float %E_load_28, 0x3FC69F78C0000000
  %tmp_94_1_13 = fadd float %tmp_97_1_12, %tmp_93_1_13
  %tmp_96_1_12 = fmul float %E_load_29, 0xBFC6A1C400000000
  %tmp_97_1_13 = fsub float %tmp_94_1_13, %tmp_96_1_12
  %tmp_98_1_13 = fmul float %E_load_29, 0x3FC69F78C0000000
  %tmp_99_1_13 = fadd float %tmp_101_1_12, %tmp_98_1_13
  %tmp_100_1_12 = fmul float %E_load_28, 0xBFC6A1C400000000
  %tmp_101_1_13 = fadd float %tmp_99_1_13, %tmp_100_1_12
  %tmp_93_1_14 = fmul float %E_load_30, 0x3FCD8FC180000000
  %tmp_94_1_14 = fadd float %tmp_97_1_13, %tmp_93_1_14
  %tmp_96_1_13 = fmul float %E_load_31, 0xBFB88118C0000000
  %tmp_97_1_14 = fsub float %tmp_94_1_14, %tmp_96_1_13
  store float %tmp_97_1_14, float* %S_addr_2, align 4
  %tmp_98_1_14 = fmul float %E_load_31, 0x3FCD8FC180000000
  %tmp_99_1_14 = fadd float %tmp_101_1_13, %tmp_98_1_14
  %tmp_100_1_13 = fmul float %E_load_30, 0xBFB88118C0000000
  %tmp_101_1_14 = fadd float %tmp_99_1_14, %tmp_100_1_13
  store float %tmp_101_1_14, float* %S_addr_3, align 4
  %S_addr_4 = getelementptr [32 x float]* %S, i32 0, i32 2
  %S_addr_5 = getelementptr [32 x float]* %S, i32 0, i32 18
  %tmp_93_2_1 = fmul float %E_load_2, 0x3FC6A0C860000000
  %tmp_94_2_1 = fadd float %tmp_3, %tmp_93_2_1
  %tmp_96_2_1 = fmul float %E_load_3, 0x3FC6A07480000000
  %tmp_97_2_1 = fsub float %tmp_94_2_1, %tmp_96_2_1
  %tmp_98_2_1 = fmul float %E_load_3, 0x3FC6A0C860000000
  %tmp_99_2_1 = fadd float %tmp_7, %tmp_98_2_1
  %tmp_100_2_1 = fmul float %E_load_2, 0x3FC6A07480000000
  %tmp_101_2_1 = fadd float %tmp_99_2_1, %tmp_100_2_1
  %tmp_93_2_2 = fmul float %E_load_4, 0x3EEDAA2220000000
  %tmp_94_2_2 = fadd float %tmp_97_2_1, %tmp_93_2_2
  %tmp_97_2_2 = fsub float %tmp_94_2_2, %tmp_98_0_2
  %tmp_98_2_2 = fmul float %E_load_5, 0x3EEDAA2220000000
  %tmp_99_2_2 = fadd float %tmp_101_2_1, %tmp_98_2_2
  %tmp_101_2_2 = fadd float %tmp_99_2_2, %tmp_93_0_2
  %tmp_93_2_3 = fmul float %E_load_6, 0xBFC6A02080000000
  %tmp_94_2_3 = fadd float %tmp_97_2_2, %tmp_93_2_3
  %tmp_96_2_3 = fmul float %E_load_7, 0x3FC6A11C40000000
  %tmp_97_2_3 = fsub float %tmp_94_2_3, %tmp_96_2_3
  %tmp_98_2_3 = fmul float %E_load_7, 0xBFC6A02080000000
  %tmp_99_2_3 = fadd float %tmp_101_2_2, %tmp_98_2_3
  %tmp_100_2_3 = fmul float %E_load_6, 0x3FC6A11C40000000
  %tmp_101_2_3 = fadd float %tmp_99_2_3, %tmp_100_2_3
  %tmp_93_2_4 = fmul float %E_load_8, -2.500000e-01
  %tmp_94_2_4 = fadd float %tmp_97_2_3, %tmp_93_2_4
  %tmp_96_2_4 = fmul float %E_load_9, 0x3EFDAA2220000000
  %tmp_97_2_4 = fsub float %tmp_94_2_4, %tmp_96_2_4
  %tmp_98_2_4 = fmul float %E_load_9, -2.500000e-01
  %tmp_99_2_4 = fadd float %tmp_101_2_3, %tmp_98_2_4
  %tmp_100_2_4 = fmul float %E_load_8, 0x3EFDAA2220000000
  %tmp_101_2_4 = fadd float %tmp_99_2_4, %tmp_100_2_4
  %tmp_93_2_5 = fmul float %E_load_10, 0xBFC6A17020000000
  %tmp_94_2_5 = fadd float %tmp_97_2_4, %tmp_93_2_5
  %tmp_96_2_5 = fmul float %E_load_11, 0xBFC69FCCA0000000
  %tmp_97_2_5 = fsub float %tmp_94_2_5, %tmp_96_2_5
  %tmp_98_2_5 = fmul float %E_load_11, 0xBFC6A17020000000
  %tmp_99_2_5 = fadd float %tmp_101_2_4, %tmp_98_2_5
  %tmp_100_2_5 = fmul float %E_load_10, 0xBFC69FCCA0000000
  %tmp_101_2_5 = fadd float %tmp_99_2_5, %tmp_100_2_5
  %tmp_93_2_6 = fmul float %E_load_12, 0xBF063F9980000000
  %tmp_94_2_6 = fadd float %tmp_97_2_5, %tmp_93_2_6
  %tmp_96_2_6 = fmul float %E_load_13, -2.500000e-01
  %tmp_97_2_6 = fsub float %tmp_94_2_6, %tmp_96_2_6
  %tmp_98_2_6 = fmul float %E_load_13, 0xBF063F9980000000
  %tmp_99_2_6 = fadd float %tmp_101_2_5, %tmp_98_2_6
  %tmp_100_2_6 = fmul float %E_load_12, -2.500000e-01
  %tmp_101_2_6 = fadd float %tmp_99_2_6, %tmp_100_2_6
  %tmp_93_2_7 = fmul float %E_load_14, 0x3FC69F78C0000000
  %tmp_94_2_7 = fadd float %tmp_97_2_6, %tmp_93_2_7
  %tmp_96_2_7 = fmul float %E_load_15, 0xBFC6A1C400000000
  %tmp_97_2_7 = fsub float %tmp_94_2_7, %tmp_96_2_7
  %tmp_98_2_7 = fmul float %E_load_15, 0x3FC69F78C0000000
  %tmp_99_2_7 = fadd float %tmp_101_2_6, %tmp_98_2_7
  %tmp_100_2_7 = fmul float %E_load_14, 0xBFC6A1C400000000
  %tmp_101_2_7 = fadd float %tmp_99_2_7, %tmp_100_2_7
  %tmp_94_2_8 = fadd float %tmp_97_2_7, %tmp_93_0_8
  %tmp_96_2_8 = fmul float %E_load_17, 0xBF0DAA2220000000
  %tmp_97_2_8 = fsub float %tmp_94_2_8, %tmp_96_2_8
  %tmp_99_2_8 = fadd float %tmp_101_2_7, %tmp_98_0_8
  %tmp_100_2_8 = fmul float %E_load_16, 0xBF0DAA2220000000
  %tmp_101_2_8 = fadd float %tmp_99_2_8, %tmp_100_2_8
  %tmp_93_2_9 = fmul float %E_load_18, 0x3FC6A217E0000000
  %tmp_94_2_9 = fadd float %tmp_97_2_8, %tmp_93_2_9
  %tmp_96_2_9 = fmul float %E_load_19, 0x3FC69F24C0000000
  %tmp_97_2_9 = fsub float %tmp_94_2_9, %tmp_96_2_9
  %tmp_98_2_9 = fmul float %E_load_19, 0x3FC6A217E0000000
  %tmp_99_2_9 = fadd float %tmp_101_2_8, %tmp_98_2_9
  %tmp_100_2_9 = fmul float %E_load_18, 0x3FC69F24C0000000
  %tmp_101_2_9 = fadd float %tmp_99_2_9, %tmp_100_2_9
  %tmp_93_2_s = fmul float %E_load_20, 0x3F128A5540000000
  %tmp_94_2_s = fadd float %tmp_97_2_9, %tmp_93_2_s
  %tmp_96_2_s = fmul float %E_load_21, 0x3FCFFFFFE0000000
  %tmp_97_2_s = fsub float %tmp_94_2_s, %tmp_96_2_s
  %tmp_98_2_s = fmul float %E_load_21, 0x3F128A5540000000
  %tmp_99_2_s = fadd float %tmp_101_2_9, %tmp_98_2_s
  %tmp_100_2_s = fmul float %E_load_20, 0x3FCFFFFFE0000000
  %tmp_101_2_s = fadd float %tmp_99_2_s, %tmp_100_2_s
  %tmp_93_2_8 = fmul float %E_load_22, 0xBFC69ED0E0000000
  %tmp_94_2_10 = fadd float %tmp_97_2_s, %tmp_93_2_8
  %tmp_96_2_2 = fmul float %E_load_23, 0x3FC6A26BC0000000
  %tmp_97_2_10 = fsub float %tmp_94_2_10, %tmp_96_2_2
  %tmp_98_2_8 = fmul float %E_load_23, 0xBFC69ED0E0000000
  %tmp_99_2_10 = fadd float %tmp_101_2_s, %tmp_98_2_8
  %tmp_100_2_2 = fmul float %E_load_22, 0x3FC6A26BC0000000
  %tmp_101_2_10 = fadd float %tmp_99_2_10, %tmp_100_2_2
  %tmp_93_2_10 = fmul float %E_load_24, 0xBFCFFFFFE0000000
  %tmp_94_2_11 = fadd float %tmp_97_2_10, %tmp_93_2_10
  %tmp_96_2_10 = fmul float %E_load_25, 0x3F163F9980000000
  %tmp_97_2_11 = fsub float %tmp_94_2_11, %tmp_96_2_10
  %tmp_98_2_10 = fmul float %E_load_25, 0xBFCFFFFFE0000000
  %tmp_99_2_11 = fadd float %tmp_101_2_10, %tmp_98_2_10
  %tmp_100_2_10 = fmul float %E_load_24, 0x3F163F9980000000
  %tmp_101_2_11 = fadd float %tmp_99_2_11, %tmp_100_2_10
  %tmp_93_2_11 = fmul float %E_load_26, 0xBFC6A2BFA0000000
  %tmp_94_2_12 = fadd float %tmp_97_2_11, %tmp_93_2_11
  %tmp_96_2_11 = fmul float %E_load_27, 0xBFC69E7CE0000000
  %tmp_97_2_12 = fsub float %tmp_94_2_12, %tmp_96_2_11
  %tmp_98_2_11 = fmul float %E_load_27, 0xBFC6A2BFA0000000
  %tmp_99_2_12 = fadd float %tmp_101_2_11, %tmp_98_2_11
  %tmp_100_2_11 = fmul float %E_load_26, 0xBFC69E7CE0000000
  %tmp_101_2_12 = fadd float %tmp_99_2_12, %tmp_100_2_11
  %tmp_93_2_12 = fmul float %E_load_28, 0xBF19F4DDC0000000
  %tmp_94_2_13 = fadd float %tmp_97_2_12, %tmp_93_2_12
  %tmp_96_2_12 = fmul float %E_load_29, 0xBFCFFFFFE0000000
  %tmp_97_2_13 = fsub float %tmp_94_2_13, %tmp_96_2_12
  %tmp_98_2_12 = fmul float %E_load_29, 0xBF19F4DDC0000000
  %tmp_99_2_13 = fadd float %tmp_101_2_12, %tmp_98_2_12
  %tmp_100_2_12 = fmul float %E_load_28, 0xBFCFFFFFE0000000
  %tmp_101_2_13 = fadd float %tmp_99_2_13, %tmp_100_2_12
  %tmp_93_2_13 = fmul float %E_load_30, 0x3FC69E2900000000
  %tmp_94_2_14 = fadd float %tmp_97_2_13, %tmp_93_2_13
  %tmp_96_2_13 = fmul float %E_load_31, 0xBFC6A31380000000
  %tmp_97_2_14 = fsub float %tmp_94_2_14, %tmp_96_2_13
  store float %tmp_97_2_14, float* %S_addr_4, align 4
  %tmp_98_2_13 = fmul float %E_load_31, 0x3FC69E2900000000
  %tmp_99_2_14 = fadd float %tmp_101_2_13, %tmp_98_2_13
  %tmp_100_2_13 = fmul float %E_load_30, 0xBFC6A31380000000
  %tmp_101_2_14 = fadd float %tmp_99_2_14, %tmp_100_2_13
  store float %tmp_101_2_14, float* %S_addr_5, align 4
  %S_addr_6 = getelementptr [32 x float]* %S, i32 0, i32 3
  %S_addr_7 = getelementptr [32 x float]* %S, i32 0, i32 19
  %tmp_93_3_1 = fmul float %E_load_2, 0x3FB87E8720000000
  %tmp_94_3_1 = fadd float %tmp_3, %tmp_93_3_1
  %tmp_96_3_1 = fmul float %E_load_3, 0x3FCD9049C0000000
  %tmp_97_3_1 = fsub float %tmp_94_3_1, %tmp_96_3_1
  %tmp_98_3_1 = fmul float %E_load_3, 0x3FB87E8720000000
  %tmp_99_3_1 = fadd float %tmp_7, %tmp_98_3_1
  %tmp_100_3_1 = fmul float %E_load_2, 0x3FCD9049C0000000
  %tmp_101_3_1 = fadd float %tmp_99_3_1, %tmp_100_3_1
  %tmp_93_3_2 = fmul float %E_load_4, 0xBFC6A02080000000
  %tmp_94_3_2 = fadd float %tmp_97_3_1, %tmp_93_3_2
  %tmp_96_3_2 = fmul float %E_load_5, 0x3FC6A11C40000000
  %tmp_97_3_2 = fsub float %tmp_94_3_2, %tmp_96_3_2
  %tmp_98_3_2 = fmul float %E_load_5, 0xBFC6A02080000000
  %tmp_99_3_2 = fadd float %tmp_101_3_1, %tmp_98_3_2
  %tmp_100_3_2 = fmul float %E_load_4, 0x3FC6A11C40000000
  %tmp_101_3_2 = fadd float %tmp_99_3_2, %tmp_100_3_2
  %tmp_93_3_3 = fmul float %E_load_6, 0xBFCD90D200000000
  %tmp_94_3_3 = fadd float %tmp_97_3_2, %tmp_93_3_3
  %tmp_96_3_3 = fmul float %E_load_7, 0xBFB87BF560000000
  %tmp_97_3_3 = fsub float %tmp_94_3_3, %tmp_96_3_3
  %tmp_98_3_3 = fmul float %E_load_7, 0xBFCD90D200000000
  %tmp_99_3_3 = fadd float %tmp_101_3_2, %tmp_98_3_3
  %tmp_100_3_3 = fmul float %E_load_6, 0xBFB87BF560000000
  %tmp_101_3_3 = fadd float %tmp_99_3_3, %tmp_100_3_3
  %tmp_93_3_4 = fmul float %E_load_8, 0xBF063F9980000000
  %tmp_94_3_4 = fadd float %tmp_97_3_3, %tmp_93_3_4
  %tmp_97_3_4 = fsub float %tmp_94_3_4, %tmp_98_2_4
  %tmp_98_3_4 = fmul float %E_load_9, 0xBF063F9980000000
  %tmp_99_3_4 = fadd float %tmp_101_3_3, %tmp_98_3_4
  %tmp_101_3_4 = fadd float %tmp_99_3_4, %tmp_93_2_4
  %tmp_93_3_5 = fmul float %E_load_10, 0x3FCD8FC180000000
  %tmp_94_3_5 = fadd float %tmp_97_3_4, %tmp_93_3_5
  %tmp_96_3_5 = fmul float %E_load_11, 0xBFB88118C0000000
  %tmp_97_3_5 = fsub float %tmp_94_3_5, %tmp_96_3_5
  %tmp_98_3_5 = fmul float %E_load_11, 0x3FCD8FC180000000
  %tmp_99_3_5 = fadd float %tmp_101_3_4, %tmp_98_3_5
  %tmp_100_3_5 = fmul float %E_load_10, 0xBFB88118C0000000
  %tmp_101_3_5 = fadd float %tmp_99_3_5, %tmp_100_3_5
  %tmp_93_3_6 = fmul float %E_load_12, 0x3FC6A217E0000000
  %tmp_94_3_6 = fadd float %tmp_97_3_5, %tmp_93_3_6
  %tmp_96_3_6 = fmul float %E_load_13, 0x3FC69F24C0000000
  %tmp_97_3_6 = fsub float %tmp_94_3_6, %tmp_96_3_6
  %tmp_98_3_6 = fmul float %E_load_13, 0x3FC6A217E0000000
  %tmp_99_3_6 = fadd float %tmp_101_3_5, %tmp_98_3_6
  %tmp_100_3_6 = fmul float %E_load_12, 0x3FC69F24C0000000
  %tmp_101_3_6 = fadd float %tmp_99_3_6, %tmp_100_3_6
  %tmp_93_3_7 = fmul float %E_load_14, 0xBFB8796380000000
  %tmp_94_3_7 = fadd float %tmp_97_3_6, %tmp_93_3_7
  %tmp_96_3_7 = fmul float %E_load_15, 0x3FCD915A20000000
  %tmp_97_3_7 = fsub float %tmp_94_3_7, %tmp_96_3_7
  %tmp_98_3_7 = fmul float %E_load_15, 0xBFB8796380000000
  %tmp_99_3_7 = fadd float %tmp_101_3_6, %tmp_98_3_7
  %tmp_100_3_7 = fmul float %E_load_14, 0x3FCD915A20000000
  %tmp_101_3_7 = fadd float %tmp_99_3_7, %tmp_100_3_7
  %tmp_93_3_8 = fmul float %E_load_16, 0xBFCFFFFFE0000000
  %tmp_94_3_8 = fadd float %tmp_97_3_7, %tmp_93_3_8
  %tmp_96_3_8 = fmul float %E_load_17, 0x3F163F9980000000
  %tmp_97_3_8 = fsub float %tmp_94_3_8, %tmp_96_3_8
  %tmp_98_3_8 = fmul float %E_load_17, 0xBFCFFFFFE0000000
  %tmp_99_3_8 = fadd float %tmp_101_3_7, %tmp_98_3_8
  %tmp_100_3_8 = fmul float %E_load_16, 0x3F163F9980000000
  %tmp_101_3_8 = fadd float %tmp_99_3_8, %tmp_100_3_8
  %tmp_93_3_9 = fmul float %E_load_18, 0xBFB883AA80000000
  %tmp_94_3_9 = fadd float %tmp_97_3_8, %tmp_93_3_9
  %tmp_96_3_9 = fmul float %E_load_19, 0xBFCD8F3920000000
  %tmp_97_3_9 = fsub float %tmp_94_3_9, %tmp_96_3_9
  %tmp_98_3_9 = fmul float %E_load_19, 0xBFB883AA80000000
  %tmp_99_3_9 = fadd float %tmp_101_3_8, %tmp_98_3_9
  %tmp_100_3_9 = fmul float %E_load_18, 0xBFCD8F3920000000
  %tmp_101_3_9 = fadd float %tmp_99_3_9, %tmp_100_3_9
  %tmp_93_3_s = fmul float %E_load_20, 0x3FC69E2900000000
  %tmp_94_3_s = fadd float %tmp_97_3_9, %tmp_93_3_s
  %tmp_96_3_s = fmul float %E_load_21, 0xBFC6A31380000000
  %tmp_97_3_s = fsub float %tmp_94_3_s, %tmp_96_3_s
  %tmp_98_3_s = fmul float %E_load_21, 0x3FC69E2900000000
  %tmp_99_3_s = fadd float %tmp_101_3_9, %tmp_98_3_s
  %tmp_100_3_s = fmul float %E_load_20, 0xBFC6A31380000000
  %tmp_101_3_s = fadd float %tmp_99_3_s, %tmp_100_3_s
  %tmp_93_3_10 = fmul float %E_load_22, 0x3FCD91E240000000
  %tmp_94_3_10 = fadd float %tmp_97_3_s, %tmp_93_3_10
  %tmp_96_3_4 = fmul float %E_load_23, 0x3FB876D1A0000000
  %tmp_97_3_10 = fsub float %tmp_94_3_10, %tmp_96_3_4
  %tmp_98_3_10 = fmul float %E_load_23, 0x3FCD91E240000000
  %tmp_99_3_10 = fadd float %tmp_101_3_s, %tmp_98_3_10
  %tmp_100_3_4 = fmul float %E_load_22, 0x3FB876D1A0000000
  %tmp_101_3_10 = fadd float %tmp_99_3_10, %tmp_100_3_4
  %tmp_93_3_11 = fmul float %E_load_24, 0x3F20AFB320000000
  %tmp_94_3_11 = fadd float %tmp_97_3_10, %tmp_93_3_11
  %tmp_96_3_10 = fmul float %E_load_25, 0x3FCFFFFFC0000000
  %tmp_97_3_11 = fsub float %tmp_94_3_11, %tmp_96_3_10
  %tmp_98_3_11 = fmul float %E_load_25, 0x3F20AFB320000000
  %tmp_99_3_11 = fadd float %tmp_101_3_10, %tmp_98_3_11
  %tmp_100_3_10 = fmul float %E_load_24, 0x3FCFFFFFC0000000
  %tmp_101_3_11 = fadd float %tmp_99_3_11, %tmp_100_3_10
  %tmp_93_3_12 = fmul float %E_load_26, 0xBFCD8EB0C0000000
  %tmp_94_3_12 = fadd float %tmp_97_3_11, %tmp_93_3_12
  %tmp_96_3_11 = fmul float %E_load_27, 0x3FB8863C20000000
  %tmp_97_3_12 = fsub float %tmp_94_3_12, %tmp_96_3_11
  %tmp_98_3_12 = fmul float %E_load_27, 0xBFCD8EB0C0000000
  %tmp_99_3_12 = fadd float %tmp_101_3_11, %tmp_98_3_12
  %tmp_100_3_11 = fmul float %E_load_26, 0x3FB8863C20000000
  %tmp_101_3_12 = fadd float %tmp_99_3_12, %tmp_100_3_11
  %tmp_93_3_13 = fmul float %E_load_28, 0xBFC6A40F20000000
  %tmp_94_3_13 = fadd float %tmp_97_3_12, %tmp_93_3_13
  %tmp_96_3_12 = fmul float %E_load_29, 0xBFC69D2D20000000
  %tmp_97_3_13 = fsub float %tmp_94_3_13, %tmp_96_3_12
  %tmp_98_3_13 = fmul float %E_load_29, 0xBFC6A40F20000000
  %tmp_99_3_13 = fadd float %tmp_101_3_12, %tmp_98_3_13
  %tmp_100_3_12 = fmul float %E_load_28, 0xBFC69D2D20000000
  %tmp_101_3_13 = fadd float %tmp_99_3_13, %tmp_100_3_12
  %tmp_93_3_14 = fmul float %E_load_30, 0x3FB8743FC0000000
  %tmp_94_3_14 = fadd float %tmp_97_3_13, %tmp_93_3_14
  %tmp_96_3_13 = fmul float %E_load_31, 0xBFCD926A40000000
  %tmp_97_3_14 = fsub float %tmp_94_3_14, %tmp_96_3_13
  store float %tmp_97_3_14, float* %S_addr_6, align 4
  %tmp_98_3_14 = fmul float %E_load_31, 0x3FB8743FC0000000
  %tmp_99_3_14 = fadd float %tmp_101_3_13, %tmp_98_3_14
  %tmp_100_3_13 = fmul float %E_load_30, 0xBFCD926A40000000
  %tmp_101_3_14 = fadd float %tmp_99_3_14, %tmp_100_3_13
  store float %tmp_101_3_14, float* %S_addr_7, align 4
  %S_addr_8 = getelementptr [32 x float]* %S, i32 0, i32 4
  %S_addr_9 = getelementptr [32 x float]* %S, i32 0, i32 20
  %tmp_93_4_1 = fmul float %E_load_2, 0x3EEDAA2220000000
  %tmp_94_4_1 = fadd float %tmp_3, %tmp_93_4_1
  %tmp_97_4_1 = fsub float %tmp_94_4_1, %tmp_98_0_1
  %tmp_98_4_1 = fmul float %E_load_3, 0x3EEDAA2220000000
  %tmp_99_4_1 = fadd float %tmp_7, %tmp_98_4_1
  %tmp_101_4_1 = fadd float %tmp_99_4_1, %tmp_93_0_1
  %tmp_93_4_2 = fmul float %E_load_4, -2.500000e-01
  %tmp_94_4_2 = fadd float %tmp_97_4_1, %tmp_93_4_2
  %tmp_96_4_2 = fmul float %E_load_5, 0x3EFDAA2220000000
  %tmp_97_4_2 = fsub float %tmp_94_4_2, %tmp_96_4_2
  %tmp_98_4_2 = fmul float %E_load_5, -2.500000e-01
  %tmp_99_4_2 = fadd float %tmp_101_4_1, %tmp_98_4_2
  %tmp_100_4_2 = fmul float %E_load_4, 0x3EFDAA2220000000
  %tmp_101_4_2 = fadd float %tmp_99_4_2, %tmp_100_4_2
  %tmp_93_4_3 = fmul float %E_load_6, 0xBF063F9980000000
  %tmp_94_4_3 = fadd float %tmp_97_4_2, %tmp_93_4_3
  %tmp_96_4_3 = fmul float %E_load_7, -2.500000e-01
  %tmp_97_4_3 = fsub float %tmp_94_4_3, %tmp_96_4_3
  %tmp_98_4_3 = fmul float %E_load_7, 0xBF063F9980000000
  %tmp_99_4_3 = fadd float %tmp_101_4_2, %tmp_98_4_3
  %tmp_100_4_3 = fmul float %E_load_6, -2.500000e-01
  %tmp_101_4_3 = fadd float %tmp_99_4_3, %tmp_100_4_3
  %tmp_94_4_4 = fadd float %tmp_97_4_3, %tmp_93_0_4
  %tmp_96_4_4 = fmul float %E_load_9, 0xBF0DAA2220000000
  %tmp_97_4_4 = fsub float %tmp_94_4_4, %tmp_96_4_4
  %tmp_99_4_4 = fadd float %tmp_101_4_3, %tmp_98_0_4
  %tmp_100_4_4 = fmul float %E_load_8, 0xBF0DAA2220000000
  %tmp_101_4_4 = fadd float %tmp_99_4_4, %tmp_100_4_4
  %tmp_93_4_5 = fmul float %E_load_10, 0x3F128A5540000000
  %tmp_94_4_5 = fadd float %tmp_97_4_4, %tmp_93_4_5
  %tmp_96_4_5 = fmul float %E_load_11, 0x3FCFFFFFE0000000
  %tmp_97_4_5 = fsub float %tmp_94_4_5, %tmp_96_4_5
  %tmp_98_4_5 = fmul float %E_load_11, 0x3F128A5540000000
  %tmp_99_4_5 = fadd float %tmp_101_4_4, %tmp_98_4_5
  %tmp_100_4_5 = fmul float %E_load_10, 0x3FCFFFFFE0000000
  %tmp_101_4_5 = fadd float %tmp_99_4_5, %tmp_100_4_5
  %tmp_93_4_6 = fmul float %E_load_12, 0xBFCFFFFFE0000000
  %tmp_94_4_6 = fadd float %tmp_97_4_5, %tmp_93_4_6
  %tmp_96_4_6 = fmul float %E_load_13, 0x3F163F9980000000
  %tmp_97_4_6 = fsub float %tmp_94_4_6, %tmp_96_4_6
  %tmp_98_4_6 = fmul float %E_load_13, 0xBFCFFFFFE0000000
  %tmp_99_4_6 = fadd float %tmp_101_4_5, %tmp_98_4_6
  %tmp_100_4_6 = fmul float %E_load_12, 0x3F163F9980000000
  %tmp_101_4_6 = fadd float %tmp_99_4_6, %tmp_100_4_6
  %tmp_93_4_7 = fmul float %E_load_14, 0xBF19F4DDC0000000
  %tmp_94_4_7 = fadd float %tmp_97_4_6, %tmp_93_4_7
  %tmp_96_4_7 = fmul float %E_load_15, 0xBFCFFFFFE0000000
  %tmp_97_4_7 = fsub float %tmp_94_4_7, %tmp_96_4_7
  %tmp_98_4_7 = fmul float %E_load_15, 0xBF19F4DDC0000000
  %tmp_99_4_7 = fadd float %tmp_101_4_6, %tmp_98_4_7
  %tmp_100_4_7 = fmul float %E_load_14, 0xBFCFFFFFE0000000
  %tmp_101_4_7 = fadd float %tmp_99_4_7, %tmp_100_4_7
  %tmp_93_4_8 = fmul float %E_load_16, 0x3FCFFFFFC0000000
  %tmp_94_4_8 = fadd float %tmp_97_4_7, %tmp_93_4_8
  %tmp_96_4_8 = fmul float %E_load_17, 0xBF1DAA2200000000
  %tmp_97_4_8 = fsub float %tmp_94_4_8, %tmp_96_4_8
  %tmp_98_4_8 = fmul float %E_load_17, 0x3FCFFFFFC0000000
  %tmp_99_4_8 = fadd float %tmp_101_4_7, %tmp_98_4_8
  %tmp_100_4_8 = fmul float %E_load_16, 0xBF1DAA2200000000
  %tmp_101_4_8 = fadd float %tmp_99_4_8, %tmp_100_4_8
  %tmp_93_4_9 = fmul float %E_load_18, 0x3F20AFB320000000
  %tmp_94_4_9 = fadd float %tmp_97_4_8, %tmp_93_4_9
  %tmp_96_4_9 = fmul float %E_load_19, 0x3FCFFFFFC0000000
  %tmp_97_4_9 = fsub float %tmp_94_4_9, %tmp_96_4_9
  %tmp_98_4_9 = fmul float %E_load_19, 0x3F20AFB320000000
  %tmp_99_4_9 = fadd float %tmp_101_4_8, %tmp_98_4_9
  %tmp_100_4_9 = fmul float %E_load_18, 0x3FCFFFFFC0000000
  %tmp_101_4_9 = fadd float %tmp_99_4_9, %tmp_100_4_9
  %tmp_93_4_s = fmul float %E_load_20, 0xBFCFFFFFA0000000
  %tmp_94_4_s = fadd float %tmp_97_4_9, %tmp_93_4_s
  %tmp_96_4_s = fmul float %E_load_21, 0x3F228A5540000000
  %tmp_97_4_s = fsub float %tmp_94_4_s, %tmp_96_4_s
  %tmp_98_4_s = fmul float %E_load_21, 0xBFCFFFFFA0000000
  %tmp_99_4_s = fadd float %tmp_101_4_9, %tmp_98_4_s
  %tmp_100_4_s = fmul float %E_load_20, 0x3F228A5540000000
  %tmp_101_4_s = fadd float %tmp_99_4_s, %tmp_100_4_s
  %tmp_93_4_4 = fmul float %E_load_22, 0xBF2464F760000000
  %tmp_94_4_10 = fadd float %tmp_97_4_s, %tmp_93_4_4
  %tmp_96_4_1 = fmul float %E_load_23, 0xBFCFFFFFA0000000
  %tmp_97_4_10 = fsub float %tmp_94_4_10, %tmp_96_4_1
  %tmp_98_4_4 = fmul float %E_load_23, 0xBF2464F760000000
  %tmp_99_4_10 = fadd float %tmp_101_4_s, %tmp_98_4_4
  %tmp_100_4_1 = fmul float %E_load_22, 0xBFCFFFFFA0000000
  %tmp_101_4_10 = fadd float %tmp_99_4_10, %tmp_100_4_1
  %tmp_93_4_10 = fmul float %E_load_24, 0x3FCFFFFF80000000
  %tmp_94_4_11 = fadd float %tmp_97_4_10, %tmp_93_4_10
  %tmp_96_4_10 = fmul float %E_load_25, 0xBF263F9980000000
  %tmp_97_4_11 = fsub float %tmp_94_4_11, %tmp_96_4_10
  %tmp_98_4_10 = fmul float %E_load_25, 0x3FCFFFFF80000000
  %tmp_99_4_11 = fadd float %tmp_101_4_10, %tmp_98_4_10
  %tmp_100_4_10 = fmul float %E_load_24, 0xBF263F9980000000
  %tmp_101_4_11 = fadd float %tmp_99_4_11, %tmp_100_4_10
  %tmp_93_4_11 = fmul float %E_load_26, 0x3F281A3B80000000
  %tmp_94_4_12 = fadd float %tmp_97_4_11, %tmp_93_4_11
  %tmp_96_4_11 = fmul float %E_load_27, 0x3FCFFFFF60000000
  %tmp_97_4_12 = fsub float %tmp_94_4_12, %tmp_96_4_11
  %tmp_98_4_11 = fmul float %E_load_27, 0x3F281A3B80000000
  %tmp_99_4_12 = fadd float %tmp_101_4_11, %tmp_98_4_11
  %tmp_100_4_11 = fmul float %E_load_26, 0x3FCFFFFF60000000
  %tmp_101_4_12 = fadd float %tmp_99_4_12, %tmp_100_4_11
  %tmp_93_4_12 = fmul float %E_load_28, 0xBFCFFFFF60000000
  %tmp_94_4_13 = fadd float %tmp_97_4_12, %tmp_93_4_12
  %tmp_96_4_12 = fmul float %E_load_29, 0x3F29F4DDA0000000
  %tmp_97_4_13 = fsub float %tmp_94_4_13, %tmp_96_4_12
  %tmp_98_4_12 = fmul float %E_load_29, 0xBFCFFFFF60000000
  %tmp_99_4_13 = fadd float %tmp_101_4_12, %tmp_98_4_12
  %tmp_100_4_12 = fmul float %E_load_28, 0x3F29F4DDA0000000
  %tmp_101_4_13 = fadd float %tmp_99_4_13, %tmp_100_4_12
  %tmp_93_4_13 = fmul float %E_load_30, 0xBF2BCF7FC0000000
  %tmp_94_4_14 = fadd float %tmp_97_4_13, %tmp_93_4_13
  %tmp_96_4_13 = fmul float %E_load_31, 0xBFCFFFFF40000000
  %tmp_97_4_14 = fsub float %tmp_94_4_14, %tmp_96_4_13
  store float %tmp_97_4_14, float* %S_addr_8, align 4
  %tmp_98_4_13 = fmul float %E_load_31, 0xBF2BCF7FC0000000
  %tmp_99_4_14 = fadd float %tmp_101_4_13, %tmp_98_4_13
  %tmp_100_4_13 = fmul float %E_load_30, 0xBFCFFFFF40000000
  %tmp_101_4_14 = fadd float %tmp_99_4_14, %tmp_100_4_13
  store float %tmp_101_4_14, float* %S_addr_9, align 4
  %S_addr_10 = getelementptr [32 x float]* %S, i32 0, i32 5
  %S_addr_11 = getelementptr [32 x float]* %S, i32 0, i32 21
  %tmp_93_5_1 = fmul float %E_load_2, 0xBFB87CD0A0000000
  %tmp_94_5_1 = fadd float %tmp_3, %tmp_93_5_1
  %tmp_96_5_1 = fmul float %E_load_3, 0x3FCD90A4A0000000
  %tmp_97_5_1 = fsub float %tmp_94_5_1, %tmp_96_5_1
  %tmp_98_5_1 = fmul float %E_load_3, 0xBFB87CD0A0000000
  %tmp_99_5_1 = fadd float %tmp_7, %tmp_98_5_1
  %tmp_100_5_1 = fmul float %E_load_2, 0x3FCD90A4A0000000
  %tmp_101_5_1 = fadd float %tmp_99_5_1, %tmp_100_5_1
  %tmp_93_5_2 = fmul float %E_load_4, 0xBFC6A17020000000
  %tmp_94_5_2 = fadd float %tmp_97_5_1, %tmp_93_5_2
  %tmp_96_5_2 = fmul float %E_load_5, 0xBFC69FCCA0000000
  %tmp_97_5_2 = fsub float %tmp_94_5_2, %tmp_96_5_2
  %tmp_98_5_2 = fmul float %E_load_5, 0xBFC6A17020000000
  %tmp_99_5_2 = fadd float %tmp_101_5_1, %tmp_98_5_2
  %tmp_100_5_2 = fmul float %E_load_4, 0xBFC69FCCA0000000
  %tmp_101_5_2 = fadd float %tmp_99_5_2, %tmp_100_5_2
  %tmp_93_5_3 = fmul float %E_load_6, 0x3FCD8FC180000000
  %tmp_94_5_3 = fadd float %tmp_97_5_2, %tmp_93_5_3
  %tmp_96_5_3 = fmul float %E_load_7, 0xBFB88118C0000000
  %tmp_97_5_3 = fsub float %tmp_94_5_3, %tmp_96_5_3
  %tmp_98_5_3 = fmul float %E_load_7, 0x3FCD8FC180000000
  %tmp_99_5_3 = fadd float %tmp_101_5_2, %tmp_98_5_3
  %tmp_100_5_3 = fmul float %E_load_6, 0xBFB88118C0000000
  %tmp_101_5_3 = fadd float %tmp_99_5_3, %tmp_100_5_3
  %tmp_93_5_4 = fmul float %E_load_8, 0x3F128A5540000000
  %tmp_94_5_4 = fadd float %tmp_97_5_3, %tmp_93_5_4
  %tmp_96_5_4 = fmul float %E_load_9, 0x3FCFFFFFE0000000
  %tmp_97_5_4 = fsub float %tmp_94_5_4, %tmp_96_5_4
  %tmp_98_5_4 = fmul float %E_load_9, 0x3F128A5540000000
  %tmp_99_5_4 = fadd float %tmp_101_5_3, %tmp_98_5_4
  %tmp_100_5_4 = fmul float %E_load_8, 0x3FCFFFFFE0000000
  %tmp_101_5_4 = fadd float %tmp_99_5_4, %tmp_100_5_4
  %tmp_93_5_5 = fmul float %E_load_10, 0xBFCD918780000000
  %tmp_94_5_5 = fadd float %tmp_97_5_4, %tmp_93_5_5
  %tmp_96_5_5 = fmul float %E_load_11, 0xBFB8788840000000
  %tmp_97_5_5 = fsub float %tmp_94_5_5, %tmp_96_5_5
  %tmp_98_5_5 = fmul float %E_load_11, 0xBFCD918780000000
  %tmp_99_5_5 = fadd float %tmp_101_5_4, %tmp_98_5_5
  %tmp_100_5_5 = fmul float %E_load_10, 0xBFB8788840000000
  %tmp_101_5_5 = fadd float %tmp_99_5_5, %tmp_100_5_5
  %tmp_93_5_6 = fmul float %E_load_12, 0x3FC69E2900000000
  %tmp_94_5_6 = fadd float %tmp_97_5_5, %tmp_93_5_6
  %tmp_96_5_6 = fmul float %E_load_13, 0xBFC6A31380000000
  %tmp_97_5_6 = fsub float %tmp_94_5_6, %tmp_96_5_6
  %tmp_98_5_6 = fmul float %E_load_13, 0x3FC69E2900000000
  %tmp_99_5_6 = fadd float %tmp_101_5_5, %tmp_98_5_6
  %tmp_100_5_6 = fmul float %E_load_12, 0xBFC6A31380000000
  %tmp_101_5_6 = fadd float %tmp_99_5_6, %tmp_100_5_6
  %tmp_93_5_7 = fmul float %E_load_14, 0x3FB88560E0000000
  %tmp_94_5_7 = fadd float %tmp_97_5_6, %tmp_93_5_7
  %tmp_96_5_7 = fmul float %E_load_15, 0x3FCD8EDE40000000
  %tmp_97_5_7 = fsub float %tmp_94_5_7, %tmp_96_5_7
  %tmp_98_5_7 = fmul float %E_load_15, 0x3FB88560E0000000
  %tmp_99_5_7 = fadd float %tmp_101_5_6, %tmp_98_5_7
  %tmp_100_5_7 = fmul float %E_load_14, 0x3FCD8EDE40000000
  %tmp_101_5_7 = fadd float %tmp_99_5_7, %tmp_100_5_7
  %tmp_93_5_8 = fmul float %E_load_16, 0xBFCFFFFFA0000000
  %tmp_94_5_8 = fadd float %tmp_97_5_7, %tmp_93_5_8
  %tmp_96_5_8 = fmul float %E_load_17, 0x3F228A5540000000
  %tmp_97_5_8 = fsub float %tmp_94_5_8, %tmp_96_5_8
  %tmp_98_5_8 = fmul float %E_load_17, 0xBFCFFFFFA0000000
  %tmp_99_5_8 = fadd float %tmp_101_5_7, %tmp_98_5_8
  %tmp_100_5_8 = fmul float %E_load_16, 0x3F228A5540000000
  %tmp_101_5_8 = fadd float %tmp_99_5_8, %tmp_100_5_8
  %tmp_93_5_9 = fmul float %E_load_18, 0x3FB8743FC0000000
  %tmp_94_5_9 = fadd float %tmp_97_5_8, %tmp_93_5_9
  %tmp_96_5_9 = fmul float %E_load_19, 0xBFCD926A40000000
  %tmp_97_5_9 = fsub float %tmp_94_5_9, %tmp_96_5_9
  %tmp_98_5_9 = fmul float %E_load_19, 0x3FB8743FC0000000
  %tmp_99_5_9 = fadd float %tmp_101_5_8, %tmp_98_5_9
  %tmp_100_5_9 = fmul float %E_load_18, 0xBFCD926A40000000
  %tmp_101_5_9 = fadd float %tmp_99_5_9, %tmp_100_5_9
  %tmp_93_5_s = fmul float %E_load_20, 0x3FC6A4B6E0000000
  %tmp_94_5_s = fadd float %tmp_97_5_9, %tmp_93_5_s
  %tmp_96_5_s = fmul float %E_load_21, 0x3FC69C8540000000
  %tmp_97_5_s = fsub float %tmp_94_5_s, %tmp_96_5_s
  %tmp_98_5_s = fmul float %E_load_21, 0x3FC6A4B6E0000000
  %tmp_99_5_s = fadd float %tmp_101_5_9, %tmp_98_5_s
  %tmp_100_5_s = fmul float %E_load_20, 0x3FC69C8540000000
  %tmp_101_5_s = fadd float %tmp_99_5_s, %tmp_100_5_s
  %tmp_93_5_10 = fmul float %E_load_22, 0xBFCD8DFAE0000000
  %tmp_94_5_10 = fadd float %tmp_97_5_s, %tmp_93_5_10
  %tmp_96_5_10 = fmul float %E_load_23, 0x3FB889A8E0000000
  %tmp_97_5_10 = fsub float %tmp_94_5_10, %tmp_96_5_10
  %tmp_98_5_10 = fmul float %E_load_23, 0xBFCD8DFAE0000000
  %tmp_99_5_10 = fadd float %tmp_101_5_s, %tmp_98_5_10
  %tmp_100_5_10 = fmul float %E_load_22, 0x3FB889A8E0000000
  %tmp_101_5_10 = fadd float %tmp_99_5_10, %tmp_100_5_10
  %tmp_93_5_11 = fmul float %E_load_24, 0xBF2BCF7FC0000000
  %tmp_94_5_11 = fadd float %tmp_97_5_10, %tmp_93_5_11
  %tmp_96_5_11 = fmul float %E_load_25, 0xBFCFFFFF40000000
  %tmp_97_5_11 = fsub float %tmp_94_5_11, %tmp_96_5_11
  %tmp_98_5_11 = fmul float %E_load_25, 0xBF2BCF7FC0000000
  %tmp_99_5_11 = fadd float %tmp_101_5_10, %tmp_98_5_11
  %tmp_100_5_11 = fmul float %E_load_24, 0xBFCFFFFF40000000
  %tmp_101_5_11 = fadd float %tmp_99_5_11, %tmp_100_5_11
  %tmp_93_5_12 = fmul float %E_load_26, 0x3FCD934CE0000000
  %tmp_94_5_12 = fadd float %tmp_97_5_11, %tmp_93_5_12
  %tmp_96_5_12 = fmul float %E_load_27, 0x3FB86FF720000000
  %tmp_97_5_12 = fsub float %tmp_94_5_12, %tmp_96_5_12
  %tmp_98_5_12 = fmul float %E_load_27, 0x3FCD934CE0000000
  %tmp_99_5_12 = fadd float %tmp_101_5_11, %tmp_98_5_12
  %tmp_100_5_12 = fmul float %E_load_26, 0x3FB86FF720000000
  %tmp_101_5_12 = fadd float %tmp_99_5_12, %tmp_100_5_12
  %tmp_93_5_13 = fmul float %E_load_28, 0xBFC69AE160000000
  %tmp_94_5_13 = fadd float %tmp_97_5_12, %tmp_93_5_13
  %tmp_96_5_13 = fmul float %E_load_29, 0x3FC6A65A00000000
  %tmp_97_5_13 = fsub float %tmp_94_5_13, %tmp_96_5_13
  %tmp_98_5_13 = fmul float %E_load_29, 0xBFC69AE160000000
  %tmp_99_5_13 = fadd float %tmp_101_5_12, %tmp_98_5_13
  %tmp_100_5_13 = fmul float %E_load_28, 0x3FC6A65A00000000
  %tmp_101_5_13 = fadd float %tmp_99_5_13, %tmp_100_5_13
  %tmp_93_5_14 = fmul float %E_load_30, 0xBFB88DF0C0000000
  %tmp_94_5_14 = fadd float %tmp_97_5_13, %tmp_93_5_14
  %tmp_96_5_14 = fmul float %E_load_31, 0xBFCD8D1740000000
  %tmp_97_5_14 = fsub float %tmp_94_5_14, %tmp_96_5_14
  store float %tmp_97_5_14, float* %S_addr_10, align 4
  %tmp_98_5_14 = fmul float %E_load_31, 0xBFB88DF0C0000000
  %tmp_99_5_14 = fadd float %tmp_101_5_13, %tmp_98_5_14
  %tmp_100_5_14 = fmul float %E_load_30, 0xBFCD8D1740000000
  %tmp_101_5_14 = fadd float %tmp_99_5_14, %tmp_100_5_14
  store float %tmp_101_5_14, float* %S_addr_11, align 4
  %S_addr_12 = getelementptr [32 x float]* %S, i32 0, i32 6
  %S_addr_13 = getelementptr [32 x float]* %S, i32 0, i32 22
  %tmp_93_6_1 = fmul float %E_load_2, 0xBFC6A02080000000
  %tmp_94_6_1 = fadd float %tmp_3, %tmp_93_6_1
  %tmp_96_6_1 = fmul float %E_load_3, 0x3FC6A11C40000000
  %tmp_97_6_1 = fsub float %tmp_94_6_1, %tmp_96_6_1
  %tmp_98_6_1 = fmul float %E_load_3, 0xBFC6A02080000000
  %tmp_99_6_1 = fadd float %tmp_7, %tmp_98_6_1
  %tmp_100_6_1 = fmul float %E_load_2, 0x3FC6A11C40000000
  %tmp_101_6_1 = fadd float %tmp_99_6_1, %tmp_100_6_1
  %tmp_93_6_2 = fmul float %E_load_4, 0xBF063F9980000000
  %tmp_94_6_2 = fadd float %tmp_97_6_1, %tmp_93_6_2
  %tmp_97_6_2 = fsub float %tmp_94_6_2, %tmp_98_4_2
  %tmp_98_6_2 = fmul float %E_load_5, 0xBF063F9980000000
  %tmp_99_6_2 = fadd float %tmp_101_6_1, %tmp_98_6_2
  %tmp_101_6_2 = fadd float %tmp_99_6_2, %tmp_93_4_2
  %tmp_93_6_3 = fmul float %E_load_6, 0x3FC6A217E0000000
  %tmp_94_6_3 = fadd float %tmp_97_6_2, %tmp_93_6_3
  %tmp_96_6_3 = fmul float %E_load_7, 0x3FC69F24C0000000
  %tmp_97_6_3 = fsub float %tmp_94_6_3, %tmp_96_6_3
  %tmp_98_6_3 = fmul float %E_load_7, 0x3FC6A217E0000000
  %tmp_99_6_3 = fadd float %tmp_101_6_2, %tmp_98_6_3
  %tmp_100_6_3 = fmul float %E_load_6, 0x3FC69F24C0000000
  %tmp_101_6_3 = fadd float %tmp_99_6_3, %tmp_100_6_3
  %tmp_93_6_4 = fmul float %E_load_8, 0xBFCFFFFFE0000000
  %tmp_94_6_4 = fadd float %tmp_97_6_3, %tmp_93_6_4
  %tmp_96_6_4 = fmul float %E_load_9, 0x3F163F9980000000
  %tmp_97_6_4 = fsub float %tmp_94_6_4, %tmp_96_6_4
  %tmp_98_6_4 = fmul float %E_load_9, 0xBFCFFFFFE0000000
  %tmp_99_6_4 = fadd float %tmp_101_6_3, %tmp_98_6_4
  %tmp_100_6_4 = fmul float %E_load_8, 0x3F163F9980000000
  %tmp_101_6_4 = fadd float %tmp_99_6_4, %tmp_100_6_4
  %tmp_93_6_5 = fmul float %E_load_10, 0x3FC69E2900000000
  %tmp_94_6_5 = fadd float %tmp_97_6_4, %tmp_93_6_5
  %tmp_96_6_5 = fmul float %E_load_11, 0xBFC6A31380000000
  %tmp_97_6_5 = fsub float %tmp_94_6_5, %tmp_96_6_5
  %tmp_98_6_5 = fmul float %E_load_11, 0x3FC69E2900000000
  %tmp_99_6_5 = fadd float %tmp_101_6_4, %tmp_98_6_5
  %tmp_100_6_5 = fmul float %E_load_10, 0xBFC6A31380000000
  %tmp_101_6_5 = fadd float %tmp_99_6_5, %tmp_100_6_5
  %tmp_93_6_6 = fmul float %E_load_12, 0x3F20AFB320000000
  %tmp_94_6_6 = fadd float %tmp_97_6_5, %tmp_93_6_6
  %tmp_96_6_6 = fmul float %E_load_13, 0x3FCFFFFFC0000000
  %tmp_97_6_6 = fsub float %tmp_94_6_6, %tmp_96_6_6
  %tmp_98_6_6 = fmul float %E_load_13, 0x3F20AFB320000000
  %tmp_99_6_6 = fadd float %tmp_101_6_5, %tmp_98_6_6
  %tmp_100_6_6 = fmul float %E_load_12, 0x3FCFFFFFC0000000
  %tmp_101_6_6 = fadd float %tmp_99_6_6, %tmp_100_6_6
  %tmp_93_6_7 = fmul float %E_load_14, 0xBFC6A40F20000000
  %tmp_94_6_7 = fadd float %tmp_97_6_6, %tmp_93_6_7
  %tmp_96_6_7 = fmul float %E_load_15, 0xBFC69D2D20000000
  %tmp_97_6_7 = fsub float %tmp_94_6_7, %tmp_96_6_7
  %tmp_98_6_7 = fmul float %E_load_15, 0xBFC6A40F20000000
  %tmp_99_6_7 = fadd float %tmp_101_6_6, %tmp_98_6_7
  %tmp_100_6_7 = fmul float %E_load_14, 0xBFC69D2D20000000
  %tmp_101_6_7 = fadd float %tmp_99_6_7, %tmp_100_6_7
  %tmp_93_6_8 = fmul float %E_load_16, 0x3FCFFFFF80000000
  %tmp_94_6_8 = fadd float %tmp_97_6_7, %tmp_93_6_8
  %tmp_96_6_8 = fmul float %E_load_17, 0xBF263F9980000000
  %tmp_97_6_8 = fsub float %tmp_94_6_8, %tmp_96_6_8
  %tmp_98_6_8 = fmul float %E_load_17, 0x3FCFFFFF80000000
  %tmp_99_6_8 = fadd float %tmp_101_6_7, %tmp_98_6_8
  %tmp_100_6_8 = fmul float %E_load_16, 0xBF263F9980000000
  %tmp_101_6_8 = fadd float %tmp_99_6_8, %tmp_100_6_8
  %tmp_93_6_9 = fmul float %E_load_18, 0xBFC69C3140000000
  %tmp_94_6_9 = fadd float %tmp_97_6_8, %tmp_93_6_9
  %tmp_96_6_9 = fmul float %E_load_19, 0x3FC6A50AA0000000
  %tmp_97_6_9 = fsub float %tmp_94_6_9, %tmp_96_6_9
  %tmp_98_6_9 = fmul float %E_load_19, 0xBFC69C3140000000
  %tmp_99_6_9 = fadd float %tmp_101_6_8, %tmp_98_6_9
  %tmp_100_6_9 = fmul float %E_load_18, 0x3FC6A50AA0000000
  %tmp_101_6_9 = fadd float %tmp_99_6_9, %tmp_100_6_9
  %tmp_93_6_s = fmul float %E_load_20, 0xBF2BCF7FC0000000
  %tmp_94_6_s = fadd float %tmp_97_6_9, %tmp_93_6_s
  %tmp_96_6_s = fmul float %E_load_21, 0xBFCFFFFF40000000
  %tmp_97_6_s = fsub float %tmp_94_6_s, %tmp_96_6_s
  %tmp_98_6_s = fmul float %E_load_21, 0xBF2BCF7FC0000000
  %tmp_99_6_s = fadd float %tmp_101_6_9, %tmp_98_6_s
  %tmp_100_6_s = fmul float %E_load_20, 0xBFCFFFFF40000000
  %tmp_101_6_s = fadd float %tmp_99_6_s, %tmp_100_6_s
  %tmp_93_6_10 = fmul float %E_load_22, 0x3FC6A60620000000
  %tmp_94_6_10 = fadd float %tmp_97_6_s, %tmp_93_6_10
  %tmp_96_6_2 = fmul float %E_load_23, 0x3FC69B3560000000
  %tmp_97_6_10 = fsub float %tmp_94_6_10, %tmp_96_6_2
  %tmp_98_6_10 = fmul float %E_load_23, 0x3FC6A60620000000
  %tmp_99_6_10 = fadd float %tmp_101_6_s, %tmp_98_6_10
  %tmp_100_6_2 = fmul float %E_load_22, 0x3FC69B3560000000
  %tmp_101_6_10 = fadd float %tmp_99_6_10, %tmp_100_6_2
  %tmp_93_6_11 = fmul float %E_load_24, 0xBFCFFFFEE0000000
  %tmp_94_6_11 = fadd float %tmp_97_6_10, %tmp_93_6_11
  %tmp_96_6_10 = fmul float %E_load_25, 0x3F30AFB300000000
  %tmp_97_6_11 = fsub float %tmp_94_6_11, %tmp_96_6_10
  %tmp_98_6_11 = fmul float %E_load_25, 0xBFCFFFFEE0000000
  %tmp_99_6_11 = fadd float %tmp_101_6_10, %tmp_98_6_11
  %tmp_100_6_10 = fmul float %E_load_24, 0x3F30AFB300000000
  %tmp_101_6_11 = fadd float %tmp_99_6_11, %tmp_100_6_10
  %tmp_93_6_12 = fmul float %E_load_26, 0x3FC69A3960000000
  %tmp_94_6_12 = fadd float %tmp_97_6_11, %tmp_93_6_12
  %tmp_96_6_11 = fmul float %E_load_27, 0xBFC6A701A0000000
  %tmp_97_6_12 = fsub float %tmp_94_6_12, %tmp_96_6_11
  %tmp_98_6_12 = fmul float %E_load_27, 0x3FC69A3960000000
  %tmp_99_6_12 = fadd float %tmp_101_6_11, %tmp_98_6_12
  %tmp_100_6_11 = fmul float %E_load_26, 0xBFC6A701A0000000
  %tmp_101_6_12 = fadd float %tmp_99_6_12, %tmp_100_6_11
  %tmp_93_6_13 = fmul float %E_load_28, 0x3F3377A620000000
  %tmp_94_6_13 = fadd float %tmp_97_6_12, %tmp_93_6_13
  %tmp_96_6_12 = fmul float %E_load_29, 0x3FCFFFFE80000000
  %tmp_97_6_13 = fsub float %tmp_94_6_13, %tmp_96_6_12
  %tmp_98_6_13 = fmul float %E_load_29, 0x3F3377A620000000
  %tmp_99_6_13 = fadd float %tmp_101_6_12, %tmp_98_6_13
  %tmp_100_6_12 = fmul float %E_load_28, 0x3FCFFFFE80000000
  %tmp_101_6_13 = fadd float %tmp_99_6_13, %tmp_100_6_12
  %tmp_93_6_14 = fmul float %E_load_30, 0xBFC6A7FD00000000
  %tmp_94_6_14 = fadd float %tmp_97_6_13, %tmp_93_6_14
  %tmp_96_6_13 = fmul float %E_load_31, 0xBFC6993D60000000
  %tmp_97_6_14 = fsub float %tmp_94_6_14, %tmp_96_6_13
  store float %tmp_97_6_14, float* %S_addr_12, align 4
  %tmp_98_6_14 = fmul float %E_load_31, 0xBFC6A7FD00000000
  %tmp_99_6_14 = fadd float %tmp_101_6_13, %tmp_98_6_14
  %tmp_100_6_13 = fmul float %E_load_30, 0xBFC6993D60000000
  %tmp_101_6_14 = fadd float %tmp_99_6_14, %tmp_100_6_13
  store float %tmp_101_6_14, float* %S_addr_13, align 4
  %S_addr_14 = getelementptr [32 x float]* %S, i32 0, i32 7
  %S_addr_15 = getelementptr [32 x float]* %S, i32 0, i32 23
  %tmp_93_7_1 = fmul float %E_load_2, 0xBFCD901C60000000
  %tmp_94_7_1 = fadd float %tmp_3, %tmp_93_7_1
  %tmp_96_7_1 = fmul float %E_load_3, 0x3FB87F6260000000
  %tmp_97_7_1 = fsub float %tmp_94_7_1, %tmp_96_7_1
  %tmp_98_7_1 = fmul float %E_load_3, 0xBFCD901C60000000
  %tmp_99_7_1 = fadd float %tmp_7, %tmp_98_7_1
  %tmp_100_7_1 = fmul float %E_load_2, 0x3FB87F6260000000
  %tmp_101_7_1 = fadd float %tmp_99_7_1, %tmp_100_7_1
  %tmp_93_7_2 = fmul float %E_load_4, 0x3FC69F78C0000000
  %tmp_94_7_2 = fadd float %tmp_97_7_1, %tmp_93_7_2
  %tmp_96_7_2 = fmul float %E_load_5, 0xBFC6A1C400000000
  %tmp_97_7_2 = fsub float %tmp_94_7_2, %tmp_96_7_2
  %tmp_98_7_2 = fmul float %E_load_5, 0x3FC69F78C0000000
  %tmp_99_7_2 = fadd float %tmp_101_7_1, %tmp_98_7_2
  %tmp_100_7_2 = fmul float %E_load_4, 0xBFC6A1C400000000
  %tmp_101_7_2 = fadd float %tmp_99_7_2, %tmp_100_7_2
  %tmp_93_7_3 = fmul float %E_load_6, 0xBFB8796380000000
  %tmp_94_7_3 = fadd float %tmp_97_7_2, %tmp_93_7_3
  %tmp_96_7_3 = fmul float %E_load_7, 0x3FCD915A20000000
  %tmp_97_7_3 = fsub float %tmp_94_7_3, %tmp_96_7_3
  %tmp_98_7_3 = fmul float %E_load_7, 0xBFB8796380000000
  %tmp_99_7_3 = fadd float %tmp_101_7_2, %tmp_98_7_3
  %tmp_100_7_3 = fmul float %E_load_6, 0x3FCD915A20000000
  %tmp_101_7_3 = fadd float %tmp_99_7_3, %tmp_100_7_3
  %tmp_93_7_4 = fmul float %E_load_8, 0xBF19F4DDC0000000
  %tmp_94_7_4 = fadd float %tmp_97_7_3, %tmp_93_7_4
  %tmp_97_7_4 = fsub float %tmp_94_7_4, %tmp_98_6_4
  %tmp_98_7_4 = fmul float %E_load_9, 0xBF19F4DDC0000000
  %tmp_99_7_4 = fadd float %tmp_101_7_3, %tmp_98_7_4
  %tmp_101_7_4 = fadd float %tmp_99_7_4, %tmp_93_6_4
  %tmp_93_7_5 = fmul float %E_load_10, 0x3FB88560E0000000
  %tmp_94_7_5 = fadd float %tmp_97_7_4, %tmp_93_7_5
  %tmp_96_7_5 = fmul float %E_load_11, 0x3FCD8EDE40000000
  %tmp_97_7_5 = fsub float %tmp_94_7_5, %tmp_96_7_5
  %tmp_98_7_5 = fmul float %E_load_11, 0x3FB88560E0000000
  %tmp_99_7_5 = fadd float %tmp_101_7_4, %tmp_98_7_5
  %tmp_100_7_5 = fmul float %E_load_10, 0x3FCD8EDE40000000
  %tmp_101_7_5 = fadd float %tmp_99_7_5, %tmp_100_7_5
  %tmp_93_7_6 = fmul float %E_load_12, 0xBFC6A40F20000000
  %tmp_94_7_6 = fadd float %tmp_97_7_5, %tmp_93_7_6
  %tmp_96_7_6 = fmul float %E_load_13, 0xBFC69D2D20000000
  %tmp_97_7_6 = fsub float %tmp_94_7_6, %tmp_96_7_6
  %tmp_98_7_6 = fmul float %E_load_13, 0xBFC6A40F20000000
  %tmp_99_7_6 = fadd float %tmp_101_7_5, %tmp_98_7_6
  %tmp_100_7_6 = fmul float %E_load_12, 0xBFC69D2D20000000
  %tmp_101_7_6 = fadd float %tmp_99_7_6, %tmp_100_7_6
  %tmp_93_7_7 = fmul float %E_load_14, 0x3FCD9297A0000000
  %tmp_94_7_7 = fadd float %tmp_97_7_6, %tmp_93_7_7
  %tmp_96_7_7 = fmul float %E_load_15, 0x3FB8736460000000
  %tmp_97_7_7 = fsub float %tmp_94_7_7, %tmp_96_7_7
  %tmp_98_7_7 = fmul float %E_load_15, 0x3FCD9297A0000000
  %tmp_99_7_7 = fadd float %tmp_101_7_6, %tmp_98_7_7
  %tmp_100_7_7 = fmul float %E_load_14, 0x3FB8736460000000
  %tmp_101_7_7 = fadd float %tmp_99_7_7, %tmp_100_7_7
  %tmp_93_7_8 = fmul float %E_load_16, 0xBFCFFFFF60000000
  %tmp_94_7_8 = fadd float %tmp_97_7_7, %tmp_93_7_8
  %tmp_96_7_8 = fmul float %E_load_17, 0x3F29F4DDA0000000
  %tmp_97_7_8 = fsub float %tmp_94_7_8, %tmp_96_7_8
  %tmp_98_7_8 = fmul float %E_load_17, 0xBFCFFFFF60000000
  %tmp_99_7_8 = fadd float %tmp_101_7_7, %tmp_98_7_8
  %tmp_100_7_8 = fmul float %E_load_16, 0x3F29F4DDA0000000
  %tmp_101_7_8 = fadd float %tmp_99_7_8, %tmp_100_7_8
  %tmp_93_7_9 = fmul float %E_load_18, 0x3FCD8D9FE0000000
  %tmp_94_7_9 = fadd float %tmp_97_7_8, %tmp_93_7_9
  %tmp_96_7_9 = fmul float %E_load_19, 0xBFB88B5F40000000
  %tmp_97_7_9 = fsub float %tmp_94_7_9, %tmp_96_7_9
  %tmp_98_7_9 = fmul float %E_load_19, 0x3FCD8D9FE0000000
  %tmp_99_7_9 = fadd float %tmp_101_7_8, %tmp_98_7_9
  %tmp_100_7_9 = fmul float %E_load_18, 0xBFB88B5F40000000
  %tmp_101_7_9 = fadd float %tmp_99_7_9, %tmp_100_7_9
  %tmp_93_7_s = fmul float %E_load_20, 0xBFC69AE160000000
  %tmp_94_7_s = fadd float %tmp_97_7_9, %tmp_93_7_s
  %tmp_96_7_s = fmul float %E_load_21, 0x3FC6A65A00000000
  %tmp_97_7_s = fsub float %tmp_94_7_s, %tmp_96_7_s
  %tmp_98_7_s = fmul float %E_load_21, 0xBFC69AE160000000
  %tmp_99_7_s = fadd float %tmp_101_7_9, %tmp_98_7_s
  %tmp_100_7_s = fmul float %E_load_20, 0x3FC6A65A00000000
  %tmp_101_7_s = fadd float %tmp_99_7_s, %tmp_100_7_s
  %tmp_93_7_10 = fmul float %E_load_22, 0x3FB86D6520000000
  %tmp_94_7_10 = fadd float %tmp_97_7_s, %tmp_93_7_10
  %tmp_96_7_4 = fmul float %E_load_23, 0xBFCD93D4C0000000
  %tmp_97_7_10 = fsub float %tmp_94_7_10, %tmp_96_7_4
  %tmp_98_7_10 = fmul float %E_load_23, 0x3FB86D6520000000
  %tmp_99_7_10 = fadd float %tmp_101_7_s, %tmp_98_7_10
  %tmp_100_7_4 = fmul float %E_load_22, 0xBFCD93D4C0000000
  %tmp_101_7_10 = fadd float %tmp_99_7_10, %tmp_100_7_4
  %tmp_93_7_11 = fmul float %E_load_24, 0x3F3377A620000000
  %tmp_94_7_11 = fadd float %tmp_97_7_10, %tmp_93_7_11
  %tmp_96_7_10 = fmul float %E_load_25, 0x3FCFFFFE80000000
  %tmp_97_7_11 = fsub float %tmp_94_7_11, %tmp_96_7_10
  %tmp_98_7_11 = fmul float %E_load_25, 0x3F3377A620000000
  %tmp_99_7_11 = fadd float %tmp_101_7_10, %tmp_98_7_11
  %tmp_100_7_10 = fmul float %E_load_24, 0x3FCFFFFE80000000
  %tmp_101_7_11 = fadd float %tmp_99_7_11, %tmp_100_7_10
  %tmp_93_7_12 = fmul float %E_load_26, 0xBFB8915D40000000
  %tmp_94_7_12 = fadd float %tmp_97_7_11, %tmp_93_7_12
  %tmp_96_7_11 = fmul float %E_load_27, 0xBFCD8C6120000000
  %tmp_97_7_12 = fsub float %tmp_94_7_12, %tmp_96_7_11
  %tmp_98_7_12 = fmul float %E_load_27, 0xBFB8915D40000000
  %tmp_99_7_12 = fadd float %tmp_101_7_11, %tmp_98_7_12
  %tmp_100_7_11 = fmul float %E_load_26, 0xBFCD8C6120000000
  %tmp_101_7_12 = fadd float %tmp_99_7_12, %tmp_100_7_11
  %tmp_93_7_13 = fmul float %E_load_28, 0x3FC6A8A4A0000000
  %tmp_94_7_13 = fadd float %tmp_97_7_12, %tmp_93_7_13
  %tmp_96_7_12 = fmul float %E_load_29, 0x3FC6989560000000
  %tmp_97_7_13 = fsub float %tmp_94_7_13, %tmp_96_7_12
  %tmp_98_7_13 = fmul float %E_load_29, 0x3FC6A8A4A0000000
  %tmp_99_7_13 = fadd float %tmp_101_7_12, %tmp_98_7_13
  %tmp_100_7_12 = fmul float %E_load_28, 0x3FC6989560000000
  %tmp_101_7_13 = fadd float %tmp_99_7_13, %tmp_100_7_12
  %tmp_93_7_14 = fmul float %E_load_30, 0xBFCD9511A0000000
  %tmp_94_7_14 = fadd float %tmp_97_7_13, %tmp_93_7_14
  %tmp_96_7_13 = fmul float %E_load_31, 0xBFB8676580000000
  %tmp_97_7_14 = fsub float %tmp_94_7_14, %tmp_96_7_13
  store float %tmp_97_7_14, float* %S_addr_14, align 4
  %tmp_98_7_14 = fmul float %E_load_31, 0xBFCD9511A0000000
  %tmp_99_7_14 = fadd float %tmp_101_7_13, %tmp_98_7_14
  %tmp_100_7_13 = fmul float %E_load_30, 0xBFB8676580000000
  %tmp_101_7_14 = fadd float %tmp_99_7_14, %tmp_100_7_13
  store float %tmp_101_7_14, float* %S_addr_15, align 4
  %S_addr_16 = getelementptr [32 x float]* %S, i32 0, i32 8
  %S_addr_17 = getelementptr [32 x float]* %S, i32 0, i32 24
  %tmp_93_8_1 = fmul float %E_load_2, -2.500000e-01
  %tmp_94_8_1 = fadd float %tmp_3, %tmp_93_8_1
  %tmp_96_8_1 = fmul float %E_load_3, 0x3EFDAA2220000000
  %tmp_97_8_1 = fsub float %tmp_94_8_1, %tmp_96_8_1
  %tmp_98_8_1 = fmul float %E_load_3, -2.500000e-01
  %tmp_99_8_1 = fadd float %tmp_7, %tmp_98_8_1
  %tmp_100_8_1 = fmul float %E_load_2, 0x3EFDAA2220000000
  %tmp_101_8_1 = fadd float %tmp_99_8_1, %tmp_100_8_1
  %tmp_94_8_2 = fadd float %tmp_97_8_1, %tmp_93_0_2
  %tmp_96_8_2 = fmul float %E_load_5, 0xBF0DAA2220000000
  %tmp_97_8_2 = fsub float %tmp_94_8_2, %tmp_96_8_2
  %tmp_99_8_2 = fadd float %tmp_101_8_1, %tmp_98_0_2
  %tmp_100_8_2 = fmul float %E_load_4, 0xBF0DAA2220000000
  %tmp_101_8_2 = fadd float %tmp_99_8_2, %tmp_100_8_2
  %tmp_93_8_3 = fmul float %E_load_6, 0xBFCFFFFFE0000000
  %tmp_94_8_3 = fadd float %tmp_97_8_2, %tmp_93_8_3
  %tmp_96_8_3 = fmul float %E_load_7, 0x3F163F9980000000
  %tmp_97_8_3 = fsub float %tmp_94_8_3, %tmp_96_8_3
  %tmp_98_8_3 = fmul float %E_load_7, 0xBFCFFFFFE0000000
  %tmp_99_8_3 = fadd float %tmp_101_8_2, %tmp_98_8_3
  %tmp_100_8_3 = fmul float %E_load_6, 0x3F163F9980000000
  %tmp_101_8_3 = fadd float %tmp_99_8_3, %tmp_100_8_3
  %tmp_93_8_4 = fmul float %E_load_8, 0x3FCFFFFFC0000000
  %tmp_94_8_4 = fadd float %tmp_97_8_3, %tmp_93_8_4
  %tmp_96_8_4 = fmul float %E_load_9, 0xBF1DAA2200000000
  %tmp_97_8_4 = fsub float %tmp_94_8_4, %tmp_96_8_4
  %tmp_98_8_4 = fmul float %E_load_9, 0x3FCFFFFFC0000000
  %tmp_99_8_4 = fadd float %tmp_101_8_3, %tmp_98_8_4
  %tmp_100_8_4 = fmul float %E_load_8, 0xBF1DAA2200000000
  %tmp_101_8_4 = fadd float %tmp_99_8_4, %tmp_100_8_4
  %tmp_93_8_5 = fmul float %E_load_10, 0xBFCFFFFFA0000000
  %tmp_94_8_5 = fadd float %tmp_97_8_4, %tmp_93_8_5
  %tmp_96_8_5 = fmul float %E_load_11, 0x3F228A5540000000
  %tmp_97_8_5 = fsub float %tmp_94_8_5, %tmp_96_8_5
  %tmp_98_8_5 = fmul float %E_load_11, 0xBFCFFFFFA0000000
  %tmp_99_8_5 = fadd float %tmp_101_8_4, %tmp_98_8_5
  %tmp_100_8_5 = fmul float %E_load_10, 0x3F228A5540000000
  %tmp_101_8_5 = fadd float %tmp_99_8_5, %tmp_100_8_5
  %tmp_93_8_6 = fmul float %E_load_12, 0x3FCFFFFF80000000
  %tmp_94_8_6 = fadd float %tmp_97_8_5, %tmp_93_8_6
  %tmp_96_8_6 = fmul float %E_load_13, 0xBF263F9980000000
  %tmp_97_8_6 = fsub float %tmp_94_8_6, %tmp_96_8_6
  %tmp_98_8_6 = fmul float %E_load_13, 0x3FCFFFFF80000000
  %tmp_99_8_6 = fadd float %tmp_101_8_5, %tmp_98_8_6
  %tmp_100_8_6 = fmul float %E_load_12, 0xBF263F9980000000
  %tmp_101_8_6 = fadd float %tmp_99_8_6, %tmp_100_8_6
  %tmp_93_8_7 = fmul float %E_load_14, 0xBFCFFFFF60000000
  %tmp_94_8_7 = fadd float %tmp_97_8_6, %tmp_93_8_7
  %tmp_96_8_7 = fmul float %E_load_15, 0x3F29F4DDA0000000
  %tmp_97_8_7 = fsub float %tmp_94_8_7, %tmp_96_8_7
  %tmp_98_8_7 = fmul float %E_load_15, 0xBFCFFFFF60000000
  %tmp_99_8_7 = fadd float %tmp_101_8_6, %tmp_98_8_7
  %tmp_100_8_7 = fmul float %E_load_14, 0x3F29F4DDA0000000
  %tmp_101_8_7 = fadd float %tmp_99_8_7, %tmp_100_8_7
  %tmp_93_8_8 = fmul float %E_load_16, 0x3FCFFFFF20000000
  %tmp_94_8_8 = fadd float %tmp_97_8_7, %tmp_93_8_8
  %tmp_96_8_8 = fmul float %E_load_17, 0xBF2DAA21E0000000
  %tmp_97_8_8 = fsub float %tmp_94_8_8, %tmp_96_8_8
  %tmp_98_8_8 = fmul float %E_load_17, 0x3FCFFFFF20000000
  %tmp_99_8_8 = fadd float %tmp_101_8_7, %tmp_98_8_8
  %tmp_100_8_8 = fmul float %E_load_16, 0xBF2DAA21E0000000
  %tmp_101_8_8 = fadd float %tmp_99_8_8, %tmp_100_8_8
  %tmp_93_8_9 = fmul float %E_load_18, 0xBFCFFFFEE0000000
  %tmp_94_8_9 = fadd float %tmp_97_8_8, %tmp_93_8_9
  %tmp_96_8_9 = fmul float %E_load_19, 0x3F30AFB300000000
  %tmp_97_8_9 = fsub float %tmp_94_8_9, %tmp_96_8_9
  %tmp_98_8_9 = fmul float %E_load_19, 0xBFCFFFFEE0000000
  %tmp_99_8_9 = fadd float %tmp_101_8_8, %tmp_98_8_9
  %tmp_100_8_9 = fmul float %E_load_18, 0x3F30AFB300000000
  %tmp_101_8_9 = fadd float %tmp_99_8_9, %tmp_100_8_9
  %tmp_93_8_s = fmul float %E_load_20, 0x3FCFFFFEA0000000
  %tmp_94_8_s = fadd float %tmp_97_8_9, %tmp_93_8_s
  %tmp_96_8_s = fmul float %E_load_21, 0xBF328A5500000000
  %tmp_97_8_s = fsub float %tmp_94_8_s, %tmp_96_8_s
  %tmp_98_8_s = fmul float %E_load_21, 0x3FCFFFFEA0000000
  %tmp_99_8_s = fadd float %tmp_101_8_9, %tmp_98_8_s
  %tmp_100_8_s = fmul float %E_load_20, 0xBF328A5500000000
  %tmp_101_8_s = fadd float %tmp_99_8_s, %tmp_100_8_s
  %tmp_93_8_2 = fmul float %E_load_22, 0xBFCFFFFE60000000
  %tmp_94_8_10 = fadd float %tmp_97_8_s, %tmp_93_8_2
  %tmp_96_8_10 = fmul float %E_load_23, 0x3F3464F720000000
  %tmp_97_8_10 = fsub float %tmp_94_8_10, %tmp_96_8_10
  %tmp_98_8_2 = fmul float %E_load_23, 0xBFCFFFFE60000000
  %tmp_99_8_10 = fadd float %tmp_101_8_s, %tmp_98_8_2
  %tmp_100_8_10 = fmul float %E_load_22, 0x3F3464F720000000
  %tmp_101_8_10 = fadd float %tmp_99_8_10, %tmp_100_8_10
  %tmp_93_8_10 = fmul float %E_load_24, 0x3FCFFFFE20000000
  %tmp_94_8_11 = fadd float %tmp_97_8_10, %tmp_93_8_10
  %tmp_96_8_11 = fmul float %E_load_25, 0xBF363F9920000000
  %tmp_97_8_11 = fsub float %tmp_94_8_11, %tmp_96_8_11
  %tmp_98_8_10 = fmul float %E_load_25, 0x3FCFFFFE20000000
  %tmp_99_8_11 = fadd float %tmp_101_8_10, %tmp_98_8_10
  %tmp_100_8_11 = fmul float %E_load_24, 0xBF363F9920000000
  %tmp_101_8_11 = fadd float %tmp_99_8_11, %tmp_100_8_11
  %tmp_93_8_11 = fmul float %E_load_26, 0xBFCFFFFDC0000000
  %tmp_94_8_12 = fadd float %tmp_97_8_11, %tmp_93_8_11
  %tmp_96_8_12 = fmul float %E_load_27, 0x3F381A3B20000000
  %tmp_97_8_12 = fsub float %tmp_94_8_12, %tmp_96_8_12
  %tmp_98_8_11 = fmul float %E_load_27, 0xBFCFFFFDC0000000
  %tmp_99_8_12 = fadd float %tmp_101_8_11, %tmp_98_8_11
  %tmp_100_8_12 = fmul float %E_load_26, 0x3F381A3B20000000
  %tmp_101_8_12 = fadd float %tmp_99_8_12, %tmp_100_8_12
  %tmp_93_8_12 = fmul float %E_load_28, 0x3FCFFFFD60000000
  %tmp_94_8_13 = fadd float %tmp_97_8_12, %tmp_93_8_12
  %tmp_96_8_13 = fmul float %E_load_29, 0xBF39F4DD20000000
  %tmp_97_8_13 = fsub float %tmp_94_8_13, %tmp_96_8_13
  %tmp_98_8_12 = fmul float %E_load_29, 0x3FCFFFFD60000000
  %tmp_99_8_13 = fadd float %tmp_101_8_12, %tmp_98_8_12
  %tmp_100_8_13 = fmul float %E_load_28, 0xBF39F4DD20000000
  %tmp_101_8_13 = fadd float %tmp_99_8_13, %tmp_100_8_13
  %tmp_93_8_13 = fmul float %E_load_30, 0xBFCFFFFD00000000
  %tmp_94_8_14 = fadd float %tmp_97_8_13, %tmp_93_8_13
  %tmp_96_8_14 = fmul float %E_load_31, 0x3F3BCF7F20000000
  %tmp_97_8_14 = fsub float %tmp_94_8_14, %tmp_96_8_14
  store float %tmp_97_8_14, float* %S_addr_16, align 4
  %tmp_98_8_13 = fmul float %E_load_31, 0xBFCFFFFD00000000
  %tmp_99_8_14 = fadd float %tmp_101_8_13, %tmp_98_8_13
  %tmp_100_8_14 = fmul float %E_load_30, 0x3F3BCF7F20000000
  %tmp_101_8_14 = fadd float %tmp_99_8_14, %tmp_100_8_14
  store float %tmp_101_8_14, float* %S_addr_17, align 4
  %S_addr_18 = getelementptr [32 x float]* %S, i32 0, i32 9
  %S_addr_19 = getelementptr [32 x float]* %S, i32 0, i32 25
  %tmp_93_9_1 = fmul float %E_load_2, 0xBFCD90D200000000
  %tmp_94_9_1 = fadd float %tmp_3, %tmp_93_9_1
  %tmp_96_9_1 = fmul float %E_load_3, 0xBFB87BF560000000
  %tmp_97_9_1 = fsub float %tmp_94_9_1, %tmp_96_9_1
  %tmp_98_9_1 = fmul float %E_load_3, 0xBFCD90D200000000
  %tmp_99_9_1 = fadd float %tmp_7, %tmp_98_9_1
  %tmp_100_9_1 = fmul float %E_load_2, 0xBFB87BF560000000
  %tmp_101_9_1 = fadd float %tmp_99_9_1, %tmp_100_9_1
  %tmp_93_9_2 = fmul float %E_load_4, 0x3FC6A217E0000000
  %tmp_94_9_2 = fadd float %tmp_97_9_1, %tmp_93_9_2
  %tmp_96_9_2 = fmul float %E_load_5, 0x3FC69F24C0000000
  %tmp_97_9_2 = fsub float %tmp_94_9_2, %tmp_96_9_2
  %tmp_98_9_2 = fmul float %E_load_5, 0x3FC6A217E0000000
  %tmp_99_9_2 = fadd float %tmp_101_9_1, %tmp_98_9_2
  %tmp_100_9_2 = fmul float %E_load_4, 0x3FC69F24C0000000
  %tmp_101_9_2 = fadd float %tmp_99_9_2, %tmp_100_9_2
  %tmp_93_9_3 = fmul float %E_load_6, 0xBFB883AA80000000
  %tmp_94_9_3 = fadd float %tmp_97_9_2, %tmp_93_9_3
  %tmp_96_9_3 = fmul float %E_load_7, 0xBFCD8F3920000000
  %tmp_97_9_3 = fsub float %tmp_94_9_3, %tmp_96_9_3
  %tmp_98_9_3 = fmul float %E_load_7, 0xBFB883AA80000000
  %tmp_99_9_3 = fadd float %tmp_101_9_2, %tmp_98_9_3
  %tmp_100_9_3 = fmul float %E_load_6, 0xBFCD8F3920000000
  %tmp_101_9_3 = fadd float %tmp_99_9_3, %tmp_100_9_3
  %tmp_93_9_4 = fmul float %E_load_8, 0x3F20AFB320000000
  %tmp_94_9_4 = fadd float %tmp_97_9_3, %tmp_93_9_4
  %tmp_97_9_4 = fsub float %tmp_94_9_4, %tmp_98_8_4
  %tmp_98_9_4 = fmul float %E_load_9, 0x3F20AFB320000000
  %tmp_99_9_4 = fadd float %tmp_101_9_3, %tmp_98_9_4
  %tmp_101_9_4 = fadd float %tmp_99_9_4, %tmp_93_8_4
  %tmp_93_9_5 = fmul float %E_load_10, 0x3FB8743FC0000000
  %tmp_94_9_5 = fadd float %tmp_97_9_4, %tmp_93_9_5
  %tmp_96_9_5 = fmul float %E_load_11, 0xBFCD926A40000000
  %tmp_97_9_5 = fsub float %tmp_94_9_5, %tmp_96_9_5
  %tmp_98_9_5 = fmul float %E_load_11, 0x3FB8743FC0000000
  %tmp_99_9_5 = fadd float %tmp_101_9_4, %tmp_98_9_5
  %tmp_100_9_5 = fmul float %E_load_10, 0xBFCD926A40000000
  %tmp_101_9_5 = fadd float %tmp_99_9_5, %tmp_100_9_5
  %tmp_93_9_6 = fmul float %E_load_12, 0xBFC69C3140000000
  %tmp_94_9_6 = fadd float %tmp_97_9_5, %tmp_93_9_6
  %tmp_96_9_6 = fmul float %E_load_13, 0x3FC6A50AA0000000
  %tmp_97_9_6 = fsub float %tmp_94_9_6, %tmp_96_9_6
  %tmp_98_9_6 = fmul float %E_load_13, 0xBFC69C3140000000
  %tmp_99_9_6 = fadd float %tmp_101_9_5, %tmp_98_9_6
  %tmp_100_9_6 = fmul float %E_load_12, 0x3FC6A50AA0000000
  %tmp_101_9_6 = fadd float %tmp_99_9_6, %tmp_100_9_6
  %tmp_93_9_7 = fmul float %E_load_14, 0x3FCD8D9FE0000000
  %tmp_94_9_7 = fadd float %tmp_97_9_6, %tmp_93_9_7
  %tmp_96_9_7 = fmul float %E_load_15, 0xBFB88B5F40000000
  %tmp_97_9_7 = fsub float %tmp_94_9_7, %tmp_96_9_7
  %tmp_98_9_7 = fmul float %E_load_15, 0x3FCD8D9FE0000000
  %tmp_99_9_7 = fadd float %tmp_101_9_6, %tmp_98_9_7
  %tmp_100_9_7 = fmul float %E_load_14, 0xBFB88B5F40000000
  %tmp_101_9_7 = fadd float %tmp_99_9_7, %tmp_100_9_7
  %tmp_93_9_8 = fmul float %E_load_16, 0xBFCFFFFEE0000000
  %tmp_94_9_8 = fadd float %tmp_97_9_7, %tmp_93_9_8
  %tmp_96_9_8 = fmul float %E_load_17, 0x3F30AFB300000000
  %tmp_97_9_8 = fsub float %tmp_94_9_8, %tmp_96_9_8
  %tmp_98_9_8 = fmul float %E_load_17, 0xBFCFFFFEE0000000
  %tmp_99_9_8 = fadd float %tmp_101_9_7, %tmp_98_9_8
  %tmp_100_9_8 = fmul float %E_load_16, 0x3F30AFB300000000
  %tmp_101_9_8 = fadd float %tmp_99_9_8, %tmp_100_9_8
  %tmp_93_9_9 = fmul float %E_load_18, 0x3FCD940200000000
  %tmp_94_9_9 = fadd float %tmp_97_9_8, %tmp_93_9_9
  %tmp_96_9_9 = fmul float %E_load_19, 0x3FB86C89C0000000
  %tmp_97_9_9 = fsub float %tmp_94_9_9, %tmp_96_9_9
  %tmp_98_9_9 = fmul float %E_load_19, 0x3FCD940200000000
  %tmp_99_9_9 = fadd float %tmp_101_9_8, %tmp_98_9_9
  %tmp_100_9_9 = fmul float %E_load_18, 0x3FB86C89C0000000
  %tmp_101_9_9 = fadd float %tmp_99_9_9, %tmp_100_9_9
  %tmp_93_9_s = fmul float %E_load_20, 0xBFC6A7FD00000000
  %tmp_94_9_s = fadd float %tmp_97_9_9, %tmp_93_9_s
  %tmp_96_9_s = fmul float %E_load_21, 0xBFC6993D60000000
  %tmp_97_9_s = fsub float %tmp_94_9_s, %tmp_96_9_s
  %tmp_98_9_s = fmul float %E_load_21, 0xBFC6A7FD00000000
  %tmp_99_9_s = fadd float %tmp_101_9_9, %tmp_98_9_s
  %tmp_100_9_s = fmul float %E_load_20, 0xBFC6993D60000000
  %tmp_101_9_s = fadd float %tmp_99_9_s, %tmp_100_9_s
  %tmp_93_9_10 = fmul float %E_load_22, 0x3FB89313A0000000
  %tmp_94_9_10 = fadd float %tmp_97_9_s, %tmp_93_9_10
  %tmp_96_9_4 = fmul float %E_load_23, 0x3FCD8C0600000000
  %tmp_97_9_10 = fsub float %tmp_94_9_10, %tmp_96_9_4
  %tmp_98_9_10 = fmul float %E_load_23, 0x3FB89313A0000000
  %tmp_99_9_10 = fadd float %tmp_101_9_s, %tmp_98_9_10
  %tmp_100_9_4 = fmul float %E_load_22, 0x3FCD8C0600000000
  %tmp_101_9_10 = fadd float %tmp_99_9_10, %tmp_100_9_4
  %tmp_93_9_11 = fmul float %E_load_24, 0xBF39078C20000000
  %tmp_94_9_11 = fadd float %tmp_97_9_10, %tmp_93_9_11
  %tmp_96_9_10 = fmul float %E_load_25, 0xBFCFFFFD80000000
  %tmp_97_9_11 = fsub float %tmp_94_9_11, %tmp_96_9_10
  %tmp_98_9_11 = fmul float %E_load_25, 0xBF39078C20000000
  %tmp_99_9_11 = fadd float %tmp_101_9_10, %tmp_98_9_11
  %tmp_100_9_10 = fmul float %E_load_24, 0xBFCFFFFD80000000
  %tmp_101_9_11 = fadd float %tmp_99_9_11, %tmp_100_9_10
  %tmp_93_9_12 = fmul float %E_load_26, 0xBFB864D360000000
  %tmp_94_9_12 = fadd float %tmp_97_9_11, %tmp_93_9_12
  %tmp_96_9_11 = fmul float %E_load_27, 0x3FCD959960000000
  %tmp_97_9_12 = fsub float %tmp_94_9_12, %tmp_96_9_11
  %tmp_98_9_12 = fmul float %E_load_27, 0xBFB864D360000000
  %tmp_99_9_12 = fadd float %tmp_101_9_11, %tmp_98_9_12
  %tmp_100_9_11 = fmul float %E_load_26, 0x3FCD959960000000
  %tmp_101_9_12 = fadd float %tmp_99_9_12, %tmp_100_9_11
  %tmp_93_9_13 = fmul float %E_load_28, 0x3FC6964920000000
  %tmp_94_9_13 = fadd float %tmp_97_9_12, %tmp_93_9_13
  %tmp_96_9_12 = fmul float %E_load_29, 0xBFC6AAEF00000000
  %tmp_97_9_13 = fsub float %tmp_94_9_13, %tmp_96_9_12
  %tmp_98_9_13 = fmul float %E_load_29, 0x3FC6964920000000
  %tmp_99_9_13 = fadd float %tmp_101_9_12, %tmp_98_9_13
  %tmp_100_9_12 = fmul float %E_load_28, 0xBFC6AAEF00000000
  %tmp_101_9_13 = fadd float %tmp_99_9_13, %tmp_100_9_12
  %tmp_93_9_14 = fmul float %E_load_30, 0xBFCD8A6BC0000000
  %tmp_94_9_14 = fadd float %tmp_97_9_13, %tmp_93_9_14
  %tmp_96_9_13 = fmul float %E_load_31, 0x3FB89AC780000000
  %tmp_97_9_14 = fsub float %tmp_94_9_14, %tmp_96_9_13
  store float %tmp_97_9_14, float* %S_addr_18, align 4
  %tmp_98_9_14 = fmul float %E_load_31, 0xBFCD8A6BC0000000
  %tmp_99_9_14 = fadd float %tmp_101_9_13, %tmp_98_9_14
  %tmp_100_9_13 = fmul float %E_load_30, 0x3FB89AC780000000
  %tmp_101_9_14 = fadd float %tmp_99_9_14, %tmp_100_9_13
  store float %tmp_101_9_14, float* %S_addr_19, align 4
  %S_addr_20 = getelementptr [32 x float]* %S, i32 0, i32 10
  %S_addr_21 = getelementptr [32 x float]* %S, i32 0, i32 26
  %E_load_32 = load float* %E_addr, align 4
  %tmp_93_s = fmul float %E_load_32, 2.500000e-01
  %tmp_94_s = fadd float %tmp_93_s, 0.000000e+00
  %E_load_33 = load float* %E_addr_1, align 4
  %tmp_96_s = fmul float %E_load_33, 0.000000e+00
  %tmp_97_s = fsub float %tmp_94_s, %tmp_96_s
  %tmp_98_s = fmul float %E_load_33, 2.500000e-01
  %tmp_99_s = fadd float %tmp_98_s, 0.000000e+00
  %tmp_100_s = fmul float %E_load_32, 0.000000e+00
  %tmp_101_s = fadd float %tmp_99_s, %tmp_100_s
  %E_load_34 = load float* %E_addr_2, align 4
  %tmp_93_10_1 = fmul float %E_load_34, 0xBFC6A17020000000
  %tmp_94_10_1 = fadd float %tmp_97_s, %tmp_93_10_1
  %E_load_35 = load float* %E_addr_3, align 4
  %tmp_96_10_1 = fmul float %E_load_35, 0xBFC69FCCA0000000
  %tmp_97_10_1 = fsub float %tmp_94_10_1, %tmp_96_10_1
  %tmp_98_10_1 = fmul float %E_load_35, 0xBFC6A17020000000
  %tmp_99_10_1 = fadd float %tmp_101_s, %tmp_98_10_1
  %tmp_100_10_1 = fmul float %E_load_34, 0xBFC69FCCA0000000
  %tmp_101_10_1 = fadd float %tmp_99_10_1, %tmp_100_10_1
  %E_load_36 = load float* %E_addr_4, align 4
  %tmp_93_10_2 = fmul float %E_load_36, 0x3F128A5540000000
  %tmp_94_10_2 = fadd float %tmp_97_10_1, %tmp_93_10_2
  %E_load_37 = load float* %E_addr_5, align 4
  %tmp_96_10_2 = fmul float %E_load_37, 0x3FCFFFFFE0000000
  %tmp_97_10_2 = fsub float %tmp_94_10_2, %tmp_96_10_2
  %tmp_98_10_2 = fmul float %E_load_37, 0x3F128A5540000000
  %tmp_99_10_2 = fadd float %tmp_101_10_1, %tmp_98_10_2
  %tmp_100_10_2 = fmul float %E_load_36, 0x3FCFFFFFE0000000
  %tmp_101_10_2 = fadd float %tmp_99_10_2, %tmp_100_10_2
  %E_load_38 = load float* %E_addr_6, align 4
  %tmp_93_10_3 = fmul float %E_load_38, 0x3FC69E2900000000
  %tmp_94_10_3 = fadd float %tmp_97_10_2, %tmp_93_10_3
  %E_load_39 = load float* %E_addr_7, align 4
  %tmp_96_10_3 = fmul float %E_load_39, 0xBFC6A31380000000
  %tmp_97_10_3 = fsub float %tmp_94_10_3, %tmp_96_10_3
  %tmp_98_10_3 = fmul float %E_load_39, 0x3FC69E2900000000
  %tmp_99_10_3 = fadd float %tmp_101_10_2, %tmp_98_10_3
  %tmp_100_10_3 = fmul float %E_load_38, 0xBFC6A31380000000
  %tmp_101_10_3 = fadd float %tmp_99_10_3, %tmp_100_10_3
  %E_load_40 = load float* %E_addr_8, align 4
  %tmp_93_10_4 = fmul float %E_load_40, 0xBFCFFFFFA0000000
  %tmp_94_10_4 = fadd float %tmp_97_10_3, %tmp_93_10_4
  %E_load_41 = load float* %E_addr_9, align 4
  %tmp_96_10_4 = fmul float %E_load_41, 0x3F228A5540000000
  %tmp_97_10_4 = fsub float %tmp_94_10_4, %tmp_96_10_4
  %tmp_98_10_4 = fmul float %E_load_41, 0xBFCFFFFFA0000000
  %tmp_99_10_4 = fadd float %tmp_101_10_3, %tmp_98_10_4
  %tmp_100_10_4 = fmul float %E_load_40, 0x3F228A5540000000
  %tmp_101_10_4 = fadd float %tmp_99_10_4, %tmp_100_10_4
  %E_load_42 = load float* %E_addr_10, align 4
  %tmp_93_10_5 = fmul float %E_load_42, 0x3FC6A4B6E0000000
  %tmp_94_10_5 = fadd float %tmp_97_10_4, %tmp_93_10_5
  %E_load_43 = load float* %E_addr_11, align 4
  %tmp_96_10_5 = fmul float %E_load_43, 0x3FC69C8540000000
  %tmp_97_10_5 = fsub float %tmp_94_10_5, %tmp_96_10_5
  %tmp_98_10_5 = fmul float %E_load_43, 0x3FC6A4B6E0000000
  %tmp_99_10_5 = fadd float %tmp_101_10_4, %tmp_98_10_5
  %tmp_100_10_5 = fmul float %E_load_42, 0x3FC69C8540000000
  %tmp_101_10_5 = fadd float %tmp_99_10_5, %tmp_100_10_5
  %E_load_44 = load float* %E_addr_12, align 4
  %tmp_93_10_6 = fmul float %E_load_44, 0xBF2BCF7FC0000000
  %tmp_94_10_6 = fadd float %tmp_97_10_5, %tmp_93_10_6
  %E_load_45 = load float* %E_addr_13, align 4
  %tmp_96_10_6 = fmul float %E_load_45, 0xBFCFFFFF40000000
  %tmp_97_10_6 = fsub float %tmp_94_10_6, %tmp_96_10_6
  %tmp_98_10_6 = fmul float %E_load_45, 0xBF2BCF7FC0000000
  %tmp_99_10_6 = fadd float %tmp_101_10_5, %tmp_98_10_6
  %tmp_100_10_6 = fmul float %E_load_44, 0xBFCFFFFF40000000
  %tmp_101_10_6 = fadd float %tmp_99_10_6, %tmp_100_10_6
  %E_load_46 = load float* %E_addr_14, align 4
  %tmp_93_10_7 = fmul float %E_load_46, 0xBFC69AE160000000
  %tmp_94_10_7 = fadd float %tmp_97_10_6, %tmp_93_10_7
  %E_load_47 = load float* %E_addr_15, align 4
  %tmp_96_10_7 = fmul float %E_load_47, 0x3FC6A65A00000000
  %tmp_97_10_7 = fsub float %tmp_94_10_7, %tmp_96_10_7
  %tmp_98_10_7 = fmul float %E_load_47, 0xBFC69AE160000000
  %tmp_99_10_7 = fadd float %tmp_101_10_6, %tmp_98_10_7
  %tmp_100_10_7 = fmul float %E_load_46, 0x3FC6A65A00000000
  %tmp_101_10_7 = fadd float %tmp_99_10_7, %tmp_100_10_7
  %E_load_48 = load float* %E_addr_16, align 4
  %tmp_93_10_8 = fmul float %E_load_48, 0x3FCFFFFEA0000000
  %tmp_94_10_8 = fadd float %tmp_97_10_7, %tmp_93_10_8
  %E_load_49 = load float* %E_addr_17, align 4
  %tmp_96_10_8 = fmul float %E_load_49, 0xBF328A5500000000
  %tmp_97_10_8 = fsub float %tmp_94_10_8, %tmp_96_10_8
  %tmp_98_10_8 = fmul float %E_load_49, 0x3FCFFFFEA0000000
  %tmp_99_10_8 = fadd float %tmp_101_10_7, %tmp_98_10_8
  %tmp_100_10_8 = fmul float %E_load_48, 0xBF328A5500000000
  %tmp_101_10_8 = fadd float %tmp_99_10_8, %tmp_100_10_8
  %E_load_50 = load float* %E_addr_18, align 4
  %tmp_93_10_9 = fmul float %E_load_50, 0xBFC6A7FD00000000
  %tmp_94_10_9 = fadd float %tmp_97_10_8, %tmp_93_10_9
  %E_load_51 = load float* %E_addr_19, align 4
  %tmp_96_10_9 = fmul float %E_load_51, 0xBFC6993D60000000
  %tmp_97_10_9 = fsub float %tmp_94_10_9, %tmp_96_10_9
  %tmp_98_10_9 = fmul float %E_load_51, 0xBFC6A7FD00000000
  %tmp_99_10_9 = fadd float %tmp_101_10_8, %tmp_98_10_9
  %tmp_100_10_9 = fmul float %E_load_50, 0xBFC6993D60000000
  %tmp_101_10_9 = fadd float %tmp_99_10_9, %tmp_100_10_9
  %E_load_52 = load float* %E_addr_20, align 4
  %tmp_93_10_s = fmul float %E_load_52, 0x3F372CEA20000000
  %tmp_94_10_s = fadd float %tmp_97_10_9, %tmp_93_10_s
  %E_load_53 = load float* %E_addr_21, align 4
  %tmp_96_10_s = fmul float %E_load_53, 0x3FCFFFFDE0000000
  %tmp_97_10_s = fsub float %tmp_94_10_s, %tmp_96_10_s
  %tmp_98_10_s = fmul float %E_load_53, 0x3F372CEA20000000
  %tmp_99_10_s = fadd float %tmp_101_10_9, %tmp_98_10_s
  %tmp_100_10_s = fmul float %E_load_52, 0x3FCFFFFDE0000000
  %tmp_101_10_s = fadd float %tmp_99_10_s, %tmp_100_10_s
  %E_load_54 = load float* %E_addr_22, align 4
  %tmp_93_10_10 = fmul float %E_load_54, 0x3FC6979940000000
  %tmp_94_10_10 = fadd float %tmp_97_10_s, %tmp_93_10_10
  %E_load_55 = load float* %E_addr_23, align 4
  %tmp_96_10_10 = fmul float %E_load_55, 0xBFC6A9A000000000
  %tmp_97_10_10 = fsub float %tmp_94_10_10, %tmp_96_10_10
  %tmp_98_10_10 = fmul float %E_load_55, 0x3FC6979940000000
  %tmp_99_10_10 = fadd float %tmp_101_10_s, %tmp_98_10_10
  %tmp_100_10_10 = fmul float %E_load_54, 0xBFC6A9A000000000
  %tmp_101_10_10 = fadd float %tmp_99_10_10, %tmp_100_10_10
  %E_load_56 = load float* %E_addr_24, align 4
  %tmp_93_10_11 = fmul float %E_load_56, 0xBFCFFFFD00000000
  %tmp_94_10_11 = fadd float %tmp_97_10_10, %tmp_93_10_11
  %E_load_57 = load float* %E_addr_25, align 4
  %tmp_96_10_11 = fmul float %E_load_57, 0x3F3BCF7F20000000
  %tmp_97_10_11 = fsub float %tmp_94_10_11, %tmp_96_10_11
  %tmp_98_10_11 = fmul float %E_load_57, 0xBFCFFFFD00000000
  %tmp_99_10_11 = fadd float %tmp_101_10_10, %tmp_98_10_11
  %tmp_100_10_11 = fmul float %E_load_56, 0x3F3BCF7F20000000
  %tmp_101_10_11 = fadd float %tmp_99_10_11, %tmp_100_10_11
  %E_load_58 = load float* %E_addr_26, align 4
  %tmp_93_10_12 = fmul float %E_load_58, 0x3FC6AB42C0000000
  %tmp_94_10_12 = fadd float %tmp_97_10_11, %tmp_93_10_12
  %E_load_59 = load float* %E_addr_27, align 4
  %tmp_96_10_12 = fmul float %E_load_59, 0x3FC695F500000000
  %tmp_97_10_12 = fsub float %tmp_94_10_12, %tmp_96_10_12
  %tmp_98_10_12 = fmul float %E_load_59, 0x3FC6AB42C0000000
  %tmp_99_10_12 = fadd float %tmp_101_10_11, %tmp_98_10_12
  %tmp_100_10_12 = fmul float %E_load_58, 0x3FC695F500000000
  %tmp_101_10_12 = fadd float %tmp_99_10_12, %tmp_100_10_12
  %E_load_60 = load float* %E_addr_28, align 4
  %tmp_93_10_13 = fmul float %E_load_60, 0xBF40390A00000000
  %tmp_94_10_13 = fadd float %tmp_97_10_12, %tmp_93_10_13
  %E_load_61 = load float* %E_addr_29, align 4
  %tmp_96_10_13 = fmul float %E_load_61, 0xBFCFFFFBE0000000
  %tmp_97_10_13 = fsub float %tmp_94_10_13, %tmp_96_10_13
  %tmp_98_10_13 = fmul float %E_load_61, 0xBF40390A00000000
  %tmp_99_10_13 = fadd float %tmp_101_10_12, %tmp_98_10_13
  %tmp_100_10_13 = fmul float %E_load_60, 0xBFCFFFFBE0000000
  %tmp_101_10_13 = fadd float %tmp_99_10_13, %tmp_100_10_13
  %E_load_62 = load float* %E_addr_30, align 4
  %tmp_93_10_14 = fmul float %E_load_62, 0xBFC69450A0000000
  %tmp_94_10_14 = fadd float %tmp_97_10_13, %tmp_93_10_14
  %E_load_63 = load float* %E_addr_31, align 4
  %tmp_96_10_14 = fmul float %E_load_63, 0x3FC6ACE580000000
  %tmp_97_10_14 = fsub float %tmp_94_10_14, %tmp_96_10_14
  store float %tmp_97_10_14, float* %S_addr_20, align 4
  %tmp_98_10_14 = fmul float %E_load_63, 0xBFC69450A0000000
  %tmp_99_10_14 = fadd float %tmp_101_10_13, %tmp_98_10_14
  %tmp_100_10_14 = fmul float %E_load_62, 0x3FC6ACE580000000
  %tmp_101_10_14 = fadd float %tmp_99_10_14, %tmp_100_10_14
  store float %tmp_101_10_14, float* %S_addr_21, align 4
  %S_addr_22 = getelementptr [32 x float]* %S, i32 0, i32 11
  %S_addr_23 = getelementptr [32 x float]* %S, i32 0, i32 27
  %tmp_93_11_1 = fmul float %E_load_34, 0xBFB8803DA0000000
  %tmp_94_11_1 = fadd float %tmp_97_s, %tmp_93_11_1
  %tmp_96_11_1 = fmul float %E_load_35, 0xBFCD8FEEE0000000
  %tmp_97_11_1 = fsub float %tmp_94_11_1, %tmp_96_11_1
  %tmp_98_11_1 = fmul float %E_load_35, 0xBFB8803DA0000000
  %tmp_99_11_1 = fadd float %tmp_101_s, %tmp_98_11_1
  %tmp_100_11_1 = fmul float %E_load_34, 0xBFCD8FEEE0000000
  %tmp_101_11_1 = fadd float %tmp_99_11_1, %tmp_100_11_1
  %tmp_93_11_2 = fmul float %E_load_36, 0xBFC69ED0E0000000
  %tmp_94_11_2 = fadd float %tmp_97_11_1, %tmp_93_11_2
  %tmp_96_11_2 = fmul float %E_load_37, 0x3FC6A26BC0000000
  %tmp_97_11_2 = fsub float %tmp_94_11_2, %tmp_96_11_2
  %tmp_98_11_2 = fmul float %E_load_37, 0xBFC69ED0E0000000
  %tmp_99_11_2 = fadd float %tmp_101_11_1, %tmp_98_11_2
  %tmp_100_11_2 = fmul float %E_load_36, 0x3FC6A26BC0000000
  %tmp_101_11_2 = fadd float %tmp_99_11_2, %tmp_100_11_2
  %tmp_93_11_3 = fmul float %E_load_38, 0x3FCD91E240000000
  %tmp_94_11_3 = fadd float %tmp_97_11_2, %tmp_93_11_3
  %tmp_96_11_3 = fmul float %E_load_39, 0x3FB876D1A0000000
  %tmp_97_11_3 = fsub float %tmp_94_11_3, %tmp_96_11_3
  %tmp_98_11_3 = fmul float %E_load_39, 0x3FCD91E240000000
  %tmp_99_11_3 = fadd float %tmp_101_11_2, %tmp_98_11_3
  %tmp_100_11_3 = fmul float %E_load_38, 0x3FB876D1A0000000
  %tmp_101_11_3 = fadd float %tmp_99_11_3, %tmp_100_11_3
  %tmp_93_11_4 = fmul float %E_load_40, 0xBF2464F760000000
  %tmp_94_11_4 = fadd float %tmp_97_11_3, %tmp_93_11_4
  %tmp_97_11_4 = fsub float %tmp_94_11_4, %tmp_98_10_4
  %tmp_98_11_4 = fmul float %E_load_41, 0xBF2464F760000000
  %tmp_99_11_4 = fadd float %tmp_101_11_3, %tmp_98_11_4
  %tmp_101_11_4 = fadd float %tmp_99_11_4, %tmp_93_10_4
  %tmp_93_11_5 = fmul float %E_load_42, 0xBFCD8DFAE0000000
  %tmp_94_11_5 = fadd float %tmp_97_11_4, %tmp_93_11_5
  %tmp_96_11_5 = fmul float %E_load_43, 0x3FB889A8E0000000
  %tmp_97_11_5 = fsub float %tmp_94_11_5, %tmp_96_11_5
  %tmp_98_11_5 = fmul float %E_load_43, 0xBFCD8DFAE0000000
  %tmp_99_11_5 = fadd float %tmp_101_11_4, %tmp_98_11_5
  %tmp_100_11_5 = fmul float %E_load_42, 0x3FB889A8E0000000
  %tmp_101_11_5 = fadd float %tmp_99_11_5, %tmp_100_11_5
  %tmp_93_11_6 = fmul float %E_load_44, 0x3FC6A60620000000
  %tmp_94_11_6 = fadd float %tmp_97_11_5, %tmp_93_11_6
  %tmp_96_11_6 = fmul float %E_load_45, 0x3FC69B3560000000
  %tmp_97_11_6 = fsub float %tmp_94_11_6, %tmp_96_11_6
  %tmp_98_11_6 = fmul float %E_load_45, 0x3FC6A60620000000
  %tmp_99_11_6 = fadd float %tmp_101_11_5, %tmp_98_11_6
  %tmp_100_11_6 = fmul float %E_load_44, 0x3FC69B3560000000
  %tmp_101_11_6 = fadd float %tmp_99_11_6, %tmp_100_11_6
  %tmp_93_11_7 = fmul float %E_load_46, 0x3FB86D6520000000
  %tmp_94_11_7 = fadd float %tmp_97_11_6, %tmp_93_11_7
  %tmp_96_11_7 = fmul float %E_load_47, 0xBFCD93D4C0000000
  %tmp_97_11_7 = fsub float %tmp_94_11_7, %tmp_96_11_7
  %tmp_98_11_7 = fmul float %E_load_47, 0x3FB86D6520000000
  %tmp_99_11_7 = fadd float %tmp_101_11_6, %tmp_98_11_7
  %tmp_100_11_7 = fmul float %E_load_46, 0xBFCD93D4C0000000
  %tmp_101_11_7 = fadd float %tmp_99_11_7, %tmp_100_11_7
  %tmp_93_11_8 = fmul float %E_load_48, 0xBFCFFFFE60000000
  %tmp_94_11_8 = fadd float %tmp_97_11_7, %tmp_93_11_8
  %tmp_96_11_8 = fmul float %E_load_49, 0x3F3464F720000000
  %tmp_97_11_8 = fsub float %tmp_94_11_8, %tmp_96_11_8
  %tmp_98_11_8 = fmul float %E_load_49, 0xBFCFFFFE60000000
  %tmp_99_11_8 = fadd float %tmp_101_11_7, %tmp_98_11_8
  %tmp_100_11_8 = fmul float %E_load_48, 0x3F3464F720000000
  %tmp_101_11_8 = fadd float %tmp_99_11_8, %tmp_100_11_8
  %tmp_93_11_9 = fmul float %E_load_50, 0x3FB89313A0000000
  %tmp_94_11_9 = fadd float %tmp_97_11_8, %tmp_93_11_9
  %tmp_96_11_9 = fmul float %E_load_51, 0x3FCD8C0600000000
  %tmp_97_11_9 = fsub float %tmp_94_11_9, %tmp_96_11_9
  %tmp_98_11_9 = fmul float %E_load_51, 0x3FB89313A0000000
  %tmp_99_11_9 = fadd float %tmp_101_11_8, %tmp_98_11_9
  %tmp_100_11_9 = fmul float %E_load_50, 0x3FCD8C0600000000
  %tmp_101_11_9 = fadd float %tmp_99_11_9, %tmp_100_11_9
  %tmp_93_11_s = fmul float %E_load_52, 0x3FC6979940000000
  %tmp_94_11_s = fadd float %tmp_97_11_9, %tmp_93_11_s
  %tmp_96_11_s = fmul float %E_load_53, 0xBFC6A9A000000000
  %tmp_97_11_s = fsub float %tmp_94_11_s, %tmp_96_11_s
  %tmp_98_11_s = fmul float %E_load_53, 0x3FC6979940000000
  %tmp_99_11_s = fadd float %tmp_101_11_9, %tmp_98_11_s
  %tmp_100_11_s = fmul float %E_load_52, 0xBFC6A9A000000000
  %tmp_101_11_s = fadd float %tmp_99_11_s, %tmp_100_11_s
  %tmp_93_11_10 = fmul float %E_load_54, 0xBFCD95C6A0000000
  %tmp_94_11_10 = fadd float %tmp_97_11_s, %tmp_93_11_10
  %tmp_96_11_4 = fmul float %E_load_55, 0xBFB863F7E0000000
  %tmp_97_11_10 = fsub float %tmp_94_11_10, %tmp_96_11_4
  %tmp_98_11_10 = fmul float %E_load_55, 0xBFCD95C6A0000000
  %tmp_99_11_10 = fadd float %tmp_101_11_s, %tmp_98_11_10
  %tmp_100_11_4 = fmul float %E_load_54, 0xBFB863F7E0000000
  %tmp_101_11_10 = fadd float %tmp_99_11_10, %tmp_100_11_4
  %tmp_93_11_11 = fmul float %E_load_56, 0x3F3E977200000000
  %tmp_94_11_11 = fadd float %tmp_97_11_10, %tmp_93_11_11
  %tmp_96_11_10 = fmul float %E_load_57, 0x3FCFFFFC60000000
  %tmp_97_11_11 = fsub float %tmp_94_11_11, %tmp_96_11_10
  %tmp_98_11_11 = fmul float %E_load_57, 0x3F3E977200000000
  %tmp_99_11_11 = fadd float %tmp_101_11_10, %tmp_98_11_11
  %tmp_100_11_10 = fmul float %E_load_56, 0x3FCFFFFC60000000
  %tmp_101_11_11 = fadd float %tmp_99_11_11, %tmp_100_11_10
  %tmp_93_11_12 = fmul float %E_load_58, 0x3FCD8A1080000000
  %tmp_94_11_12 = fadd float %tmp_97_11_11, %tmp_93_11_12
  %tmp_96_11_11 = fmul float %E_load_59, 0xBFB89C7DA0000000
  %tmp_97_11_12 = fsub float %tmp_94_11_12, %tmp_96_11_11
  %tmp_98_11_12 = fmul float %E_load_59, 0x3FCD8A1080000000
  %tmp_99_11_12 = fadd float %tmp_101_11_11, %tmp_98_11_12
  %tmp_100_11_11 = fmul float %E_load_58, 0xBFB89C7DA0000000
  %tmp_101_11_12 = fadd float %tmp_99_11_12, %tmp_100_11_11
  %tmp_93_11_13 = fmul float %E_load_60, 0xBFC6AD3940000000
  %tmp_94_11_13 = fadd float %tmp_97_11_12, %tmp_93_11_13
  %tmp_96_11_12 = fmul float %E_load_61, 0xBFC693FCA0000000
  %tmp_97_11_13 = fsub float %tmp_94_11_13, %tmp_96_11_12
  %tmp_98_11_13 = fmul float %E_load_61, 0xBFC6AD3940000000
  %tmp_99_11_13 = fadd float %tmp_101_11_12, %tmp_98_11_13
  %tmp_100_11_12 = fmul float %E_load_60, 0xBFC693FCA0000000
  %tmp_101_11_13 = fadd float %tmp_99_11_13, %tmp_100_11_12
  %tmp_93_11_14 = fmul float %E_load_62, 0xBFB85A8A20000000
  %tmp_94_11_14 = fadd float %tmp_97_11_13, %tmp_93_11_14
  %tmp_96_11_13 = fmul float %E_load_63, 0x3FCD97B7A0000000
  %tmp_97_11_14 = fsub float %tmp_94_11_14, %tmp_96_11_13
  store float %tmp_97_11_14, float* %S_addr_22, align 4
  %tmp_98_11_14 = fmul float %E_load_63, 0xBFB85A8A20000000
  %tmp_99_11_14 = fadd float %tmp_101_11_13, %tmp_98_11_14
  %tmp_100_11_13 = fmul float %E_load_62, 0x3FCD97B7A0000000
  %tmp_101_11_14 = fadd float %tmp_99_11_14, %tmp_100_11_13
  store float %tmp_101_11_14, float* %S_addr_23, align 4
  %S_addr_24 = getelementptr [32 x float]* %S, i32 0, i32 12
  %S_addr_25 = getelementptr [32 x float]* %S, i32 0, i32 28
  %tmp_93_12_1 = fmul float %E_load_34, 0xBF063F9980000000
  %tmp_94_12_1 = fadd float %tmp_97_s, %tmp_93_12_1
  %tmp_96_12_1 = fmul float %E_load_35, -2.500000e-01
  %tmp_97_12_1 = fsub float %tmp_94_12_1, %tmp_96_12_1
  %tmp_98_12_1 = fmul float %E_load_35, 0xBF063F9980000000
  %tmp_99_12_1 = fadd float %tmp_101_s, %tmp_98_12_1
  %tmp_100_12_1 = fmul float %E_load_34, -2.500000e-01
  %tmp_101_12_1 = fadd float %tmp_99_12_1, %tmp_100_12_1
  %tmp_93_12_2 = fmul float %E_load_36, 0xBFCFFFFFE0000000
  %tmp_94_12_2 = fadd float %tmp_97_12_1, %tmp_93_12_2
  %tmp_96_12_2 = fmul float %E_load_37, 0x3F163F9980000000
  %tmp_97_12_2 = fsub float %tmp_94_12_2, %tmp_96_12_2
  %tmp_98_12_2 = fmul float %E_load_37, 0xBFCFFFFFE0000000
  %tmp_99_12_2 = fadd float %tmp_101_12_1, %tmp_98_12_2
  %tmp_100_12_2 = fmul float %E_load_36, 0x3F163F9980000000
  %tmp_101_12_2 = fadd float %tmp_99_12_2, %tmp_100_12_2
  %tmp_93_12_3 = fmul float %E_load_38, 0x3F20AFB320000000
  %tmp_94_12_3 = fadd float %tmp_97_12_2, %tmp_93_12_3
  %tmp_96_12_3 = fmul float %E_load_39, 0x3FCFFFFFC0000000
  %tmp_97_12_3 = fsub float %tmp_94_12_3, %tmp_96_12_3
  %tmp_98_12_3 = fmul float %E_load_39, 0x3F20AFB320000000
  %tmp_99_12_3 = fadd float %tmp_101_12_2, %tmp_98_12_3
  %tmp_100_12_3 = fmul float %E_load_38, 0x3FCFFFFFC0000000
  %tmp_101_12_3 = fadd float %tmp_99_12_3, %tmp_100_12_3
  %tmp_93_12_4 = fmul float %E_load_40, 0x3FCFFFFF80000000
  %tmp_94_12_4 = fadd float %tmp_97_12_3, %tmp_93_12_4
  %tmp_96_12_4 = fmul float %E_load_41, 0xBF263F9980000000
  %tmp_97_12_4 = fsub float %tmp_94_12_4, %tmp_96_12_4
  %tmp_98_12_4 = fmul float %E_load_41, 0x3FCFFFFF80000000
  %tmp_99_12_4 = fadd float %tmp_101_12_3, %tmp_98_12_4
  %tmp_100_12_4 = fmul float %E_load_40, 0xBF263F9980000000
  %tmp_101_12_4 = fadd float %tmp_99_12_4, %tmp_100_12_4
  %tmp_93_12_5 = fmul float %E_load_42, 0xBF2BCF7FC0000000
  %tmp_94_12_5 = fadd float %tmp_97_12_4, %tmp_93_12_5
  %tmp_96_12_5 = fmul float %E_load_43, 0xBFCFFFFF40000000
  %tmp_97_12_5 = fsub float %tmp_94_12_5, %tmp_96_12_5
  %tmp_98_12_5 = fmul float %E_load_43, 0xBF2BCF7FC0000000
  %tmp_99_12_5 = fadd float %tmp_101_12_4, %tmp_98_12_5
  %tmp_100_12_5 = fmul float %E_load_42, 0xBFCFFFFF40000000
  %tmp_101_12_5 = fadd float %tmp_99_12_5, %tmp_100_12_5
  %tmp_93_12_6 = fmul float %E_load_44, 0xBFCFFFFEE0000000
  %tmp_94_12_6 = fadd float %tmp_97_12_5, %tmp_93_12_6
  %tmp_96_12_6 = fmul float %E_load_45, 0x3F30AFB300000000
  %tmp_97_12_6 = fsub float %tmp_94_12_6, %tmp_96_12_6
  %tmp_98_12_6 = fmul float %E_load_45, 0xBFCFFFFEE0000000
  %tmp_99_12_6 = fadd float %tmp_101_12_5, %tmp_98_12_6
  %tmp_100_12_6 = fmul float %E_load_44, 0x3F30AFB300000000
  %tmp_101_12_6 = fadd float %tmp_99_12_6, %tmp_100_12_6
  %tmp_93_12_7 = fmul float %E_load_46, 0x3F3377A620000000
  %tmp_94_12_7 = fadd float %tmp_97_12_6, %tmp_93_12_7
  %tmp_96_12_7 = fmul float %E_load_47, 0x3FCFFFFE80000000
  %tmp_97_12_7 = fsub float %tmp_94_12_7, %tmp_96_12_7
  %tmp_98_12_7 = fmul float %E_load_47, 0x3F3377A620000000
  %tmp_99_12_7 = fadd float %tmp_101_12_6, %tmp_98_12_7
  %tmp_100_12_7 = fmul float %E_load_46, 0x3FCFFFFE80000000
  %tmp_101_12_7 = fadd float %tmp_99_12_7, %tmp_100_12_7
  %tmp_93_12_8 = fmul float %E_load_48, 0x3FCFFFFE20000000
  %tmp_94_12_8 = fadd float %tmp_97_12_7, %tmp_93_12_8
  %tmp_96_12_8 = fmul float %E_load_49, 0xBF363F9920000000
  %tmp_97_12_8 = fsub float %tmp_94_12_8, %tmp_96_12_8
  %tmp_98_12_8 = fmul float %E_load_49, 0x3FCFFFFE20000000
  %tmp_99_12_8 = fadd float %tmp_101_12_7, %tmp_98_12_8
  %tmp_100_12_8 = fmul float %E_load_48, 0xBF363F9920000000
  %tmp_101_12_8 = fadd float %tmp_99_12_8, %tmp_100_12_8
  %tmp_93_12_9 = fmul float %E_load_50, 0xBF39078C20000000
  %tmp_94_12_9 = fadd float %tmp_97_12_8, %tmp_93_12_9
  %tmp_96_12_9 = fmul float %E_load_51, 0xBFCFFFFD80000000
  %tmp_97_12_9 = fsub float %tmp_94_12_9, %tmp_96_12_9
  %tmp_98_12_9 = fmul float %E_load_51, 0xBF39078C20000000
  %tmp_99_12_9 = fadd float %tmp_101_12_8, %tmp_98_12_9
  %tmp_100_12_9 = fmul float %E_load_50, 0xBFCFFFFD80000000
  %tmp_101_12_9 = fadd float %tmp_99_12_9, %tmp_100_12_9
  %tmp_93_12_s = fmul float %E_load_52, 0xBFCFFFFD00000000
  %tmp_94_12_s = fadd float %tmp_97_12_9, %tmp_93_12_s
  %tmp_96_12_s = fmul float %E_load_53, 0x3F3BCF7F20000000
  %tmp_97_12_s = fsub float %tmp_94_12_s, %tmp_96_12_s
  %tmp_98_12_s = fmul float %E_load_53, 0xBFCFFFFD00000000
  %tmp_99_12_s = fadd float %tmp_101_12_9, %tmp_98_12_s
  %tmp_100_12_s = fmul float %E_load_52, 0x3F3BCF7F20000000
  %tmp_101_12_s = fadd float %tmp_99_12_s, %tmp_100_12_s
  %tmp_93_12_10 = fmul float %E_load_54, 0x3F3E977200000000
  %tmp_94_12_10 = fadd float %tmp_97_12_s, %tmp_93_12_10
  %tmp_96_12_10 = fmul float %E_load_55, 0x3FCFFFFC60000000
  %tmp_97_12_10 = fsub float %tmp_94_12_10, %tmp_96_12_10
  %tmp_98_12_10 = fmul float %E_load_55, 0x3F3E977200000000
  %tmp_99_12_10 = fadd float %tmp_101_12_s, %tmp_98_12_10
  %tmp_100_12_10 = fmul float %E_load_54, 0x3FCFFFFC60000000
  %tmp_101_12_10 = fadd float %tmp_99_12_10, %tmp_100_12_10
  %tmp_93_12_11 = fmul float %E_load_56, 0x3FCFFFFBA0000000
  %tmp_94_12_11 = fadd float %tmp_97_12_10, %tmp_93_12_11
  %tmp_96_12_11 = fmul float %E_load_57, 0xBF40AFB260000000
  %tmp_97_12_11 = fsub float %tmp_94_12_11, %tmp_96_12_11
  %tmp_98_12_11 = fmul float %E_load_57, 0x3FCFFFFBA0000000
  %tmp_99_12_11 = fadd float %tmp_101_12_10, %tmp_98_12_11
  %tmp_100_12_11 = fmul float %E_load_56, 0xBF40AFB260000000
  %tmp_101_12_11 = fadd float %tmp_99_12_11, %tmp_100_12_11
  %tmp_93_12_12 = fmul float %E_load_58, 0xBF4213ABC0000000
  %tmp_94_12_12 = fadd float %tmp_97_12_11, %tmp_93_12_12
  %tmp_96_12_12 = fmul float %E_load_59, 0xBFCFFFFAE0000000
  %tmp_97_12_12 = fsub float %tmp_94_12_12, %tmp_96_12_12
  %tmp_98_12_12 = fmul float %E_load_59, 0xBF4213ABC0000000
  %tmp_99_12_12 = fadd float %tmp_101_12_11, %tmp_98_12_12
  %tmp_100_12_12 = fmul float %E_load_58, 0xBFCFFFFAE0000000
  %tmp_101_12_12 = fadd float %tmp_99_12_12, %tmp_100_12_12
  %tmp_93_12_13 = fmul float %E_load_60, 0xBFCFFFFA20000000
  %tmp_94_12_13 = fadd float %tmp_97_12_12, %tmp_93_12_13
  %tmp_96_12_13 = fmul float %E_load_61, 0x3F4377A520000000
  %tmp_97_12_13 = fsub float %tmp_94_12_13, %tmp_96_12_13
  %tmp_98_12_13 = fmul float %E_load_61, 0xBFCFFFFA20000000
  %tmp_99_12_13 = fadd float %tmp_101_12_12, %tmp_98_12_13
  %tmp_100_12_13 = fmul float %E_load_60, 0x3F4377A520000000
  %tmp_101_12_13 = fadd float %tmp_99_12_13, %tmp_100_12_13
  %tmp_93_12_14 = fmul float %E_load_62, 0x3F44DB9E80000000
  %tmp_94_12_14 = fadd float %tmp_97_12_13, %tmp_93_12_14
  %tmp_96_12_14 = fmul float %E_load_63, 0x3FCFFFF940000000
  %tmp_97_12_14 = fsub float %tmp_94_12_14, %tmp_96_12_14
  store float %tmp_97_12_14, float* %S_addr_24, align 4
  %tmp_98_12_14 = fmul float %E_load_63, 0x3F44DB9E80000000
  %tmp_99_12_14 = fadd float %tmp_101_12_13, %tmp_98_12_14
  %tmp_100_12_14 = fmul float %E_load_62, 0x3FCFFFF940000000
  %tmp_101_12_14 = fadd float %tmp_99_12_14, %tmp_100_12_14
  store float %tmp_101_12_14, float* %S_addr_25, align 4
  %S_addr_26 = getelementptr [32 x float]* %S, i32 0, i32 13
  %S_addr_27 = getelementptr [32 x float]* %S, i32 0, i32 29
  %tmp_93_13_1 = fmul float %E_load_34, 0x3FB87B1A00000000
  %tmp_94_13_1 = fadd float %tmp_97_s, %tmp_93_13_1
  %tmp_96_13_1 = fmul float %E_load_35, 0xBFCD90FF60000000
  %tmp_97_13_1 = fsub float %tmp_94_13_1, %tmp_96_13_1
  %tmp_98_13_1 = fmul float %E_load_35, 0x3FB87B1A00000000
  %tmp_99_13_1 = fadd float %tmp_101_s, %tmp_98_13_1
  %tmp_100_13_1 = fmul float %E_load_34, 0xBFCD90FF60000000
  %tmp_101_13_1 = fadd float %tmp_99_13_1, %tmp_100_13_1
  %tmp_93_13_2 = fmul float %E_load_36, 0xBFC6A2BFA0000000
  %tmp_94_13_2 = fadd float %tmp_97_13_1, %tmp_93_13_2
  %tmp_96_13_2 = fmul float %E_load_37, 0xBFC69E7CE0000000
  %tmp_97_13_2 = fsub float %tmp_94_13_2, %tmp_96_13_2
  %tmp_98_13_2 = fmul float %E_load_37, 0xBFC6A2BFA0000000
  %tmp_99_13_2 = fadd float %tmp_101_13_1, %tmp_98_13_2
  %tmp_100_13_2 = fmul float %E_load_36, 0xBFC69E7CE0000000
  %tmp_101_13_2 = fadd float %tmp_99_13_2, %tmp_100_13_2
  %tmp_93_13_3 = fmul float %E_load_38, 0xBFCD8EB0C0000000
  %tmp_94_13_3 = fadd float %tmp_97_13_2, %tmp_93_13_3
  %tmp_96_13_3 = fmul float %E_load_39, 0x3FB8863C20000000
  %tmp_97_13_3 = fsub float %tmp_94_13_3, %tmp_96_13_3
  %tmp_98_13_3 = fmul float %E_load_39, 0xBFCD8EB0C0000000
  %tmp_99_13_3 = fadd float %tmp_101_13_2, %tmp_98_13_3
  %tmp_100_13_3 = fmul float %E_load_38, 0x3FB8863C20000000
  %tmp_101_13_3 = fadd float %tmp_99_13_3, %tmp_100_13_3
  %tmp_93_13_4 = fmul float %E_load_40, 0x3F281A3B80000000
  %tmp_94_13_4 = fadd float %tmp_97_13_3, %tmp_93_13_4
  %tmp_96_13_4 = fmul float %E_load_41, 0x3FCFFFFF60000000
  %tmp_97_13_4 = fsub float %tmp_94_13_4, %tmp_96_13_4
  %tmp_98_13_4 = fmul float %E_load_41, 0x3F281A3B80000000
  %tmp_99_13_4 = fadd float %tmp_101_13_3, %tmp_98_13_4
  %tmp_100_13_4 = fmul float %E_load_40, 0x3FCFFFFF60000000
  %tmp_101_13_4 = fadd float %tmp_99_13_4, %tmp_100_13_4
  %tmp_93_13_5 = fmul float %E_load_42, 0x3FCD934CE0000000
  %tmp_94_13_5 = fadd float %tmp_97_13_4, %tmp_93_13_5
  %tmp_96_13_5 = fmul float %E_load_43, 0x3FB86FF720000000
  %tmp_97_13_5 = fsub float %tmp_94_13_5, %tmp_96_13_5
  %tmp_98_13_5 = fmul float %E_load_43, 0x3FCD934CE0000000
  %tmp_99_13_5 = fadd float %tmp_101_13_4, %tmp_98_13_5
  %tmp_100_13_5 = fmul float %E_load_42, 0x3FB86FF720000000
  %tmp_101_13_5 = fadd float %tmp_99_13_5, %tmp_100_13_5
  %tmp_93_13_6 = fmul float %E_load_44, 0x3FC69A3960000000
  %tmp_94_13_6 = fadd float %tmp_97_13_5, %tmp_93_13_6
  %tmp_96_13_6 = fmul float %E_load_45, 0xBFC6A701A0000000
  %tmp_97_13_6 = fsub float %tmp_94_13_6, %tmp_96_13_6
  %tmp_98_13_6 = fmul float %E_load_45, 0x3FC69A3960000000
  %tmp_99_13_6 = fadd float %tmp_101_13_5, %tmp_98_13_6
  %tmp_100_13_6 = fmul float %E_load_44, 0xBFC6A701A0000000
  %tmp_101_13_6 = fadd float %tmp_99_13_6, %tmp_100_13_6
  %tmp_93_13_7 = fmul float %E_load_46, 0xBFB8915D40000000
  %tmp_94_13_7 = fadd float %tmp_97_13_6, %tmp_93_13_7
  %tmp_96_13_7 = fmul float %E_load_47, 0xBFCD8C6120000000
  %tmp_97_13_7 = fsub float %tmp_94_13_7, %tmp_96_13_7
  %tmp_98_13_7 = fmul float %E_load_47, 0xBFB8915D40000000
  %tmp_99_13_7 = fadd float %tmp_101_13_6, %tmp_98_13_7
  %tmp_100_13_7 = fmul float %E_load_46, 0xBFCD8C6120000000
  %tmp_101_13_7 = fadd float %tmp_99_13_7, %tmp_100_13_7
  %tmp_93_13_8 = fmul float %E_load_48, 0xBFCFFFFDC0000000
  %tmp_94_13_8 = fadd float %tmp_97_13_7, %tmp_93_13_8
  %tmp_96_13_8 = fmul float %E_load_49, 0x3F381A3B20000000
  %tmp_97_13_8 = fsub float %tmp_94_13_8, %tmp_96_13_8
  %tmp_98_13_8 = fmul float %E_load_49, 0xBFCFFFFDC0000000
  %tmp_99_13_8 = fadd float %tmp_101_13_7, %tmp_98_13_8
  %tmp_100_13_8 = fmul float %E_load_48, 0x3F381A3B20000000
  %tmp_101_13_8 = fadd float %tmp_99_13_8, %tmp_100_13_8
  %tmp_93_13_9 = fmul float %E_load_50, 0xBFB864D360000000
  %tmp_94_13_9 = fadd float %tmp_97_13_8, %tmp_93_13_9
  %tmp_96_13_9 = fmul float %E_load_51, 0x3FCD959960000000
  %tmp_97_13_9 = fsub float %tmp_94_13_9, %tmp_96_13_9
  %tmp_98_13_9 = fmul float %E_load_51, 0xBFB864D360000000
  %tmp_99_13_9 = fadd float %tmp_101_13_8, %tmp_98_13_9
  %tmp_100_13_9 = fmul float %E_load_50, 0x3FCD959960000000
  %tmp_101_13_9 = fadd float %tmp_99_13_9, %tmp_100_13_9
  %tmp_93_13_s = fmul float %E_load_52, 0x3FC6AB42C0000000
  %tmp_94_13_s = fadd float %tmp_97_13_9, %tmp_93_13_s
  %tmp_96_13_s = fmul float %E_load_53, 0x3FC695F500000000
  %tmp_97_13_s = fsub float %tmp_94_13_s, %tmp_96_13_s
  %tmp_98_13_s = fmul float %E_load_53, 0x3FC6AB42C0000000
  %tmp_99_13_s = fadd float %tmp_101_13_9, %tmp_98_13_s
  %tmp_100_13_s = fmul float %E_load_52, 0x3FC695F500000000
  %tmp_101_13_s = fadd float %tmp_99_13_s, %tmp_100_13_s
  %tmp_93_13_10 = fmul float %E_load_54, 0x3FCD8A1080000000
  %tmp_94_13_10 = fadd float %tmp_97_13_s, %tmp_93_13_10
  %tmp_96_13_10 = fmul float %E_load_55, 0xBFB89C7DA0000000
  %tmp_97_13_10 = fsub float %tmp_94_13_10, %tmp_96_13_10
  %tmp_98_13_10 = fmul float %E_load_55, 0x3FCD8A1080000000
  %tmp_99_13_10 = fadd float %tmp_101_13_s, %tmp_98_13_10
  %tmp_100_13_10 = fmul float %E_load_54, 0xBFB89C7DA0000000
  %tmp_101_13_10 = fadd float %tmp_99_13_10, %tmp_100_13_10
  %tmp_93_13_11 = fmul float %E_load_56, 0xBF4213ABC0000000
  %tmp_94_13_11 = fadd float %tmp_97_13_10, %tmp_93_13_11
  %tmp_96_13_11 = fmul float %E_load_57, 0xBFCFFFFAE0000000
  %tmp_97_13_11 = fsub float %tmp_94_13_11, %tmp_96_13_11
  %tmp_98_13_11 = fmul float %E_load_57, 0xBF4213ABC0000000
  %tmp_99_13_11 = fadd float %tmp_101_13_10, %tmp_98_13_11
  %tmp_100_13_11 = fmul float %E_load_56, 0xBFCFFFFAE0000000
  %tmp_101_13_11 = fadd float %tmp_99_13_11, %tmp_100_13_11
  %tmp_93_13_12 = fmul float %E_load_58, 0xBFCD97E4C0000000
  %tmp_94_13_12 = fadd float %tmp_97_13_11, %tmp_93_13_12
  %tmp_96_13_12 = fmul float %E_load_59, 0xBFB859AEA0000000
  %tmp_97_13_12 = fsub float %tmp_94_13_12, %tmp_96_13_12
  %tmp_98_13_12 = fmul float %E_load_59, 0xBFCD97E4C0000000
  %tmp_99_13_12 = fadd float %tmp_101_13_11, %tmp_98_13_12
  %tmp_100_13_12 = fmul float %E_load_58, 0xBFB859AEA0000000
  %tmp_101_13_12 = fadd float %tmp_99_13_12, %tmp_100_13_12
  %tmp_93_13_13 = fmul float %E_load_60, 0xBFC691AFE0000000
  %tmp_94_13_13 = fadd float %tmp_97_13_12, %tmp_93_13_13
  %tmp_96_13_13 = fmul float %E_load_61, 0x3FC6AF8320000000
  %tmp_97_13_13 = fsub float %tmp_94_13_13, %tmp_96_13_13
  %tmp_98_13_13 = fmul float %E_load_61, 0xBFC691AFE0000000
  %tmp_99_13_13 = fadd float %tmp_101_13_12, %tmp_98_13_13
  %tmp_100_13_13 = fmul float %E_load_60, 0x3FC6AF8320000000
  %tmp_101_13_13 = fadd float %tmp_99_13_13, %tmp_100_13_13
  %tmp_93_13_14 = fmul float %E_load_62, 0x3FB8A79D20000000
  %tmp_94_13_14 = fadd float %tmp_97_13_13, %tmp_93_13_14
  %tmp_96_13_14 = fmul float %E_load_63, 0x3FCD87BEC0000000
  %tmp_97_13_14 = fsub float %tmp_94_13_14, %tmp_96_13_14
  store float %tmp_97_13_14, float* %S_addr_26, align 4
  %tmp_98_13_14 = fmul float %E_load_63, 0x3FB8A79D20000000
  %tmp_99_13_14 = fadd float %tmp_101_13_13, %tmp_98_13_14
  %tmp_100_13_14 = fmul float %E_load_62, 0x3FCD87BEC0000000
  %tmp_101_13_14 = fadd float %tmp_99_13_14, %tmp_100_13_14
  store float %tmp_101_13_14, float* %S_addr_27, align 4
  %S_addr_28 = getelementptr [32 x float]* %S, i32 0, i32 14
  %S_addr_29 = getelementptr [32 x float]* %S, i32 0, i32 30
  %tmp_93_14_1 = fmul float %E_load_34, 0x3FC69F78C0000000
  %tmp_94_14_1 = fadd float %tmp_97_s, %tmp_93_14_1
  %tmp_96_14_1 = fmul float %E_load_35, 0xBFC6A1C400000000
  %tmp_97_14_1 = fsub float %tmp_94_14_1, %tmp_96_14_1
  %tmp_98_14_1 = fmul float %E_load_35, 0x3FC69F78C0000000
  %tmp_99_14_1 = fadd float %tmp_101_s, %tmp_98_14_1
  %tmp_100_14_1 = fmul float %E_load_34, 0xBFC6A1C400000000
  %tmp_101_14_1 = fadd float %tmp_99_14_1, %tmp_100_14_1
  %tmp_93_14_2 = fmul float %E_load_36, 0xBF19F4DDC0000000
  %tmp_94_14_2 = fadd float %tmp_97_14_1, %tmp_93_14_2
  %tmp_97_14_2 = fsub float %tmp_94_14_2, %tmp_98_12_2
  %tmp_98_14_2 = fmul float %E_load_37, 0xBF19F4DDC0000000
  %tmp_99_14_2 = fadd float %tmp_101_14_1, %tmp_98_14_2
  %tmp_101_14_2 = fadd float %tmp_99_14_2, %tmp_93_12_2
  %tmp_93_14_3 = fmul float %E_load_38, 0xBFC6A40F20000000
  %tmp_94_14_3 = fadd float %tmp_97_14_2, %tmp_93_14_3
  %tmp_96_14_3 = fmul float %E_load_39, 0xBFC69D2D20000000
  %tmp_97_14_3 = fsub float %tmp_94_14_3, %tmp_96_14_3
  %tmp_98_14_3 = fmul float %E_load_39, 0xBFC6A40F20000000
  %tmp_99_14_3 = fadd float %tmp_101_14_2, %tmp_98_14_3
  %tmp_100_14_3 = fmul float %E_load_38, 0xBFC69D2D20000000
  %tmp_101_14_3 = fadd float %tmp_99_14_3, %tmp_100_14_3
  %tmp_93_14_4 = fmul float %E_load_40, 0xBFCFFFFF60000000
  %tmp_94_14_4 = fadd float %tmp_97_14_3, %tmp_93_14_4
  %tmp_96_14_4 = fmul float %E_load_41, 0x3F29F4DDA0000000
  %tmp_97_14_4 = fsub float %tmp_94_14_4, %tmp_96_14_4
  %tmp_98_14_4 = fmul float %E_load_41, 0xBFCFFFFF60000000
  %tmp_99_14_4 = fadd float %tmp_101_14_3, %tmp_98_14_4
  %tmp_100_14_4 = fmul float %E_load_40, 0x3F29F4DDA0000000
  %tmp_101_14_4 = fadd float %tmp_99_14_4, %tmp_100_14_4
  %tmp_93_14_5 = fmul float %E_load_42, 0xBFC69AE160000000
  %tmp_94_14_5 = fadd float %tmp_97_14_4, %tmp_93_14_5
  %tmp_96_14_5 = fmul float %E_load_43, 0x3FC6A65A00000000
  %tmp_97_14_5 = fsub float %tmp_94_14_5, %tmp_96_14_5
  %tmp_98_14_5 = fmul float %E_load_43, 0xBFC69AE160000000
  %tmp_99_14_5 = fadd float %tmp_101_14_4, %tmp_98_14_5
  %tmp_100_14_5 = fmul float %E_load_42, 0x3FC6A65A00000000
  %tmp_101_14_5 = fadd float %tmp_99_14_5, %tmp_100_14_5
  %tmp_93_14_6 = fmul float %E_load_44, 0x3F3377A620000000
  %tmp_94_14_6 = fadd float %tmp_97_14_5, %tmp_93_14_6
  %tmp_96_14_6 = fmul float %E_load_45, 0x3FCFFFFE80000000
  %tmp_97_14_6 = fsub float %tmp_94_14_6, %tmp_96_14_6
  %tmp_98_14_6 = fmul float %E_load_45, 0x3F3377A620000000
  %tmp_99_14_6 = fadd float %tmp_101_14_5, %tmp_98_14_6
  %tmp_100_14_6 = fmul float %E_load_44, 0x3FCFFFFE80000000
  %tmp_101_14_6 = fadd float %tmp_99_14_6, %tmp_100_14_6
  %tmp_93_14_7 = fmul float %E_load_46, 0x3FC6A8A4A0000000
  %tmp_94_14_7 = fadd float %tmp_97_14_6, %tmp_93_14_7
  %tmp_96_14_7 = fmul float %E_load_47, 0x3FC6989560000000
  %tmp_97_14_7 = fsub float %tmp_94_14_7, %tmp_96_14_7
  %tmp_98_14_7 = fmul float %E_load_47, 0x3FC6A8A4A0000000
  %tmp_99_14_7 = fadd float %tmp_101_14_6, %tmp_98_14_7
  %tmp_100_14_7 = fmul float %E_load_46, 0x3FC6989560000000
  %tmp_101_14_7 = fadd float %tmp_99_14_7, %tmp_100_14_7
  %tmp_93_14_8 = fmul float %E_load_48, 0x3FCFFFFD60000000
  %tmp_94_14_8 = fadd float %tmp_97_14_7, %tmp_93_14_8
  %tmp_96_14_8 = fmul float %E_load_49, 0xBF39F4DD20000000
  %tmp_97_14_8 = fsub float %tmp_94_14_8, %tmp_96_14_8
  %tmp_98_14_8 = fmul float %E_load_49, 0x3FCFFFFD60000000
  %tmp_99_14_8 = fadd float %tmp_101_14_7, %tmp_98_14_8
  %tmp_100_14_8 = fmul float %E_load_48, 0xBF39F4DD20000000
  %tmp_101_14_8 = fadd float %tmp_99_14_8, %tmp_100_14_8
  %tmp_93_14_9 = fmul float %E_load_50, 0x3FC6964920000000
  %tmp_94_14_9 = fadd float %tmp_97_14_8, %tmp_93_14_9
  %tmp_96_14_9 = fmul float %E_load_51, 0xBFC6AAEF00000000
  %tmp_97_14_9 = fsub float %tmp_94_14_9, %tmp_96_14_9
  %tmp_98_14_9 = fmul float %E_load_51, 0x3FC6964920000000
  %tmp_99_14_9 = fadd float %tmp_101_14_8, %tmp_98_14_9
  %tmp_100_14_9 = fmul float %E_load_50, 0xBFC6AAEF00000000
  %tmp_101_14_9 = fadd float %tmp_99_14_9, %tmp_100_14_9
  %tmp_93_14_s = fmul float %E_load_52, 0xBF40390A00000000
  %tmp_94_14_s = fadd float %tmp_97_14_9, %tmp_93_14_s
  %tmp_96_14_s = fmul float %E_load_53, 0xBFCFFFFBE0000000
  %tmp_97_14_s = fsub float %tmp_94_14_s, %tmp_96_14_s
  %tmp_98_14_s = fmul float %E_load_53, 0xBF40390A00000000
  %tmp_99_14_s = fadd float %tmp_101_14_9, %tmp_98_14_s
  %tmp_100_14_s = fmul float %E_load_52, 0xBFCFFFFBE0000000
  %tmp_101_14_s = fadd float %tmp_99_14_s, %tmp_100_14_s
  %tmp_93_14_10 = fmul float %E_load_54, 0xBFC6AD3940000000
  %tmp_94_14_10 = fadd float %tmp_97_14_s, %tmp_93_14_10
  %tmp_96_14_2 = fmul float %E_load_55, 0xBFC693FCA0000000
  %tmp_97_14_10 = fsub float %tmp_94_14_10, %tmp_96_14_2
  %tmp_98_14_10 = fmul float %E_load_55, 0xBFC6AD3940000000
  %tmp_99_14_10 = fadd float %tmp_101_14_s, %tmp_98_14_10
  %tmp_100_14_2 = fmul float %E_load_54, 0xBFC693FCA0000000
  %tmp_101_14_10 = fadd float %tmp_99_14_10, %tmp_100_14_2
  %tmp_93_14_11 = fmul float %E_load_56, 0xBFCFFFFA20000000
  %tmp_94_14_11 = fadd float %tmp_97_14_10, %tmp_93_14_11
  %tmp_96_14_10 = fmul float %E_load_57, 0x3F4377A520000000
  %tmp_97_14_11 = fsub float %tmp_94_14_11, %tmp_96_14_10
  %tmp_98_14_11 = fmul float %E_load_57, 0xBFCFFFFA20000000
  %tmp_99_14_11 = fadd float %tmp_101_14_10, %tmp_98_14_11
  %tmp_100_14_10 = fmul float %E_load_56, 0x3F4377A520000000
  %tmp_101_14_11 = fadd float %tmp_99_14_11, %tmp_100_14_10
  %tmp_93_14_12 = fmul float %E_load_58, 0xBFC691AFE0000000
  %tmp_94_14_12 = fadd float %tmp_97_14_11, %tmp_93_14_12
  %tmp_96_14_11 = fmul float %E_load_59, 0x3FC6AF8320000000
  %tmp_97_14_12 = fsub float %tmp_94_14_12, %tmp_96_14_11
  %tmp_98_14_12 = fmul float %E_load_59, 0xBFC691AFE0000000
  %tmp_99_14_12 = fadd float %tmp_101_14_11, %tmp_98_14_12
  %tmp_100_14_11 = fmul float %E_load_58, 0x3FC6AF8320000000
  %tmp_101_14_12 = fadd float %tmp_99_14_12, %tmp_100_14_11
  %tmp_93_14_13 = fmul float %E_load_60, 0x3F46B64040000000
  %tmp_94_14_13 = fadd float %tmp_97_14_12, %tmp_93_14_13
  %tmp_96_14_12 = fmul float %E_load_61, 0x3FCFFFF800000000
  %tmp_97_14_13 = fsub float %tmp_94_14_13, %tmp_96_14_12
  %tmp_98_14_13 = fmul float %E_load_61, 0x3F46B64040000000
  %tmp_99_14_13 = fadd float %tmp_101_14_12, %tmp_98_14_13
  %tmp_100_14_12 = fmul float %E_load_60, 0x3FCFFFF800000000
  %tmp_101_14_13 = fadd float %tmp_99_14_13, %tmp_100_14_12
  %tmp_93_14_14 = fmul float %E_load_62, 0x3FC6B1CCE0000000
  %tmp_94_14_14 = fadd float %tmp_97_14_13, %tmp_93_14_14
  %tmp_96_14_13 = fmul float %E_load_63, 0x3FC68F62E0000000
  %tmp_97_14_14 = fsub float %tmp_94_14_14, %tmp_96_14_13
  store float %tmp_97_14_14, float* %S_addr_28, align 4
  %tmp_98_14_14 = fmul float %E_load_63, 0x3FC6B1CCE0000000
  %tmp_99_14_14 = fadd float %tmp_101_14_13, %tmp_98_14_14
  %tmp_100_14_13 = fmul float %E_load_62, 0x3FC68F62E0000000
  %tmp_101_14_14 = fadd float %tmp_99_14_14, %tmp_100_14_13
  store float %tmp_101_14_14, float* %S_addr_29, align 4
  %S_addr_30 = getelementptr [32 x float]* %S, i32 0, i32 15
  %S_addr_31 = getelementptr [32 x float]* %S, i32 0, i32 31
  %tmp_93_15_1 = fmul float %E_load_34, 0x3FCD8FC180000000
  %tmp_94_15_1 = fadd float %tmp_97_s, %tmp_93_15_1
  %tmp_96_15_1 = fmul float %E_load_35, 0xBFB88118C0000000
  %tmp_97_15_1 = fsub float %tmp_94_15_1, %tmp_96_15_1
  %tmp_98_15_1 = fmul float %E_load_35, 0x3FCD8FC180000000
  %tmp_99_15_1 = fadd float %tmp_101_s, %tmp_98_15_1
  %tmp_100_15_1 = fmul float %E_load_34, 0xBFB88118C0000000
  %tmp_101_15_1 = fadd float %tmp_99_15_1, %tmp_100_15_1
  %tmp_93_15_2 = fmul float %E_load_36, 0x3FC69E2900000000
  %tmp_94_15_2 = fadd float %tmp_97_15_1, %tmp_93_15_2
  %tmp_96_15_2 = fmul float %E_load_37, 0xBFC6A31380000000
  %tmp_97_15_2 = fsub float %tmp_94_15_2, %tmp_96_15_2
  %tmp_98_15_2 = fmul float %E_load_37, 0x3FC69E2900000000
  %tmp_99_15_2 = fadd float %tmp_101_15_1, %tmp_98_15_2
  %tmp_100_15_2 = fmul float %E_load_36, 0xBFC6A31380000000
  %tmp_101_15_2 = fadd float %tmp_99_15_2, %tmp_100_15_2
  %tmp_93_15_3 = fmul float %E_load_38, 0x3FB8743FC0000000
  %tmp_94_15_3 = fadd float %tmp_97_15_2, %tmp_93_15_3
  %tmp_96_15_3 = fmul float %E_load_39, 0xBFCD926A40000000
  %tmp_97_15_3 = fsub float %tmp_94_15_3, %tmp_96_15_3
  %tmp_98_15_3 = fmul float %E_load_39, 0x3FB8743FC0000000
  %tmp_99_15_3 = fadd float %tmp_101_15_2, %tmp_98_15_3
  %tmp_100_15_3 = fmul float %E_load_38, 0xBFCD926A40000000
  %tmp_101_15_3 = fadd float %tmp_99_15_3, %tmp_100_15_3
  %tmp_93_15_4 = fmul float %E_load_40, 0xBF2BCF7FC0000000
  %tmp_94_15_4 = fadd float %tmp_97_15_3, %tmp_93_15_4
  %tmp_96_15_4 = fmul float %E_load_41, 0xBFCFFFFF40000000
  %tmp_97_15_4 = fsub float %tmp_94_15_4, %tmp_96_15_4
  %tmp_98_15_4 = fmul float %E_load_41, 0xBF2BCF7FC0000000
  %tmp_99_15_4 = fadd float %tmp_101_15_3, %tmp_98_15_4
  %tmp_100_15_4 = fmul float %E_load_40, 0xBFCFFFFF40000000
  %tmp_101_15_4 = fadd float %tmp_99_15_4, %tmp_100_15_4
  %tmp_93_15_5 = fmul float %E_load_42, 0xBFB88DF0C0000000
  %tmp_94_15_5 = fadd float %tmp_97_15_4, %tmp_93_15_5
  %tmp_96_15_5 = fmul float %E_load_43, 0xBFCD8D1740000000
  %tmp_97_15_5 = fsub float %tmp_94_15_5, %tmp_96_15_5
  %tmp_98_15_5 = fmul float %E_load_43, 0xBFB88DF0C0000000
  %tmp_99_15_5 = fadd float %tmp_101_15_4, %tmp_98_15_5
  %tmp_100_15_5 = fmul float %E_load_42, 0xBFCD8D1740000000
  %tmp_101_15_5 = fadd float %tmp_99_15_5, %tmp_100_15_5
  %tmp_93_15_6 = fmul float %E_load_44, 0xBFC6A7FD00000000
  %tmp_94_15_6 = fadd float %tmp_97_15_5, %tmp_93_15_6
  %tmp_96_15_6 = fmul float %E_load_45, 0xBFC6993D60000000
  %tmp_97_15_6 = fsub float %tmp_94_15_6, %tmp_96_15_6
  %tmp_98_15_6 = fmul float %E_load_45, 0xBFC6A7FD00000000
  %tmp_99_15_6 = fadd float %tmp_101_15_5, %tmp_98_15_6
  %tmp_100_15_6 = fmul float %E_load_44, 0xBFC6993D60000000
  %tmp_101_15_6 = fadd float %tmp_99_15_6, %tmp_100_15_6
  %tmp_93_15_7 = fmul float %E_load_46, 0xBFCD9511A0000000
  %tmp_94_15_7 = fadd float %tmp_97_15_6, %tmp_93_15_7
  %tmp_96_15_7 = fmul float %E_load_47, 0xBFB8676580000000
  %tmp_97_15_7 = fsub float %tmp_94_15_7, %tmp_96_15_7
  %tmp_98_15_7 = fmul float %E_load_47, 0xBFCD9511A0000000
  %tmp_99_15_7 = fadd float %tmp_101_15_6, %tmp_98_15_7
  %tmp_100_15_7 = fmul float %E_load_46, 0xBFB8676580000000
  %tmp_101_15_7 = fadd float %tmp_99_15_7, %tmp_100_15_7
  %tmp_93_15_8 = fmul float %E_load_48, 0xBFCFFFFD00000000
  %tmp_94_15_8 = fadd float %tmp_97_15_7, %tmp_93_15_8
  %tmp_96_15_8 = fmul float %E_load_49, 0x3F3BCF7F20000000
  %tmp_97_15_8 = fsub float %tmp_94_15_8, %tmp_96_15_8
  %tmp_98_15_8 = fmul float %E_load_49, 0xBFCFFFFD00000000
  %tmp_99_15_8 = fadd float %tmp_101_15_7, %tmp_98_15_8
  %tmp_100_15_8 = fmul float %E_load_48, 0x3F3BCF7F20000000
  %tmp_101_15_8 = fadd float %tmp_99_15_8, %tmp_100_15_8
  %tmp_93_15_9 = fmul float %E_load_50, 0xBFCD8A6BC0000000
  %tmp_94_15_9 = fadd float %tmp_97_15_8, %tmp_93_15_9
  %tmp_96_15_9 = fmul float %E_load_51, 0x3FB89AC780000000
  %tmp_97_15_9 = fsub float %tmp_94_15_9, %tmp_96_15_9
  %tmp_98_15_9 = fmul float %E_load_51, 0xBFCD8A6BC0000000
  %tmp_99_15_9 = fadd float %tmp_101_15_8, %tmp_98_15_9
  %tmp_100_15_9 = fmul float %E_load_50, 0x3FB89AC780000000
  %tmp_101_15_9 = fadd float %tmp_99_15_9, %tmp_100_15_9
  %tmp_93_15_s = fmul float %E_load_52, 0xBFC69450A0000000
  %tmp_94_15_s = fadd float %tmp_97_15_9, %tmp_93_15_s
  %tmp_96_15_s = fmul float %E_load_53, 0x3FC6ACE580000000
  %tmp_97_15_s = fsub float %tmp_94_15_s, %tmp_96_15_s
  %tmp_98_15_s = fmul float %E_load_53, 0xBFC69450A0000000
  %tmp_99_15_s = fadd float %tmp_101_15_9, %tmp_98_15_s
  %tmp_100_15_s = fmul float %E_load_52, 0x3FC6ACE580000000
  %tmp_101_15_s = fadd float %tmp_99_15_s, %tmp_100_15_s
  %tmp_93_15_10 = fmul float %E_load_54, 0xBFB85A8A20000000
  %tmp_94_15_10 = fadd float %tmp_97_15_s, %tmp_93_15_10
  %tmp_96_15_10 = fmul float %E_load_55, 0x3FCD97B7A0000000
  %tmp_97_15_10 = fsub float %tmp_94_15_10, %tmp_96_15_10
  %tmp_98_15_10 = fmul float %E_load_55, 0xBFB85A8A20000000
  %tmp_99_15_10 = fadd float %tmp_101_15_s, %tmp_98_15_10
  %tmp_100_15_10 = fmul float %E_load_54, 0x3FCD97B7A0000000
  %tmp_101_15_10 = fadd float %tmp_99_15_10, %tmp_100_15_10
  %tmp_93_15_11 = fmul float %E_load_56, 0x3F44DB9E80000000
  %tmp_94_15_11 = fadd float %tmp_97_15_10, %tmp_93_15_11
  %tmp_96_15_11 = fmul float %E_load_57, 0x3FCFFFF940000000
  %tmp_97_15_11 = fsub float %tmp_94_15_11, %tmp_96_15_11
  %tmp_98_15_11 = fmul float %E_load_57, 0x3F44DB9E80000000
  %tmp_99_15_11 = fadd float %tmp_101_15_10, %tmp_98_15_11
  %tmp_100_15_11 = fmul float %E_load_56, 0x3FCFFFF940000000
  %tmp_101_15_11 = fadd float %tmp_99_15_11, %tmp_100_15_11
  %tmp_93_15_12 = fmul float %E_load_58, 0x3FB8A79D20000000
  %tmp_94_15_12 = fadd float %tmp_97_15_11, %tmp_93_15_12
  %tmp_96_15_12 = fmul float %E_load_59, 0x3FCD87BEC0000000
  %tmp_97_15_12 = fsub float %tmp_94_15_12, %tmp_96_15_12
  %tmp_98_15_12 = fmul float %E_load_59, 0x3FB8A79D20000000
  %tmp_99_15_12 = fadd float %tmp_101_15_11, %tmp_98_15_12
  %tmp_100_15_12 = fmul float %E_load_58, 0x3FCD87BEC0000000
  %tmp_101_15_12 = fadd float %tmp_99_15_12, %tmp_100_15_12
  %tmp_93_15_13 = fmul float %E_load_60, 0x3FC6B1CCE0000000
  %tmp_94_15_13 = fadd float %tmp_97_15_12, %tmp_93_15_13
  %tmp_96_15_13 = fmul float %E_load_61, 0x3FC68F62E0000000
  %tmp_97_15_13 = fsub float %tmp_94_15_13, %tmp_96_15_13
  %tmp_98_15_13 = fmul float %E_load_61, 0x3FC6B1CCE0000000
  %tmp_99_15_13 = fadd float %tmp_101_15_12, %tmp_98_15_13
  %tmp_100_15_13 = fmul float %E_load_60, 0x3FC68F62E0000000
  %tmp_101_15_13 = fadd float %tmp_99_15_13, %tmp_100_15_13
  %tmp_93_15_14 = fmul float %E_load_62, 0x3FCD9A5C40000000
  %tmp_94_15_14 = fadd float %tmp_97_15_13, %tmp_93_15_14
  %tmp_96_15_14 = fmul float %E_load_63, 0x3FB84DADA0000000
  %tmp_97_15_14 = fsub float %tmp_94_15_14, %tmp_96_15_14
  store float %tmp_97_15_14, float* %S_addr_30, align 4
  %tmp_98_15_14 = fmul float %E_load_63, 0x3FCD9A5C40000000
  %tmp_99_15_14 = fadd float %tmp_101_15_13, %tmp_98_15_14
  %tmp_100_15_14 = fmul float %E_load_62, 0x3FB84DADA0000000
  %tmp_101_15_14 = fadd float %tmp_99_15_14, %tmp_100_15_14
  store float %tmp_101_15_14, float* %S_addr_31, align 4
  ret void
}

!opencl.kernels = !{!0, !7, !7, !13, !15, !21, !21, !15, !24, !15, !15, !15, !28, !28, !30, !30, !32, !15, !15, !15, !35, !21, !21, !15, !38, !15, !15, !15, !40, !40, !42, !42, !44, !15, !15, !15, !15, !15, !15, !46, !15, !15, !15, !15, !7, !7, !13, !46, !15, !7, !7, !13, !46, !15, !48, !48, !48, !15, !48, !48, !48, !15, !48, !48, !48, !15, !48, !48, !48, !48, !48, !48, !48, !48, !48, !15, !48, !48, !48, !15, !48, !48, !48, !15, !48, !48, !48, !15, !48, !48, !48, !15, !48, !48, !48, !48, !48, !48, !53, !53, !53, !15, !48, !48, !48, !15, !48, !48, !48, !15, !48, !48, !48, !15, !53, !53, !53, !15, !53, !53, !53, !15, !15, !58, !60, !61, !67, !68, !69, !15, !15, !15, !15, !71, !71, !74, !74, !78, !81, !81, !15, !15, !15, !15, !83, !85, !85, !71, !71, !86, !86, !88, !90, !90, !15, !91, !42, !42, !71, !92, !92, !94, !15, !96, !96, !99, !94, !101, !101, !15, !15, !103, !103, !15, !104, !103, !103, !106, !103, !103, !108, !15, !15, !15, !15, !15, !15, !15, !15, !67, !68, !15, !15, !15, !110, !110, !15, !15, !112, !15, !115, !68, !117, !117, !119, !119, !119, !15, !15, !121, !123, !123, !71, !124, !126, !15, !15, !128, !128, !15, !99, !94, !130, !130, !15, !119, !121, !123, !123, !15, !71, !132, !132, !103, !103, !15, !99, !94, !71, !134, !134, !136, !138, !138, !15, !121, !71, !139, !139, !15, !15, !103, !103, !115, !141, !15, !15, !15, !143, !143, !123, !123, !145, !145, !15, !15, !103, !103, !147, !15, !143, !143, !147, !68, !149, !149, !151, !15, !15, !15, !15, !152, !155, !158, !160, !160, !161, !161, !15, !15, !163, !163, !165, !15, !163, !163, !163, !15, !15, !15, !167, !167, !169, !171, !174, !15, !15, !15, !15, !176, !178, !15, !163, !163, !163, !179, !165, !165, !126, !15, !15, !161, !161, !181, !182, !182, !184, !184, !186, !15, !187, !143, !143, !188, !188, !189, !191, !191, !193, !193, !161, !195, !71, !71, !197, !197, !199, !68, !201, !15, !15, !201, !15, !203, !30, !30, !44, !40, !40, !94, !15, !205, !205, !207, !207, !15, !209, !211, !211, !15, !71, !212, !212, !15, !15, !115, !123, !123, !214, !15, !15, !215, !218, !15, !219, !85, !85, !123, !123, !103, !103, !15, !15, !71, !221, !221, !223, !223, !223, !15, !225, !227, !227, !145, !145, !94, !229, !229, !231, !15, !71, !233, !233, !235, !235, !235, !15, !15, !15, !15, !237, !240, !240, !242, !244, !244, !244, !71, !246, !246, !248, !250, !250, !15, !15, !15, !15, !251, !253, !253, !15, !71, !254, !254, !256, !258, !253, !253, !260, !260, !262, !15, !15, !71, !264, !264, !266, !269, !269, !15, !15, !15, !15, !271, !15, !15, !273, !273, !275, !275, !15, !15, !277, !15, !15, !15, !15, !278, !278, !71, !280, !280, !282, !282, !282, !15, !15, !15, !15, !284, !71, !286, !286, !288, !288, !288, !15, !15, !15, !15, !290, !292, !292, !294, !296, !296, !298, !300, !300, !71, !301, !301, !303, !305, !305, !15, !15, !15, !15, !306, !307, !300, !300, !71, !309, !309, !311, !314, !314, !15, !15, !15, !15, !316, !318, !318, !320, !320, !292, !292, !322, !15, !15, !324, !103, !103, !327, !68, !71, !329, !329, !331, !331, !331, !15, !15, !15, !15, !15, !333, !15, !15, !15, !335, !335, !335, !15, !15, !15, !71, !337, !337, !103, !103, !339, !103, !103, !15, !15, !341, !15, !343, !85, !85, !318, !318, !345, !347, !347, !347, !15, !15, !15, !349, !71, !71, !351, !351, !347, !347, !347, !353, !15, !15, !15, !15, !15, !15, !15, !15, !15, !15, !15, !15, !15, !15, !15, !15, !15, !354, !354, !356, !358, !358, !15, !359, !361, !361, !356, !359, !361, !361, !71, !362, !15, !99, !99, !364, !366, !60}
!hls.encrypted.func = !{}
!llvm.map.gv = !{!367}

!0 = metadata !{null, metadata !1, metadata !2, metadata !3, metadata !4, metadata !5, metadata !6}
!1 = metadata !{metadata !"kernel_arg_addr_space", i32 1, i32 1}
!2 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none", metadata !"none"}
!3 = metadata !{metadata !"kernel_arg_type", metadata !"float*", metadata !"float*"}
!4 = metadata !{metadata !"kernel_arg_type_qual", metadata !"", metadata !""}
!5 = metadata !{metadata !"kernel_arg_name", metadata !"E", metadata !"S"}
!6 = metadata !{metadata !"reqd_work_group_size", i32 1, i32 1, i32 1}
!7 = metadata !{null, metadata !8, metadata !9, metadata !10, metadata !11, metadata !12, metadata !6}
!8 = metadata !{metadata !"kernel_arg_addr_space", i32 0}
!9 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none"}
!10 = metadata !{metadata !"kernel_arg_type", metadata !"double"}
!11 = metadata !{metadata !"kernel_arg_type_qual", metadata !""}
!12 = metadata !{metadata !"kernel_arg_name", metadata !"v"}
!13 = metadata !{null, metadata !8, metadata !9, metadata !10, metadata !11, metadata !14, metadata !6}
!14 = metadata !{metadata !"kernel_arg_name", metadata !"d"}
!15 = metadata !{null, metadata !16, metadata !17, metadata !18, metadata !19, metadata !20, metadata !6}
!16 = metadata !{metadata !"kernel_arg_addr_space"}
!17 = metadata !{metadata !"kernel_arg_access_qual"}
!18 = metadata !{metadata !"kernel_arg_type"}
!19 = metadata !{metadata !"kernel_arg_type_qual"}
!20 = metadata !{metadata !"kernel_arg_name"}
!21 = metadata !{null, metadata !8, metadata !9, metadata !22, metadata !11, metadata !23, metadata !6}
!22 = metadata !{metadata !"kernel_arg_type", metadata !"int"}
!23 = metadata !{metadata !"kernel_arg_name", metadata !"op"}
!24 = metadata !{null, metadata !25, metadata !2, metadata !26, metadata !4, metadata !27, metadata !6}
!25 = metadata !{metadata !"kernel_arg_addr_space", i32 0, i32 0}
!26 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<1, false> &", metadata !"const ap_int_base<54, true> &"}
!27 = metadata !{metadata !"kernel_arg_name", metadata !"op", metadata !"op2"}
!28 = metadata !{null, metadata !8, metadata !9, metadata !29, metadata !11, metadata !23, metadata !6}
!29 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<54, true> &"}
!30 = metadata !{null, metadata !8, metadata !9, metadata !31, metadata !11, metadata !23, metadata !6}
!31 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<1, false> &"}
!32 = metadata !{null, metadata !8, metadata !9, metadata !33, metadata !11, metadata !34, metadata !6}
!33 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<55, true> &"}
!34 = metadata !{metadata !"kernel_arg_name", metadata !"op2"}
!35 = metadata !{null, metadata !25, metadata !2, metadata !36, metadata !4, metadata !37, metadata !6}
!36 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<11, false> &", metadata !"int"}
!37 = metadata !{metadata !"kernel_arg_name", metadata !"op", metadata !"i_op"}
!38 = metadata !{null, metadata !25, metadata !2, metadata !39, metadata !4, metadata !27, metadata !6}
!39 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<11, false> &", metadata !"const ap_int_base<32, true> &"}
!40 = metadata !{null, metadata !8, metadata !9, metadata !41, metadata !11, metadata !23, metadata !6}
!41 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<32, true> &"}
!42 = metadata !{null, metadata !8, metadata !9, metadata !43, metadata !11, metadata !23, metadata !6}
!43 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<11, false> &"}
!44 = metadata !{null, metadata !8, metadata !9, metadata !45, metadata !11, metadata !34, metadata !6}
!45 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<33, true> &"}
!46 = metadata !{null, metadata !8, metadata !9, metadata !10, metadata !11, metadata !47, metadata !6}
!47 = metadata !{metadata !"kernel_arg_name", metadata !"pf"}
!48 = metadata !{null, metadata !49, metadata !9, metadata !50, metadata !51, metadata !52, metadata !6}
!49 = metadata !{metadata !"kernel_arg_addr_space", i32 1}
!50 = metadata !{metadata !"kernel_arg_type", metadata !"char*"}
!51 = metadata !{metadata !"kernel_arg_type_qual", metadata !"const"}
!52 = metadata !{metadata !"kernel_arg_name", metadata !"str"}
!53 = metadata !{null, metadata !54, metadata !2, metadata !55, metadata !56, metadata !57, metadata !6}
!54 = metadata !{metadata !"kernel_arg_addr_space", i32 1, i32 0}
!55 = metadata !{metadata !"kernel_arg_type", metadata !"char*", metadata !"signed char"}
!56 = metadata !{metadata !"kernel_arg_type_qual", metadata !"const", metadata !""}
!57 = metadata !{metadata !"kernel_arg_name", metadata !"str", metadata !"radix"}
!58 = metadata !{null, metadata !8, metadata !9, metadata !10, metadata !11, metadata !59, metadata !6}
!59 = metadata !{metadata !"kernel_arg_name", metadata !"t_in"}
!60 = metadata !{null, metadata !8, metadata !9, metadata !10, metadata !11, metadata !59, metadata !6}
!61 = metadata !{null, metadata !62, metadata !63, metadata !64, metadata !65, metadata !66, metadata !6}
!62 = metadata !{metadata !"kernel_arg_addr_space", i32 0, i32 0, i32 0}
!63 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none", metadata !"none", metadata !"none"}
!64 = metadata !{metadata !"kernel_arg_type", metadata !"double", metadata !"double &", metadata !"double &"}
!65 = metadata !{metadata !"kernel_arg_type_qual", metadata !"", metadata !"", metadata !""}
!66 = metadata !{metadata !"kernel_arg_name", metadata !"t_in", metadata !"s_out", metadata !"c_out"}
!67 = metadata !{null, metadata !25, metadata !2, metadata !36, metadata !4, metadata !27, metadata !6}
!68 = metadata !{null, metadata !8, metadata !9, metadata !41, metadata !11, metadata !34, metadata !6}
!69 = metadata !{null, metadata !49, metadata !9, metadata !50, metadata !51, metadata !70, metadata !6}
!70 = metadata !{metadata !"kernel_arg_name", metadata !"tagp"}
!71 = metadata !{null, metadata !25, metadata !2, metadata !72, metadata !4, metadata !73, metadata !6}
!72 = metadata !{metadata !"kernel_arg_type", metadata !"int", metadata !"int"}
!73 = metadata !{metadata !"kernel_arg_name", metadata !"Hi", metadata !"Lo"}
!74 = metadata !{null, metadata !75, metadata !63, metadata !76, metadata !65, metadata !77, metadata !6}
!75 = metadata !{metadata !"kernel_arg_addr_space", i32 1, i32 0, i32 0}
!76 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<52, false>*", metadata !"int", metadata !"int"}
!77 = metadata !{metadata !"kernel_arg_name", metadata !"bv", metadata !"h", metadata !"l"}
!78 = metadata !{null, metadata !8, metadata !9, metadata !79, metadata !11, metadata !80, metadata !6}
!79 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_range_ref<52, false> &"}
!80 = metadata !{metadata !"kernel_arg_name", metadata !"val"}
!81 = metadata !{null, metadata !8, metadata !9, metadata !79, metadata !11, metadata !82, metadata !6}
!82 = metadata !{metadata !"kernel_arg_name", metadata !"ref"}
!83 = metadata !{null, metadata !8, metadata !9, metadata !84, metadata !11, metadata !80, metadata !6}
!84 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<52, false> &"}
!85 = metadata !{null, metadata !8, metadata !9, metadata !84, metadata !11, metadata !23, metadata !6}
!86 = metadata !{null, metadata !75, metadata !63, metadata !87, metadata !65, metadata !77, metadata !6}
!87 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<11, false>*", metadata !"int", metadata !"int"}
!88 = metadata !{null, metadata !8, metadata !9, metadata !89, metadata !11, metadata !80, metadata !6}
!89 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_range_ref<11, false> &"}
!90 = metadata !{null, metadata !8, metadata !9, metadata !89, metadata !11, metadata !82, metadata !6}
!91 = metadata !{null, metadata !8, metadata !9, metadata !43, metadata !11, metadata !80, metadata !6}
!92 = metadata !{null, metadata !75, metadata !63, metadata !93, metadata !65, metadata !77, metadata !6}
!93 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<64, false>*", metadata !"int", metadata !"int"}
!94 = metadata !{null, metadata !8, metadata !9, metadata !22, metadata !11, metadata !95, metadata !6}
!95 = metadata !{metadata !"kernel_arg_name", metadata !"index"}
!96 = metadata !{null, metadata !54, metadata !2, metadata !97, metadata !4, metadata !98, metadata !6}
!97 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<1, false>*", metadata !"int"}
!98 = metadata !{metadata !"kernel_arg_name", metadata !"bv", metadata !"index"}
!99 = metadata !{null, metadata !8, metadata !9, metadata !100, metadata !11, metadata !80, metadata !6}
!100 = metadata !{metadata !"kernel_arg_type", metadata !"ulong long"}
!101 = metadata !{null, metadata !54, metadata !2, metadata !102, metadata !4, metadata !98, metadata !6}
!102 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<64, false>*", metadata !"int"}
!103 = metadata !{null, metadata !8, metadata !9, metadata !22, metadata !11, metadata !80, metadata !6}
!104 = metadata !{null, metadata !8, metadata !9, metadata !105, metadata !11, metadata !34, metadata !6}
!105 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_uint<1> &"}
!106 = metadata !{null, metadata !8, metadata !9, metadata !107, metadata !11, metadata !34, metadata !6}
!107 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_uint<11> &"}
!108 = metadata !{null, metadata !8, metadata !9, metadata !109, metadata !11, metadata !34, metadata !6}
!109 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_uint<52> &"}
!110 = metadata !{null, metadata !8, metadata !9, metadata !111, metadata !11, metadata !23, metadata !6}
!111 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int<78> &"}
!112 = metadata !{null, metadata !8, metadata !9, metadata !113, metadata !11, metadata !114, metadata !6}
!113 = metadata !{metadata !"kernel_arg_type", metadata !"ap_uint<78>"}
!114 = metadata !{metadata !"kernel_arg_name", metadata !"din"}
!115 = metadata !{null, metadata !25, metadata !2, metadata !116, metadata !4, metadata !27, metadata !6}
!116 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<78, false> &", metadata !"int"}
!117 = metadata !{null, metadata !8, metadata !9, metadata !118, metadata !11, metadata !80, metadata !6}
!118 = metadata !{metadata !"kernel_arg_type", metadata !"uint"}
!119 = metadata !{null, metadata !8, metadata !9, metadata !120, metadata !11, metadata !80, metadata !6}
!120 = metadata !{metadata !"kernel_arg_type", metadata !"const af_range_ref<78, 1, false, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!121 = metadata !{null, metadata !8, metadata !9, metadata !122, metadata !11, metadata !80, metadata !6}
!122 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<78, false> &"}
!123 = metadata !{null, metadata !8, metadata !9, metadata !122, metadata !11, metadata !23, metadata !6}
!124 = metadata !{null, metadata !8, metadata !9, metadata !125, metadata !11, metadata !23, metadata !6}
!125 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_ufixed<78, 1, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!126 = metadata !{null, metadata !8, metadata !9, metadata !22, metadata !11, metadata !127, metadata !6}
!127 = metadata !{metadata !"kernel_arg_name", metadata !"sh"}
!128 = metadata !{null, metadata !8, metadata !9, metadata !129, metadata !11, metadata !23, metadata !6}
!129 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<78, 1, false, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!130 = metadata !{null, metadata !54, metadata !2, metadata !131, metadata !4, metadata !98, metadata !6}
!131 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<32, false>*", metadata !"int"}
!132 = metadata !{null, metadata !75, metadata !63, metadata !133, metadata !65, metadata !77, metadata !6}
!133 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<32, false>*", metadata !"int", metadata !"int"}
!134 = metadata !{null, metadata !75, metadata !63, metadata !135, metadata !65, metadata !77, metadata !6}
!135 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<78, false>*", metadata !"int", metadata !"int"}
!136 = metadata !{null, metadata !8, metadata !9, metadata !137, metadata !11, metadata !80, metadata !6}
!137 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_range_ref<78, false> &"}
!138 = metadata !{null, metadata !8, metadata !9, metadata !137, metadata !11, metadata !82, metadata !6}
!139 = metadata !{null, metadata !75, metadata !63, metadata !140, metadata !65, metadata !77, metadata !6}
!140 = metadata !{metadata !"kernel_arg_type", metadata !"ap_fixed_base<78, 1, false, (enum ap_q_mode)5, (enum ap_o_mode)3, 0>*", metadata !"int", metadata !"int"}
!141 = metadata !{null, metadata !25, metadata !2, metadata !142, metadata !4, metadata !27, metadata !6}
!142 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<78, false> &", metadata !"const ap_int_base<78, true> &"}
!143 = metadata !{null, metadata !8, metadata !9, metadata !144, metadata !11, metadata !23, metadata !6}
!144 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<78, true> &"}
!145 = metadata !{null, metadata !8, metadata !9, metadata !146, metadata !11, metadata !23, metadata !6}
!146 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<80, true> &"}
!147 = metadata !{null, metadata !25, metadata !2, metadata !148, metadata !4, metadata !27, metadata !6}
!148 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<78, true> &", metadata !"int"}
!149 = metadata !{null, metadata !8, metadata !9, metadata !150, metadata !11, metadata !23, metadata !6}
!150 = metadata !{metadata !"kernel_arg_type", metadata !"const af_range_ref<79, 3, true, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!151 = metadata !{null, metadata !8, metadata !9, metadata !150, metadata !11, metadata !80, metadata !6}
!152 = metadata !{null, metadata !62, metadata !63, metadata !153, metadata !65, metadata !154, metadata !6}
!153 = metadata !{metadata !"kernel_arg_type", metadata !"ap_fixed<79, 3> &", metadata !"ap_fixed<79, 3> &", metadata !"ap_fixed<79, 3> &"}
!154 = metadata !{metadata !"kernel_arg_name", metadata !"x", metadata !"y", metadata !"z"}
!155 = metadata !{null, metadata !62, metadata !63, metadata !156, metadata !65, metadata !157, metadata !6}
!156 = metadata !{metadata !"kernel_arg_type", metadata !"struct ap_fixed<79, 3, 5, 3, 0>", metadata !"struct ap_fixed<79, 3, 0, 3, 0>", metadata !"struct ap_uint<1>"}
!157 = metadata !{metadata !"kernel_arg_name", metadata !"a", metadata !"b", metadata !"add"}
!158 = metadata !{null, metadata !8, metadata !9, metadata !159, metadata !11, metadata !34, metadata !6}
!159 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<79, 3, true, (enum ap_q_mode)0, (enum ap_o_mode)3, 0> &"}
!160 = metadata !{null, metadata !8, metadata !9, metadata !159, metadata !11, metadata !23, metadata !6}
!161 = metadata !{null, metadata !8, metadata !9, metadata !162, metadata !11, metadata !23, metadata !6}
!162 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<79, 3, true, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!163 = metadata !{null, metadata !8, metadata !9, metadata !164, metadata !11, metadata !23, metadata !6}
!164 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<80, 4, true, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!165 = metadata !{null, metadata !8, metadata !9, metadata !166, metadata !11, metadata !23, metadata !6}
!166 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed<80, 4, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!167 = metadata !{null, metadata !8, metadata !9, metadata !168, metadata !11, metadata !23, metadata !6}
!168 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_ufixed<128, 2, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!169 = metadata !{null, metadata !8, metadata !9, metadata !170, metadata !11, metadata !23, metadata !6}
!170 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<128, 2, false, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!171 = metadata !{null, metadata !62, metadata !63, metadata !172, metadata !65, metadata !173, metadata !6}
!172 = metadata !{metadata !"kernel_arg_type", metadata !"_Bool", metadata !"_Bool", metadata !"_Bool"}
!173 = metadata !{metadata !"kernel_arg_name", metadata !"qb", metadata !"r", metadata !"s"}
!174 = metadata !{null, metadata !8, metadata !9, metadata !175, metadata !11, metadata !23, metadata !6}
!175 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed<79, 3, (enum ap_q_mode)0, (enum ap_o_mode)3, 0> &"}
!176 = metadata !{null, metadata !62, metadata !63, metadata !177, metadata !65, metadata !157, metadata !6}
!177 = metadata !{metadata !"kernel_arg_type", metadata !"struct ap_fixed<79, 3, 5, 3, 0>", metadata !"struct ap_fixed<79, 3, 5, 3, 0>", metadata !"_Bool"}
!178 = metadata !{null, metadata !8, metadata !9, metadata !162, metadata !11, metadata !34, metadata !6}
!179 = metadata !{null, metadata !62, metadata !63, metadata !180, metadata !65, metadata !157, metadata !6}
!180 = metadata !{metadata !"kernel_arg_type", metadata !"struct ap_fixed<79, 3, 5, 3, 0>", metadata !"struct ap_fixed<79, 3, 5, 3, 0>", metadata !"struct ap_uint<1>"}
!181 = metadata !{null, metadata !8, metadata !9, metadata !118, metadata !11, metadata !95, metadata !6}
!182 = metadata !{null, metadata !54, metadata !2, metadata !183, metadata !4, metadata !98, metadata !6}
!183 = metadata !{metadata !"kernel_arg_type", metadata !"ap_fixed_base<79, 3, true, (enum ap_q_mode)5, (enum ap_o_mode)3, 0>*", metadata !"int"}
!184 = metadata !{null, metadata !8, metadata !9, metadata !185, metadata !11, metadata !23, metadata !6}
!185 = metadata !{metadata !"kernel_arg_type", metadata !"const af_bit_ref<79, 3, true, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!186 = metadata !{null, metadata !8, metadata !9, metadata !185, metadata !11, metadata !80, metadata !6}
!187 = metadata !{null, metadata !8, metadata !9, metadata !144, metadata !11, metadata !80, metadata !6}
!188 = metadata !{null, metadata !8, metadata !9, metadata !22, metadata !11, metadata !12, metadata !6}
!189 = metadata !{null, metadata !8, metadata !9, metadata !22, metadata !11, metadata !190, metadata !6}
!190 = metadata !{metadata !"kernel_arg_name", metadata !"b"}
!191 = metadata !{null, metadata !8, metadata !9, metadata !22, metadata !11, metadata !192, metadata !6}
!192 = metadata !{metadata !"kernel_arg_name", metadata !"i_op"}
!193 = metadata !{null, metadata !8, metadata !9, metadata !194, metadata !11, metadata !23, metadata !6}
!194 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<32, 32, true, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!195 = metadata !{null, metadata !8, metadata !9, metadata !196, metadata !11, metadata !23, metadata !6}
!196 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed<79, 3, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!197 = metadata !{null, metadata !75, metadata !63, metadata !198, metadata !65, metadata !77, metadata !6}
!198 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<100, false>*", metadata !"int", metadata !"int"}
!199 = metadata !{null, metadata !25, metadata !2, metadata !200, metadata !4, metadata !27, metadata !6}
!200 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_range_ref<100, false> &", metadata !"int"}
!201 = metadata !{null, metadata !8, metadata !9, metadata !202, metadata !11, metadata !34, metadata !6}
!202 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<32, false> &"}
!203 = metadata !{null, metadata !25, metadata !2, metadata !204, metadata !4, metadata !27, metadata !6}
!204 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<1, false> &", metadata !"const ap_int_base<32, true> &"}
!205 = metadata !{null, metadata !54, metadata !2, metadata !206, metadata !4, metadata !98, metadata !6}
!206 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<32, true>*", metadata !"int"}
!207 = metadata !{null, metadata !8, metadata !9, metadata !208, metadata !11, metadata !82, metadata !6}
!208 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_range_ref<100, false> &"}
!209 = metadata !{null, metadata !8, metadata !9, metadata !210, metadata !11, metadata !80, metadata !6}
!210 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<100, false> &"}
!211 = metadata !{null, metadata !8, metadata !9, metadata !210, metadata !11, metadata !23, metadata !6}
!212 = metadata !{null, metadata !75, metadata !63, metadata !213, metadata !65, metadata !77, metadata !6}
!213 = metadata !{metadata !"kernel_arg_type", metadata !"ap_fixed_base<79, 3, true, (enum ap_q_mode)5, (enum ap_o_mode)3, 0>*", metadata !"int", metadata !"int"}
!214 = metadata !{null, metadata !8, metadata !9, metadata !111, metadata !11, metadata !34, metadata !6}
!215 = metadata !{null, metadata !62, metadata !63, metadata !216, metadata !65, metadata !217, metadata !6}
!216 = metadata !{metadata !"kernel_arg_type", metadata !"double", metadata !"ap_uint<3> &", metadata !"ap_uint<78> &"}
!217 = metadata !{metadata !"kernel_arg_name", metadata !"din", metadata !"k", metadata !"dout"}
!218 = metadata !{null, metadata !8, metadata !9, metadata !10, metadata !11, metadata !114, metadata !6}
!219 = metadata !{null, metadata !25, metadata !2, metadata !220, metadata !4, metadata !27, metadata !6}
!220 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<78, false> &", metadata !"const ap_int_base<52, false> &"}
!221 = metadata !{null, metadata !75, metadata !63, metadata !222, metadata !65, metadata !77, metadata !6}
!222 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<79, false>*", metadata !"int", metadata !"int"}
!223 = metadata !{null, metadata !8, metadata !9, metadata !224, metadata !11, metadata !82, metadata !6}
!224 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_range_ref<79, false> &"}
!225 = metadata !{null, metadata !25, metadata !2, metadata !226, metadata !4, metadata !27, metadata !6}
!226 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<79, false> &", metadata !"const ap_int_base<79, false> &"}
!227 = metadata !{null, metadata !8, metadata !9, metadata !228, metadata !11, metadata !23, metadata !6}
!228 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<79, false> &"}
!229 = metadata !{null, metadata !54, metadata !2, metadata !230, metadata !4, metadata !98, metadata !6}
!230 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<3, false>*", metadata !"int"}
!231 = metadata !{null, metadata !25, metadata !2, metadata !232, metadata !4, metadata !27, metadata !6}
!232 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_bit_ref<3, false> &", metadata !"int"}
!233 = metadata !{null, metadata !75, metadata !63, metadata !234, metadata !65, metadata !77, metadata !6}
!234 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<156, false>*", metadata !"int", metadata !"int"}
!235 = metadata !{null, metadata !8, metadata !9, metadata !236, metadata !11, metadata !82, metadata !6}
!236 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_range_ref<156, false> &"}
!237 = metadata !{null, metadata !62, metadata !63, metadata !238, metadata !65, metadata !239, metadata !6}
!238 = metadata !{metadata !"kernel_arg_type", metadata !"ap_uint<78>", metadata !"ap_uint<78>", metadata !"ap_uint<78 + 78> &"}
!239 = metadata !{metadata !"kernel_arg_name", metadata !"a", metadata !"b", metadata !"m"}
!240 = metadata !{null, metadata !8, metadata !9, metadata !241, metadata !11, metadata !23, metadata !6}
!241 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_uint<188> &"}
!242 = metadata !{null, metadata !8, metadata !9, metadata !243, metadata !11, metadata !34, metadata !6}
!243 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_uint<156> &"}
!244 = metadata !{null, metadata !62, metadata !63, metadata !245, metadata !65, metadata !239, metadata !6}
!245 = metadata !{metadata !"kernel_arg_type", metadata !"ap_uint<94>", metadata !"ap_uint<94>", metadata !"ap_uint<2 * 94> &"}
!246 = metadata !{null, metadata !75, metadata !63, metadata !247, metadata !65, metadata !77, metadata !6}
!247 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<48, false>*", metadata !"int", metadata !"int"}
!248 = metadata !{null, metadata !8, metadata !9, metadata !249, metadata !11, metadata !80, metadata !6}
!249 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_range_ref<48, false> &"}
!250 = metadata !{null, metadata !8, metadata !9, metadata !249, metadata !11, metadata !82, metadata !6}
!251 = metadata !{null, metadata !8, metadata !9, metadata !252, metadata !11, metadata !80, metadata !6}
!252 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<48, false> &"}
!253 = metadata !{null, metadata !8, metadata !9, metadata !252, metadata !11, metadata !23, metadata !6}
!254 = metadata !{null, metadata !75, metadata !63, metadata !255, metadata !65, metadata !77, metadata !6}
!255 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<188, false>*", metadata !"int", metadata !"int"}
!256 = metadata !{null, metadata !8, metadata !9, metadata !257, metadata !11, metadata !34, metadata !6}
!257 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<34, false> &"}
!258 = metadata !{null, metadata !25, metadata !2, metadata !259, metadata !4, metadata !27, metadata !6}
!259 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<48, false> &", metadata !"int"}
!260 = metadata !{null, metadata !8, metadata !9, metadata !261, metadata !11, metadata !23, metadata !6}
!261 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_uint<34> &"}
!262 = metadata !{null, metadata !8, metadata !9, metadata !263, metadata !11, metadata !34, metadata !6}
!263 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_uint<48> &"}
!264 = metadata !{null, metadata !75, metadata !63, metadata !265, metadata !65, metadata !77, metadata !6}
!265 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<94, false>*", metadata !"int", metadata !"int"}
!266 = metadata !{null, metadata !25, metadata !2, metadata !267, metadata !4, metadata !268, metadata !6}
!267 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_range_ref<94, false> &", metadata !"const ap_range_ref<94, false> &"}
!268 = metadata !{metadata !"kernel_arg_name", metadata !"lhs", metadata !"rhs"}
!269 = metadata !{null, metadata !8, metadata !9, metadata !270, metadata !11, metadata !82, metadata !6}
!270 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_range_ref<94, false> &"}
!271 = metadata !{null, metadata !25, metadata !2, metadata !272, metadata !4, metadata !27, metadata !6}
!272 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<94, false> &", metadata !"const ap_int_base<94, false> &"}
!273 = metadata !{null, metadata !8, metadata !9, metadata !274, metadata !11, metadata !23, metadata !6}
!274 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<94, false> &"}
!275 = metadata !{null, metadata !8, metadata !9, metadata !276, metadata !11, metadata !23, metadata !6}
!276 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<188, false> &"}
!277 = metadata !{null, metadata !8, metadata !9, metadata !261, metadata !11, metadata !34, metadata !6}
!278 = metadata !{null, metadata !8, metadata !9, metadata !279, metadata !11, metadata !23, metadata !6}
!279 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_uint<78> &"}
!280 = metadata !{null, metadata !75, metadata !63, metadata !281, metadata !65, metadata !77, metadata !6}
!281 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<56, false>*", metadata !"int", metadata !"int"}
!282 = metadata !{null, metadata !8, metadata !9, metadata !283, metadata !11, metadata !82, metadata !6}
!283 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_range_ref<56, false> &"}
!284 = metadata !{null, metadata !8, metadata !9, metadata !285, metadata !11, metadata !34, metadata !6}
!285 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_uint<3> &"}
!286 = metadata !{null, metadata !75, metadata !63, metadata !287, metadata !65, metadata !77, metadata !6}
!287 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<178, false>*", metadata !"int", metadata !"int"}
!288 = metadata !{null, metadata !8, metadata !9, metadata !289, metadata !11, metadata !82, metadata !6}
!289 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_range_ref<178, false> &"}
!290 = metadata !{null, metadata !25, metadata !2, metadata !291, metadata !4, metadata !27, metadata !6}
!291 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<178, false> &", metadata !"int"}
!292 = metadata !{null, metadata !8, metadata !9, metadata !293, metadata !11, metadata !23, metadata !6}
!293 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<178, false> &"}
!294 = metadata !{null, metadata !8, metadata !9, metadata !295, metadata !11, metadata !34, metadata !6}
!295 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_uint<56> &"}
!296 = metadata !{null, metadata !62, metadata !63, metadata !297, metadata !65, metadata !239, metadata !6}
!297 = metadata !{metadata !"kernel_arg_type", metadata !"ap_uint<125>", metadata !"ap_uint<53>", metadata !"ap_uint<125 + 53> &"}
!298 = metadata !{null, metadata !8, metadata !9, metadata !299, metadata !11, metadata !80, metadata !6}
!299 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<70, false> &"}
!300 = metadata !{null, metadata !8, metadata !9, metadata !299, metadata !11, metadata !23, metadata !6}
!301 = metadata !{null, metadata !75, metadata !63, metadata !302, metadata !65, metadata !77, metadata !6}
!302 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<70, false>*", metadata !"int", metadata !"int"}
!303 = metadata !{null, metadata !8, metadata !9, metadata !304, metadata !11, metadata !80, metadata !6}
!304 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_range_ref<70, false> &"}
!305 = metadata !{null, metadata !8, metadata !9, metadata !304, metadata !11, metadata !82, metadata !6}
!306 = metadata !{null, metadata !8, metadata !9, metadata !299, metadata !11, metadata !34, metadata !6}
!307 = metadata !{null, metadata !25, metadata !2, metadata !308, metadata !4, metadata !27, metadata !6}
!308 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<70, false> &", metadata !"int"}
!309 = metadata !{null, metadata !75, metadata !63, metadata !310, metadata !65, metadata !77, metadata !6}
!310 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<125, false>*", metadata !"int", metadata !"int"}
!311 = metadata !{null, metadata !25, metadata !2, metadata !312, metadata !4, metadata !313, metadata !6}
!312 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_range_ref<125, false> &", metadata !"const ap_int_base<53, false> &"}
!313 = metadata !{metadata !"kernel_arg_name", metadata !"op1", metadata !"op2"}
!314 = metadata !{null, metadata !8, metadata !9, metadata !315, metadata !11, metadata !82, metadata !6}
!315 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_range_ref<125, false> &"}
!316 = metadata !{null, metadata !25, metadata !2, metadata !317, metadata !4, metadata !27, metadata !6}
!317 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<125, false> &", metadata !"const ap_int_base<53, false> &"}
!318 = metadata !{null, metadata !8, metadata !9, metadata !319, metadata !11, metadata !23, metadata !6}
!319 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<53, false> &"}
!320 = metadata !{null, metadata !8, metadata !9, metadata !321, metadata !11, metadata !23, metadata !6}
!321 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<125, false> &"}
!322 = metadata !{null, metadata !8, metadata !9, metadata !323, metadata !11, metadata !34, metadata !6}
!323 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_uint<70> &"}
!324 = metadata !{null, metadata !25, metadata !2, metadata !325, metadata !4, metadata !326, metadata !6}
!325 = metadata !{metadata !"kernel_arg_type", metadata !"int", metadata !"double"}
!326 = metadata !{metadata !"kernel_arg_name", metadata !"exp", metadata !"dummy"}
!327 = metadata !{null, metadata !25, metadata !2, metadata !328, metadata !4, metadata !27, metadata !6}
!328 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<12, true> &", metadata !"int"}
!329 = metadata !{null, metadata !75, metadata !63, metadata !330, metadata !65, metadata !77, metadata !6}
!330 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<256, false>*", metadata !"int", metadata !"int"}
!331 = metadata !{null, metadata !8, metadata !9, metadata !332, metadata !11, metadata !82, metadata !6}
!332 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_range_ref<12, true> &"}
!333 = metadata !{null, metadata !8, metadata !9, metadata !334, metadata !11, metadata !34, metadata !6}
!334 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<7, false> &"}
!335 = metadata !{null, metadata !8, metadata !9, metadata !336, metadata !11, metadata !82, metadata !6}
!336 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_range_ref<256, false> &"}
!337 = metadata !{null, metadata !75, metadata !63, metadata !338, metadata !65, metadata !77, metadata !6}
!338 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<12, true>*", metadata !"int", metadata !"int"}
!339 = metadata !{null, metadata !8, metadata !9, metadata !340, metadata !11, metadata !34, metadata !6}
!340 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_uint<125> &"}
!341 = metadata !{null, metadata !25, metadata !2, metadata !342, metadata !4, metadata !27, metadata !6}
!342 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<53, false> &", metadata !"int"}
!343 = metadata !{null, metadata !25, metadata !2, metadata !344, metadata !4, metadata !27, metadata !6}
!344 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<53, false> &", metadata !"const ap_int_base<52, false> &"}
!345 = metadata !{null, metadata !8, metadata !9, metadata !346, metadata !11, metadata !34, metadata !6}
!346 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_uint<53> &"}
!347 = metadata !{null, metadata !8, metadata !9, metadata !348, metadata !11, metadata !82, metadata !6}
!348 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_range_ref<400, false> &"}
!349 = metadata !{null, metadata !8, metadata !9, metadata !350, metadata !11, metadata !34, metadata !6}
!350 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_uint<79> &"}
!351 = metadata !{null, metadata !75, metadata !63, metadata !352, metadata !65, metadata !77, metadata !6}
!352 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<400, false>*", metadata !"int", metadata !"int"}
!353 = metadata !{null, metadata !8, metadata !9, metadata !279, metadata !11, metadata !34, metadata !6}
!354 = metadata !{null, metadata !8, metadata !9, metadata !10, metadata !11, metadata !355, metadata !6}
!355 = metadata !{metadata !"kernel_arg_name", metadata !"f"}
!356 = metadata !{null, metadata !8, metadata !9, metadata !357, metadata !11, metadata !80, metadata !6}
!357 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_range_ref<64, false> &"}
!358 = metadata !{null, metadata !8, metadata !9, metadata !357, metadata !11, metadata !82, metadata !6}
!359 = metadata !{null, metadata !8, metadata !9, metadata !360, metadata !11, metadata !80, metadata !6}
!360 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<64, false> &"}
!361 = metadata !{null, metadata !8, metadata !9, metadata !360, metadata !11, metadata !23, metadata !6}
!362 = metadata !{null, metadata !8, metadata !9, metadata !363, metadata !11, metadata !80, metadata !6}
!363 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_bit_ref<64, false> &"}
!364 = metadata !{null, metadata !8, metadata !9, metadata !10, metadata !11, metadata !365, metadata !6}
!365 = metadata !{metadata !"kernel_arg_name", metadata !"x"}
!366 = metadata !{null, metadata !8, metadata !9, metadata !10, metadata !11, metadata !59, metadata !6}
!367 = metadata !{metadata !368, [1 x i32]* @llvm_global_ctors_0}
!368 = metadata !{metadata !369}
!369 = metadata !{i32 0, i32 31, metadata !370}
!370 = metadata !{metadata !371}
!371 = metadata !{metadata !"llvm.global_ctors.0", metadata !372, metadata !"", i32 0, i32 31}
!372 = metadata !{metadata !373}
!373 = metadata !{i32 0, i32 0, i32 1}
!374 = metadata !{metadata !375}
!375 = metadata !{i32 0, i32 31, metadata !376}
!376 = metadata !{metadata !377}
!377 = metadata !{metadata !"E", metadata !378, metadata !"float", i32 0, i32 31}
!378 = metadata !{metadata !379}
!379 = metadata !{i32 0, i32 31, i32 1}
!380 = metadata !{metadata !381}
!381 = metadata !{i32 0, i32 31, metadata !382}
!382 = metadata !{metadata !383}
!383 = metadata !{metadata !"S", metadata !378, metadata !"float", i32 0, i32 31}
