Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Thu Sep 13 17:00:53 2018
| Host         : surya-HP-Pavilion-Power-Laptop-15-cb0xx running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_utilization -hierarchical -file .//fpga/mkfpu_sp_to_int_pipe/syn_area.txt
| Design       : mkfpu_sp_to_int_pipe
| Device       : 7a100tcsg324-1
| Design State : Synthesized
--------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+--------------------------+-----------------------+------------+------------+---------+------+-----+--------+--------+--------------+
|         Instance         |         Module        | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+--------------------------+-----------------------+------------+------------+---------+------+-----+--------+--------+--------------+
| mkfpu_sp_to_int_pipe     |                 (top) |        892 |        892 |       0 |    0 | 439 |      0 |      0 |            0 |
|   (mkfpu_sp_to_int_pipe) |                 (top) |        660 |        660 |       0 |    0 |   0 |      0 |      0 |            0 |
|   ff_input               |                 FIFO2 |         47 |         47 |       0 |    0 |  86 |      0 |      0 |            0 |
|   ff_out                 | FIFO2__parameterized0 |         72 |         72 |       0 |    0 | 135 |      0 |      0 |            0 |
|   ff_stage1              | FIFO2__parameterized1 |        113 |        113 |       0 |    0 | 218 |      0 |      0 |            0 |
+--------------------------+-----------------------+------------+------------+---------+------+-----+--------+--------+--------------+


