library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

library Work;
entity T_reg is
	port (input(15 downto 0):in std_logic_vector ;w_enable, clk: in std_logic;
			output(15 downto 0): out std_logic_vector);
end entity T_reg;

architecture bhv of T_reg is
	signal storage: std_logic_vector(15 downto 0);
	begin
		output(15 downto 0)<= storage(15 downto 0);
		edit_process: process(clk)
		begin
			if(clk='1' and clk'event and w_enable='1') then
				storage(15 downto 0)<=input(15 downto 0);
			else
				storage(15 downto 0)<=storage(15 downto 0);
			end if;
		end process;
end architecture bhv;