{
  "module_name": "fw.h",
  "hash_id": "77c52268a5e3be67355236f43ddca351a72a1ae0b13bd24090b11dad29b5fd3b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/mellanox/mlx4/fw.h",
  "human_readable_source": " \n\n#ifndef MLX4_FW_H\n#define MLX4_FW_H\n\n#include \"mlx4.h\"\n#include \"icm.h\"\n\nstruct mlx4_mod_stat_cfg {\n\tu8 log_pg_sz;\n\tu8 log_pg_sz_m;\n};\n\nstruct mlx4_port_cap {\n\tu8  link_state;\n\tu8  supported_port_types;\n\tu8  suggested_type;\n\tu8  default_sense;\n\tu8  log_max_macs;\n\tu8  log_max_vlans;\n\tint ib_mtu;\n\tint max_port_width;\n\tint max_vl;\n\tint max_tc_eth;\n\tint max_gids;\n\tint max_pkeys;\n\tu64 def_mac;\n\tu16 eth_mtu;\n\tint trans_type;\n\tint vendor_oui;\n\tu16 wavelength;\n\tu64 trans_code;\n\tu8 dmfs_optimized_state;\n};\n\nstruct mlx4_dev_cap {\n\tint max_srq_sz;\n\tint max_qp_sz;\n\tint reserved_qps;\n\tint max_qps;\n\tint reserved_srqs;\n\tint max_srqs;\n\tint max_cq_sz;\n\tint reserved_cqs;\n\tint max_cqs;\n\tint max_mpts;\n\tint reserved_eqs;\n\tint max_eqs;\n\tint num_sys_eqs;\n\tint reserved_mtts;\n\tint reserved_mrws;\n\tint max_requester_per_qp;\n\tint max_responder_per_qp;\n\tint max_rdma_global;\n\tint local_ca_ack_delay;\n\tint num_ports;\n\tu32 max_msg_sz;\n\tu16 stat_rate_support;\n\tint fs_log_max_ucast_qp_range_size;\n\tint fs_max_num_qp_per_entry;\n\tu64 flags;\n\tu64 flags2;\n\tint reserved_uars;\n\tint uar_size;\n\tint min_page_sz;\n\tint bf_reg_size;\n\tint bf_regs_per_page;\n\tint max_sq_sg;\n\tint max_sq_desc_sz;\n\tint max_rq_sg;\n\tint max_rq_desc_sz;\n\tint max_qp_per_mcg;\n\tint reserved_mgms;\n\tint max_mcgs;\n\tint reserved_pds;\n\tint max_pds;\n\tint reserved_xrcds;\n\tint max_xrcds;\n\tint qpc_entry_sz;\n\tint rdmarc_entry_sz;\n\tint altc_entry_sz;\n\tint aux_entry_sz;\n\tint srq_entry_sz;\n\tint cqc_entry_sz;\n\tint eqc_entry_sz;\n\tint dmpt_entry_sz;\n\tint cmpt_entry_sz;\n\tint mtt_entry_sz;\n\tint resize_srq;\n\tu32 bmme_flags;\n\tu32 reserved_lkey;\n\tu64 max_icm_sz;\n\tint max_gso_sz;\n\tint max_rss_tbl_sz;\n\tu32 max_counters;\n\tu32 dmfs_high_rate_qpn_base;\n\tu32 dmfs_high_rate_qpn_range;\n\tstruct mlx4_rate_limit_caps rl_caps;\n\tu32 health_buffer_addrs;\n\tstruct mlx4_port_cap port_cap[MLX4_MAX_PORTS + 1];\n\tbool wol_port[MLX4_MAX_PORTS + 1];\n\tbool map_clock_to_user;\n};\n\nstruct mlx4_func_cap {\n\tu8\tnum_ports;\n\tu8\tflags;\n\tu32\tpf_context_behaviour;\n\tint\tqp_quota;\n\tint\tcq_quota;\n\tint\tsrq_quota;\n\tint\tmpt_quota;\n\tint\tmtt_quota;\n\tint\tmax_eq;\n\tint\treserved_eq;\n\tint\tmcg_quota;\n\tstruct mlx4_spec_qps spec_qps;\n\tu32\treserved_lkey;\n\tu8\tphysical_port;\n\tu8\tflags0;\n\tu8\tflags1;\n\tu64\tphys_port_id;\n\tu32\textra_flags;\n};\n\nstruct mlx4_func {\n\tint\tbus;\n\tint\tdevice;\n\tint\tfunction;\n\tint\tphysical_function;\n\tint\trsvd_eqs;\n\tint\tmax_eq;\n\tint\trsvd_uars;\n};\n\nstruct mlx4_adapter {\n\tchar board_id[MLX4_BOARD_ID_LEN];\n\tu8   inta_pin;\n};\n\nstruct mlx4_init_hca_param {\n\tu64 qpc_base;\n\tu64 rdmarc_base;\n\tu64 auxc_base;\n\tu64 altc_base;\n\tu64 srqc_base;\n\tu64 cqc_base;\n\tu64 eqc_base;\n\tu64 mc_base;\n\tu64 dmpt_base;\n\tu64 cmpt_base;\n\tu64 mtt_base;\n\tu64 global_caps;\n\tu8 log_mc_entry_sz;\n\tu8 log_mc_hash_sz;\n\tu16 hca_core_clock;  \n\tu8  log_num_qps;\n\tu8  log_num_srqs;\n\tu8  log_num_cqs;\n\tu8  log_num_eqs;\n\tu16 num_sys_eqs;\n\tu8  log_rd_per_qp;\n\tu8  log_mc_table_sz;\n\tu8  log_mpt_sz;\n\tu8  log_uar_sz;\n\tu8  mw_enabled;   \n\tu8  uar_page_sz;  \n\tu8  steering_mode;  \n\tu8  dmfs_high_steer_mode;  \n\tu64 dev_cap_enabled;\n\tu16 cqe_size;  \n\tu16 eqe_size;  \n\tu8 rss_ip_frags;\n\tu8 phv_check_en;  \n};\n\nstruct mlx4_init_ib_param {\n\tint port_width;\n\tint vl_cap;\n\tint mtu_cap;\n\tu16 gid_cap;\n\tu16 pkey_cap;\n\tint set_guid0;\n\tu64 guid0;\n\tint set_node_guid;\n\tu64 node_guid;\n\tint set_si_guid;\n\tu64 si_guid;\n};\n\nstruct mlx4_set_ib_param {\n\tint set_si_guid;\n\tint reset_qkey_viol;\n\tu64 si_guid;\n\tu32 cap_mask;\n};\n\nvoid mlx4_dev_cap_dump(struct mlx4_dev *dev, struct mlx4_dev_cap *dev_cap);\nint mlx4_QUERY_DEV_CAP(struct mlx4_dev *dev, struct mlx4_dev_cap *dev_cap);\nint mlx4_QUERY_PORT(struct mlx4_dev *dev, int port, struct mlx4_port_cap *port_cap);\nint mlx4_QUERY_FUNC_CAP(struct mlx4_dev *dev, u8 gen_or_port,\n\t\t\tstruct mlx4_func_cap *func_cap);\nint mlx4_QUERY_FUNC_CAP_wrapper(struct mlx4_dev *dev, int slave,\n\t\t\t\tstruct mlx4_vhcr *vhcr,\n\t\t\t\tstruct mlx4_cmd_mailbox *inbox,\n\t\t\t\tstruct mlx4_cmd_mailbox *outbox,\n\t\t\t\tstruct mlx4_cmd_info *cmd);\nint mlx4_QUERY_FUNC(struct mlx4_dev *dev, struct mlx4_func *func, int slave);\nint mlx4_MAP_FA(struct mlx4_dev *dev, struct mlx4_icm *icm);\nint mlx4_UNMAP_FA(struct mlx4_dev *dev);\nint mlx4_RUN_FW(struct mlx4_dev *dev);\nint mlx4_QUERY_FW(struct mlx4_dev *dev);\nint mlx4_QUERY_ADAPTER(struct mlx4_dev *dev, struct mlx4_adapter *adapter);\nint mlx4_INIT_HCA(struct mlx4_dev *dev, struct mlx4_init_hca_param *param);\nint mlx4_QUERY_HCA(struct mlx4_dev *dev, struct mlx4_init_hca_param *param);\nint mlx4_CLOSE_HCA(struct mlx4_dev *dev, int panic);\nint mlx4_map_cmd(struct mlx4_dev *dev, u16 op, struct mlx4_icm *icm, u64 virt);\nint mlx4_SET_ICM_SIZE(struct mlx4_dev *dev, u64 icm_size, u64 *aux_pages);\nint mlx4_MAP_ICM_AUX(struct mlx4_dev *dev, struct mlx4_icm *icm);\nint mlx4_UNMAP_ICM_AUX(struct mlx4_dev *dev);\nint mlx4_NOP(struct mlx4_dev *dev);\nint mlx4_MOD_STAT_CFG(struct mlx4_dev *dev, struct mlx4_mod_stat_cfg *cfg);\nvoid mlx4_opreq_action(struct work_struct *work);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}