<!DOCTYPE html>
<html lang=zh>
<head>
  <meta charset="utf-8">
  
  <meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1">
  <meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1, minimum-scale=1, user-scalable=no, minimal-ui">
  <meta name="renderer" content="webkit">
  <meta http-equiv="Cache-Control" content="no-transform" />
  <meta http-equiv="Cache-Control" content="no-siteapp" />
  <meta name="apple-mobile-web-app-capable" content="yes">
  <meta name="apple-mobile-web-app-status-bar-style" content="black">
  <meta name="format-detection" content="telephone=no,email=no,adress=no">
  <!-- Color theme for statusbar -->
  <meta name="theme-color" content="#000000" />
  <!-- 强制页面在当前窗口以独立页面显示,防止别人在框架里调用页面 -->
  <meta http-equiv="window-target" content="_top" />
  
  
  <title>Kernel-4.18.0-80.el8_nvidia,tegra20-pcie | oosTech.com</title>
  <meta name="description" content="NVIDIA Tegra PCIe controller Required properties:  compatible: Must be: “nvidia,tegra20-pcie”: for Tegra20 “nvidia,tegra30-pcie”: for Tegra30 “nvidia,tegra124-pcie”: for Tegra124 and Tegra132 “nvidia,">
<meta property="og:type" content="article">
<meta property="og:title" content="Kernel-4.18.0-80.el8_nvidia,tegra20-pcie">
<meta property="og:url" content="http://www.oostech.com/2021/02/19/Kernel-4.18.0-80.el8_nvidia,tegra20-pcie/index.html">
<meta property="og:site_name" content="oosTech">
<meta property="og:description" content="NVIDIA Tegra PCIe controller Required properties:  compatible: Must be: “nvidia,tegra20-pcie”: for Tegra20 “nvidia,tegra30-pcie”: for Tegra30 “nvidia,tegra124-pcie”: for Tegra124 and Tegra132 “nvidia,">
<meta property="og:locale" content="zh_CN">
<meta property="article:published_time" content="2021-02-18T16:00:00.000Z">
<meta property="article:modified_time" content="2021-02-18T16:00:00.000Z">
<meta property="article:author" content="Sam Lee">
<meta name="twitter:card" content="summary">
  <!-- Canonical links -->
  <link rel="canonical" href="http://www.oostech.com/2021/02/19/Kernel-4.18.0-80.el8_nvidia,tegra20-pcie/index.html">
  
    <link rel="alternate" href="/atom.xml" title="oosTech" type="application/atom+xml">
  
  
    <link rel="icon" href="/favicon.png" type="image/x-icon">
  
  
<link rel="stylesheet" href="/css/style.css">

  
  
  
  
<meta name="generator" content="Hexo 5.4.0"></head>


<body class="main-center theme-black" itemscope itemtype="http://schema.org/WebPage">
  <header class="header" itemscope itemtype="http://schema.org/WPHeader">
  <div class="slimContent">
    <div class="navbar-header">
      
      
      <div class="profile-block text-center">
        <a id="avatar" href="" target="_blank">
          <img src="/images/avatar.png" width="400" height="400">
        </a>
        <h2 id="name" class="hidden-xs hidden-sm">oosTech by Sam Lee</h2>
        <h3 id="title" class="hidden-xs hidden-sm hidden-md"></h3>
        <small id="location" class="text-muted hidden-xs hidden-sm"><i class="icon icon-map-marker"></i> Shenzhen, China</small>
      </div>
      
      <div class="search" id="search-form-wrap">

    <form class="search-form sidebar-form">
        <div class="input-group">
            <input type="text" class="search-form-input form-control" placeholder="站内搜索" />
            <span class="input-group-btn">
                <button type="submit" class="search-form-submit btn btn-flat" onclick="return false;"><i class="icon icon-search"></i></button>
            </span>
        </div>
    </form>
    <div class="ins-search">
  <div class="ins-search-mask"></div>
  <div class="ins-search-container">
    <div class="ins-input-wrapper">
      <input type="text" class="ins-search-input" placeholder="想要查找什么..." x-webkit-speech />
      <button type="button" class="close ins-close ins-selectable" data-dismiss="modal" aria-label="Close"><span aria-hidden="true">×</span></button>
    </div>
    <div class="ins-section-wrapper">
      <div class="ins-section-container"></div>
    </div>
  </div>
</div>


</div>
      <button class="navbar-toggle collapsed" type="button" data-toggle="collapse" data-target="#main-navbar" aria-controls="main-navbar" aria-expanded="false">
        <span class="sr-only">Toggle navigation</span>
        <span class="icon-bar"></span>
        <span class="icon-bar"></span>
        <span class="icon-bar"></span>
      </button>
    </div>
    <nav id="main-navbar" class="collapse navbar-collapse" itemscope itemtype="http://schema.org/SiteNavigationElement" role="navigation">
      <ul class="nav navbar-nav main-nav menu-highlight">
        
        
        <li class="menu-item menu-item-home">
          <a href="/.">
            
            <i class="icon icon-home-fill"></i>
            
            <span class="menu-title">站点首页</span>
          </a>
        </li>
        
        
        <li class="menu-item menu-item-archives">
          <a href="/archives">
            
            <i class="icon icon-archives-fill"></i>
            
            <span class="menu-title">归档文档</span>
          </a>
        </li>
        
        
        <li class="menu-item menu-item-categories">
          <a href="/categories">
            
            <i class="icon icon-folder"></i>
            
            <span class="menu-title">文档分类</span>
          </a>
        </li>
        
        
        <li class="menu-item menu-item-links">
          <a href="/links">
            
            <i class="icon icon-friendship"></i>
            
            <span class="menu-title">常用链接</span>
          </a>
        </li>
        
        
        <li class="menu-item menu-item-repository">
          <a href="/repository">
            
            <i class="icon icon-project"></i>
            
            <span class="menu-title">共享白板</span>
          </a>
        </li>
        
      </ul>
      
	
    <ul class="social-links">
    	
        <li><a href="https://github.com/" target="_blank" title="Github" data-toggle=tooltip data-placement=top><i class="icon icon-github"></i></a></li>
        
        <li><a href="http://google.com/" target="_blank" title="Google" data-toggle=tooltip data-placement=top><i class="icon icon-google"></i></a></li>
        
        <li><a href="https://twitter.com/" target="_blank" title="Twitter" data-toggle=tooltip data-placement=top><i class="icon icon-twitter"></i></a></li>
        
    </ul>

    </nav>
  </div>
</header>

  
    <aside class="sidebar" itemscope itemtype="http://schema.org/WPSideBar">
  <div class="slimContent">
    
      <div class="widget">
    <h3 class="widget-title">公告牌</h3>
    <div class="widget-body">
        <div id="board">
            <div class="content">
                <p> 欢迎来到oosTech ，我是一个Linux 拥趸：D。 目前正在用的Linux 版本是 Red Hat Enterprise Linux release 8.3 </p>
            </div>
        </div>
    </div>
</div>

    
      
  <div class="widget">
    <h3 class="widget-title">文档分类</h3>
    <div class="widget-body">
      <ul class="category-list"><li class="category-list-item"><a class="category-list-link" href="/categories/Kernel-2-6-32-573-12-1-el6-%E5%86%85%E6%A0%B8%E6%96%87%E6%A1%A3/">Kernel_2.6.32-573.12.1.el6_内核文档</a><span class="category-list-count">830</span></li><li class="category-list-item"><a class="category-list-link" href="/categories/Kernel-3-10-0-957-el7-%E5%86%85%E6%A0%B8%E6%96%87%E6%A1%A3/">Kernel_3.10.0-957.el7_内核文档</a><span class="category-list-count">1658</span></li><li class="category-list-item"><a class="category-list-link" href="/categories/Kernel-4-18-0-80-el8-%E5%86%85%E6%A0%B8%E6%96%87%E6%A1%A3/">Kernel_4.18.0-80.el8_内核文档</a><span class="category-list-count">3937</span></li></ul>
    </div>
  </div>


    
      
  <div class="widget">
    <h3 class="widget-title">最新文章</h3>
    <div class="widget-body">
      <ul class="recent-post-list list-unstyled no-thumbnail">
        
          <li>
            
            <div class="item-inner">
              <p class="item-category">
                <a class="category-link" href="/categories/Kernel-3-10-0-957-el7-%E5%86%85%E6%A0%B8%E6%96%87%E6%A1%A3/">Kernel_3.10.0-957.el7_内核文档</a>
              </p>
              <p class="item-title">
                <a href="/2021/03/13/Kernel-3.10.0-957.el7_3270/" class="title">Kernel-3.10.0-957.el7_3270</a>
              </p>
              <p class="item-date">
                <time datetime="2021-03-12T16:00:00.000Z" itemprop="datePublished">2021-03-13</time>
              </p>
            </div>
          </li>
          
          <li>
            
            <div class="item-inner">
              <p class="item-category">
                <a class="category-link" href="/categories/Kernel-2-6-32-573-12-1-el6-%E5%86%85%E6%A0%B8%E6%96%87%E6%A1%A3/">Kernel_2.6.32-573.12.1.el6_内核文档</a>
              </p>
              <p class="item-title">
                <a href="/2021/03/13/Kernel-2.6.32-573.12.1.el6_devices/" class="title">Kernel-2.6.32-573.12.1.el6_devices</a>
              </p>
              <p class="item-date">
                <time datetime="2021-03-12T16:00:00.000Z" itemprop="datePublished">2021-03-13</time>
              </p>
            </div>
          </li>
          
          <li>
            
            <div class="item-inner">
              <p class="item-category">
                <a class="category-link" href="/categories/Kernel-3-10-0-957-el7-%E5%86%85%E6%A0%B8%E6%96%87%E6%A1%A3/">Kernel_3.10.0-957.el7_内核文档</a>
              </p>
              <p class="item-title">
                <a href="/2021/03/13/Kernel-3.10.0-957.el7_3c509/" class="title">Kernel-3.10.0-957.el7_3c509</a>
              </p>
              <p class="item-date">
                <time datetime="2021-03-12T16:00:00.000Z" itemprop="datePublished">2021-03-13</time>
              </p>
            </div>
          </li>
          
          <li>
            
            <div class="item-inner">
              <p class="item-category">
                <a class="category-link" href="/categories/Kernel-3-10-0-957-el7-%E5%86%85%E6%A0%B8%E6%96%87%E6%A1%A3/">Kernel_3.10.0-957.el7_内核文档</a>
              </p>
              <p class="item-title">
                <a href="/2021/03/13/Kernel-3.10.0-957.el7_4CCs/" class="title">Kernel-3.10.0-957.el7_4CCs</a>
              </p>
              <p class="item-date">
                <time datetime="2021-03-12T16:00:00.000Z" itemprop="datePublished">2021-03-13</time>
              </p>
            </div>
          </li>
          
          <li>
            
            <div class="item-inner">
              <p class="item-category">
                <a class="category-link" href="/categories/Kernel-3-10-0-957-el7-%E5%86%85%E6%A0%B8%E6%96%87%E6%A1%A3/">Kernel_3.10.0-957.el7_内核文档</a>
              </p>
              <p class="item-title">
                <a href="/2021/03/13/Kernel-3.10.0-957.el7_53c700/" class="title">Kernel-3.10.0-957.el7_53c700</a>
              </p>
              <p class="item-date">
                <time datetime="2021-03-12T16:00:00.000Z" itemprop="datePublished">2021-03-13</time>
              </p>
            </div>
          </li>
          
      </ul>
    </div>
  </div>
  

    
  </div>
</aside>

  
  
<aside class="sidebar sidebar-toc collapse" id="collapseToc" itemscope itemtype="http://schema.org/WPSideBar">
  <div class="slimContent">
    <nav id="toc" class="article-toc">
      <h3 class="toc-title">文章目录</h3>
      <ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#Examples"><span class="toc-number">1.</span> <span class="toc-text">Examples:</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#Tegra20"><span class="toc-number">1.1.</span> <span class="toc-text">Tegra20:</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Tegra30"><span class="toc-number">1.2.</span> <span class="toc-text">Tegra30:</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Tegra124"><span class="toc-number">1.3.</span> <span class="toc-text">Tegra124:</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Tegra210"><span class="toc-number">1.4.</span> <span class="toc-text">Tegra210:</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Tegra186"><span class="toc-number">1.5.</span> <span class="toc-text">Tegra186:</span></a></li></ol></li></ol>
    </nav>
  </div>
</aside>

<main class="main" role="main">
  <div class="content">
  <article id="post-Kernel-4.18.0-80.el8_nvidia,tegra20-pcie" class="article article-type-post" itemscope itemtype="http://schema.org/BlogPosting">
    
    <div class="article-header">
      
        
  
    <h1 class="article-title" itemprop="name">
      Kernel-4.18.0-80.el8_nvidia,tegra20-pcie
    </h1>
  

      
      <div class="article-meta">
        <span class="article-date">
    <i class="icon icon-calendar-check"></i>
	<a href="/2021/02/19/Kernel-4.18.0-80.el8_nvidia,tegra20-pcie/" class="article-date">
	 published: <time datetime="2021-02-18T16:00:00.000Z" itemprop="datePublished">2021-02-19</time>
	</a>
</span>

        
	<a href="/2021/02/19/Kernel-4.18.0-80.el8_nvidia,tegra20-pcie/" class="article-date">
	   updated: <time datetime="2021-02-18T16:00:00.000Z" itemprop="dateUpdated">2021-02-19</time>
	</a>


        
  <span class="article-category">
    <i class="icon icon-folder"></i>
    <a class="article-category-link" href="/categories/Kernel-4-18-0-80-el8-%E5%86%85%E6%A0%B8%E6%96%87%E6%A1%A3/">Kernel_4.18.0-80.el8_内核文档</a>
  </span>

        

        
	<span class="article-read hidden-xs">
	    <i class="icon icon-eye-fill"></i>
	    <!--<span id="busuanzi_container_page_pv" style="display:inline;">-->
			<span id="busuanzi_value_page_pv" style="display:inline;"></span>
		<!--</span>-->
	</span>



        <!--<span class="post-comment"><i class="icon icon-comment"></i> <a href="/2021/02/19/Kernel-4.18.0-80.el8_nvidia,tegra20-pcie/#comments" class="article-comment-link">评论</a></span> -->
        
	
	

      </div>
    </div>
    <div class="article-entry marked-body" itemprop="articleBody">
      
        <p>NVIDIA Tegra PCIe controller</p>
<p>Required properties:</p>
<ul>
<li>compatible: Must be:<ul>
<li>“nvidia,tegra20-pcie”: for Tegra20</li>
<li>“nvidia,tegra30-pcie”: for Tegra30</li>
<li>“nvidia,tegra124-pcie”: for Tegra124 and Tegra132</li>
<li>“nvidia,tegra210-pcie”: for Tegra210</li>
<li>“nvidia,tegra186-pcie”: for Tegra186</li>
</ul>
</li>
<li>power-domains: To ungate power partition by BPMP powergate driver. Must<br>contain BPMP phandle and PCIe power partition ID. This is required only<br>for Tegra186.</li>
<li>device_type: Must be “pci”</li>
<li>reg: A list of physical base address and length for each set of controller<br>registers. Must contain an entry for each entry in the reg-names property.</li>
<li>reg-names: Must include the following entries:<br>“pads”: PADS registers<br>“afi”: AFI registers<br>“cs”: configuration space region</li>
<li>interrupts: A list of interrupt outputs of the controller. Must contain an<br>entry for each entry in the interrupt-names property.</li>
<li>interrupt-names: Must include the following entries:<br>“intr”: The Tegra interrupt that is asserted for controller interrupts<br>“msi”: The Tegra interrupt that is asserted when an MSI is received</li>
<li>bus-range: Range of bus numbers associated with this controller</li>
<li>#address-cells: Address representation for root ports (must be 3)<ul>
<li>cell 0 specifies the bus and device numbers of the root port:<br>[23:16]: bus number<br>[15:11]: device number</li>
<li>cell 1 denotes the upper 32 address bits and should be 0</li>
<li>cell 2 contains the lower 32 address bits and is used to translate to the<br>CPU address space</li>
</ul>
</li>
<li>#size-cells: Size representation for root ports (must be 2)</li>
<li>ranges: Describes the translation of addresses for root ports and standard<br>PCI regions. The entries must be 6 cells each, where the first three cells<br>correspond to the address as described for the #address-cells property<br>above, the fourth cell is the physical CPU address to translate to and the<br>fifth and six cells are as described for the #size-cells property above.<ul>
<li>The first two entries are expected to translate the addresses for the root<br>port registers, which are referenced by the assigned-addresses property of<br>the root port nodes (see below).</li>
<li>The remaining entries setup the mapping for the standard I/O, memory and<br>prefetchable PCI regions. The first cell determines the type of region<br>that is setup:<ul>
<li>0x81000000: I/O memory region</li>
<li>0x82000000: non-prefetchable memory region</li>
<li>0xc2000000: prefetchable memory region<br>Please refer to the standard PCI bus binding document for a more detailed<br>explanation.</li>
</ul>
</li>
</ul>
</li>
<li>#interrupt-cells: Size representation for interrupts (must be 1)</li>
<li>interrupt-map-mask and interrupt-map: Standard PCI IRQ mapping properties<br>Please refer to the standard PCI bus binding document for a more detailed<br>explanation.</li>
<li>clocks: Must contain an entry for each entry in clock-names.<br>See ../clocks/clock-bindings.txt for details.</li>
<li>clock-names: Must include the following entries:<ul>
<li>pex</li>
<li>afi</li>
<li>pll_e</li>
<li>cml (not required for Tegra20)</li>
</ul>
</li>
<li>resets: Must contain an entry for each entry in reset-names.<br>See ../reset/reset.txt for details.</li>
<li>reset-names: Must include the following entries:<ul>
<li>pex</li>
<li>afi</li>
<li>pcie_x</li>
</ul>
</li>
</ul>
<p>Required properties on Tegra124 and later (deprecated):</p>
<ul>
<li>phys: Must contain an entry for each entry in phy-names.</li>
<li>phy-names: Must include the following entries:<ul>
<li>pcie</li>
</ul>
</li>
</ul>
<p>These properties are deprecated in favour of per-lane PHYs define in each of<br>the root ports (see below).</p>
<p>Power supplies for Tegra20:</p>
<ul>
<li>avdd-pex-supply: Power supply for analog PCIe logic. Must supply 1.05 V.</li>
<li>vdd-pex-supply: Power supply for digital PCIe I/O. Must supply 1.05 V.</li>
<li>avdd-pex-pll-supply: Power supply for dedicated (internal) PCIe PLL. Must<br>supply 1.05 V.</li>
<li>avdd-plle-supply: Power supply for PLLE, which is shared with SATA. Must<br>supply 1.05 V.</li>
<li>vddio-pex-clk-supply: Power supply for PCIe clock. Must supply 3.3 V.</li>
</ul>
<p>Power supplies for Tegra30:</p>
<ul>
<li>Required:<ul>
<li>avdd-pex-pll-supply: Power supply for dedicated (internal) PCIe PLL. Must<br>supply 1.05 V.</li>
<li>avdd-plle-supply: Power supply for PLLE, which is shared with SATA. Must<br>supply 1.05 V.</li>
<li>vddio-pex-ctl-supply: Power supply for PCIe control I/O partition. Must<br>supply 1.8 V.</li>
<li>hvdd-pex-supply: High-voltage supply for PCIe I/O and PCIe output clocks.<br>Must supply 3.3 V.</li>
</ul>
</li>
<li>Optional:<ul>
<li>If lanes 0 to 3 are used:<ul>
<li>avdd-pexa-supply: Power supply for analog PCIe logic. Must supply 1.05 V.</li>
<li>vdd-pexa-supply: Power supply for digital PCIe I/O. Must supply 1.05 V.</li>
</ul>
</li>
<li>If lanes 4 or 5 are used:<ul>
<li>avdd-pexb-supply: Power supply for analog PCIe logic. Must supply 1.05 V.</li>
<li>vdd-pexb-supply: Power supply for digital PCIe I/O. Must supply 1.05 V.</li>
</ul>
</li>
</ul>
</li>
</ul>
<p>Power supplies for Tegra124:</p>
<ul>
<li>Required:<ul>
<li>avddio-pex-supply: Power supply for analog PCIe logic. Must supply 1.05 V.</li>
<li>dvddio-pex-supply: Power supply for digital PCIe I/O. Must supply 1.05 V.</li>
<li>avdd-pex-pll-supply: Power supply for dedicated (internal) PCIe PLL. Must<br>supply 1.05 V.</li>
<li>hvdd-pex-supply: High-voltage supply for PCIe I/O and PCIe output clocks.<br>Must supply 3.3 V.</li>
<li>hvdd-pex-pll-e-supply: High-voltage supply for PLLE (shared with USB3).<br>Must supply 3.3 V.</li>
<li>vddio-pex-ctl-supply: Power supply for PCIe control I/O partition. Must<br>supply 2.8-3.3 V.</li>
<li>avdd-pll-erefe-supply: Power supply for PLLE (shared with USB3). Must<br>supply 1.05 V.</li>
</ul>
</li>
</ul>
<p>Power supplies for Tegra210:</p>
<ul>
<li>Required:<ul>
<li>avdd-pll-uerefe-supply: Power supply for PLLE (shared with USB3). Must<br>supply 1.05 V.</li>
<li>hvddio-pex-supply: High-voltage supply for PCIe I/O and PCIe output<br>clocks. Must supply 1.8 V.</li>
<li>dvddio-pex-supply: Power supply for digital PCIe I/O. Must supply 1.05 V.</li>
<li>dvdd-pex-pll-supply: Power supply for dedicated (internal) PCIe PLL. Must<br>supply 1.05 V.</li>
<li>hvdd-pex-pll-e-supply: High-voltage supply for PLLE (shared with USB3).<br>Must supply 3.3 V.</li>
<li>vddio-pex-ctl-supply: Power supply for PCIe control I/O partition. Must<br>supply 1.8 V.</li>
</ul>
</li>
</ul>
<p>Power supplies for Tegra186:</p>
<ul>
<li>Required:<ul>
<li>dvdd-pex-supply: Power supply for digital PCIe I/O. Must supply 1.05 V.</li>
<li>hvdd-pex-pll-supply: High-voltage supply for PLLE (shared with USB3). Must<br>supply 1.8 V.</li>
<li>hvdd-pex-supply: High-voltage supply for PCIe I/O and PCIe output clocks.<br>Must supply 1.8 V.</li>
<li>vddio-pexctl-aud-supply: Power supply for PCIe side band signals. Must<br>supply 1.8 V.</li>
</ul>
</li>
</ul>
<p>Root ports are defined as subnodes of the PCIe controller node.</p>
<p>Required properties:</p>
<ul>
<li>device_type: Must be “pci”</li>
<li>assigned-addresses: Address and size of the port configuration registers</li>
<li>reg: PCI bus address of the root port</li>
<li>#address-cells: Must be 3</li>
<li>#size-cells: Must be 2</li>
<li>ranges: Sub-ranges distributed from the PCIe controller node. An empty<br>property is sufficient.</li>
<li>nvidia,num-lanes: Number of lanes to use for this port. Valid combinations<br>are:<ul>
<li>Root port 0 uses 4 lanes, root port 1 is unused.</li>
<li>Both root ports use 2 lanes.</li>
</ul>
</li>
</ul>
<p>Required properties for Tegra124 and later:</p>
<ul>
<li>phys: Must contain an phandle to a PHY for each entry in phy-names.</li>
<li>phy-names: Must include an entry for each active lane. Note that the number<br>of entries does not have to (though usually will) be equal to the specified<br>number of lanes in the nvidia,num-lanes property. Entries are of the form<br>“pcie-N”: where N ranges from 0 to the value specified in nvidia,num-lanes.</li>
</ul>
<h1 id="Examples"><a href="#Examples" class="headerlink" title="Examples:"></a>Examples:</h1><h2 id="Tegra20"><a href="#Tegra20" class="headerlink" title="Tegra20:"></a>Tegra20:</h2><p>SoC DTSI:</p>
<pre><code>pcie-controller@80003000 &#123;
    compatible = &quot;nvidia,tegra20-pcie&quot;;
    device_type = &quot;pci&quot;;
    reg = &lt;0x80003000 0x00000800   /* PADS registers */
           0x80003800 0x00000200   /* AFI registers */
           0x90000000 0x10000000&gt;; /* configuration space */
    reg-names = &quot;pads&quot;, &quot;afi&quot;, &quot;cs&quot;;
    interrupts = &lt;0 98 0x04   /* controller interrupt */
                  0 99 0x04&gt;; /* MSI interrupt */
    interrupt-names = &quot;intr&quot;, &quot;msi&quot;;

    #interrupt-cells = &lt;1&gt;;
    interrupt-map-mask = &lt;0 0 0 0&gt;;
    interrupt-map = &lt;0 0 0 0 &amp;intc GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH&gt;;

    bus-range = &lt;0x00 0xff&gt;;
    #address-cells = &lt;3&gt;;
    #size-cells = &lt;2&gt;;

    ranges = &lt;0x82000000 0 0x80000000 0x80000000 0 0x00001000   /* port 0 registers */
          0x82000000 0 0x80001000 0x80001000 0 0x00001000   /* port 1 registers */
          0x81000000 0 0          0x82000000 0 0x00010000   /* downstream I/O */
          0x82000000 0 0xa0000000 0xa0000000 0 0x10000000   /* non-prefetchable memory */
          0xc2000000 0 0xb0000000 0xb0000000 0 0x10000000&gt;; /* prefetchable memory */

    clocks = &lt;&amp;tegra_car 70&gt;, &lt;&amp;tegra_car 72&gt;, &lt;&amp;tegra_car 118&gt;;
    clock-names = &quot;pex&quot;, &quot;afi&quot;, &quot;pll_e&quot;;
    resets = &lt;&amp;tegra_car 70&gt;, &lt;&amp;tegra_car 72&gt;, &lt;&amp;tegra_car 74&gt;;
    reset-names = &quot;pex&quot;, &quot;afi&quot;, &quot;pcie_x&quot;;
    status = &quot;disabled&quot;;

    pci@1,0 &#123;
        device_type = &quot;pci&quot;;
        assigned-addresses = &lt;0x82000800 0 0x80000000 0 0x1000&gt;;
        reg = &lt;0x000800 0 0 0 0&gt;;
        status = &quot;disabled&quot;;

        #address-cells = &lt;3&gt;;
        #size-cells = &lt;2&gt;;

        ranges;

        nvidia,num-lanes = &lt;2&gt;;
    &#125;;

    pci@2,0 &#123;
        device_type = &quot;pci&quot;;
        assigned-addresses = &lt;0x82001000 0 0x80001000 0 0x1000&gt;;
        reg = &lt;0x001000 0 0 0 0&gt;;
        status = &quot;disabled&quot;;

        #address-cells = &lt;3&gt;;
        #size-cells = &lt;2&gt;;

        ranges;

        nvidia,num-lanes = &lt;2&gt;;
    &#125;;
&#125;;
</code></pre>
<p>Board DTS:</p>
<pre><code>pcie-controller@80003000 &#123;
    status = &quot;okay&quot;;

    vdd-supply = &lt;&amp;pci_vdd_reg&gt;;
    pex-clk-supply = &lt;&amp;pci_clk_reg&gt;;

    /* root port 00:01.0 */
    pci@1,0 &#123;
        status = &quot;okay&quot;;

        /* bridge 01:00.0 (optional) */
        pci@0,0 &#123;
            reg = &lt;0x010000 0 0 0 0&gt;;

            #address-cells = &lt;3&gt;;
            #size-cells = &lt;2&gt;;

            device_type = &quot;pci&quot;;

            /* endpoint 02:00.0 */
            pci@0,0 &#123;
                reg = &lt;0x020000 0 0 0 0&gt;;
            &#125;;
        &#125;;
    &#125;;
&#125;;
</code></pre>
<p>Note that devices on the PCI bus are dynamically discovered using PCI’s bus<br>enumeration and therefore don’t need corresponding device nodes in DT. However<br>if a device on the PCI bus provides a non-probeable bus such as I2C or SPI,<br>device nodes need to be added in order to allow the bus’ children to be<br>instantiated at the proper location in the operating system’s device tree (as<br>illustrated by the optional nodes in the example above).</p>
<h2 id="Tegra30"><a href="#Tegra30" class="headerlink" title="Tegra30:"></a>Tegra30:</h2><p>SoC DTSI:</p>
<pre><code>pcie-controller@3000 &#123;
    compatible = &quot;nvidia,tegra30-pcie&quot;;
    device_type = &quot;pci&quot;;
    reg = &lt;0x00003000 0x00000800   /* PADS registers */
           0x00003800 0x00000200   /* AFI registers */
           0x10000000 0x10000000&gt;; /* configuration space */
    reg-names = &quot;pads&quot;, &quot;afi&quot;, &quot;cs&quot;;
    interrupts = &lt;GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH   /* controller interrupt */
              GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH&gt;; /* MSI interrupt */
    interrupt-names = &quot;intr&quot;, &quot;msi&quot;;

    #interrupt-cells = &lt;1&gt;;
    interrupt-map-mask = &lt;0 0 0 0&gt;;
    interrupt-map = &lt;0 0 0 0 &amp;intc GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH&gt;;

    bus-range = &lt;0x00 0xff&gt;;
    #address-cells = &lt;3&gt;;
    #size-cells = &lt;2&gt;;

    ranges = &lt;0x82000000 0 0x00000000 0x00000000 0 0x00001000   /* port 0 configuration space */
          0x82000000 0 0x00001000 0x00001000 0 0x00001000   /* port 1 configuration space */
          0x82000000 0 0x00004000 0x00004000 0 0x00001000   /* port 2 configuration space */
          0x81000000 0 0          0x02000000 0 0x00010000   /* downstream I/O */
          0x82000000 0 0x20000000 0x20000000 0 0x08000000   /* non-prefetchable memory */
          0xc2000000 0 0x28000000 0x28000000 0 0x18000000&gt;; /* prefetchable memory */

    clocks = &lt;&amp;tegra_car TEGRA30_CLK_PCIE&gt;,
         &lt;&amp;tegra_car TEGRA30_CLK_AFI&gt;,
         &lt;&amp;tegra_car TEGRA30_CLK_PLL_E&gt;,
         &lt;&amp;tegra_car TEGRA30_CLK_CML0&gt;;
    clock-names = &quot;pex&quot;, &quot;afi&quot;, &quot;pll_e&quot;, &quot;cml&quot;;
    resets = &lt;&amp;tegra_car 70&gt;,
         &lt;&amp;tegra_car 72&gt;,
         &lt;&amp;tegra_car 74&gt;;
    reset-names = &quot;pex&quot;, &quot;afi&quot;, &quot;pcie_x&quot;;
    status = &quot;disabled&quot;;

    pci@1,0 &#123;
        device_type = &quot;pci&quot;;
        assigned-addresses = &lt;0x82000800 0 0x00000000 0 0x1000&gt;;
        reg = &lt;0x000800 0 0 0 0&gt;;
        status = &quot;disabled&quot;;

        #address-cells = &lt;3&gt;;
        #size-cells = &lt;2&gt;;
        ranges;

        nvidia,num-lanes = &lt;2&gt;;
    &#125;;

    pci@2,0 &#123;
        device_type = &quot;pci&quot;;
        assigned-addresses = &lt;0x82001000 0 0x00001000 0 0x1000&gt;;
        reg = &lt;0x001000 0 0 0 0&gt;;
        status = &quot;disabled&quot;;

        #address-cells = &lt;3&gt;;
        #size-cells = &lt;2&gt;;
        ranges;

        nvidia,num-lanes = &lt;2&gt;;
    &#125;;

    pci@3,0 &#123;
        device_type = &quot;pci&quot;;
        assigned-addresses = &lt;0x82001800 0 0x00004000 0 0x1000&gt;;
        reg = &lt;0x001800 0 0 0 0&gt;;
        status = &quot;disabled&quot;;

        #address-cells = &lt;3&gt;;
        #size-cells = &lt;2&gt;;
        ranges;

        nvidia,num-lanes = &lt;2&gt;;
    &#125;;
&#125;;
</code></pre>
<p>Board DTS:</p>
<pre><code>pcie-controller@3000 &#123;
    status = &quot;okay&quot;;

    avdd-pexa-supply = &lt;&amp;ldo1_reg&gt;;
    vdd-pexa-supply = &lt;&amp;ldo1_reg&gt;;
    avdd-pexb-supply = &lt;&amp;ldo1_reg&gt;;
    vdd-pexb-supply = &lt;&amp;ldo1_reg&gt;;
    avdd-pex-pll-supply = &lt;&amp;ldo1_reg&gt;;
    avdd-plle-supply = &lt;&amp;ldo1_reg&gt;;
    vddio-pex-ctl-supply = &lt;&amp;sys_3v3_reg&gt;;
    hvdd-pex-supply = &lt;&amp;sys_3v3_pexs_reg&gt;;

    pci@1,0 &#123;
        status = &quot;okay&quot;;
    &#125;;

    pci@3,0 &#123;
        status = &quot;okay&quot;;
    &#125;;
&#125;;
</code></pre>
<h2 id="Tegra124"><a href="#Tegra124" class="headerlink" title="Tegra124:"></a>Tegra124:</h2><p>SoC DTSI:</p>
<pre><code>pcie-controller@1003000 &#123;
    compatible = &quot;nvidia,tegra124-pcie&quot;;
    device_type = &quot;pci&quot;;
    reg = &lt;0x0 0x01003000 0x0 0x00000800   /* PADS registers */
           0x0 0x01003800 0x0 0x00000800   /* AFI registers */
           0x0 0x02000000 0x0 0x10000000&gt;; /* configuration space */
    reg-names = &quot;pads&quot;, &quot;afi&quot;, &quot;cs&quot;;
    interrupts = &lt;GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH&gt;, /* controller interrupt */
             &lt;GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH&gt;; /* MSI interrupt */
    interrupt-names = &quot;intr&quot;, &quot;msi&quot;;

    #interrupt-cells = &lt;1&gt;;
    interrupt-map-mask = &lt;0 0 0 0&gt;;
    interrupt-map = &lt;0 0 0 0 &amp;gic GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH&gt;;

    bus-range = &lt;0x00 0xff&gt;;
    #address-cells = &lt;3&gt;;
    #size-cells = &lt;2&gt;;

    ranges = &lt;0x82000000 0 0x01000000 0x0 0x01000000 0 0x00001000   /* port 0 configuration space */
          0x82000000 0 0x01001000 0x0 0x01001000 0 0x00001000   /* port 1 configuration space */
          0x81000000 0 0x0        0x0 0x12000000 0 0x00010000   /* downstream I/O (64 KiB) */
          0x82000000 0 0x13000000 0x0 0x13000000 0 0x0d000000   /* non-prefetchable memory (208 MiB) */
          0xc2000000 0 0x20000000 0x0 0x20000000 0 0x20000000&gt;; /* prefetchable memory (512 MiB) */

    clocks = &lt;&amp;tegra_car TEGRA124_CLK_PCIE&gt;,
         &lt;&amp;tegra_car TEGRA124_CLK_AFI&gt;,
         &lt;&amp;tegra_car TEGRA124_CLK_PLL_E&gt;,
         &lt;&amp;tegra_car TEGRA124_CLK_CML0&gt;;
    clock-names = &quot;pex&quot;, &quot;afi&quot;, &quot;pll_e&quot;, &quot;cml&quot;;
    resets = &lt;&amp;tegra_car 70&gt;,
         &lt;&amp;tegra_car 72&gt;,
         &lt;&amp;tegra_car 74&gt;;
    reset-names = &quot;pex&quot;, &quot;afi&quot;, &quot;pcie_x&quot;;
    status = &quot;disabled&quot;;

    pci@1,0 &#123;
        device_type = &quot;pci&quot;;
        assigned-addresses = &lt;0x82000800 0 0x01000000 0 0x1000&gt;;
        reg = &lt;0x000800 0 0 0 0&gt;;
        status = &quot;disabled&quot;;

        #address-cells = &lt;3&gt;;
        #size-cells = &lt;2&gt;;
        ranges;

        nvidia,num-lanes = &lt;2&gt;;
    &#125;;

    pci@2,0 &#123;
        device_type = &quot;pci&quot;;
        assigned-addresses = &lt;0x82001000 0 0x01001000 0 0x1000&gt;;
        reg = &lt;0x001000 0 0 0 0&gt;;
        status = &quot;disabled&quot;;

        #address-cells = &lt;3&gt;;
        #size-cells = &lt;2&gt;;
        ranges;

        nvidia,num-lanes = &lt;1&gt;;
    &#125;;
&#125;;
</code></pre>
<p>Board DTS:</p>
<pre><code>pcie-controller@1003000 &#123;
    status = &quot;okay&quot;;

    avddio-pex-supply = &lt;&amp;vdd_1v05_run&gt;;
    dvddio-pex-supply = &lt;&amp;vdd_1v05_run&gt;;
    avdd-pex-pll-supply = &lt;&amp;vdd_1v05_run&gt;;
    hvdd-pex-supply = &lt;&amp;vdd_3v3_lp0&gt;;
    hvdd-pex-pll-e-supply = &lt;&amp;vdd_3v3_lp0&gt;;
    vddio-pex-ctl-supply = &lt;&amp;vdd_3v3_lp0&gt;;
    avdd-pll-erefe-supply = &lt;&amp;avdd_1v05_run&gt;;

    /* Mini PCIe */
    pci@1,0 &#123;
        phys = &lt;&amp;&#123;/padctl@7009f000/pads/pcie/lanes/pcie-4&#125;&gt;;
        phy-names = &quot;pcie-0&quot;;
        status = &quot;okay&quot;;
    &#125;;

    /* Gigabit Ethernet */
    pci@2,0 &#123;
        phys = &lt;&amp;&#123;/padctl@7009f000/pads/pcie/lanes/pcie-2&#125;&gt;;
        phy-names = &quot;pcie-0&quot;;
        status = &quot;okay&quot;;
    &#125;;
&#125;;
</code></pre>
<h2 id="Tegra210"><a href="#Tegra210" class="headerlink" title="Tegra210:"></a>Tegra210:</h2><p>SoC DTSI:</p>
<pre><code>pcie-controller@1003000 &#123;
    compatible = &quot;nvidia,tegra210-pcie&quot;;
    device_type = &quot;pci&quot;;
    reg = &lt;0x0 0x01003000 0x0 0x00000800   /* PADS registers */
           0x0 0x01003800 0x0 0x00000800   /* AFI registers */
           0x0 0x02000000 0x0 0x10000000&gt;; /* configuration space */
    reg-names = &quot;pads&quot;, &quot;afi&quot;, &quot;cs&quot;;
    interrupts = &lt;GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH&gt;, /* controller interrupt */
             &lt;GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH&gt;; /* MSI interrupt */
    interrupt-names = &quot;intr&quot;, &quot;msi&quot;;

    #interrupt-cells = &lt;1&gt;;
    interrupt-map-mask = &lt;0 0 0 0&gt;;
    interrupt-map = &lt;0 0 0 0 &amp;gic GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH&gt;;

    bus-range = &lt;0x00 0xff&gt;;
    #address-cells = &lt;3&gt;;
    #size-cells = &lt;2&gt;;

    ranges = &lt;0x82000000 0 0x01000000 0x0 0x01000000 0 0x00001000   /* port 0 configuration space */
          0x82000000 0 0x01001000 0x0 0x01001000 0 0x00001000   /* port 1 configuration space */
          0x81000000 0 0x0        0x0 0x12000000 0 0x00010000   /* downstream I/O (64 KiB) */
          0x82000000 0 0x13000000 0x0 0x13000000 0 0x0d000000   /* non-prefetchable memory (208 MiB) */
          0xc2000000 0 0x20000000 0x0 0x20000000 0 0x20000000&gt;; /* prefetchable memory (512 MiB) */

    clocks = &lt;&amp;tegra_car TEGRA210_CLK_PCIE&gt;,
         &lt;&amp;tegra_car TEGRA210_CLK_AFI&gt;,
         &lt;&amp;tegra_car TEGRA210_CLK_PLL_E&gt;,
         &lt;&amp;tegra_car TEGRA210_CLK_CML0&gt;;
    clock-names = &quot;pex&quot;, &quot;afi&quot;, &quot;pll_e&quot;, &quot;cml&quot;;
    resets = &lt;&amp;tegra_car 70&gt;,
         &lt;&amp;tegra_car 72&gt;,
         &lt;&amp;tegra_car 74&gt;;
    reset-names = &quot;pex&quot;, &quot;afi&quot;, &quot;pcie_x&quot;;
    status = &quot;disabled&quot;;

    pci@1,0 &#123;
        device_type = &quot;pci&quot;;
        assigned-addresses = &lt;0x82000800 0 0x01000000 0 0x1000&gt;;
        reg = &lt;0x000800 0 0 0 0&gt;;
        status = &quot;disabled&quot;;

        #address-cells = &lt;3&gt;;
        #size-cells = &lt;2&gt;;
        ranges;

        nvidia,num-lanes = &lt;4&gt;;
    &#125;;

    pci@2,0 &#123;
        device_type = &quot;pci&quot;;
        assigned-addresses = &lt;0x82001000 0 0x01001000 0 0x1000&gt;;
        reg = &lt;0x001000 0 0 0 0&gt;;
        status = &quot;disabled&quot;;

        #address-cells = &lt;3&gt;;
        #size-cells = &lt;2&gt;;
        ranges;

        nvidia,num-lanes = &lt;1&gt;;
    &#125;;
&#125;;
</code></pre>
<p>Board DTS:</p>
<pre><code>pcie-controller@1003000 &#123;
    status = &quot;okay&quot;;

    avdd-pll-uerefe-supply = &lt;&amp;avdd_1v05_pll&gt;;
    hvddio-pex-supply = &lt;&amp;vdd_1v8&gt;;
    dvddio-pex-supply = &lt;&amp;vdd_pex_1v05&gt;;
    dvdd-pex-pll-supply = &lt;&amp;vdd_pex_1v05&gt;;
    hvdd-pex-pll-e-supply = &lt;&amp;vdd_1v8&gt;;
    vddio-pex-ctl-supply = &lt;&amp;vdd_1v8&gt;;

    pci@1,0 &#123;
        phys = &lt;&amp;&#123;/padctl@7009f000/pads/pcie/lanes/pcie-0&#125;&gt;,
               &lt;&amp;&#123;/padctl@7009f000/pads/pcie/lanes/pcie-1&#125;&gt;,
               &lt;&amp;&#123;/padctl@7009f000/pads/pcie/lanes/pcie-2&#125;&gt;,
               &lt;&amp;&#123;/padctl@7009f000/pads/pcie/lanes/pcie-3&#125;&gt;;
        phy-names = &quot;pcie-0&quot;, &quot;pcie-1&quot;, &quot;pcie-2&quot;, &quot;pcie-3&quot;;
        status = &quot;okay&quot;;
    &#125;;

    pci@2,0 &#123;
        phys = &lt;&amp;&#123;/padctl@7009f000/pads/pcie/lanes/pcie-4&#125;&gt;;
        phy-names = &quot;pcie-0&quot;;
        status = &quot;okay&quot;;
    &#125;;
&#125;;
</code></pre>
<h2 id="Tegra186"><a href="#Tegra186" class="headerlink" title="Tegra186:"></a>Tegra186:</h2><p>SoC DTSI:</p>
<pre><code>pcie@10003000 &#123;
    compatible = &quot;nvidia,tegra186-pcie&quot;;
    power-domains = &lt;&amp;bpmp TEGRA186_POWER_DOMAIN_PCX&gt;;
    device_type = &quot;pci&quot;;
    reg = &lt;0x0 0x10003000 0x0 0x00000800   /* PADS registers */
           0x0 0x10003800 0x0 0x00000800   /* AFI registers */
           0x0 0x40000000 0x0 0x10000000&gt;; /* configuration space */
    reg-names = &quot;pads&quot;, &quot;afi&quot;, &quot;cs&quot;;

    interrupts = &lt;GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH&gt;, /* controller interrupt */
             &lt;GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH&gt;; /* MSI interrupt */
    interrupt-names = &quot;intr&quot;, &quot;msi&quot;;

    #interrupt-cells = &lt;1&gt;;
    interrupt-map-mask = &lt;0 0 0 0&gt;;
    interrupt-map = &lt;0 0 0 0 &amp;gic GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH&gt;;

    bus-range = &lt;0x00 0xff&gt;;
    #address-cells = &lt;3&gt;;
    #size-cells = &lt;2&gt;;

    ranges = &lt;0x82000000 0 0x10000000 0x0 0x10000000 0 0x00001000   /* port 0 configuration space */
          0x82000000 0 0x10001000 0x0 0x10001000 0 0x00001000   /* port 1 configuration space */
          0x82000000 0 0x10004000 0x0 0x10004000 0 0x00001000   /* port 2 configuration space */
          0x81000000 0 0x0        0x0 0x50000000 0 0x00010000   /* downstream I/O (64 KiB) */
          0x82000000 0 0x50100000 0x0 0x50100000 0 0x07F00000   /* non-prefetchable memory (127 MiB) */
          0xc2000000 0 0x58000000 0x0 0x58000000 0 0x28000000&gt;; /* prefetchable memory (640 MiB) */

    clocks = &lt;&amp;bpmp TEGRA186_CLK_AFI&gt;,
         &lt;&amp;bpmp TEGRA186_CLK_PCIE&gt;,
         &lt;&amp;bpmp TEGRA186_CLK_PLLE&gt;;
    clock-names = &quot;afi&quot;, &quot;pex&quot;, &quot;pll_e&quot;;

    resets = &lt;&amp;bpmp TEGRA186_RESET_AFI&gt;,
         &lt;&amp;bpmp TEGRA186_RESET_PCIE&gt;,
         &lt;&amp;bpmp TEGRA186_RESET_PCIEXCLK&gt;;
    reset-names = &quot;afi&quot;, &quot;pex&quot;, &quot;pcie_x&quot;;

    status = &quot;disabled&quot;;

    pci@1,0 &#123;
        device_type = &quot;pci&quot;;
        assigned-addresses = &lt;0x82000800 0 0x10000000 0 0x1000&gt;;
        reg = &lt;0x000800 0 0 0 0&gt;;
        status = &quot;disabled&quot;;

        #address-cells = &lt;3&gt;;
        #size-cells = &lt;2&gt;;
        ranges;

        nvidia,num-lanes = &lt;2&gt;;
    &#125;;

    pci@2,0 &#123;
        device_type = &quot;pci&quot;;
        assigned-addresses = &lt;0x82001000 0 0x10001000 0 0x1000&gt;;
        reg = &lt;0x001000 0 0 0 0&gt;;
        status = &quot;disabled&quot;;

        #address-cells = &lt;3&gt;;
        #size-cells = &lt;2&gt;;
        ranges;

        nvidia,num-lanes = &lt;1&gt;;
    &#125;;

    pci@3,0 &#123;
        device_type = &quot;pci&quot;;
        assigned-addresses = &lt;0x82001800 0 0x10004000 0 0x1000&gt;;
        reg = &lt;0x001800 0 0 0 0&gt;;
        status = &quot;disabled&quot;;

        #address-cells = &lt;3&gt;;
        #size-cells = &lt;2&gt;;
        ranges;

        nvidia,num-lanes = &lt;1&gt;;
    &#125;;
&#125;;
</code></pre>
<p>Board DTS:</p>
<pre><code>pcie@10003000 &#123;
    status = &quot;okay&quot;;

    dvdd-pex-supply = &lt;&amp;vdd_pex&gt;;
    hvdd-pex-pll-supply = &lt;&amp;vdd_1v8&gt;;
    hvdd-pex-supply = &lt;&amp;vdd_1v8&gt;;
    vddio-pexctl-aud-supply = &lt;&amp;vdd_1v8&gt;;

    pci@1,0 &#123;
        nvidia,num-lanes = &lt;4&gt;;
        status = &quot;okay&quot;;
    &#125;;

    pci@2,0 &#123;
        nvidia,num-lanes = &lt;0&gt;;
        status = &quot;disabled&quot;;
    &#125;;

    pci@3,0 &#123;
        nvidia,num-lanes = &lt;1&gt;;
        status = &quot;disabled&quot;;
    &#125;;
&#125;;
</code></pre>

      
    </div>
    <div class="article-footer">
      <blockquote class="mt-2x">
  <ul class="post-copyright list-unstyled">
    
    <li class="post-copyright-link hidden-xs">
      <strong>本文链接：</strong>
      <a href="http://www.oostech.com/2021/02/19/Kernel-4.18.0-80.el8_nvidia,tegra20-pcie/" title="Kernel-4.18.0-80.el8_nvidia,tegra20-pcie" target="_blank" rel="external">http://www.oostech.com/2021/02/19/Kernel-4.18.0-80.el8_nvidia,tegra20-pcie/</a>
    </li>
    
    <li class="post-copyright-license">
      <strong>版权声明： </strong> 本博客所有文章除特别声明外，均采用 <a href="http://creativecommons.org/licenses/by/4.0/deed.zh" target="_blank" rel="external">CC BY 4.0 CN协议</a> 许可协议。转载请注明出处！
    </li>
  </ul>
</blockquote>


<div class="panel panel-default panel-badger">
  <div class="panel-body">
    <figure class="media">
      <div class="media-left">
        <a href="" target="_blank" class="img-burn thumb-sm visible-lg">
          <img src="/images/avatar.png" class="img-rounded w-full" alt="">
        </a>
      </div>
      <div class="media-body">
        <h3 class="media-heading"><a href="" target="_blank"><span class="text-dark">oosTech by Sam Lee</span><small class="ml-1x"></small></a></h3>
        <div></div>
      </div>
    </figure>
  </div>
</div>


    </div>
  </article>
  
    

  
</div>

  <nav class="bar bar-footer clearfix" data-stick-bottom>
  <div class="bar-inner">
  
  <ul class="pager pull-left">
    
    <li class="prev">
      <a href="/2021/02/19/Kernel-4.18.0-80.el8_nvdimm/" title="Kernel-4.18.0-80.el8_nvdi"><i class="icon icon-angle-left" aria-hidden="true"></i><span>&nbsp;&nbsp;上一篇</span></a>
    </li>
    
    
    <li class="next">
      <a href="/2021/02/19/Kernel-4.18.0-80.el8_omap3isp/" title="Kernel-4.18.0-80.el8_omap3isp"><span>下一篇&nbsp;&nbsp;</span><i class="icon icon-angle-right" aria-hidden="true"></i></a>
    </li>
    
    
    <li class="toggle-toc">
      <a class="toggle-btn collapsed" data-toggle="collapse" href="#collapseToc" aria-expanded="false" title="文章目录" role="button">
        <span>[&nbsp;</span><span>文章目录</span>
        <i class="text-collapsed icon icon-anchor"></i>
        <i class="text-in icon icon-close"></i>
        <span>]</span>
      </a>
    </li>
    
  </ul>
  
  
  <!-- Button trigger modal -->
  <button type="button" class="btn btn-fancy btn-donate pop-onhover bg-gradient-warning" data-toggle="modal" data-target="#donateModal"><span>赏</span></button>
  <!-- <div class="wave-icon wave-icon-danger btn-donate" data-toggle="modal" data-target="#donateModal">
    <div class="wave-circle"><span class="icon"><i class="icon icon-bill"></i></span></div>
  </div> -->
  
  
  <div class="bar-right">
    
    <div class="share-component" data-sites="weibo,qq,wechat,facebook,twitter" data-mobile-sites="weibo,qq,wechat"></div>
    
  </div>
  </div>
    <div class="container" align="left">
    <div class="post-gallery" itemscope itemtype="http://schema.org/ImageGallery">
      <img src="/images/wechatp.png" itemprop="contentUrl">
      <span>欢迎关注公众号</span>
    </div>
    </div>
</nav>

  
<!-- Modal -->
<div class="modal modal-center modal-small modal-xs-full fade" id="donateModal" tabindex="-1" role="dialog">
  <div class="modal-dialog" role="document">
    <div class="modal-content donate">
      <button type="button" class="close" data-dismiss="modal" aria-label="Close"><span aria-hidden="true">&times;</span></button>
      <div class="modal-body">
        <div class="donate-box">
          <div class="donate-head">
            <p>您能有收获就是我们最大的动力</p>
          </div>
          <div class="tab-content">
            <div role="tabpanel" class="tab-pane fade active in" id="alipay">
              <div class="donate-payimg">
                <img src="/images/donate/alipayimg.png" alt="扫码支持" title="扫一扫" />
              </div>
              <p class="text-muted mv">不管多少都是对分享的肯定</p>
              <p class="text-grey">打开支付宝扫一扫，即可进行扫码捐赠</p>
            </div>
            <div role="tabpanel" class="tab-pane fade" id="wechatpay">
              <div class="donate-payimg">
                <img src="/images/donate/wechatpayimg.png" alt="扫码支持" title="扫一扫" />
              </div>
              <p class="text-muted mv">不管多少都是对分享的肯定</p>
              <p class="text-grey">打开微信扫一扫，即可进行扫码捐赠</p>
            </div>
          </div>
          <div class="donate-footer">
            <ul class="nav nav-tabs nav-justified" role="tablist">
              <li role="presentation" class="active">
                <a href="#alipay" id="alipay-tab" role="tab" data-toggle="tab" aria-controls="alipay" aria-expanded="true"><i class="icon icon-alipay"></i> 支付宝</a>
              </li>
              <li role="presentation" class="">
                <a href="#wechatpay" role="tab" id="wechatpay-tab" data-toggle="tab" aria-controls="wechatpay" aria-expanded="false"><i class="icon icon-wepay"></i> 微信支付</a>
              </li>
            </ul>
          </div>
        </div>
      </div>
    </div>
  </div>
</div>




</main>

  <footer class="footer" itemscope itemtype="http://schema.org/WPFooter">
	
	
    <ul class="social-links">
    	
        <li><a href="https://github.com/" target="_blank" title="Github" data-toggle=tooltip data-placement=top><i class="icon icon-github"></i></a></li>
        
        <li><a href="http://google.com/" target="_blank" title="Google" data-toggle=tooltip data-placement=top><i class="icon icon-google"></i></a></li>
        
        <li><a href="https://twitter.com/" target="_blank" title="Twitter" data-toggle=tooltip data-placement=top><i class="icon icon-twitter"></i></a></li>
        
    </ul>

    <div class="copyright">
    	
        <div class="publishby">
	<a target="_blank" rel="noopener" href="https://beian.miit.gov.cn" text-align: center >粤ICP备2021024811号</a>
        </div>
<!--    
    <div>
     <img src="/images/logo.png" width="140" height="140">
    </div>
-->
    </div>


        <!-- 不蒜子统计    //busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js -->
        <script async src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script>
        <!--<span id="busuanzi_container_site_pv" style="display:inline;">-->本站总访问量<span id="busuanzi_value_site_pv" style="display:inline;></span>次</span>
        <span class="post-meta-divider">|</span>
  
</footer>

  <script src="//cdn.jsdelivr.net/npm/jquery@1.12.4/dist/jquery.min.js"></script>
<script>
window.jQuery || document.write('<script src="js/jquery.min.js"><\/script>')
</script>

<script src="/js/plugin.min.js"></script>


<script src="/js/application.js"></script>


    <script>
(function (window) {
    var INSIGHT_CONFIG = {
        TRANSLATION: {
            POSTS: '文章',
            PAGES: '页面',
            CATEGORIES: '分类',
            TAGS: '标签',
            UNTITLED: '(未命名)',
        },
        ROOT_URL: '/',
        CONTENT_URL: '/content.json',
    };
    window.INSIGHT_CONFIG = INSIGHT_CONFIG;
})(window);
</script>

<script src="/js/insight.js"></script>







   
<script async src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script>











</body>
</html>