// Seed: 941937528
module module_0 (
    output wor id_0,
    input wor id_1,
    input supply0 id_2,
    output logic id_3,
    input wand id_4,
    output wand id_5,
    input tri0 id_6
);
  always @(-1 or posedge id_1 == 1) begin : LABEL_0
    if (1) id_3 <= 1;
    else id_3 <= #1 1 * id_4;
  end
  assign module_1.id_0 = 0;
endmodule
module module_0 #(
    parameter id_5 = 32'd57
) (
    input tri1 id_0,
    input wor id_1,
    output supply1 id_2,
    output logic id_3,
    input uwire module_1,
    input wor _id_5
);
  wire [1  *  1 : id_5] id_7;
  always #1 begin : LABEL_0
    id_3 <= -1;
  end
  uwire id_8 = -1'd0;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_3,
      id_0,
      id_2,
      id_1
  );
endmodule
