<section id="project-3" class="project-detail">
  <div class="project-container">

    <h1 class="project-title">
      Single-Ended NMOS Folded Cascode Amplifier with Class-AB Output Buffer
    </h1>

    <p class="project-subtitle">
      Advanced Analog IC Design (EEE523) • Cadence Virtuoso Implementation
    </p>

    <!-- ================= OVERVIEW ================= -->
    <div class="project-overview">
      <h2>Project Overview</h2>
      <p>
        This project involves the design and comprehensive evaluation of a
        <strong>single-ended NMOS input folded cascode amplifier</strong>
        integrated with a <strong>Class-AB output buffer</strong>.
        The amplifier targets low-power operation while achieving high gain,
        wide bandwidth, and strong linearity.
      </p>
      <p>
        The design was implemented at the transistor level and verified using
        extensive simulations in Cadence Virtuoso, covering transient, AC,
        distortion, noise, and stability analyses.
      </p>
    </div>

    <!-- ================= ARCHITECTURE IMAGE ================= -->
    <div class="project-image">
      <img src="./images/project3_topology.png" alt="Folded Cascode Amplifier Topology">
      <p class="image-caption">
        Fig. 1 – Single-ended NMOS folded cascode amplifier with Class-AB output buffer
      </p>
    </div>

    <!-- ================= SPECIFICATIONS ================= -->
    <div class="project-specs">
      <h2>Design Specifications</h2>
      <ul>
        <li><strong>Supply Voltage (VDD):</strong> 3 V</li>
        <li><strong>Quiescent Power Dissipation:</strong> ~2 mW</li>
        <li><strong>Total Bias Current:</strong> ~666 µA</li>
        <li><strong>Input Common-Mode Range:</strong> 1.5 V – 2.5 V</li>
        <li><strong>Load Conditions:</strong> Resistive and capacitive (1 pF – 200 pF)</li>
      </ul>
    </div>

    <!-- ================= TOOLS USED ================= -->
    <div class="project-tools">
      <h2>Tools & Software Used</h2>
      <ul>
        <li><strong>Cadence Virtuoso:</strong> Schematic capture and hierarchical circuit design</li>
        <li><strong>Cadence ADE (L/XL):</strong> Transient, AC, noise, and distortion simulations</li>
        <li><strong>Spectre Simulator:</strong> Accurate transistor-level circuit analysis</li>
        <li><strong>Analog Design Techniques:</strong> Hand analysis, small-signal modeling, and bias optimization</li>
      </ul>
    </div>

    <!-- ================= SIMULATIONS ================= -->
    <div class="project-simulations">
      <h2>Simulation Results & Analysis</h2>

      <h3>1. Transient Response & Output Swing</h3>
      <p>
        The amplifier was configured as an inverting amplifier with 0 dB gain.
        Transient simulations verified the output swing and large-signal behavior.
      </p>
      <ul>
        <li>Achieved 1 V<sub>pp</sub> output swing</li>
        <li>Stable operation across V<sub>CM</sub> sweep</li>
      </ul>

      <div class="project-image">
        <img src="./images/project3_transient.png" alt="Transient Output Waveform">
        <p class="image-caption">
          Fig. 2 – Transient output waveform demonstrating 1 Vpp swing
        </p>
      </div>

      <h3>2. Harmonic Distortion Analysis</h3>
      <p>
        Distortion performance was evaluated using a 5 kHz sinusoidal input
        under mid-supply common-mode conditions.
      </p>
      <ul>
        <li>HD3 ≈ <strong>50.6 dB</strong></li>
        <li>Measured using FFT spectrum analysis in ViVA</li>
      </ul>

      <div class="project-image">
        <img src="./images/project3_distortion.png" alt="HD3 Spectrum Plot">
        <p class="image-caption">
          Fig. 3 – Frequency spectrum showing third-order harmonic distortion
        </p>
      </div>

      <h3>3. AC Gain, Bandwidth & Stability</h3>
      <ul>
        <li>Open-loop DC gain: <strong>~98 dB</strong></li>
        <li>Unity Gain Frequency: <strong>> 10 MHz</strong></li>
        <li>Phase Margin: <strong>~61°</strong></li>
        <li>Gain Margin: <strong>~26 dB</strong></li>
      </ul>

      <div class="project-image">
        <img src="./images/project3_ac.png" alt="AC Gain and Phase Plot">
        <p class="image-caption">
          Fig. 4 – AC magnitude and phase response of the amplifier
        </p>
      </div>

      <h3>4. Noise, PSRR & CMRR</h3>
      <ul>
        <li>Input-referred noise floor: <strong>≤ 15 nV/√Hz</strong></li>
        <li>PSRR @ 10 kHz: <strong>> 70 dB</strong></li>
        <li>CMRR @ 10 kHz: <strong>> 70 dB</strong></li>
      </ul>
    </div>

    <!-- ================= LAYOUT ================= -->
    <div class="project-layout">
      <h2>Layout & Matching Considerations</h2>
      <p>
        Special emphasis was placed on transistor matching and symmetry to
        minimize offset, noise, and distortion.
      </p>
      <ul>
        <li>Careful matching of differential input devices</li>
        <li>Interdigitated current mirrors in bias circuits</li>
        <li>Symmetric NMOS and PMOS current paths</li>
        <li>Minimized signal coupling through strategic device placement</li>
      </ul>

      <div class="project-image">
        <img src="./images/project3_layout.png" alt="Matching and Layout Strategy">
        <p class="image-caption">
          Fig. 5 – Layout and device matching strategy (conceptual)
        </p>
      </div>
    </div>

    <!-- ================= CONCLUSION ================= -->
    <div class="project-summary">
      <h2>Conclusion</h2>
      <p>
        This design demonstrates a low-power, high-gain analog amplifier
        meeting stringent performance requirements for gain, stability,
        noise, and distortion. The folded cascode architecture combined with
        a Class-AB buffer provides an effective balance between performance
        and power efficiency, making it suitable for precision analog systems.
      </p>
    </div>

  </div>
</section>
