#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Mar 16 12:42:50 2020
# Process ID: 20442
# Current directory: /home/gsaied/Desktop/old_rtl/fire4_5_expand1
# Command line: vivado -mode tcl -source synth.tcl
# Log file: /home/gsaied/Desktop/old_rtl/fire4_5_expand1/vivado.log
# Journal file: /home/gsaied/Desktop/old_rtl/fire4_5_expand1/vivado.jou
#-----------------------------------------------------------
source synth.tcl
# read_verilog -sv [ glob *.sv ] 
# create_fileset -constrset constr
# add_files -fileset constr temp.xdc
# set_param synth.elaboration.rodinMoreOptions "rt::set_parameter var_size_limit 4194304"
# synth_design -top [lindex [find_top] 0] -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Command: synth_design -top fire4_5_expand_1 -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20464 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1425.996 ; gain = 27.000 ; free physical = 3339 ; free virtual = 5991
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fire4_5_expand_1' [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/fire4_5_expand1.sv:9]
	Parameter WOUT bound to: 32 - type: integer 
	Parameter DSP_NO bound to: 128 - type: integer 
	Parameter W_IN bound to: 32 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter CHIN bound to: 32 - type: integer 
	Parameter KERNEL_DIM bound to: 1 - type: integer 
	Parameter CHOUT bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mac' [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/mac.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mac' (1#1) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/mac.sv:1]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/fire4_5_expand1.sv:222]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/fire4_5_expand1.sv:223]
INFO: [Synth 8-6157] synthesizing module 'biasing_fire4_expand1' [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/biasing_fire4_expand1.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'biasing_fire4_expand1' (2#1) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/biasing_fire4_expand1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'biasing_fire5_expand1' [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/biasing_fire5_expand1.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'biasing_fire5_expand1' (3#1) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/biasing_fire5_expand1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'rom_fire4_expand1' [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 1 - type: integer 
	Parameter ADDR bound to: 5 - type: integer 
	Parameter NUM bound to: 128 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:16]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:19]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:22]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:25]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:28]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:31]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:34]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:37]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:40]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:43]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:46]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:49]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:52]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:55]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:58]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:61]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:64]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:67]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:70]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:73]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:76]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:79]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:82]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:85]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:88]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:91]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:94]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:97]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:100]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:103]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:106]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:109]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:112]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:115]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:118]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:121]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:124]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:127]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:130]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:133]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:136]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:139]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:142]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:145]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:148]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:151]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:154]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:157]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:160]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:163]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:166]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:169]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:172]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:175]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:178]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:181]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:184]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:187]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:190]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:193]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:196]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:199]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:202]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:205]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:208]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:211]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:214]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:217]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:220]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:223]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:226]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:229]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:232]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:235]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:238]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:241]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:244]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:247]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:250]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:253]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:256]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:259]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:262]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:265]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:268]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:271]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:274]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:277]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:280]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:283]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:286]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:289]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:292]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:295]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:298]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:301]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:304]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:307]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_1.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:399]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_2.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:400]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_3.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:401]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_4.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:402]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_5.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:403]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_6.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:404]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_7.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:405]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_8.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:406]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_9.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:407]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_10.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:408]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_11.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:409]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_12.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:410]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_13.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:411]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_14.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:412]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_15.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:413]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_16.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:414]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_17.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:415]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_18.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:416]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_19.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:417]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_20.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:418]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_21.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:419]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_22.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:420]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_23.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:421]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_24.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:422]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_25.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:423]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_26.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:424]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_27.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:425]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_28.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:426]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_29.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:427]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_30.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:428]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_31.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:429]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_32.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:430]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_33.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:431]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_34.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:432]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_35.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:433]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_36.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:434]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_37.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:435]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_38.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:436]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_39.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:437]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_40.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:438]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_41.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:439]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_42.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:440]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_43.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:441]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_44.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:442]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_45.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:443]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_46.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:444]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_47.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:445]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_48.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:446]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_49.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:447]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_50.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:448]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_51.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:449]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_52.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:450]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_53.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:451]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_54.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:452]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_55.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:453]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_56.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:454]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_57.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:455]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_58.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:456]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_59.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:457]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_60.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:458]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_61.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:459]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_62.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:460]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_63.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:461]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_64.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:462]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_65.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:463]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_66.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:464]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_67.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:465]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_68.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:466]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_69.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:467]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_70.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:468]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_71.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:469]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_72.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:470]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_73.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:471]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_74.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:472]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_75.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:473]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_76.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:474]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_77.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:475]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_78.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:476]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_79.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:477]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_80.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:478]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_81.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:479]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_82.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:480]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_83.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:481]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_84.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:482]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_85.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:483]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_86.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:484]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_87.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:485]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_88.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:486]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_89.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:487]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_90.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:488]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_91.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:489]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_92.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:490]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_93.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:491]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_94.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:492]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_95.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:493]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_96.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:494]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_97.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:495]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_98.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:496]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_99.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:497]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_100.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:498]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'rom_fire4_expand1' (4#1) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rom_fire5_expand1' [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire5_expand1.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 1 - type: integer 
	Parameter ADDR bound to: 5 - type: integer 
	Parameter NUM bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rom_fire5_expand1' (5#1) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire5_expand1.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'fire4_5_expand_1' (6#1) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/fire4_5_expand1.sv:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1501.746 ; gain = 102.750 ; free physical = 3313 ; free virtual = 5970
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1501.746 ; gain = 102.750 ; free physical = 3323 ; free virtual = 5980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1501.746 ; gain = 102.750 ; free physical = 3323 ; free virtual = 5980
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/temp.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2039.004 ; gain = 0.000 ; free physical = 2857 ; free virtual = 5498
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2040.004 ; gain = 0.000 ; free physical = 2853 ; free virtual = 5494
Constraint Validation Runtime : Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2040.004 ; gain = 1.000 ; free physical = 2853 ; free virtual = 5494
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2040.004 ; gain = 641.008 ; free physical = 2992 ; free virtual = 5624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2040.004 ; gain = 641.008 ; free physical = 2992 ; free virtual = 5624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2040.004 ; gain = 641.008 ; free physical = 2988 ; free virtual = 5624
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2040.004 ; gain = 641.008 ; free physical = 2973 ; free virtual = 5606
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 128   
	   2 Input     11 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 256   
	               16 Bit    Registers := 388   
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 128   
	   2 Input     16 Bit        Muxes := 129   
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fire4_5_expand_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 128   
	   2 Input     11 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 128   
	               16 Bit    Registers := 388   
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 128   
	   2 Input     16 Bit        Muxes := 129   
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module mac 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP genblk1[0].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[0] is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[0] is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register genblk1[0].mac_i/mul_out_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed0 is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[1].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[1] is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[1] is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register genblk1[1].mac_i/mul_out_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed0 is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[2].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[2] is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[2] is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register genblk1[2].mac_i/mul_out_reg is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed0 is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[3].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[3] is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[3] is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register genblk1[3].mac_i/mul_out_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed0 is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[4].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[4] is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[4] is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register genblk1[4].mac_i/mul_out_reg is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed0 is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[5].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[5] is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[5] is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register genblk1[5].mac_i/mul_out_reg is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed0 is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[6].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[6] is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[6] is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register genblk1[6].mac_i/mul_out_reg is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed0 is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[7].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[7] is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[7] is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register genblk1[7].mac_i/mul_out_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed0 is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[8].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[8] is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[8] is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register genblk1[8].mac_i/mul_out_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed0 is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[9].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[9] is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[9] is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register genblk1[9].mac_i/mul_out_reg is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed0 is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[10].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[10] is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[10] is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register genblk1[10].mac_i/mul_out_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed0 is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[11].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[11] is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[11] is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register genblk1[11].mac_i/mul_out_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed0 is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[12].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[12] is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[12] is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register genblk1[12].mac_i/mul_out_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed0 is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[13].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[13] is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[13] is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register genblk1[13].mac_i/mul_out_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed0 is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[14].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[14] is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[14] is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register genblk1[14].mac_i/mul_out_reg is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed0 is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[15].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[15] is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[15] is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register genblk1[15].mac_i/mul_out_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed0 is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[16].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[16] is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[16] is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: register genblk1[16].mac_i/mul_out_reg is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed0 is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[17].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[17] is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[17] is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: register genblk1[17].mac_i/mul_out_reg is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed0 is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[18].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[18] is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[18] is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: register genblk1[18].mac_i/mul_out_reg is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed0 is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[19].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[19] is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[19] is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: register genblk1[19].mac_i/mul_out_reg is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed0 is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[20].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[20] is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[20] is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: register genblk1[20].mac_i/mul_out_reg is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed0 is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[21].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[21] is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[21] is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: register genblk1[21].mac_i/mul_out_reg is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed0 is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[22].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[22] is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[22] is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: register genblk1[22].mac_i/mul_out_reg is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed0 is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[23].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[23] is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[23] is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: register genblk1[23].mac_i/mul_out_reg is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed0 is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[24].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[24] is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[24] is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: register genblk1[24].mac_i/mul_out_reg is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed0 is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[25].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[25] is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[25] is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: register genblk1[25].mac_i/mul_out_reg is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed0 is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[26].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[26] is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[26] is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: register genblk1[26].mac_i/mul_out_reg is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed0 is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[27].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[27] is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[27] is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: register genblk1[27].mac_i/mul_out_reg is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed0 is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[28].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[28] is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[28] is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register genblk1[28].mac_i/mul_out_reg is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed0 is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[29].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[29] is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[29] is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: register genblk1[29].mac_i/mul_out_reg is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed0 is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[30].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[30] is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[30] is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: register genblk1[30].mac_i/mul_out_reg is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed0 is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[31].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[31] is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[31] is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: register genblk1[31].mac_i/mul_out_reg is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed0 is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[32].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[32] is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[32] is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: register genblk1[32].mac_i/mul_out_reg is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/intermed is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/intermed0 is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[33].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[33] is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[33] is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: register genblk1[33].mac_i/mul_out_reg is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/intermed is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/intermed0 is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[34].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[34] is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[34] is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: register genblk1[34].mac_i/mul_out_reg is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/intermed is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/intermed0 is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[35].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[35] is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[35] is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: register genblk1[35].mac_i/mul_out_reg is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/intermed is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/intermed0 is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[36].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[36] is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[36] is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: register genblk1[36].mac_i/mul_out_reg is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/intermed is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/intermed0 is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[37].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[37] is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[37] is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: register genblk1[37].mac_i/mul_out_reg is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/intermed is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/intermed0 is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[38].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[38] is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[38] is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: register genblk1[38].mac_i/mul_out_reg is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/intermed is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/intermed0 is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[39].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[39] is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[39] is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: register genblk1[39].mac_i/mul_out_reg is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/intermed is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/intermed0 is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[40].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[40] is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[40] is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: register genblk1[40].mac_i/mul_out_reg is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/intermed is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/intermed0 is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[41].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[41] is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[41] is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: register genblk1[41].mac_i/mul_out_reg is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/intermed is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/intermed0 is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[42].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[42] is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[42] is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: register genblk1[42].mac_i/mul_out_reg is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/intermed is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/intermed0 is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[43].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[43] is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[43] is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: register genblk1[43].mac_i/mul_out_reg is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/intermed is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/intermed0 is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[44].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[44] is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[44] is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: register genblk1[44].mac_i/mul_out_reg is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/intermed is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/intermed0 is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[45].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[45] is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[45] is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: register genblk1[45].mac_i/mul_out_reg is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/intermed is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/intermed0 is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[46].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[46] is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[46] is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: register genblk1[46].mac_i/mul_out_reg is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/intermed is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/intermed0 is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[47].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[47] is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[47] is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: register genblk1[47].mac_i/mul_out_reg is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/intermed is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/intermed0 is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[48].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[48] is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[48] is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: register genblk1[48].mac_i/mul_out_reg is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/intermed is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/intermed0 is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[49].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[49] is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[49] is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: register genblk1[49].mac_i/mul_out_reg is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/intermed is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/intermed0 is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[50].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[50] is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[50] is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: register genblk1[50].mac_i/mul_out_reg is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/intermed is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/intermed0 is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[51].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[51] is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[51] is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: register genblk1[51].mac_i/mul_out_reg is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/intermed is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/intermed0 is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[52].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[52] is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[52] is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: register genblk1[52].mac_i/mul_out_reg is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/intermed is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/intermed0 is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[53].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[53] is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[53] is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: register genblk1[53].mac_i/mul_out_reg is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/intermed is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/intermed0 is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[54].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[54] is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[54] is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: register genblk1[54].mac_i/mul_out_reg is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/intermed is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/intermed0 is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[55].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[55] is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[55] is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: register genblk1[55].mac_i/mul_out_reg is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/intermed is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/intermed0 is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[56].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[56] is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[56] is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: register genblk1[56].mac_i/mul_out_reg is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/intermed is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/intermed0 is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[57].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[57] is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[57] is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: register genblk1[57].mac_i/mul_out_reg is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/intermed is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/intermed0 is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[58].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[58] is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[58] is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: register genblk1[58].mac_i/mul_out_reg is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/intermed is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/intermed0 is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[59].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[59] is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[59] is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: register genblk1[59].mac_i/mul_out_reg is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/intermed is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/intermed0 is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[60].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[60] is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[60] is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: register genblk1[60].mac_i/mul_out_reg is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/intermed is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/intermed0 is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[61].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[61] is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[61] is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: register genblk1[61].mac_i/mul_out_reg is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/intermed is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/intermed0 is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[62].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[62] is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[62] is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: register genblk1[62].mac_i/mul_out_reg is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/intermed is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/intermed0 is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[63].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[63] is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[63] is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: register genblk1[63].mac_i/mul_out_reg is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/intermed is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/intermed0 is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[64].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[64] is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[64] is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: register genblk1[64].mac_i/mul_out_reg is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: operator genblk1[64].mac_i/intermed is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: operator genblk1[64].mac_i/intermed0 is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[65].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[65] is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[65] is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: register genblk1[65].mac_i/mul_out_reg is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: operator genblk1[65].mac_i/intermed is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: operator genblk1[65].mac_i/intermed0 is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[66].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[66] is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[66] is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: register genblk1[66].mac_i/mul_out_reg is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: operator genblk1[66].mac_i/intermed is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: operator genblk1[66].mac_i/intermed0 is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[67].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[67] is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[67] is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: register genblk1[67].mac_i/mul_out_reg is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: operator genblk1[67].mac_i/intermed is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: operator genblk1[67].mac_i/intermed0 is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[68].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[68] is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[68] is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: register genblk1[68].mac_i/mul_out_reg is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: operator genblk1[68].mac_i/intermed is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: operator genblk1[68].mac_i/intermed0 is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[69].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[69] is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[69] is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: register genblk1[69].mac_i/mul_out_reg is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: operator genblk1[69].mac_i/intermed is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: operator genblk1[69].mac_i/intermed0 is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[70].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[70] is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[70] is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: register genblk1[70].mac_i/mul_out_reg is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: operator genblk1[70].mac_i/intermed is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: operator genblk1[70].mac_i/intermed0 is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[71].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[71] is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[71] is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: register genblk1[71].mac_i/mul_out_reg is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: operator genblk1[71].mac_i/intermed is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: operator genblk1[71].mac_i/intermed0 is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[72].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[72] is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[72] is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: register genblk1[72].mac_i/mul_out_reg is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: operator genblk1[72].mac_i/intermed is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: operator genblk1[72].mac_i/intermed0 is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[73].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[73] is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[73] is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: register genblk1[73].mac_i/mul_out_reg is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: operator genblk1[73].mac_i/intermed is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: operator genblk1[73].mac_i/intermed0 is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[74].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[74] is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[74] is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: register genblk1[74].mac_i/mul_out_reg is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: operator genblk1[74].mac_i/intermed is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: operator genblk1[74].mac_i/intermed0 is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[75].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[75] is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[75] is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: register genblk1[75].mac_i/mul_out_reg is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: operator genblk1[75].mac_i/intermed is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: operator genblk1[75].mac_i/intermed0 is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[76].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[76] is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[76] is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: register genblk1[76].mac_i/mul_out_reg is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: operator genblk1[76].mac_i/intermed is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: operator genblk1[76].mac_i/intermed0 is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[77].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[77] is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[77] is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: register genblk1[77].mac_i/mul_out_reg is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: operator genblk1[77].mac_i/intermed is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: operator genblk1[77].mac_i/intermed0 is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[78].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[78] is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[78] is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: register genblk1[78].mac_i/mul_out_reg is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: operator genblk1[78].mac_i/intermed is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: operator genblk1[78].mac_i/intermed0 is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[79].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[79] is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[79] is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: register genblk1[79].mac_i/mul_out_reg is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: operator genblk1[79].mac_i/intermed is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: operator genblk1[79].mac_i/intermed0 is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[80].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[80] is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[80] is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: register genblk1[80].mac_i/mul_out_reg is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: operator genblk1[80].mac_i/intermed is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: operator genblk1[80].mac_i/intermed0 is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[81].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[81] is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[81] is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: register genblk1[81].mac_i/mul_out_reg is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: operator genblk1[81].mac_i/intermed is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: operator genblk1[81].mac_i/intermed0 is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[82].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[82] is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[82] is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: register genblk1[82].mac_i/mul_out_reg is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: operator genblk1[82].mac_i/intermed is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: operator genblk1[82].mac_i/intermed0 is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[83].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[83] is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[83] is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: register genblk1[83].mac_i/mul_out_reg is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: operator genblk1[83].mac_i/intermed is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: operator genblk1[83].mac_i/intermed0 is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[84].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[84] is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[84] is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: register genblk1[84].mac_i/mul_out_reg is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: operator genblk1[84].mac_i/intermed is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: operator genblk1[84].mac_i/intermed0 is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[85].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[85] is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[85] is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: register genblk1[85].mac_i/mul_out_reg is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: operator genblk1[85].mac_i/intermed is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: operator genblk1[85].mac_i/intermed0 is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[86].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[86] is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[86] is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: register genblk1[86].mac_i/mul_out_reg is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: operator genblk1[86].mac_i/intermed is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: operator genblk1[86].mac_i/intermed0 is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[87].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[87] is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[87] is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: register genblk1[87].mac_i/mul_out_reg is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: operator genblk1[87].mac_i/intermed is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: operator genblk1[87].mac_i/intermed0 is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[88].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[88] is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[88] is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: register genblk1[88].mac_i/mul_out_reg is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: operator genblk1[88].mac_i/intermed is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: operator genblk1[88].mac_i/intermed0 is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[89].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[89] is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[89] is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: register genblk1[89].mac_i/mul_out_reg is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: operator genblk1[89].mac_i/intermed is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: operator genblk1[89].mac_i/intermed0 is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[90].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[90] is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[90] is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: register genblk1[90].mac_i/mul_out_reg is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: operator genblk1[90].mac_i/intermed is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: operator genblk1[90].mac_i/intermed0 is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[91].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[91] is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[91] is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: register genblk1[91].mac_i/mul_out_reg is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: operator genblk1[91].mac_i/intermed is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: operator genblk1[91].mac_i/intermed0 is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[92].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[92] is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[92] is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: register genblk1[92].mac_i/mul_out_reg is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: operator genblk1[92].mac_i/intermed is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: operator genblk1[92].mac_i/intermed0 is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[93].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[93] is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[93] is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: register genblk1[93].mac_i/mul_out_reg is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: operator genblk1[93].mac_i/intermed is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: operator genblk1[93].mac_i/intermed0 is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[94].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[94] is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[94] is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: register genblk1[94].mac_i/mul_out_reg is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: operator genblk1[94].mac_i/intermed is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: operator genblk1[94].mac_i/intermed0 is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[95].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[95] is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[95] is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: register genblk1[95].mac_i/mul_out_reg is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: operator genblk1[95].mac_i/intermed is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: operator genblk1[95].mac_i/intermed0 is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[96].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[96] is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[96] is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: register genblk1[96].mac_i/mul_out_reg is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: operator genblk1[96].mac_i/intermed is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: operator genblk1[96].mac_i/intermed0 is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[97].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[97] is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[97] is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: register genblk1[97].mac_i/mul_out_reg is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: operator genblk1[97].mac_i/intermed is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: operator genblk1[97].mac_i/intermed0 is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[98].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[98] is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[98] is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: register genblk1[98].mac_i/mul_out_reg is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: operator genblk1[98].mac_i/intermed is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: operator genblk1[98].mac_i/intermed0 is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[99].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[99] is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[99] is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: register genblk1[99].mac_i/mul_out_reg is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: operator genblk1[99].mac_i/intermed is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: operator genblk1[99].mac_i/intermed0 is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[100].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[100] is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[100] is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: register genblk1[100].mac_i/mul_out_reg is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: operator genblk1[100].mac_i/intermed is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: operator genblk1[100].mac_i/intermed0 is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[101].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[101] is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[101] is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: register genblk1[101].mac_i/mul_out_reg is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: operator genblk1[101].mac_i/intermed is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: operator genblk1[101].mac_i/intermed0 is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[102].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[102] is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[102] is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: register genblk1[102].mac_i/mul_out_reg is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: operator genblk1[102].mac_i/intermed is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: operator genblk1[102].mac_i/intermed0 is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[103].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[103] is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[103] is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: register genblk1[103].mac_i/mul_out_reg is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: operator genblk1[103].mac_i/intermed is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: operator genblk1[103].mac_i/intermed0 is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[104].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[104] is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[104] is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: register genblk1[104].mac_i/mul_out_reg is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: operator genblk1[104].mac_i/intermed is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: operator genblk1[104].mac_i/intermed0 is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[105].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[105] is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[105] is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: register genblk1[105].mac_i/mul_out_reg is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: operator genblk1[105].mac_i/intermed is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: operator genblk1[105].mac_i/intermed0 is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[106].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[106] is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[106] is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: register genblk1[106].mac_i/mul_out_reg is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: operator genblk1[106].mac_i/intermed is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: operator genblk1[106].mac_i/intermed0 is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[107].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[107] is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[107] is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: register genblk1[107].mac_i/mul_out_reg is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: operator genblk1[107].mac_i/intermed is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: operator genblk1[107].mac_i/intermed0 is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[108].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[108] is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[108] is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: register genblk1[108].mac_i/mul_out_reg is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: operator genblk1[108].mac_i/intermed is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: operator genblk1[108].mac_i/intermed0 is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[109].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[109] is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[109] is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: register genblk1[109].mac_i/mul_out_reg is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: operator genblk1[109].mac_i/intermed is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: operator genblk1[109].mac_i/intermed0 is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[110].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[110] is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[110] is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: register genblk1[110].mac_i/mul_out_reg is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: operator genblk1[110].mac_i/intermed is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: operator genblk1[110].mac_i/intermed0 is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[111].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[111] is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[111] is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: register genblk1[111].mac_i/mul_out_reg is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: operator genblk1[111].mac_i/intermed is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: operator genblk1[111].mac_i/intermed0 is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[112].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[112] is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[112] is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: register genblk1[112].mac_i/mul_out_reg is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: operator genblk1[112].mac_i/intermed is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: operator genblk1[112].mac_i/intermed0 is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[113].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[113] is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[113] is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: register genblk1[113].mac_i/mul_out_reg is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: operator genblk1[113].mac_i/intermed is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: operator genblk1[113].mac_i/intermed0 is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[114].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[114] is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[114] is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: register genblk1[114].mac_i/mul_out_reg is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: operator genblk1[114].mac_i/intermed is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: operator genblk1[114].mac_i/intermed0 is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[115].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[115] is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[115] is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: register genblk1[115].mac_i/mul_out_reg is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: operator genblk1[115].mac_i/intermed is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: operator genblk1[115].mac_i/intermed0 is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[116].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[116] is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[116] is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: register genblk1[116].mac_i/mul_out_reg is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: operator genblk1[116].mac_i/intermed is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: operator genblk1[116].mac_i/intermed0 is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[117].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[117] is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[117] is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: register genblk1[117].mac_i/mul_out_reg is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: operator genblk1[117].mac_i/intermed is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: operator genblk1[117].mac_i/intermed0 is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[118].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[118] is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[118] is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: register genblk1[118].mac_i/mul_out_reg is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: operator genblk1[118].mac_i/intermed is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: operator genblk1[118].mac_i/intermed0 is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[119].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[119] is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[119] is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: register genblk1[119].mac_i/mul_out_reg is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: operator genblk1[119].mac_i/intermed is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: operator genblk1[119].mac_i/intermed0 is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[120].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[120] is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[120] is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: register genblk1[120].mac_i/mul_out_reg is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: operator genblk1[120].mac_i/intermed is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: operator genblk1[120].mac_i/intermed0 is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[121].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[121] is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[121] is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: register genblk1[121].mac_i/mul_out_reg is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: operator genblk1[121].mac_i/intermed is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: operator genblk1[121].mac_i/intermed0 is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[122].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[122] is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[122] is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: register genblk1[122].mac_i/mul_out_reg is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: operator genblk1[122].mac_i/intermed is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: operator genblk1[122].mac_i/intermed0 is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[123].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[123] is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[123] is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: register genblk1[123].mac_i/mul_out_reg is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: operator genblk1[123].mac_i/intermed is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: operator genblk1[123].mac_i/intermed0 is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[124].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[124] is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[124] is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: register genblk1[124].mac_i/mul_out_reg is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: operator genblk1[124].mac_i/intermed is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: operator genblk1[124].mac_i/intermed0 is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[125].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[125] is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[125] is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: register genblk1[125].mac_i/mul_out_reg is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: operator genblk1[125].mac_i/intermed is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: operator genblk1[125].mac_i/intermed0 is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[126].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[126] is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[126] is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: register genblk1[126].mac_i/mul_out_reg is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: operator genblk1[126].mac_i/intermed is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: operator genblk1[126].mac_i/intermed0 is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[127].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[127] is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[127] is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: register genblk1[127].mac_i/mul_out_reg is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: operator genblk1[127].mac_i/intermed is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: operator genblk1[127].mac_i/intermed0 is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[127][0]' (FD) to 'biasing_wire_reg[127][4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[127][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[127][3] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[127][4]' (FD) to 'biasing_wire_reg[126][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[126][0]' (FD) to 'biasing_wire_reg[125][4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[126][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[126][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[126][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[126][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[126][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[125][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[125][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[125][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[125][3] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[125][4]' (FD) to 'biasing_wire_reg[124][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[125][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[125][8] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[124][0]' (FD) to 'biasing_wire_reg[124][2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][1] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[124][2]' (FD) to 'biasing_wire_reg[124][4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][3] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[124][4]' (FD) to 'biasing_wire_reg[124][7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][6] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[124][7]' (FD) to 'biasing_wire_reg[123][0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[124][31] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[123][0]' (FD) to 'biasing_wire_reg[123][3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[123][2] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[123][3]' (FD) to 'biasing_wire_reg[123][4]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[123][4]' (FD) to 'biasing_wire_reg[123][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[123][8]' (FD) to 'biasing_wire_reg[122][1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[122][0] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[122][1]' (FD) to 'biasing_wire_reg[122][6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[122][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[122][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[122][4] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[122][6]' (FD) to 'biasing_wire_reg[122][9]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[122][9]' (FD) to 'biasing_wire_reg[122][10]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[122][10]' (FD) to 'biasing_wire_reg[122][11]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[122][11]' (FD) to 'biasing_wire_reg[122][12]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[122][12]' (FD) to 'biasing_wire_reg[122][13]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[122][13]' (FD) to 'biasing_wire_reg[122][14]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[122][14]' (FD) to 'biasing_wire_reg[122][15]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[122][15]' (FD) to 'biasing_wire_reg[122][16]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[122][16]' (FD) to 'biasing_wire_reg[122][17]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[122][17]' (FD) to 'biasing_wire_reg[122][18]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[122][18]' (FD) to 'biasing_wire_reg[122][19]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[122][19]' (FD) to 'biasing_wire_reg[122][20]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[122][20]' (FD) to 'biasing_wire_reg[122][21]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[122][21]' (FD) to 'biasing_wire_reg[122][22]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[122][22]' (FD) to 'biasing_wire_reg[122][23]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[122][23]' (FD) to 'biasing_wire_reg[122][24]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[122][24]' (FD) to 'biasing_wire_reg[122][25]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[122][25]' (FD) to 'biasing_wire_reg[122][26]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[122][26]' (FD) to 'biasing_wire_reg[122][27]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[122][27]' (FD) to 'biasing_wire_reg[122][28]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[122][28]' (FD) to 'biasing_wire_reg[122][29]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[122][29]' (FD) to 'biasing_wire_reg[122][30]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[122][30]' (FD) to 'biasing_wire_reg[122][31]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[122][31]' (FD) to 'biasing_wire_reg[121][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[121][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[121][2] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[121][3]' (FD) to 'biasing_wire_reg[121][4]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[121][4]' (FD) to 'biasing_wire_reg[121][5]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[121][5]' (FD) to 'biasing_wire_reg[121][6]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[121][6]' (FD) to 'biasing_wire_reg[119][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[120][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[120][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[120][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[120][3] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[119][0]' (FD) to 'biasing_wire_reg[119][1]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[119][1]' (FD) to 'biasing_wire_reg[119][2]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[119][2]' (FD) to 'biasing_wire_reg[119][4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[119][3] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[119][4]' (FD) to 'biasing_wire_reg[119][5]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[119][5]' (FD) to 'biasing_wire_reg[118][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[118][1] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[118][2]' (FD) to 'biasing_wire_reg[118][3]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[118][3]' (FD) to 'biasing_wire_reg[118][4]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[118][4]' (FD) to 'biasing_wire_reg[118][5]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[118][5]' (FD) to 'biasing_wire_reg[117][2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[118][6] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[117][2]' (FD) to 'biasing_wire_reg[116][0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[117][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[117][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[117][7] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[116][0]' (FD) to 'biasing_wire_reg[116][6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[116][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[116][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[116][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[116][5] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[116][6]' (FD) to 'biasing_wire_reg[116][9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[116][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[116][8] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[116][9]' (FD) to 'biasing_wire_reg[116][10]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[116][10]' (FD) to 'biasing_wire_reg[116][11]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[116][11]' (FD) to 'biasing_wire_reg[116][12]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[116][12]' (FD) to 'biasing_wire_reg[116][13]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[116][13]' (FD) to 'biasing_wire_reg[116][14]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[116][14]' (FD) to 'biasing_wire_reg[116][15]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[116][15]' (FD) to 'biasing_wire_reg[116][16]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[116][16]' (FD) to 'biasing_wire_reg[116][17]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[116][17]' (FD) to 'biasing_wire_reg[116][18]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[116][18]' (FD) to 'biasing_wire_reg[116][19]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[116][19]' (FD) to 'biasing_wire_reg[116][20]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[116][20]' (FD) to 'biasing_wire_reg[116][21]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[116][21]' (FD) to 'biasing_wire_reg[116][22]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[116][22]' (FD) to 'biasing_wire_reg[116][23]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[116][23]' (FD) to 'biasing_wire_reg[116][24]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[116][24]' (FD) to 'biasing_wire_reg[116][25]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[116][25]' (FD) to 'biasing_wire_reg[116][26]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[116][26]' (FD) to 'biasing_wire_reg[116][27]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[116][27]' (FD) to 'biasing_wire_reg[116][28]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[116][28]' (FD) to 'biasing_wire_reg[116][29]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[116][29]' (FD) to 'biasing_wire_reg[116][30]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[116][30]' (FD) to 'biasing_wire_reg[116][31]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[116][31]' (FD) to 'biasing_wire_reg[115][2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[115][0] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[115][2]' (FD) to 'biasing_wire_reg[115][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[115][4] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[115][6]' (FD) to 'biasing_wire_reg[115][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[115][7] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[115][8]' (FD) to 'biasing_wire_reg[114][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[114][0]' (FD) to 'biasing_wire_reg[114][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[114][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[114][2] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[114][3]' (FD) to 'biasing_wire_reg[114][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[114][4] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[114][5]' (FD) to 'biasing_wire_reg[113][0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[114][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[114][7] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[113][0]' (FD) to 'biasing_wire_reg[113][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[113][1] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[113][2]' (FD) to 'biasing_wire_reg[113][3]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[113][3]' (FD) to 'biasing_wire_reg[113][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[113][4] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[113][7]' (FD) to 'biasing_wire_reg[111][1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[112][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[112][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[112][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[112][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[111][0] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[111][1]' (FD) to 'biasing_wire_reg[111][4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[111][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[111][3] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[111][4]' (FD) to 'biasing_wire_reg[110][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[111][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[111][6] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[110][0]' (FD) to 'biasing_wire_reg[110][5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[110][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[110][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[110][3] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[110][5]' (FD) to 'biasing_wire_reg[109][0]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[109][0]' (FD) to 'biasing_wire_reg[109][5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[109][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[109][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[109][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[109][4] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[109][5]' (FD) to 'biasing_wire_reg[109][7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[109][6] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[109][7]' (FD) to 'biasing_wire_reg[109][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[109][8]' (FD) to 'biasing_wire_reg[109][9]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[109][9]' (FD) to 'biasing_wire_reg[109][10]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[109][10]' (FD) to 'biasing_wire_reg[109][11]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[109][11]' (FD) to 'biasing_wire_reg[109][12]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[109][12]' (FD) to 'biasing_wire_reg[109][13]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[109][13]' (FD) to 'biasing_wire_reg[109][14]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[109][14]' (FD) to 'biasing_wire_reg[109][15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[108][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[108][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[108][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[108][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[107][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[107][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[107][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[107][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[107][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[106][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[106][3] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:06 . Memory (MB): peak = 2040.004 ; gain = 641.008 ; free physical = 2889 ; free virtual = 5542
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
+------------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:15 . Memory (MB): peak = 2040.004 ; gain = 641.008 ; free physical = 2757 ; free virtual = 5408
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:25 ; elapsed = 00:01:33 . Memory (MB): peak = 2153.152 ; gain = 754.156 ; free physical = 2701 ; free virtual = 5350
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:30 ; elapsed = 00:01:38 . Memory (MB): peak = 2153.152 ; gain = 754.156 ; free physical = 2710 ; free virtual = 5355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:32 ; elapsed = 00:01:40 . Memory (MB): peak = 2153.152 ; gain = 754.156 ; free physical = 2705 ; free virtual = 5354
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:32 ; elapsed = 00:01:40 . Memory (MB): peak = 2153.152 ; gain = 754.156 ; free physical = 2706 ; free virtual = 5358
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:34 ; elapsed = 00:01:42 . Memory (MB): peak = 2153.152 ; gain = 754.156 ; free physical = 2702 ; free virtual = 5359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:34 ; elapsed = 00:01:42 . Memory (MB): peak = 2153.152 ; gain = 754.156 ; free physical = 2702 ; free virtual = 5359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:34 ; elapsed = 00:01:42 . Memory (MB): peak = 2153.152 ; gain = 754.156 ; free physical = 2702 ; free virtual = 5359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:34 ; elapsed = 00:01:42 . Memory (MB): peak = 2153.152 ; gain = 754.156 ; free physical = 2702 ; free virtual = 5359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |  1022|
|2     |DSP48E1 |   128|
|3     |LUT1    |   629|
|4     |LUT2    |  1834|
|5     |LUT3    |  1821|
|6     |LUT4    |    32|
|7     |LUT5    |  3460|
|8     |LUT6    |     8|
|9     |FDRE    |  2309|
|10    |FDSE    |     1|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------+--------+------+
|      |Instance               |Module  |Cells |
+------+-----------------------+--------+------+
|1     |top                    |        | 11244|
|2     |  \genblk1[0].mac_i    |mac     |    94|
|3     |  \genblk1[100].mac_i  |mac_0   |    55|
|4     |  \genblk1[101].mac_i  |mac_1   |    81|
|5     |  \genblk1[102].mac_i  |mac_2   |    57|
|6     |  \genblk1[103].mac_i  |mac_3   |    82|
|7     |  \genblk1[104].mac_i  |mac_4   |    56|
|8     |  \genblk1[105].mac_i  |mac_5   |    55|
|9     |  \genblk1[106].mac_i  |mac_6   |    81|
|10    |  \genblk1[107].mac_i  |mac_7   |    79|
|11    |  \genblk1[108].mac_i  |mac_8   |    55|
|12    |  \genblk1[109].mac_i  |mac_9   |    81|
|13    |  \genblk1[10].mac_i   |mac_10  |    80|
|14    |  \genblk1[110].mac_i  |mac_11  |    57|
|15    |  \genblk1[111].mac_i  |mac_12  |    79|
|16    |  \genblk1[112].mac_i  |mac_13  |    56|
|17    |  \genblk1[113].mac_i  |mac_14  |    56|
|18    |  \genblk1[114].mac_i  |mac_15  |    80|
|19    |  \genblk1[115].mac_i  |mac_16  |    55|
|20    |  \genblk1[116].mac_i  |mac_17  |    81|
|21    |  \genblk1[117].mac_i  |mac_18  |    81|
|22    |  \genblk1[118].mac_i  |mac_19  |    58|
|23    |  \genblk1[119].mac_i  |mac_20  |    53|
|24    |  \genblk1[11].mac_i   |mac_21  |    80|
|25    |  \genblk1[120].mac_i  |mac_22  |    54|
|26    |  \genblk1[121].mac_i  |mac_23  |    59|
|27    |  \genblk1[122].mac_i  |mac_24  |    82|
|28    |  \genblk1[123].mac_i  |mac_25  |    82|
|29    |  \genblk1[124].mac_i  |mac_26  |    81|
|30    |  \genblk1[125].mac_i  |mac_27  |    54|
|31    |  \genblk1[126].mac_i  |mac_28  |    82|
|32    |  \genblk1[127].mac_i  |mac_29  |    81|
|33    |  \genblk1[12].mac_i   |mac_30  |    58|
|34    |  \genblk1[13].mac_i   |mac_31  |    56|
|35    |  \genblk1[14].mac_i   |mac_32  |    51|
|36    |  \genblk1[15].mac_i   |mac_33  |    80|
|37    |  \genblk1[16].mac_i   |mac_34  |    59|
|38    |  \genblk1[17].mac_i   |mac_35  |    57|
|39    |  \genblk1[18].mac_i   |mac_36  |    53|
|40    |  \genblk1[19].mac_i   |mac_37  |    80|
|41    |  \genblk1[1].mac_i    |mac_38  |    79|
|42    |  \genblk1[20].mac_i   |mac_39  |    56|
|43    |  \genblk1[21].mac_i   |mac_40  |    56|
|44    |  \genblk1[22].mac_i   |mac_41  |    58|
|45    |  \genblk1[23].mac_i   |mac_42  |    56|
|46    |  \genblk1[24].mac_i   |mac_43  |    83|
|47    |  \genblk1[25].mac_i   |mac_44  |    56|
|48    |  \genblk1[26].mac_i   |mac_45  |    49|
|49    |  \genblk1[27].mac_i   |mac_46  |    56|
|50    |  \genblk1[28].mac_i   |mac_47  |    79|
|51    |  \genblk1[29].mac_i   |mac_48  |    79|
|52    |  \genblk1[2].mac_i    |mac_49  |    82|
|53    |  \genblk1[30].mac_i   |mac_50  |    80|
|54    |  \genblk1[31].mac_i   |mac_51  |    76|
|55    |  \genblk1[32].mac_i   |mac_52  |    81|
|56    |  \genblk1[33].mac_i   |mac_53  |    80|
|57    |  \genblk1[34].mac_i   |mac_54  |    76|
|58    |  \genblk1[35].mac_i   |mac_55  |    55|
|59    |  \genblk1[36].mac_i   |mac_56  |    81|
|60    |  \genblk1[37].mac_i   |mac_57  |    55|
|61    |  \genblk1[38].mac_i   |mac_58  |    57|
|62    |  \genblk1[39].mac_i   |mac_59  |    55|
|63    |  \genblk1[3].mac_i    |mac_60  |    53|
|64    |  \genblk1[40].mac_i   |mac_61  |    80|
|65    |  \genblk1[41].mac_i   |mac_62  |    82|
|66    |  \genblk1[42].mac_i   |mac_63  |    80|
|67    |  \genblk1[43].mac_i   |mac_64  |    80|
|68    |  \genblk1[44].mac_i   |mac_65  |    59|
|69    |  \genblk1[45].mac_i   |mac_66  |    83|
|70    |  \genblk1[46].mac_i   |mac_67  |    57|
|71    |  \genblk1[47].mac_i   |mac_68  |    79|
|72    |  \genblk1[48].mac_i   |mac_69  |    81|
|73    |  \genblk1[49].mac_i   |mac_70  |    55|
|74    |  \genblk1[4].mac_i    |mac_71  |    59|
|75    |  \genblk1[50].mac_i   |mac_72  |    77|
|76    |  \genblk1[51].mac_i   |mac_73  |    82|
|77    |  \genblk1[52].mac_i   |mac_74  |    81|
|78    |  \genblk1[53].mac_i   |mac_75  |    56|
|79    |  \genblk1[54].mac_i   |mac_76  |    53|
|80    |  \genblk1[55].mac_i   |mac_77  |    81|
|81    |  \genblk1[56].mac_i   |mac_78  |    57|
|82    |  \genblk1[57].mac_i   |mac_79  |    58|
|83    |  \genblk1[58].mac_i   |mac_80  |    82|
|84    |  \genblk1[59].mac_i   |mac_81  |    82|
|85    |  \genblk1[5].mac_i    |mac_82  |    58|
|86    |  \genblk1[60].mac_i   |mac_83  |    59|
|87    |  \genblk1[61].mac_i   |mac_84  |    80|
|88    |  \genblk1[62].mac_i   |mac_85  |    58|
|89    |  \genblk1[63].mac_i   |mac_86  |    82|
|90    |  \genblk1[64].mac_i   |mac_87  |    82|
|91    |  \genblk1[65].mac_i   |mac_88  |    81|
|92    |  \genblk1[66].mac_i   |mac_89  |    81|
|93    |  \genblk1[67].mac_i   |mac_90  |    82|
|94    |  \genblk1[68].mac_i   |mac_91  |    80|
|95    |  \genblk1[69].mac_i   |mac_92  |    57|
|96    |  \genblk1[6].mac_i    |mac_93  |    57|
|97    |  \genblk1[70].mac_i   |mac_94  |    57|
|98    |  \genblk1[71].mac_i   |mac_95  |    52|
|99    |  \genblk1[72].mac_i   |mac_96  |    56|
|100   |  \genblk1[73].mac_i   |mac_97  |    57|
|101   |  \genblk1[74].mac_i   |mac_98  |    59|
|102   |  \genblk1[75].mac_i   |mac_99  |    80|
|103   |  \genblk1[76].mac_i   |mac_100 |    80|
|104   |  \genblk1[77].mac_i   |mac_101 |    82|
|105   |  \genblk1[78].mac_i   |mac_102 |    77|
|106   |  \genblk1[79].mac_i   |mac_103 |    82|
|107   |  \genblk1[7].mac_i    |mac_104 |    84|
|108   |  \genblk1[80].mac_i   |mac_105 |    54|
|109   |  \genblk1[81].mac_i   |mac_106 |    81|
|110   |  \genblk1[82].mac_i   |mac_107 |    80|
|111   |  \genblk1[83].mac_i   |mac_108 |    80|
|112   |  \genblk1[84].mac_i   |mac_109 |    82|
|113   |  \genblk1[85].mac_i   |mac_110 |    80|
|114   |  \genblk1[86].mac_i   |mac_111 |    82|
|115   |  \genblk1[87].mac_i   |mac_112 |    56|
|116   |  \genblk1[88].mac_i   |mac_113 |    58|
|117   |  \genblk1[89].mac_i   |mac_114 |    56|
|118   |  \genblk1[8].mac_i    |mac_115 |    56|
|119   |  \genblk1[90].mac_i   |mac_116 |    56|
|120   |  \genblk1[91].mac_i   |mac_117 |    51|
|121   |  \genblk1[92].mac_i   |mac_118 |    57|
|122   |  \genblk1[93].mac_i   |mac_119 |    80|
|123   |  \genblk1[94].mac_i   |mac_120 |    57|
|124   |  \genblk1[95].mac_i   |mac_121 |    56|
|125   |  \genblk1[96].mac_i   |mac_122 |    78|
|126   |  \genblk1[97].mac_i   |mac_123 |    54|
|127   |  \genblk1[98].mac_i   |mac_124 |    54|
|128   |  \genblk1[99].mac_i   |mac_125 |    55|
|129   |  \genblk1[9].mac_i    |mac_126 |    52|
+------+-----------------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:34 ; elapsed = 00:01:42 . Memory (MB): peak = 2153.152 ; gain = 754.156 ; free physical = 2702 ; free virtual = 5359
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 2153.152 ; gain = 215.898 ; free physical = 2763 ; free virtual = 5420
Synthesis Optimization Complete : Time (s): cpu = 00:01:34 ; elapsed = 00:01:42 . Memory (MB): peak = 2153.160 ; gain = 754.156 ; free physical = 2763 ; free virtual = 5420
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1150 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/temp.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2153.160 ; gain = 0.000 ; free physical = 2687 ; free virtual = 5345
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
429 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:40 ; elapsed = 00:01:47 . Memory (MB): peak = 2153.160 ; gain = 762.156 ; free physical = 2787 ; free virtual = 5441
# report_utilization -file utiliziation.rpt
# report_utilization -hierarchical -file hierarchical_utilization.rpt
# report_timing -file post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2632.133 ; gain = 478.973 ; free physical = 2293 ; free virtual = 4945
# place_design -no_fanout_opt -directive ExtraTimingOpt
Command: place_design -no_fanout_opt -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.148 ; gain = 0.000 ; free physical = 2276 ; free virtual = 4936
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: efb09fbd

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2686.148 ; gain = 0.000 ; free physical = 2276 ; free virtual = 4936
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.148 ; gain = 0.000 ; free physical = 2290 ; free virtual = 4952

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: db5a1fdd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2692.148 ; gain = 6.000 ; free physical = 2269 ; free virtual = 4923

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b3b6b525

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2699.781 ; gain = 13.633 ; free physical = 2256 ; free virtual = 4907

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b3b6b525

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2699.781 ; gain = 13.633 ; free physical = 2252 ; free virtual = 4907
Phase 1 Placer Initialization | Checksum: 1b3b6b525

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2699.781 ; gain = 13.633 ; free physical = 2252 ; free virtual = 4907

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17b2e70ca

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 2700.785 ; gain = 14.637 ; free physical = 2201 ; free virtual = 4843
Phase 2 Global Placement | Checksum: 1b5d1fb62

Time (s): cpu = 00:01:03 ; elapsed = 00:00:31 . Memory (MB): peak = 2722.352 ; gain = 36.203 ; free physical = 2200 ; free virtual = 4842

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b5d1fb62

Time (s): cpu = 00:01:03 ; elapsed = 00:00:31 . Memory (MB): peak = 2722.352 ; gain = 36.203 ; free physical = 2196 ; free virtual = 4843

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d893f371

Time (s): cpu = 00:01:08 ; elapsed = 00:00:34 . Memory (MB): peak = 2722.352 ; gain = 36.203 ; free physical = 2180 ; free virtual = 4835

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12d38e933

Time (s): cpu = 00:01:09 ; elapsed = 00:00:34 . Memory (MB): peak = 2722.352 ; gain = 36.203 ; free physical = 2179 ; free virtual = 4834

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 11ea1b558

Time (s): cpu = 00:01:09 ; elapsed = 00:00:34 . Memory (MB): peak = 2722.352 ; gain = 36.203 ; free physical = 2179 ; free virtual = 4833

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1802ce98d

Time (s): cpu = 00:01:13 ; elapsed = 00:00:36 . Memory (MB): peak = 2722.352 ; gain = 36.203 ; free physical = 2191 ; free virtual = 4834

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 295699960

Time (s): cpu = 00:01:16 ; elapsed = 00:00:39 . Memory (MB): peak = 2738.020 ; gain = 51.871 ; free physical = 2164 ; free virtual = 4815

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1d426363e

Time (s): cpu = 00:01:16 ; elapsed = 00:00:39 . Memory (MB): peak = 2738.020 ; gain = 51.871 ; free physical = 2153 ; free virtual = 4816

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1ae2c62cd

Time (s): cpu = 00:01:17 ; elapsed = 00:00:40 . Memory (MB): peak = 2738.020 ; gain = 51.871 ; free physical = 2153 ; free virtual = 4816

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1215810f3

Time (s): cpu = 00:01:22 ; elapsed = 00:00:42 . Memory (MB): peak = 2738.020 ; gain = 51.871 ; free physical = 2170 ; free virtual = 4813
Phase 3 Detail Placement | Checksum: 1215810f3

Time (s): cpu = 00:01:22 ; elapsed = 00:00:42 . Memory (MB): peak = 2738.020 ; gain = 51.871 ; free physical = 2167 ; free virtual = 4813

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 118385683

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net clr_pulse, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 0 success, 0 bufg driver replicated, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 118385683

Time (s): cpu = 00:01:29 ; elapsed = 00:00:45 . Memory (MB): peak = 2783.020 ; gain = 96.871 ; free physical = 2160 ; free virtual = 4807
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.202. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 927e616c

Time (s): cpu = 00:04:22 ; elapsed = 00:03:42 . Memory (MB): peak = 2785.020 ; gain = 98.871 ; free physical = 878 ; free virtual = 3690
Phase 4.1 Post Commit Optimization | Checksum: 927e616c

Time (s): cpu = 00:04:22 ; elapsed = 00:03:42 . Memory (MB): peak = 2785.020 ; gain = 98.871 ; free physical = 878 ; free virtual = 3690
Post Placement Optimization Initialization | Checksum: 1a8dcf4f6
INFO: [Place 46-33] Processed net clr_pulse, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 0 success, 0 bufg driver replicated, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.114. For the most accurate timing information please run report_timing.

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 170dd9800

Time (s): cpu = 00:09:04 ; elapsed = 00:08:27 . Memory (MB): peak = 2805.129 ; gain = 118.980 ; free physical = 2134 ; free virtual = 4945

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 170dd9800

Time (s): cpu = 00:09:04 ; elapsed = 00:08:27 . Memory (MB): peak = 2805.129 ; gain = 118.980 ; free physical = 2134 ; free virtual = 4945

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2805.129 ; gain = 0.000 ; free physical = 2134 ; free virtual = 4945
Phase 4.4 Final Placement Cleanup | Checksum: 131b9e3fc

Time (s): cpu = 00:09:05 ; elapsed = 00:08:27 . Memory (MB): peak = 2805.129 ; gain = 118.980 ; free physical = 2134 ; free virtual = 4945
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 131b9e3fc

Time (s): cpu = 00:09:05 ; elapsed = 00:08:27 . Memory (MB): peak = 2805.129 ; gain = 118.980 ; free physical = 2134 ; free virtual = 4945
Ending Placer Task | Checksum: 4ea55282

Time (s): cpu = 00:09:05 ; elapsed = 00:08:27 . Memory (MB): peak = 2805.129 ; gain = 118.980 ; free physical = 2208 ; free virtual = 5019
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:09:08 ; elapsed = 00:08:30 . Memory (MB): peak = 2805.129 ; gain = 172.996 ; free physical = 2208 ; free virtual = 5019
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
# puts "Found setup timing violations => running physical optimization"
# report_timing -file slack.rpt
# phys_opt_design 
# }
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
Found setup timing violations => running physical optimization
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.133 ; gain = 0.000 ; free physical = 2183 ; free virtual = 4986

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.114 | TNS=-19.543 |
Phase 1 Physical Synthesis Initialization | Checksum: 149705360

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2805.133 ; gain = 0.000 ; free physical = 2145 ; free virtual = 4956
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.114 | TNS=-19.543 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 19 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net biasing_wire_reg[0][31]_rep_n_0. Replicated 10 times.
INFO: [Physopt 32-81] Processed net biasing_wire_reg[0]__0[3]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net biasing_wire_reg[0][3]_rep_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net biasing_wire_reg[0][3]_rep__1_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net biasing_wire_reg[0][31]_rep__2_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net biasing_wire_reg[0][31]_rep__1_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net biasing_wire_reg[0][3]_rep__0_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[0]_rep__14_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[3]_rep__21_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net biasing_wire_reg[0][3]_rep__2_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net biasing_wire_reg[0][31]_rep__3_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[3]_rep__12_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[1]_rep__1_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[1]_rep__13_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[1]_rep__7_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net biasing_wire_reg[0][31]_rep__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[0]_rep__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[1]_rep__22_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[3]_rep__18_n_0. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 19 nets. Created 43 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 19 nets or cells. Created 43 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.041 | TNS=-0.466 |
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2805.133 ; gain = 0.000 ; free physical = 2150 ; free virtual = 4956
Phase 2 Fanout Optimization | Checksum: 191fa7625

Time (s): cpu = 00:01:03 ; elapsed = 00:00:27 . Memory (MB): peak = 2805.133 ; gain = 0.000 ; free physical = 2150 ; free virtual = 4956

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net genblk1[122].mac_i/SR[0].  Re-placed instance genblk1[122].mac_i/ofm_5[122][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[122].mac_i/ofm_5[122][2]_i_20_n_0.  Did not re-place instance genblk1[122].mac_i/ofm_5[122][2]_i_20
INFO: [Physopt 32-662] Processed net ofm_5[122][0].  Did not re-place instance ofm_5_reg[122][0]
INFO: [Physopt 32-662] Processed net ofm_5[122][15].  Did not re-place instance ofm_5_reg[122][15]
INFO: [Physopt 32-662] Processed net ofm_5[122][1].  Did not re-place instance ofm_5_reg[122][1]
INFO: [Physopt 32-662] Processed net ofm_5[122][2].  Did not re-place instance ofm_5_reg[122][2]
INFO: [Physopt 32-663] Processed net ofm_5[122][10].  Re-placed instance ofm_5_reg[122][10]
INFO: [Physopt 32-663] Processed net ofm_5[122][7].  Re-placed instance ofm_5_reg[122][7]
INFO: [Physopt 32-663] Processed net ofm_5[122][8].  Re-placed instance ofm_5_reg[122][8]
INFO: [Physopt 32-663] Processed net ofm_5[122][9].  Re-placed instance ofm_5_reg[122][9]
INFO: [Physopt 32-663] Processed net genblk1[45].mac_i/SR[0].  Re-placed instance genblk1[45].mac_i/ofm_5[45][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[45].mac_i/ofm_5[45][1]_i_19_n_0.  Did not re-place instance genblk1[45].mac_i/ofm_5[45][1]_i_19
INFO: [Physopt 32-663] Processed net ofm_5[45][9].  Re-placed instance ofm_5_reg[45][9]
INFO: [Physopt 32-663] Processed net genblk1[43].mac_i/SR[0].  Re-placed instance genblk1[43].mac_i/ofm_5[43][15]_i_1
INFO: [Physopt 32-663] Processed net genblk1[43].mac_i/ofm_5[43][1]_i_17_n_0.  Re-placed instance genblk1[43].mac_i/ofm_5[43][1]_i_17
INFO: [Physopt 32-663] Processed net ofm_5[43][14].  Re-placed instance ofm_5_reg[43][14]
INFO: [Physopt 32-663] Processed net ofm_5[43][15].  Re-placed instance ofm_5_reg[43][15]
INFO: [Physopt 32-663] Processed net ofm_5[43][6].  Re-placed instance ofm_5_reg[43][6]
INFO: [Physopt 32-663] Processed net ofm_5[43][7].  Re-placed instance ofm_5_reg[43][7]
INFO: [Physopt 32-663] Processed net genblk1[74].mac_i/SR[0].  Re-placed instance genblk1[74].mac_i/ofm_5[74][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[45].mac_i/ofm_5[45][1]_i_20_n_0.  Did not re-place instance genblk1[45].mac_i/ofm_5[45][1]_i_20
INFO: [Physopt 32-662] Processed net genblk1[74].mac_i/ofm_5[74][1]_i_12_n_0.  Did not re-place instance genblk1[74].mac_i/ofm_5[74][1]_i_12
INFO: [Physopt 32-663] Processed net ofm_5[74][2].  Re-placed instance ofm_5_reg[74][2]
INFO: [Physopt 32-663] Processed net ofm_5[74][3].  Re-placed instance ofm_5_reg[74][3]
INFO: [Physopt 32-663] Processed net ofm_5[74][4].  Re-placed instance ofm_5_reg[74][4]
INFO: [Physopt 32-663] Processed net ofm_5[74][5].  Re-placed instance ofm_5_reg[74][5]
INFO: [Physopt 32-663] Processed net ofm_5[43][5].  Re-placed instance ofm_5_reg[43][5]
INFO: [Physopt 32-663] Processed net genblk1[112].mac_i/SR[0].  Re-placed instance genblk1[112].mac_i/ofm_5[112][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[112].mac_i/ofm_5[112][1]_i_9_n_0.  Did not re-place instance genblk1[112].mac_i/ofm_5[112][1]_i_9
INFO: [Physopt 32-663] Processed net ofm_5[112][0].  Re-placed instance ofm_5_reg[112][0]
INFO: [Physopt 32-663] Processed net ofm_5[112][1].  Re-placed instance ofm_5_reg[112][1]
INFO: [Physopt 32-663] Processed net ofm_5[112][8].  Re-placed instance ofm_5_reg[112][8]
INFO: [Physopt 32-663] Processed net ofm_5[112][9].  Re-placed instance ofm_5_reg[112][9]
INFO: [Physopt 32-662] Processed net genblk1[82].mac_i/SR[0].  Did not re-place instance genblk1[82].mac_i/ofm_5[82][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[82].mac_i/ofm_5[82][3]_i_20_n_0.  Did not re-place instance genblk1[82].mac_i/ofm_5[82][3]_i_20
INFO: [Physopt 32-662] Processed net ofm_5[82][15].  Did not re-place instance ofm_5_reg[82][15]
INFO: [Physopt 32-662] Processed net ofm_5[82][1].  Did not re-place instance ofm_5_reg[82][1]
INFO: [Physopt 32-662] Processed net ofm_5[82][2].  Did not re-place instance ofm_5_reg[82][2]
INFO: [Physopt 32-662] Processed net ofm_5[82][3].  Did not re-place instance ofm_5_reg[82][3]
INFO: [Physopt 32-663] Processed net ofm_5[43][0].  Re-placed instance ofm_5_reg[43][0]
INFO: [Physopt 32-663] Processed net ofm_5[43][1].  Re-placed instance ofm_5_reg[43][1]
INFO: [Physopt 32-663] Processed net ofm_5[43][2].  Re-placed instance ofm_5_reg[43][2]
INFO: [Physopt 32-663] Processed net ofm_5[82][0].  Re-placed instance ofm_5_reg[82][0]
INFO: [Physopt 32-663] Processed net ofm_5[82][12].  Re-placed instance ofm_5_reg[82][12]
INFO: [Physopt 32-663] Processed net ofm_5[82][13].  Re-placed instance ofm_5_reg[82][13]
INFO: [Physopt 32-663] Processed net ofm_5[82][14].  Re-placed instance ofm_5_reg[82][14]
INFO: [Physopt 32-663] Processed net ofm_5[82][4].  Re-placed instance ofm_5_reg[82][4]
INFO: [Physopt 32-663] Processed net ofm_5[82][5].  Re-placed instance ofm_5_reg[82][5]
INFO: [Physopt 32-663] Processed net ofm_5[82][6].  Re-placed instance ofm_5_reg[82][6]
INFO: [Physopt 32-663] Processed net ofm_5[82][7].  Re-placed instance ofm_5_reg[82][7]
INFO: [Physopt 32-663] Processed net ofm_5[43][10].  Re-placed instance ofm_5_reg[43][10]
INFO: [Physopt 32-663] Processed net ofm_5[43][11].  Re-placed instance ofm_5_reg[43][11]
INFO: [Physopt 32-663] Processed net ofm_5[43][12].  Re-placed instance ofm_5_reg[43][12]
INFO: [Physopt 32-663] Processed net ofm_5[43][13].  Re-placed instance ofm_5_reg[43][13]
INFO: [Physopt 32-663] Processed net ofm_5[112][2].  Re-placed instance ofm_5_reg[112][2]
INFO: [Physopt 32-663] Processed net ofm_5[112][3].  Re-placed instance ofm_5_reg[112][3]
INFO: [Physopt 32-663] Processed net ofm_5[112][4].  Re-placed instance ofm_5_reg[112][4]
INFO: [Physopt 32-663] Processed net ofm_5[112][5].  Re-placed instance ofm_5_reg[112][5]
INFO: [Physopt 32-663] Processed net ofm_5[112][10].  Re-placed instance ofm_5_reg[112][10]
INFO: [Physopt 32-663] Processed net ofm_5[112][11].  Re-placed instance ofm_5_reg[112][11]
INFO: [Physopt 32-663] Processed net ofm_5[112][12].  Re-placed instance ofm_5_reg[112][12]
INFO: [Physopt 32-663] Processed net ofm_5[112][13].  Re-placed instance ofm_5_reg[112][13]
INFO: [Physopt 32-663] Processed net ofm_5[112][14].  Re-placed instance ofm_5_reg[112][14]
INFO: [Physopt 32-663] Processed net ofm_5[112][15].  Re-placed instance ofm_5_reg[112][15]
INFO: [Physopt 32-663] Processed net ofm_5[112][6].  Re-placed instance ofm_5_reg[112][6]
INFO: [Physopt 32-663] Processed net ofm_5[112][7].  Re-placed instance ofm_5_reg[112][7]
INFO: [Physopt 32-663] Processed net genblk1[19].mac_i/SR[0].  Re-placed instance genblk1[19].mac_i/ofm_5[19][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[19].mac_i/ofm_5[19][1]_i_19_n_0.  Did not re-place instance genblk1[19].mac_i/ofm_5[19][1]_i_19
INFO: [Physopt 32-663] Processed net ofm_5[19][0].  Re-placed instance ofm_5_reg[19][0]
INFO: [Physopt 32-663] Processed net ofm_5[19][1].  Re-placed instance ofm_5_reg[19][1]
INFO: [Physopt 32-663] Processed net genblk1[64].mac_i/SR[0].  Re-placed instance genblk1[64].mac_i/ofm_5[64][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[45].mac_i/ofm_5[45][1]_i_15_n_0.  Did not re-place instance genblk1[45].mac_i/ofm_5[45][1]_i_15
INFO: [Physopt 32-662] Processed net genblk1[64].mac_i/ofm_5[64][1]_i_19_n_0.  Did not re-place instance genblk1[64].mac_i/ofm_5[64][1]_i_19
INFO: [Physopt 32-663] Processed net ofm_5[64][6].  Re-placed instance ofm_5_reg[64][6]
INFO: [Physopt 32-663] Processed net ofm_5[64][7].  Re-placed instance ofm_5_reg[64][7]
INFO: [Physopt 32-663] Processed net ofm_5[64][8].  Re-placed instance ofm_5_reg[64][8]
INFO: [Physopt 32-663] Processed net ofm_5[64][9].  Re-placed instance ofm_5_reg[64][9]
INFO: [Physopt 32-663] Processed net ofm_5[45][0].  Re-placed instance ofm_5_reg[45][0]
INFO: [Physopt 32-663] Processed net ofm_5[45][1].  Re-placed instance ofm_5_reg[45][1]
INFO: [Physopt 32-663] Processed net ofm_5[45][4].  Re-placed instance ofm_5_reg[45][4]
INFO: [Physopt 32-662] Processed net ofm_5[82][10].  Did not re-place instance ofm_5_reg[82][10]
INFO: [Physopt 32-662] Processed net ofm_5[82][11].  Did not re-place instance ofm_5_reg[82][11]
INFO: [Physopt 32-662] Processed net ofm_5[82][8].  Did not re-place instance ofm_5_reg[82][8]
INFO: [Physopt 32-662] Processed net ofm_5[82][9].  Did not re-place instance ofm_5_reg[82][9]
INFO: [Physopt 32-663] Processed net ofm_5[45][5].  Re-placed instance ofm_5_reg[45][5]
INFO: [Physopt 32-663] Processed net ofm_5[45][6].  Re-placed instance ofm_5_reg[45][6]
INFO: [Physopt 32-663] Processed net ofm_5[45][7].  Re-placed instance ofm_5_reg[45][7]
INFO: [Physopt 32-663] Processed net ofm_5[45][8].  Re-placed instance ofm_5_reg[45][8]
INFO: [Physopt 32-663] Processed net genblk1[5].mac_i/SR[0].  Re-placed instance genblk1[5].mac_i/ofm_5[5][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[5].mac_i/ofm_5[5][2]_i_11_n_0.  Did not re-place instance genblk1[5].mac_i/ofm_5[5][2]_i_11
INFO: [Physopt 32-662] Processed net ofm_5[45][10].  Did not re-place instance ofm_5_reg[45][10]
INFO: [Physopt 32-662] Processed net ofm_5[45][11].  Did not re-place instance ofm_5_reg[45][11]
INFO: [Physopt 32-662] Processed net ofm_5[45][14].  Did not re-place instance ofm_5_reg[45][14]
INFO: [Physopt 32-663] Processed net ofm_5[45][15].  Re-placed instance ofm_5_reg[45][15]
INFO: [Physopt 32-663] Processed net ofm_5[5][15].  Re-placed instance ofm_5_reg[5][15]
INFO: [Physopt 32-663] Processed net ofm_5[122][11].  Re-placed instance ofm_5_reg[122][11]
INFO: [Physopt 32-663] Processed net ofm_5[122][12].  Re-placed instance ofm_5_reg[122][12]
INFO: [Physopt 32-663] Processed net ofm_5[122][13].  Re-placed instance ofm_5_reg[122][13]
INFO: [Physopt 32-663] Processed net ofm_5[122][14].  Re-placed instance ofm_5_reg[122][14]
INFO: [Physopt 32-662] Processed net genblk1[45].mac_i/ofm_5[45][1]_i_17_n_0.  Did not re-place instance genblk1[45].mac_i/ofm_5[45][1]_i_17
INFO: [Physopt 32-661] Optimized 73 nets.  Re-placed 73 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 73 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 73 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.002 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.133 ; gain = 0.000 ; free physical = 2152 ; free virtual = 4958
Phase 3 Placement Based Optimization | Checksum: e0da80f0

Time (s): cpu = 00:02:44 ; elapsed = 00:01:02 . Memory (MB): peak = 2805.133 ; gain = 0.000 ; free physical = 2152 ; free virtual = 4958

Phase 4 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 4 Rewire | Checksum: e0da80f0

Time (s): cpu = 00:02:44 ; elapsed = 00:01:02 . Memory (MB): peak = 2805.133 ; gain = 0.000 ; free physical = 2152 ; free virtual = 4958

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 5 Critical Cell Optimization | Checksum: e0da80f0

Time (s): cpu = 00:02:44 ; elapsed = 00:01:02 . Memory (MB): peak = 2805.133 ; gain = 0.000 ; free physical = 2152 ; free virtual = 4958

Phase 6 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 6 DSP Register Optimization | Checksum: e0da80f0

Time (s): cpu = 00:02:44 ; elapsed = 00:01:02 . Memory (MB): peak = 2805.133 ; gain = 0.000 ; free physical = 2152 ; free virtual = 4958

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 7 BRAM Register Optimization | Checksum: e0da80f0

Time (s): cpu = 00:02:44 ; elapsed = 00:01:02 . Memory (MB): peak = 2805.133 ; gain = 0.000 ; free physical = 2152 ; free virtual = 4958

Phase 8 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 8 URAM Register Optimization | Checksum: e0da80f0

Time (s): cpu = 00:02:44 ; elapsed = 00:01:02 . Memory (MB): peak = 2805.133 ; gain = 0.000 ; free physical = 2152 ; free virtual = 4958

Phase 9 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 9 Shift Register Optimization | Checksum: e0da80f0

Time (s): cpu = 00:02:44 ; elapsed = 00:01:02 . Memory (MB): peak = 2805.133 ; gain = 0.000 ; free physical = 2152 ; free virtual = 4958

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 10 Critical Pin Optimization | Checksum: e0da80f0

Time (s): cpu = 00:02:44 ; elapsed = 00:01:02 . Memory (MB): peak = 2805.133 ; gain = 0.000 ; free physical = 2152 ; free virtual = 4958

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net clr_pulse. Replicated 5 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 5 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 5 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.002 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2805.133 ; gain = 0.000 ; free physical = 2149 ; free virtual = 4956
Phase 11 Very High Fanout Optimization | Checksum: 193b84620

Time (s): cpu = 00:02:58 ; elapsed = 00:01:08 . Memory (MB): peak = 2805.133 ; gain = 0.000 ; free physical = 2149 ; free virtual = 4956

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 193b84620

Time (s): cpu = 00:02:59 ; elapsed = 00:01:08 . Memory (MB): peak = 2805.133 ; gain = 0.000 ; free physical = 2149 ; free virtual = 4956
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.133 ; gain = 0.000 ; free physical = 2150 ; free virtual = 4957
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.002 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.073  |         19.078  |           43  |              0  |                    19  |           0  |           1  |  00:00:20  |
|  Placement Based    |          0.043  |          0.466  |            0  |              0  |                    73  |           0  |           1  |  00:00:35  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            5  |              0  |                     1  |           0  |           1  |  00:00:06  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.116  |         19.543  |           48  |              0  |                    93  |           0  |           4  |  00:01:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2805.133 ; gain = 0.000 ; free physical = 2150 ; free virtual = 4957
Ending Physical Synthesis Task | Checksum: 179c2f18c

Time (s): cpu = 00:02:59 ; elapsed = 00:01:08 . Memory (MB): peak = 2805.133 ; gain = 0.000 ; free physical = 2151 ; free virtual = 4957
INFO: [Common 17-83] Releasing license: Implementation
146 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:59 ; elapsed = 00:01:09 . Memory (MB): peak = 2805.133 ; gain = 0.004 ; free physical = 2174 ; free virtual = 4981
# route_design -directive NoTimingRelaxation -tns_cleanup
Command: route_design -directive NoTimingRelaxation -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 61d94ae7 ConstDB: 0 ShapeSum: 76bde4b0 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "fire4_expand_1_en_i" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fire4_expand_1_en_i". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fire5_expand_1_en_i" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fire5_expand_1_en_i". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_feedback_5" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback_5". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_feedback_4" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback_4". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 19e6e5858

Time (s): cpu = 00:02:22 ; elapsed = 00:01:28 . Memory (MB): peak = 3253.953 ; gain = 448.820 ; free physical = 1795 ; free virtual = 4609
Post Restoration Checksum: NetGraph: d16884ef NumContArr: cd05d369 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 19e6e5858

Time (s): cpu = 00:02:22 ; elapsed = 00:01:28 . Memory (MB): peak = 3253.953 ; gain = 448.820 ; free physical = 1815 ; free virtual = 4622

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 19e6e5858

Time (s): cpu = 00:02:23 ; elapsed = 00:01:28 . Memory (MB): peak = 3264.699 ; gain = 459.566 ; free physical = 1782 ; free virtual = 4588

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 19e6e5858

Time (s): cpu = 00:02:23 ; elapsed = 00:01:28 . Memory (MB): peak = 3264.699 ; gain = 459.566 ; free physical = 1782 ; free virtual = 4588
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15ca036ba

Time (s): cpu = 00:02:29 ; elapsed = 00:01:32 . Memory (MB): peak = 3312.277 ; gain = 507.145 ; free physical = 1611 ; free virtual = 4410
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.078  | TNS=0.000  | WHS=0.069  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 2063005da

Time (s): cpu = 00:02:32 ; elapsed = 00:01:33 . Memory (MB): peak = 3312.277 ; gain = 507.145 ; free physical = 1595 ; free virtual = 4402

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1ab41013c

Time (s): cpu = 00:02:44 ; elapsed = 00:01:39 . Memory (MB): peak = 3328.512 ; gain = 523.379 ; free physical = 1428 ; free virtual = 4227

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1984
 Number of Nodes with overlaps = 732
 Number of Nodes with overlaps = 379
 Number of Nodes with overlaps = 205
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.080  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 17970f293

Time (s): cpu = 00:04:16 ; elapsed = 00:02:40 . Memory (MB): peak = 3328.512 ; gain = 523.379 ; free physical = 1338 ; free virtual = 4145
Phase 4 Rip-up And Reroute | Checksum: 17970f293

Time (s): cpu = 00:04:16 ; elapsed = 00:02:40 . Memory (MB): peak = 3328.512 ; gain = 523.379 ; free physical = 1338 ; free virtual = 4145

Phase 5 Delay and Skew Optimization

Phase 5.1 TNS Cleanup

Phase 5.1.1 Delay CleanUp
Phase 5.1.1 Delay CleanUp | Checksum: 17970f293

Time (s): cpu = 00:04:16 ; elapsed = 00:02:40 . Memory (MB): peak = 3328.512 ; gain = 523.379 ; free physical = 1338 ; free virtual = 4145
Phase 5.1 TNS Cleanup | Checksum: 17970f293

Time (s): cpu = 00:04:16 ; elapsed = 00:02:40 . Memory (MB): peak = 3328.512 ; gain = 523.379 ; free physical = 1338 ; free virtual = 4145

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17970f293

Time (s): cpu = 00:04:16 ; elapsed = 00:02:40 . Memory (MB): peak = 3328.512 ; gain = 523.379 ; free physical = 1338 ; free virtual = 4145
Phase 5 Delay and Skew Optimization | Checksum: 17970f293

Time (s): cpu = 00:04:16 ; elapsed = 00:02:40 . Memory (MB): peak = 3328.512 ; gain = 523.379 ; free physical = 1338 ; free virtual = 4145

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a791a3be

Time (s): cpu = 00:04:17 ; elapsed = 00:02:40 . Memory (MB): peak = 3328.512 ; gain = 523.379 ; free physical = 1338 ; free virtual = 4145
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.080  | TNS=0.000  | WHS=0.103  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a791a3be

Time (s): cpu = 00:04:17 ; elapsed = 00:02:40 . Memory (MB): peak = 3328.512 ; gain = 523.379 ; free physical = 1338 ; free virtual = 4145
Phase 6 Post Hold Fix | Checksum: 1a791a3be

Time (s): cpu = 00:04:17 ; elapsed = 00:02:40 . Memory (MB): peak = 3328.512 ; gain = 523.379 ; free physical = 1338 ; free virtual = 4145

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.381287 %
  Global Horizontal Routing Utilization  = 0.567779 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1db74c8a7

Time (s): cpu = 00:04:18 ; elapsed = 00:02:41 . Memory (MB): peak = 3328.512 ; gain = 523.379 ; free physical = 1333 ; free virtual = 4140

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1db74c8a7

Time (s): cpu = 00:04:18 ; elapsed = 00:02:41 . Memory (MB): peak = 3328.512 ; gain = 523.379 ; free physical = 1333 ; free virtual = 4140

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18452bfe4

Time (s): cpu = 00:04:19 ; elapsed = 00:02:42 . Memory (MB): peak = 3328.512 ; gain = 523.379 ; free physical = 1338 ; free virtual = 4144

Phase 10 Post Router Timing
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.083  | TNS=0.000  | WHS=0.104  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: c469a558

Time (s): cpu = 00:04:26 ; elapsed = 00:02:45 . Memory (MB): peak = 3328.512 ; gain = 523.379 ; free physical = 1339 ; free virtual = 4146
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:26 ; elapsed = 00:02:45 . Memory (MB): peak = 3328.512 ; gain = 523.379 ; free physical = 1646 ; free virtual = 4453

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:31 ; elapsed = 00:02:48 . Memory (MB): peak = 3328.512 ; gain = 523.379 ; free physical = 1646 ; free virtual = 4453
# report_timing
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Mar 16 12:57:32 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing
| Design       : fire4_5_expand_1
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 genblk1[43].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ofm_5_reg[43][3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 1.220ns (47.628%)  route 1.342ns (52.372%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.483 - 3.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2485, unset)         0.508     0.508    genblk1[43].mac_i/clk
    DSP48_X8Y50          DSP48E1                                      r  genblk1[43].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y50          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.324     0.832 r  genblk1[43].mac_i/mul_out_reg/P[0]
                         net (fo=2, routed)           0.649     1.481    genblk1[43].mac_i/mul_out_reg_n_105
    SLICE_X105Y125       LUT2 (Prop_lut2_I0_O)        0.043     1.524 r  genblk1[43].mac_i/ofm_5[43][1]_i_17/O
                         net (fo=1, routed)           0.172     1.696    genblk1[43].mac_i/ofm_5[43][1]_i_17_n_0
    SLICE_X103Y125       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.294     1.990 r  genblk1[43].mac_i/ofm_5_reg[43][1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.990    genblk1[43].mac_i/ofm_5_reg[43][1]_i_12_n_0
    SLICE_X103Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.039 r  genblk1[43].mac_i/ofm_5_reg[43][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.039    genblk1[43].mac_i/ofm_5_reg[43][1]_i_7_n_0
    SLICE_X103Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.088 r  genblk1[43].mac_i/ofm_5_reg[43][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.088    genblk1[43].mac_i/ofm_5_reg[43][1]_i_2_n_0
    SLICE_X103Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.137 r  genblk1[43].mac_i/ofm_5_reg[43][1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.137    genblk1[43].mac_i/ofm_5_reg[43][1]_i_1_n_0
    SLICE_X103Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.186 r  genblk1[43].mac_i/ofm_5_reg[43][5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.186    genblk1[43].mac_i/ofm_5_reg[43][5]_i_1_n_0
    SLICE_X103Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.235 r  genblk1[43].mac_i/ofm_5_reg[43][9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.235    genblk1[43].mac_i/ofm_5_reg[43][9]_i_1_n_0
    SLICE_X103Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.284 r  genblk1[43].mac_i/ofm_5_reg[43][13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.284    genblk1[43].mac_i/ofm_5_reg[43][13]_i_1_n_0
    SLICE_X103Y132       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     2.429 r  genblk1[43].mac_i/ofm_5_reg[43][15]_i_2/O[3]
                         net (fo=2, routed)           0.165     2.594    genblk1[43].mac_i/D[15]
    SLICE_X103Y133       LUT2 (Prop_lut2_I1_O)        0.120     2.714 r  genblk1[43].mac_i/ofm_5[43][15]_i_1/O
                         net (fo=16, routed)          0.355     3.070    genblk1[43].mac_i_n_0
    SLICE_X103Y133       FDRE                                         r  ofm_5_reg[43][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
                                                      0.000     3.000 r  clk (IN)
                         net (fo=2485, unset)         0.483     3.483    clk
    SLICE_X103Y133       FDRE                                         r  ofm_5_reg[43][3]/C
                         clock pessimism              0.000     3.483    
                         clock uncertainty           -0.035     3.447    
    SLICE_X103Y133       FDRE (Setup_fdre_C_R)       -0.295     3.152    ofm_5_reg[43][3]
  -------------------------------------------------------------------
                         required time                          3.152    
                         arrival time                          -3.070    
  -------------------------------------------------------------------
                         slack                                  0.083    




report_utilization 
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Mar 16 13:00:06 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization
| Design       : fire4_5_expand_1
| Device       : 7vx690tffg1157-3
| Design State : Fully Placed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs              | 6087 |     0 |    433200 |  1.41 |
|   LUT as Logic          | 6087 |     0 |    433200 |  1.41 |
|   LUT as Memory         |    0 |     0 |    174200 |  0.00 |
| Slice Registers         | 2358 |     0 |    866400 |  0.27 |
|   Register as Flip Flop | 2358 |     0 |    866400 |  0.27 |
|   Register as Latch     |    0 |     0 |    866400 |  0.00 |
| F7 Muxes                |    0 |     0 |    216600 |  0.00 |
| F8 Muxes                |    0 |     0 |    108300 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 2357  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      | 2447 |     0 |    108300 |  2.26 |
|   SLICEL                                   | 1416 |     0 |           |       |
|   SLICEM                                   | 1031 |     0 |           |       |
| LUT as Logic                               | 6087 |     0 |    433200 |  1.41 |
|   using O5 output only                     |    2 |       |           |       |
|   using O6 output only                     | 4388 |       |           |       |
|   using O5 and O6                          | 1697 |       |           |       |
| LUT as Memory                              |    0 |     0 |    174200 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| Slice Registers                            | 2358 |     0 |    866400 |  0.27 |
|   Register driven from within the Slice    | 1428 |       |           |       |
|   Register driven from outside the Slice   |  930 |       |           |       |
|     LUT in front of the register is unused |  583 |       |           |       |
|     LUT in front of the register is used   |  347 |       |           |       |
| Unique Control Sets                        |  142 |       |    108300 |  0.13 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |      1470 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |      1470 |  0.00 |
|   RAMB18       |    0 |     0 |      2940 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  128 |     0 |      3600 |  3.56 |
|   DSP48E1 only |  128 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       600 |  0.00 |
| Bonded IPADs                |    0 |     0 |        62 |  0.00 |
| Bonded OPADs                |    0 |     0 |        40 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        20 |  0.00 |
| PHASER_REF                  |    0 |     0 |        20 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        80 |  0.00 |
| IN_FIFO                     |    0 |     0 |        80 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        20 |  0.00 |
| IBUFDS                      |    0 |     0 |       576 |  0.00 |
| GTHE2_CHANNEL               |    0 |     0 |        20 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        80 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        80 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |        10 |  0.00 |
| ILOGIC                      |    0 |     0 |       600 |  0.00 |
| OLOGIC                      |    0 |     0 |       600 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        80 |  0.00 |
| MMCME2_ADV |    0 |     0 |        20 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        20 |  0.00 |
| BUFMRCE    |    0 |     0 |        40 |  0.00 |
| BUFHCE     |    0 |     0 |       240 |  0.00 |
| BUFR       |    0 |     0 |        80 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_3_0    |    0 |     0 |         3 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT5     | 3460 |                 LUT |
| FDRE     | 2357 |        Flop & Latch |
| LUT2     | 1834 |                 LUT |
| LUT3     | 1821 |                 LUT |
| CARRY4   | 1022 |          CarryLogic |
| LUT1     |  629 |                 LUT |
| DSP48E1  |  128 |    Block Arithmetic |
| LUT4     |   32 |                 LUT |
| LUT6     |    8 |                 LUT |
| FDSE     |    1 |        Flop & Latch |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 16 13:00:34 2020...
