// Seed: 1782841992
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  tri0 id_6;
  generate
    assign id_6 = 1'b0;
    for (id_7 = id_6; id_7 * 1; id_1++) begin : id_8
      wire id_9;
    end
  endgenerate
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    output logic id_2,
    output supply1 id_3
);
  wire id_5;
  module_0(
      id_5, id_5, id_5, id_5
  );
  initial begin
    $display(id_5);
    id_2 = #1 1;
  end
endmodule
