Protel Design System Design Rule Check
PCB File : C:\Users\Public\Documents\Altium\Projects\ADA2\ADA2PCB.PcbDoc
Date     : 25/5/2023
Time     : 17:59:26

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.09mm) (Max=0.4mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Routing Via (MinHoleWidth=0.3mm) (MaxHoleWidth=0.5mm) (PreferredHoleWidth=0.3mm) (MinWidth=0.45mm) (MaxWidth=1mm) (PreferedWidth=0.45mm) (All)
Rule Violations :0

Processing Rule : Differential Pairs Uncoupled Length using the Gap Constraints (Min=0.203mm) (Max=0.254mm) (Prefered=0.254mm)  and Width Constraints (Min=0.286mm) (Max=0.381mm) (Prefered=0.381mm) (InDifferentialPairClass('USB'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Minimum Annular Ring (Minimum=0.075mm) (All)
   Violation between Minimum Annular Ring: (0.05mm < 0.075mm) Pad U1-39_1(80.034mm,30.505mm) on Multi-Layer (Annular Ring=0.05mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.05mm < 0.075mm) Pad U1-39_1(80.034mm,31.905mm) on Multi-Layer (Annular Ring=0.05mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.05mm < 0.075mm) Pad U1-39_1(80.734mm,29.805mm) on Multi-Layer (Annular Ring=0.05mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.05mm < 0.075mm) Pad U1-39_1(80.734mm,31.205mm) on Multi-Layer (Annular Ring=0.05mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.05mm < 0.075mm) Pad U1-39_1(80.734mm,32.605mm) on Multi-Layer (Annular Ring=0.05mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.05mm < 0.075mm) Pad U1-39_1(81.434mm,30.505mm) on Multi-Layer (Annular Ring=0.05mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.05mm < 0.075mm) Pad U1-39_1(81.434mm,31.905mm) on Multi-Layer (Annular Ring=0.05mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.05mm < 0.075mm) Pad U1-39_1(82.134mm,29.805mm) on Multi-Layer (Annular Ring=0.05mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.05mm < 0.075mm) Pad U1-39_1(82.134mm,31.205mm) on Multi-Layer (Annular Ring=0.05mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.05mm < 0.075mm) Pad U1-39_1(82.134mm,32.605mm) on Multi-Layer (Annular Ring=0.05mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.05mm < 0.075mm) Pad U1-39_1(82.834mm,30.505mm) on Multi-Layer (Annular Ring=0.05mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.05mm < 0.075mm) Pad U1-39_1(82.834mm,31.905mm) on Multi-Layer (Annular Ring=0.05mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (16.383mm,31.38mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (16.773mm,34.163mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (18.796mm,43.561mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (21.336mm,41.275mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (21.844mm,38.455mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (24.638mm,28.448mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (25.273mm,24.13mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (25.781mm,16.51mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (27.686mm,18.759mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (27.94mm,22.098mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (29.001mm,16.122mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (29.395mm,4.572mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (29.395mm,8.763mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (30.734mm,31.877mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (31.496mm,31.877mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (32.258mm,31.857mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (32.789mm,51.054mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (32.811mm,49.276mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (33.651mm,34.61mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (33.909mm,38.042mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (34.648mm,34.61mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (34.798mm,38.042mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (34.996mm,49.276mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (35.433mm,39.243mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (35.687mm,38.042mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (35.691mm,34.61mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (36.068mm,22.562mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (36.449mm,32.385mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (36.449mm,34.036mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (37.338mm,38.227mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (37.338mm,39.243mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (37.338mm,44.13mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (38.06mm,32.385mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (38.186mm,48.408mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (39.243mm,38.227mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (39.243mm,39.243mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (39.624mm,32.385mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (40.542mm,26.6mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (40.894mm,14.859mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (40.894mm,17.272mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (41.021mm,38.227mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (41.043mm,39.243mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (41.044mm,32.385mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (41.275mm,5.588mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (42.728mm,32.385mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (42.728mm,34.107mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (42.926mm,48.386mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (45.72mm,5.461mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (45.72mm,6.096mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (51.562mm,43.688mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (51.689mm,23.203mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (52.649mm,27.051mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (53.699mm,33.241mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (53.721mm,37.591mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (56.007mm,40.073mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (56.963mm,42.799mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (57.15mm,36.69mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (57.15mm,38.608mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (57.784mm,40.843mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (58.052mm,23.023mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (58.158mm,29.07mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (58.928mm,14.859mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (58.928mm,18.796mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (59.309mm,4.445mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (59.309mm,6.096mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (59.744mm,33.385mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (61.976mm,13.208mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (62.89mm,30.741mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (64.008mm,29.805mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (67.742mm,12.923mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (68.072mm,2.092mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (70.147mm,35.431mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (71.082mm,2.413mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (71.12mm,18.669mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (72.374mm,44.13mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (73.66mm,19.05mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (73.914mm,23.368mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (74.93mm,44.13mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (75.057mm,24.638mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (76.2mm,19.05mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (76.454mm,14.986mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (76.454mm,36.5mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (76.835mm,11.303mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (77.394mm,44.044mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (77.724mm,36.5mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (79.016mm,19.05mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (81.077mm,45.593mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (81.153mm,7.366mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (81.305mm,15.392mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (81.407mm,19.05mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (81.534mm,2.286mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (82.042mm,39.888mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (82.804mm,26.924mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (83.842mm,39.888mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (84.811mm,44.704mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (86.614mm,26.797mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (86.614mm,36.449mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (86.995mm,18.669mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (87.173mm,44.704mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (87.478mm,52.197mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (88.011mm,16.764mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (88.398mm,47.574mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.075mm < 0.075mm) Via (89.306mm,19.736mm) from L1-TOP to L4-BOT (Annular Ring=0.075mm) On (Top Layer)
Rule Violations :115

Processing Rule : Hole Size Constraint (Min=0.3mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.5mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.1mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (50.038mm,11.007mm) on Top Overlay And Pad D1-1(50.038mm,11.582mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (50.038mm,11.007mm) on Top Overlay And Pad D1-1(50.038mm,11.582mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Arc (50.063mm,11.074mm) on Top Overlay And Pad D1-1(50.038mm,11.582mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Arc (50.063mm,11.074mm) on Top Overlay And Pad D1-1(50.038mm,11.582mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Arc (84.074mm,51.435mm) on Top Overlay And Pad D4-1(85.574mm,50.635mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Arc (84.074mm,51.435mm) on Top Overlay And Pad D4-2(85.574mm,52.235mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Arc (84.074mm,51.435mm) on Top Overlay And Pad D4-3(82.574mm,52.235mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Arc (84.074mm,51.435mm) on Top Overlay And Pad D4-4(82.574mm,50.635mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Arc (86.074mm,49.735mm) on Top Overlay And Pad D4-1(85.574mm,50.635mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad B3-14(74.017mm,8.933mm) on L1-TOP And Track (74.417mm,8.803mm)(75.017mm,8.803mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad B3-15(74.887mm,9.803mm) on L1-TOP And Track (75.017mm,8.803mm)(75.017mm,9.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad B3-21(74.887mm,12.803mm) on L1-TOP And Track (75.017mm,13.203mm)(75.017mm,13.803mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad B3-22(74.017mm,13.673mm) on L1-TOP And Track (74.417mm,13.803mm)(75.017mm,13.803mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad B3-28(71.017mm,13.673mm) on L1-TOP And Track (70.017mm,13.803mm)(70.617mm,13.803mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad B3-7(70.147mm,9.803mm) on L1-TOP And Track (70.017mm,8.803mm)(70.017mm,9.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad B4-3(30.519mm,17.526mm) on L1-TOP And Track (31.694mm,15.546mm)(31.694mm,20.776mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad B4-4(30.519mm,16.256mm) on L1-TOP And Track (31.694mm,15.546mm)(31.694mm,20.776mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad B4-5(37.719mm,16.256mm) on L1-TOP And Track (36.544mm,15.546mm)(36.544mm,20.776mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad B4-6(37.719mm,17.526mm) on L1-TOP And Track (36.544mm,15.546mm)(36.544mm,20.776mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C1-1(81.115mm,41.808mm) on L1-TOP And Text "C1" (81.877mm,42.062mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C1-1(81.115mm,41.808mm) on L1-TOP And Track (80.149mm,40.792mm)(80.149mm,45.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C1-1(81.115mm,41.808mm) on L1-TOP And Track (80.149mm,40.792mm)(82.08mm,40.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C1-1(81.115mm,41.808mm) on L1-TOP And Track (82.08mm,40.792mm)(82.08mm,45.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C11-1(54.356mm,27.051mm) on L1-TOP And Track (53.391mm,23.749mm)(53.391mm,28.067mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C11-1(54.356mm,27.051mm) on L1-TOP And Track (53.391mm,28.067mm)(55.321mm,28.067mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C11-1(54.356mm,27.051mm) on L1-TOP And Track (55.321mm,23.749mm)(55.321mm,28.067mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C11-2(54.356mm,24.765mm) on L1-TOP And Track (53.391mm,23.749mm)(53.391mm,28.067mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C11-2(54.356mm,24.765mm) on L1-TOP And Track (53.391mm,23.749mm)(55.321mm,23.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C11-2(54.356mm,24.765mm) on L1-TOP And Track (55.321mm,23.749mm)(55.321mm,28.067mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C12-1(66.421mm,4.445mm) on L1-TOP And Track (65.456mm,1.143mm)(65.456mm,5.461mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C12-1(66.421mm,4.445mm) on L1-TOP And Track (65.456mm,5.461mm)(67.386mm,5.461mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C12-1(66.421mm,4.445mm) on L1-TOP And Track (67.386mm,1.143mm)(67.386mm,5.461mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C12-2(66.421mm,2.159mm) on L1-TOP And Text "C12" (67.183mm,1.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C12-2(66.421mm,2.159mm) on L1-TOP And Text "D3" (65.786mm,0.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C12-2(66.421mm,2.159mm) on L1-TOP And Track (65.456mm,1.143mm)(65.456mm,5.461mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C12-2(66.421mm,2.159mm) on L1-TOP And Track (65.456mm,1.143mm)(67.386mm,1.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C12-2(66.421mm,2.159mm) on L1-TOP And Track (67.386mm,1.143mm)(67.386mm,5.461mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C13-1(60.96mm,4.445mm) on L1-TOP And Track (59.995mm,1.143mm)(59.995mm,5.461mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C13-1(60.96mm,4.445mm) on L1-TOP And Track (59.995mm,5.461mm)(61.925mm,5.461mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C13-1(60.96mm,4.445mm) on L1-TOP And Track (61.925mm,1.143mm)(61.925mm,5.461mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C14-1(31.287mm,35.708mm) on L1-TOP And Track (27.985mm,34.742mm)(32.303mm,34.742mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C14-1(31.287mm,35.708mm) on L1-TOP And Track (27.985mm,36.673mm)(32.303mm,36.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C14-1(31.287mm,35.708mm) on L1-TOP And Track (32.303mm,34.742mm)(32.303mm,36.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C14-2(29.001mm,35.708mm) on L1-TOP And Text "C14" (28.346mm,35.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C14-2(29.001mm,35.708mm) on L1-TOP And Track (27.985mm,34.742mm)(27.985mm,36.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C14-2(29.001mm,35.708mm) on L1-TOP And Track (27.985mm,34.742mm)(32.303mm,34.742mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C14-2(29.001mm,35.708mm) on L1-TOP And Track (27.985mm,36.673mm)(32.303mm,36.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C17-1(41.043mm,36.322mm) on L1-TOP And Text "C17" (41.402mm,34.188mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C17-1(41.043mm,36.322mm) on L1-TOP And Track (40.078mm,33.02mm)(40.078mm,37.338mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C17-1(41.043mm,36.322mm) on L1-TOP And Track (40.078mm,37.338mm)(42.008mm,37.338mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C17-1(41.043mm,36.322mm) on L1-TOP And Track (42.008mm,33.02mm)(42.008mm,37.338mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C17-2(41.043mm,34.036mm) on L1-TOP And Text "C17" (41.402mm,34.188mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C17-2(41.043mm,34.036mm) on L1-TOP And Track (40.078mm,33.02mm)(40.078mm,37.338mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C17-2(41.043mm,34.036mm) on L1-TOP And Track (40.078mm,33.02mm)(42.008mm,33.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C17-2(41.043mm,34.036mm) on L1-TOP And Track (42.008mm,33.02mm)(42.008mm,37.338mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C18-2(38.186mm,25.019mm) on L1-TOP And Track (37.221mm,21.717mm)(37.221mm,26.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C18-2(38.186mm,25.019mm) on L1-TOP And Track (37.221mm,26.035mm)(39.151mm,26.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C18-2(38.186mm,25.019mm) on L1-TOP And Track (39.151mm,21.717mm)(39.151mm,26.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C2-1(85.964mm,43.82mm) on L1-TOP And Text "C2" (86.726mm,43.835mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C2-1(85.964mm,43.82mm) on L1-TOP And Track (84.999mm,42.804mm)(84.999mm,47.122mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C2-1(85.964mm,43.82mm) on L1-TOP And Track (84.999mm,42.804mm)(86.93mm,42.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C2-1(85.964mm,43.82mm) on L1-TOP And Track (86.93mm,42.804mm)(86.93mm,47.122mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C2-2(85.964mm,46.106mm) on L1-TOP And Track (84.999mm,42.804mm)(84.999mm,47.122mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C2-2(85.964mm,46.106mm) on L1-TOP And Track (84.999mm,47.122mm)(86.93mm,47.122mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C2-2(85.964mm,46.106mm) on L1-TOP And Track (86.93mm,42.804mm)(86.93mm,47.122mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C3-1(88.417mm,43.82mm) on L1-TOP And Text "C3" (89.181mm,43.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C3-1(88.417mm,43.82mm) on L1-TOP And Track (87.452mm,42.804mm)(87.452mm,47.122mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C3-1(88.417mm,43.82mm) on L1-TOP And Track (87.452mm,42.804mm)(89.383mm,42.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C3-1(88.417mm,43.82mm) on L1-TOP And Track (89.383mm,42.804mm)(89.383mm,47.122mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C3-2(88.417mm,46.106mm) on L1-TOP And Track (87.452mm,42.804mm)(87.452mm,47.122mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C3-2(88.417mm,46.106mm) on L1-TOP And Track (87.452mm,47.122mm)(89.383mm,47.122mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C3-2(88.417mm,46.106mm) on L1-TOP And Track (89.383mm,42.804mm)(89.383mm,47.122mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C4-1(82.931mm,16.256mm) on L1-TOP And Text "C4" (82.931mm,15.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C4-1(82.931mm,16.256mm) on L1-TOP And Track (81.915mm,15.291mm)(81.915mm,17.221mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C4-1(82.931mm,16.256mm) on L1-TOP And Track (81.915mm,15.291mm)(86.233mm,15.291mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C4-1(82.931mm,16.256mm) on L1-TOP And Track (81.915mm,17.221mm)(86.233mm,17.221mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C4-2(85.217mm,16.256mm) on L1-TOP And Track (81.915mm,15.291mm)(86.233mm,15.291mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C4-2(85.217mm,16.256mm) on L1-TOP And Track (81.915mm,17.221mm)(86.233mm,17.221mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C4-2(85.217mm,16.256mm) on L1-TOP And Track (86.233mm,15.291mm)(86.233mm,17.221mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C6-1(73.025mm,1.397mm) on L1-TOP And Text "C6" (72.787mm,0.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C6-1(73.025mm,1.397mm) on L1-TOP And Track (72.009mm,0.432mm)(72.009mm,2.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C6-1(73.025mm,1.397mm) on L1-TOP And Track (72.009mm,0.432mm)(76.327mm,0.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C6-1(73.025mm,1.397mm) on L1-TOP And Track (72.009mm,2.362mm)(76.327mm,2.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C7-1(55.301mm,43.749mm) on L1-TOP And Track (54.336mm,42.733mm)(54.336mm,47.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C7-1(55.301mm,43.749mm) on L1-TOP And Track (54.336mm,42.733mm)(56.266mm,42.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C7-1(55.301mm,43.749mm) on L1-TOP And Track (56.266mm,42.733mm)(56.266mm,47.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C7-2(55.301mm,46.035mm) on L1-TOP And Track (54.336mm,42.733mm)(54.336mm,47.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C7-2(55.301mm,46.035mm) on L1-TOP And Track (54.336mm,47.051mm)(56.266mm,47.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C7-2(55.301mm,46.035mm) on L1-TOP And Track (56.266mm,42.733mm)(56.266mm,47.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C8-1(60.579mm,35.941mm) on L1-TOP And Track (59.563mm,34.976mm)(59.563mm,36.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C8-1(60.579mm,35.941mm) on L1-TOP And Track (59.563mm,34.976mm)(63.881mm,34.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C8-1(60.579mm,35.941mm) on L1-TOP And Track (59.563mm,36.906mm)(63.881mm,36.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C8-2(62.865mm,35.941mm) on L1-TOP And Track (59.563mm,34.976mm)(63.881mm,34.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C8-2(62.865mm,35.941mm) on L1-TOP And Track (59.563mm,36.906mm)(63.881mm,36.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C8-2(62.865mm,35.941mm) on L1-TOP And Track (63.881mm,34.976mm)(63.881mm,36.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad D1-1(50.038mm,11.582mm) on L1-TOP And Text "D2" (49.251mm,12.081mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-2(50.038mm,12.532mm) on L1-TOP And Text "D2" (49.251mm,12.081mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad D4-1(85.574mm,50.635mm) on L1-TOP And Track (83.566mm,50.038mm)(84.582mm,50.038mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad D4-1(85.574mm,50.635mm) on L1-TOP And Track (85.774mm,51.422mm)(85.774mm,51.448mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad D4-2(85.574mm,52.235mm) on L1-TOP And Track (83.566mm,52.832mm)(84.582mm,52.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad D4-2(85.574mm,52.235mm) on L1-TOP And Track (85.774mm,51.422mm)(85.774mm,51.448mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad D4-3(82.574mm,52.235mm) on L1-TOP And Track (82.374mm,51.422mm)(82.374mm,51.448mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad D4-3(82.574mm,52.235mm) on L1-TOP And Track (83.566mm,52.832mm)(84.582mm,52.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad D4-4(82.574mm,50.635mm) on L1-TOP And Track (82.374mm,51.422mm)(82.374mm,51.448mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad D4-4(82.574mm,50.635mm) on L1-TOP And Track (83.566mm,50.038mm)(84.582mm,50.038mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D5-K(42.924mm,41.774mm) on L1-TOP And Track (42.599mm,42.424mm)(43.249mm,42.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad H3-1(5mm,5mm) on Multi-Layer And Text "H3" (8.001mm,6.223mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q1-1(65.488mm,24.799mm) on L1-TOP And Text "Q1" (65.488mm,24.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad Q1-1(65.488mm,24.799mm) on L1-TOP And Track (64.748mm,25.409mm)(67.248mm,25.409mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad Q1-2(65.488mm,22.899mm) on L1-TOP And Track (65.848mm,22.289mm)(67.248mm,22.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad Q2-1(65.693mm,16.046mm) on L1-TOP And Track (66.303mm,14.286mm)(66.303mm,16.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad Q2-2(63.793mm,16.046mm) on L1-TOP And Text "Q2" (63.5mm,14.605mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad Q2-2(63.793mm,16.046mm) on L1-TOP And Track (63.183mm,14.286mm)(63.183mm,15.686mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.023mm < 0.254mm) Between Pad Q2-3(64.743mm,13.926mm) on L1-TOP And Text "Q2" (63.5mm,14.605mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.023mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad Q2-3(64.743mm,13.926mm) on L1-TOP And Track (63.183mm,14.286mm)(64.123mm,14.286mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad Q2-3(64.743mm,13.926mm) on L1-TOP And Track (65.363mm,14.286mm)(66.303mm,14.286mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R10-1(24.511mm,33.011mm) on L1-TOP And Track (21.209mm,32.046mm)(25.527mm,32.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R10-1(24.511mm,33.011mm) on L1-TOP And Track (21.209mm,33.976mm)(25.527mm,33.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R10-1(24.511mm,33.011mm) on L1-TOP And Track (25.527mm,32.046mm)(25.527mm,33.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R10-2(22.225mm,33.011mm) on L1-TOP And Text "R10" (21.463mm,32.249mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R10-2(22.225mm,33.011mm) on L1-TOP And Track (21.209mm,32.046mm)(21.209mm,33.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R10-2(22.225mm,33.011mm) on L1-TOP And Track (21.209mm,32.046mm)(25.527mm,32.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R10-2(22.225mm,33.011mm) on L1-TOP And Track (21.209mm,33.976mm)(25.527mm,33.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R1-1(79.985mm,46.965mm) on L1-TOP And Track (76.683mm,45.999mm)(81.001mm,45.999mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R1-1(79.985mm,46.965mm) on L1-TOP And Track (76.683mm,47.93mm)(81.001mm,47.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R1-1(79.985mm,46.965mm) on L1-TOP And Track (81.001mm,45.999mm)(81.001mm,47.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad R11-1(51.257mm,36.382mm) on L1-TOP And Track (47.879mm,35.29mm)(51.308mm,35.29mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad R11-1(51.257mm,36.382mm) on L1-TOP And Track (47.879mm,37.474mm)(51.308mm,37.474mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad R11-2(48.057mm,36.382mm) on L1-TOP And Track (47.879mm,35.29mm)(51.308mm,35.29mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad R11-2(48.057mm,36.382mm) on L1-TOP And Track (47.879mm,37.474mm)(51.308mm,37.474mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1-2(77.699mm,46.965mm) on L1-TOP And Text "R1" (77.572mm,46.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R1-2(77.699mm,46.965mm) on L1-TOP And Track (76.683mm,45.999mm)(76.683mm,47.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R1-2(77.699mm,46.965mm) on L1-TOP And Track (76.683mm,45.999mm)(81.001mm,45.999mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R1-2(77.699mm,46.965mm) on L1-TOP And Track (76.683mm,47.93mm)(81.001mm,47.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad R12-1(51.257mm,39.852mm) on L1-TOP And Track (47.879mm,38.76mm)(51.308mm,38.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad R12-1(51.257mm,39.852mm) on L1-TOP And Track (47.879mm,40.944mm)(51.308mm,40.944mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad R12-2(48.057mm,39.852mm) on L1-TOP And Track (47.879mm,38.76mm)(51.308mm,38.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad R12-2(48.057mm,39.852mm) on L1-TOP And Track (47.879mm,40.944mm)(51.308mm,40.944mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R13-1(19.685mm,38.455mm) on L1-TOP And Track (16.383mm,37.49mm)(20.701mm,37.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R13-1(19.685mm,38.455mm) on L1-TOP And Track (16.383mm,39.42mm)(20.701mm,39.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R13-1(19.685mm,38.455mm) on L1-TOP And Track (20.701mm,37.49mm)(20.701mm,39.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R13-2(17.399mm,38.455mm) on L1-TOP And Text "R13" (16.764mm,37.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R13-2(17.399mm,38.455mm) on L1-TOP And Track (16.383mm,37.49mm)(16.383mm,39.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R13-2(17.399mm,38.455mm) on L1-TOP And Track (16.383mm,37.49mm)(20.701mm,37.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R13-2(17.399mm,38.455mm) on L1-TOP And Track (16.383mm,39.42mm)(20.701mm,39.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R14-2(19.812mm,33.042mm) on L1-TOP And Track (18.847mm,32.026mm)(18.847mm,36.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R14-2(19.812mm,33.042mm) on L1-TOP And Track (18.847mm,32.026mm)(20.777mm,32.026mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R14-2(19.812mm,33.042mm) on L1-TOP And Track (20.777mm,32.026mm)(20.777mm,36.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R19-1(42.924mm,44.323mm) on L1-TOP And Text "R19" (43.561mm,43.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R19-1(42.924mm,44.323mm) on L1-TOP And Track (41.959mm,43.307mm)(41.959mm,47.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R19-1(42.924mm,44.323mm) on L1-TOP And Track (41.959mm,43.307mm)(43.889mm,43.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R19-1(42.924mm,44.323mm) on L1-TOP And Track (43.889mm,43.307mm)(43.889mm,47.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R20-1(33.528mm,44.196mm) on L1-TOP And Text "R20" (32.639mm,43.435mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R20-1(33.528mm,44.196mm) on L1-TOP And Track (32.512mm,43.231mm)(32.512mm,45.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R20-1(33.528mm,44.196mm) on L1-TOP And Track (32.512mm,43.231mm)(36.83mm,43.231mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R20-1(33.528mm,44.196mm) on L1-TOP And Track (32.512mm,45.161mm)(36.83mm,45.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R20-2(35.814mm,44.196mm) on L1-TOP And Track (32.512mm,43.231mm)(36.83mm,43.231mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R20-2(35.814mm,44.196mm) on L1-TOP And Track (32.512mm,45.161mm)(36.83mm,45.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R20-2(35.814mm,44.196mm) on L1-TOP And Track (36.83mm,43.231mm)(36.83mm,45.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R21-1(73.049mm,3.81mm) on L1-TOP And Text "R21" (72.39mm,3.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R21-1(73.049mm,3.81mm) on L1-TOP And Track (72.033mm,2.845mm)(72.033mm,4.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R21-1(73.049mm,3.81mm) on L1-TOP And Track (72.033mm,2.845mm)(76.351mm,2.845mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R21-1(73.049mm,3.81mm) on L1-TOP And Track (72.033mm,4.775mm)(76.351mm,4.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R21-2(75.335mm,3.81mm) on L1-TOP And Track (72.033mm,2.845mm)(76.351mm,2.845mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R21-2(75.335mm,3.81mm) on L1-TOP And Track (72.033mm,4.775mm)(76.351mm,4.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R21-2(75.335mm,3.81mm) on L1-TOP And Track (76.351mm,2.845mm)(76.351mm,4.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R22-1(77.978mm,1.397mm) on L1-TOP And Text "R22" (78.613mm,0.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R22-1(77.978mm,1.397mm) on L1-TOP And Track (77.013mm,0.381mm)(77.013mm,4.699mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R22-1(77.978mm,1.397mm) on L1-TOP And Track (77.013mm,0.381mm)(78.943mm,0.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R22-1(77.978mm,1.397mm) on L1-TOP And Track (78.943mm,0.381mm)(78.943mm,4.699mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R22-2(77.978mm,3.683mm) on L1-TOP And Track (77.013mm,0.381mm)(77.013mm,4.699mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R22-2(77.978mm,3.683mm) on L1-TOP And Track (77.013mm,4.699mm)(78.943mm,4.699mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R22-2(77.978mm,3.683mm) on L1-TOP And Track (78.943mm,0.381mm)(78.943mm,4.699mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R3-1(76.581mm,6.731mm) on L1-TOP And Text "R3" (76.432mm,5.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R3-1(76.581mm,6.731mm) on L1-TOP And Track (75.565mm,5.766mm)(75.565mm,7.696mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R3-1(76.581mm,6.731mm) on L1-TOP And Track (75.565mm,5.766mm)(79.883mm,5.766mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R3-1(76.581mm,6.731mm) on L1-TOP And Track (75.565mm,7.696mm)(79.883mm,7.696mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R5-1(16.383mm,27.813mm) on L1-TOP And Text "R4" (15.494mm,26.779mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R5-1(16.383mm,27.813mm) on L1-TOP And Track (13.081mm,26.848mm)(17.399mm,26.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R5-1(16.383mm,27.813mm) on L1-TOP And Track (13.081mm,28.778mm)(17.399mm,28.778mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R5-1(16.383mm,27.813mm) on L1-TOP And Track (17.399mm,26.848mm)(17.399mm,28.778mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R5-2(14.097mm,27.813mm) on L1-TOP And Track (13.081mm,26.848mm)(13.081mm,28.778mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R5-2(14.097mm,27.813mm) on L1-TOP And Track (13.081mm,26.848mm)(17.399mm,26.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R6-1(13.335mm,46.289mm) on L1-TOP And Track (12.37mm,42.987mm)(12.37mm,47.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R6-1(13.335mm,46.289mm) on L1-TOP And Track (12.37mm,47.305mm)(14.3mm,47.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R6-1(13.335mm,46.289mm) on L1-TOP And Track (14.3mm,42.987mm)(14.3mm,47.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R6-2(13.335mm,44.003mm) on L1-TOP And Text "R9" (12.446mm,42.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R6-2(13.335mm,44.003mm) on L1-TOP And Track (12.37mm,42.987mm)(12.37mm,47.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R6-2(13.335mm,44.003mm) on L1-TOP And Track (12.37mm,42.987mm)(14.3mm,42.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R6-2(13.335mm,44.003mm) on L1-TOP And Track (14.3mm,42.987mm)(14.3mm,47.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R7-1(62.53mm,21.971mm) on L1-TOP And Track (61.565mm,18.669mm)(61.565mm,22.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R7-1(62.53mm,21.971mm) on L1-TOP And Track (61.565mm,22.987mm)(63.496mm,22.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R7-1(62.53mm,21.971mm) on L1-TOP And Track (63.496mm,18.669mm)(63.496mm,22.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R7-2(62.53mm,19.685mm) on L1-TOP And Text "R7" (63.246mm,19.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R7-2(62.53mm,19.685mm) on L1-TOP And Track (61.565mm,18.669mm)(61.565mm,22.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R7-2(62.53mm,19.685mm) on L1-TOP And Track (61.565mm,18.669mm)(63.496mm,18.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R7-2(62.53mm,19.685mm) on L1-TOP And Track (63.496mm,18.669mm)(63.496mm,22.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad TP1-1(26.035mm,4.572mm) on L1-TOP And Text "TP1" (24.266mm,3.894mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad TP1-1(26.035mm,4.572mm) on L1-TOP And Track (24.035mm,3.372mm)(24.035mm,5.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad TP1-1(26.035mm,4.572mm) on L1-TOP And Track (24.035mm,3.372mm)(28.035mm,3.372mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad TP1-1(26.035mm,4.572mm) on L1-TOP And Track (24.035mm,5.772mm)(28.035mm,5.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad TP1-1(26.035mm,4.572mm) on L1-TOP And Track (28.035mm,3.372mm)(28.035mm,5.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad TP2-1(26.035mm,8.763mm) on L1-TOP And Text "TP2" (25.146mm,8.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad TP2-1(26.035mm,8.763mm) on L1-TOP And Track (24.035mm,7.563mm)(24.035mm,9.963mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad TP2-1(26.035mm,8.763mm) on L1-TOP And Track (24.035mm,7.563mm)(28.035mm,7.563mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad TP2-1(26.035mm,8.763mm) on L1-TOP And Track (24.035mm,9.963mm)(28.035mm,9.963mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad TP2-1(26.035mm,8.763mm) on L1-TOP And Track (28.035mm,7.563mm)(28.035mm,9.963mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad TP5-1(19.304mm,4.445mm) on L1-TOP And Text "TP5" (18.415mm,4.184mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad TP5-1(19.304mm,4.445mm) on L1-TOP And Track (17.304mm,3.245mm)(17.304mm,5.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad TP5-1(19.304mm,4.445mm) on L1-TOP And Track (17.304mm,3.245mm)(21.304mm,3.245mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad TP5-1(19.304mm,4.445mm) on L1-TOP And Track (17.304mm,5.645mm)(21.304mm,5.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad TP5-1(19.304mm,4.445mm) on L1-TOP And Track (21.304mm,3.245mm)(21.304mm,5.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad TP6-1(19.177mm,8.636mm) on L1-TOP And Text "TP6" (18.288mm,8.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad TP6-1(19.177mm,8.636mm) on L1-TOP And Track (17.177mm,7.436mm)(17.177mm,9.836mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad TP6-1(19.177mm,8.636mm) on L1-TOP And Track (17.177mm,7.436mm)(21.177mm,7.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad TP6-1(19.177mm,8.636mm) on L1-TOP And Track (17.177mm,9.836mm)(21.177mm,9.836mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad TP6-1(19.177mm,8.636mm) on L1-TOP And Track (21.177mm,7.436mm)(21.177mm,9.836mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad U2-1(54.832mm,33.241mm) on L1-TOP And Track (54.752mm,33.551mm)(54.752mm,34.041mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad U2-18(58.772mm,33.241mm) on L1-TOP And Track (58.852mm,33.551mm)(58.852mm,34.041mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad U2-24(55.552mm,33.961mm) on L1-TOP And Track (54.752mm,34.041mm)(55.242mm,34.041mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad U2-7(55.552mm,30.021mm) on L1-TOP And Track (54.752mm,29.941mm)(55.242mm,29.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
Rule Violations :221

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "B1" (59.636mm,42.046mm) on Top Overlay And Text "TP3" (59.538mm,42.57mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.114mm < 0.254mm) Between Text "B1" (59.636mm,42.046mm) on Top Overlay And Track (59.468mm,39.439mm)(59.468mm,41.839mm) on Top Overlay Silk Text to Silk Clearance [0.114mm]
   Violation between Silk To Silk Clearance Constraint: (0.055mm < 0.254mm) Between Text "B1" (59.636mm,42.046mm) on Top Overlay And Track (59.468mm,41.839mm)(63.468mm,41.839mm) on Top Overlay Silk Text to Silk Clearance [0.055mm]
   Violation between Silk To Silk Clearance Constraint: (0.194mm < 0.254mm) Between Text "B5" (34.417mm,37.846mm) on Top Overlay And Track (33.671mm,37.512mm)(35.671mm,37.512mm) on Top Overlay Silk Text to Silk Clearance [0.194mm]
   Violation between Silk To Silk Clearance Constraint: (0.051mm < 0.254mm) Between Text "C1" (81.877mm,42.062mm) on Top Overlay And Track (82.08mm,40.792mm)(82.08mm,45.11mm) on Top Overlay Silk Text to Silk Clearance [0.051mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C12" (67.183mm,1.397mm) on Top Overlay And Text "D3" (65.786mm,0.635mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.254mm) Between Text "C12" (67.183mm,1.397mm) on Top Overlay And Track (65.456mm,1.143mm)(67.386mm,1.143mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (0.051mm < 0.254mm) Between Text "C12" (67.183mm,1.397mm) on Top Overlay And Track (67.386mm,1.143mm)(67.386mm,5.461mm) on Top Overlay Silk Text to Silk Clearance [0.051mm]
   Violation between Silk To Silk Clearance Constraint: (0.229mm < 0.254mm) Between Text "C13" (61.722mm,1.524mm) on Top Overlay And Track (59.995mm,1.143mm)(61.925mm,1.143mm) on Top Overlay Silk Text to Silk Clearance [0.229mm]
   Violation between Silk To Silk Clearance Constraint: (0.051mm < 0.254mm) Between Text "C13" (61.722mm,1.524mm) on Top Overlay And Track (61.925mm,1.143mm)(61.925mm,5.461mm) on Top Overlay Silk Text to Silk Clearance [0.051mm]
   Violation between Silk To Silk Clearance Constraint: (0.209mm < 0.254mm) Between Text "C14" (28.346mm,35.036mm) on Top Overlay And Track (27.985mm,34.742mm)(27.985mm,36.673mm) on Top Overlay Silk Text to Silk Clearance [0.209mm]
   Violation between Silk To Silk Clearance Constraint: (0.141mm < 0.254mm) Between Text "C14" (28.346mm,35.036mm) on Top Overlay And Track (27.985mm,34.742mm)(32.303mm,34.742mm) on Top Overlay Silk Text to Silk Clearance [0.141mm]
   Violation between Silk To Silk Clearance Constraint: (0.051mm < 0.254mm) Between Text "C15" (28.466mm,32.623mm) on Top Overlay And Track (27.985mm,32.42mm)(32.303mm,32.42mm) on Top Overlay Silk Text to Silk Clearance [0.051mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.254mm) Between Text "C18" (38.862mm,21.971mm) on Top Overlay And Track (37.221mm,21.717mm)(39.151mm,21.717mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (0.137mm < 0.254mm) Between Text "C18" (38.862mm,21.971mm) on Top Overlay And Track (39.151mm,21.717mm)(39.151mm,26.035mm) on Top Overlay Silk Text to Silk Clearance [0.137mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.254mm) Between Text "C19" (41.29mm,21.971mm) on Top Overlay And Track (39.548mm,21.717mm)(41.478mm,21.717mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (0.036mm < 0.254mm) Between Text "C19" (41.29mm,21.971mm) on Top Overlay And Track (41.478mm,21.717mm)(41.478mm,26.035mm) on Top Overlay Silk Text to Silk Clearance [0.036mm]
   Violation between Silk To Silk Clearance Constraint: (0.051mm < 0.254mm) Between Text "C2" (86.726mm,43.835mm) on Top Overlay And Track (86.93mm,42.804mm)(86.93mm,47.122mm) on Top Overlay Silk Text to Silk Clearance [0.051mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.254mm) Between Text "C20" (57.531mm,15.748mm) on Top Overlay And Track (55.817mm,15.494mm)(57.747mm,15.494mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (0.064mm < 0.254mm) Between Text "C20" (57.531mm,15.748mm) on Top Overlay And Track (57.747mm,15.494mm)(57.747mm,19.812mm) on Top Overlay Silk Text to Silk Clearance [0.064mm]
   Violation between Silk To Silk Clearance Constraint: (0.051mm < 0.254mm) Between Text "C21" (64.555mm,1.651mm) on Top Overlay And Track (64.758mm,1.143mm)(64.758mm,5.461mm) on Top Overlay Silk Text to Silk Clearance [0.051mm]
   Violation between Silk To Silk Clearance Constraint: (0.049mm < 0.254mm) Between Text "C3" (89.181mm,43.708mm) on Top Overlay And Track (89.383mm,42.804mm)(89.383mm,47.122mm) on Top Overlay Silk Text to Silk Clearance [0.049mm]
   Violation between Silk To Silk Clearance Constraint: (0.051mm < 0.254mm) Between Text "C4" (82.931mm,15.494mm) on Top Overlay And Track (81.915mm,15.291mm)(86.233mm,15.291mm) on Top Overlay Silk Text to Silk Clearance [0.051mm]
   Violation between Silk To Silk Clearance Constraint: (0.051mm < 0.254mm) Between Text "C6" (72.787mm,0.635mm) on Top Overlay And Track (72.009mm,0.432mm)(76.327mm,0.432mm) on Top Overlay Silk Text to Silk Clearance [0.051mm]
   Violation between Silk To Silk Clearance Constraint: (0.178mm < 0.254mm) Between Text "D3" (65.786mm,0.635mm) on Top Overlay And Track (65.456mm,1.143mm)(65.456mm,5.461mm) on Top Overlay Silk Text to Silk Clearance [0.178mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D3" (65.786mm,0.635mm) on Top Overlay And Track (65.456mm,1.143mm)(67.386mm,1.143mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.165mm < 0.254mm) Between Text "Q2" (63.5mm,14.605mm) on Top Overlay And Track (63.183mm,14.286mm)(63.183mm,15.686mm) on Top Overlay Silk Text to Silk Clearance [0.165mm]
   Violation between Silk To Silk Clearance Constraint: (0.167mm < 0.254mm) Between Text "Q2" (63.5mm,14.605mm) on Top Overlay And Track (63.183mm,14.286mm)(64.123mm,14.286mm) on Top Overlay Silk Text to Silk Clearance [0.167mm]
   Violation between Silk To Silk Clearance Constraint: (0.178mm < 0.254mm) Between Text "R1" (77.572mm,46.33mm) on Top Overlay And Track (76.683mm,45.999mm)(81.001mm,45.999mm) on Top Overlay Silk Text to Silk Clearance [0.178mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.254mm) Between Text "R10" (21.463mm,32.249mm) on Top Overlay And Track (21.209mm,32.046mm)(21.209mm,33.976mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (0.051mm < 0.254mm) Between Text "R10" (21.463mm,32.249mm) on Top Overlay And Track (21.209mm,32.046mm)(25.527mm,32.046mm) on Top Overlay Silk Text to Silk Clearance [0.051mm]
   Violation between Silk To Silk Clearance Constraint: (0.229mm < 0.254mm) Between Text "R13" (16.764mm,37.823mm) on Top Overlay And Track (16.383mm,37.49mm)(16.383mm,39.42mm) on Top Overlay Silk Text to Silk Clearance [0.229mm]
   Violation between Silk To Silk Clearance Constraint: (0.181mm < 0.254mm) Between Text "R13" (16.764mm,37.823mm) on Top Overlay And Track (16.383mm,37.49mm)(20.701mm,37.49mm) on Top Overlay Silk Text to Silk Clearance [0.181mm]
   Violation between Silk To Silk Clearance Constraint: (0.147mm < 0.254mm) Between Text "R14" (19.146mm,35.963mm) on Top Overlay And Track (18.847mm,32.026mm)(18.847mm,36.344mm) on Top Overlay Silk Text to Silk Clearance [0.147mm]
   Violation between Silk To Silk Clearance Constraint: (0.229mm < 0.254mm) Between Text "R14" (19.146mm,35.963mm) on Top Overlay And Track (18.847mm,36.344mm)(20.777mm,36.344mm) on Top Overlay Silk Text to Silk Clearance [0.229mm]
   Violation between Silk To Silk Clearance Constraint: (0.116mm < 0.254mm) Between Text "R15" (16.721mm,40.513mm) on Top Overlay And Track (16.452mm,40.31mm)(16.452mm,42.24mm) on Top Overlay Silk Text to Silk Clearance [0.116mm]
   Violation between Silk To Silk Clearance Constraint: (0.051mm < 0.254mm) Between Text "R15" (16.721mm,40.513mm) on Top Overlay And Track (16.452mm,40.31mm)(20.77mm,40.31mm) on Top Overlay Silk Text to Silk Clearance [0.051mm]
   Violation between Silk To Silk Clearance Constraint: (0.081mm < 0.254mm) Between Text "R16" (75.692mm,45.339mm) on Top Overlay And Track (73.965mm,45.106mm)(75.895mm,45.106mm) on Top Overlay Silk Text to Silk Clearance [0.081mm]
   Violation between Silk To Silk Clearance Constraint: (0.051mm < 0.254mm) Between Text "R16" (75.692mm,45.339mm) on Top Overlay And Track (75.895mm,45.106mm)(75.895mm,49.424mm) on Top Overlay Silk Text to Silk Clearance [0.051mm]
   Violation between Silk To Silk Clearance Constraint: (0.206mm < 0.254mm) Between Text "R17" (73.152mm,45.464mm) on Top Overlay And Track (71.425mm,45.106mm)(73.355mm,45.106mm) on Top Overlay Silk Text to Silk Clearance [0.206mm]
   Violation between Silk To Silk Clearance Constraint: (0.051mm < 0.254mm) Between Text "R17" (73.152mm,45.464mm) on Top Overlay And Track (73.355mm,45.106mm)(73.355mm,49.424mm) on Top Overlay Silk Text to Silk Clearance [0.051mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.254mm) Between Text "R18" (13.462mm,5.715mm) on Top Overlay And Track (13.716mm,3.988mm)(13.716mm,5.918mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (0.051mm < 0.254mm) Between Text "R18" (13.462mm,5.715mm) on Top Overlay And Track (9.398mm,5.918mm)(13.716mm,5.918mm) on Top Overlay Silk Text to Silk Clearance [0.051mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.254mm) Between Text "R19" (43.561mm,43.561mm) on Top Overlay And Track (41.959mm,43.307mm)(43.889mm,43.307mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (0.176mm < 0.254mm) Between Text "R19" (43.561mm,43.561mm) on Top Overlay And Track (43.889mm,43.307mm)(43.889mm,47.625mm) on Top Overlay Silk Text to Silk Clearance [0.176mm]
   Violation between Silk To Silk Clearance Constraint: (0.051mm < 0.254mm) Between Text "R2" (84.226mm,41.554mm) on Top Overlay And Track (84.43mm,40.792mm)(84.43mm,45.11mm) on Top Overlay Silk Text to Silk Clearance [0.051mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R20" (32.639mm,43.435mm) on Top Overlay And Track (32.512mm,43.231mm)(32.512mm,45.161mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.052mm < 0.254mm) Between Text "R20" (32.639mm,43.435mm) on Top Overlay And Track (32.512mm,43.231mm)(36.83mm,43.231mm) on Top Overlay Silk Text to Silk Clearance [0.052mm]
   Violation between Silk To Silk Clearance Constraint: (0.205mm < 0.254mm) Between Text "R21" (72.39mm,3.048mm) on Top Overlay And Track (72.033mm,2.845mm)(72.033mm,4.775mm) on Top Overlay Silk Text to Silk Clearance [0.205mm]
   Violation between Silk To Silk Clearance Constraint: (0.051mm < 0.254mm) Between Text "R21" (72.39mm,3.048mm) on Top Overlay And Track (72.033mm,2.845mm)(76.351mm,2.845mm) on Top Overlay Silk Text to Silk Clearance [0.051mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R22" (78.613mm,0.508mm) on Top Overlay And Track (77.013mm,0.381mm)(78.943mm,0.381mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.178mm < 0.254mm) Between Text "R22" (78.613mm,0.508mm) on Top Overlay And Track (78.943mm,0.381mm)(78.943mm,4.699mm) on Top Overlay Silk Text to Silk Clearance [0.178mm]
   Violation between Silk To Silk Clearance Constraint: (0.051mm < 0.254mm) Between Text "R3" (76.432mm,5.969mm) on Top Overlay And Track (75.565mm,5.766mm)(79.883mm,5.766mm) on Top Overlay Silk Text to Silk Clearance [0.051mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R4" (15.494mm,26.779mm) on Top Overlay And Track (13.081mm,26.848mm)(17.399mm,26.848mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.097mm < 0.254mm) Between Text "R7" (63.246mm,19.431mm) on Top Overlay And Track (63.496mm,18.669mm)(63.496mm,22.987mm) on Top Overlay Silk Text to Silk Clearance [0.097mm]
   Violation between Silk To Silk Clearance Constraint: (0.178mm < 0.254mm) Between Text "R8" (65.693mm,18.288mm) on Top Overlay And Track (64.77mm,17.958mm)(69.088mm,17.958mm) on Top Overlay Silk Text to Silk Clearance [0.178mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R9" (12.446mm,42.783mm) on Top Overlay And Track (12.37mm,42.987mm)(12.37mm,47.305mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R9" (12.446mm,42.783mm) on Top Overlay And Track (12.37mm,42.987mm)(14.3mm,42.987mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.078mm < 0.254mm) Between Text "TP1" (24.266mm,3.894mm) on Top Overlay And Track (24.035mm,3.372mm)(24.035mm,5.772mm) on Top Overlay Silk Text to Silk Clearance [0.078mm]
Rule Violations :59

Processing Rule : Net Antennae (Tolerance=0mm) (All)
   Violation between Net Antennae: Via (29.001mm,16.122mm) from L1-TOP to L4-BOT 
   Violation between Net Antennae: Via (45.72mm,6.096mm) from L1-TOP to L4-BOT 
   Violation between Net Antennae: Via (51.689mm,23.203mm) from L1-TOP to L4-BOT 
   Violation between Net Antennae: Via (58.052mm,23.023mm) from L1-TOP to L4-BOT 
   Violation between Net Antennae: Via (70.147mm,35.431mm) from L1-TOP to L4-BOT 
Rule Violations :5

Processing Rule : Board Clearance Constraint (Gap=0mm) (All)
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.3mm) Between Board Edge And Text "Apogee" (-2.032mm,26.202mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.3mm) Between Board Edge And Text "Battery" (34.493mm,55.804mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.059mm < 0.3mm) Between Board Edge And Text "H1" (89.789mm,3.937mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.3mm) Between Board Edge And Text "Main" (-1.778mm,35.672mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.3mm) Between Board Edge And Text "P1" (52.527mm,54.331mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.3mm) Between Board Edge And Text "P3" (66.624mm,54.331mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.3mm) Between Board Edge And Text "Switches" (17.247mm,55.524mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.3mm) Between Board Edge And Text "USB-CON" (38.052mm,-2.001mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.253mm < 0.3mm) Between Board Edge And Track (0.353mm,23.615mm)(0.353mm,33.615mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.253mm < 0.3mm) Between Board Edge And Track (0.353mm,23.615mm)(10.153mm,23.615mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.253mm < 0.3mm) Between Board Edge And Track (0.353mm,28.615mm)(10.153mm,28.615mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.253mm < 0.3mm) Between Board Edge And Track (0.353mm,33.615mm)(10.153mm,33.615mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.253mm < 0.3mm) Between Board Edge And Track (0.353mm,34.711mm)(0.353mm,44.711mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.253mm < 0.3mm) Between Board Edge And Track (0.353mm,34.711mm)(10.153mm,34.711mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.253mm < 0.3mm) Between Board Edge And Track (0.353mm,39.711mm)(10.153mm,39.711mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.253mm < 0.3mm) Between Board Edge And Track (0.353mm,44.711mm)(10.153mm,44.711mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.135mm < 0.3mm) Between Board Edge And Track (17.185mm,44.965mm)(17.185mm,54.765mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.135mm < 0.3mm) Between Board Edge And Track (17.185mm,54.765mm)(27.185mm,54.765mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.135mm < 0.3mm) Between Board Edge And Track (22.185mm,44.965mm)(22.185mm,54.765mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.135mm < 0.3mm) Between Board Edge And Track (27.185mm,44.965mm)(27.185mm,54.765mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.3mm) Between Board Edge And Track (90.144mm,20.705mm)(96.644mm,20.705mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.3mm) Between Board Edge And Track (90.144mm,38.705mm)(96.644mm,38.705mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.3mm) Between Board Edge And Track (96.644mm,20.705mm)(96.644mm,38.705mm) on Top Overlay 
Rule Violations :23

Processing Rule : Room ESP32 MCU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 MCU'))
   Violation between Room Definition: Between Component S1-PUSHBUTTON (83.461mm,11.602mm) on L1-TOP And Room ESP32 MCU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 MCU')) 
   Violation between Room Definition: Between Component S2-PUSHBUTTON (49.425mm,16.809mm) on L1-TOP And Room ESP32 MCU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 MCU')) 
   Violation between Room Definition: Between Component U1-ESP32-WROOM-32E_(16MB) (83.894mm,29.705mm) on L1-TOP And Room ESP32 MCU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 MCU')) 
   Violation between Room Definition: Between Component USB-CON-105017-0001 (43.005mm,1.174mm) on L1-TOP And Room ESP32 MCU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 MCU')) 
   Violation between Room Definition: Between LCC Component B3-CP2102N-A02-GQFN28R (72.517mm,11.303mm) on L1-TOP And Room ESP32 MCU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 MCU')) 
   Violation between Room Definition: Between Room ESP32 MCU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 MCU')) And SIP Component P1-HEADER-5P-SR (58.801mm,52.324mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 MCU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 MCU')) And SIP Component P2-HEADER-5P-SR (1.977mm,15.312mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 MCU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 MCU')) And SIP Component P3-HEADER-5P-SR (72.898mm,52.324mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 MCU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 MCU')) And SMT Small Component C12-4.7nf (66.421mm,3.302mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 MCU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 MCU')) And SMT Small Component C13-4.7nf (60.96mm,3.302mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 MCU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 MCU')) And SMT Small Component C1-4.7nf (81.115mm,42.951mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 MCU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 MCU')) And SMT Small Component C20-4.7nf (56.782mm,17.653mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 MCU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 MCU')) And SMT Small Component C21-4.7nf (63.793mm,3.302mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 MCU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 MCU')) And SMT Small Component C2-4.7nf (85.964mm,44.963mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 MCU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 MCU')) And SMT Small Component C3-4.7nf (88.417mm,44.963mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 MCU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 MCU')) And SMT Small Component C4-4.7nf (84.074mm,16.256mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 MCU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 MCU')) And SMT Small Component C6-4.7nf (74.168mm,1.397mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 MCU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 MCU')) And SMT Small Component D1-ESDALC5-1BT2 (50.038mm,12.057mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 MCU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 MCU')) And SMT Small Component D2-ESDALC5-1BT2 (50.063mm,10.024mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 MCU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 MCU')) And SMT Small Component D3-ESDALC5-1BT2 (70.452mm,1.524mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 MCU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 MCU')) And SMT Small Component Q1-S8050 (66.548mm,23.749mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 MCU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 MCU')) And SMT Small Component Q2-S8050 (64.643mm,14.986mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 MCU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 MCU')) And SMT Small Component R21-470 (74.192mm,3.81mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 MCU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 MCU')) And SMT Small Component R22-470 (77.978mm,2.54mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 MCU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 MCU')) And SMT Small Component R2-470 (83.464mm,42.951mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 MCU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 MCU')) And SMT Small Component R3-470 (77.724mm,6.731mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 MCU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 MCU')) And SMT Small Component R7-470 (62.53mm,20.828mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 MCU (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 MCU')) And SMT Small Component R8-470 (66.929mm,18.923mm) on L1-TOP 
Rule Violations :28

Processing Rule : Room ESP32 perifericos (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 perifericos'))
   Violation between Room Definition: Between Component B1-BMP390 (56.641mm,41.398mm) on L1-TOP And Room ESP32 perifericos (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 perifericos')) 
   Violation between Room Definition: Between Component B5-LP5912-3.3DRVT (34.671mm,36.382mm) on L1-TOP And Room ESP32 perifericos (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 perifericos')) 
   Violation between Room Definition: Between Component Battery-BM02B-GHS-TBT(LF)(SN) (37.582mm,53.261mm) on L1-TOP And Room ESP32 perifericos (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 perifericos')) 
   Violation between Room Definition: Between Component D4-LED RGB (84.074mm,51.435mm) on L1-TOP And Room ESP32 perifericos (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 perifericos')) 
   Violation between Room Definition: Between LCC Component U2-MPU-6050 (56.802mm,31.991mm) on L1-TOP And Room ESP32 perifericos (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 perifericos')) 
   Violation between Room Definition: Between Room ESP32 perifericos (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 perifericos')) And Small Component Apogee-BORNERA 2 (4.953mm,28.615mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 perifericos (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 perifericos')) And Small Component Main-BORNERA 2 (4.953mm,39.711mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 perifericos (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 perifericos')) And Small Component Switches-BORNERA 2 (22.185mm,50.165mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 perifericos (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 perifericos')) And SMT SIP Component Q3-TSM200N03DPQ33_RGG (14.097mm,33.782mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 perifericos (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 perifericos')) And SMT Small Component C10-1u (53.022mm,44.892mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 perifericos (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 perifericos')) And SMT Small Component C11-10n (54.356mm,25.908mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 perifericos (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 perifericos')) And SMT Small Component C14-100n (30.144mm,35.708mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 perifericos (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 perifericos')) And SMT Small Component C15-1u (30.144mm,33.385mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 perifericos (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 perifericos')) And SMT Small Component C16-1u (38.06mm,35.179mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 perifericos (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 perifericos')) And SMT Small Component C17-100n (41.043mm,35.179mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 perifericos (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 perifericos')) And SMT Small Component C18-100n (38.186mm,23.876mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 perifericos (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 perifericos')) And SMT Small Component C19-1u (40.513mm,23.876mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 perifericos (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 perifericos')) And SMT Small Component C5-100n (61.235mm,29.591mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 perifericos (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 perifericos')) And SMT Small Component C7-100n (55.301mm,44.892mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 perifericos (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 perifericos')) And SMT Small Component C8-2.2n (61.722mm,35.941mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 perifericos (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 perifericos')) And SMT Small Component C9-100n (58.039mm,25.654mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 perifericos (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 perifericos')) And SMT Small Component D5-LED (42.924mm,41.024mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 perifericos (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 perifericos')) And SMT Small Component D6-LED (33.528mm,47.232mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 perifericos (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 perifericos')) And SMT Small Component R10-470 (23.368mm,33.011mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 perifericos (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 perifericos')) And SMT Small Component R11-4.7k (49.657mm,36.382mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 perifericos (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 perifericos')) And SMT Small Component R12-4.7k (49.657mm,39.852mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 perifericos (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 perifericos')) And SMT Small Component R13-470 (18.542mm,38.455mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 perifericos (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 perifericos')) And SMT Small Component R14-10K (19.812mm,34.185mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 perifericos (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 perifericos')) And SMT Small Component R1-470 (78.842mm,46.965mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 perifericos (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 perifericos')) And SMT Small Component R15-10K (18.611mm,41.275mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 perifericos (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 perifericos')) And SMT Small Component R16-470 (74.93mm,47.265mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 perifericos (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 perifericos')) And SMT Small Component R17-470 (72.39mm,47.265mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 perifericos (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 perifericos')) And SMT Small Component R19-470 (42.924mm,45.466mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 perifericos (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 perifericos')) And SMT Small Component R20-470 (34.671mm,44.196mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 perifericos (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 perifericos')) And SMT Small Component R4-10k (16.383mm,23.876mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 perifericos (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 perifericos')) And SMT Small Component R5-10k (15.24mm,27.813mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 perifericos (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 perifericos')) And SMT Small Component R6-10k (13.335mm,45.146mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 perifericos (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 perifericos')) And SMT Small Component R9-10k (13.335mm,39.888mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 perifericos (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 perifericos')) And SMT Small Component TP1-TESTPOINT_5015 (26.035mm,4.572mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 perifericos (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 perifericos')) And SMT Small Component TP2-TESTPOINT_5015 (26.035mm,8.763mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 perifericos (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 perifericos')) And SMT Small Component TP3-TESTPOINT_5015 (61.468mm,40.639mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 perifericos (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 perifericos')) And SMT Small Component TP4-TESTPOINT_5015 (48.26mm,45.72mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 perifericos (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 perifericos')) And SMT Small Component TP5-TESTPOINT_5015 (19.304mm,4.445mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 perifericos (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 perifericos')) And SMT Small Component TP6-TESTPOINT_5015 (19.177mm,8.636mm) on L1-TOP 
   Violation between Room Definition: Between Room ESP32 perifericos (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('ESP32 perifericos')) And SOIC Component B4-W25Q80DVSSIG (34.119mm,18.161mm) on L1-TOP 
Rule Violations :45

Processing Rule : Room Mounting (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Mounting'))
   Violation between Room Definition: Between Room Mounting (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Mounting')) And Small Component H1-HOLE (86.36mm,3.937mm) on L1-TOP 
   Violation between Room Definition: Between Room Mounting (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Mounting')) And Small Component H3-HOLE (4.445mm,4.191mm) on L1-TOP 
   Violation between Room Definition: Between Room Mounting (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Mounting')) And Small Component H4-HOLE (3.175mm,51.308mm) on L1-TOP 
   Violation between Room Definition: Between Room Mounting (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('Mounting')) And SMT Small Component R18-470 (11.557mm,4.953mm) on L1-TOP 
Rule Violations :4

Processing Rule : Component Clearance Constraint ( Horizontal Gap = 0.5mm, Vertical Gap = 0.5mm ) (All),(All) 
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02