{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port rst_1 -pg 1 -y 240 -defaultsOSRD
preplace port clk_1 -pg 1 -y 160 -defaultsOSRD
preplace inst StatusRegister_0 -pg 1 -lvl 5 -y 860 -defaultsOSRD
preplace inst ID_Stage_Reg -pg 1 -lvl 5 -y 140 -defaultsOSRD -resize 262 760
preplace inst xlslice_0 -pg 1 -lvl 3 -y -200 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 7 -y -30 -defaultsOSRD
preplace inst EXE_Stage -pg 1 -lvl 7 -y 220 -defaultsOSRD
preplace inst xlslice_1 -pg 1 -lvl 3 -y -330 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 7 -y -130 -defaultsOSRD
preplace inst xlslice_2 -pg 1 -lvl 3 -y -460 -defaultsOSRD
preplace inst MEM_Stage -pg 1 -lvl 10 -y 200 -defaultsOSRD -resize 197 164
preplace inst xlslice_3 -pg 1 -lvl 3 -y -590 -defaultsOSRD
preplace inst xlslice_4 -pg 1 -lvl 3 -y -690 -defaultsOSRD
preplace inst xlslice_5 -pg 1 -lvl 3 -y -830 -defaultsOSRD
preplace inst IF_Stage_Reg -pg 1 -lvl 2 -y 130 -defaultsOSRD -resize 235 584
preplace inst xlslice_12 -pg 1 -lvl 2 -y -260 -defaultsOSRD
preplace inst xlslice_6 -pg 1 -lvl 3 -y -1000 -defaultsOSRD
preplace inst ID_stage -pg 1 -lvl 4 -y 110 -defaultsOSRD
preplace inst MEM_Stage_Reg -pg 1 -lvl 11 -y 190 -defaultsOSRD -resize 202 522
preplace inst xlslice_7 -pg 1 -lvl 3 -y -1150 -defaultsOSRD
preplace inst xlslice_14 -pg 1 -lvl 9 -y -10 -defaultsOSRD
preplace inst xlslice_8 -pg 1 -lvl 6 -y -1200 -defaultsOSRD
preplace inst IF_STAGE -pg 1 -lvl 1 -y 120 -defaultsOSRD -resize 281 264
preplace inst xlslice_15 -pg 1 -lvl 6 -y 190 -defaultsOSRD
preplace inst HazardUnit_0 -pg 1 -lvl 1 -y -590 -defaultsOSRD
preplace inst mux2to1_32bit -pg 1 -lvl 12 -y 170 -defaultsOSRD
preplace inst EXE_Stage_Reg -pg 1 -lvl 8 -y 190 -defaultsOSRD -resize 167 550
preplace netloc EXE_Stage_status_out_0 1 4 4 3240 680 NJ 680 NJ 680 4540
preplace netloc RD_in_1 1 3 2 2540 320 3190J
preplace netloc xlconstant_1_dout 1 7 1 4620
preplace netloc MEM_Stage_Reg_0_MEM_R_EN_out 1 11 1 5720
preplace netloc EXE_Stage_Reg_0_Dest_out 1 0 11 -350 630 N 630 N 630 N 630 N 630 N 630 N 630 4630 610 4870J 300 NJ 300 5420
preplace netloc ID_Stage_Reg_0_Val_Rn_out 1 5 2 3700J 130 N
preplace netloc xlslice_1_Dout1 1 3 1 2530
preplace netloc ID_stage_Rm_Out 1 0 5 -330 490 NJ 490 NJ 490 NJ 490 3040
preplace netloc EXE_Stage_Reg_WB_EN_out 1 0 11 -380 620 N 620 N 620 N 620 N 620 N 620 N 620 4610 600 4880J 90 NJ 90 5420
preplace netloc ID_Stage_Reg_0_B_out 1 0 6 -310J 300 1710J 470 NJ 470 NJ 470 3160J 560 3670
preplace netloc xlslice_14_Dout 1 9 1 5150
preplace netloc ID_Stage_Reg_0_MEM_W_EN_out 1 5 3 NJ -90 4030 60 4580
preplace netloc xlslice_12_Dout 1 2 3 NJ -260 NJ -260 3180
preplace netloc clk_1_1 1 0 11 -400J 290 1690 450 N 450 2520 350 3080 650 3740 550 N 550 4560 490 4910 290 5130 -30 N
preplace netloc ID_Stage_Reg_status_out 1 5 1 3680
preplace netloc EXE_Stage_Reg_MEM_W_EN_out 1 8 2 NJ 140 5120
preplace netloc ID_stage_Two_src 1 0 5 -360J 480 NJ 480 NJ 480 NJ 480 3050
preplace netloc EXE_Stage_Reg_0_MEM_R_EN_out 1 8 3 NJ 70 NJ 70 5430
preplace netloc ID_Stage_Reg_0_Imm24_out 1 5 2 NJ 310 4040
preplace netloc imm_1 1 3 2 2510 310 3170
preplace netloc MEM_Stage_Reg_Data_Mem_out 1 11 1 5730
preplace netloc IF_Stage_Reg_PC 1 2 3 2140J -100 NJ -100 3140
preplace netloc xlslice_7_Dout 1 3 3 NJ -1150 3200 -1200 N
preplace netloc V_in_1 1 6 1 4000
preplace netloc ID_stage_B_out 1 4 1 3110
preplace netloc StatusRegister_0_status_out 1 3 3 2600 340 3220 690 3660
preplace netloc ID_Stage_Reg_0_EXE_CMD_out 1 5 2 NJ 110 4020
preplace netloc ID_Stage_Reg_0_Val_Rm_out 1 5 2 3730 320 4050J
preplace netloc ID_stage_S_out 1 4 1 3120
preplace netloc xlslice_0_Dout1 1 3 1 2520
preplace netloc HazardUnit_0_Hazard_out 1 0 4 -300 280 1680 440 2140 80 N
preplace netloc MEM_Stage_Reg_0_Dest_out 1 3 9 2610 580 NJ 580 NJ 580 NJ 580 NJ 580 NJ 580 NJ 580 NJ 580 5690
preplace netloc ID_Stage_Reg_0_PC_out 1 5 2 3710J 300 4020
preplace netloc MEM_Stage_Reg_ALU_Res_out 1 11 1 5710
preplace netloc xlconstant_0_dout 1 7 1 4610
preplace netloc dist_mem_gen_0_spo 1 10 1 5400
preplace netloc EXE_Stage_ALU_Res_0 1 7 1 4550
preplace netloc IF_STAGE_pc 1 1 1 1720
preplace netloc EXE_Stage_B_Addr 1 0 8 -320J 610 NJ 610 NJ 610 NJ 610 NJ 610 NJ 610 NJ 610 4530
preplace netloc MEM_Stage_Reg_0_WB_EN_out 1 3 9 2640 570 NJ 570 NJ 570 NJ 570 NJ 570 NJ 570 NJ 570 NJ 570 5700
preplace netloc ID_stage_Val_Rm 1 4 4 3070 550 3730 420 N 420 N
preplace netloc S_in_1 1 3 1 2560
preplace netloc IF_STAGE_instruction 1 1 1 1670
preplace netloc rst_1_1 1 0 11 -390J 270 1700 460 N 460 2580 360 3090 660 3750 560 N 560 4600 500 4900 50 5140 40 N
preplace netloc EXE_Stage_Reg_0_ALU_Res_out 1 8 3 4860J 100 NJ 100 5410
preplace netloc ID_Stage_Reg_0_shift_operand_out 1 5 2 3730 290 NJ
preplace netloc ID_stage_MEM_R_EN_out 1 4 4 3210 540 3690 70 N 70 4570
preplace netloc ID_stage_EXE_CMD_out 1 4 1 3130
preplace netloc ID_stage_Val_Rn 1 4 1 3100
preplace netloc xlslice_3_Dout1 1 3 1 2550
preplace netloc ID_Stage_Reg_Dest_out 1 0 8 -370 640 N 640 N 640 N 640 N 640 3720J 50 NJ 50 4590
preplace netloc EXE_Stage_Reg_0_Val_Rm_out 1 8 2 4890 180 N
preplace netloc ID_Stage_Reg_0_MEM_R_EN_out 1 5 2 NJ -130 4050
preplace netloc RM_in_1 1 3 4 2630J 590 NJ 590 N 590 3990
preplace netloc IF_Stage_Reg_0_Instruction 1 1 2 1720 -320 2130
preplace netloc ID_stage_WB_EN_out 1 4 1 3060
preplace netloc ID_Stage_Reg_WB_EN_out 1 0 8 -340 -400 NJ -400 NJ -400 NJ -400 NJ -400 3660 -190 N -190 4630
preplace netloc ID_Stage_Reg_0_S_out 1 4 2 3230 670 3660
preplace netloc MEM_W_EN_1 1 3 2 2620 330 3150
preplace netloc WB_Value_in_1 1 3 10 2590 600 NJ 600 NJ 600 NJ 600 4570J 590 NJ 590 NJ 590 NJ 590 NJ 590 5960
preplace netloc ID_Stage_Reg_0_I_out 1 5 2 NJ 60 4010
preplace netloc RN_in_1 1 0 4 -300 -470 N -470 2120 -520 2570
levelinfo -pg 1 -420 1505 1975 2405 2890 3500 3890 4370 4750 5020 5280 5560 5850 5990 -top -1540 -bot 1460
"
}
0
