# verilog-full-adder-or-n-bit-adder-verilog
Verilog implementation of a 5-bit full adder using structural modeling and generate block. Includes testbench and simulation waveforms.
# Verilog Full Adder (5-bit) using Generate Block

Verilog implementation of a 5-bit full adder using structural modeling and generate block. Includes testbench and simulation waveforms.

## Features
- Parameterized design for N-bit addition
- Structural modeling with `generate` loop
- Testbench for functional verification
- Simulation waveform output

## Files Included
- `full_adder.v` – 1-bit full adder module
- `n_bit_adder.v` – N-bit ripple-carry adder
- `full_adder_tb.v` – Testbench for simulation
- Waveform screenshots (optional for reference)

## Tools Used
- Verilog HDL
- Xilinx Vivado / Icarus Verilog
- GTKWave for waveform visualization

##  Example Input
in1 = 5'b01001
in2 = 5'b01010
cin = 1'b1

## Expected Output
sum = 5'b10000
carry = 1

##  Author
Mayank Saini – [@mayanksani3412](https://github.com/mayanksani3412)

##  Tags
#Verilog #FullAdder #RTLDesign #DigitalLogic #VLSI #HDL #FPGA #Projects #Xilinx #Simulation #IcarusVerilog
