
------------------------------------- Proof -------------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={28,rS,rT,rD,0,33}                     Premise(F2)
	S3= GPR[rS]=a                                               Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= CP0.ASID=>IMMU.PID                                      Premise(F4)
	S7= IMMU.PID=pid                                            Path(S4,S6)
	S8= PC.Out=>IMMU.IEA                                        Premise(F5)
	S9= IMMU.IEA=addr                                           Path(S5,S8)
	S10= IMMU.Addr={pid,addr}                                   IMMU-Search(S7,S9)
	S11= IMMU.Addr=>IAddrReg.In                                 Premise(F6)
	S12= IAddrReg.In={pid,addr}                                 Path(S10,S11)
	S13= CtrlPC=0                                               Premise(F17)
	S14= CtrlPCInc=0                                            Premise(F18)
	S15= PC[Out]=addr                                           PC-Hold(S1,S13,S14)
	S16= CtrlIAddrReg=1                                         Premise(F19)
	S17= [IAddrReg]={pid,addr}                                  IAddrReg-Write(S12,S16)
	S18= CtrlIMem=0                                             Premise(F23)
	S19= IMem[{pid,addr}]={28,rS,rT,rD,0,33}                    IMem-Hold(S2,S18)
	S20= CtrlGPR=0                                              Premise(F25)
	S21= GPR[rS]=a                                              GPR-Hold(S3,S20)

IF(IMMU)	S22= PC.Out=addr                                            PC-Out(S15)
	S23= IAddrReg.Out={pid,addr}                                IAddrReg-Out(S17)
	S24= IAddrReg.Out=>IMem.RAddr                               Premise(F29)
	S25= IMem.RAddr={pid,addr}                                  Path(S23,S24)
	S26= IMem.Out={28,rS,rT,rD,0,33}                            IMem-Read(S25,S19)
	S27= IMem.MEM8WordOut=IMemGet8Word({pid,addr})              IMem-Read(S25,S19)
	S28= IMem.Out=>IRMux.MemData                                Premise(F30)
	S29= IRMux.MemData={28,rS,rT,rD,0,33}                       Path(S26,S28)
	S30= IRMux.Out={28,rS,rT,rD,0,33}                           IRMux-Select2(S29)
	S31= IRMux.Out=>IR.In                                       Premise(F34)
	S32= IR.In={28,rS,rT,rD,0,33}                               Path(S30,S31)
	S33= IMem.MEM8WordOut=>ICache.WData                         Premise(F35)
	S34= ICache.WData=IMemGet8Word({pid,addr})                  Path(S27,S33)
	S35= PC.Out=>ICache.IEA                                     Premise(F36)
	S36= ICache.IEA=addr                                        Path(S22,S35)
	S37= CtrlPC=0                                               Premise(F42)
	S38= CtrlPCInc=1                                            Premise(F43)
	S39= PC[Out]=addr+4                                         PC-Inc(S15,S37,S38)
	S40= CtrlICache=1                                           Premise(F45)
	S41= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Write(S36,S34,S40)
	S42= CtrlIR=1                                               Premise(F46)
	S43= [IR]={28,rS,rT,rD,0,33}                                IR-Write(S32,S42)
	S44= CtrlGPR=0                                              Premise(F50)
	S45= GPR[rS]=a                                              GPR-Hold(S21,S44)

ID	S46= IR.Out25_21=rS                                         IR-Out(S43)
	S47= IR.Out25_21=>GPR.RReg1                                 Premise(F53)
	S48= GPR.RReg1=rS                                           Path(S46,S47)
	S49= GPR.Rdata1=a                                           GPR-Read(S48,S45)
	S50= GPR.Rdata1=>A.In                                       Premise(F55)
	S51= A.In=a                                                 Path(S49,S50)
	S52= CtrlPC=0                                               Premise(F61)
	S53= CtrlPCInc=0                                            Premise(F62)
	S54= PC[Out]=addr+4                                         PC-Hold(S39,S52,S53)
	S55= CtrlICache=0                                           Premise(F64)
	S56= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Hold(S41,S55)
	S57= CtrlIR=0                                               Premise(F65)
	S58= [IR]={28,rS,rT,rD,0,33}                                IR-Hold(S43,S57)
	S59= CtrlA=1                                                Premise(F70)
	S60= [A]=a                                                  A-Write(S51,S59)

EX	S61= IR.Out15_11=rD                                         IR-Out(S58)
	S62= A.Out=a                                                A-Out(S60)
	S63= A.Out=>CountUnit.In                                    Premise(F71)
	S64= CountUnit.In=a                                         Path(S62,S63)
	S65= CountUnit.Out=Count1(a)                                CountUnit_Count1(S64)
	S66= CountUnit.Out=>GPR.WData                               Premise(F73)
	S67= GPR.WData=Count1(a)                                    Path(S65,S66)
	S68= IR.Out15_11=>GPR.WReg                                  Premise(F74)
	S69= GPR.WReg=rD                                            Path(S61,S68)
	S70= CtrlPC=0                                               Premise(F80)
	S71= CtrlPCInc=0                                            Premise(F81)
	S72= PC[Out]=addr+4                                         PC-Hold(S54,S70,S71)
	S73= CtrlICache=0                                           Premise(F83)
	S74= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Hold(S56,S73)
	S75= CtrlGPR=1                                              Premise(F88)
	S76= GPR[rD]=Count1(a)                                      GPR-Write(S69,S67,S75)

MEM	S77= CtrlPC=0                                               Premise(F95)
	S78= CtrlPCInc=0                                            Premise(F96)
	S79= PC[Out]=addr+4                                         PC-Hold(S72,S77,S78)
	S80= CtrlICache=0                                           Premise(F98)
	S81= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Hold(S74,S80)
	S82= CtrlGPR=0                                              Premise(F103)
	S83= GPR[rD]=Count1(a)                                      GPR-Hold(S76,S82)

WB	S84= CtrlPC=0                                               Premise(F140)
	S85= CtrlPCInc=0                                            Premise(F141)
	S86= PC[Out]=addr+4                                         PC-Hold(S79,S84,S85)
	S87= CtrlICache=0                                           Premise(F143)
	S88= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Hold(S81,S87)
	S89= CtrlGPR=0                                              Premise(F148)
	S90= GPR[rD]=Count1(a)                                      GPR-Hold(S83,S89)

POST	S86= PC[Out]=addr+4                                         PC-Hold(S79,S84,S85)
	S88= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Hold(S81,S87)
	S90= GPR[rD]=Count1(a)                                      GPR-Hold(S83,S89)

