{
  "module_name": "hal_com_phycfg.h",
  "hash_id": "8bc871a60fdf1ee3108ab554561cb948ab0dc79b27eff1d3e072ae3209bf8c6a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/rtl8723bs/include/hal_com_phycfg.h",
  "human_readable_source": " \n \n#ifndef __HAL_COM_PHYCFG_H__\n#define __HAL_COM_PHYCFG_H__\n\n#define\t\tPathA\t\t0x0\t \n#define\t\tPathB\t\t0x1\n#define\t\tPathC\t\t0x2\n#define\t\tPathD\t\t0x3\n\nenum rate_section {\n\tCCK = 0,\n\tOFDM,\n\tHT_MCS0_MCS7,\n};\n\n#define MAX_POWER_INDEX\t\t\t0x3F\n\nenum {\n\tTXPWR_LMT_FCC = 0,\n\tTXPWR_LMT_MKK,\n\tTXPWR_LMT_ETSI,\n\tTXPWR_LMT_WW,\n\tTXPWR_LMT_MAX_REGULATION_NUM,\n};\n\n \nstruct bb_register_def {\n\tu32 rfintfs;\t\t\t \n\t\t\t\t\t \n\n\tu32 rfintfo;\t\t\t \n\t\t\t\t\t \n\n\tu32 rfintfe;\t\t\t \n\t\t\t\t\t \n\n\tu32 rf3wireOffset;\t\t \n\t\t\t\t\t \n\n\tu32 rfHSSIPara2;\t\t \n\t\t\t\t\t \n\tu32 rfLSSIReadBack;\t\t \n\t\t\t\t\t \n\n\tu32 rfLSSIReadBackPi;\t\t \n\n};\n\nu8 PHY_GetTxPowerByRateBase(struct adapter *Adapter, u8 RfPath,\n\t\t\t    enum rate_section RateSection);\n\nu8 PHY_GetRateSectionIndexOfTxPowerByRate(struct adapter *padapter, u32\tRegAddr,\n\t\t\t\t\t  u32 BitMask);\n\nvoid PHY_GetRateValuesOfTxPowerByRate(struct adapter *padapter, u32 RegAddr,\n\t\t\t\t      u32 BitMask, u32 Value, u8 *RateIndex,\n\t\t\t\t      s8 *PwrByRateVal, u8 *RateNum);\n\nu8 PHY_GetRateIndexOfTxPowerByRate(u8 Rate);\n\nvoid PHY_SetTxPowerIndexByRateSection(struct adapter *padapter, u8 RFPath, u8 Channel,\n\t\t\t\t      u8 RateSection);\n\ns8 PHY_GetTxPowerByRate(struct adapter *padapter, u8 RFPath, u8 RateIndex);\n\nvoid PHY_SetTxPowerByRate(struct adapter *padapter, u8 RFPath, u8 Rate,\n\t\t\t  s8 Value);\n\nvoid PHY_SetTxPowerLevelByPath(struct adapter *Adapter, u8 channel, u8 path);\n\nvoid PHY_SetTxPowerIndexByRateArray(struct adapter *padapter, u8 RFPath,\n\t\t\t\t    enum channel_width BandWidth, u8 Channel,\n\t\t\t\t    u8 *Rates, u8 RateArraySize);\n\nvoid PHY_InitTxPowerByRate(struct adapter *padapter);\n\nvoid PHY_StoreTxPowerByRate(struct adapter *padapter, u32 RfPath,\n\t\t\t    u32\tRegAddr, u32 BitMask, u32 Data);\n\nvoid PHY_TxPowerByRateConfiguration(struct adapter *padapter);\n\nu8 PHY_GetTxPowerIndexBase(struct adapter *padapter, u8 RFPath, u8 Rate,\n\t\t\t   enum channel_width BandWidth, u8 Channel);\n\ns8 phy_get_tx_pwr_lmt(struct adapter *adapter, u32 RegPwrTblSel,\n\t\t      enum channel_width Bandwidth, u8 RfPath, u8 DataRate,\n\t\t      u8 Channel);\n\nvoid PHY_SetTxPowerLimit(struct adapter *Adapter, u8 *Regulation, u8 *Bandwidth,\n\t\t\t u8 *RateSection, u8 *RfPath, u8 *Channel, u8 *PowerLimit);\n\nvoid PHY_ConvertTxPowerLimitToPowerIndex(struct adapter *Adapter);\n\nvoid PHY_InitTxPowerLimit(struct adapter *Adapter);\n\ns8 PHY_GetTxPowerTrackingOffset(struct adapter *padapter, u8 Rate, u8 RFPath);\n\nvoid Hal_ChannelPlanToRegulation(struct adapter *Adapter, u16 ChannelPlan);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}