\hypertarget{struct_t_p_i___type}{}\section{T\+P\+I\+\_\+\+Type Struct Reference}
\label{struct_t_p_i___type}\index{TPI\_Type@{TPI\_Type}}


Structure type to access the Trace Port Interface Register (T\+PI).  




{\ttfamily \#include $<$core\+\_\+armv8mbl.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a037901d7cb870199ac51d9ad0ef9fd1a}{S\+S\+P\+SR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a8826aa84e5806053395a742d38d59d0f}{C\+S\+P\+SR}}
\item 
\mbox{\Hypertarget{struct_t_p_i___type_a409fb08ad6d58c17fcb7f59d65db6f93}\label{struct_t_p_i___type_a409fb08ad6d58c17fcb7f59d65db6f93}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}2\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a9e5e4421ef9c3d5b7ff8b24abd4e99b3}{A\+C\+PR}}
\item 
\mbox{\Hypertarget{struct_t_p_i___type_abc2f542560b78ccbbf0a44aadb5651fb}\label{struct_t_p_i___type_abc2f542560b78ccbbf0a44aadb5651fb}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D1} \mbox{[}55\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a12f79d4e3ddc69893ba8bff890d04cc5}{S\+P\+PR}}
\item 
\mbox{\Hypertarget{struct_t_p_i___type_ae6a238467f129df7440d97de8b58fe03}\label{struct_t_p_i___type_ae6a238467f129df7440d97de8b58fe03}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D2} \mbox{[}131\+U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a6c47a0b4c7ffc66093ef993d36bb441c}{F\+F\+SR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a3f68b6e73561b4849ebf953a894df8d2}{F\+F\+CR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_ad092e61fccb6752d3f4adbbd4a7e1567}{P\+S\+CR}}
\item 
\mbox{\Hypertarget{struct_t_p_i___type_a66322e42ec57eff3e05991b7701f29e1}\label{struct_t_p_i___type_a66322e42ec57eff3e05991b7701f29e1}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D3} \mbox{[}809\+U\mbox{]}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_ae3a3197c7be6ce07b50fd87cbb02f319}{L\+AR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_af5373794b1c024b28a2a59a9eab6498e}{L\+SR}}
\item 
\mbox{\Hypertarget{struct_t_p_i___type_acf52c485ef7661b09ce63a4f3dc0b879}\label{struct_t_p_i___type_acf52c485ef7661b09ce63a4f3dc0b879}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D4} \mbox{[}4\+U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a01972f64f408cec28320780ca067b142}{T\+Y\+PE}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_ad98855854a719bbea33061e71529a472}{D\+E\+V\+T\+Y\+PE}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a4d4cd2357f72333a82a1313228287bbd}{T\+R\+I\+G\+G\+ER}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a4c53b48c6bb49037c97742136d14b4f7}{I\+T\+F\+T\+T\+D0}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_ab358319b969d3fed0f89bbe33e9f1652}{I\+T\+A\+T\+B\+C\+T\+R2}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_aaa573b2e073e76e93c51ecec79c616d0}{I\+T\+A\+T\+B\+C\+T\+R0}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_aaf0447dd4b2c16dc1db1e2172c9dac8f}{I\+T\+F\+T\+T\+D1}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_aaa4c823c10f115f7517c82ef86a5a68d}{I\+T\+C\+T\+RL}}
\item 
\mbox{\Hypertarget{struct_t_p_i___type_a9c1ac143e09b64b1f6eb92ecd65d60d0}\label{struct_t_p_i___type_a9c1ac143e09b64b1f6eb92ecd65d60d0}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D5} \mbox{[}39\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_af8b7d15fa5252b733dd4b11fa1b5730a}{C\+L\+A\+I\+M\+S\+ET}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a0e10e292cb019a832b03ddd055b2f6ac}{C\+L\+A\+I\+M\+C\+LR}}
\item 
\mbox{\Hypertarget{struct_t_p_i___type_a33bb14730a444fdeeb91ea9cb7218e62}\label{struct_t_p_i___type_a33bb14730a444fdeeb91ea9cb7218e62}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D7} \mbox{[}8\+U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_abc0ecda8a5446bc754080276bad77514}{D\+E\+V\+ID}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_ad6901bfd8a0089ca7e8a20475cf494a8}{F\+S\+CR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_aa4d7b5cf39dff9f53bf7f69bc287a814}{F\+I\+F\+O0}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_ab358319b969d3fed0f89bbe33e9f1652}{I\+T\+A\+T\+B\+C\+T\+R2}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a061372fcd72f1eea871e2d9c1be849bc}{F\+I\+F\+O1}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the Trace Port Interface Register (T\+PI). 

\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_t_p_i___type_a9e5e4421ef9c3d5b7ff8b24abd4e99b3}\label{struct_t_p_i___type_a9e5e4421ef9c3d5b7ff8b24abd4e99b3}} 
\index{TPI\_Type@{TPI\_Type}!ACPR@{ACPR}}
\index{ACPR@{ACPR}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{ACPR}{ACPR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+A\+C\+PR}

Offset\+: 0x010 (R/W) Asynchronous Clock Prescaler Register \mbox{\Hypertarget{struct_t_p_i___type_a0e10e292cb019a832b03ddd055b2f6ac}\label{struct_t_p_i___type_a0e10e292cb019a832b03ddd055b2f6ac}} 
\index{TPI\_Type@{TPI\_Type}!CLAIMCLR@{CLAIMCLR}}
\index{CLAIMCLR@{CLAIMCLR}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{CLAIMCLR}{CLAIMCLR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+C\+L\+A\+I\+M\+C\+LR}

Offset\+: 0x\+F\+A4 (R/W) Claim tag clear \mbox{\Hypertarget{struct_t_p_i___type_af8b7d15fa5252b733dd4b11fa1b5730a}\label{struct_t_p_i___type_af8b7d15fa5252b733dd4b11fa1b5730a}} 
\index{TPI\_Type@{TPI\_Type}!CLAIMSET@{CLAIMSET}}
\index{CLAIMSET@{CLAIMSET}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{CLAIMSET}{CLAIMSET}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+C\+L\+A\+I\+M\+S\+ET}

Offset\+: 0x\+F\+A0 (R/W) Claim tag set \mbox{\Hypertarget{struct_t_p_i___type_a8826aa84e5806053395a742d38d59d0f}\label{struct_t_p_i___type_a8826aa84e5806053395a742d38d59d0f}} 
\index{TPI\_Type@{TPI\_Type}!CSPSR@{CSPSR}}
\index{CSPSR@{CSPSR}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{CSPSR}{CSPSR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+C\+S\+P\+SR}

Offset\+: 0x004 (R/W) Current Parallel Port Sizes Register

Offset\+: 0x004 (R/W) Current Parallel Port Size Register \mbox{\Hypertarget{struct_t_p_i___type_abc0ecda8a5446bc754080276bad77514}\label{struct_t_p_i___type_abc0ecda8a5446bc754080276bad77514}} 
\index{TPI\_Type@{TPI\_Type}!DEVID@{DEVID}}
\index{DEVID@{DEVID}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{DEVID}{DEVID}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+D\+E\+V\+ID}

Offset\+: 0x\+F\+C8 (R/ ) Device Configuration Register

Offset\+: 0x\+F\+C8 (R/ ) T\+P\+I\+U\+\_\+\+D\+E\+V\+ID \mbox{\Hypertarget{struct_t_p_i___type_ad98855854a719bbea33061e71529a472}\label{struct_t_p_i___type_ad98855854a719bbea33061e71529a472}} 
\index{TPI\_Type@{TPI\_Type}!DEVTYPE@{DEVTYPE}}
\index{DEVTYPE@{DEVTYPE}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{DEVTYPE}{DEVTYPE}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+D\+E\+V\+T\+Y\+PE}

Offset\+: 0x\+F\+CC (R/ ) Device Type Register

Offset\+: 0x\+F\+CC (R/ ) Device Type Identifier Register

Offset\+: 0x\+F\+CC (R/ ) T\+P\+I\+U\+\_\+\+D\+E\+V\+T\+Y\+PE \mbox{\Hypertarget{struct_t_p_i___type_a3f68b6e73561b4849ebf953a894df8d2}\label{struct_t_p_i___type_a3f68b6e73561b4849ebf953a894df8d2}} 
\index{TPI\_Type@{TPI\_Type}!FFCR@{FFCR}}
\index{FFCR@{FFCR}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{FFCR}{FFCR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+F\+F\+CR}

Offset\+: 0x304 (R/W) Formatter and Flush Control Register \mbox{\Hypertarget{struct_t_p_i___type_a6c47a0b4c7ffc66093ef993d36bb441c}\label{struct_t_p_i___type_a6c47a0b4c7ffc66093ef993d36bb441c}} 
\index{TPI\_Type@{TPI\_Type}!FFSR@{FFSR}}
\index{FFSR@{FFSR}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{FFSR}{FFSR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+F\+F\+SR}

Offset\+: 0x300 (R/ ) Formatter and Flush Status Register \mbox{\Hypertarget{struct_t_p_i___type_aa4d7b5cf39dff9f53bf7f69bc287a814}\label{struct_t_p_i___type_aa4d7b5cf39dff9f53bf7f69bc287a814}} 
\index{TPI\_Type@{TPI\_Type}!FIFO0@{FIFO0}}
\index{FIFO0@{FIFO0}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{FIFO0}{FIFO0}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+F\+I\+F\+O0}

Offset\+: 0x\+E\+EC (R/ ) Integration E\+TM Data \mbox{\Hypertarget{struct_t_p_i___type_a061372fcd72f1eea871e2d9c1be849bc}\label{struct_t_p_i___type_a061372fcd72f1eea871e2d9c1be849bc}} 
\index{TPI\_Type@{TPI\_Type}!FIFO1@{FIFO1}}
\index{FIFO1@{FIFO1}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{FIFO1}{FIFO1}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+F\+I\+F\+O1}

Offset\+: 0x\+E\+FC (R/ ) Integration I\+TM Data \mbox{\Hypertarget{struct_t_p_i___type_ad6901bfd8a0089ca7e8a20475cf494a8}\label{struct_t_p_i___type_ad6901bfd8a0089ca7e8a20475cf494a8}} 
\index{TPI\_Type@{TPI\_Type}!FSCR@{FSCR}}
\index{FSCR@{FSCR}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{FSCR}{FSCR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+F\+S\+CR}

Offset\+: 0x308 (R/ ) Formatter Synchronization Counter Register \mbox{\Hypertarget{struct_t_p_i___type_aaa573b2e073e76e93c51ecec79c616d0}\label{struct_t_p_i___type_aaa573b2e073e76e93c51ecec79c616d0}} 
\index{TPI\_Type@{TPI\_Type}!ITATBCTR0@{ITATBCTR0}}
\index{ITATBCTR0@{ITATBCTR0}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{ITATBCTR0}{ITATBCTR0}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+I\+T\+A\+T\+B\+C\+T\+R0}

Offset\+: 0x\+E\+F8 (R/ ) Integration Test A\+TB Control Register 0

Offset\+: 0x\+E\+F8 (R/ ) I\+T\+A\+T\+B\+C\+T\+R0 \mbox{\Hypertarget{struct_t_p_i___type_ab358319b969d3fed0f89bbe33e9f1652}\label{struct_t_p_i___type_ab358319b969d3fed0f89bbe33e9f1652}} 
\index{TPI\_Type@{TPI\_Type}!ITATBCTR2@{ITATBCTR2}}
\index{ITATBCTR2@{ITATBCTR2}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{ITATBCTR2}{ITATBCTR2}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+I\+T\+A\+T\+B\+C\+T\+R2}

Offset\+: 0x\+E\+F0 (R/W) Integration Test A\+TB Control Register 2

Offset\+: 0x\+E\+F0 (R/ ) I\+T\+A\+T\+B\+C\+T\+R2 \mbox{\Hypertarget{struct_t_p_i___type_ab358319b969d3fed0f89bbe33e9f1652}\label{struct_t_p_i___type_ab358319b969d3fed0f89bbe33e9f1652}} 
\index{TPI\_Type@{TPI\_Type}!ITATBCTR2@{ITATBCTR2}}
\index{ITATBCTR2@{ITATBCTR2}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{ITATBCTR2}{ITATBCTR2}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+I\+T\+A\+T\+B\+C\+T\+R2}

Offset\+: 0x\+E\+F0 (R/ ) I\+T\+A\+T\+B\+C\+T\+R2 \mbox{\Hypertarget{struct_t_p_i___type_aaa4c823c10f115f7517c82ef86a5a68d}\label{struct_t_p_i___type_aaa4c823c10f115f7517c82ef86a5a68d}} 
\index{TPI\_Type@{TPI\_Type}!ITCTRL@{ITCTRL}}
\index{ITCTRL@{ITCTRL}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{ITCTRL}{ITCTRL}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+I\+T\+C\+T\+RL}

Offset\+: 0x\+F00 (R/W) Integration Mode Control \mbox{\Hypertarget{struct_t_p_i___type_a4c53b48c6bb49037c97742136d14b4f7}\label{struct_t_p_i___type_a4c53b48c6bb49037c97742136d14b4f7}} 
\index{TPI\_Type@{TPI\_Type}!ITFTTD0@{ITFTTD0}}
\index{ITFTTD0@{ITFTTD0}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{ITFTTD0}{ITFTTD0}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+I\+T\+F\+T\+T\+D0}

Offset\+: 0x\+E\+EC (R/ ) Integration Test F\+I\+FO Test Data 0 Register \mbox{\Hypertarget{struct_t_p_i___type_aaf0447dd4b2c16dc1db1e2172c9dac8f}\label{struct_t_p_i___type_aaf0447dd4b2c16dc1db1e2172c9dac8f}} 
\index{TPI\_Type@{TPI\_Type}!ITFTTD1@{ITFTTD1}}
\index{ITFTTD1@{ITFTTD1}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{ITFTTD1}{ITFTTD1}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+I\+T\+F\+T\+T\+D1}

Offset\+: 0x\+E\+FC (R/ ) Integration Test F\+I\+FO Test Data 1 Register \mbox{\Hypertarget{struct_t_p_i___type_ae3a3197c7be6ce07b50fd87cbb02f319}\label{struct_t_p_i___type_ae3a3197c7be6ce07b50fd87cbb02f319}} 
\index{TPI\_Type@{TPI\_Type}!LAR@{LAR}}
\index{LAR@{LAR}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{LAR}{LAR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+L\+AR}

Offset\+: 0x\+F\+B0 ( /W) Software Lock Access Register \mbox{\Hypertarget{struct_t_p_i___type_af5373794b1c024b28a2a59a9eab6498e}\label{struct_t_p_i___type_af5373794b1c024b28a2a59a9eab6498e}} 
\index{TPI\_Type@{TPI\_Type}!LSR@{LSR}}
\index{LSR@{LSR}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{LSR}{LSR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+L\+SR}

Offset\+: 0x\+F\+B4 (R/ ) Software Lock Status Register \mbox{\Hypertarget{struct_t_p_i___type_ad092e61fccb6752d3f4adbbd4a7e1567}\label{struct_t_p_i___type_ad092e61fccb6752d3f4adbbd4a7e1567}} 
\index{TPI\_Type@{TPI\_Type}!PSCR@{PSCR}}
\index{PSCR@{PSCR}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{PSCR}{PSCR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+P\+S\+CR}

Offset\+: 0x308 (R/W) Periodic Synchronization Control Register \mbox{\Hypertarget{struct_t_p_i___type_a12f79d4e3ddc69893ba8bff890d04cc5}\label{struct_t_p_i___type_a12f79d4e3ddc69893ba8bff890d04cc5}} 
\index{TPI\_Type@{TPI\_Type}!SPPR@{SPPR}}
\index{SPPR@{SPPR}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{SPPR}{SPPR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+S\+P\+PR}

Offset\+: 0x0\+F0 (R/W) Selected Pin Protocol Register \mbox{\Hypertarget{struct_t_p_i___type_a037901d7cb870199ac51d9ad0ef9fd1a}\label{struct_t_p_i___type_a037901d7cb870199ac51d9ad0ef9fd1a}} 
\index{TPI\_Type@{TPI\_Type}!SSPSR@{SSPSR}}
\index{SSPSR@{SSPSR}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{SSPSR}{SSPSR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+S\+S\+P\+SR}

Offset\+: 0x000 (R/ ) Supported Parallel Port Sizes Register

Offset\+: 0x000 (R/ ) Supported Parallel Port Size Register \mbox{\Hypertarget{struct_t_p_i___type_a4d4cd2357f72333a82a1313228287bbd}\label{struct_t_p_i___type_a4d4cd2357f72333a82a1313228287bbd}} 
\index{TPI\_Type@{TPI\_Type}!TRIGGER@{TRIGGER}}
\index{TRIGGER@{TRIGGER}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{TRIGGER}{TRIGGER}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+T\+R\+I\+G\+G\+ER}

Offset\+: 0x\+E\+E8 (R/ ) T\+R\+I\+G\+G\+ER Register \mbox{\Hypertarget{struct_t_p_i___type_a01972f64f408cec28320780ca067b142}\label{struct_t_p_i___type_a01972f64f408cec28320780ca067b142}} 
\index{TPI\_Type@{TPI\_Type}!TYPE@{TYPE}}
\index{TYPE@{TYPE}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{TYPE}{TYPE}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t T\+P\+I\+\_\+\+Type\+::\+T\+Y\+PE}

Offset\+: 0x\+F\+C8 (R/ ) Device Identifier Register 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__armv8mbl_8h}{core\+\_\+armv8mbl.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__armv8mml_8h}{core\+\_\+armv8mml.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm23_8h}{core\+\_\+cm23.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm33_8h}{core\+\_\+cm33.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm7_8h}{core\+\_\+cm7.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__sc300_8h}{core\+\_\+sc300.\+h}}\end{DoxyCompactItemize}
