

================================================================
== Vitis HLS Report for 'fn1_Pipeline_VITIS_LOOP_334_5'
================================================================
* Date:           Sun Jun 23 22:27:35 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        rand1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  6.442 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_334_5  |        ?|        ?|       167|        166|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    403|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|   35948|  27540|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    954|    -|
|Register         |        -|    -|    1153|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|   37101|  28897|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      34|     54|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------------+---------+----+------+------+-----+
    |             Instance            |            Module           | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------+-----------------------------+---------+----+------+------+-----+
    |lshr_169ns_32ns_169_7_1_U86      |lshr_169ns_32ns_169_7_1      |        0|   0|   538|   453|    0|
    |shl_169ns_32ns_169_7_1_U87       |shl_169ns_32ns_169_7_1       |        0|   0|   538|   453|    0|
    |udiv_13ns_17ns_13_17_1_U91       |udiv_13ns_17ns_13_17_1       |        0|   0|   738|   565|    0|
    |udiv_16ns_64ns_17_20_1_U90       |udiv_16ns_64ns_17_20_1       |        0|   0|  8651|  6607|    0|
    |udiv_64s_9ns_62_68_1_U89         |udiv_64s_9ns_62_68_1         |        0|   0|  8651|  6607|    0|
    |uitodp_64ns_64_7_no_dsp_1_x_U85  |uitodp_64ns_64_7_no_dsp_1_x  |        0|   0|     0|     0|    0|
    |urem_62ns_33ns_33_66_1_U92       |urem_62ns_33ns_33_66_1       |        0|   0|  8181|  6248|    0|
    |urem_64ns_33ns_33_68_1_U88       |urem_64ns_33ns_33_68_1       |        0|   0|  8651|  6607|    0|
    +---------------------------------+-----------------------------+---------+----+------+------+-----+
    |Total                            |                             |        0|   0| 35948| 27540|    0|
    +---------------------------------+-----------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln348_fu_408_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln354_fu_348_p2     |         +|   0|  0|  24|          17|          10|
    |add_ln358_fu_361_p2     |         +|   0|  0|  40|          33|          10|
    |add_ln486_fu_234_p2     |         +|   0|  0|  12|          12|          11|
    |sub_ln334_fu_297_p2     |         -|   0|  0|  71|          13|          64|
    |sub_ln71_fu_248_p2      |         -|   0|  0|  12|          10|          11|
    |and_ln354_fu_398_p2     |       and|   0|  0|  13|          13|          13|
    |icmp_ln334_fu_327_p2    |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln354_fu_382_p2    |      icmp|   0|  0|  40|          33|           1|
    |select_ln354_fu_391_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln71_fu_257_p3   |    select|   0|  0|  12|           1|          12|
    |val_fu_320_p3           |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 403|         232|         297|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  891|        167|    1|        167|
    |ap_done_int                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |    9|          2|    1|          2|
    |ap_sig_allocacmp_v_29_3      |    9|          2|   64|        128|
    |v_29_1_fu_96                 |    9|          2|   64|        128|
    |v_47_1_fu_100                |    9|          2|   32|         64|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  954|        181|  165|        495|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+-----+----+-----+-----------+
    |             Name            |  FF | LUT| Bits| Const Bits|
    +-----------------------------+-----+----+-----+-----------+
    |add_ln348_reg_591            |   33|   0|   33|          0|
    |add_ln354_reg_546            |   17|   0|   17|          0|
    |add_ln358_reg_566            |   33|   0|   33|          0|
    |ap_CS_fsm                    |  166|   0|  166|          0|
    |ap_done_reg                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |    1|   0|    1|          0|
    |conv911_cast_reg_479         |   16|   0|   64|         48|
    |conv919_cast_reg_469         |    9|   0|   64|         55|
    |icmp_ln334_reg_537           |    1|   0|    1|          0|
    |icmp_ln354_reg_586           |    1|   0|    1|          0|
    |lshr_ln71_reg_522            |  169|   0|  169|          0|
    |or902_cast_cast_reg_459      |   32|   0|   33|          1|
    |p_cast18_cast_reg_474        |   13|   0|   17|          4|
    |select_ln71_reg_505          |   12|   0|   12|          0|
    |shl_ln71_reg_527             |  169|   0|  169|          0|
    |sub_ln334_reg_532            |   64|   0|   64|          0|
    |tmp_5_reg_500                |    1|   0|    1|          0|
    |trunc_ln505_reg_495          |   52|   0|   52|          0|
    |udiv_ln352_reg_551           |   13|   0|   13|          0|
    |udiv_ln353_reg_541           |   17|   0|   17|          0|
    |udiv_ln355_reg_561           |   62|   0|   62|          0|
    |urem_ln356_reg_581           |   33|   0|   33|          0|
    |urem_ln357_reg_556           |   33|   0|   33|          0|
    |v_29_1_fu_96                 |   64|   0|   64|          0|
    |v_29_2_reg_601               |   64|   0|   64|          0|
    |v_47_1_fu_100                |   32|   0|   32|          0|
    |xs_exp_reg_489               |   11|   0|   11|          0|
    |zext_ln334_cast_reg_464      |   33|   0|   64|         31|
    +-----------------------------+-----+----+-----+-----------+
    |Total                        | 1153|   0| 1292|        139|
    +-----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+--------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_334_5|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_334_5|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_334_5|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_334_5|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_334_5|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_334_5|  return value|
|grp_fu_630_p_din0   |  out|   64|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_334_5|  return value|
|grp_fu_630_p_din1   |  out|   64|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_334_5|  return value|
|grp_fu_630_p_dout0  |   in|   64|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_334_5|  return value|
|grp_fu_630_p_ce     |  out|    1|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_334_5|  return value|
|empty               |   in|   32|     ap_none|                          empty|        scalar|
|v_29                |   in|   64|     ap_none|                           v_29|        scalar|
|p_21                |   in|   64|     ap_none|                           p_21|        scalar|
|conv911             |   in|   16|     ap_none|                        conv911|        scalar|
|add913              |   in|   64|     ap_none|                         add913|        scalar|
|p_cast18            |   in|   13|     ap_none|                       p_cast18|        scalar|
|conv919             |   in|    9|     ap_none|                        conv919|        scalar|
|v_51                |   in|   64|     ap_none|                           v_51|        scalar|
|zext_ln334          |   in|   33|     ap_none|                     zext_ln334|        scalar|
|or902_cast          |   in|   32|     ap_none|                     or902_cast|        scalar|
|v_47_1_out          |  out|   32|      ap_vld|                     v_47_1_out|       pointer|
|v_47_1_out_ap_vld   |  out|    1|      ap_vld|                     v_47_1_out|       pointer|
+--------------------+-----+-----+------------+-------------------------------+--------------+

