-intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "/home/grzegorz/git/ETH1CFGEN1/software/FPGA/ETH1CFGEN1/test_main_isim_beh.exe" -prj "/home/grzegorz/git/ETH1CFGEN1/software/FPGA/ETH1CFGEN1/test_main_beh.prj" "work.test_main" "work.glbl" 
