#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000ff2330 .scope module, "fullAdder_testbench" "fullAdder_testbench" 2 53;
 .timescale 0 0;
v0000000001045660_0 .net "C1", 0 0, L_0000000001046370;  1 drivers
v0000000001045520_0 .net "S1", 0 0, L_0000000001046170;  1 drivers
v00000000010458e0_0 .net "X", 0 0, v0000000001045c00_0;  1 drivers
v0000000001045160_0 .net "Y", 0 0, v0000000001045f20_0;  1 drivers
v0000000001045b60_0 .net "Z", 0 0, v0000000001045ca0_0;  1 drivers
S_0000000000fe8ec0 .scope module, "FA" "fullAdder" 2 56, 2 8 0, S_0000000000ff2330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X"
    .port_info 1 /INPUT 1 "Y"
    .port_info 2 /INPUT 1 "Z"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "C"
L_0000000001046370 .functor OR 1, L_0000000001046100, L_0000000001046300, C4<0>, C4<0>;
v0000000000fb28f0_0 .net "C", 0 0, L_0000000001046370;  alias, 1 drivers
v0000000000fb2990_0 .net "S", 0 0, L_0000000001046170;  alias, 1 drivers
v0000000000fb2a30_0 .net "X", 0 0, v0000000001045c00_0;  alias, 1 drivers
v0000000000fb2ad0_0 .net "Y", 0 0, v0000000001045f20_0;  alias, 1 drivers
v0000000001045ac0_0 .net "Z", 0 0, v0000000001045ca0_0;  alias, 1 drivers
v0000000001045020_0 .net "carryWire", 0 0, L_0000000001046100;  1 drivers
v0000000001045340_0 .net "carryWire1", 0 0, L_0000000001046300;  1 drivers
v0000000001045200_0 .net "sumWire", 0 0, L_0000000000fb33f0;  1 drivers
S_0000000000fe9040 .scope module, "ha0" "halfAdder" 2 13, 2 1 0, S_0000000000fe8ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X"
    .port_info 1 /INPUT 1 "Y"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "C"
L_0000000000fb33f0 .functor XOR 1, v0000000001045c00_0, v0000000001045f20_0, C4<0>, C4<0>;
L_0000000001046100 .functor AND 1, v0000000001045c00_0, v0000000001045f20_0, C4<1>, C4<1>;
v0000000000fe91c0_0 .net "C", 0 0, L_0000000001046100;  alias, 1 drivers
v0000000001044df0_0 .net "S", 0 0, L_0000000000fb33f0;  alias, 1 drivers
v0000000001044e90_0 .net "X", 0 0, v0000000001045c00_0;  alias, 1 drivers
v0000000001044f30_0 .net "Y", 0 0, v0000000001045f20_0;  alias, 1 drivers
S_00000000010bcfe0 .scope module, "ha1" "halfAdder" 2 14, 2 1 0, S_0000000000fe8ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X"
    .port_info 1 /INPUT 1 "Y"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "C"
L_0000000001046170 .functor XOR 1, L_0000000000fb33f0, v0000000001045ca0_0, C4<0>, C4<0>;
L_0000000001046300 .functor AND 1, L_0000000000fb33f0, v0000000001045ca0_0, C4<1>, C4<1>;
v00000000010bd160_0 .net "C", 0 0, L_0000000001046300;  alias, 1 drivers
v00000000010bd200_0 .net "S", 0 0, L_0000000001046170;  alias, 1 drivers
v00000000010bd2a0_0 .net "X", 0 0, L_0000000000fb33f0;  alias, 1 drivers
v00000000010bd340_0 .net "Y", 0 0, v0000000001045ca0_0;  alias, 1 drivers
S_0000000000fb2b70 .scope module, "FASG" "fullAdder_stimulus_generator" 2 57, 2 19 0, S_0000000000ff2330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "x"
    .port_info 1 /OUTPUT 1 "y"
    .port_info 2 /OUTPUT 1 "z"
v0000000001045c00_0 .var "x", 0 0;
v0000000001045f20_0 .var "y", 0 0;
v0000000001045ca0_0 .var "z", 0 0;
    .scope S_0000000000fb2b70;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001045c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001045f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001045ca0_0, 0, 1;
    %vpi_call 2 28 "$dumpfile", "fullAdder.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001045c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001045f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001045ca0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001045c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001045f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001045ca0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001045c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001045f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001045ca0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001045c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001045f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001045ca0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001045c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001045f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001045ca0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001045c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001045f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001045ca0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001045c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001045f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001045ca0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001045c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001045f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001045ca0_0, 0, 1;
    %delay 2, 0;
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "fullAdder.v";
