#ifndef __VBX_CPP_FUNCS__

#define __VBX_CPP_FUNCS__

#include "macros.h"

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_word_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_word_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_word_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_word_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_word_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_word_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_word_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_word_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_word_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_word_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_word_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_word_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_word_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_word_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_half_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_half_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_half_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_half_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_half_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_half_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_half_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_half_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_half_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_half_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_half_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_half_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_half_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_half_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_byte_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_byte_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_byte_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_byte_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_byte_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_byte_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_byte_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_byte_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_byte_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_byte_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_byte_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_byte_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_byte_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_byte_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_uword_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_uword_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_uword_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_uword_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_uword_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_uword_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_uword_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_uword_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_uword_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_uword_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_uword_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_uword_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_uword_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_uword_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_uhalf_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_uhalf_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_uhalf_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_uhalf_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_uhalf_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_uhalf_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_uhalf_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_uhalf_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_uhalf_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_uhalf_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_uhalf_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_uhalf_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_uhalf_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_uhalf_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_ubyte_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_ubyte_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_ubyte_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_ubyte_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_ubyte_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_ubyte_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_ubyte_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_ubyte_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_ubyte_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_ubyte_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_ubyte_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_ubyte_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_ubyte_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_ubyte_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_word_t srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_word_t srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_word_t srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_word_t srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_word_t srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_word_t srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_word_t srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_word_t srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_word_t srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_word_t srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_word_t srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_word_t srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_word_t srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_word_t srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_uword_t srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_uword_t srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_uword_t srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,WHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_uword_t srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,WHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_uword_t srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,WBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_uword_t srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,WBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_uword_t srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,WWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_uword_t srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,WWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_uword_t srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,WHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_uword_t srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,WHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_uword_t srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,WBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_uword_t srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,WBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_word_t* dest,vbx_uword_t srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SE,WWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_word_t* dest,vbx_uword_t srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SE,WWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_word_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_word_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_word_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_word_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_word_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_word_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_word_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_word_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_word_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_word_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_word_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_word_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_word_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_word_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_half_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_half_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_half_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_half_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_half_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_half_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_half_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_half_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_half_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_half_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_half_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_half_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_half_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_half_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_byte_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_byte_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_byte_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_byte_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_byte_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_byte_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_byte_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_byte_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_byte_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_byte_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_byte_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_byte_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_byte_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_byte_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_uword_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_uword_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_uword_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_uword_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_uword_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_uword_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_uword_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_uword_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_uword_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_uword_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_uword_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_uword_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_uword_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_uword_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_uhalf_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_uhalf_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_uhalf_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_uhalf_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_uhalf_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_uhalf_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_uhalf_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_uhalf_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_uhalf_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_uhalf_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_uhalf_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_uhalf_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_uhalf_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_uhalf_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_ubyte_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_ubyte_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_ubyte_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_ubyte_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_ubyte_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_ubyte_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_ubyte_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_ubyte_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_ubyte_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_ubyte_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_ubyte_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_ubyte_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_ubyte_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_ubyte_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_word_t srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_word_t srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_word_t srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_word_t srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_word_t srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_word_t srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_word_t srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_word_t srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_word_t srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_word_t srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_word_t srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_word_t srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_word_t srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_word_t srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_uword_t srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,HWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_uword_t srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,HWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_uword_t srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_uword_t srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_uword_t srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,HBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_uword_t srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,HBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_uword_t srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,HWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_uword_t srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,HWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_uword_t srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,HHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_uword_t srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,HHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_uword_t srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,HBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_uword_t srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,HBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_half_t* dest,vbx_uword_t srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SE,HHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_half_t* dest,vbx_uword_t srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SE,HHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_word_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_word_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_word_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BWH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_word_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BWH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_word_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BWB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_word_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BWB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_word_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BWW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_word_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BWW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_word_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BWH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_word_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BWH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_word_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BWB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_word_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BWB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_word_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_word_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_half_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BHW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_half_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BHW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_half_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_half_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_half_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BHB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_half_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BHB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_half_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BHW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_half_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BHW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_half_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BHH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_half_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BHH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_half_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BHB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_half_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BHB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_half_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_half_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_byte_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BBW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_byte_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BBW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_byte_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BBH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_byte_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BBH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_byte_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_byte_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_byte_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BBW,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_byte_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BBW,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_byte_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BBH,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_byte_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BBH,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_byte_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BBB,1,".acc",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_byte_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BBB,1,"",SSU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_byte_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_byte_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_uword_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BWW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_uword_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BWW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_uword_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BWH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_uword_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BWH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_uword_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BWB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_uword_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BWB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_uword_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_uword_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_uword_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BWH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_uword_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BWH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_uword_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BWB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_uword_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BWB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_uword_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_uword_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_uhalf_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BHW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_uhalf_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BHW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_uhalf_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BHH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_uhalf_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BHH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_uhalf_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BHB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_uhalf_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BHB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_uhalf_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BHW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_uhalf_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BHW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_uhalf_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_uhalf_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_uhalf_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BHB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_uhalf_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BHB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_uhalf_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_uhalf_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_ubyte_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BBW,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_ubyte_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BBW,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_ubyte_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BBH,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_ubyte_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BBH,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_ubyte_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BBB,1,".acc",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_ubyte_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BBB,1,"",SUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_ubyte_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BBW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_ubyte_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BBW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_ubyte_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BBH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_ubyte_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BBH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_ubyte_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_ubyte_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_ubyte_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_ubyte_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_word_t srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_word_t srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_word_t srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_word_t srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_word_t srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_word_t srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_word_t srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_word_t srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_word_t srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_word_t srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_word_t srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_word_t srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_word_t srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_word_t srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_uword_t srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,BWW,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_uword_t srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,BWW,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_uword_t srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,BHH,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_uword_t srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,BHH,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_uword_t srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_uword_t srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_uword_t srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,BWW,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_uword_t srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,BWW,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_uword_t srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,BHH,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_uword_t srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,BHH,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_uword_t srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,BBB,1,".acc",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_uword_t srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,BBB,1,"",SUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_byte_t* dest,vbx_uword_t srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SE,BBB,1,".acc",SSS,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_byte_t* dest,vbx_uword_t srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SE,BBB,1,"",SSS,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_word_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_word_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_word_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_word_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_word_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_word_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_word_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_word_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_word_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_word_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_word_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_word_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_word_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_word_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_half_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_half_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_half_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_half_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_half_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_half_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_half_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_half_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_half_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_half_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_half_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_half_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_half_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_half_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_byte_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_byte_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_byte_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_byte_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_byte_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_byte_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_byte_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_byte_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_byte_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_byte_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_byte_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_byte_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_byte_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_byte_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_uword_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_uword_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_uword_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_uword_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_uword_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_uword_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_uword_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_uword_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_uword_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_uword_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_uword_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_uword_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_uword_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_uword_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_uhalf_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_uhalf_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_uhalf_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_uhalf_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_uhalf_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_uhalf_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_uhalf_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_uhalf_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_uhalf_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_uhalf_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_uhalf_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_uhalf_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_uhalf_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_uhalf_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_ubyte_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_ubyte_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_ubyte_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_ubyte_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_ubyte_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_ubyte_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_ubyte_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_ubyte_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_ubyte_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_ubyte_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_ubyte_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_ubyte_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_ubyte_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_ubyte_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_word_t srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_word_t srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_word_t srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_word_t srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_word_t srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_word_t srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_word_t srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_word_t srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_word_t srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_word_t srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_word_t srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_word_t srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_word_t srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_word_t srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_uword_t srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,WWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_uword_t srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,WWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_uword_t srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,WHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_uword_t srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,WHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_uword_t srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,WBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_uword_t srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,WBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_uword_t srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_uword_t srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_uword_t srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,WHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_uword_t srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,WHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_uword_t srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,WBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_uword_t srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,WBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uword_t* dest,vbx_uword_t srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SE,WWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uword_t* dest,vbx_uword_t srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SE,WWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_word_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_word_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_word_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_word_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_word_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_word_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_word_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_word_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_word_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_word_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_word_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_word_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_word_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_word_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_half_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_half_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_half_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_half_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_half_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_half_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_half_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_half_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_half_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_half_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_half_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_half_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_half_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_half_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_byte_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_byte_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_byte_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_byte_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_byte_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_byte_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_byte_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_byte_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_byte_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_byte_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_byte_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_byte_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_byte_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_byte_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_uword_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_uword_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_uword_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_uword_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_uword_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_uword_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_uword_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_uword_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_uword_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_uword_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_uword_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_uword_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_uword_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_uword_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_uhalf_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_uhalf_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_uhalf_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_uhalf_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_uhalf_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_uhalf_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_uhalf_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_uhalf_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_uhalf_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_uhalf_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_uhalf_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_uhalf_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_uhalf_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_uhalf_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_ubyte_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_ubyte_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_ubyte_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_ubyte_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_ubyte_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_ubyte_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_ubyte_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_ubyte_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_ubyte_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_ubyte_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_ubyte_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_ubyte_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_ubyte_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_ubyte_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_word_t srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_word_t srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_word_t srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_word_t srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_word_t srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_word_t srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_word_t srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_word_t srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_word_t srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_word_t srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_word_t srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_word_t srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_word_t srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_word_t srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_uword_t srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,HWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_uword_t srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,HWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_uword_t srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,HHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_uword_t srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,HHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_uword_t srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,HBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_uword_t srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,HBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_uword_t srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,HWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_uword_t srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,HWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_uword_t srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_uword_t srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_uword_t srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,HBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_uword_t srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,HBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_uhalf_t* dest,vbx_uword_t srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SE,HHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_uhalf_t* dest,vbx_uword_t srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SE,HHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_word_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_word_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_word_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BWH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_word_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BWH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_word_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BWB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_word_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BWB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_word_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BWW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_word_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BWW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_word_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BWH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_word_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BWH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_word_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BWB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_word_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BWB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_word_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_word_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_half_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BHW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_half_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BHW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_half_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_half_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_half_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BHB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_half_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BHB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_half_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BHW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_half_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BHW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_half_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BHH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_half_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BHH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_half_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BHB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_half_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BHB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_half_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_half_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_byte_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BBW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_byte_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BBW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_byte_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BBH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_byte_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BBH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_byte_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_byte_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_byte_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BBW,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_byte_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BBW,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_byte_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BBH,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_byte_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BBH,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_byte_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BBB,1,".acc",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_byte_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BBB,1,"",USU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_byte_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_byte_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_uword_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BWW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_uword_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BWW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_uword_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BWH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_uword_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BWH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_uword_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BWB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_uword_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BWB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_uword_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_uword_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_uword_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BWH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_uword_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BWH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_uword_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BWB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_uword_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BWB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_uword_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_uword_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_uhalf_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BHW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_uhalf_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BHW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_uhalf_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BHH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_uhalf_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BHH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_uhalf_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BHB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_uhalf_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BHB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_uhalf_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BHW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_uhalf_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BHW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_uhalf_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_uhalf_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_uhalf_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BHB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_uhalf_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BHB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_uhalf_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_uhalf_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_ubyte_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BBW,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_ubyte_t* srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BBW,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_ubyte_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BBH,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_ubyte_t* srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BBH,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_ubyte_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BBB,1,".acc",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_ubyte_t* srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BBB,1,"",UUS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_ubyte_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BBW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_ubyte_t* srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BBW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_ubyte_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BBH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_ubyte_t* srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BBH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_ubyte_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_ubyte_t* srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,VV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,VV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,VV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,VV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,VV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,VV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,VV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,VV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,VV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,VV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,VV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,VV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,VV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,VV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_ubyte_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_ubyte_t* srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,VE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,VE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,VE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,VE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,VE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,VE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,VE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,VE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,VE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,VE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,VE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,VE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,VE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,VE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,VE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,VE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,VE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,VE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,VE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,VE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,VE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,VE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,VE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,VE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,VE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,VE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,VE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,VE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,VE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,VE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,VE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,VE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,VE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,VE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,VE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,VE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,VE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,VE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,VE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,VE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,VE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_word_t srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_word_t srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_word_t srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_word_t srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_word_t srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_word_t srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_word_t srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_word_t srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_word_t srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_word_t srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_word_t srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_word_t srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_word_t srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_word_t srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_uword_t srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,BWW,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_uword_t srca,vbx_word_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,BWW,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_uword_t srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,BHH,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_uword_t srca,vbx_half_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,BHH,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_uword_t srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,BBB,1,".acc",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_uword_t srca,vbx_byte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,BBB,1,"",USS,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_uword_t srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,BWW,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_uword_t srca,vbx_uword_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,BWW,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_uword_t srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,BHH,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_uword_t srca,vbx_uhalf_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,BHH,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_uword_t srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_uword_t srca,vbx_ubyte_t* srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUB:
		riscv_vector_asm(VSUB,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLL:
		riscv_vector_asm(VSLL,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLT:
		riscv_vector_asm(VSLT,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VXOR:
		riscv_vector_asm(VXOR,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRL:
		riscv_vector_asm(VSRL,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSRA:
		riscv_vector_asm(VSRA,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VOR:
		riscv_vector_asm(VOR,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VAND:
		riscv_vector_asm(VAND,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMUL:
		riscv_vector_asm(VMUL,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULH:
		riscv_vector_asm(VMULH,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VADDC:
		riscv_vector_asm(VADDC,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTL:
		riscv_vector_asm(VROTL,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VROTR:
		riscv_vector_asm(VROTR,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VMOV:
		riscv_vector_asm(VMOV,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SV,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,srcb);break;
	default: break;
	}
}

static inline void vbxx_acc(vinstr_t instr,vbx_ubyte_t* dest,vbx_uword_t srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SE,BBB,1,".acc",UUU,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

static inline void vbxx(vinstr_t instr,vbx_ubyte_t* dest,vbx_uword_t srca,vbx_enum_t srcb){
	switch(instr){
	case VADD:
		riscv_vector_asm(VADD,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUB:
		riscv_vector_asm(VSUB,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLL:
		riscv_vector_asm(VSLL,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLT:
		riscv_vector_asm(VSLT,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSLTU:
		riscv_vector_asm(VSLTU,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VXOR:
		riscv_vector_asm(VXOR,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRL:
		riscv_vector_asm(VSRL,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSRA:
		riscv_vector_asm(VSRA,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VOR:
		riscv_vector_asm(VOR,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VAND:
		riscv_vector_asm(VAND,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMUL:
		riscv_vector_asm(VMUL,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULH:
		riscv_vector_asm(VMULH,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VADDC:
		riscv_vector_asm(VADDC,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VSUBB:
		riscv_vector_asm(VSUBB,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VABSDIFF:
		riscv_vector_asm(VABSDIFF,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMULFXP:
		riscv_vector_asm(VMULFXP,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTL:
		riscv_vector_asm(VROTL,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VROTR:
		riscv_vector_asm(VROTR,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VMOV:
		riscv_vector_asm(VMOV,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LEZ:
		riscv_vector_asm(VCMV_LEZ,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GTZ:
		riscv_vector_asm(VCMV_GTZ,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_LTZ:
		riscv_vector_asm(VCMV_LTZ,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_GEZ:
		riscv_vector_asm(VCMV_GEZ,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_Z:
		riscv_vector_asm(VCMV_Z,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCMV_NZ:
		riscv_vector_asm(VCMV_NZ,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM0:
		riscv_vector_asm(VCUSTOM0,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM1:
		riscv_vector_asm(VCUSTOM1,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM2:
		riscv_vector_asm(VCUSTOM2,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM3:
		riscv_vector_asm(VCUSTOM3,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM4:
		riscv_vector_asm(VCUSTOM4,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM5:
		riscv_vector_asm(VCUSTOM5,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM6:
		riscv_vector_asm(VCUSTOM6,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM7:
		riscv_vector_asm(VCUSTOM7,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM8:
		riscv_vector_asm(VCUSTOM8,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM9:
		riscv_vector_asm(VCUSTOM9,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM10:
		riscv_vector_asm(VCUSTOM10,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM11:
		riscv_vector_asm(VCUSTOM11,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM12:
		riscv_vector_asm(VCUSTOM12,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM13:
		riscv_vector_asm(VCUSTOM13,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM14:
		riscv_vector_asm(VCUSTOM14,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	case VCUSTOM15:
		riscv_vector_asm(VCUSTOM15,SE,BBB,1,"",UUU,"",vbx_get_vl(),dest,srca,0);break;
	default: break;
	}
}

#endif //__VBX_CPP_FUNCS__