Calculator project
0.0660479362601236
Install
0.04507098274334123
Verilator
0.03279854098183458
WebAssembly
0.03268184727547567
code
0.03198510743042273
targets
0.0255734381161156
designated board
0.025079398740293444
Windows
0.0246687202527922
Linux
0.02434116318511455
Qt
0.02379991686402938
software
0.02248596041916892
Quartus synthesis tool
0.01990616686535975
several tools
0.019474808748932287
blog
0.01848229523717129
same Verilog sources
0.01843184128395083
different purpose
0.018391884150176063
C++
0.01766569661133042
desktop
0.017637898542681073
support
0.017274295937938094
QtCreator
0.017037141777653843
5.15.x
0.016836950964236198
trace
0.016502005590556933
LCD
0.0162215756464305
web server
0.015595789222774402
Altough
0.01537319019757109
command line
0.015098444709599677
WSL2
0.014796075706701536
optional
0.013846115624141741
ModelSim
0.013465017550466113
development
0.013400628989328558
synthesise
0.013221815528210386
setup
0.013113426481781904
SE
0.012769827032337915
SP1
0.012618712670078872
Cyclone II device
0.012431674686506793
bitstream
0.012317604577085677
more details
0.01231085944607136
TOT
0.012024770007205102
FPGA

Load quartus/*.qpf project file
0.011239110964883767
Altera FPGA devices
0.01115014304416945
coverage
0.010735073170094575
state
0.01049109426510977
LEDs
0.010458362928522615
cycles
0.010390706176564981
required verilated files
0.010235230666091038
pin assignment
0.010141182784441734
intent
0.0100894681760655
limited number
0.009907228200684716
Cyclone II EP2C5 "Mini" dev board
0.009661159319026415
local PC
0.009560468402078182
MakefileQt

Qt

Qt compiles
0.009532735355875538
push-button
0.009365003372382037
step
0.009327634235614399
primary target platforms
0.009192378564280587
gtkwave
0.009037750512328815
different FPGA vendor
0.00899824146292641
folder
0.008901608178265998
generic SystemVerilog
0.008792466671945224
framework
0.008567194096882488
need
0.008424811030707174
app
0.007863383518497273
python3
0.00715803884757072
