{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712891771863 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712891771884 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 11 21:16:11 2024 " "Processing started: Thu Apr 11 21:16:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712891771884 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712891771884 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712891771884 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712891773989 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712891773989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fulladder " "Found entity 1: Fulladder" {  } { { "Fulladder/Fulladder.v" "" { Text "E:/ALU/ALU/ALU/ALU_restored/Fulladder/Fulladder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712891790730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712891790730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUbitN " "Found entity 1: ALUbitN" {  } { { "ALU.v" "" { Text "E:/ALU/ALU/ALU/ALU_restored/ALU.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712891790762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712891790762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alunbits.v 1 1 " "Found 1 design units, including 1 entities, in source file alunbits.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUNBits " "Found entity 1: ALUNBits" {  } { { "ALUNBits.v" "" { Text "E:/ALU/ALU/ALU/ALU_restored/ALUNBits.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712891790804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712891790804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp7segs.v 1 1 " "Found 1 design units, including 1 entities, in source file disp7segs.v" { { "Info" "ISGN_ENTITY_NAME" "1 Disp7segs " "Found entity 1: Disp7segs" {  } { { "Disp7segs.v" "" { Text "E:/ALU/ALU/ALU/ALU_restored/Disp7segs.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712891790846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712891790846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alunbits_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file alunbits_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUNBits_FPGA " "Found entity 1: ALUNBits_FPGA" {  } { { "ALUNBits_FPGA.v" "" { Text "E:/ALU/ALU/ALU/ALU_restored/ALUNBits_FPGA.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712891790884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712891790884 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "memoria.v " "Can't analyze file -- file memoria.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1712891790976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_b.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria_b " "Found entity 1: memoria_b" {  } { { "memoria_b.v" "" { Text "E:/ALU/ALU/ALU/ALU_restored/memoria_b.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712891791016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712891791016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_a.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria_a " "Found entity 1: memoria_a" {  } { { "memoria_a.v" "" { Text "E:/ALU/ALU/ALU/ALU_restored/memoria_a.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712891791068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712891791068 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALUNBits_FPGA " "Elaborating entity \"ALUNBits_FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712891791272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_a memoria_a:mema " "Elaborating entity \"memoria_a\" for hierarchy \"memoria_a:mema\"" {  } { { "ALUNBits_FPGA.v" "mema" { Text "E:/ALU/ALU/ALU/ALU_restored/ALUNBits_FPGA.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712891791290 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 memoria_a.v(21) " "Net \"memory.data_a\" at memoria_a.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "memoria_a.v" "" { Text "E:/ALU/ALU/ALU/ALU_restored/memoria_a.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1712891791320 "|ALUNBits_FPGA|memoria_a:mema"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 memoria_a.v(21) " "Net \"memory.waddr_a\" at memoria_a.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "memoria_a.v" "" { Text "E:/ALU/ALU/ALU/ALU_restored/memoria_a.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1712891791320 "|ALUNBits_FPGA|memoria_a:mema"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 memoria_a.v(21) " "Net \"memory.we_a\" at memoria_a.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "memoria_a.v" "" { Text "E:/ALU/ALU/ALU/ALU_restored/memoria_a.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1712891791320 "|ALUNBits_FPGA|memoria_a:mema"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_b memoria_b:memb " "Elaborating entity \"memoria_b\" for hierarchy \"memoria_b:memb\"" {  } { { "ALUNBits_FPGA.v" "memb" { Text "E:/ALU/ALU/ALU/ALU_restored/ALUNBits_FPGA.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712891791411 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 memoria_b.v(21) " "Net \"memory.data_a\" at memoria_b.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "memoria_b.v" "" { Text "E:/ALU/ALU/ALU/ALU_restored/memoria_b.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1712891791462 "|ALUNBits_FPGA|memoria_b:memb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 memoria_b.v(21) " "Net \"memory.waddr_a\" at memoria_b.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "memoria_b.v" "" { Text "E:/ALU/ALU/ALU/ALU_restored/memoria_b.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1712891791462 "|ALUNBits_FPGA|memoria_b:memb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 memoria_b.v(21) " "Net \"memory.we_a\" at memoria_b.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "memoria_b.v" "" { Text "E:/ALU/ALU/ALU/ALU_restored/memoria_b.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1712891791462 "|ALUNBits_FPGA|memoria_b:memb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUNBits ALUNBits:ALUNBits " "Elaborating entity \"ALUNBits\" for hierarchy \"ALUNBits:ALUNBits\"" {  } { { "ALUNBits_FPGA.v" "ALUNBits" { Text "E:/ALU/ALU/ALU/ALU_restored/ALUNBits_FPGA.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712891791542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUbitN ALUNBits:ALUNBits\|ALUbitN:alubucle\[0\].ALU1Bit " "Elaborating entity \"ALUbitN\" for hierarchy \"ALUNBits:ALUNBits\|ALUbitN:alubucle\[0\].ALU1Bit\"" {  } { { "ALUNBits.v" "alubucle\[0\].ALU1Bit" { Text "E:/ALU/ALU/ALU/ALU_restored/ALUNBits.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712891791646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fulladder ALUNBits:ALUNBits\|ALUbitN:alubucle\[0\].ALU1Bit\|Fulladder:falbit " "Elaborating entity \"Fulladder\" for hierarchy \"ALUNBits:ALUNBits\|ALUbitN:alubucle\[0\].ALU1Bit\|Fulladder:falbit\"" {  } { { "ALU.v" "falbit" { Text "E:/ALU/ALU/ALU/ALU_restored/ALU.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712891791659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Disp7segs Disp7segs:Disp0 " "Elaborating entity \"Disp7segs\" for hierarchy \"Disp7segs:Disp0\"" {  } { { "ALUNBits_FPGA.v" "Disp0" { Text "E:/ALU/ALU/ALU/ALU_restored/ALUNBits_FPGA.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712891791875 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memoria_b:memb\|memory " "RAM logic \"memoria_b:memb\|memory\" is uninferred due to inappropriate RAM size" {  } { { "memoria_b.v" "memory" { Text "E:/ALU/ALU/ALU/ALU_restored/memoria_b.v" 21 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1712891793313 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memoria_a:mema\|memory " "RAM logic \"memoria_a:mema\|memory\" is uninferred due to inappropriate RAM size" {  } { { "memoria_a.v" "memory" { Text "E:/ALU/ALU/ALU/ALU_restored/memoria_a.v" 21 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1712891793313 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1712891793313 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/ALU/ALU/ALU/ALU_restored/db/ALU.ram0_memoria_b_e2bb3592.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/ALU/ALU/ALU/ALU_restored/db/ALU.ram0_memoria_b_e2bb3592.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1712891793323 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/ALU/ALU/ALU/ALU_restored/db/ALU.ram0_memoria_a_e2bb3591.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/ALU/ALU/ALU/ALU_restored/db/ALU.ram0_memoria_a_e2bb3591.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1712891793997 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "32 " "32 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1712891796524 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712891798504 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712891801990 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712891801990 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "666 " "Implemented 666 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712891802618 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712891802618 ""} { "Info" "ICUT_CUT_TM_LCELLS" "595 " "Implemented 595 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712891802618 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712891802618 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712891803033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 11 21:16:43 2024 " "Processing ended: Thu Apr 11 21:16:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712891803033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712891803033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712891803033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712891803033 ""}
