
---------- Begin Simulation Statistics ----------
final_tick                               534329285000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  84868                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739552                       # Number of bytes of host memory used
host_op_rate                                    85150                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7227.87                       # Real time elapsed on the host
host_tick_rate                               73926221                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613412957                       # Number of instructions simulated
sim_ops                                     615451745                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.534329                       # Number of seconds simulated
sim_ticks                                534329285000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.143525                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               77121815                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            87495724                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          9299507                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        119236936                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10017833                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10119614                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          101781                       # Number of indirect misses.
system.cpu0.branchPred.lookups              152560588                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1055053                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509407                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5997267                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138973902                       # Number of branches committed
system.cpu0.commit.bw_lim_events             14100687                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532401                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       40994863                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561799010                       # Number of instructions committed
system.cpu0.commit.committedOps             562309690                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    981498160                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.572910                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.303064                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    703574781     71.68%     71.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    163016220     16.61%     88.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     44370123      4.52%     92.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     39646965      4.04%     96.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     10619793      1.08%     97.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2948414      0.30%     98.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       962648      0.10%     98.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2258529      0.23%     98.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     14100687      1.44%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    981498160                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11672455                       # Number of function calls committed.
system.cpu0.commit.int_insts                543441961                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174760344                       # Number of loads committed
system.cpu0.commit.membars                    1019961                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019967      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311051648     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135910      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175269743     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69814599     12.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562309690                       # Class of committed instruction
system.cpu0.commit.refs                     245084370                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561799010                       # Number of Instructions Simulated
system.cpu0.committedOps                    562309690                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.880190                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.880190                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            102186127                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3309130                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            76408231                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             616201530                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               453633875                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                426907225                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6002960                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8419665                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2113164                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  152560588                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                112126645                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    540256639                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2984229                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     633190133                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          107                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               18610434                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.144431                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         441281326                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          87139648                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.599448                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         990843351                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.640443                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.918077                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               546642425     55.17%     55.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               329972974     33.30%     88.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                59626686      6.02%     94.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                42153922      4.25%     98.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7610652      0.77%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2617816      0.26%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  175990      0.02%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2040182      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2704      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           990843351                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                       65445618                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             6054594                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               143457155                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.557349                       # Inst execution rate
system.cpu0.iew.exec_refs                   259461299                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  72290221                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               78451214                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            190368655                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1017125                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1892584                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            74892066                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          603288499                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            187171078                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4522528                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            588721672                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                543667                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2823498                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6002960                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3883780                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       134540                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         7744092                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        25591                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         6037                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2288340                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     15608311                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4568040                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          6037                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       808703                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5245891                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                245003747                       # num instructions consuming a value
system.cpu0.iew.wb_count                    582052317                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.877672                       # average fanout of values written-back
system.cpu0.iew.wb_producers                215032874                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.551035                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     582105918                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               717368803                       # number of integer regfile reads
system.cpu0.int_regfile_writes              371237384                       # number of integer regfile writes
system.cpu0.ipc                              0.531861                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.531861                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1020996      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            324967293     54.78%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4139893      0.70%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1017814      0.17%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           189306734     31.91%     87.73% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           72791420     12.27%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             593244201                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     875786                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001476                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 171489     19.58%     19.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                600364     68.55%     88.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               103931     11.87%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             593098938                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2178285777                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    582052266                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        644272508                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 600242206                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                593244201                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3046293                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       40978805                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            78343                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1513892                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     22651622                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    990843351                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.598727                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.811661                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          557820284     56.30%     56.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          308960700     31.18%     87.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           95976307      9.69%     97.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           21757698      2.20%     99.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5385408      0.54%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             429258      0.04%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             293607      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             152483      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              67606      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      990843351                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.561631                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10671447                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2093911                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           190368655                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           74892066                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1044                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1056288969                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12370327                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               86116074                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357820556                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3419857                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               460462383                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4627317                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 4159                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            745357255                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             610987853                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          391382526                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                421507591                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               8295887                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6002960                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             16663397                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                33561965                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       745357211                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         90946                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3186                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  7824322                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3138                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1570689026                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1215964773                       # The number of ROB writes
system.cpu0.timesIdled                       14537388                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1011                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            80.162127                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                2971683                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3707091                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           389224                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4946253                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            136516                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         140173                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3657                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5579482                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         9040                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509162                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           290032                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4420273                       # Number of branches committed
system.cpu1.commit.bw_lim_events               540783                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2681891                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19247701                       # Number of instructions committed
system.cpu1.commit.committedOps              19757068                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    114297001                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.172857                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.830610                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    106187796     92.91%     92.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4010227      3.51%     96.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1376102      1.20%     97.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1263264      1.11%     98.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       290297      0.25%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       101787      0.09%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       478757      0.42%     99.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        47988      0.04%     99.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       540783      0.47%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    114297001                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227616                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18556404                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5320677                       # Number of loads committed
system.cpu1.commit.membars                    1018416                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018416      5.15%      5.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11648673     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5829839     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1260002      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19757068                       # Class of committed instruction
system.cpu1.commit.refs                       7089853                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19247701                       # Number of Instructions Simulated
system.cpu1.committedOps                     19757068                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.982906                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.982906                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            101240595                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               104656                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2838102                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              23486317                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3644551                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  8448642                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                290477                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               254278                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1198933                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5579482                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3343793                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    110773628                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                36375                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      23997620                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 779338                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.048451                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           3659888                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3108199                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.208390                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         114823198                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.213438                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.645436                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                99827232     86.94%     86.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 8964387      7.81%     94.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3540790      3.08%     97.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1785644      1.56%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  433315      0.38%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  260159      0.23%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   11116      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     420      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     135      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           114823198                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         333988                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              312105                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4797521                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.187779                       # Inst execution rate
system.cpu1.iew.exec_refs                     7777480                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1848102                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               86574078                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              6009395                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            509964                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           248500                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1920210                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           22431867                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5929378                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           307149                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21624106                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                429506                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1726103                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                290477                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2720386                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        21157                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          138826                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4289                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          425                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1448                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       688718                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       151034                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           425                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        95212                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        216893                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12349662                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21348587                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.846479                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10453731                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.185386                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21356974                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                26946871                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14329969                       # number of integer regfile writes
system.cpu1.ipc                              0.167143                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.167143                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018627      4.64%      4.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             13038454     59.45%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6519886     29.73%     93.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1354144      6.17%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              21931255                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     618786                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028215                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 138201     22.33%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                422707     68.31%     90.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                57876      9.35%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              21531400                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         159342734                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21348575                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         25106932                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  20903365                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 21931255                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1528502                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2674798                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            38266                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           299                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1162020                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    114823198                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.191000                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.652099                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          101548642     88.44%     88.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8496638      7.40%     95.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2729490      2.38%     98.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             930543      0.81%     99.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             742751      0.65%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             136647      0.12%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             167280      0.15%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              43567      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              27640      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      114823198                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.190446                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3262116                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          319936                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             6009395                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1920210                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    211                       # number of misc regfile reads
system.cpu1.numCycles                       115157186                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   953494472                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               92983960                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13168119                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3396354                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4220771                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                586621                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 3579                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             28836867                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              23060395                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           15444583                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  8786955                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4378364                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                290477                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              8516245                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 2276464                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        28836855                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         24790                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               768                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  6763648                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           769                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   136194059                       # The number of ROB reads
system.cpu1.rob.rob_writes                   45405407                       # The number of ROB writes
system.cpu1.timesIdled                           4704                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            86.075122                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                3558522                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             4134205                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           758715                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          5975120                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             98700                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         102075                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3375                       # Number of indirect misses.
system.cpu2.branchPred.lookups                6749732                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2570                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509192                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           419919                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647312                       # Number of branches committed
system.cpu2.commit.bw_lim_events               458258                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528229                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       10129013                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16505944                       # Number of instructions committed
system.cpu2.commit.committedOps              17015328                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    111488779                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.152619                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.789873                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    104670519     93.88%     93.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3324230      2.98%     96.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1101546      0.99%     97.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1081094      0.97%     98.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       253066      0.23%     99.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        78238      0.07%     99.12% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       477590      0.43%     99.55% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        44238      0.04%     99.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       458258      0.41%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    111488779                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174103                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15893706                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697295                       # Number of loads committed
system.cpu2.commit.membars                    1018431                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018431      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9797131     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206487     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        993141      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17015328                       # Class of committed instruction
system.cpu2.commit.refs                       6199640                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16505944                       # Number of Instructions Simulated
system.cpu2.committedOps                     17015328                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.860709                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.860709                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             96056624                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               342453                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             3094190                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              29157809                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 4850477                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 10612473                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                420242                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               473136                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1159395                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    6749732                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  4678639                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    107125061                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               155593                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      32895148                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                1518076                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.059604                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           5215111                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           3657222                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.290484                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         113099211                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.302998                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.822619                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                93839898     82.97%     82.97% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                10678678      9.44%     92.41% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 5169532      4.57%     96.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1887122      1.67%     98.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  403956      0.36%     99.01% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  746544      0.66%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  373276      0.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      70      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     135      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           113099211                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         143268                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              439372                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4707314                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.174824                       # Inst execution rate
system.cpu2.iew.exec_refs                     6708096                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1525266                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               81930403                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              7670763                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1008602                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           139554                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             2547841                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           27138644                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5182830                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           179935                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             19797514                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                612427                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1773686                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                420242                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2970321                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        18610                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           95029                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         3033                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          186                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          629                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2973468                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      1045496                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           186                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        50665                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        388707                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 11664355                       # num instructions consuming a value
system.cpu2.iew.wb_count                     19602762                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.826419                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9639642                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.173104                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      19607944                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                24726835                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12967465                       # number of integer regfile writes
system.cpu2.ipc                              0.145758                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.145758                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018649      5.10%      5.10% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             12203978     61.09%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  45      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   84      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5733678     28.70%     94.89% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1021003      5.11%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              19977449                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     588690                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.029468                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 130574     22.18%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                409101     69.49%     91.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                49013      8.33%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              19547476                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         153685159                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     19602750                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         37262071                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  24114270                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 19977449                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3024374                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       10123315                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            42386                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1496145                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      7485226                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    113099211                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.176637                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.628843                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          100931546     89.24%     89.24% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7974086      7.05%     96.29% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2265041      2.00%     98.29% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             871679      0.77%     99.07% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             720671      0.64%     99.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             120014      0.11%     99.81% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             158051      0.14%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              37800      0.03%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              20323      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      113099211                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.176413                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          5639171                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          832346                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             7670763                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2547841                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    218                       # number of misc regfile reads
system.cpu2.numCycles                       113242479                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   955409468                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               87814547                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11442495                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2799565                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 5685883                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                680358                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 2087                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             34039427                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              27821993                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           18717459                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 10607946                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               4886798                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                420242                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              8548743                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 7274964                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        34039415                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         21850                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               753                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  5545340                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           751                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   138173757                       # The number of ROB reads
system.cpu2.rob.rob_writes                   55899414                       # The number of ROB writes
system.cpu2.timesIdled                           2178                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            74.010296                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2247501                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             3036741                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           386667                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          3945584                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            111459                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         205892                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           94433                       # Number of indirect misses.
system.cpu3.branchPred.lookups                4433592                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1281                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509157                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           226185                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470443                       # Number of branches committed
system.cpu3.commit.bw_lim_events               412591                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528197                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        2782395                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15860302                       # Number of instructions committed
system.cpu3.commit.committedOps              16369659                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    106472163                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.153746                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.784357                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     99752682     93.69%     93.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3339951      3.14%     96.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1147693      1.08%     97.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       987048      0.93%     98.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       244170      0.23%     99.06% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        72808      0.07%     99.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       474810      0.45%     99.57% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        40410      0.04%     99.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       412591      0.39%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    106472163                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151205                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15254664                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568699                       # Number of loads committed
system.cpu3.commit.membars                    1018399                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018399      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9353441     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077856     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919825      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16369659                       # Class of committed instruction
system.cpu3.commit.refs                       5997693                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15860302                       # Number of Instructions Simulated
system.cpu3.committedOps                     16369659                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.749839                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.749839                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             96833808                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               161030                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2162376                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              20083446                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 2759698                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  5909978                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                226470                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               288525                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1204871                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    4433592                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2469879                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    103861969                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                23872                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      20591570                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 773904                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.041414                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           2685903                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2358960                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.192347                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         106934825                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.197333                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.638550                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                94545170     88.41%     88.41% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 7072146      6.61%     95.03% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 2901144      2.71%     97.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1683655      1.57%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  488692      0.46%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  242896      0.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     884      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     118      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     120      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           106934825                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         119659                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              243257                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3811269                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.169825                       # Inst execution rate
system.cpu3.iew.exec_refs                     6493115                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1442719                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               81989058                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              5141560                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            509980                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           108386                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1461049                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           19147122                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              5050396                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           319382                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             18180567                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                477827                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1677247                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                226470                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2713119                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        17007                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           82503                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2153                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          104                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          118                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       572861                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        32055                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           104                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        45254                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        198003                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10770850                       # num instructions consuming a value
system.cpu3.iew.wb_count                     18001445                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.859432                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  9256812                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.168152                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      18006645                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                22273250                       # number of integer regfile reads
system.cpu3.int_regfile_writes               12339021                       # number of integer regfile writes
system.cpu3.ipc                              0.148152                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.148152                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018616      5.51%      5.51% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10946774     59.17%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  44      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   84      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5597348     30.26%     94.93% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             937071      5.07%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              18499949                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     589063                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.031841                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 133662     22.69%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     22.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                406332     68.98%     91.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                49067      8.33%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              18070382                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         144585995                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     18001433                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         21924650                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  17618653                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 18499949                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1528469                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        2777462                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            62235                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           272                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      1184636                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    106934825                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.173002                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.630821                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           95841809     89.63%     89.63% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7177471      6.71%     96.34% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2117853      1.98%     98.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             736413      0.69%     99.01% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             727058      0.68%     99.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             117709      0.11%     99.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             157390      0.15%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              36560      0.03%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              22562      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      106934825                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.172809                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3112075                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          309420                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             5141560                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1461049                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    217                       # number of misc regfile reads
system.cpu3.numCycles                       107054484                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   961597171                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               88226667                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11036636                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3334812                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3351910                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                718543                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1160                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             24074338                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              19561999                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           13530439                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  6234133                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               4686807                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                226470                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              8869862                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 2493803                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        24074326                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         25783                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               796                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6759119                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           794                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   125210339                       # The number of ROB reads
system.cpu3.rob.rob_writes                   38767637                       # The number of ROB writes
system.cpu3.timesIdled                           1689                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2346064                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4650326                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       343487                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        43669                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     32872878                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1939499                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     65903566                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1983168                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 534329285000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             838501                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1575613                       # Transaction distribution
system.membus.trans_dist::CleanEvict           728556                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              985                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            506                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1506052                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1506018                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        838501                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           112                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6994844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6994844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    250888448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               250888448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1387                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2346156                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2346156    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2346156                       # Request fanout histogram
system.membus.respLayer1.occupancy        12587868500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11636485505                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                265                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          133                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3589200729.323308                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   21852801022.231125                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          130     97.74%     97.74% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.75%     98.50% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.75%     99.25% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.75%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        73000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 217866810500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            133                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    56965588000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 477363697000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 534329285000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      4675129                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         4675129                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      4675129                       # number of overall hits
system.cpu2.icache.overall_hits::total        4675129                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         3510                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          3510                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         3510                       # number of overall misses
system.cpu2.icache.overall_misses::total         3510                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    164771500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    164771500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    164771500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    164771500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      4678639                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      4678639                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      4678639                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      4678639                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000750                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000750                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000750                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000750                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 46943.447293                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 46943.447293                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 46943.447293                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 46943.447293                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          167                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    27.833333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         3017                       # number of writebacks
system.cpu2.icache.writebacks::total             3017                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          461                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          461                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          461                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          461                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         3049                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3049                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         3049                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3049                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    146794500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    146794500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    146794500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    146794500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000652                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000652                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000652                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000652                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 48145.129551                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 48145.129551                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 48145.129551                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 48145.129551                       # average overall mshr miss latency
system.cpu2.icache.replacements                  3017                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      4675129                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        4675129                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         3510                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         3510                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    164771500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    164771500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      4678639                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      4678639                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000750                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000750                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 46943.447293                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 46943.447293                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          461                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          461                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         3049                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3049                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    146794500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    146794500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000652                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000652                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 48145.129551                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 48145.129551                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 534329285000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.146886                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            4636945                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             3017                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1536.939012                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        344429000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.146886                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.973340                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.973340                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          9360327                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         9360327                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 534329285000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4619504                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4619504                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4619504                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4619504                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1373412                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1373412                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1373412                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1373412                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 180431349203                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 180431349203                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 180431349203                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 180431349203                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5992916                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5992916                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5992916                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5992916                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.229173                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.229173                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.229173                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.229173                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 131374.525054                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 131374.525054                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 131374.525054                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 131374.525054                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1461131                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       122342                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            18424                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1653                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    79.305851                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    74.012099                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       550352                       # number of writebacks
system.cpu2.dcache.writebacks::total           550352                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1029151                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1029151                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1029151                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1029151                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       344261                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       344261                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       344261                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       344261                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  39051406193                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  39051406193                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  39051406193                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  39051406193                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.057445                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.057445                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.057445                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.057445                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 113435.463770                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 113435.463770                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 113435.463770                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 113435.463770                       # average overall mshr miss latency
system.cpu2.dcache.replacements                550352                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4176549                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4176549                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       823602                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       823602                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  82897644000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  82897644000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      5000151                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      5000151                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.164715                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.164715                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 100652.553054                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 100652.553054                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       654878                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       654878                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       168724                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       168724                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  17290197000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  17290197000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.033744                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.033744                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 102476.215595                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 102476.215595                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       442955                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        442955                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       549810                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       549810                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  97533705203                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  97533705203                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992765                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992765                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.553817                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.553817                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 177395.291470                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 177395.291470                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       374273                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       374273                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       175537                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       175537                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  21761209193                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  21761209193                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.176816                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.176816                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 123969.357987                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 123969.357987                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          284                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          284                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          213                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          213                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5439500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5439500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.428571                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.428571                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 25537.558685                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 25537.558685                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          143                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          143                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           70                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           70                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       404000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       404000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.140845                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.140845                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  5771.428571                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5771.428571                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          190                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          190                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          147                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          147                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       883500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       883500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          337                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          337                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.436202                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.436202                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6010.204082                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6010.204082                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          143                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          143                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       756500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       756500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.424332                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.424332                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5290.209790                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5290.209790                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       187500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       187500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       171500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       171500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       284139                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         284139                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       225053                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       225053                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  20776844500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  20776844500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509192                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509192                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.441981                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.441981                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 92319.784673                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 92319.784673                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       225053                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       225053                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  20551791500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  20551791500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.441981                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.441981                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 91319.784673                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 91319.784673                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 534329285000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.605237                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5471934                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           569085                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.615319                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        344440500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.605237                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.925164                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.925164                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13574998                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13574998                       # Number of data accesses
system.cpu3.numPwrStateTransitions                235                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          118                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    4071615033.898305                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   23168636115.830509                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          115     97.46%     97.46% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.85%     98.31% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.85%     99.15% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.85%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         9500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 217866774000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            118                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    53878711000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 480450574000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 534329285000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2467267                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2467267                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2467267                       # number of overall hits
system.cpu3.icache.overall_hits::total        2467267                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         2612                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2612                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         2612                       # number of overall misses
system.cpu3.icache.overall_misses::total         2612                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    137530500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    137530500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    137530500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    137530500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2469879                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2469879                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2469879                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2469879                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001058                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001058                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001058                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001058                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 52653.330781                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 52653.330781                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 52653.330781                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 52653.330781                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          600                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           75                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2256                       # number of writebacks
system.cpu3.icache.writebacks::total             2256                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          324                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          324                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          324                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          324                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2288                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2288                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2288                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2288                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    118679000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    118679000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    118679000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    118679000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000926                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000926                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000926                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000926                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 51870.192308                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 51870.192308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 51870.192308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 51870.192308                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2256                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2467267                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2467267                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         2612                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2612                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    137530500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    137530500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2469879                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2469879                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001058                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001058                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 52653.330781                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 52653.330781                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          324                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          324                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2288                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2288                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    118679000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    118679000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000926                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000926                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 51870.192308                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 51870.192308                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 534329285000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.978877                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2439672                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2256                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1081.414894                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        351542000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.978877                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999340                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999340                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4942046                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4942046                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 534329285000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4458422                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4458422                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4458422                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4458422                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1351204                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1351204                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1351204                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1351204                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 176727604062                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 176727604062                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 176727604062                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 176727604062                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5809626                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5809626                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5809626                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5809626                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.232580                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.232580                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.232580                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.232580                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 130792.688641                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 130792.688641                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 130792.688641                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 130792.688641                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1441783                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       148514                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            16925                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1843                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    85.186588                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    80.582746                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       513796                       # number of writebacks
system.cpu3.dcache.writebacks::total           513796                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1028340                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1028340                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1028340                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1028340                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       322864                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       322864                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       322864                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       322864                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  36681185778                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  36681185778                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  36681185778                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  36681185778                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.055574                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.055574                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.055574                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.055574                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 113611.879237                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 113611.879237                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 113611.879237                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 113611.879237                       # average overall mshr miss latency
system.cpu3.dcache.replacements                513796                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4061268                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4061268                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       828945                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       828945                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  85801703000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  85801703000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4890213                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4890213                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.169511                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.169511                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 103507.112052                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 103507.112052                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       665845                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       665845                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       163100                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       163100                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  17168271500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  17168271500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.033352                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.033352                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 105262.240956                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 105262.240956                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       397154                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        397154                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       522259                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       522259                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  90925901062                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  90925901062                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919413                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919413                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.568035                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.568035                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 174101.166398                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 174101.166398                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       362495                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       362495                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       159764                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       159764                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  19512914278                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  19512914278                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.173767                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.173767                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 122135.864638                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 122135.864638                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          352                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          352                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          193                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          193                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4714000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4714000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          545                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          545                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.354128                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.354128                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 24424.870466                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 24424.870466                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          131                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          131                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           62                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           62                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       307500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       307500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.113761                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.113761                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  4959.677419                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4959.677419                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          206                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          206                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          181                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          181                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1293500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1293500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          387                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          387                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.467700                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.467700                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7146.408840                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7146.408840                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          175                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          175                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1152500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1152500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.452196                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.452196                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6585.714286                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6585.714286                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       357000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       357000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       323000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       323000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305344                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305344                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203813                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203813                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  19027004000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  19027004000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509157                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509157                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.400295                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.400295                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 93355.203054                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 93355.203054                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203813                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203813                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18823191000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18823191000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.400295                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.400295                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 92355.203054                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 92355.203054                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 534329285000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.596660                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5288404                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           526474                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.044948                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        351553500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.596660                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.862396                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.862396                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         13165930                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        13165930                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 24                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    515430791.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   830430526.631229                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        82500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2632039500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   528144115500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6185169500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 534329285000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     94247187                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        94247187                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     94247187                       # number of overall hits
system.cpu0.icache.overall_hits::total       94247187                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17879457                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17879457                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17879457                       # number of overall misses
system.cpu0.icache.overall_misses::total     17879457                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 233173829999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 233173829999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 233173829999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 233173829999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    112126644                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    112126644                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    112126644                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    112126644                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.159458                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.159458                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.159458                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.159458                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13041.438003                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13041.438003                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13041.438003                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13041.438003                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2532                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               48                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    52.750000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16866870                       # number of writebacks
system.cpu0.icache.writebacks::total         16866870                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1012552                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1012552                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1012552                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1012552                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16866905                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16866905                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16866905                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16866905                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 206653438500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 206653438500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 206653438500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 206653438500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.150427                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.150427                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.150427                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.150427                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12252.007022                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12252.007022                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12252.007022                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12252.007022                       # average overall mshr miss latency
system.cpu0.icache.replacements              16866870                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     94247187                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       94247187                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17879457                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17879457                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 233173829999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 233173829999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    112126644                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    112126644                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.159458                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.159458                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13041.438003                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13041.438003                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1012552                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1012552                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16866905                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16866905                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 206653438500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 206653438500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.150427                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.150427                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12252.007022                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12252.007022                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 534329285000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999890                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          111113891                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16866871                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.587700                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999890                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        241120191                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       241120191                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 534329285000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    226527373                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       226527373                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    226527373                       # number of overall hits
system.cpu0.dcache.overall_hits::total      226527373                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     19682674                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      19682674                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     19682674                       # number of overall misses
system.cpu0.dcache.overall_misses::total     19682674                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 557597240019                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 557597240019                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 557597240019                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 557597240019                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    246210047                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    246210047                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    246210047                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    246210047                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.079943                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.079943                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.079943                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.079943                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 28329.343870                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28329.343870                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 28329.343870                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28329.343870                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7390262                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       224638                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           137261                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3031                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    53.840945                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    74.113494                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     14408672                       # number of writebacks
system.cpu0.dcache.writebacks::total         14408672                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5444557                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5444557                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5444557                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5444557                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14238117                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14238117                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14238117                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14238117                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 244110638220                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 244110638220                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 244110638220                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 244110638220                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057829                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057829                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057829                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057829                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17144.868118                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17144.868118                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17144.868118                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17144.868118                       # average overall mshr miss latency
system.cpu0.dcache.replacements              14408672                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    160517639                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      160517639                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     15879805                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     15879805                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 365181215500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 365181215500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    176397444                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    176397444                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.090023                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.090023                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22996.580594                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22996.580594                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3696534                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3696534                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12183271                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12183271                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 186219606500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 186219606500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.069067                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.069067                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15284.861225                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15284.861225                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66009734                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66009734                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3802869                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3802869                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 192416024519                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 192416024519                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69812603                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69812603                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.054473                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.054473                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 50597.594742                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50597.594742                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1748023                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1748023                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2054846                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2054846                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  57891031720                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  57891031720                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.029434                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.029434                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28172.929611                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28172.929611                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1255                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1255                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          856                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          856                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8365000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8365000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.405495                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.405495                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  9772.196262                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9772.196262                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          832                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          832                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           24                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           24                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1384500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1384500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.011369                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.011369                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 57687.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 57687.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1824                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1824                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          192                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          192                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1255500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1255500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2016                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2016                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.095238                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.095238                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6539.062500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6539.062500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          191                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          191                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1064500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1064500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.094742                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.094742                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5573.298429                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5573.298429                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       317940                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         317940                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191467                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191467                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  17225170500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  17225170500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509407                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509407                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375863                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375863                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 89964.173983                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 89964.173983                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191467                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191467                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  17033703500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  17033703500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375863                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375863                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 88964.173983                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 88964.173983                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 534329285000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.882329                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          241277695                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         14429290                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.721384                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.882329                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996323                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996323                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        507876484                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       507876484                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 534329285000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16832525                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13537608                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                3988                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               69116                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1728                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               61879                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1126                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               59864                       # number of demand (read+write) hits
system.l2.demand_hits::total                 30567834                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16832525                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13537608                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               3988                       # number of overall hits
system.l2.overall_hits::.cpu1.data              69116                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1728                       # number of overall hits
system.l2.overall_hits::.cpu2.data              61879                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1126                       # number of overall hits
system.l2.overall_hits::.cpu3.data              59864                       # number of overall hits
system.l2.overall_hits::total                30567834                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             34378                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            870090                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2782                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            493992                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1321                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            488695                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1162                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            453863                       # number of demand (read+write) misses
system.l2.demand_misses::total                2346283                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            34378                       # number of overall misses
system.l2.overall_misses::.cpu0.data           870090                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2782                       # number of overall misses
system.l2.overall_misses::.cpu1.data           493992                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1321                       # number of overall misses
system.l2.overall_misses::.cpu2.data           488695                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1162                       # number of overall misses
system.l2.overall_misses::.cpu3.data           453863                       # number of overall misses
system.l2.overall_misses::total               2346283                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2953896000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  90981136500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    270329500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  57358972500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    121859000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  57696031000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    101797500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  53717330500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     263201352500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2953896000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  90981136500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    270329500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  57358972500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    121859000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  57696031000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    101797500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  53717330500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    263201352500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16866903                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        14407698                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            6770                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          563108                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            3049                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          550574                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2288                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          513727                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             32914117                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16866903                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       14407698                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           6770                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         563108                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           3049                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         550574                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2288                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         513727                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            32914117                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002038                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.060391                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.410931                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.877260                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.433257                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.887610                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.507867                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.883471                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.071285                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002038                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.060391                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.410931                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.877260                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.433257                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.887610                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.507867                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.883471                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.071285                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85924.021176                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104565.201876                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 97170.920201                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 116113.160739                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 92247.539743                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 118061.430954                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 87605.421687                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 118355.826538                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112178.007725                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85924.021176                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104565.201876                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 97170.920201                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 116113.160739                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 92247.539743                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 118061.430954                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 87605.421687                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 118355.826538                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112178.007725                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1575613                       # number of writebacks
system.l2.writebacks::total                   1575613                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            242                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            281                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            249                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            292                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            230                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            251                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            194                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1762                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           242                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           281                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           249                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           292                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           230                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           251                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           194                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1762                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        34355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       869848                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2501                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       493743                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1029                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       488465                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          911                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       453669                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2344521                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        34355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       869848                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2501                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       493743                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1029                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       488465                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          911                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       453669                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2344521                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2609441500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  82265988500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    226119000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  52404867500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     90580502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  52795809500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     77412000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  49166698500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 239636917002                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2609441500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  82265988500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    226119000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  52404867500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     90580502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  52795809500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     77412000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  49166698500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 239636917002                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002037                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.060374                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.369424                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.876818                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.337488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.887192                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.398164                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.883094                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.071231                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002037                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.060374                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.369424                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.876818                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.337488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.887192                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.398164                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.883094                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.071231                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75955.217581                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94575.130942                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 90411.435426                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 106137.945247                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 88027.698737                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 108085.143255                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84974.753019                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 108375.706738                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102211.461105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75955.217581                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94575.130942                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 90411.435426                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 106137.945247                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 88027.698737                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 108085.143255                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84974.753019                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 108375.706738                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102211.461105                       # average overall mshr miss latency
system.l2.replacements                        4286965                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3576242                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3576242                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3576242                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3576242                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29210589                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29210589                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29210589                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29210589                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              27                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              28                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              27                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   90                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            75                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 92                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1205000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1205000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           83                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           35                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              182                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.903614                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.100000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.176471                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.228571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.505495                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 16066.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 13097.826087                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           75                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            92                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1505500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        61500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       125000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       164500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1856500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.903614                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.100000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.176471                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.228571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.505495                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20073.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20833.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20562.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20179.347826                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 88                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               45                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           39                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           40                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            133                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.250000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.307692                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.363636                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.425000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.338346                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           45                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       165000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       242000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       160000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       345000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       912000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.250000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.307692                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.363636                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.425000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.338346                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20625                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20294.117647                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20266.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1745135                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            29128                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            28252                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            30168                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1832683                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         479816                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         350913                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         354199                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         321091                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1506019                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  52462223000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  40278456000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  41166865000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  37250253500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  171157797500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2224951                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       380041                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       382451                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       351259                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3338702                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.215652                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.923356                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.926129                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.914115                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.451079                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 109338.210898                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 114781.886109                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 116225.243437                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 116011.515427                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 113649.162129                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       479816                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       350913                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       354199                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       321091                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1506019                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  47664063000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  36769326000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  37624875000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  34039343500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 156097607500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.215652                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.923356                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.926129                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.914115                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.451079                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 99338.210898                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 104781.886109                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 106225.243437                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 106011.515427                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 103649.162129                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16832525                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          3988                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1728                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1126                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16839367                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        34378                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2782                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1321                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1162                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            39643                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2953896000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    270329500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    121859000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    101797500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3447882000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16866903                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         6770                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         3049                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2288                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16879010                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002038                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.410931                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.433257                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.507867                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002349                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85924.021176                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 97170.920201                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 92247.539743                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 87605.421687                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86973.286583                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           23                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          281                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          292                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          251                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           847                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        34355                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2501                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1029                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          911                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        38796                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2609441500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    226119000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     90580502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     77412000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3003553002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002037                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.369424                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.337488                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.398164                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002298                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75955.217581                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 90411.435426                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 88027.698737                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84974.753019                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77419.141200                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     11792473                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        39988                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        33627                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        29696                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          11895784                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       390274                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       143079                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       134496                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       132772                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          800621                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  38518913500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  17080516500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  16529166000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  16467077000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  88595673000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12182747                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       183067                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       168123                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       162468                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12696405                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.032035                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.781566                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.799986                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.817219                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.063059                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98697.103830                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 119378.221123                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 122897.082441                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 124025.223692                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110658.692440                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          242                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          249                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          230                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          194                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          915                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       390032                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       142830                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       134266                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       132578                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       799706                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  34601925500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  15635541500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  15170934500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  15127355000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  80535756500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.032015                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.780206                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.798618                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.816025                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.062987                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88715.606668                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 109469.589722                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 112991.632282                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 114101.547768                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100706.705339                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 4                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          104                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            6                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             112                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data          108                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            6                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           116                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.962963                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.965517                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data          104                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          112                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2046500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       116500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        18500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        18500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2200000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.962963                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.965517                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19677.884615                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19416.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19642.857143                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 534329285000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999838                       # Cycle average of tags in use
system.l2.tags.total_refs                    65699268                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4286969                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.325342                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.128536                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        8.564090                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       25.151043                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.015397                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.031813                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.003480                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.003896                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.002891                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.098691                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.423883                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.133814                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.392985                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000241                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.016122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.015686                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000045                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.017167                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1055509097                       # Number of tag accesses
system.l2.tags.data_accesses               1055509097                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 534329285000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2198656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      55670208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        160064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      31599552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         65856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      31261760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         58304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      29034816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          150049216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2198656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       160064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        65856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        58304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2482880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    100839232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       100839232                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          34354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         869847                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2501                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         493743                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1029                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         488465                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            911                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         453669                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2344519                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1575613                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1575613                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4114796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        104187080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           299561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         59138724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           123250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         58506544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           109116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         54338807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             280817878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4114796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       299561                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       123250                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       109116                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4646723                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188721140                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188721140                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188721140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4114796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       104187080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          299561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        59138724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          123250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        58506544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          109116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        54338807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            469539018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1574231.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     34354.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    860882.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2501.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    488157.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1029.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    482150.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       911.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    447739.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003057020750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97201                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97201                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5068621                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1482110                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2344519                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1575613                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2344519                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1575613                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  26796                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1382                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            127747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            120905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            116506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            126568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            187906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            159690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            177668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            147874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            132973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            156598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           130528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           122303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           177827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           157962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           139917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           134751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             90819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             82725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             77281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             74065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             73057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            115168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            133485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            108264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             94395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             91317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            89352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            79101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           144033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           120965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           104944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            95231                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  98632146750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11588615000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            142089453000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42555.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61305.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1055859                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  975415                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 45.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2344519                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1575613                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  801403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  629733                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  407771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  198180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   63203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   40476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   39154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   40075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   35294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   29566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  14677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  41351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  71851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  94615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 103462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 105129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 107274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 108521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 109098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 110172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 105630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 103398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 100796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  98755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  97454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  98787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1860635                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    133.868551                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    94.090145                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   180.794230                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1258868     67.66%     67.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       404240     21.73%     89.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        75454      4.06%     93.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        32635      1.75%     95.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        17612      0.95%     96.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11642      0.63%     96.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8064      0.43%     97.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5941      0.32%     97.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        46179      2.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1860635                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97201                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.843664                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    206.903291                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        97196     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97201                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97201                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.195327                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.183064                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.659105                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            88511     91.06%     91.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              831      0.85%     91.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5985      6.16%     98.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1433      1.47%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              350      0.36%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               71      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               16      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97201                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              148334272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1714944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100748928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               150049216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            100839232                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       277.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       188.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    280.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    188.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  534329268500                       # Total gap between requests
system.mem_ctrls.avgGap                     136303.90                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2198656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     55096448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       160064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31242048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        65856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     30857600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        58304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     28655296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100748928                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4114795.991389466915                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 103113285.284372910857                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 299560.597731415764                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 58469653.221421323717                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 123249.842089414960                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 57750156.815754540265                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 109116.235319200219                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 53628533.573637090623                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 188552135.973606616259                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        34354                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       869847                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2501                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       493743                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1029                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       488465                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          911                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       453669                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1575613                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1185404250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  46167316500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    120643250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  31812612000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     47233500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  32434824000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     39165000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  30282254500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12808023777500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34505.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53075.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     48238.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     64431.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     45902.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     66401.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42991.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     66749.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8128914.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6774731880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3600825030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8231413260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4276944360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     42179055360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     102055168920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     119241250560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       286359389370                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        535.923067                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 308744974000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17842240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 207742071000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6510316260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3460284795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8317128960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3940390080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     42179055360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     188231312040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      46671866880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       299310354375                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        560.160865                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 119284461250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17842240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 397202583750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                249                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          125                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean      3811309172                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   22519980452.413269                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          122     97.60%     97.60% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.80%     98.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.80%     99.20% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.80%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        11000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 217866727500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            125                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    57915638500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 476413646500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 534329285000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3335764                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3335764                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3335764                       # number of overall hits
system.cpu1.icache.overall_hits::total        3335764                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         8029                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8029                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         8029                       # number of overall misses
system.cpu1.icache.overall_misses::total         8029                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    378435499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    378435499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    378435499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    378435499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3343793                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3343793                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3343793                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3343793                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002401                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002401                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002401                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002401                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 47133.578154                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 47133.578154                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 47133.578154                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 47133.578154                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          246                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    30.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         6738                       # number of writebacks
system.cpu1.icache.writebacks::total             6738                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1259                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1259                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1259                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1259                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         6770                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         6770                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         6770                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         6770                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    326214999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    326214999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    326214999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    326214999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002025                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002025                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002025                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002025                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 48185.376514                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 48185.376514                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 48185.376514                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 48185.376514                       # average overall mshr miss latency
system.cpu1.icache.replacements                  6738                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3335764                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3335764                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         8029                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8029                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    378435499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    378435499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3343793                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3343793                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002401                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002401                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 47133.578154                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 47133.578154                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1259                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1259                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         6770                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         6770                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    326214999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    326214999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 48185.376514                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 48185.376514                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 534329285000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.966466                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3187015                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             6738                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           472.991244                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        337122000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.966466                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.998952                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.998952                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          6694356                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         6694356                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 534329285000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5450435                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5450435                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5450435                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5450435                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1495022                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1495022                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1495022                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1495022                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 178993134646                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 178993134646                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 178993134646                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 178993134646                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6945457                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6945457                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6945457                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6945457                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.215252                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.215252                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.215252                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.215252                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 119726.087406                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 119726.087406                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 119726.087406                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 119726.087406                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1567843                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       116287                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            21249                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1609                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    73.784319                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    72.272840                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       562464                       # number of writebacks
system.cpu1.dcache.writebacks::total           562464                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1128220                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1128220                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1128220                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1128220                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       366802                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       366802                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       366802                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       366802                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  39848477953                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  39848477953                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  39848477953                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  39848477953                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.052812                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.052812                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.052812                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.052812                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 108637.570005                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 108637.570005                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 108637.570005                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 108637.570005                       # average overall mshr miss latency
system.cpu1.dcache.replacements                562464                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4787767                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4787767                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       898090                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       898090                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  86004582000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  86004582000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5685857                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5685857                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.157952                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.157952                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 95763.878899                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 95763.878899                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       714444                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       714444                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       183646                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       183646                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  17942747500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  17942747500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032299                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032299                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 97702.903957                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 97702.903957                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       662668                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        662668                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       596932                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       596932                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  92988552646                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  92988552646                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1259600                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1259600                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.473906                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.473906                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 155777.463172                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 155777.463172                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       413776                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       413776                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       183156                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       183156                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  21905730453                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  21905730453                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.145408                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.145408                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 119601.489730                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 119601.489730                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          321                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          321                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          206                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          206                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5532500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5532500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.390892                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.390892                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26856.796117                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26856.796117                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          152                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          152                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           54                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           54                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       486500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       486500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.102467                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.102467                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  9009.259259                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9009.259259                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          204                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          204                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          175                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          175                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1169500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1169500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          379                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          379                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.461741                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.461741                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6682.857143                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6682.857143                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          169                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          169                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1034500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1034500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.445910                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.445910                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6121.301775                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6121.301775                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       367500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       367500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       333500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       333500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       292014                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         292014                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       217148                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       217148                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19770560000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19770560000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509162                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509162                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.426481                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.426481                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 91046.475215                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 91046.475215                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       217147                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       217147                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  19553412000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  19553412000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.426479                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.426479                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 90046.889895                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 90046.889895                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 534329285000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.198600                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6325617                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           583796                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.835321                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        337133500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.198600                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.912456                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.912456                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15494874                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15494874                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 534329285000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          29577931                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5151855                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29337885                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2711352                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1074                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           594                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1668                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           84                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           84                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3409637                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3409637                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16879011                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12698923                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          116                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          116                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50600676                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     43246381                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        20278                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1709814                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         9115                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1670504                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         6832                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1554513                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              98818113                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2158961408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1844246976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       864512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     72035776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       388224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     70458624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       290816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     65761216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4213007552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4361856                       # Total snoops (count)
system.tol2bus.snoopTraffic                 105545664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         37276404                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.069433                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.300193                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               34991117     93.87%     93.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2126671      5.71%     99.57% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  42391      0.11%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  88133      0.24%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  28092      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           37276404                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        65865924970                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         854363999                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           4725628                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         790396608                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3562160                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21647424847                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25300731738                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         876456878                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          10312092                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               608668751000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 343114                       # Simulator instruction rate (inst/s)
host_mem_usage                                 750816                       # Number of bytes of host memory used
host_op_rate                                   345105                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2248.61                       # Real time elapsed on the host
host_tick_rate                               33060161                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   771530110                       # Number of instructions simulated
sim_ops                                     776006374                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.074339                       # Number of seconds simulated
sim_ticks                                 74339466000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.206148                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                8085570                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             9271789                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           592302                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         11537022                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            873706                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         890309                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16603                       # Number of indirect misses.
system.cpu0.branchPred.lookups               15830522                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6970                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          8789                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           515616                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  11449938                       # Number of branches committed
system.cpu0.commit.bw_lim_events              2431773                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1415237                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       12841092                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            46418959                       # Number of instructions committed
system.cpu0.commit.committedOps              47117369                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    139631434                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.337441                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.244451                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    122777412     87.93%     87.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      7417570      5.31%     93.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3710397      2.66%     95.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1667015      1.19%     97.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       880822      0.63%     97.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       298124      0.21%     97.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       328379      0.24%     98.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       119942      0.09%     98.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      2431773      1.74%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    139631434                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1799                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1396888                       # Number of function calls committed.
system.cpu0.commit.int_insts                 44375662                       # Number of committed integer instructions.
system.cpu0.commit.loads                     10653487                       # Number of loads committed
system.cpu0.commit.membars                    1049551                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1050210      2.23%      2.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        33830232     71.80%     74.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28855      0.06%     74.09% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           64618      0.14%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            64      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           258      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           695      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          275      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       10661884     22.63%     96.86% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1479771      3.14%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          392      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         47117369                       # Class of committed instruction
system.cpu0.commit.refs                      12142113                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   46418959                       # Number of Instructions Simulated
system.cpu0.committedOps                     47117369                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.175707                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.175707                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            101857784                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                77342                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             7538983                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              61944799                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                11918645                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 26096983                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                516691                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               143504                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1187523                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   15830522                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 10266931                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    124927952                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               172219                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          239                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      65132151                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  40                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          182                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1186812                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.107389                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          16055807                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           8959276                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.441835                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         141577626                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.465685                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.870046                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                99059296     69.97%     69.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                25575688     18.06%     88.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                13511815      9.54%     97.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2178980      1.54%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  312452      0.22%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  503227      0.36%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   30578      0.02%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  399862      0.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5728      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           141577626                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1786                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1213                       # number of floating regfile writes
system.cpu0.idleCycles                        5835366                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              547930                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                13449381                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.383013                       # Inst execution rate
system.cpu0.iew.exec_refs                    14828911                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1740921                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                6867528                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             13690501                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            413695                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           217216                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1909331                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           59899739                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             13087990                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           490781                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             56461144                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 77148                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             11911840                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                516691                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             12054374                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       125949                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           66928                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          287                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          514                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         4108                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3037014                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       420705                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           514                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       274886                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        273044                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 42351483                       # num instructions consuming a value
system.cpu0.iew.wb_count                     55612840                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.748540                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 31701794                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.377259                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      55718638                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                72908843                       # number of integer regfile reads
system.cpu0.int_regfile_writes               40747790                       # number of integer regfile writes
system.cpu0.ipc                              0.314891                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.314891                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1050959      1.85%      1.85% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             40776964     71.60%     73.44% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               29865      0.05%     73.50% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                67122      0.12%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 69      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                258      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                716      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                54      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               275      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            13285092     23.33%     96.94% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1739945      3.06%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            522      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              56951924                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2035                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4012                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1923                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2355                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     283314                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004975                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 213044     75.20%     75.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    48      0.02%     75.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    138      0.05%     75.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     75.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     75.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     75.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     75.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     75.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     75.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     75.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     75.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     75.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     75.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     75.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     75.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     75.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     75.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     75.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     75.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     75.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     75.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     75.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     75.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     75.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     75.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     75.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     75.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     75.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     75.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     75.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     75.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     75.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     75.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     75.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     75.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     75.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     75.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     75.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     75.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     75.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     75.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     75.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     75.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     75.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     75.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 53819     19.00%     94.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                16207      5.72%     99.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               42      0.01%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              56182244                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         255791490                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     55610917                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         72680215                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  58369143                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 56951924                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1530596                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       12782373                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            30713                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        115359                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      5551183                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    141577626                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.402266                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.945342                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          109076637     77.04%     77.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           19146429     13.52%     90.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            8265018      5.84%     96.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1922418      1.36%     97.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1670888      1.18%     98.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             539947      0.38%     99.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             685480      0.48%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             154434      0.11%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             116375      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      141577626                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.386343                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           601684                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          138311                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            13690501                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1909331                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2944                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1341                       # number of misc regfile writes
system.cpu0.numCycles                       147412992                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1266039                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               20686156                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             34196177                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                341899                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                12650257                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8387889                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                59043                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             79504296                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              61019836                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           44697745                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 26353206                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1321839                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                516691                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             10729370                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                10501573                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2013                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        79502283                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      70641946                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            406243                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  3535925                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        406128                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   197149425                       # The number of ROB reads
system.cpu0.rob.rob_writes                  121896592                       # The number of ROB writes
system.cpu0.timesIdled                         205582                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  718                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.438137                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7756075                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             8576111                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           548545                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         10889527                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            706717                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         710901                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4184                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14837611                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1738                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1048                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           546784                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   9899642                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1989980                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1254201                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14583593                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            38879134                       # Number of instructions committed
system.cpu1.commit.committedOps              39505313                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    109432044                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.361003                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.270721                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     94952460     86.77%     86.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6472379      5.91%     92.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3194537      2.92%     95.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1588090      1.45%     97.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       668247      0.61%     97.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       214946      0.20%     97.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       247803      0.23%     98.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       103602      0.09%     98.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1989980      1.82%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    109432044                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              986579                       # Number of function calls committed.
system.cpu1.commit.int_insts                 36998628                       # Number of committed integer instructions.
system.cpu1.commit.loads                      8841771                       # Number of loads committed
system.cpu1.commit.membars                     939240                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       939240      2.38%      2.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        28974598     73.34%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             58      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        8842819     22.38%     98.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        748502      1.89%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         39505313                       # Class of committed instruction
system.cpu1.commit.refs                       9591321                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   38879134                       # Number of Instructions Simulated
system.cpu1.committedOps                     39505313                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.880076                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.880076                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             79041391                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1882                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             7141186                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              56182783                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 6749098                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 24225529                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                547298                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 3677                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1014379                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   14837611                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9271665                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    101439031                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                95154                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      59805783                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1098118                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.132508                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           9589605                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           8462792                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.534100                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         111577695                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.542860                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.915555                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                72764963     65.21%     65.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                22778045     20.41%     85.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                12976623     11.63%     97.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2020270      1.81%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  172867      0.15%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  483524      0.43%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     395      0.00%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  380605      0.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     403      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           111577695                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         397150                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              590271                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                12145481                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.444406                       # Inst execution rate
system.cpu1.iew.exec_refs                    12267039                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    798906                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                6699015                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             12385776                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            371147                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           177054                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              936370                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           54015738                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11468133                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           508104                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             49762250                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 84818                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              8538140                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                547298                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              8672875                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        44440                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             395                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3544005                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       186820                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            21                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       327003                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        263268                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 38346570                       # num instructions consuming a value
system.cpu1.iew.wb_count                     49041421                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.742188                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 28460374                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.437968                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      49170348                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                64442566                       # number of integer regfile reads
system.cpu1.int_regfile_writes               36306663                       # number of integer regfile writes
system.cpu1.ipc                              0.347213                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.347213                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           939741      1.87%      1.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             36887071     73.38%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  68      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11643029     23.16%     98.41% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             800349      1.59%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              50270354                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     220546                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004387                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 200441     90.88%     90.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     90.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     90.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     90.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     90.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     90.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     90.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     90.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     90.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     90.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     90.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     90.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     90.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     90.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     90.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     90.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     90.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     90.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     90.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     90.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     90.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     90.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     90.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     90.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     90.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     90.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     90.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     90.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     90.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     90.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     90.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     90.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     90.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     90.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     90.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     90.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     90.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     90.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     90.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     90.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     90.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     90.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     90.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 20092      9.11%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   13      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              49551159                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         212372335                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     49041421                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         68526180                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  52593655                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 50270354                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1422083                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14510425                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            33386                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        167882                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6492036                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    111577695                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.450541                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.998575                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           83697987     75.01%     75.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           15449867     13.85%     88.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7818796      7.01%     95.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1813678      1.63%     97.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1408418      1.26%     98.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             534684      0.48%     99.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             638085      0.57%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             123181      0.11%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              92999      0.08%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      111577695                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.448943                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           562823                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          109274                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            12385776                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             936370                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    501                       # number of misc regfile reads
system.cpu1.numCycles                       111974845                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    36571532                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               17486831                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             28724773                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                336822                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7342319                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5053975                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                47199                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             72281809                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              55176741                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           40769755                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 24419398                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1186895                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                547298                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              7167388                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12044982                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        72281809                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      54614461                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            372907                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2602092                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        372900                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   161528396                       # The number of ROB reads
system.cpu1.rob.rob_writes                  110373219                       # The number of ROB writes
system.cpu1.timesIdled                           4559                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            92.713746                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                8180106                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             8822970                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           597419                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         11201687                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            545958                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         549607                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3649                       # Number of indirect misses.
system.cpu2.branchPred.lookups               14911588                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1705                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1058                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           572333                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   9405098                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1817109                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1133469                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       15211412                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            36965839                       # Number of instructions committed
system.cpu2.commit.committedOps              37531665                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     98311780                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.381762                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.285892                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     84046725     85.49%     85.49% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      6662108      6.78%     92.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3073282      3.13%     95.39% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1589564      1.62%     97.01% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       604425      0.61%     97.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       222373      0.23%     97.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       185494      0.19%     98.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       110700      0.11%     98.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1817109      1.85%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     98311780                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              778878                       # Number of function calls committed.
system.cpu2.commit.int_insts                 35118747                       # Number of committed integer instructions.
system.cpu2.commit.loads                      8272804                       # Number of loads committed
system.cpu2.commit.membars                     848717                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       848717      2.26%      2.26% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        27695003     73.79%     76.05% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             64      0.00%     76.05% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     76.05% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     76.05% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     76.05% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     76.05% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     76.05% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     76.05% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     76.05% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     76.05% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     76.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     76.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     76.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     76.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     76.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     76.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     76.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     76.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     76.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     76.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     76.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     76.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     76.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     76.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     76.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     76.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     76.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     76.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     76.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     76.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     76.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     76.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     76.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     76.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     76.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     76.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     76.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     76.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     76.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     76.05% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        8273862     22.05%     98.10% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        713923      1.90%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         37531665                       # Class of committed instruction
system.cpu2.commit.refs                       8987785                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   36965839                       # Number of Instructions Simulated
system.cpu2.committedOps                     37531665                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.731565                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.731565                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             67028745                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                25215                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             7386998                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              55168657                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 6975954                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 25062215                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                572818                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 6924                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               918520                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   14911588                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  8926168                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     90677452                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                98758                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      59202905                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                1195808                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.147677                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           9282896                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           8726064                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.586315                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         100558252                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.600089                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.965880                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                62430564     62.08%     62.08% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                22164246     22.04%     84.13% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12856341     12.78%     96.91% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1899318      1.89%     98.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  185999      0.18%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  476742      0.47%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  174416      0.17%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  370141      0.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     485      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           100558252                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         416335                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              616883                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11739918                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.477755                       # Inst execution rate
system.cpu2.iew.exec_refs                    11682924                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    766420                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                6746932                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             11823376                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            361201                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           274725                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              916606                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           52694496                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10916504                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           499046                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             48241091                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                108037                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              5812402                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                572818                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              5977500                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        25430                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             296                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      3550572                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       201625                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            17                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       310968                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        305915                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 36826249                       # num instructions consuming a value
system.cpu2.iew.wb_count                     47565200                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.743666                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 27386430                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.471061                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      47686679                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                62728324                       # number of integer regfile reads
system.cpu2.int_regfile_writes               35175197                       # number of integer regfile writes
system.cpu2.ipc                              0.366091                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.366091                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           849193      1.74%      1.74% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             36041820     73.95%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  79      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            11081671     22.74%     98.43% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             767278      1.57%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              48740137                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     268674                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.005512                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 243041     90.46%     90.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     90.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     90.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     90.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     90.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     90.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     90.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     90.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     90.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     90.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     90.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     90.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     90.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     90.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     90.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     90.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     90.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     90.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     90.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     90.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     90.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     90.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     90.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     90.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     90.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     90.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     90.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     90.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     90.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     90.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     90.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     90.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     90.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     90.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     90.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     90.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     90.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     90.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     90.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     90.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     90.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     90.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     90.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 25612      9.53%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   21      0.01%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              48159618                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         198367093                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     47565200                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         67857340                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  51336247                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 48740137                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1358249                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       15162831                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            59893                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        224780                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      6703894                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    100558252                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.484696                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.026680                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           73570942     73.16%     73.16% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           14740809     14.66%     87.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7871151      7.83%     95.65% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1782429      1.77%     97.42% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1187127      1.18%     98.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             565744      0.56%     99.16% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             635007      0.63%     99.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             117875      0.12%     99.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              87168      0.09%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      100558252                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.482697                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           547889                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           97483                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            11823376                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             916606                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    476                       # number of misc regfile reads
system.cpu2.numCycles                       100974587                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    47571363                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               15787572                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27236723                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                358619                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7539344                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               3387575                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                33271                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             70962445                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              53915294                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           39699391                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 25189071                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1192247                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                572818                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              5480302                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                12462668                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        70962445                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles      45989145                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts            383284                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  2324022                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts        383291                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   149235473                       # The number of ROB reads
system.cpu2.rob.rob_writes                  107784243                       # The number of ROB writes
system.cpu2.timesIdled                           4739                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            92.911474                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7853819                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             8453013                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           571519                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         10914416                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            453587                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         461287                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            7700                       # Number of indirect misses.
system.cpu3.branchPred.lookups               14187012                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1564                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1008                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           509012                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   9138466                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1789903                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1095834                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       12097565                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            35853221                       # Number of instructions committed
system.cpu3.commit.committedOps              36400282                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     94513501                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.385133                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.292718                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     80609455     85.29%     85.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      6625505      7.01%     92.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2921722      3.09%     95.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1504483      1.59%     96.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       572275      0.61%     97.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       230903      0.24%     97.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       159740      0.17%     98.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        99515      0.11%     98.11% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1789903      1.89%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     94513501                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              682932                       # Number of function calls committed.
system.cpu3.commit.int_insts                 34021721                       # Number of committed integer instructions.
system.cpu3.commit.loads                      7926778                       # Number of loads committed
system.cpu3.commit.membars                     820602                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       820602      2.25%      2.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        26955852     74.05%     76.31% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             54      0.00%     76.31% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     76.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     76.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     76.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     76.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     76.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     76.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     76.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     76.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     76.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     76.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     76.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     76.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     76.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     76.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     76.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     76.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     76.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     76.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     76.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     76.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     76.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     76.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     76.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     76.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     76.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     76.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     76.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     76.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     76.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     76.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     76.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     76.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     76.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     76.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     76.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     76.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     76.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     76.31% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        7927786     21.78%     98.09% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        695892      1.91%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         36400282                       # Class of committed instruction
system.cpu3.commit.refs                       8623678                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   35853221                       # Number of Instructions Simulated
system.cpu3.committedOps                     36400282                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.699042                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.699042                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             64756189                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                62812                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6965093                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              51118754                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 6651916                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 23614859                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                509446                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                17894                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               798831                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   14187012                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  8103658                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     87252506                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                87601                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      54973103                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1143906                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.146606                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           8506770                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           8307406                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.568084                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          96331241                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.588053                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.997928                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                61436887     63.78%     63.78% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                20039113     20.80%     84.58% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11750553     12.20%     96.78% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1670351      1.73%     98.51% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  210020      0.22%     98.73% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  447155      0.46%     99.19% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  419957      0.44%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  356592      0.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     613      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            96331241                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         438096                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              541937                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                10939044                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.462312                       # Inst execution rate
system.cpu3.iew.exec_refs                    10710259                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    743374                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                6412769                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             10759713                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            350931                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           384899                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              887201                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           48466327                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              9966885                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           403661                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             44737617                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                146543                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              3945984                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                509446                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              4149958                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked         9271                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             296                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           19                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2832935                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       190301                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            19                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       253651                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        288286                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 34327089                       # num instructions consuming a value
system.cpu3.iew.wb_count                     44288777                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.739531                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 25385930                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.457674                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      44380818                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                58416310                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32614849                       # number of integer regfile writes
system.cpu3.ipc                              0.370502                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.370502                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           821027      1.82%      1.82% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             33467858     74.14%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  62      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            10107659     22.39%     98.35% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             744576      1.65%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              45141278                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     321555                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007123                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 310568     96.58%     96.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     96.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     96.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     96.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     96.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     96.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     96.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     96.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     96.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     96.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     96.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     96.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     96.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     96.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     96.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     96.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     96.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     96.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     96.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     96.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     96.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     96.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     96.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     96.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     96.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     96.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     96.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     96.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     96.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     96.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     96.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     96.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     96.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     96.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     96.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     96.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     96.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     96.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     96.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     96.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     96.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     96.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     96.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     96.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     96.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     96.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 10975      3.41%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   12      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              44641806                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         186984453                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     44288777                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         60532384                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  47153000                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 45141278                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1313327                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       12066045                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            49101                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        217493                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      5451345                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     96331241                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.468605                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.017550                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           71300600     74.02%     74.02% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           13785733     14.31%     88.33% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7244505      7.52%     95.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1631067      1.69%     97.54% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1031892      1.07%     98.61% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             472592      0.49%     99.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             658394      0.68%     99.79% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             119222      0.12%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              87236      0.09%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       96331241                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.466483                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           505870                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           95371                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            10759713                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             887201                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    425                       # number of misc regfile reads
system.cpu3.numCycles                        96769337                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    51777303                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               14565510                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             26360707                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                314250                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 7171785                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2363886                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                16183                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             65442023                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              49630729                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           36361010                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 23709749                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               1246469                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                509446                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              4441189                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                10000303                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        65442023                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles      45933562                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts            404905                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  2235591                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts        404916                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   141219651                       # The number of ROB reads
system.cpu3.rob.rob_writes                   98852045                       # The number of ROB writes
system.cpu3.timesIdled                           4669                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2564590                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5041952                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       371154                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        83639                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3163987                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2159385                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6636062                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2243024                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  74339466000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2470374                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       353396                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2124530                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2719                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           2102                       # Transaction distribution
system.membus.trans_dist::ReadExReq             88819                       # Transaction distribution
system.membus.trans_dist::ReadExResp            88753                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2470375                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            11                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7601079                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7601079                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    186401472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               186401472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             3782                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2564026                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2564026    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2564026                       # Request fanout histogram
system.membus.respLayer1.occupancy        13720497750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          7098189511                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                602                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          302                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    78981201.986755                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   182164122.567279                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          302    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        25500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    642258000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            302                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    50487143000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  23852323000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  74339466000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      8920334                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         8920334                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      8920334                       # number of overall hits
system.cpu2.icache.overall_hits::total        8920334                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         5834                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5834                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         5834                       # number of overall misses
system.cpu2.icache.overall_misses::total         5834                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    367833500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    367833500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    367833500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    367833500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      8926168                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      8926168                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      8926168                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      8926168                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000654                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000654                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000654                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000654                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 63049.965718                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 63049.965718                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 63049.965718                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 63049.965718                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1181                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               23                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    51.347826                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5570                       # number of writebacks
system.cpu2.icache.writebacks::total             5570                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          264                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          264                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          264                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          264                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5570                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5570                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5570                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5570                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    348919500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    348919500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    348919500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    348919500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000624                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000624                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000624                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000624                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 62642.639138                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 62642.639138                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 62642.639138                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 62642.639138                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5570                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      8920334                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        8920334                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         5834                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5834                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    367833500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    367833500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      8926168                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      8926168                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000654                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000654                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 63049.965718                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 63049.965718                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          264                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          264                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5570                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5570                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    348919500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    348919500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000624                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000624                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 62642.639138                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 62642.639138                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  74339466000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            8967137                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5602                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1600.702785                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         17857906                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        17857906                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  74339466000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8744058                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8744058                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8744058                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8744058                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2207606                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2207606                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2207606                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2207606                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 170898426495                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 170898426495                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 170898426495                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 170898426495                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     10951664                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     10951664                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     10951664                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     10951664                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.201577                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.201577                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.201577                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.201577                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 77413.463496                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 77413.463496                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 77413.463496                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 77413.463496                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2218074                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        22022                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            28425                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            318                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    78.032507                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    69.251572                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       612776                       # number of writebacks
system.cpu2.dcache.writebacks::total           612776                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1599771                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1599771                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1599771                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1599771                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       607835                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       607835                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       607835                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       607835                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  55566920999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  55566920999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  55566920999                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  55566920999                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.055502                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.055502                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.055502                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.055502                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 91417.771269                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 91417.771269                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 91417.771269                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 91417.771269                       # average overall mshr miss latency
system.cpu2.dcache.replacements                612776                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8611185                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8611185                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1909774                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1909774                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 142051077500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 142051077500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10520959                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10520959                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.181521                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.181521                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 74381.092998                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 74381.092998                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1321785                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1321785                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       587989                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       587989                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  52997666500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  52997666500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.055887                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.055887                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 90133.772060                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 90133.772060                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       132873                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        132873                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       297832                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       297832                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  28847348995                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  28847348995                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       430705                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       430705                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.691499                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.691499                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 96857.788938                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 96857.788938                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       277986                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       277986                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        19846                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        19846                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2569254499                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2569254499                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.046078                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.046078                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 129459.563590                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 129459.563590                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data       275929                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       275929                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         7609                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         7609                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data    131039000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    131039000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data       283538                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       283538                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.026836                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.026836                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 17221.579708                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 17221.579708                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          151                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          151                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         7458                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         7458                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data    112370000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    112370000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.026303                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.026303                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 15067.042102                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15067.042102                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data       282501                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       282501                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          661                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          661                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      7510500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      7510500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data       283162                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       283162                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.002334                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.002334                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 11362.329803                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 11362.329803                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          645                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          645                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      6949500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      6949500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.002278                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.002278                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 10774.418605                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 10774.418605                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       957000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       957000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       873000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       873000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          314                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            314                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          744                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          744                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     12727000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     12727000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1058                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1058                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.703214                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.703214                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 17106.182796                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 17106.182796                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          744                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          744                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     11983000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     11983000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.703214                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.703214                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 16106.182796                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 16106.182796                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74339466000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.047339                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9921948                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           615427                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            16.122055                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.047339                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.970229                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.970229                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23654242                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23654242                       # Number of data accesses
system.cpu3.numPwrStateTransitions                574                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          288                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    90121322.916667                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   185328632.084245                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          288    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        31500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    634629500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            288                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    48384525000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  25954941000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  74339466000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      8097893                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         8097893                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      8097893                       # number of overall hits
system.cpu3.icache.overall_hits::total        8097893                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         5765                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          5765                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         5765                       # number of overall misses
system.cpu3.icache.overall_misses::total         5765                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    384782499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    384782499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    384782499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    384782499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      8103658                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      8103658                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      8103658                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      8103658                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000711                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000711                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000711                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000711                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 66744.579185                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 66744.579185                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 66744.579185                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 66744.579185                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          990                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    49.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5529                       # number of writebacks
system.cpu3.icache.writebacks::total             5529                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          236                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          236                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          236                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          236                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5529                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5529                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5529                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5529                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    366802499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    366802499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    366802499                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    366802499                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000682                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000682                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000682                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000682                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 66341.562489                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 66341.562489                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 66341.562489                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 66341.562489                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5529                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      8097893                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        8097893                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         5765                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         5765                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    384782499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    384782499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      8103658                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      8103658                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000711                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000711                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 66744.579185                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 66744.579185                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          236                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          236                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5529                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5529                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    366802499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    366802499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000682                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000682                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 66341.562489                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 66341.562489                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  74339466000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            8133305                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5561                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1462.561590                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         16212845                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        16212845                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  74339466000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      7925359                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         7925359                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      7925359                       # number of overall hits
system.cpu3.dcache.overall_hits::total        7925359                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2158625                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2158625                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2158625                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2158625                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 171390496998                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 171390496998                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 171390496998                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 171390496998                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     10083984                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     10083984                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     10083984                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     10083984                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.214065                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.214065                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.214065                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.214065                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 79397.995019                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 79397.995019                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 79397.995019                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 79397.995019                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       921214                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        17289                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            10654                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            237                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    86.466491                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    72.949367                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       536041                       # number of writebacks
system.cpu3.dcache.writebacks::total           536041                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1628361                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1628361                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1628361                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1628361                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       530264                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       530264                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       530264                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       530264                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  48362714000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  48362714000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  48362714000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  48362714000                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.052585                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.052585                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.052585                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.052585                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 91204.973372                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 91204.973372                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 91204.973372                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 91204.973372                       # average overall mshr miss latency
system.cpu3.dcache.replacements                536041                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7798465                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7798465                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1863426                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1863426                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 141803990500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 141803990500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      9661891                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9661891                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.192863                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.192863                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 76098.535976                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 76098.535976                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1352991                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1352991                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       510435                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       510435                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  45720858000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  45720858000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.052830                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.052830                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 89572.341238                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 89572.341238                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       126894                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        126894                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       295199                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       295199                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  29586506498                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  29586506498                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       422093                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       422093                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.699370                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.699370                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 100225.632533                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 100225.632533                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       275370                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       275370                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        19829                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        19829                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2641856000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2641856000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.046978                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.046978                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 133231.933027                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 133231.933027                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       265642                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       265642                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         8435                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         8435                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data    151029000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    151029000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       274077                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       274077                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.030776                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.030776                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 17905.038530                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 17905.038530                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          187                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          187                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         8248                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         8248                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data    125216000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    125216000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.030094                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.030094                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 15181.377304                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15181.377304                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       273235                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       273235                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          515                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          515                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      4429000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      4429000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       273750                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       273750                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.001881                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001881                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data         8600                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         8600                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          501                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          501                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      3984000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      3984000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.001830                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001830                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7952.095808                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7952.095808                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       694000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       694000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       638000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       638000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          341                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            341                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          667                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          667                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     15700500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     15700500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1008                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1008                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.661706                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.661706                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 23538.980510                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 23538.980510                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          667                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          667                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     15033500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     15033500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.661706                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.661706                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 22538.980510                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 22538.980510                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74339466000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.870079                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9007661                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           538573                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            16.725051                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.870079                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.964690                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.964690                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         21804185                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        21804185                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 96                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           48                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    13188406.250000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   13883624.223192                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           48    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       357000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     57017000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             48                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    73706422500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    633043500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  74339466000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      9951699                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         9951699                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      9951699                       # number of overall hits
system.cpu0.icache.overall_hits::total        9951699                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       315232                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        315232                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       315232                       # number of overall misses
system.cpu0.icache.overall_misses::total       315232                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7283278994                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7283278994                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7283278994                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7283278994                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     10266931                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10266931                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     10266931                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10266931                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.030704                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.030704                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.030704                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.030704                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 23104.503965                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23104.503965                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 23104.503965                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23104.503965                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2629                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               53                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.603774                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       277502                       # number of writebacks
system.cpu0.icache.writebacks::total           277502                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        37720                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        37720                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        37720                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        37720                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       277512                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       277512                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       277512                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       277512                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6344650499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6344650499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6344650499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6344650499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.027030                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.027030                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.027030                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.027030                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22862.616748                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22862.616748                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22862.616748                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22862.616748                       # average overall mshr miss latency
system.cpu0.icache.replacements                277502                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      9951699                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        9951699                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       315232                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       315232                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7283278994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7283278994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     10266931                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10266931                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.030704                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.030704                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 23104.503965                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23104.503965                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        37720                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        37720                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       277512                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       277512                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6344650499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6344650499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.027030                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.027030                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22862.616748                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22862.616748                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  74339466000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999215                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           10229410                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           277544                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            36.856895                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999215                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999975                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         20811374                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        20811374                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  74339466000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     10615296                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        10615296                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     10615296                       # number of overall hits
system.cpu0.dcache.overall_hits::total       10615296                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2786911                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2786911                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2786911                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2786911                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 200353493953                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 200353493953                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 200353493953                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 200353493953                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     13402207                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13402207                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     13402207                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13402207                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.207944                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.207944                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.207944                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.207944                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 71890.883474                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 71890.883474                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 71890.883474                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 71890.883474                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      9305482                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         5764                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           147891                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             49                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    62.921219                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   117.632653                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1127956                       # number of writebacks
system.cpu0.dcache.writebacks::total          1127956                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1669777                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1669777                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1669777                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1669777                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1117134                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1117134                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1117134                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1117134                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  91727980503                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  91727980503                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  91727980503                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  91727980503                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.083354                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.083354                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.083354                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.083354                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 82110.096464                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 82110.096464                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 82110.096464                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 82110.096464                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1127956                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9881345                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9881345                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2396545                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2396545                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 166908180000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 166908180000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12277890                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12277890                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.195192                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.195192                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 69645.335264                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 69645.335264                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1324383                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1324383                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1072162                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1072162                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  88005612500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  88005612500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.087325                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.087325                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 82082.383539                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 82082.383539                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       733951                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        733951                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       390366                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       390366                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  33445313953                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  33445313953                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1124317                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1124317                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.347203                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.347203                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 85676.810872                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 85676.810872                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       345394                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       345394                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        44972                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        44972                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3722368003                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3722368003                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039999                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039999                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 82770.790781                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 82770.790781                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       351708                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       351708                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        17813                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        17813                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    234003000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    234003000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       369521                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       369521                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.048206                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.048206                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 13136.641778                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 13136.641778                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5798                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5798                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        12015                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        12015                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    180157500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    180157500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.032515                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.032515                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 14994.382022                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14994.382022                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       354325                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       354325                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1191                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1191                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     21220500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     21220500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       355516                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       355516                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.003350                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.003350                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 17817.380353                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 17817.380353                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1189                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1189                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     20033500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     20033500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.003344                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.003344                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 16849.032801                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 16849.032801                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        11500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        11500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         9500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         9500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         7912                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           7912                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          877                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          877                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     20861000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     20861000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         8789                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         8789                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.099784                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.099784                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 23786.773090                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 23786.773090                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          877                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          877                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     19984000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     19984000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.099784                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.099784                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 22786.773090                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 22786.773090                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74339466000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.979089                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           12462275                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1129070                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.037646                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.979089                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999347                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999347                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         29401104                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        29401104                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  74339466000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              242296                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              227744                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2051                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              102677                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1983                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               89985                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1782                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               77999                       # number of demand (read+write) hits
system.l2.demand_hits::total                   746517                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             242296                       # number of overall hits
system.l2.overall_hits::.cpu0.data             227744                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2051                       # number of overall hits
system.l2.overall_hits::.cpu1.data             102677                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1983                       # number of overall hits
system.l2.overall_hits::.cpu2.data              89985                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1782                       # number of overall hits
system.l2.overall_hits::.cpu3.data              77999                       # number of overall hits
system.l2.overall_hits::total                  746517                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             35207                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            899555                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3316                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            637324                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              3587                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            523038                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3747                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            458318                       # number of demand (read+write) misses
system.l2.demand_misses::total                2564092                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            35207                       # number of overall misses
system.l2.overall_misses::.cpu0.data           899555                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3316                       # number of overall misses
system.l2.overall_misses::.cpu1.data           637324                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             3587                       # number of overall misses
system.l2.overall_misses::.cpu2.data           523038                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3747                       # number of overall misses
system.l2.overall_misses::.cpu3.data           458318                       # number of overall misses
system.l2.overall_misses::total               2564092                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2930987000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  86921229000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    288553500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  64278950000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    316259500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  53244961000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    336830000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  46346870000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     254664640000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2930987000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  86921229000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    288553500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  64278950000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    316259500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  53244961000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    336830000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  46346870000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    254664640000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          277503                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1127299                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5367                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          740001                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5570                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          613023                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5529                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          536317                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3310609                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         277503                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1127299                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5367                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         740001                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5570                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         613023                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5529                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         536317                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3310609                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.126871                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.797974                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.617850                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.861247                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.643986                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.853211                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.677699                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.854565                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.774508                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.126871                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.797974                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.617850                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.861247                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.643986                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.853211                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.677699                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.854565                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.774508                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83250.120715                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96626.919977                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87018.546441                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100857.570090                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 88168.246445                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 101799.412280                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 89893.247932                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 101123.826688                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99319.618797                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83250.120715                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96626.919977                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87018.546441                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100857.570090                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 88168.246445                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 101799.412280                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 89893.247932                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 101123.826688                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99319.618797                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              353396                       # number of writebacks
system.l2.writebacks::total                    353396                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             51                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            744                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            777                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            966                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            741                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            727                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            401                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            555                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                4962                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            51                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           744                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           777                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           966                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           741                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           727                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           401                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           555                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               4962                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        35156                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       898811                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2539                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       636358                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         2846                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       522311                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3346                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       457763                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2559130                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        35156                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       898811                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2539                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       636358                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         2846                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       522311                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3346                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       457763                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2559130                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2576597001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  77888373506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    208491500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  57853673001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    238365002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  47974881502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    277431501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  41733876002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 228751689015                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2576597001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  77888373506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    208491500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  57853673001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    238365002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  47974881502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    277431501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  41733876002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 228751689015                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.126687                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.797314                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.473076                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.859942                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.510952                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.852025                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.605173                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.853531                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.773009                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.126687                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.797314                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.473076                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.859942                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.510952                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.852025                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.605173                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.853531                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.773009                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73290.391427                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86657.120914                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82115.596692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 90913.719952                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 83754.392832                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 91851.179665                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 82914.375672                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 91169.177068                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89386.505967                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73290.391427                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86657.120914                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82115.596692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 90913.719952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 83754.392832                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 91851.179665                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 82914.375672                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 91169.177068                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89386.505967                       # average overall mshr miss latency
system.l2.replacements                        4715030                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       468210                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           468210                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       468210                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       468210                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2640745                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2640745                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2640745                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2640745                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data             173                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             111                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              77                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              48                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  409                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           214                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            55                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            45                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                332                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      6001500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1227500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      1131000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       388500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      8748500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          387                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          166                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          122                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           66                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              741                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.552972                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.331325                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.368852                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.272727                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.448043                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 28044.392523                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 22318.181818                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 25133.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 21583.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 26350.903614                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data          214                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           55                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           45                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           332                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      4280500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1105000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       924500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       361500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      6671500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.552972                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.331325                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.368852                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.272727                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.448043                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20002.336449                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20090.909091                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20544.444444                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20083.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20094.879518                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           328                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            53                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           108                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            97                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                586                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          456                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          111                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          146                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           58                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              771                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      7059500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1866000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      2730000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       746500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     12402000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          784                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          164                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          254                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          155                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1357                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.581633                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.676829                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.574803                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.374194                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.568165                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 15481.359649                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 16810.810811                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 18698.630137                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 12870.689655                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 16085.603113                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          456                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          111                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          146                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           58                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          771                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      9255000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2226000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      2904500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      1155000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     15540500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.581633                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.676829                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.574803                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.374194                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.568165                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20296.052632                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20054.054054                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19893.835616                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19913.793103                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20156.290532                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            14335                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data              201                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data              154                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data              124                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14814                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          30253                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          19495                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          19495                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          19512                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               88755                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3465442500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2523706500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2543998500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2620984000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11154131500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        44588                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        19696                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        19649                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        19636                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            103569                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.678501                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.989795                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.992162                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.993685                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.856965                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 114548.722441                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 129454.039497                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 130494.921775                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 134326.773268                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125673.274745                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        30253                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        19495                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        19495                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        19512                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          88755                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3162912001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2328756500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2349048500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2425864000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10266581001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.678501                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.989795                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.992162                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.993685                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.856965                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 104548.705947                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 119454.039497                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 120494.921775                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 124326.773268                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 115673.269123                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        242296                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2051                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1983                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1782                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             248112                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        35207                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3316                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         3587                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         3747                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            45857                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2930987000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    288553500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    316259500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    336830000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3872630000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       277503                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5367                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5570                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5529                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         293969                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.126871                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.617850                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.643986                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.677699                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.155993                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83250.120715                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87018.546441                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 88168.246445                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 89893.247932                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84450.138474                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           51                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          777                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          741                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          401                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1970                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        35156                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2539                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         2846                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3346                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        43887                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2576597001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    208491500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    238365002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    277431501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3300885004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.126687                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.473076                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.510952                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.605173                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.149291                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73290.391427                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82115.596692                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 83754.392832                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 82914.375672                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75213.275093                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       213409                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       102476                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        89831                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        77875                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            483591                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       869302                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       617829                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       503543                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       438806                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2429480                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  83455786500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  61755243500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  50700962500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  43725886000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 239637878500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1082711                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       720305                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       593374                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       516681                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2913071                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.802894                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.857732                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.848610                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.849278                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.833993                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96003.214648                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99955.235996                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 100688.446667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 99647.420500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98637.518522                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          744                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          966                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          727                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          555                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2992                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       868558                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       616863                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       502816                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       438251                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2426488                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  74725461505                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  55524916501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  45625833002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  39308012002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 215184223010                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.802207                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.856391                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.847385                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.848204                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.832966                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86033.933836                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 90011.747343                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 90740.614861                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 89692.920272                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88681.346460                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu0.data           11                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              11                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           11                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            11                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           11                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           11                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       203500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       203500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        18500                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  74339466000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                     6416438                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4715094                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.360829                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.733181                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.979187                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       16.969759                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.045911                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.393765                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.048957                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        5.696972                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.050269                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        5.081999                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.417706                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.030925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.265152                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000717                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.115528                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000765                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.089015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000785                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.079406                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 107461878                       # Number of tag accesses
system.l2.tags.data_accesses                107461878                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  74339466000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2249920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      57523840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        162496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      40726912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        182144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      33427904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        214144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      29296768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          163784128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2249920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       162496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       182144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       214144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2808704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22617344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22617344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          35155                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         898810                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2539                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         636358                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           2846                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         522311                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3346                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         457762                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2559127                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       353396                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             353396                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         30265485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        773799478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2185865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        547850478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          2450166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        449665646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          2880623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        394094410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2203192151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     30265485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2185865                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      2450166                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      2880623                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         37782138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      304244101                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            304244101                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      304244101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        30265485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       773799478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2185865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       547850478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         2450166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       449665646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         2880623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       394094410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2507436252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    349903.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     35156.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    888195.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2539.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    635145.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      2846.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    520661.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3346.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    456165.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000443962750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        21601                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        21601                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4638219                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             329829                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2559128                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     353396                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2559128                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   353396                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  15075                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3493                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            122352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            118195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            124630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            121514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            121760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            259743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            245024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            190528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            176852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            210743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           202292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           187111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           125517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           112490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           100476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           124826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             20739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             26006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             27287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             27951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             34912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            30960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            27540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            20519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18598                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.76                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.48                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  75186715500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                12720265000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            122887709250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29553.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48303.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1419062                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  319157                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 55.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.21                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2559128                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               353396                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  657781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  615995                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  450631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  303781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  202655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  132620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   81926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   46898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   24874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   13388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   7707                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   5464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  19626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  26142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  26084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  23038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  21860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1155751                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    160.255418                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.345548                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   212.331123                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       715173     61.88%     61.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       263501     22.80%     84.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        62364      5.40%     90.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        29407      2.54%     92.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        18187      1.57%     94.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        12458      1.08%     95.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9337      0.81%     96.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7208      0.62%     96.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        38116      3.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1155751                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        21601                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     117.776214                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     68.252681                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    149.938558                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           9159     42.40%     42.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         5609     25.97%     68.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         4783     22.14%     90.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          560      2.59%     93.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           94      0.44%     93.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           82      0.38%     93.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          126      0.58%     94.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          227      1.05%     95.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          245      1.13%     96.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          214      0.99%     97.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          178      0.82%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          132      0.61%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           71      0.33%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           17      0.08%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           22      0.10%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           28      0.13%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           10      0.05%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151           12      0.06%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215           12      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            3      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            5      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            5      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21601                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21601                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.198602                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.186210                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.662766                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            19570     90.60%     90.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              372      1.72%     92.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1195      5.53%     97.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              354      1.64%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               88      0.41%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               18      0.08%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21601                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              162819392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  964800                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                22393984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               163784192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22617344                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2190.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       301.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2203.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    304.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   74339459000                       # Total gap between requests
system.mem_ctrls.avgGap                      25524.07                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2249984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     56844480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       162496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     40649280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       182144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     33322304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       214144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     29194560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     22393984                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 30266346.007919937372                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 764660859.952908396721                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2185864.504326678813                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 546806187.711921334267                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 2450165.568851409014                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 448245135.363226830959                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 2880623.328663673252                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 392719528.009523212910                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 301239505.809740364552                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        35156                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       898810                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2539                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       636358                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         2846                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       522311                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3346                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       457762                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       353396                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1123411500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  40787514750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    101738750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  31492505500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    118886000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  26341017250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    137036750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  22785598750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1829420047750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31955.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45379.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40070.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49488.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41773.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     50431.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     40955.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     49776.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5176685.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    60.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4213492500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2239547145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8855791980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          939547800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       5868582720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      33563878860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        282036000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        55962877005                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        752.801708                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    443581000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2482480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  71413405000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4038483960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2146527900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9308739300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          886961520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       5868582720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      33173180340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        611045280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        56033521020                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        753.751998                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1312229500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2482480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  70544756500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                606                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          304                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    60369062.500000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   141557537.953167                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          304    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        48500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    546622000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            304                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    55987271000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  18352195000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  74339466000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9266013                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9266013                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9266013                       # number of overall hits
system.cpu1.icache.overall_hits::total        9266013                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5652                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5652                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5652                       # number of overall misses
system.cpu1.icache.overall_misses::total         5652                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    340250500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    340250500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    340250500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    340250500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9271665                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9271665                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9271665                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9271665                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000610                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000610                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000610                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000610                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 60200.017693                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60200.017693                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 60200.017693                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60200.017693                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          193                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    32.166667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5367                       # number of writebacks
system.cpu1.icache.writebacks::total             5367                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          285                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          285                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          285                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          285                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5367                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5367                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5367                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5367                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    321702500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    321702500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    321702500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    321702500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000579                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000579                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000579                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000579                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 59940.842184                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 59940.842184                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 59940.842184                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 59940.842184                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5367                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9266013                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9266013                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5652                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5652                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    340250500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    340250500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9271665                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9271665                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000610                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000610                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 60200.017693                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60200.017693                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          285                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          285                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5367                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5367                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    321702500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    321702500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000579                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000579                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 59940.842184                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 59940.842184                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  74339466000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9426899                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5399                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1746.045379                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18548697                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18548697                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  74339466000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9188609                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9188609                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9188609                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9188609                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2271974                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2271974                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2271974                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2271974                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 175488602495                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 175488602495                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 175488602495                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 175488602495                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11460583                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11460583                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11460583                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11460583                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.198242                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.198242                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.198242                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.198242                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 77240.585718                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 77240.585718                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 77240.585718                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 77240.585718                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3878553                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        12715                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            52852                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            191                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    73.385170                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    66.570681                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       739806                       # number of writebacks
system.cpu1.dcache.writebacks::total           739806                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1538292                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1538292                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1538292                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1538292                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       733682                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       733682                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       733682                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       733682                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  66960850996                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  66960850996                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  66960850996                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  66960850996                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.064018                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.064018                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.064018                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.064018                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 91266.858116                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91266.858116                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 91266.858116                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91266.858116                       # average overall mshr miss latency
system.cpu1.dcache.replacements                739806                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      9049545                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9049545                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1975948                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1975948                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 146902906000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 146902906000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     11025493                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11025493                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.179216                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.179216                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 74345.532372                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74345.532372                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1262188                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1262188                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       713760                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       713760                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  64411241500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  64411241500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.064737                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.064737                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 90242.156327                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90242.156327                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       139064                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        139064                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       296026                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       296026                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  28585696495                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  28585696495                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       435090                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       435090                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.680379                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.680379                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 96564.816925                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 96564.816925                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       276104                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       276104                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        19922                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        19922                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2549609496                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2549609496                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.045788                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.045788                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 127979.595221                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 127979.595221                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       304638                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       304638                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         9137                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         9137                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    146441500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    146441500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       313775                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       313775                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.029120                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.029120                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 16027.306556                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 16027.306556                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          168                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          168                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         8969                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         8969                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    126863500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    126863500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.028584                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.028584                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 14144.664957                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14144.664957                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       312757                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       312757                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          577                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          577                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      5707000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      5707000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       313334                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       313334                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.001841                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.001841                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9890.814558                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9890.814558                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          564                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          564                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      5212000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      5212000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.001800                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.001800                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  9241.134752                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9241.134752                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       904000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       904000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       835000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       835000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          320                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            320                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          728                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          728                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     14719500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     14719500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1048                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1048                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.694656                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.694656                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 20219.093407                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 20219.093407                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          728                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          728                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     13991500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     13991500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.694656                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.694656                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 19219.093407                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 19219.093407                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74339466000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.439005                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10552511                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           742768                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.207008                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.439005                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.982469                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.982469                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24920220                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24920220                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  74339466000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3214719                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            5                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       821606                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2842336                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4361634                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3126                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2688                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           5814                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          211                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          211                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           104755                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          104755                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        293979                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2920746                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           11                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           11                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       832517                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3387652                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16101                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2224091                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16710                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1842860                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        16587                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1612261                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9948779                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     35520256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    144336320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       686976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     94707648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       712960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     78451136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       707712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     68630848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              423753856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4727828                       # Total snoops (count)
system.tol2bus.snoopTraffic                  23198592                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8040546                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.364604                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.643037                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5574276     69.33%     69.33% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2226352     27.69%     97.02% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  54709      0.68%     97.70% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 144987      1.80%     99.50% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  40222      0.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8040546                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6628608437                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         924729398                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8736512                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         809250216                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8509459                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1696386481                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         416392235                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1115965389                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8449955                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
