
---------- Begin Simulation Statistics ----------
final_tick                               166245419000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 192122                       # Simulator instruction rate (inst/s)
host_mem_usage                                 683960                       # Number of bytes of host memory used
host_op_rate                                   192499                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   520.50                       # Real time elapsed on the host
host_tick_rate                              319393812                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.166245                       # Number of seconds simulated
sim_ticks                                166245419000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.616586                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095663                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103729                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81389                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728164                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             999                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              707                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478315                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65359                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.662454                       # CPI: cycles per instruction
system.cpu.discardedOps                        190881                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610896                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403666                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001736                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        33415825                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.601520                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        166245419                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132829594                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       148941                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        306359                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1198                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       885428                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2133                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1771668                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2133                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 166245419000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              52859                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       107486                       # Transaction distribution
system.membus.trans_dist::CleanEvict            41441                       # Transaction distribution
system.membus.trans_dist::ReadExReq            104573                       # Transaction distribution
system.membus.trans_dist::ReadExResp           104573                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         52859                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       463791                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 463791                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     33909504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                33909504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157432                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157432    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              157432                       # Request fanout histogram
system.membus.respLayer1.occupancy         1478337750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1166247000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 166245419000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            556043                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       926130                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          207                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          110004                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           330198                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          330197                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           508                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       555535                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1223                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2656685                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2657908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        91520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    218160128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              218251648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          150914                       # Total snoops (count)
system.tol2bus.snoopTraffic                  13758208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1037155                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003213                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.056589                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1033823     99.68%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3332      0.32%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1037155                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5047072000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4428664995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2540000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 166245419000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   96                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               728707                       # number of demand (read+write) hits
system.l2.demand_hits::total                   728803                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  96                       # number of overall hits
system.l2.overall_hits::.cpu.data              728707                       # number of overall hits
system.l2.overall_hits::total                  728803                       # number of overall hits
system.l2.demand_misses::.cpu.inst                412                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             157026                       # number of demand (read+write) misses
system.l2.demand_misses::total                 157438                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               412                       # number of overall misses
system.l2.overall_misses::.cpu.data            157026                       # number of overall misses
system.l2.overall_misses::total                157438                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     43886000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17581391000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17625277000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     43886000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17581391000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17625277000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              508                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           885733                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               886241                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             508                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          885733                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              886241                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.811024                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.177284                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.177647                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.811024                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.177284                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.177647                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 106519.417476                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 111964.840218                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111950.590074                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 106519.417476                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 111964.840218                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111950.590074                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              107486                       # number of writebacks
system.l2.writebacks::total                    107486                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           412                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        157021                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            157433                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          412                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       157021                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           157433                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35646000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14440539000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14476185000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35646000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14440539000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14476185000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.811024                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.177278                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.177641                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.811024                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.177278                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.177641                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 86519.417476                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 91965.654276                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91951.401549                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 86519.417476                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 91965.654276                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91951.401549                       # average overall mshr miss latency
system.l2.replacements                         150914                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       818644                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           818644                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       818644                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       818644                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          196                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              196                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          196                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          196                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          146                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           146                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            225624                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                225624                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          104574                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              104574                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11856330000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11856330000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        330198                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            330198                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.316701                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.316701                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 113377.416949                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 113377.416949                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       104574                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         104574                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   9764870000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9764870000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.316701                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.316701                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 93377.608201                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93377.608201                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             96                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 96                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          412                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              412                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     43886000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     43886000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          508                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            508                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.811024                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.811024                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 106519.417476                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 106519.417476                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          412                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          412                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35646000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35646000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.811024                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.811024                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 86519.417476                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86519.417476                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        503083                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            503083                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        52452                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           52452                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5725061000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5725061000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       555535                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        555535                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.094417                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.094417                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 109148.573934                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109148.573934                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        52447                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        52447                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4675669000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4675669000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.094408                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.094408                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 89150.361317                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89150.361317                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 166245419000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8072.148260                       # Cycle average of tags in use
system.l2.tags.total_refs                     1770318                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    159106                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.126658                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      35.482109                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        27.627632                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8009.038519                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004331                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003373                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.977666                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985370                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          156                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1375                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4722                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1868                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3700046                       # Number of tag accesses
system.l2.tags.data_accesses                  3700046                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 166245419000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          52736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       20098560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           20151296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        52736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         52736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     13758208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13758208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             412                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          157020                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157432                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       107486                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             107486                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            317218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         120896925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             121214143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       317218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           317218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       82758419                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             82758419                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       82758419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           317218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        120896925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            203972562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    214953.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       824.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    313012.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.012082828500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12625                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12625                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              607949                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             202559                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157432                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     107486                       # Number of write requests accepted
system.mem_ctrls.readBursts                    314864                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   214972                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1028                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    19                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             20322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             19622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             20181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             20302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             20990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             20255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             19174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             19491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            17858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            20090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            19151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            20143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             14054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             14964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             14193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             12982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             12954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            12346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13934                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6085238500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1569180000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             11969663500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19389.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38139.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   237888                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  156658                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.88                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                314864                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               214972                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  140138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  149180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   16794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  12238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  12748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  12793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  12764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       134205                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    252.148698                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   174.140635                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   288.988584                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8113      6.05%      6.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        95039     70.82%     76.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10013      7.46%     84.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2771      2.06%     86.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1182      0.88%     87.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1030      0.77%     88.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          850      0.63%     88.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          719      0.54%     89.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14488     10.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       134205                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        12625                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.856238                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.208458                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     44.501561                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         12415     98.34%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          163      1.29%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           35      0.28%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            4      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12625                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12625                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.023525                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.985551                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.155867                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6545     51.84%     51.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              212      1.68%     53.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5390     42.69%     96.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              117      0.93%     97.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              310      2.46%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               11      0.09%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.02%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               33      0.26%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12625                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               20085504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   65792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                13755008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                20151296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13758208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       120.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        82.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    121.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     82.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  166245282000                       # Total gap between requests
system.mem_ctrls.avgGap                     627534.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        52736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     20032768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     13755008                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 317217.763456086570                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 120501173.027811363339                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 82739170.094064369798                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          824                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       314040                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       214972                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26908500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  11942755000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3881833922000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32655.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38029.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  18057393.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            462422100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            245771790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1099567140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          547050780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13123178640.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      31103965770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      37645428000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        84227384220                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        506.644843                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  97530997250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5551260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  63163161750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            495851580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            263536185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1141221900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          574842060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13123178640.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      31696976100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      37146050880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        84441657345                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        507.933739                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  96228442000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5551260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  64465717000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    166245419000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 166245419000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8051138                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8051138                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8051138                       # number of overall hits
system.cpu.icache.overall_hits::total         8051138                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          508                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            508                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          508                       # number of overall misses
system.cpu.icache.overall_misses::total           508                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     48564000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     48564000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     48564000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     48564000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8051646                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8051646                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8051646                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8051646                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000063                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000063                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000063                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000063                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 95598.425197                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 95598.425197                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 95598.425197                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 95598.425197                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          207                       # number of writebacks
system.cpu.icache.writebacks::total               207                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          508                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          508                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          508                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          508                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     47548000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     47548000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     47548000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     47548000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 93598.425197                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 93598.425197                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 93598.425197                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 93598.425197                       # average overall mshr miss latency
system.cpu.icache.replacements                    207                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8051138                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8051138                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          508                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           508                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     48564000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     48564000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8051646                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8051646                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 95598.425197                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 95598.425197                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          508                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          508                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     47548000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     47548000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 93598.425197                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 93598.425197                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 166245419000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           260.447072                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8051646                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               508                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15849.696850                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   260.447072                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.508686                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.508686                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          301                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          301                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.587891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8052154                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8052154                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 166245419000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 166245419000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 166245419000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51136198                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51136198                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51136777                       # number of overall hits
system.cpu.dcache.overall_hits::total        51136777                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       918460                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         918460                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       926300                       # number of overall misses
system.cpu.dcache.overall_misses::total        926300                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  40401048000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  40401048000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  40401048000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  40401048000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52054658                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52054658                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52063077                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52063077                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017644                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017644                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017792                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017792                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43987.814385                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43987.814385                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43615.511173                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43615.511173                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       818644                       # number of writebacks
system.cpu.dcache.writebacks::total            818644                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36702                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36702                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36702                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36702                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       881758                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       881758                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       885733                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       885733                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  35519580000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  35519580000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  35966545000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  35966545000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016939                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016939                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017013                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017013                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 40282.685272                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40282.685272                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40606.531539                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40606.531539                       # average overall mshr miss latency
system.cpu.dcache.replacements                 885220                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40546920                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40546920                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       557646                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        557646                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  19211194000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  19211194000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41104566                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41104566                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013567                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013567                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 34450.518788                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34450.518788                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5914                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5914                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       551732                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       551732                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  17769966000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  17769966000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.013423                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013423                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32207.604417                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32207.604417                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10589278                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10589278                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       360814                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       360814                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  21189854000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21189854000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.032951                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032951                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58727.915214                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58727.915214                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        30788                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        30788                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       330026                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       330026                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  17749614000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17749614000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.030139                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.030139                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 53782.471684                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53782.471684                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          579                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           579                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7840                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7840                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.931227                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.931227                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3975                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3975                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    446965000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    446965000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.472146                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.472146                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 112444.025157                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 112444.025157                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 166245419000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           506.889897                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52022585                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            885732                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             58.734002                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   506.889897                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990019                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990019                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          199                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          200                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52948885                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52948885                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 166245419000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 166245419000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
