Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 06:07:08 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/splin_pf/NonUniformILP/splin_pf_NonUniformILP_23_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 Delay1No13_instance/Y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Product7_2_impl_instance/sigProd_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 1.590ns (49.719%)  route 1.608ns (50.281%))
  Logic Levels:           6  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.228ns = ( 6.228 - 4.000 ) 
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.781ns (routing 0.579ns, distribution 1.202ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.528ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=5604, routed)        1.781     2.732    Delay1No13_instance/clk_IBUF_BUFG
    SLICE_X126Y387       FDCE                                         r  Delay1No13_instance/Y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y387       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.808 f  Delay1No13_instance/Y_reg[3]/Q
                         net (fo=3, routed)           0.824     3.632    Product7_2_impl_instance/SignificandMultiplication/RR/A[3]
    DSP48E2_X17Y156      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[3]_A2_DATA[3])
                                                      0.192     3.824 r  Product7_2_impl_instance/SignificandMultiplication/RR/DSP_A_B_DATA_INST/A2_DATA[3]
                         net (fo=1, routed)           0.000     3.824    Product7_2_impl_instance/SignificandMultiplication/RR/DSP_A_B_DATA.A2_DATA<3>
    DSP48E2_X17Y156      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[3]_A2A1[3])
                                                      0.076     3.900 r  Product7_2_impl_instance/SignificandMultiplication/RR/DSP_PREADD_DATA_INST/A2A1[3]
                         net (fo=1, routed)           0.000     3.900    Product7_2_impl_instance/SignificandMultiplication/RR/DSP_PREADD_DATA.A2A1<3>
    DSP48E2_X17Y156      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[3]_U[4])
                                                      0.505     4.405 f  Product7_2_impl_instance/SignificandMultiplication/RR/DSP_MULTIPLIER_INST/U[4]
                         net (fo=1, routed)           0.000     4.405    Product7_2_impl_instance/SignificandMultiplication/RR/DSP_MULTIPLIER.U<4>
    DSP48E2_X17Y156      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[4]_U_DATA[4])
                                                      0.047     4.452 r  Product7_2_impl_instance/SignificandMultiplication/RR/DSP_M_DATA_INST/U_DATA[4]
                         net (fo=1, routed)           0.000     4.452    Product7_2_impl_instance/SignificandMultiplication/RR/DSP_M_DATA.U_DATA<4>
    DSP48E2_X17Y156      DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[4]_ALU_OUT[4])
                                                      0.585     5.037 f  Product7_2_impl_instance/SignificandMultiplication/RR/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     5.037    Product7_2_impl_instance/SignificandMultiplication/RR/DSP_ALU.ALU_OUT<4>
    DSP48E2_X17Y156      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109     5.146 r  Product7_2_impl_instance/SignificandMultiplication/RR/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.784     5.930    Product7_2_impl_instance/sigProd[4]
    SLICE_X126Y390       FDRE                                         r  Product7_2_impl_instance/sigProd_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=5604, routed)        1.568     6.228    Product7_2_impl_instance/clk_IBUF_BUFG
    SLICE_X126Y390       FDRE                                         r  Product7_2_impl_instance/sigProd_d1_reg[4]/C
                         clock pessimism              0.407     6.635    
                         clock uncertainty           -0.035     6.599    
    SLICE_X126Y390       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.624    Product7_2_impl_instance/sigProd_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          6.624    
                         arrival time                          -5.930    
  -------------------------------------------------------------------
                         slack                                  0.695    




