
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/sphinx3_1339B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 2584401 heartbeat IPC: 3.86937 cumulative IPC: 3.86937 (Simulation time: 0 hr 0 min 27 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 2584402 (Simulation time: 0 hr 0 min 27 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 10223059 heartbeat IPC: 1.30913 cumulative IPC: 1.30913 (Simulation time: 0 hr 1 min 9 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 17565492 heartbeat IPC: 1.36195 cumulative IPC: 1.33502 (Simulation time: 0 hr 1 min 50 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 26526569 heartbeat IPC: 1.11594 cumulative IPC: 1.25302 (Simulation time: 0 hr 2 min 35 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 34298771 heartbeat IPC: 1.28664 cumulative IPC: 1.26126 (Simulation time: 0 hr 3 min 14 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 41804115 heartbeat IPC: 1.33238 cumulative IPC: 1.27487 (Simulation time: 0 hr 3 min 54 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 49546438 heartbeat IPC: 1.2916 cumulative IPC: 1.27763 (Simulation time: 0 hr 4 min 36 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 56899762 heartbeat IPC: 1.35993 cumulative IPC: 1.28877 (Simulation time: 0 hr 5 min 17 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 64031971 heartbeat IPC: 1.40209 cumulative IPC: 1.30192 (Simulation time: 0 hr 5 min 54 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 71432003 heartbeat IPC: 1.35135 cumulative IPC: 1.30724 (Simulation time: 0 hr 6 min 32 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 80666871 heartbeat IPC: 1.08285 cumulative IPC: 1.2807 (Simulation time: 0 hr 7 min 14 sec) 
Finished CPU 0 instructions: 100000001 cycles: 78082470 cumulative IPC: 1.2807 (Simulation time: 0 hr 7 min 14 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.2807 instructions: 100000001 cycles: 78082470
cpu0_DTLB TOTAL     ACCESS:   16146124  HIT:   16037416  MISS:     108708
cpu0_DTLB LOAD      ACCESS:   14983464  HIT:   14880660  MISS:     102804
cpu0_DTLB RFO       ACCESS:    1162660  HIT:    1156756  MISS:       5904
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.3046 cycles
cpu0_ITLB TOTAL     ACCESS:    9572010  HIT:    9571968  MISS:         42
cpu0_ITLB LOAD      ACCESS:    9572010  HIT:    9571968  MISS:         42
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 126.738 cycles
cpu0_L1I TOTAL     ACCESS:     299155  HIT:     297586  MISS:       1569
cpu0_L1I LOAD      ACCESS:     299155  HIT:     297586  MISS:       1569
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 183.959 cycles
cpu0_STLB TOTAL     ACCESS:     108750  HIT:      69636  MISS:      39114
cpu0_STLB LOAD      ACCESS:     102846  HIT:      64810  MISS:      38036
cpu0_STLB RFO       ACCESS:       5904  HIT:       4826  MISS:       1078
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 11.944 cycles
cpu0_L1D TOTAL     ACCESS:   11963862  HIT:   10464680  MISS:    1499182
cpu0_L1D LOAD      ACCESS:   10167911  HIT:    8789823  MISS:    1378088
cpu0_L1D RFO       ACCESS:    1758929  HIT:    1638334  MISS:     120595
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      37022  HIT:      36523  MISS:        499
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 87.7872 cycles
cpu0_L2C TOTAL     ACCESS:    1642857  HIT:     358319  MISS:    1284538
cpu0_L2C LOAD      ACCESS:    1379647  HIT:     204291  MISS:    1175356
cpu0_L2C RFO       ACCESS:     120593  HIT:      11963  MISS:     108630
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     142118  HIT:     141853  MISS:        265
cpu0_L2C TRANSLATION ACCESS:        499  HIT:        212  MISS:        287
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 89.7887 cycles
LLC TOTAL     ACCESS:    1413641  HIT:     910167  MISS:     503474
LLC LOAD      ACCESS:    1175351  HIT:     688499  MISS:     486852
LLC RFO       ACCESS:     108630  HIT:      96469  MISS:      12161
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     129373  HIT:     124959  MISS:       4414
LLC TRANSLATION ACCESS:        287  HIT:        240  MISS:         47
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 175.512 cycles
Insertion Distribution: 
	LOAD 62444 0 139750 370994 
	RFO 8276 0 5733 3021 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 4667 
	 4 0 32 28 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      79727  ROW_BUFFER_MISS:     418967
 DBUS AVG_CONGESTED_CYCLE:    3.78182
 WQ ROW_BUFFER_HIT:       8668  ROW_BUFFER_MISS:      10457  FULL:          0


CPU 0 Branch Prediction Accuracy: 92.5867% MPKI: 6.65069 Average ROB Occupancy at Mispredict: 180.637
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00112
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 6.64811
BRANCH_DIRECT_CALL: 0.00071
BRANCH_INDIRECT_CALL: 3e-05
BRANCH_RETURN: 0.00072

