// Seed: 3828087837
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign #1 id_2 = 1'b0;
  assign id_3 = 1 - 1;
  assign id_4 = id_1;
  assign id_4 = 1;
  wire id_8;
  assign id_3 = id_6;
  assign id_8 = id_8;
  wire id_9;
  assign id_3 = id_4;
  wor id_10, id_11;
  assign module_1.id_3 = 0;
  assign id_11 = 1 == 1'b0;
  wire id_12 = id_5;
endmodule
module module_1 (
    output tri0 id_0
    , id_5,
    input  tri1 id_1,
    input  tri0 id_2
    , id_6 = id_5,
    output tri0 id_3
);
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
