--------------- Build Started: 10/28/2023 14:44:50 Project: Protocov, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\bchir\AppData\Local\Cypress Semiconductor\PSoC Creator\4.4" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "E:\GIT Hub Project\protocov\Protocov\Protocov.cydsn\Protocov.cyprj" -d CY8C5888LTI-LP097 -s "E:\GIT Hub Project\protocov\Protocov\Protocov.cydsn\Generated_Source\PSoC5" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation...
Synthesis...
Tech Mapping...
Analog Placement...
Log: apr.M0058: The analog placement iterative improvement is 51% done. (App=cydsfit)
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
Warning: sta.M0019: Protocov_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( BluetoothUART_IntClock ). (File=E:\GIT Hub Project\protocov\Protocov\Protocov.cydsn\Protocov_timing.html)
Warning: sta.M0019: Protocov_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( Clock_2 ). (File=E:\GIT Hub Project\protocov\Protocov\Protocov.cydsn\Protocov_timing.html)
Warning: sta.M0019: Protocov_timing.html: Warning-1366: Setup time violation found in a path from clock ( Clock_1 ) to clock ( Clock_2 ). (File=E:\GIT Hub Project\protocov\Protocov\Protocov.cydsn\Protocov_timing.html)
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 10/28/2023 14:45:01 ---------------
