[{"DBLP title": "Foundry Future: Challenges in the 21st Century.", "DBLP authors": ["J. Morris Chang"], "year": 2007, "MAG papers": [{"PaperId": 2042290443, "PaperTitle": "foundry future challenges in the 21st century", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Analog and Mixed-Signal Innovation: The Process-Circuit-System-Application Interaction.", "DBLP authors": ["Lewis W. Counts"], "year": 2007, "MAG papers": [{"PaperId": 2134241690, "PaperTitle": "analog and mixed signal innovation the process circuit system application interaction", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"analog devices": 1.0}}], "source": "ES"}, {"DBLP title": "Towards a New Nanoelectronic Cosmology.", "DBLP authors": ["Jo\u00ebl Hartmann"], "year": 2007, "MAG papers": [{"PaperId": 2052255440, "PaperTitle": "towards a new nanoelectronic cosmology", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"stmicroelectronics": 1.0}}], "source": "ES"}, {"DBLP title": "A Fully Integrated 4\u00ff10Gb/s DWDM Optoelectronic Transceiver in a standard 0.13\u03bcm CMOS SOI.", "DBLP authors": ["Adithyaram Narasimha", "Behnam Analui", "Yi Liang", "Thomas J. Sleboda", "Cary Gunn"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "A 90nm CMOS 16Gb/s Transceiver for Optical Interconnects.", "DBLP authors": ["Samuel Palermo", "Azita Emami-Neyestanak", "Mark Horowitz"], "year": 2007, "MAG papers": [{"PaperId": 2176869677, "PaperTitle": "a 90nm cmos 16gb s transceiver for optical interconnects", "Year": 2007, "CitationCount": 36, "EstimatedCitation": 55, "Affiliations": {"stanford university": 2.0, "columbia university": 1.0}}], "source": "ES"}, {"DBLP title": "A 20Gb/s Burst-Mode CDR Circuit Using Injection-Locking Technique.", "DBLP authors": ["Jri Lee", "Mingchung Liu"], "year": 2007, "MAG papers": [{"PaperId": 2129102896, "PaperTitle": "a 20gb s burst mode cdr circuit using injection locking technique", "Year": 2007, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "A 33.6-to-33.8Gb/s Burst-Mode CDR in 90nm CMOS.", "DBLP authors": ["Lan-Chou Cho", "Chihun Lee", "Shen-Iuan Liu"], "year": 2007, "MAG papers": [{"PaperId": 1997366541, "PaperTitle": "a 33 6 to 33 8gb s burst mode cdr in 90nm cmos", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "A 40mW 3.5k\u03a9 3Gb/s CMOS Differential Transimpedance Amplifier Using Negative-Impedance Compensation.", "DBLP authors": ["Chia-Ming Tsai", "Wen-Tsao Chen"], "year": 2007, "MAG papers": [{"PaperId": 2049281256, "PaperTitle": "a 40mw 3 5k\u03c9 3gb s cmos differential transimpedance amplifier using negative impedance compensation", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"industrial technology research institute": 1.0, "national chiao tung university": 1.0}}], "source": "ES"}, {"DBLP title": "A 40Gb/s Transimpedance-AGC Amplifier with 19dB DR in 90nm CMOS.", "DBLP authors": ["Chih-Fan Liao", "Shen-Iuan Liu"], "year": 2007, "MAG papers": [{"PaperId": 1983796255, "PaperTitle": "a 40gb s transimpedance agc amplifier with 19db dr in 90nm cmos", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "A Fractional-N PLL for SONET-Quality Clock-Syntlhesis Applicationis.", "DBLP authors": ["Axel Thomsen", "Ligang Zhang", "Doug Frey", "Q. Yu", "Lizhong Sun", "Akhil K. Garlapati", "R. Hulfachor", "Douglas F. Pastorello", "Richard J. Juhn"], "year": 2007, "MAG papers": [{"PaperId": 2060259435, "PaperTitle": "a fractional n pll for sonet quality clock syntlhesis applicationis", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"silicon labs": 9.0}}], "source": "ES"}, {"DBLP title": "Efficient Power Management Circuit: Thermal Energy Harvesting to Above-IC Microbattery Energy Storage.", "DBLP authors": ["H\u00e9l\u00e8ne Lhermet", "Cyril Condemine", "Marc Plissonnier", "Raphael Salot", "Patrick Audebert", "Marion Rosset"], "year": 2007, "MAG papers": [{"PaperId": 2173800987, "PaperTitle": "efficient power management circuit thermal energy harvesting to above ic microbattery energy storage", "Year": 2007, "CitationCount": 33, "EstimatedCitation": 51, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Minimum Energy Tracking Loop with Embedded DC-DC Converter Delivering Voltages down to 250mV in 65nm CMOS.", "DBLP authors": ["Yogesh K. Ramadass", "Anantha P. Chandrakasan"], "year": 2007, "MAG papers": [{"PaperId": 2071647141, "PaperTitle": "minimum energy tracking loop with embedded dc dc converter delivering voltages down to 250mv in 65nm cmos", "Year": 2007, "CitationCount": 40, "EstimatedCitation": 64, "Affiliations": {"massachusetts institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "LAGS System Using Data/Instruction Grain Power Control.", "DBLP authors": ["Makoto Ikeda", "Taku Sogabe", "Ken Ishii", "Masayuki Mizuno", "Toru Nakura", "Koichi Nose", "Kunihiro Asada"], "year": 2007, "MAG papers": [{"PaperId": 2100759575, "PaperTitle": "lags system using data instruction grain power control", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of tokyo": 4.0}}], "source": "ES"}, {"DBLP title": "Gate Work Function Engineering for Nanotube-Based Circuits.", "DBLP authors": ["Zhihong Chen", "J\u00f6rg Appenzeller", "Paul M. Solomon", "Yu-Ming Lin", "Phaedon Avouris"], "year": 2007, "MAG papers": [{"PaperId": 2141683228, "PaperTitle": "gate work function engineering for nanotube based circuits", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"ibm": 5.0}}], "source": "ES"}, {"DBLP title": "Carbon Nanotube Transistor Circuits: Circuit-Level Performance Benchmarking and Design Options for Living with Imperfections.", "DBLP authors": ["Jie Deng", "Nishant Patil", "Koungmin Ryu", "Alexander Badmaev", "Chongwu Zhou", "Subhasish Mitra", "H.-S. Philip Wong"], "year": 2007, "MAG papers": [{"PaperId": 2032324308, "PaperTitle": "carbon nanotube transistor circuits circuit level performance benchmarking and design options for living with imperfections", "Year": 2007, "CitationCount": 128, "EstimatedCitation": 159, "Affiliations": {"stanford university": 4.0}}], "source": "ES"}, {"DBLP title": "Passive-Matrix Flexible Electronic Paper Using Quick-Response Liquid Powder Display (QR-LPD) Technollogy and Custom Driver Circuits.", "DBLP authors": ["Reiji Hattori", "Michihiro Asakawa", "Yoshitomo Masuda", "Norio Nihei", "Akihiko Yokoo", "Shuhei Yamada", "Itsuo Tanuma"], "year": 2007, "MAG papers": [{"PaperId": 1968266170, "PaperTitle": "passive matrix flexible electronic paper using quick response liquid powder display qr lpd technollogy and custom driver circuits", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"kyushu university": 2.0}}], "source": "ES"}, {"DBLP title": "A Digitally Modulated Polar CMOS PA with 20MHz Signal BW.", "DBLP authors": ["Amirpouya Kavousian", "David K. Su", "Bruce A. Wooley"], "year": 2007, "MAG papers": [{"PaperId": 2076146740, "PaperTitle": "a digitally modulated polar cmos pa with 20mhz signal bw", "Year": 2007, "CitationCount": 40, "EstimatedCitation": 61, "Affiliations": {"stanford university": 3.0}}], "source": "ES"}, {"DBLP title": "A 3W 55% PAE CMOS PA with Closed-Loop 20: 1 VSWR Protection.", "DBLP authors": ["Francesco Carrara", "Calogero D. Presti", "Antonino Scuderi", "Carmelo Santagati", "Giuseppe Palmisano"], "year": 2007, "MAG papers": [{"PaperId": 2001438051, "PaperTitle": "a 3w 55 pae cmos pa with closed loop 20 1 vswr protection", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"stmicroelectronics": 2.0, "university of catania": 1.0}}], "source": "ES"}, {"DBLP title": "Combined Linear and \u0394-Modulated Switched-Mode PA Supply Modulator for Polar Transmitters.", "DBLP authors": ["Jennifer Kitchen", "Wing-Yee Chu", "Ilker Deligoz", "Sayfe Kiaei", "Bertan Bakkaloglu"], "year": 2007, "MAG papers": [{"PaperId": 2116285146, "PaperTitle": "combined linear and \u03b4 modulated switched mode pa supply modulator for polar transmitters", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"arizona state university": 5.0}}], "source": "ES"}, {"DBLP title": "A Blocker Filtering Technique for Wireless Receivers.", "DBLP authors": ["Hooman Darabi"], "year": 2007, "MAG papers": [{"PaperId": 2080515842, "PaperTitle": "a blocker filtering technique for wireless receivers", "Year": 2007, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"broadcom": 1.0}}], "source": "ES"}, {"DBLP title": "A 0.13\u03bcm 1.5V CMOS I/Q Downconverter with Digital Adaptive IIP2 Calibration.", "DBLP authors": ["Krzysztof Dufrene", "Zdravko Boos", "Robert Weigel"], "year": 2007, "MAG papers": [{"PaperId": 2115588611, "PaperTitle": "a 0 13\u03bcm 1 5v cmos i q downconverter with digital adaptive iip2 calibration", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of erlangen nuremberg": 1.0, "infineon technologies": 1.0}}], "source": "ES"}, {"DBLP title": "A Delay-Line-Based GFSK Demodulator for Low-IF Receivers.", "DBLP authors": ["Hong-Sing Kao", "Ming-Jen Yang", "Tai-Cheng Lee"], "year": 2007, "MAG papers": [{"PaperId": 1980963132, "PaperTitle": "a delay line based gfsk demodulator for low if receivers", "Year": 2007, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"national taiwan university": 1.0}}], "source": "ES"}, {"DBLP title": "A 4.5GHz LC-VCO with Self-Regulating Technique.", "DBLP authors": ["Aleksander Dec", "Ken Suyama", "Tomomitsu Kitamura"], "year": 2007, "MAG papers": [{"PaperId": 2004202172, "PaperTitle": "a 4 5ghz lc vco with self regulating technique", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"renesas electronics": 1.0}}], "source": "ES"}, {"DBLP title": "A 3.2-to-7.3GHz Quadrature Oscillator with Magnetic Tuning.", "DBLP authors": ["Giuseppe Cusmai", "Matteo Repossi", "Guido Albasini", "Francesco Svelto"], "year": 2007, "MAG papers": [{"PaperId": 2048892928, "PaperTitle": "a 3 2 to 7 3ghz quadrature oscillator with magnetic tuning", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"stmicroelectronics": 2.0, "university of pavia": 2.0}}], "source": "ES"}, {"DBLP title": "An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS.", "DBLP authors": ["Sriram R. Vangal", "Jason Howard", "Gregory Ruhl", "Saurabh Dighe", "Howard Wilson", "James W. Tschanz", "David Finan", "Priya Iyer", "Arvind P. Singh", "Tiju Jacob", "Shailendra Jain", "Sriram Venkataraman", "Yatin Hoskote", "Nitin Borkar"], "year": 2007, "MAG papers": [{"PaperId": 2125357468, "PaperTitle": "an 80 tile 1 28tflops network on chip in 65nm cmos", "Year": 2007, "CitationCount": 507, "EstimatedCitation": 779, "Affiliations": {"intel": 14.0}}], "source": "ES"}, {"DBLP title": "A 4320MIPS Four-Processor Core SMP/AMP with Individually Managed Clock Frequency for Low Power Consumption.", "DBLP authors": ["Yutaka Yoshida", "Tatsuya Kamei", "Kiyoshi Hayase", "Shinichi Shibahara", "Osamu Nishii", "Toshihiro Hattori", "Atsushi Hasegawa", "Masashi Takada", "Naohiko Irie", "Kunio Uchiyama", "Toshihiko Odaka", "Kiwamu Takada", "Keiji Kimura", "Hironori Kasahara"], "year": 2007, "MAG papers": [{"PaperId": 2568718159, "PaperTitle": "a 4320mips four processor core smp amp with individually managed clock frequency for low power consumption", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 1997817348, "PaperTitle": "a 4320mips four processor core smp amp with individually managed clock frequency for low power consumption", "Year": 2007, "CitationCount": 30, "EstimatedCitation": 55, "Affiliations": {"renesas electronics": 7.0, "hitachi": 5.0, "waseda university": 2.0}}], "source": "ES"}, {"DBLP title": "The Implementation of the 65nm Dual-Core 64b Merom Processor.", "DBLP authors": ["Nabeel Sakran", "Marcelo Yuffe", "Moty Mehalel", "Jack Doweck", "Ernest Knoll", "Avi Kovacs"], "year": 2007, "MAG papers": [{"PaperId": 2092677096, "PaperTitle": "the implementation of the 65nm dual core 64b merom processor", "Year": 2007, "CitationCount": 115, "EstimatedCitation": 171, "Affiliations": {"intel": 6.0}}], "source": "ES"}, {"DBLP title": "An 8-Core 64-Thread 64b Power-Efficient SPARC SoC.", "DBLP authors": ["Umesh Gajanan Nawathe", "Mahmudul Hassan", "Lynn Warriner", "King C. Yen", "Bharat Upputuri", "David Greenhill", "Ashok Kumar", "Heechoul Park"], "year": 2007, "MAG papers": [{"PaperId": 2031235329, "PaperTitle": "an 8 core 64 thread 64b power efficient sparc soc", "Year": 2007, "CitationCount": 99, "EstimatedCitation": 137, "Affiliations": {"sun microsystems": 8.0}}], "source": "ES"}, {"DBLP title": "A WiMedia-Compliant UWB Transceiver in 65nm CMOS.", "DBLP authors": ["Jos Bergervoet", "Harish Kundur Subramaniyan", "S. Lee", "Domine Leenaerts", "Remco van de Beek", "Gerard van der Weide", "Raf Roovers"], "year": 2007, "MAG papers": [{"PaperId": 2025246431, "PaperTitle": "a wimedia compliant uwb transceiver in 65nm cmos", "Year": 2007, "CitationCount": 42, "EstimatedCitation": 65, "Affiliations": {"nxp semiconductors": 7.0}}], "source": "ES"}, {"DBLP title": "A 0.18\u03bcm CMOS Dual-Band UWB Transceiver.", "DBLP authors": ["Yuanjin Zheng", "King-Wah Wong", "M. Annamalai Asaru", "Dan Shen", "Wen Hu Zhao", "Yen Ju The", "P. Andrew", "Fujiang Lin", "Wooi Gan Yeoh", "Rajinder Singh"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "A 2.5nJ/b 0.65V 3-to-5GHz Subbanded UWB Receiver in 90nm CMOS.", "DBLP authors": ["Fred S. Lee", "Anantha P. Chandrakasan"], "year": 2007, "MAG papers": [{"PaperId": 1982852968, "PaperTitle": "a 2 5nj b 0 65v 3 to 5ghz subbanded uwb receiver in 90nm cmos", "Year": 2007, "CitationCount": 109, "EstimatedCitation": 161, "Affiliations": {"massachusetts institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "A 47pJ/pulse 3.1-to-5GHz All-Digital UWB Transmitter in 90nm CMOS.", "DBLP authors": ["David D. Wentzloff", "Anantha P. Chandrakasan"], "year": 2007, "MAG papers": [{"PaperId": 2156829657, "PaperTitle": "a 47pj pulse 3 1 to 5ghz all digital uwb transmitter in 90nm cmos", "Year": 2007, "CitationCount": 121, "EstimatedCitation": 210, "Affiliations": {"massachusetts institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "A 0.65-to-1.4nJ/burst 3-to-10GHz UWB Digital TX in 90nm CMOS for IEEE 802.15.4a.", "DBLP authors": ["Julien Ryckaert", "Geert Van der Plas", "Vincent De Heyn", "Claude Desset", "Geert Vanwijnsberghe", "Bart van Poucke", "Jan Craninckx"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "A 1.2V 240MHz CMOS Continuous-Time Low-Pass Filter for a UWB Radio Receiver.", "DBLP authors": ["Ville Saari", "Mikko Kaltiokallio", "Saska Lindfors", "Jussi Ryyn\u00e4nen", "Kari Halonen"], "year": 2007, "MAG papers": [{"PaperId": 2069891199, "PaperTitle": "a 1 2v 240mhz cmos continuous time low pass filter for a uwb radio receiver", "Year": 2007, "CitationCount": 34, "EstimatedCitation": 52, "Affiliations": {"helsinki university of technology": 5.0}}], "source": "ES"}, {"DBLP title": "A Fully Integrated 24GHz 4-Channel Phased-Array Transceiver in 0.13\u03bcm CMOS Based on a Variable-Phase Ring Oscillator and PLL Architecture.", "DBLP authors": ["Harish Krishnaswamy", "Hossein Hashemi"], "year": 2007, "MAG papers": [{"PaperId": 1979308383, "PaperTitle": "a fully integrated 24ghz 4 channel phased array transceiver in 0 13\u03bcm cmos based on a variable phase ring oscillator and pll architecture", "Year": 2007, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "A Bandpass \u0394\u03a3 DDFS-Driven 19GHz Frequency Synthesizer for FMCW Automotive Radar.", "DBLP authors": ["Hoon Hee Chung", "Umar Lyles", "Tino Copani", "Bertan Bakkaloglu", "Sayfe Kiaei"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "An 8b Source Driver for 2.0 inch Full-Color Active-Matrix OLEDs Made with LTPS TFTs.", "DBLP authors": ["Yong-Sung Park", "Do-Youb Kim", "Keum-Nam Kim", "Yojiro Matsueda", "Jong-Hyun Choi", "Chul-Kyu Kang", "Hye-Dong Kim", "Ho Kyoon Chung", "Oh-Kyong Kwon"], "year": 2007, "MAG papers": [{"PaperId": 2046307814, "PaperTitle": "an 8b source driver for 2 0 inch full color active matrix oleds made with ltps tfts", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"samsung": 8.0, "hanyang university": 1.0}}], "source": "ES"}, {"DBLP title": "A 2.6 inch VGA LCD with Optical Input Function using a 1-Transistor Active-Pixel Sensor.", "DBLP authors": ["Chris J. Brown", "Ben Hadwen", "Hiromi Kato"], "year": 2007, "MAG papers": [{"PaperId": 2161104687, "PaperTitle": "a 2 6 inch vga lcd with optical input function using a 1 transistor active pixel sensor", "Year": 2007, "CitationCount": 53, "EstimatedCitation": 79, "Affiliations": {"national archives and records administration": 1.0}}], "source": "ES"}, {"DBLP title": "A Single-Inductor Step-Up DC-DC Switching Converter with Bipolar Outputs for Active Matrix OLED Mobile Display Panels.", "DBLP authors": ["Chang-Seok Chae", "Hanh-Phuc Le", "Kwang-Chan Lee", "Min-Chul Lee", "Gyu-Hyeong Cho", "Gyu-Ha Cho"], "year": 2007, "MAG papers": [{"PaperId": 2176108219, "PaperTitle": "a single inductor step up dc dc switching converter with bipolar outputs for active matrix oled mobile display panels", "Year": 2007, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"kaist": 5.0}}], "source": "ES"}, {"DBLP title": "A 10b Driver IC for a Spatial Optical Modulator for Full HDTV Applications.", "DBLP authors": ["Jin-Seong Kang", "Jin-Ho Kim", "Seon-Yung Kim", "Jun-Yong Song", "Oh-Kyong Kwon", "Yuen-Joong Lee", "Byung-Hoon Kim", "Chan-Woo Park", "Kyoung-Soo Kwon", "Won-Tae Choi", "Sang-Kyeong Yun", "Injae Yeo", "Kyu-Bum Han", "Taek-Soo Kim", "Sang-il Park"], "year": 2007, "MAG papers": [{"PaperId": 2090311984, "PaperTitle": "a 10b driver ic for a spatial optical modulator for full hdtv applications", "Year": 2007, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"hanyang university": 5.0, "samsung electro mechanics": 10.0}}], "source": "ES"}, {"DBLP title": "A 16.7M Color VGA Display Driver IC with Partial Graphic RAM and 500Mb/s/ch Serial Interface for Mobile a-Si TFT-LCDs.", "DBLP authors": ["Kyung-suc Nah", "Hyeokchul Kwon", "Jae-Youl Lee", "Dukmin Lee", "Jun-Seok Han", "Young-Hun Lee", "Hyeyeong Rho", "Jongseon Kim", "Bongnam Kim", "Myunghee Lee"], "year": 2007, "MAG papers": [{"PaperId": 2036918082, "PaperTitle": "a 16 7m color vga display driver ic with partial graphic ram and 500mb s ch serial interface for mobile a si tft lcds", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"samsung": 10.0}}], "source": "ES"}, {"DBLP title": "A 232-Channel Visual Prosthesis ASIC with Production-Compliant Safety and Testability.", "DBLP authors": ["Maurits Ortmanns", "N. Linger", "Andr\u00e9 Rocke", "S. Rackow", "Marcus Gehrke", "Hans-J\u00fcrgen Tiedtke"], "year": 2007, "MAG papers": [{"PaperId": 2025618602, "PaperTitle": "a 232 channel visual prosthesis asic with production compliant safety and testability", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A Fully Integrated Digital Hearing-Aid Chip with Human-Factors Considerations.", "DBLP authors": ["Sunyoung Kim", "Seungjin Lee", "Namjun Cho", "Seong-Jun Song", "Hoi-Jun Yoo"], "year": 2007, "MAG papers": [{"PaperId": 2178068489, "PaperTitle": "a fully integrated digital hearing aid chip with human factors considerations", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"kaist": 5.0}}], "source": "ES"}, {"DBLP title": "A Non-Coherent PSK Receiver with Interference-Canceling for Transcutaneous Neural Implants.", "DBLP authors": ["Mingcui Zhou", "Wentai Liu"], "year": 2007, "MAG papers": [{"PaperId": 2069255514, "PaperTitle": "a non coherent psk receiver with interference canceling for transcutaneous neural implants", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of california santa cruz": 2.0}}], "source": "ES"}, {"DBLP title": "An 11k-Electrode 126-Channel High-Density Microelectrode Array to Interact with Electrogenic Cells.", "DBLP authors": ["Urs Frey", "Flavio Heer", "Ren\u00e9 Pedron", "Sadik Hafizovic", "Frauke Greve", "Jan Sediv\u00fd", "Kay-Uwe Kirstein", "Andreas Hierlemann"], "year": 2007, "MAG papers": [{"PaperId": 2053643972, "PaperTitle": "an 11k electrode 126 channel high density microelectrode array to interact with electrogenic cells", "Year": 2007, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"eth zurich": 6.0}}], "source": "ES"}, {"DBLP title": "256-Channel Neural Recording Microsystem with On-Chip 3D Electrodes.", "DBLP authors": ["Joseph N. Y. Aziz", "Roman Genov", "Miron Derchansky", "Berj L. Bardakjian", "Peter L. Carlen"], "year": 2007, "MAG papers": [{"PaperId": 2155870083, "PaperTitle": "256 channel neural recording microsystem with on chip 3d electrodes", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"toronto western hospital": 2.0, "university of toronto": 3.0}}], "source": "ES"}, {"DBLP title": "A 2.2\u03bcW 94nV/\u221aHz, Chopper-Stabilized Instrumentation Amplifier for EEG Detection in Chronic Implants.", "DBLP authors": ["Timothy Denison", "Kelly Consoer", "Andy Kelly", "April Hachenburg", "Wesley Santa"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "Miniaturization of Magnetic Resonance Microsystem Components for 3D Cell Imaging.", "DBLP authors": ["Long-Sheng Fan", "Shawn S. H. Hsu", "Jun-De Jin", "Cheng-Vu Hsieh", "Wei-Chen Lin", "H. C. Hao", "Hsin-Li Cheng", "Kuo-Chin Hsueh", "Chen-Zong Lee"], "year": 2007, "MAG papers": [{"PaperId": 2023331744, "PaperTitle": "miniaturization of magnetic resonance microsystem components for 3d cell imaging", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"national tsing hua university": 9.0}}], "source": "ES"}, {"DBLP title": "A High-Density Magnetoresistive Biosensor Array with Drift-Compensation Mechanism.", "DBLP authors": ["Shu-Jen Han", "Heng Yu", "Boris Murmann", "Nader Pourmand", "Shan X. Wang"], "year": 2007, "MAG papers": [{"PaperId": 2151716191, "PaperTitle": "a high density magnetoresistive biosensor array with drift compensation mechanism", "Year": 2007, "CitationCount": 53, "EstimatedCitation": 67, "Affiliations": {"stanford university": 5.0}}], "source": "ES"}, {"DBLP title": "A 1-to-2GHz 4-Phase On-Chip Clock Generator with Timing-Margin Test Capability.", "DBLP authors": ["Shunichi Kaeriyama", "Mikihiro Kajita", "Masayuki Mizuno"], "year": 2007, "MAG papers": [{"PaperId": 2073054054, "PaperTitle": "a 1 to 2ghz 4 phase on chip clock generator with timing margin test capability", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "All-Digital Dynamic Self-Detection and Self-Compensation of Static Phase Offsets in Charge-Pump PLLs.", "DBLP authors": ["Yong Liu", "Woogeun Rhee", "Daniel J. Friedman", "Donhee Ham"], "year": 2007, "MAG papers": [{"PaperId": 2036748502, "PaperTitle": "all digital dynamic self detection and self compensation of static phase offsets in charge pump plls", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"ibm": 2.0, "harvard university": 2.0}}], "source": "ES"}, {"DBLP title": "A 40GHz DLL-Based Clock Generator in 90nm CMOS Technology.", "DBLP authors": ["Chi-Nan Chuang", "Shen-Iuan Liu"], "year": 2007, "MAG papers": [{"PaperId": 2008640190, "PaperTitle": "a 40ghz dll based clock generator in 90nm cmos technology", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "12GHz Low-Area-Overhead Standing-Wave Clock Distribution with Inductively-Loaded and Coupled Technique.", "DBLP authors": ["Mamoru Sasaki", "Mitsuru Shiozaki", "Atsushi Mori", "Atsushi Iwata", "Hiroaki Ikeda"], "year": 2007, "MAG papers": [{"PaperId": 1965844615, "PaperTitle": "12ghz low area overhead standing wave clock distribution with inductively loaded and coupled technique", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"hiroshima university": 4.0}}], "source": "ES"}, {"DBLP title": "An Adaptive Low-Jitter LC-Based Clock Distribution.", "DBLP authors": ["Li-min Lee", "Chih-Kong Ken Yang"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "A 7ps-Jitter 0.053mm2 Fast-Lock ADDLL with Wide-Range and High-Resolution All-Digital DCC.", "DBLP authors": ["Dongsuk Shin", "Janghoon Song", "Hyunsoo Chae", "Kwan-Weon Kim", "Young-Jung Choi", "Chulwoo Kim"], "year": 2007, "MAG papers": [{"PaperId": 2063079402, "PaperTitle": "a 7ps jitter 0 053mm2 fast lock addll with wide range and high resolution all digital dcc", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"korea university": 4.0, "sk hynix": 2.0}}], "source": "ES"}, {"DBLP title": "A mm-Wave CMOS Heterodyne Receiver with On-Chip LO and Divider.", "DBLP authors": ["Behzad Razavi"], "year": 2007, "MAG papers": [{"PaperId": 2050753687, "PaperTitle": "a mm wave cmos heterodyne receiver with on chip lo and divider", "Year": 2007, "CitationCount": 40, "EstimatedCitation": 62, "Affiliations": {"university of california los angeles": 1.0}}], "source": "ES"}, {"DBLP title": "A 60GHz Low-Power Six-Port Transceiver for Gigabit Software-Defined Transceiver Applications.", "DBLP authors": ["Chi-Hsueh Wang", "Hong-Yeh Chang", "Pei-Si Wu", "Kun-You Lin", "Tian-Wei Huang", "Huei Wang", "Chun-Hsiung Chen"], "year": 2007, "MAG papers": [{"PaperId": 2161681879, "PaperTitle": "a 60ghz low power six port transceiver for gigabit software defined transceiver applications", "Year": 2007, "CitationCount": 80, "EstimatedCitation": 114, "Affiliations": {"national central university": 1.0, "national taiwan university": 6.0}}], "source": "ES"}, {"DBLP title": "A 23-to-29GHz Differentially Tuned Varactorless VCO in 0.13\u03bcm CMOS.", "DBLP authors": ["KaChun Kwok", "John R. Long", "John J. Pekarik"], "year": 2007, "MAG papers": [{"PaperId": 2142692014, "PaperTitle": "a 23 to 29ghz differentially tuned varactorless vco in 0 13\u03bcm cmos", "Year": 2007, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"ibm": 1.0, "delft university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "A 58-to-60.4GHz Frequency Synthesizer in 90nm CMOS.", "DBLP authors": ["Chihun Lee", "Shen-Iuan Liu"], "year": 2007, "MAG papers": [{"PaperId": 2010817526, "PaperTitle": "a 58 to 60 4ghz frequency synthesizer in 90nm cmos", "Year": 2007, "CitationCount": 45, "EstimatedCitation": 68, "Affiliations": {"national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "A 90GHz 65nm CMOS Injection-Locked Frequency Divider.", "DBLP authors": ["Pierre Mayr", "Christopher Weyers", "Ulrich Langmann"], "year": 2007, "MAG papers": [{"PaperId": 1998139382, "PaperTitle": "a 90ghz 65nm cmos injection locked frequency divider", "Year": 2007, "CitationCount": 42, "EstimatedCitation": 65, "Affiliations": {"ruhr university bochum": 3.0}}], "source": "ES"}, {"DBLP title": "Low-Power mm-Wave Components up to 104GHz in 90nm CMOS.", "DBLP authors": ["Babak Heydari", "Mounir Bohsali", "Ehsan Adabi", "Ali M. Niknejad"], "year": 2007, "MAG papers": [{"PaperId": 2018499584, "PaperTitle": "low power mm wave components up to 104ghz in 90nm cmos", "Year": 2007, "CitationCount": 96, "EstimatedCitation": 165, "Affiliations": {"university of california berkeley": 4.0}}], "source": "ES"}, {"DBLP title": "A Bidirectional RF-Combining 60GHz Phased-Array Front-End.", "DBLP authors": ["Arun Natarajan", "Brian A. Floyd", "Ali Hajimiri"], "year": 2007, "MAG papers": [{"PaperId": 1982164626, "PaperTitle": "a bidirectional rf combining 60ghz phased array front end", "Year": 2007, "CitationCount": 42, "EstimatedCitation": 72, "Affiliations": {"ibm": 1.0, "california institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "A 48-to-860MHz CMOS Direct-Conversion TV Tuner.", "DBLP authors": ["Manoj Gupta", "Supisa Lerstaveesin", "David Kang", "Bang-Sup Song"], "year": 2007, "MAG papers": [{"PaperId": 2072764566, "PaperTitle": "a 48 to 860mhz cmos direct conversion tv tuner", "Year": 2007, "CitationCount": 38, "EstimatedCitation": 58, "Affiliations": {"university of california san diego": 1.0}}], "source": "ES"}, {"DBLP title": "A SiP Tuner with Integrated LC Tracking Filter for both Cable and Terrestrial TV Reception.", "DBLP authors": ["Vincent Fillatre", "Jean-Robert Tourret", "S\u00e9bastien Amiot", "Maxime Bernard", "Mohamed Bouhamame", "Claude Caron", "Olivier Crand", "Alexandre Daubenfeld", "Gilles Denise", "Thibault Kervaon", "Markus Kristen", "Luca Lo Coco", "Frederic Mercier", "Jean Marc Paris", "S\u00e9bastien Prouet", "Vincent Rambeau", "Sebastien Robert", "F. Seneschal", "Jan van Sinderen", "Olivier Susplugas"], "year": 2007, "MAG papers": [{"PaperId": 2157824601, "PaperTitle": "a sip tuner with integrated lc tracking filter for both cable and terrestrial tv reception", "Year": 2007, "CitationCount": 52, "EstimatedCitation": 80, "Affiliations": {"nxp semiconductors": 20.0}}], "source": "ES"}, {"DBLP title": "A Multi-Standard Analog and Digital TV Tuner for Cable and Terrestrial Applications.", "DBLP authors": ["Jan-Michael Stevenson", "Philip Hisayasu", "Armin Deiss", "Buddhika Abesingha", "Kim Beumer", "Jos\u00e9 Esquivel"], "year": 2007, "MAG papers": [{"PaperId": 2042443858, "PaperTitle": "a multi standard analog and digital tv tuner for cable and terrestrial applications", "Year": 2007, "CitationCount": 40, "EstimatedCitation": 60, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A Digital TV Receiver RF and BB Chipset with Adaptive Bias-Current Control for Mobile Applications.", "DBLP authors": ["Takae Sakai", "Shinya Ito", "Nobuyoshi Kaiki", "Atsushi Sakai", "Mamoru Okazaki", "Masayuki Natsumi", "Akira Saito", "Kazumasa Kioi", "Masato Koutani", "Koutani Kagoshima", "Shuichi Kawama", "Hiroshi Kijima", "Shinji Toyoyama", "Nobutoshi Matsunaga", "Mutsumi Hamaguchi", "Hiroshi Kawamura", "Kunihiko Iizuka"], "year": 2007, "MAG papers": [{"PaperId": 2035403234, "PaperTitle": "a digital tv receiver rf and bb chipset with adaptive bias current control for mobile applications", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"national archives and records administration": 3.0}}], "source": "ES"}, {"DBLP title": "A 900MHz UHF RFID Reader Transceiver IC.", "DBLP authors": ["Issy Kipnis", "Scott Chiu", "Marc Loyer", "J. Carrigan", "Jan Rapp", "Peter Johansson", "David Westberg", "Jonas Johansson"], "year": 2007, "MAG papers": [{"PaperId": 3143095840, "PaperTitle": "a 900mhz uhf rfid reader transceiver ic", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A Single-Chip CMOS Transceiver for UHF Mobile RFID Reader.", "DBLP authors": ["Ickjin Kwon", "Heemun Bang", "Kyudon Choi", "Sangyoon Jeon", "Sungjae Jung", "Donghyun Lee", "Yunseong Eo", "Heungbae Lee", "Bongyoung Chung"], "year": 2007, "MAG papers": [{"PaperId": 2178256119, "PaperTitle": "a single chip cmos transceiver for uhf mobile rfid reader", "Year": 2007, "CitationCount": 41, "EstimatedCitation": 61, "Affiliations": {"samsung": 8.0, "kwangwoon university": 1.0}}], "source": "ES"}, {"DBLP title": "An Integrated RFID Reader.", "DBLP authors": ["Aminghasem Safarian", "Amin Shameli", "Ahmadreza Rofougaran", "Maryam Rofougaran", "Franco De Flaviis"], "year": 2007, "MAG papers": [{"PaperId": 2048612586, "PaperTitle": "an integrated rfid reader", "Year": 2007, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"university of california irvine": 3.0, "broadcom": 2.0}}], "source": "ES"}, {"DBLP title": "A 2.8Gb/s All-Digital CDR with a 10b Monotonic DCO.", "DBLP authors": ["Do-Hwan Oh", "Deok-Soo Kim", "Suhwan Kim", "Deog-Kyoon Jeong", "Wonchan Kim"], "year": 2007, "MAG papers": [{"PaperId": 1972734901, "PaperTitle": "a 2 8gb s all digital cdr with a 10b monotonic dco", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"seoul national university": 5.0}}], "source": "ES"}, {"DBLP title": "A 40-to-44Gb/s 3\ufffd? Oversampling CMOS CDR/1: 16 DEMUX.", "DBLP authors": ["Nikola Nedovic", "Nestoras Tzartzanis", "Hirotaka Tamura", "Francis M. Rotella", "Magnus Wiklund", "Yuma Mizutani", "Yusuke Okaniwa", "Tadahiro Kuroda", "Junji Ogawa", "William W. Walker"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "A 72mW 0.03mm2 Inductorless 40Gb/s CDR in 65nm SOI CMOS.", "DBLP authors": ["Thomas Toifl", "Christian Menolfi", "Peter Buchmann", "Christoph Hagleitner", "Marcel A. Kossel", "Thomas Morf", "Jonas R. M. Weiss", "Martin L. Schmatz"], "year": 2007, "MAG papers": [{"PaperId": 1969699488, "PaperTitle": "a 72mw 0 03mm2 inductorless 40gb s cdr in 65nm soi cmos", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"ibm": 8.0}}], "source": "ES"}, {"DBLP title": "A 7.5Gb/s 10-Tap DFE Receiver with First Tap Partial Response, Spectrally Gated Adaptation, and 2nd-Order Data-Filtered CDR.", "DBLP authors": ["Brian S. Leibowitz", "Jade Kizer", "Haechang Lee", "Fred Chen", "Andrew Ho", "Metha Jeeradit", "Akash Bansal", "Trey Greer", "Simon Li", "Ramin Farjad-Rad", "William F. Stonecypher", "Yohan Frans", "Barry Daly", "Fred Heaton", "Bruno W. Garlepp", "Carl W. Werner", "Nhat Nguyen", "Vladimir Stojanovic", "Jared Zerbe"], "year": 2007, "MAG papers": [{"PaperId": 2073164892, "PaperTitle": "a 7 5gb s 10 tap dfe receiver with first tap partial response spectrally gated adaptation and 2nd order data filtered cdr", "Year": 2007, "CitationCount": 57, "EstimatedCitation": 87, "Affiliations": {"massachusetts institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "A 7Gb/s 9.3mW 2-Tap Current-Integrating DFE Receiver.", "DBLP authors": ["Matt Park", "John F. Bulzacchelli", "Michael P. Beakes", "Daniel J. Friedman"], "year": 2007, "MAG papers": [{"PaperId": 2143430538, "PaperTitle": "a 7gb s 9 3mw 2 tap current integrating dfe receiver", "Year": 2007, "CitationCount": 62, "EstimatedCitation": 92, "Affiliations": {"ibm": 3.0, "massachusetts institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "A CMOS 1Gb/s 5-Tap Transversal Equalizer Based on Inductorless 3rd-Order Delay Cells.", "DBLP authors": ["David Hernandez-Garduno", "Jos\u00e9 Silva-Mart\u00ednez"], "year": 2007, "MAG papers": [{"PaperId": 2067291709, "PaperTitle": "a cmos 1gb s 5 tap transversal equalizer based on inductorless 3rd order delay cells", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"texas a m university": 2.0}}], "source": "ES"}, {"DBLP title": "Cascading Techniques for a High-Speed Memory Interface.", "DBLP authors": ["Zheng Gu", "Peter Gregorius", "Daniel Kehrer", "Lydia Neumann", "Evelyn Neuscheler", "Thomas Rickes", "Hermann Ruckerbauer", "Ralf Schledz", "Martin Streibl", "J\u00fcrgen Zielbauer"], "year": 2007, "MAG papers": [{"PaperId": 2141250667, "PaperTitle": "cascading techniques for a high speed memory interface", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"qimonda": 10.0}}], "source": "ES"}, {"DBLP title": "A 56mW CT Quadrature Cascaded \u03a3\u0394 Modulator with 77dB DR in a Near Zero-IF 20MHz Band.", "DBLP authors": ["Lucien J. Breems", "Robert Rutten", "Robert H. M. van Veldhoven", "Gerard van der Weide", "Henk A. H. Termeer"], "year": 2007, "MAG papers": [{"PaperId": 1970924588, "PaperTitle": "a 56mw ct quadrature cascaded \u03c3\u03b4 modulator with 77db dr in a near zero if 20mhz band", "Year": 2007, "CitationCount": 24, "EstimatedCitation": 59, "Affiliations": {"philips": 1.0, "nxp semiconductors": 4.0}}], "source": "ES"}, {"DBLP title": "A 0.13\u03bcm CMOS EDGE/UMTS/WLAN Tri-Mode \u0394\u03a3 ADC with -92dB THD.", "DBLP authors": ["Thomas Christen", "Thomas Burger", "Qiuting Huang"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "A 1.2V 121-Mode CT \u0394\u03a3 Modulator for Wireless Receivers in 90nm CMOS.", "DBLP authors": ["Sotir Ouzounov", "Robert H. M. van Veldhoven", "Corn\u00e9 Bastiaansen", "K. Vongehr", "Roland Van Wegberg", "Govert Geelen", "Lucien J. Breems", "Arthur H. M. van Roermund"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "A 65fJ/Conversion-Step 0-to-50MS/s 0-to-0.7mW 9b Charge-Sharing SAR ADC in 90nm Digital CMOS.", "DBLP authors": ["Jan Craninckx", "Geert Van der Plas"], "year": 2007, "MAG papers": [{"PaperId": 2110880033, "PaperTitle": "a 65fj conversion step 0 to 50ms s 0 to 0 7mw 9b charge sharing sar adc in 90nm digital cmos", "Year": 2007, "CitationCount": 244, "EstimatedCitation": 365, "Affiliations": {"katholieke universiteit leuven": 2.0}}], "source": "ES"}, {"DBLP title": "A 14b 40MS/s Redundant SAR ADC with 480MHz Clock in 0.13pm CMOS.", "DBLP authors": ["M. Hesener", "T. Eichler", "A. Hanneberg", "D. Herbison", "F. Kuttner", "H. Wenske"], "year": 2007, "MAG papers": [{"PaperId": 1982133254, "PaperTitle": "a 14b 40ms s redundant sar adc with 480mhz clock in 0 13pm cmos", "Year": 2007, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"infineon technologies": 2.0}}], "source": "ES"}, {"DBLP title": "A 1.5V 200MS/s 13b 25mW DAC with Randomized Nested Background Calibration in 0.13\u03bcm CMOS.", "DBLP authors": ["Martin Clara", "Wolfgang Klatzer", "Berthold Seger", "Antonio Di Giandomenico", "Luca Gori"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "RTL-based Clock Recovery Architecture with All-Digital Duty-Cycle Correction.", "DBLP authors": ["Ping-Ying Wang", "Meng-Ta Yang", "Shang-Ping Chen", "Meng-Hsueh Lin", "Jing-Bing Yang"], "year": 2007, "MAG papers": [{"PaperId": 1974462868, "PaperTitle": "rtl based clock recovery architecture with all digital duty cycle correction", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"mediatek": 5.0}}], "source": "ES"}, {"DBLP title": "A 1.9Gb/s 358mW 16-to-256 State Reconfigurable Viterbi Accelerator in 90nm CMOS.", "DBLP authors": ["Mark A. Anders", "Sanu Mathew", "Steven Hsu", "Ram Krishnamurthy", "Shekhar Borkar"], "year": 2007, "MAG papers": [{"PaperId": 2178396791, "PaperTitle": "a 1 9gb s 358mw 16 to 256 state reconfigurable viterbi accelerator in 90nm cmos", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"intel": 5.0}}], "source": "ES"}, {"DBLP title": "A Telecom Baseband Circuit based on an Asynchronous Network-on-Chip.", "DBLP authors": ["Didier Lattard", "Edith Beign\u00e9", "Christian Bernard", "Catherine Bour", "Fabien Clermidy", "Yves Durand", "Jean Durupt", "Didier Varreau", "Pascal Vivet", "Pierre Penard", "Arnaud Bouttier", "Friedbert Berens"], "year": 2007, "MAG papers": [{"PaperId": 1999740575, "PaperTitle": "a telecom baseband circuit based on an asynchronous network on chip", "Year": 2007, "CitationCount": 58, "EstimatedCitation": 88, "Affiliations": {"orange s a": 1.0}}], "source": "ES"}, {"DBLP title": "A 50mW HSDPA Baseband Receiver ASIC with Multimode Digital Front-End.", "DBLP authors": ["Chiara Martelli", "Robert Reutemann", "Christian Benkeser", "Qiuting Huang"], "year": 2007, "MAG papers": [{"PaperId": 2083561850, "PaperTitle": "a 50mw hsdpa baseband receiver asic with multimode digital front end", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"ecole polytechnique federale de lausanne": 2.0, "eth zurich": 1.0}}], "source": "ES"}, {"DBLP title": "A 65nm C64x+ Multi-Core DSP Platform for Communications Infrastructure.", "DBLP authors": ["Sanjive Agarwala", "Arjun Rajagopal", "Anthony M. Hill", "Mayur Joshi", "Steven Mullinnix", "Timothy Anderson", "Raguram Damodaran", "Lewis Nardini", "Paul Wiley", "Peter Groves", "John Apostol", "Michael Gill", "Jose Flores", "Abhijeet Chachad", "Alan Hales", "Kai Chirca", "Krishna Panda", "Rama Venkatasubramanian", "Patrick Eyres", "Rajasekhar Velamuri", "Anand Rajaram", "Manjeri Krishnan", "Jonathan Nelson", "Jose Frade", "Mujibur Rahman", "Nuruddin Mahmood", "Usha Narasimha", "Snehamay Sinha", "Sridhar Krishnan", "William Webster", "Duc Bui", "Shriram Moharil", "Neil Common", "Rejitha Nair", "Rajesh Ramanujam", "Monica Ryan"], "year": 2007, "MAG papers": [{"PaperId": 2067308582, "PaperTitle": "a 65nm c64x multi core dsp platform for communications infrastructure", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"texas instruments": 36.0}}], "source": "ES"}, {"DBLP title": "A GSM Baseband Radio in 0.13\u03bcm CMOS with Fully Integrated Power-Management.", "DBLP authors": ["Markus Hammes", "Christian Kranz", "Jens Kissing", "Dietolf Seippel", "Pierre-Henri Bonnaud", "Enrico Pelos"], "year": 2007, "MAG papers": [{"PaperId": 2110864781, "PaperTitle": "a gsm baseband radio in 0 13\u03bcm cmos with fully integrated power management", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"infineon technologies": 2.0}}], "source": "ES"}, {"DBLP title": "An Integrated Draft 802.11n Compliant MIMO Baseband and MAC Processor.", "DBLP authors": ["Paul Petrus", "Qinfang Sun", "Sam Ng", "James Cho", "Ning Zhang", "Don Breslin", "Matt Smith", "Bill McFarland", "Sundar Sankaran", "John Thomson", "Rich Mosko", "Augusta Chen", "Tuofu Lu", "Yi-Hsiu Wang", "Xioaru Zhang", "Dave Nakahira", "Yixiang Li", "Ravi Subramanian", "Arun Venkataraman", "Prem Kumar", "Sudhakar Swaminathan", "Jeffrey M. Gilbert", "Won-Joon Choi", "Huanchun Ye"], "year": 2007, "MAG papers": [{"PaperId": 2144192850, "PaperTitle": "an integrated draft 802 11n compliant mimo baseband and mac processor", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "XETAL-II: A 107 GOPS, 600mW Massively-Parallel Processor for Video Scene Analysis.", "DBLP authors": ["Anteneh A. Abbo", "Richard P. Kleihorst", "Vishal Choudhary", "Leo Sevat", "Paul Wielage", "Sebastien Mouy", "Marc J. M. Heijligers"], "year": 2007, "MAG papers": [{"PaperId": 2176428682, "PaperTitle": "xetal ii a 107 gops 600mw massively parallel processor for video scene analysis", "Year": 2007, "CitationCount": 56, "EstimatedCitation": 87, "Affiliations": {"nxp semiconductors": 3.0, "philips": 2.0}}], "source": "ES"}, {"DBLP title": "A Programmable 512 GOPS Stream Processor for Signal, Image, and Video Processing.", "DBLP authors": ["Brucek Khailany", "Ted Williams", "Jim Lin", "Eileen Long", "Mark Rygh", "DeForest Tovey", "William J. Dally"], "year": 2007, "MAG papers": [{"PaperId": 2180773256, "PaperTitle": "a programmable 512 gops stream processor for signal image and video processing", "Year": 2007, "CitationCount": 34, "EstimatedCitation": 50, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A 390MHz Single-Chip Application and Dual-Mode Baseband Processor in 90nm Triple-Vt CMOS.", "DBLP authors": ["Masayuki Ito", "Toshihiro Hattori", "Takahiro Irita", "Ken Tatezawa", "Fumihito Tanaka", "Kenji Hirose", "Shinichi Yoshioka", "Koji Ohno", "Reiko Tsuchihashi", "Minoru Sakata", "Masayuki Yamamoto", "Yuji Aral"], "year": 2007, "MAG papers": [{"PaperId": 1973991181, "PaperTitle": "a 390mhz single chip application and dual mode baseband processor in 90nm triple vt cmos", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"renesas electronics": 8.0, "fujitsu": 1.0, "mitsubishi electric": 1.0, "ntt docomo": 1.0}}], "source": "ES"}, {"DBLP title": "A 36fps SXGA 3D Display Processor with a Programmable 3D Graphics Rendering Engine.", "DBLP authors": ["Seok-Hoon Kim", "Jae-Sung Yoon", "Chang-Hyo Yu", "Donghyun Kim", "Kyusik Chung", "Han Shin Lim", "HyunWook Park", "Lee-Sup Kim"], "year": 2007, "MAG papers": [{"PaperId": 1995948460, "PaperTitle": "a 36fps sxga 3d display processor with a programmable 3d graphics rendering engine", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"kaist": 8.0}}], "source": "ES"}, {"DBLP title": "A 52.4mW 3D Graphics Processor with 141Mvertices/s Vertex Shader and 3 Power Domains of Dynamic Voltage and Frequency Scaling.", "DBLP authors": ["Byeong-Gyu Nam", "Jeabin Lee", "Kwanho Kim", "Seungjin Lee", "Hoi-Jun Yoo"], "year": 2007, "MAG papers": [{"PaperId": 2029567004, "PaperTitle": "a 52 4mw 3d graphics processor with 141mvertices s vertex shader and 3 power domains of dynamic voltage and frequency scaling", "Year": 2007, "CitationCount": 39, "EstimatedCitation": 58, "Affiliations": {"kaist": 5.0}}], "source": "ES"}, {"DBLP title": "A 7mW-to-183mW Dynamic Quality-Scalable H.264 Video Encoder Chip.", "DBLP authors": ["Hsiu-Cheng Chang", "Jia-Wei Chen", "Ching-Lung Su", "Yao-Chang Yang", "Yao Li", "Chun-Hao Chang", "Ze-Min Chen", "Wei-Sen Yang", "Chien-Chang Lin", "Ching-Wen Chen", "Jinn-Shyan Wang", "Jiun-In Guo"], "year": 2007, "MAG papers": [{"PaperId": 2077726702, "PaperTitle": "a 7mw to 183mw dynamic quality scalable h 264 video encoder chip", "Year": 2007, "CitationCount": 42, "EstimatedCitation": 63, "Affiliations": {"national chung cheng university": 9.0}}], "source": "ES"}, {"DBLP title": "A 252kgate/71mW Multi-Standard Multi-Channel Video Decoder for High Definition Video Applications.", "DBLP authors": ["Chih-Da Chien", "Chien-Chang Lin", "Yi-Hung Shih", "He-Chun Chen", "Chia-Jui Huang", "Cheng-Yen Yu", "Chih-Liang Chen", "Ching-Hwa Cheng", "Jiun-In Guo"], "year": 2007, "MAG papers": [{"PaperId": 2050154044, "PaperTitle": "a 252kgate 71mw multi standard multi channel video decoder for high definition video applications", "Year": 2007, "CitationCount": 49, "EstimatedCitation": 73, "Affiliations": {"national chung cheng university": 6.0, "feng chia university": 2.0}}], "source": "ES"}, {"DBLP title": "On-Die Supply-Resonance Suppression Using Band-Limited Active Damping.", "DBLP authors": ["Jianping Xu", "Peter Hazucha", "Mingwei Huang", "Paolo A. Aseron", "Fabrice Paillet", "Gerhard Schrom", "James W. Tschanz", "Cangsang Zhao", "Vivek De", "Tanay Karnik", "Greg Taylor"], "year": 2007, "MAG papers": [{"PaperId": 1969650916, "PaperTitle": "on die supply resonance suppression using band limited active damping", "Year": 2007, "CitationCount": 39, "EstimatedCitation": 56, "Affiliations": {"intel": 10.0}}], "source": "ES"}, {"DBLP title": "Fine-Grained In-Circuit Continuous-Time Probing Technique of Dynamic Supply Variations in SoCs.", "DBLP authors": ["Mitsuya Fukazawa", "Tetsuro Matsuno", "Toshifumi Uemura", "Rei Akiyama", "Tetsuya Kagemoto", "Hiroshi Makino", "Hidehiro Takata", "Makoto Nagata"], "year": 2007, "MAG papers": [{"PaperId": 2102000195, "PaperTitle": "fine grained in circuit continuous time probing technique of dynamic supply variations in socs", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"kobe university": 4.0, "renesas electronics": 3.0}}], "source": "ES"}, {"DBLP title": "On-Die Supply-Voltage Noise Sensor with Real-Time Sampling Mode for Low-Power Processor Applications.", "DBLP authors": ["Tomio Sato", "Atsuki Inoue", "Tetsuyoshi Shiota", "Tomoko Inoue", "Yukihito Kawabe", "Tetsutaro Hashimoto", "Toshifumi Imamura", "Yoshitaka Murasaka", "Makoto Nagata", "Atsushi Iwata"], "year": 2007, "MAG papers": [{"PaperId": 1985616818, "PaperTitle": "on die supply voltage noise sensor with real time sampling mode for low power processor applications", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"fujitsu": 6.0}}, {"PaperId": 2597607200, "PaperTitle": "on die supply voltage noise sensor with real time sampling mode for low power processor applications", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Adaptive Frequency and Biasing Techniques for Tolerance to Dynamic Temperature-Voltage Variations and Aging.", "DBLP authors": ["James W. Tschanz", "Nam-Sung Kim", "Saurabh Dighe", "Jason Howard", "Gregory Ruhl", "Sriram R. Vangal", "Siva G. Narendra", "Yatin Hoskote", "Howard Wilson", "Carol Lam", "Matthew Shuman", "Carlos Tokunaga", "Dinesh Somasekhar", "Stephen Tang", "David Finan", "Tanay Karnik", "Nitin Borkar", "Nasser A. Kurd", "Vivek De"], "year": 2007, "MAG papers": [{"PaperId": 2146410479, "PaperTitle": "adaptive frequency and biasing techniques for tolerance to dynamic temperature voltage variations and aging", "Year": 2007, "CitationCount": 208, "EstimatedCitation": 259, "Affiliations": {"intel": 16.0, "oregon state university": 1.0, "university of michigan": 1.0}}], "source": "ES"}, {"DBLP title": "A 230mV-to-500mV 375KHz-to-16MHz 32b RISC Core in 0.18\u03bcm CMOS.", "DBLP authors": ["Jinn-Shyan Wang", "Jian-Shiun Chen", "Yi-Ming Wang", "Chingwei Yeh"], "year": 2007, "MAG papers": [{"PaperId": 2075422794, "PaperTitle": "a 230mv to 500mv 375khz to 16mhz 32b risc core in 0 18\u03bcm cmos", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"national chung cheng university": 4.0}}], "source": "ES"}, {"DBLP title": "Embedded SoC Resource Manager to Control Temperature and Data Bandwidth.", "DBLP authors": ["Makoto Saen", "Kenichi Osada", "Satoshi Misaka", "Tetsuya Yamada", "Yoshitaka Tsujimoto", "Yuki Kondo", "Tatsuya Kamei", "Yutaka Yoshida", "Ei Nagahama", "Yusuke Nitta", "Takayasu Ito", "Tadashi Kameyama", "Naohiko Irie"], "year": 2007, "MAG papers": [{"PaperId": 2011803887, "PaperTitle": "embedded soc resource manager to control temperature and data bandwidth", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"renesas electronics": 6.0, "hitachi": 7.0}}], "source": "ES"}, {"DBLP title": "Comparison of Split-Versus Connected-Core Supplies in the POWER6 Microprocessor.", "DBLP authors": ["Norman K. James", "Phillip J. Restle", "Joshua Friedrich", "Bill Huott", "Bradley D. McCredie"], "year": 2007, "MAG papers": [{"PaperId": 1972661221, "PaperTitle": "comparison of split versus connected core supplies in the power6 microprocessor", "Year": 2007, "CitationCount": 71, "EstimatedCitation": 107, "Affiliations": {"ibm": 5.0}}], "source": "ES"}, {"DBLP title": "A Wide-Bandwidth 2.4GHz ISM-Band Fractional-N PLL with Adaptive Phase-Noise Cancellation.", "DBLP authors": ["Ashok Swaminathan", "Kevin J. Wang", "Ian Galton"], "year": 2007, "MAG papers": [{"PaperId": 3217473293, "PaperTitle": "a wide bandwidth 2 4ghz ism band fractional n pll with adaptive phase noise cancellation", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A 0.65V 2.5GHz Fractional-N Frequency Synthesizer in 90nm CMOS.", "DBLP authors": ["Shih-An Yu", "Peter R. Kinget"], "year": 2007, "MAG papers": [{"PaperId": 1986369896, "PaperTitle": "a 0 65v 2 5ghz fractional n frequency synthesizer in 90nm cmos", "Year": 2007, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"columbia university": 2.0}}], "source": "ES"}, {"DBLP title": "A 40-to-800MHz Locking Multi-Phase DLL.", "DBLP authors": ["Young-Sang Kim", "Seung-Jin Park", "Yong-Sub Kim", "Dong-Bi Jang", "Seh-Woong Jeong", "Hong-June Park", "Jae-Yoon Sim"], "year": 2007, "MAG papers": [{"PaperId": 2002187871, "PaperTitle": "a 40 to 800mhz locking multi phase dll", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"pohang university of science and technology": 7.0}}], "source": "ES"}, {"DBLP title": "A Dual-Supply 0.2-to-4GHz PLL Clock Multiplier in a 65nm Dual-Oxide CMOS Process.", "DBLP authors": ["Shaishav Desai", "Pradeep Trivedi", "Vincent Von Kanael"], "year": 2007, "MAG papers": [{"PaperId": 2098709828, "PaperTitle": "a dual supply 0 2 to 4ghz pll clock multiplier in a 65nm dual oxide cmos process", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A 1.2mW 0.02mm2 2GHz Current-Controlled PLL Based on a Self-Biased Voltage-to-Current Converter.", "DBLP authors": ["WooYoung Jung", "HyoungChul Choi", "ChangWon Jeong", "KwiYoung Kim", "WooSeok Kim", "HaJun Jeon", "GyeSoo Koo", "Jihyun Kim", "JinHo Seo", "MyeongLyong Ko", "JaeWhui Kim"], "year": 2007, "MAG papers": [{"PaperId": 2050862963, "PaperTitle": "a 1 2mw 0 02mm2 2ghz current controlled pll based on a self biased voltage to current converter", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"samsung": 11.0}}], "source": "ES"}, {"DBLP title": "A Double-Tail Latch-Type Voltage Sense Amplifier with 18ps Setup+Hold Time.", "DBLP authors": ["Dani\u00ebl Schinkel", "Eisse Mensink", "Eric A. M. Klumperink", "Ed van Tuijl", "Bram Nauta"], "year": 2007, "MAG papers": [{"PaperId": 1977030506, "PaperTitle": "a double tail latch type voltage sense amplifier with 18ps setup hold time", "Year": 2007, "CitationCount": 395, "EstimatedCitation": 713, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A 0.12\u03bcm CMOS Comparator Requiring 0.5V at 600MHz and 1.5V at 6GHz.", "DBLP authors": ["Bernhard Goll", "Horst Zimmermann"], "year": 2007, "MAG papers": [{"PaperId": 2071865194, "PaperTitle": "a 0 12\u03bcm cmos comparator requiring 0 5v at 600mhz and 1 5v at 6ghz", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"vienna university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "A 62\u03bcA Interface ASIC for a Capacitive 3-Axis Micro-Accelerometer.", "DBLP authors": ["Matti Paavola", "Mika K\u00e4m\u00e4r\u00e4inen", "Jere A. M. J\u00e4rvinen", "Mikko Saukoski", "Mika Laiho", "Kari Halonen"], "year": 2007, "MAG papers": [{"PaperId": 2119479723, "PaperTitle": "a 62\u03bca interface asic for a capacitive 3 axis micro accelerometer", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"helsinki university of technology": 6.0}}], "source": "ES"}, {"DBLP title": "Implementation of the CELL Broadband Engine in a 65nm SOI Technology Featuring Dual-Supply SRAM Arrays Supporting 6GHz at 1.3V.", "DBLP authors": ["J\u00fcrgen Pille", "Chad Adams", "Todd Christensen", "Scott R. Cottier", "Sebastian Ehrenreich", "Fumihiro Kono", "Daniel Nelson", "Osamu Takahashi", "Shunsako Tokito", "Otto A. Torreiter", "Otto Wagner", "Dieter F. Wendel"], "year": 2007, "MAG papers": [{"PaperId": 2175366782, "PaperTitle": "implementation of the cell broadband engine in a 65nm soi technology featuring dual supply sram arrays supporting 6ghz at 1 3v", "Year": 2007, "CitationCount": 48, "EstimatedCitation": 70, "Affiliations": {"ibm": 7.0, "university of rochester": 3.0, "toshiba": 1.0}}], "source": "ES"}, {"DBLP title": "A 1.1GHz 12\u03bcA/Mb-Leakage SRAM Design in 65nm Ultra-Low-Power CMOS with Integrated Leakage Reduction for Mobile Applications.", "DBLP authors": ["Yih Wang", "Hong Jo Ahn", "Uddalak Bhattacharya", "Tom Coan", "Fatih Hamzaoglu", "Walid M. Hafez", "Chia-Hong Jan", "Pramod Kolar", "Sarvesh H. Kulkarni", "Jie-Feng Lin", "Yong-Gee Ng", "Ian Post", "Liqiong Wei", "Yih Zhang", "Kevin Zhang", "Mark Bohr"], "year": 2007, "MAG papers": [{"PaperId": 2137883557, "PaperTitle": "a 1 1ghz 12\u03bca mb leakage sram design in 65nm ultra low power cmos with integrated leakage reduction for mobile applications", "Year": 2007, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"intel": 16.0}}], "source": "ES"}, {"DBLP title": "A 45nm Low-Standby-Power Embedded SRAM with Improved Immunity Against Process and Temperature Variations.", "DBLP authors": ["Makoto Yabuuchi", "Koji Nii", "Yasumasa Tsukamoto", "Shigeki Ohbayashi", "Susumu Imaoka", "Hiroshi Makino", "Yoshinobu Yamagami", "Satoshi Ishikura", "Toshio Terano", "Toshiyuki Oashi", "Keiji Hashimoto", "Akio Sebe", "Gen Okazaki", "Katsuji Satomi", "Hironori Akamatsu", "Hirofumi Shinohara"], "year": 2007, "MAG papers": [{"PaperId": 1970601044, "PaperTitle": "a 45nm low standby power embedded sram with improved immunity against process and temperature variations", "Year": 2007, "CitationCount": 73, "EstimatedCitation": 110, "Affiliations": {"renesas electronics": 8.0}}], "source": "ES"}, {"DBLP title": "A 65nm 8T Sub-Vt SRAM Employing Sense-Amplifier Redundancy.", "DBLP authors": ["Naveen Verma", "Anantha P. Chandrakasan"], "year": 2007, "MAG papers": [{"PaperId": 2127190809, "PaperTitle": "a 65nm 8t sub vt sram employing sense amplifier redundancy", "Year": 2007, "CitationCount": 155, "EstimatedCitation": 244, "Affiliations": {"massachusetts institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "A High-Density Subthreshold SRAM with Data-Independent Bitline Leakage and Virtual Ground Replica Scheme.", "DBLP authors": ["Tony Tae-Hyoung Kim", "Jason Liu", "John Keane", "Chris H. Kim"], "year": 2007, "MAG papers": [{"PaperId": 2017195664, "PaperTitle": "a high density subthreshold sram with data independent bitline leakage and virtual ground replica scheme", "Year": 2007, "CitationCount": 141, "EstimatedCitation": 195, "Affiliations": {"university of minnesota": 4.0}}], "source": "ES"}, {"DBLP title": "A Sub-200mV 6T SRAM in 0.13\u03bcm CMOS.", "DBLP authors": ["Bo Zhai", "David T. Blaauw", "Dennis Sylvester", "Scott Hanson"], "year": 2007, "MAG papers": [{"PaperId": 2043461549, "PaperTitle": "a sub 200mv 6t sram in 0 13\u03bcm cmos", "Year": 2007, "CitationCount": 40, "EstimatedCitation": 60, "Affiliations": {"university of michigan": 4.0}}], "source": "ES"}, {"DBLP title": "Direct-Conversion WCDMA Transmitter with 163dBc/Hz Noise at 190MHz Offset.", "DBLP authors": ["Christopher Jones", "Bernard Tenbroek", "Paul Fowers", "Christophe Beghein", "Jonathan Strange", "Federico Beffa", "Dimitris Nalbantis"], "year": 2007, "MAG papers": [{"PaperId": 2143417292, "PaperTitle": "direct conversion wcdma transmitter with 163dbc hz noise at 190mhz offset", "Year": 2007, "CitationCount": 42, "EstimatedCitation": 63, "Affiliations": {"analog devices": 7.0}}], "source": "ES"}, {"DBLP title": "A Linear Uplink WCDMA Modulator with 156dBc/Hz Downlink SNR.", "DBLP authors": ["Dimitris Papadopoulos", "Qiuting Huang"], "year": 2007, "MAG papers": [{"PaperId": 2166206430, "PaperTitle": "a linear uplink wcdma modulator with 156dbc hz downlink snr", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A WCDMA Transmitter in 0.13\u03bcm CMOS Using Direct-Digital RF Modulator.", "DBLP authors": ["Petri Eloranta", "Pauli Seppinen", "Sami Kallioinen", "Tuomas Saarela", "Aarno P\u00e4rssinen"], "year": 2007, "MAG papers": [{"PaperId": 1982415982, "PaperTitle": "a wcdma transmitter in 0 13\u03bcm cmos using direct digital rf modulator", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"nokia": 5.0}}], "source": "ES"}, {"DBLP title": "A Single-Chip Dual-Band CDMA2000 Transceiver in 0.13\u03bcm CMOS.", "DBLP authors": ["Josef Zipper", "Rastislav Vazny", "L. Maurer", "M. Wilhelm", "T. Greifeneder", "Andreas Holm"], "year": 2007, "MAG papers": [{"PaperId": 3142279511, "PaperTitle": "a single chip dual band cdma2000 transceiver in 0 13\u03bcm cmos", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A Dual-Band CMOS Transceiver for 3G TD-SCDMA.", "DBLP authors": ["Zhenbiao Li", "Wenhai Ni", "Jie Ma", "Ming Li", "Dequn Ma", "Dong Zhao", "Jesal Mehta", "David Hartman", "Xianfeng Wang", "Ken K. O", "Kai Che"], "year": 2007, "MAG papers": [{"PaperId": 2003402145, "PaperTitle": "a dual band cmos transceiver for 3g td scdma", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A Fully Reconfigurable Software-Defined Radio Transceiver in 0.13\u03bcm CMOS.", "DBLP authors": ["Jan Craninckx", "M. Liu", "Dries Hauspie", "Vito Giannini", "T. Kim", "Jaehoon Lee", "Mike Libois", "Bj\u00f6rn Debaillie", "Charlotte Soens", "Andrea Baschirotto", "Joris Van Driessche", "Liesbet Van der Perre", "Peter Vanbekbergen"], "year": 2007, "MAG papers": [{"PaperId": 2051544452, "PaperTitle": "a fully reconfigurable software defined radio transceiver in 0 13\u03bcm cmos", "Year": 2007, "CitationCount": 60, "EstimatedCitation": 138, "Affiliations": {"katholieke universiteit leuven": 11.0, "samsung": 2.0}}], "source": "ES"}, {"DBLP title": "A Polar Loop Transmitter with Digital Interface including a Loop-Bandwidth Calibration System.", "DBLP authors": ["Yukinori Akamine", "Satoshi Tanaka", "Manabu Kawabe", "Takao Okazaki", "Yasuo Shima", "Masahiko Yamamoto", "Ryoichi Takano", "Yasuyuki Kimura"], "year": 2007, "MAG papers": [{"PaperId": 2093656176, "PaperTitle": "a polar loop transmitter with digital interface including a loop bandwidth calibration system", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"hitachi": 8.0}}], "source": "ES"}, {"DBLP title": "A Polynomial-Predistortion Transmitter for WCDMA.", "DBLP authors": ["Nishiki Mizusawa", "Shinichiro Tsuda", "Tomoari Itagaki", "Kotaro Takagi"], "year": 2007, "MAG papers": [{"PaperId": 1974512712, "PaperTitle": "a polynomial predistortion transmitter for wcdma", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A 14mW Fractional-N PLL Modulator with an Enhanced Digital Phase Detector and Frequency Switching Scheme.", "DBLP authors": ["Mark A. Ferriss", "Michael P. Flynn"], "year": 2007, "MAG papers": [{"PaperId": 2129618067, "PaperTitle": "a 14mw fractional n pll modulator with an enhanced digital phase detector and frequency switching scheme", "Year": 2007, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "3D Capacitive Interconnections with Mono- and Bi-Directional Capabilities.", "DBLP authors": ["Alberto Fazzi", "Roberto Canegallo", "Luca Ciccarelli", "Luca Magagni", "Federico Natali", "Erik Jung", "Pier Luigi Rolandi", "Roberto Guerrieri"], "year": 2007, "MAG papers": [{"PaperId": 3146284279, "PaperTitle": "3d capacitive interconnections with mono and bi directional capabilities", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A 0.14pJ/b Inductive-Coupling Inter-Chip Data Transceiver with Digitally-Controlled Precise Pulse Shaping.", "DBLP authors": ["Noriyuki Miura", "Hiroki Ishikuro", "Takayasu Sakurai", "Tadahiro Kuroda"], "year": 2007, "MAG papers": [{"PaperId": 2021366471, "PaperTitle": "a 0 14pj b inductive coupling inter chip data transceiver with digitally controlled precise pulse shaping", "Year": 2007, "CitationCount": 100, "EstimatedCitation": 149, "Affiliations": {"keio university": 4.0}}], "source": "ES"}, {"DBLP title": "An Attachable Wireless Chip Access Interface for Arbitrary Data Rate Using Pulse-Based lnductive-Coupling through LSI Package.", "DBLP authors": ["Hiroki Ishikuro", "Toshihiko Sugahara", "Tadahiro Kuroda"], "year": 2007, "MAG papers": [{"PaperId": 2071461165, "PaperTitle": "an attachable wireless chip access interface for arbitrary data rate using pulse based lnductive coupling through lsi package", "Year": 2007, "CitationCount": 46, "EstimatedCitation": 70, "Affiliations": {"keio university": 2.0}}], "source": "ES"}, {"DBLP title": "Design Solutions for a Multi-Object Wireless Power Transmission Sheet Based on Plastic Switches.", "DBLP authors": ["Makoto Takamiya", "Tsuyoshi Sekitani", "Yoshio Miyamoto", "Yoshiaki Noguchi", "Hiroshi Kawaguchi", "Takao Someya", "Takayasu Sakurai"], "year": 2007, "MAG papers": [{"PaperId": 2172135842, "PaperTitle": "design solutions for a multi object wireless power transmission sheet based on plastic switches", "Year": 2007, "CitationCount": 42, "EstimatedCitation": 56, "Affiliations": {"university of tokyo": 6.0, "kobe university": 1.0}}], "source": "ES"}, {"DBLP title": "A sub-mW Multi-Tone CDMA Baseband Transceiver Chipset for Wireless Body Area Network Applications.", "DBLP authors": ["Jui-Yuan Yu", "Ching-Che Chung", "Wan-Chun Liao", "Chen-Yi Lee"], "year": 2007, "MAG papers": [{"PaperId": 2014980610, "PaperTitle": "a sub mw multi tone cdma baseband transceiver chipset for wireless body area network applications", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"national chiao tung university": 4.0}}], "source": "ES"}, {"DBLP title": "A 0.9V 2.6mW Body-Coupled Scalable PHY Transceiver for Body Sensor Applications.", "DBLP authors": ["Seong-Jun Song", "Namjun Cho", "Sunyoung Kim", "Jerald Yoo", "Sungdae Choi", "Hoi-Jun Yoo"], "year": 2007, "MAG papers": [{"PaperId": 2018477818, "PaperTitle": "a 0 9v 2 6mw body coupled scalable phy transceiver for body sensor applications", "Year": 2007, "CitationCount": 44, "EstimatedCitation": 66, "Affiliations": {"kaist": 6.0}}], "source": "ES"}, {"DBLP title": "Circuit Techniques to Enable 430Gb/s/mm2 Proximity Communication.", "DBLP authors": ["David Hopkins", "Alex Chow", "Robert Bosnyak", "Bill Coates", "Jo C. Ebergen", "Scott Fairbanks", "Jonathan Gainsley", "Ron Ho", "Jon K. Lexau", "Frankie Liu", "Tarik Ono", "Justin Schauer", "Ivan E. Sutherland", "Robert J. Drost"], "year": 2007, "MAG papers": [{"PaperId": 2055314364, "PaperTitle": "circuit techniques to enable 430gb s mm2 proximity communication", "Year": 2007, "CitationCount": 60, "EstimatedCitation": 92, "Affiliations": {"sun microsystems laboratories": 14.0}}], "source": "ES"}, {"DBLP title": "A Wireless Strain Sensing Microsystem with External RF Power Source and Two-Channel Data Telemetry Capability.", "DBLP authors": ["Michael A. Suster", "Jun Guo", "Nattapon Chaimanonart", "Wen H. Ko", "Darrin J. Young"], "year": 2007, "MAG papers": [{"PaperId": 1983225854, "PaperTitle": "a wireless strain sensing microsystem with external rf power source and two channel data telemetry capability", "Year": 2007, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"case western reserve university": 5.0}}], "source": "ES"}, {"DBLP title": "A CMOS Single-Chip Electronic Compass with Microcontroller.", "DBLP authors": ["Christian Schott", "Robert Racz", "Samuel Huber", "Angelo Manco", "Markus Gloor", "Nicolas Simonne"], "year": 2007, "MAG papers": [{"PaperId": 2112225650, "PaperTitle": "a cmos single chip electronic compass with microcontroller", "Year": 2007, "CitationCount": 102, "EstimatedCitation": 155, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A 100Hz 5nT/Hz Low-Pass \u0394\u03a3 Servo-Controlled Microfluxgate Magnetometer Using Pulsed Excitation.", "DBLP authors": ["Fabrice Gayral", "Elisabeth Delevoye", "Cyril Condemine", "\u00c9ric Colinet", "Marc B\u00e9ranger", "Fabien Mieyeville", "Fr\u00e9d\u00e9ric Gaffiot"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "A 0.2\u00b0/hr Micro-Gyroscope with Automatic CMOS Mode Matching.", "DBLP authors": ["Ajit Sharma", "Faisal Zaman", "Farrokh Ayazi"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "A 92dB-DR 13mW \u0394\u03a3 Modulator for Spaceborn Fluxgate Sensors.", "DBLP authors": ["Werner Magnes", "Matthias Oberst", "Aris Valavanoglou", "Ulrich Reichold", "Harald Neubauer", "Hans Hauer", "Peter Falkner"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "A CMOS 2D Micro-Fluxgate Earth Magnetic Field Sensor with Digital Output.", "DBLP authors": ["Andrea Baschirotto", "Enrico Dallago", "Vincenzo Ferragina", "Massimo Ferri", "Marco Grassi", "Piero Malcovati", "Marco Marchesi", "Enrico Melissano", "Marco Morelli", "Andrea Rossini", "Stefano Ruzza", "Pietro Siciliano", "Giuseppe Venchi"], "year": 2007, "MAG papers": [{"PaperId": 1994962300, "PaperTitle": "a cmos 2d micro fluxgate earth magnetic field sensor with digital output", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of pavia": 9.0, "stmicroelectronics": 1.0}}], "source": "ES"}, {"DBLP title": "An Integrated Gravimetric FBAR Circuit for Operation in Liquids Using a Flip-Chip Extended 0.13\u03bcm CMOS Technology.", "DBLP authors": ["Marcin K. Augustyniak", "W. Weber", "Gottfried Beer", "Hans Mulatz", "L. Elbrecht", "H.-J. Timme", "Marc Tiebout", "Werner Simb\u00fcrger", "Christian Paulus", "Bj\u00f6rn Eversmann", "Doris Schmitt-Landsiedel", "Roland Thewes", "Ralf Brederlow"], "year": 2007, "MAG papers": [{"PaperId": 2049479743, "PaperTitle": "an integrated gravimetric fbar circuit for operation in liquids using a flip chip extended 0 13\u03bcm cmos technology", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"infineon technologies": 6.0, "technische universitat munchen": 3.0, "qimonda": 1.0, "texas instruments": 1.0, "siemens": 2.0}}], "source": "ES"}, {"DBLP title": "A 128\u00d72 CMOS Single-Photon Streak Camera with Timing-Preserving Latchless Pipeline Readout.", "DBLP authors": ["Maximilian Sergio", "Cristiano Niclass", "Edoardo Charbon"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "Statistical Characterization and On-Chip Measurement Methods for Local Random Variability of a Process Using Sense-Amplifier-Based Test Structure.", "DBLP authors": ["Saibal Mukhopadhyay", "Keunwoo Kim", "Keith A. Jenkins", "Ching-Te Chuang", "Kaushik Roy"], "year": 2007, "MAG papers": [{"PaperId": 2042809000, "PaperTitle": "statistical characterization and on chip measurement methods for local random variability of a process using sense amplifier based test structure", "Year": 2007, "CitationCount": 56, "EstimatedCitation": 83, "Affiliations": {"purdue university": 1.0, "ibm": 4.0}}], "source": "ES"}, {"DBLP title": "Fine-Grain Redundant Logic Using Defect-Prediction Flip-Flops.", "DBLP authors": ["Toru Nakura", "Koichi Nose", "Masayuki Mizuno"], "year": 2007, "MAG papers": [{"PaperId": 2009919741, "PaperTitle": "fine grain redundant logic using defect prediction flip flops", "Year": 2007, "CitationCount": 58, "EstimatedCitation": 62, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "True Random Number Generator with a Metastability-Based Quality Control.", "DBLP authors": ["Carlos Tokunaga", "David T. Blaauw", "Trevor N. Mudge"], "year": 2007, "MAG papers": [{"PaperId": 2177571745, "PaperTitle": "true random number generator with a metastability based quality control", "Year": 2007, "CitationCount": 87, "EstimatedCitation": 128, "Affiliations": {"university of michigan": 3.0}}, {"PaperId": 3151438815, "PaperTitle": "true random number generator with a metastability based quality control", "Year": 2007, "CitationCount": 140, "EstimatedCitation": 208, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A 1.6pJ/bit 96% Stable Chip-ID Generating Circuit using Process Variations.", "DBLP authors": ["Ying Su", "Jeremy Holleman", "Brian P. Otis"], "year": 2007, "MAG papers": [{"PaperId": 2102576814, "PaperTitle": "a 1 6pj bit 96 stable chip id generating circuit using process variations", "Year": 2007, "CitationCount": 201, "EstimatedCitation": 302, "Affiliations": {"university of washington": 3.0}}], "source": "ES"}, {"DBLP title": "A One-Cycle Lock Time Slew-Rate-Controlled Output Driver.", "DBLP authors": ["Young-Ho Kwak", "Inhwa Jung", "Hyung-Dong Lee", "Young-Jung Choi", "Yogendera Kumar", "Chulwoo Kim"], "year": 2007, "MAG papers": [{"PaperId": 2072102935, "PaperTitle": "a one cycle lock time slew rate controlled output driver", "Year": 2007, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"korea university": 4.0, "sk hynix": 2.0}}], "source": "ES"}, {"DBLP title": "A Single-Cycle-Access 128-Entry Fully Associative TLB for Multi-Core Multi-Threaded Server-on-a-Chip.", "DBLP authors": ["Shashank Shastry", "Ajay Bhatia", "Sagar Reddy"], "year": 2007, "MAG papers": [{"PaperId": 2150126536, "PaperTitle": "a single cycle access 128 entry fully associative tlb for multi core multi threaded server on a chip", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"sun microsystems": 3.0}}], "source": "ES"}, {"DBLP title": "High-Speed and Low-Energy Capacitively-Driven On-Chip Wires.", "DBLP authors": ["Ron Ho", "Tarik Ono", "Frankie Liu", "Robert David Hopkins", "Alex Chow", "Justin Schauer", "Robert J. Drost"], "year": 2007, "MAG papers": [{"PaperId": 2177001705, "PaperTitle": "high speed and low energy capacitively driven on chip wires", "Year": 2007, "CitationCount": 57, "EstimatedCitation": 180, "Affiliations": {"sun microsystems": 7.0}}], "source": "ES"}, {"DBLP title": "A 0.28pJ/b 2Gb/s/ch Transceiver in 90nm CMOS for 10mm On-Chip interconnects.", "DBLP authors": ["Eisse Mensink", "Dani\u00ebl Schinkel", "Eric A. M. Klumperink", "Ed van Tuijl", "Bram Nauta"], "year": 2007, "MAG papers": [{"PaperId": 2170155933, "PaperTitle": "a 0 28pj b 2gb s ch transceiver in 90nm cmos for 10mm on chip interconnects", "Year": 2007, "CitationCount": 49, "EstimatedCitation": 73, "Affiliations": {"university of twente": 4.0}}], "source": "ES"}, {"DBLP title": "A Broadband Receive Chain in 65nm CMOS.", "DBLP authors": ["S. Lee", "Jos Bergervoet", "Harish Kundur Subramaniyan", "Domine Leenaerts", "Raf Roovers", "Remco van de Beek", "Gerard van der Weide"], "year": 2007, "MAG papers": [{"PaperId": 2093688445, "PaperTitle": "a broadband receive chain in 65nm cmos", "Year": 2007, "CitationCount": 43, "EstimatedCitation": 66, "Affiliations": {"nxp semiconductors": 7.0}}], "source": "ES"}, {"DBLP title": "A 0.13\u03bcm CMOS LNA with Integrated Balun and Notch Filter for 3-to-5GHz UWB Receivers.", "DBLP authors": ["Andrea Bevilacqua", "Alessio Vallese", "Christoph Sandner", "Marc Tiebout", "Andrea Gerosa", "Andrea Neviani"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "An ESD-Protected DC-to-6GHz 9.7mW LNA in 90nm Digital CMOS.", "DBLP authors": ["Jonathan Borremans", "Piet Wambacq", "Dimitri Linten"], "year": 2007, "MAG papers": [{"PaperId": 2070188287, "PaperTitle": "an esd protected dc to 6ghz 9 7mw lna in 90nm digital cmos", "Year": 2007, "CitationCount": 52, "EstimatedCitation": 77, "Affiliations": {"katholieke universiteit leuven": 1.0}}], "source": "ES"}, {"DBLP title": "A 1.4V 25mW Inductorless Wideband LNA in 0.13\u03bcm CMOS.", "DBLP authors": ["Rashad Ramzan", "Stefan Back Andersson", "Jerzy J. Dabrowski", "Christer Svensson"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "A 4-Channel UWB Beam-Former in 0.13\u03bcm CMOS using a Path-Sharing True-Time-Delay Architecture.", "DBLP authors": ["Ta-Shun Chu", "Jonathan Roderick", "Hossein Hashemi"], "year": 2007, "MAG papers": [{"PaperId": 2091441646, "PaperTitle": "a 4 channel uwb beam former in 0 13\u03bcm cmos using a path sharing true time delay architecture", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of southern california": 3.0}}], "source": "ES"}, {"DBLP title": "A 79GHz SiGe-Bipolar Spread-Spectrum TX for Automotive Radar.", "DBLP authors": ["Saverio Trotta", "Herbert Knapp", "Donald Dibra", "Klaus Aufinger", "Thomas F. Meister", "Josef B\u00f6ck", "Werner Simb\u00fcrger", "Arpad L. Scholtz"], "year": 2007, "MAG papers": [{"PaperId": 2060241822, "PaperTitle": "a 79ghz sige bipolar spread spectrum tx for automotive radar", "Year": 2007, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"vienna university of technology": 2.0, "infineon technologies": 5.0}}], "source": "ES"}, {"DBLP title": "A 75-GHz PLL in 90-nm CMOS Technology.", "DBLP authors": ["Jri Lee"], "year": 2007, "MAG papers": [{"PaperId": 2046968876, "PaperTitle": "a 75 ghz pll in 90 nm cmos technology", "Year": 2007, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"national taiwan university": 1.0}}], "source": "ES"}, {"DBLP title": "A 12.5Gb/s SerDes in 65nm CMOS Using a Baud-Rate ADC with Digital Receiver Equalization and Clock Recovery.", "DBLP authors": ["Mike Harwood", "Nirmal Warke", "Richard Simpson", "Tom Leslie", "Ajith Amerasekera", "Sean Batty", "Derek Colman", "Eugenia Carr", "Venu Gopinathan", "Steve Hubbins", "Peter Hunt", "Andy Joy", "Pulkit Khandelwal", "Bob Killips", "Thomas Krause", "Shaun Lytollis", "Andy Pickering", "Mark Saxton", "David Sebastio", "Graeme Swanson", "Andre Szczepanek", "Terry Ward", "Jeff Williams", "Richard Williams", "Tom Willwerth"], "year": 2007, "MAG papers": [{"PaperId": 2142698693, "PaperTitle": "a 12 5gb s serdes in 65nm cmos using a baud rate adc with digital receiver equalization and clock recovery", "Year": 2007, "CitationCount": 117, "EstimatedCitation": 174, "Affiliations": {"texas instruments": 25.0}}], "source": "ES"}, {"DBLP title": "A 250mW Full-Rate 10Gb/s Transceiver Core in 90nm CMOS Using a Tri-State Binary PD with 100ps Gated Digital Output.", "DBLP authors": ["Takashi Masuda", "Hideyuki Suzuki", "Hiroshi Iizuka", "Akio Igarashi", "Kaneyoshi Takeshita", "Takayuki Mogi", "Takayuki Shoji", "Jeremy Chatwin", "Iain Butler", "Derek Mellor"], "year": 2007, "MAG papers": [{"PaperId": 2110934817, "PaperTitle": "a 250mw full rate 10gb s transceiver core in 90nm cmos using a tri state binary pd with 100ps gated digital output", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A 14mW 6.25Gb/s Transceiver in 90nm CMOS for Serial Chip-to-Chip Communications.", "DBLP authors": ["Robert Palmer", "John Poulton", "William J. Dally", "John G. Eyles", "Andrew M. Fuller", "Trey Greer", "Mark Horowitz", "Mark Kellam", "F. Quan", "F. Zarkeshvari"], "year": 2007, "MAG papers": [{"PaperId": 2108981656, "PaperTitle": "a 14mw 6 25gb s transceiver in 90nm cmos for serial chip to chip communications", "Year": 2007, "CitationCount": 56, "EstimatedCitation": 83, "Affiliations": {"stanford university": 2.0}}], "source": "ES"}, {"DBLP title": "A 20Gb/s Broadband Transmitter with Auto-Configuration Technique.", "DBLP authors": ["Jri Lee", "Huaide Wang"], "year": 2007, "MAG papers": [{"PaperId": 2085199449, "PaperTitle": "a 20gb s broadband transmitter with auto configuration technique", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "A 16Gb/s Source-Series Terminated Transmitter in 65nm CMOS SOI.", "DBLP authors": ["Christian Menolfi", "Thomas Toifl", "Peter Buchmann", "Marcel A. Kossel", "Thomas Morf", "Jonas R. M. Weiss", "Martin L. Schmatz"], "year": 2007, "MAG papers": [{"PaperId": 2103806711, "PaperTitle": "a 16gb s source series terminated transmitter in 65nm cmos soi", "Year": 2007, "CitationCount": 48, "EstimatedCitation": 94, "Affiliations": {"ibm": 7.0}}], "source": "ES"}, {"DBLP title": "Two 10Gb/s/pin Low-Power Interconnect Methods for 3D ICs.", "DBLP authors": ["Qun Gu", "Zhiwei Xu", "Jenwei Ko", "Mau-Chung Frank Chang"], "year": 2007, "MAG papers": [{"PaperId": 2041082417, "PaperTitle": "two 10gb s pin low power interconnect methods for 3d ics", "Year": 2007, "CitationCount": 44, "EstimatedCitation": 96, "Affiliations": {"university of california los angeles": 4.0}}], "source": "ES"}, {"DBLP title": "A 0.8V 10b 8OMS/s 6.5mW Pipelined ADC with Regulated Overdrive Voltage Biasing.", "DBLP authors": ["Masato Yoshioka", "Masahiro Kudo", "Toshihiko Mori", "Sanroku Tsukamoto"], "year": 2007, "MAG papers": [{"PaperId": 1976248159, "PaperTitle": "a 0 8v 10b 8oms s 6 5mw pipelined adc with regulated overdrive voltage biasing", "Year": 2007, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"fujitsu": 4.0}}], "source": "ES"}, {"DBLP title": "A 10b 160MS/s 84mW 1V Subranging ADC in 90nm CMOS.", "DBLP authors": ["Dan J. Huber", "Rodney J. Chandler", "Asad A. Abidi"], "year": 2007, "MAG papers": [{"PaperId": 1970391634, "PaperTitle": "a 10b 160ms s 84mw 1v subranging adc in 90nm cmos", "Year": 2007, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"university of california los angeles": 3.0}}], "source": "ES"}, {"DBLP title": "A 4.7mW 0.32mm2 10b 30MS/s Pipelined ADC Without a Front-End S/H in 90nm CMOS.", "DBLP authors": ["Young-Deuk Jeon", "Seung-Chul Lee", "Kwi-Dong Kim", "Jong-Kee Kwon", "Jongdae Kim"], "year": 2007, "MAG papers": [{"PaperId": 2081855094, "PaperTitle": "a 4 7mw 0 32mm2 10b 30ms s pipelined adc without a front end s h in 90nm cmos", "Year": 2007, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"electronics and telecommunications research institute": 4.0}}], "source": "ES"}, {"DBLP title": "A 10b 205MS/s 1mm2 90nm CMOS Pipeline ADC for Flat-Panel Display Applications.", "DBLP authors": ["Seung-Chul Lee", "Young-Deuk Jeon", "Kwi-Dong Kim", "Jong-Kee Kwon", "Jongdae Kim", "Jeong-Woong Moon", "Woo-Yol Lee"], "year": 2007, "MAG papers": [{"PaperId": 2092504306, "PaperTitle": "a 10b 205ms s 1mm2 90nm cmos pipeline adc for flat panel display applications", "Year": 2007, "CitationCount": 58, "EstimatedCitation": 88, "Affiliations": {"electronics and telecommunications research institute": 4.0, "lg electronics": 2.0}}], "source": "ES"}, {"DBLP title": "A Zero-Crossing-Based 8b 200MS/s Pipelined ADC.", "DBLP authors": ["Lane Brooks", "Hae-Seung Lee"], "year": 2007, "MAG papers": [{"PaperId": 1976196443, "PaperTitle": "a zero crossing based 8b 200ms s pipelined adc", "Year": 2007, "CitationCount": 42, "EstimatedCitation": 64, "Affiliations": {"massachusetts institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "A 92.5mW 205MS/s 10b Pipeline IF ADC Implemented in 1.2V/3.3V 0.13\u03bcm CMOS.", "DBLP authors": ["Bj\u00f8rnar Hernes", "Johnny Bj\u00f8rnsen", "Terje N. Andersen", "Anders Vinje", "Havard Korsvoll", "Frode Telst\u00f8", "Atle Briskemyr", "Christian Holdo", "\u00d8ystein Moldsvor"], "year": 2007, "MAG papers": [{"PaperId": 2039782300, "PaperTitle": "a 92 5mw 205ms s 10b pipeline if adc implemented in 1 2v 3 3v 0 13\u03bcm cmos", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "An 11b 800MS/s Time-Interleaved ADC with Digital Background Calibration.", "DBLP authors": ["Cheng-Chung Hsu", "Fong-Ching Huang", "Chih-Yung Shih", "Chen-Chih Huang", "Ying-Hsi Lin", "Chao-Cheng Lee", "Behzad Razavi"], "year": 2007, "MAG papers": [{"PaperId": 2051606634, "PaperTitle": "an 11b 800ms s time interleaved adc with digital background calibration", "Year": 2007, "CitationCount": 78, "EstimatedCitation": 113, "Affiliations": {"university of california los angeles": 1.0}}], "source": "ES"}, {"DBLP title": "A 50GS/s Distributed T/H Amplifier in 0.18\u03bcm SiGe BiCMOS.", "DBLP authors": ["Jaesik Lee", "Yves Baeyens", "Joseph Weiner", "Young-Kai Chen"], "year": 2007, "MAG papers": [{"PaperId": 2005283879, "PaperTitle": "a 50gs s distributed t h amplifier in 0 18\u03bcm sige bicmos", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"alcatel lucent": 4.0}}], "source": "ES"}, {"DBLP title": "A Cryogenic ADC operating Down to 4.2K.", "DBLP authors": ["Ybe Creten", "Patrick Merken", "Willy Sansen", "Robert P. Mertens", "Chris Van Hoof"], "year": 2007, "MAG papers": [{"PaperId": 2003505232, "PaperTitle": "a cryogenic adc operating down to 4 2k", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"katholieke universiteit leuven": 5.0}}], "source": "ES"}, {"DBLP title": "A 90nm 1.8V 512Mb Diode-Switch PRAM with 266MB/s Read Throughput.", "DBLP authors": ["KwangJin Lee", "Beak-Hyung Cho", "Woo-Yeong Cho", "Sangbeom Kang", "Byung-Gil Choi", "Hyung-Rok Oh", "Changsoo Lee", "Hye-Jin Kim", "Joon-min Park", "Qi Wang", "Mu-Hui Park", "Yu-Hwan Ro", "Joon-Yong Choi", "Ki-Sung Kim", "Young-Ran Kim", "In-Cheol Shin", "Ki-won Lim", "Ho-Keun Cho", "ChangHan Choi", "Won-ryul Chung", "Du-Eung Kim", "Kwang-Suk Yu", "Gitae Jeong", "Hongsik Jeong", "Choong-Keun Kwak", "Chang-Hyun Kim", "Kinam Kim"], "year": 2007, "MAG papers": [{"PaperId": 2052677323, "PaperTitle": "a 90nm 1 8v 512mb diode switch pram with 266mb s read throughput", "Year": 2007, "CitationCount": 144, "EstimatedCitation": 364, "Affiliations": {"samsung": 27.0}}], "source": "ES"}, {"DBLP title": "A 512kB Embedded Phase Change Memory with 416kB/s Write Throughput at 100\u03bcA Cell Write Current.", "DBLP authors": ["Satoru Hanzawa", "Naoki Kitai", "Kenichi Osada", "Akira Kotabe", "Yuichi Matsui", "Nozomu Matsuzaki", "Norikatsu Takaura", "Masahiro Moniwa", "Takayuki Kawahara"], "year": 2007, "MAG papers": [{"PaperId": 2069367007, "PaperTitle": "a 512kb embedded phase change memory with 416kb s write throughput at 100\u03bca cell write current", "Year": 2007, "CitationCount": 60, "EstimatedCitation": 106, "Affiliations": {"renesas electronics": 1.0, "hitachi": 8.0}}, {"PaperId": 2902346374, "PaperTitle": "a 512kb embedded phase change memory with 416kb s write throughput at 100\u03bca cell write current", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A 65nm 1Gb 2b/Cell NOR Flash with 2.25MB/s Program Throughput and 400MB/s DDR interface.", "DBLP authors": ["Corrado Villa", "Daniele Vimercati", "Stefan Schippers", "Salvatore Polizzi", "Andrea Scavuzzo", "Maurizio Perroni", "Maurizio Gaibotti", "Mauro Luigi Sali"], "year": 2007, "MAG papers": [{"PaperId": 2175094307, "PaperTitle": "a 65nm 1gb 2b cell nor flash with 2 25mb s program throughput and 400mb s ddr interface", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"stmicroelectronics": 8.0}}], "source": "ES"}, {"DBLP title": "A 0.13\u03bcm 2.125MB 23.5ns Embedded Flash with 2GB/s Read Throughput for Automotive Microcontrollers.", "DBLP authors": ["Christoph Demi", "Maciej Jankowski", "Carmen Thalmaier"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "2Mb Spin-Transfer Torque RAM (SPRAM) with Bit-by-Bit Bidirectional Current Write and Parallelizing-Direction Current Read.", "DBLP authors": ["Takayuki Kawahara", "Riichiro Takemura", "Katsuya Miura", "Jun Hayakawa", "Shoji Ikeda", "Young Min Lee", "Ryutaro Sasaki", "Yasushi Goto", "Kenchi Ito", "Toshiyasu Meguro", "Fumihiro Matsukura", "Hiromasa Takahashi", "Hideyuki Matsuoka", "Hideo Ohno"], "year": 2007, "MAG papers": [{"PaperId": 2008904077, "PaperTitle": "2mb spin transfer torque ram spram with bit by bit bidirectional current write and parallelizing direction current read", "Year": 2007, "CitationCount": 300, "EstimatedCitation": 300, "Affiliations": {"tohoku university": 6.0, "hitachi": 8.0}}], "source": "ES"}, {"DBLP title": "A 500MHz Random Cycle 1.5ns-Latency, SOI Embedded DRAM Macro Featuring a 3T Micro Sense Amplifier.", "DBLP authors": ["John Barth", "William R. Reohr", "Paul C. Parries", "Gregory Fredeman", "John Golz", "Stanley Schuster", "Richard E. Matick", "Hillery C. Hunter", "Charles Tanner", "Joseph Harig", "Hoki Kim", "Babar A. Khan", "John Griesemer", "Robert Havreluk", "Kenji Yanagisawa", "Toshiaki Kirihata", "Subramanian S. Iyer"], "year": 2007, "MAG papers": [{"PaperId": 2062419791, "PaperTitle": "a 500mhz random cycle 1 5ns latency soi embedded dram macro featuring a 3t micro sense amplifier", "Year": 2007, "CitationCount": 50, "EstimatedCitation": 76, "Affiliations": {"ibm": 17.0}}], "source": "ES"}, {"DBLP title": "A 65nm Embedded SRAM with Wafer-Level Burn-In Mode, Leak-Bit Redundancy and E-Trim Fuse for Known Good Die.", "DBLP authors": ["Shigeki Ohbayashi", "Makoto Yabuuchi", "Kazushi Kono", "Yuji Oda", "Susumu Imaoka", "Keiichi Usui", "Toshiaki Yonezu", "Takeshi Iwamoto", "Koji Nii", "Yasumasa Tsukamoto", "Masashi Arakawa", "Takahiro Uchida", "Masakazu Okada", "Atsushi Ishii", "Hiroshi Makino", "Koichiro Ishibashi", "Hirofumi Shinohara"], "year": 2007, "MAG papers": [{"PaperId": 2177897628, "PaperTitle": "a 65nm embedded sram with wafer level burn in mode leak bit redundancy and e trim fuse for known good die", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"renesas electronics": 14.0}}], "source": "ES"}, {"DBLP title": "An 80nm 4Gb/s/pin 32b 512Mb GDDR4 Graphics DRAM with Low-Power and Low-Noise Data-Bus Inversion.", "DBLP authors": ["Jeong-Don Ihm", "Seung-Jun Bae", "Kwang-Il Park", "Ho-Young Song", "Woo-Jin Lee", "Hyun-Jin Kim", "Kyoung-Ho Kim", "Ho-Kyung Lee", "Min-Sang Park", "Sam-Young Bang", "Mi-Jin Lee", "Gil-Shin Moon", "Young-Wook Jang", "Suk-Won Hwang", "Young-Chul Cho", "Sang-Jun Hwang", "Dae-Hyun Kim", "Ji-Hoon Lim", "Jae-Sung Kim", "Su-Jin Park", "Ok-Joo Park", "Se-Mi Yang", "Jin-Yong Choi", "Young-Wook Kim", "Hyun-Kyu Lee", "Sunghoon Kim", "Seong-Jin Jang", "Young-Hyun Jun", "Soo-In Cho"], "year": 2007, "MAG papers": [{"PaperId": 2176596933, "PaperTitle": "an 80nm 4gb s pin 32b 512mb gddr4 graphics dram with low power and low noise data bus inversion", "Year": 2007, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"samsung": 29.0}}], "source": "ES"}, {"DBLP title": "Phase-Tolerant Latency Control for a Combination 512Mb 2.0Gb/s/pin GDDR3 and 2.5Gb/s/pin GDDR4 SDRAM.", "DBLP authors": ["Brian Johnson", "Brent Keeth", "Feng Lin", "Hua Zheng"], "year": 2007, "MAG papers": [{"PaperId": 1991378877, "PaperTitle": "phase tolerant latency control for a combination 512mb 2 0gb s pin gddr3 and 2 5gb s pin gddr4 sdram", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"micron technology": 4.0}}], "source": "ES"}, {"DBLP title": "A Dual-Line Optical Transient Sensor with On-Chip Precision Time-Stamp Generation.", "DBLP authors": ["Christoph Posch", "Michael Hofst\u00e4tter", "Daniel Matolin", "Guy Vanstraelen", "Peter Sch\u00f6n", "Nikolaus Donath", "Martin Litzenberger"], "year": 2007, "MAG papers": [{"PaperId": 2016501652, "PaperTitle": "a dual line optical transient sensor with on chip precision time stamp generation", "Year": 2007, "CitationCount": 44, "EstimatedCitation": 68, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A Spatial-Temporal Multi-Resolution CMOS Image Sensor with Adaptive Frame Rates for Moving Objects in the Region-of-Interest.", "DBLP authors": ["Jaehyuk Choi", "Sang-Wook Han", "Seong-Jin Kim", "Sun-Il Chang", "Euisik Yoon"], "year": 2007, "MAG papers": [{"PaperId": 2135082998, "PaperTitle": "a spatial temporal multi resolution cmos image sensor with adaptive frame rates for moving objects in the region of interest", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of minnesota": 4.0}}], "source": "ES"}, {"DBLP title": "A Per-Pixel Pulse-FM Background Subtraction Circuit with 175ppm Accuracy for Imaging Applications.", "DBLP authors": ["Sam Kavusi", "Kunal Ghosh", "Abbas El Gamal"], "year": 2007, "MAG papers": [{"PaperId": 2001951122, "PaperTitle": "a per pixel pulse fm background subtraction circuit with 175ppm accuracy for imaging applications", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"stanford university": 3.0}}], "source": "ES"}, {"DBLP title": "A CMOS Image Sensor with a Column-Level Multiple-Ramp Single-Slope ADC.", "DBLP authors": ["Martijn F. Snoeij", "P. Donegan", "Albert J. P. Theuwissen", "Kofi A. A. Makinwa", "Johan H. Huijsing"], "year": 2007, "MAG papers": [{"PaperId": 2025818514, "PaperTitle": "a cmos image sensor with a column level multiple ramp single slope adc", "Year": 2007, "CitationCount": 35, "EstimatedCitation": 69, "Affiliations": {"delft university of technology": 4.0}}], "source": "ES"}, {"DBLP title": "A 1/2.5 inch 8.1Mpixel CMOS Image Sensor for Digital Cameras.", "DBLP authors": ["Kwang-Bo Cho", "Chiajen Lee", "Siri Eikedal", "Aaron Baum", "Jutao Jiang", "Chen Xu", "Xiaofeng Fan", "Ralph Kauffman"], "year": 2007, "MAG papers": [{"PaperId": 1980991475, "PaperTitle": "a 1 2 5 inch 8 1mpixel cmos image sensor for digital cameras", "Year": 2007, "CitationCount": 33, "EstimatedCitation": 52, "Affiliations": {"micron technology": 8.0}}], "source": "ES"}, {"DBLP title": "A 1/2.7 inch Low-Noise CMOS Image Sensor for Full HD Camcorders.", "DBLP authors": ["Hidekazu Takahashi", "Tomoyuki Noda", "Takashi Matsuda", "Takanori Watanabe", "Mashito Shinohara", "Toshiaki Endo", "Shunsuke Takimoto", "Ryuichi Mishima", "Shigeru Nishimura", "Ktuhito Sakurai", "Hiroshi Yuzurihara", "Shunsuke Inoue"], "year": 2007, "MAG papers": [{"PaperId": 2005852137, "PaperTitle": "a 1 2 7 inch low noise cmos image sensor for full hd camcorders", "Year": 2007, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A 2/3 inch CMOS Image Sensor for HDTV Applications with Multiple High-DR Modes and Flexible Scanning.", "DBLP authors": ["Peter Centen", "Steffen Lehr", "Volker Neiss", "Sabine Roth", "Jeroen Rotte", "Heinrich Schemmann", "Michael Schreiber", "Patrick Vogel", "Boon-Keng Teng", "Klaas Damstra"], "year": 2007, "MAG papers": [{"PaperId": 2114011921, "PaperTitle": "a 2 3 inch cmos image sensor for hdtv applications with multiple high dr modes and flexible scanning", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A 2W CMOS Hybrid Switching Amplitude Modulator for EDGE Polar Transmitters.", "DBLP authors": ["Tae-Woo Kwak", "Min-Chul Lee", "Bae-Kun Choi", "Hanh-Phuc Le", "Gyu-Hyeong Cho"], "year": 2007, "MAG papers": [{"PaperId": 2037047387, "PaperTitle": "a 2w cmos hybrid switching amplitude modulator for edge polar transmitters", "Year": 2007, "CitationCount": 40, "EstimatedCitation": 149, "Affiliations": {"kaist": 4.0}}], "source": "ES"}, {"DBLP title": "A 1.2-to-8V Charge-Pump with Improved Power Efficiency for Non-Volatille Memories.", "DBLP authors": ["Anna Richelli", "Luca Mensi", "Luigi Colalongo", "Pier Luigi Rolandi", "Zsolt Mikl\u00f3s Kov\u00e1cs-Vajna"], "year": 2007, "MAG papers": [{"PaperId": 2052111554, "PaperTitle": "a 1 2 to 8v charge pump with improved power efficiency for non volatille memories", "Year": 2007, "CitationCount": 31, "EstimatedCitation": 59, "Affiliations": {"university of brescia": 1.0, "brescia university": 3.0, "stmicroelectronics": 1.0}}], "source": "ES"}, {"DBLP title": "A 237mW aDSL2+ CO Line Driver in Standard 1.2V 0.13\u03bc CMOS.", "DBLP authors": ["Bert Serneels", "Michiel Steyaert", "Wim Dehaene"], "year": 2007, "MAG papers": [{"PaperId": 1966885893, "PaperTitle": "a 237mw adsl2 co line driver in standard 1 2v 0 13\u03bc cmos", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"katholieke universiteit leuven": 3.0}}], "source": "ES"}, {"DBLP title": "A 200mA 93% Peak Efficiency Single-Inductor Dual-Output DC-DC Buck Converter.", "DBLP authors": ["Edoardo Bonizzoni", "Fausto Borghetti", "Piero Malcovati", "Franco Maloberti", "Bernhard Niessen"], "year": 2007, "MAG papers": [{"PaperId": 2044875992, "PaperTitle": "a 200ma 93 peak efficiency single inductor dual output dc dc buck converter", "Year": 2007, "CitationCount": 67, "EstimatedCitation": 99, "Affiliations": {"university of pavia": 4.0, "ams ag": 1.0}}], "source": "ES"}, {"DBLP title": "A 3MHz Low-Voltage Buck Converter with Improved Light Load Efficiency.", "DBLP authors": ["Michael D. Mulligan", "Bill Broach", "Thomas H. Lee"], "year": 2007, "MAG papers": [{"PaperId": 2007940008, "PaperTitle": "a 3mhz low voltage buck converter with improved light load efficiency", "Year": 2007, "CitationCount": 72, "EstimatedCitation": 110, "Affiliations": {"stanford university": 1.0, "national semiconductor": 2.0}}], "source": "ES"}, {"DBLP title": "A Voltage Regulator for Subthreshold Logic with Low Sensitivity to Temperature and Process Variations.", "DBLP authors": ["Giuseppe de Vita", "Giuseppe Iannaccone"], "year": 2007, "MAG papers": [{"PaperId": 2009988679, "PaperTitle": "a voltage regulator for subthreshold logic with low sensitivity to temperature and process variations", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of pisa": 1.0}}], "source": "ES"}, {"DBLP title": "A 3GHz Switching DC-DC Converter Using Clock-Tree Charge-Recycling in 90nm CMOS with Integrated Output Filter.", "DBLP authors": ["Mehdi Alimadadi", "Samad Sheikhaei", "Guy Lemieux", "Shahriar Mirabbasi", "Patrick R. Palmer"], "year": 2007, "MAG papers": [{"PaperId": 1985465063, "PaperTitle": "a 3ghz switching dc dc converter using clock tree charge recycling in 90nm cmos with integrated output filter", "Year": 2007, "CitationCount": 45, "EstimatedCitation": 67, "Affiliations": {"university of british columbia": 5.0}}], "source": "ES"}, {"DBLP title": "A Single-Inductor Switching DC-DC Converter with 5 Outputs and Ordered Power-Distributive Control.", "DBLP authors": ["Hanh-Phuc Le", "Chang-Seok Chae", "Kwang-Chan Lee", "Gyu-Hyeong Cho", "Se-Won Wang", "Gyu-Ha Cho", "Sung-il Kim"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "40Gb/s High-Gain Distributed Amplifiers with Cascaded Gain Stages in 0.18\u03bcm CMOS.", "DBLP authors": ["Jun-Chau Chien", "Liang-Hung Lu"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "A 70GHz Manufacturable Complementary LC-VCO with 6.14GHz Tuning Range in 65nm SOI CMOS.", "DBLP authors": ["Daeik D. Kim", "Jonghae Kim", "Jean-Olivier Plouchart", "Choongyeun Cho", "Weipeng Li", "Daihyun Lim", "Robert Trzcinski", "Mahender Kumar", "Christine Norris", "David Ahlgren"], "year": 2007, "MAG papers": [{"PaperId": 1988931066, "PaperTitle": "a 70ghz manufacturable complementary lc vco with 6 14ghz tuning range in 65nm soi cmos", "Year": 2007, "CitationCount": 42, "EstimatedCitation": 63, "Affiliations": {"ibm": 8.0, "yale university": 1.0, "massachusetts institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Performance Variability of a 90GHz Static CML Frequency Divider in 65nm SOI CMOS.", "DBLP authors": ["Daihyun Lim", "Jonghae Kim", "Jean-Olivier Plouchart", "Choongyeun Cho", "Daeik D. Kim", "Robert Trzcinski", "Duane S. Boning"], "year": 2007, "MAG papers": [{"PaperId": 2112909815, "PaperTitle": "performance variability of a 90ghz static cml frequency divider in 65nm soi cmos", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"massachusetts institute of technology": 2.0, "ibm": 5.0}}], "source": "ES"}, {"DBLP title": "40GHz Wide-Locking-Range Regenerative Frequency Divider and Low-Phase-Noise Balanced VCO in 0.18\u03bcm CMOS.", "DBLP authors": ["Jun-Chau Chien", "Liang-Hung Lu"], "year": 2007, "MAG papers": [{"PaperId": 2116417852, "PaperTitle": "40ghz wide locking range regenerative frequency divider and low phase noise balanced vco in 0 18\u03bcm cmos", "Year": 2007, "CitationCount": 75, "EstimatedCitation": 114, "Affiliations": {"national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "A Self-Calibrated On-chip Phase-Noise-Measurement Circuit with -75dBc Single-Tone Sensitivity at 100kHz Offset.", "DBLP authors": ["Waleed Khalil", "Bertan Bakkaloglu", "Sayfe Kiaei"], "year": 2007, "MAG papers": [{"PaperId": 3217406855, "PaperTitle": "a self calibrated on chip phase noise measurement circuit with 75dbc single tone sensitivity at 100khz offset", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A 10dB 44GHz Loss-Compensated CMOS Distributed Amplifier.", "DBLP authors": ["Kambiz K. Moez", "Mohamed I. Elmasry"], "year": 2007, "MAG papers": [{"PaperId": 1998672406, "PaperTitle": "a 10db 44ghz loss compensated cmos distributed amplifier", "Year": 2007, "CitationCount": 25, "EstimatedCitation": 54, "Affiliations": {"university of waterloo": 2.0}}], "source": "ES"}, {"DBLP title": "A 240MHz-BW 112dB-DR TIA.", "DBLP authors": ["Daniel Micusik", "Horst Zimmermann"], "year": 2007, "MAG papers": [{"PaperId": 2020454050, "PaperTitle": "a 240mhz bw 112db dr tia", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"vienna university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "A Single-Chip Bluetooth EDR Device in 0.13\u03bcm CMOS.", "DBLP authors": ["Bojko Marholev", "Michael Pan", "Ed Chien", "L. Zhang", "Rozi Roufoogaran", "Steve Wu", "Iqbal Bhatti", "Tsung-Hsien Lin", "Michael S. Kappes", "Shahla Khorram", "Seema Butala Anand", "Alireza Zolfaghari", "Jesse Castaneda", "C. M. Chien", "Brima Ibrahim", "Henrik Jensen", "H. Kim", "Paul Lettieri", "Siukai Mak", "Jack Lin", "Y. C. Wong", "R. Lee", "M. Syed", "Maryam Rofougaran", "Ahmadreza Rofougaran"], "year": 2007, "MAG papers": [{"PaperId": 2020072089, "PaperTitle": "a single chip bluetooth edr device in 0 13\u03bcm cmos", "Year": 2007, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"broadcom": 22.0, "national taiwan university": 1.0}}], "source": "ES"}, {"DBLP title": "A Fully Integrated MIMO Multi-Band Direct-Conversion CMOS Transceiver for WLAN Applications (802.11n).", "DBLP authors": ["Arya Behzad", "Keith A. Carter", "Ed Chien", "Steve Wu", "Michael Pan", "C. Paul Lee", "Tom Li", "John C. Leete", "Stephen Au", "Michael S. Kappes", "Zhimin Zhou", "Dayo Ojo", "Lijun Zhang", "Alireza Zolfaghari", "Jesse Castaneda", "Hooman Darabi", "Benson Yeung", "Reza Rofougaran", "Maryam Rofougaran", "Jason Trachewsky", "Tushar Moorti", "Rohit V. Gaikwad", "Amit Bagchi", "Jacob J. Rael", "Bojko Marholev"], "year": 2007, "MAG papers": [{"PaperId": 2066342163, "PaperTitle": "a fully integrated mimo multi band direct conversion cmos transceiver for wlan applications 802 11n", "Year": 2007, "CitationCount": 115, "EstimatedCitation": 170, "Affiliations": {"broadcom": 26.0}}], "source": "ES"}, {"DBLP title": "An 802.11a/b/g RF Transceiver in an SoC.", "DBLP authors": ["Martin Simon", "Peter Laaser", "Voicu Filimon", "Hans Geltinger", "Dirk Friedrich", "Yalcin Raman", "Robert Weigel"], "year": 2007, "MAG papers": [{"PaperId": 2042042879, "PaperTitle": "an 802 11a b g rf transceiver in an soc", "Year": 2007, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"university of erlangen nuremberg": 1.0}}], "source": "ES"}, {"DBLP title": "A Fully Integrated RF Front-End with Independent RX/TX Matching and +20dBm Output Power for WLAN Applications.", "DBLP authors": ["Richard Chang", "David Weber", "MeeLan Lee", "David K. Su", "Katelijn Vleugels", "S. Simon Wong"], "year": 2007, "MAG papers": [{"PaperId": 2094779966, "PaperTitle": "a fully integrated rf front end with independent rx tx matching and 20dbm output power for wlan applications", "Year": 2007, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"stanford university": 1.0}}], "source": "ES"}, {"DBLP title": "A Low Phase Noise 10GHz Optoelectronic RF Oscillator Implemented Using CMOS Photonics.", "DBLP authors": ["Cary Gunn", "Drew Guckenberger", "Thierry Pinguet", "Deana Gunn", "Danny Eliyahu", "Barmak Mansoorian", "Daniel A. Van Blerkom", "Olli Salminen"], "year": 2007, "MAG papers": [{"PaperId": 2104921307, "PaperTitle": "a low phase noise 10ghz optoelectronic rf oscillator implemented using cmos photonics", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"luxtera": 3.0}}], "source": "ES"}, {"DBLP title": "Advanced MMIC for Passive Millimeter and Submillimeter Wave Imaging.", "DBLP authors": ["William R. Deal", "Larry Yujiri", "Mansoor Siddiqui", "Richard Lai"], "year": 2007, "MAG papers": [{"PaperId": 2106664485, "PaperTitle": "advanced mmic for passive millimeter and submillimeter wave imaging", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A 1V 600\u03bcW 2.1GHz Quadrature VCO Using BAW Resonators.", "DBLP authors": ["Shailesh Rai", "Brian P. Otis"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "A 1.8V 165mW Discrete Wavelet Multi-Tone Baseband Receiver for Cognitive Radio Applications.", "DBLP authors": ["Kuan-Hung Chen", "Tzi-Dar Chiueh"], "year": 2007, "MAG papers": [{"PaperId": 2001498743, "PaperTitle": "a 1 8v 165mw discrete wavelet multi tone baseband receiver for cognitive radio applications", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "A 2GHz 0.25\u03bcm SiGe BiCMOS Oscillator with Flip-Chip Mounted BAW Resonator.", "DBLP authors": ["S. Razafimandimby", "Andreia Cathelin", "Jerome Lajoinie", "Andreas Kaiser", "Didier Belot"], "year": 2007, "MAG papers": [{"PaperId": 1989827134, "PaperTitle": "a 2ghz 0 25\u03bcm sige bicmos oscillator with flip chip mounted baw resonator", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"stmicroelectronics": 4.0}}], "source": "ES"}, {"DBLP title": "A Passive UHF RFID Transponder for EPC Gen 2 with -14dBm Sensitivity in 0.13\u03bcm CMOS.", "DBLP authors": ["Raymond E. Barnett", "Ganesh K. Balachandran", "Steve Lazar", "Brad Kramer", "George Konnail", "Sribhotla Rajasekhar", "Vladimir Drobny"], "year": 2007, "MAG papers": [{"PaperId": 2099030028, "PaperTitle": "a passive uhf rfid transponder for epc gen 2 with 14dbm sensitivity in 0 13\u03bcm cmos", "Year": 2007, "CitationCount": 74, "EstimatedCitation": 112, "Affiliations": {"texas instruments": 7.0}}], "source": "ES"}]