Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Nov 24 15:53:46 2022
| Host         : DESKTOP-FKMFD8S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_b_timing_summary_routed.rpt -pb vga_b_timing_summary_routed.pb -rpx vga_b_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_b
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                129         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (129)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1693)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (129)
--------------------------
 There are 129 register/latch pins with no clock driven by root clock pin: CLK100MHZ (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1693)
---------------------------------------------------
 There are 1693 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.263        0.000                      0                   40        0.170        0.000                      0                   40        3.000        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
my_vgaclk/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
my_vgaclk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         35.263        0.000                      0                   40        0.170        0.000                      0                   40       19.500        0.000                       0                    22  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  my_vgaclk/inst/clk_in1
  To Clock:  my_vgaclk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         my_vgaclk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_vgaclk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  my_vgaclk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  my_vgaclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  my_vgaclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  my_vgaclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  my_vgaclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  my_vgaclk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.263ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.263ns  (required time - arrival time)
  Source:                 my_vgactrl/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vgactrl/y_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 1.279ns (31.361%)  route 2.799ns (68.639%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 41.498 - 40.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.809     1.809    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.612     1.614    my_vgactrl/CLK
    SLICE_X54Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDCE (Prop_fdce_C_Q)         0.478     2.092 f  my_vgactrl/x_cnt_reg[3]/Q
                         net (fo=8, routed)           1.043     3.136    my_vgactrl/x_cnt_reg_n_0_[3]
    SLICE_X56Y81         LUT5 (Prop_lut5_I4_O)        0.329     3.465 f  my_vgactrl/VGA_HS_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.665     4.130    my_vgactrl/VGA_HS_OBUF_inst_i_2_n_0
    SLICE_X55Y81         LUT6 (Prop_lut6_I0_O)        0.348     4.478 r  my_vgactrl/y_cnt[9]_i_2/O
                         net (fo=14, routed)          0.528     5.006    my_vgactrl/y_cnt
    SLICE_X56Y83         LUT5 (Prop_lut5_I3_O)        0.124     5.130 r  my_vgactrl/y_cnt[9]_i_1/O
                         net (fo=10, routed)          0.563     5.693    my_vgactrl/y_cnt[9]_i_1_n_0
    SLICE_X56Y83         FDSE                                         r  my_vgactrl/y_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.683    41.683    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.495    41.498    my_vgactrl/CLK
    SLICE_X56Y83         FDSE                                         r  my_vgactrl/y_cnt_reg[0]/C
                         clock pessimism              0.079    41.577    
                         clock uncertainty           -0.098    41.480    
    SLICE_X56Y83         FDSE (Setup_fdse_C_S)       -0.524    40.956    my_vgactrl/y_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         40.956    
                         arrival time                          -5.693    
  -------------------------------------------------------------------
                         slack                                 35.263    

Slack (MET) :             35.263ns  (required time - arrival time)
  Source:                 my_vgactrl/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vgactrl/y_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 1.279ns (31.361%)  route 2.799ns (68.639%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 41.498 - 40.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.809     1.809    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.612     1.614    my_vgactrl/CLK
    SLICE_X54Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDCE (Prop_fdce_C_Q)         0.478     2.092 f  my_vgactrl/x_cnt_reg[3]/Q
                         net (fo=8, routed)           1.043     3.136    my_vgactrl/x_cnt_reg_n_0_[3]
    SLICE_X56Y81         LUT5 (Prop_lut5_I4_O)        0.329     3.465 f  my_vgactrl/VGA_HS_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.665     4.130    my_vgactrl/VGA_HS_OBUF_inst_i_2_n_0
    SLICE_X55Y81         LUT6 (Prop_lut6_I0_O)        0.348     4.478 r  my_vgactrl/y_cnt[9]_i_2/O
                         net (fo=14, routed)          0.528     5.006    my_vgactrl/y_cnt
    SLICE_X56Y83         LUT5 (Prop_lut5_I3_O)        0.124     5.130 r  my_vgactrl/y_cnt[9]_i_1/O
                         net (fo=10, routed)          0.563     5.693    my_vgactrl/y_cnt[9]_i_1_n_0
    SLICE_X56Y83         FDRE                                         r  my_vgactrl/y_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.683    41.683    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.495    41.498    my_vgactrl/CLK
    SLICE_X56Y83         FDRE                                         r  my_vgactrl/y_cnt_reg[6]/C
                         clock pessimism              0.079    41.577    
                         clock uncertainty           -0.098    41.480    
    SLICE_X56Y83         FDRE (Setup_fdre_C_R)       -0.524    40.956    my_vgactrl/y_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         40.956    
                         arrival time                          -5.693    
  -------------------------------------------------------------------
                         slack                                 35.263    

Slack (MET) :             35.275ns  (required time - arrival time)
  Source:                 my_vgactrl/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vgactrl/y_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 1.279ns (31.441%)  route 2.789ns (68.559%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 41.499 - 40.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.809     1.809    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.612     1.614    my_vgactrl/CLK
    SLICE_X54Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDCE (Prop_fdce_C_Q)         0.478     2.092 f  my_vgactrl/x_cnt_reg[3]/Q
                         net (fo=8, routed)           1.043     3.136    my_vgactrl/x_cnt_reg_n_0_[3]
    SLICE_X56Y81         LUT5 (Prop_lut5_I4_O)        0.329     3.465 f  my_vgactrl/VGA_HS_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.665     4.130    my_vgactrl/VGA_HS_OBUF_inst_i_2_n_0
    SLICE_X55Y81         LUT6 (Prop_lut6_I0_O)        0.348     4.478 r  my_vgactrl/y_cnt[9]_i_2/O
                         net (fo=14, routed)          0.528     5.006    my_vgactrl/y_cnt
    SLICE_X56Y83         LUT5 (Prop_lut5_I3_O)        0.124     5.130 r  my_vgactrl/y_cnt[9]_i_1/O
                         net (fo=10, routed)          0.552     5.682    my_vgactrl/y_cnt[9]_i_1_n_0
    SLICE_X56Y84         FDRE                                         r  my_vgactrl/y_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.683    41.683    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.496    41.499    my_vgactrl/CLK
    SLICE_X56Y84         FDRE                                         r  my_vgactrl/y_cnt_reg[1]/C
                         clock pessimism              0.079    41.578    
                         clock uncertainty           -0.098    41.481    
    SLICE_X56Y84         FDRE (Setup_fdre_C_R)       -0.524    40.957    my_vgactrl/y_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         40.957    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                 35.275    

Slack (MET) :             35.275ns  (required time - arrival time)
  Source:                 my_vgactrl/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vgactrl/y_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 1.279ns (31.441%)  route 2.789ns (68.559%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 41.499 - 40.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.809     1.809    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.612     1.614    my_vgactrl/CLK
    SLICE_X54Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDCE (Prop_fdce_C_Q)         0.478     2.092 f  my_vgactrl/x_cnt_reg[3]/Q
                         net (fo=8, routed)           1.043     3.136    my_vgactrl/x_cnt_reg_n_0_[3]
    SLICE_X56Y81         LUT5 (Prop_lut5_I4_O)        0.329     3.465 f  my_vgactrl/VGA_HS_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.665     4.130    my_vgactrl/VGA_HS_OBUF_inst_i_2_n_0
    SLICE_X55Y81         LUT6 (Prop_lut6_I0_O)        0.348     4.478 r  my_vgactrl/y_cnt[9]_i_2/O
                         net (fo=14, routed)          0.528     5.006    my_vgactrl/y_cnt
    SLICE_X56Y83         LUT5 (Prop_lut5_I3_O)        0.124     5.130 r  my_vgactrl/y_cnt[9]_i_1/O
                         net (fo=10, routed)          0.552     5.682    my_vgactrl/y_cnt[9]_i_1_n_0
    SLICE_X56Y84         FDRE                                         r  my_vgactrl/y_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.683    41.683    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.496    41.499    my_vgactrl/CLK
    SLICE_X56Y84         FDRE                                         r  my_vgactrl/y_cnt_reg[2]/C
                         clock pessimism              0.079    41.578    
                         clock uncertainty           -0.098    41.481    
    SLICE_X56Y84         FDRE (Setup_fdre_C_R)       -0.524    40.957    my_vgactrl/y_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         40.957    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                 35.275    

Slack (MET) :             35.275ns  (required time - arrival time)
  Source:                 my_vgactrl/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vgactrl/y_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 1.279ns (31.441%)  route 2.789ns (68.559%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 41.499 - 40.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.809     1.809    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.612     1.614    my_vgactrl/CLK
    SLICE_X54Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDCE (Prop_fdce_C_Q)         0.478     2.092 f  my_vgactrl/x_cnt_reg[3]/Q
                         net (fo=8, routed)           1.043     3.136    my_vgactrl/x_cnt_reg_n_0_[3]
    SLICE_X56Y81         LUT5 (Prop_lut5_I4_O)        0.329     3.465 f  my_vgactrl/VGA_HS_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.665     4.130    my_vgactrl/VGA_HS_OBUF_inst_i_2_n_0
    SLICE_X55Y81         LUT6 (Prop_lut6_I0_O)        0.348     4.478 r  my_vgactrl/y_cnt[9]_i_2/O
                         net (fo=14, routed)          0.528     5.006    my_vgactrl/y_cnt
    SLICE_X56Y83         LUT5 (Prop_lut5_I3_O)        0.124     5.130 r  my_vgactrl/y_cnt[9]_i_1/O
                         net (fo=10, routed)          0.552     5.682    my_vgactrl/y_cnt[9]_i_1_n_0
    SLICE_X56Y84         FDRE                                         r  my_vgactrl/y_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.683    41.683    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.496    41.499    my_vgactrl/CLK
    SLICE_X56Y84         FDRE                                         r  my_vgactrl/y_cnt_reg[7]/C
                         clock pessimism              0.079    41.578    
                         clock uncertainty           -0.098    41.481    
    SLICE_X56Y84         FDRE (Setup_fdre_C_R)       -0.524    40.957    my_vgactrl/y_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         40.957    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                 35.275    

Slack (MET) :             35.358ns  (required time - arrival time)
  Source:                 my_vgactrl/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vgactrl/y_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 1.279ns (31.361%)  route 2.799ns (68.639%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 41.498 - 40.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.809     1.809    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.612     1.614    my_vgactrl/CLK
    SLICE_X54Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDCE (Prop_fdce_C_Q)         0.478     2.092 f  my_vgactrl/x_cnt_reg[3]/Q
                         net (fo=8, routed)           1.043     3.136    my_vgactrl/x_cnt_reg_n_0_[3]
    SLICE_X56Y81         LUT5 (Prop_lut5_I4_O)        0.329     3.465 f  my_vgactrl/VGA_HS_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.665     4.130    my_vgactrl/VGA_HS_OBUF_inst_i_2_n_0
    SLICE_X55Y81         LUT6 (Prop_lut6_I0_O)        0.348     4.478 r  my_vgactrl/y_cnt[9]_i_2/O
                         net (fo=14, routed)          0.528     5.006    my_vgactrl/y_cnt
    SLICE_X56Y83         LUT5 (Prop_lut5_I3_O)        0.124     5.130 r  my_vgactrl/y_cnt[9]_i_1/O
                         net (fo=10, routed)          0.563     5.693    my_vgactrl/y_cnt[9]_i_1_n_0
    SLICE_X57Y83         FDRE                                         r  my_vgactrl/y_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.683    41.683    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.495    41.498    my_vgactrl/CLK
    SLICE_X57Y83         FDRE                                         r  my_vgactrl/y_cnt_reg[3]/C
                         clock pessimism              0.079    41.577    
                         clock uncertainty           -0.098    41.480    
    SLICE_X57Y83         FDRE (Setup_fdre_C_R)       -0.429    41.051    my_vgactrl/y_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         41.051    
                         arrival time                          -5.693    
  -------------------------------------------------------------------
                         slack                                 35.358    

Slack (MET) :             35.358ns  (required time - arrival time)
  Source:                 my_vgactrl/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vgactrl/y_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 1.279ns (31.361%)  route 2.799ns (68.639%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 41.498 - 40.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.809     1.809    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.612     1.614    my_vgactrl/CLK
    SLICE_X54Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDCE (Prop_fdce_C_Q)         0.478     2.092 f  my_vgactrl/x_cnt_reg[3]/Q
                         net (fo=8, routed)           1.043     3.136    my_vgactrl/x_cnt_reg_n_0_[3]
    SLICE_X56Y81         LUT5 (Prop_lut5_I4_O)        0.329     3.465 f  my_vgactrl/VGA_HS_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.665     4.130    my_vgactrl/VGA_HS_OBUF_inst_i_2_n_0
    SLICE_X55Y81         LUT6 (Prop_lut6_I0_O)        0.348     4.478 r  my_vgactrl/y_cnt[9]_i_2/O
                         net (fo=14, routed)          0.528     5.006    my_vgactrl/y_cnt
    SLICE_X56Y83         LUT5 (Prop_lut5_I3_O)        0.124     5.130 r  my_vgactrl/y_cnt[9]_i_1/O
                         net (fo=10, routed)          0.563     5.693    my_vgactrl/y_cnt[9]_i_1_n_0
    SLICE_X57Y83         FDRE                                         r  my_vgactrl/y_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.683    41.683    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.495    41.498    my_vgactrl/CLK
    SLICE_X57Y83         FDRE                                         r  my_vgactrl/y_cnt_reg[4]/C
                         clock pessimism              0.079    41.577    
                         clock uncertainty           -0.098    41.480    
    SLICE_X57Y83         FDRE (Setup_fdre_C_R)       -0.429    41.051    my_vgactrl/y_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         41.051    
                         arrival time                          -5.693    
  -------------------------------------------------------------------
                         slack                                 35.358    

Slack (MET) :             35.358ns  (required time - arrival time)
  Source:                 my_vgactrl/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vgactrl/y_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 1.279ns (31.361%)  route 2.799ns (68.639%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 41.498 - 40.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.809     1.809    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.612     1.614    my_vgactrl/CLK
    SLICE_X54Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDCE (Prop_fdce_C_Q)         0.478     2.092 f  my_vgactrl/x_cnt_reg[3]/Q
                         net (fo=8, routed)           1.043     3.136    my_vgactrl/x_cnt_reg_n_0_[3]
    SLICE_X56Y81         LUT5 (Prop_lut5_I4_O)        0.329     3.465 f  my_vgactrl/VGA_HS_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.665     4.130    my_vgactrl/VGA_HS_OBUF_inst_i_2_n_0
    SLICE_X55Y81         LUT6 (Prop_lut6_I0_O)        0.348     4.478 r  my_vgactrl/y_cnt[9]_i_2/O
                         net (fo=14, routed)          0.528     5.006    my_vgactrl/y_cnt
    SLICE_X56Y83         LUT5 (Prop_lut5_I3_O)        0.124     5.130 r  my_vgactrl/y_cnt[9]_i_1/O
                         net (fo=10, routed)          0.563     5.693    my_vgactrl/y_cnt[9]_i_1_n_0
    SLICE_X57Y83         FDRE                                         r  my_vgactrl/y_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.683    41.683    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.495    41.498    my_vgactrl/CLK
    SLICE_X57Y83         FDRE                                         r  my_vgactrl/y_cnt_reg[5]/C
                         clock pessimism              0.079    41.577    
                         clock uncertainty           -0.098    41.480    
    SLICE_X57Y83         FDRE (Setup_fdre_C_R)       -0.429    41.051    my_vgactrl/y_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         41.051    
                         arrival time                          -5.693    
  -------------------------------------------------------------------
                         slack                                 35.358    

Slack (MET) :             35.360ns  (required time - arrival time)
  Source:                 my_vgactrl/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vgactrl/y_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 1.279ns (31.249%)  route 2.814ns (68.751%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 41.498 - 40.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.809     1.809    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.612     1.614    my_vgactrl/CLK
    SLICE_X54Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDCE (Prop_fdce_C_Q)         0.478     2.092 f  my_vgactrl/x_cnt_reg[3]/Q
                         net (fo=8, routed)           1.043     3.136    my_vgactrl/x_cnt_reg_n_0_[3]
    SLICE_X56Y81         LUT5 (Prop_lut5_I4_O)        0.329     3.465 f  my_vgactrl/VGA_HS_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.665     4.130    my_vgactrl/VGA_HS_OBUF_inst_i_2_n_0
    SLICE_X55Y81         LUT6 (Prop_lut6_I0_O)        0.348     4.478 r  my_vgactrl/y_cnt[9]_i_2/O
                         net (fo=14, routed)          0.528     5.006    my_vgactrl/y_cnt
    SLICE_X56Y83         LUT5 (Prop_lut5_I3_O)        0.124     5.130 r  my_vgactrl/y_cnt[9]_i_1/O
                         net (fo=10, routed)          0.578     5.707    my_vgactrl/y_cnt[9]_i_1_n_0
    SLICE_X55Y84         FDRE                                         r  my_vgactrl/y_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.683    41.683    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.495    41.498    my_vgactrl/CLK
    SLICE_X55Y84         FDRE                                         r  my_vgactrl/y_cnt_reg[8]/C
                         clock pessimism              0.096    41.594    
                         clock uncertainty           -0.098    41.497    
    SLICE_X55Y84         FDRE (Setup_fdre_C_R)       -0.429    41.068    my_vgactrl/y_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         41.068    
                         arrival time                          -5.707    
  -------------------------------------------------------------------
                         slack                                 35.360    

Slack (MET) :             35.360ns  (required time - arrival time)
  Source:                 my_vgactrl/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vgactrl/y_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 1.279ns (31.249%)  route 2.814ns (68.751%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 41.498 - 40.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.809     1.809    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.612     1.614    my_vgactrl/CLK
    SLICE_X54Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDCE (Prop_fdce_C_Q)         0.478     2.092 f  my_vgactrl/x_cnt_reg[3]/Q
                         net (fo=8, routed)           1.043     3.136    my_vgactrl/x_cnt_reg_n_0_[3]
    SLICE_X56Y81         LUT5 (Prop_lut5_I4_O)        0.329     3.465 f  my_vgactrl/VGA_HS_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.665     4.130    my_vgactrl/VGA_HS_OBUF_inst_i_2_n_0
    SLICE_X55Y81         LUT6 (Prop_lut6_I0_O)        0.348     4.478 r  my_vgactrl/y_cnt[9]_i_2/O
                         net (fo=14, routed)          0.528     5.006    my_vgactrl/y_cnt
    SLICE_X56Y83         LUT5 (Prop_lut5_I3_O)        0.124     5.130 r  my_vgactrl/y_cnt[9]_i_1/O
                         net (fo=10, routed)          0.578     5.707    my_vgactrl/y_cnt[9]_i_1_n_0
    SLICE_X55Y84         FDRE                                         r  my_vgactrl/y_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.683    41.683    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.495    41.498    my_vgactrl/CLK
    SLICE_X55Y84         FDRE                                         r  my_vgactrl/y_cnt_reg[9]/C
                         clock pessimism              0.096    41.594    
                         clock uncertainty           -0.098    41.497    
    SLICE_X55Y84         FDRE (Setup_fdre_C_R)       -0.429    41.068    my_vgactrl/y_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         41.068    
                         arrival time                          -5.707    
  -------------------------------------------------------------------
                         slack                                 35.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 my_vgactrl/x_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vgactrl/x_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.189ns (60.106%)  route 0.125ns (39.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.624     0.624    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.555     0.557    my_vgactrl/CLK
    SLICE_X55Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDCE (Prop_fdce_C_Q)         0.141     0.698 r  my_vgactrl/x_cnt_reg[1]/Q
                         net (fo=12, routed)          0.125     0.823    my_vgactrl/x_cnt_reg_n_0_[1]
    SLICE_X54Y81         LUT4 (Prop_lut4_I2_O)        0.048     0.871 r  my_vgactrl/x_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.871    my_vgactrl/x_cnt[3]_i_1_n_0
    SLICE_X54Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.898     0.898    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.823     0.825    my_vgactrl/CLK
    SLICE_X54Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[3]/C
                         clock pessimism             -0.255     0.570    
    SLICE_X54Y81         FDCE (Hold_fdce_C_D)         0.131     0.701    my_vgactrl/x_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 my_vgactrl/x_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vgactrl/x_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.624     0.624    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.555     0.557    my_vgactrl/CLK
    SLICE_X55Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDCE (Prop_fdce_C_Q)         0.141     0.698 r  my_vgactrl/x_cnt_reg[1]/Q
                         net (fo=12, routed)          0.125     0.823    my_vgactrl/x_cnt_reg_n_0_[1]
    SLICE_X54Y81         LUT3 (Prop_lut3_I2_O)        0.045     0.868 r  my_vgactrl/x_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.868    my_vgactrl/x_cnt[2]_i_1_n_0
    SLICE_X54Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.898     0.898    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.823     0.825    my_vgactrl/CLK
    SLICE_X54Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[2]/C
                         clock pessimism             -0.255     0.570    
    SLICE_X54Y81         FDCE (Hold_fdce_C_D)         0.121     0.691    my_vgactrl/x_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 my_vgactrl/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vgactrl/x_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.189ns (51.571%)  route 0.177ns (48.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.624     0.624    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.557     0.559    my_vgactrl/CLK
    SLICE_X57Y82         FDPE                                         r  my_vgactrl/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDPE (Prop_fdpe_C_Q)         0.141     0.700 r  my_vgactrl/x_cnt_reg[0]/Q
                         net (fo=13, routed)          0.177     0.877    my_vgactrl/x_cnt_reg_n_0_[0]
    SLICE_X57Y81         LUT5 (Prop_lut5_I2_O)        0.048     0.925 r  my_vgactrl/x_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.925    my_vgactrl/x_cnt[4]_i_1_n_0
    SLICE_X57Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.898     0.898    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.824     0.826    my_vgactrl/CLK
    SLICE_X57Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[4]/C
                         clock pessimism             -0.254     0.572    
    SLICE_X57Y81         FDCE (Hold_fdce_C_D)         0.105     0.677    my_vgactrl/x_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 my_vgactrl/y_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vgactrl/y_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.245%)  route 0.208ns (52.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.624     0.624    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.558     0.560    my_vgactrl/CLK
    SLICE_X57Y83         FDRE                                         r  my_vgactrl/y_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y83         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  my_vgactrl/y_cnt_reg[5]/Q
                         net (fo=11, routed)          0.208     0.908    my_vgactrl/y_cnt_reg[5]
    SLICE_X56Y83         LUT6 (Prop_lut6_I1_O)        0.045     0.953 r  my_vgactrl/y_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.953    my_vgactrl/y_cnt[6]_i_1_n_0
    SLICE_X56Y83         FDRE                                         r  my_vgactrl/y_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.898     0.898    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.826     0.828    my_vgactrl/CLK
    SLICE_X56Y83         FDRE                                         r  my_vgactrl/y_cnt_reg[6]/C
                         clock pessimism             -0.255     0.573    
    SLICE_X56Y83         FDRE (Hold_fdre_C_D)         0.120     0.693    my_vgactrl/y_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 my_vgactrl/x_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vgactrl/x_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.639%)  route 0.174ns (45.361%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.624     0.624    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.556     0.558    my_vgactrl/CLK
    SLICE_X56Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDCE (Prop_fdce_C_Q)         0.164     0.722 r  my_vgactrl/x_cnt_reg[9]/Q
                         net (fo=10, routed)          0.174     0.895    my_vgactrl/x_cnt_reg_n_0_[9]
    SLICE_X56Y81         LUT4 (Prop_lut4_I3_O)        0.045     0.940 r  my_vgactrl/x_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     0.940    my_vgactrl/x_cnt[9]_i_1_n_0
    SLICE_X56Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.898     0.898    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.824     0.826    my_vgactrl/CLK
    SLICE_X56Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[9]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X56Y81         FDCE (Hold_fdce_C_D)         0.121     0.679    my_vgactrl/x_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 my_vgactrl/x_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vgactrl/x_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.209ns (54.018%)  route 0.178ns (45.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.624     0.624    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.556     0.558    my_vgactrl/CLK
    SLICE_X56Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDCE (Prop_fdce_C_Q)         0.164     0.722 r  my_vgactrl/x_cnt_reg[7]/Q
                         net (fo=12, routed)          0.178     0.900    my_vgactrl/x_cnt_reg_n_0_[7]
    SLICE_X55Y81         LUT6 (Prop_lut6_I4_O)        0.045     0.945 r  my_vgactrl/x_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     0.945    my_vgactrl/x_cnt[8]_i_1_n_0
    SLICE_X55Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.898     0.898    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.823     0.825    my_vgactrl/CLK
    SLICE_X55Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[8]/C
                         clock pessimism             -0.234     0.591    
    SLICE_X55Y81         FDCE (Hold_fdce_C_D)         0.092     0.683    my_vgactrl/x_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 my_vgactrl/y_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vgactrl/y_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.271%)  route 0.162ns (43.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.624     0.624    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.559     0.561    my_vgactrl/CLK
    SLICE_X56Y84         FDRE                                         r  my_vgactrl/y_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  my_vgactrl/y_cnt_reg[2]/Q
                         net (fo=12, routed)          0.162     0.887    my_vgactrl/y_cnt_reg[2]
    SLICE_X57Y83         LUT6 (Prop_lut6_I4_O)        0.045     0.932 r  my_vgactrl/y_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.932    my_vgactrl/p_0_in[5]
    SLICE_X57Y83         FDRE                                         r  my_vgactrl/y_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.898     0.898    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.826     0.828    my_vgactrl/CLK
    SLICE_X57Y83         FDRE                                         r  my_vgactrl/y_cnt_reg[5]/C
                         clock pessimism             -0.254     0.574    
    SLICE_X57Y83         FDRE (Hold_fdre_C_D)         0.092     0.666    my_vgactrl/y_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 my_vgactrl/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vgactrl/x_cnt_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.624     0.624    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.557     0.559    my_vgactrl/CLK
    SLICE_X57Y82         FDPE                                         r  my_vgactrl/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDPE (Prop_fdpe_C_Q)         0.141     0.700 f  my_vgactrl/x_cnt_reg[0]/Q
                         net (fo=13, routed)          0.180     0.880    my_vgactrl/x_cnt_reg_n_0_[0]
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.045     0.925 r  my_vgactrl/x_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.925    my_vgactrl/x_cnt[0]
    SLICE_X57Y82         FDPE                                         r  my_vgactrl/x_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.898     0.898    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.825     0.827    my_vgactrl/CLK
    SLICE_X57Y82         FDPE                                         r  my_vgactrl/x_cnt_reg[0]/C
                         clock pessimism             -0.268     0.559    
    SLICE_X57Y82         FDPE (Hold_fdpe_C_D)         0.091     0.650    my_vgactrl/x_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 my_vgactrl/x_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vgactrl/x_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.207ns (49.715%)  route 0.209ns (50.285%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.624     0.624    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.556     0.558    my_vgactrl/CLK
    SLICE_X56Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDCE (Prop_fdce_C_Q)         0.164     0.722 r  my_vgactrl/x_cnt_reg[5]/Q
                         net (fo=14, routed)          0.209     0.931    my_vgactrl/x_cnt_reg_n_0_[5]
    SLICE_X56Y81         LUT3 (Prop_lut3_I1_O)        0.043     0.974 r  my_vgactrl/x_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.974    my_vgactrl/x_cnt[6]
    SLICE_X56Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.898     0.898    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.824     0.826    my_vgactrl/CLK
    SLICE_X56Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[6]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X56Y81         FDCE (Hold_fdce_C_D)         0.131     0.689    my_vgactrl/x_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 my_vgactrl/x_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vgactrl/x_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.409%)  route 0.190ns (50.591%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.624     0.624    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.555     0.557    my_vgactrl/CLK
    SLICE_X55Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDCE (Prop_fdce_C_Q)         0.141     0.698 r  my_vgactrl/x_cnt_reg[1]/Q
                         net (fo=12, routed)          0.190     0.888    my_vgactrl/x_cnt_reg_n_0_[1]
    SLICE_X55Y81         LUT2 (Prop_lut2_I0_O)        0.045     0.933 r  my_vgactrl/x_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.933    my_vgactrl/x_cnt[1]
    SLICE_X55Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.898     0.898    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.823     0.825    my_vgactrl/CLK
    SLICE_X55Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[1]/C
                         clock pessimism             -0.268     0.557    
    SLICE_X55Y81         FDCE (Hold_fdce_C_D)         0.091     0.648    my_vgactrl/x_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.285    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { my_vgaclk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    my_vgaclk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X57Y82     my_vgactrl/x_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X55Y81     my_vgactrl/x_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X54Y81     my_vgactrl/x_cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X54Y81     my_vgactrl/x_cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X57Y81     my_vgactrl/x_cnt_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X56Y81     my_vgactrl/x_cnt_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X56Y81     my_vgactrl/x_cnt_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X56Y81     my_vgactrl/x_cnt_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X57Y82     my_vgactrl/x_cnt_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X57Y82     my_vgactrl/x_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X55Y81     my_vgactrl/x_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X55Y81     my_vgactrl/x_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y81     my_vgactrl/x_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y81     my_vgactrl/x_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y81     my_vgactrl/x_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y81     my_vgactrl/x_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X57Y81     my_vgactrl/x_cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X57Y81     my_vgactrl/x_cnt_reg[4]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X57Y82     my_vgactrl/x_cnt_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X57Y82     my_vgactrl/x_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X55Y81     my_vgactrl/x_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X55Y81     my_vgactrl/x_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y81     my_vgactrl/x_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y81     my_vgactrl/x_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y81     my_vgactrl/x_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y81     my_vgactrl/x_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X57Y81     my_vgactrl/x_cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X57Y81     my_vgactrl/x_cnt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_vgaclk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    my_vgaclk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  my_vgaclk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  my_vgaclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  my_vgaclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  my_vgaclk/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.759ns  (logic 5.145ns (24.786%)  route 15.614ns (75.214%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE                         0.000     0.000 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=180, routed)         6.503     6.959    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y25          LUT6 (Prop_lut6_I2_O)        0.124     7.083 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     7.083    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_20_n_0
    SLICE_X8Y25          MUXF7 (Prop_muxf7_I1_O)      0.214     7.297 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_8/O
                         net (fo=1, routed)           4.252    11.549    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_8_n_0
    SLICE_X68Y87         LUT5 (Prop_lut5_I3_O)        0.297    11.846 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    11.846    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_2_n_0
    SLICE_X68Y87         MUXF7 (Prop_muxf7_I1_O)      0.217    12.063 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.441    12.504    my_vgactrl/douta[4]
    SLICE_X68Y87         LUT3 (Prop_lut3_I0_O)        0.299    12.803 r  my_vgactrl/VGA_G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.418    17.221    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    20.759 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.759    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.495ns  (logic 5.385ns (26.273%)  route 15.110ns (73.727%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE                         0.000     0.000 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=180, routed)         6.515     6.971    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X8Y28          LUT6 (Prop_lut6_I4_O)        0.124     7.095 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     7.095    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_20_n_0
    SLICE_X8Y28          MUXF7 (Prop_muxf7_I1_O)      0.247     7.342 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_8/O
                         net (fo=1, routed)           4.187    11.529    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_8_n_0
    SLICE_X67Y87         LUT5 (Prop_lut5_I3_O)        0.298    11.827 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    11.827    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X67Y87         MUXF7 (Prop_muxf7_I1_O)      0.217    12.044 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.430    12.474    my_vgactrl/douta[5]
    SLICE_X68Y87         LUT3 (Prop_lut3_I0_O)        0.295    12.769 r  my_vgactrl/VGA_G_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.978    16.747    VGA_G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.748    20.495 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.495    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.449ns  (logic 5.386ns (26.341%)  route 15.063ns (73.659%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE                         0.000     0.000 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=180, routed)         6.218     6.674    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X9Y28          LUT6 (Prop_lut6_I4_O)        0.124     6.798 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_19/O
                         net (fo=1, routed)           0.000     6.798    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_19_n_0
    SLICE_X9Y28          MUXF7 (Prop_muxf7_I0_O)      0.212     7.010 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           4.071    11.081    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X68Y88         LUT5 (Prop_lut5_I3_O)        0.299    11.380 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    11.380    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X68Y88         MUXF7 (Prop_muxf7_I1_O)      0.217    11.597 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.808    12.405    my_vgactrl/douta[7]
    SLICE_X67Y88         LUT3 (Prop_lut3_I0_O)        0.329    12.734 r  my_vgactrl/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.966    16.700    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.749    20.449 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.449    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.312ns  (logic 5.181ns (25.509%)  route 15.130ns (74.491%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE                         0.000     0.000 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=180, routed)         6.724     7.180    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X8Y25          LUT6 (Prop_lut6_I4_O)        0.124     7.304 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_19/O
                         net (fo=1, routed)           0.000     7.304    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_19_n_0
    SLICE_X8Y25          MUXF7 (Prop_muxf7_I0_O)      0.241     7.545 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_8/O
                         net (fo=1, routed)           3.854    11.399    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_8_n_0
    SLICE_X67Y88         LUT5 (Prop_lut5_I3_O)        0.298    11.697 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    11.697    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X67Y88         MUXF7 (Prop_muxf7_I1_O)      0.217    11.914 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.433    12.347    my_vgactrl/douta[6]
    SLICE_X67Y88         LUT3 (Prop_lut3_I0_O)        0.299    12.646 r  my_vgactrl/VGA_G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.119    16.765    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    20.312 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.312    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.093ns  (logic 5.164ns (25.703%)  route 14.928ns (74.297%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE                         0.000     0.000 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=180, routed)         6.393     6.849    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y26          LUT6 (Prop_lut6_I2_O)        0.124     6.973 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     6.973    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_20_n_0
    SLICE_X8Y26          MUXF7 (Prop_muxf7_I1_O)      0.247     7.220 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_8/O
                         net (fo=1, routed)           3.853    11.073    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_8_n_0
    SLICE_X68Y89         LUT5 (Prop_lut5_I3_O)        0.298    11.371 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    11.371    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2_n_0
    SLICE_X68Y89         MUXF7 (Prop_muxf7_I1_O)      0.217    11.588 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.808    12.396    my_vgactrl/douta[2]
    SLICE_X68Y90         LUT3 (Prop_lut3_I0_O)        0.299    12.695 r  my_vgactrl/VGA_B_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.874    16.569    VGA_B_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         3.523    20.093 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.093    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.056ns  (logic 5.158ns (25.717%)  route 14.898ns (74.283%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=1 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDRE                         0.000     0.000 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
    SLICE_X58Y102        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=90, routed)          6.522     7.040    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X9Y26          MUXF7 (Prop_muxf7_S_O)       0.276     7.316 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_8/O
                         net (fo=1, routed)           4.086    11.401    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_8_n_0
    SLICE_X66Y89         LUT5 (Prop_lut5_I3_O)        0.299    11.700 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    11.700    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2_n_0
    SLICE_X66Y89         MUXF7 (Prop_muxf7_I1_O)      0.214    11.914 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=1, routed)           0.452    12.367    my_vgactrl/douta[8]
    SLICE_X66Y89         LUT3 (Prop_lut3_I0_O)        0.297    12.664 r  my_vgactrl/VGA_R_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.839    16.502    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    20.056 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.056    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.903ns  (logic 5.402ns (27.142%)  route 14.501ns (72.858%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=1 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDRE                         0.000     0.000 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
    SLICE_X58Y102        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=90, routed)          6.332     6.850    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y26          MUXF7 (Prop_muxf7_S_O)       0.292     7.142 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_8/O
                         net (fo=1, routed)           3.584    10.727    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_8_n_0
    SLICE_X68Y85         LUT5 (Prop_lut5_I3_O)        0.297    11.024 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    11.024    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2_n_0
    SLICE_X68Y85         MUXF7 (Prop_muxf7_I1_O)      0.217    11.241 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.441    11.681    my_vgactrl/douta[0]
    SLICE_X68Y85         LUT3 (Prop_lut3_I0_O)        0.328    12.009 r  my_vgactrl/VGA_B_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.144    16.153    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.750    19.903 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.903    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.730ns  (logic 5.158ns (26.144%)  route 14.572ns (73.856%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE                         0.000     0.000 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=180, routed)         6.352     6.808    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X8Y27          LUT6 (Prop_lut6_I4_O)        0.124     6.932 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     6.932    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_20_n_0
    SLICE_X8Y27          MUXF7 (Prop_muxf7_I1_O)      0.214     7.146 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_8/O
                         net (fo=1, routed)           3.547    10.693    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_8_n_0
    SLICE_X67Y85         LUT5 (Prop_lut5_I3_O)        0.297    10.990 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    10.990    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_n_0
    SLICE_X67Y85         MUXF7 (Prop_muxf7_I1_O)      0.217    11.207 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.430    11.637    my_vgactrl/douta[1]
    SLICE_X68Y85         LUT3 (Prop_lut3_I0_O)        0.299    11.936 r  my_vgactrl/VGA_B_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.243    16.179    VGA_B_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551    19.730 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.730    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.673ns  (logic 5.386ns (27.375%)  route 14.288ns (72.625%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE                         0.000     0.000 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=180, routed)         6.012     6.468    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X8Y28          LUT6 (Prop_lut6_I4_O)        0.124     6.592 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_19/O
                         net (fo=1, routed)           0.000     6.592    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_19_n_0
    SLICE_X8Y28          MUXF7 (Prop_muxf7_I0_O)      0.209     6.801 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_8/O
                         net (fo=1, routed)           3.917    10.718    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_8_n_0
    SLICE_X68Y90         LUT5 (Prop_lut5_I3_O)        0.297    11.015 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    11.015    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_2_n_0
    SLICE_X68Y90         MUXF7 (Prop_muxf7_I1_O)      0.217    11.232 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.441    11.673    my_vgactrl/douta[3]
    SLICE_X68Y90         LUT3 (Prop_lut3_I0_O)        0.328    12.001 r  my_vgactrl/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.918    15.919    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.755    19.673 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.673    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.546ns  (logic 5.360ns (36.850%)  route 9.186ns (63.150%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1                     0.000     0.000 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     1.028 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     1.093    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/cascadelata_tmp
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     1.518 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           2.230     3.749    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_0[0]
    SLICE_X62Y50         LUT6 (Prop_lut6_I0_O)        0.124     3.873 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1/O
                         net (fo=1, routed)           1.942     5.815    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_n_0
    SLICE_X62Y90         LUT5 (Prop_lut5_I4_O)        0.124     5.939 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=1, routed)           0.712     6.651    my_vgactrl/douta[10]
    SLICE_X68Y90         LUT3 (Prop_lut3_I0_O)        0.124     6.775 r  my_vgactrl/VGA_R_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.236    11.011    VGA_R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    14.546 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.546    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDRE                         0.000     0.000 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
    SLICE_X58Y102        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.112     0.276    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X58Y102        FDRE                                         r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE                         0.000     0.000 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.112     0.276    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[5]
    SLICE_X62Y80         FDRE                                         r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDRE                         0.000     0.000 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
    SLICE_X62Y83         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=1, routed)           0.112     0.276    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[6]
    SLICE_X62Y84         FDRE                                         r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDRE                         0.000     0.000 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
    SLICE_X58Y102        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116     0.280    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X59Y102        FDRE                                         r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDRE                         0.000     0.000 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
    SLICE_X58Y102        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116     0.280    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X59Y102        FDRE                                         r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE                         0.000     0.000 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=1, routed)           0.116     0.280    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X62Y80         FDRE                                         r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y102        FDRE                         0.000     0.000 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
    SLICE_X62Y102        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=1, routed)           0.176     0.340    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X62Y102        FDRE                                         r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_15_cooolDelFlop/C
                            (rising edge-triggered cell FDCE)
  Destination:            myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.658ns  (logic 0.209ns (31.764%)  route 0.449ns (68.236%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE                         0.000     0.000 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_15_cooolDelFlop/C
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_15_cooolDelFlop/Q
                         net (fo=3, routed)           0.235     0.399    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_9
    SLICE_X62Y30         LUT3 (Prop_lut3_I0_O)        0.045     0.444 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_16/O
                         net (fo=1, routed)           0.214     0.658    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_10
    RAMB36_X1Y6          RAMB36E1                                     r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_8_cooolDelFlop/C
                            (rising edge-triggered cell FDCE)
  Destination:            myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.699ns  (logic 0.186ns (26.603%)  route 0.513ns (73.397%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y22         FDCE                         0.000     0.000 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_8_cooolDelFlop/C
    SLICE_X72Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_8_cooolDelFlop/Q
                         net (fo=3, routed)           0.217     0.358    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/pwropt
    SLICE_X72Y21         LUT3 (Prop_lut3_I0_O)        0.045     0.403 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_13/O
                         net (fo=1, routed)           0.296     0.699    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_8
    RAMB36_X2Y2          RAMB36E1                                     r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_29_cooolDelFlop/C
                            (rising edge-triggered cell FDCE)
  Destination:            myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.762ns  (logic 0.209ns (27.438%)  route 0.553ns (72.562%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDCE                         0.000     0.000 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_29_cooolDelFlop/C
    SLICE_X8Y97          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_29_cooolDelFlop/Q
                         net (fo=3, routed)           0.174     0.338    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_init.ram/pwropt
    SLICE_X8Y97          LUT3 (Prop_lut3_I0_O)        0.045     0.383 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_32/O
                         net (fo=1, routed)           0.379     0.762    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_19
    RAMB36_X0Y22         RAMB36E1                                     r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay          1700 Endpoints
Min Delay          1700 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_vgactrl/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.595ns  (logic 0.903ns (5.790%)  route 14.692ns (94.210%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.809     1.809    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.612     1.614    my_vgactrl/CLK
    SLICE_X54Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDCE (Prop_fdce_C_Q)         0.478     2.092 r  my_vgactrl/x_cnt_reg[3]/Q
                         net (fo=8, routed)           1.038     3.131    my_vgactrl/x_cnt_reg_n_0_[3]
    SLICE_X57Y81         LUT5 (Prop_lut5_I4_O)        0.301     3.432 r  my_vgactrl/myram_i_21/O
                         net (fo=6, routed)           0.818     4.249    my_vgactrl/myram_i_21_n_0
    SLICE_X57Y80         LUT6 (Prop_lut6_I4_O)        0.124     4.373 r  my_vgactrl/myram_i_5/O
                         net (fo=126, routed)        12.836    17.209    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_init.ram/addra[15]
    RAMB36_X0Y25         RAMB36E1                                     r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_vgactrl/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.535ns  (logic 1.053ns (6.778%)  route 14.482ns (93.222%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.809     1.809    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.612     1.614    my_vgactrl/CLK
    SLICE_X54Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDCE (Prop_fdce_C_Q)         0.478     2.092 r  my_vgactrl/x_cnt_reg[3]/Q
                         net (fo=8, routed)           1.038     3.131    my_vgactrl/x_cnt_reg_n_0_[3]
    SLICE_X57Y81         LUT5 (Prop_lut5_I4_O)        0.301     3.432 r  my_vgactrl/myram_i_21/O
                         net (fo=6, routed)           0.818     4.249    my_vgactrl/myram_i_21_n_0
    SLICE_X57Y80         LUT6 (Prop_lut6_I4_O)        0.124     4.373 f  my_vgactrl/myram_i_5/O
                         net (fo=126, routed)        11.171    15.545    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y97          LUT3 (Prop_lut3_I1_O)        0.150    15.695 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_34/O
                         net (fo=1, routed)           1.455    17.150    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_20
    RAMB36_X0Y24         RAMB36E1                                     r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_vgactrl/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.370ns  (logic 0.903ns (5.875%)  route 14.467ns (94.125%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.809     1.809    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.612     1.614    my_vgactrl/CLK
    SLICE_X54Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDCE (Prop_fdce_C_Q)         0.478     2.092 r  my_vgactrl/x_cnt_reg[3]/Q
                         net (fo=8, routed)           1.038     3.131    my_vgactrl/x_cnt_reg_n_0_[3]
    SLICE_X57Y81         LUT5 (Prop_lut5_I4_O)        0.301     3.432 r  my_vgactrl/myram_i_21/O
                         net (fo=6, routed)           0.818     4.249    my_vgactrl/myram_i_21_n_0
    SLICE_X57Y80         LUT6 (Prop_lut6_I4_O)        0.124     4.373 r  my_vgactrl/myram_i_5/O
                         net (fo=126, routed)        12.611    16.984    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_init.ram/addra[15]
    RAMB36_X0Y24         RAMB36E1                                     r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_vgactrl/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.940ns  (logic 1.027ns (6.874%)  route 13.913ns (93.126%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.809     1.809    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.612     1.614    my_vgactrl/CLK
    SLICE_X54Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDCE (Prop_fdce_C_Q)         0.478     2.092 r  my_vgactrl/x_cnt_reg[3]/Q
                         net (fo=8, routed)           1.038     3.131    my_vgactrl/x_cnt_reg_n_0_[3]
    SLICE_X57Y81         LUT5 (Prop_lut5_I4_O)        0.301     3.432 r  my_vgactrl/myram_i_21/O
                         net (fo=6, routed)           0.818     4.249    my_vgactrl/myram_i_21_n_0
    SLICE_X57Y80         LUT6 (Prop_lut6_I4_O)        0.124     4.373 f  my_vgactrl/myram_i_5/O
                         net (fo=126, routed)        11.171    15.545    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y97          LUT3 (Prop_lut3_I1_O)        0.124    15.669 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_30/O
                         net (fo=1, routed)           0.886    16.554    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_18
    RAMB36_X0Y20         RAMB36E1                                     r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_vgactrl/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.935ns  (logic 1.027ns (6.877%)  route 13.908ns (93.123%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.809     1.809    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.612     1.614    my_vgactrl/CLK
    SLICE_X54Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDCE (Prop_fdce_C_Q)         0.478     2.092 r  my_vgactrl/x_cnt_reg[3]/Q
                         net (fo=8, routed)           1.038     3.131    my_vgactrl/x_cnt_reg_n_0_[3]
    SLICE_X57Y81         LUT5 (Prop_lut5_I4_O)        0.301     3.432 r  my_vgactrl/myram_i_21/O
                         net (fo=6, routed)           0.818     4.249    my_vgactrl/myram_i_21_n_0
    SLICE_X57Y80         LUT6 (Prop_lut6_I4_O)        0.124     4.373 f  my_vgactrl/myram_i_5/O
                         net (fo=126, routed)        11.161    15.535    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y97          LUT3 (Prop_lut3_I1_O)        0.124    15.659 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_32/O
                         net (fo=1, routed)           0.891    16.549    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_19
    RAMB36_X0Y22         RAMB36E1                                     r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_vgactrl/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.932ns  (logic 0.903ns (6.048%)  route 14.029ns (93.952%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.809     1.809    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.612     1.614    my_vgactrl/CLK
    SLICE_X54Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDCE (Prop_fdce_C_Q)         0.478     2.092 r  my_vgactrl/x_cnt_reg[3]/Q
                         net (fo=8, routed)           1.038     3.131    my_vgactrl/x_cnt_reg_n_0_[3]
    SLICE_X57Y81         LUT5 (Prop_lut5_I4_O)        0.301     3.432 r  my_vgactrl/myram_i_21/O
                         net (fo=6, routed)           0.818     4.249    my_vgactrl/myram_i_21_n_0
    SLICE_X57Y80         LUT6 (Prop_lut6_I4_O)        0.124     4.373 r  my_vgactrl/myram_i_5/O
                         net (fo=126, routed)        12.173    16.546    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_init.ram/addra[15]
    RAMB36_X0Y23         RAMB36E1                                     r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_vgactrl/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.647ns  (logic 0.903ns (6.165%)  route 13.744ns (93.835%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.809     1.809    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.612     1.614    my_vgactrl/CLK
    SLICE_X54Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDCE (Prop_fdce_C_Q)         0.478     2.092 r  my_vgactrl/x_cnt_reg[3]/Q
                         net (fo=8, routed)           1.038     3.131    my_vgactrl/x_cnt_reg_n_0_[3]
    SLICE_X57Y81         LUT5 (Prop_lut5_I4_O)        0.301     3.432 r  my_vgactrl/myram_i_21/O
                         net (fo=6, routed)           0.818     4.249    my_vgactrl/myram_i_21_n_0
    SLICE_X57Y80         LUT6 (Prop_lut6_I4_O)        0.124     4.373 r  my_vgactrl/myram_i_5/O
                         net (fo=126, routed)        11.888    16.261    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_init.ram/addra[15]
    RAMB36_X0Y22         RAMB36E1                                     r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_vgactrl/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.286ns  (logic 0.903ns (6.321%)  route 13.383ns (93.679%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.809     1.809    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.612     1.614    my_vgactrl/CLK
    SLICE_X54Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDCE (Prop_fdce_C_Q)         0.478     2.092 r  my_vgactrl/x_cnt_reg[3]/Q
                         net (fo=8, routed)           1.038     3.131    my_vgactrl/x_cnt_reg_n_0_[3]
    SLICE_X57Y81         LUT5 (Prop_lut5_I4_O)        0.301     3.432 r  my_vgactrl/myram_i_21/O
                         net (fo=6, routed)           0.818     4.249    my_vgactrl/myram_i_21_n_0
    SLICE_X57Y80         LUT6 (Prop_lut6_I4_O)        0.124     4.373 r  my_vgactrl/myram_i_5/O
                         net (fo=126, routed)        11.527    15.900    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/addra[15]
    RAMB36_X0Y21         RAMB36E1                                     r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_vgactrl/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.038ns  (logic 1.056ns (7.522%)  route 12.982ns (92.478%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.809     1.809    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.612     1.614    my_vgactrl/CLK
    SLICE_X54Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDCE (Prop_fdce_C_Q)         0.478     2.092 r  my_vgactrl/x_cnt_reg[3]/Q
                         net (fo=8, routed)           1.038     3.131    my_vgactrl/x_cnt_reg_n_0_[3]
    SLICE_X57Y81         LUT5 (Prop_lut5_I4_O)        0.301     3.432 r  my_vgactrl/myram_i_21/O
                         net (fo=6, routed)           0.818     4.249    my_vgactrl/myram_i_21_n_0
    SLICE_X57Y80         LUT6 (Prop_lut6_I4_O)        0.124     4.373 r  my_vgactrl/myram_i_5/O
                         net (fo=126, routed)        10.240    14.613    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y77          LUT5 (Prop_lut5_I1_O)        0.153    14.766 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__6/O
                         net (fo=1, routed)           0.887    15.653    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/ena_array[79]
    RAMB36_X0Y16         RAMB36E1                                     r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_vgactrl/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.975ns  (logic 1.019ns (7.292%)  route 12.956ns (92.708%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.809     1.809    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.612     1.614    my_vgactrl/CLK
    SLICE_X54Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDCE (Prop_fdce_C_Q)         0.478     2.092 r  my_vgactrl/x_cnt_reg[3]/Q
                         net (fo=8, routed)           1.038     3.131    my_vgactrl/x_cnt_reg_n_0_[3]
    SLICE_X57Y81         LUT5 (Prop_lut5_I4_O)        0.301     3.432 r  my_vgactrl/myram_i_21/O
                         net (fo=6, routed)           0.818     4.249    my_vgactrl/myram_i_21_n_0
    SLICE_X57Y80         LUT6 (Prop_lut6_I4_O)        0.124     4.373 r  my_vgactrl/myram_i_5/O
                         net (fo=126, routed)        10.410    14.783    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y92          LUT5 (Prop_lut5_I1_O)        0.116    14.899 r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           0.690    15.589    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/ena_array[76]
    RAMB36_X0Y17         RAMB36E1                                     r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_vgactrl/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.733ns  (logic 0.183ns (24.961%)  route 0.550ns (75.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.624     0.624    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.557     0.559    my_vgactrl/CLK
    SLICE_X57Y82         FDPE                                         r  my_vgactrl/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDPE (Prop_fdpe_C_Q)         0.141     0.700 f  my_vgactrl/x_cnt_reg[0]/Q
                         net (fo=13, routed)          0.180     0.880    my_vgactrl/x_cnt_reg_n_0_[0]
    SLICE_X57Y82         LUT5 (Prop_lut5_I1_O)        0.042     0.922 r  my_vgactrl/myram_i_11/O
                         net (fo=110, routed)         0.370     1.292    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y16         RAMB36E1                                     r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_vgactrl/x_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.747ns  (logic 0.209ns (27.967%)  route 0.538ns (72.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.624     0.624    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.556     0.558    my_vgactrl/CLK
    SLICE_X56Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDCE (Prop_fdce_C_Q)         0.164     0.722 r  my_vgactrl/x_cnt_reg[7]/Q
                         net (fo=12, routed)          0.274     0.996    my_vgactrl/x_cnt_reg_n_0_[7]
    SLICE_X58Y82         LUT6 (Prop_lut6_I1_O)        0.045     1.041 r  my_vgactrl/myram_i_2/O
                         net (fo=6, routed)           0.264     1.305    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[6]
    SLICE_X62Y83         FDRE                                         r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_vgactrl/x_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.749ns  (logic 0.183ns (24.441%)  route 0.566ns (75.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.624     0.624    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.555     0.557    my_vgactrl/CLK
    SLICE_X55Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDCE (Prop_fdce_C_Q)         0.141     0.698 r  my_vgactrl/x_cnt_reg[1]/Q
                         net (fo=12, routed)          0.190     0.888    my_vgactrl/x_cnt_reg_n_0_[1]
    SLICE_X55Y81         LUT3 (Prop_lut3_I2_O)        0.042     0.930 r  my_vgactrl/myram_i_10/O
                         net (fo=110, routed)         0.375     1.305    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y16         RAMB36E1                                     r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_vgactrl/y_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.750ns  (logic 0.209ns (27.882%)  route 0.541ns (72.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.624     0.624    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.559     0.561    my_vgactrl/CLK
    SLICE_X56Y84         FDRE                                         r  my_vgactrl/y_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  my_vgactrl/y_cnt_reg[2]/Q
                         net (fo=12, routed)          0.145     0.869    my_vgactrl/y_cnt_reg[2]
    SLICE_X56Y82         LUT6 (Prop_lut6_I2_O)        0.045     0.914 r  my_vgactrl/myram_i_14/O
                         net (fo=110, routed)         0.396     1.310    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y16         RAMB36E1                                     r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_vgactrl/x_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.777ns  (logic 0.209ns (26.882%)  route 0.568ns (73.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.624     0.624    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.556     0.558    my_vgactrl/CLK
    SLICE_X56Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDCE (Prop_fdce_C_Q)         0.164     0.722 r  my_vgactrl/x_cnt_reg[7]/Q
                         net (fo=12, routed)          0.259     0.981    my_vgactrl/x_cnt_reg_n_0_[7]
    SLICE_X58Y80         LUT6 (Prop_lut6_I5_O)        0.045     1.026 r  my_vgactrl/myram_i_4/O
                         net (fo=6, routed)           0.309     1.335    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[4]
    SLICE_X62Y80         FDRE                                         r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_vgactrl/y_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.783ns  (logic 0.186ns (23.769%)  route 0.597ns (76.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.624     0.624    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.558     0.560    my_vgactrl/CLK
    SLICE_X55Y84         FDRE                                         r  my_vgactrl/y_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  my_vgactrl/y_cnt_reg[8]/Q
                         net (fo=7, routed)           0.231     0.932    my_vgactrl/y_cnt_reg[8]
    SLICE_X54Y85         LUT6 (Prop_lut6_I1_O)        0.045     0.977 r  my_vgactrl/myram_i_15/O
                         net (fo=110, routed)         0.365     1.342    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y17         RAMB36E1                                     r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_vgactrl/x_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.789ns  (logic 0.186ns (23.574%)  route 0.603ns (76.426%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.624     0.624    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.555     0.557    my_vgactrl/CLK
    SLICE_X55Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDCE (Prop_fdce_C_Q)         0.141     0.698 r  my_vgactrl/x_cnt_reg[1]/Q
                         net (fo=12, routed)          0.121     0.819    my_vgactrl/x_cnt_reg_n_0_[1]
    SLICE_X54Y81         LUT4 (Prop_lut4_I1_O)        0.045     0.864 r  my_vgactrl/myram_i_9/O
                         net (fo=110, routed)         0.482     1.346    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y16         RAMB36E1                                     r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_vgactrl/x_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.797ns  (logic 0.209ns (26.219%)  route 0.588ns (73.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.624     0.624    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.556     0.558    my_vgactrl/CLK
    SLICE_X56Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDCE (Prop_fdce_C_Q)         0.164     0.722 r  my_vgactrl/x_cnt_reg[7]/Q
                         net (fo=12, routed)          0.255     0.977    my_vgactrl/x_cnt_reg_n_0_[7]
    SLICE_X58Y80         LUT6 (Prop_lut6_I4_O)        0.045     1.022 r  my_vgactrl/myram_i_3/O
                         net (fo=6, routed)           0.333     1.355    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[5]
    SLICE_X62Y80         FDRE                                         r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_vgactrl/y_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.798ns  (logic 0.207ns (25.951%)  route 0.591ns (74.049%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.624     0.624    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.559     0.561    my_vgactrl/CLK
    SLICE_X56Y84         FDRE                                         r  my_vgactrl/y_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  my_vgactrl/y_cnt_reg[1]/Q
                         net (fo=10, routed)          0.187     0.912    my_vgactrl/y_cnt_reg[1]
    SLICE_X56Y84         LUT2 (Prop_lut2_I0_O)        0.043     0.955 r  my_vgactrl/myram_i_19/O
                         net (fo=110, routed)         0.403     1.358    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y17         RAMB36E1                                     r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_vgactrl/y_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.802ns  (logic 0.209ns (26.046%)  route 0.593ns (73.954%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.624     0.624    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.559     0.561    my_vgactrl/CLK
    SLICE_X56Y84         FDRE                                         r  my_vgactrl/y_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  my_vgactrl/y_cnt_reg[2]/Q
                         net (fo=12, routed)          0.233     0.957    my_vgactrl/y_cnt_reg[2]
    SLICE_X56Y82         LUT4 (Prop_lut4_I1_O)        0.045     1.002 r  my_vgactrl/myram_i_16/O
                         net (fo=110, routed)         0.361     1.363    myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y16         RAMB36E1                                     r  myram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_vgaclk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_vgaclk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.809     6.809    my_vgaclk/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922     2.888 f  my_vgaclk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018     4.906    my_vgaclk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.002 f  my_vgaclk/inst/clkf_buf/O
                         net (fo=1, routed)           1.807     6.809    my_vgaclk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  my_vgaclk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_vgaclk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_vgaclk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.624     0.624    my_vgaclk/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296    -0.672 r  my_vgaclk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648    -0.024    my_vgaclk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_vgaclk/inst/clkf_buf/O
                         net (fo=1, routed)           0.622     0.624    my_vgaclk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  my_vgaclk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            my_vgactrl/y_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.899ns  (logic 1.602ns (27.151%)  route 4.297ns (72.849%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=12, routed)          3.720     5.197    my_vgactrl/AR[0]
    SLICE_X56Y83         LUT5 (Prop_lut5_I0_O)        0.124     5.321 r  my_vgactrl/y_cnt[9]_i_1/O
                         net (fo=10, routed)          0.578     5.899    my_vgactrl/y_cnt[9]_i_1_n_0
    SLICE_X55Y84         FDRE                                         r  my_vgactrl/y_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.683     1.683    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.495     1.498    my_vgactrl/CLK
    SLICE_X55Y84         FDRE                                         r  my_vgactrl/y_cnt_reg[8]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            my_vgactrl/y_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.899ns  (logic 1.602ns (27.151%)  route 4.297ns (72.849%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=12, routed)          3.720     5.197    my_vgactrl/AR[0]
    SLICE_X56Y83         LUT5 (Prop_lut5_I0_O)        0.124     5.321 r  my_vgactrl/y_cnt[9]_i_1/O
                         net (fo=10, routed)          0.578     5.899    my_vgactrl/y_cnt[9]_i_1_n_0
    SLICE_X55Y84         FDRE                                         r  my_vgactrl/y_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.683     1.683    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.495     1.498    my_vgactrl/CLK
    SLICE_X55Y84         FDRE                                         r  my_vgactrl/y_cnt_reg[9]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            my_vgactrl/y_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.884ns  (logic 1.602ns (27.219%)  route 4.282ns (72.781%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=12, routed)          3.720     5.197    my_vgactrl/AR[0]
    SLICE_X56Y83         LUT5 (Prop_lut5_I0_O)        0.124     5.321 r  my_vgactrl/y_cnt[9]_i_1/O
                         net (fo=10, routed)          0.563     5.884    my_vgactrl/y_cnt[9]_i_1_n_0
    SLICE_X56Y83         FDSE                                         r  my_vgactrl/y_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.683     1.683    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.495     1.498    my_vgactrl/CLK
    SLICE_X56Y83         FDSE                                         r  my_vgactrl/y_cnt_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            my_vgactrl/y_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.884ns  (logic 1.602ns (27.219%)  route 4.282ns (72.781%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=12, routed)          3.720     5.197    my_vgactrl/AR[0]
    SLICE_X56Y83         LUT5 (Prop_lut5_I0_O)        0.124     5.321 r  my_vgactrl/y_cnt[9]_i_1/O
                         net (fo=10, routed)          0.563     5.884    my_vgactrl/y_cnt[9]_i_1_n_0
    SLICE_X57Y83         FDRE                                         r  my_vgactrl/y_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.683     1.683    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.495     1.498    my_vgactrl/CLK
    SLICE_X57Y83         FDRE                                         r  my_vgactrl/y_cnt_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            my_vgactrl/y_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.884ns  (logic 1.602ns (27.219%)  route 4.282ns (72.781%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=12, routed)          3.720     5.197    my_vgactrl/AR[0]
    SLICE_X56Y83         LUT5 (Prop_lut5_I0_O)        0.124     5.321 r  my_vgactrl/y_cnt[9]_i_1/O
                         net (fo=10, routed)          0.563     5.884    my_vgactrl/y_cnt[9]_i_1_n_0
    SLICE_X57Y83         FDRE                                         r  my_vgactrl/y_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.683     1.683    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.495     1.498    my_vgactrl/CLK
    SLICE_X57Y83         FDRE                                         r  my_vgactrl/y_cnt_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            my_vgactrl/y_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.884ns  (logic 1.602ns (27.219%)  route 4.282ns (72.781%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=12, routed)          3.720     5.197    my_vgactrl/AR[0]
    SLICE_X56Y83         LUT5 (Prop_lut5_I0_O)        0.124     5.321 r  my_vgactrl/y_cnt[9]_i_1/O
                         net (fo=10, routed)          0.563     5.884    my_vgactrl/y_cnt[9]_i_1_n_0
    SLICE_X57Y83         FDRE                                         r  my_vgactrl/y_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.683     1.683    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.495     1.498    my_vgactrl/CLK
    SLICE_X57Y83         FDRE                                         r  my_vgactrl/y_cnt_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            my_vgactrl/y_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.884ns  (logic 1.602ns (27.219%)  route 4.282ns (72.781%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=12, routed)          3.720     5.197    my_vgactrl/AR[0]
    SLICE_X56Y83         LUT5 (Prop_lut5_I0_O)        0.124     5.321 r  my_vgactrl/y_cnt[9]_i_1/O
                         net (fo=10, routed)          0.563     5.884    my_vgactrl/y_cnt[9]_i_1_n_0
    SLICE_X56Y83         FDRE                                         r  my_vgactrl/y_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.683     1.683    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.495     1.498    my_vgactrl/CLK
    SLICE_X56Y83         FDRE                                         r  my_vgactrl/y_cnt_reg[6]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            my_vgactrl/y_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.874ns  (logic 1.602ns (27.267%)  route 4.272ns (72.733%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=12, routed)          3.720     5.197    my_vgactrl/AR[0]
    SLICE_X56Y83         LUT5 (Prop_lut5_I0_O)        0.124     5.321 r  my_vgactrl/y_cnt[9]_i_1/O
                         net (fo=10, routed)          0.552     5.874    my_vgactrl/y_cnt[9]_i_1_n_0
    SLICE_X56Y84         FDRE                                         r  my_vgactrl/y_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.683     1.683    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.496     1.499    my_vgactrl/CLK
    SLICE_X56Y84         FDRE                                         r  my_vgactrl/y_cnt_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            my_vgactrl/y_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.874ns  (logic 1.602ns (27.267%)  route 4.272ns (72.733%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=12, routed)          3.720     5.197    my_vgactrl/AR[0]
    SLICE_X56Y83         LUT5 (Prop_lut5_I0_O)        0.124     5.321 r  my_vgactrl/y_cnt[9]_i_1/O
                         net (fo=10, routed)          0.552     5.874    my_vgactrl/y_cnt[9]_i_1_n_0
    SLICE_X56Y84         FDRE                                         r  my_vgactrl/y_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.683     1.683    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.496     1.499    my_vgactrl/CLK
    SLICE_X56Y84         FDRE                                         r  my_vgactrl/y_cnt_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            my_vgactrl/y_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.874ns  (logic 1.602ns (27.267%)  route 4.272ns (72.733%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=12, routed)          3.720     5.197    my_vgactrl/AR[0]
    SLICE_X56Y83         LUT5 (Prop_lut5_I0_O)        0.124     5.321 r  my_vgactrl/y_cnt[9]_i_1/O
                         net (fo=10, routed)          0.552     5.874    my_vgactrl/y_cnt[9]_i_1_n_0
    SLICE_X56Y84         FDRE                                         r  my_vgactrl/y_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.683     1.683    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.496     1.499    my_vgactrl/CLK
    SLICE_X56Y84         FDRE                                         r  my_vgactrl/y_cnt_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            my_vgactrl/x_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.576ns  (logic 0.245ns (15.571%)  route 1.331ns (84.429%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[0]_inst/O
                         net (fo=12, routed)          1.331     1.576    my_vgactrl/AR[0]
    SLICE_X55Y81         FDCE                                         f  my_vgactrl/x_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.898     0.898    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.823     0.825    my_vgactrl/CLK
    SLICE_X55Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            my_vgactrl/x_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.576ns  (logic 0.245ns (15.571%)  route 1.331ns (84.429%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[0]_inst/O
                         net (fo=12, routed)          1.331     1.576    my_vgactrl/AR[0]
    SLICE_X54Y81         FDCE                                         f  my_vgactrl/x_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.898     0.898    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.823     0.825    my_vgactrl/CLK
    SLICE_X54Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            my_vgactrl/x_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.576ns  (logic 0.245ns (15.571%)  route 1.331ns (84.429%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[0]_inst/O
                         net (fo=12, routed)          1.331     1.576    my_vgactrl/AR[0]
    SLICE_X54Y81         FDCE                                         f  my_vgactrl/x_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.898     0.898    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.823     0.825    my_vgactrl/CLK
    SLICE_X54Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            my_vgactrl/x_cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.576ns  (logic 0.245ns (15.571%)  route 1.331ns (84.429%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[0]_inst/O
                         net (fo=12, routed)          1.331     1.576    my_vgactrl/AR[0]
    SLICE_X55Y81         FDCE                                         f  my_vgactrl/x_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.898     0.898    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.823     0.825    my_vgactrl/CLK
    SLICE_X55Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[8]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            my_vgactrl/x_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.586ns  (logic 0.245ns (15.479%)  route 1.340ns (84.521%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[0]_inst/O
                         net (fo=12, routed)          1.340     1.586    my_vgactrl/AR[0]
    SLICE_X57Y81         FDCE                                         f  my_vgactrl/x_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.898     0.898    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.824     0.826    my_vgactrl/CLK
    SLICE_X57Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            my_vgactrl/x_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.586ns  (logic 0.245ns (15.479%)  route 1.340ns (84.521%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[0]_inst/O
                         net (fo=12, routed)          1.340     1.586    my_vgactrl/AR[0]
    SLICE_X56Y81         FDCE                                         f  my_vgactrl/x_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.898     0.898    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.824     0.826    my_vgactrl/CLK
    SLICE_X56Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            my_vgactrl/x_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.586ns  (logic 0.245ns (15.479%)  route 1.340ns (84.521%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[0]_inst/O
                         net (fo=12, routed)          1.340     1.586    my_vgactrl/AR[0]
    SLICE_X56Y81         FDCE                                         f  my_vgactrl/x_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.898     0.898    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.824     0.826    my_vgactrl/CLK
    SLICE_X56Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[6]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            my_vgactrl/x_cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.586ns  (logic 0.245ns (15.479%)  route 1.340ns (84.521%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[0]_inst/O
                         net (fo=12, routed)          1.340     1.586    my_vgactrl/AR[0]
    SLICE_X56Y81         FDCE                                         f  my_vgactrl/x_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.898     0.898    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.824     0.826    my_vgactrl/CLK
    SLICE_X56Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[7]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            my_vgactrl/x_cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.586ns  (logic 0.245ns (15.479%)  route 1.340ns (84.521%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[0]_inst/O
                         net (fo=12, routed)          1.340     1.586    my_vgactrl/AR[0]
    SLICE_X56Y81         FDCE                                         f  my_vgactrl/x_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.898     0.898    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.824     0.826    my_vgactrl/CLK
    SLICE_X56Y81         FDCE                                         r  my_vgactrl/x_cnt_reg[9]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            my_vgactrl/x_cnt_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.649ns  (logic 0.245ns (14.885%)  route 1.404ns (85.115%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[0]_inst/O
                         net (fo=12, routed)          1.404     1.649    my_vgactrl/AR[0]
    SLICE_X57Y82         FDPE                                         f  my_vgactrl/x_cnt_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.898     0.898    my_vgaclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  my_vgaclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    my_vgaclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  my_vgaclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.825     0.827    my_vgactrl/CLK
    SLICE_X57Y82         FDPE                                         r  my_vgactrl/x_cnt_reg[0]/C





